// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "11/21/2016 03:33:23"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module BaseDefense (
	SW,
	CLOCK_50,
	KEY,
	LEDR,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_R,
	VGA_G,
	VGA_B);
input 	[9:0] SW;
input 	CLOCK_50;
input 	[3:0] KEY;
output 	[9:0] LEDR;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;

// Design Ports Information
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[8]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[9]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[8]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[9]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[8]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[9]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[0]~input_o ;
wire \CLOCK_50~input_o ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ;
wire \VGA|mypll|altpll_component|auto_generated|fb_clkin ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ;
wire \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ;
wire \VGA|controller|Add0~37_sumout ;
wire \KEY[0]~input_o ;
wire \VGA|controller|Add0~22 ;
wire \VGA|controller|Add0~33_sumout ;
wire \VGA|controller|Add0~34 ;
wire \VGA|controller|Add0~29_sumout ;
wire \VGA|controller|Add0~30 ;
wire \VGA|controller|Add0~25_sumout ;
wire \VGA|controller|Equal0~0_combout ;
wire \VGA|controller|xCounter[6]~DUPLICATE_q ;
wire \VGA|controller|Equal0~1_combout ;
wire \VGA|controller|Equal0~2_combout ;
wire \VGA|controller|Add0~38 ;
wire \VGA|controller|Add0~1_sumout ;
wire \VGA|controller|Add0~2 ;
wire \VGA|controller|Add0~5_sumout ;
wire \VGA|controller|Add0~6 ;
wire \VGA|controller|Add0~9_sumout ;
wire \VGA|controller|Add0~10 ;
wire \VGA|controller|Add0~13_sumout ;
wire \VGA|controller|Add0~14 ;
wire \VGA|controller|Add0~17_sumout ;
wire \VGA|controller|Add0~18 ;
wire \VGA|controller|Add0~21_sumout ;
wire \VGA|controller|VGA_HS1~0_combout ;
wire \VGA|controller|VGA_HS1~1_combout ;
wire \VGA|controller|VGA_HS1~q ;
wire \VGA|controller|VGA_HS~q ;
wire \VGA|controller|Add1~9_sumout ;
wire \VGA|controller|Add1~2 ;
wire \VGA|controller|Add1~37_sumout ;
wire \VGA|controller|Add1~38 ;
wire \VGA|controller|Add1~33_sumout ;
wire \VGA|controller|Add1~34 ;
wire \VGA|controller|Add1~29_sumout ;
wire \VGA|controller|always1~2_combout ;
wire \VGA|controller|Add1~30 ;
wire \VGA|controller|Add1~21_sumout ;
wire \VGA|controller|Add1~22 ;
wire \VGA|controller|Add1~13_sumout ;
wire \VGA|controller|Add1~14 ;
wire \VGA|controller|Add1~25_sumout ;
wire \VGA|controller|Add1~26 ;
wire \VGA|controller|Add1~17_sumout ;
wire \VGA|controller|Add1~18 ;
wire \VGA|controller|Add1~5_sumout ;
wire \VGA|controller|always1~1_combout ;
wire \VGA|controller|always1~3_combout ;
wire \VGA|controller|Add1~10 ;
wire \VGA|controller|Add1~1_sumout ;
wire \VGA|controller|LessThan5~0_combout ;
wire \VGA|controller|yCounter[3]~DUPLICATE_q ;
wire \VGA|controller|always1~0_combout ;
wire \VGA|controller|VGA_VS1~0_combout ;
wire \VGA|controller|VGA_VS1~q ;
wire \VGA|controller|VGA_VS~q ;
wire \VGA|controller|VGA_BLANK1~0_combout ;
wire \VGA|controller|VGA_BLANK1~q ;
wire \VGA|controller|VGA_BLANK~q ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \Add1~29_sumout ;
wire \Add0~13_sumout ;
wire \LessThan0~0_combout ;
wire \counter_y[7]~0_combout ;
wire \counter_x[8]~0_combout ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \Add0~30 ;
wire \Add0~33_sumout ;
wire \Add0~34 ;
wire \Add0~9_sumout ;
wire \Add0~10 ;
wire \Add0~5_sumout ;
wire \Add0~6 ;
wire \Add0~1_sumout ;
wire \Equal0~0_combout ;
wire \Add1~14 ;
wire \Add1~1_sumout ;
wire \counter_y[7]~2_combout ;
wire \counter_y[7]~3_combout ;
wire \counter_y[7]~1_combout ;
wire \always3~0_combout ;
wire \Add1~30 ;
wire \Add1~25_sumout ;
wire \Add1~26 ;
wire \Add1~21_sumout ;
wire \Add1~22 ;
wire \Add1~17_sumout ;
wire \Add1~18 ;
wire \Add1~9_sumout ;
wire \Add1~10 ;
wire \Add1~5_sumout ;
wire \Add1~6 ;
wire \Add1~13_sumout ;
wire \VGA|user_input_translator|Add1~18 ;
wire \VGA|user_input_translator|Add1~19 ;
wire \VGA|user_input_translator|Add1~22 ;
wire \VGA|user_input_translator|Add1~23 ;
wire \VGA|user_input_translator|Add1~26 ;
wire \VGA|user_input_translator|Add1~27 ;
wire \VGA|user_input_translator|Add1~30 ;
wire \VGA|user_input_translator|Add1~31 ;
wire \VGA|user_input_translator|Add1~34 ;
wire \VGA|user_input_translator|Add1~35 ;
wire \VGA|user_input_translator|Add1~38 ;
wire \VGA|user_input_translator|Add1~39 ;
wire \VGA|user_input_translator|Add1~42 ;
wire \VGA|user_input_translator|Add1~43 ;
wire \VGA|user_input_translator|Add1~2 ;
wire \VGA|user_input_translator|Add1~3 ;
wire \VGA|user_input_translator|Add1~9_sumout ;
wire \VGA|LessThan3~0_combout ;
wire \VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ;
wire \VGA|user_input_translator|Add1~10 ;
wire \VGA|user_input_translator|Add1~11 ;
wire \VGA|user_input_translator|Add1~13_sumout ;
wire \VGA|user_input_translator|Add1~14 ;
wire \VGA|user_input_translator|Add1~15 ;
wire \VGA|user_input_translator|Add1~5_sumout ;
wire \VGA|user_input_translator|Add1~1_sumout ;
wire \VGA|controller|controller_translator|Add1~18 ;
wire \VGA|controller|controller_translator|Add1~19 ;
wire \VGA|controller|controller_translator|Add1~22 ;
wire \VGA|controller|controller_translator|Add1~23 ;
wire \VGA|controller|controller_translator|Add1~26 ;
wire \VGA|controller|controller_translator|Add1~27 ;
wire \VGA|controller|controller_translator|Add1~30 ;
wire \VGA|controller|controller_translator|Add1~31 ;
wire \VGA|controller|controller_translator|Add1~34 ;
wire \VGA|controller|controller_translator|Add1~35 ;
wire \VGA|controller|controller_translator|Add1~38 ;
wire \VGA|controller|controller_translator|Add1~39 ;
wire \VGA|controller|controller_translator|Add1~42 ;
wire \VGA|controller|controller_translator|Add1~43 ;
wire \VGA|controller|controller_translator|Add1~2 ;
wire \VGA|controller|controller_translator|Add1~3 ;
wire \VGA|controller|controller_translator|Add1~10 ;
wire \VGA|controller|controller_translator|Add1~11 ;
wire \VGA|controller|controller_translator|Add1~13_sumout ;
wire \VGA|controller|controller_translator|Add1~1_sumout ;
wire \VGA|controller|controller_translator|Add1~9_sumout ;
wire \VGA|controller|controller_translator|Add1~14 ;
wire \VGA|controller|controller_translator|Add1~15 ;
wire \VGA|controller|controller_translator|Add1~5_sumout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ;
wire \bgtranslator|Add1~18 ;
wire \bgtranslator|Add1~19 ;
wire \bgtranslator|Add1~22 ;
wire \bgtranslator|Add1~23 ;
wire \bgtranslator|Add1~26 ;
wire \bgtranslator|Add1~27 ;
wire \bgtranslator|Add1~30 ;
wire \bgtranslator|Add1~31 ;
wire \bgtranslator|Add1~34 ;
wire \bgtranslator|Add1~35 ;
wire \bgtranslator|Add1~38 ;
wire \bgtranslator|Add1~39 ;
wire \bgtranslator|Add1~42 ;
wire \bgtranslator|Add1~43 ;
wire \bgtranslator|Add1~2 ;
wire \bgtranslator|Add1~3 ;
wire \bgtranslator|Add1~9_sumout ;
wire \bgtranslator|Add1~10 ;
wire \bgtranslator|Add1~11 ;
wire \bgtranslator|Add1~13_sumout ;
wire \bgtranslator|Add1~1_sumout ;
wire \bgtranslator|Add1~14 ;
wire \bgtranslator|Add1~15 ;
wire \bgtranslator|Add1~5_sumout ;
wire \bgtranslator|Add1~17_sumout ;
wire \bgtranslator|Add1~21_sumout ;
wire \bgtranslator|Add1~25_sumout ;
wire \bgtranslator|Add1~29_sumout ;
wire \bgtranslator|Add1~33_sumout ;
wire \bgtranslator|Add1~37_sumout ;
wire \bgtranslator|Add1~41_sumout ;
wire \bg1|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \bg1|altsyncram_component|auto_generated|ram_block1a29 ;
wire \bg1|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0_combout ;
wire \nextState.gameState~0_combout ;
wire \currentState.gameState~q ;
wire \final_data[0]~7_combout ;
wire \bg1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ;
wire \bg1|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \bg1|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout ;
wire \bg1|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \bg1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ;
wire \bg1|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \bg1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ;
wire \bg1|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \final_data~1_combout ;
wire \bg1|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout ;
wire \bg1|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \bg1|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \bg1|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout ;
wire \bg1|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \bg1|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout ;
wire \bg1|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \final_data~0_combout ;
wire \final_data[0]~6_combout ;
wire \~GND~combout ;
wire \ld1|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \ld1|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \final_data~4_combout ;
wire \ld1|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \ld1|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \ld1|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \ld1|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \final_data~3_combout ;
wire \ld1|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \ld1|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \ld1|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \ld1|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \final_data~2_combout ;
wire \final_data~5_combout ;
wire \final_data~8_combout ;
wire \final_x[2]~feeder_combout ;
wire \VGA|user_input_translator|Add1~17_sumout ;
wire \VGA|user_input_translator|Add1~21_sumout ;
wire \VGA|user_input_translator|Add1~25_sumout ;
wire \VGA|user_input_translator|Add1~29_sumout ;
wire \VGA|user_input_translator|Add1~33_sumout ;
wire \VGA|user_input_translator|Add1~37_sumout ;
wire \VGA|user_input_translator|Add1~41_sumout ;
wire \VGA|controller|xCounter[2]~DUPLICATE_q ;
wire \VGA|controller|controller_translator|Add1~17_sumout ;
wire \VGA|controller|controller_translator|Add1~21_sumout ;
wire \VGA|controller|controller_translator|Add1~25_sumout ;
wire \VGA|controller|controller_translator|Add1~29_sumout ;
wire \VGA|controller|controller_translator|Add1~33_sumout ;
wire \VGA|controller|controller_translator|Add1~37_sumout ;
wire \VGA|controller|controller_translator|Add1~41_sumout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout ;
wire \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|address_reg_b[3]~feeder_combout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout ;
wire \ld1|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \ld1|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \final_data~13_combout ;
wire \ld1|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \ld1|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \ld1|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \ld1|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \final_data~12_combout ;
wire \ld1|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \ld1|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \ld1|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \ld1|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \final_data~11_combout ;
wire \final_data~14_combout ;
wire \bg1|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \bg1|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \bg1|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \bg1|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \final_data~10_combout ;
wire \bg1|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \bg1|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \bg1|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout ;
wire \bg1|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \bg1|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \bg1|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \bg1|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \final_data~9_combout ;
wire \final_data~15_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a29 ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ;
wire \bg1|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \bg1|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \bg1|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \bg1|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \final_data~17_combout ;
wire \bg1|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \bg1|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \bg1|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \bg1|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \final_data~16_combout ;
wire \ld1|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \ld1|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \ld1|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \ld1|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \final_data~18_combout ;
wire \ld1|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \ld1|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \ld1|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \ld1|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \final_data~19_combout ;
wire \ld1|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \ld1|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \final_data~20_combout ;
wire \final_data~21_combout ;
wire \bg1|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \bg1|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \bg1|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0_combout ;
wire \final_data~22_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ;
wire [9:0] \VGA|controller|xCounter ;
wire [8:0] counter_x;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode353w ;
wire [9:0] \VGA|controller|yCounter ;
wire [7:0] counter_y;
wire [3:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w ;
wire [3:0] \VGA|VideoMemory|auto_generated|out_address_reg_b ;
wire [3:0] \bg1|altsyncram_component|auto_generated|rden_decode|w_anode595w ;
wire [3:0] \VGA|VideoMemory|auto_generated|address_reg_b ;
wire [8:0] final_x;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode326w ;
wire [7:0] final_y;
wire [2:0] final_data;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode343w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode363w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode373w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode383w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode393w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode403w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode433w ;
wire [3:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode422w ;
wire [3:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w ;
wire [3:0] \bg1|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \bg1|altsyncram_component|auto_generated|rden_decode|w_anode508w ;
wire [3:0] \bg1|altsyncram_component|auto_generated|rden_decode|w_anode606w ;
wire [5:0] \VGA|mypll|altpll_component|auto_generated|clk ;

wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \bg1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \bg1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \bg1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \bg1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \bg1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \bg1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \bg1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \bg1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \ld1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \ld1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \ld1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \ld1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \ld1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \ld1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \ld1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \ld1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \ld1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \ld1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \bg1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \bg1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \bg1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \bg1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \bg1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \bg1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \bg1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \bg1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \bg1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \ld1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \ld1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \ld1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \ld1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \ld1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \ld1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \ld1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \ld1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \ld1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \ld1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [1:0] \bg1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \bg1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \bg1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \bg1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \bg1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \bg1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \bg1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \bg1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \bg1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \bg1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \ld1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \ld1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \ld1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \ld1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \ld1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \ld1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \ld1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \ld1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \ld1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \ld1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [1:0] \bg1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \bg1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [7:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ;

assign \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a29  = \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \bg1|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \bg1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \bg1|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \bg1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \bg1|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \bg1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \bg1|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \bg1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \bg1|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \bg1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \bg1|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \bg1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \bg1|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \bg1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \bg1|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \bg1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \ld1|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \ld1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \ld1|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \ld1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \ld1|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \ld1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \ld1|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \ld1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \ld1|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \ld1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \ld1|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \ld1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \ld1|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \ld1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \ld1|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \ld1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \ld1|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \ld1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \ld1|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \ld1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \bg1|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \bg1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \bg1|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \bg1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \bg1|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \bg1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \bg1|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \bg1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \bg1|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \bg1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \bg1|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \bg1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \bg1|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \bg1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \bg1|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \bg1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \bg1|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \bg1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \ld1|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \ld1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \ld1|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \ld1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \ld1|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \ld1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \ld1|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \ld1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \ld1|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \ld1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \ld1|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \ld1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \ld1|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \ld1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \ld1|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \ld1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \ld1|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \ld1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \ld1|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \ld1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \bg1|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \bg1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];
assign \bg1|altsyncram_component|auto_generated|ram_block1a29  = \bg1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [1];

assign \bg1|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \bg1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \bg1|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \bg1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \bg1|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \bg1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \bg1|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \bg1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \bg1|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \bg1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \bg1|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \bg1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \bg1|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \bg1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \bg1|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \bg1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \bg1|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \bg1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \ld1|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \ld1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \ld1|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \ld1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \ld1|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \ld1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \ld1|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \ld1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \ld1|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \ld1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \ld1|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \ld1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \ld1|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \ld1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \ld1|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \ld1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \ld1|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \ld1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \ld1|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \ld1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \bg1|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \bg1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \bg1|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \bg1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [0];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [1];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [2];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [3];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [4];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [5];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [6];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [7];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [0];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [1];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [2];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [3];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [4];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [5];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [6];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [7];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\SW[0]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\VGA|controller|VGA_HS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\VGA|controller|VGA_VS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\VGA|controller|VGA_BLANK~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N36
cyclonev_io_obuf \VGA_R[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[8]),
	.obar());
// synopsys translate_off
defparam \VGA_R[8]~output .bus_hold = "false";
defparam \VGA_R[8]~output .open_drain_output = "false";
defparam \VGA_R[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N53
cyclonev_io_obuf \VGA_R[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[9]),
	.obar());
// synopsys translate_off
defparam \VGA_R[9]~output .bus_hold = "false";
defparam \VGA_R[9]~output .open_drain_output = "false";
defparam \VGA_R[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N19
cyclonev_io_obuf \VGA_G[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[8]),
	.obar());
// synopsys translate_off
defparam \VGA_G[8]~output .bus_hold = "false";
defparam \VGA_G[8]~output .open_drain_output = "false";
defparam \VGA_G[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N19
cyclonev_io_obuf \VGA_G[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[9]),
	.obar());
// synopsys translate_off
defparam \VGA_G[9]~output .bus_hold = "false";
defparam \VGA_G[9]~output .open_drain_output = "false";
defparam \VGA_G[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N2
cyclonev_io_obuf \VGA_B[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[8]),
	.obar());
// synopsys translate_off
defparam \VGA_B[8]~output .bus_hold = "false";
defparam \VGA_B[8]~output .open_drain_output = "false";
defparam \VGA_B[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N19
cyclonev_io_obuf \VGA_B[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[9]),
	.obar());
// synopsys translate_off
defparam \VGA_B[9]~output .bus_hold = "false";
defparam \VGA_B[9]~output .open_drain_output = "false";
defparam \VGA_B[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL (
	.coreclkfb(\VGA|mypll|altpll_component|auto_generated|fb_clkin ),
	.ecnc1test(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\VGA|mypll|altpll_component|auto_generated|fb_clkin ),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .forcelock = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .nreset_invert = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_atb = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_enable = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccr_pd = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\VGA|mypll|altpll_component|auto_generated|clk [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 (
	.inclk(\VGA|mypll|altpll_component|auto_generated|clk [0]),
	.ena(vcc),
	.outclk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .clock_type = "global clock";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .disable_mode = "low";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_power_up = "high";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X19_Y77_N30
cyclonev_lcell_comb \VGA|controller|Add0~37 (
// Equation(s):
// \VGA|controller|Add0~37_sumout  = SUM(( \VGA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))
// \VGA|controller|Add0~38  = CARRY(( \VGA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~37_sumout ),
	.cout(\VGA|controller|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~37 .extended_lut = "off";
defparam \VGA|controller|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \VGA|controller|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y77_N48
cyclonev_lcell_comb \VGA|controller|Add0~21 (
// Equation(s):
// \VGA|controller|Add0~21_sumout  = SUM(( \VGA|controller|xCounter [6] ) + ( GND ) + ( \VGA|controller|Add0~18  ))
// \VGA|controller|Add0~22  = CARRY(( \VGA|controller|xCounter [6] ) + ( GND ) + ( \VGA|controller|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~21_sumout ),
	.cout(\VGA|controller|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~21 .extended_lut = "off";
defparam \VGA|controller|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y77_N51
cyclonev_lcell_comb \VGA|controller|Add0~33 (
// Equation(s):
// \VGA|controller|Add0~33_sumout  = SUM(( \VGA|controller|xCounter [7] ) + ( GND ) + ( \VGA|controller|Add0~22  ))
// \VGA|controller|Add0~34  = CARRY(( \VGA|controller|xCounter [7] ) + ( GND ) + ( \VGA|controller|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~33_sumout ),
	.cout(\VGA|controller|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~33 .extended_lut = "off";
defparam \VGA|controller|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y77_N52
dffeas \VGA|controller|xCounter[7] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y77_N54
cyclonev_lcell_comb \VGA|controller|Add0~29 (
// Equation(s):
// \VGA|controller|Add0~29_sumout  = SUM(( \VGA|controller|xCounter [8] ) + ( GND ) + ( \VGA|controller|Add0~34  ))
// \VGA|controller|Add0~30  = CARRY(( \VGA|controller|xCounter [8] ) + ( GND ) + ( \VGA|controller|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~29_sumout ),
	.cout(\VGA|controller|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~29 .extended_lut = "off";
defparam \VGA|controller|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y77_N55
dffeas \VGA|controller|xCounter[8] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y77_N57
cyclonev_lcell_comb \VGA|controller|Add0~25 (
// Equation(s):
// \VGA|controller|Add0~25_sumout  = SUM(( \VGA|controller|xCounter [9] ) + ( GND ) + ( \VGA|controller|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~25 .extended_lut = "off";
defparam \VGA|controller|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y77_N58
dffeas \VGA|controller|xCounter[9] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y77_N15
cyclonev_lcell_comb \VGA|controller|Equal0~0 (
// Equation(s):
// \VGA|controller|Equal0~0_combout  = ( \VGA|controller|xCounter [8] & ( \VGA|controller|xCounter [9] & ( (\VGA|controller|xCounter [2] & (\VGA|controller|xCounter [3] & \VGA|controller|xCounter [4])) ) ) )

	.dataa(!\VGA|controller|xCounter [2]),
	.datab(!\VGA|controller|xCounter [3]),
	.datac(!\VGA|controller|xCounter [4]),
	.datad(gnd),
	.datae(!\VGA|controller|xCounter [8]),
	.dataf(!\VGA|controller|xCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~0 .extended_lut = "off";
defparam \VGA|controller|Equal0~0 .lut_mask = 64'h0000000000000101;
defparam \VGA|controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y77_N49
dffeas \VGA|controller|xCounter[6]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[6]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y77_N21
cyclonev_lcell_comb \VGA|controller|Equal0~1 (
// Equation(s):
// \VGA|controller|Equal0~1_combout  = ( \VGA|controller|xCounter [1] & ( (!\VGA|controller|xCounter [5] & (\VGA|controller|xCounter [0] & !\VGA|controller|xCounter[6]~DUPLICATE_q )) ) )

	.dataa(!\VGA|controller|xCounter [5]),
	.datab(gnd),
	.datac(!\VGA|controller|xCounter [0]),
	.datad(!\VGA|controller|xCounter[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~1 .extended_lut = "off";
defparam \VGA|controller|Equal0~1 .lut_mask = 64'h000000000A000A00;
defparam \VGA|controller|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y77_N18
cyclonev_lcell_comb \VGA|controller|Equal0~2 (
// Equation(s):
// \VGA|controller|Equal0~2_combout  = (\VGA|controller|Equal0~0_combout  & (!\VGA|controller|xCounter [7] & \VGA|controller|Equal0~1_combout ))

	.dataa(gnd),
	.datab(!\VGA|controller|Equal0~0_combout ),
	.datac(!\VGA|controller|xCounter [7]),
	.datad(!\VGA|controller|Equal0~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~2 .extended_lut = "off";
defparam \VGA|controller|Equal0~2 .lut_mask = 64'h0030003000300030;
defparam \VGA|controller|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y77_N32
dffeas \VGA|controller|xCounter[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y77_N33
cyclonev_lcell_comb \VGA|controller|Add0~1 (
// Equation(s):
// \VGA|controller|Add0~1_sumout  = SUM(( \VGA|controller|xCounter [1] ) + ( GND ) + ( \VGA|controller|Add0~38  ))
// \VGA|controller|Add0~2  = CARRY(( \VGA|controller|xCounter [1] ) + ( GND ) + ( \VGA|controller|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~1_sumout ),
	.cout(\VGA|controller|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~1 .extended_lut = "off";
defparam \VGA|controller|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y77_N35
dffeas \VGA|controller|xCounter[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y77_N36
cyclonev_lcell_comb \VGA|controller|Add0~5 (
// Equation(s):
// \VGA|controller|Add0~5_sumout  = SUM(( \VGA|controller|xCounter [2] ) + ( GND ) + ( \VGA|controller|Add0~2  ))
// \VGA|controller|Add0~6  = CARRY(( \VGA|controller|xCounter [2] ) + ( GND ) + ( \VGA|controller|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~5_sumout ),
	.cout(\VGA|controller|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~5 .extended_lut = "off";
defparam \VGA|controller|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y77_N38
dffeas \VGA|controller|xCounter[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y77_N39
cyclonev_lcell_comb \VGA|controller|Add0~9 (
// Equation(s):
// \VGA|controller|Add0~9_sumout  = SUM(( \VGA|controller|xCounter [3] ) + ( GND ) + ( \VGA|controller|Add0~6  ))
// \VGA|controller|Add0~10  = CARRY(( \VGA|controller|xCounter [3] ) + ( GND ) + ( \VGA|controller|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~9_sumout ),
	.cout(\VGA|controller|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~9 .extended_lut = "off";
defparam \VGA|controller|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y77_N40
dffeas \VGA|controller|xCounter[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y77_N42
cyclonev_lcell_comb \VGA|controller|Add0~13 (
// Equation(s):
// \VGA|controller|Add0~13_sumout  = SUM(( \VGA|controller|xCounter [4] ) + ( GND ) + ( \VGA|controller|Add0~10  ))
// \VGA|controller|Add0~14  = CARRY(( \VGA|controller|xCounter [4] ) + ( GND ) + ( \VGA|controller|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~13_sumout ),
	.cout(\VGA|controller|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~13 .extended_lut = "off";
defparam \VGA|controller|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y77_N43
dffeas \VGA|controller|xCounter[4] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y77_N45
cyclonev_lcell_comb \VGA|controller|Add0~17 (
// Equation(s):
// \VGA|controller|Add0~17_sumout  = SUM(( \VGA|controller|xCounter [5] ) + ( GND ) + ( \VGA|controller|Add0~14  ))
// \VGA|controller|Add0~18  = CARRY(( \VGA|controller|xCounter [5] ) + ( GND ) + ( \VGA|controller|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~17_sumout ),
	.cout(\VGA|controller|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~17 .extended_lut = "off";
defparam \VGA|controller|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y77_N46
dffeas \VGA|controller|xCounter[5] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y77_N50
dffeas \VGA|controller|xCounter[6] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y77_N6
cyclonev_lcell_comb \VGA|controller|VGA_HS1~0 (
// Equation(s):
// \VGA|controller|VGA_HS1~0_combout  = ( \VGA|controller|xCounter [4] & ( (((\VGA|controller|xCounter [0] & \VGA|controller|xCounter [1])) # (\VGA|controller|xCounter [3])) # (\VGA|controller|xCounter [2]) ) )

	.dataa(!\VGA|controller|xCounter [2]),
	.datab(!\VGA|controller|xCounter [0]),
	.datac(!\VGA|controller|xCounter [1]),
	.datad(!\VGA|controller|xCounter [3]),
	.datae(!\VGA|controller|xCounter [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_HS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_HS1~0 .lut_mask = 64'h000057FF000057FF;
defparam \VGA|controller|VGA_HS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y77_N0
cyclonev_lcell_comb \VGA|controller|VGA_HS1~1 (
// Equation(s):
// \VGA|controller|VGA_HS1~1_combout  = ( \VGA|controller|xCounter [7] & ( \VGA|controller|xCounter [9] & ( ((!\VGA|controller|xCounter [6] & (!\VGA|controller|VGA_HS1~0_combout  & !\VGA|controller|xCounter [5])) # (\VGA|controller|xCounter [6] & 
// (\VGA|controller|VGA_HS1~0_combout  & \VGA|controller|xCounter [5]))) # (\VGA|controller|xCounter [8]) ) ) ) # ( !\VGA|controller|xCounter [7] & ( \VGA|controller|xCounter [9] ) ) # ( \VGA|controller|xCounter [7] & ( !\VGA|controller|xCounter [9] ) ) # ( 
// !\VGA|controller|xCounter [7] & ( !\VGA|controller|xCounter [9] ) )

	.dataa(!\VGA|controller|xCounter [6]),
	.datab(!\VGA|controller|VGA_HS1~0_combout ),
	.datac(!\VGA|controller|xCounter [5]),
	.datad(!\VGA|controller|xCounter [8]),
	.datae(!\VGA|controller|xCounter [7]),
	.dataf(!\VGA|controller|xCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_HS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~1 .extended_lut = "off";
defparam \VGA|controller|VGA_HS1~1 .lut_mask = 64'hFFFFFFFFFFFF81FF;
defparam \VGA|controller|VGA_HS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y77_N2
dffeas \VGA|controller|VGA_HS1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_HS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y77_N4
dffeas \VGA|controller|VGA_HS (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|VGA_HS1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y77_N0
cyclonev_lcell_comb \VGA|controller|Add1~9 (
// Equation(s):
// \VGA|controller|Add1~9_sumout  = SUM(( \VGA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))
// \VGA|controller|Add1~10  = CARRY(( \VGA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~9_sumout ),
	.cout(\VGA|controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~9 .extended_lut = "off";
defparam \VGA|controller|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \VGA|controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y77_N3
cyclonev_lcell_comb \VGA|controller|Add1~1 (
// Equation(s):
// \VGA|controller|Add1~1_sumout  = SUM(( \VGA|controller|yCounter [1] ) + ( GND ) + ( \VGA|controller|Add1~10  ))
// \VGA|controller|Add1~2  = CARRY(( \VGA|controller|yCounter [1] ) + ( GND ) + ( \VGA|controller|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~1_sumout ),
	.cout(\VGA|controller|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~1 .extended_lut = "off";
defparam \VGA|controller|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y77_N6
cyclonev_lcell_comb \VGA|controller|Add1~37 (
// Equation(s):
// \VGA|controller|Add1~37_sumout  = SUM(( \VGA|controller|yCounter [2] ) + ( GND ) + ( \VGA|controller|Add1~2  ))
// \VGA|controller|Add1~38  = CARRY(( \VGA|controller|yCounter [2] ) + ( GND ) + ( \VGA|controller|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~37_sumout ),
	.cout(\VGA|controller|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~37 .extended_lut = "off";
defparam \VGA|controller|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y77_N8
dffeas \VGA|controller|yCounter[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y77_N9
cyclonev_lcell_comb \VGA|controller|Add1~33 (
// Equation(s):
// \VGA|controller|Add1~33_sumout  = SUM(( \VGA|controller|yCounter [3] ) + ( GND ) + ( \VGA|controller|Add1~38  ))
// \VGA|controller|Add1~34  = CARRY(( \VGA|controller|yCounter [3] ) + ( GND ) + ( \VGA|controller|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~33_sumout ),
	.cout(\VGA|controller|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~33 .extended_lut = "off";
defparam \VGA|controller|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y77_N10
dffeas \VGA|controller|yCounter[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y77_N12
cyclonev_lcell_comb \VGA|controller|Add1~29 (
// Equation(s):
// \VGA|controller|Add1~29_sumout  = SUM(( \VGA|controller|yCounter [4] ) + ( GND ) + ( \VGA|controller|Add1~34  ))
// \VGA|controller|Add1~30  = CARRY(( \VGA|controller|yCounter [4] ) + ( GND ) + ( \VGA|controller|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~29_sumout ),
	.cout(\VGA|controller|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~29 .extended_lut = "off";
defparam \VGA|controller|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y77_N14
dffeas \VGA|controller|yCounter[4] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y77_N36
cyclonev_lcell_comb \VGA|controller|always1~2 (
// Equation(s):
// \VGA|controller|always1~2_combout  = ( \VGA|controller|yCounter [2] & ( (!\VGA|controller|yCounter [1] & (!\VGA|controller|yCounter [0] & (\VGA|controller|yCounter [3] & !\VGA|controller|yCounter [4]))) ) )

	.dataa(!\VGA|controller|yCounter [1]),
	.datab(!\VGA|controller|yCounter [0]),
	.datac(!\VGA|controller|yCounter [3]),
	.datad(!\VGA|controller|yCounter [4]),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~2 .extended_lut = "off";
defparam \VGA|controller|always1~2 .lut_mask = 64'h0000000008000800;
defparam \VGA|controller|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y77_N15
cyclonev_lcell_comb \VGA|controller|Add1~21 (
// Equation(s):
// \VGA|controller|Add1~21_sumout  = SUM(( \VGA|controller|yCounter [5] ) + ( GND ) + ( \VGA|controller|Add1~30  ))
// \VGA|controller|Add1~22  = CARRY(( \VGA|controller|yCounter [5] ) + ( GND ) + ( \VGA|controller|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~21_sumout ),
	.cout(\VGA|controller|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~21 .extended_lut = "off";
defparam \VGA|controller|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y77_N17
dffeas \VGA|controller|yCounter[5] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y77_N18
cyclonev_lcell_comb \VGA|controller|Add1~13 (
// Equation(s):
// \VGA|controller|Add1~13_sumout  = SUM(( \VGA|controller|yCounter [6] ) + ( GND ) + ( \VGA|controller|Add1~22  ))
// \VGA|controller|Add1~14  = CARRY(( \VGA|controller|yCounter [6] ) + ( GND ) + ( \VGA|controller|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~13_sumout ),
	.cout(\VGA|controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~13 .extended_lut = "off";
defparam \VGA|controller|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y77_N20
dffeas \VGA|controller|yCounter[6] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y77_N21
cyclonev_lcell_comb \VGA|controller|Add1~25 (
// Equation(s):
// \VGA|controller|Add1~25_sumout  = SUM(( \VGA|controller|yCounter [7] ) + ( GND ) + ( \VGA|controller|Add1~14  ))
// \VGA|controller|Add1~26  = CARRY(( \VGA|controller|yCounter [7] ) + ( GND ) + ( \VGA|controller|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~25_sumout ),
	.cout(\VGA|controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~25 .extended_lut = "off";
defparam \VGA|controller|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y77_N22
dffeas \VGA|controller|yCounter[7] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y77_N24
cyclonev_lcell_comb \VGA|controller|Add1~17 (
// Equation(s):
// \VGA|controller|Add1~17_sumout  = SUM(( \VGA|controller|yCounter [8] ) + ( GND ) + ( \VGA|controller|Add1~26  ))
// \VGA|controller|Add1~18  = CARRY(( \VGA|controller|yCounter [8] ) + ( GND ) + ( \VGA|controller|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~17_sumout ),
	.cout(\VGA|controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~17 .extended_lut = "off";
defparam \VGA|controller|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y77_N26
dffeas \VGA|controller|yCounter[8] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y77_N27
cyclonev_lcell_comb \VGA|controller|Add1~5 (
// Equation(s):
// \VGA|controller|Add1~5_sumout  = SUM(( \VGA|controller|yCounter [9] ) + ( GND ) + ( \VGA|controller|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~5 .extended_lut = "off";
defparam \VGA|controller|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y77_N28
dffeas \VGA|controller|yCounter[9] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y77_N48
cyclonev_lcell_comb \VGA|controller|always1~1 (
// Equation(s):
// \VGA|controller|always1~1_combout  = ( !\VGA|controller|yCounter [7] & ( !\VGA|controller|yCounter [5] & ( (!\VGA|controller|yCounter [6] & (\VGA|controller|yCounter [9] & !\VGA|controller|yCounter [8])) ) ) )

	.dataa(!\VGA|controller|yCounter [6]),
	.datab(!\VGA|controller|yCounter [9]),
	.datac(!\VGA|controller|yCounter [8]),
	.datad(gnd),
	.datae(!\VGA|controller|yCounter [7]),
	.dataf(!\VGA|controller|yCounter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~1 .extended_lut = "off";
defparam \VGA|controller|always1~1 .lut_mask = 64'h2020000000000000;
defparam \VGA|controller|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y77_N54
cyclonev_lcell_comb \VGA|controller|always1~3 (
// Equation(s):
// \VGA|controller|always1~3_combout  = ( \VGA|controller|Equal0~1_combout  & ( \VGA|controller|always1~1_combout  & ( (\VGA|controller|Equal0~0_combout  & (\VGA|controller|always1~2_combout  & !\VGA|controller|xCounter [7])) ) ) )

	.dataa(!\VGA|controller|Equal0~0_combout ),
	.datab(!\VGA|controller|always1~2_combout ),
	.datac(!\VGA|controller|xCounter [7]),
	.datad(gnd),
	.datae(!\VGA|controller|Equal0~1_combout ),
	.dataf(!\VGA|controller|always1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~3 .extended_lut = "off";
defparam \VGA|controller|always1~3 .lut_mask = 64'h0000000000001010;
defparam \VGA|controller|always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y77_N1
dffeas \VGA|controller|yCounter[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y77_N5
dffeas \VGA|controller|yCounter[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y77_N42
cyclonev_lcell_comb \VGA|controller|LessThan5~0 (
// Equation(s):
// \VGA|controller|LessThan5~0_combout  = ( \VGA|controller|yCounter [5] & ( (\VGA|controller|yCounter [8] & (\VGA|controller|yCounter [6] & \VGA|controller|yCounter [7])) ) )

	.dataa(!\VGA|controller|yCounter [8]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [6]),
	.datad(!\VGA|controller|yCounter [7]),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|LessThan5~0 .extended_lut = "off";
defparam \VGA|controller|LessThan5~0 .lut_mask = 64'h0000000000050005;
defparam \VGA|controller|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y77_N11
dffeas \VGA|controller|yCounter[3]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y77_N45
cyclonev_lcell_comb \VGA|controller|always1~0 (
// Equation(s):
// \VGA|controller|always1~0_combout  = ( \VGA|controller|yCounter [2] & ( (!\VGA|controller|yCounter [4] & \VGA|controller|yCounter[3]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [4]),
	.datac(!\VGA|controller|yCounter[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~0 .extended_lut = "off";
defparam \VGA|controller|always1~0 .lut_mask = 64'h000000000C0C0C0C;
defparam \VGA|controller|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y77_N39
cyclonev_lcell_comb \VGA|controller|VGA_VS1~0 (
// Equation(s):
// \VGA|controller|VGA_VS1~0_combout  = ( \VGA|controller|yCounter [9] ) # ( !\VGA|controller|yCounter [9] & ( (!\VGA|controller|LessThan5~0_combout ) # ((!\VGA|controller|always1~0_combout ) # (!\VGA|controller|yCounter [1] $ (\VGA|controller|yCounter 
// [0]))) ) )

	.dataa(!\VGA|controller|yCounter [1]),
	.datab(!\VGA|controller|yCounter [0]),
	.datac(!\VGA|controller|LessThan5~0_combout ),
	.datad(!\VGA|controller|always1~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_VS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_VS1~0 .lut_mask = 64'hFFF9FFF9FFFFFFFF;
defparam \VGA|controller|VGA_VS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y77_N40
dffeas \VGA|controller|VGA_VS1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_VS1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y77_N34
dffeas \VGA|controller|VGA_VS (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|VGA_VS1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y77_N30
cyclonev_lcell_comb \VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~0_combout  = ( !\VGA|controller|yCounter [9] & ( \VGA|controller|xCounter [7] & ( (!\VGA|controller|LessThan5~0_combout  & !\VGA|controller|xCounter [9]) ) ) ) # ( !\VGA|controller|yCounter [9] & ( !\VGA|controller|xCounter [7] 
// & ( (!\VGA|controller|LessThan5~0_combout  & ((!\VGA|controller|xCounter [8]) # (!\VGA|controller|xCounter [9]))) ) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|LessThan5~0_combout ),
	.datac(!\VGA|controller|xCounter [8]),
	.datad(!\VGA|controller|xCounter [9]),
	.datae(!\VGA|controller|yCounter [9]),
	.dataf(!\VGA|controller|xCounter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_BLANK1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_BLANK1~0 .lut_mask = 64'hCCC00000CC000000;
defparam \VGA|controller|VGA_BLANK1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y77_N31
dffeas \VGA|controller|VGA_BLANK1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_BLANK1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y79_N31
dffeas \VGA|controller|VGA_BLANK (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|VGA_BLANK1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N0
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( counter_y[0] ) + ( VCC ) + ( !VCC ))
// \Add1~30  = CARRY(( counter_y[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!counter_y[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h00000000000000FF;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y70_N30
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( counter_x[0] ) + ( VCC ) + ( !VCC ))
// \Add0~14  = CARRY(( counter_x[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!counter_x[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h00000000000000FF;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y70_N24
cyclonev_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ( counter_x[7] & ( counter_x[8] ) ) # ( !counter_x[7] & ( (counter_x[8] & counter_x[6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter_x[8]),
	.datad(!counter_x[6]),
	.datae(gnd),
	.dataf(!counter_x[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~0 .extended_lut = "off";
defparam \LessThan0~0 .lut_mask = 64'h000F000F0F0F0F0F;
defparam \LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y70_N6
cyclonev_lcell_comb \counter_y[7]~0 (
// Equation(s):
// \counter_y[7]~0_combout  = ( !counter_x[2] & ( !counter_x[0] & ( (!counter_x[1] & (!counter_x[4] & (!counter_x[7] & !counter_x[3]))) ) ) )

	.dataa(!counter_x[1]),
	.datab(!counter_x[4]),
	.datac(!counter_x[7]),
	.datad(!counter_x[3]),
	.datae(!counter_x[2]),
	.dataf(!counter_x[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter_y[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter_y[7]~0 .extended_lut = "off";
defparam \counter_y[7]~0 .lut_mask = 64'h8000000000000000;
defparam \counter_y[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y70_N27
cyclonev_lcell_comb \counter_x[8]~0 (
// Equation(s):
// \counter_x[8]~0_combout  = ( \SW[0]~input_o  & ( (!\LessThan0~0_combout ) # ((\counter_y[7]~0_combout  & (\Equal0~0_combout  & !counter_x[5]))) ) )

	.dataa(!\LessThan0~0_combout ),
	.datab(!\counter_y[7]~0_combout ),
	.datac(!\Equal0~0_combout ),
	.datad(!counter_x[5]),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter_x[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter_x[8]~0 .extended_lut = "off";
defparam \counter_x[8]~0 .lut_mask = 64'h00000000ABAAABAA;
defparam \counter_x[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y70_N32
dffeas \counter_x[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~0_combout ),
	.sload(gnd),
	.ena(\counter_x[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_x[0]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_x[0] .is_wysiwyg = "true";
defparam \counter_x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y70_N33
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( counter_x[1] ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( counter_x[1] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!counter_x[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y70_N35
dffeas \counter_x[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~0_combout ),
	.sload(gnd),
	.ena(\counter_x[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_x[1]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_x[1] .is_wysiwyg = "true";
defparam \counter_x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y70_N36
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( counter_x[2] ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( counter_x[2] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!counter_x[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y70_N38
dffeas \counter_x[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~0_combout ),
	.sload(gnd),
	.ena(\counter_x[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_x[2]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_x[2] .is_wysiwyg = "true";
defparam \counter_x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y70_N39
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( counter_x[3] ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( counter_x[3] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!counter_x[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y70_N41
dffeas \counter_x[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~0_combout ),
	.sload(gnd),
	.ena(\counter_x[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_x[3]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_x[3] .is_wysiwyg = "true";
defparam \counter_x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y70_N42
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( counter_x[4] ) + ( GND ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( counter_x[4] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!counter_x[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y70_N44
dffeas \counter_x[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~0_combout ),
	.sload(gnd),
	.ena(\counter_x[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_x[4]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_x[4] .is_wysiwyg = "true";
defparam \counter_x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y70_N45
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( counter_x[5] ) + ( GND ) + ( \Add0~30  ))
// \Add0~34  = CARRY(( counter_x[5] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!counter_x[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y70_N47
dffeas \counter_x[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~0_combout ),
	.sload(gnd),
	.ena(\counter_x[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_x[5]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_x[5] .is_wysiwyg = "true";
defparam \counter_x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y70_N48
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( counter_x[6] ) + ( GND ) + ( \Add0~34  ))
// \Add0~10  = CARRY(( counter_x[6] ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!counter_x[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y70_N50
dffeas \counter_x[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~0_combout ),
	.sload(gnd),
	.ena(\counter_x[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_x[6]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_x[6] .is_wysiwyg = "true";
defparam \counter_x[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y70_N51
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( counter_x[7] ) + ( GND ) + ( \Add0~10  ))
// \Add0~6  = CARRY(( counter_x[7] ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!counter_x[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y70_N53
dffeas \counter_x[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~0_combout ),
	.sload(gnd),
	.ena(\counter_x[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_x[7]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_x[7] .is_wysiwyg = "true";
defparam \counter_x[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y70_N54
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( counter_x[8] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!counter_x[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y70_N56
dffeas \counter_x[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~0_combout ),
	.sload(gnd),
	.ena(\counter_x[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_x[8]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_x[8] .is_wysiwyg = "true";
defparam \counter_x[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y70_N18
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (counter_x[8] & counter_x[6])

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter_x[8]),
	.datad(!counter_x[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h000F000F000F000F;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N18
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( counter_y[6] ) + ( GND ) + ( \Add1~6  ))
// \Add1~14  = CARRY(( counter_y[6] ) + ( GND ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!counter_y[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N21
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( counter_y[7] ) + ( GND ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!counter_y[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N42
cyclonev_lcell_comb \counter_y[7]~2 (
// Equation(s):
// \counter_y[7]~2_combout  = ( !counter_y[0] & ( !counter_y[2] & ( (!counter_y[1] & (!counter_x[6] & (!counter_x[8] & !counter_y[3]))) ) ) )

	.dataa(!counter_y[1]),
	.datab(!counter_x[6]),
	.datac(!counter_x[8]),
	.datad(!counter_y[3]),
	.datae(!counter_y[0]),
	.dataf(!counter_y[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter_y[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter_y[7]~2 .extended_lut = "off";
defparam \counter_y[7]~2 .lut_mask = 64'h8000000000000000;
defparam \counter_y[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N48
cyclonev_lcell_comb \counter_y[7]~3 (
// Equation(s):
// \counter_y[7]~3_combout  = ( \SW[0]~input_o  & ( \counter_y[7]~2_combout  & ( (!counter_x[5] & (\counter_y[7]~0_combout  & ((\Equal0~0_combout ) # (\counter_y[7]~1_combout )))) ) ) ) # ( \SW[0]~input_o  & ( !\counter_y[7]~2_combout  & ( 
// (!\counter_y[7]~1_combout  & (!counter_x[5] & (\Equal0~0_combout  & \counter_y[7]~0_combout ))) ) ) )

	.dataa(!\counter_y[7]~1_combout ),
	.datab(!counter_x[5]),
	.datac(!\Equal0~0_combout ),
	.datad(!\counter_y[7]~0_combout ),
	.datae(!\SW[0]~input_o ),
	.dataf(!\counter_y[7]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter_y[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter_y[7]~3 .extended_lut = "off";
defparam \counter_y[7]~3 .lut_mask = 64'h000000080000004C;
defparam \counter_y[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y70_N23
dffeas \counter_y[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always3~0_combout ),
	.sload(gnd),
	.ena(\counter_y[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_y[7]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_y[7] .is_wysiwyg = "true";
defparam \counter_y[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N36
cyclonev_lcell_comb \counter_y[7]~1 (
// Equation(s):
// \counter_y[7]~1_combout  = ( counter_y[4] & ( (counter_y[5] & (counter_y[6] & counter_y[7])) ) )

	.dataa(gnd),
	.datab(!counter_y[5]),
	.datac(!counter_y[6]),
	.datad(!counter_y[7]),
	.datae(gnd),
	.dataf(!counter_y[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter_y[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter_y[7]~1 .extended_lut = "off";
defparam \counter_y[7]~1 .lut_mask = 64'h0000000000030003;
defparam \counter_y[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N39
cyclonev_lcell_comb \always3~0 (
// Equation(s):
// \always3~0_combout  = ( \counter_y[7]~0_combout  & ( (!\Equal0~0_combout ) # ((\counter_y[7]~1_combout ) # (counter_x[5])) ) ) # ( !\counter_y[7]~0_combout  )

	.dataa(!\Equal0~0_combout ),
	.datab(gnd),
	.datac(!counter_x[5]),
	.datad(!\counter_y[7]~1_combout ),
	.datae(gnd),
	.dataf(!\counter_y[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always3~0 .extended_lut = "off";
defparam \always3~0 .lut_mask = 64'hFFFFFFFFAFFFAFFF;
defparam \always3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y70_N2
dffeas \counter_y[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always3~0_combout ),
	.sload(gnd),
	.ena(\counter_y[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_y[0]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_y[0] .is_wysiwyg = "true";
defparam \counter_y[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N3
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( counter_y[1] ) + ( GND ) + ( \Add1~30  ))
// \Add1~26  = CARRY(( counter_y[1] ) + ( GND ) + ( \Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!counter_y[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y70_N5
dffeas \counter_y[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always3~0_combout ),
	.sload(gnd),
	.ena(\counter_y[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_y[1]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_y[1] .is_wysiwyg = "true";
defparam \counter_y[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N6
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( counter_y[2] ) + ( GND ) + ( \Add1~26  ))
// \Add1~22  = CARRY(( counter_y[2] ) + ( GND ) + ( \Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!counter_y[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y70_N8
dffeas \counter_y[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always3~0_combout ),
	.sload(gnd),
	.ena(\counter_y[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_y[2]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_y[2] .is_wysiwyg = "true";
defparam \counter_y[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N9
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( counter_y[3] ) + ( GND ) + ( \Add1~22  ))
// \Add1~18  = CARRY(( counter_y[3] ) + ( GND ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!counter_y[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y70_N11
dffeas \counter_y[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always3~0_combout ),
	.sload(gnd),
	.ena(\counter_y[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_y[3]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_y[3] .is_wysiwyg = "true";
defparam \counter_y[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N12
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( counter_y[4] ) + ( GND ) + ( \Add1~18  ))
// \Add1~10  = CARRY(( counter_y[4] ) + ( GND ) + ( \Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!counter_y[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y70_N14
dffeas \counter_y[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always3~0_combout ),
	.sload(gnd),
	.ena(\counter_y[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_y[4]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_y[4] .is_wysiwyg = "true";
defparam \counter_y[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N15
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( counter_y[5] ) + ( GND ) + ( \Add1~10  ))
// \Add1~6  = CARRY(( counter_y[5] ) + ( GND ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!counter_y[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y70_N17
dffeas \counter_y[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always3~0_combout ),
	.sload(gnd),
	.ena(\counter_y[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_y[5]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_y[5] .is_wysiwyg = "true";
defparam \counter_y[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y70_N20
dffeas \counter_y[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always3~0_combout ),
	.sload(gnd),
	.ena(\counter_y[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_y[6]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_y[6] .is_wysiwyg = "true";
defparam \counter_y[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y70_N26
dffeas \final_y[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(counter_y[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_y[6]),
	.prn(vcc));
// synopsys translate_off
defparam \final_y[6] .is_wysiwyg = "true";
defparam \final_y[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y70_N41
dffeas \final_y[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(counter_y[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_y[5]),
	.prn(vcc));
// synopsys translate_off
defparam \final_y[5] .is_wysiwyg = "true";
defparam \final_y[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y70_N23
dffeas \final_y[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(counter_y[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_y[7]),
	.prn(vcc));
// synopsys translate_off
defparam \final_y[7] .is_wysiwyg = "true";
defparam \final_y[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y70_N20
dffeas \final_y[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(counter_y[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_y[4]),
	.prn(vcc));
// synopsys translate_off
defparam \final_y[4] .is_wysiwyg = "true";
defparam \final_y[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y70_N17
dffeas \final_y[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(counter_y[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_y[3]),
	.prn(vcc));
// synopsys translate_off
defparam \final_y[3] .is_wysiwyg = "true";
defparam \final_y[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y70_N14
dffeas \final_y[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(counter_y[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_y[2]),
	.prn(vcc));
// synopsys translate_off
defparam \final_y[2] .is_wysiwyg = "true";
defparam \final_y[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y70_N11
dffeas \final_y[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(counter_y[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_y[1]),
	.prn(vcc));
// synopsys translate_off
defparam \final_y[1] .is_wysiwyg = "true";
defparam \final_y[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y70_N8
dffeas \final_y[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(counter_y[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_y[0]),
	.prn(vcc));
// synopsys translate_off
defparam \final_y[0] .is_wysiwyg = "true";
defparam \final_y[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y70_N38
dffeas \final_x[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(counter_x[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_x[8]),
	.prn(vcc));
// synopsys translate_off
defparam \final_x[8] .is_wysiwyg = "true";
defparam \final_x[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y70_N5
dffeas \final_x[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(counter_x[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_x[7]),
	.prn(vcc));
// synopsys translate_off
defparam \final_x[7] .is_wysiwyg = "true";
defparam \final_x[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y70_N2
dffeas \final_x[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(counter_x[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_x[6]),
	.prn(vcc));
// synopsys translate_off
defparam \final_x[6] .is_wysiwyg = "true";
defparam \final_x[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N0
cyclonev_lcell_comb \VGA|user_input_translator|Add1~17 (
// Equation(s):
// \VGA|user_input_translator|Add1~17_sumout  = SUM(( !final_x[6] $ (!final_y[0]) ) + ( !VCC ) + ( !VCC ))
// \VGA|user_input_translator|Add1~18  = CARRY(( !final_x[6] $ (!final_y[0]) ) + ( !VCC ) + ( !VCC ))
// \VGA|user_input_translator|Add1~19  = SHARE((final_x[6] & final_y[0]))

	.dataa(!final_x[6]),
	.datab(!final_y[0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~17_sumout ),
	.cout(\VGA|user_input_translator|Add1~18 ),
	.shareout(\VGA|user_input_translator|Add1~19 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~17 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~17 .lut_mask = 64'h0000111100006666;
defparam \VGA|user_input_translator|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N3
cyclonev_lcell_comb \VGA|user_input_translator|Add1~21 (
// Equation(s):
// \VGA|user_input_translator|Add1~21_sumout  = SUM(( !final_y[1] $ (!final_x[7]) ) + ( \VGA|user_input_translator|Add1~19  ) + ( \VGA|user_input_translator|Add1~18  ))
// \VGA|user_input_translator|Add1~22  = CARRY(( !final_y[1] $ (!final_x[7]) ) + ( \VGA|user_input_translator|Add1~19  ) + ( \VGA|user_input_translator|Add1~18  ))
// \VGA|user_input_translator|Add1~23  = SHARE((final_y[1] & final_x[7]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!final_y[1]),
	.datad(!final_x[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~18 ),
	.sharein(\VGA|user_input_translator|Add1~19 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~21_sumout ),
	.cout(\VGA|user_input_translator|Add1~22 ),
	.shareout(\VGA|user_input_translator|Add1~23 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~21 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~21 .lut_mask = 64'h0000000F00000FF0;
defparam \VGA|user_input_translator|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N6
cyclonev_lcell_comb \VGA|user_input_translator|Add1~25 (
// Equation(s):
// \VGA|user_input_translator|Add1~25_sumout  = SUM(( !final_y[0] $ (!final_y[2] $ (final_x[8])) ) + ( \VGA|user_input_translator|Add1~23  ) + ( \VGA|user_input_translator|Add1~22  ))
// \VGA|user_input_translator|Add1~26  = CARRY(( !final_y[0] $ (!final_y[2] $ (final_x[8])) ) + ( \VGA|user_input_translator|Add1~23  ) + ( \VGA|user_input_translator|Add1~22  ))
// \VGA|user_input_translator|Add1~27  = SHARE((!final_y[0] & (final_y[2] & final_x[8])) # (final_y[0] & ((final_x[8]) # (final_y[2]))))

	.dataa(gnd),
	.datab(!final_y[0]),
	.datac(!final_y[2]),
	.datad(!final_x[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~22 ),
	.sharein(\VGA|user_input_translator|Add1~23 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~25_sumout ),
	.cout(\VGA|user_input_translator|Add1~26 ),
	.shareout(\VGA|user_input_translator|Add1~27 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~25 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~25 .lut_mask = 64'h0000033F00003CC3;
defparam \VGA|user_input_translator|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N9
cyclonev_lcell_comb \VGA|user_input_translator|Add1~29 (
// Equation(s):
// \VGA|user_input_translator|Add1~29_sumout  = SUM(( !final_y[1] $ (!final_y[3]) ) + ( \VGA|user_input_translator|Add1~27  ) + ( \VGA|user_input_translator|Add1~26  ))
// \VGA|user_input_translator|Add1~30  = CARRY(( !final_y[1] $ (!final_y[3]) ) + ( \VGA|user_input_translator|Add1~27  ) + ( \VGA|user_input_translator|Add1~26  ))
// \VGA|user_input_translator|Add1~31  = SHARE((final_y[1] & final_y[3]))

	.dataa(!final_y[1]),
	.datab(gnd),
	.datac(!final_y[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~26 ),
	.sharein(\VGA|user_input_translator|Add1~27 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~29_sumout ),
	.cout(\VGA|user_input_translator|Add1~30 ),
	.shareout(\VGA|user_input_translator|Add1~31 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~29 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~29 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|user_input_translator|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N12
cyclonev_lcell_comb \VGA|user_input_translator|Add1~33 (
// Equation(s):
// \VGA|user_input_translator|Add1~33_sumout  = SUM(( !final_y[4] $ (!final_y[2]) ) + ( \VGA|user_input_translator|Add1~31  ) + ( \VGA|user_input_translator|Add1~30  ))
// \VGA|user_input_translator|Add1~34  = CARRY(( !final_y[4] $ (!final_y[2]) ) + ( \VGA|user_input_translator|Add1~31  ) + ( \VGA|user_input_translator|Add1~30  ))
// \VGA|user_input_translator|Add1~35  = SHARE((final_y[4] & final_y[2]))

	.dataa(!final_y[4]),
	.datab(gnd),
	.datac(!final_y[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~30 ),
	.sharein(\VGA|user_input_translator|Add1~31 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~33_sumout ),
	.cout(\VGA|user_input_translator|Add1~34 ),
	.shareout(\VGA|user_input_translator|Add1~35 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~33 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~33 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|user_input_translator|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N15
cyclonev_lcell_comb \VGA|user_input_translator|Add1~37 (
// Equation(s):
// \VGA|user_input_translator|Add1~37_sumout  = SUM(( !final_y[3] $ (!final_y[5]) ) + ( \VGA|user_input_translator|Add1~35  ) + ( \VGA|user_input_translator|Add1~34  ))
// \VGA|user_input_translator|Add1~38  = CARRY(( !final_y[3] $ (!final_y[5]) ) + ( \VGA|user_input_translator|Add1~35  ) + ( \VGA|user_input_translator|Add1~34  ))
// \VGA|user_input_translator|Add1~39  = SHARE((final_y[3] & final_y[5]))

	.dataa(gnd),
	.datab(!final_y[3]),
	.datac(!final_y[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~34 ),
	.sharein(\VGA|user_input_translator|Add1~35 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~37_sumout ),
	.cout(\VGA|user_input_translator|Add1~38 ),
	.shareout(\VGA|user_input_translator|Add1~39 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~37 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~37 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|user_input_translator|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N18
cyclonev_lcell_comb \VGA|user_input_translator|Add1~41 (
// Equation(s):
// \VGA|user_input_translator|Add1~41_sumout  = SUM(( !final_y[4] $ (!final_y[6]) ) + ( \VGA|user_input_translator|Add1~39  ) + ( \VGA|user_input_translator|Add1~38  ))
// \VGA|user_input_translator|Add1~42  = CARRY(( !final_y[4] $ (!final_y[6]) ) + ( \VGA|user_input_translator|Add1~39  ) + ( \VGA|user_input_translator|Add1~38  ))
// \VGA|user_input_translator|Add1~43  = SHARE((final_y[4] & final_y[6]))

	.dataa(!final_y[4]),
	.datab(!final_y[6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~38 ),
	.sharein(\VGA|user_input_translator|Add1~39 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~41_sumout ),
	.cout(\VGA|user_input_translator|Add1~42 ),
	.shareout(\VGA|user_input_translator|Add1~43 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~41 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~41 .lut_mask = 64'h0000111100006666;
defparam \VGA|user_input_translator|Add1~41 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N21
cyclonev_lcell_comb \VGA|user_input_translator|Add1~1 (
// Equation(s):
// \VGA|user_input_translator|Add1~1_sumout  = SUM(( !final_y[5] $ (!final_y[7]) ) + ( \VGA|user_input_translator|Add1~43  ) + ( \VGA|user_input_translator|Add1~42  ))
// \VGA|user_input_translator|Add1~2  = CARRY(( !final_y[5] $ (!final_y[7]) ) + ( \VGA|user_input_translator|Add1~43  ) + ( \VGA|user_input_translator|Add1~42  ))
// \VGA|user_input_translator|Add1~3  = SHARE((final_y[5] & final_y[7]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!final_y[5]),
	.datad(!final_y[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~42 ),
	.sharein(\VGA|user_input_translator|Add1~43 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~1_sumout ),
	.cout(\VGA|user_input_translator|Add1~2 ),
	.shareout(\VGA|user_input_translator|Add1~3 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~1 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~1 .lut_mask = 64'h0000000F00000FF0;
defparam \VGA|user_input_translator|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N24
cyclonev_lcell_comb \VGA|user_input_translator|Add1~9 (
// Equation(s):
// \VGA|user_input_translator|Add1~9_sumout  = SUM(( final_y[6] ) + ( \VGA|user_input_translator|Add1~3  ) + ( \VGA|user_input_translator|Add1~2  ))
// \VGA|user_input_translator|Add1~10  = CARRY(( final_y[6] ) + ( \VGA|user_input_translator|Add1~3  ) + ( \VGA|user_input_translator|Add1~2  ))
// \VGA|user_input_translator|Add1~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!final_y[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~2 ),
	.sharein(\VGA|user_input_translator|Add1~3 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~9_sumout ),
	.cout(\VGA|user_input_translator|Add1~10 ),
	.shareout(\VGA|user_input_translator|Add1~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~9 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~9 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|user_input_translator|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N39
cyclonev_lcell_comb \VGA|LessThan3~0 (
// Equation(s):
// \VGA|LessThan3~0_combout  = ( final_y[4] & ( (final_y[7] & (final_y[6] & final_y[5])) ) )

	.dataa(!final_y[7]),
	.datab(gnd),
	.datac(!final_y[6]),
	.datad(!final_y[5]),
	.datae(gnd),
	.dataf(!final_y[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan3~0 .extended_lut = "off";
defparam \VGA|LessThan3~0 .lut_mask = 64'h0000000000050005;
defparam \VGA|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N36
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout  = ( final_x[7] & ( (!\VGA|LessThan3~0_combout  & !final_x[8]) ) ) # ( !final_x[7] & ( (!\VGA|LessThan3~0_combout  & ((!final_x[6]) # (!final_x[8]))) ) )

	.dataa(gnd),
	.datab(!\VGA|LessThan3~0_combout ),
	.datac(!final_x[6]),
	.datad(!final_x[8]),
	.datae(gnd),
	.dataf(!final_x[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0 .lut_mask = 64'hCCC0CCC0CC00CC00;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N27
cyclonev_lcell_comb \VGA|user_input_translator|Add1~13 (
// Equation(s):
// \VGA|user_input_translator|Add1~13_sumout  = SUM(( final_y[7] ) + ( \VGA|user_input_translator|Add1~11  ) + ( \VGA|user_input_translator|Add1~10  ))
// \VGA|user_input_translator|Add1~14  = CARRY(( final_y[7] ) + ( \VGA|user_input_translator|Add1~11  ) + ( \VGA|user_input_translator|Add1~10  ))
// \VGA|user_input_translator|Add1~15  = SHARE(GND)

	.dataa(!final_y[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~10 ),
	.sharein(\VGA|user_input_translator|Add1~11 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~13_sumout ),
	.cout(\VGA|user_input_translator|Add1~14 ),
	.shareout(\VGA|user_input_translator|Add1~15 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~13 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~13 .lut_mask = 64'h0000000000005555;
defparam \VGA|user_input_translator|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N30
cyclonev_lcell_comb \VGA|user_input_translator|Add1~5 (
// Equation(s):
// \VGA|user_input_translator|Add1~5_sumout  = SUM(( GND ) + ( \VGA|user_input_translator|Add1~15  ) + ( \VGA|user_input_translator|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~14 ),
	.sharein(\VGA|user_input_translator|Add1~15 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~5 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~5 .lut_mask = 64'h0000000000000000;
defparam \VGA|user_input_translator|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y70_N21
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode373w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode373w [3] = ( !\VGA|user_input_translator|Add1~1_sumout  & ( (!\VGA|user_input_translator|Add1~9_sumout  & (\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout  & 
// (\VGA|user_input_translator|Add1~13_sumout  & !\VGA|user_input_translator|Add1~5_sumout ))) ) )

	.dataa(!\VGA|user_input_translator|Add1~9_sumout ),
	.datab(!\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ),
	.datac(!\VGA|user_input_translator|Add1~13_sumout ),
	.datad(!\VGA|user_input_translator|Add1~5_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode373w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode373w[3] .lut_mask = 64'h0200020000000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode373w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y77_N0
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~17 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~17_sumout  = SUM(( !\VGA|controller|xCounter [7] $ (!\VGA|controller|yCounter [1]) ) + ( !VCC ) + ( !VCC ))
// \VGA|controller|controller_translator|Add1~18  = CARRY(( !\VGA|controller|xCounter [7] $ (!\VGA|controller|yCounter [1]) ) + ( !VCC ) + ( !VCC ))
// \VGA|controller|controller_translator|Add1~19  = SHARE((\VGA|controller|xCounter [7] & \VGA|controller|yCounter [1]))

	.dataa(gnd),
	.datab(!\VGA|controller|xCounter [7]),
	.datac(!\VGA|controller|yCounter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~17_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~18 ),
	.shareout(\VGA|controller|controller_translator|Add1~19 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~17 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~17 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|controller|controller_translator|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y77_N3
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~21 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~21_sumout  = SUM(( !\VGA|controller|yCounter [2] $ (!\VGA|controller|xCounter [8]) ) + ( \VGA|controller|controller_translator|Add1~19  ) + ( \VGA|controller|controller_translator|Add1~18  ))
// \VGA|controller|controller_translator|Add1~22  = CARRY(( !\VGA|controller|yCounter [2] $ (!\VGA|controller|xCounter [8]) ) + ( \VGA|controller|controller_translator|Add1~19  ) + ( \VGA|controller|controller_translator|Add1~18  ))
// \VGA|controller|controller_translator|Add1~23  = SHARE((\VGA|controller|yCounter [2] & \VGA|controller|xCounter [8]))

	.dataa(!\VGA|controller|yCounter [2]),
	.datab(gnd),
	.datac(!\VGA|controller|xCounter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~18 ),
	.sharein(\VGA|controller|controller_translator|Add1~19 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~21_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~22 ),
	.shareout(\VGA|controller|controller_translator|Add1~23 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~21 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~21 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|controller|controller_translator|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y77_N6
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~25 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~25_sumout  = SUM(( !\VGA|controller|xCounter [9] $ (!\VGA|controller|yCounter [1] $ (\VGA|controller|yCounter[3]~DUPLICATE_q )) ) + ( \VGA|controller|controller_translator|Add1~23  ) + ( 
// \VGA|controller|controller_translator|Add1~22  ))
// \VGA|controller|controller_translator|Add1~26  = CARRY(( !\VGA|controller|xCounter [9] $ (!\VGA|controller|yCounter [1] $ (\VGA|controller|yCounter[3]~DUPLICATE_q )) ) + ( \VGA|controller|controller_translator|Add1~23  ) + ( 
// \VGA|controller|controller_translator|Add1~22  ))
// \VGA|controller|controller_translator|Add1~27  = SHARE((!\VGA|controller|xCounter [9] & (\VGA|controller|yCounter [1] & \VGA|controller|yCounter[3]~DUPLICATE_q )) # (\VGA|controller|xCounter [9] & ((\VGA|controller|yCounter[3]~DUPLICATE_q ) # 
// (\VGA|controller|yCounter [1]))))

	.dataa(gnd),
	.datab(!\VGA|controller|xCounter [9]),
	.datac(!\VGA|controller|yCounter [1]),
	.datad(!\VGA|controller|yCounter[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~22 ),
	.sharein(\VGA|controller|controller_translator|Add1~23 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~25_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~26 ),
	.shareout(\VGA|controller|controller_translator|Add1~27 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~25 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~25 .lut_mask = 64'h0000033F00003CC3;
defparam \VGA|controller|controller_translator|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y77_N9
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~29 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~29_sumout  = SUM(( !\VGA|controller|yCounter [2] $ (!\VGA|controller|yCounter [4]) ) + ( \VGA|controller|controller_translator|Add1~27  ) + ( \VGA|controller|controller_translator|Add1~26  ))
// \VGA|controller|controller_translator|Add1~30  = CARRY(( !\VGA|controller|yCounter [2] $ (!\VGA|controller|yCounter [4]) ) + ( \VGA|controller|controller_translator|Add1~27  ) + ( \VGA|controller|controller_translator|Add1~26  ))
// \VGA|controller|controller_translator|Add1~31  = SHARE((\VGA|controller|yCounter [2] & \VGA|controller|yCounter [4]))

	.dataa(!\VGA|controller|yCounter [2]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~26 ),
	.sharein(\VGA|controller|controller_translator|Add1~27 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~29_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~30 ),
	.shareout(\VGA|controller|controller_translator|Add1~31 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~29 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~29 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|controller|controller_translator|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y77_N12
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~33 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~33_sumout  = SUM(( !\VGA|controller|yCounter [5] $ (!\VGA|controller|yCounter[3]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~31  ) + ( \VGA|controller|controller_translator|Add1~30  ))
// \VGA|controller|controller_translator|Add1~34  = CARRY(( !\VGA|controller|yCounter [5] $ (!\VGA|controller|yCounter[3]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~31  ) + ( \VGA|controller|controller_translator|Add1~30  ))
// \VGA|controller|controller_translator|Add1~35  = SHARE((\VGA|controller|yCounter [5] & \VGA|controller|yCounter[3]~DUPLICATE_q ))

	.dataa(!\VGA|controller|yCounter [5]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~30 ),
	.sharein(\VGA|controller|controller_translator|Add1~31 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~33_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~34 ),
	.shareout(\VGA|controller|controller_translator|Add1~35 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~33 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~33 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|controller|controller_translator|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y77_N15
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~37 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~37_sumout  = SUM(( !\VGA|controller|yCounter [6] $ (!\VGA|controller|yCounter [4]) ) + ( \VGA|controller|controller_translator|Add1~35  ) + ( \VGA|controller|controller_translator|Add1~34  ))
// \VGA|controller|controller_translator|Add1~38  = CARRY(( !\VGA|controller|yCounter [6] $ (!\VGA|controller|yCounter [4]) ) + ( \VGA|controller|controller_translator|Add1~35  ) + ( \VGA|controller|controller_translator|Add1~34  ))
// \VGA|controller|controller_translator|Add1~39  = SHARE((\VGA|controller|yCounter [6] & \VGA|controller|yCounter [4]))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [6]),
	.datac(!\VGA|controller|yCounter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~34 ),
	.sharein(\VGA|controller|controller_translator|Add1~35 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~37_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~38 ),
	.shareout(\VGA|controller|controller_translator|Add1~39 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~37 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~37 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|controller|controller_translator|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y77_N18
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~41 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~41_sumout  = SUM(( !\VGA|controller|yCounter [5] $ (!\VGA|controller|yCounter [7]) ) + ( \VGA|controller|controller_translator|Add1~39  ) + ( \VGA|controller|controller_translator|Add1~38  ))
// \VGA|controller|controller_translator|Add1~42  = CARRY(( !\VGA|controller|yCounter [5] $ (!\VGA|controller|yCounter [7]) ) + ( \VGA|controller|controller_translator|Add1~39  ) + ( \VGA|controller|controller_translator|Add1~38  ))
// \VGA|controller|controller_translator|Add1~43  = SHARE((\VGA|controller|yCounter [5] & \VGA|controller|yCounter [7]))

	.dataa(!\VGA|controller|yCounter [5]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~38 ),
	.sharein(\VGA|controller|controller_translator|Add1~39 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~41_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~42 ),
	.shareout(\VGA|controller|controller_translator|Add1~43 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~41 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~41 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|controller|controller_translator|Add1~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y77_N21
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~1 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~1_sumout  = SUM(( !\VGA|controller|yCounter [8] $ (!\VGA|controller|yCounter [6]) ) + ( \VGA|controller|controller_translator|Add1~43  ) + ( \VGA|controller|controller_translator|Add1~42  ))
// \VGA|controller|controller_translator|Add1~2  = CARRY(( !\VGA|controller|yCounter [8] $ (!\VGA|controller|yCounter [6]) ) + ( \VGA|controller|controller_translator|Add1~43  ) + ( \VGA|controller|controller_translator|Add1~42  ))
// \VGA|controller|controller_translator|Add1~3  = SHARE((\VGA|controller|yCounter [8] & \VGA|controller|yCounter [6]))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [8]),
	.datac(!\VGA|controller|yCounter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~42 ),
	.sharein(\VGA|controller|controller_translator|Add1~43 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~1_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~2 ),
	.shareout(\VGA|controller|controller_translator|Add1~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~1 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~1 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|controller|controller_translator|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y77_N24
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~9 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~9_sumout  = SUM(( \VGA|controller|yCounter [7] ) + ( \VGA|controller|controller_translator|Add1~3  ) + ( \VGA|controller|controller_translator|Add1~2  ))
// \VGA|controller|controller_translator|Add1~10  = CARRY(( \VGA|controller|yCounter [7] ) + ( \VGA|controller|controller_translator|Add1~3  ) + ( \VGA|controller|controller_translator|Add1~2  ))
// \VGA|controller|controller_translator|Add1~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~2 ),
	.sharein(\VGA|controller|controller_translator|Add1~3 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~9_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~10 ),
	.shareout(\VGA|controller|controller_translator|Add1~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~9 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~9 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|controller|controller_translator|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y77_N27
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~13 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~13_sumout  = SUM(( \VGA|controller|yCounter [8] ) + ( \VGA|controller|controller_translator|Add1~11  ) + ( \VGA|controller|controller_translator|Add1~10  ))
// \VGA|controller|controller_translator|Add1~14  = CARRY(( \VGA|controller|yCounter [8] ) + ( \VGA|controller|controller_translator|Add1~11  ) + ( \VGA|controller|controller_translator|Add1~10  ))
// \VGA|controller|controller_translator|Add1~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~10 ),
	.sharein(\VGA|controller|controller_translator|Add1~11 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~13_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~14 ),
	.shareout(\VGA|controller|controller_translator|Add1~15 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~13 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~13 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|controller|controller_translator|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y77_N30
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~5 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~5_sumout  = SUM(( GND ) + ( \VGA|controller|controller_translator|Add1~15  ) + ( \VGA|controller|controller_translator|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~14 ),
	.sharein(\VGA|controller|controller_translator|Add1~15 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~5 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~5 .lut_mask = 64'h0000000000000000;
defparam \VGA|controller|controller_translator|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y73_N27
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout  = ( !\VGA|controller|controller_translator|Add1~9_sumout  & ( !\VGA|controller|controller_translator|Add1~5_sumout  & ( (\VGA|controller|controller_translator|Add1~13_sumout  & 
// !\VGA|controller|controller_translator|Add1~1_sumout ) ) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datae(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.dataf(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 .lut_mask = 64'h5500000000000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N0
cyclonev_lcell_comb \bgtranslator|Add1~17 (
// Equation(s):
// \bgtranslator|Add1~17_sumout  = SUM(( !counter_x[6] $ (!counter_y[0]) ) + ( !VCC ) + ( !VCC ))
// \bgtranslator|Add1~18  = CARRY(( !counter_x[6] $ (!counter_y[0]) ) + ( !VCC ) + ( !VCC ))
// \bgtranslator|Add1~19  = SHARE((counter_x[6] & counter_y[0]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter_x[6]),
	.datad(!counter_y[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\bgtranslator|Add1~17_sumout ),
	.cout(\bgtranslator|Add1~18 ),
	.shareout(\bgtranslator|Add1~19 ));
// synopsys translate_off
defparam \bgtranslator|Add1~17 .extended_lut = "off";
defparam \bgtranslator|Add1~17 .lut_mask = 64'h0000000F00000FF0;
defparam \bgtranslator|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N3
cyclonev_lcell_comb \bgtranslator|Add1~21 (
// Equation(s):
// \bgtranslator|Add1~21_sumout  = SUM(( !counter_y[1] $ (!counter_x[7]) ) + ( \bgtranslator|Add1~19  ) + ( \bgtranslator|Add1~18  ))
// \bgtranslator|Add1~22  = CARRY(( !counter_y[1] $ (!counter_x[7]) ) + ( \bgtranslator|Add1~19  ) + ( \bgtranslator|Add1~18  ))
// \bgtranslator|Add1~23  = SHARE((counter_y[1] & counter_x[7]))

	.dataa(!counter_y[1]),
	.datab(gnd),
	.datac(!counter_x[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bgtranslator|Add1~18 ),
	.sharein(\bgtranslator|Add1~19 ),
	.combout(),
	.sumout(\bgtranslator|Add1~21_sumout ),
	.cout(\bgtranslator|Add1~22 ),
	.shareout(\bgtranslator|Add1~23 ));
// synopsys translate_off
defparam \bgtranslator|Add1~21 .extended_lut = "off";
defparam \bgtranslator|Add1~21 .lut_mask = 64'h0000050500005A5A;
defparam \bgtranslator|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N6
cyclonev_lcell_comb \bgtranslator|Add1~25 (
// Equation(s):
// \bgtranslator|Add1~25_sumout  = SUM(( !counter_y[2] $ (!counter_x[8] $ (counter_y[0])) ) + ( \bgtranslator|Add1~23  ) + ( \bgtranslator|Add1~22  ))
// \bgtranslator|Add1~26  = CARRY(( !counter_y[2] $ (!counter_x[8] $ (counter_y[0])) ) + ( \bgtranslator|Add1~23  ) + ( \bgtranslator|Add1~22  ))
// \bgtranslator|Add1~27  = SHARE((!counter_y[2] & (counter_x[8] & counter_y[0])) # (counter_y[2] & ((counter_y[0]) # (counter_x[8]))))

	.dataa(gnd),
	.datab(!counter_y[2]),
	.datac(!counter_x[8]),
	.datad(!counter_y[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bgtranslator|Add1~22 ),
	.sharein(\bgtranslator|Add1~23 ),
	.combout(),
	.sumout(\bgtranslator|Add1~25_sumout ),
	.cout(\bgtranslator|Add1~26 ),
	.shareout(\bgtranslator|Add1~27 ));
// synopsys translate_off
defparam \bgtranslator|Add1~25 .extended_lut = "off";
defparam \bgtranslator|Add1~25 .lut_mask = 64'h0000033F00003CC3;
defparam \bgtranslator|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N9
cyclonev_lcell_comb \bgtranslator|Add1~29 (
// Equation(s):
// \bgtranslator|Add1~29_sumout  = SUM(( !counter_y[3] $ (!counter_y[1]) ) + ( \bgtranslator|Add1~27  ) + ( \bgtranslator|Add1~26  ))
// \bgtranslator|Add1~30  = CARRY(( !counter_y[3] $ (!counter_y[1]) ) + ( \bgtranslator|Add1~27  ) + ( \bgtranslator|Add1~26  ))
// \bgtranslator|Add1~31  = SHARE((counter_y[3] & counter_y[1]))

	.dataa(!counter_y[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!counter_y[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bgtranslator|Add1~26 ),
	.sharein(\bgtranslator|Add1~27 ),
	.combout(),
	.sumout(\bgtranslator|Add1~29_sumout ),
	.cout(\bgtranslator|Add1~30 ),
	.shareout(\bgtranslator|Add1~31 ));
// synopsys translate_off
defparam \bgtranslator|Add1~29 .extended_lut = "off";
defparam \bgtranslator|Add1~29 .lut_mask = 64'h00000055000055AA;
defparam \bgtranslator|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N12
cyclonev_lcell_comb \bgtranslator|Add1~33 (
// Equation(s):
// \bgtranslator|Add1~33_sumout  = SUM(( !counter_y[2] $ (!counter_y[4]) ) + ( \bgtranslator|Add1~31  ) + ( \bgtranslator|Add1~30  ))
// \bgtranslator|Add1~34  = CARRY(( !counter_y[2] $ (!counter_y[4]) ) + ( \bgtranslator|Add1~31  ) + ( \bgtranslator|Add1~30  ))
// \bgtranslator|Add1~35  = SHARE((counter_y[2] & counter_y[4]))

	.dataa(gnd),
	.datab(!counter_y[2]),
	.datac(!counter_y[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bgtranslator|Add1~30 ),
	.sharein(\bgtranslator|Add1~31 ),
	.combout(),
	.sumout(\bgtranslator|Add1~33_sumout ),
	.cout(\bgtranslator|Add1~34 ),
	.shareout(\bgtranslator|Add1~35 ));
// synopsys translate_off
defparam \bgtranslator|Add1~33 .extended_lut = "off";
defparam \bgtranslator|Add1~33 .lut_mask = 64'h0000030300003C3C;
defparam \bgtranslator|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N15
cyclonev_lcell_comb \bgtranslator|Add1~37 (
// Equation(s):
// \bgtranslator|Add1~37_sumout  = SUM(( !counter_y[3] $ (!counter_y[5]) ) + ( \bgtranslator|Add1~35  ) + ( \bgtranslator|Add1~34  ))
// \bgtranslator|Add1~38  = CARRY(( !counter_y[3] $ (!counter_y[5]) ) + ( \bgtranslator|Add1~35  ) + ( \bgtranslator|Add1~34  ))
// \bgtranslator|Add1~39  = SHARE((counter_y[3] & counter_y[5]))

	.dataa(!counter_y[3]),
	.datab(gnd),
	.datac(!counter_y[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bgtranslator|Add1~34 ),
	.sharein(\bgtranslator|Add1~35 ),
	.combout(),
	.sumout(\bgtranslator|Add1~37_sumout ),
	.cout(\bgtranslator|Add1~38 ),
	.shareout(\bgtranslator|Add1~39 ));
// synopsys translate_off
defparam \bgtranslator|Add1~37 .extended_lut = "off";
defparam \bgtranslator|Add1~37 .lut_mask = 64'h0000050500005A5A;
defparam \bgtranslator|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N18
cyclonev_lcell_comb \bgtranslator|Add1~41 (
// Equation(s):
// \bgtranslator|Add1~41_sumout  = SUM(( !counter_y[6] $ (!counter_y[4]) ) + ( \bgtranslator|Add1~39  ) + ( \bgtranslator|Add1~38  ))
// \bgtranslator|Add1~42  = CARRY(( !counter_y[6] $ (!counter_y[4]) ) + ( \bgtranslator|Add1~39  ) + ( \bgtranslator|Add1~38  ))
// \bgtranslator|Add1~43  = SHARE((counter_y[6] & counter_y[4]))

	.dataa(gnd),
	.datab(!counter_y[6]),
	.datac(!counter_y[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bgtranslator|Add1~38 ),
	.sharein(\bgtranslator|Add1~39 ),
	.combout(),
	.sumout(\bgtranslator|Add1~41_sumout ),
	.cout(\bgtranslator|Add1~42 ),
	.shareout(\bgtranslator|Add1~43 ));
// synopsys translate_off
defparam \bgtranslator|Add1~41 .extended_lut = "off";
defparam \bgtranslator|Add1~41 .lut_mask = 64'h0000030300003C3C;
defparam \bgtranslator|Add1~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N21
cyclonev_lcell_comb \bgtranslator|Add1~1 (
// Equation(s):
// \bgtranslator|Add1~1_sumout  = SUM(( !counter_y[7] $ (!counter_y[5]) ) + ( \bgtranslator|Add1~43  ) + ( \bgtranslator|Add1~42  ))
// \bgtranslator|Add1~2  = CARRY(( !counter_y[7] $ (!counter_y[5]) ) + ( \bgtranslator|Add1~43  ) + ( \bgtranslator|Add1~42  ))
// \bgtranslator|Add1~3  = SHARE((counter_y[7] & counter_y[5]))

	.dataa(!counter_y[7]),
	.datab(gnd),
	.datac(!counter_y[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bgtranslator|Add1~42 ),
	.sharein(\bgtranslator|Add1~43 ),
	.combout(),
	.sumout(\bgtranslator|Add1~1_sumout ),
	.cout(\bgtranslator|Add1~2 ),
	.shareout(\bgtranslator|Add1~3 ));
// synopsys translate_off
defparam \bgtranslator|Add1~1 .extended_lut = "off";
defparam \bgtranslator|Add1~1 .lut_mask = 64'h0000050500005A5A;
defparam \bgtranslator|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N24
cyclonev_lcell_comb \bgtranslator|Add1~9 (
// Equation(s):
// \bgtranslator|Add1~9_sumout  = SUM(( counter_y[6] ) + ( \bgtranslator|Add1~3  ) + ( \bgtranslator|Add1~2  ))
// \bgtranslator|Add1~10  = CARRY(( counter_y[6] ) + ( \bgtranslator|Add1~3  ) + ( \bgtranslator|Add1~2  ))
// \bgtranslator|Add1~11  = SHARE(GND)

	.dataa(gnd),
	.datab(!counter_y[6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bgtranslator|Add1~2 ),
	.sharein(\bgtranslator|Add1~3 ),
	.combout(),
	.sumout(\bgtranslator|Add1~9_sumout ),
	.cout(\bgtranslator|Add1~10 ),
	.shareout(\bgtranslator|Add1~11 ));
// synopsys translate_off
defparam \bgtranslator|Add1~9 .extended_lut = "off";
defparam \bgtranslator|Add1~9 .lut_mask = 64'h0000000000003333;
defparam \bgtranslator|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X37_Y70_N26
dffeas \bg1|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\bgtranslator|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bg1|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bg1|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \bg1|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N27
cyclonev_lcell_comb \bgtranslator|Add1~13 (
// Equation(s):
// \bgtranslator|Add1~13_sumout  = SUM(( counter_y[7] ) + ( \bgtranslator|Add1~11  ) + ( \bgtranslator|Add1~10  ))
// \bgtranslator|Add1~14  = CARRY(( counter_y[7] ) + ( \bgtranslator|Add1~11  ) + ( \bgtranslator|Add1~10  ))
// \bgtranslator|Add1~15  = SHARE(GND)

	.dataa(!counter_y[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bgtranslator|Add1~10 ),
	.sharein(\bgtranslator|Add1~11 ),
	.combout(),
	.sumout(\bgtranslator|Add1~13_sumout ),
	.cout(\bgtranslator|Add1~14 ),
	.shareout(\bgtranslator|Add1~15 ));
// synopsys translate_off
defparam \bgtranslator|Add1~13 .extended_lut = "off";
defparam \bgtranslator|Add1~13 .lut_mask = 64'h0000000000005555;
defparam \bgtranslator|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X37_Y70_N29
dffeas \bg1|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\bgtranslator|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bg1|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bg1|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \bg1|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y70_N34
dffeas \bg1|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\bgtranslator|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bg1|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bg1|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \bg1|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N30
cyclonev_lcell_comb \bgtranslator|Add1~5 (
// Equation(s):
// \bgtranslator|Add1~5_sumout  = SUM(( GND ) + ( \bgtranslator|Add1~15  ) + ( \bgtranslator|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bgtranslator|Add1~14 ),
	.sharein(\bgtranslator|Add1~15 ),
	.combout(),
	.sumout(\bgtranslator|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bgtranslator|Add1~5 .extended_lut = "off";
defparam \bgtranslator|Add1~5 .lut_mask = 64'h0000000000000000;
defparam \bgtranslator|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N54
cyclonev_lcell_comb \bg1|altsyncram_component|auto_generated|rden_decode|w_anode595w[3] (
// Equation(s):
// \bg1|altsyncram_component|auto_generated|rden_decode|w_anode595w [3] = ( !\bgtranslator|Add1~13_sumout  & ( (\bgtranslator|Add1~5_sumout  & (!\bgtranslator|Add1~9_sumout  & !\bgtranslator|Add1~1_sumout )) ) )

	.dataa(gnd),
	.datab(!\bgtranslator|Add1~5_sumout ),
	.datac(!\bgtranslator|Add1~9_sumout ),
	.datad(!\bgtranslator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\bgtranslator|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode595w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bg1|altsyncram_component|auto_generated|rden_decode|w_anode595w[3] .extended_lut = "off";
defparam \bg1|altsyncram_component|auto_generated|rden_decode|w_anode595w[3] .lut_mask = 64'h3000300000000000;
defparam \bg1|altsyncram_component|auto_generated|rden_decode|w_anode595w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y75_N0
cyclonev_ram_block \bg1|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode595w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\bg1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bg1|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a26 .init_file = "../background.colour.mif";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "bg:bg1|altsyncram:altsyncram_component|altsyncram_5hh1:auto_generated|ALTSYNCRAM";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 76800;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 3;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "FFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "FFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "FFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N51
cyclonev_lcell_comb \bg1|altsyncram_component|auto_generated|rden_decode|w_anode606w[3] (
// Equation(s):
// \bg1|altsyncram_component|auto_generated|rden_decode|w_anode606w [3] = ( !\bgtranslator|Add1~13_sumout  & ( (!\bgtranslator|Add1~9_sumout  & (\bgtranslator|Add1~5_sumout  & \bgtranslator|Add1~1_sumout )) ) )

	.dataa(!\bgtranslator|Add1~9_sumout ),
	.datab(!\bgtranslator|Add1~5_sumout ),
	.datac(gnd),
	.datad(!\bgtranslator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\bgtranslator|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode606w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bg1|altsyncram_component|auto_generated|rden_decode|w_anode606w[3] .extended_lut = "off";
defparam \bg1|altsyncram_component|auto_generated|rden_decode|w_anode606w[3] .lut_mask = 64'h0022002200000000;
defparam \bg1|altsyncram_component|auto_generated|rden_decode|w_anode606w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y66_N0
cyclonev_ram_block \bg1|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode606w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\bg1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bg1|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a28 .init_file = "../background.colour.mif";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "bg:bg1|altsyncram:altsyncram_component|altsyncram_5hh1:auto_generated|ALTSYNCRAM";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 76800;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 3;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "FFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "FFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N0
cyclonev_lcell_comb \bg1|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0 (
// Equation(s):
// \bg1|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0_combout  = ( \bg1|altsyncram_component|auto_generated|ram_block1a29  & ( (!\bg1|altsyncram_component|auto_generated|address_reg_a [1] & 
// (!\bg1|altsyncram_component|auto_generated|address_reg_a [2] & ((\bg1|altsyncram_component|auto_generated|ram_block1a26~portadataout ) # (\bg1|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) # ( 
// !\bg1|altsyncram_component|auto_generated|ram_block1a29  & ( (!\bg1|altsyncram_component|auto_generated|address_reg_a [1] & (!\bg1|altsyncram_component|auto_generated|address_reg_a [2] & (!\bg1|altsyncram_component|auto_generated|address_reg_a [0] & 
// \bg1|altsyncram_component|auto_generated|ram_block1a26~portadataout ))) ) )

	.dataa(!\bg1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\bg1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\bg1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\bg1|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datae(gnd),
	.dataf(!\bg1|altsyncram_component|auto_generated|ram_block1a29 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bg1|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bg1|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0 .extended_lut = "off";
defparam \bg1|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0 .lut_mask = 64'h0080008008880888;
defparam \bg1|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y70_N32
dffeas \bg1|altsyncram_component|auto_generated|address_reg_a[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\bgtranslator|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bg1|altsyncram_component|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bg1|altsyncram_component|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \bg1|altsyncram_component|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N24
cyclonev_lcell_comb \nextState.gameState~0 (
// Equation(s):
// \nextState.gameState~0_combout  = ( \currentState.gameState~q  & ( (\SW[0]~input_o  & !\KEY[0]~input_o ) ) ) # ( !\currentState.gameState~q  & ( \SW[0]~input_o  ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(!\currentState.gameState~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nextState.gameState~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nextState.gameState~0 .extended_lut = "off";
defparam \nextState.gameState~0 .lut_mask = 64'h3333303033333030;
defparam \nextState.gameState~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y70_N26
dffeas \currentState.gameState (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\nextState.gameState~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\currentState.gameState~q ),
	.prn(vcc));
// synopsys translate_off
defparam \currentState.gameState .is_wysiwyg = "true";
defparam \currentState.gameState .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N39
cyclonev_lcell_comb \final_data[0]~7 (
// Equation(s):
// \final_data[0]~7_combout  = ( \currentState.gameState~q  & ( !\bg1|altsyncram_component|auto_generated|address_reg_a [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bg1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\currentState.gameState~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\final_data[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \final_data[0]~7 .extended_lut = "off";
defparam \final_data[0]~7 .lut_mask = 64'h00000000F0F0F0F0;
defparam \final_data[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N36
cyclonev_lcell_comb \bg1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0 (
// Equation(s):
// \bg1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout  = ( \bgtranslator|Add1~9_sumout  & ( \bgtranslator|Add1~13_sumout  & ( (\bgtranslator|Add1~1_sumout  & !\bgtranslator|Add1~5_sumout ) ) ) )

	.dataa(!\bgtranslator|Add1~1_sumout ),
	.datab(gnd),
	.datac(!\bgtranslator|Add1~5_sumout ),
	.datad(gnd),
	.datae(!\bgtranslator|Add1~9_sumout ),
	.dataf(!\bgtranslator|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bg1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0 .extended_lut = "off";
defparam \bg1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0 .lut_mask = 64'h0000000000005050;
defparam \bg1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y67_N0
cyclonev_ram_block \bg1|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\bg1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bg1|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a23 .init_file = "../background.colour.mif";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "bg:bg1|altsyncram:altsyncram_component|altsyncram_5hh1:auto_generated|ALTSYNCRAM";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 2;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 76800;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 3;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFF00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000FFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "FFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "FFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N33
cyclonev_lcell_comb \bg1|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0 (
// Equation(s):
// \bg1|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout  = ( !\bgtranslator|Add1~9_sumout  & ( \bgtranslator|Add1~13_sumout  & ( (!\bgtranslator|Add1~5_sumout  & !\bgtranslator|Add1~1_sumout ) ) ) )

	.dataa(!\bgtranslator|Add1~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bgtranslator|Add1~1_sumout ),
	.datae(!\bgtranslator|Add1~9_sumout ),
	.dataf(!\bgtranslator|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bg1|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0 .extended_lut = "off";
defparam \bg1|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0 .lut_mask = 64'h00000000AA000000;
defparam \bg1|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y68_N0
cyclonev_ram_block \bg1|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\bg1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bg1|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../background.colour.mif";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "bg:bg1|altsyncram:altsyncram_component|altsyncram_5hh1:auto_generated|ALTSYNCRAM";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 76800;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 3;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "FFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFF00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000FFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "FFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N45
cyclonev_lcell_comb \bg1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0 (
// Equation(s):
// \bg1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout  = ( \bgtranslator|Add1~13_sumout  & ( (!\bgtranslator|Add1~9_sumout  & (!\bgtranslator|Add1~5_sumout  & \bgtranslator|Add1~1_sumout )) ) )

	.dataa(!\bgtranslator|Add1~9_sumout ),
	.datab(!\bgtranslator|Add1~5_sumout ),
	.datac(gnd),
	.datad(!\bgtranslator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\bgtranslator|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bg1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0 .extended_lut = "off";
defparam \bg1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0 .lut_mask = 64'h0000000000880088;
defparam \bg1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y65_N0
cyclonev_ram_block \bg1|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\bg1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bg1|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a17 .init_file = "../background.colour.mif";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "bg:bg1|altsyncram:altsyncram_component|altsyncram_5hh1:auto_generated|ALTSYNCRAM";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 2;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 76800;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 3;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "FFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "FFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N57
cyclonev_lcell_comb \bg1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0 (
// Equation(s):
// \bg1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout  = ( \bgtranslator|Add1~13_sumout  & ( (\bgtranslator|Add1~9_sumout  & (!\bgtranslator|Add1~5_sumout  & !\bgtranslator|Add1~1_sumout )) ) )

	.dataa(!\bgtranslator|Add1~9_sumout ),
	.datab(!\bgtranslator|Add1~5_sumout ),
	.datac(gnd),
	.datad(!\bgtranslator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\bgtranslator|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bg1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0 .extended_lut = "off";
defparam \bg1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0 .lut_mask = 64'h0000000044004400;
defparam \bg1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y73_N0
cyclonev_ram_block \bg1|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\bg1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bg1|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a20 .init_file = "../background.colour.mif";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "bg:bg1|altsyncram:altsyncram_component|altsyncram_5hh1:auto_generated|ALTSYNCRAM";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 2;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 76800;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 3;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "FFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "FFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFF00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "FFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N24
cyclonev_lcell_comb \final_data~1 (
// Equation(s):
// \final_data~1_combout  = ( \bg1|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( \bg1|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\bg1|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\bg1|altsyncram_component|auto_generated|ram_block1a23~portadataout ) ) ) ) # ( !\bg1|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( \bg1|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (\bg1|altsyncram_component|auto_generated|address_reg_a [0] & \bg1|altsyncram_component|auto_generated|ram_block1a23~portadataout ) ) ) ) # ( \bg1|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( 
// !\bg1|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\bg1|altsyncram_component|auto_generated|address_reg_a [0] & (\bg1|altsyncram_component|auto_generated|ram_block1a14~portadataout )) # 
// (\bg1|altsyncram_component|auto_generated|address_reg_a [0] & ((\bg1|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) ) ) ) # ( !\bg1|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( 
// !\bg1|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\bg1|altsyncram_component|auto_generated|address_reg_a [0] & (\bg1|altsyncram_component|auto_generated|ram_block1a14~portadataout )) # 
// (\bg1|altsyncram_component|auto_generated|address_reg_a [0] & ((\bg1|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) ) ) )

	.dataa(!\bg1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\bg1|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datac(!\bg1|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datad(!\bg1|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datae(!\bg1|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.dataf(!\bg1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\final_data~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \final_data~1 .extended_lut = "off";
defparam \final_data~1 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \final_data~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N48
cyclonev_lcell_comb \bg1|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0 (
// Equation(s):
// \bg1|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout  = ( !\bgtranslator|Add1~13_sumout  & ( (!\bgtranslator|Add1~5_sumout  & (\bgtranslator|Add1~9_sumout  & \bgtranslator|Add1~1_sumout )) ) )

	.dataa(gnd),
	.datab(!\bgtranslator|Add1~5_sumout ),
	.datac(!\bgtranslator|Add1~9_sumout ),
	.datad(!\bgtranslator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\bgtranslator|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bg1|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0 .extended_lut = "off";
defparam \bg1|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0 .lut_mask = 64'h000C000C00000000;
defparam \bg1|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y61_N0
cyclonev_ram_block \bg1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\bg1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bg1|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../background.colour.mif";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "bg:bg1|altsyncram:altsyncram_component|altsyncram_5hh1:auto_generated|ALTSYNCRAM";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 76800;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 3;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "FFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "FFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "FFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFF00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000FFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N39
cyclonev_lcell_comb \bg1|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] (
// Equation(s):
// \bg1|altsyncram_component|auto_generated|rden_decode|w_anode508w [3] = ( !\bgtranslator|Add1~13_sumout  & ( (!\bgtranslator|Add1~9_sumout  & (!\bgtranslator|Add1~5_sumout  & !\bgtranslator|Add1~1_sumout )) ) )

	.dataa(!\bgtranslator|Add1~9_sumout ),
	.datab(!\bgtranslator|Add1~5_sumout ),
	.datac(gnd),
	.datad(!\bgtranslator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\bgtranslator|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bg1|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] .extended_lut = "off";
defparam \bg1|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] .lut_mask = 64'h8800880000000000;
defparam \bg1|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y77_N0
cyclonev_ram_block \bg1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\bg1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bg1|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../background.colour.mif";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "bg:bg1|altsyncram:altsyncram_component|altsyncram_5hh1:auto_generated|ALTSYNCRAM";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 76800;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFF9C7C3F3F8F83FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFF9B739E3EF7F9FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFF76FDFB9F3F9FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFEF5F9DB7F3F9FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "FFFBFFFFFFFFFFFFFFFFFFFFFF3C9BBF33FBFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFDF7B9B8E77FBFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFBE73B7DEE7FBFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFF7E7337CECFF3FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD86EDBDBFFFFFFFFFFFFFFFFFFFF7EF8FFEE1FF3FFFFFFFFBFFFFA8EC38E18771C71FFFFFFFFFFFFDF2EDBDBFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF7FFFFFFFFBFFFFA66CD65DF36EF2FFFFFFFFFFFFFFFAEDBDBFFFFFFFFFFFFFFFFFFFFFEFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "FFF7FFFFFFFFBFFFFEF6D8F5DFB6EFAFFFFFFFFFFFFFF82EDBDBFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFF7FFFFFFFFBFFFFEF6C2F5D836EFAFFFFFFFFFFFFFDB2CDBDBFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFE7FFFFFFFFBFFFFA64DE65DB26EF73FFFFFFFFFFFFDC731BDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFA08E30E1C471CF9FFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFEFFFFFFDFFFFFFDFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFEFFFFFFDFFFFFFDFFFFFFFFFFFFFFFFFA03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFEFFFFFFDFFFFFF3";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N36
cyclonev_lcell_comb \bg1|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0 (
// Equation(s):
// \bg1|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout  = ( !\bgtranslator|Add1~13_sumout  & ( (\bgtranslator|Add1~9_sumout  & (!\bgtranslator|Add1~5_sumout  & !\bgtranslator|Add1~1_sumout )) ) )

	.dataa(!\bgtranslator|Add1~9_sumout ),
	.datab(!\bgtranslator|Add1~5_sumout ),
	.datac(!\bgtranslator|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bgtranslator|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bg1|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0 .extended_lut = "off";
defparam \bg1|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0 .lut_mask = 64'h4040404000000000;
defparam \bg1|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y61_N0
cyclonev_ram_block \bg1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\bg1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bg1|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../background.colour.mif";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "bg:bg1|altsyncram:altsyncram_component|altsyncram_5hh1:auto_generated|ALTSYNCRAM";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 2;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 76800;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 3;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "FFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "FFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N42
cyclonev_lcell_comb \bg1|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0 (
// Equation(s):
// \bg1|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout  = ( !\bgtranslator|Add1~13_sumout  & ( (!\bgtranslator|Add1~9_sumout  & (!\bgtranslator|Add1~5_sumout  & \bgtranslator|Add1~1_sumout )) ) )

	.dataa(!\bgtranslator|Add1~9_sumout ),
	.datab(!\bgtranslator|Add1~5_sumout ),
	.datac(!\bgtranslator|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bgtranslator|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bg1|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0 .extended_lut = "off";
defparam \bg1|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0 .lut_mask = 64'h0808080800000000;
defparam \bg1|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y79_N0
cyclonev_ram_block \bg1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\bg1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bg1|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../background.colour.mif";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "bg:bg1|altsyncram:altsyncram_component|altsyncram_5hh1:auto_generated|ALTSYNCRAM";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 76800;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "FFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFF00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N15
cyclonev_lcell_comb \final_data~0 (
// Equation(s):
// \final_data~0_combout  = ( \bg1|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( \bg1|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\bg1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\bg1|altsyncram_component|auto_generated|ram_block1a8~portadataout ))) # (\bg1|altsyncram_component|auto_generated|address_reg_a [0] & (\bg1|altsyncram_component|auto_generated|ram_block1a11~portadataout )) ) ) ) # ( 
// !\bg1|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( \bg1|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\bg1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\bg1|altsyncram_component|auto_generated|ram_block1a8~portadataout ))) # (\bg1|altsyncram_component|auto_generated|address_reg_a [0] & (\bg1|altsyncram_component|auto_generated|ram_block1a11~portadataout )) ) ) ) # ( 
// \bg1|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( !\bg1|altsyncram_component|auto_generated|address_reg_a [1] & ( (\bg1|altsyncram_component|auto_generated|ram_block1a2~portadataout ) # 
// (\bg1|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\bg1|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( !\bg1|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\bg1|altsyncram_component|auto_generated|address_reg_a [0] & \bg1|altsyncram_component|auto_generated|ram_block1a2~portadataout ) ) ) )

	.dataa(!\bg1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\bg1|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datac(!\bg1|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datad(!\bg1|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datae(!\bg1|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.dataf(!\bg1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\final_data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \final_data~0 .extended_lut = "off";
defparam \final_data~0 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \final_data~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N3
cyclonev_lcell_comb \final_data[0]~6 (
// Equation(s):
// \final_data[0]~6_combout  = ( \currentState.gameState~q  & ( (\bg1|altsyncram_component|auto_generated|address_reg_a [3]) # (\bg1|altsyncram_component|auto_generated|address_reg_a [2]) ) )

	.dataa(gnd),
	.datab(!\bg1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\bg1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\currentState.gameState~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\final_data[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \final_data[0]~6 .extended_lut = "off";
defparam \final_data[0]~6 .lut_mask = 64'h000000003F3F3F3F;
defparam \final_data[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N54
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y74_N0
cyclonev_ram_block \ld1|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode595w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ld1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ld1|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a26 .init_file = "../loading.colour.mif";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "ld:ld1|altsyncram:altsyncram_component|altsyncram_jfp1:auto_generated|ALTSYNCRAM";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 78600;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 3;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001E65F0809C323E9C00000000000000000000000000000000000000000000000000000000000000001B659080B633329400000000000000000000000000000000000000000000000000000000000000001165908082753290000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000001165E080BE553C9000000000000000000000000000000000000000000000000000000000000000001B249140A24D929000000000000000000000000000000000000000000000000000000000000000001E3CE1209CC89C9000000000000000000000000000000000000000000000000000000000000000000000023000000010000000000000000000000000000000000000000000000000000000000000000000000418800000900000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C0000000000000000000000000000000000000000000000000000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000000000000009C230799399397C00000000000000000000000000000000000000000000000000000000000000000B66306D96D9";
// synopsys translate_on

// Location: M10K_X49_Y68_N0
cyclonev_ram_block \ld1|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode606w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ld1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ld1|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a29 .init_file = "../loading.colour.mif";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "ld:ld1|altsyncram:altsyncram_component|altsyncram_jfp1:auto_generated|ALTSYNCRAM";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 2;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 78600;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 3;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N48
cyclonev_lcell_comb \final_data~4 (
// Equation(s):
// \final_data~4_combout  = ( \ld1|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( (\ld1|altsyncram_component|auto_generated|ram_block1a26~portadataout ) # (\bg1|altsyncram_component|auto_generated|address_reg_a [0]) ) ) # ( 
// !\ld1|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( (!\bg1|altsyncram_component|auto_generated|address_reg_a [0] & \ld1|altsyncram_component|auto_generated|ram_block1a26~portadataout ) ) )

	.dataa(gnd),
	.datab(!\bg1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(gnd),
	.datad(!\ld1|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datae(gnd),
	.dataf(!\ld1|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\final_data~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \final_data~4 .extended_lut = "off";
defparam \final_data~4 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \final_data~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y70_N0
cyclonev_ram_block \ld1|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ld1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ld1|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a20 .init_file = "../loading.colour.mif";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ld:ld1|altsyncram:altsyncram_component|altsyncram_jfp1:auto_generated|ALTSYNCRAM";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 2;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 78600;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 3;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF800000000000000000000000000000000000000000000000000000000000000000000000000FFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000FFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000FFFFFC000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000FFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C0000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "0000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C0000000000000000000000000000000000000000000000000000000000000000000000007FF8007FF80000000000000000000000000000000000000000000000000000000000000000000000FFF8007FFC0000000000000000000000000000000000000000000000000000000000000000000000FFF8007FFC0000000000000000000000000000000000000000000000000000000000000000000000FFF8007FFC00000000000000000000000000000000000000000000000000000000000000000000007FF0003FF800000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y75_N0
cyclonev_ram_block \ld1|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ld1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ld1|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a23 .init_file = "../loading.colour.mif";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "ld:ld1|altsyncram:altsyncram_component|altsyncram_jfp1:auto_generated|ALTSYNCRAM";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 2;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 78600;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 3;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "4D040000000000000000000000000000000000000000000000000000000000000000082530459059050400000000000000000000000000000000000000000000000000000000000000000BE5304597D9050400000000000000000000000000000000000000000000000000000000000000000A25486C944B4D04000000000000000000000000000000000000000000000000000000000000000009C94878F38F390400000000000000000000000000000000000000000000000000000000000000000008C80000010004000000000000000000000000000000000000000000000000000000000000000008088800000101040000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060000000000800000000000000000000000000000000000000000000000000000000000000000000C00000000008000000000000000000000000000000000000000000000000000000000062FB381CC087241C71C278000000000000000000000000000000000000000000000000000000000022C9443240CDB4228B62D8000000000000000000000000000000000000000000000000000000000022C9702241409438E02288000000000000000000000000000000000000000000000000000000000022";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "F11C22416F8C0E3BE288000000000000000000000000000000000000000000000000000000000026492432432894124A26D800000000000000000000000000000000000000000000000000000000007E73BC1CE227241E79CE7800000000000000000000000000000000000000000000000000000000002001000040000400000000000000000000000000000000000000000000000000000000000000000020010000400004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y69_N0
cyclonev_ram_block \ld1|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ld1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ld1|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../loading.colour.mif";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ld:ld1|altsyncram:altsyncram_component|altsyncram_jfp1:auto_generated|ALTSYNCRAM";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 78600;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 3;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000001FE00000000000000000000000000000000000000000000000000000000000000000000000000000FFFC0000000000000000000000000000000000000000000000000000000000000000000000000007FFFF800000000000000000000000000000000000000000000000000000000000000000000000000FFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000FFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000FFFFFC0000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000007FFFF8000000000000000000000000000000000000000000000000000000000000000000000000000FFFC00000000000000000000000000000000000000000000000000000000000000000000000000001FE000000000000000000000000000000000000000000000000000000000000000000000000000000FC000000000000000000000000000000000000000000000000000000000000000000000000000000FC000000000000000000000000000000000000000000000000000000000000000000000000000000FC00000000000000000000000000000000000000000000000000000000000000000000000000000078000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF9FDFC3F3FF";
// synopsys translate_on

// Location: M10K_X49_Y64_N0
cyclonev_ram_block \ld1|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ld1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ld1|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a17 .init_file = "../loading.colour.mif";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "ld:ld1|altsyncram:altsyncram_component|altsyncram_jfp1:auto_generated|ALTSYNCRAM";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 2;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 78600;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 3;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "000000000000000000000000000000000000000000000000000003F800007F00000000000707F7FF83FFE603FBFFC3FFFFC1FFF0000000000000000000000000000001FC0000FE00000000000381C41C0F070700420E00E20E078380000000000000000000000000000000FC0001FC000000000001C1841C1C060700420E00E20E0E03000000000000000000000000000000007E0001F8000000000000A1801C18060780400E00C00E0C03000000000000000000000000000000007F0003F0000000000000D18008380607C0400400C0041C03000000000000000000000000000000003F8007F0000000000000718008300604A0400400C00418030000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000001FC00FE000000000000039821820060450410C10C10C1003000000000000000000000000000000000FE01FC00000000000001F83F82006046841FC1FC1FC10030000000000000000000000000000000007F03F8000000000000031821820060434410C10C10C10030000000000000000000000000000000003F87F000000000000004180182006041A400C00C00C10030000000000000000000000000000000001FCFE00000000000000E180083806040D400400C0041C030000000000000000000000000000000000FFFC0000000000000061801814060406C00C20C00C0A0300000000000000000000000000000000007FF80000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "000000000051801C1A060403400E20C00E0D0300000000000000000000000000000000003FF00000000000000039C41C0F870401820E20E20E07C380000000000000000000000000000000001FE0000000000000001FF7FF83FFFF80FFFFFFFFFFC1FFE0000000000000000000000000000000000FC000000000000000000000000000000000000000000000000000000000000000000000000000000F800000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000000000000000000078000000000000000000000000000000000000000000000000000000000000000000000000000000FC000000000000000000000000000000000000000000000000000000000000000000000000000000FC000000000000000000000000000000000000000000000000000000000000000000000000000000FC0000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N42
cyclonev_lcell_comb \final_data~3 (
// Equation(s):
// \final_data~3_combout  = ( \ld1|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( \ld1|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( (!\bg1|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((!\bg1|altsyncram_component|auto_generated|address_reg_a [0] & (\ld1|altsyncram_component|auto_generated|ram_block1a20~portadataout )) # (\bg1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\ld1|altsyncram_component|auto_generated|ram_block1a23~portadataout )))) ) ) ) # ( !\ld1|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( \ld1|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( 
// (!\bg1|altsyncram_component|auto_generated|address_reg_a [0] & (\ld1|altsyncram_component|auto_generated|ram_block1a20~portadataout  & (\bg1|altsyncram_component|auto_generated|address_reg_a [1]))) # (\bg1|altsyncram_component|auto_generated|address_reg_a 
// [0] & (((!\bg1|altsyncram_component|auto_generated|address_reg_a [1]) # (\ld1|altsyncram_component|auto_generated|ram_block1a23~portadataout )))) ) ) ) # ( \ld1|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( 
// !\ld1|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( (!\bg1|altsyncram_component|auto_generated|address_reg_a [0] & (((!\bg1|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\ld1|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # (\bg1|altsyncram_component|auto_generated|address_reg_a [0] & (((\bg1|altsyncram_component|auto_generated|address_reg_a [1] & 
// \ld1|altsyncram_component|auto_generated|ram_block1a23~portadataout )))) ) ) ) # ( !\ld1|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( !\ld1|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( 
// (\bg1|altsyncram_component|auto_generated|address_reg_a [1] & ((!\bg1|altsyncram_component|auto_generated|address_reg_a [0] & (\ld1|altsyncram_component|auto_generated|ram_block1a20~portadataout )) # (\bg1|altsyncram_component|auto_generated|address_reg_a 
// [0] & ((\ld1|altsyncram_component|auto_generated|ram_block1a23~portadataout ))))) ) ) )

	.dataa(!\ld1|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datab(!\bg1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\bg1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\ld1|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datae(!\ld1|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.dataf(!\ld1|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\final_data~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \final_data~3 .extended_lut = "off";
defparam \final_data~3 .lut_mask = 64'h0407C4C73437F4F7;
defparam \final_data~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y70_N0
cyclonev_ram_block \ld1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ld1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ld1|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../loading.colour.mif";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ld:ld1|altsyncram:altsyncram_component|altsyncram_jfp1:auto_generated|ALTSYNCRAM";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 78600;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "000FE03F8000000000000000000000000000000000000000000000000000000000000000000000000007F0FF0000000000000000000000000000000000000000000000000000000000000000000000000003FDFE0000000000000000000000000000000000000000000000000000000000000000000000000001FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000FFF800000000000000000000000000000000000000000000000000000000000000000000000000007FE000000000000000000000000000000000000000000000000000000000000000000000000000001FC0000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000F80000000000000000000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y64_N0
cyclonev_ram_block \ld1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ld1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ld1|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../loading.colour.mif";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ld:ld1|altsyncram:altsyncram_component|altsyncram_jfp1:auto_generated|ALTSYNCRAM";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 78600;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 3;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "C00000000000000000000000000000000000000000000000000000000000000000041C204E00870E000000000000000000000000000000000000000000000000000000000000000000041C4045008E0E000000000000000000000000000000000000000000000000000000000000000000001C400200080E00000000000000000000000000000000000000000000000000000000000000000000085002010A0C00000000000000000000000000000000000000000000000000000000000000000000086801FF040C0000000000000000000000000000000000000000000000000000000000000000000218360102070C00000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "000000000000000000000000000000000003F81B018200FC00000000000000000000000000000000000000000000000000000000000000000002180E8084018C00000000000000000000000000000000000000000000000000000000000000000000180300A4030C0000000000000000000000000000000000000000000000000000000000000000000008018044070C0000000000000000000000000000000000000000000000000000000000000000000018008058060C000000000000000000000000000000000000000000000000000000000000000000001C008038028E0000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00041C018020034E00000000000000000000000000000000000000000000000000000000000000000007FFBF001001FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFE00000000000000000000000000000000000000000000000000000000000000000000000007FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000007FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "007FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000007FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y64_N0
cyclonev_ram_block \ld1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ld1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ld1|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../loading.colour.mif";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ld:ld1|altsyncram:altsyncram_component|altsyncram_jfp1:auto_generated|ALTSYNCRAM";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 2;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 78600;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 3;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F8000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "0000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000003FFFC0000FFFE00000000000000000000000000000000000000000000000000000000000000000007FFFC0000FFFF00000000000000000000000000000000000000000000000000000000000000000007FFF80000FFFF0000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000003FFF80000FFFE00000000000000000000000000000000000000000000000000000000000000000001FFE000003FFC00000000000000000000000000000000000000000000000000000000000000000000FE00000007F8000000000000000000000000000000000000000000000000000000000000000000007F8000000FF0000000000000000000000000000000000000000000000000000000000000000000003FC000001FE0000000000000000000000000000000000000000000000000000000000000000000001FE000003FC0000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "0000000000000000000000000000000007F000007F000000000000000000000000000000000000000000000000000000000000000000000003F80000FE000000000000000000000000000000000000000000000000000000000000000000000001FE0003FC000000000000000000000000000000000000000000000000000000000000000000000000FF0007F80000000000000000000000000000000000000000000000000000000000000000000000007F800FF00000000000000000000000000000000000000000000000000000000000000000000000003FC01FE00000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y76_N0
cyclonev_ram_block \ld1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ld1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ld1|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../loading.colour.mif";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ld:ld1|altsyncram:altsyncram_component|altsyncram_jfp1:auto_generated|ALTSYNCRAM";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 78600;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N6
cyclonev_lcell_comb \final_data~2 (
// Equation(s):
// \final_data~2_combout  = ( \ld1|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( \ld1|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( (!\bg1|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((!\bg1|altsyncram_component|auto_generated|address_reg_a [1] & (\ld1|altsyncram_component|auto_generated|ram_block1a5~portadataout )) # (\bg1|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\ld1|altsyncram_component|auto_generated|ram_block1a11~portadataout )))) ) ) ) # ( !\ld1|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( \ld1|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// (!\bg1|altsyncram_component|auto_generated|address_reg_a [0] & (((!\bg1|altsyncram_component|auto_generated|address_reg_a [1])))) # (\bg1|altsyncram_component|auto_generated|address_reg_a [0] & ((!\bg1|altsyncram_component|auto_generated|address_reg_a [1] 
// & (\ld1|altsyncram_component|auto_generated|ram_block1a5~portadataout )) # (\bg1|altsyncram_component|auto_generated|address_reg_a [1] & ((\ld1|altsyncram_component|auto_generated|ram_block1a11~portadataout ))))) ) ) ) # ( 
// \ld1|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( !\ld1|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( (!\bg1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\bg1|altsyncram_component|auto_generated|address_reg_a [1])))) # (\bg1|altsyncram_component|auto_generated|address_reg_a [0] & ((!\bg1|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\ld1|altsyncram_component|auto_generated|ram_block1a5~portadataout )) # (\bg1|altsyncram_component|auto_generated|address_reg_a [1] & ((\ld1|altsyncram_component|auto_generated|ram_block1a11~portadataout ))))) ) ) ) # ( 
// !\ld1|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( !\ld1|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( (\bg1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\bg1|altsyncram_component|auto_generated|address_reg_a [1] & (\ld1|altsyncram_component|auto_generated|ram_block1a5~portadataout )) # (\bg1|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\ld1|altsyncram_component|auto_generated|ram_block1a11~portadataout ))))) ) ) )

	.dataa(!\ld1|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datab(!\bg1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\bg1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\ld1|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datae(!\ld1|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.dataf(!\ld1|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\final_data~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \final_data~2 .extended_lut = "off";
defparam \final_data~2 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \final_data~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N24
cyclonev_lcell_comb \final_data~5 (
// Equation(s):
// \final_data~5_combout  = ( \bg1|altsyncram_component|auto_generated|address_reg_a [2] & ( \bg1|altsyncram_component|auto_generated|address_reg_a [1] & ( (\final_data~3_combout  & !\bg1|altsyncram_component|auto_generated|address_reg_a [3]) ) ) ) # ( 
// !\bg1|altsyncram_component|auto_generated|address_reg_a [2] & ( \bg1|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\bg1|altsyncram_component|auto_generated|address_reg_a [3] & \final_data~2_combout ) ) ) ) # ( 
// \bg1|altsyncram_component|auto_generated|address_reg_a [2] & ( !\bg1|altsyncram_component|auto_generated|address_reg_a [1] & ( (\final_data~3_combout  & !\bg1|altsyncram_component|auto_generated|address_reg_a [3]) ) ) ) # ( 
// !\bg1|altsyncram_component|auto_generated|address_reg_a [2] & ( !\bg1|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\bg1|altsyncram_component|auto_generated|address_reg_a [3] & ((\final_data~2_combout ))) # 
// (\bg1|altsyncram_component|auto_generated|address_reg_a [3] & (\final_data~4_combout )) ) ) )

	.dataa(!\final_data~4_combout ),
	.datab(!\final_data~3_combout ),
	.datac(!\bg1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(!\final_data~2_combout ),
	.datae(!\bg1|altsyncram_component|auto_generated|address_reg_a [2]),
	.dataf(!\bg1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\final_data~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \final_data~5 .extended_lut = "off";
defparam \final_data~5 .lut_mask = 64'h05F5303000F03030;
defparam \final_data~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N30
cyclonev_lcell_comb \final_data~8 (
// Equation(s):
// \final_data~8_combout  = ( \final_data[0]~6_combout  & ( \final_data~5_combout  & ( (!\final_data[0]~7_combout  & (\bg1|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0_combout )) # (\final_data[0]~7_combout  & ((\final_data~1_combout ))) ) 
// ) ) # ( !\final_data[0]~6_combout  & ( \final_data~5_combout  & ( (!\final_data[0]~7_combout ) # (\final_data~0_combout ) ) ) ) # ( \final_data[0]~6_combout  & ( !\final_data~5_combout  & ( (!\final_data[0]~7_combout  & 
// (\bg1|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0_combout )) # (\final_data[0]~7_combout  & ((\final_data~1_combout ))) ) ) ) # ( !\final_data[0]~6_combout  & ( !\final_data~5_combout  & ( (\final_data[0]~7_combout  & 
// \final_data~0_combout ) ) ) )

	.dataa(!\bg1|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0_combout ),
	.datab(!\final_data[0]~7_combout ),
	.datac(!\final_data~1_combout ),
	.datad(!\final_data~0_combout ),
	.datae(!\final_data[0]~6_combout ),
	.dataf(!\final_data~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\final_data~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \final_data~8 .extended_lut = "off";
defparam \final_data~8 .lut_mask = 64'h00334747CCFF4747;
defparam \final_data~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y69_N32
dffeas \final_data[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\final_data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_data[2]),
	.prn(vcc));
// synopsys translate_off
defparam \final_data[2] .is_wysiwyg = "true";
defparam \final_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y70_N4
dffeas \final_x[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(counter_x[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_x[0]),
	.prn(vcc));
// synopsys translate_off
defparam \final_x[0] .is_wysiwyg = "true";
defparam \final_x[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y69_N10
dffeas \final_x[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(counter_x[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_x[1]),
	.prn(vcc));
// synopsys translate_off
defparam \final_x[1] .is_wysiwyg = "true";
defparam \final_x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y67_N30
cyclonev_lcell_comb \final_x[2]~feeder (
// Equation(s):
// \final_x[2]~feeder_combout  = ( counter_x[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!counter_x[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\final_x[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \final_x[2]~feeder .extended_lut = "off";
defparam \final_x[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \final_x[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y67_N31
dffeas \final_x[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\final_x[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_x[2]),
	.prn(vcc));
// synopsys translate_off
defparam \final_x[2] .is_wysiwyg = "true";
defparam \final_x[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y69_N13
dffeas \final_x[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(counter_x[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_x[3]),
	.prn(vcc));
// synopsys translate_off
defparam \final_x[3] .is_wysiwyg = "true";
defparam \final_x[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y70_N10
dffeas \final_x[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(counter_x[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_x[4]),
	.prn(vcc));
// synopsys translate_off
defparam \final_x[4] .is_wysiwyg = "true";
defparam \final_x[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y70_N34
dffeas \final_x[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(counter_x[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_x[5]),
	.prn(vcc));
// synopsys translate_off
defparam \final_x[5] .is_wysiwyg = "true";
defparam \final_x[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y77_N37
dffeas \VGA|controller|xCounter[2]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y73_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a14 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({final_data[2]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,final_x[5],final_x[4],final_x[3],final_x[2],final_x[1],final_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .init_file = "loading.colour.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_f4n1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000001FE00000000000000000000000000000000000000000000000000000000000000000000000000000FFFC0000000000000000000000000000000000000000000000000000000000000000000000000007FFFF800000000000000000000000000000000000000000000000000000000000000000000000000FFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000FFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000FFFFFC0000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init2 = "00000007FFFF8000000000000000000000000000000000000000000000000000000000000000000000000000FFFC00000000000000000000000000000000000000000000000000000000000000000000000000001FE000000000000000000000000000000000000000000000000000000000000000000000000000000FC000000000000000000000000000000000000000000000000000000000000000000000000000000FC000000000000000000000000000000000000000000000000000000000000000000000000000000FC00000000000000000000000000000000000000000000000000000000000000000000000000000078000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF9FDFC3F3FF";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N54
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode393w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode393w [3] = ( !\VGA|user_input_translator|Add1~1_sumout  & ( (!\VGA|user_input_translator|Add1~5_sumout  & (\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout  & 
// (\VGA|user_input_translator|Add1~13_sumout  & \VGA|user_input_translator|Add1~9_sumout ))) ) )

	.dataa(!\VGA|user_input_translator|Add1~5_sumout ),
	.datab(!\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ),
	.datac(!\VGA|user_input_translator|Add1~13_sumout ),
	.datad(!\VGA|user_input_translator|Add1~9_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode393w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode393w[3] .lut_mask = 64'h0002000200000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode393w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y73_N39
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout  = ( \VGA|controller|controller_translator|Add1~9_sumout  & ( !\VGA|controller|controller_translator|Add1~5_sumout  & ( (\VGA|controller|controller_translator|Add1~13_sumout  & 
// !\VGA|controller|controller_translator|Add1~1_sumout ) ) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datae(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.dataf(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 .lut_mask = 64'h0000550000000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y74_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a20 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({final_data[2]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,final_x[5],final_x[4],final_x[3],final_x[2],final_x[1],final_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .init_file = "loading.colour.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_f4n1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF800000000000000000000000000000000000000000000000000000000000000000000000000FFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000FFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000FFFFFC000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000FFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init1 = "000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C0000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init0 = "0000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C0000000000000000000000000000000000000000000000000000000000000000000000007FF8007FF80000000000000000000000000000000000000000000000000000000000000000000000FFF8007FFC0000000000000000000000000000000000000000000000000000000000000000000000FFF8007FFC0000000000000000000000000000000000000000000000000000000000000000000000FFF8007FFC00000000000000000000000000000000000000000000000000000000000000000000007FF0003FF800000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y70_N12
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode383w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode383w [3] = ( \VGA|user_input_translator|Add1~1_sumout  & ( (!\VGA|user_input_translator|Add1~9_sumout  & (\VGA|user_input_translator|Add1~13_sumout  & 
// (\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout  & !\VGA|user_input_translator|Add1~5_sumout ))) ) )

	.dataa(!\VGA|user_input_translator|Add1~9_sumout ),
	.datab(!\VGA|user_input_translator|Add1~13_sumout ),
	.datac(!\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ),
	.datad(!\VGA|user_input_translator|Add1~5_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode383w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode383w[3] .lut_mask = 64'h0000000002000200;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode383w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y73_N30
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout  = ( !\VGA|controller|controller_translator|Add1~9_sumout  & ( !\VGA|controller|controller_translator|Add1~5_sumout  & ( (\VGA|controller|controller_translator|Add1~1_sumout  & 
// \VGA|controller|controller_translator|Add1~13_sumout ) ) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datab(gnd),
	.datac(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.dataf(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 .lut_mask = 64'h0505000000000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y69_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a17 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({final_data[2]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,final_x[5],final_x[4],final_x[3],final_x[2],final_x[1],final_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .init_file = "loading.colour.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_f4n1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init3 = "000000000000000000000000000000000000000000000000000003F800007F00000000000707F7FF83FFE603FBFFC3FFFFC1FFF0000000000000000000000000000001FC0000FE00000000000381C41C0F070700420E00E20E078380000000000000000000000000000000FC0001FC000000000001C1841C1C060700420E00E20E0E03000000000000000000000000000000007E0001F8000000000000A1801C18060780400E00C00E0C03000000000000000000000000000000007F0003F0000000000000D18008380607C0400400C0041C03000000000000000000000000000000003F8007F0000000000000718008300604A0400400C00418030000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000001FC00FE000000000000039821820060450410C10C10C1003000000000000000000000000000000000FE01FC00000000000001F83F82006046841FC1FC1FC10030000000000000000000000000000000007F03F8000000000000031821820060434410C10C10C10030000000000000000000000000000000003F87F000000000000004180182006041A400C00C00C10030000000000000000000000000000000001FCFE00000000000000E180083806040D400400C0041C030000000000000000000000000000000000FFFC0000000000000061801814060406C00C20C00C0A0300000000000000000000000000000000007FF80000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init1 = "000000000051801C1A060403400E20C00E0D0300000000000000000000000000000000003FF00000000000000039C41C0F870401820E20E20E07C380000000000000000000000000000000001FE0000000000000001FF7FF83FFFF80FFFFFFFFFFC1FFE0000000000000000000000000000000000FC000000000000000000000000000000000000000000000000000000000000000000000000000000F800000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000000000000000000078000000000000000000000000000000000000000000000000000000000000000000000000000000FC000000000000000000000000000000000000000000000000000000000000000000000000000000FC000000000000000000000000000000000000000000000000000000000000000000000000000000FC0000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X17_Y77_N36
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout  = ( \VGA|controller|controller_translator|Add1~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y77_N37
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y74_N32
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y77_N43
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|controller_translator|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y74_N38
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode403w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode403w [3] = ( \VGA|user_input_translator|Add1~1_sumout  & ( (!\VGA|user_input_translator|Add1~5_sumout  & (\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout  & 
// (\VGA|user_input_translator|Add1~13_sumout  & \VGA|user_input_translator|Add1~9_sumout ))) ) )

	.dataa(!\VGA|user_input_translator|Add1~5_sumout ),
	.datab(!\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ),
	.datac(!\VGA|user_input_translator|Add1~13_sumout ),
	.datad(!\VGA|user_input_translator|Add1~9_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode403w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode403w[3] .lut_mask = 64'h0000000000020002;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode403w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y73_N12
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout  = ( \VGA|controller|controller_translator|Add1~9_sumout  & ( !\VGA|controller|controller_translator|Add1~5_sumout  & ( (\VGA|controller|controller_translator|Add1~1_sumout  & 
// \VGA|controller|controller_translator|Add1~13_sumout ) ) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datab(gnd),
	.datac(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.dataf(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 .lut_mask = 64'h0000050500000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y77_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a23 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({final_data[2]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,final_x[5],final_x[4],final_x[3],final_x[2],final_x[1],final_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .init_file = "loading.colour.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_f4n1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init3 = "4D040000000000000000000000000000000000000000000000000000000000000000082530459059050400000000000000000000000000000000000000000000000000000000000000000BE5304597D9050400000000000000000000000000000000000000000000000000000000000000000A25486C944B4D04000000000000000000000000000000000000000000000000000000000000000009C94878F38F390400000000000000000000000000000000000000000000000000000000000000000008C80000010004000000000000000000000000000000000000000000000000000000000000000008088800000101040000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060000000000800000000000000000000000000000000000000000000000000000000000000000000C00000000008000000000000000000000000000000000000000000000000000000000062FB381CC087241C71C278000000000000000000000000000000000000000000000000000000000022C9443240CDB4228B62D8000000000000000000000000000000000000000000000000000000000022C9702241409438E02288000000000000000000000000000000000000000000000000000000000022";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init0 = "F11C22416F8C0E3BE288000000000000000000000000000000000000000000000000000000000026492432432894124A26D800000000000000000000000000000000000000000000000000000000007E73BC1CE227241E79CE7800000000000000000000000000000000000000000000000000000000002001000040000400000000000000000000000000000000000000000000000000000000000000000020010000400004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X17_Y74_N0
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout ))) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout  & ( (\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout ))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .lut_mask = 64'h55330F0055330FFF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y77_N59
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|controller_translator|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y74_N28
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[2] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y77_N48
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|address_reg_b[3]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|address_reg_b[3]~feeder_combout  = ( \VGA|controller|controller_translator|Add1~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|address_reg_b[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[3]~feeder .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|VideoMemory|auto_generated|address_reg_b[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y77_N49
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|VideoMemory|auto_generated|address_reg_b[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y74_N53
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[3] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N9
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode353w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode353w [3] = ( \VGA|user_input_translator|Add1~9_sumout  & ( !\VGA|user_input_translator|Add1~1_sumout  & ( (\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout  & 
// (!\VGA|user_input_translator|Add1~5_sumout  & !\VGA|user_input_translator|Add1~13_sumout )) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ),
	.datab(!\VGA|user_input_translator|Add1~5_sumout ),
	.datac(!\VGA|user_input_translator|Add1~13_sumout ),
	.datad(gnd),
	.datae(!\VGA|user_input_translator|Add1~9_sumout ),
	.dataf(!\VGA|user_input_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode353w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode353w[3] .lut_mask = 64'h0000404000000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode353w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y73_N45
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout  = ( \VGA|controller|controller_translator|Add1~9_sumout  & ( !\VGA|controller|controller_translator|Add1~5_sumout  & ( (!\VGA|controller|controller_translator|Add1~13_sumout  & 
// !\VGA|controller|controller_translator|Add1~1_sumout ) ) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datae(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.dataf(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 .lut_mask = 64'h0000AA0000000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y71_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a8 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({final_data[2]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,final_x[5],final_x[4],final_x[3],final_x[2],final_x[1],final_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .init_file = "loading.colour.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_f4n1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init3 = "000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F8000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init2 = "0000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000003FFFC0000FFFE00000000000000000000000000000000000000000000000000000000000000000007FFFC0000FFFF00000000000000000000000000000000000000000000000000000000000000000007FFF80000FFFF0000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000003FFF80000FFFE00000000000000000000000000000000000000000000000000000000000000000001FFE000003FFC00000000000000000000000000000000000000000000000000000000000000000000FE00000007F8000000000000000000000000000000000000000000000000000000000000000000007F8000000FF0000000000000000000000000000000000000000000000000000000000000000000003FC000001FE0000000000000000000000000000000000000000000000000000000000000000000001FE000003FC0000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init0 = "0000000000000000000000000000000007F000007F000000000000000000000000000000000000000000000000000000000000000000000003F80000FE000000000000000000000000000000000000000000000000000000000000000000000001FE0003FC000000000000000000000000000000000000000000000000000000000000000000000000FF0007F80000000000000000000000000000000000000000000000000000000000000000000000007F800FF00000000000000000000000000000000000000000000000000000000000000000000000003FC01FE00000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N48
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode363w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode363w [3] = ( \VGA|user_input_translator|Add1~1_sumout  & ( (!\VGA|user_input_translator|Add1~5_sumout  & (\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout  & 
// (!\VGA|user_input_translator|Add1~13_sumout  & \VGA|user_input_translator|Add1~9_sumout ))) ) )

	.dataa(!\VGA|user_input_translator|Add1~5_sumout ),
	.datab(!\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ),
	.datac(!\VGA|user_input_translator|Add1~13_sumout ),
	.datad(!\VGA|user_input_translator|Add1~9_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode363w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode363w[3] .lut_mask = 64'h0000000000200020;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode363w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y73_N21
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout  = ( \VGA|controller|controller_translator|Add1~9_sumout  & ( !\VGA|controller|controller_translator|Add1~5_sumout  & ( (!\VGA|controller|controller_translator|Add1~13_sumout  & 
// \VGA|controller|controller_translator|Add1~1_sumout ) ) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datae(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.dataf(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 .lut_mask = 64'h000000AA00000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y77_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a11 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({final_data[2]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,final_x[5],final_x[4],final_x[3],final_x[2],final_x[1],final_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .init_file = "loading.colour.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_f4n1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init3 = "C00000000000000000000000000000000000000000000000000000000000000000041C204E00870E000000000000000000000000000000000000000000000000000000000000000000041C4045008E0E000000000000000000000000000000000000000000000000000000000000000000001C400200080E00000000000000000000000000000000000000000000000000000000000000000000085002010A0C00000000000000000000000000000000000000000000000000000000000000000000086801FF040C0000000000000000000000000000000000000000000000000000000000000000000218360102070C00000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init2 = "000000000000000000000000000000000003F81B018200FC00000000000000000000000000000000000000000000000000000000000000000002180E8084018C00000000000000000000000000000000000000000000000000000000000000000000180300A4030C0000000000000000000000000000000000000000000000000000000000000000000008018044070C0000000000000000000000000000000000000000000000000000000000000000000018008058060C000000000000000000000000000000000000000000000000000000000000000000001C008038028E0000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init1 = "00041C018020034E00000000000000000000000000000000000000000000000000000000000000000007FFBF001001FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFE00000000000000000000000000000000000000000000000000000000000000000000000007FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000007FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init0 = "007FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000007FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N45
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode326w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode326w [3] = ( !\VGA|user_input_translator|Add1~1_sumout  & ( (!\VGA|user_input_translator|Add1~5_sumout  & (\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout  & 
// (!\VGA|user_input_translator|Add1~9_sumout  & !\VGA|user_input_translator|Add1~13_sumout ))) ) )

	.dataa(!\VGA|user_input_translator|Add1~5_sumout ),
	.datab(!\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ),
	.datac(!\VGA|user_input_translator|Add1~9_sumout ),
	.datad(!\VGA|user_input_translator|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode326w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode326w[3] .lut_mask = 64'h2000200000000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode326w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y73_N3
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3] = ( !\VGA|controller|controller_translator|Add1~9_sumout  & ( !\VGA|controller|controller_translator|Add1~5_sumout  & ( (!\VGA|controller|controller_translator|Add1~13_sumout  & 
// !\VGA|controller|controller_translator|Add1~1_sumout ) ) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datae(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.dataf(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] .lut_mask = 64'hAA00000000000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y66_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({final_data[2]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,final_x[5],final_x[4],final_x[3],final_x[2],final_x[1],final_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file = "loading.colour.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_f4n1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y70_N15
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode343w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode343w [3] = ( \VGA|user_input_translator|Add1~1_sumout  & ( (!\VGA|user_input_translator|Add1~9_sumout  & (!\VGA|user_input_translator|Add1~13_sumout  & (!\VGA|user_input_translator|Add1~5_sumout  & 
// \VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ))) ) )

	.dataa(!\VGA|user_input_translator|Add1~9_sumout ),
	.datab(!\VGA|user_input_translator|Add1~13_sumout ),
	.datac(!\VGA|user_input_translator|Add1~5_sumout ),
	.datad(!\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode343w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode343w[3] .lut_mask = 64'h0000000000800080;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode343w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y73_N6
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout  = ( !\VGA|controller|controller_translator|Add1~9_sumout  & ( !\VGA|controller|controller_translator|Add1~5_sumout  & ( (\VGA|controller|controller_translator|Add1~1_sumout  & 
// !\VGA|controller|controller_translator|Add1~13_sumout ) ) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datab(gnd),
	.datac(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.dataf(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 .lut_mask = 64'h5050000000000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y75_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({final_data[2]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,final_x[5],final_x[4],final_x[3],final_x[2],final_x[1],final_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file = "loading.colour.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_f4n1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init3 = "000FE03F8000000000000000000000000000000000000000000000000000000000000000000000000007F0FF0000000000000000000000000000000000000000000000000000000000000000000000000003FDFE0000000000000000000000000000000000000000000000000000000000000000000000000001FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000FFF800000000000000000000000000000000000000000000000000000000000000000000000000007FE000000000000000000000000000000000000000000000000000000000000000000000000000001FC0000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000F80000000000000000000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X17_Y74_N12
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) 
// # ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout )))) ) ) ) # 
// ( !\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((\VGA|VideoMemory|auto_generated|out_address_reg_b [0])))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout ))))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [1] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0])))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout )) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout ))))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout )) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout ))))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N57
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode422w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode422w [3] = ( !\VGA|user_input_translator|Add1~1_sumout  & ( (\VGA|user_input_translator|Add1~5_sumout  & (\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout  & 
// (!\VGA|user_input_translator|Add1~9_sumout  & !\VGA|user_input_translator|Add1~13_sumout ))) ) )

	.dataa(!\VGA|user_input_translator|Add1~5_sumout ),
	.datab(!\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ),
	.datac(!\VGA|user_input_translator|Add1~9_sumout ),
	.datad(!\VGA|user_input_translator|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode422w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode422w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode422w[3] .lut_mask = 64'h1000100000000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode422w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y73_N54
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3] = ( !\VGA|controller|controller_translator|Add1~9_sumout  & ( \VGA|controller|controller_translator|Add1~5_sumout  & ( (!\VGA|controller|controller_translator|Add1~1_sumout  & 
// !\VGA|controller|controller_translator|Add1~13_sumout ) ) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datab(gnd),
	.datac(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.dataf(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] .lut_mask = 64'h00000000A0A00000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y78_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a26 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode422w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode422w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({final_data[2]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,final_x[5],final_x[4],final_x[3],final_x[2],final_x[1],final_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .init_file = "loading.colour.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_f4n1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001E65F0809C323E9C00000000000000000000000000000000000000000000000000000000000000001B659080B633329400000000000000000000000000000000000000000000000000000000000000001165908082753290000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000001165E080BE553C9000000000000000000000000000000000000000000000000000000000000000001B249140A24D929000000000000000000000000000000000000000000000000000000000000000001E3CE1209CC89C9000000000000000000000000000000000000000000000000000000000000000000000023000000010000000000000000000000000000000000000000000000000000000000000000000000418800000900000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C0000000000000000000000000000000000000000000000000000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000000000000009C230799399397C00000000000000000000000000000000000000000000000000000000000000000B66306D96D9";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N51
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode433w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode433w [3] = ( \VGA|user_input_translator|Add1~1_sumout  & ( (\VGA|user_input_translator|Add1~5_sumout  & (\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout  & 
// (!\VGA|user_input_translator|Add1~9_sumout  & !\VGA|user_input_translator|Add1~13_sumout ))) ) )

	.dataa(!\VGA|user_input_translator|Add1~5_sumout ),
	.datab(!\VGA|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ),
	.datac(!\VGA|user_input_translator|Add1~9_sumout ),
	.datad(!\VGA|user_input_translator|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode433w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode433w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode433w[3] .lut_mask = 64'h0000000010001000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode433w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y73_N48
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3] = ( !\VGA|controller|controller_translator|Add1~9_sumout  & ( \VGA|controller|controller_translator|Add1~5_sumout  & ( (\VGA|controller|controller_translator|Add1~1_sumout  & 
// !\VGA|controller|controller_translator|Add1~13_sumout ) ) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datab(gnd),
	.datac(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.dataf(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] .lut_mask = 64'h0000000050500000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y72_N0
cyclonev_ram_block \ld1|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode595w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ld1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ld1|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a25 .init_file = "../loading.colour.mif";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "ld:ld1|altsyncram:altsyncram_component|altsyncram_jfp1:auto_generated|ALTSYNCRAM";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 78600;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 3;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000E24F0409C331E8C0000000000000000000000000000000000000000000000000000000000000000092490409233129200000000000000000000000000000000000000000000000000000000000000000924904082331290000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000924E0C0BE6D9C900000000000000000000000000000000000000000000000000000000000000000092490E0924C929000000000000000000000000000000000000000000000000000000000000000000E3CF1209C4C9E9000000000000000000000000000000000000000000000000000000000000000000000021000000010000000000000000000000000000000000000000000000000000000000000000000000608800000900000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C0000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000009C210389389397C0000000000000000000000000000000000000000000000000000000000000000092330249249";
// synopsys translate_on

// Location: M10K_X49_Y65_N0
cyclonev_ram_block \ld1|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode606w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ld1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ld1|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a28 .init_file = "../loading.colour.mif";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "ld:ld1|altsyncram:altsyncram_component|altsyncram_jfp1:auto_generated|ALTSYNCRAM";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 78600;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 3;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N51
cyclonev_lcell_comb \final_data~13 (
// Equation(s):
// \final_data~13_combout  = (!\bg1|altsyncram_component|auto_generated|address_reg_a [0] & (\ld1|altsyncram_component|auto_generated|ram_block1a25~portadataout )) # (\bg1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\ld1|altsyncram_component|auto_generated|ram_block1a28~portadataout )))

	.dataa(gnd),
	.datab(!\bg1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\ld1|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datad(!\ld1|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\final_data~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \final_data~13 .extended_lut = "off";
defparam \final_data~13 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \final_data~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y63_N0
cyclonev_ram_block \ld1|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ld1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ld1|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../loading.colour.mif";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ld:ld1|altsyncram:altsyncram_component|altsyncram_jfp1:auto_generated|ALTSYNCRAM";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 78600;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 3;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "000000000000000000000000000000000000000000000000000003F800007F00000000000787FBFF83FFE201F9FFC3FDFFC1FFF0000000000000000000000000000001FC0000FE000000000001408008070603002004004004038300000000000000000000000000000000FC0001FC0000000000018084080E02028022040042040701000000000000000000000000000000007E0001F8000000000000E080081C02034000040040040E01000000000000000000000000000000007F0003F0000000000000508008380203A000040040041C01000000000000000000000000000000003F8007F0000000000000688008380200D000040040041C010000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000001FC00FE00000000000003080082802007800040040041401000000000000000000000000000000000FE01FC00000000000001F81F82002003C00FC0FC0FC10010000000000000000000000000000000007F03F800000000000003080082802001E000400400414010000000000000000000000000000000003F87F000000000000004080083002000E000400400418010000000000000000000000000000000001FCFE0000000000000040800830020007000400400418010000000000000000000000000000000000FFFC000000000000005080081C020007C0042040040E0100000000000000000000000000000000007FF80000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "00000000007880080E0202036004204004070100000000000000000000000000000000003FF00000000000000034800807860201800400400403C300000000000000000000000000000000001FE0000000000000001FFBFF81FFFF80FDFFDFFDFFC0FFF0000000000000000000000000000000000FC000000000000000000000000000000000000000000000000000000000000000000000000000000F800000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y74_N0
cyclonev_ram_block \ld1|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ld1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ld1|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a19 .init_file = "../loading.colour.mif";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "ld:ld1|altsyncram:altsyncram_component|altsyncram_jfp1:auto_generated|ALTSYNCRAM";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 78600;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 3;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF800000000000000000000000000000000000000000000000000000000000000000000000000FFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000FFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000FFFFFC000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000FFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C0000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "0000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C0000000000000000000000000000000000000000000000000000000000000000000000007FF8007FF80000000000000000000000000000000000000000000000000000000000000000000000FFF8007FFC0000000000000000000000000000000000000000000000000000000000000000000000FFF8007FFC0000000000000000000000000000000000000000000000000000000000000000000000FFF8007FFC00000000000000000000000000000000000000000000000000000000000000000000007FF0003FF800000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y69_N0
cyclonev_ram_block \ld1|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ld1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ld1|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a22 .init_file = "../loading.colour.mif";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ld:ld1|altsyncram:altsyncram_component|altsyncram_jfp1:auto_generated|ALTSYNCRAM";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 78600;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 3;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "45040000000000000000000000000000000000000000000000000000000000000000082528249049050400000000000000000000000000000000000000000000000000000000000000000BE5282497C9050400000000000000000000000000000000000000000000000000000000000000000925282492496504000000000000000000000000000000000000000000000000000000000000000009C4C838F38F39040000000000000000000000000000000000000000000000000000000000000000000CCC000001000400000000000000000000000000000000000000000000000000000000000000000808C400000101040000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000600000000008000000000000000000000000000000000000000000000000000000000000000000004000000000080000000000000000000000000000000000000000000000000000000000627B3C0EC0C7241E79C27800000000000000000000000000000000000000000000000000000000002249661240C49433CD224800000000000000000000000000000000000000000000000000000000002249301241C09C186022C8000000000000000000000000000000000000000000000000000000000022";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "711C12412F8C0E3BE2C80000000000000000000000000000000000000000000000000000000000224924124124941249224800000000000000000000000000000000000000000000000000000000007E7BBC1EE237341E79CE7800000000000000000000000000000000000000000000000000000000002001000040000400000000000000000000000000000000000000000000000000000000000000000020010000400004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y70_N0
cyclonev_ram_block \ld1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ld1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ld1|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../loading.colour.mif";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ld:ld1|altsyncram:altsyncram_component|altsyncram_jfp1:auto_generated|ALTSYNCRAM";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 78600;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 3;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF9FDFC3F1FF";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N12
cyclonev_lcell_comb \final_data~12 (
// Equation(s):
// \final_data~12_combout  = ( \ld1|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( \ld1|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( (!\bg1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\bg1|altsyncram_component|auto_generated|address_reg_a [1]) # (\ld1|altsyncram_component|auto_generated|ram_block1a19~portadataout )))) # (\bg1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\bg1|altsyncram_component|auto_generated|address_reg_a [1])) # (\ld1|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) ) ) ) # ( !\ld1|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( 
// \ld1|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( (!\bg1|altsyncram_component|auto_generated|address_reg_a [0] & (((!\bg1|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\ld1|altsyncram_component|auto_generated|ram_block1a19~portadataout )))) # (\bg1|altsyncram_component|auto_generated|address_reg_a [0] & (\ld1|altsyncram_component|auto_generated|ram_block1a16~portadataout  & 
// (!\bg1|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( \ld1|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( !\ld1|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// (!\bg1|altsyncram_component|auto_generated|address_reg_a [0] & (((\bg1|altsyncram_component|auto_generated|address_reg_a [1] & \ld1|altsyncram_component|auto_generated|ram_block1a19~portadataout )))) # 
// (\bg1|altsyncram_component|auto_generated|address_reg_a [0] & (((\bg1|altsyncram_component|auto_generated|address_reg_a [1])) # (\ld1|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) ) ) ) # ( 
// !\ld1|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( !\ld1|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( (!\bg1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\bg1|altsyncram_component|auto_generated|address_reg_a [1] & \ld1|altsyncram_component|auto_generated|ram_block1a19~portadataout )))) # (\bg1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ld1|altsyncram_component|auto_generated|ram_block1a16~portadataout  & (!\bg1|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) )

	.dataa(!\ld1|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datab(!\bg1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\bg1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\ld1|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datae(!\ld1|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.dataf(!\ld1|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\final_data~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \final_data~12 .extended_lut = "off";
defparam \final_data~12 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \final_data~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y62_N0
cyclonev_ram_block \ld1|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ld1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ld1|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../loading.colour.mif";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ld:ld1|altsyncram:altsyncram_component|altsyncram_jfp1:auto_generated|ALTSYNCRAM";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 78600;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 3;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "C00000000000000000000000000000000000000000000000000000000000000000000820050047060000000000000000000000000000000000000000000000000000000000000000000408200700860600000000000000000000000000000000000000000000000000000000000000000000085002008C0600000000000000000000000000000000000000000000000000000000000000000000087003810604000000000000000000000000000000000000000000000000000000000000000000000828017F04040000000000000000000000000000000000000000000000000000000000000000000008360140038400000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "000000000000000000000000000000000001F81D008200FC00000000000000000000000000000000000000000000000000000000000000000000080E80A201840000000000000000000000000000000000000000000000000000000000000000000008034064020400000000000000000000000000000000000000000000000000000000000000000000080180440304000000000000000000000000000000000000000000000000000000000000000000000800C0380204000000000000000000000000000000000000000000000000000000000000000000000800C02802860000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "000008208028034E00000000000000000000000000000000000000000000000000000000000000000003FFBF001000FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFE00000000000000000000000000000000000000000000000000000000000000000000000007FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000007FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "007FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000007FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y63_N0
cyclonev_ram_block \ld1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ld1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ld1|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../loading.colour.mif";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ld:ld1|altsyncram:altsyncram_component|altsyncram_jfp1:auto_generated|ALTSYNCRAM";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 78600;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F8000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "0000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000003FFFC0000FFFE00000000000000000000000000000000000000000000000000000000000000000007FFFC0000FFFF00000000000000000000000000000000000000000000000000000000000000000007FFF80000FFFF0000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000003FFF80000FFFE00000000000000000000000000000000000000000000000000000000000000000001FFE000003FFC00000000000000000000000000000000000000000000000000000000000000000000FE00000007F8000000000000000000000000000000000000000000000000000000000000000000007F8000000FF0000000000000000000000000000000000000000000000000000000000000000000003FC000001FE0000000000000000000000000000000000000000000000000000000000000000000001FE000003FC0000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "0000000000000000000000000000000007F000007F000000000000000000000000000000000000000000000000000000000000000000000003F80000FE000000000000000000000000000000000000000000000000000000000000000000000001FE0003FC000000000000000000000000000000000000000000000000000000000000000000000000FF0007F80000000000000000000000000000000000000000000000000000000000000000000000007F800FF00000000000000000000000000000000000000000000000000000000000000000000000003FC01FE00000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y71_N0
cyclonev_ram_block \ld1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ld1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ld1|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../loading.colour.mif";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ld:ld1|altsyncram:altsyncram_component|altsyncram_jfp1:auto_generated|ALTSYNCRAM";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 78600;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "000FE03F8000000000000000000000000000000000000000000000000000000000000000000000000007F0FF0000000000000000000000000000000000000000000000000000000000000000000000000003FDFE0000000000000000000000000000000000000000000000000000000000000000000000000001FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000FFF800000000000000000000000000000000000000000000000000000000000000000000000000007FE000000000000000000000000000000000000000000000000000000000000000000000000000001FC0000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000F80000000000000000000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y73_N0
cyclonev_ram_block \ld1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ld1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ld1|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../loading.colour.mif";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ld:ld1|altsyncram:altsyncram_component|altsyncram_jfp1:auto_generated|ALTSYNCRAM";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 78600;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N36
cyclonev_lcell_comb \final_data~11 (
// Equation(s):
// \final_data~11_combout  = ( \ld1|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( \bg1|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\bg1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\ld1|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (\bg1|altsyncram_component|auto_generated|address_reg_a [0] & (\ld1|altsyncram_component|auto_generated|ram_block1a10~portadataout )) ) ) ) # ( 
// !\ld1|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( \bg1|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\bg1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\ld1|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (\bg1|altsyncram_component|auto_generated|address_reg_a [0] & (\ld1|altsyncram_component|auto_generated|ram_block1a10~portadataout )) ) ) ) # ( 
// \ld1|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( !\bg1|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\bg1|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\ld1|altsyncram_component|auto_generated|ram_block1a4~portadataout ) ) ) ) # ( !\ld1|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( !\bg1|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (\bg1|altsyncram_component|auto_generated|address_reg_a [0] & \ld1|altsyncram_component|auto_generated|ram_block1a4~portadataout ) ) ) )

	.dataa(!\ld1|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datab(!\bg1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\ld1|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(!\ld1|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datae(!\ld1|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.dataf(!\bg1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\final_data~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \final_data~11 .extended_lut = "off";
defparam \final_data~11 .lut_mask = 64'h0033CCFF1D1D1D1D;
defparam \final_data~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N18
cyclonev_lcell_comb \final_data~14 (
// Equation(s):
// \final_data~14_combout  = ( \final_data~11_combout  & ( \bg1|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\bg1|altsyncram_component|auto_generated|address_reg_a [3] & ((!\bg1|altsyncram_component|auto_generated|address_reg_a [2]) # 
// (\final_data~12_combout ))) ) ) ) # ( !\final_data~11_combout  & ( \bg1|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\bg1|altsyncram_component|auto_generated|address_reg_a [3] & (\bg1|altsyncram_component|auto_generated|address_reg_a [2] & 
// \final_data~12_combout )) ) ) ) # ( \final_data~11_combout  & ( !\bg1|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\bg1|altsyncram_component|auto_generated|address_reg_a [3] & (((!\bg1|altsyncram_component|auto_generated|address_reg_a [2]) 
// # (\final_data~12_combout )))) # (\bg1|altsyncram_component|auto_generated|address_reg_a [3] & (\final_data~13_combout  & (!\bg1|altsyncram_component|auto_generated|address_reg_a [2]))) ) ) ) # ( !\final_data~11_combout  & ( 
// !\bg1|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\bg1|altsyncram_component|auto_generated|address_reg_a [3] & (((\bg1|altsyncram_component|auto_generated|address_reg_a [2] & \final_data~12_combout )))) # 
// (\bg1|altsyncram_component|auto_generated|address_reg_a [3] & (\final_data~13_combout  & (!\bg1|altsyncram_component|auto_generated|address_reg_a [2]))) ) ) )

	.dataa(!\final_data~13_combout ),
	.datab(!\bg1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(!\bg1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(!\final_data~12_combout ),
	.datae(!\final_data~11_combout ),
	.dataf(!\bg1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\final_data~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \final_data~14 .extended_lut = "off";
defparam \final_data~14 .lut_mask = 64'h101CD0DC000CC0CC;
defparam \final_data~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y66_N0
cyclonev_ram_block \bg1|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\bg1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bg1|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../background.colour.mif";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "bg:bg1|altsyncram:altsyncram_component|altsyncram_5hh1:auto_generated|ALTSYNCRAM";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 76800;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 3;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "FFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "FFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y73_N0
cyclonev_ram_block \bg1|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\bg1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bg1|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a19 .init_file = "../background.colour.mif";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "bg:bg1|altsyncram:altsyncram_component|altsyncram_5hh1:auto_generated|ALTSYNCRAM";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 76800;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 3;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "FFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "FFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFF00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "FFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y67_N0
cyclonev_ram_block \bg1|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\bg1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bg1|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a22 .init_file = "../background.colour.mif";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "bg:bg1|altsyncram:altsyncram_component|altsyncram_5hh1:auto_generated|ALTSYNCRAM";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 76800;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 3;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFF00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000FFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "FFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "FFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF";
// synopsys translate_on

// Location: M10K_X49_Y69_N0
cyclonev_ram_block \bg1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\bg1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bg1|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../background.colour.mif";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "bg:bg1|altsyncram:altsyncram_component|altsyncram_5hh1:auto_generated|ALTSYNCRAM";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 76800;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 3;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "FFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFF00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000FFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "FFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N30
cyclonev_lcell_comb \final_data~10 (
// Equation(s):
// \final_data~10_combout  = ( \bg1|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( \bg1|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( (!\bg1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\bg1|altsyncram_component|auto_generated|address_reg_a [1]) # (\bg1|altsyncram_component|auto_generated|ram_block1a19~portadataout )))) # (\bg1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\bg1|altsyncram_component|auto_generated|address_reg_a [1])) # (\bg1|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) ) ) ) # ( !\bg1|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( 
// \bg1|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( (!\bg1|altsyncram_component|auto_generated|address_reg_a [0] & (((!\bg1|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\bg1|altsyncram_component|auto_generated|ram_block1a19~portadataout )))) # (\bg1|altsyncram_component|auto_generated|address_reg_a [0] & (\bg1|altsyncram_component|auto_generated|ram_block1a16~portadataout  & 
// (!\bg1|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( \bg1|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( !\bg1|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// (!\bg1|altsyncram_component|auto_generated|address_reg_a [0] & (((\bg1|altsyncram_component|auto_generated|address_reg_a [1] & \bg1|altsyncram_component|auto_generated|ram_block1a19~portadataout )))) # 
// (\bg1|altsyncram_component|auto_generated|address_reg_a [0] & (((\bg1|altsyncram_component|auto_generated|address_reg_a [1])) # (\bg1|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) ) ) ) # ( 
// !\bg1|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( !\bg1|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( (!\bg1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\bg1|altsyncram_component|auto_generated|address_reg_a [1] & \bg1|altsyncram_component|auto_generated|ram_block1a19~portadataout )))) # (\bg1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\bg1|altsyncram_component|auto_generated|ram_block1a16~portadataout  & (!\bg1|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) )

	.dataa(!\bg1|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datab(!\bg1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\bg1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\bg1|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datae(!\bg1|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.dataf(!\bg1|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\final_data~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \final_data~10 .extended_lut = "off";
defparam \final_data~10 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \final_data~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y72_N0
cyclonev_ram_block \bg1|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode595w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\bg1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bg1|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a25 .init_file = "../background.colour.mif";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "bg:bg1|altsyncram:altsyncram_component|altsyncram_5hh1:auto_generated|ALTSYNCRAM";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 76800;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 3;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "FFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "FFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "FFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N54
cyclonev_lcell_comb \bg1|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0 (
// Equation(s):
// \bg1|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout  = ( \bg1|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( (!\bg1|altsyncram_component|auto_generated|address_reg_a [1] & 
// (!\bg1|altsyncram_component|auto_generated|address_reg_a [2] & ((!\bg1|altsyncram_component|auto_generated|address_reg_a [0]) # (\bg1|altsyncram_component|auto_generated|ram_block1a28~portadataout )))) ) ) # ( 
// !\bg1|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( (!\bg1|altsyncram_component|auto_generated|address_reg_a [1] & (\bg1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\bg1|altsyncram_component|auto_generated|ram_block1a28~portadataout  & !\bg1|altsyncram_component|auto_generated|address_reg_a [2]))) ) )

	.dataa(!\bg1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\bg1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\bg1|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datad(!\bg1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\bg1|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bg1|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bg1|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0 .extended_lut = "off";
defparam \bg1|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0 .lut_mask = 64'h020002008A008A00;
defparam \bg1|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y78_N0
cyclonev_ram_block \bg1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\bg1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bg1|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../background.colour.mif";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "bg:bg1|altsyncram:altsyncram_component|altsyncram_5hh1:auto_generated|ALTSYNCRAM";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 76800;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFF9C7C3F3F8F83FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFF9B739E3EF7F9FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFF76FDFB9F3F9FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFEF5F9DB7F3F9FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "FFFBFFFFFFFFFFFFFFFFFFFFFF3C9BBF33FBFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFDF7B9B8E77FBFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFBE73B7DEE7FBFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFF7E7337CECFF3FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD86EDBDBFFFFFFFFFFFFFFFFFFFF7EF8FFEE1FF3FFFFFFFFBFFFFA8EC38E18771C71FFFFFFFFFFFFDF2EDBDBFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF7FFFFFFFFBFFFFA66CD65DF36EF2FFFFFFFFFFFFFFFAEDBDBFFFFFFFFFFFFFFFFFFFFFEFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "FFF7FFFFFFFFBFFFFEF6D8F5DFB6EFAFFFFFFFFFFFFFF82EDBDBFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFF7FFFFFFFFBFFFFEF6C2F5D836EFAFFFFFFFFFFFFFDB2CDBDBFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFE7FFFFFFFFBFFFFA64DE65DB26EF73FFFFFFFFFFFFDC731BDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFA08E30E1C471CF9FFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFEFFFFFFDFFFFFFDFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFEFFFFFFDFFFFFFDFFFFFFFFFFFFFFFFFA03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFEFFFFFFDFFFFFF3";
// synopsys translate_on

// Location: M10K_X41_Y62_N0
cyclonev_ram_block \bg1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\bg1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bg1|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../background.colour.mif";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "bg:bg1|altsyncram:altsyncram_component|altsyncram_5hh1:auto_generated|ALTSYNCRAM";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 76800;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF";
// synopsys translate_on

// Location: M10K_X26_Y62_N0
cyclonev_ram_block \bg1|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\bg1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bg1|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../background.colour.mif";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "bg:bg1|altsyncram:altsyncram_component|altsyncram_5hh1:auto_generated|ALTSYNCRAM";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 76800;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 3;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "FFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "FFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "FFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFF00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000FFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y78_N0
cyclonev_ram_block \bg1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\bg1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bg1|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../background.colour.mif";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "bg:bg1|altsyncram:altsyncram_component|altsyncram_5hh1:auto_generated|ALTSYNCRAM";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 76800;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "FFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFF00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N30
cyclonev_lcell_comb \final_data~9 (
// Equation(s):
// \final_data~9_combout  = ( \bg1|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( \bg1|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( ((!\bg1|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\bg1|altsyncram_component|auto_generated|ram_block1a1~portadataout )) # (\bg1|altsyncram_component|auto_generated|address_reg_a [1] & ((\bg1|altsyncram_component|auto_generated|ram_block1a7~portadataout )))) # 
// (\bg1|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\bg1|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( \bg1|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// (!\bg1|altsyncram_component|auto_generated|address_reg_a [1] & (((\bg1|altsyncram_component|auto_generated|address_reg_a [0])) # (\bg1|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # 
// (\bg1|altsyncram_component|auto_generated|address_reg_a [1] & (((!\bg1|altsyncram_component|auto_generated|address_reg_a [0] & \bg1|altsyncram_component|auto_generated|ram_block1a7~portadataout )))) ) ) ) # ( 
// \bg1|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( !\bg1|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( (!\bg1|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\bg1|altsyncram_component|auto_generated|ram_block1a1~portadataout  & (!\bg1|altsyncram_component|auto_generated|address_reg_a [0]))) # (\bg1|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\bg1|altsyncram_component|auto_generated|ram_block1a7~portadataout ) # (\bg1|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( !\bg1|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// !\bg1|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( (!\bg1|altsyncram_component|auto_generated|address_reg_a [0] & ((!\bg1|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\bg1|altsyncram_component|auto_generated|ram_block1a1~portadataout )) # (\bg1|altsyncram_component|auto_generated|address_reg_a [1] & ((\bg1|altsyncram_component|auto_generated|ram_block1a7~portadataout ))))) ) ) )

	.dataa(!\bg1|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datab(!\bg1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\bg1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\bg1|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datae(!\bg1|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.dataf(!\bg1|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\final_data~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \final_data~9 .extended_lut = "off";
defparam \final_data~9 .lut_mask = 64'h407043734C7C4F7F;
defparam \final_data~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N0
cyclonev_lcell_comb \final_data~15 (
// Equation(s):
// \final_data~15_combout  = ( \bg1|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout  & ( \final_data~9_combout  & ( (!\final_data[0]~6_combout  & (((\final_data[0]~7_combout )) # (\final_data~14_combout ))) # (\final_data[0]~6_combout 
//  & (((!\final_data[0]~7_combout ) # (\final_data~10_combout )))) ) ) ) # ( !\bg1|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout  & ( \final_data~9_combout  & ( (!\final_data[0]~6_combout  & (((\final_data[0]~7_combout )) # 
// (\final_data~14_combout ))) # (\final_data[0]~6_combout  & (((\final_data[0]~7_combout  & \final_data~10_combout )))) ) ) ) # ( \bg1|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout  & ( !\final_data~9_combout  & ( 
// (!\final_data[0]~6_combout  & (\final_data~14_combout  & (!\final_data[0]~7_combout ))) # (\final_data[0]~6_combout  & (((!\final_data[0]~7_combout ) # (\final_data~10_combout )))) ) ) ) # ( 
// !\bg1|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout  & ( !\final_data~9_combout  & ( (!\final_data[0]~6_combout  & (\final_data~14_combout  & (!\final_data[0]~7_combout ))) # (\final_data[0]~6_combout  & 
// (((\final_data[0]~7_combout  & \final_data~10_combout )))) ) ) )

	.dataa(!\final_data~14_combout ),
	.datab(!\final_data[0]~6_combout ),
	.datac(!\final_data[0]~7_combout ),
	.datad(!\final_data~10_combout ),
	.datae(!\bg1|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout ),
	.dataf(!\final_data~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\final_data~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \final_data~15 .extended_lut = "off";
defparam \final_data~15 .lut_mask = 64'h404370734C4F7C7F;
defparam \final_data~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y69_N2
dffeas \final_data[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\final_data~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_data[1]),
	.prn(vcc));
// synopsys translate_off
defparam \final_data[1] .is_wysiwyg = "true";
defparam \final_data[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y74_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a28 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode433w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode433w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({final_data[2],final_data[1]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
final_x[5],final_x[4],final_x[3],final_x[2],final_x[1],final_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],
\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .init_file = "loading.colour.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_f4n1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X17_Y74_N36
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a29  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # (\VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a29  & ( (\VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a29 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y74_N6
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout  = ( \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [3] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ((\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout )))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ((\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout )))) ) ) ) # ( \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & (((\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [3])))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout  & ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ((\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & (\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout )))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datad(!\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ),
	.datae(!\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3 .lut_mask = 64'h10D01CDC10D010D0;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y75_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a19 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({final_data[1]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,final_x[5],final_x[4],final_x[3],final_x[2],final_x[1],final_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .init_file = "loading.colour.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_f4n1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF800000000000000000000000000000000000000000000000000000000000000000000000000FFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000FFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000FFFFFC000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000FFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init1 = "000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C0000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init0 = "0000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C0000000000000000000000000000000000000000000000000000000000000000000000007FF8007FF80000000000000000000000000000000000000000000000000000000000000000000000FFF8007FFC0000000000000000000000000000000000000000000000000000000000000000000000FFF8007FFC0000000000000000000000000000000000000000000000000000000000000000000000FFF8007FFC00000000000000000000000000000000000000000000000000000000000000000000007FF0003FF800000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y76_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a22 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({final_data[1]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,final_x[5],final_x[4],final_x[3],final_x[2],final_x[1],final_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .init_file = "loading.colour.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_f4n1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init3 = "45040000000000000000000000000000000000000000000000000000000000000000082528249049050400000000000000000000000000000000000000000000000000000000000000000BE5282497C9050400000000000000000000000000000000000000000000000000000000000000000925282492496504000000000000000000000000000000000000000000000000000000000000000009C4C838F38F39040000000000000000000000000000000000000000000000000000000000000000000CCC000001000400000000000000000000000000000000000000000000000000000000000000000808C400000101040000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000600000000008000000000000000000000000000000000000000000000000000000000000000000004000000000080000000000000000000000000000000000000000000000000000000000627B3C0EC0C7241E79C27800000000000000000000000000000000000000000000000000000000002249661240C49433CD224800000000000000000000000000000000000000000000000000000000002249301241C09C186022C8000000000000000000000000000000000000000000000000000000000022";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init0 = "711C12412F8C0E3BE2C80000000000000000000000000000000000000000000000000000000000224924124124941249224800000000000000000000000000000000000000000000000000000000007E7BBC1EE237341E79CE7800000000000000000000000000000000000000000000000000000000002001000040000400000000000000000000000000000000000000000000000000000000000000000020010000400004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y74_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a13 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({final_data[1]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,final_x[5],final_x[4],final_x[3],final_x[2],final_x[1],final_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .init_file = "loading.colour.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_f4n1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF9FDFC3F1FF";
// synopsys translate_on

// Location: M10K_X14_Y68_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a16 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({final_data[1]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,final_x[5],final_x[4],final_x[3],final_x[2],final_x[1],final_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .init_file = "loading.colour.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_f4n1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init3 = "000000000000000000000000000000000000000000000000000003F800007F00000000000787FBFF83FFE201F9FFC3FDFFC1FFF0000000000000000000000000000001FC0000FE000000000001408008070603002004004004038300000000000000000000000000000000FC0001FC0000000000018084080E02028022040042040701000000000000000000000000000000007E0001F8000000000000E080081C02034000040040040E01000000000000000000000000000000007F0003F0000000000000508008380203A000040040041C01000000000000000000000000000000003F8007F0000000000000688008380200D000040040041C010000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000001FC00FE00000000000003080082802007800040040041401000000000000000000000000000000000FE01FC00000000000001F81F82002003C00FC0FC0FC10010000000000000000000000000000000007F03F800000000000003080082802001E000400400414010000000000000000000000000000000003F87F000000000000004080083002000E000400400418010000000000000000000000000000000001FCFE0000000000000040800830020007000400400418010000000000000000000000000000000000FFFC000000000000005080081C020007C0042040040E0100000000000000000000000000000000007FF80000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init1 = "00000000007880080E0202036004204004070100000000000000000000000000000000003FF00000000000000034800807860201800400400403C300000000000000000000000000000000001FE0000000000000001FFBFF81FFFF80FDFFDFFDFFC0FFF0000000000000000000000000000000000FC000000000000000000000000000000000000000000000000000000000000000000000000000000F800000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X17_Y74_N18
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout  ) ) ) 
// # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout  ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout  ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// \VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout  ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .lut_mask = 64'h0F0F00FF55553333;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y75_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a25 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode422w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode422w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({final_data[1]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,final_x[5],final_x[4],final_x[3],final_x[2],final_x[1],final_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .init_file = "loading.colour.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_f4n1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000E24F0409C331E8C0000000000000000000000000000000000000000000000000000000000000000092490409233129200000000000000000000000000000000000000000000000000000000000000000924904082331290000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000924E0C0BE6D9C900000000000000000000000000000000000000000000000000000000000000000092490E0924C929000000000000000000000000000000000000000000000000000000000000000000E3CF1209C4C9E9000000000000000000000000000000000000000000000000000000000000000000000021000000010000000000000000000000000000000000000000000000000000000000000000000000608800000900000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C0000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000009C210389389397C0000000000000000000000000000000000000000000000000000000000000000092330249249";
// synopsys translate_on

// Location: LABCELL_X17_Y74_N39
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout  & ( (\VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout ) # (\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [0]) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & \VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout ) ) )

	.dataa(gnd),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y76_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({final_data[1]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,final_x[5],final_x[4],final_x[3],final_x[2],final_x[1],final_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file = "loading.colour.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_f4n1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init3 = "000FE03F8000000000000000000000000000000000000000000000000000000000000000000000000007F0FF0000000000000000000000000000000000000000000000000000000000000000000000000003FDFE0000000000000000000000000000000000000000000000000000000000000000000000000001FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000FFF800000000000000000000000000000000000000000000000000000000000000000000000000007FE000000000000000000000000000000000000000000000000000000000000000000000000000001FC0000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000F80000000000000000000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y70_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({final_data[1]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,final_x[5],final_x[4],final_x[3],final_x[2],final_x[1],final_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file = "loading.colour.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_f4n1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init3 = "000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F8000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init2 = "0000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000003FFFC0000FFFE00000000000000000000000000000000000000000000000000000000000000000007FFFC0000FFFF00000000000000000000000000000000000000000000000000000000000000000007FFF80000FFFF0000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000003FFF80000FFFE00000000000000000000000000000000000000000000000000000000000000000001FFE000003FFC00000000000000000000000000000000000000000000000000000000000000000000FE00000007F8000000000000000000000000000000000000000000000000000000000000000000007F8000000FF0000000000000000000000000000000000000000000000000000000000000000000003FC000001FE0000000000000000000000000000000000000000000000000000000000000000000001FE000003FC0000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init0 = "0000000000000000000000000000000007F000007F000000000000000000000000000000000000000000000000000000000000000000000003F80000FE000000000000000000000000000000000000000000000000000000000000000000000001FE0003FC000000000000000000000000000000000000000000000000000000000000000000000000FF0007F80000000000000000000000000000000000000000000000000000000000000000000000007F800FF00000000000000000000000000000000000000000000000000000000000000000000000003FC01FE00000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y76_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a10 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({final_data[1]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,final_x[5],final_x[4],final_x[3],final_x[2],final_x[1],final_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .init_file = "loading.colour.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_f4n1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init3 = "C00000000000000000000000000000000000000000000000000000000000000000000820050047060000000000000000000000000000000000000000000000000000000000000000000408200700860600000000000000000000000000000000000000000000000000000000000000000000085002008C0600000000000000000000000000000000000000000000000000000000000000000000087003810604000000000000000000000000000000000000000000000000000000000000000000000828017F04040000000000000000000000000000000000000000000000000000000000000000000008360140038400000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init2 = "000000000000000000000000000000000001F81D008200FC00000000000000000000000000000000000000000000000000000000000000000000080E80A201840000000000000000000000000000000000000000000000000000000000000000000008034064020400000000000000000000000000000000000000000000000000000000000000000000080180440304000000000000000000000000000000000000000000000000000000000000000000000800C0380204000000000000000000000000000000000000000000000000000000000000000000000800C02802860000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init1 = "000008208028034E00000000000000000000000000000000000000000000000000000000000000000003FFBF001000FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFE00000000000000000000000000000000000000000000000000000000000000000000000007FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000007FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init0 = "007FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000007FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y67_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({final_data[1]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,final_x[5],final_x[4],final_x[3],final_x[2],final_x[1],final_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file = "loading.colour.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_f4n1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X17_Y74_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # (\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( !\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .lut_mask = 64'h03034477CFCF4477;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y74_N33
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout  = ( \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout  & ( \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [2]) # ((\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout  & ( 
// \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [2]) # 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ))) ) ) ) # ( \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout  & ( !\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ((\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout  & ( 
// !\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & 
// \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout )) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(!\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ),
	.datae(!\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ),
	.dataf(!\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3 .lut_mask = 64'h0022406288AAC8EA;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y77_N0
cyclonev_ram_block \bg1|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\bg1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bg1|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a21 .init_file = "../background.colour.mif";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "bg:bg1|altsyncram:altsyncram_component|altsyncram_5hh1:auto_generated|ALTSYNCRAM";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 0;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 76800;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 3;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "FFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000";
// synopsys translate_on

// Location: M10K_X38_Y71_N0
cyclonev_ram_block \bg1|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\bg1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bg1|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../background.colour.mif";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "bg:bg1|altsyncram:altsyncram_component|altsyncram_5hh1:auto_generated|ALTSYNCRAM";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 76800;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 3;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y64_N0
cyclonev_ram_block \bg1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\bg1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bg1|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../background.colour.mif";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "bg:bg1|altsyncram:altsyncram_component|altsyncram_5hh1:auto_generated|ALTSYNCRAM";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 0;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 76800;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 3;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y71_N0
cyclonev_ram_block \bg1|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\bg1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bg1|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../background.colour.mif";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "bg:bg1|altsyncram:altsyncram_component|altsyncram_5hh1:auto_generated|ALTSYNCRAM";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 3;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "FFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y71_N33
cyclonev_lcell_comb \final_data~17 (
// Equation(s):
// \final_data~17_combout  = ( \bg1|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( \bg1|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( (!\bg1|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\bg1|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # (\bg1|altsyncram_component|auto_generated|address_reg_a [0]))) # (\bg1|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\bg1|altsyncram_component|auto_generated|address_reg_a [0]) # ((\bg1|altsyncram_component|auto_generated|ram_block1a21~portadataout )))) ) ) ) # ( !\bg1|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( 
// \bg1|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( (!\bg1|altsyncram_component|auto_generated|address_reg_a [1] & (!\bg1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\bg1|altsyncram_component|auto_generated|ram_block1a12~portadataout )))) # (\bg1|altsyncram_component|auto_generated|address_reg_a [1] & ((!\bg1|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\bg1|altsyncram_component|auto_generated|ram_block1a21~portadataout )))) ) ) ) # ( \bg1|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( !\bg1|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( 
// (!\bg1|altsyncram_component|auto_generated|address_reg_a [1] & (((\bg1|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # (\bg1|altsyncram_component|auto_generated|address_reg_a [0]))) # 
// (\bg1|altsyncram_component|auto_generated|address_reg_a [1] & (\bg1|altsyncram_component|auto_generated|address_reg_a [0] & (\bg1|altsyncram_component|auto_generated|ram_block1a21~portadataout ))) ) ) ) # ( 
// !\bg1|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( !\bg1|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( (!\bg1|altsyncram_component|auto_generated|address_reg_a [1] & 
// (!\bg1|altsyncram_component|auto_generated|address_reg_a [0] & ((\bg1|altsyncram_component|auto_generated|ram_block1a12~portadataout )))) # (\bg1|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\bg1|altsyncram_component|auto_generated|address_reg_a [0] & (\bg1|altsyncram_component|auto_generated|ram_block1a21~portadataout ))) ) ) )

	.dataa(!\bg1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\bg1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\bg1|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datad(!\bg1|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datae(!\bg1|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.dataf(!\bg1|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\final_data~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \final_data~17 .extended_lut = "off";
defparam \final_data~17 .lut_mask = 64'h018923AB45CD67EF;
defparam \final_data~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y65_N0
cyclonev_ram_block \bg1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\bg1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bg1|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../background.colour.mif";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "bg:bg1|altsyncram:altsyncram_component|altsyncram_5hh1:auto_generated|ALTSYNCRAM";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 76800;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "FFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000";
// synopsys translate_on

// Location: M10K_X41_Y79_N0
cyclonev_ram_block \bg1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\bg1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bg1|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../background.colour.mif";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "bg:bg1|altsyncram:altsyncram_component|altsyncram_5hh1:auto_generated|ALTSYNCRAM";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 76800;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y76_N0
cyclonev_ram_block \bg1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\bg1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bg1|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../background.colour.mif";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "bg:bg1|altsyncram:altsyncram_component|altsyncram_5hh1:auto_generated|ALTSYNCRAM";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFF9C7C3F3F8F83FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFF9B739E3EF7F9FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFF76FDFB9F3F9FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFEF5F9DB7F3F9FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "FFFBFFFFFFFFFFFFFFFFFFFFFF3C9BBF33FBFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFDF7B9B8E77FBFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFBE73B7DEE7FBFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFF7E7337CECFF3FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD86EDBDBFFFFFFFFFFFFFFFFFFFF7EF8FFEE1FF3FFFFFFFFBFFFFA8EC38E18771C71FFFFFFFFFFFFDF2EDBDBFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF7FFFFFFFFBFFFFA66CD65DF36EF2FFFFFFFFFFFFFFFAEDBDBFFFFFFFFFFFFFFFFFFFFFEFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "FFF7FFFFFFFFBFFFFEF6D8F5DFB6EFAFFFFFFFFFFFFFF82EDBDBFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFF7FFFFFFFFBFFFFEF6C2F5D836EFAFFFFFFFFFFFFFDB2CDBDBFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFE7FFFFFFFFBFFFFA64DE65DB26EF73FFFFFFFFFFFFDC731BDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFA08E30E1C471CF9FFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFEFFFFFFDFFFFFFDFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFEFFFFFFDFFFFFFDFFFFFFFFFFFFFFFFFA03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFEFFFFFFDFFFFFF3";
// synopsys translate_on

// Location: M10K_X26_Y63_N0
cyclonev_ram_block \bg1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\bg1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bg1|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../background.colour.mif";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "bg:bg1|altsyncram:altsyncram_component|altsyncram_5hh1:auto_generated|ALTSYNCRAM";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 76800;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 3;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "FFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N6
cyclonev_lcell_comb \final_data~16 (
// Equation(s):
// \final_data~16_combout  = ( \bg1|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( \bg1|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( (!\bg1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\bg1|altsyncram_component|auto_generated|address_reg_a [1])) # (\bg1|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # (\bg1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\bg1|altsyncram_component|auto_generated|ram_block1a3~portadataout ) # (\bg1|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( !\bg1|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( 
// \bg1|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( (!\bg1|altsyncram_component|auto_generated|address_reg_a [0] & (\bg1|altsyncram_component|auto_generated|ram_block1a6~portadataout  & 
// (\bg1|altsyncram_component|auto_generated|address_reg_a [1]))) # (\bg1|altsyncram_component|auto_generated|address_reg_a [0] & (((\bg1|altsyncram_component|auto_generated|ram_block1a3~portadataout ) # 
// (\bg1|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( \bg1|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( !\bg1|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// (!\bg1|altsyncram_component|auto_generated|address_reg_a [0] & (((!\bg1|altsyncram_component|auto_generated|address_reg_a [1])) # (\bg1|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # 
// (\bg1|altsyncram_component|auto_generated|address_reg_a [0] & (((!\bg1|altsyncram_component|auto_generated|address_reg_a [1] & \bg1|altsyncram_component|auto_generated|ram_block1a3~portadataout )))) ) ) ) # ( 
// !\bg1|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( !\bg1|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( (!\bg1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\bg1|altsyncram_component|auto_generated|ram_block1a6~portadataout  & (\bg1|altsyncram_component|auto_generated|address_reg_a [1]))) # (\bg1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\bg1|altsyncram_component|auto_generated|address_reg_a [1] & \bg1|altsyncram_component|auto_generated|ram_block1a3~portadataout )))) ) ) )

	.dataa(!\bg1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\bg1|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datac(!\bg1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\bg1|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datae(!\bg1|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.dataf(!\bg1|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\final_data~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \final_data~16 .extended_lut = "off";
defparam \final_data~16 .lut_mask = 64'h0252A2F20757A7F7;
defparam \final_data~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y66_N0
cyclonev_ram_block \ld1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ld1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ld1|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../loading.colour.mif";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ld:ld1|altsyncram:altsyncram_component|altsyncram_jfp1:auto_generated|ALTSYNCRAM";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 78600;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F8000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "0000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000003FFFC0000FFFE00000000000000000000000000000000000000000000000000000000000000000007FFFC0000FFFF00000000000000000000000000000000000000000000000000000000000000000007FFF80000FFFF0000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000003FFF80000FFFE00000000000000000000000000000000000000000000000000000000000000000001FFE000003FFC00000000000000000000000000000000000000000000000000000000000000000000FE00000007F8000000000000000000000000000000000000000000000000000000000000000000007F8000000FF0000000000000000000000000000000000000000000000000000000000000000000003FC000001FE0000000000000000000000000000000000000000000000000000000000000000000001FE000003FC0000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "0000000000000000000000000000000007F000007F000000000000000000000000000000000000000000000000000000000000000000000003F80000FE000000000000000000000000000000000000000000000000000000000000000000000001FE0003FC000000000000000000000000000000000000000000000000000000000000000000000000FF0007F80000000000000000000000000000000000000000000000000000000000000000000000007F800FF00000000000000000000000000000000000000000000000000000000000000000000000003FC01FE00000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y62_N0
cyclonev_ram_block \ld1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ld1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ld1|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../loading.colour.mif";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ld:ld1|altsyncram:altsyncram_component|altsyncram_jfp1:auto_generated|ALTSYNCRAM";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 78600;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 3;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "C00000000000000000000000000000000000000000000000000000000000000000020A1027004385000000000000000000000000000000000000000000000000000000000000000000000A2022000704000000000000000000000000000000000000000000000000000000000000000000000A30020084040000000000000000000000000000000000000000000000000000000000000000000008200180840400000000000000000000000000000000000000000000000000000000000000000000082C017F040400000000000000000000000000000000000000000000000000000000000000000001083A00C1038400000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "000000000000000000000000000000000001F81D808000FC000000000000000000000000000000000000000000000000000000000000000000010806806201C4000000000000000000000000000000000000000000000000000000000000000000000803C042038400000000000000000000000000000000000000000000000000000000000000000000080080640204000000000000000000000000000000000000000000000000000000000000000000000800C0240204000000000000000000000000000000000000000000000000000000000000000000000A00402803C40000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00020A20C01801C400000000000000000000000000000000000000000000000000000000000000000003FFBF001800FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFE00000000000000000000000000000000000000000000000000000000000000000000000007FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000007FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "007FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000007FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y74_N0
cyclonev_ram_block \ld1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ld1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ld1|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../loading.colour.mif";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ld:ld1|altsyncram:altsyncram_component|altsyncram_jfp1:auto_generated|ALTSYNCRAM";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 78600;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y76_N0
cyclonev_ram_block \ld1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ld1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ld1|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../loading.colour.mif";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ld:ld1|altsyncram:altsyncram_component|altsyncram_jfp1:auto_generated|ALTSYNCRAM";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 78600;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "000FE03F8000000000000000000000000000000000000000000000000000000000000000000000000007F0FF0000000000000000000000000000000000000000000000000000000000000000000000000003FDFE0000000000000000000000000000000000000000000000000000000000000000000000000001FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000FFF800000000000000000000000000000000000000000000000000000000000000000000000000007FE000000000000000000000000000000000000000000000000000000000000000000000000000001FC0000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000F80000000000000000000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N42
cyclonev_lcell_comb \final_data~18 (
// Equation(s):
// \final_data~18_combout  = ( \ld1|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( \bg1|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\bg1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ld1|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # (\bg1|altsyncram_component|auto_generated|address_reg_a [0] & ((\ld1|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) ) ) ) # ( 
// !\ld1|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( \bg1|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\bg1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ld1|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # (\bg1|altsyncram_component|auto_generated|address_reg_a [0] & ((\ld1|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) ) ) ) # ( 
// \ld1|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( !\bg1|altsyncram_component|auto_generated|address_reg_a [1] & ( (\ld1|altsyncram_component|auto_generated|ram_block1a0~portadataout ) # 
// (\bg1|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\ld1|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( !\bg1|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\bg1|altsyncram_component|auto_generated|address_reg_a [0] & \ld1|altsyncram_component|auto_generated|ram_block1a0~portadataout ) ) ) )

	.dataa(!\ld1|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datab(!\ld1|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datac(!\bg1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\ld1|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datae(!\ld1|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.dataf(!\bg1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\final_data~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \final_data~18 .extended_lut = "off";
defparam \final_data~18 .lut_mask = 64'h00F00FFF53535353;
defparam \final_data~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y63_N0
cyclonev_ram_block \ld1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ld1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ld1|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../loading.colour.mif";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ld:ld1|altsyncram:altsyncram_component|altsyncram_jfp1:auto_generated|ALTSYNCRAM";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 0;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 78600;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 3;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "000000000000000000000000000000000000000000000000000003F800007F00000000000787FBFF81FFE201FDFFC3FDFFC0FFF0000000000000000000000000000001FC0000FE00000000000140A20A070283002105005105038140000000000000000000000000000000FC0001FC000000000000A0800A0E02028020050050050701000000000000000000000000000000007E0001F8000000000000D0800A1C02034020050040050E01000000000000000000000000000000007F0003F0000000000000708008180203A020040040040C01000000000000000000000000000000003F8007F0000000000000288008380202D020040040041C010000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000001FC00FE00000000000001481083802026820840840841C01000000000000000000000000000000000FE01FC00000000000000F81F83002023420FC0FC0FC18010000000000000000000000000000000007F03F800000000000001881083802021A20840840841C010000000000000000000000000000000003F87F000000000000002080083002020D200400400418010000000000000000000000000000000001FCFE0000000000000050800814020206A0040040040A010000000000000000000000000000000000FFFC000000000000007080081A02020360040040040D0100000000000000000000000000000000007FF80000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "000000000028800A0E020201A005004005070100000000000000000000000000000000003FF00000000000000034A20A07828200C10510510503C140000000000000000000000000000000001FE0000000000000000FFBFF81FFFFC0FDFFDFFDFFC0FFF0000000000000000000000000000000000FC000000000000000000000000000000000000000000000000000000000000000000000000000000F800000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y67_N0
cyclonev_ram_block \ld1|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ld1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ld1|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a21 .init_file = "../loading.colour.mif";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "ld:ld1|altsyncram:altsyncram_component|altsyncram_jfp1:auto_generated|ALTSYNCRAM";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 0;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 78600;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 3;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "E58600000000000000000000000000000000000000000000000000000000000000000C1328269829878600000000000000000000000000000000000000000000000000000000000000000DF328269BE9878600000000000000000000000000000000000000000000000000000000000000000D34A8249A69A58600000000000000000000000000000000000000000000000000000000000000000CE4A43C79C7BD8600000000000000000000000000000000000000000000000000000000000000000004C4000001800600000000000000000000000000000000000000000000000000000000000000000C0CC400000181860000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y68_N0
cyclonev_ram_block \ld1|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ld1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ld1|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../loading.colour.mif";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ld:ld1|altsyncram:altsyncram_component|altsyncram_jfp1:auto_generated|ALTSYNCRAM";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 78600;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 3;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF9FFFE3F1FF";
// synopsys translate_on

// Location: M10K_X41_Y72_N0
cyclonev_ram_block \ld1|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ld1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ld1|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../loading.colour.mif";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ld:ld1|altsyncram:altsyncram_component|altsyncram_jfp1:auto_generated|ALTSYNCRAM";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 78600;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 3;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF800000000000000000000000000000000000000000000000000000000000000000000000000FFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000FFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000FFFFFC000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000FFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C0000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "0000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C0000000000000000000000000000000000000000000000000000000000000000000000007FF8007FF80000000000000000000000000000000000000000000000000000000000000000000000FFF8007FFC0000000000000000000000000000000000000000000000000000000000000000000000FFF8007FFC0000000000000000000000000000000000000000000000000000000000000000000000FFF8007FFC00000000000000000000000000000000000000000000000000000000000000000000007FF0003FF800000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N18
cyclonev_lcell_comb \final_data~19 (
// Equation(s):
// \final_data~19_combout  = ( \ld1|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( \ld1|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( (!\bg1|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((!\bg1|altsyncram_component|auto_generated|address_reg_a [1] & (\ld1|altsyncram_component|auto_generated|ram_block1a15~portadataout )) # (\bg1|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\ld1|altsyncram_component|auto_generated|ram_block1a21~portadataout )))) ) ) ) # ( !\ld1|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( \ld1|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( 
// (!\bg1|altsyncram_component|auto_generated|address_reg_a [1] & (\ld1|altsyncram_component|auto_generated|ram_block1a15~portadataout  & (\bg1|altsyncram_component|auto_generated|address_reg_a [0]))) # (\bg1|altsyncram_component|auto_generated|address_reg_a 
// [1] & (((!\bg1|altsyncram_component|auto_generated|address_reg_a [0]) # (\ld1|altsyncram_component|auto_generated|ram_block1a21~portadataout )))) ) ) ) # ( \ld1|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( 
// !\ld1|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( (!\bg1|altsyncram_component|auto_generated|address_reg_a [1] & (((!\bg1|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (\ld1|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) # (\bg1|altsyncram_component|auto_generated|address_reg_a [1] & (((\bg1|altsyncram_component|auto_generated|address_reg_a [0] & 
// \ld1|altsyncram_component|auto_generated|ram_block1a21~portadataout )))) ) ) ) # ( !\ld1|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( !\ld1|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( 
// (\bg1|altsyncram_component|auto_generated|address_reg_a [0] & ((!\bg1|altsyncram_component|auto_generated|address_reg_a [1] & (\ld1|altsyncram_component|auto_generated|ram_block1a15~portadataout )) # (\bg1|altsyncram_component|auto_generated|address_reg_a 
// [1] & ((\ld1|altsyncram_component|auto_generated|ram_block1a21~portadataout ))))) ) ) )

	.dataa(!\bg1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\ld1|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datac(!\bg1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\ld1|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datae(!\ld1|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.dataf(!\ld1|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\final_data~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \final_data~19 .extended_lut = "off";
defparam \final_data~19 .lut_mask = 64'h0207A2A75257F2F7;
defparam \final_data~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y65_N0
cyclonev_ram_block \ld1|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode606w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ld1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ld1|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a27 .init_file = "../loading.colour.mif";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "ld:ld1|altsyncram:altsyncram_component|altsyncram_jfp1:auto_generated|ALTSYNCRAM";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 0;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 78600;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 3;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y75_N0
cyclonev_ram_block \ld1|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode595w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ld1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ld1|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../loading.colour.mif";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "ld:ld1|altsyncram:altsyncram_component|altsyncram_jfp1:auto_generated|ALTSYNCRAM";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 78600;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 3;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \ld1|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000F26F040CE131ECE00000000000000000000000000000000000000000000000000000000000000000926C840D33B19DA000000000000000000000000000000000000000000000000000000000000000009A69840C12B93D8000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "000000000000000000000000000000000000000000000000000009A6F040DF2A9ED80000000000000000000000000000000000000000000000000000000000000000092698A0D36C93D800000000000000000000000000000000000000000000000000000000000000000F1E7130CE44CED800000000000000000000000000000000000000000000000000000000000000000000011000000018000000000000000000000000000000000000000000000000000000000000000000000208C00000D80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ld1|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000CE3103C99C9BDBE00000000000000000000000000000000000000000000000000000000000000000D3318249A69";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N36
cyclonev_lcell_comb \final_data~20 (
// Equation(s):
// \final_data~20_combout  = ( \ld1|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( (!\bg1|altsyncram_component|auto_generated|address_reg_a [0]) # (\ld1|altsyncram_component|auto_generated|ram_block1a27~portadataout ) ) ) # ( 
// !\ld1|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( (\ld1|altsyncram_component|auto_generated|ram_block1a27~portadataout  & \bg1|altsyncram_component|auto_generated|address_reg_a [0]) ) )

	.dataa(gnd),
	.datab(!\ld1|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datac(!\bg1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld1|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\final_data~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \final_data~20 .extended_lut = "off";
defparam \final_data~20 .lut_mask = 64'h03030303F3F3F3F3;
defparam \final_data~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N54
cyclonev_lcell_comb \final_data~21 (
// Equation(s):
// \final_data~21_combout  = ( \final_data~20_combout  & ( \bg1|altsyncram_component|auto_generated|address_reg_a [2] & ( (\final_data~19_combout  & !\bg1|altsyncram_component|auto_generated|address_reg_a [3]) ) ) ) # ( !\final_data~20_combout  & ( 
// \bg1|altsyncram_component|auto_generated|address_reg_a [2] & ( (\final_data~19_combout  & !\bg1|altsyncram_component|auto_generated|address_reg_a [3]) ) ) ) # ( \final_data~20_combout  & ( !\bg1|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// (!\bg1|altsyncram_component|auto_generated|address_reg_a [3] & ((\final_data~18_combout ))) # (\bg1|altsyncram_component|auto_generated|address_reg_a [3] & (!\bg1|altsyncram_component|auto_generated|address_reg_a [1])) ) ) ) # ( !\final_data~20_combout  & 
// ( !\bg1|altsyncram_component|auto_generated|address_reg_a [2] & ( (\final_data~18_combout  & !\bg1|altsyncram_component|auto_generated|address_reg_a [3]) ) ) )

	.dataa(!\bg1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\final_data~18_combout ),
	.datac(!\final_data~19_combout ),
	.datad(!\bg1|altsyncram_component|auto_generated|address_reg_a [3]),
	.datae(!\final_data~20_combout ),
	.dataf(!\bg1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\final_data~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \final_data~21 .extended_lut = "off";
defparam \final_data~21 .lut_mask = 64'h330033AA0F000F00;
defparam \final_data~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y67_N0
cyclonev_ram_block \bg1|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode606w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\bg1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bg1|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a27 .init_file = "../background.colour.mif";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "bg:bg1|altsyncram:altsyncram_component|altsyncram_5hh1:auto_generated|ALTSYNCRAM";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 2;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 0;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 76800;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 3;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 2;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000055555555555555555555555555555555555555555555555555555555555555555555555555555555540000000000000000000000000000000000000000000000000000000000000000000000000000005555555555555555555555555555555555555555555555555555555555555555555555555555555554000000000000000000000000000000000000000000000000000000000000000000000000000000555555555555555555555555555555555555555555555555555555555555555555555555555555555400000000000000000000000000000000000000000000000000000000000000000000000";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000005555555555555555555555555555555555555555555555555555555555555555555555555555555554000000000000000000000000000000000000000000000000000000000000000000000000000000555555555555555555555555555555555555555555555555555555555555555555555555555555555400000000000000000000000000000000000000000000000000000000000000000000000000000055555555555555555555555555555555555555555555555555555555555555555555555555555555540000000000000000000000000000000000000000000000000000000000000000000000000000005555555555555555555555555";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "55555555555555555555555555555555555555555555555555555555400000000000000000000000000000000000000000000000000000000000000000000000000000055555555555555555555555555555555555555555555555555555555555555555555555555555555540000000000000000000000000000000000000000000000000000000000000000000000000000005555555555555555555555555555555555555555555555555555555555555555555555555555555554000000000000000000000000000000000000000000000000000000000000000000000000000000555555555555555555555555555555555555555555555555555555555";
// synopsys translate_on

// Location: M10K_X41_Y77_N0
cyclonev_ram_block \bg1|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\bg1|altsyncram_component|auto_generated|rden_decode|w_anode595w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\bgtranslator|Add1~41_sumout ,\bgtranslator|Add1~37_sumout ,\bgtranslator|Add1~33_sumout ,\bgtranslator|Add1~29_sumout ,\bgtranslator|Add1~25_sumout ,\bgtranslator|Add1~21_sumout ,\bgtranslator|Add1~17_sumout ,counter_x[5],counter_x[4],counter_x[3],counter_x[2],counter_x[1],
counter_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\bg1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bg1|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../background.colour.mif";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "bg:bg1|altsyncram:altsyncram_component|altsyncram_5hh1:auto_generated|ALTSYNCRAM";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 3;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \bg1|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "FFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFF";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000";
defparam \bg1|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N57
cyclonev_lcell_comb \bg1|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0 (
// Equation(s):
// \bg1|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0_combout  = ( \bg1|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( (!\bg1|altsyncram_component|auto_generated|address_reg_a [1] & 
// (!\bg1|altsyncram_component|auto_generated|address_reg_a [2] & ((!\bg1|altsyncram_component|auto_generated|address_reg_a [0]) # (\bg1|altsyncram_component|auto_generated|ram_block1a27~portadataout )))) ) ) # ( 
// !\bg1|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( (!\bg1|altsyncram_component|auto_generated|address_reg_a [1] & (\bg1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\bg1|altsyncram_component|auto_generated|ram_block1a27~portadataout  & !\bg1|altsyncram_component|auto_generated|address_reg_a [2]))) ) )

	.dataa(!\bg1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\bg1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\bg1|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datad(!\bg1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\bg1|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bg1|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bg1|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0 .extended_lut = "off";
defparam \bg1|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0 .lut_mask = 64'h020002008A008A00;
defparam \bg1|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y69_N48
cyclonev_lcell_comb \final_data~22 (
// Equation(s):
// \final_data~22_combout  = ( \final_data~21_combout  & ( \bg1|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0_combout  & ( (!\final_data[0]~7_combout ) # ((!\final_data[0]~6_combout  & ((\final_data~16_combout ))) # 
// (\final_data[0]~6_combout  & (\final_data~17_combout ))) ) ) ) # ( !\final_data~21_combout  & ( \bg1|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0_combout  & ( (!\final_data[0]~6_combout  & (((\final_data~16_combout  & 
// \final_data[0]~7_combout )))) # (\final_data[0]~6_combout  & (((!\final_data[0]~7_combout )) # (\final_data~17_combout ))) ) ) ) # ( \final_data~21_combout  & ( !\bg1|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0_combout  & ( 
// (!\final_data[0]~6_combout  & (((!\final_data[0]~7_combout ) # (\final_data~16_combout )))) # (\final_data[0]~6_combout  & (\final_data~17_combout  & ((\final_data[0]~7_combout )))) ) ) ) # ( !\final_data~21_combout  & ( 
// !\bg1|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0_combout  & ( (\final_data[0]~7_combout  & ((!\final_data[0]~6_combout  & ((\final_data~16_combout ))) # (\final_data[0]~6_combout  & (\final_data~17_combout )))) ) ) )

	.dataa(!\final_data~17_combout ),
	.datab(!\final_data~16_combout ),
	.datac(!\final_data[0]~6_combout ),
	.datad(!\final_data[0]~7_combout ),
	.datae(!\final_data~21_combout ),
	.dataf(!\bg1|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\final_data~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \final_data~22 .extended_lut = "off";
defparam \final_data~22 .lut_mask = 64'h0035F0350F35FF35;
defparam \final_data~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y69_N50
dffeas \final_data[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\final_data~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(final_data[0]),
	.prn(vcc));
// synopsys translate_off
defparam \final_data[0] .is_wysiwyg = "true";
defparam \final_data[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y72_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a12 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({final_data[0]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,final_x[5],final_x[4],final_x[3],final_x[2],final_x[1],final_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .init_file = "loading.colour.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_f4n1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF9FFFE3F1FF";
// synopsys translate_on

// Location: M10K_X14_Y71_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a18 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({final_data[0]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,final_x[5],final_x[4],final_x[3],final_x[2],final_x[1],final_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .init_file = "loading.colour.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_f4n1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF800000000000000000000000000000000000000000000000000000000000000000000000000FFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000FFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000FFFFFC000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000FFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init1 = "000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C0000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init0 = "0000000F8007C00000000000000000000000000000000000000000000000000000000000000000000000000F8007C0000000000000000000000000000000000000000000000000000000000000000000000007FF8007FF80000000000000000000000000000000000000000000000000000000000000000000000FFF8007FFC0000000000000000000000000000000000000000000000000000000000000000000000FFF8007FFC0000000000000000000000000000000000000000000000000000000000000000000000FFF8007FFC00000000000000000000000000000000000000000000000000000000000000000000007FF0003FF800000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y73_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a21 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({final_data[0]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,final_x[5],final_x[4],final_x[3],final_x[2],final_x[1],final_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .init_file = "loading.colour.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_f4n1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init3 = "E58600000000000000000000000000000000000000000000000000000000000000000C1328269829878600000000000000000000000000000000000000000000000000000000000000000DF328269BE9878600000000000000000000000000000000000000000000000000000000000000000D34A8249A69A58600000000000000000000000000000000000000000000000000000000000000000CE4A43C79C7BD8600000000000000000000000000000000000000000000000000000000000000000004C4000001800600000000000000000000000000000000000000000000000000000000000000000C0CC400000181860000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y68_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a15 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({final_data[0]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,final_x[5],final_x[4],final_x[3],final_x[2],final_x[1],final_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .init_file = "loading.colour.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_f4n1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init3 = "000000000000000000000000000000000000000000000000000003F800007F00000000000787FBFF81FFE201FDFFC3FDFFC0FFF0000000000000000000000000000001FC0000FE00000000000140A20A070283002105005105038140000000000000000000000000000000FC0001FC000000000000A0800A0E02028020050050050701000000000000000000000000000000007E0001F8000000000000D0800A1C02034020050040050E01000000000000000000000000000000007F0003F0000000000000708008180203A020040040040C01000000000000000000000000000000003F8007F0000000000000288008380202D020040040041C010000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000001FC00FE00000000000001481083802026820840840841C01000000000000000000000000000000000FE01FC00000000000000F81F83002023420FC0FC0FC18010000000000000000000000000000000007F03F800000000000001881083802021A20840840841C010000000000000000000000000000000003F87F000000000000002080083002020D200400400418010000000000000000000000000000000001FCFE0000000000000050800814020206A0040040040A010000000000000000000000000000000000FFFC000000000000007080081A02020360040040040D0100000000000000000000000000000000007FF80000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init1 = "000000000028800A0E020201A005004005070100000000000000000000000000000000003FF00000000000000034A20A07828200C10510510503C140000000000000000000000000000000001FE0000000000000000FFBFF81FFFFC0FDFFDFFDFFC0FFF0000000000000000000000000000000000FC000000000000000000000000000000000000000000000000000000000000000000000000000000F800000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X17_Y74_N24
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout ))) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout  & ( (\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout ))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .lut_mask = 64'h5533000F5533FF0F;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y69_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({final_data[0]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,final_x[5],final_x[4],final_x[3],final_x[2],final_x[1],final_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file = "loading.colour.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_f4n1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init3 = "000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F8000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init2 = "0000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000003FFFC0000FFFE00000000000000000000000000000000000000000000000000000000000000000007FFFC0000FFFF00000000000000000000000000000000000000000000000000000000000000000007FFF80000FFFF0000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000003FFF80000FFFE00000000000000000000000000000000000000000000000000000000000000000001FFE000003FFC00000000000000000000000000000000000000000000000000000000000000000000FE00000007F8000000000000000000000000000000000000000000000000000000000000000000007F8000000FF0000000000000000000000000000000000000000000000000000000000000000000003FC000001FE0000000000000000000000000000000000000000000000000000000000000000000001FE000003FC0000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init0 = "0000000000000000000000000000000007F000007F000000000000000000000000000000000000000000000000000000000000000000000003F80000FE000000000000000000000000000000000000000000000000000000000000000000000001FE0003FC000000000000000000000000000000000000000000000000000000000000000000000000FF0007F80000000000000000000000000000000000000000000000000000000000000000000000007F800FF00000000000000000000000000000000000000000000000000000000000000000000000003FC01FE00000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y65_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({final_data[0]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,final_x[5],final_x[4],final_x[3],final_x[2],final_x[1],final_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file = "loading.colour.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_f4n1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y72_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({final_data[0]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,final_x[5],final_x[4],final_x[3],final_x[2],final_x[1],final_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file = "loading.colour.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_f4n1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init3 = "000FE03F8000000000000000000000000000000000000000000000000000000000000000000000000007F0FF0000000000000000000000000000000000000000000000000000000000000000000000000003FDFE0000000000000000000000000000000000000000000000000000000000000000000000000001FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000FFF800000000000000000000000000000000000000000000000000000000000000000000000000007FE000000000000000000000000000000000000000000000000000000000000000000000000000001FC0000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000F80000000000000000000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y73_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a9 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({final_data[0]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,final_x[5],final_x[4],final_x[3],final_x[2],final_x[1],final_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .init_file = "loading.colour.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_f4n1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init3 = "C00000000000000000000000000000000000000000000000000000000000000000020A1027004385000000000000000000000000000000000000000000000000000000000000000000000A2022000704000000000000000000000000000000000000000000000000000000000000000000000A30020084040000000000000000000000000000000000000000000000000000000000000000000008200180840400000000000000000000000000000000000000000000000000000000000000000000082C017F040400000000000000000000000000000000000000000000000000000000000000000001083A00C1038400000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init2 = "000000000000000000000000000000000001F81D808000FC000000000000000000000000000000000000000000000000000000000000000000010806806201C4000000000000000000000000000000000000000000000000000000000000000000000803C042038400000000000000000000000000000000000000000000000000000000000000000000080080640204000000000000000000000000000000000000000000000000000000000000000000000800C0240204000000000000000000000000000000000000000000000000000000000000000000000A00402803C40000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init1 = "00020A20C01801C400000000000000000000000000000000000000000000000000000000000000000003FFBF001800FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFE00000000000000000000000000000000000000000000000000000000000000000000000007FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000007FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init0 = "007FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000007FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000000000000000000000000000000000000000000000000000007C0000F80000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X17_Y74_N54
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout  & ( (\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ) 
// # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout )) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout )) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .lut_mask = 64'h1D1D00CC1D1D33FF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y70_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a24 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode422w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode422w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({final_data[0]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,final_x[5],final_x[4],final_x[3],final_x[2],final_x[1],final_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .init_file = "loading.colour.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_f4n1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000F26F040CE131ECE00000000000000000000000000000000000000000000000000000000000000000926C840D33B19DA000000000000000000000000000000000000000000000000000000000000000009A69840C12B93D8000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init1 = "000000000000000000000000000000000000000000000000000009A6F040DF2A9ED80000000000000000000000000000000000000000000000000000000000000000092698A0D36C93D800000000000000000000000000000000000000000000000000000000000000000F1E7130CE44CED800000000000000000000000000000000000000000000000000000000000000000000011000000018000000000000000000000000000000000000000000000000000000000000000000000208C00000D80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000CE3103C99C9BDBE00000000000000000000000000000000000000000000000000000000000000000D3318249A69";
// synopsys translate_on

// Location: M10K_X26_Y66_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a27 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode433w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode433w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,final_data[0]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
final_x[5],final_x[4],final_x[3],final_x[2],final_x[1],final_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],
\VGA|controller|xCounter[2]~DUPLICATE_q ,\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .init_file = "loading.colour.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_f4n1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N30
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout  ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ( \VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout  ) )

	.dataa(gnd),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout ),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .lut_mask = 64'h33330F0F33330F0F;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y74_N48
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout  = ( \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  & ( \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [2]) # (\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [2])))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  & ( 
// \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (((\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  & \VGA|VideoMemory|auto_generated|out_address_reg_b 
// [2])))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [2])))) ) ) ) # ( 
// \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  & ( !\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & 
// ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [2]) # (\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  & ( 
// !\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  & \VGA|VideoMemory|auto_generated|out_address_reg_b 
// [2])) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datae(!\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ),
	.dataf(!\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .lut_mask = 64'h000AAA0A440AEE0A;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
