// Seed: 1866214597
module module_0 (
    output tri1 id_0,
    output wire id_1,
    output tri id_2,
    input wire id_3,
    input tri id_4,
    input supply0 id_5,
    output wire id_6,
    input supply1 id_7,
    input tri id_8,
    output wor id_9
);
  logic [-1 : 1 'b0] id_11;
  ;
  assign id_1 = 1 - id_11;
  logic id_12;
  ;
  assign id_2 = -1;
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    input wire id_2,
    input uwire id_3,
    input tri id_4,
    input tri id_5,
    output logic id_6,
    input supply0 id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_3,
      id_5,
      id_3,
      id_0,
      id_1,
      id_3,
      id_0
  );
  assign modCall_1.id_5 = 0;
  always @* begin : LABEL_0
    id_6 <= id_7;
  end
endmodule
