// SPDX-License-Identifier: GPL-2.0
/*
 * Samsung Exynos SoC series dsp driver
 *
 * Copyright (c) 2019 Samsung Electronics Co., Ltd.
 *              http://www.samsung.com/
 */

#include <linux/io.h>
#include <linux/delay.h>
#include <linux/smc.h>

#include "dsp-log.h"
#include "hardware/dsp-reg.h"
#include "hardware/dsp-system.h"
#include "dsp-device.h"
#include "dsp-debug.h"
#include "hardware/dsp-ctrl.h"

//#define ENABLE_SECURE_READ
#define ENABLE_SECURE_WRITE

static struct dsp_ctrl *static_ctrl;

static struct dsp_reg_format sfr_reg[] = {
#ifdef ENABLE_REG_SYSCTRL_DSPC
	{ 0x0, 0x0000, 0, 0, "DSPC_MCGEN" },
	{ 0x0, 0x0004, 0, 0, "DSPC_CA5_INTR_ENABLE" },
	{ 0x0, 0x000c, 0, 0, "DSPC_HOST_INTR_ENABLE" },
	{ 0x0, 0x0010, 0, 0, "DSPC_HOST_SWI_SET" },
	{ 0x0, 0x0014, 0, 0, "DSPC_CA5_SWI_SET_NS" },
	{ 0x0, 0x0018, 0, 0, "DSPC_CA5_SWI_SET_S" },
	{ 0x0, 0x0020, 0, 0, "DSPC_IAC_WAKEUP" },
	{ 0x0, 0x0024, 0, 0, "DSPC_IAC_INTR_ENABLE" },
	{ 0x0, 0x0028, 0, 0, "DSPC_HOST_RRESP_MASK" },
	{ 0x0, 0x002c, 0, 0, "DSPC_HOST_BRESP_MASK" },
	{ 0x0, 0x0030, 0, 0, "DSPC_IAC_SWI_SET_NS" },
	{ 0x0, 0x0034, 0, 0, "DSPC_IAC_SWI_SET_S" },
	{ 0x0, 0x0044, 0, 0, "DSPC_M2_AXUSER" },
	{ 0x0, 0x0048, 0, 0, "DSPC_M2_AXQOS" },
	{ 0x0, 0x0080, 0, 0, "DSPC_HOST_SWI_CLEAR" },
	{ 0x0, 0x0084, 0, 0, "DSPC_CA5_SWI_CLEAR_NS" },
	{ 0x0, 0x0088, 0, 0, "DSPC_CA5_SWI_CLEAR_S" },
	{ 0x0, 0x008c, 0, 0, "DSPC_IAC_SWI_CLEAR_NS" },
	{ 0x0, 0x0090, 0, 0, "DSPC_IAC_SWI_CLEAR_S" },
	{ 0x0, 0x0100, 0, 0, "DSPC_PERF_MON_ENABLE" },
	{ 0x0, 0x0104, 0, 0, "DSPC_PERF_MON_CLEAR" },
	{ 0x0, 0x0108, 0, 0, "DSPC_DBG_MON_ENABLE" },
	{ 0x0, 0x010c, 0, 0, "DSPC_DBG_INTR_STATUS" },
	{ 0x0, 0x0110, 0, 0, "DSPC_DBG_INTR_ENABLE" },
	{ 0x0, 0x0114, 0, 0, "DSPC_DBG_INTR_CLEAR" },
	{ 0x0, 0x0118, 0, 0, "DSPC_DBG_INTR_MSTATUS" },
	{ 0x0, 0x011c, 0, 0, "DSPC_IAC_PC" },
	{ 0x0, 0x0120, 0, 0, "DSPC_IAC_CORE_ACTIVE_CNT" },
	{ 0x0, 0x0124, 0, 0, "DSPC_IAC_CORE_STALL_CNT" },
	{ 0x0, 0x0128, 0, 0, "DSPC_IAC_SLVERR_PM_ADDR" },
	{ 0x0, 0x012c, 0, 0, "DSPC_IAC_SLVERR_DM_ADDR" },
	{ 0x0, 0x0130, 0, 0, "DSPC_IAC_SLVERR_MEMORY" },
	{ 0x0, 0x0400, 0, 0, "DSPC_IVP0_TH0_MAILBOX_INTR" },
	{ 0x0, 0x0404, 0, 0, "DSPC_IVP0_TH0_MAILBOX0" },
	{ 0x0, 0x0408, 0, 0, "DSPC_IVP0_TH0_MAILBOX1" },
	{ 0x0, 0x040c, 0, 0, "DSPC_IVP0_TH0_MAILBOX2" },
	{ 0x0, 0x0410, 0, 0, "DSPC_IVP0_TH0_MAILBOX3" },
	{ 0x0, 0x0600, 0, 0, "DSPC_IVP0_TH1_MAILBOX_INTR" },
	{ 0x0, 0x0604, 0, 0, "DSPC_IVP0_TH1_MAILBOX0" },
	{ 0x0, 0x0608, 0, 0, "DSPC_IVP0_TH1_MAILBOX1" },
	{ 0x0, 0x060c, 0, 0, "DSPC_IVP0_TH1_MAILBOX2" },
	{ 0x0, 0x0610, 0, 0, "DSPC_IVP0_TH1_MAILBOX3" },
	{ 0x0, 0x0a00, 0, 0, "DSPC_IVP1_TH0_MAILBOX_INTR" },
	{ 0x0, 0x0a04, 0, 0, "DSPC_IVP1_TH0_MAILBOX0" },
	{ 0x0, 0x0a08, 0, 0, "DSPC_IVP1_TH0_MAILBOX1" },
	{ 0x0, 0x0a0c, 0, 0, "DSPC_IVP1_TH0_MAILBOX2" },
	{ 0x0, 0x0a10, 0, 0, "DSPC_IVP1_TH0_MAILBOX3" },
	{ 0x0, 0x0c00, 0, 0, "DSPC_IVP1_TH1_MAILBOX_INTR" },
	{ 0x0, 0x0c04, 0, 0, "DSPC_IVP1_TH1_MAILBOX0" },
	{ 0x0, 0x0c08, 0, 0, "DSPC_IVP1_TH1_MAILBOX1" },
	{ 0x0, 0x0c0c, 0, 0, "DSPC_IVP1_TH1_MAILBOX2" },
	{ 0x0, 0x0c10, 0, 0, "DSPC_IVP1_TH1_MAILBOX3" },
	{ 0x0, 0x1000, 0, 0, "DSPC_HOST_MAILBOX_NS_INTR" },
	{ 0x0, 0x1004, 0, 0, "DSPC_HOST_MAILBOX_NS0" },
	{ 0x0, 0x1008, 0, 0, "DSPC_HOST_MAILBOX_NS1" },
	{ 0x0, 0x100c, 0, 0, "DSPC_HOST_MAILBOX_NS2" },
	{ 0x0, 0x1010, 0, 0, "DSPC_HOST_MAILBOX_NS3" },
	{ 0x0, 0x1200, 0, 0, "DSPC_HOST_MAILBOX_S_INTR" },
	{ 0x0, 0x1204, 0, 0, "DSPC_HOST_MAILBOX_S0" },
	{ 0x0, 0x1208, 0, 0, "DSPC_HOST_MAILBOX_S1" },
	{ 0x0, 0x120c, 0, 0, "DSPC_HOST_MAILBOX_S2" },
	{ 0x0, 0x1210, 0, 0, "DSPC_HOST_MAILBOX_S3" },
	{ 0x0, 0x1400, 0, 0, "DSPC_TO_HOST_MAILBOX_NS_INTR" },
	{ 0x0, 0x1404, 0, 0, "DSPC_TO_HOST_MAILBOX_NS0" },
	{ 0x0, 0x1408, 0, 0, "DSPC_TO_HOST_MAILBOX_NS1" },
	{ 0x0, 0x140c, 0, 0, "DSPC_TO_HOST_MAILBOX_NS2" },
	{ 0x0, 0x1410, 0, 0, "DSPC_TO_HOST_MAILBOX_NS3" },
	{ 0x0, 0x1600, 0, 0, "DSPC_TO_HOST_MAILBOX_S_INTR" },
	{ 0x0, 0x1604, 0, 0, "DSPC_TO_HOST_MAILBOX_S0" },
	{ 0x0, 0x1608, 0, 0, "DSPC_TO_HOST_MAILBOX_S1" },
	{ 0x0, 0x160c, 0, 0, "DSPC_TO_HOST_MAILBOX_S2" },
	{ 0x0, 0x1610, 0, 0, "DSPC_TO_HOST_MAILBOX_S3" },
	{ 0x0, 0x1800, 0, 0, "DSPC_IAC_MAILBOX_NS_INTR" },
	{ 0x0, 0x1804, 0, 0, "DSPC_IAC_MAILBOX_NS0" },
	{ 0x0, 0x1808, 0, 0, "DSPC_IAC_MAILBOX_NS1" },
	{ 0x0, 0x180c, 0, 0, "DSPC_IAC_MAILBOX_NS2" },
	{ 0x0, 0x1810, 0, 0, "DSPC_IAC_MAILBOX_NS3" },
	{ 0x0, 0x1a00, 0, 0, "DSPC_IAC_MAILBOX_S_INTR" },
	{ 0x0, 0x1a04, 0, 0, "DSPC_IAC_MAILBOX_S0" },
	{ 0x0, 0x1a08, 0, 0, "DSPC_IAC_MAILBOX_S1" },
	{ 0x0, 0x1a0c, 0, 0, "DSPC_IAC_MAILBOX_S2" },
	{ 0x0, 0x1a10, 0, 0, "DSPC_IAC_MAILBOX_S3" },
#endif
#ifdef ENABLE_REG_HISTORY_SS
	{ 0x2000, 0x0020, 0, 0, "DSPC_BUFFER_CLEAR" },
	{ 0x2000, 0x0024, 0, 0, "DSPC_HISTORY_ENABLE" },
#endif
#ifdef ENABLE_REG_CPU_SS
	{ 0x3000, 0x0000, REG_SEC_W, 0, "DSPC_CPU_INITVTOR" },
	{ 0x3000, 0x000c, REG_SEC_W, 0, "DSPC_CPU_WAIT" },
	{ 0x3000, 0x0010, 0, 0, "DSPC_CPU_RESTART" },
	{ 0x3000, 0x0014, 0, 0, "DSPC_CPU_INTERRUPT_EN0" },
	{ 0x3000, 0x0018, 0, 0, "DSPC_CPU_INTERRUPT_EN1" },
	{ 0x3000, 0x001c, 0, 0, "DSPC_CPU_INTERRUPT_EN2" },
	{ 0x3000, 0x0020, 0, 0, "DSPC_CPU_INTERRUPT_EN3" },
	{ 0x3000, 0x0030, 0, 0, "DSPC_CPU_AWCACHE" },
	{ 0x3000, 0x0034, 0, 0, "DSPC_CPU_ARCACHE" },
	{ 0x3000, 0x0038, 0, 0, "DSPC_CPU_EN_SLEEP" },
	{ 0x3000, 0x003c, 0, 0, "DSPC_CPU_EVENT" },
	{ 0x3000, 0x0040, REG_SEC_W, 0, "DSPC_CPU_RELEASE" },
	{ 0x3000, 0x0044, 0, 0, "DSPC_CPU_CP15DISABLE" },
	{ 0x3000, 0x0048, 0, 0, "DSPC_CPU_CFGEND" },
	{ 0x3000, 0x004c, 0, 0, "DSPC_CPU_VINITHI" },
	{ 0x3000, 0x0050, 0, 0, "DSPC_CPU_TEINIT" },
	{ 0x3000, 0x0054, 0, 0, "DSPC_CPU_L1RSTDISABLE" },
	{ 0x3000, 0x00c0, 0, 0, "DSPC_CPU_EVENT_STATUS" },
	{ 0x3000, 0x00c4, 0, 0, "DSPC_CPU_WFI_STATUS" },
	{ 0x3000, 0x00c8, 0, 0, "DSPC_CPU_WFE_STATUS" },
	{ 0x3000, 0x00cc, 0, 0, "DSPC_CPU_PC" },
	{ 0x3000, 0x0100, 0, 0, "DSPC_CPU_MFIQ" },
	{ 0x3000, 0x0104, 0, 0, "DSPC_CPU_MIRQ" },
	{ 0x3000, 0x0108, 0, 0, "DSPC_WR2C_EN" },
	{ 0x3000, 0x0200, REG_SEC_RW, 0, "DSPC_SEC_MEMORY_FLAG" },
	{ 0x3000, 0x0204, REG_SEC_RW, 0, "DSPC_SEC_SLAVE_FLAG" },
	{ 0x3000, 0x0208, REG_SEC_RW, 0, "DSPC_SEC_DMAVC_FLAG" },
	{ 0x3000, 0x020c, REG_SEC_RW, 0, "DSPC_SEC_NPU_FLAG" },
	{ 0x3000, 0x0210, REG_SEC_RW, 0, "DSPC_SEC_DSP0_VTCM_FLAG" },
	{ 0x3000, 0x0214, REG_SEC_RW, 0, "DSPC_SEC_DSP1_VTCM_FLAG" },
	{ 0x3000, 0x0218, REG_SEC_RW, 0, "GIC_WCPU_SEL" },
	{ 0x3000, 0x021c, REG_SEC_RW, 0, "GIC_RCPU_SEL" },
	{ 0x3000, 0x0220, REG_SEC_RW, 0, "DSPC_SEC_ISP_FLAG" },
	{ 0x3000, 0x03fc, 0, 0, "DSPC_CPU_RELEASEDATE" },
#endif
#ifdef ENABLE_REG_SDMA_SS
	{ 0x4000, 0x0000, 0, 0, "VERSION" },
	{ 0x4000, 0x0004, 0, 0, "SRESET" },
	{ 0x4000, 0x0008, 0, 0, "CLOCK_GATE_EN" },
	{ 0x4000, 0x000C, 0, 0, "MO_CTRL" },
	{ 0x4000, 0x0010, 0, 0, "ARQOS_LUT" },
	{ 0x4000, 0x0014, 0, 0, "AWQOS_LUT" },
	{ 0x4000, 0x0018, 0, 0, "AxCACHE" },
	{ 0x4000, 0x0080, 0, 0, "DESCRIPTOR_QUEUE_CFG_VC0" },
	{ 0x4000, 0x0084, 0, 0, "DESCRIPTOR_QUEUE_CFG_VC1" },
	{ 0x4000, 0x0088, 0, 0, "DESCRIPTOR_QUEUE_CFG_VC2" },
	{ 0x4000, 0x008C, 0, 0, "DESCRIPTOR_QUEUE_CFG_VC3" },
	{ 0x4000, 0x0090, 0, 0, "DESCRIPTOR_QUEUE_CFG_VC4" },
	{ 0x4000, 0x0094, 0, 0, "DESCRIPTOR_QUEUE_CFG_VC5" },
	{ 0x4000, 0x0098, 0, 0, "DESCRIPTOR_QUEUE_CFG_VC6" },
	{ 0x4000, 0x009C, 0, 0, "DESCRIPTOR_QUEUE_CFG_VC7" },
	{ 0x4000, 0x00A0, 0, 0, "DESCRIPTOR_QUEUE_CFG_VC8" },
	{ 0x4000, 0x00A4, 0, 0, "DESCRIPTOR_QUEUE_CFG_VC9" },
	{ 0x4000, 0x00A8, 0, 0, "DESCRIPTOR_QUEUE_CFG_VC10" },
	{ 0x4000, 0x00AC, 0, 0, "DESCRIPTOR_QUEUE_CFG_VC11" },
	{ 0x4000, 0x00B0, 0, 0, "DESCRIPTOR_QUEUE_CFG_VC12" },
	{ 0x4000, 0x00B4, 0, 0, "DESCRIPTOR_QUEUE_CFG_VC13" },
	{ 0x4000, 0x00B8, 0, 0, "DESCRIPTOR_QUEUE_CFG_VC14" },
	{ 0x4000, 0x00BC, 0, 0, "DESCRIPTOR_QUEUE_CFG_VC15" },
	{ 0x4000, 0x00F0, 0, 0, "ERR_CODES" },
	{ 0x4000, 0x00F4, 0, 0, "ERR_MASK" },
	{ 0x4000, 0x0100, 0, 0, "INTERRUPT_CM" },
	{ 0x4000, 0x0104, 0, 0, "INTERRUPT_DONE_NS" },
	{ 0x4000, 0x0108, 0, 0, "INTERRUPT_BLK_DONE_NS" },
	{ 0x4000, 0x010C, 0, 0, "INTERRUPT_FORCE_NS" },
	{ 0x4000, 0x0110, 0, 0, "INTERRUPT_GROUP_NS" },
	{ 0x4000, 0x0114, 0, 0, "INTERRUPT_DONE_S" },
	{ 0x4000, 0x0118, 0, 0, "INTERRUPT_BLK_DONE_S" },
	{ 0x4000, 0x011C, 0, 0, "INTERRUPT_FORCE_S" },
	{ 0x4000, 0x0120, 0, 0, "INTERRUPT_GROUP_S" },
	{ 0x4000, 0x0124, 0, 0, "INTERRUPT_MASK_CM" },
	{ 0x4000, 0x0128, 0, 0, "INTERRUPT_QUEUE_NS_VC0" },
	{ 0x4000, 0x012C, 0, 0, "INTERRUPT_QUEUE_NS_VC1" },
	{ 0x4000, 0x0130, 0, 0, "INTERRUPT_QUEUE_NS_VC2" },
	{ 0x4000, 0x0134, 0, 0, "INTERRUPT_QUEUE_NS_VC3" },
	{ 0x4000, 0x0138, 0, 0, "INTERRUPT_QUEUE_NS_VC4" },
	{ 0x4000, 0x013C, 0, 0, "INTERRUPT_QUEUE_NS_VC5" },
	{ 0x4000, 0x0140, 0, 0, "INTERRUPT_QUEUE_NS_VC6" },
	{ 0x4000, 0x0144, 0, 0, "INTERRUPT_QUEUE_NS_VC7" },
	{ 0x4000, 0x0148, 0, 0, "INTERRUPT_QUEUE_NS_VC8" },
	{ 0x4000, 0x014C, 0, 0, "INTERRUPT_QUEUE_NS_VC9" },
	{ 0x4000, 0x0150, 0, 0, "INTERRUPT_QUEUE_NS_VC10" },
	{ 0x4000, 0x0154, 0, 0, "INTERRUPT_QUEUE_NS_VC11" },
	{ 0x4000, 0x0158, 0, 0, "INTERRUPT_QUEUE_NS_VC12" },
	{ 0x4000, 0x015C, 0, 0, "INTERRUPT_QUEUE_NS_VC13" },
	{ 0x4000, 0x0160, 0, 0, "INTERRUPT_QUEUE_NS_VC14" },
	{ 0x4000, 0x0164, 0, 0, "INTERRUPT_QUEUE_NS_VC15" },
	{ 0x4000, 0x0168, 0, 0, "INTERRUPT_QUEUE_S_VC0" },
	{ 0x4000, 0x016C, 0, 0, "INTERRUPT_QUEUE_S_VC1" },
	{ 0x4000, 0x0170, 0, 0, "INTERRUPT_QUEUE_S_VC2" },
	{ 0x4000, 0x0174, 0, 0, "INTERRUPT_QUEUE_S_VC3" },
	{ 0x4000, 0x0178, 0, 0, "INTERRUPT_QUEUE_S_VC4" },
	{ 0x4000, 0x017C, 0, 0, "INTERRUPT_QUEUE_S_VC5" },
	{ 0x4000, 0x0180, 0, 0, "INTERRUPT_QUEUE_S_VC6" },
	{ 0x4000, 0x0184, 0, 0, "INTERRUPT_QUEUE_S_VC7" },
	{ 0x4000, 0x0188, 0, 0, "INTERRUPT_QUEUE_S_VC8" },
	{ 0x4000, 0x018C, 0, 0, "INTERRUPT_QUEUE_S_VC9" },
	{ 0x4000, 0x0190, 0, 0, "INTERRUPT_QUEUE_S_VC10" },
	{ 0x4000, 0x0194, 0, 0, "INTERRUPT_QUEUE_S_VC11" },
	{ 0x4000, 0x0198, 0, 0, "INTERRUPT_QUEUE_S_VC12" },
	{ 0x4000, 0x019C, 0, 0, "INTERRUPT_QUEUE_S_VC13" },
	{ 0x4000, 0x01A0, 0, 0, "INTERRUPT_QUEUE_S_VC14" },
	{ 0x4000, 0x01A4, 0, 0, "INTERRUPT_QUEUE_S_VC15" },
	{ 0x4000, 0x0200, 0, 0, "TCM0_TRANSFER_ON_VC0" },
	{ 0x4000, 0x0204, 0, 0, "TCM1_TRANSFER_ON_VC0" },
	{ 0x4000, 0x0208, 0, 0, "TCM0_TRANSFER_ON_VC1" },
	{ 0x4000, 0x020C, 0, 0, "TCM1_TRANSFER_ON_VC1" },
	{ 0x4000, 0x0210, 0, 0, "TCM0_TRANSFER_ON_VC2" },
	{ 0x4000, 0x0214, 0, 0, "TCM1_TRANSFER_ON_VC2" },
	{ 0x4000, 0x0218, 0, 0, "TCM0_TRANSFER_ON_VC3" },
	{ 0x4000, 0x021C, 0, 0, "TCM1_TRANSFER_ON_VC3" },
	{ 0x4000, 0x0220, 0, 0, "TCM0_TRANSFER_ON_VC4" },
	{ 0x4000, 0x0224, 0, 0, "TCM1_TRANSFER_ON_VC4" },
	{ 0x4000, 0x0228, 0, 0, "TCM0_TRANSFER_ON_VC5" },
	{ 0x4000, 0x022C, 0, 0, "TCM1_TRANSFER_ON_VC5" },
	{ 0x4000, 0x0230, 0, 0, "TCM0_TRANSFER_ON_VC6" },
	{ 0x4000, 0x0234, 0, 0, "TCM1_TRANSFER_ON_VC6" },
	{ 0x4000, 0x0238, 0, 0, "TCM0_TRANSFER_ON_VC7" },
	{ 0x4000, 0x023C, 0, 0, "TCM1_TRANSFER_ON_VC7" },
	{ 0x4000, 0x0240, 0, 0, "TCM0_TRANSFER_ON_VC8" },
	{ 0x4000, 0x0244, 0, 0, "TCM1_TRANSFER_ON_VC8" },
	{ 0x4000, 0x0248, 0, 0, "TCM0_TRANSFER_ON_VC9" },
	{ 0x4000, 0x024C, 0, 0, "TCM1_TRANSFER_ON_VC9" },
	{ 0x4000, 0x0250, 0, 0, "TCM0_TRANSFER_ON_VC10" },
	{ 0x4000, 0x0254, 0, 0, "TCM1_TRANSFER_ON_VC10" },
	{ 0x4000, 0x0258, 0, 0, "TCM0_TRANSFER_ON_VC11" },
	{ 0x4000, 0x025C, 0, 0, "TCM1_TRANSFER_ON_VC11" },
	{ 0x4000, 0x0260, 0, 0, "TCM0_TRANSFER_ON_VC12" },
	{ 0x4000, 0x0264, 0, 0, "TCM1_TRANSFER_ON_VC12" },
	{ 0x4000, 0x0268, 0, 0, "TCM0_TRANSFER_ON_VC13" },
	{ 0x4000, 0x026C, 0, 0, "TCM1_TRANSFER_ON_VC13" },
	{ 0x4000, 0x0270, 0, 0, "TCM0_TRANSFER_ON_VC14" },
	{ 0x4000, 0x0274, 0, 0, "TCM1_TRANSFER_ON_VC14" },
	{ 0x4000, 0x0278, 0, 0, "TCM0_TRANSFER_ON_VC15" },
	{ 0x4000, 0x027C, 0, 0, "TCM1_TRANSFER_ON_VC15" },
	{ 0x4000, 0x0300, 0, 0, "FLT_INFO_SET_CFG" },
	{ 0x4000, 0x0304, 0, 0, "FLT_INFO_MAX_SET0" },
	{ 0x4000, 0x0308, 0, 0, "FLT_INFO_MIN_SET0" },
	{ 0x4000, 0x030C, 0, 0, "FLT_INFO_SUM_SET0" },
	{ 0x4000, 0x0310, 0, 0, "FLT_INFO_SUM2_SET0" },
	{ 0x4000, 0x0314, 0, 0, "FLT_INFO_MAX_SET1" },
	{ 0x4000, 0x0318, 0, 0, "FLT_INFO_MIN_SET1" },
	{ 0x4000, 0x031C, 0, 0, "FLT_INFO_SUM_SET1" },
	{ 0x4000, 0x0320, 0, 0, "FLT_INFO_SUM2_SET1" },
	{ 0x4000, 0x0324, 0, 0, "FLT_INFO_MAX_SET2" },
	{ 0x4000, 0x0328, 0, 0, "FLT_INFO_MIN_SET2" },
	{ 0x4000, 0x032C, 0, 0, "FLT_INFO_SUM_SET2" },
	{ 0x4000, 0x0330, 0, 0, "FLT_INFO_SUM2_SET2" },
	{ 0x4000, 0x0334, 0, 0, "FLT_INFO_MAX_SET3" },
	{ 0x4000, 0x0338, 0, 0, "FLT_INFO_MIN_SET3" },
	{ 0x4000, 0x033C, 0, 0, "FLT_INFO_SUM_SET3" },
	{ 0x4000, 0x0340, 0, 0, "FLT_INFO_SUM2_SET3" },
	{ 0x4000, 0x0500, 0, 0, "STATUS_SE" },
	{ 0x4000, 0x0504, 0, 0, "STATUS_ISTREAM" },
	{ 0x4000, 0x0508, 0, 0, "STATUS_OSTREAM" },
	{ 0x4000, 0x050C, 0, 0, "STATUS_INT_SOURCE_ERR" },
	{ 0x4000, 0x0510, 0, 0, "STATUS_INT_SOURCE_DONE" },
	{ 0x4000, 0x0514, 0, 0, "STATUS_INT_SOURCE_BLK_DONE" },
	{ 0x4000, 0x0518, 0, 0, "STATUS_INT_SOURCE_GROUP" },
	{ 0x4000, 0x051C, 0, 0, "STATUS_VC_INFO_VC0_7" },
	{ 0x4000, 0x0520, 0, 0, "STATUS_VC_INFO_VC8_15" },
	{ 0x4000, 0x0524, 0, 0, "STATUS_TCM0_SDMA_MUTEX" },
	{ 0x4000, 0x0528, 0, 0, "STATUS_TCM1_SDMA_MUTEX" },
	{ 0x4000, 0x052C, 0, 0, "TCM0_TRANSFER_ON_UPDATE_VC" },
	{ 0x4000, 0x0530, 0, 0, "TCM1_TRANSFER_ON_UPDATE_VC" },
	{ 0x4000, 0x0534, 0, 0, "NSECURE" },
	{ 0x4000, 0x0800, 0, 0, "DEBUG_ADDR" },
	{ 0x4000, 0x0804, 0, 0, "DEBUG_REG0" },
	{ 0x4000, 0x1000, 0, 0, "ENABLE_VC0" },
	{ 0x4000, 0x1004, 0, 0, "FLOW_CONTROL_VC0" },
	{ 0x4000, 0x1008, 0, 0, "INTERRUPT_MASK_VC0" },
	{ 0x4000, 0x100C, 0, 0, "NUM_OF_BLK_VC0" },
	{ 0x4000, 0x1010, 0, 0, "FRM_SIZE_XY_VC0" },
	{ 0x4000, 0x1014, 0, 0, "BLK_SIZE_XY_VC0" },
	{ 0x4000, 0x1018, 0, 0, "BLK_SIZE_Z_VC0" },
	{ 0x4000, 0x101C, 0, 0, "BLK_BOUNDER_XY_VC0" },
	{ 0x4000, 0x1020, 0, 0, "BLK_BOUNDER_Z_VC0" },
	{ 0x4000, 0x1024, 0, 0, "BLK_OVERLAP_XY_VC0" },
	{ 0x4000, 0x1028, 0, 0, "BLK_OVERLAP_Z_VC0" },
	{ 0x4000, 0x102C, 0, 0, "EXT_MEM_ADDR_P0_VC0" },
	{ 0x4000, 0x1030, 0, 0, "EXT_MEM_ADDR_P1_VC0" },
	{ 0x4000, 0x1034, 0, 0, "INT_MEM0_ADDR_P0_VC0" },
	{ 0x4000, 0x1038, 0, 0, "INT_MEM0_ADDR_P1_VC0" },
	{ 0x4000, 0x103C, 0, 0, "INT_MEM0_ADDR_P2_VC0" },
	{ 0x4000, 0x1040, 0, 0, "INT_MEM1_ADDR_P0_VC0" },
	{ 0x4000, 0x1044, 0, 0, "INT_MEM1_ADDR_P1_VC0" },
	{ 0x4000, 0x1048, 0, 0, "INT_MEM1_ADDR_P2_VC0" },
	{ 0x4000, 0x104C, 0, 0, "INT_MEM_ADDR_DSG_VC0" },
	{ 0x4000, 0x1050, 0, 0, "INT_MEM_OFFSET_DSG_VC0" },
	{ 0x4000, 0x1054, 0, 0, "INT_MEM_STRIDE_VC0" },
	{ 0x4000, 0x1058, 0, 0, "INT_MEM_2D_STRIDE_Y_VC0" },
	{ 0x4000, 0x105C, 0, 0, "INT_MEM_2D_STRIDE_UV_VC0" },
	{ 0x4000, 0x1060, 0, 0, "DATA_INFO_VC0" },
	{ 0x4000, 0x1064, 0, 0, "DATA_CONVERT_CFG_VC0" },
	{ 0x4000, 0x1070, 0, 0, "ROTATE_CFG_VC0" },
	{ 0x4000, 0x1074, 0, 0, "PADDING_SIZE_VC0" },
	{ 0x4000, 0x1078, 0, 0, "PADDING_SIZE_UV_VC0" },
	{ 0x4000, 0x107C, 0, 0, "PADDING_DATA_INFO_VC0" },
	{ 0x4000, 0x1080, 0, 0, "NPUFMT_CFG_VC0" },
	{ 0x4000, 0x1100, 0, 0, "ENABLE_VC1" },
	{ 0x4000, 0x1104, 0, 0, "FLOW_CONTROL_VC1" },
	{ 0x4000, 0x1108, 0, 0, "INTERRUPT_MASK_VC1" },
	{ 0x4000, 0x110C, 0, 0, "NUM_OF_BLK_VC1" },
	{ 0x4000, 0x1110, 0, 0, "FRM_SIZE_XY_VC1" },
	{ 0x4000, 0x1114, 0, 0, "BLK_SIZE_XY_VC1" },
	{ 0x4000, 0x1118, 0, 0, "BLK_SIZE_Z_VC1" },
	{ 0x4000, 0x111C, 0, 0, "BLK_BOUNDER_XY_VC1" },
	{ 0x4000, 0x1120, 0, 0, "BLK_BOUNDER_Z_VC1" },
	{ 0x4000, 0x1124, 0, 0, "BLK_OVERLAP_XY_VC1" },
	{ 0x4000, 0x1128, 0, 0, "BLK_OVERLAP_Z_VC1" },
	{ 0x4000, 0x112C, 0, 0, "EXT_MEM_ADDR_P0_VC1" },
	{ 0x4000, 0x1130, 0, 0, "EXT_MEM_ADDR_P1_VC1" },
	{ 0x4000, 0x1134, 0, 0, "INT_MEM0_ADDR_P0_VC1" },
	{ 0x4000, 0x1138, 0, 0, "INT_MEM0_ADDR_P1_VC1" },
	{ 0x4000, 0x113C, 0, 0, "INT_MEM0_ADDR_P2_VC1" },
	{ 0x4000, 0x1140, 0, 0, "INT_MEM1_ADDR_P0_VC1" },
	{ 0x4000, 0x1144, 0, 0, "INT_MEM1_ADDR_P1_VC1" },
	{ 0x4000, 0x1148, 0, 0, "INT_MEM1_ADDR_P2_VC1" },
	{ 0x4000, 0x114C, 0, 0, "INT_MEM_ADDR_DSG_VC1" },
	{ 0x4000, 0x1150, 0, 0, "INT_MEM_OFFSET_DSG_VC1" },
	{ 0x4000, 0x1154, 0, 0, "INT_MEM_STRIDE_VC1" },
	{ 0x4000, 0x1158, 0, 0, "INT_MEM_2D_STRIDE_Y_VC1" },
	{ 0x4000, 0x115C, 0, 0, "INT_MEM_2D_STRIDE_UV_VC1" },
	{ 0x4000, 0x1160, 0, 0, "DATA_INFO_VC1" },
	{ 0x4000, 0x1164, 0, 0, "DATA_CONVERT_CFG_VC1" },
	{ 0x4000, 0x1170, 0, 0, "ROTATE_CFG_VC1" },
	{ 0x4000, 0x1174, 0, 0, "PADDING_SIZE_VC1" },
	{ 0x4000, 0x1178, 0, 0, "PADDING_SIZE_UV_VC1" },
	{ 0x4000, 0x117C, 0, 0, "PADDING_DATA_INFO_VC1" },
	{ 0x4000, 0x1180, 0, 0, "NPUFMT_CFG_VC1" },
	{ 0x4000, 0x1200, 0, 0, "ENABLE_VC2" },
	{ 0x4000, 0x1204, 0, 0, "FLOW_CONTROL_VC2" },
	{ 0x4000, 0x1208, 0, 0, "INTERRUPT_MASK_VC2" },
	{ 0x4000, 0x120C, 0, 0, "NUM_OF_BLK_VC2" },
	{ 0x4000, 0x1210, 0, 0, "FRM_SIZE_XY_VC2" },
	{ 0x4000, 0x1214, 0, 0, "BLK_SIZE_XY_VC2" },
	{ 0x4000, 0x1218, 0, 0, "BLK_SIZE_Z_VC2" },
	{ 0x4000, 0x121C, 0, 0, "BLK_BOUNDER_XY_VC2" },
	{ 0x4000, 0x1220, 0, 0, "BLK_BOUNDER_Z_VC2" },
	{ 0x4000, 0x1224, 0, 0, "BLK_OVERLAP_XY_VC2" },
	{ 0x4000, 0x1228, 0, 0, "BLK_OVERLAP_Z_VC2" },
	{ 0x4000, 0x122C, 0, 0, "EXT_MEM_ADDR_P0_VC2" },
	{ 0x4000, 0x1230, 0, 0, "EXT_MEM_ADDR_P1_VC2" },
	{ 0x4000, 0x1234, 0, 0, "INT_MEM0_ADDR_P0_VC2" },
	{ 0x4000, 0x1238, 0, 0, "INT_MEM0_ADDR_P1_VC2" },
	{ 0x4000, 0x123C, 0, 0, "INT_MEM0_ADDR_P2_VC2" },
	{ 0x4000, 0x1240, 0, 0, "INT_MEM1_ADDR_P0_VC2" },
	{ 0x4000, 0x1244, 0, 0, "INT_MEM1_ADDR_P1_VC2" },
	{ 0x4000, 0x1248, 0, 0, "INT_MEM1_ADDR_P2_VC2" },
	{ 0x4000, 0x124C, 0, 0, "INT_MEM_ADDR_DSG_VC2" },
	{ 0x4000, 0x1250, 0, 0, "INT_MEM_OFFSET_DSG_VC2" },
	{ 0x4000, 0x1254, 0, 0, "INT_MEM_STRIDE_VC2" },
	{ 0x4000, 0x1258, 0, 0, "INT_MEM_2D_STRIDE_Y_VC2" },
	{ 0x4000, 0x125C, 0, 0, "INT_MEM_2D_STRIDE_UV_VC2" },
	{ 0x4000, 0x1260, 0, 0, "DATA_INFO_VC2" },
	{ 0x4000, 0x1264, 0, 0, "DATA_CONVERT_CFG_VC2" },
	{ 0x4000, 0x1270, 0, 0, "ROTATE_CFG_VC2" },
	{ 0x4000, 0x1274, 0, 0, "PADDING_SIZE_VC2" },
	{ 0x4000, 0x1278, 0, 0, "PADDING_SIZE_UV_VC2" },
	{ 0x4000, 0x127C, 0, 0, "PADDING_DATA_INFO_VC2" },
	{ 0x4000, 0x1280, 0, 0, "NPUFMT_CFG_VC2" },
	{ 0x4000, 0x1300, 0, 0, "ENABLE_VC3" },
	{ 0x4000, 0x1304, 0, 0, "FLOW_CONTROL_VC3" },
	{ 0x4000, 0x1308, 0, 0, "INTERRUPT_MASK_VC3" },
	{ 0x4000, 0x130C, 0, 0, "NUM_OF_BLK_VC3" },
	{ 0x4000, 0x1310, 0, 0, "FRM_SIZE_XY_VC3" },
	{ 0x4000, 0x1314, 0, 0, "BLK_SIZE_XY_VC3" },
	{ 0x4000, 0x1318, 0, 0, "BLK_SIZE_Z_VC3" },
	{ 0x4000, 0x131C, 0, 0, "BLK_BOUNDER_XY_VC3" },
	{ 0x4000, 0x1320, 0, 0, "BLK_BOUNDER_Z_VC3" },
	{ 0x4000, 0x1324, 0, 0, "BLK_OVERLAP_XY_VC3" },
	{ 0x4000, 0x1328, 0, 0, "BLK_OVERLAP_Z_VC3" },
	{ 0x4000, 0x132C, 0, 0, "EXT_MEM_ADDR_P0_VC3" },
	{ 0x4000, 0x1330, 0, 0, "EXT_MEM_ADDR_P1_VC3" },
	{ 0x4000, 0x1334, 0, 0, "INT_MEM0_ADDR_P0_VC3" },
	{ 0x4000, 0x1338, 0, 0, "INT_MEM0_ADDR_P1_VC3" },
	{ 0x4000, 0x133C, 0, 0, "INT_MEM0_ADDR_P2_VC3" },
	{ 0x4000, 0x1340, 0, 0, "INT_MEM1_ADDR_P0_VC3" },
	{ 0x4000, 0x1344, 0, 0, "INT_MEM1_ADDR_P1_VC3" },
	{ 0x4000, 0x1348, 0, 0, "INT_MEM1_ADDR_P2_VC3" },
	{ 0x4000, 0x134C, 0, 0, "INT_MEM_ADDR_DSG_VC3" },
	{ 0x4000, 0x1350, 0, 0, "INT_MEM_OFFSET_DSG_VC3" },
	{ 0x4000, 0x1354, 0, 0, "INT_MEM_STRIDE_VC3" },
	{ 0x4000, 0x1358, 0, 0, "INT_MEM_2D_STRIDE_Y_VC3" },
	{ 0x4000, 0x135C, 0, 0, "INT_MEM_2D_STRIDE_UV_VC3" },
	{ 0x4000, 0x1360, 0, 0, "DATA_INFO_VC3" },
	{ 0x4000, 0x1364, 0, 0, "DATA_CONVERT_CFG_VC3" },
	{ 0x4000, 0x1370, 0, 0, "ROTATE_CFG_VC3" },
	{ 0x4000, 0x1374, 0, 0, "PADDING_SIZE_VC3" },
	{ 0x4000, 0x1378, 0, 0, "PADDING_SIZE_UV_VC3" },
	{ 0x4000, 0x137C, 0, 0, "PADDING_DATA_INFO_VC3" },
	{ 0x4000, 0x1380, 0, 0, "NPUFMT_CFG_VC3" },
	{ 0x4000, 0x1400, 0, 0, "ENABLE_VC4" },
	{ 0x4000, 0x1404, 0, 0, "FLOW_CONTROL_VC4" },
	{ 0x4000, 0x1408, 0, 0, "INTERRUPT_MASK_VC4" },
	{ 0x4000, 0x140C, 0, 0, "NUM_OF_BLK_VC4" },
	{ 0x4000, 0x1410, 0, 0, "FRM_SIZE_XY_VC4" },
	{ 0x4000, 0x1414, 0, 0, "BLK_SIZE_XY_VC4" },
	{ 0x4000, 0x1418, 0, 0, "BLK_SIZE_Z_VC4" },
	{ 0x4000, 0x141C, 0, 0, "BLK_BOUNDER_XY_VC4" },
	{ 0x4000, 0x1420, 0, 0, "BLK_BOUNDER_Z_VC4" },
	{ 0x4000, 0x1424, 0, 0, "BLK_OVERLAP_XY_VC4" },
	{ 0x4000, 0x1428, 0, 0, "BLK_OVERLAP_Z_VC4" },
	{ 0x4000, 0x142C, 0, 0, "EXT_MEM_ADDR_P0_VC4" },
	{ 0x4000, 0x1430, 0, 0, "EXT_MEM_ADDR_P1_VC4" },
	{ 0x4000, 0x1434, 0, 0, "INT_MEM0_ADDR_P0_VC4" },
	{ 0x4000, 0x1438, 0, 0, "INT_MEM0_ADDR_P1_VC4" },
	{ 0x4000, 0x143C, 0, 0, "INT_MEM0_ADDR_P2_VC4" },
	{ 0x4000, 0x1440, 0, 0, "INT_MEM1_ADDR_P0_VC4" },
	{ 0x4000, 0x1444, 0, 0, "INT_MEM1_ADDR_P1_VC4" },
	{ 0x4000, 0x1448, 0, 0, "INT_MEM1_ADDR_P2_VC4" },
	{ 0x4000, 0x144C, 0, 0, "INT_MEM_ADDR_DSG_VC4" },
	{ 0x4000, 0x1450, 0, 0, "INT_MEM_OFFSET_DSG_VC4" },
	{ 0x4000, 0x1454, 0, 0, "INT_MEM_STRIDE_VC4" },
	{ 0x4000, 0x1458, 0, 0, "INT_MEM_2D_STRIDE_Y_VC4" },
	{ 0x4000, 0x145C, 0, 0, "INT_MEM_2D_STRIDE_UV_VC4" },
	{ 0x4000, 0x1460, 0, 0, "DATA_INFO_VC4" },
	{ 0x4000, 0x1464, 0, 0, "DATA_CONVERT_CFG_VC4" },
	{ 0x4000, 0x1470, 0, 0, "ROTATE_CFG_VC4" },
	{ 0x4000, 0x1474, 0, 0, "PADDING_SIZE_VC4" },
	{ 0x4000, 0x1478, 0, 0, "PADDING_SIZE_UV_VC4" },
	{ 0x4000, 0x147C, 0, 0, "PADDING_DATA_INFO_VC4" },
	{ 0x4000, 0x1480, 0, 0, "NPUFMT_CFG_VC4" },
	{ 0x4000, 0x1500, 0, 0, "ENABLE_VC5" },
	{ 0x4000, 0x1504, 0, 0, "FLOW_CONTROL_VC5" },
	{ 0x4000, 0x1508, 0, 0, "INTERRUPT_MASK_VC5" },
	{ 0x4000, 0x150C, 0, 0, "NUM_OF_BLK_VC5" },
	{ 0x4000, 0x1510, 0, 0, "FRM_SIZE_XY_VC5" },
	{ 0x4000, 0x1514, 0, 0, "BLK_SIZE_XY_VC5" },
	{ 0x4000, 0x1518, 0, 0, "BLK_SIZE_Z_VC5" },
	{ 0x4000, 0x151C, 0, 0, "BLK_BOUNDER_XY_VC5" },
	{ 0x4000, 0x1520, 0, 0, "BLK_BOUNDER_Z_VC5" },
	{ 0x4000, 0x1524, 0, 0, "BLK_OVERLAP_XY_VC5" },
	{ 0x4000, 0x1528, 0, 0, "BLK_OVERLAP_Z_VC5" },
	{ 0x4000, 0x152C, 0, 0, "EXT_MEM_ADDR_P0_VC5" },
	{ 0x4000, 0x1530, 0, 0, "EXT_MEM_ADDR_P1_VC5" },
	{ 0x4000, 0x1534, 0, 0, "INT_MEM0_ADDR_P0_VC5" },
	{ 0x4000, 0x1538, 0, 0, "INT_MEM0_ADDR_P1_VC5" },
	{ 0x4000, 0x153C, 0, 0, "INT_MEM0_ADDR_P2_VC5" },
	{ 0x4000, 0x1540, 0, 0, "INT_MEM1_ADDR_P0_VC5" },
	{ 0x4000, 0x1544, 0, 0, "INT_MEM1_ADDR_P1_VC5" },
	{ 0x4000, 0x1548, 0, 0, "INT_MEM1_ADDR_P2_VC5" },
	{ 0x4000, 0x154C, 0, 0, "INT_MEM_ADDR_DSG_VC5" },
	{ 0x4000, 0x1550, 0, 0, "INT_MEM_OFFSET_DSG_VC5" },
	{ 0x4000, 0x1554, 0, 0, "INT_MEM_STRIDE_VC5" },
	{ 0x4000, 0x1558, 0, 0, "INT_MEM_2D_STRIDE_Y_VC5" },
	{ 0x4000, 0x155C, 0, 0, "INT_MEM_2D_STRIDE_UV_VC5" },
	{ 0x4000, 0x1560, 0, 0, "DATA_INFO_VC5" },
	{ 0x4000, 0x1564, 0, 0, "DATA_CONVERT_CFG_VC5" },
	{ 0x4000, 0x1570, 0, 0, "ROTATE_CFG_VC5" },
	{ 0x4000, 0x1574, 0, 0, "PADDING_SIZE_VC5" },
	{ 0x4000, 0x1578, 0, 0, "PADDING_SIZE_UV_VC5" },
	{ 0x4000, 0x157C, 0, 0, "PADDING_DATA_INFO_VC5" },
	{ 0x4000, 0x1580, 0, 0, "NPUFMT_CFG_VC5" },
	{ 0x4000, 0x1600, 0, 0, "ENABLE_VC6" },
	{ 0x4000, 0x1604, 0, 0, "FLOW_CONTROL_VC6" },
	{ 0x4000, 0x1608, 0, 0, "INTERRUPT_MASK_VC6" },
	{ 0x4000, 0x160C, 0, 0, "NUM_OF_BLK_VC6" },
	{ 0x4000, 0x1610, 0, 0, "FRM_SIZE_XY_VC6" },
	{ 0x4000, 0x1614, 0, 0, "BLK_SIZE_XY_VC6" },
	{ 0x4000, 0x1618, 0, 0, "BLK_SIZE_Z_VC6" },
	{ 0x4000, 0x161C, 0, 0, "BLK_BOUNDER_XY_VC6" },
	{ 0x4000, 0x1620, 0, 0, "BLK_BOUNDER_Z_VC6" },
	{ 0x4000, 0x1624, 0, 0, "BLK_OVERLAP_XY_VC6" },
	{ 0x4000, 0x1628, 0, 0, "BLK_OVERLAP_Z_VC6" },
	{ 0x4000, 0x162C, 0, 0, "EXT_MEM_ADDR_P0_VC6" },
	{ 0x4000, 0x1630, 0, 0, "EXT_MEM_ADDR_P1_VC6" },
	{ 0x4000, 0x1634, 0, 0, "INT_MEM0_ADDR_P0_VC6" },
	{ 0x4000, 0x1638, 0, 0, "INT_MEM0_ADDR_P1_VC6" },
	{ 0x4000, 0x163C, 0, 0, "INT_MEM0_ADDR_P2_VC6" },
	{ 0x4000, 0x1640, 0, 0, "INT_MEM1_ADDR_P0_VC6" },
	{ 0x4000, 0x1644, 0, 0, "INT_MEM1_ADDR_P1_VC6" },
	{ 0x4000, 0x1648, 0, 0, "INT_MEM1_ADDR_P2_VC6" },
	{ 0x4000, 0x164C, 0, 0, "INT_MEM_ADDR_DSG_VC6" },
	{ 0x4000, 0x1650, 0, 0, "INT_MEM_OFFSET_DSG_VC6" },
	{ 0x4000, 0x1654, 0, 0, "INT_MEM_STRIDE_VC6" },
	{ 0x4000, 0x1658, 0, 0, "INT_MEM_2D_STRIDE_Y_VC6" },
	{ 0x4000, 0x165C, 0, 0, "INT_MEM_2D_STRIDE_UV_VC6" },
	{ 0x4000, 0x1660, 0, 0, "DATA_INFO_VC6" },
	{ 0x4000, 0x1664, 0, 0, "DATA_CONVERT_CFG_VC6" },
	{ 0x4000, 0x1670, 0, 0, "ROTATE_CFG_VC6" },
	{ 0x4000, 0x1674, 0, 0, "PADDING_SIZE_VC6" },
	{ 0x4000, 0x1678, 0, 0, "PADDING_SIZE_UV_VC6" },
	{ 0x4000, 0x167C, 0, 0, "PADDING_DATA_INFO_VC6" },
	{ 0x4000, 0x1680, 0, 0, "NPUFMT_CFG_VC6" },
	{ 0x4000, 0x1700, 0, 0, "ENABLE_VC7" },
	{ 0x4000, 0x1704, 0, 0, "FLOW_CONTROL_VC7" },
	{ 0x4000, 0x1708, 0, 0, "INTERRUPT_MASK_VC7" },
	{ 0x4000, 0x170C, 0, 0, "NUM_OF_BLK_VC7" },
	{ 0x4000, 0x1710, 0, 0, "FRM_SIZE_XY_VC7" },
	{ 0x4000, 0x1714, 0, 0, "BLK_SIZE_XY_VC7" },
	{ 0x4000, 0x1718, 0, 0, "BLK_SIZE_Z_VC7" },
	{ 0x4000, 0x171C, 0, 0, "BLK_BOUNDER_XY_VC7" },
	{ 0x4000, 0x1720, 0, 0, "BLK_BOUNDER_Z_VC7" },
	{ 0x4000, 0x1724, 0, 0, "BLK_OVERLAP_XY_VC7" },
	{ 0x4000, 0x1728, 0, 0, "BLK_OVERLAP_Z_VC7" },
	{ 0x4000, 0x172C, 0, 0, "EXT_MEM_ADDR_P0_VC7" },
	{ 0x4000, 0x1730, 0, 0, "EXT_MEM_ADDR_P1_VC7" },
	{ 0x4000, 0x1734, 0, 0, "INT_MEM0_ADDR_P0_VC7" },
	{ 0x4000, 0x1738, 0, 0, "INT_MEM0_ADDR_P1_VC7" },
	{ 0x4000, 0x173C, 0, 0, "INT_MEM0_ADDR_P2_VC7" },
	{ 0x4000, 0x1740, 0, 0, "INT_MEM1_ADDR_P0_VC7" },
	{ 0x4000, 0x1744, 0, 0, "INT_MEM1_ADDR_P1_VC7" },
	{ 0x4000, 0x1748, 0, 0, "INT_MEM1_ADDR_P2_VC7" },
	{ 0x4000, 0x174C, 0, 0, "INT_MEM_ADDR_DSG_VC7" },
	{ 0x4000, 0x1750, 0, 0, "INT_MEM_OFFSET_DSG_VC7" },
	{ 0x4000, 0x1754, 0, 0, "INT_MEM_STRIDE_VC7" },
	{ 0x4000, 0x1758, 0, 0, "INT_MEM_2D_STRIDE_Y_VC7" },
	{ 0x4000, 0x175C, 0, 0, "INT_MEM_2D_STRIDE_UV_VC7" },
	{ 0x4000, 0x1760, 0, 0, "DATA_INFO_VC7" },
	{ 0x4000, 0x1764, 0, 0, "DATA_CONVERT_CFG_VC7" },
	{ 0x4000, 0x1770, 0, 0, "ROTATE_CFG_VC7" },
	{ 0x4000, 0x1774, 0, 0, "PADDING_SIZE_VC7" },
	{ 0x4000, 0x1778, 0, 0, "PADDING_SIZE_UV_VC7" },
	{ 0x4000, 0x177C, 0, 0, "PADDING_DATA_INFO_VC7" },
	{ 0x4000, 0x1780, 0, 0, "NPUFMT_CFG_VC7" },
	{ 0x4000, 0x1800, 0, 0, "ENABLE_VC8" },
	{ 0x4000, 0x1804, 0, 0, "FLOW_CONTROL_VC8" },
	{ 0x4000, 0x1808, 0, 0, "INTERRUPT_MASK_VC8" },
	{ 0x4000, 0x180C, 0, 0, "NUM_OF_BLK_VC8" },
	{ 0x4000, 0x1810, 0, 0, "FRM_SIZE_XY_VC8" },
	{ 0x4000, 0x1814, 0, 0, "BLK_SIZE_XY_VC8" },
	{ 0x4000, 0x1818, 0, 0, "BLK_SIZE_Z_VC8" },
	{ 0x4000, 0x181C, 0, 0, "BLK_BOUNDER_XY_VC8" },
	{ 0x4000, 0x1820, 0, 0, "BLK_BOUNDER_Z_VC8" },
	{ 0x4000, 0x1824, 0, 0, "BLK_OVERLAP_XY_VC8" },
	{ 0x4000, 0x1828, 0, 0, "BLK_OVERLAP_Z_VC8" },
	{ 0x4000, 0x182C, 0, 0, "EXT_MEM_ADDR_P0_VC8" },
	{ 0x4000, 0x1830, 0, 0, "EXT_MEM_ADDR_P1_VC8" },
	{ 0x4000, 0x1834, 0, 0, "INT_MEM0_ADDR_P0_VC8" },
	{ 0x4000, 0x1838, 0, 0, "INT_MEM0_ADDR_P1_VC8" },
	{ 0x4000, 0x183C, 0, 0, "INT_MEM0_ADDR_P2_VC8" },
	{ 0x4000, 0x1840, 0, 0, "INT_MEM1_ADDR_P0_VC8" },
	{ 0x4000, 0x1844, 0, 0, "INT_MEM1_ADDR_P1_VC8" },
	{ 0x4000, 0x1848, 0, 0, "INT_MEM1_ADDR_P2_VC8" },
	{ 0x4000, 0x184C, 0, 0, "INT_MEM_ADDR_DSG_VC8" },
	{ 0x4000, 0x1850, 0, 0, "INT_MEM_OFFSET_DSG_VC8" },
	{ 0x4000, 0x1854, 0, 0, "INT_MEM_STRIDE_VC8" },
	{ 0x4000, 0x1858, 0, 0, "INT_MEM_2D_STRIDE_Y_VC8" },
	{ 0x4000, 0x185C, 0, 0, "INT_MEM_2D_STRIDE_UV_VC8" },
	{ 0x4000, 0x1860, 0, 0, "DATA_INFO_VC8" },
	{ 0x4000, 0x1864, 0, 0, "DATA_CONVERT_CFG_VC8" },
	{ 0x4000, 0x1870, 0, 0, "ROTATE_CFG_VC8" },
	{ 0x4000, 0x1874, 0, 0, "PADDING_SIZE_VC8" },
	{ 0x4000, 0x1878, 0, 0, "PADDING_SIZE_UV_VC8" },
	{ 0x4000, 0x187C, 0, 0, "PADDING_DATA_INFO_VC8" },
	{ 0x4000, 0x1880, 0, 0, "NPUFMT_CFG_VC8" },
	{ 0x4000, 0x1900, 0, 0, "ENABLE_VC9" },
	{ 0x4000, 0x1904, 0, 0, "FLOW_CONTROL_VC9" },
	{ 0x4000, 0x1908, 0, 0, "INTERRUPT_MASK_VC9" },
	{ 0x4000, 0x190C, 0, 0, "NUM_OF_BLK_VC9" },
	{ 0x4000, 0x1910, 0, 0, "FRM_SIZE_XY_VC9" },
	{ 0x4000, 0x1914, 0, 0, "BLK_SIZE_XY_VC9" },
	{ 0x4000, 0x1918, 0, 0, "BLK_SIZE_Z_VC9" },
	{ 0x4000, 0x191C, 0, 0, "BLK_BOUNDER_XY_VC9" },
	{ 0x4000, 0x1920, 0, 0, "BLK_BOUNDER_Z_VC9" },
	{ 0x4000, 0x1924, 0, 0, "BLK_OVERLAP_XY_VC9" },
	{ 0x4000, 0x1928, 0, 0, "BLK_OVERLAP_Z_VC9" },
	{ 0x4000, 0x192C, 0, 0, "EXT_MEM_ADDR_P0_VC9" },
	{ 0x4000, 0x1930, 0, 0, "EXT_MEM_ADDR_P1_VC9" },
	{ 0x4000, 0x1934, 0, 0, "INT_MEM0_ADDR_P0_VC9" },
	{ 0x4000, 0x1938, 0, 0, "INT_MEM0_ADDR_P1_VC9" },
	{ 0x4000, 0x193C, 0, 0, "INT_MEM0_ADDR_P2_VC9" },
	{ 0x4000, 0x1940, 0, 0, "INT_MEM1_ADDR_P0_VC9" },
	{ 0x4000, 0x1944, 0, 0, "INT_MEM1_ADDR_P1_VC9" },
	{ 0x4000, 0x1948, 0, 0, "INT_MEM1_ADDR_P2_VC9" },
	{ 0x4000, 0x194C, 0, 0, "INT_MEM_ADDR_DSG_VC9" },
	{ 0x4000, 0x1950, 0, 0, "INT_MEM_OFFSET_DSG_VC9" },
	{ 0x4000, 0x1954, 0, 0, "INT_MEM_STRIDE_VC9" },
	{ 0x4000, 0x1958, 0, 0, "INT_MEM_2D_STRIDE_Y_VC9" },
	{ 0x4000, 0x195C, 0, 0, "INT_MEM_2D_STRIDE_UV_VC9" },
	{ 0x4000, 0x1960, 0, 0, "DATA_INFO_VC9" },
	{ 0x4000, 0x1964, 0, 0, "DATA_CONVERT_CFG_VC9" },
	{ 0x4000, 0x1970, 0, 0, "ROTATE_CFG_VC9" },
	{ 0x4000, 0x1974, 0, 0, "PADDING_SIZE_VC9" },
	{ 0x4000, 0x1978, 0, 0, "PADDING_SIZE_UV_VC9" },
	{ 0x4000, 0x197C, 0, 0, "PADDING_DATA_INFO_VC9" },
	{ 0x4000, 0x1980, 0, 0, "NPUFMT_CFG_VC9" },
	{ 0x4000, 0x1A00, 0, 0, "ENABLE_VC10" },
	{ 0x4000, 0x1A04, 0, 0, "FLOW_CONTROL_VC10" },
	{ 0x4000, 0x1A08, 0, 0, "INTERRUPT_MASK_VC10" },
	{ 0x4000, 0x1A0C, 0, 0, "NUM_OF_BLK_VC10" },
	{ 0x4000, 0x1A10, 0, 0, "FRM_SIZE_XY_VC10" },
	{ 0x4000, 0x1A14, 0, 0, "BLK_SIZE_XY_VC10" },
	{ 0x4000, 0x1A18, 0, 0, "BLK_SIZE_Z_VC10" },
	{ 0x4000, 0x1A1C, 0, 0, "BLK_BOUNDER_XY_VC10" },
	{ 0x4000, 0x1A20, 0, 0, "BLK_BOUNDER_Z_VC10" },
	{ 0x4000, 0x1A24, 0, 0, "BLK_OVERLAP_XY_VC10" },
	{ 0x4000, 0x1A28, 0, 0, "BLK_OVERLAP_Z_VC10" },
	{ 0x4000, 0x1A2C, 0, 0, "EXT_MEM_ADDR_P0_VC10" },
	{ 0x4000, 0x1A30, 0, 0, "EXT_MEM_ADDR_P1_VC10" },
	{ 0x4000, 0x1A34, 0, 0, "INT_MEM0_ADDR_P0_VC10" },
	{ 0x4000, 0x1A38, 0, 0, "INT_MEM0_ADDR_P1_VC10" },
	{ 0x4000, 0x1A3C, 0, 0, "INT_MEM0_ADDR_P2_VC10" },
	{ 0x4000, 0x1A40, 0, 0, "INT_MEM1_ADDR_P0_VC10" },
	{ 0x4000, 0x1A44, 0, 0, "INT_MEM1_ADDR_P1_VC10" },
	{ 0x4000, 0x1A48, 0, 0, "INT_MEM1_ADDR_P2_VC10" },
	{ 0x4000, 0x1A4C, 0, 0, "INT_MEM_ADDR_DSG_VC10" },
	{ 0x4000, 0x1A50, 0, 0, "INT_MEM_OFFSET_DSG_VC10" },
	{ 0x4000, 0x1A54, 0, 0, "INT_MEM_STRIDE_VC10" },
	{ 0x4000, 0x1A58, 0, 0, "INT_MEM_2D_STRIDE_Y_VC10" },
	{ 0x4000, 0x1A5C, 0, 0, "INT_MEM_2D_STRIDE_UV_VC10" },
	{ 0x4000, 0x1A60, 0, 0, "DATA_INFO_VC10" },
	{ 0x4000, 0x1A64, 0, 0, "DATA_CONVERT_CFG_VC10" },
	{ 0x4000, 0x1A70, 0, 0, "ROTATE_CFG_VC10" },
	{ 0x4000, 0x1A74, 0, 0, "PADDING_SIZE_VC10" },
	{ 0x4000, 0x1A78, 0, 0, "PADDING_SIZE_UV_VC10" },
	{ 0x4000, 0x1A7C, 0, 0, "PADDING_DATA_INFO_VC10" },
	{ 0x4000, 0x1A80, 0, 0, "NPUFMT_CFG_VC10" },
	{ 0x4000, 0x1B00, 0, 0, "ENABLE_VC11" },
	{ 0x4000, 0x1B04, 0, 0, "FLOW_CONTROL_VC11" },
	{ 0x4000, 0x1B08, 0, 0, "INTERRUPT_MASK_VC11" },
	{ 0x4000, 0x1B0C, 0, 0, "NUM_OF_BLK_VC11" },
	{ 0x4000, 0x1B10, 0, 0, "FRM_SIZE_XY_VC11" },
	{ 0x4000, 0x1B14, 0, 0, "BLK_SIZE_XY_VC11" },
	{ 0x4000, 0x1B18, 0, 0, "BLK_SIZE_Z_VC11" },
	{ 0x4000, 0x1B1C, 0, 0, "BLK_BOUNDER_XY_VC11" },
	{ 0x4000, 0x1B20, 0, 0, "BLK_BOUNDER_Z_VC11" },
	{ 0x4000, 0x1B24, 0, 0, "BLK_OVERLAP_XY_VC11" },
	{ 0x4000, 0x1B28, 0, 0, "BLK_OVERLAP_Z_VC11" },
	{ 0x4000, 0x1B2C, 0, 0, "EXT_MEM_ADDR_P0_VC11" },
	{ 0x4000, 0x1B30, 0, 0, "EXT_MEM_ADDR_P1_VC11" },
	{ 0x4000, 0x1B34, 0, 0, "INT_MEM0_ADDR_P0_VC11" },
	{ 0x4000, 0x1B38, 0, 0, "INT_MEM0_ADDR_P1_VC11" },
	{ 0x4000, 0x1B3C, 0, 0, "INT_MEM0_ADDR_P2_VC11" },
	{ 0x4000, 0x1B40, 0, 0, "INT_MEM1_ADDR_P0_VC11" },
	{ 0x4000, 0x1B44, 0, 0, "INT_MEM1_ADDR_P1_VC11" },
	{ 0x4000, 0x1B48, 0, 0, "INT_MEM1_ADDR_P2_VC11" },
	{ 0x4000, 0x1B4C, 0, 0, "INT_MEM_ADDR_DSG_VC11" },
	{ 0x4000, 0x1B50, 0, 0, "INT_MEM_OFFSET_DSG_VC11" },
	{ 0x4000, 0x1B54, 0, 0, "INT_MEM_STRIDE_VC11" },
	{ 0x4000, 0x1B58, 0, 0, "INT_MEM_2D_STRIDE_Y_VC11" },
	{ 0x4000, 0x1B5C, 0, 0, "INT_MEM_2D_STRIDE_UV_VC11" },
	{ 0x4000, 0x1B60, 0, 0, "DATA_INFO_VC11" },
	{ 0x4000, 0x1B64, 0, 0, "DATA_CONVERT_CFG_VC11" },
	{ 0x4000, 0x1B70, 0, 0, "ROTATE_CFG_VC11" },
	{ 0x4000, 0x1B74, 0, 0, "PADDING_SIZE_VC11" },
	{ 0x4000, 0x1B78, 0, 0, "PADDING_SIZE_UV_VC11" },
	{ 0x4000, 0x1B7C, 0, 0, "PADDING_DATA_INFO_VC11" },
	{ 0x4000, 0x1B80, 0, 0, "NPUFMT_CFG_VC11" },
	{ 0x4000, 0x1C00, 0, 0, "ENABLE_VC12" },
	{ 0x4000, 0x1C04, 0, 0, "FLOW_CONTROL_VC12" },
	{ 0x4000, 0x1C08, 0, 0, "INTERRUPT_MASK_VC12" },
	{ 0x4000, 0x1C0C, 0, 0, "NUM_OF_BLK_VC12" },
	{ 0x4000, 0x1C10, 0, 0, "FRM_SIZE_XY_VC12" },
	{ 0x4000, 0x1C14, 0, 0, "BLK_SIZE_XY_VC12" },
	{ 0x4000, 0x1C18, 0, 0, "BLK_SIZE_Z_VC12" },
	{ 0x4000, 0x1C1C, 0, 0, "BLK_BOUNDER_XY_VC12" },
	{ 0x4000, 0x1C20, 0, 0, "BLK_BOUNDER_Z_VC12" },
	{ 0x4000, 0x1C24, 0, 0, "BLK_OVERLAP_XY_VC12" },
	{ 0x4000, 0x1C28, 0, 0, "BLK_OVERLAP_Z_VC12" },
	{ 0x4000, 0x1C2C, 0, 0, "EXT_MEM_ADDR_P0_VC12" },
	{ 0x4000, 0x1C30, 0, 0, "EXT_MEM_ADDR_P1_VC12" },
	{ 0x4000, 0x1C34, 0, 0, "INT_MEM0_ADDR_P0_VC12" },
	{ 0x4000, 0x1C38, 0, 0, "INT_MEM0_ADDR_P1_VC12" },
	{ 0x4000, 0x1C3C, 0, 0, "INT_MEM0_ADDR_P2_VC12" },
	{ 0x4000, 0x1C40, 0, 0, "INT_MEM1_ADDR_P0_VC12" },
	{ 0x4000, 0x1C44, 0, 0, "INT_MEM1_ADDR_P1_VC12" },
	{ 0x4000, 0x1C48, 0, 0, "INT_MEM1_ADDR_P2_VC12" },
	{ 0x4000, 0x1C4C, 0, 0, "INT_MEM_ADDR_DSG_VC12" },
	{ 0x4000, 0x1C50, 0, 0, "INT_MEM_OFFSET_DSG_VC12" },
	{ 0x4000, 0x1C54, 0, 0, "INT_MEM_STRIDE_VC12" },
	{ 0x4000, 0x1C58, 0, 0, "INT_MEM_2D_STRIDE_Y_VC12" },
	{ 0x4000, 0x1C5C, 0, 0, "INT_MEM_2D_STRIDE_UV_VC12" },
	{ 0x4000, 0x1C60, 0, 0, "DATA_INFO_VC12" },
	{ 0x4000, 0x1C64, 0, 0, "DATA_CONVERT_CFG_VC12" },
	{ 0x4000, 0x1C70, 0, 0, "ROTATE_CFG_VC12" },
	{ 0x4000, 0x1C74, 0, 0, "PADDING_SIZE_VC12" },
	{ 0x4000, 0x1C78, 0, 0, "PADDING_SIZE_UV_VC12" },
	{ 0x4000, 0x1C7C, 0, 0, "PADDING_DATA_INFO_VC12" },
	{ 0x4000, 0x1C80, 0, 0, "NPUFMT_CFG_VC12" },
	{ 0x4000, 0x1D00, 0, 0, "ENABLE_VC13" },
	{ 0x4000, 0x1D04, 0, 0, "FLOW_CONTROL_VC13" },
	{ 0x4000, 0x1D08, 0, 0, "INTERRUPT_MASK_VC13" },
	{ 0x4000, 0x1D0C, 0, 0, "NUM_OF_BLK_VC13" },
	{ 0x4000, 0x1D10, 0, 0, "FRM_SIZE_XY_VC13" },
	{ 0x4000, 0x1D14, 0, 0, "BLK_SIZE_XY_VC13" },
	{ 0x4000, 0x1D18, 0, 0, "BLK_SIZE_Z_VC13" },
	{ 0x4000, 0x1D1C, 0, 0, "BLK_BOUNDER_XY_VC13" },
	{ 0x4000, 0x1D20, 0, 0, "BLK_BOUNDER_Z_VC13" },
	{ 0x4000, 0x1D24, 0, 0, "BLK_OVERLAP_XY_VC13" },
	{ 0x4000, 0x1D28, 0, 0, "BLK_OVERLAP_Z_VC13" },
	{ 0x4000, 0x1D2C, 0, 0, "EXT_MEM_ADDR_P0_VC13" },
	{ 0x4000, 0x1D30, 0, 0, "EXT_MEM_ADDR_P1_VC13" },
	{ 0x4000, 0x1D34, 0, 0, "INT_MEM0_ADDR_P0_VC13" },
	{ 0x4000, 0x1D38, 0, 0, "INT_MEM0_ADDR_P1_VC13" },
	{ 0x4000, 0x1D3C, 0, 0, "INT_MEM0_ADDR_P2_VC13" },
	{ 0x4000, 0x1D40, 0, 0, "INT_MEM1_ADDR_P0_VC13" },
	{ 0x4000, 0x1D44, 0, 0, "INT_MEM1_ADDR_P1_VC13" },
	{ 0x4000, 0x1D48, 0, 0, "INT_MEM1_ADDR_P2_VC13" },
	{ 0x4000, 0x1D4C, 0, 0, "INT_MEM_ADDR_DSG_VC13" },
	{ 0x4000, 0x1D50, 0, 0, "INT_MEM_OFFSET_DSG_VC13" },
	{ 0x4000, 0x1D54, 0, 0, "INT_MEM_STRIDE_VC13" },
	{ 0x4000, 0x1D58, 0, 0, "INT_MEM_2D_STRIDE_Y_VC13" },
	{ 0x4000, 0x1D5C, 0, 0, "INT_MEM_2D_STRIDE_UV_VC13" },
	{ 0x4000, 0x1D60, 0, 0, "DATA_INFO_VC13" },
	{ 0x4000, 0x1D64, 0, 0, "DATA_CONVERT_CFG_VC13" },
	{ 0x4000, 0x1D70, 0, 0, "ROTATE_CFG_VC13" },
	{ 0x4000, 0x1D74, 0, 0, "PADDING_SIZE_VC13" },
	{ 0x4000, 0x1D78, 0, 0, "PADDING_SIZE_UV_VC13" },
	{ 0x4000, 0x1D7C, 0, 0, "PADDING_DATA_INFO_VC13" },
	{ 0x4000, 0x1D80, 0, 0, "NPUFMT_CFG_VC13" },
	{ 0x4000, 0x1E00, 0, 0, "ENABLE_VC14" },
	{ 0x4000, 0x1E04, 0, 0, "FLOW_CONTROL_VC14" },
	{ 0x4000, 0x1E08, 0, 0, "INTERRUPT_MASK_VC14" },
	{ 0x4000, 0x1E0C, 0, 0, "NUM_OF_BLK_VC14" },
	{ 0x4000, 0x1E10, 0, 0, "FRM_SIZE_XY_VC14" },
	{ 0x4000, 0x1E14, 0, 0, "BLK_SIZE_XY_VC14" },
	{ 0x4000, 0x1E18, 0, 0, "BLK_SIZE_Z_VC14" },
	{ 0x4000, 0x1E1C, 0, 0, "BLK_BOUNDER_XY_VC14" },
	{ 0x4000, 0x1E20, 0, 0, "BLK_BOUNDER_Z_VC14" },
	{ 0x4000, 0x1E24, 0, 0, "BLK_OVERLAP_XY_VC14" },
	{ 0x4000, 0x1E28, 0, 0, "BLK_OVERLAP_Z_VC14" },
	{ 0x4000, 0x1E2C, 0, 0, "EXT_MEM_ADDR_P0_VC14" },
	{ 0x4000, 0x1E30, 0, 0, "EXT_MEM_ADDR_P1_VC14" },
	{ 0x4000, 0x1E34, 0, 0, "INT_MEM0_ADDR_P0_VC14" },
	{ 0x4000, 0x1E38, 0, 0, "INT_MEM0_ADDR_P1_VC14" },
	{ 0x4000, 0x1E3C, 0, 0, "INT_MEM0_ADDR_P2_VC14" },
	{ 0x4000, 0x1E40, 0, 0, "INT_MEM1_ADDR_P0_VC14" },
	{ 0x4000, 0x1E44, 0, 0, "INT_MEM1_ADDR_P1_VC14" },
	{ 0x4000, 0x1E48, 0, 0, "INT_MEM1_ADDR_P2_VC14" },
	{ 0x4000, 0x1E4C, 0, 0, "INT_MEM_ADDR_DSG_VC14" },
	{ 0x4000, 0x1E50, 0, 0, "INT_MEM_OFFSET_DSG_VC14" },
	{ 0x4000, 0x1E54, 0, 0, "INT_MEM_STRIDE_VC14" },
	{ 0x4000, 0x1E58, 0, 0, "INT_MEM_2D_STRIDE_Y_VC14" },
	{ 0x4000, 0x1E5C, 0, 0, "INT_MEM_2D_STRIDE_UV_VC14" },
	{ 0x4000, 0x1E60, 0, 0, "DATA_INFO_VC14" },
	{ 0x4000, 0x1E64, 0, 0, "DATA_CONVERT_CFG_VC14" },
	{ 0x4000, 0x1E70, 0, 0, "ROTATE_CFG_VC14" },
	{ 0x4000, 0x1E74, 0, 0, "PADDING_SIZE_VC14" },
	{ 0x4000, 0x1E78, 0, 0, "PADDING_SIZE_UV_VC14" },
	{ 0x4000, 0x1E7C, 0, 0, "PADDING_DATA_INFO_VC14" },
	{ 0x4000, 0x1E80, 0, 0, "NPUFMT_CFG_VC14" },
	{ 0x4000, 0x1F00, 0, 0, "ENABLE_VC15" },
	{ 0x4000, 0x1F04, 0, 0, "FLOW_CONTROL_VC15" },
	{ 0x4000, 0x1F08, 0, 0, "INTERRUPT_MASK_VC15" },
	{ 0x4000, 0x1F0C, 0, 0, "NUM_OF_BLK_VC15" },
	{ 0x4000, 0x1F10, 0, 0, "FRM_SIZE_XY_VC15" },
	{ 0x4000, 0x1F14, 0, 0, "BLK_SIZE_XY_VC15" },
	{ 0x4000, 0x1F18, 0, 0, "BLK_SIZE_Z_VC15" },
	{ 0x4000, 0x1F1C, 0, 0, "BLK_BOUNDER_XY_VC15" },
	{ 0x4000, 0x1F20, 0, 0, "BLK_BOUNDER_Z_VC15" },
	{ 0x4000, 0x1F24, 0, 0, "BLK_OVERLAP_XY_VC15" },
	{ 0x4000, 0x1F28, 0, 0, "BLK_OVERLAP_Z_VC15" },
	{ 0x4000, 0x1F2C, 0, 0, "EXT_MEM_ADDR_P0_VC15" },
	{ 0x4000, 0x1F30, 0, 0, "EXT_MEM_ADDR_P1_VC15" },
	{ 0x4000, 0x1F34, 0, 0, "INT_MEM0_ADDR_P0_VC15" },
	{ 0x4000, 0x1F38, 0, 0, "INT_MEM0_ADDR_P1_VC15" },
	{ 0x4000, 0x1F3C, 0, 0, "INT_MEM0_ADDR_P2_VC15" },
	{ 0x4000, 0x1F40, 0, 0, "INT_MEM1_ADDR_P0_VC15" },
	{ 0x4000, 0x1F44, 0, 0, "INT_MEM1_ADDR_P1_VC15" },
	{ 0x4000, 0x1F48, 0, 0, "INT_MEM1_ADDR_P2_VC15" },
	{ 0x4000, 0x1F4C, 0, 0, "INT_MEM_ADDR_DSG_VC15" },
	{ 0x4000, 0x1F50, 0, 0, "INT_MEM_OFFSET_DSG_VC15" },
	{ 0x4000, 0x1F54, 0, 0, "INT_MEM_STRIDE_VC15" },
	{ 0x4000, 0x1F58, 0, 0, "INT_MEM_2D_STRIDE_Y_VC15" },
	{ 0x4000, 0x1F5C, 0, 0, "INT_MEM_2D_STRIDE_UV_VC15" },
	{ 0x4000, 0x1F60, 0, 0, "DATA_INFO_VC15" },
	{ 0x4000, 0x1F64, 0, 0, "DATA_CONVERT_CFG_VC15" },
	{ 0x4000, 0x1F70, 0, 0, "ROTATE_CFG_VC15" },
	{ 0x4000, 0x1F74, 0, 0, "PADDING_SIZE_VC15" },
	{ 0x4000, 0x1F78, 0, 0, "PADDING_SIZE_UV_VC15" },
	{ 0x4000, 0x1F7C, 0, 0, "PADDING_DATA_INFO_VC15" },
	{ 0x4000, 0x1F80, 0, 0, "NPUFMT_CFG_VC15" },
	{ 0x4000, 0x3000, 0, 0, "FLCVERS" },
	{ 0x4000, 0x3004, 0, 0, "FLCCTRL" },
	{ 0x4000, 0x3008, 0, 0, "FLCCSTAT0" },
	{ 0x4000, 0x300C, 0, 0, "FLCCSTAT1" },
	{ 0x4000, 0x3010, 0, 0, "FLCCSTAT2" },
	{ 0x4000, 0x3020, 0, 0, "FLCCSTAT6" },
	{ 0x4000, 0x3024, 0, 0, "FLCCSTAT7" },
	{ 0x4000, 0x3028, 0, 0, "FLCCCTRL" },
	{ 0x4000, 0x3030, 0, 0, "FLCCINTRAW" },
	{ 0x4000, 0x3034, 0, 0, "FLCCINTEN" },
	{ 0x4000, 0x3038, 0, 0, "FLCCINTSTAT" },
	{ 0x4000, 0x303C, 0, 0, "FLCCFSS" },
	{ 0x4000, 0x3040, 0, 0, "FLCCFCS" },
	{ 0x4000, 0x3044, 0, 0, "FLCCFRS" },
	{ 0x4000, 0x3048, 0, 0, "FLCCFWC" },
	{ 0x4000, 0x304C, 0, 0, "FLCCFHC" },
	{ 0x4000, 0x3050, 0, 0, "FLCCFDC" },
	{ 0x4000, 0x3060, 0, 0, "FLCCFSA" },
	{ 0x4000, 0x30A0, 0, 0, "FLCCMCS" },
	{ 0x4000, 0x30A4, 0, 0, "FLCCMRS" },
	{ 0x4000, 0x30A8, 0, 0, "FLCCMSA" },
	{ 0x4000, 0x30AC, 0, 0, "FLCCCSA" },
	{ 0x4000, 0x3108, 0, 0, "FLCDSTAT0" },
	{ 0x4000, 0x310C, 0, 0, "FLCDSTAT1" },
	{ 0x4000, 0x3110, 0, 0, "FLCDSTAT2" },
	{ 0x4000, 0x3120, 0, 0, "FLCDSTAT6" },
	{ 0x4000, 0x3124, 0, 0, "FLCDSTAT7" },
	{ 0x4000, 0x3128, 0, 0, "FLCDCTRL" },
	{ 0x4000, 0x3130, 0, 0, "FLCDINTRAW" },
	{ 0x4000, 0x3134, 0, 0, "FLCDINTEN" },
	{ 0x4000, 0x3138, 0, 0, "FLCDINTSTAT" },
	{ 0x4000, 0x313C, 0, 0, "FLCDFSS" },
	{ 0x4000, 0x3140, 0, 0, "FLCDFCS" },
	{ 0x4000, 0x3144, 0, 0, "FLCDFRS" },
	{ 0x4000, 0x3148, 0, 0, "FLCDFWC" },
	{ 0x4000, 0x314C, 0, 0, "FLCDFHC" },
	{ 0x4000, 0x3150, 0, 0, "FLCDFDC" },
	{ 0x4000, 0x3160, 0, 0, "FLCDFSA" },
	{ 0x4000, 0x31A0, 0, 0, "FLCDMCS" },
	{ 0x4000, 0x31A4, 0, 0, "FLCDMRS" },
	{ 0x4000, 0x31A8, 0, 0, "FLCDMSA" },
#endif
#ifdef ENABLE_REG_GIC
	{ 0x8000, 0x1000, 0, 0, "GICD_CTLR" },
	{ 0x8000, 0x1004, 0, 0, "GICD_TYPER" },
	{ 0x8000, 0x1008, 0, 0, "GICD_IIDR" },
	{ 0x8000, 0x1080, 0, 0, "GICD_IGROUPR0" },
	{ 0x8000, 0x1084, 0, 0, "GICD_IGROUPR1" },
	{ 0x8000, 0x1088, 0, 0, "GICD_IGROUPR2" },
	{ 0x8000, 0x108c, 0, 0, "GICD_IGROUPR3" },
	{ 0x8000, 0x1090, 0, 0, "GICD_IGROUPR4" },
	{ 0x8000, 0x1100, 0, 0, "GICD_ISENABLER0" },
	{ 0x8000, 0x1104, 0, 0, "GICD_ISENABLER1" },
	{ 0x8000, 0x1108, 0, 0, "GICD_ISENABLER2" },
	{ 0x8000, 0x110c, 0, 0, "GICD_ISENABLER3" },
	{ 0x8000, 0x1110, 0, 0, "GICD_ISENABLER4" },
	{ 0x8000, 0x1180, 0, 0, "GICD_ICENABLER0" },
	{ 0x8000, 0x1184, 0, 0, "GICD_ICENABLER1" },
	{ 0x8000, 0x1188, 0, 0, "GICD_ICENABLER2" },
	{ 0x8000, 0x118c, 0, 0, "GICD_ICENABLER3" },
	{ 0x8000, 0x1190, 0, 0, "GICD_ICENABLER4" },
	{ 0x8000, 0x1200, 0, 0, "GICD_ISPENDR0" },
	{ 0x8000, 0x1204, 0, 0, "GICD_ISPENDR1" },
	{ 0x8000, 0x1208, 0, 0, "GICD_ISPENDR2" },
	{ 0x8000, 0x120c, 0, 0, "GICD_ISPENDR3" },
	{ 0x8000, 0x1210, 0, 0, "GICD_ISPENDR4" },
	{ 0x8000, 0x1280, 0, 0, "GICD_ICPENDR0" },
	{ 0x8000, 0x1284, 0, 0, "GICD_ICPENDR1" },
	{ 0x8000, 0x1288, 0, 0, "GICD_ICPENDR2" },
	{ 0x8000, 0x128c, 0, 0, "GICD_ICPENDR3" },
	{ 0x8000, 0x1290, 0, 0, "GICD_ICPENDR4" },
	{ 0x8000, 0x1300, 0, 0, "GICD_ISACTIVER0" },
	{ 0x8000, 0x1304, 0, 0, "GICD_ISACTIVER1" },
	{ 0x8000, 0x1308, 0, 0, "GICD_ISACTIVER2" },
	{ 0x8000, 0x130c, 0, 0, "GICD_ISACTIVER3" },
	{ 0x8000, 0x1310, 0, 0, "GICD_ISACTIVER4" },
	{ 0x8000, 0x1380, 0, 0, "GICD_ICACTIVER0" },
	{ 0x8000, 0x1384, 0, 0, "GICD_ICACTIVER1" },
	{ 0x8000, 0x1388, 0, 0, "GICD_ICACTIVER2" },
	{ 0x8000, 0x138c, 0, 0, "GICD_ICACTIVER3" },
	{ 0x8000, 0x1390, 0, 0, "GICD_ICACTIVER4" },
	{ 0x8000, 0x1400, 0, 0, "GICD_IPRIORITYR_SGI0" },
	{ 0x8000, 0x1404, 0, 0, "GICD_IPRIORITYR_SGI1" },
	{ 0x8000, 0x1408, 0, 0, "GICD_IPRIORITYR_SGI2" },
	{ 0x8000, 0x140c, 0, 0, "GICD_IPRIORITYR_SGI3" },
	{ 0x8000, 0x1418, 0, 0, "GICD_IPRIORITYR_PPI0" },
	{ 0x8000, 0x141c, 0, 0, "GICD_IPRIORITYR_PPI1" },
	{ 0x8000, 0x1420, 0, 0, "GICD_IPRIORITYR_SPI0" },
	{ 0x8000, 0x1424, 0, 0, "GICD_IPRIORITYR_SPI1" },
	{ 0x8000, 0x1428, 0, 0, "GICD_IPRIORITYR_SPI2" },
	{ 0x8000, 0x142c, 0, 0, "GICD_IPRIORITYR_SPI3" },
	{ 0x8000, 0x1800, 0, 0, "GICD_ITARGETSR_SGI0" },
	{ 0x8000, 0x1804, 0, 0, "GICD_ITARGETSR_SGI1" },
	{ 0x8000, 0x1808, 0, 0, "GICD_ITARGETSR_SGI2" },
	{ 0x8000, 0x180c, 0, 0, "GICD_ITARGETSR_SGI3" },
	{ 0x8000, 0x1818, 0, 0, "GICD_ITARGETSR_PPI0" },
	{ 0x8000, 0x181c, 0, 0, "GICD_ITARGETSR_PPI1" },
	{ 0x8000, 0x1820, 0, 0, "GICD_ITARGETSR_SPI0" },
	{ 0x8000, 0x1824, 0, 0, "GICD_ITARGETSR_SPI1" },
	{ 0x8000, 0x1828, 0, 0, "GICD_ITARGETSR_SPI2" },
	{ 0x8000, 0x182c, 0, 0, "GICD_ITARGETSR_SPI3" },
	{ 0x8000, 0x1c00, 0, 0, "GICD_ICFGR_SGI" },
	{ 0x8000, 0x1c04, 0, 0, "GICD_ICFGR_PPI" },
	{ 0x8000, 0x1c08, 0, 0, "GICD_ICFGR_SPI0" },
	{ 0x8000, 0x1c0c, 0, 0, "GICD_ICFGR_SPI1" },
	{ 0x8000, 0x1c10, 0, 0, "GICD_ICFGR_SPI2" },
	{ 0x8000, 0x1c14, 0, 0, "GICD_ICFGR_SPI3" },
	{ 0x8000, 0x1d00, 0, 0, "GICD_PPISR" },
	{ 0x8000, 0x1d04, 0, 0, "GICD_SPISRn0" },
	{ 0x8000, 0x1d08, 0, 0, "GICD_SPISRn1" },
	{ 0x8000, 0x1d0c, 0, 0, "GICD_SPISRn2" },
	{ 0x8000, 0x1d10, 0, 0, "GICD_SPISRn3" },
	{ 0x8000, 0x1f00, 0, 0, "GICD_SGIR" },
	{ 0x8000, 0x1f10, 0, 0, "GICD_CPENDSGIR0" },
	{ 0x8000, 0x1f14, 0, 0, "GICD_CPENDSGIR1" },
	{ 0x8000, 0x1f18, 0, 0, "GICD_CPENDSGIR2" },
	{ 0x8000, 0x1f1c, 0, 0, "GICD_CPENDSGIR3" },
	{ 0x8000, 0x2000, 0, 0, "GICC_CTLR" },
	{ 0x8000, 0x2004, 0, 0, "GICC_PMR" },
	{ 0x8000, 0x2008, 0, 0, "GICC_BPR" },
	{ 0x8000, 0x200c, 0, 0, "GICC_IAR" },
	{ 0x8000, 0x2010, 0, 0, "GICC_EOIR" },
	{ 0x8000, 0x2014, 0, 0, "GICC_RPR" },
	{ 0x8000, 0x2018, 0, 0, "GICC_HPPIR" },
	{ 0x8000, 0x201c, 0, 0, "GICC_ABPR" },
	{ 0x8000, 0x2020, 0, 0, "GICC_AIAR" },
	{ 0x8000, 0x2024, 0, 0, "GICC_AEOIR" },
	{ 0x8000, 0x2028, 0, 0, "GICC_AHPPIR" },
	{ 0x8000, 0x20d0, 0, 0, "GICC_APR0" },
	{ 0x8000, 0x20e0, 0, 0, "GICC_NSAPR0" },
	{ 0x8000, 0x20fc, 0, 0, "GICC_IIDR" },
	{ 0x8000, 0x3000, 0, 0, "GICC_DIR" },
#endif
#ifdef ENABLE_REG_AAREG
#endif
#ifdef ENABLE_REG_TIMER
	{ 0xe000, 0x0000, 0, 0, "DSPC_WTCON" },
	{ 0xe000, 0x0004, 0, 0, "DSPC_WTDAT" },
	{ 0xe000, 0x0008, 0, 0, "DSPC_WTCNT" },
//	{ 0xe000, 0x000C, 0, 0, "DSPC_WTCLRINT" },
//	{ 0xe000, 0x0010, 0, 0, "DSPC_WTMINCNT" },
#endif
#ifdef ENABLE_REG_SYSCTRL_DSP0
	{ 0x10000, 0x0000, 0, 0, "DSP0_MCGEN" },
	{ 0x10000, 0x0008, 0, 0, "DSP0_PERF_MON_ENABLE" },
	{ 0x10000, 0x000c, 0, 0, "DSP0_PERF_MON_CLEAR" },
	{ 0x10000, 0x0010, 0, 0, "DSP0_DBG_MON_ENABLE" },
	{ 0x10000, 0x0014, 0, 0, "DSP0_DBG_INTR_STATUS" },
	{ 0x10000, 0x0018, 0, 0, "DSP0_DBG_INTR_ENABLE" },
	{ 0x10000, 0x001c, 0, 0, "DSP0_DBG_INTR_CLEAR" },
	{ 0x10000, 0x0020, 0, 0, "DSP0_DBG_INTR_MSTATUS" },
	{ 0x10000, 0x003c, 0, 0, "DSP0_PORT0_STALL_SIGNAL_IVP0" },
	{ 0x10000, 0x0040, 0, 0, "DSP0_PORT0_STALL_SIGNAL_IVP1" },
	{ 0x10000, 0x0044, 0, 0, "DSP0_PORT0_STALL_SIGNAL_IVP2" },
	{ 0x10000, 0x0048, 0, 0, "DSP0_PORT0_STALL_SIGNAL_IVP3" },
	{ 0x10000, 0x005c, 0, 0, "DSP0_PORT0_STALL_SIGNAL_SDMA" },
	{ 0x10000, 0x0080, 0, 0, "DSP0_IVP_PC0" },
	{ 0x10000, 0x0084, 0, 0, "DSP0_IVP_PC1" },
	{ 0x10000, 0x0088, 0, 0, "DSP0_IVP_CORE_ACTIVE_CNT" },
	{ 0x10000, 0x008c, 0, 0, "DSP0_IVP_CORE_STALL_CNT" },
	{ 0x10000, 0x0090, 0, 0, "DSP0_IVP_SLVERR_PM_ADDR" },
	{ 0x10000, 0x0094, 0, 0, "DSP0_IVP_SLVERR_DM_ADDR" },
	{ 0x10000, 0x0098, 0, 0, "DSP0_IVP_SLVERR_MEMORY" },
	{ 0x10000, 0x009c, 0, 0, "DSP0_IVP_EPC00" },
	{ 0x10000, 0x00a0, 0, 0, "DSP0_IVP_EPC01" },
	{ 0x10000, 0x00a4, 0, 0, "DSP0_IVP_EPC02" },
	{ 0x10000, 0x00a8, 0, 0, "DSP0_IVP_EPC03" },
	{ 0x10000, 0x00ac, 0, 0, "DSP0_IVP_EPC10" },
	{ 0x10000, 0x00b0, 0, 0, "DSP0_IVP_EPC11" },
	{ 0x10000, 0x00b4, 0, 0, "DSP0_IVP_EPC12" },
	{ 0x10000, 0x00b8, 0, 0, "DSP0_IVP_EPC13" },
	{ 0x10000, 0x0400, 0, 0, "DSP0_IVP_WAKEUP" },
	{ 0x10000, 0x0404, 0, 0, "DSP0_IVP_TH0_INTR_ENABLE" },
	{ 0x10000, 0x0408, 0, 0, "DSP0_IVP_TH1_INTR_ENABLE" },
	{ 0x10000, 0x040c, 0, 0, "DSP0_IVP_TH0_SWI_SET" },
	{ 0x10000, 0x0410, 0, 0, "DSP0_IVP_TH1_SWI_SET" },
	{ 0x10000, 0x0414, 0, 0, "DSP0_IVP_TH0_MASKED_STATUS" },
	{ 0x10000, 0x0418, 0, 0, "DSP0_IVP_TH1_MASKED_STATUS" },
	{ 0x10000, 0x0420, 0, 0, "DSP0_IVP_IC_BASE_ADDR" },
	{ 0x10000, 0x0424, 0, 0, "DSP0_IVP_IC_CODE_SIZE" },
	{ 0x10000, 0x0428, 0, 0, "DSP0_IVP_IC_INVALID_REQ" },
	{ 0x10000, 0x042c, 0, 0, "DSP0_IVP_IC_INVALID_STATUS" },
	{ 0x10000, 0x0430, 0, 0, "DSP0_IVP_DC_BASE_ADDR" },
	{ 0x10000, 0x0434, 0, 0, "DSP0_IVP_DC_DATA_SIZE" },
	{ 0x10000, 0x0438, 0, 0, "DSP0_IVP_DC_CTRL_REQ" },
	{ 0x10000, 0x043c, 0, 0, "DSP0_IVP_DC_CTRL_STATUS" },
	{ 0x10000, 0x0440, 0, 0, "DSP0_IVP_TH0_SWI_CLEAR" },
	{ 0x10000, 0x0444, 0, 0, "DSP0_IVP_TH1_SWI_CLEAR" },
	{ 0x10000, 0x0800, 0, 0, "DSP0_IVP_TH0_MAILBOX_INTR" },
	{ 0x10000, 0x0804, 0, 0, "DSP0_IVP_TH0_MAILBOX0" },
	{ 0x10000, 0x0808, 0, 0, "DSP0_IVP_TH0_MAILBOX1" },
	{ 0x10000, 0x080c, 0, 0, "DSP0_IVP_TH0_MAILBOX2" },
	{ 0x10000, 0x0810, 0, 0, "DSP0_IVP_TH0_MAILBOX3" },
	{ 0x10000, 0x0a00, 0, 0, "DSP0_IVP_TH1_MAILBOX_INTR" },
	{ 0x10000, 0x0a04, 0, 0, "DSP0_IVP_TH1_MAILBOX0" },
	{ 0x10000, 0x0a08, 0, 0, "DSP0_IVP_TH1_MAILBOX1" },
	{ 0x10000, 0x0a0c, 0, 0, "DSP0_IVP_TH1_MAILBOX2" },
	{ 0x10000, 0x0a10, 0, 0, "DSP0_IVP_TH1_MAILBOX3" },
#endif
#ifdef ENABLE_REG_SYSCTRL_DSP1
	{ 0x20000, 0x0000, 0, 0, "DSP1_MCGEN" },
	{ 0x20000, 0x0008, 0, 0, "DSP1_PERF_MON_ENABLE" },
	{ 0x20000, 0x000c, 0, 0, "DSP1_PERF_MON_CLEAR" },
	{ 0x20000, 0x0010, 0, 0, "DSP1_DBG_MON_ENABLE" },
	{ 0x20000, 0x0014, 0, 0, "DSP1_DBG_INTR_STATUS" },
	{ 0x20000, 0x0018, 0, 0, "DSP1_DBG_INTR_ENABLE" },
	{ 0x20000, 0x001c, 0, 0, "DSP1_DBG_INTR_CLEAR" },
	{ 0x20000, 0x0020, 0, 0, "DSP1_DBG_INTR_MSTATUS" },
	{ 0x20000, 0x003c, 0, 0, "DSP1_PORT0_STALL_SIGNAL_IVP0" },
	{ 0x20000, 0x0040, 0, 0, "DSP1_PORT0_STALL_SIGNAL_IVP1" },
	{ 0x20000, 0x0044, 0, 0, "DSP1_PORT0_STALL_SIGNAL_IVP2" },
	{ 0x20000, 0x0048, 0, 0, "DSP1_PORT0_STALL_SIGNAL_IVP3" },
	{ 0x20000, 0x005c, 0, 0, "DSP1_PORT0_STALL_SIGNAL_SDMA" },
	{ 0x20000, 0x0080, 0, 0, "DSP1_IVP_PC0" },
	{ 0x20000, 0x0084, 0, 0, "DSP1_IVP_PC1" },
	{ 0x20000, 0x0088, 0, 0, "DSP1_IVP_CORE_ACTIVE_CNT" },
	{ 0x20000, 0x008c, 0, 0, "DSP1_IVP_CORE_STALL_CNT" },
	{ 0x20000, 0x0090, 0, 0, "DSP1_IVP_SLVERR_PM_ADDR" },
	{ 0x20000, 0x0094, 0, 0, "DSP1_IVP_SLVERR_DM_ADDR" },
	{ 0x20000, 0x0098, 0, 0, "DSP1_IVP_SLVERR_MEMORY" },
	{ 0x20000, 0x009c, 0, 0, "DSP1_IVP_EPC00" },
	{ 0x20000, 0x00a0, 0, 0, "DSP1_IVP_EPC01" },
	{ 0x20000, 0x00a4, 0, 0, "DSP1_IVP_EPC02" },
	{ 0x20000, 0x00a8, 0, 0, "DSP1_IVP_EPC03" },
	{ 0x20000, 0x00ac, 0, 0, "DSP1_IVP_EPC10" },
	{ 0x20000, 0x00b0, 0, 0, "DSP1_IVP_EPC11" },
	{ 0x20000, 0x00b4, 0, 0, "DSP1_IVP_EPC12" },
	{ 0x20000, 0x00b8, 0, 0, "DSP1_IVP_EPC13" },
	{ 0x20000, 0x0400, 0, 0, "DSP1_IVP_WAKEUP" },
	{ 0x20000, 0x0404, 0, 0, "DSP1_IVP_TH0_INTR_ENABLE" },
	{ 0x20000, 0x0408, 0, 0, "DSP1_IVP_TH1_INTR_ENABLE" },
	{ 0x20000, 0x040c, 0, 0, "DSP1_IVP_TH0_SWI_SET" },
	{ 0x20000, 0x0410, 0, 0, "DSP1_IVP_TH1_SWI_SET" },
	{ 0x20000, 0x0414, 0, 0, "DSP1_IVP_TH0_MASKED_STATUS" },
	{ 0x20000, 0x0418, 0, 0, "DSP1_IVP_TH1_MASKED_STATUS" },
	{ 0x20000, 0x0420, 0, 0, "DSP1_IVP_IC_BASE_ADDR" },
	{ 0x20000, 0x0424, 0, 0, "DSP1_IVP_IC_CODE_SIZE" },
	{ 0x20000, 0x0428, 0, 0, "DSP1_IVP_IC_INVALID_REQ" },
	{ 0x20000, 0x042c, 0, 0, "DSP1_IVP_IC_INVALID_STATUS" },
	{ 0x20000, 0x0430, 0, 0, "DSP1_IVP_DC_BASE_ADDR" },
	{ 0x20000, 0x0434, 0, 0, "DSP1_IVP_DC_DATA_SIZE" },
	{ 0x20000, 0x0438, 0, 0, "DSP1_IVP_DC_CTRL_REQ" },
	{ 0x20000, 0x043c, 0, 0, "DSP1_IVP_DC_CTRL_STATUS" },
	{ 0x20000, 0x0440, 0, 0, "DSP1_IVP_TH0_SWI_CLEAR" },
	{ 0x20000, 0x0444, 0, 0, "DSP1_IVP_TH1_SWI_CLEAR" },
	{ 0x20000, 0x0800, 0, 0, "DSP1_IVP_TH0_MAILBOX_INTR" },
	{ 0x20000, 0x0804, 0, 0, "DSP1_IVP_TH0_MAILBOX0" },
	{ 0x20000, 0x0808, 0, 0, "DSP1_IVP_TH0_MAILBOX1" },
	{ 0x20000, 0x080c, 0, 0, "DSP1_IVP_TH0_MAILBOX2" },
	{ 0x20000, 0x0810, 0, 0, "DSP1_IVP_TH0_MAILBOX3" },
	{ 0x20000, 0x0a00, 0, 0, "DSP1_IVP_TH1_MAILBOX_INTR" },
	{ 0x20000, 0x0a04, 0, 0, "DSP1_IVP_TH1_MAILBOX0" },
	{ 0x20000, 0x0a08, 0, 0, "DSP1_IVP_TH1_MAILBOX1" },
	{ 0x20000, 0x0a0c, 0, 0, "DSP1_IVP_TH1_MAILBOX2" },
	{ 0x20000, 0x0a10, 0, 0, "DSP1_IVP_TH1_MAILBOX3" },
#endif
};

unsigned int dsp_ctrl_sm_readl(unsigned int reg_addr)
{
	dsp_check();
	return readl(static_ctrl->sfr + reg_addr);
}

int dsp_ctrl_sm_writel(unsigned int reg_addr, int val)
{
	dsp_enter();
	writel(val, static_ctrl->sfr + reg_addr);
	dsp_leave();
	return 0;
}

static unsigned int __dsp_ctrl_secure_readl(unsigned int addr)
{
	int ret;
	unsigned long val;

	dsp_enter();
#ifdef ENABLE_SECURE_READ
	ret = exynos_smc_readsfr(static_ctrl->sfr_pa + addr, &val);
	if (ret) {
		dsp_err("Failed to read secure sfr(%#x)(%d)\n", addr, ret);
		return 0xdeadc002;
	}
#else
	ret = 0;
	val = readl(static_ctrl->sfr + addr);
#endif

	dsp_leave();
	return val;
}

static int __dsp_ctrl_secure_writel(int val, unsigned int addr)
{
	int ret;

	dsp_enter();
#ifdef ENABLE_SECURE_WRITE
	ret = exynos_smc(SMC_CMD_REG,
			SMC_REG_ID_SFR_W(static_ctrl->sfr_pa + addr),
			val, 0x0);
	if (ret) {
		dsp_err("Failed to write secure sfr(%#x)(%d)\n", addr, ret);
		return ret;
	}
#else
	ret = 0;
	writel(val, static_ctrl->sfr + addr);
#endif

	dsp_leave();
	return 0;
}

unsigned int dsp_ctrl_offset_readl(unsigned int reg_id, unsigned int offset)
{
	dsp_enter();
	dsp_leave();
	return 0;
}

int dsp_ctrl_offset_writel(unsigned int reg_id, unsigned int offset, int val)
{
	dsp_enter();
	dsp_leave();
	return 0;
}

unsigned int dsp_ctrl_readl(unsigned int reg_id)
{
	unsigned int addr;

	dsp_check();
	if (reg_id >= DSP_REG_END) {
		dsp_warn("register id is invalid(%u/%u)\n",
				reg_id, DSP_REG_END);
		return -EINVAL;
	}

	if (sfr_reg[reg_id].flag & REG_SEC_DENY)
		return 0xdeadc000;
	else if (sfr_reg[reg_id].flag & REG_WRONLY)
		return 0xdeadc001;

	addr = sfr_reg[reg_id].base + sfr_reg[reg_id].offset;

	if (sfr_reg[reg_id].flag & REG_SEC_R)
		return __dsp_ctrl_secure_readl(addr);
	else
		return readl(static_ctrl->sfr + addr);
}

int dsp_ctrl_writel(unsigned int reg_id, int val)
{
	unsigned int addr;

	dsp_enter();
	if (reg_id >= DSP_REG_END) {
		dsp_warn("register id is invalid(%u/%u)\n",
				reg_id, DSP_REG_END);
		return -EINVAL;
	}

	if (sfr_reg[reg_id].flag & (REG_SEC_DENY | REG_WRONLY))
		return -EACCES;

	addr = sfr_reg[reg_id].base + sfr_reg[reg_id].offset;

	if (sfr_reg[reg_id].flag & REG_SEC_W)
		__dsp_ctrl_secure_writel(val, addr);
	else
		writel(val, static_ctrl->sfr + addr);

	dsp_leave();
	return 0;
}

int dsp_ctrl_boot_init(struct dsp_ctrl *ctrl)
{
	dsp_enter();
	dsp_leave();
	return 0;
}

int dsp_ctrl_debug_init(struct dsp_ctrl *ctrl)
{
	dsp_enter();
	dsp_leave();
	return 0;
}

int dsp_ctrl_all_init(struct dsp_ctrl *ctrl)
{
	dsp_enter();
	//TODO temp code for EVT0, remove
	dsp_ctrl_writel(DSPC_MCGEN, 0x7fffffff);

	/* change secure flag */
	dsp_ctrl_writel(DSPC_SEC_MEMORY_FLAG, 0xff);
	dsp_ctrl_writel(DSPC_SEC_DMAVC_FLAG, 0x3ffff);
	dsp_ctrl_writel(DSPC_SEC_DSP0_VTCM_FLAG, 0xffff);
	dsp_ctrl_writel(DSPC_SEC_DSP1_VTCM_FLAG, 0xffff);

	/* disable watchdog */
	dsp_ctrl_writel(DSPC_WTCON, 0x0);
	/* disable history buffer TODO only EVT0 */
	dsp_ctrl_writel(DSPC_HISTORY_ENABLE, 0x0);

	/* enable debug monitor */
	dsp_ctrl_writel(DSP0_PERF_MON_ENABLE, 0x1);
	dsp_ctrl_writel(DSP1_PERF_MON_ENABLE, 0x1);

	/* set CA5 base address */
	dsp_ctrl_writel(DSPC_CPU_INITVTOR, DSP_CA5_BIN_IOVA);

	dsp_leave();
	return 0;
}

int dsp_ctrl_start(struct dsp_ctrl *ctrl)
{
	dsp_enter();
	dsp_ctrl_writel(DSPC_CPU_RELEASE, 0x1);
	dsp_leave();
	return 0;
}

//TODO temp code for EVT0, reset sequence will be changed
int dsp_ctrl_reset(struct dsp_ctrl *ctrl)
{
	int ret;
	unsigned int wfi_status, timeout;

	dsp_enter();
	dsp_ctrl_writel(DSPC_HOST_MAILBOX_NS0, 4);
	dsp_ctrl_writel(DSPC_HOST_MAILBOX_NS_INTR, 0x101);

	timeout = 1000;
	while (1) {
		wfi_status = dsp_ctrl_readl(DSPC_CPU_WFI_STATUS);
		if (wfi_status == 0x1 || !timeout)
			break;
		timeout--;
		udelay(100);
	};

	if (wfi_status != 0x1) {
		ret = -ETIMEDOUT;
		dsp_err("status of device is not idle(%#x)\n", wfi_status);
		dsp_ctrl_dump();
		goto p_err;
	} else {
		dsp_ctrl_writel(DSPC_CPU_RELEASE, 0x0);
		dsp_ctrl_writel(DSP1_MCGEN, 0xffff);
		dsp_ctrl_writel(DSP0_MCGEN, 0xffff);
		dsp_ctrl_writel(DSPC_MCGEN, 0xffffffff);
	}

	dsp_leave();
	return 0;
p_err:
	return ret;
}

int dsp_ctrl_force_reset(struct dsp_ctrl *ctrl)
{
	dsp_enter();
	dsp_leave();
	return 0;
}

void dsp_ctrl_reg_print(unsigned int reg_id)
{
	unsigned int addr;

	dsp_enter();
	if (reg_id >= DSP_REG_END) {
		dsp_warn("register id is invalid(%u/%u)\n",
				reg_id, DSP_REG_END);
		return;
	}

	addr = sfr_reg[reg_id].base + sfr_reg[reg_id].offset;
	dsp_info("[%4d][%5x][%4x][%2x][%32s] %8x\n",
			reg_id, addr, sfr_reg[reg_id].flag,
			sfr_reg[reg_id].count, sfr_reg[reg_id].name,
			dsp_ctrl_readl(reg_id));
	dsp_leave();
}

void dsp_ctrl_pc_dump(void)
{
	int idx, repeat = 10;

	dsp_enter();
	dsp_notice("pc register dump (repeat:%d)\n", repeat);
	for (idx = 0; idx < repeat; ++idx) {
		dsp_notice("[%2d][%17s] %8x\n",
				idx, sfr_reg[DSPC_CPU_PC].name,
				dsp_ctrl_readl(DSPC_CPU_PC));
		dsp_notice("[%2d][%17s] %8x\n",
				idx, sfr_reg[DSP0_IVP_PC0].name,
				dsp_ctrl_readl(DSP0_IVP_PC0));
		dsp_notice("[%2d][%17s] %8x\n",
				idx, sfr_reg[DSP0_IVP_PC1].name,
				dsp_ctrl_readl(DSP0_IVP_PC1));
		dsp_notice("[%2d][%17s] %8x\n",
				idx, sfr_reg[DSP1_IVP_PC0].name,
				dsp_ctrl_readl(DSP1_IVP_PC0));
		dsp_notice("[%2d][%17s] %8x\n",
				idx, sfr_reg[DSP1_IVP_PC1].name,
				dsp_ctrl_readl(DSP1_IVP_PC1));
	};
	dsp_leave();
}

void dsp_ctrl_reserved_sm_dump(void)
{
	dsp_enter();
	dsp_leave();
}

void dsp_ctrl_userdefined_dump(void)
{
	dsp_enter();
	dsp_leave();
}

void dsp_ctrl_dump(void)
{
	int idx;
	unsigned int addr;

	dsp_enter();
	dsp_notice("register dump (count:%d)\n", DSP_REG_END);
	for (idx = 0; idx < DSP_REG_END; ++idx) {
		addr = sfr_reg[idx].base + sfr_reg[idx].offset;
		dsp_notice("[%4d][%5x][%4x][%2x][%32s] %8x\n",
				idx, addr, sfr_reg[idx].flag,
				sfr_reg[idx].count, sfr_reg[idx].name,
				dsp_ctrl_readl(idx));
	};

	dsp_ctrl_reserved_sm_dump();
	dsp_ctrl_userdefined_dump();
	dsp_ctrl_pc_dump();
	dsp_leave();
}

void dsp_ctrl_user_reg_print(struct seq_file *file, unsigned int reg_id)
{
	dsp_enter();
	dsp_leave();
}

void dsp_ctrl_user_pc_dump(struct seq_file *file)
{
	int idx, repeat = 10;

	dsp_enter();
	seq_printf(file, "pc register dump (repeat:%d)\n", repeat);
	for (idx = 0; idx < repeat; ++idx) {
		seq_printf(file, "[%2d][%17s] %8x\n",
				idx, sfr_reg[DSPC_CPU_PC].name,
				dsp_ctrl_readl(DSPC_CPU_PC));
		seq_printf(file, "[%2d][%17s] %8x\n",
				idx, sfr_reg[DSP0_IVP_PC0].name,
				dsp_ctrl_readl(DSP0_IVP_PC0));
		seq_printf(file, "[%2d][%17s] %8x\n",
				idx, sfr_reg[DSP0_IVP_PC1].name,
				dsp_ctrl_readl(DSP0_IVP_PC1));
		seq_printf(file, "[%2d][%17s] %8x\n",
				idx, sfr_reg[DSP1_IVP_PC0].name,
				dsp_ctrl_readl(DSP1_IVP_PC0));
		seq_printf(file, "[%2d][%17s] %8x\n",
				idx, sfr_reg[DSP1_IVP_PC1].name,
				dsp_ctrl_readl(DSP1_IVP_PC1));
	};
	dsp_leave();
}

void dsp_ctrl_user_reserved_sm_dump(struct seq_file *file)
{
	dsp_enter();
	dsp_leave();
}

void dsp_ctrl_user_userdefined_dump(struct seq_file *file)
{
	dsp_enter();
	dsp_leave();
}

void dsp_ctrl_user_dump(struct seq_file *file)
{
	int idx;
	unsigned int addr;

	dsp_enter();
	seq_printf(file, "register dump (count:%d)\n", DSP_REG_END);
	for (idx = 0; idx < DSP_REG_END; ++idx) {
		addr = sfr_reg[idx].base + sfr_reg[idx].offset;
		seq_printf(file, "[%4d][%5x][%4x][%2x][%32s] %8x\n",
				idx, addr, sfr_reg[idx].flag,
				sfr_reg[idx].count, sfr_reg[idx].name,
				dsp_ctrl_readl(idx));
	};

	dsp_ctrl_user_reserved_sm_dump(file);
	dsp_ctrl_user_userdefined_dump(file);
	dsp_ctrl_user_pc_dump(file);
	dsp_leave();
}

int dsp_ctrl_open(struct dsp_ctrl *ctrl)
{
	dsp_enter();
	dsp_leave();
	return 0;
}

int dsp_ctrl_close(struct dsp_ctrl *ctrl)
{
	dsp_enter();
	dsp_leave();
	return 0;
}

int dsp_ctrl_probe(struct dsp_system *sys)
{
	struct dsp_ctrl *ctrl;

	dsp_enter();
	ctrl = &sys->ctrl;
	static_ctrl = ctrl;
	ctrl->sfr_pa = sys->sfr_pa;
	ctrl->sfr = sys->sfr;
	dsp_leave();
	return 0;
}

void dsp_ctrl_remove(struct dsp_ctrl *ctrl)
{
	dsp_enter();
	dsp_leave();
}
