INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/a/ahmad.malik/Lab4/4Bit_parallel_LS_Reg/4Bit_parallel_LS_Reg.sim/sim_1/impl/timing/xsim/Parallel_LSReg_4bit_testbench_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_LSReg_4bit
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/a/ahmad.malik/Lab4/4Bit_parallel_LS_Reg/4Bit_parallel_LS_Reg.srcs/sim_1/new/Parallel_LSReg_4bit_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parallel_LSReg_4bit_testbench
