[04/25 20:23:12      0s] 
[04/25 20:23:12      0s] Cadence Innovus(TM) Implementation System.
[04/25 20:23:12      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[04/25 20:23:12      0s] 
[04/25 20:23:12      0s] Version:	v19.16-s053_1, built Mon Aug 31 13:16:01 PDT 2020
[04/25 20:23:12      0s] Options:	
[04/25 20:23:12      0s] Date:		Tue Apr 25 20:23:12 2023
[04/25 20:23:12      0s] Host:		auto.ece.pdx.edu (x86_64 w/Linux 3.10.0-1160.88.1.el7.x86_64) (1core*60cpus*Intel Xeon E312xx (Sandy Bridge, IBRS update) 16384KB)
[04/25 20:23:12      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[04/25 20:23:12      0s] 
[04/25 20:23:12      0s] License:
[04/25 20:23:12      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[04/25 20:23:12      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[04/25 20:23:26     13s] @(#)CDS: Innovus v19.16-s053_1 (64bit) 08/31/2020 13:16 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/25 20:23:26     13s] @(#)CDS: NanoRoute 19.16-s053_1 NR200827-1939/19_16-UB (database version 18.20, 510.7.1) {superthreading v1.53}
[04/25 20:23:26     13s] @(#)CDS: AAE 19.16-s019 (64bit) 08/31/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/25 20:23:26     13s] @(#)CDS: CTE 19.16-s019_1 () Aug 22 2020 00:37:42 ( )
[04/25 20:23:26     13s] @(#)CDS: SYNTECH 19.16-s010_1 () Aug 17 2020 09:10:13 ( )
[04/25 20:23:26     13s] @(#)CDS: CPE v19.16-s038
[04/25 20:23:26     13s] @(#)CDS: IQuantus/TQuantus 19.1.3-s268 (64bit) Mon Aug 10 22:57:12 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/25 20:23:26     13s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[04/25 20:23:26     13s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[04/25 20:23:26     13s] @(#)CDS: RCDB 11.14.18
[04/25 20:23:26     13s] @(#)CDS: STYLUS 19.10-s018_1 (06/12/2020 04:43 PDT)
[04/25 20:23:26     13s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_11676_auto.ece.pdx.edu_pasam_ZAVXES.

[04/25 20:23:26     13s] Change the soft stacksize limit to 0.2%RAM (170 mbytes). Set global soft_stack_size_limit to change the value.
[04/25 20:23:27     14s] Sourcing startup file ./enc.tcl
[04/25 20:23:27     14s] <CMD> alias fs set top_design fifo1_sram
[04/25 20:23:27     14s] <CMD> alias f set top_design fifo1
[04/25 20:23:27     14s] <CMD> alias o set top_design ORCA_TOP
[04/25 20:23:27     14s] <CMD> alias e set top_design ExampleRocketSystem
[04/25 20:23:27     14s] <CMD> set_table_style -name report_timing -max_widths { 8,6,23,70} -no_frame_fix_width
[04/25 20:23:27     14s] **WARN: (TCLCMD-1083):	'-no_frame_fix_width are global controls that affect all of the various timing reports.  The -name option is used to specify a report-specific behavior, and therefore cannot be used with these global options. You should use a separate set_table_style command to specify the desired global options. You can then use additional set_table_style commands to refine the behaviors of specific timing reports.'
[04/25 20:23:27     14s] <CMD> set_global report_timing_format  {delay arrival slew load fanout cell hpin}
[04/25 20:23:27     14s] 
[04/25 20:23:27     14s] **INFO:  MMMC transition support version v31-84 
[04/25 20:23:27     14s] 
[04/25 20:23:27     14s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/25 20:23:27     14s] <CMD> suppressMessage ENCEXT-2799
[04/25 20:23:27     14s] <CMD> win
[04/25 20:23:33     16s] <CMD> o
[04/25 20:23:56     21s] ### Start verbose source output (echo mode) for '../../ORCA_TOP.design_config.tcl' ...
[04/25 20:23:56     21s] # set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
# set top_design ORCA_TOP
# set FCL 1
# set add_ios 0
# set pad_design 0
# set design_size {1000 800}
# set design_io_border 10
# set dc_floorplanning 1
# set enable_dft 1
# set innovus_enable_manual_macro_placement 1
# set split_constraints 0
# set rtl_list [list ../rtl/$top_design.sv ]
# set slow_corner "ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
# set fast_corner "ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
# set slow_metal 1p9m_Cmax_-40
# set fast_metal 1p9m_Cmax_-40
# set synth_corners $slow_corner
# set synth_corners_slow $slow_corner
# set synth_corners_fast $fast_corner
# set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram"
# set sub_lib_type "saed32?vt_ saed32sram_ saed32?vt_ulvl_ saed32?vt_dlvl_ "
# if { 0 } {
    set corners ""
    #Add Worst corners
    set corners "$corners ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
    #Add Best corners
    set corners "$corners ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
    #Add Leakage corners
    set corners "$corners ff0p95v125c f0p95v125c_i1p16v ff0p95v125c_i0p95v ff1p16v125c ff1p16v125c_i1p16v ff1p16v125c ff1p16v125c_i0p95v"
    set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram_lp"
    # Get the main standard cells, and also the level shifters.  Plus srams.
    set sub_lib_type "saed32?vt_ saed32?vt_ulvl_ saed32?vt_dlvl_ saed32sram_"
}
# set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
# set sub_block {SDRAM_TOP 
				BLENDER_0 
				PCI_TOP 
				CONTEXT_MEM 
				RISC_CORE 
				CLOCKING 
				BLENDER_1 
				PARSER 
				}
# set sub_block_I {I_SDRAM_TOP I_BLENDER_1  I_BLENDER_0 I_RISC_CORE I_CONTEXT_MEM I_PCI_TOP I_PARSER I_CLOCKING}
# set macro_block {I_SDRAM_TOP I_PCI_TOP I_RISC_CORE I_CONTEXT_MEM}
### End verbose source output for '../../ORCA_TOP.design_config.tcl'.
[04/25 20:23:56     21s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/25 20:23:56     21s] <CMD> set search_path {}
[04/25 20:23:56     21s] <CMD> set init_lef_file {../../cadence_cap_tech/tech.lef saed32sram.lef saed32nm_hvt_1p9m.lef saed32nm_rvt_1p9m.lef saed32nm_lvt_1p9m.lef}
[04/25 20:23:56     21s] <CMD> set init_mmmc_file mmmc.tcl
[04/25 20:23:56     21s] <CMD> set init_design_netlisttype Verilog
[04/25 20:23:56     21s] <CMD> set init_verilog ../../syn/outputs/ORCA_TOP.genus.vg
[04/25 20:23:56     21s] <CMD> set init_top_cell ORCA_TOP
[04/25 20:23:56     21s] <CMD> set init_pwr_net VDD
[04/25 20:23:56     21s] <CMD> set init_gnd_net VSS
[04/25 20:23:56     21s] <CMD> init_design
[04/25 20:23:56     21s] #% Begin Load MMMC data ... (date=04/25 20:23:56, mem=487.4M)
[04/25 20:23:56     21s] #% End Load MMMC data ... (date=04/25 20:23:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=487.6M, current mem=487.6M)
[04/25 20:23:56     21s] 
[04/25 20:23:56     21s] Loading LEF file ../../cadence_cap_tech/tech.lef ...
[04/25 20:23:56     21s] 
[04/25 20:23:56     21s] Loading LEF file saed32sram.lef ...
[04/25 20:23:56     21s] Set DBUPerIGU to M2 pitch 152.
[04/25 20:23:57     21s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[04/25 20:23:57     21s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[04/25 20:23:57     21s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32sram.lef at line 197399.
[04/25 20:23:57     21s] 
[04/25 20:23:57     21s] Loading LEF file saed32nm_hvt_1p9m.lef ...
[04/25 20:23:57     22s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[04/25 20:23:57     22s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[04/25 20:23:57     22s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_hvt_1p9m.lef at line 191962.
[04/25 20:23:57     22s] 
[04/25 20:23:57     22s] Loading LEF file saed32nm_rvt_1p9m.lef ...
[04/25 20:23:58     22s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[04/25 20:23:58     22s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[04/25 20:23:58     22s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_rvt_1p9m.lef at line 148040.
[04/25 20:23:58     22s] 
[04/25 20:23:58     22s] Loading LEF file saed32nm_lvt_1p9m.lef ...
[04/25 20:23:58     22s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[04/25 20:23:58     22s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[04/25 20:23:58     22s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_lvt_1p9m.lef at line 67466.
[04/25 20:23:58     22s] 
[04/25 20:23:58     22s] viaInitial starts at Tue Apr 25 20:23:58 2023
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR_C' and 'VIA12SQ_C'.
[04/25 20:23:58     22s] Type 'man IMPPP-543' for more detail.
[04/25 20:23:58     22s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG_C' and 'VIA12SQ_C'.
[04/25 20:23:58     22s] Type 'man IMPPP-543' for more detail.
[04/25 20:23:58     22s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR' and 'VIA12SQ_C'.
[04/25 20:23:58     22s] Type 'man IMPPP-543' for more detail.
[04/25 20:23:58     22s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG' and 'VIA12SQ_C'.
[04/25 20:23:58     22s] Type 'man IMPPP-543' for more detail.
[04/25 20:23:58     22s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR_C' and 'VIA23SQ_C'.
[04/25 20:23:58     22s] Type 'man IMPPP-543' for more detail.
[04/25 20:23:58     22s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG_C' and 'VIA23SQ_C'.
[04/25 20:23:58     22s] Type 'man IMPPP-543' for more detail.
[04/25 20:23:58     22s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR' and 'VIA23SQ_C'.
[04/25 20:23:58     22s] Type 'man IMPPP-543' for more detail.
[04/25 20:23:58     22s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG' and 'VIA23SQ_C'.
[04/25 20:23:58     22s] Type 'man IMPPP-543' for more detail.
[04/25 20:23:58     22s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR_C' and 'VIA34SQ_C'.
[04/25 20:23:58     22s] Type 'man IMPPP-543' for more detail.
[04/25 20:23:58     22s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG_C' and 'VIA34SQ_C'.
[04/25 20:23:58     22s] Type 'man IMPPP-543' for more detail.
[04/25 20:23:58     22s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR' and 'VIA34SQ_C'.
[04/25 20:23:58     22s] Type 'man IMPPP-543' for more detail.
[04/25 20:23:58     22s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG' and 'VIA34SQ_C'.
[04/25 20:23:58     22s] Type 'man IMPPP-543' for more detail.
[04/25 20:23:58     22s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR_C' and 'VIA45SQ_C'.
[04/25 20:23:58     22s] Type 'man IMPPP-543' for more detail.
[04/25 20:23:58     22s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG_C' and 'VIA45SQ_C'.
[04/25 20:23:58     22s] Type 'man IMPPP-543' for more detail.
[04/25 20:23:58     22s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR' and 'VIA45SQ_C'.
[04/25 20:23:58     22s] Type 'man IMPPP-543' for more detail.
[04/25 20:23:58     22s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG' and 'VIA45SQ_C'.
[04/25 20:23:58     22s] Type 'man IMPPP-543' for more detail.
[04/25 20:23:58     22s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR_C' and 'VIA56SQ_C'.
[04/25 20:23:58     22s] Type 'man IMPPP-543' for more detail.
[04/25 20:23:58     22s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG_C' and 'VIA56SQ_C'.
[04/25 20:23:58     22s] Type 'man IMPPP-543' for more detail.
[04/25 20:23:58     22s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR' and 'VIA56SQ_C'.
[04/25 20:23:58     22s] Type 'man IMPPP-543' for more detail.
[04/25 20:23:58     22s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG' and 'VIA56SQ_C'.
[04/25 20:23:58     22s] Type 'man IMPPP-543' for more detail.
[04/25 20:23:58     22s] **WARN: (EMS-27):	Message (IMPPP-543) has exceeded the current message display limit of 20.
[04/25 20:23:58     22s] To increase the message display limit, refer to the product command reference manual.
[04/25 20:23:58     22s] viaInitial ends at Tue Apr 25 20:23:58 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[04/25 20:23:58     22s] Loading view definition file from mmmc.tcl
[04/25 20:23:58     22s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib' ...
[04/25 20:23:58     23s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 84713)
[04/25 20:23:58     23s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 84764)
[04/25 20:23:58     23s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 84815)
[04/25 20:23:58     23s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 120153)
[04/25 20:23:58     23s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 120204)
[04/25 20:23:58     23s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 120255)
[04/25 20:23:59     23s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226791 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[04/25 20:23:59     23s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226792 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[04/25 20:23:59     23s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226793 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[04/25 20:23:59     23s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[04/25 20:23:59     23s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[04/25 20:23:59     23s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[04/25 20:23:59     23s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[04/25 20:23:59     23s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[04/25 20:23:59     23s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[04/25 20:23:59     23s] Read 294 cells in library 'saed32hvt_ss0p75vn40c' 
[04/25 20:23:59     23s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib' ...
[04/25 20:23:59     23s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 6569 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib)
[04/25 20:23:59     23s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 6570 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib)
[04/25 20:23:59     23s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 6571 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib)
[04/25 20:23:59     23s] Read 24 cells in library 'saed32hvt_dlvl_ss0p75vn40c_i0p95v' 
[04/25 20:23:59     23s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib' ...
[04/25 20:23:59     23s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 3945 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib)
[04/25 20:23:59     23s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 3946 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib)
[04/25 20:23:59     23s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 3947 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib)
[04/25 20:23:59     23s] Read 12 cells in library 'saed32hvt_ulvl_ss0p75vn40c_i0p75v' 
[04/25 20:23:59     23s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib' ...
[04/25 20:23:59     23s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 6569 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib)
[04/25 20:23:59     23s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 6570 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib)
[04/25 20:23:59     23s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 6571 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib)
[04/25 20:23:59     23s] Read 24 cells in library 'saed32hvt_dlvl_ss0p75vn40c_i0p75v' 
[04/25 20:23:59     23s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib' ...
[04/25 20:23:59     23s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 84613)
[04/25 20:23:59     23s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 84664)
[04/25 20:23:59     23s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 84715)
[04/25 20:23:59     24s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 120053)
[04/25 20:23:59     24s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 120104)
[04/25 20:23:59     24s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 120155)
[04/25 20:24:00     24s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226348 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[04/25 20:24:00     24s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226349 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[04/25 20:24:00     24s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226350 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[04/25 20:24:00     24s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[04/25 20:24:00     24s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[04/25 20:24:00     24s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[04/25 20:24:00     24s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[04/25 20:24:00     24s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[04/25 20:24:00     24s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[04/25 20:24:00     24s] Read 294 cells in library 'saed32hvt_ss0p95vn40c' 
[04/25 20:24:00     24s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib' ...
[04/25 20:24:00     24s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 3945 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib)
[04/25 20:24:00     24s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 3946 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib)
[04/25 20:24:00     24s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 3947 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib)
[04/25 20:24:00     24s] Read 12 cells in library 'saed32hvt_ulvl_ss0p95vn40c_i0p75v' 
[04/25 20:24:00     24s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib' ...
[04/25 20:24:00     24s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84611)
[04/25 20:24:00     24s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84662)
[04/25 20:24:00     24s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84713)
[04/25 20:24:00     24s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 120051)
[04/25 20:24:00     24s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 120102)
[04/25 20:24:00     24s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 120153)
[04/25 20:24:00     25s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226658 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[04/25 20:24:00     25s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226659 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[04/25 20:24:00     25s] Message <TECHLIB-1161> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[04/25 20:24:00     25s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[04/25 20:24:00     25s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[04/25 20:24:00     25s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[04/25 20:24:00     25s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[04/25 20:24:00     25s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[04/25 20:24:00     25s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[04/25 20:24:00     25s] Read 294 cells in library 'saed32rvt_ss0p75vn40c' 
[04/25 20:24:00     25s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib' ...
[04/25 20:24:00     25s] Read 24 cells in library 'saed32rvt_dlvl_ss0p75vn40c_i0p95v' 
[04/25 20:24:00     25s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib' ...
[04/25 20:24:01     25s] Read 12 cells in library 'saed32rvt_ulvl_ss0p75vn40c_i0p75v' 
[04/25 20:24:01     25s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib' ...
[04/25 20:24:01     25s] Read 24 cells in library 'saed32rvt_dlvl_ss0p75vn40c_i0p75v' 
[04/25 20:24:01     25s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib' ...
[04/25 20:24:01     25s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 84607)
[04/25 20:24:01     25s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 84658)
[04/25 20:24:01     25s] Message <TECHLIB-1277> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[04/25 20:24:01     26s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
[04/25 20:24:01     26s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
[04/25 20:24:01     26s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[04/25 20:24:01     26s] Read 294 cells in library 'saed32rvt_ss0p95vn40c' 
[04/25 20:24:01     26s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib' ...
[04/25 20:24:01     26s] Read 12 cells in library 'saed32rvt_ulvl_ss0p95vn40c_i0p75v' 
[04/25 20:24:01     26s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib' ...
[04/25 20:24:02     27s] Read 294 cells in library 'saed32lvt_ss0p75vn40c' 
[04/25 20:24:02     27s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.lib' ...
[04/25 20:24:02     27s] Read 24 cells in library 'saed32lvt_dlvl_ss0p75vn40c_i0p95v' 
[04/25 20:24:02     27s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.lib' ...
[04/25 20:24:02     27s] Read 12 cells in library 'saed32lvt_ulvl_ss0p75vn40c_i0p75v' 
[04/25 20:24:02     27s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.lib' ...
[04/25 20:24:02     27s] Read 24 cells in library 'saed32lvt_dlvl_ss0p75vn40c_i0p75v' 
[04/25 20:24:02     27s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib' ...
[04/25 20:24:03     28s] Read 294 cells in library 'saed32lvt_ss0p95vn40c' 
[04/25 20:24:03     28s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.lib' ...
[04/25 20:24:03     28s] Read 12 cells in library 'saed32lvt_ulvl_ss0p95vn40c_i0p75v' 
[04/25 20:24:03     28s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.lib' ...
[04/25 20:24:03     28s] Read 35 cells in library 'saed32sram_ss0p95vn40c' 
[04/25 20:24:03     28s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p95vn40c.lib' ...
[04/25 20:24:04     29s] Read 294 cells in library 'saed32hvt_ff0p95vn40c' 
[04/25 20:24:04     29s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p95vn40c_i1p16v.lib' ...
[04/25 20:24:04     29s] Read 24 cells in library 'saed32hvt_dlvl_ff0p95vn40c_i1p16v' 
[04/25 20:24:04     29s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff0p95vn40c_i0p95v.lib' ...
[04/25 20:24:04     29s] Read 12 cells in library 'saed32hvt_ulvl_ff0p95vn40c_i0p95v' 
[04/25 20:24:04     29s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p95vn40c_i0p95v.lib' ...
[04/25 20:24:04     29s] Read 24 cells in library 'saed32hvt_dlvl_ff0p95vn40c_i0p95v' 
[04/25 20:24:04     29s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff1p16vn40c.lib' ...
[04/25 20:24:05     30s] Read 294 cells in library 'saed32hvt_ff1p16vn40c' 
[04/25 20:24:05     30s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16vn40c_i1p16v.lib' ...
[04/25 20:24:05     30s] Read 12 cells in library 'saed32hvt_ulvl_ff1p16vn40c_i1p16v' 
[04/25 20:24:05     30s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff1p16vn40c_i1p16v.lib' ...
[04/25 20:24:05     30s] Read 24 cells in library 'saed32hvt_dlvl_ff1p16vn40c_i1p16v' 
[04/25 20:24:05     30s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16vn40c_i0p95v.lib' ...
[04/25 20:24:05     30s] Read 12 cells in library 'saed32hvt_ulvl_ff1p16vn40c_i0p95v' 
[04/25 20:24:05     30s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib' ...
[04/25 20:24:06     31s] Read 294 cells in library 'saed32rvt_ff0p95vn40c' 
[04/25 20:24:06     31s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff0p95vn40c_i1p16v.lib' ...
[04/25 20:24:06     31s] Read 24 cells in library 'saed32rvt_dlvl_ff0p95vn40c_i1p16v' 
[04/25 20:24:06     31s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff0p95vn40c_i0p95v.lib' ...
[04/25 20:24:06     31s] Read 12 cells in library 'saed32rvt_ulvl_ff0p95vn40c_i0p95v' 
[04/25 20:24:06     31s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff0p95vn40c_i0p95v.lib' ...
[04/25 20:24:06     31s] Read 24 cells in library 'saed32rvt_dlvl_ff0p95vn40c_i0p95v' 
[04/25 20:24:06     31s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib' ...
[04/25 20:24:07     32s] Read 294 cells in library 'saed32rvt_ff1p16vn40c' 
[04/25 20:24:07     32s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff1p16vn40c_i1p16v.lib' ...
[04/25 20:24:07     32s] Read 12 cells in library 'saed32rvt_ulvl_ff1p16vn40c_i1p16v' 
[04/25 20:24:07     32s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff1p16vn40c_i1p16v.lib' ...
[04/25 20:24:07     32s] Read 24 cells in library 'saed32rvt_dlvl_ff1p16vn40c_i1p16v' 
[04/25 20:24:07     32s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff1p16vn40c_i0p95v.lib' ...
[04/25 20:24:07     32s] Read 12 cells in library 'saed32rvt_ulvl_ff1p16vn40c_i0p95v' 
[04/25 20:24:07     32s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ff0p95vn40c.lib' ...
[04/25 20:24:08     33s] Read 294 cells in library 'saed32lvt_ff0p95vn40c' 
[04/25 20:24:08     33s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff0p95vn40c_i1p16v.lib' ...
[04/25 20:24:08     33s] Read 24 cells in library 'saed32lvt_dlvl_ff0p95vn40c_i1p16v' 
[04/25 20:24:08     33s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff0p95vn40c_i0p95v.lib' ...
[04/25 20:24:08     33s] Read 12 cells in library 'saed32lvt_ulvl_ff0p95vn40c_i0p95v' 
[04/25 20:24:08     33s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff0p95vn40c_i0p95v.lib' ...
[04/25 20:24:08     33s] Read 24 cells in library 'saed32lvt_dlvl_ff0p95vn40c_i0p95v' 
[04/25 20:24:08     33s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ff1p16vn40c.lib' ...
[04/25 20:24:09     34s] Read 294 cells in library 'saed32lvt_ff1p16vn40c' 
[04/25 20:24:09     34s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff1p16vn40c_i1p16v.lib' ...
[04/25 20:24:09     34s] Read 12 cells in library 'saed32lvt_ulvl_ff1p16vn40c_i1p16v' 
[04/25 20:24:09     34s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff1p16vn40c_i1p16v.lib' ...
[04/25 20:24:09     34s] Read 24 cells in library 'saed32lvt_dlvl_ff1p16vn40c_i1p16v' 
[04/25 20:24:09     34s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff1p16vn40c_i0p95v.lib' ...
[04/25 20:24:09     34s] Read 12 cells in library 'saed32lvt_ulvl_ff1p16vn40c_i0p95v' 
[04/25 20:24:09     34s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ff1p16vn40c.lib' ...
[04/25 20:24:09     34s] Read 35 cells in library 'saed32sram_ff1p16vn40c' 
[04/25 20:24:09     34s] Ending "PreSetAnalysisView" (total cpu=0:00:12.2, real=0:00:11.0, peak res=716.4M, current mem=555.9M)
[04/25 20:24:09     34s] *** End library_loading (cpu=0.20min, real=0.18min, mem=60.4M, fe_cpu=0.58min, fe_real=0.95min, fe_mem=858.9M) ***
[04/25 20:24:09     34s] #% Begin Load netlist data ... (date=04/25 20:24:09, mem=555.9M)
[04/25 20:24:09     34s] *** Begin netlist parsing (mem=858.9M) ***
[04/25 20:24:09     34s] Created 1025 new cells from 44 timing libraries.
[04/25 20:24:09     34s] Reading netlist ...
[04/25 20:24:09     34s] Backslashed names will retain backslash and a trailing blank character.
[04/25 20:24:09     35s] Reading verilog netlist '../../syn/outputs/ORCA_TOP.genus.vg'
[04/25 20:24:10     35s] 
[04/25 20:24:10     35s] *** Memory Usage v#1 (Current mem = 866.859M, initial mem = 289.684M) ***
[04/25 20:24:10     35s] *** End netlist parsing (cpu=0:00:00.4, real=0:00:01.0, mem=866.9M) ***
[04/25 20:24:10     35s] #% End Load netlist data ... (date=04/25 20:24:10, total cpu=0:00:00.5, real=0:00:01.0, peak res=608.7M, current mem=608.7M)
[04/25 20:24:10     35s] Set top cell to ORCA_TOP.
[04/25 20:24:11     36s] Hooked 4138 DB cells to tlib cells.
[04/25 20:24:11     36s] Ending "BindLib:" (total cpu=0:00:00.9, real=0:00:01.0, peak res=735.0M, current mem=735.0M)
[04/25 20:24:11     36s] Starting recursive module instantiation check.
[04/25 20:24:11     36s] No recursion found.
[04/25 20:24:11     36s] Building hierarchical netlist for Cell ORCA_TOP ...
[04/25 20:24:11     36s] *** Netlist is unique.
[04/25 20:24:11     36s] Setting Std. cell height to 1672 DBU (smallest netlist inst).
[04/25 20:24:11     36s] ** info: there are 4263 modules.
[04/25 20:24:11     36s] ** info: there are 45560 stdCell insts.
[04/25 20:24:11     36s] ** info: there are 40 macros.
[04/25 20:24:11     36s] ** info: there are 35 multi-height stdCell insts (7 stdCells)
[04/25 20:24:11     36s] 
[04/25 20:24:11     36s] *** Memory Usage v#1 (Current mem = 996.285M, initial mem = 289.684M) ***
[04/25 20:24:11     36s] **WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/25 20:24:11     36s] Type 'man IMPFP-3961' for more detail.
[04/25 20:24:11     36s] **WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/25 20:24:11     36s] Type 'man IMPFP-3961' for more detail.
[04/25 20:24:11     36s] **WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/25 20:24:11     36s] Type 'man IMPFP-3961' for more detail.
[04/25 20:24:11     36s] **WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/25 20:24:11     36s] Type 'man IMPFP-3961' for more detail.
[04/25 20:24:11     36s] Horizontal Layer M1 offset = 0 (derived)
[04/25 20:24:11     36s] Vertical Layer M2 offset = 0 (derived)
[04/25 20:24:11     36s] Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
[04/25 20:24:11     36s] Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
[04/25 20:24:11     36s] Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
[04/25 20:24:11     36s] Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
[04/25 20:24:11     36s] Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
[04/25 20:24:11     36s] Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
[04/25 20:24:11     36s] Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
[04/25 20:24:11     36s] Set Default Net Delay as 1000 ps.
[04/25 20:24:11     36s] Set Default Net Load as 0.5 pF. 
[04/25 20:24:11     36s] Set Default Input Pin Transition as 0.1 ps.
[04/25 20:24:11     37s] Extraction setup Started 
[04/25 20:24:11     37s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[04/25 20:24:11     37s] Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap ...
[04/25 20:24:11     37s] Process name: saed32nm_1p9m_Cmax.
[04/25 20:24:11     37s] Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap ...
[04/25 20:24:11     37s] Process name: saed32nm_1p9m_Cmin.
[04/25 20:24:12     37s] Importing multi-corner RC tables ... 
[04/25 20:24:12     37s] Summary of Active RC-Corners : 
[04/25 20:24:12     37s]  
[04/25 20:24:12     37s]  Analysis View: test_worst_scenario
[04/25 20:24:12     37s]     RC-Corner Name        : cmax
[04/25 20:24:12     37s]     RC-Corner Index       : 0
[04/25 20:24:12     37s]     RC-Corner Temperature : -40 Celsius
[04/25 20:24:12     37s]     RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap'
[04/25 20:24:12     37s]     RC-Corner PreRoute Res Factor         : 1
[04/25 20:24:12     37s]     RC-Corner PreRoute Cap Factor         : 1
[04/25 20:24:12     37s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/25 20:24:12     37s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/25 20:24:12     37s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/25 20:24:12     37s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/25 20:24:12     37s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/25 20:24:12     37s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/25 20:24:12     37s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/25 20:24:12     37s]  
[04/25 20:24:12     37s]  Analysis View: func_worst_scenario
[04/25 20:24:12     37s]     RC-Corner Name        : cmax
[04/25 20:24:12     37s]     RC-Corner Index       : 0
[04/25 20:24:12     37s]     RC-Corner Temperature : -40 Celsius
[04/25 20:24:12     37s]     RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap'
[04/25 20:24:12     37s]     RC-Corner PreRoute Res Factor         : 1
[04/25 20:24:12     37s]     RC-Corner PreRoute Cap Factor         : 1
[04/25 20:24:12     37s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/25 20:24:12     37s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/25 20:24:12     37s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/25 20:24:12     37s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/25 20:24:12     37s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/25 20:24:12     37s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/25 20:24:12     37s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/25 20:24:12     37s]  
[04/25 20:24:12     37s]  Analysis View: test_best_scenario
[04/25 20:24:12     37s]     RC-Corner Name        : cmin
[04/25 20:24:12     37s]     RC-Corner Index       : 1
[04/25 20:24:12     37s]     RC-Corner Temperature : -40 Celsius
[04/25 20:24:12     37s]     RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap'
[04/25 20:24:12     37s]     RC-Corner PreRoute Res Factor         : 1
[04/25 20:24:12     37s]     RC-Corner PreRoute Cap Factor         : 1
[04/25 20:24:12     37s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/25 20:24:12     37s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/25 20:24:12     37s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/25 20:24:12     37s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/25 20:24:12     37s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/25 20:24:12     37s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/25 20:24:12     37s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/25 20:24:12     37s]  
[04/25 20:24:12     37s]  Analysis View: func_best_scenario
[04/25 20:24:12     37s]     RC-Corner Name        : cmin
[04/25 20:24:12     37s]     RC-Corner Index       : 1
[04/25 20:24:12     37s]     RC-Corner Temperature : -40 Celsius
[04/25 20:24:12     37s]     RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap'
[04/25 20:24:12     37s]     RC-Corner PreRoute Res Factor         : 1
[04/25 20:24:12     37s]     RC-Corner PreRoute Cap Factor         : 1
[04/25 20:24:12     37s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/25 20:24:12     37s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/25 20:24:12     37s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/25 20:24:12     37s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/25 20:24:12     37s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/25 20:24:12     37s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/25 20:24:12     37s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/25 20:24:12     37s] LayerId::1 widthSet size::4
[04/25 20:24:12     37s] LayerId::2 widthSet size::4
[04/25 20:24:12     37s] LayerId::3 widthSet size::4
[04/25 20:24:12     37s] LayerId::4 widthSet size::4
[04/25 20:24:12     37s] LayerId::5 widthSet size::4
[04/25 20:24:12     37s] LayerId::6 widthSet size::4
[04/25 20:24:12     37s] LayerId::7 widthSet size::4
[04/25 20:24:12     37s] LayerId::8 widthSet size::4
[04/25 20:24:12     37s] LayerId::9 widthSet size::4
[04/25 20:24:12     37s] LayerId::10 widthSet size::2
[04/25 20:24:12     37s] Updating RC grid for preRoute extraction ...
[04/25 20:24:12     37s] Initializing multi-corner capacitance tables ... 
[04/25 20:24:12     37s] Initializing multi-corner resistance tables ...
[04/25 20:24:12     37s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[04/25 20:24:12     37s] *Info: initialize multi-corner CTS.
[04/25 20:24:12     37s] Ending "SetAnalysisView" (total cpu=0:00:00.4, real=0:00:00.0, peak res=951.8M, current mem=705.4M)
[04/25 20:24:12     38s] Reading timing constraints file '../../constraints/ORCA_TOP_func_best.sdc' ...
[04/25 20:24:12     38s] Current (total cpu=0:00:38.1, real=0:01:00.0, peak res=951.8M, current mem=924.1M)
[04/25 20:24:12     38s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../constraints/ORCA_TOP_func_best.sdc, Line 8).
[04/25 20:24:12     38s] 
[04/25 20:24:13     38s] **WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 261).
[04/25 20:24:13     38s] 
[04/25 20:24:13     38s] **WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 286).
[04/25 20:24:13     38s] 
[04/25 20:24:13     38s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 289).
[04/25 20:24:13     38s] 
[04/25 20:24:13     38s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 292).
[04/25 20:24:13     38s] 
[04/25 20:24:13     38s] **WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 786).
[04/25 20:24:13     38s] 
[04/25 20:24:13     38s] **WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 787).
[04/25 20:24:13     38s] 
[04/25 20:24:13     38s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[04/25 20:24:13     38s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[04/25 20:24:13     38s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[04/25 20:24:13     38s] INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_func_best.sdc completed, with 7 WARNING
[04/25 20:24:13     38s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:01.0, peak res=946.8M, current mem=946.8M)
[04/25 20:24:13     38s] Current (total cpu=0:00:38.3, real=0:01:01, peak res=951.8M, current mem=946.8M)
[04/25 20:24:13     38s] Reading timing constraints file '../../constraints/ORCA_TOP_test_best.sdc' ...
[04/25 20:24:13     38s] Current (total cpu=0:00:38.4, real=0:01:01, peak res=951.8M, current mem=946.8M)
[04/25 20:24:13     38s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../constraints/ORCA_TOP_test_best.sdc, Line 8).
[04/25 20:24:13     38s] 
[04/25 20:24:13     38s] **WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 265).
[04/25 20:24:13     38s] 
[04/25 20:24:13     38s] **WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 290).
[04/25 20:24:13     38s] 
[04/25 20:24:13     38s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 293).
[04/25 20:24:13     38s] 
[04/25 20:24:13     38s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 296).
[04/25 20:24:13     38s] 
[04/25 20:24:13     38s] **WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 822).
[04/25 20:24:13     38s] 
[04/25 20:24:13     38s] **WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 823).
[04/25 20:24:13     38s] 
[04/25 20:24:13     38s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[04/25 20:24:13     38s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[04/25 20:24:13     38s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[04/25 20:24:13     38s] INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_test_best.sdc completed, with 7 WARNING
[04/25 20:24:13     38s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=969.5M, current mem=969.5M)
[04/25 20:24:13     38s] Current (total cpu=0:00:38.5, real=0:01:01, peak res=969.5M, current mem=969.5M)
[04/25 20:24:13     38s] Reading timing constraints file '../../constraints/ORCA_TOP_func_worst.sdc' ...
[04/25 20:24:13     38s] Current (total cpu=0:00:38.5, real=0:01:01, peak res=969.5M, current mem=969.5M)
[04/25 20:24:13     38s] **WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 263).
[04/25 20:24:13     38s] 
[04/25 20:24:13     38s] **WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 288).
[04/25 20:24:13     38s] 
[04/25 20:24:13     38s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 291).
[04/25 20:24:13     38s] 
[04/25 20:24:13     38s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 298).
[04/25 20:24:13     38s] 
[04/25 20:24:13     38s] INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_func_worst.sdc completed, with 4 WARNING
[04/25 20:24:13     38s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=970.0M, current mem=970.0M)
[04/25 20:24:13     38s] Current (total cpu=0:00:38.6, real=0:01:01, peak res=970.0M, current mem=970.0M)
[04/25 20:24:13     38s] Reading timing constraints file '../../constraints/ORCA_TOP_test_worst.sdc' ...
[04/25 20:24:13     38s] Current (total cpu=0:00:38.6, real=0:01:01, peak res=970.0M, current mem=970.0M)
[04/25 20:24:13     38s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 8).
[04/25 20:24:13     38s] 
[04/25 20:24:13     38s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 9).
[04/25 20:24:13     38s] 
[04/25 20:24:13     38s] **WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 266).
[04/25 20:24:13     38s] 
[04/25 20:24:13     38s] **WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 291).
[04/25 20:24:13     38s] 
[04/25 20:24:13     38s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 294).
[04/25 20:24:13     38s] 
[04/25 20:24:13     38s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 301).
[04/25 20:24:13     38s] 
[04/25 20:24:13     38s] **WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 831).
[04/25 20:24:13     38s] 
[04/25 20:24:13     38s] **WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 832).
[04/25 20:24:13     38s] 
[04/25 20:24:13     38s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[04/25 20:24:13     38s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[04/25 20:24:13     38s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[04/25 20:24:13     38s] INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_test_worst.sdc completed, with 8 WARNING
[04/25 20:24:13     38s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=970.5M, current mem=970.5M)
[04/25 20:24:13     38s] Current (total cpu=0:00:38.8, real=0:01:01, peak res=970.5M, current mem=970.5M)
[04/25 20:24:13     38s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/25 20:24:13     38s] Creating Cell Server ...(0, 1, 1, 1)
[04/25 20:24:13     38s] Summary for sequential cells identification: 
[04/25 20:24:13     38s]   Identified SBFF number: 138
[04/25 20:24:13     38s]   Identified MBFF number: 0
[04/25 20:24:13     38s]   Identified SB Latch number: 0
[04/25 20:24:13     38s]   Identified MB Latch number: 0
[04/25 20:24:13     38s]   Not identified SBFF number: 180
[04/25 20:24:13     38s]   Not identified MBFF number: 0
[04/25 20:24:13     38s]   Not identified SB Latch number: 0
[04/25 20:24:13     38s]   Not identified MB Latch number: 0
[04/25 20:24:13     38s]   Number of sequential cells which are not FFs: 78
[04/25 20:24:13     38s] Total number of combinational cells: 402
[04/25 20:24:13     38s] Total number of sequential cells: 396
[04/25 20:24:13     38s] Total number of tristate cells: 18
[04/25 20:24:13     38s] Total number of level shifter cells: 108
[04/25 20:24:13     38s] Total number of power gating cells: 0
[04/25 20:24:13     38s] Total number of isolation cells: 48
[04/25 20:24:13     38s] Total number of power switch cells: 0
[04/25 20:24:13     38s] Total number of pulse generator cells: 0
[04/25 20:24:13     38s] Total number of always on buffers: 0
[04/25 20:24:13     38s] Total number of retention cells: 0
[04/25 20:24:13     38s] List of usable buffers: NBUFFX2_LVT NBUFFX16_LVT NBUFFX32_LVT NBUFFX4_LVT NBUFFX8_LVT
[04/25 20:24:13     38s] Total number of usable buffers: 5
[04/25 20:24:13     38s] List of unusable buffers:
[04/25 20:24:13     38s] Total number of unusable buffers: 0
[04/25 20:24:13     38s] List of usable inverters: IBUFFX2_LVT IBUFFX16_LVT IBUFFX32_LVT INVX0_LVT IBUFFX4_LVT IBUFFX8_LVT INVX16_LVT INVX1_LVT INVX2_LVT INVX32_LVT INVX4_LVT IBUFFX2_RVT INVX8_LVT IBUFFX16_RVT IBUFFX32_RVT INVX0_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT INVX1_RVT INVX2_RVT INVX32_RVT INVX4_RVT IBUFFX2_HVT INVX8_RVT IBUFFX16_HVT IBUFFX32_HVT INVX0_HVT IBUFFX4_HVT IBUFFX8_HVT INVX16_HVT INVX1_HVT INVX2_HVT INVX32_HVT INVX4_HVT INVX8_HVT
[04/25 20:24:13     38s] Total number of usable inverters: 36
[04/25 20:24:13     38s] List of unusable inverters:
[04/25 20:24:13     38s] Total number of unusable inverters: 0
[04/25 20:24:13     38s] List of identified usable delay cells: DELLN1X2_LVT DELLN2X2_LVT DELLN3X2_LVT DELLN1X2_RVT DELLN2X2_RVT DELLN3X2_RVT NBUFFX2_RVT NBUFFX16_RVT NBUFFX32_RVT NBUFFX4_RVT NBUFFX8_RVT DELLN1X2_HVT DELLN2X2_HVT DELLN3X2_HVT NBUFFX2_HVT NBUFFX16_HVT NBUFFX32_HVT NBUFFX4_HVT NBUFFX8_HVT
[04/25 20:24:13     38s] Total number of identified usable delay cells: 19
[04/25 20:24:13     38s] List of identified unusable delay cells:
[04/25 20:24:13     38s] Total number of identified unusable delay cells: 0
[04/25 20:24:13     38s] Creating Cell Server, finished. 
[04/25 20:24:13     38s] 
[04/25 20:24:13     38s] Deleting Cell Server ...
[04/25 20:24:13     39s] 
[04/25 20:24:13     39s] *** Summary of all messages that are not suppressed in this session:
[04/25 20:24:13     39s] Severity  ID               Count  Summary                                  
[04/25 20:24:13     39s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[04/25 20:24:13     39s] WARNING   IMPPP-543           28  Inconsistent cut size definition in VIAR...
[04/25 20:24:13     39s] ERROR     DMMMC-271            9  The software does not currently support ...
[04/25 20:24:13     39s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[04/25 20:24:13     39s] WARNING   TCLCMD-1015          6  The %s command is not currently supporte...
[04/25 20:24:13     39s] WARNING   TCLCMD-1142          8  Virtual clock '%s' is being created with...
[04/25 20:24:13     39s] WARNING   TCLCMD-1333          8  The combinational generated clock %s was...
[04/25 20:24:13     39s] WARNING   TCLCMD-1461          3  Skipped unsupported command: %s          
[04/25 20:24:13     39s] WARNING   TECHLIB-302         72  No function defined for cell '%s'. The c...
[04/25 20:24:13     39s] WARNING   TECHLIB-1161       132  The library level attribute %s on line %...
[04/25 20:24:13     39s] WARNING   TECHLIB-1277        72  The %s '%s' has been defined for %s %s '...
[04/25 20:24:13     39s] *** Message Summary: 334 warning(s), 9 error(s)
[04/25 20:24:13     39s] 
[04/25 20:24:13     39s] ### Start verbose source output (echo mode) for '../../ORCA_TOP.design_options.tcl' ...
[04/25 20:24:13     39s] # if {[info exists synopsys_program_name]} {

	if { $synopsys_program_name == "dc_shell" } {
	
		set auto_insert_level_shifters_on_clocks all
    	}

      	if { $synopsys_program_name == "icc2_shell" } {

		####### FLOORPLANNING OPTIONS
		if { [sizeof_collection [get_placement_blockage io_pblockage ] ] ==0 } {
		  #create_placement_blockage -type hard_macro -boundary {{10.0 10.0} {1000 50}} -name io_pblockage
		  #create_placement_blockage -type hard_macro -boundary {{10.0 10.0} {800 30}} -name io_pblockage
		}

		set_individual_pin_constraints -sides 4 -ports [get_attribute [get_ports ] name ] -offset 500 -pin_spacing 1 -allowed_layers [ get_layers { M4 M5 M6 M7 } ]
		set_individual_pin_constraints -sides 4 -ports [get_attribute [get_ports ] name ]
		place_pins -self
		#set_individual_pin_constraints -sides 4 -ports [get_attribute [get_ports ] name ]
	    #load_upf ../../syn/outputs/ORCA_TOP.dc.upf.place_2020

		if { [ sizeof_collection [get_voltage_areas * ] ] < 2 && $FCL==0} {
			create_voltage_area -power_domains {PD_RISC_CORE} -power VDDH -ground VSS -cells [get_cells I_RISC_CORE/*] -region {{11 433} {417 649}} -name RISC_CORE_VA
		#	create_voltage_area  -region {{10.0 433.0480} {418.27 653.72}} -power_domains PD_RISC_CORE
		}

		
		if { [sizeof_collection [ get_placement_blockages pb* ] ] == 0 && $FCL==0 } {
		create_placement_blockage -name pb_PCI -type allow_buffer_only -blocked_percentage 0 -boundary {{12.5400 11.6720} {12.5400 459.1800} {136.7500 459.1800} {136.7500 136.5420} {275.9600 136.5420} {275.9600 11.6720}}
		create_placement_blockage -name pb_SDRAM -type allow_buffer_only -blocked_percentage 0 -boundary {{729.9360 216.8970} {1007.7480 216.8970} {1007.7480 12.0810} {729.9360 12.0810}}
		create_placement_blockage -name pb_CONTEXT -type allow_buffer_only -blocked_percentage 0 -boundary {{829.0800 216.8970} {829.0800 505.3040} {537.9270 505.3040} {537.9270 651.7880} {1008.1820 651.7880} {1008.1820 216.8970}}
		create_placement_blockage -name pb_RISC -type allow_buffer_only -blocked_percentage 0 -boundary {{11.6720 459.1800} {11.6720 650.0060} {303.6600 650.0060} {303.6600 459.1800}}
		
		}
		######PLACE

		set_app_option -name place.coarse.continue_on_missing_scandef -value true

		set_app_option -name place_opt.initial_place.effort -value medium
		set_app_option -name place_opt.final_place.effort -value medium


		#set enable_recovery_removal_arcs true
		set_app_option -name time.disable_recovery_removal_checks -value false
		#set timing_enable_multiple_clocks_per_reg true
		#set timing_remove_clock_reconvergence_pessimism true
		set_app_option -name timer.remove_clock_reconvergence_pessimism -value true

		#set physopt_enable_via_res_support true
		#set physopt_hard_keepout_distance 5
		#set_preferred_routing_direction -direction vertical -l {M2 M4}
		#set_preferred_routing_direction -direction horizontal -l {M3 M5}
		set_ignored_layers  -min_routing_layer M2 -max_routing_layer M7


		# To optimize DW components (I think only adders right now??) - default is false
		#set physopt_dw_opto true

		#set_ahfs_options -remove_effort high
		#set_buffer_opt_strategy -effort medium


		###########################  CTS Related
		create_routing_rule clock_double_spacing -spacings {M1 0.1 M2 0.112 M3 0.112 M4 0.112 M5 0.112 M6 0.112 M7 0.112 M8 0.112}
		#set_clock_routing_rules -clock [ get_clocks * ] -net_type leaf -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3
		set_clock_routing_rules -clock [ get_clocks * ] -net_type internal -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3
		set_clock_routing_rules -clock [ get_clocks * ] -net_type root -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3

		set cts_clks [get_clocks {SDRAM_CLK SYS_2x_CLK SYS_CLK PCI_CLK} ]

		# don't allow X16 or X32.  Maybe just stop X32.  They are extremely high drive and could cause EM problems.
		set_lib_cell_purpose -include none [get_lib_cell {*/*X32*} ]

		# dont allow INV* for CTS since I think they are unbalanced rise/fall
		set_lib_cell_purpose -exclude cts [ get_lib_cell */INV* ]

		# potentially try to disallow IBUF (inverter buffers) or NBUF (non-inverting buffers) to see if all inverters or all buffers makes a difference
		set_lib_cell_purpose -exclude cts [ get_lib_cell */IBUF* ]
		#set_lib_cell_purpose -exclude cts [ get_lib_cell */NBUF* ]

		# dont allow slower cells on clock trees.  
		set_lib_cell_purpose -exclude cts [ get_lib_cell { */*HVT */*RVT } ]

		set_max_transition 0.15 -clock_path $cts_clks 

		# Other potential options
		# set_max_capacitance cap_value -clock_path $cts_clks
		# set_app_option -name cts.common.max_net_length  -value float
		# set_app_option -name cts.common.max_fanout  -value <2-1000000>
		# set_clock_tree_options -target_skew value -clock $cts_clks 
		# set_clock_tree_options -target_latency value -clock $cts_clks

		#set_host_options -max_cores 1 -num_processes 1 mo.ece.pdx.edu
		set_app_options -name place_opt.flow.enable_ccd -value false
		set_app_options -name clock_opt.flow.enable_ccd -value false
		set_app_options -name route_opt.flow.enable_ccd -value false
		set_app_options -name ccd.max_postpone -value 0
		set_app_options -name ccd.max_prepone -value 0


		# If design blows up, try turning hold fixing off. 
		# set_app_option -name clock_opt.flow.skip_hold -value true

		# Dont use delay buffers
		#set_dont_use [get_lib_cells */DELLN* ]
		set_lib_cell_purpose -include none [get_lib_cells */DELLN* ]
		set_lib_cell_purpose -include hold [get_lib_cells */DELLN* ]

		########################## Route related
		set_app_option -name route_opt.flow.xtalk_reduction -value true
		set_app_option -name time.si_enable_analysis -value true

   	}
} elseif {[get_db root: .program_short_name] == "innovus"} {

	#Read in upf dumped from genus	
	read_power_intent ../../syn/outputs/ORCA_TOP.genus.upf -1801
	commit_power_intent
	#Edit box when you reduce fp size
	modifyPowerDomainAttr PD_RISC_CORE -box 430 0 760 330

	setNanoRouteMode -drouteEndIteration 10
	set cts_clks [get_clocks {SDRAM_CLK SYS_2x_CLK SYS_CLK PCI_CLK} ]

	#set_max_transition 0.1 -clock_path $cts_clks
	set_ccopt_property target_max_trans 0.3ns

        # Try reducing the search and repair iterations for now.
    
        setNanoRouteMode -drouteEndIteration 5 
        #setNanoRouteMode -drouteEndIteration 0
    
        #setNanoRouteMode -routeWithViaInPin true
        #setNanoRouteMode -routeWithViaInPin 1:1
        setNanoRouteMode -routeWithViaOnlyForMacroCellPin false
        setNanoRouteMode -routeWithViaOnlyForStandardCellPin 1:1
    
        setOptMode -usefulSkew false
        setOptMode -usefulSkewCCOpt none
        setOptMode -usefulSkewPostRoute false
        setOptMode -usefulSkewPreCTS false
        
        if {![info exists flow]} {
        #Cadence method.  Not floating with these statements
        setPinAssignMode -pinEditInBatch true
        set all_ports [ get_ports * ]
        set num_ports [ sizeof_collection $all_ports ]
        # Split the ports into two balanced collections
        set ports1 [ range_collection $all_ports 0 [expr $num_ports / 2 ] ]
        set ports2 [ range_collection $all_ports [expr ($num_ports / 2 ) + 1 ]  [ expr $num_ports - 1 ]  ]
        # put the two collections on to two layers of ports
        editPin -edge 3 -pin [get_attribute $ports1 full_name ] -layer M6 -spreadDirection counterclockwise -spreadType START -offsetStart 380 -spacing 1 -unit MICRON -fixedPin 1 
        editPin -edge 3 -pin [get_attribute $ports2 full_name ] -layer M8 -spreadDirection counterclockwise -spreadType START -offsetStart 380 -spacing 1 -unit MICRON -fixedPin 1 
        setPinAssignMode -pinEditInBatch false
}
}
<CMD> read_power_intent ../../syn/outputs/ORCA_TOP.genus.upf -1801
[04/25 20:24:13     39s] Reading power intent file ../../syn/outputs/ORCA_TOP.genus.upf ...
[04/25 20:24:14     39s] Checking power intent
[04/25 20:24:14     39s] Checking scoped supply_net connected to top-level supply_net
[04/25 20:24:14     39s] IEEE1801_RUNTIME: checking scoped supply_net: cpu=0:00:00.00 real=0:00:00.00
[04/25 20:24:14     39s] Checking supply_set/supply_net
[04/25 20:24:14     39s] IEEE1801_RUNTIME: checking pst supplies: cpu=0:00:00.00 real=0:00:00.00
[04/25 20:24:14     39s] Setting boundaryports(3) from port_attr
[04/25 20:24:14     39s] IEEE1801_RUNTIME: checking port_attribute: cpu=0:00:00.00 real=0:00:00.00
[04/25 20:24:14     39s] IEEE1801_RUNTIME: checking related_supply_net: cpu=0:00:00.01 real=0:00:00.00
[04/25 20:24:14     39s] <CMD> commit_power_intent
[04/25 20:24:14     39s] IEEE1801_RUNTIME: freeTimingGraph: cpu=0:00:00.21 real=0:00:00.00
[04/25 20:24:14     39s] IEEE1801_RUNTIME: commit_logic_port/net: cpu=0:00:00.01 real=0:00:00.00
[04/25 20:24:14     39s] IEEE1801_RUNTIME: commit_supply_net: cpu=0:00:00.00 real=0:00:00.00
[04/25 20:24:14     39s] IEEE1801_RUNTIME: commit_power_domain: cpu=0:00:00.30 real=0:00:00.00
[04/25 20:24:14     39s] IEEE1801_RUNTIME: commit_global_connect: cpu=0:00:00.06 real=0:00:00.00
[04/25 20:24:14     39s] IEEE1801_RUNTIME: commit_power_mode: cpu=0:00:00.00 real=0:00:00.00
[04/25 20:24:14     39s] IEEE1801_RUNTIME: define_low_power_cells: cpu=0:00:00.09 real=0:00:00.00
[04/25 20:24:15     40s] Current (total cpu=0:00:40.1, real=0:01:03, peak res=1034.3M, current mem=1021.1M)
[04/25 20:24:15     40s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[04/25 20:24:15     40s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[04/25 20:24:15     40s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[04/25 20:24:15     40s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1037.6M, current mem=1037.6M)
[04/25 20:24:15     40s] Current (total cpu=0:00:40.3, real=0:01:03, peak res=1037.6M, current mem=1037.6M)
[04/25 20:24:15     40s] Current (total cpu=0:00:40.3, real=0:01:03, peak res=1037.6M, current mem=1037.6M)
[04/25 20:24:15     40s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[04/25 20:24:15     40s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[04/25 20:24:15     40s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[04/25 20:24:15     40s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1040.3M, current mem=1040.3M)
[04/25 20:24:15     40s] Current (total cpu=0:00:40.4, real=0:01:03, peak res=1040.3M, current mem=1040.3M)
[04/25 20:24:15     40s] Current (total cpu=0:00:40.4, real=0:01:03, peak res=1040.3M, current mem=1040.3M)
[04/25 20:24:15     40s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1040.6M, current mem=1040.6M)
[04/25 20:24:15     40s] Current (total cpu=0:00:40.5, real=0:01:03, peak res=1040.6M, current mem=1040.6M)
[04/25 20:24:15     40s] Current (total cpu=0:00:40.5, real=0:01:03, peak res=1040.6M, current mem=1040.6M)
[04/25 20:24:15     40s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[04/25 20:24:15     40s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[04/25 20:24:15     40s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[04/25 20:24:15     40s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1040.9M, current mem=1040.9M)
[04/25 20:24:15     40s] Current (total cpu=0:00:40.6, real=0:01:03, peak res=1040.9M, current mem=1040.9M)
[04/25 20:24:15     40s] IEEE1801_RUNTIME: buildTimingGraph: cpu=0:00:00.78 real=0:00:01.00
[04/25 20:24:15     40s] Cell 'LSUPX8_LVT' has been added to powerDomain PD_RISC_CORE connection specification.
[04/25 20:24:15     40s] Cell 'LSUPX1_LVT' has been added to powerDomain PD_RISC_CORE connection specification.
[04/25 20:24:15     40s] Cell 'LSUPX8_HVT' has been added to powerDomain PD_RISC_CORE connection specification.
[04/25 20:24:15     40s] Cell 'LSUPX4_LVT' has been added to powerDomain PD_RISC_CORE connection specification.
[04/25 20:24:15     40s] Cell 'LSUPX2_LVT' has been added to powerDomain PD_RISC_CORE connection specification.
[04/25 20:24:15     40s] Cell 'LSUPX4_HVT' has been added to powerDomain PD_RISC_CORE connection specification.
[04/25 20:24:15     40s] Cell 'LSUPX2_HVT' has been added to powerDomain PD_RISC_CORE connection specification.
[04/25 20:24:15     40s] IEEE1801_RUNTIME: GNC_connect_existing_iso_shifter: cpu=0:00:00.33 real=0:00:00.00
[04/25 20:24:15     40s] IEEE1801_RUNTIME: connectAlwaysOnBuf: cpu=0:00:00.01 real=0:00:00.00
[04/25 20:24:15     40s] IEEE1801_RUNTIME: replaceAlwaysOnAssignBuffer: cpu=0:00:00.00 real=0:00:00.00
[04/25 20:24:15     40s] IEEE1801_RUNTIME: commit_power_switch: cpu=0:00:00.00 real=0:00:00.00
[04/25 20:24:15     40s] IEEE1801_RUNTIME: commit_retention: cpu=0:00:00.00 real=0:00:00.00
[04/25 20:24:15     40s] IEEE1801_RUNTIME: commit_isolation: cpu=0:00:00.00 real=0:00:00.00
[04/25 20:24:15     40s] INFO: level_shifter strategy ls_out: added 0 level_shifter insts
[04/25 20:24:15     41s] INFO: level_shifter strategy ls_in: added 1 level_shifter insts
[04/25 20:24:15     41s] IEEE1801_RUNTIME: commit_level_shifter: cpu=0:00:00.02 real=0:00:00.00
[04/25 20:24:15     41s] IEEE1801_RUNTIME: connectAlwaysOnBuf: cpu=0:00:00.00 real=0:00:00.00
[04/25 20:24:16     41s] Creating Cell Server ...(0, 1, 1, 1)
[04/25 20:24:16     41s] Summary for sequential cells identification: 
[04/25 20:24:16     41s]   Identified SBFF number: 126
[04/25 20:24:16     41s]   Identified MBFF number: 0
[04/25 20:24:16     41s]   Identified SB Latch number: 0
[04/25 20:24:16     41s]   Identified MB Latch number: 0
[04/25 20:24:16     41s]   Not identified SBFF number: 180
[04/25 20:24:16     41s]   Not identified MBFF number: 0
[04/25 20:24:16     41s]   Not identified SB Latch number: 0
[04/25 20:24:16     41s]   Not identified MB Latch number: 0
[04/25 20:24:16     41s]   Number of sequential cells which are not FFs: 78
[04/25 20:24:16     41s] Total number of combinational cells: 384
[04/25 20:24:16     41s] Total number of sequential cells: 204
[04/25 20:24:16     41s] Total number of tristate cells: 18
[04/25 20:24:16     41s] Total number of level shifter cells: 108
[04/25 20:24:16     41s] Total number of power gating cells: 0
[04/25 20:24:16     41s] Total number of isolation cells: 48
[04/25 20:24:16     41s] Total number of power switch cells: 0
[04/25 20:24:16     41s] Total number of pulse generator cells: 0
[04/25 20:24:16     41s] Total number of always on buffers: 30
[04/25 20:24:16     41s] Total number of retention cells: 180
[04/25 20:24:16     41s] List of usable buffers: NBUFFX2_LVT NBUFFX16_LVT NBUFFX32_LVT NBUFFX4_LVT NBUFFX8_LVT
[04/25 20:24:16     41s] Total number of usable buffers: 5
[04/25 20:24:16     41s] List of unusable buffers:
[04/25 20:24:16     41s] Total number of unusable buffers: 0
[04/25 20:24:16     41s] List of usable inverters: IBUFFX2_LVT IBUFFX16_LVT IBUFFX32_LVT INVX0_LVT IBUFFX4_LVT IBUFFX8_LVT INVX16_LVT INVX1_LVT INVX2_LVT INVX32_LVT INVX4_LVT IBUFFX2_RVT INVX8_LVT IBUFFX16_RVT IBUFFX32_RVT INVX0_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT INVX1_RVT INVX2_RVT INVX32_RVT INVX4_RVT IBUFFX2_HVT INVX8_RVT IBUFFX16_HVT IBUFFX32_HVT INVX0_HVT IBUFFX4_HVT IBUFFX8_HVT INVX16_HVT INVX1_HVT INVX2_HVT INVX32_HVT INVX4_HVT INVX8_HVT
[04/25 20:24:16     41s] Total number of usable inverters: 36
[04/25 20:24:16     41s] List of unusable inverters:
[04/25 20:24:16     41s] Total number of unusable inverters: 0
[04/25 20:24:16     41s] List of identified usable delay cells: DELLN1X2_LVT DELLN2X2_LVT DELLN3X2_LVT DELLN1X2_RVT DELLN2X2_RVT DELLN3X2_RVT NBUFFX2_RVT NBUFFX16_RVT NBUFFX32_RVT NBUFFX4_RVT NBUFFX8_RVT DELLN1X2_HVT DELLN2X2_HVT DELLN3X2_HVT NBUFFX2_HVT NBUFFX16_HVT NBUFFX32_HVT NBUFFX4_HVT NBUFFX8_HVT
[04/25 20:24:16     41s] Total number of identified usable delay cells: 19
[04/25 20:24:16     41s] List of identified unusable delay cells:
[04/25 20:24:16     41s] Total number of identified unusable delay cells: 0
[04/25 20:24:16     41s] Creating Cell Server, finished. 
[04/25 20:24:16     41s] 
[04/25 20:24:16     41s] Deleting Cell Server ...
[04/25 20:24:16     41s] <CMD> modifyPowerDomainAttr PD_RISC_CORE -box 430 0 760 330
[04/25 20:24:16     41s] Power Domain 'PD_RISC_CORE'.
[04/25 20:24:16     41s] 	  Boundary = 410.2480 0.0000 740.2480 330.0000
[04/25 20:24:16     41s] 	   minGaps = T:0.0560 B:0.0560 L:0.0560 R:0.0560
[04/25 20:24:16     41s] 	   rsExts  = T:0.0000 B:0.0000 L:0.0000 R:0.0000
[04/25 20:24:16     41s] 	   core2Side = T:0.0000 B:0.0000 L:0.0000 R:0.0000
[04/25 20:24:16     41s] 	   rowSpaceType = 2
[04/25 20:24:16     41s] 	   rowSpacing = 0.0000
[04/25 20:24:16     41s] 	   rowFlip = first
[04/25 20:24:16     41s] 	   site = unit
[04/25 20:24:16     41s] <CMD> setNanoRouteMode -drouteEndIteration 10
[04/25 20:24:16     41s] <CMD> set_ccopt_property target_max_trans 0.3ns
[04/25 20:24:16     41s] <CMD> setNanoRouteMode -drouteEndIteration 5
[04/25 20:24:16     41s] <CMD> setNanoRouteMode -routeWithViaOnlyForMacroCellPin false
[04/25 20:24:16     41s] <CMD> setNanoRouteMode -routeWithViaOnlyForStandardCellPin 1:1
[04/25 20:24:16     41s] <CMD> setOptMode -usefulSkew false
[04/25 20:24:16     41s] <CMD> setOptMode -usefulSkewCCOpt none
[04/25 20:24:16     41s] <CMD> setOptMode -usefulSkewPostRoute false
[04/25 20:24:16     41s] <CMD> setOptMode -usefulSkewPreCTS false
[04/25 20:24:16     41s] <CMD> setPinAssignMode -pinEditInBatch true
[04/25 20:24:16     41s] <CMD> get_message -id GLOBAL-100 -suppress
[04/25 20:24:16     41s] <CMD> get_message -id GLOBAL-100 -suppress
[04/25 20:24:16     41s] <CMD> editPin -edge 3 -pin {sdram_clk sys_2x_clk shutdown test_mode test_si[5] test_si[4] test_si[3] test_si[2] test_si[1] test_si[0] test_so[5] test_so[4] test_so[3] test_so[2] test_so[1] test_so[0] scan_enable ate_clk occ_bypass occ_reset pclk prst_n pidsel pgnt_n pad_in[31] pad_in[30] pad_in[29] pad_in[28] pad_in[27] pad_in[26] pad_in[25] pad_in[24] pad_in[23] pad_in[22] pad_in[21] pad_in[20] pad_in[19] pad_in[18] pad_in[17] pad_in[16] pad_in[15] pad_in[14] pad_in[13] pad_in[12] pad_in[11] pad_in[10] pad_in[9] pad_in[8] pad_in[7] pad_in[6] pad_in[5] pad_in[4] pad_in[3] pad_in[2] pad_in[1] pad_in[0] pad_out[31] pad_out[30] pad_out[29] pad_out[28] pad_out[27] pad_out[26] pad_out[25] pad_out[24] pad_out[23] pad_out[22] pad_out[21] pad_out[20] pad_out[19] pad_out[18] pad_out[17] pad_out[16] pad_out[15] pad_out[14] pad_out[13] pad_out[12] pad_out[11] pad_out[10] pad_out[9] pad_out[8] pad_out[7] pad_out[6] pad_out[5] pad_out[4] pad_out[3] pad_out[2] pad_out[1] pad_out[0] pad_en ppar_in ppar_out ppar_en pc_be_in[3] pc_be_in[2] pc_be_in[1] pc_be_in[0] pc_be_out[3] pc_be_out[2] pc_be_out[1] pc_be_out[0] pc_be_en pframe_n_in pframe_n_out pframe_n_en ptrdy_n_in ptrdy_n_out ptrdy_n_en pirdy_n_in pirdy_n_out pirdy_n_en pdevsel_n_in pdevsel_n_out pdevsel_n_en pstop_n_in pstop_n_out pstop_n_en pperr_n_in pperr_n_out pperr_n_en pserr_n_in pserr_n_out} -layer M6 -spreadDirection counterclockwise -spreadType START -offsetStart 380 -spacing 1 -unit MICRON -fixedPin 1
[04/25 20:24:19     45s] Successfully spread [121] pins.
[04/25 20:24:19     45s] editPin : finished (cpu = 0:00:03.8 real = 0:00:03.0, mem = 1406.8M).
[04/25 20:24:19     45s] <CMD> get_message -id GLOBAL-100 -suppress
[04/25 20:24:19     45s] <CMD> get_message -id GLOBAL-100 -suppress
[04/25 20:24:19     45s] <CMD> editPin -edge 3 -pin {pserr_n_en preq_n pack_n pm66en sd_A[9] sd_A[8] sd_A[7] sd_A[6] sd_A[5] sd_A[4] sd_A[3] sd_A[2] sd_A[1] sd_A[0] sd_CK sd_CKn sd_LD sd_RW sd_BWS[1] sd_BWS[0] sd_DQ_in[31] sd_DQ_in[30] sd_DQ_in[29] sd_DQ_in[28] sd_DQ_in[27] sd_DQ_in[26] sd_DQ_in[25] sd_DQ_in[24] sd_DQ_in[23] sd_DQ_in[22] sd_DQ_in[21] sd_DQ_in[20] sd_DQ_in[19] sd_DQ_in[18] sd_DQ_in[17] sd_DQ_in[16] sd_DQ_in[15] sd_DQ_in[14] sd_DQ_in[13] sd_DQ_in[12] sd_DQ_in[11] sd_DQ_in[10] sd_DQ_in[9] sd_DQ_in[8] sd_DQ_in[7] sd_DQ_in[6] sd_DQ_in[5] sd_DQ_in[4] sd_DQ_in[3] sd_DQ_in[2] sd_DQ_in[1] sd_DQ_in[0] sd_DQ_out[31] sd_DQ_out[30] sd_DQ_out[29] sd_DQ_out[28] sd_DQ_out[27] sd_DQ_out[26] sd_DQ_out[25] sd_DQ_out[24] sd_DQ_out[23] sd_DQ_out[22] sd_DQ_out[21] sd_DQ_out[20] sd_DQ_out[19] sd_DQ_out[18] sd_DQ_out[17] sd_DQ_out[16] sd_DQ_out[15] sd_DQ_out[14] sd_DQ_out[13] sd_DQ_out[12] sd_DQ_out[11] sd_DQ_out[10] sd_DQ_out[9] sd_DQ_out[8] sd_DQ_out[7] sd_DQ_out[6] sd_DQ_out[5] sd_DQ_out[4] sd_DQ_out[3] sd_DQ_out[2] sd_DQ_out[1] sd_DQ_out[0] sd_DQ_en[31] sd_DQ_en[30] sd_DQ_en[29] sd_DQ_en[28] sd_DQ_en[27] sd_DQ_en[26] sd_DQ_en[25] sd_DQ_en[24] sd_DQ_en[23] sd_DQ_en[22] sd_DQ_en[21] sd_DQ_en[20] sd_DQ_en[19] sd_DQ_en[18] sd_DQ_en[17] sd_DQ_en[16] sd_DQ_en[15] sd_DQ_en[14] sd_DQ_en[13] sd_DQ_en[12] sd_DQ_en[11] sd_DQ_en[10] sd_DQ_en[9] sd_DQ_en[8] sd_DQ_en[7] sd_DQ_en[6] sd_DQ_en[5] sd_DQ_en[4] sd_DQ_en[3] sd_DQ_en[2] sd_DQ_en[1] sd_DQ_en[0] pll_bypass pll_reset test_si7 test_so7} -layer M8 -spreadDirection counterclockwise -spreadType START -offsetStart 380 -spacing 1 -unit MICRON -fixedPin 1
[04/25 20:24:19     45s] Successfully spread [120] pins.
[04/25 20:24:19     45s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1406.8M).
[04/25 20:24:19     45s] <CMD> setPinAssignMode -pinEditInBatch false
[04/25 20:24:19     45s] ### End verbose source output for '../../ORCA_TOP.design_options.tcl'.
[04/25 20:24:19     45s] ### Start verbose source output (echo mode) for '../scripts/floorplan-innovus.tcl' ...
[04/25 20:24:19     45s] # defIn "../outputs/${top_design}.floorplan.innovus.macros.lab3.def"
<CMD> defIn ../outputs/ORCA_TOP.floorplan.innovus.macros.lab3.def
[04/25 20:24:19     45s] Reading DEF file '../outputs/ORCA_TOP.floorplan.innovus.macros.lab3.def', current time is Tue Apr 25 20:24:19 2023 ...
[04/25 20:24:19     45s] --- DIVIDERCHAR '/'
[04/25 20:24:19     45s] --- UnitsPerDBU = 1.0000
[04/25 20:24:19     45s] **WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/25 20:24:19     45s] Type 'man IMPFP-3961' for more detail.
[04/25 20:24:19     45s] **WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/25 20:24:19     45s] Type 'man IMPFP-3961' for more detail.
[04/25 20:24:19     45s] **WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/25 20:24:19     45s] Type 'man IMPFP-3961' for more detail.
[04/25 20:24:19     45s] **WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/25 20:24:19     45s] Type 'man IMPFP-3961' for more detail.
[04/25 20:24:19     45s] Horizontal Layer M1 offset = 0 (derived)
[04/25 20:24:19     45s] Vertical Layer M2 offset = 0 (derived)
[04/25 20:24:19     45s] Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
[04/25 20:24:19     45s] Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
[04/25 20:24:19     45s] Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
[04/25 20:24:19     45s] Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
[04/25 20:24:19     45s] Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
[04/25 20:24:19     45s] Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
[04/25 20:24:19     45s] Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
[04/25 20:24:19     45s] --- DIEAREA (0 0) (780064 780064)
[04/25 20:24:19     45s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8' is only supported by defIn/defOut, but not other applications.
[04/25 20:24:19     45s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8' is only supported by defIn/defOut, but not other applications.
[04/25 20:24:19     45s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8' is only supported by defIn/defOut, but not other applications.
[04/25 20:24:19     45s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8' is only supported by defIn/defOut, but not other applications.
[04/25 20:24:19     45s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7' is only supported by defIn/defOut, but not other applications.
[04/25 20:24:19     45s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7' is only supported by defIn/defOut, but not other applications.
[04/25 20:24:19     45s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7' is only supported by defIn/defOut, but not other applications.
[04/25 20:24:19     45s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7' is only supported by defIn/defOut, but not other applications.
[04/25 20:24:19     45s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6' is only supported by defIn/defOut, but not other applications.
[04/25 20:24:19     45s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6' is only supported by defIn/defOut, but not other applications.
[04/25 20:24:19     45s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6' is only supported by defIn/defOut, but not other applications.
[04/25 20:24:19     45s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6' is only supported by defIn/defOut, but not other applications.
[04/25 20:24:19     45s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5' is only supported by defIn/defOut, but not other applications.
[04/25 20:24:19     45s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5' is only supported by defIn/defOut, but not other applications.
[04/25 20:24:19     45s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5' is only supported by defIn/defOut, but not other applications.
[04/25 20:24:19     45s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5' is only supported by defIn/defOut, but not other applications.
[04/25 20:24:19     45s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4' is only supported by defIn/defOut, but not other applications.
[04/25 20:24:19     45s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4' is only supported by defIn/defOut, but not other applications.
[04/25 20:24:19     45s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4' is only supported by defIn/defOut, but not other applications.
[04/25 20:24:19     45s] **WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4' is only supported by defIn/defOut, but not other applications.
[04/25 20:24:19     45s] **WARN: (EMS-27):	Message (IMPDF-141) has exceeded the current message display limit of 20.
[04/25 20:24:19     45s] To increase the message display limit, refer to the product command reference manual.
[04/25 20:24:19     45s] DEF file '../outputs/ORCA_TOP.floorplan.innovus.macros.lab3.def' is parsed, current time is Tue Apr 25 20:24:19 2023.
[04/25 20:24:19     45s] Updating the floorplan ...
[04/25 20:24:19     45s] **WARN: (IMPFP-3335):	Constraint (410.2480, 0.0000) (740.2480, 330.0000) out of core.
[04/25 20:24:19     45s] # add_tracks -honor_pitch
<CMD> add_tracks -honor_pitch
[04/25 20:24:19     45s] Generated pitch 2.432 in MRDL is different from previous one 0.228 in unpreferred direction.
[04/25 20:24:19     45s] Generated pitch 1.216 in M9 is different from previous one 0.152 in unpreferred direction.
[04/25 20:24:19     45s] Generated pitch 2.432 in M9 is different from previous one 0.228 in preferred direction.
[04/25 20:24:19     45s] Generated pitch 1.216 in M8 is different from previous one 0.152 in unpreferred direction.
[04/25 20:24:19     45s] Generated pitch 1.216 in M8 is different from previous one 0.152 in preferred direction.
[04/25 20:24:19     45s] Generated pitch 0.608 in M7 is different from previous one 0.152 in unpreferred direction.
[04/25 20:24:19     45s] Generated pitch 1.216 in M7 is different from previous one 0.152 in preferred direction.
[04/25 20:24:19     45s] Generated pitch 0.608 in M6 is different from previous one 0.152 in unpreferred direction.
[04/25 20:24:19     45s] Generated pitch 0.608 in M6 is different from previous one 0.152 in preferred direction.
[04/25 20:24:19     45s] Generated pitch 0.304 in M5 is different from previous one 0.152 in unpreferred direction.
[04/25 20:24:19     45s] Generated pitch 0.608 in M5 is different from previous one 0.152 in preferred direction.
[04/25 20:24:19     45s] Generated pitch 0.304 in M4 is different from previous one 0.152 in unpreferred direction.
[04/25 20:24:19     45s] Generated pitch 0.304 in M4 is different from previous one 0.152 in preferred direction.
[04/25 20:24:19     45s] Generated pitch 0.304 in M3 is different from previous one 0.152 in preferred direction.
[04/25 20:24:19     45s] # clearGlobalNets
<CMD> clearGlobalNets
[04/25 20:24:19     45s] net ignore based on current view = 0
[04/25 20:24:19     45s] # globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
[04/25 20:24:19     45s] # globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
[04/25 20:24:19     45s] # checkDesign -powerGround -noHtml -outfile pg.rpt
<CMD> checkDesign -powerGround -noHtml -outfile pg.rpt
[04/25 20:24:19     45s] Design check done.
[04/25 20:24:19     45s] 
[04/25 20:24:19     45s] 
[04/25 20:24:19     45s] ---
[04/25 20:24:19     45s] --- Please refer to file pg.rpt for detailed report.
[04/25 20:24:19     45s] ---
[04/25 20:24:19     45s] *** Message Summary: 0 warning(s), 0 error(s)
[04/25 20:24:19     45s] 
[04/25 20:24:19     45s] # addRing -type core_rings -nets {VDD VSS} -layer {top M8 bottom M8 left M7 right M7} -offset 1 -width 4 -spacing 1.0
<CMD> addRing -type core_rings -nets {VDD VSS} -layer {top M8 bottom M8 left M7 right M7} -offset 1 -width 4 -spacing 1.0
[04/25 20:24:19     45s] #% Begin addRing (date=04/25 20:24:19, mem=1155.8M)
[04/25 20:24:19     45s] 
[04/25 20:24:19     45s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:19     45s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[04/25 20:24:19     45s] **WARN: (IMPPP-4051):	Fail to add rings. Gaps among IO cells may exist. Execute command addIoFiller to fill gaps among cells before addRing.
[04/25 20:24:19     45s] Type 'man IMPPP-4051' for more detail.
[04/25 20:24:19     45s] #% End addRing (date=04/25 20:24:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1156.4M, current mem=1156.4M)
[04/25 20:24:19     45s] # addStripe -nets {VDD VSS} -direction vertical   -layer M4 -width 0.060 -set_to_set_distance 20 -spacing 10
<CMD> addStripe -nets {VDD VSS} -direction vertical -layer M4 -width 0.060 -set_to_set_distance 20 -spacing 10
[04/25 20:24:19     45s] #% Begin addStripe (date=04/25 20:24:19, mem=1156.4M)
[04/25 20:24:19     45s] 
[04/25 20:24:19     45s] Initialize fgc environment(mem: 1401.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:19     45s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:19     45s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:19     45s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:19     45s] Starting stripe generation ...
[04/25 20:24:19     45s] Non-Default Mode Option Settings :
[04/25 20:24:19     45s]   NONE
[04/25 20:24:19     45s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[04/25 20:24:19     45s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[04/25 20:24:19     45s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:19     45s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:19     45s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:19     45s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:19     45s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:19     45s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:19     45s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:19     45s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:19     45s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:19     45s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:19     45s] Stripe generation is complete.
[04/25 20:24:19     45s] vias are now being generated.
[04/25 20:24:19     45s] addStripe created 342 wires.
[04/25 20:24:19     45s] ViaGen created 0 via, deleted 0 via to avoid violation.
[04/25 20:24:19     45s] +--------+----------------+----------------+
[04/25 20:24:19     45s] |  Layer |     Created    |     Deleted    |
[04/25 20:24:19     45s] +--------+----------------+----------------+
[04/25 20:24:19     45s] |   M4   |       342      |       NA       |
[04/25 20:24:19     45s] +--------+----------------+----------------+
[04/25 20:24:19     45s] #% End addStripe (date=04/25 20:24:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=1158.7M, current mem=1158.7M)
[04/25 20:24:19     45s] # addStripe -nets {VDD VSS} -direction horizontal   -layer M5 -width 0.120 -set_to_set_distance 20 -spacing 10
<CMD> addStripe -nets {VDD VSS} -direction horizontal -layer M5 -width 0.120 -set_to_set_distance 20 -spacing 10
[04/25 20:24:19     45s] #% Begin addStripe (date=04/25 20:24:19, mem=1158.7M)
[04/25 20:24:19     45s] 
[04/25 20:24:19     45s] Initialize fgc environment(mem: 1401.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:19     45s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:19     45s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:19     45s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:19     45s] Starting stripe generation ...
[04/25 20:24:19     45s] Non-Default Mode Option Settings :
[04/25 20:24:19     45s]   NONE
[04/25 20:24:19     45s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[04/25 20:24:19     45s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[04/25 20:24:19     45s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:19     45s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:19     45s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:19     45s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:19     45s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:19     45s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:19     45s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:19     45s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:19     45s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:19     45s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:19     45s] Stripe generation is complete.
[04/25 20:24:19     45s] vias are now being generated.
[04/25 20:24:19     45s] addStripe created 339 wires.
[04/25 20:24:19     45s] ViaGen created 1452 vias, deleted 0 via to avoid violation.
[04/25 20:24:19     45s] +--------+----------------+----------------+
[04/25 20:24:19     45s] |  Layer |     Created    |     Deleted    |
[04/25 20:24:19     45s] +--------+----------------+----------------+
[04/25 20:24:19     45s] |  VIA4  |      1452      |        0       |
[04/25 20:24:19     45s] |   M5   |       339      |       NA       |
[04/25 20:24:19     45s] +--------+----------------+----------------+
[04/25 20:24:19     45s] #% End addStripe (date=04/25 20:24:19, total cpu=0:00:00.2, real=0:00:00.0, peak res=1159.4M, current mem=1159.4M)
[04/25 20:24:19     45s] # addStripe -nets {VDD VSS} -direction vertical   -layer M6 -width 0.120 -set_to_set_distance 20 -spacing 10
<CMD> addStripe -nets {VDD VSS} -direction vertical -layer M6 -width 0.120 -set_to_set_distance 20 -spacing 10
[04/25 20:24:19     45s] #% Begin addStripe (date=04/25 20:24:19, mem=1159.4M)
[04/25 20:24:19     45s] 
[04/25 20:24:19     45s] Initialize fgc environment(mem: 1401.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:19     45s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:19     45s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:19     45s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:19     45s] Starting stripe generation ...
[04/25 20:24:19     45s] Non-Default Mode Option Settings :
[04/25 20:24:19     45s]   NONE
[04/25 20:24:19     45s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[04/25 20:24:19     45s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[04/25 20:24:19     45s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:19     45s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:19     45s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:19     45s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:19     45s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:19     45s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:19     45s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:19     45s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:19     45s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:19     45s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:19     45s] Stripe generation is complete.
[04/25 20:24:19     45s] vias are now being generated.
[04/25 20:24:19     45s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M6 & M4 at (10.03, 10.03) (10.09, 770.03)
[04/25 20:24:19     45s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M6 & M4 at (30.03, 10.03) (30.09, 24.95)
[04/25 20:24:19     45s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M6 & M4 at (30.03, 120.02) (30.09, 134.86)
[04/25 20:24:19     45s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M6 & M4 at (30.03, 229.93) (30.09, 491.12)
[04/25 20:24:19     45s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M6 & M4 at (30.03, 545.97) (30.09, 561.06)
[04/25 20:24:19     45s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M6 & M4 at (30.03, 615.91) (30.09, 630.99)
[04/25 20:24:19     45s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M6 & M4 at (30.03, 685.26) (30.09, 700.60)
[04/25 20:24:19     45s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M6 & M4 at (30.03, 754.86) (30.09, 770.03)
[04/25 20:24:19     45s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M5 & M6 at (30.03, 25.03) (30.33, 25.33)
[04/25 20:24:19     45s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M5 & M6 at (30.03, 229.55) (30.33, 229.85)
[04/25 20:24:19     45s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M5 & M6 at (29.79, 545.59) (30.09, 545.89)
[04/25 20:24:19     45s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M6 & M4 at (50.03, 10.03) (50.09, 24.95)
[04/25 20:24:19     45s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M6 & M4 at (50.03, 119.12) (50.09, 135.76)
[04/25 20:24:19     45s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M6 & M4 at (50.03, 229.93) (50.09, 491.77)
[04/25 20:24:19     45s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M6 & M4 at (50.03, 545.97) (50.09, 560.80)
[04/25 20:24:19     45s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M6 & M4 at (50.03, 615.91) (50.09, 630.99)
[04/25 20:24:19     45s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M6 & M4 at (50.03, 685.26) (50.09, 700.60)
[04/25 20:24:19     45s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M6 & M4 at (50.03, 754.86) (50.09, 770.03)
[04/25 20:24:19     45s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M5 & M6 at (49.83, 25.03) (50.13, 25.33)
[04/25 20:24:19     45s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M5 & M6 at (49.83, 229.55) (50.13, 229.85)
[04/25 20:24:19     45s] **WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
[04/25 20:24:19     45s] To increase the message display limit, refer to the product command reference manual.
[04/25 20:24:19     45s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (110.14, 25.18)
[04/25 20:24:19     45s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (110.14, 229.70)
[04/25 20:24:19     45s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (110.04, 754.88)
[04/25 20:24:19     45s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (210.03, 25.18)
[04/25 20:24:19     46s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (140.17, 754.88)
[04/25 20:24:19     46s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (180.26, 545.41)
[04/25 20:24:19     46s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (180.26, 615.34)
[04/25 20:24:19     46s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (200.17, 229.70)
[04/25 20:24:19     46s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (240.17, 25.18)
[04/25 20:24:19     46s] addStripe created 76 wires.
[04/25 20:24:19     46s] ViaGen created 1468 vias, deleted 0 via to avoid violation.
[04/25 20:24:19     46s] +--------+----------------+----------------+
[04/25 20:24:19     46s] |  Layer |     Created    |     Deleted    |
[04/25 20:24:19     46s] +--------+----------------+----------------+
[04/25 20:24:19     46s] |  VIA5  |      1468      |        0       |
[04/25 20:24:19     46s] |   M6   |       76       |       NA       |
[04/25 20:24:19     46s] +--------+----------------+----------------+
[04/25 20:24:20     46s] #% End addStripe (date=04/25 20:24:19, total cpu=0:00:00.2, real=0:00:01.0, peak res=1159.5M, current mem=1159.5M)
[04/25 20:24:20     46s] # addStripe -nets {VDD VSS} -direction horizontal   -layer M7 -width 2 -set_to_set_distance 40 -spacing 20
<CMD> addStripe -nets {VDD VSS} -direction horizontal -layer M7 -width 2 -set_to_set_distance 40 -spacing 20
[04/25 20:24:20     46s] #% Begin addStripe (date=04/25 20:24:20, mem=1159.5M)
[04/25 20:24:20     46s] 
[04/25 20:24:20     46s] Initialize fgc environment(mem: 1401.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:20     46s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:20     46s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:20     46s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:20     46s] Starting stripe generation ...
[04/25 20:24:20     46s] Non-Default Mode Option Settings :
[04/25 20:24:20     46s]   NONE
[04/25 20:24:20     46s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[04/25 20:24:20     46s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[04/25 20:24:20     46s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:20     46s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:20     46s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:20     46s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:20     46s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:20     46s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:20     46s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:20     46s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:20     46s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:20     46s] Stripe generation is complete.
[04/25 20:24:20     46s] vias are now being generated.
[04/25 20:24:20     46s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M5 at (10.03, 10.03) (410.16, 10.15)
[04/25 20:24:20     46s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M5 at (740.33, 10.03) (770.03, 10.15)
[04/25 20:24:20     46s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M5 at (10.03, 50.03) (25.20, 50.15)
[04/25 20:24:20     46s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M5 at (156.27, 50.03) (171.61, 50.15)
[04/25 20:24:20     46s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M5 at (302.67, 50.03) (410.16, 50.15)
[04/25 20:24:20     46s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M5 at (757.52, 50.03) (770.03, 50.15)
[04/25 20:24:20     46s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M5 at (10.03, 90.03) (25.20, 90.15)
[04/25 20:24:20     46s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M5 at (156.27, 90.03) (171.61, 90.15)
[04/25 20:24:20     46s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M5 at (302.67, 90.03) (410.16, 90.15)
[04/25 20:24:20     46s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M5 at (757.52, 90.03) (770.03, 90.15)
[04/25 20:24:20     46s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M5 at (10.03, 130.03) (410.16, 130.15)
[04/25 20:24:20     46s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M5 at (757.60, 130.03) (770.03, 130.15)
[04/25 20:24:20     46s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M5 at (10.03, 170.03) (25.20, 170.15)
[04/25 20:24:20     46s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M5 at (156.27, 170.03) (171.61, 170.15)
[04/25 20:24:20     46s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M5 at (302.67, 170.03) (410.16, 170.15)
[04/25 20:24:20     46s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M5 at (758.50, 170.03) (770.03, 170.15)
[04/25 20:24:20     46s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M5 at (10.03, 210.03) (25.85, 210.15)
[04/25 20:24:20     46s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M5 at (155.62, 210.03) (172.25, 210.15)
[04/25 20:24:20     46s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M5 at (302.03, 210.03) (410.16, 210.15)
[04/25 20:24:20     46s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M7 & M5 at (740.33, 210.03) (770.03, 210.15)
[04/25 20:24:20     46s] **WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
[04/25 20:24:20     46s] To increase the message display limit, refer to the product command reference manual.
[04/25 20:24:20     46s] **WARN: (IMPPP-610):	Could not find a matching VIARULE, so not create via between layer: M6 & M7, size: 0.30 x 2.00 at (381.98, 570.03)
[04/25 20:24:20     46s] **WARN: (IMPPP-610):	Could not find a matching VIARULE, so not create via between layer: M6 & M7, size: 0.30 x 2.00 at (479.03, 570.03)
[04/25 20:24:20     46s] **WARN: (IMPPP-610):	Could not find a matching VIARULE, so not create via between layer: M6 & M7, size: 0.30 x 2.00 at (576.08, 570.03)
[04/25 20:24:20     46s] **WARN: (IMPPP-610):	Could not find a matching VIARULE, so not create via between layer: M6 & M7, size: 0.30 x 2.00 at (754.88, 570.03)
[04/25 20:24:20     46s] **WARN: (IMPPP-610):	Could not find a matching VIARULE, so not create via between layer: M6 & M7, size: 0.30 x 2.00 at (149.75, 652.03)
[04/25 20:24:20     46s] **WARN: (IMPPP-610):	Could not find a matching VIARULE, so not create via between layer: M6 & M7, size: 0.30 x 2.00 at (219.36, 650.05)
[04/25 20:24:20     46s] **WARN: (IMPPP-610):	Could not find a matching VIARULE, so not create via between layer: M6 & M7, size: 0.30 x 2.00 at (289.29, 652.03)
[04/25 20:24:20     46s] **WARN: (IMPPP-610):	Could not find a matching VIARULE, so not create via between layer: M6 & M7, size: 0.30 x 2.00 at (381.98, 554.01)
[04/25 20:24:20     46s] **WARN: (IMPPP-610):	Could not find a matching VIARULE, so not create via between layer: M6 & M7, size: 0.30 x 2.00 at (479.03, 554.01)
[04/25 20:24:20     46s] **WARN: (IMPPP-610):	Could not find a matching VIARULE, so not create via between layer: M6 & M7, size: 0.30 x 2.00 at (576.08, 554.01)
[04/25 20:24:20     46s] **WARN: (IMPPP-610):	Could not find a matching VIARULE, so not create via between layer: M6 & M7, size: 0.30 x 2.00 at (754.88, 554.01)
[04/25 20:24:20     46s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M6 & M7, size: 0.30 x 2.00 at (381.98, 592.06)
[04/25 20:24:20     46s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M6 & M7, size: 0.30 x 2.00 at (479.03, 592.06)
[04/25 20:24:20     46s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M6 & M7, size: 0.30 x 2.00 at (576.08, 592.06)
[04/25 20:24:20     46s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M6 & M7, size: 0.30 x 2.00 at (754.88, 592.06)
[04/25 20:24:20     46s] **WARN: (IMPPP-610):	Could not find a matching VIARULE, so not create via between layer: M6 & M7, size: 0.30 x 2.00 at (149.75, 632.05)
[04/25 20:24:20     46s] **WARN: (IMPPP-610):	Could not find a matching VIARULE, so not create via between layer: M6 & M7, size: 0.30 x 2.00 at (219.36, 634.03)
[04/25 20:24:20     46s] **WARN: (IMPPP-610):	Could not find a matching VIARULE, so not create via between layer: M6 & M7, size: 0.30 x 2.00 at (289.29, 632.05)
[04/25 20:24:20     46s] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M6 & M7, size: 0.30 x 2.00 at (219.36, 714.00)
[04/25 20:24:20     46s] **WARN: (IMPPP-610):	Could not find a matching VIARULE, so not create via between layer: M6 & M7, size: 0.30 x 2.00 at (219.36, 752.05)
[04/25 20:24:20     46s] addStripe created 54 wires.
[04/25 20:24:20     46s] ViaGen created 2935 vias, deleted 344 vias to avoid violation.
[04/25 20:24:20     46s] +--------+----------------+----------------+
[04/25 20:24:20     46s] |  Layer |     Created    |     Deleted    |
[04/25 20:24:20     46s] +--------+----------------+----------------+
[04/25 20:24:20     46s] |  VIA4  |       722      |       344      |
[04/25 20:24:20     46s] |  VIA5  |       859      |        0       |
[04/25 20:24:20     46s] |  VIA6  |      1354      |        0       |
[04/25 20:24:20     46s] |   M7   |       54       |       NA       |
[04/25 20:24:20     46s] +--------+----------------+----------------+
[04/25 20:24:20     46s] #% End addStripe (date=04/25 20:24:20, total cpu=0:00:00.2, real=0:00:00.0, peak res=1159.8M, current mem=1159.8M)
[04/25 20:24:20     46s] # addStripe -nets {VDD VSS} -direction vertical   -layer M8 -width 4 -set_to_set_distance 80 -spacing 40
<CMD> addStripe -nets {VDD VSS} -direction vertical -layer M8 -width 4 -set_to_set_distance 80 -spacing 40
[04/25 20:24:20     46s] #% Begin addStripe (date=04/25 20:24:20, mem=1159.8M)
[04/25 20:24:20     46s] 
[04/25 20:24:20     46s] Initialize fgc environment(mem: 1401.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:20     46s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:20     46s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:20     46s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1401.8M)
[04/25 20:24:20     46s] Starting stripe generation ...
[04/25 20:24:20     46s] Non-Default Mode Option Settings :
[04/25 20:24:20     46s]   NONE
[04/25 20:24:20     46s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[04/25 20:24:20     46s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[04/25 20:24:20     46s] Stripe generation is complete.
[04/25 20:24:20     46s] vias are now being generated.
[04/25 20:24:20     46s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M8 & M4 at (10.03, 10.03) (10.09, 770.03)
[04/25 20:24:20     46s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M8 & M6 at (10.03, 10.03) (10.15, 770.03)
[04/25 20:24:20     46s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M8 & M4 at (90.03, 10.03) (90.09, 24.95)
[04/25 20:24:20     46s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M8 & M4 at (90.03, 120.02) (90.09, 134.86)
[04/25 20:24:20     46s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M8 & M4 at (90.03, 229.93) (90.09, 770.03)
[04/25 20:24:20     46s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M8 & M6 at (90.03, 10.03) (90.15, 770.03)
[04/25 20:24:20     46s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M5 & M8 at (93.93, 25.03) (94.23, 25.33)
[04/25 20:24:20     46s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M5 & M8 at (90.33, 25.03) (90.63, 25.33)
[04/25 20:24:20     46s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M5 & M8 at (91.23, 25.03) (91.53, 25.33)
[04/25 20:24:20     46s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M5 & M8 at (92.13, 25.03) (92.43, 25.33)
[04/25 20:24:20     46s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M5 & M8 at (93.93, 229.55) (94.23, 229.85)
[04/25 20:24:20     46s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M5 & M8 at (90.33, 229.55) (90.63, 229.85)
[04/25 20:24:20     46s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M5 & M8 at (91.23, 229.55) (91.53, 229.85)
[04/25 20:24:20     46s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M5 & M8 at (92.13, 229.55) (92.43, 229.85)
[04/25 20:24:20     46s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M8 & M4 at (170.03, 10.03) (170.09, 490.79)
[04/25 20:24:20     46s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M8 & M4 at (170.03, 545.64) (170.09, 560.73)
[04/25 20:24:20     46s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M8 & M4 at (170.03, 615.58) (170.09, 630.66)
[04/25 20:24:20     46s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M8 & M4 at (170.03, 684.92) (170.09, 700.27)
[04/25 20:24:20     46s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M8 & M4 at (170.03, 754.53) (170.09, 770.03)
[04/25 20:24:20     46s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M8 & M6 at (170.03, 10.03) (170.15, 770.03)
[04/25 20:24:20     46s] **WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
[04/25 20:24:20     46s] To increase the message display limit, refer to the product command reference manual.
[04/25 20:24:20     46s] **WARN: (IMPPP-610):	Could not find a matching VIARULE, so not create via between layer: M7 & M8, size: 4.00 x 0.30 at (214.06, 25.18)
[04/25 20:24:20     46s] **WARN: (IMPPP-610):	Could not find a matching VIARULE, so not create via between layer: M7 & M8, size: 4.00 x 0.30 at (298.01, 229.70)
[04/25 20:24:20     46s] addStripe created 19 wires.
[04/25 20:24:20     46s] ViaGen created 1500 vias, deleted 197 vias to avoid violation.
[04/25 20:24:20     46s] +--------+----------------+----------------+
[04/25 20:24:20     46s] |  Layer |     Created    |     Deleted    |
[04/25 20:24:20     46s] +--------+----------------+----------------+
[04/25 20:24:20     46s] |  VIA5  |       437      |       197      |
[04/25 20:24:20     46s] |  VIA6  |       437      |        0       |
[04/25 20:24:20     46s] |  VIA7  |       626      |        0       |
[04/25 20:24:20     46s] |   M8   |       19       |       NA       |
[04/25 20:24:20     46s] +--------+----------------+----------------+
[04/25 20:24:20     46s] #% End addStripe (date=04/25 20:24:20, total cpu=0:00:00.2, real=0:00:00.0, peak res=1159.9M, current mem=1159.9M)
[04/25 20:24:20     46s] # sroute -connect {corePin padPin} -crossoverViaLayerRange {1 4}
<CMD> sroute -connect {corePin padPin} -crossoverViaLayerRange {1 4}
[04/25 20:24:20     46s] #% Begin sroute (date=04/25 20:24:20, mem=1159.9M)
[04/25 20:24:20     46s] *** Begin SPECIAL ROUTE on Tue Apr 25 20:24:20 2023 ***
[04/25 20:24:20     46s] SPECIAL ROUTE ran on directory: /home/pasam/common/Desktop/ECE581-2023/lab3-Chetanalahari-master/apr/work
[04/25 20:24:20     46s] SPECIAL ROUTE ran on machine: auto.ece.pdx.edu (Linux 3.10.0-1160.88.1.el7.x86_64 Xeon 2.10Ghz)
[04/25 20:24:20     46s] 
[04/25 20:24:20     46s] Begin option processing ...
[04/25 20:24:20     46s] srouteConnectPowerBump set to false
[04/25 20:24:20     46s] routeSpecial set to true
[04/25 20:24:20     46s] srouteConnectBlockPin set to false
[04/25 20:24:20     46s] srouteConnectConverterPin set to false
[04/25 20:24:20     46s] srouteConnectStripe set to false
[04/25 20:24:20     46s] srouteCrossoverViaBottomLayer set to 1
[04/25 20:24:20     46s] srouteCrossoverViaTopLayer set to 4
[04/25 20:24:20     46s] srouteFollowCorePinEnd set to 3
[04/25 20:24:20     46s] srouteFollowPadPin set to false
[04/25 20:24:20     46s] srouteJogControl set to "preferWithChanges differentLayer"
[04/25 20:24:20     46s] sroutePadPinAllPorts set to true
[04/25 20:24:20     46s] sroutePreserveExistingRoutes set to true
[04/25 20:24:20     46s] srouteRoutePowerBarPortOnBothDir set to true
[04/25 20:24:20     46s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2471.00 megs.
[04/25 20:24:20     46s] 
[04/25 20:24:20     46s] Reading DB technology information...
[04/25 20:24:20     46s] Finished reading DB technology information.
[04/25 20:24:20     46s] Reading floorplan and netlist information...
[04/25 20:24:20     46s] **WARN: (IMPSR-2506):	Powerdomain "PD_RISC_CORE" boundary box is invalid.
[04/25 20:24:20     46s] **WARN: (IMPSR-2506):	Powerdomain "PD_ORCA_TOP" boundary box is invalid.
[04/25 20:24:20     46s] Finished reading floorplan and netlist information.
[04/25 20:24:21     47s] Read in 21 layers, 10 routing layers, 1 overlap layer
[04/25 20:24:21     47s] Read in 1054 macros, 189 used
[04/25 20:24:21     47s] Read in 316 components
[04/25 20:24:21     47s]   276 core components: 276 unplaced, 0 placed, 0 fixed
[04/25 20:24:21     47s]   40 block/ring components: 0 unplaced, 0 placed, 40 fixed
[04/25 20:24:21     47s] Read in 241 physical pins
[04/25 20:24:21     47s]   241 physical pins: 0 unplaced, 0 placed, 241 fixed
[04/25 20:24:21     47s] Read in 3 logical pins
[04/25 20:24:21     47s] Read in 1 blockages
[04/25 20:24:21     47s] Read in 215 nets
[04/25 20:24:21     47s] Read in 3 special nets, 2 routed
[04/25 20:24:21     47s] Read in 859 terminals
[04/25 20:24:21     47s] Begin power routing ...
[04/25 20:24:21     47s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[04/25 20:24:21     47s] Type 'man IMPSR-1256' for more detail.
[04/25 20:24:21     47s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[04/25 20:24:21     47s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDDH net.
[04/25 20:24:21     47s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[04/25 20:24:21     47s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDDH net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[04/25 20:24:21     47s] Type 'man IMPSR-1256' for more detail.
[04/25 20:24:21     47s] Cannot find any AREAIO class pad pin of net VDDH. Check net list, or change port class in the technology file, or change option to include pin in given range.
[04/25 20:24:21     47s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[04/25 20:24:21     47s] Type 'man IMPSR-1256' for more detail.
[04/25 20:24:21     47s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[04/25 20:24:21     47s] CPU time for FollowPin 0 seconds
[04/25 20:24:22     48s] CPU time for FollowPin 0 seconds
[04/25 20:24:45     71s]   Number of IO ports routed: 0
[04/25 20:24:45     71s]   Number of Core ports routed: 2633  ignored: 210  open: 294
[04/25 20:24:45     71s]   Number of Followpin connections: 2030
[04/25 20:24:45     71s] End power routing: cpu: 0:00:24, real: 0:00:24, peak: 2609.00 megs.
[04/25 20:24:45     71s] 
[04/25 20:24:45     71s] 
[04/25 20:24:45     71s] 
[04/25 20:24:45     71s]  Begin updating DB with routing results ...
[04/25 20:24:45     71s]  Updating DB with 241 io pins ...
[04/25 20:24:45     71s]  Updating DB with 33 via definition ...Extracting standard cell pins and blockage ...... 
[04/25 20:24:45     71s] Pin and blockage extraction finished
[04/25 20:24:45     71s] 
[04/25 20:24:45     71s] 
sroute post-processing starts at Tue Apr 25 20:24:45 2023
The viaGen is rebuilding shadow vias for net VSS.
[04/25 20:24:45     71s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M3 at (680.14, 674.22) (680.27, 674.33).
[04/25 20:24:45     71s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M3 at (180.14, 754.62) (180.27, 754.73).
[04/25 20:24:45     71s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M3 at (180.14, 24.72) (180.27, 24.83).
[04/25 20:24:45     71s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M3 at (240.14, 700.06) (240.27, 700.17).
[04/25 20:24:45     71s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M2 at (560.15, 570.25) (560.28, 570.36).
[04/25 20:24:45     71s] sroute post-processing ends at Tue Apr 25 20:24:45 2023

sroute post-processing starts at Tue Apr 25 20:24:45 2023
The viaGen is rebuilding shadow vias for net VDD.
[04/25 20:24:45     72s] sroute post-processing ends at Tue Apr 25 20:24:45 2023
sroute created 8536 wires.
[04/25 20:24:45     72s] ViaGen created 42560 vias, deleted 5 vias to avoid violation.
[04/25 20:24:45     72s] +--------+----------------+----------------+
[04/25 20:24:45     72s] |  Layer |     Created    |     Deleted    |
[04/25 20:24:45     72s] +--------+----------------+----------------+
[04/25 20:24:45     72s] |   M1   |      3971      |       NA       |
[04/25 20:24:45     72s] |  VIA1  |      11102     |        0       |
[04/25 20:24:45     72s] |   M2   |       282      |       NA       |
[04/25 20:24:45     72s] |  VIA2  |      11085     |        0       |
[04/25 20:24:45     72s] |   M3   |       570      |       NA       |
[04/25 20:24:45     72s] |  VIA3  |      11072     |        0       |
[04/25 20:24:45     72s] |  VIA4  |      2422      |        1       |
[04/25 20:24:45     72s] |   M5   |       345      |       NA       |
[04/25 20:24:45     72s] |  VIA5  |      2421      |        0       |
[04/25 20:24:45     72s] |   M6   |      1070      |       NA       |
[04/25 20:24:45     72s] |  VIA6  |      4330      |        4       |
[04/25 20:24:45     72s] |   M7   |      2298      |       NA       |
[04/25 20:24:45     72s] |  VIA7  |       128      |        0       |
[04/25 20:24:45     72s] +--------+----------------+----------------+
[04/25 20:24:46     72s] #% End sroute (date=04/25 20:24:46, total cpu=0:00:25.5, real=0:00:26.0, peak res=1333.8M, current mem=1180.4M)
[04/25 20:24:46     72s] # defOut -noStdCells "../outputs/${top_design}.floorplan.innovus.def"
<CMD> defOut -noStdCells ../outputs/ORCA_TOP.floorplan.innovus.def
[04/25 20:24:46     72s] Writing DEF file '../outputs/ORCA_TOP.floorplan.innovus.def', current time is Tue Apr 25 20:24:46 2023 ...
[04/25 20:24:46     72s] unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
[04/25 20:24:46     72s] DEF file '../outputs/ORCA_TOP.floorplan.innovus.def' is written, current time is Tue Apr 25 20:24:46 2023 ...
[04/25 20:24:46     72s] # deselectAll
<CMD> deselectAll
[04/25 20:24:46     72s] # select_obj [ get_ports * ]
<CMD> select_obj [ get_ports * ]
[04/25 20:24:46     72s] # select_obj [ get_db insts -if ".is_black_box==true" ]
<CMD> select_obj {inst:ORCA_TOP/I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0 inst:ORCA_TOP/I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1 inst:ORCA_TOP/I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0 inst:ORCA_TOP/I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1 inst:ORCA_TOP/I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM inst:ORCA_TOP/I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM inst:ORCA_TOP/I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM inst:ORCA_TOP/I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_3 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_4 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_7 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_8 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_11 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_12 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_13 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_14 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_17 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_18 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_19 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_20 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_23 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_24 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_25 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_26 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_29 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_30 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_31 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_32 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_35 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_36 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_37 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_38 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_41 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_42 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_43 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_44 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_47 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_48 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_49 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_50 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_53 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_54 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_55 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_56 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_59 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_60 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_61 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_62 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_65 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_66 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_67 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_68 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_71 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_72 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_73 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_74 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_77 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_78 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_79 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_80 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_83 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_84 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_85 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_86 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_89 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_90 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_91 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_92 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_95 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_96 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_97 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_98 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_101 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_102 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_103 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_104 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_107 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_108 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_109 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_110 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_113 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_114 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_115 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_116 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_119 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_120 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_121 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_122 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_125 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_126 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_127 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_128 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_131 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_132 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_133 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_134 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_137 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_138 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_139 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_140 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_143 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_144 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_145 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_146 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_149 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_150 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_151 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_152 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_155 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_156 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_157 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_158 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_161 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_162 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_163 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_164 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_167 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_168 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_169 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_170 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_173 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_174 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_175 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_176 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_179 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_180 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_181 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_182 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_185 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_186 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_187 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_188 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_191 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_192 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_193 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_194 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_197 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_198 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_199 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_200 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_203 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_204 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_205 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_206 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_209 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_210 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_211 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_212 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_215 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_216 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_217 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_218 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_221 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_222 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_223 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_224 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_227 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_228 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_229 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_230 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_233 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_234 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_235 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_236 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_239 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_240 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_241 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_242 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_245 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_246 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_247 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_248 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_251 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_252 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_253 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_254 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_257 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_258 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_259 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_260 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_263 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_264 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_265 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_266 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_269 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_270 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_271 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_272 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_275 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_276 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_277 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_278 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_281 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_282 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_283 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_284 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_287 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_288 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_289 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_290 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_293 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_294 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_295 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_296 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_299 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_300 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_301 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_302 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_305 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_306 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_307 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_308 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_311 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_312 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_313 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_314 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_317 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_318 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_319 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_320 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_323 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_324 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_325 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_326 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_329 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_330 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_331 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_332 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_335 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_336 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_337 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_338 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_341 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_342 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_343 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_344 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_347 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_348 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_349 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_350 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_353 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_354 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_355 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_356 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_359 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_360 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_361 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_362 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_365 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_366 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_367 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_368 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_371 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_372 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_373 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_374 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_377 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_378 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_379 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_380 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_383 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_384 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_385 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_386 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_389 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_390 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_391 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_392 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_395 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_396 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_397 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_398 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_401 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_402 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_403 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_404 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_407 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_408 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_409 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_410 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_413 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_414 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_415 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_416 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_419 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_420 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_421 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_422 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_425 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_426 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_427 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_428 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_431 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_432 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_433 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_434 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_437 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_438 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_439 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_440 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_443 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_444 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_445 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_446 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_449 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_450 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_451 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_452 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_455 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_456 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_457 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_458 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_461 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_462 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_463 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_464 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_467 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_468 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_469 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_470 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_473 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_474 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_475 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_476 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_479 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_480 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_481 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_482 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_485 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_486 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_487 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_488 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_491 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_492 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_493 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_494 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_497 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_498 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_499 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_500 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_503 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_504 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_505 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_506 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_509 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_510 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_511 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_512 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_515 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_516 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_517 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_518 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_521 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_522 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_523 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_524 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_527 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_528 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_529 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_530 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_533 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_534 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_535 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_536 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_539 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_540 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_541 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_542 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_545 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_546 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_547 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_548 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_551 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_552 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_553 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_554 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_557 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_558 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_559 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_560 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_563 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_564 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_565 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_566 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_569 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_570 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_571 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_572 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_575 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_576 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_579 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_580 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_583 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_584 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_587 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_588 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_591 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_592 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_595 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_596 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_599 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_600 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_603 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_604 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_607 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_608 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_611 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_612 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_615 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_616 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_619 inst:ORCA_TOP/I_RISC_CORE/xoendcap_DCAP_HVT_620 inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_3_4 inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_3_3 inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_3_2 inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_3_1 inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_2_4 inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_2_3 inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_2_2 inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_2_1 inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_1_4 inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_1_3 inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_1_2 inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_1_1 inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_0_4 inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_0_3 inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_0_2 inst:ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_0_1 inst:ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1 inst:ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2 inst:ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3 inst:ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_4 inst:ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5 inst:ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6 inst:ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7 inst:ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8 inst:ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_1 inst:ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_2 inst:ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_3 inst:ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4 inst:ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5 inst:ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6 inst:ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7 inst:ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8}
[04/25 20:24:46     72s] # select_obj [ get_db insts -if ".is_pad==true" ]
<CMD> select_obj {}
[04/25 20:24:46     72s] # puts "Logfile message: writing def file completed ..."
### End verbose source output for '../scripts/floorplan-innovus.tcl'.
[04/25 20:24:54     74s] 
[04/25 20:24:54     74s] *** Memory Usage v#1 (Current mem = 1489.000M, initial mem = 289.684M) ***
[04/25 20:24:54     74s] 
[04/25 20:24:54     74s] *** Summary of all messages that are not suppressed in this session:
[04/25 20:24:54     74s] Severity  ID               Count  Summary                                  
[04/25 20:24:54     74s] WARNING   IMPDF-141          160  Linking %s blockage with component '%s' ...
[04/25 20:24:54     74s] WARNING   IMPFP-3335           1  Constraint (%.4f, %.4f) (%.4f, %.4f) out...
[04/25 20:24:54     74s] WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
[04/25 20:24:54     74s] WARNING   IMPPP-531            5  ViaGen Warning: %s rule violation, no vi...
[04/25 20:24:54     74s] WARNING   IMPPP-532          575  ViaGen Warning: top layer and bottom lay...
[04/25 20:24:54     74s] WARNING   IMPPP-543           28  Inconsistent cut size definition in VIAR...
[04/25 20:24:54     74s] WARNING   IMPPP-610           17  Could not find a matching VIARULE, so no...
[04/25 20:24:54     74s] WARNING   IMPPP-612           14  The intersection area is insufficient to...
[04/25 20:24:54     74s] WARNING   IMPPP-4051           1  Fail to add rings. Gaps among IO cells m...
[04/25 20:24:54     74s] WARNING   IMPPP-220            1  The power planner does not create core r...
[04/25 20:24:54     74s] WARNING   IMPSR-2506           2  Powerdomain "%s" boundary box is invalid...
[04/25 20:24:54     74s] WARNING   IMPSR-1253           1  Unable to find any standard cell pin con...
[04/25 20:24:54     74s] WARNING   IMPSR-1256           3  Unable to find any CORE class pad pin of...
[04/25 20:24:54     74s] ERROR     DMMMC-271           18  The software does not currently support ...
[04/25 20:24:54     74s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[04/25 20:24:54     74s] WARNING   TCLCMD-1015          6  The %s command is not currently supporte...
[04/25 20:24:54     74s] WARNING   TCLCMD-1083          1  '%s'                                     
[04/25 20:24:54     74s] WARNING   TCLCMD-1142          8  Virtual clock '%s' is being created with...
[04/25 20:24:54     74s] WARNING   TCLCMD-1333          8  The combinational generated clock %s was...
[04/25 20:24:54     74s] WARNING   TCLCMD-1461          3  Skipped unsupported command: %s          
[04/25 20:24:54     74s] WARNING   TECHLIB-302         72  No function defined for cell '%s'. The c...
[04/25 20:24:54     74s] WARNING   TECHLIB-1161       132  The library level attribute %s on line %...
[04/25 20:24:54     74s] WARNING   TECHLIB-1277        72  The %s '%s' has been defined for %s %s '...
[04/25 20:24:54     74s] *** Message Summary: 1119 warning(s), 18 error(s)
[04/25 20:24:54     74s] 
[04/25 20:24:54     74s] --- Ending "Innovus" (totcpu=0:01:14, real=0:01:42, mem=1489.0M) ---
