
*** Running vivado
    with args -log OLED_test_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source OLED_test_wrapper.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source OLED_test_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top OLED_test_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3360
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1200.586 ; gain = 73.695
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'OLED_test_wrapper' [f:/Xilinx/Project/FFT_OLED/FFT_OLED/FFT_OLED.gen/sources_1/bd/OLED_test/hdl/OLED_test_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'OLED_test' [f:/Xilinx/Project/FFT_OLED/FFT_OLED/FFT_OLED.gen/sources_1/bd/OLED_test/synth/OLED_test.v:13]
INFO: [Synth 8-6157] synthesizing module 'OLED_test_oledCtrl_test_0_0' [F:/Xilinx/Project/FFT_OLED/FFT_OLED/FFT_OLED.runs/synth_1/.Xil/Vivado-12596-DESKTOP-FMMQV0S/realtime/OLED_test_oledCtrl_test_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'OLED_test_oledCtrl_test_0_0' (1#1) [F:/Xilinx/Project/FFT_OLED/FFT_OLED/FFT_OLED.runs/synth_1/.Xil/Vivado-12596-DESKTOP-FMMQV0S/realtime/OLED_test_oledCtrl_test_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'OLED_test' (2#1) [f:/Xilinx/Project/FFT_OLED/FFT_OLED/FFT_OLED.gen/sources_1/bd/OLED_test/synth/OLED_test.v:13]
INFO: [Synth 8-6155] done synthesizing module 'OLED_test_wrapper' (3#1) [f:/Xilinx/Project/FFT_OLED/FFT_OLED/FFT_OLED.gen/sources_1/bd/OLED_test/hdl/OLED_test_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1252.297 ; gain = 125.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1252.297 ; gain = 125.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1252.297 ; gain = 125.406
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1252.297 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/Xilinx/Project/FFT_OLED/FFT_OLED/FFT_OLED.gen/sources_1/bd/OLED_test/ip/OLED_test_oledCtrl_test_0_0/OLED_test_oledCtrl_test_0_0/OLED_test_oledCtrl_test_0_0_in_context.xdc] for cell 'OLED_test_i/oledCtrl_test_0'
Finished Parsing XDC File [f:/Xilinx/Project/FFT_OLED/FFT_OLED/FFT_OLED.gen/sources_1/bd/OLED_test/ip/OLED_test_oledCtrl_test_0_0/OLED_test_oledCtrl_test_0_0/OLED_test_oledCtrl_test_0_0_in_context.xdc] for cell 'OLED_test_i/oledCtrl_test_0'
Parsing XDC File [F:/Xilinx/Project/FFT_OLED/FFT_OLED/FFT_OLED.srcs/constrs_1/new/oled_constraint.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [F:/Xilinx/Project/FFT_OLED/FFT_OLED/FFT_OLED.srcs/constrs_1/new/oled_constraint.xdc:362]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [F:/Xilinx/Project/FFT_OLED/FFT_OLED/FFT_OLED.srcs/constrs_1/new/oled_constraint.xdc:367]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [F:/Xilinx/Project/FFT_OLED/FFT_OLED/FFT_OLED.srcs/constrs_1/new/oled_constraint.xdc:372]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [F:/Xilinx/Project/FFT_OLED/FFT_OLED/FFT_OLED.srcs/constrs_1/new/oled_constraint.xdc:375]
Finished Parsing XDC File [F:/Xilinx/Project/FFT_OLED/FFT_OLED/FFT_OLED.srcs/constrs_1/new/oled_constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Xilinx/Project/FFT_OLED/FFT_OLED/FFT_OLED.srcs/constrs_1/new/oled_constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/OLED_test_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/OLED_test_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [F:/Xilinx/Project/FFT_OLED/FFT_OLED/FFT_OLED.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/Xilinx/Project/FFT_OLED/FFT_OLED/FFT_OLED.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1281.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1281.695 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1281.695 ; gain = 154.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1281.695 ; gain = 154.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for OLED_test_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for OLED_test_i/oledCtrl_test_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1281.695 ; gain = 154.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1281.695 ; gain = 154.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1281.695 ; gain = 154.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1344.312 ; gain = 217.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1344.312 ; gain = 217.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1363.422 ; gain = 236.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1369.215 ; gain = 242.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1369.215 ; gain = 242.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1369.215 ; gain = 242.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1369.215 ; gain = 242.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1369.215 ; gain = 242.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1369.215 ; gain = 242.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |OLED_test_oledCtrl_test_0_0 |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+--------------------------+------+
|      |Cell                      |Count |
+------+--------------------------+------+
|1     |OLED_test_oledCtrl_test_0 |     1|
|2     |IBUF                      |     3|
|3     |OBUF                      |     6|
+------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1369.215 ; gain = 242.324
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1369.215 ; gain = 212.926
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1369.215 ; gain = 242.324
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1381.238 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1387.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1387.117 ; gain = 260.227
INFO: [Common 17-1381] The checkpoint 'F:/Xilinx/Project/FFT_OLED/FFT_OLED/FFT_OLED.runs/synth_1/OLED_test_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file OLED_test_wrapper_utilization_synth.rpt -pb OLED_test_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May  9 23:50:46 2021...
