<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>ChibiOS/HAL: stm32_tim.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">ChibiOS/HAL
   &#160;<span id="projectnumber">6.0.0</span>
<script type="text/javascript"><!--
google_ad_client = "pub-3840594581853944";
/* Documentation, bottom, 728x90, created 9/19/10 */
google_ad_slot = "1902290615";
google_ad_width = 728;
google_ad_height = 90;
//-->
</script>
<script type="text/javascript"
src="http://pagead2.googlesyndication.com/pagead/show_ads.js">
</script>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('stm32__tim_8h.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a>  </div>
  <div class="headertitle">
<div class="title">stm32_tim.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>STM32 TIM units common header.  
<a href="#details">More...</a></p>

<p><a href="stm32__tim_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__tim__t.html">stm32_tim_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32 TIM registers block.  <a href="structstm32__tim__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__lptim__t.html">stm32_lptim_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32 LPTIM registers block.  <a href="structstm32__lptim__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">TIM_CR1 register</div></td></tr>
<tr class="memitem:ga0f906c09b68f289dcb9e96186adf44e6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CR1_CEN</b>&#160;&#160;&#160;(1U &lt;&lt; 0)</td></tr>
<tr class="separator:ga0f906c09b68f289dcb9e96186adf44e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga876b3bbe26fb288d11004bc3677a1bf6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CR1_UDIS</b>&#160;&#160;&#160;(1U &lt;&lt; 1)</td></tr>
<tr class="separator:ga876b3bbe26fb288d11004bc3677a1bf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6767b503969269b3124756433e546810"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CR1_URS</b>&#160;&#160;&#160;(1U &lt;&lt; 2)</td></tr>
<tr class="separator:ga6767b503969269b3124756433e546810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fad2a4a92ec917e54cd47264d66dc7f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CR1_OPM</b>&#160;&#160;&#160;(1U &lt;&lt; 3)</td></tr>
<tr class="separator:ga3fad2a4a92ec917e54cd47264d66dc7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5744243387cccc4bf9ead1acce4346f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CR1_DIR</b>&#160;&#160;&#160;(1U &lt;&lt; 4)</td></tr>
<tr class="separator:gaf5744243387cccc4bf9ead1acce4346f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4a3d381c7c4144e7d4bd14517673173"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CR1_CMS_MASK</b>&#160;&#160;&#160;(3U &lt;&lt; 5)</td></tr>
<tr class="separator:gac4a3d381c7c4144e7d4bd14517673173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fc6b156457ca174bd52ce184de7b497"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CR1_CMS</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 5)</td></tr>
<tr class="separator:ga8fc6b156457ca174bd52ce184de7b497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dfcebd20f7eb7c89adba20f620cbb58"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CR1_ARPE</b>&#160;&#160;&#160;(1U &lt;&lt; 7)</td></tr>
<tr class="separator:ga9dfcebd20f7eb7c89adba20f620cbb58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a271b069228117ccf819a7b7257622a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CR1_CKD_MASK</b>&#160;&#160;&#160;(3U &lt;&lt; 8)</td></tr>
<tr class="separator:ga4a271b069228117ccf819a7b7257622a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d3e4365580b8f2236abc264b2e55aaf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CR1_CKD</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 8)</td></tr>
<tr class="separator:ga9d3e4365580b8f2236abc264b2e55aaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1b86eefd3156112968bd69af75679ea"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CR1_UIFREMAP</b>&#160;&#160;&#160;(1U &lt;&lt; 11)</td></tr>
<tr class="separator:gad1b86eefd3156112968bd69af75679ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TIM_CR2 register</div></td></tr>
<tr class="memitem:ga8997ad368274317b5db2bc63891cabef"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CR2_CCPC</b>&#160;&#160;&#160;(1U &lt;&lt; 0)</td></tr>
<tr class="separator:ga8997ad368274317b5db2bc63891cabef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e6def4e31f919956767406d44d01a69"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CR2_CCUS</b>&#160;&#160;&#160;(1U &lt;&lt; 2)</td></tr>
<tr class="separator:ga0e6def4e31f919956767406d44d01a69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab281ac641742c4adfd5396969bc9f2ec"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CR2_CCDS</b>&#160;&#160;&#160;(1U &lt;&lt; 3)</td></tr>
<tr class="separator:gab281ac641742c4adfd5396969bc9f2ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6450caa6205a23f8a153be2bb960201"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CR2_MMS_MASK</b>&#160;&#160;&#160;(7U &lt;&lt; 4)</td></tr>
<tr class="separator:gac6450caa6205a23f8a153be2bb960201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9cfbbe40454c15efc16dc685a72f8f4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CR2_MMS</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 4)</td></tr>
<tr class="separator:gae9cfbbe40454c15efc16dc685a72f8f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56d957801bc24f3ce0d6c413d1cc8b9c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CR2_TI1S</b>&#160;&#160;&#160;(1U &lt;&lt; 7)</td></tr>
<tr class="separator:ga56d957801bc24f3ce0d6c413d1cc8b9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f5c9ecd1936f2f66f13c145fe8efe6b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CR2_OIS1</b>&#160;&#160;&#160;(1U &lt;&lt; 8)</td></tr>
<tr class="separator:ga1f5c9ecd1936f2f66f13c145fe8efe6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4473e0e91678293790fedea20dda7bc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CR2_OIS1N</b>&#160;&#160;&#160;(1U &lt;&lt; 9)</td></tr>
<tr class="separator:gad4473e0e91678293790fedea20dda7bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fbf224395202f39488a21d3f6b78f0f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CR2_OIS2</b>&#160;&#160;&#160;(1U &lt;&lt; 10)</td></tr>
<tr class="separator:ga3fbf224395202f39488a21d3f6b78f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14009ae573df05b4d0c4b54f2bb00fec"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CR2_OIS2N</b>&#160;&#160;&#160;(1U &lt;&lt; 11)</td></tr>
<tr class="separator:ga14009ae573df05b4d0c4b54f2bb00fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f65e94c2b0950e8f04bc45979b16173"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CR2_OIS3</b>&#160;&#160;&#160;(1U &lt;&lt; 12)</td></tr>
<tr class="separator:ga7f65e94c2b0950e8f04bc45979b16173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedf57b5de0cebc4a692a77b9a1512b67"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CR2_OIS3N</b>&#160;&#160;&#160;(1U &lt;&lt; 13)</td></tr>
<tr class="separator:gaedf57b5de0cebc4a692a77b9a1512b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33437b4b4ef00a76d1a7877e2f30fb95"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CR2_OIS4</b>&#160;&#160;&#160;(1U &lt;&lt; 14)</td></tr>
<tr class="separator:ga33437b4b4ef00a76d1a7877e2f30fb95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23c64b9c73f5f3da37075d6b18828c39"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CR2_OIS5</b>&#160;&#160;&#160;(1U &lt;&lt; 16)</td></tr>
<tr class="separator:ga23c64b9c73f5f3da37075d6b18828c39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee14a89b8d50b620b512dc24644e860f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CR2_OIS6</b>&#160;&#160;&#160;(1U &lt;&lt; 18)</td></tr>
<tr class="separator:gaee14a89b8d50b620b512dc24644e860f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f31b9ea067fb01c82e7b1a057433c11"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CR2_MMS2_MASK</b>&#160;&#160;&#160;(15U &lt;&lt; 20)</td></tr>
<tr class="separator:ga6f31b9ea067fb01c82e7b1a057433c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ec7e2cd1bca265a6a676960a838633a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CR2_MMS2</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 20)</td></tr>
<tr class="separator:ga8ec7e2cd1bca265a6a676960a838633a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TIM_SMCR register</div></td></tr>
<tr class="memitem:gaae35281f2ce36ef64f1b2c9ce23785e6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_SMCR_SMS_MASK</b>&#160;&#160;&#160;((7U &lt;&lt; 0) | (1U &lt;&lt; 16))</td></tr>
<tr class="separator:gaae35281f2ce36ef64f1b2c9ce23785e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa476050eccf3c64be8ed38bda011d648"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_SMCR_SMS</b>(n)</td></tr>
<tr class="separator:gaa476050eccf3c64be8ed38bda011d648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad56af3d663851b08e39edb7ed01ecc24"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_SMCR_OCCS</b>&#160;&#160;&#160;(1U &lt;&lt; 3)</td></tr>
<tr class="separator:gad56af3d663851b08e39edb7ed01ecc24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga010266a794af5390eefba7e3d653e095"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_SMCR_TS_MASK</b>&#160;&#160;&#160;(7U &lt;&lt; 4)</td></tr>
<tr class="separator:ga010266a794af5390eefba7e3d653e095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f1a2f0076019436547730ab368cd472"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_SMCR_TS</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 4)</td></tr>
<tr class="separator:ga2f1a2f0076019436547730ab368cd472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6fdd841b217ceefbad5efe502d49883"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_SMCR_MSM</b>&#160;&#160;&#160;(1U &lt;&lt; 7)</td></tr>
<tr class="separator:gac6fdd841b217ceefbad5efe502d49883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf370bce79d6bfc31f1ad0647ef75f100"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_SMCR_ETF_MASK</b>&#160;&#160;&#160;(15U &lt;&lt; 8)</td></tr>
<tr class="separator:gaf370bce79d6bfc31f1ad0647ef75f100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28202fe5ca6165791652de1a402fd723"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_SMCR_ETF</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 8)</td></tr>
<tr class="separator:ga28202fe5ca6165791652de1a402fd723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad914574c8d7733716a3e8068314240c2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_SMCR_ETPS_MASK</b>&#160;&#160;&#160;(3U &lt;&lt; 12)</td></tr>
<tr class="separator:gad914574c8d7733716a3e8068314240c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf3c9f021e4c6c8a6113cf24071f5fc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_SMCR_ETPS</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 12)</td></tr>
<tr class="separator:gaaaf3c9f021e4c6c8a6113cf24071f5fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e74edd7bde9aa25c9e8cfb39be80132"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_SMCR_ECE</b>&#160;&#160;&#160;(1U &lt;&lt; 14)</td></tr>
<tr class="separator:ga1e74edd7bde9aa25c9e8cfb39be80132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga456243e97a292937f29422175ca9084f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_SMCR_ETP</b>&#160;&#160;&#160;(1U &lt;&lt; 15)</td></tr>
<tr class="separator:ga456243e97a292937f29422175ca9084f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TIM_DIER register</div></td></tr>
<tr class="memitem:ga765c7f2cd141fefaa2283ab996108e0c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_DIER_UIE</b>&#160;&#160;&#160;(1U &lt;&lt; 0)</td></tr>
<tr class="separator:ga765c7f2cd141fefaa2283ab996108e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ef85d424356fa4c8435eba9a9f67f61"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_DIER_CC1IE</b>&#160;&#160;&#160;(1U &lt;&lt; 1)</td></tr>
<tr class="separator:ga3ef85d424356fa4c8435eba9a9f67f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga969fa86c25127e870d79da43847cbaba"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_DIER_CC2IE</b>&#160;&#160;&#160;(1U &lt;&lt; 2)</td></tr>
<tr class="separator:ga969fa86c25127e870d79da43847cbaba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd2e7546bf653c8253dc2187c029005e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_DIER_CC3IE</b>&#160;&#160;&#160;(1U &lt;&lt; 3)</td></tr>
<tr class="separator:gabd2e7546bf653c8253dc2187c029005e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e519afe8b8f445c3b79b9e947e4d1a9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_DIER_CC4IE</b>&#160;&#160;&#160;(1U &lt;&lt; 4)</td></tr>
<tr class="separator:ga4e519afe8b8f445c3b79b9e947e4d1a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae905175f225bc3d42cde6b629759ca1d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_DIER_COMIE</b>&#160;&#160;&#160;(1U &lt;&lt; 5)</td></tr>
<tr class="separator:gae905175f225bc3d42cde6b629759ca1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9424f977872cc6db125d6b483fb541c4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_DIER_TIE</b>&#160;&#160;&#160;(1U &lt;&lt; 6)</td></tr>
<tr class="separator:ga9424f977872cc6db125d6b483fb541c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef68de87719bdb41efb33f82b502ad61"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_DIER_BIE</b>&#160;&#160;&#160;(1U &lt;&lt; 7)</td></tr>
<tr class="separator:gaef68de87719bdb41efb33f82b502ad61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf72bc2b257c467fce75497479053a226"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_DIER_UDE</b>&#160;&#160;&#160;(1U &lt;&lt; 8)</td></tr>
<tr class="separator:gaf72bc2b257c467fce75497479053a226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacef8ffa21aed0bae806f630999365a62"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_DIER_CC1DE</b>&#160;&#160;&#160;(1U &lt;&lt; 9)</td></tr>
<tr class="separator:gacef8ffa21aed0bae806f630999365a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70aa9d8a45777f6479612d78606c62e2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_DIER_CC2DE</b>&#160;&#160;&#160;(1U &lt;&lt; 10)</td></tr>
<tr class="separator:ga70aa9d8a45777f6479612d78606c62e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8d7aca427a4e99102bce00605f96ae1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_DIER_CC3DE</b>&#160;&#160;&#160;(1U &lt;&lt; 11)</td></tr>
<tr class="separator:gaa8d7aca427a4e99102bce00605f96ae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eb5b532ad85eb9480e14675f02f781b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_DIER_CC4DE</b>&#160;&#160;&#160;(1U &lt;&lt; 12)</td></tr>
<tr class="separator:ga9eb5b532ad85eb9480e14675f02f781b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1f22a49d42b644364c21ef224c2801c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_DIER_COMDE</b>&#160;&#160;&#160;(1U &lt;&lt; 13)</td></tr>
<tr class="separator:gaf1f22a49d42b644364c21ef224c2801c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84c33f965bb3f6d898f36dd554891343"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_DIER_TDE</b>&#160;&#160;&#160;(1U &lt;&lt; 14)</td></tr>
<tr class="separator:ga84c33f965bb3f6d898f36dd554891343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa14170dce6b3f4284018ccbafcb339ce"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_DIER_IRQ_MASK</b></td></tr>
<tr class="separator:gaa14170dce6b3f4284018ccbafcb339ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TIM_SR register</div></td></tr>
<tr class="memitem:ga83d7ed6ecfa355585ab6df10e7d8dbc1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_SR_UIF</b>&#160;&#160;&#160;(1U &lt;&lt; 0)</td></tr>
<tr class="separator:ga83d7ed6ecfa355585ab6df10e7d8dbc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60712a2f98dcc3698c2a91a7f6cb6fa6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_SR_CC1IF</b>&#160;&#160;&#160;(1U &lt;&lt; 1)</td></tr>
<tr class="separator:ga60712a2f98dcc3698c2a91a7f6cb6fa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42625a741f8e7b025d10e5f445f8af9d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_SR_CC2IF</b>&#160;&#160;&#160;(1U &lt;&lt; 2)</td></tr>
<tr class="separator:ga42625a741f8e7b025d10e5f445f8af9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga469fa3a8e48fe616a0187fd2b13c7acc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_SR_CC3IF</b>&#160;&#160;&#160;(1U &lt;&lt; 3)</td></tr>
<tr class="separator:ga469fa3a8e48fe616a0187fd2b13c7acc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78a79b10783954aeebc6b83848180bbb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_SR_CC4IF</b>&#160;&#160;&#160;(1U &lt;&lt; 4)</td></tr>
<tr class="separator:ga78a79b10783954aeebc6b83848180bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b68fa770a3dfa59e13ed60c2097476a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_SR_COMIF</b>&#160;&#160;&#160;(1U &lt;&lt; 5)</td></tr>
<tr class="separator:ga7b68fa770a3dfa59e13ed60c2097476a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66937f4b44b8c5a024282ad6efab2a2b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_SR_TIF</b>&#160;&#160;&#160;(1U &lt;&lt; 6)</td></tr>
<tr class="separator:ga66937f4b44b8c5a024282ad6efab2a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63ec34806965c99107468236ee16fd47"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_SR_BIF</b>&#160;&#160;&#160;(1U &lt;&lt; 7)</td></tr>
<tr class="separator:ga63ec34806965c99107468236ee16fd47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae954374a5bd0df22b54e2530c635b8f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_SR_B2IF</b>&#160;&#160;&#160;(1U &lt;&lt; 8)</td></tr>
<tr class="separator:gaae954374a5bd0df22b54e2530c635b8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cb252914e8704ca32f5d9665d04df9d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_SR_CC1OF</b>&#160;&#160;&#160;(1U &lt;&lt; 9)</td></tr>
<tr class="separator:ga3cb252914e8704ca32f5d9665d04df9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab74ce444ee6f676149a0468cab134d8f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_SR_CC2OF</b>&#160;&#160;&#160;(1U &lt;&lt; 10)</td></tr>
<tr class="separator:gab74ce444ee6f676149a0468cab134d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe99d672dede3456af9f90f6bb20a4df"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_SR_CC3OF</b>&#160;&#160;&#160;(1U &lt;&lt; 11)</td></tr>
<tr class="separator:gafe99d672dede3456af9f90f6bb20a4df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc2403563be744457a96eeba89c35b35"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_SR_CC4OF</b>&#160;&#160;&#160;(1U &lt;&lt; 12)</td></tr>
<tr class="separator:gacc2403563be744457a96eeba89c35b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga382eece566dcf6720f37f7327df8f6df"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_SR_CC5IF</b>&#160;&#160;&#160;(1U &lt;&lt; 16)</td></tr>
<tr class="separator:ga382eece566dcf6720f37f7327df8f6df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4094807b0c2c58195e8e9f6da9318558"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_SR_CC6IF</b>&#160;&#160;&#160;(1U &lt;&lt; 17)</td></tr>
<tr class="separator:ga4094807b0c2c58195e8e9f6da9318558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TIM_EGR register</div></td></tr>
<tr class="memitem:gabd18a799e700d461be4c74584e80da87"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_EGR_UG</b>&#160;&#160;&#160;(1U &lt;&lt; 0)</td></tr>
<tr class="separator:gabd18a799e700d461be4c74584e80da87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7cc8659c3e2e5929205028e9e68cea4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_EGR_CC1G</b>&#160;&#160;&#160;(1U &lt;&lt; 1)</td></tr>
<tr class="separator:gac7cc8659c3e2e5929205028e9e68cea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80ab0ef28eb7c70805f6ccd844e4d65e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_EGR_CC2G</b>&#160;&#160;&#160;(1U &lt;&lt; 2)</td></tr>
<tr class="separator:ga80ab0ef28eb7c70805f6ccd844e4d65e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b0403bbf1d829a67deb9c350cd1c20a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_EGR_CC3G</b>&#160;&#160;&#160;(1U &lt;&lt; 3)</td></tr>
<tr class="separator:ga0b0403bbf1d829a67deb9c350cd1c20a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a7bbaa765abf4a4368bd925887a2f7e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_EGR_CC4G</b>&#160;&#160;&#160;(1U &lt;&lt; 4)</td></tr>
<tr class="separator:ga6a7bbaa765abf4a4368bd925887a2f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf32a91cb6f8f718fa5b1aa970ac07cd6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_EGR_COMG</b>&#160;&#160;&#160;(1U &lt;&lt; 5)</td></tr>
<tr class="separator:gaf32a91cb6f8f718fa5b1aa970ac07cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf05cca42905dd80107d081d7b5c85a2b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_EGR_TG</b>&#160;&#160;&#160;(1U &lt;&lt; 6)</td></tr>
<tr class="separator:gaf05cca42905dd80107d081d7b5c85a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0d079f86d890aa44534469b736c228a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_EGR_BG</b>&#160;&#160;&#160;(1U &lt;&lt; 7)</td></tr>
<tr class="separator:gaf0d079f86d890aa44534469b736c228a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac0171e490352d6f9928e306da1dcad8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_EGR_B2G</b>&#160;&#160;&#160;(1U &lt;&lt; 8)</td></tr>
<tr class="separator:gaac0171e490352d6f9928e306da1dcad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TIM_CCMR1 register (output)</div></td></tr>
<tr class="memitem:gaf094d3512c59b804273c9c85489953d3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR1_CC1S_MASK</b>&#160;&#160;&#160;(3U &lt;&lt; 0)</td></tr>
<tr class="separator:gaf094d3512c59b804273c9c85489953d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80fcb5fdff31fd32580ddfaea5433c91"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR1_CC1S</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 0)</td></tr>
<tr class="separator:ga80fcb5fdff31fd32580ddfaea5433c91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae63df1bd634fbe1153e74c096ebaa0db"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR1_OC1FE</b>&#160;&#160;&#160;(1U &lt;&lt; 2)</td></tr>
<tr class="separator:gae63df1bd634fbe1153e74c096ebaa0db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa04bc1a1a102639741ef72d7474fa08"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR1_OC1PE</b>&#160;&#160;&#160;(1U &lt;&lt; 3)</td></tr>
<tr class="separator:gafa04bc1a1a102639741ef72d7474fa08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5ed88e27fe1c219bb85f1783e3db448"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR1_OC1M_MASK</b>&#160;&#160;&#160;((7U &lt;&lt; 4) | (1U &lt;&lt; 16))</td></tr>
<tr class="separator:gad5ed88e27fe1c219bb85f1783e3db448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8158ee2a37e9ed4e8fe13939499c33b0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR1_OC1M</b>(n)</td></tr>
<tr class="separator:ga8158ee2a37e9ed4e8fe13939499c33b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a5be22a53b311891f19e571ecaa2477"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR1_OC1CE</b>&#160;&#160;&#160;(1U &lt;&lt; 7)</td></tr>
<tr class="separator:ga0a5be22a53b311891f19e571ecaa2477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60efa6a19200829190687a3b7aa5133a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR1_CC2S_MASK</b>&#160;&#160;&#160;(3U &lt;&lt; 8)</td></tr>
<tr class="separator:ga60efa6a19200829190687a3b7aa5133a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ace8bed64febb8d7ab59cf658d57c30"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR1_CC2S</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 8)</td></tr>
<tr class="separator:ga3ace8bed64febb8d7ab59cf658d57c30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0f5d4e4a23b71b17ba8256f1a698046"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR1_OC2FE</b>&#160;&#160;&#160;(1U &lt;&lt; 10)</td></tr>
<tr class="separator:gac0f5d4e4a23b71b17ba8256f1a698046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e5410231443f2b65459040e6b395a78"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR1_OC2PE</b>&#160;&#160;&#160;(1U &lt;&lt; 11)</td></tr>
<tr class="separator:ga7e5410231443f2b65459040e6b395a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf1f242f11dea983608585c2ac9376dc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR1_OC2M_MASK</b>&#160;&#160;&#160;((7U &lt;&lt; 12) | (1U &lt;&lt; 24))</td></tr>
<tr class="separator:gadf1f242f11dea983608585c2ac9376dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53bbd0ef8bf4a070682c22cce8f70ae5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR1_OC2M</b>(n)</td></tr>
<tr class="separator:ga53bbd0ef8bf4a070682c22cce8f70ae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52cc1b0cb32f6ace2e9a9ff213640b81"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR1_OC2CE</b>&#160;&#160;&#160;(1U &lt;&lt; 15)</td></tr>
<tr class="separator:ga52cc1b0cb32f6ace2e9a9ff213640b81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">CCMR1 register (input)</div></td></tr>
<tr class="memitem:gaf65ed9e1c9854e967c6e199439d08fbb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR1_IC1PSC_MASK</b>&#160;&#160;&#160;(3U &lt;&lt; 2)</td></tr>
<tr class="separator:gaf65ed9e1c9854e967c6e199439d08fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77a1e22bdf98db41594369c04d9c1602"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR1_IC1PSC</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 2)</td></tr>
<tr class="separator:ga77a1e22bdf98db41594369c04d9c1602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga445b9e22270e6b9415c5f40904de73a4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR1_IC1F_MASK</b>&#160;&#160;&#160;(15U &lt;&lt; 4)</td></tr>
<tr class="separator:ga445b9e22270e6b9415c5f40904de73a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab960e43bea53aade4aedbb83c9b27bf8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR1_IC1F</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 4)</td></tr>
<tr class="separator:gab960e43bea53aade4aedbb83c9b27bf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c843d5d7996e8f1e9686e21a0e34ec5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR1_IC2PSC_MASK</b>&#160;&#160;&#160;(3U &lt;&lt; 10)</td></tr>
<tr class="separator:ga9c843d5d7996e8f1e9686e21a0e34ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77caa5cf7666ddf6f31096b0a84791c7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR1_IC2PSC</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 10)</td></tr>
<tr class="separator:ga77caa5cf7666ddf6f31096b0a84791c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8d6afb4f0f76e6cd75435ec4d63e2fe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR1_IC2F_MASK</b>&#160;&#160;&#160;(15U &lt;&lt; 12)</td></tr>
<tr class="separator:gaa8d6afb4f0f76e6cd75435ec4d63e2fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74bc5cb0152982dffed81c4422fd1eeb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR1_IC2F</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 12)</td></tr>
<tr class="separator:ga74bc5cb0152982dffed81c4422fd1eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TIM_CCMR2 register (output)</div></td></tr>
<tr class="memitem:ga03e657611fd16689d3551567e14a1213"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR2_CC3S_MASK</b>&#160;&#160;&#160;(3U &lt;&lt; 0)</td></tr>
<tr class="separator:ga03e657611fd16689d3551567e14a1213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81e8d8c1d6455e31ef2682df410be1b4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR2_CC3S</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 0)</td></tr>
<tr class="separator:ga81e8d8c1d6455e31ef2682df410be1b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eebd114e31c8c3dc61eb661ba02ef2b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR2_OC3FE</b>&#160;&#160;&#160;(1U &lt;&lt; 2)</td></tr>
<tr class="separator:ga7eebd114e31c8c3dc61eb661ba02ef2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga958d7064d8cdf6f09d646bae9b7bec6e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR2_OC3PE</b>&#160;&#160;&#160;(1U &lt;&lt; 3)</td></tr>
<tr class="separator:ga958d7064d8cdf6f09d646bae9b7bec6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09f5d66f52abf89b8742ffb2d32b1f77"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR2_OC3M_MASK</b>&#160;&#160;&#160;((7U &lt;&lt; 4) | (1U &lt;&lt; 16))</td></tr>
<tr class="separator:ga09f5d66f52abf89b8742ffb2d32b1f77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga132aceabb86c83fc7aee3f163bb3fa58"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR2_OC3M</b>(n)</td></tr>
<tr class="separator:ga132aceabb86c83fc7aee3f163bb3fa58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd0d539bc6ca5b2e15b368ec9fe0ab09"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR2_OC3CE</b>&#160;&#160;&#160;(1U &lt;&lt; 7)</td></tr>
<tr class="separator:gacd0d539bc6ca5b2e15b368ec9fe0ab09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8f0d5f57811346c454e932a7a118786"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR2_CC4S_MASK</b>&#160;&#160;&#160;(3U &lt;&lt; 8)</td></tr>
<tr class="separator:gaf8f0d5f57811346c454e932a7a118786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56814cbda4bdb2f38e6ef626b7c430c5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR2_CC4S</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 8)</td></tr>
<tr class="separator:ga56814cbda4bdb2f38e6ef626b7c430c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadba38f589f9a687587b8a86fcd28c876"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR2_OC4FE</b>&#160;&#160;&#160;(1U &lt;&lt; 10)</td></tr>
<tr class="separator:gadba38f589f9a687587b8a86fcd28c876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa886a5180f6ae461e80fadd337a2e429"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR2_OC4PE</b>&#160;&#160;&#160;(1U &lt;&lt; 11)</td></tr>
<tr class="separator:gaa886a5180f6ae461e80fadd337a2e429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfcb69a7a0ec0d4536868fff16387a41"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR2_OC4M_MASK</b>&#160;&#160;&#160;((7U &lt;&lt; 12) | (1U &lt;&lt; 24))</td></tr>
<tr class="separator:gadfcb69a7a0ec0d4536868fff16387a41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40c690afe149674dfd27d19e5762a08d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR2_OC4M</b>(n)</td></tr>
<tr class="separator:ga40c690afe149674dfd27d19e5762a08d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73ad85055fa71f83a9e6cec8ad1e978b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR2_OC4CE</b>&#160;&#160;&#160;(1U &lt;&lt; 15)</td></tr>
<tr class="separator:ga73ad85055fa71f83a9e6cec8ad1e978b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TIM_CCMR2 register (input)</div></td></tr>
<tr class="memitem:ga0c94e04c5c83e3c0c247e4c2033fe1f9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR2_IC3PSC_MASK</b>&#160;&#160;&#160;(3U &lt;&lt; 2)</td></tr>
<tr class="separator:ga0c94e04c5c83e3c0c247e4c2033fe1f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf0cef13948b9b31a52de8a3a73ab99e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR2_IC3PSC</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 2)</td></tr>
<tr class="separator:gaaf0cef13948b9b31a52de8a3a73ab99e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcf74be31ec2b4c6f354754200b41c69"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR2_IC3F_MASK</b>&#160;&#160;&#160;(15U &lt;&lt; 4)</td></tr>
<tr class="separator:gadcf74be31ec2b4c6f354754200b41c69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebcdd75147725c9d2b3ab503fa85e259"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR2_IC3F</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 4)</td></tr>
<tr class="separator:gaebcdd75147725c9d2b3ab503fa85e259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa35925b2bf5cde5fb95e228dd3e9275d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR2_IC4PSC_MASK</b>&#160;&#160;&#160;(3U &lt;&lt; 10)</td></tr>
<tr class="separator:gaa35925b2bf5cde5fb95e228dd3e9275d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16006b2a71983a2f6ca3c4cfb7f58b33"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR2_IC4PSC</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 10)</td></tr>
<tr class="separator:ga16006b2a71983a2f6ca3c4cfb7f58b33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga386899b839c7f1affd3b7e45f579c126"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR2_IC4F_MASK</b>&#160;&#160;&#160;(15U &lt;&lt; 12)</td></tr>
<tr class="separator:ga386899b839c7f1affd3b7e45f579c126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f1a492abfae5325a91820642fca574d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR2_IC4F</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 12)</td></tr>
<tr class="separator:ga5f1a492abfae5325a91820642fca574d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TIM_CCER register</div></td></tr>
<tr class="memitem:gaf6088ff699dfd1e0097428d2cb79bf6d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCER_CC1E</b>&#160;&#160;&#160;(1U &lt;&lt; 0)</td></tr>
<tr class="separator:gaf6088ff699dfd1e0097428d2cb79bf6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b0ffbc4302cff87691364ebb7802438"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCER_CC1P</b>&#160;&#160;&#160;(1U &lt;&lt; 1)</td></tr>
<tr class="separator:ga3b0ffbc4302cff87691364ebb7802438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga819402b70b5002ae4f81223c745f584a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCER_CC1NE</b>&#160;&#160;&#160;(1U &lt;&lt; 2)</td></tr>
<tr class="separator:ga819402b70b5002ae4f81223c745f584a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99df578d3c4f7da679fc46212e2cf4a2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCER_CC1NP</b>&#160;&#160;&#160;(1U &lt;&lt; 3)</td></tr>
<tr class="separator:ga99df578d3c4f7da679fc46212e2cf4a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad71195de59ddac3830582a1691a7dad7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCER_CC2E</b>&#160;&#160;&#160;(1U &lt;&lt; 4)</td></tr>
<tr class="separator:gad71195de59ddac3830582a1691a7dad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2744a9fbf6e6482597667a6c70b596c0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCER_CC2P</b>&#160;&#160;&#160;(1U &lt;&lt; 5)</td></tr>
<tr class="separator:ga2744a9fbf6e6482597667a6c70b596c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34308a969eec60eb2017ad0d79ec1cd0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCER_CC2NE</b>&#160;&#160;&#160;(1U &lt;&lt; 6)</td></tr>
<tr class="separator:ga34308a969eec60eb2017ad0d79ec1cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f6a368b51a5af4b9057e225d1310753"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCER_CC2NP</b>&#160;&#160;&#160;(1U &lt;&lt; 7)</td></tr>
<tr class="separator:ga6f6a368b51a5af4b9057e225d1310753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3226717e7438a9eb676358b2c663f4a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCER_CC3E</b>&#160;&#160;&#160;(1U &lt;&lt; 8)</td></tr>
<tr class="separator:gaf3226717e7438a9eb676358b2c663f4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4295dc1be3b7b6dcef6fe56ec13fecc4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCER_CC3P</b>&#160;&#160;&#160;(1U &lt;&lt; 9)</td></tr>
<tr class="separator:ga4295dc1be3b7b6dcef6fe56ec13fecc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07b91664e33978be46dcf82d16bbdc1e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCER_CC3NE</b>&#160;&#160;&#160;(1U &lt;&lt; 10)</td></tr>
<tr class="separator:ga07b91664e33978be46dcf82d16bbdc1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3467d3fc19b546fb437427b8b8d5e970"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCER_CC3NP</b>&#160;&#160;&#160;(1U &lt;&lt; 11)</td></tr>
<tr class="separator:ga3467d3fc19b546fb437427b8b8d5e970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab02672d5fe746e1187e60a99a28a1b2b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCER_CC4E</b>&#160;&#160;&#160;(1U &lt;&lt; 12)</td></tr>
<tr class="separator:gab02672d5fe746e1187e60a99a28a1b2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99a5b5ebfc7154696fad062f11e5338c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCER_CC4P</b>&#160;&#160;&#160;(1U &lt;&lt; 13)</td></tr>
<tr class="separator:ga99a5b5ebfc7154696fad062f11e5338c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2481c8f297a55cbb30e1d837001e11b0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCER_CC4NP</b>&#160;&#160;&#160;(1U &lt;&lt; 15)</td></tr>
<tr class="separator:ga2481c8f297a55cbb30e1d837001e11b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdb91e34e0819edd393dfebc0e2ef943"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCER_CC5E</b>&#160;&#160;&#160;(1U &lt;&lt; 16)</td></tr>
<tr class="separator:gafdb91e34e0819edd393dfebc0e2ef943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga106ab3d37492f3e1ec320445d01194ac"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCER_CC5P</b>&#160;&#160;&#160;(1U &lt;&lt; 17)</td></tr>
<tr class="separator:ga106ab3d37492f3e1ec320445d01194ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4c45e2ce14fc135a5e1aa3fe82f891a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCER_CC6E</b>&#160;&#160;&#160;(1U &lt;&lt; 20)</td></tr>
<tr class="separator:gab4c45e2ce14fc135a5e1aa3fe82f891a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac29205971881ca68a30a5f25763ae75b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCER_CC6P</b>&#160;&#160;&#160;(1U &lt;&lt; 21)</td></tr>
<tr class="separator:gac29205971881ca68a30a5f25763ae75b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TIM_CNT register</div></td></tr>
<tr class="memitem:ga4e0941e9324ac0500fb115bcaaac14f3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CNT_UIFCPY</b>&#160;&#160;&#160;(1U &lt;&lt; 31)</td></tr>
<tr class="separator:ga4e0941e9324ac0500fb115bcaaac14f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TIM_BDTR register</div></td></tr>
<tr class="memitem:ga4028cf32cc5b1ba3d9bbecc311f343dc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_BDTR_DTG_MASK</b>&#160;&#160;&#160;(255U &lt;&lt; 0)</td></tr>
<tr class="separator:ga4028cf32cc5b1ba3d9bbecc311f343dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8944ee2f87162c64daa48ce9414343a4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_BDTR_DTG</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 0)</td></tr>
<tr class="separator:ga8944ee2f87162c64daa48ce9414343a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61a1ff7bcb331a5eba166aafe77d6d56"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_BDTR_LOCK_MASK</b>&#160;&#160;&#160;(3U &lt;&lt; 8)</td></tr>
<tr class="separator:ga61a1ff7bcb331a5eba166aafe77d6d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5242a979c5317c5de8b393ea1f4e19d3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_BDTR_LOCK</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 8)</td></tr>
<tr class="separator:ga5242a979c5317c5de8b393ea1f4e19d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e7307a7190c03e546b102ffdd55d913"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_BDTR_OSSI</b>&#160;&#160;&#160;(1U &lt;&lt; 10)</td></tr>
<tr class="separator:ga2e7307a7190c03e546b102ffdd55d913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae75c295021f5e4935eaffd3805bd2575"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_BDTR_OSSR</b>&#160;&#160;&#160;(1U &lt;&lt; 11)</td></tr>
<tr class="separator:gae75c295021f5e4935eaffd3805bd2575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e28df2790045cfd792cc3cff58d4cb6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_BDTR_BKE</b>&#160;&#160;&#160;(1U &lt;&lt; 12)</td></tr>
<tr class="separator:ga6e28df2790045cfd792cc3cff58d4cb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea858a40a812705e19b5ffe3b19085e1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_BDTR_BKP</b>&#160;&#160;&#160;(1U &lt;&lt; 13)</td></tr>
<tr class="separator:gaea858a40a812705e19b5ffe3b19085e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5dd2452e362a9bee76303e17355ba82"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_BDTR_AOE</b>&#160;&#160;&#160;(1U &lt;&lt; 14)</td></tr>
<tr class="separator:gaf5dd2452e362a9bee76303e17355ba82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6ea25534447b94f902b15c9cf789581"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_BDTR_MOE</b>&#160;&#160;&#160;(1U &lt;&lt; 15)</td></tr>
<tr class="separator:gab6ea25534447b94f902b15c9cf789581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcd52a3d2e211cdb99ac26bb5a746bec"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_BDTR_BKF_MASK</b>&#160;&#160;&#160;(15U &lt;&lt; 16)</td></tr>
<tr class="separator:gadcd52a3d2e211cdb99ac26bb5a746bec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2c1cae87ca6adb373efaab3ae2880e2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_BDTR_BKF</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 16)</td></tr>
<tr class="separator:gac2c1cae87ca6adb373efaab3ae2880e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0dd5b5772d03bb6707fcfe4f7ca4ded"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_BDTR_BK2F_MASK</b>&#160;&#160;&#160;(15U &lt;&lt; 20)</td></tr>
<tr class="separator:gae0dd5b5772d03bb6707fcfe4f7ca4ded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf66e89c38f27361f0916d6f71ff26528"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_BDTR_BK2F</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 20)</td></tr>
<tr class="separator:gaf66e89c38f27361f0916d6f71ff26528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66f480c014d8231fc0c5c675083f420e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_BDTR_BK2E</b>&#160;&#160;&#160;(1U &lt;&lt; 24)</td></tr>
<tr class="separator:ga66f480c014d8231fc0c5c675083f420e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b3d2c49ea2f698f1b5cd211586824f9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_BDTR_BK2P</b>&#160;&#160;&#160;(1U &lt;&lt; 25)</td></tr>
<tr class="separator:ga1b3d2c49ea2f698f1b5cd211586824f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TIM_DCR register</div></td></tr>
<tr class="memitem:ga096fd8473b8d25ffd5346f3024f3a87e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_DCR_DBA_MASK</b>&#160;&#160;&#160;(31U &lt;&lt; 0)</td></tr>
<tr class="separator:ga096fd8473b8d25ffd5346f3024f3a87e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf46d0931f2194673ce74a255beed8d2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_DCR_DBA</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 0)</td></tr>
<tr class="separator:gabf46d0931f2194673ce74a255beed8d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d501407f91e8dd875f24d49ff432cb7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_DCR_DBL_MASK</b>&#160;&#160;&#160;(31U &lt;&lt; 8)</td></tr>
<tr class="separator:ga4d501407f91e8dd875f24d49ff432cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17b4e02150e9c57b7ebea7ec4ed4ccdf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_DCR_DBL</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 8)</td></tr>
<tr class="separator:ga17b4e02150e9c57b7ebea7ec4ed4ccdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TIM16_OR register</div></td></tr>
<tr class="memitem:ga97c9503165d64e3f634cdc653ff291e3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM16_OR_TI1_RMP_MASK</b>&#160;&#160;&#160;(3U &lt;&lt; 6)</td></tr>
<tr class="separator:ga97c9503165d64e3f634cdc653ff291e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab10fa531cb1d194d5f0bf09b688615b1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM16_OR_TI1_RMP</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 6)</td></tr>
<tr class="separator:gab10fa531cb1d194d5f0bf09b688615b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TIM_OR register</div></td></tr>
<tr class="memitem:ga04ae2a00c9e90fdefbeee25e3185176f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_OR_ETR_RMP_MASK</b>&#160;&#160;&#160;(15U &lt;&lt; 0)</td></tr>
<tr class="separator:ga04ae2a00c9e90fdefbeee25e3185176f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ac1cd08c221d04dfab70e62f4d38ba"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_OR_ETR_RMP</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 0)</td></tr>
<tr class="separator:ga75ac1cd08c221d04dfab70e62f4d38ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TIM_CCMR3 register</div></td></tr>
<tr class="memitem:ga4ec5148793d3595fb627fb36cacea5b7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR3_OC5FE</b>&#160;&#160;&#160;(1U &lt;&lt; 2)</td></tr>
<tr class="separator:ga4ec5148793d3595fb627fb36cacea5b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaa922466ae2c705809ccdde5f4bbf09"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR3_OC5PE</b>&#160;&#160;&#160;(1U &lt;&lt; 3)</td></tr>
<tr class="separator:gacaa922466ae2c705809ccdde5f4bbf09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c5e2a5ca58cbfff8749f4a63dad02a6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR3_OC5M_MASK</b>&#160;&#160;&#160;((7U &lt;&lt; 4) | (1U &lt;&lt; 16))</td></tr>
<tr class="separator:ga3c5e2a5ca58cbfff8749f4a63dad02a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga410345658551c7896c55b2b1b18e79d1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR3_OC5M</b>(n)</td></tr>
<tr class="separator:ga410345658551c7896c55b2b1b18e79d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12905f4692e2ee452cb8a2ed04321970"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR3_OC5CE</b>&#160;&#160;&#160;(1U &lt;&lt; 7)</td></tr>
<tr class="separator:ga12905f4692e2ee452cb8a2ed04321970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cc6a86edc14af7639795aede3b43833"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR3_OC6FE</b>&#160;&#160;&#160;(1U &lt;&lt; 10)</td></tr>
<tr class="separator:ga4cc6a86edc14af7639795aede3b43833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d020ef4cbebaab3c41777742c92bce0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR3_OC6PE</b>&#160;&#160;&#160;(1U &lt;&lt; 11)</td></tr>
<tr class="separator:ga1d020ef4cbebaab3c41777742c92bce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9f545cc9404e11376dc81b65a57cce0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR3_OC6M_MASK</b>&#160;&#160;&#160;((7U &lt;&lt; 12) | (1U &lt;&lt; 24))</td></tr>
<tr class="separator:gaa9f545cc9404e11376dc81b65a57cce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79236508f3d3015c91995340e73c7539"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR3_OC6M</b>(n)</td></tr>
<tr class="separator:ga79236508f3d3015c91995340e73c7539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb45819db0876915de6dee9bb3770e40"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_CCMR3_OC6CE</b>&#160;&#160;&#160;(1U &lt;&lt; 15)</td></tr>
<tr class="separator:gabb45819db0876915de6dee9bb3770e40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">LPTIM_ISR register</div></td></tr>
<tr class="memitem:ga38e124a03fa8b0745a886eb5f83e1d81"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM_ISR_CMPM</b>&#160;&#160;&#160;(1U &lt;&lt; 0)</td></tr>
<tr class="separator:ga38e124a03fa8b0745a886eb5f83e1d81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d9c71ba70cfa4c1e86610daebac9040"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM_ISR_ARRM</b>&#160;&#160;&#160;(1U &lt;&lt; 1)</td></tr>
<tr class="separator:ga0d9c71ba70cfa4c1e86610daebac9040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga236faf2a0d78d049af57c2702dc0ace4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM_ISR_EXTTRIG</b>&#160;&#160;&#160;(1U &lt;&lt; 2)</td></tr>
<tr class="separator:ga236faf2a0d78d049af57c2702dc0ace4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa65f0107e26d8b6b0f16a25c9027d7fe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM_ISR_CMPOK</b>&#160;&#160;&#160;(1U &lt;&lt; 3)</td></tr>
<tr class="separator:gaa65f0107e26d8b6b0f16a25c9027d7fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3e88efe63664bcf4e4d11631cdc023e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM_ISR_ARROK</b>&#160;&#160;&#160;(1U &lt;&lt; 4)</td></tr>
<tr class="separator:gaf3e88efe63664bcf4e4d11631cdc023e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea483ca353e601fd12250a3f10ec36c0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM_ISR_UP</b>&#160;&#160;&#160;(1U &lt;&lt; 5)</td></tr>
<tr class="separator:gaea483ca353e601fd12250a3f10ec36c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff371dd890dfd6c9d4b6812ab0b7a1c4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM_ISR_DOWN</b>&#160;&#160;&#160;(1U &lt;&lt; 6)</td></tr>
<tr class="separator:gaff371dd890dfd6c9d4b6812ab0b7a1c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">LPTIM_ICR register</div></td></tr>
<tr class="memitem:ga18ea92ba8bdab64373c099b1b101274f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM_ICR_CMPMCF</b>&#160;&#160;&#160;(1U &lt;&lt; 0)</td></tr>
<tr class="separator:ga18ea92ba8bdab64373c099b1b101274f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bcb537865c7604f030fac6198ebba21"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM_ICR_ARRMCF</b>&#160;&#160;&#160;(1U &lt;&lt; 1)</td></tr>
<tr class="separator:ga7bcb537865c7604f030fac6198ebba21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d20eeec553ae6740d96034c63bbbb6d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM_ICR_EXTTRIGCF</b>&#160;&#160;&#160;(1U &lt;&lt; 2)</td></tr>
<tr class="separator:ga5d20eeec553ae6740d96034c63bbbb6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cafe8756118f56acfd55823e4a4b012"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM_ICR_CMPOKCF</b>&#160;&#160;&#160;(1U &lt;&lt; 3)</td></tr>
<tr class="separator:ga3cafe8756118f56acfd55823e4a4b012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ccc56a9d97773f4ff0877d2b0fe74f8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM_ICR_ARROKCF</b>&#160;&#160;&#160;(1U &lt;&lt; 4)</td></tr>
<tr class="separator:ga8ccc56a9d97773f4ff0877d2b0fe74f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dcc201289b9d362c431497c2e4bd9bb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM_ICR_UPCF</b>&#160;&#160;&#160;(1U &lt;&lt; 5)</td></tr>
<tr class="separator:ga5dcc201289b9d362c431497c2e4bd9bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3b430fe118df86c14d51bc08860ee7a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM_ICR_DOWNCF</b>&#160;&#160;&#160;(1U &lt;&lt; 6)</td></tr>
<tr class="separator:gac3b430fe118df86c14d51bc08860ee7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">LPTIM_IER register</div></td></tr>
<tr class="memitem:ga78ca47c93e2f2e37178d1a433176e966"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM_IER_CMPMIE</b>&#160;&#160;&#160;(1U &lt;&lt; 0)</td></tr>
<tr class="separator:ga78ca47c93e2f2e37178d1a433176e966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d07ed6a21d44c81b00208c2f08e76f8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM_IER_ARRMIE</b>&#160;&#160;&#160;(1U &lt;&lt; 1)</td></tr>
<tr class="separator:ga2d07ed6a21d44c81b00208c2f08e76f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c25c66ff244226c919086121e9eb9b3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM_IER_EXTTRIGIE</b>&#160;&#160;&#160;(1U &lt;&lt; 2)</td></tr>
<tr class="separator:ga9c25c66ff244226c919086121e9eb9b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa97c48b303a89fc2a969a8797cdf6751"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM_IER_CMPOKIE</b>&#160;&#160;&#160;(1U &lt;&lt; 3)</td></tr>
<tr class="separator:gaa97c48b303a89fc2a969a8797cdf6751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9068001ca4043ebd6db8e1cb616881ae"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM_IER_ARROKIE</b>&#160;&#160;&#160;(1U &lt;&lt; 4)</td></tr>
<tr class="separator:ga9068001ca4043ebd6db8e1cb616881ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9c83bac93147cbae08d3405ceeb55ac"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM_IER_UPIE</b>&#160;&#160;&#160;(1U &lt;&lt; 5)</td></tr>
<tr class="separator:gab9c83bac93147cbae08d3405ceeb55ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5e27636fa2fb488dae17650d789d9f0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM_IER_DOWNIE</b>&#160;&#160;&#160;(1U &lt;&lt; 6)</td></tr>
<tr class="separator:gaa5e27636fa2fb488dae17650d789d9f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">LPTIM_CFGR register</div></td></tr>
<tr class="memitem:ga390921d1e10493c7829a6706ffad39df"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM_CFGR_CKSEL</b>&#160;&#160;&#160;(1U &lt;&lt; 0)</td></tr>
<tr class="separator:ga390921d1e10493c7829a6706ffad39df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24f0d3a05d195dcd585720bae4e96e56"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM_CFGR_CKPOL_MASK</b>&#160;&#160;&#160;(3U &lt;&lt; 1)</td></tr>
<tr class="separator:ga24f0d3a05d195dcd585720bae4e96e56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5fe9fef38009769f2df8b9d453a9ea0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM_CFGR_CKPOL</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 1)</td></tr>
<tr class="separator:gad5fe9fef38009769f2df8b9d453a9ea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5816a19102a1e9a92a8967189a6d7f81"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM_CFGR_CKFLT_MASK</b>&#160;&#160;&#160;(3U &lt;&lt; 3)</td></tr>
<tr class="separator:ga5816a19102a1e9a92a8967189a6d7f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade2a15a166769a3bc1459baae6141886"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM_CFGR_CKFLT</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 3)</td></tr>
<tr class="separator:gade2a15a166769a3bc1459baae6141886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8ab3244b16f0a92e6344ea71222f1b0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM_CFGR_TRGFLT_MASK</b>&#160;&#160;&#160;(3U &lt;&lt; 6)</td></tr>
<tr class="separator:gad8ab3244b16f0a92e6344ea71222f1b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga632d806d527cc2c456469c3a3766f74c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM_CFGR_TRGFLT</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 6)</td></tr>
<tr class="separator:ga632d806d527cc2c456469c3a3766f74c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf67dd49093b3df68a278f66e963b9bc8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM_CFGR_PRESC_MASK</b>&#160;&#160;&#160;(7U &lt;&lt; 9)</td></tr>
<tr class="separator:gaf67dd49093b3df68a278f66e963b9bc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2100d135cb68a20438e04b4ff63dcea"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM_CFGR_PRESC</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 9)</td></tr>
<tr class="separator:gaf2100d135cb68a20438e04b4ff63dcea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c3875591068aa1a7d9bdb1ad4e371e9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM_CFGR_TRIGSEL_MASK</b>&#160;&#160;&#160;(7U &lt;&lt; 13)</td></tr>
<tr class="separator:ga6c3875591068aa1a7d9bdb1ad4e371e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdb02bd629f41d8a70933d5c547d5d84"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM_CFGR_TRIGSEL</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 13)</td></tr>
<tr class="separator:gafdb02bd629f41d8a70933d5c547d5d84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga314b290be27217d949c5ab2b23176041"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM_CFGR_TRIGEN_MASK</b>&#160;&#160;&#160;(3U &lt;&lt; 17)</td></tr>
<tr class="separator:ga314b290be27217d949c5ab2b23176041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa694c43dccc5289888856cdc322b7b4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM_CFGR_TRIGEN</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 17)</td></tr>
<tr class="separator:gafa694c43dccc5289888856cdc322b7b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab51f163a960b4ebc42be9f0500bfe2c9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM_CFGR_TIMOUT</b>&#160;&#160;&#160;(1U &lt;&lt; 19)</td></tr>
<tr class="separator:gab51f163a960b4ebc42be9f0500bfe2c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3914abb728c696c28f453f55e84c0133"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM_CFGR_WAVE</b>&#160;&#160;&#160;(1U &lt;&lt; 20)</td></tr>
<tr class="separator:ga3914abb728c696c28f453f55e84c0133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72d3276f9def2d6aa7142dcf07bfe548"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM_CFGR_WAVPOL</b>&#160;&#160;&#160;(1U &lt;&lt; 21)</td></tr>
<tr class="separator:ga72d3276f9def2d6aa7142dcf07bfe548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2cdd6d267ac21e1e030bb6e4b807863"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM_CFGR_PRELOAD</b>&#160;&#160;&#160;(1U &lt;&lt; 22)</td></tr>
<tr class="separator:gac2cdd6d267ac21e1e030bb6e4b807863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7189ccd584212fc929e4ad53313a4842"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM_CFGR_COUNTMODE</b>&#160;&#160;&#160;(1U &lt;&lt; 23)</td></tr>
<tr class="separator:ga7189ccd584212fc929e4ad53313a4842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafabfbca91c22bf3d65ee4bf60d387f47"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM_CFGR_ENC</b>&#160;&#160;&#160;(1U &lt;&lt; 24)</td></tr>
<tr class="separator:gafabfbca91c22bf3d65ee4bf60d387f47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">LPTIM_CR register</div></td></tr>
<tr class="memitem:gafcba53b553be42ea80d208672a6b2275"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM_CR_ENABLE</b>&#160;&#160;&#160;(1U &lt;&lt; 0)</td></tr>
<tr class="separator:gafcba53b553be42ea80d208672a6b2275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6a44f85f2b597a6860a038988b7f39f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM_CR_SNGSTRT</b>&#160;&#160;&#160;(1U &lt;&lt; 1)</td></tr>
<tr class="separator:gaa6a44f85f2b597a6860a038988b7f39f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16fa0b88b652207b49cc2264086f8a27"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM_CR_CNTSTRT</b>&#160;&#160;&#160;(1U &lt;&lt; 2)</td></tr>
<tr class="separator:ga16fa0b88b652207b49cc2264086f8a27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">LPTIM_OR register</div></td></tr>
<tr class="memitem:ga6ff85c4ba51901d20eedcc9bc123686e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM_OR_0</b>&#160;&#160;&#160;(1U &lt;&lt; 0)</td></tr>
<tr class="separator:ga6ff85c4ba51901d20eedcc9bc123686e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf95ca115ca6bfc641084b955b472d0fc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM_OR_1</b>&#160;&#160;&#160;(1U &lt;&lt; 1)</td></tr>
<tr class="separator:gaf95ca115ca6bfc641084b955b472d0fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TIM units references</div></td></tr>
<tr class="memitem:ga2f0a7dcc49d2c13d731b5912ef448abb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM1</b>&#160;&#160;&#160;((<a class="el" href="structstm32__tim__t.html">stm32_tim_t</a> *)TIM1_BASE)</td></tr>
<tr class="separator:ga2f0a7dcc49d2c13d731b5912ef448abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1cbfbc0f443a87452ed0a00c4c4835c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM2</b>&#160;&#160;&#160;((<a class="el" href="structstm32__tim__t.html">stm32_tim_t</a> *)TIM2_BASE)</td></tr>
<tr class="separator:gaa1cbfbc0f443a87452ed0a00c4c4835c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad44604e897f05f049279c9adf54e4eff"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM3</b>&#160;&#160;&#160;((<a class="el" href="structstm32__tim__t.html">stm32_tim_t</a> *)TIM3_BASE)</td></tr>
<tr class="separator:gad44604e897f05f049279c9adf54e4eff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d5220854dceee22a787d7515d56abf4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM4</b>&#160;&#160;&#160;((<a class="el" href="structstm32__tim__t.html">stm32_tim_t</a> *)TIM4_BASE)</td></tr>
<tr class="separator:ga2d5220854dceee22a787d7515d56abf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03c0cfc7220cc12f0746cbc9c58dc466"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM5</b>&#160;&#160;&#160;((<a class="el" href="structstm32__tim__t.html">stm32_tim_t</a> *)TIM5_BASE)</td></tr>
<tr class="separator:ga03c0cfc7220cc12f0746cbc9c58dc466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ede1a2b03e4e7c75d3cfb17d806f8ee"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM6</b>&#160;&#160;&#160;((<a class="el" href="structstm32__tim__t.html">stm32_tim_t</a> *)TIM6_BASE)</td></tr>
<tr class="separator:ga6ede1a2b03e4e7c75d3cfb17d806f8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45aca585d7558367ded9eddac8890737"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM7</b>&#160;&#160;&#160;((<a class="el" href="structstm32__tim__t.html">stm32_tim_t</a> *)TIM7_BASE)</td></tr>
<tr class="separator:ga45aca585d7558367ded9eddac8890737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e88b22dc1002035b6efe9537459f6ab"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM8</b>&#160;&#160;&#160;((<a class="el" href="structstm32__tim__t.html">stm32_tim_t</a> *)TIM8_BASE)</td></tr>
<tr class="separator:ga5e88b22dc1002035b6efe9537459f6ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba562ee5692146a406da6f6ba62aacca"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM9</b>&#160;&#160;&#160;((<a class="el" href="structstm32__tim__t.html">stm32_tim_t</a> *)TIM9_BASE)</td></tr>
<tr class="separator:gaba562ee5692146a406da6f6ba62aacca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37448cab081c10046928bfbacd1993a6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM10</b>&#160;&#160;&#160;((<a class="el" href="structstm32__tim__t.html">stm32_tim_t</a> *)TIM10_BASE)</td></tr>
<tr class="separator:ga37448cab081c10046928bfbacd1993a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa928c0b7bbe93a6e06cb315834096074"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM11</b>&#160;&#160;&#160;((<a class="el" href="structstm32__tim__t.html">stm32_tim_t</a> *)TIM11_BASE)</td></tr>
<tr class="separator:gaa928c0b7bbe93a6e06cb315834096074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ba55f3a49b97f1e6b81543d8c0a5049"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM12</b>&#160;&#160;&#160;((<a class="el" href="structstm32__tim__t.html">stm32_tim_t</a> *)TIM12_BASE)</td></tr>
<tr class="separator:ga7ba55f3a49b97f1e6b81543d8c0a5049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91d8343e8fdb44a2624c28fc428ff5d8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM13</b>&#160;&#160;&#160;((<a class="el" href="structstm32__tim__t.html">stm32_tim_t</a> *)TIM13_BASE)</td></tr>
<tr class="separator:ga91d8343e8fdb44a2624c28fc428ff5d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1d4562a0ec86dff3b7e02ddbad0f661"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM14</b>&#160;&#160;&#160;((<a class="el" href="structstm32__tim__t.html">stm32_tim_t</a> *)TIM14_BASE)</td></tr>
<tr class="separator:gab1d4562a0ec86dff3b7e02ddbad0f661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa592414345817a2655c6759fbe13796d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM15</b>&#160;&#160;&#160;((<a class="el" href="structstm32__tim__t.html">stm32_tim_t</a> *)TIM15_BASE)</td></tr>
<tr class="separator:gaa592414345817a2655c6759fbe13796d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbf41700ffe2e632a5b0c670fa858f5e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM16</b>&#160;&#160;&#160;((<a class="el" href="structstm32__tim__t.html">stm32_tim_t</a> *)TIM16_BASE)</td></tr>
<tr class="separator:gabbf41700ffe2e632a5b0c670fa858f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d764ef4bed4398641c46152f2c9ec8b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM17</b>&#160;&#160;&#160;((<a class="el" href="structstm32__tim__t.html">stm32_tim_t</a> *)TIM17_BASE)</td></tr>
<tr class="separator:ga7d764ef4bed4398641c46152f2c9ec8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga678981689e3f2f3b228b61c6a966e5e1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM18</b>&#160;&#160;&#160;((<a class="el" href="structstm32__tim__t.html">stm32_tim_t</a> *)TIM18_BASE)</td></tr>
<tr class="separator:ga678981689e3f2f3b228b61c6a966e5e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d432d5b6b26ad9b5b440699112881ed"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM19</b>&#160;&#160;&#160;((<a class="el" href="structstm32__tim__t.html">stm32_tim_t</a> *)TIM19_BASE)</td></tr>
<tr class="separator:ga5d432d5b6b26ad9b5b440699112881ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5ff70e93204d01c74fea756af9ab5be"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM20</b>&#160;&#160;&#160;((<a class="el" href="structstm32__tim__t.html">stm32_tim_t</a> *)TIM20_BASE)</td></tr>
<tr class="separator:gae5ff70e93204d01c74fea756af9ab5be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4c4a30853e367cd49ec0cd126ad6fd7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM21</b>&#160;&#160;&#160;((<a class="el" href="structstm32__tim__t.html">stm32_tim_t</a> *)TIM21_BASE)</td></tr>
<tr class="separator:gad4c4a30853e367cd49ec0cd126ad6fd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga002a37757ae8dfc01ce0c6708d6c8744"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM22</b>&#160;&#160;&#160;((<a class="el" href="structstm32__tim__t.html">stm32_tim_t</a> *)TIM22_BASE)</td></tr>
<tr class="separator:ga002a37757ae8dfc01ce0c6708d6c8744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9800012e454607d8181dd09c3c0123cf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM1</b>&#160;&#160;&#160;((<a class="el" href="structstm32__lptim__t.html">stm32_lptim_t</a> *)LPTIM1_BASE)</td></tr>
<tr class="separator:ga9800012e454607d8181dd09c3c0123cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb29990598a9d33a2c4b9e7e3ca658bd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LPTIM2</b>&#160;&#160;&#160;((<a class="el" href="structstm32__lptim__t.html">stm32_lptim_t</a> *)LPTIM2_BASE)</td></tr>
<tr class="separator:gabb29990598a9d33a2c4b9e7e3ca658bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>STM32 TIM units common header. </p>
<dl class="section note"><dt>Note</dt><dd>This file requires definitions from the ST STM32 header file. </dd></dl>

<p>Definition in file <a class="el" href="stm32__tim_8h_source.html">stm32_tim.h</a>.</p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_43e0a1f539e00dcfa1a6bc4d4fee4fc2.html">home</a></li><li class="navelem"><a class="el" href="dir_ee25811a80f3df4596c0c063d26ab926.html">acw</a></li><li class="navelem"><a class="el" href="dir_f0cf4720dbf09e66e541bd1634883892.html">Desktop</a></li><li class="navelem"><a class="el" href="dir_1b866f7f8b91552d65f790ee4eda4ae2.html">ChibiOS_18.2.0</a></li><li class="navelem"><a class="el" href="dir_83f82ff3dedc9d2a86c66065100ebdfe.html">os</a></li><li class="navelem"><a class="el" href="dir_94598eb9a62b15169f3f1ce54d3caeb4.html">hal</a></li><li class="navelem"><a class="el" href="dir_6eb18b0b63dc12c1d948690b95cda1ae.html">ports</a></li><li class="navelem"><a class="el" href="dir_cc07318dd0672f6c5dd786bd58cc294d.html">STM32</a></li><li class="navelem"><a class="el" href="dir_0cde05cb2d6c8a89cbcb88dc304674b4.html">LLD</a></li><li class="navelem"><a class="el" href="dir_a786c565c47ee8cd57a97080ac1ea4db.html">TIMv1</a></li><li class="navelem"><a class="el" href="stm32__tim_8h.html">stm32_tim.h</a></li>
    <li class="footer">Generated on Sun May 13 2018 00:51:41 for ChibiOS/HAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
