# SPI-1.1
This repository contains modules written in Verilog HDL to implement SPI protocol. This is the second version with 4 SPI modes.

**Top Module Schematic :**
![topmodule](https://github.com/user-attachments/assets/751fd33f-3bad-461b-92b8-1ab2b8553d85)

**Master Module Exploded View :**
![master](https://github.com/user-attachments/assets/e4b6d60c-7d05-4a92-b9f5-bc88975e1a28)

**Slave Module Exploded View :**
![slave](https://github.com/user-attachments/assets/5f89ee5d-dc2c-4426-b7e8-f9f3f7f67fac)

**Waveform :**
![waveform](https://github.com/user-attachments/assets/5fca3d88-e631-40ac-8c6f-6cc3b68b0838)
