<def f='llvm/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h' l='102' ll='104' type='const llvm::InlineAsmLowering * llvm::TargetSubtargetInfo::getInlineAsmLowering() const'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='2224' u='c' c='_ZN4llvm12IRTranslator18translateInlineAsmERKNS_8CallBaseERNS_16MachineIRBuilderE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64Subtarget.cpp' l='241' c='_ZNK4llvm16AArch64Subtarget20getInlineAsmLoweringEv'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/GCNSubtarget.h' l='228' c='_ZNK4llvm12GCNSubtarget20getInlineAsmLoweringEv'/>
