<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: AMDGPUISelLowering.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4d9c1978b5f07b6adb33a8870a898946.html">llvm3.6</a></li><li class="navelem"><a class="el" href="dir_5fa7ecd8d95c317b32615506984470d8.html">lib</a></li><li class="navelem"><a class="el" href="dir_e05b01359e968234de0369341286fe1b.html">Target</a></li><li class="navelem"><a class="el" href="dir_425160c7594ba0b571d934f7a8c32ff5.html">R600</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">AMDGPUISelLowering.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Interface definition of the TargetLowering class that is common to all AMD GPUs.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="TargetLowering_8h_source.html">llvm/Target/TargetLowering.h</a>&quot;</code><br/>
</div><div class="textblock"><div class="dynheader">
Include dependency graph for AMDGPUISelLowering.h:</div>
<div class="dyncontent">
<div class="center"><img src="AMDGPUISelLowering_8h__incl.png" border="0" usemap="#AMDGPUISelLowering_8h" alt=""/></div>
<map name="AMDGPUISelLowering_8h" id="AMDGPUISelLowering_8h">
<area shape="rect" id="node2" href="TargetLowering_8h.html" title="llvm/Target/TargetLowering.h" alt="" coords="2354,80,2556,107"/><area shape="rect" id="node3" href="DenseMap_8h.html" title="llvm/ADT/DenseMap.h" alt="" coords="1283,386,1446,413"/><area shape="rect" id="node19" href="DAGCombine_8h.html" title="llvm/CodeGen/DAGCombine.h" alt="" coords="3576,155,3790,181"/><area shape="rect" id="node20" href="RuntimeLibcalls_8h.html" title="llvm/CodeGen/RuntimeLibcalls.h" alt="" coords="2833,304,3058,331"/><area shape="rect" id="node23" href="SelectionDAGNodes_8h.html" title="llvm/CodeGen/SelectionDAGNodes.h" alt="" coords="1959,155,2215,181"/><area shape="rect" id="node39" href="Instructions_8h.html" title="llvm/IR/Instructions.h" alt="" coords="754,229,908,256"/><area shape="rect" id="node40" href="Attributes_8h.html" title="This file contains the simple types necessary to represent the attributes associated with functions a..." alt="" coords="2097,304,2240,331"/><area shape="rect" id="node43" href="CallingConv_8h.html" title="llvm/IR/CallingConv.h" alt="" coords="167,304,319,331"/><area shape="rect" id="node44" href="CallSite_8h.html" title="llvm/IR/CallSite.h" alt="" coords="936,155,1062,181"/><area shape="rect" id="node46" href="IRBuilder_8h.html" title="llvm/IR/IRBuilder.h" alt="" coords="1087,155,1220,181"/><area shape="rect" id="node47" href="InlineAsm_8h.html" title="llvm/IR/InlineAsm.h" alt="" coords="3360,386,3502,413"/><area shape="rect" id="node48" href="MCRegisterInfo_8h.html" title="llvm/MC/MCRegisterInfo.h" alt="" coords="1406,304,1589,331"/><area shape="rect" id="node49" href="TargetCallingConv_8h.html" title="llvm/Target/TargetCalling\lConv.h" alt="" coords="3059,379,3235,420"/><area shape="rect" id="node50" href="Target_2TargetMachine_8h.html" title="llvm/Target/TargetMachine.h" alt="" coords="2681,386,2880,413"/><area shape="rect" id="node4" href="DenseMapInfo_8h.html" title="llvm/ADT/DenseMapInfo.h" alt="" coords="1464,468,1649,495"/><area shape="rect" id="node5" href="PointerLikeTypeTraits_8h.html" title="llvm/Support/PointerLike\lTypeTraits.h" alt="" coords="2128,543,2305,584"/><area shape="rect" id="node7" href="type__traits_8h.html" title="llvm/Support/type_traits.h" alt="" coords="1138,550,1324,577"/><area shape="rect" id="node9" href="AlignOf_8h.html" title="llvm/Support/AlignOf.h" alt="" coords="495,550,658,577"/><area shape="rect" id="node10" href="Compiler_8h.html" title="llvm/Support/Compiler.h" alt="" coords="760,632,934,659"/><area shape="rect" id="node12" href="MathExtras_8h.html" title="llvm/Support/MathExtras.h" alt="" coords="1501,550,1692,577"/><area shape="rect" id="node21" href="ValueTypes_8h.html" title="llvm/CodeGen/ValueTypes.h" alt="" coords="2936,468,3134,495"/><area shape="rect" id="node24" href="BitVector_8h.html" title="llvm/ADT/BitVector.h" alt="" coords="1826,468,1977,495"/><area shape="rect" id="node25" href="FoldingSet_8h.html" title="llvm/ADT/FoldingSet.h" alt="" coords="2269,386,2430,413"/><area shape="rect" id="node26" href="SmallVector_8h.html" title="llvm/ADT/SmallVector.h" alt="" coords="698,468,868,495"/><area shape="rect" id="node27" href="iterator__range_8h.html" title="llvm/ADT/iterator_range.h" alt="" coords="285,550,470,577"/><area shape="rect" id="node29" href="GraphTraits_8h.html" title="llvm/ADT/GraphTraits.h" alt="" coords="1716,229,1882,256"/><area shape="rect" id="node30" href="STLExtras_8h.html" title="llvm/ADT/STLExtras.h" alt="" coords="86,468,243,495"/><area shape="rect" id="node31" href="SmallPtrSet_8h.html" title="llvm/ADT/SmallPtrSet.h" alt="" coords="943,468,1114,495"/><area shape="rect" id="node32" href="ilist__node_8h.html" title="llvm/ADT/ilist_node.h" alt="" coords="1907,229,2062,256"/><area shape="rect" id="node33" href="ISDOpcodes_8h.html" title="llvm/CodeGen/ISDOpcodes.h" alt="" coords="2086,229,2291,256"/><area shape="rect" id="node34" href="MachineMemOperand_8h.html" title="llvm/CodeGen/MachineMemOperand.h" alt="" coords="3083,304,3350,331"/><area shape="rect" id="node35" href="Constants_8h.html" title="llvm/IR/Constants.h" alt="" coords="1084,304,1228,331"/><area shape="rect" id="node38" href="DebugLoc_8h.html" title="llvm/IR/DebugLoc.h" alt="" coords="3108,229,3250,256"/><area shape="rect" id="node28" href="StringRef_8h.html" title="llvm/ADT/StringRef.h" alt="" coords="2558,468,2709,495"/><area shape="rect" id="node36" href="ArrayRef_8h.html" title="llvm/ADT/ArrayRef.h" alt="" coords="872,386,1019,413"/><area shape="rect" id="node45" href="PointerIntPair_8h.html" title="llvm/ADT/PointerIntPair.h" alt="" coords="2001,468,2178,495"/></map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="AMDGPUISelLowering_8h__dep__incl.png" border="0" usemap="#AMDGPUISelLowering_8hdep" alt=""/></div>
<map name="AMDGPUISelLowering_8hdep" id="AMDGPUISelLowering_8hdep">
<area shape="rect" id="node2" href="R600ISelLowering_8h.html" title="R600 DAG Lowering interface definition. " alt="" coords="3743,80,3888,107"/><area shape="rect" id="node16" href="AMDGPUISelDAGToDAG_8cpp.html" title="Defines an instruction selector for the AMDGPU target. " alt="" coords="5839,229,6040,256"/><area shape="rect" id="node17" href="AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets. " alt="" coords="5269,229,5455,256"/><area shape="rect" id="node39" href="SIISelLowering_8h.html" title="SI DAG Lowering interface definition. " alt="" coords="5682,155,5807,181"/><area shape="rect" id="node3" href="AMDGPUSubtarget_8h.html" title="AMDGPU specific subclass of TargetSubtarget. " alt="" coords="3393,155,3549,181"/><area shape="rect" id="node5" href="AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets. " alt="" coords="706,229,890,256"/><area shape="rect" id="node9" href="AMDGPUTargetMachine_8cpp.html" title="The AMDGPU target machine contains all of the hardware specific information needed to emit code for R..." alt="" coords="1525,304,1724,331"/><area shape="rect" id="node19" href="AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget. " alt="" coords="5479,229,5650,256"/><area shape="rect" id="node25" href="R600ISelLowering_8cpp.html" title="Custom DAG lowering for R600. " alt="" coords="5085,229,5245,256"/><area shape="rect" id="node4" href="AMDGPUAsmPrinter_8cpp.html" title="AMDGPUAsmPrinter.cpp" alt="" coords="3489,229,3667,256"/><area shape="rect" id="node11" href="R600InstrInfo_8cpp.html" title="R600 Implementation of TargetInstrInfo. " alt="" coords="1369,304,1501,331"/><area shape="rect" id="node15" href="AMDGPUIntrinsicInfo_8cpp.html" title="AMDGPU Implementation of the IntrinsicInfo class. " alt="" coords="3062,229,3241,256"/><area shape="rect" id="node18" href="AMDGPUPromoteAlloca_8cpp.html" title="AMDGPUPromoteAlloca.cpp" alt="" coords="3265,229,3465,256"/><area shape="rect" id="node20" href="AMDILCFGStructurizer_8cpp.html" title="AMDILCFGStructurizer.cpp" alt="" coords="3742,229,3931,256"/><area shape="rect" id="node21" href="R600ClauseMergePass_8cpp.html" title="R600ClauseMergePass.cpp" alt="" coords="3956,229,4149,256"/><area shape="rect" id="node22" href="R600ControlFlowFinalizer_8cpp.html" title="R600ControlFlowFinalizer.cpp" alt="" coords="4173,229,4377,256"/><area shape="rect" id="node23" href="R600EmitClauseMarkers_8cpp.html" title="R600EmitClauseMarkers.cpp" alt="" coords="4401,229,4605,256"/><area shape="rect" id="node24" href="R600ExpandSpecialInstrs_8cpp.html" title="R600ExpandSpecialInstrs.cpp" alt="" coords="4629,229,4839,256"/><area shape="rect" id="node26" href="R600MachineScheduler_8cpp.html" title="R600 Machine Scheduler interface. " alt="" coords="4863,229,5061,256"/><area shape="rect" id="node27" href="R600OptimizeVectorRegisters_8cpp.html" title="R600OptimizeVectorRegisters.cpp" alt="" coords="965,229,1202,256"/><area shape="rect" id="node28" href="R600Packetizer_8cpp.html" title="R600Packetizer.cpp" alt="" coords="1227,229,1372,256"/><area shape="rect" id="node29" href="SIFixSGPRCopies_8cpp.html" title="SIFixSGPRCopies.cpp" alt="" coords="1397,229,1551,256"/><area shape="rect" id="node30" href="SIFoldOperands_8cpp.html" title="SIFoldOperands.cpp" alt="" coords="1575,229,1725,256"/><area shape="rect" id="node31" href="SIInsertWaits_8cpp.html" title="Insert wait instructions for memory reads and writes. " alt="" coords="1749,229,1879,256"/><area shape="rect" id="node32" href="SIISelLowering_8cpp.html" title="Custom DAG lowering for SI. " alt="" coords="5675,229,5815,256"/><area shape="rect" id="node33" href="SILowerControlFlow_8cpp.html" title="This pass lowers the pseudo control flow instructions to real machine instructions. " alt="" coords="1903,229,2074,256"/><area shape="rect" id="node34" href="SILowerI1Copies_8cpp.html" title="SILowerI1Copies.cpp" alt="" coords="2098,229,2250,256"/><area shape="rect" id="node35" href="SIMachineFunctionInfo_8cpp.html" title="SIMachineFunctionInfo.cpp" alt="" coords="2275,229,2465,256"/><area shape="rect" id="node36" href="SIPrepareScratchRegs_8cpp.html" title="SIPrepareScratchRegs.cpp" alt="" coords="2489,229,2680,256"/><area shape="rect" id="node37" href="SIRegisterInfo_8cpp.html" title="SI implementation of the TargetRegisterInfo class. " alt="" coords="2704,229,2839,256"/><area shape="rect" id="node38" href="SIShrinkInstructions_8cpp.html" title="SIShrinkInstructions.cpp" alt="" coords="2863,229,3037,256"/><area shape="rect" id="node6" href="AMDGPUInstrInfo_8cpp.html" title="Implementation of the TargetInstrInfo class that is common to all AMD GPUs. " alt="" coords="199,304,357,331"/><area shape="rect" id="node7" href="AMDGPUMCInstLower_8cpp.html" title="Code to lower AMDGPU MachineInstrs to their corresponding MCInst. " alt="" coords="382,304,569,331"/><area shape="rect" id="node8" href="AMDGPURegisterInfo_8cpp.html" title="Parent TargetRegisterInfo class common to all hw codegen targets. " alt="" coords="593,304,774,331"/><area shape="rect" id="node10" href="AMDGPUTargetTransformInfo_8cpp.html" title="AMDGPUTargetTransformInfo.cpp" alt="" coords="798,304,1030,331"/><area shape="rect" id="node12" href="R600RegisterInfo_8cpp.html" title="R600 implementation of the TargetRegisterInfo class. " alt="" coords="1054,304,1209,331"/><area shape="rect" id="node13" href="SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo. " alt="" coords="1233,304,1345,331"/><area shape="rect" id="node14" href="AMDGPUTargetInfo_8cpp.html" title="AMDGPUTargetInfo.cpp" alt="" coords="5,304,175,331"/></map>
</div>
</div>
<p><a href="AMDGPUISelLowering_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html">llvm::AMDGPUTargetLowering</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of target independent CodeGen pass IDs. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPUISD"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPUISD.html">llvm::AMDGPUISD</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a10191623ed0f8f85ed8bfe46cc84bf7c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca902721e90278dbb693ebec556f0718a3">llvm::AMDGPUISD::FIRST_NUMBER</a> = ISD::BUILTIN_OP_END, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca73af676f5d9efdc09939270c55edff90">llvm::AMDGPUISD::CALL</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca14e5b2623e3f79aa85f717030e8f6d68">llvm::AMDGPUISD::UMUL</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca3a5f73fb52ca96c09e268a5debabc28f">llvm::AMDGPUISD::RET_FLAG</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca3710f7b2b548ead08130e71d2d63edef">llvm::AMDGPUISD::BRANCH_COND</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca6166b5d53cc9816ecd1223614b964fd9">llvm::AMDGPUISD::DWORDADDR</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca79067f8d6a2c24f4d33fc9da493a2037">llvm::AMDGPUISD::FRACT</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cafcbfa7a671e1486a0322c51bdcdb0d7c">llvm::AMDGPUISD::CLAMP</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca5c6477fa7ca52ad8b1a214fd16aa2bda">llvm::AMDGPUISD::MAD</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca4d3421b2a779f5f0c5970c8f5f550c76">llvm::AMDGPUISD::COS_HW</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cadc97b8e5166b4d4370009a552c0f1f73">llvm::AMDGPUISD::SIN_HW</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca74d570da8b86d1a5f225daca0bd5f56a">llvm::AMDGPUISD::FMAX_LEGACY</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca8b47a8ee77722fc97c03998cba414102">llvm::AMDGPUISD::SMAX</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca264771976a72f966a91e1755cf50dd8c">llvm::AMDGPUISD::UMAX</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cabaf5be9cbc3336e4d547efa4ac1c9c6d">llvm::AMDGPUISD::FMIN_LEGACY</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7caa1bdbfc98f19f0fece4988647de9e6c7">llvm::AMDGPUISD::SMIN</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca06bc04de1c711c13b854c306c6009217">llvm::AMDGPUISD::UMIN</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cae964dd93e7a7fdbbe3e2ded767b6743e">llvm::AMDGPUISD::FMAX3</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7caf7d331417b4676e475fa1a9c6c556b0b">llvm::AMDGPUISD::SMAX3</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca15d564e330de468ec9ec7869c4906c45">llvm::AMDGPUISD::UMAX3</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca9d3121f4e456879833fdb42c71707495">llvm::AMDGPUISD::FMIN3</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cae580f8cbe220058dba91ec0d8976727e">llvm::AMDGPUISD::SMIN3</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cabe3bfee03d3544d92d8b5a4f180f15e5">llvm::AMDGPUISD::UMIN3</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca1be6f435b11e6bd74678117ccadc9117">llvm::AMDGPUISD::URECIP</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca0819f8cbdd0851cea7a14606204c92fa">llvm::AMDGPUISD::DIV_SCALE</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca41ea4b5f98221f62807712205a8d37f7">llvm::AMDGPUISD::DIV_FMAS</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca5b23f9813222573c51bc3a8a616494a0">llvm::AMDGPUISD::DIV_FIXUP</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7caea80a8e6c027bf68457d482b4217581e">llvm::AMDGPUISD::TRIG_PREOP</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca480770519d97b188b42a1a0aa660a3db">llvm::AMDGPUISD::RCP</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca6bf36266eccc139178a6078daefaf934">llvm::AMDGPUISD::RSQ</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca5e4bd77bfb5538982adec2d75051f205">llvm::AMDGPUISD::RSQ_LEGACY</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca6e2dc72df02e07419fdeb540297941ce">llvm::AMDGPUISD::RSQ_CLAMPED</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca5b0d5ebade040d8aadbf7258317b25f6">llvm::AMDGPUISD::LDEXP</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca91ac5439df5245511c113f8833356321">llvm::AMDGPUISD::FP_CLASS</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca51d107fa5c507cf013b59ff5a25749ae">llvm::AMDGPUISD::DOT4</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cacb028e9739d033de026de0a3b2ac9f9e">llvm::AMDGPUISD::BFE_U32</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca9d8dde2474ce68109f2472f204072c80">llvm::AMDGPUISD::BFE_I32</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cafbca76f7875e080d97cee761de04d996">llvm::AMDGPUISD::BFI</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7caa257ce6c70a5ceadfc079dfcd101db51">llvm::AMDGPUISD::BFM</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca93aa29f9e58b7a9e5411b444a7177e5f">llvm::AMDGPUISD::BREV</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cace5b3b15d1d5f95bee02434672f45f4f">llvm::AMDGPUISD::MUL_U24</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca05cf29ebf61481e1e9b60c16421956cc">llvm::AMDGPUISD::MUL_I24</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca3104e83ec08c0571b350e451f19efb50">llvm::AMDGPUISD::MAD_U24</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cadfc6f671e6046a1b1e1158b16920b168">llvm::AMDGPUISD::MAD_I24</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca125765d08e486bffa41af032e3a062ce">llvm::AMDGPUISD::TEXTURE_FETCH</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca2e42e6050fceb5ad9a9b83be43808407">llvm::AMDGPUISD::EXPORT</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca20107c0b2289fd8e2cebba28080bd69c">llvm::AMDGPUISD::CONST_ADDRESS</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca2e28f6b19f1c6e68e785e50f8feb9114">llvm::AMDGPUISD::REGISTER_LOAD</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca02ebe2c9b7c32f3b603a174ff8f74df8">llvm::AMDGPUISD::REGISTER_STORE</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca2116da58a703283f1aa58593d309e98f">llvm::AMDGPUISD::LOAD_INPUT</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca248a5c5f24e1f9bba1b1b7a238007b27">llvm::AMDGPUISD::SAMPLE</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca59f8027238733039fa2c66e494a8f02a">llvm::AMDGPUISD::SAMPLEB</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cad145b87794088584308c4ddfa66a0ed5">llvm::AMDGPUISD::SAMPLED</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cab6908275bfeb82898c4182eff4cd3e1b">llvm::AMDGPUISD::SAMPLEL</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cadfc7703ef955db9b67f92a2d9450f29f">llvm::AMDGPUISD::CVT_F32_UBYTE0</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca884cb7fa9f25c9231c3b0a7a25e96bb9">llvm::AMDGPUISD::CVT_F32_UBYTE1</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7caba0b6153fdfc6ac440d378e6d1e9d3ca">llvm::AMDGPUISD::CVT_F32_UBYTE2</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cade9e553a6f004b4bd01abcb57712208a">llvm::AMDGPUISD::CVT_F32_UBYTE3</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca197d5d152271b9cbd5105723bd534c0e">llvm::AMDGPUISD::BUILD_VERTICAL_VECTOR</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca80f5fc1f3bed4cfad825b92969f636f6">llvm::AMDGPUISD::CONST_DATA_PTR</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca3017d1227149da50bbdaef07431760f3">llvm::AMDGPUISD::FIRST_MEM_OPCODE_NUMBER</a> = ISD::FIRST_TARGET_MEMORY_OPCODE, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7caa40bae61060fd33b205ccbe936f4e772">llvm::AMDGPUISD::STORE_MSKOR</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca01f585d42b281ec01d7387072aab9612">llvm::AMDGPUISD::LOAD_CONSTANT</a>, 
<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7ca7afea8c7ed507e3d6034758e07591a37">llvm::AMDGPUISD::TBUFFER_STORE_FORMAT</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPUISD.html#a10191623ed0f8f85ed8bfe46cc84bf7cafabc91c312afed37f640445413f72b1d">llvm::AMDGPUISD::LAST_AMDGPU_ISD_NUMBER</a>
<br/>
 }</td></tr>
<tr class="separator:a10191623ed0f8f85ed8bfe46cc84bf7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Interface definition of the TargetLowering class that is common to all AMD GPUs. </p>

<p>Definition in file <a class="el" href="AMDGPUISelLowering_8h_source.html">AMDGPUISelLowering.h</a>.</p>
</div></div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 00:59:46 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
