

================================================================
== Vivado HLS Report for 'bc_mult'
================================================================
* Date:           Sat Dec 12 17:18:11 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        sikehls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.316|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   73|   73|   73|   73|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- loopb2   |   70|   70|        10|          -|          -|     7|    no    |
        | + loopb3  |    7|    7|         5|          -|          -|     1|    no    |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 9 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 2 
7 --> 8 
8 --> 4 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sum_3_V_4 = alloca i224"   --->   Operation 11 'alloca' 'sum_3_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%a_V_read = call i112 @_ssdm_op_Read.ap_auto.i112(i112 %a_V)" [sikehls/mult.cpp:167]   --->   Operation 12 'read' 'a_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ai_0_V = trunc i112 %a_V_read to i16" [sikehls/mult.cpp:167]   --->   Operation 13 'trunc' 'ai_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ai_1_V = call i16 @_ssdm_op_PartSelect.i16.i112.i32.i32(i112 %a_V_read, i32 16, i32 31)" [sikehls/mult.cpp:167]   --->   Operation 14 'partselect' 'ai_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ai_2_V = call i16 @_ssdm_op_PartSelect.i16.i112.i32.i32(i112 %a_V_read, i32 32, i32 47)" [sikehls/mult.cpp:167]   --->   Operation 15 'partselect' 'ai_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%ai_3_V = call i16 @_ssdm_op_PartSelect.i16.i112.i32.i32(i112 %a_V_read, i32 48, i32 63)" [sikehls/mult.cpp:167]   --->   Operation 16 'partselect' 'ai_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%ai_4_V = call i16 @_ssdm_op_PartSelect.i16.i112.i32.i32(i112 %a_V_read, i32 64, i32 79)" [sikehls/mult.cpp:167]   --->   Operation 17 'partselect' 'ai_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%ai_5_V = call i16 @_ssdm_op_PartSelect.i16.i112.i32.i32(i112 %a_V_read, i32 80, i32 95)" [sikehls/mult.cpp:167]   --->   Operation 18 'partselect' 'ai_5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ai_6_V = call i16 @_ssdm_op_PartSelect.i16.i112.i32.i32(i112 %a_V_read, i32 96, i32 111)" [sikehls/mult.cpp:167]   --->   Operation 19 'partselect' 'ai_6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln215_16 = zext i16 %ai_3_V to i32" [sikehls/mult.cpp:176]   --->   Operation 20 'zext' 'zext_ln215_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.76ns)   --->   "store i224 0, i224* %sum_3_V_4" [sikehls/mult.cpp:172]   --->   Operation 21 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 22 [1/1] (1.76ns)   --->   "br label %.preheader" [sikehls/mult.cpp:172]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.10>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sum_V_0_0 = phi i224 [ 0, %arrayctor.loop1.preheader ], [ %sum_4_V_7, %loopb2_end ]"   --->   Operation 23 'phi' 'sum_V_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sum_V_1_0 = phi i224 [ 0, %arrayctor.loop1.preheader ], [ %sum_5_V_7, %loopb2_end ]"   --->   Operation 24 'phi' 'sum_V_1_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sum_V_2_0 = phi i224 [ 0, %arrayctor.loop1.preheader ], [ %sum_6_V_7, %loopb2_end ]"   --->   Operation 25 'phi' 'sum_V_2_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sum_V_4_0 = phi i224 [ 0, %arrayctor.loop1.preheader ], [ %sum_4_V_8, %loopb2_end ]"   --->   Operation 26 'phi' 'sum_V_4_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sum_V_5_0 = phi i224 [ 0, %arrayctor.loop1.preheader ], [ %sum_5_V_8, %loopb2_end ]"   --->   Operation 27 'phi' 'sum_V_5_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sum_V_6_0 = phi i224 [ 0, %arrayctor.loop1.preheader ], [ %sum_6_V_8, %loopb2_end ]"   --->   Operation 28 'phi' 'sum_V_6_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i3_0 = phi i3 [ 0, %arrayctor.loop1.preheader ], [ %i, %loopb2_end ]"   --->   Operation 29 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.13ns)   --->   "%icmp_ln172 = icmp eq i3 %i3_0, -1" [sikehls/mult.cpp:172]   --->   Operation 30 'icmp' 'icmp_ln172' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.65ns)   --->   "%i = add i3 %i3_0, 1" [sikehls/mult.cpp:172]   --->   Operation 32 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 8.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln172, label %0, label %loopb2_begin" [sikehls/mult.cpp:172]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.40ns)   --->   "%tmp_6 = call i16 @_ssdm_op_Mux.ap_auto.7i16.i3(i16 %ai_0_V, i16 %ai_1_V, i16 %ai_2_V, i16 %ai_3_V, i16 %ai_4_V, i16 %ai_5_V, i16 %ai_6_V, i3 %i3_0)" [sikehls/mult.cpp:176]   --->   Operation 34 'mux' 'tmp_6' <Predicate = (!icmp_ln172)> <Delay = 2.40> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sum_3_V_4_load = load i224* %sum_3_V_4" [sikehls/mult.cpp:185]   --->   Operation 35 'load' 'sum_3_V_4_load' <Predicate = (icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (8.10ns)   --->   "%add_ln68 = add i224 %sum_V_0_0, %sum_V_2_0" [sikehls/mult.cpp:185]   --->   Operation 36 'add' 'add_ln68' <Predicate = (icmp_ln172)> <Delay = 8.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 8.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (8.10ns)   --->   "%add_ln68_21 = add i224 %sum_3_V_4_load, %sum_V_4_0" [sikehls/mult.cpp:185]   --->   Operation 37 'add' 'add_ln68_21' <Predicate = (icmp_ln172)> <Delay = 8.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 8.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (8.10ns)   --->   "%add_ln68_22 = add i224 %sum_V_5_0, %sum_V_6_0" [sikehls/mult.cpp:185]   --->   Operation 38 'add' 'add_ln68_22' <Predicate = (icmp_ln172)> <Delay = 8.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 8.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.38>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str13) nounwind" [sikehls/mult.cpp:172]   --->   Operation 39 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str13)" [sikehls/mult.cpp:172]   --->   Operation 40 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln215_13 = zext i16 %tmp_6 to i32" [sikehls/mult.cpp:176]   --->   Operation 41 'zext' 'zext_ln215_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1352 = zext i3 %i3_0 to i4" [sikehls/mult.cpp:176]   --->   Operation 42 'zext' 'zext_ln1352' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1352_12 = mul i32 %zext_ln215_16, %zext_ln215_13" [sikehls/mult.cpp:176]   --->   Operation 43 'mul' 'mul_ln1352_12' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln161 = zext i32 %mul_ln1352_12 to i224" [sikehls/mult.cpp:177]   --->   Operation 44 'zext' 'zext_ln161' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.76ns)   --->   "br label %_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0" [sikehls/mult.cpp:174]   --->   Operation 45 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 8.31>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%j_0_0 = phi i3 [ 0, %loopb2_begin ], [ %xor_ln174, %branch3 ]" [sikehls/mult.cpp:174]   --->   Operation 46 'phi' 'j_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.13ns)   --->   "%icmp_ln215 = icmp eq i3 %j_0_0, 0" [sikehls/mult.cpp:176]   --->   Operation 47 'icmp' 'icmp_ln215' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.80ns)   --->   "%select_ln215 = select i1 %icmp_ln215, i16 %ai_0_V, i16 %ai_4_V" [sikehls/mult.cpp:176]   --->   Operation 48 'select' 'select_ln215' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i16 %select_ln215 to i32" [sikehls/mult.cpp:176]   --->   Operation 49 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1352 = mul i32 %zext_ln215, %zext_ln215_13" [sikehls/mult.cpp:176]   --->   Operation 50 'mul' 'mul_ln1352' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln177_1 = zext i3 %j_0_0 to i4" [sikehls/mult.cpp:177]   --->   Operation 51 'zext' 'zext_ln177_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.65ns)   --->   "%add_ln177 = add i4 %zext_ln177_1, %zext_ln1352" [sikehls/mult.cpp:177]   --->   Operation 52 'add' 'add_ln177' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 8.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%or_ln215 = or i3 %j_0_0, 1" [sikehls/mult.cpp:176]   --->   Operation 53 'or' 'or_ln215' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.13ns)   --->   "%icmp_ln215_7 = icmp eq i3 %or_ln215, 1" [sikehls/mult.cpp:176]   --->   Operation 54 'icmp' 'icmp_ln215_7' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.80ns)   --->   "%select_ln215_7 = select i1 %icmp_ln215_7, i16 %ai_1_V, i16 %ai_5_V" [sikehls/mult.cpp:176]   --->   Operation 55 'select' 'select_ln215_7' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln215_14 = zext i16 %select_ln215_7 to i32" [sikehls/mult.cpp:176]   --->   Operation 56 'zext' 'zext_ln215_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1352_10 = mul i32 %zext_ln215_14, %zext_ln215_13" [sikehls/mult.cpp:176]   --->   Operation 57 'mul' 'mul_ln1352_10' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln177_2 = zext i3 %or_ln215 to i4" [sikehls/mult.cpp:177]   --->   Operation 58 'zext' 'zext_ln177_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.65ns)   --->   "%add_ln177_1 = add i4 %zext_ln177_2, %zext_ln1352" [sikehls/mult.cpp:177]   --->   Operation 59 'add' 'add_ln177_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 8.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%or_ln215_2 = or i3 %j_0_0, 2" [sikehls/mult.cpp:176]   --->   Operation 60 'or' 'or_ln215_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.13ns)   --->   "%icmp_ln215_8 = icmp eq i3 %or_ln215_2, 2" [sikehls/mult.cpp:176]   --->   Operation 61 'icmp' 'icmp_ln215_8' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.80ns)   --->   "%select_ln215_8 = select i1 %icmp_ln215_8, i16 %ai_2_V, i16 %ai_6_V" [sikehls/mult.cpp:176]   --->   Operation 62 'select' 'select_ln215_8' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln215_15 = zext i16 %select_ln215_8 to i32" [sikehls/mult.cpp:176]   --->   Operation 63 'zext' 'zext_ln215_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1352_11 = mul i32 %zext_ln215_15, %zext_ln215_13" [sikehls/mult.cpp:176]   --->   Operation 64 'mul' 'mul_ln1352_11' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln177_3 = zext i3 %or_ln215_2 to i4" [sikehls/mult.cpp:177]   --->   Operation 65 'zext' 'zext_ln177_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.65ns)   --->   "%add_ln177_2 = add i4 %zext_ln177_3, %zext_ln1352" [sikehls/mult.cpp:177]   --->   Operation 66 'add' 'add_ln177_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 8.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.10>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%sum_V_0_1 = phi i224 [ %sum_V_0_0, %loopb2_begin ], [ %sum_4_V_7, %branch3 ]"   --->   Operation 67 'phi' 'sum_V_0_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%sum_V_1_1 = phi i224 [ %sum_V_1_0, %loopb2_begin ], [ %sum_5_V_7, %branch3 ]"   --->   Operation 68 'phi' 'sum_V_1_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%sum_V_2_1 = phi i224 [ %sum_V_2_0, %loopb2_begin ], [ %sum_6_V_7, %branch3 ]"   --->   Operation 69 'phi' 'sum_V_2_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%sum_V_4_1 = phi i224 [ %sum_V_4_0, %loopb2_begin ], [ %sum_4_V_8, %branch3 ]"   --->   Operation 70 'phi' 'sum_V_4_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%sum_V_5_1 = phi i224 [ %sum_V_5_0, %loopb2_begin ], [ %sum_5_V_8, %branch3 ]"   --->   Operation 71 'phi' 'sum_V_5_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%sum_V_6_1 = phi i224 [ %sum_V_6_0, %loopb2_begin ], [ %sum_6_V_8, %branch3 ]"   --->   Operation 72 'phi' 'sum_V_6_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node sum_0_V)   --->   "%zext_ln177 = zext i32 %mul_ln1352 to i192" [sikehls/mult.cpp:177]   --->   Operation 73 'zext' 'zext_ln177' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node sum_0_V)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %add_ln177, i4 0)" [sikehls/mult.cpp:177]   --->   Operation 74 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node sum_0_V)   --->   "%zext_ln1503 = zext i8 %shl_ln to i192" [sikehls/mult.cpp:177]   --->   Operation 75 'zext' 'zext_ln1503' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node sum_0_V)   --->   "%shl_ln1503 = shl i192 %zext_ln177, %zext_ln1503" [sikehls/mult.cpp:177]   --->   Operation 76 'shl' 'shl_ln1503' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node sum_0_V)   --->   "%zext_ln1503_5 = zext i192 %shl_ln1503 to i224" [sikehls/mult.cpp:177]   --->   Operation 77 'zext' 'zext_ln1503_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node sum_0_V)   --->   "%select_ln700 = select i1 %icmp_ln215, i224 %sum_V_0_1, i224 %sum_V_4_1" [sikehls/mult.cpp:177]   --->   Operation 78 'select' 'select_ln700' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (8.10ns) (out node of the LUT)   --->   "%sum_0_V = add nsw i224 %zext_ln1503_5, %select_ln700" [sikehls/mult.cpp:177]   --->   Operation 79 'add' 'sum_0_V' <Predicate = true> <Delay = 8.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 8.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node sum_1_V)   --->   "%zext_ln161_1 = zext i32 %mul_ln1352_10 to i224" [sikehls/mult.cpp:177]   --->   Operation 80 'zext' 'zext_ln161_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node sum_1_V)   --->   "%shl_ln177_1 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %add_ln177_1, i4 0)" [sikehls/mult.cpp:177]   --->   Operation 81 'bitconcatenate' 'shl_ln177_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node sum_1_V)   --->   "%zext_ln1503_1 = zext i8 %shl_ln177_1 to i224" [sikehls/mult.cpp:177]   --->   Operation 82 'zext' 'zext_ln1503_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node sum_1_V)   --->   "%shl_ln1503_1 = shl i224 %zext_ln161_1, %zext_ln1503_1" [sikehls/mult.cpp:177]   --->   Operation 83 'shl' 'shl_ln1503_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node sum_1_V)   --->   "%select_ln700_27 = select i1 %icmp_ln215_7, i224 %sum_V_1_1, i224 %sum_V_5_1" [sikehls/mult.cpp:177]   --->   Operation 84 'select' 'select_ln700_27' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (8.10ns) (out node of the LUT)   --->   "%sum_1_V = add nsw i224 %shl_ln1503_1, %select_ln700_27" [sikehls/mult.cpp:177]   --->   Operation 85 'add' 'sum_1_V' <Predicate = true> <Delay = 8.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 8.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node sum_2_V)   --->   "%zext_ln161_2 = zext i32 %mul_ln1352_11 to i224" [sikehls/mult.cpp:177]   --->   Operation 86 'zext' 'zext_ln161_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node sum_2_V)   --->   "%shl_ln177_2 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %add_ln177_2, i4 0)" [sikehls/mult.cpp:177]   --->   Operation 87 'bitconcatenate' 'shl_ln177_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node sum_2_V)   --->   "%zext_ln1503_2 = zext i8 %shl_ln177_2 to i224" [sikehls/mult.cpp:177]   --->   Operation 88 'zext' 'zext_ln1503_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node sum_2_V)   --->   "%shl_ln1503_2 = shl i224 %zext_ln161_2, %zext_ln1503_2" [sikehls/mult.cpp:177]   --->   Operation 89 'shl' 'shl_ln1503_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node sum_2_V)   --->   "%select_ln700_30 = select i1 %icmp_ln215_8, i224 %sum_V_2_1, i224 %sum_V_6_1" [sikehls/mult.cpp:177]   --->   Operation 90 'select' 'select_ln700_30' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (8.10ns) (out node of the LUT)   --->   "%sum_2_V = add nsw i224 %shl_ln1503_2, %select_ln700_30" [sikehls/mult.cpp:177]   --->   Operation 91 'add' 'sum_2_V' <Predicate = true> <Delay = 8.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 8.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.65>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str14) nounwind" [sikehls/mult.cpp:174]   --->   Operation 92 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (1.52ns)   --->   "%sum_4_V_7 = select i1 %icmp_ln215, i224 %sum_0_V, i224 %sum_V_0_1" [sikehls/mult.cpp:177]   --->   Operation 93 'select' 'sum_4_V_7' <Predicate = true> <Delay = 1.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (1.52ns)   --->   "%sum_4_V_8 = select i1 %icmp_ln215, i224 %sum_V_4_1, i224 %sum_0_V" [sikehls/mult.cpp:177]   --->   Operation 94 'select' 'sum_4_V_8' <Predicate = true> <Delay = 1.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (1.52ns)   --->   "%sum_5_V_7 = select i1 %icmp_ln215_7, i224 %sum_1_V, i224 %sum_V_1_1" [sikehls/mult.cpp:177]   --->   Operation 95 'select' 'sum_5_V_7' <Predicate = true> <Delay = 1.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (1.52ns)   --->   "%sum_5_V_8 = select i1 %icmp_ln215_7, i224 %sum_V_5_1, i224 %sum_1_V" [sikehls/mult.cpp:177]   --->   Operation 96 'select' 'sum_5_V_8' <Predicate = true> <Delay = 1.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (1.52ns)   --->   "%sum_6_V_7 = select i1 %icmp_ln215_8, i224 %sum_2_V, i224 %sum_V_2_1" [sikehls/mult.cpp:177]   --->   Operation 97 'select' 'sum_6_V_7' <Predicate = true> <Delay = 1.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (1.52ns)   --->   "%sum_6_V_8 = select i1 %icmp_ln215_8, i224 %sum_V_6_1, i224 %sum_2_V" [sikehls/mult.cpp:177]   --->   Operation 98 'select' 'sum_6_V_8' <Predicate = true> <Delay = 1.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%or_ln174 = or i3 %j_0_0, 3" [sikehls/mult.cpp:174]   --->   Operation 99 'or' 'or_ln174' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (1.13ns)   --->   "%icmp_ln174 = icmp eq i3 %or_ln174, -1" [sikehls/mult.cpp:174]   --->   Operation 100 'icmp' 'icmp_ln174' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 101 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %icmp_ln174, label %loopb2_end, label %branch3" [sikehls/mult.cpp:174]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln177_4 = zext i3 %or_ln174 to i4" [sikehls/mult.cpp:177]   --->   Operation 103 'zext' 'zext_ln177_4' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (1.65ns)   --->   "%add_ln177_3 = add i4 %zext_ln1352, %zext_ln177_4" [sikehls/mult.cpp:177]   --->   Operation 104 'add' 'add_ln177_3' <Predicate = (!icmp_ln174)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 8.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.96ns)   --->   "%xor_ln174 = xor i3 %j_0_0, -4" [sikehls/mult.cpp:174]   --->   Operation 105 'xor' 'xor_ln174' <Predicate = (!icmp_ln174)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str13, i32 %tmp)" [sikehls/mult.cpp:179]   --->   Operation 106 'specregionend' 'empty_22' <Predicate = (icmp_ln174)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "br label %.preheader" [sikehls/mult.cpp:172]   --->   Operation 107 'br' <Predicate = (icmp_ln174)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.10>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%sum_3_V_4_load_1 = load i224* %sum_3_V_4" [sikehls/mult.cpp:177]   --->   Operation 108 'load' 'sum_3_V_4_load_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node sum_3_V)   --->   "%shl_ln177_3 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %add_ln177_3, i4 0)" [sikehls/mult.cpp:177]   --->   Operation 109 'bitconcatenate' 'shl_ln177_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node sum_3_V)   --->   "%zext_ln1503_3 = zext i8 %shl_ln177_3 to i224" [sikehls/mult.cpp:177]   --->   Operation 110 'zext' 'zext_ln1503_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node sum_3_V)   --->   "%shl_ln1503_3 = shl i224 %zext_ln161, %zext_ln1503_3" [sikehls/mult.cpp:177]   --->   Operation 111 'shl' 'shl_ln1503_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (8.10ns) (out node of the LUT)   --->   "%sum_3_V = add nsw i224 %sum_3_V_4_load_1, %shl_ln1503_3" [sikehls/mult.cpp:177]   --->   Operation 112 'add' 'sum_3_V' <Predicate = true> <Delay = 8.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 8.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.76>
ST_8 : Operation 113 [1/1] (1.76ns)   --->   "store i224 %sum_3_V, i224* %sum_3_V_4" [sikehls/mult.cpp:174]   --->   Operation 113 'store' <Predicate = true> <Delay = 1.76>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "br label %_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0" [sikehls/mult.cpp:174]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 2> <Delay = 8.10>
ST_9 : Operation 115 [1/1] (8.10ns)   --->   "%add_ln68_20 = add i224 %add_ln68, %sum_V_1_0" [sikehls/mult.cpp:185]   --->   Operation 115 'add' 'add_ln68_20' <Predicate = true> <Delay = 8.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 8.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (8.10ns)   --->   "%add_ln68_23 = add i224 %add_ln68_22, %add_ln68_21" [sikehls/mult.cpp:185]   --->   Operation 116 'add' 'add_ln68_23' <Predicate = true> <Delay = 8.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 8.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 3> <Delay = 8.10>
ST_10 : Operation 117 [1/1] (8.10ns)   --->   "%mult_V = add i224 %add_ln68_23, %add_ln68_20" [sikehls/mult.cpp:185]   --->   Operation 117 'add' 'mult_V' <Predicate = true> <Delay = 8.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 8.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "ret i224 %mult_V" [sikehls/mult.cpp:190]   --->   Operation 118 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	'alloca' operation ('sum[3].V') [2]  (0 ns)
	'store' operation ('store_ln172', sikehls/mult.cpp:172) of constant 0 on local variable 'sum[3].V' [12]  (1.77 ns)

 <State 2>: 8.1ns
The critical path consists of the following:
	'phi' operation ('sum[4].V') with incoming values : ('sum[4].V', sikehls/mult.cpp:177) [15]  (0 ns)
	'add' operation ('add_ln68', sikehls/mult.cpp:185) [109]  (8.1 ns)

 <State 3>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[32] ('mul_ln1352_12', sikehls/mult.cpp:176) [32]  (6.38 ns)

 <State 4>: 8.32ns
The critical path consists of the following:
	'phi' operation ('j_0_0', sikehls/mult.cpp:174) with incoming values : ('xor_ln174', sikehls/mult.cpp:174) [42]  (0 ns)
	'icmp' operation ('icmp_ln215', sikehls/mult.cpp:176) [44]  (1.13 ns)
	'select' operation ('select_ln215', sikehls/mult.cpp:176) [45]  (0.805 ns)
	'mul' operation of DSP[47] ('mul_ln1352', sikehls/mult.cpp:176) [47]  (6.38 ns)

 <State 5>: 8.1ns
The critical path consists of the following:
	'phi' operation ('sum[4].V') with incoming values : ('sum[4].V', sikehls/mult.cpp:177) [36]  (0 ns)
	'select' operation ('select_ln700', sikehls/mult.cpp:177) [55]  (0 ns)
	'add' operation ('sum[0].V', sikehls/mult.cpp:177) [56]  (8.1 ns)

 <State 6>: 1.65ns
The critical path consists of the following:
	'or' operation ('or_ln174', sikehls/mult.cpp:174) [89]  (0 ns)
	'add' operation ('add_ln177_3', sikehls/mult.cpp:177) [96]  (1.65 ns)

 <State 7>: 8.1ns
The critical path consists of the following:
	'load' operation ('sum_3_V_4_load_1', sikehls/mult.cpp:177) on local variable 'sum[3].V' [94]  (0 ns)
	'add' operation ('sum[3].V', sikehls/mult.cpp:177) [100]  (8.1 ns)

 <State 8>: 1.77ns
The critical path consists of the following:
	'store' operation ('store_ln174', sikehls/mult.cpp:174) of variable 'sum[3].V', sikehls/mult.cpp:177 on local variable 'sum[3].V' [102]  (1.77 ns)

 <State 9>: 8.1ns
The critical path consists of the following:
	'add' operation ('add_ln68_20', sikehls/mult.cpp:185) [110]  (8.1 ns)

 <State 10>: 8.1ns
The critical path consists of the following:
	'add' operation ('mult.V', sikehls/mult.cpp:185) [114]  (8.1 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
