
RTOS_lab_Daniel.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000086b0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000120  08008840  08008840  00009840  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008960  08008960  0000a090  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008960  08008960  00009960  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008968  08008968  0000a090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008968  08008968  00009968  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800896c  0800896c  0000996c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000090  20000000  08008970  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001d60  20000090  08008a00  0000a090  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001df0  08008a00  0000adf0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a090  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022659  00000000  00000000  0000a0c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000047ed  00000000  00000000  0002c719  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001cf8  00000000  00000000  00030f08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000167d  00000000  00000000  00032c00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002be44  00000000  00000000  0003427d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002204a  00000000  00000000  000600c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011232a  00000000  00000000  0008210b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00194435  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007dbc  00000000  00000000  00194478  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  0019c234  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000090 	.word	0x20000090
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008828 	.word	0x08008828

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000094 	.word	0x20000094
 80001cc:	08008828 	.word	0x08008828

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b988 	b.w	80004f8 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	468e      	mov	lr, r1
 8000208:	4604      	mov	r4, r0
 800020a:	4688      	mov	r8, r1
 800020c:	2b00      	cmp	r3, #0
 800020e:	d14a      	bne.n	80002a6 <__udivmoddi4+0xa6>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d962      	bls.n	80002dc <__udivmoddi4+0xdc>
 8000216:	fab2 f682 	clz	r6, r2
 800021a:	b14e      	cbz	r6, 8000230 <__udivmoddi4+0x30>
 800021c:	f1c6 0320 	rsb	r3, r6, #32
 8000220:	fa01 f806 	lsl.w	r8, r1, r6
 8000224:	fa20 f303 	lsr.w	r3, r0, r3
 8000228:	40b7      	lsls	r7, r6
 800022a:	ea43 0808 	orr.w	r8, r3, r8
 800022e:	40b4      	lsls	r4, r6
 8000230:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000234:	fa1f fc87 	uxth.w	ip, r7
 8000238:	fbb8 f1fe 	udiv	r1, r8, lr
 800023c:	0c23      	lsrs	r3, r4, #16
 800023e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000242:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000246:	fb01 f20c 	mul.w	r2, r1, ip
 800024a:	429a      	cmp	r2, r3
 800024c:	d909      	bls.n	8000262 <__udivmoddi4+0x62>
 800024e:	18fb      	adds	r3, r7, r3
 8000250:	f101 30ff 	add.w	r0, r1, #4294967295
 8000254:	f080 80ea 	bcs.w	800042c <__udivmoddi4+0x22c>
 8000258:	429a      	cmp	r2, r3
 800025a:	f240 80e7 	bls.w	800042c <__udivmoddi4+0x22c>
 800025e:	3902      	subs	r1, #2
 8000260:	443b      	add	r3, r7
 8000262:	1a9a      	subs	r2, r3, r2
 8000264:	b2a3      	uxth	r3, r4
 8000266:	fbb2 f0fe 	udiv	r0, r2, lr
 800026a:	fb0e 2210 	mls	r2, lr, r0, r2
 800026e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000272:	fb00 fc0c 	mul.w	ip, r0, ip
 8000276:	459c      	cmp	ip, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x8e>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000280:	f080 80d6 	bcs.w	8000430 <__udivmoddi4+0x230>
 8000284:	459c      	cmp	ip, r3
 8000286:	f240 80d3 	bls.w	8000430 <__udivmoddi4+0x230>
 800028a:	443b      	add	r3, r7
 800028c:	3802      	subs	r0, #2
 800028e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000292:	eba3 030c 	sub.w	r3, r3, ip
 8000296:	2100      	movs	r1, #0
 8000298:	b11d      	cbz	r5, 80002a2 <__udivmoddi4+0xa2>
 800029a:	40f3      	lsrs	r3, r6
 800029c:	2200      	movs	r2, #0
 800029e:	e9c5 3200 	strd	r3, r2, [r5]
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d905      	bls.n	80002b6 <__udivmoddi4+0xb6>
 80002aa:	b10d      	cbz	r5, 80002b0 <__udivmoddi4+0xb0>
 80002ac:	e9c5 0100 	strd	r0, r1, [r5]
 80002b0:	2100      	movs	r1, #0
 80002b2:	4608      	mov	r0, r1
 80002b4:	e7f5      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002b6:	fab3 f183 	clz	r1, r3
 80002ba:	2900      	cmp	r1, #0
 80002bc:	d146      	bne.n	800034c <__udivmoddi4+0x14c>
 80002be:	4573      	cmp	r3, lr
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xc8>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 8105 	bhi.w	80004d2 <__udivmoddi4+0x2d2>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4690      	mov	r8, r2
 80002d2:	2d00      	cmp	r5, #0
 80002d4:	d0e5      	beq.n	80002a2 <__udivmoddi4+0xa2>
 80002d6:	e9c5 4800 	strd	r4, r8, [r5]
 80002da:	e7e2      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002dc:	2a00      	cmp	r2, #0
 80002de:	f000 8090 	beq.w	8000402 <__udivmoddi4+0x202>
 80002e2:	fab2 f682 	clz	r6, r2
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	f040 80a4 	bne.w	8000434 <__udivmoddi4+0x234>
 80002ec:	1a8a      	subs	r2, r1, r2
 80002ee:	0c03      	lsrs	r3, r0, #16
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	b280      	uxth	r0, r0
 80002f6:	b2bc      	uxth	r4, r7
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80002fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000306:	fb04 f20c 	mul.w	r2, r4, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d907      	bls.n	800031e <__udivmoddi4+0x11e>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000314:	d202      	bcs.n	800031c <__udivmoddi4+0x11c>
 8000316:	429a      	cmp	r2, r3
 8000318:	f200 80e0 	bhi.w	80004dc <__udivmoddi4+0x2dc>
 800031c:	46c4      	mov	ip, r8
 800031e:	1a9b      	subs	r3, r3, r2
 8000320:	fbb3 f2fe 	udiv	r2, r3, lr
 8000324:	fb0e 3312 	mls	r3, lr, r2, r3
 8000328:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800032c:	fb02 f404 	mul.w	r4, r2, r4
 8000330:	429c      	cmp	r4, r3
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x144>
 8000334:	18fb      	adds	r3, r7, r3
 8000336:	f102 30ff 	add.w	r0, r2, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x142>
 800033c:	429c      	cmp	r4, r3
 800033e:	f200 80ca 	bhi.w	80004d6 <__udivmoddi4+0x2d6>
 8000342:	4602      	mov	r2, r0
 8000344:	1b1b      	subs	r3, r3, r4
 8000346:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0x98>
 800034c:	f1c1 0620 	rsb	r6, r1, #32
 8000350:	408b      	lsls	r3, r1
 8000352:	fa22 f706 	lsr.w	r7, r2, r6
 8000356:	431f      	orrs	r7, r3
 8000358:	fa0e f401 	lsl.w	r4, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fa2e fe06 	lsr.w	lr, lr, r6
 8000364:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000368:	4323      	orrs	r3, r4
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	fa1f fc87 	uxth.w	ip, r7
 8000372:	fbbe f0f9 	udiv	r0, lr, r9
 8000376:	0c1c      	lsrs	r4, r3, #16
 8000378:	fb09 ee10 	mls	lr, r9, r0, lr
 800037c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000380:	fb00 fe0c 	mul.w	lr, r0, ip
 8000384:	45a6      	cmp	lr, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x1a0>
 800038c:	193c      	adds	r4, r7, r4
 800038e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000392:	f080 809c 	bcs.w	80004ce <__udivmoddi4+0x2ce>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f240 8099 	bls.w	80004ce <__udivmoddi4+0x2ce>
 800039c:	3802      	subs	r0, #2
 800039e:	443c      	add	r4, r7
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	fa1f fe83 	uxth.w	lr, r3
 80003a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ac:	fb09 4413 	mls	r4, r9, r3, r4
 80003b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b8:	45a4      	cmp	ip, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x1ce>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f103 3eff 	add.w	lr, r3, #4294967295
 80003c2:	f080 8082 	bcs.w	80004ca <__udivmoddi4+0x2ca>
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d97f      	bls.n	80004ca <__udivmoddi4+0x2ca>
 80003ca:	3b02      	subs	r3, #2
 80003cc:	443c      	add	r4, r7
 80003ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003da:	4564      	cmp	r4, ip
 80003dc:	4673      	mov	r3, lr
 80003de:	46e1      	mov	r9, ip
 80003e0:	d362      	bcc.n	80004a8 <__udivmoddi4+0x2a8>
 80003e2:	d05f      	beq.n	80004a4 <__udivmoddi4+0x2a4>
 80003e4:	b15d      	cbz	r5, 80003fe <__udivmoddi4+0x1fe>
 80003e6:	ebb8 0203 	subs.w	r2, r8, r3
 80003ea:	eb64 0409 	sbc.w	r4, r4, r9
 80003ee:	fa04 f606 	lsl.w	r6, r4, r6
 80003f2:	fa22 f301 	lsr.w	r3, r2, r1
 80003f6:	431e      	orrs	r6, r3
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	e9c5 6400 	strd	r6, r4, [r5]
 80003fe:	2100      	movs	r1, #0
 8000400:	e74f      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000402:	fbb1 fcf2 	udiv	ip, r1, r2
 8000406:	0c01      	lsrs	r1, r0, #16
 8000408:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800040c:	b280      	uxth	r0, r0
 800040e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000412:	463b      	mov	r3, r7
 8000414:	4638      	mov	r0, r7
 8000416:	463c      	mov	r4, r7
 8000418:	46b8      	mov	r8, r7
 800041a:	46be      	mov	lr, r7
 800041c:	2620      	movs	r6, #32
 800041e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000422:	eba2 0208 	sub.w	r2, r2, r8
 8000426:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042a:	e766      	b.n	80002fa <__udivmoddi4+0xfa>
 800042c:	4601      	mov	r1, r0
 800042e:	e718      	b.n	8000262 <__udivmoddi4+0x62>
 8000430:	4610      	mov	r0, r2
 8000432:	e72c      	b.n	800028e <__udivmoddi4+0x8e>
 8000434:	f1c6 0220 	rsb	r2, r6, #32
 8000438:	fa2e f302 	lsr.w	r3, lr, r2
 800043c:	40b7      	lsls	r7, r6
 800043e:	40b1      	lsls	r1, r6
 8000440:	fa20 f202 	lsr.w	r2, r0, r2
 8000444:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000448:	430a      	orrs	r2, r1
 800044a:	fbb3 f8fe 	udiv	r8, r3, lr
 800044e:	b2bc      	uxth	r4, r7
 8000450:	fb0e 3318 	mls	r3, lr, r8, r3
 8000454:	0c11      	lsrs	r1, r2, #16
 8000456:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045a:	fb08 f904 	mul.w	r9, r8, r4
 800045e:	40b0      	lsls	r0, r6
 8000460:	4589      	cmp	r9, r1
 8000462:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000466:	b280      	uxth	r0, r0
 8000468:	d93e      	bls.n	80004e8 <__udivmoddi4+0x2e8>
 800046a:	1879      	adds	r1, r7, r1
 800046c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000470:	d201      	bcs.n	8000476 <__udivmoddi4+0x276>
 8000472:	4589      	cmp	r9, r1
 8000474:	d81f      	bhi.n	80004b6 <__udivmoddi4+0x2b6>
 8000476:	eba1 0109 	sub.w	r1, r1, r9
 800047a:	fbb1 f9fe 	udiv	r9, r1, lr
 800047e:	fb09 f804 	mul.w	r8, r9, r4
 8000482:	fb0e 1119 	mls	r1, lr, r9, r1
 8000486:	b292      	uxth	r2, r2
 8000488:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800048c:	4542      	cmp	r2, r8
 800048e:	d229      	bcs.n	80004e4 <__udivmoddi4+0x2e4>
 8000490:	18ba      	adds	r2, r7, r2
 8000492:	f109 31ff 	add.w	r1, r9, #4294967295
 8000496:	d2c4      	bcs.n	8000422 <__udivmoddi4+0x222>
 8000498:	4542      	cmp	r2, r8
 800049a:	d2c2      	bcs.n	8000422 <__udivmoddi4+0x222>
 800049c:	f1a9 0102 	sub.w	r1, r9, #2
 80004a0:	443a      	add	r2, r7
 80004a2:	e7be      	b.n	8000422 <__udivmoddi4+0x222>
 80004a4:	45f0      	cmp	r8, lr
 80004a6:	d29d      	bcs.n	80003e4 <__udivmoddi4+0x1e4>
 80004a8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b0:	3801      	subs	r0, #1
 80004b2:	46e1      	mov	r9, ip
 80004b4:	e796      	b.n	80003e4 <__udivmoddi4+0x1e4>
 80004b6:	eba7 0909 	sub.w	r9, r7, r9
 80004ba:	4449      	add	r1, r9
 80004bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c4:	fb09 f804 	mul.w	r8, r9, r4
 80004c8:	e7db      	b.n	8000482 <__udivmoddi4+0x282>
 80004ca:	4673      	mov	r3, lr
 80004cc:	e77f      	b.n	80003ce <__udivmoddi4+0x1ce>
 80004ce:	4650      	mov	r0, sl
 80004d0:	e766      	b.n	80003a0 <__udivmoddi4+0x1a0>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e6fd      	b.n	80002d2 <__udivmoddi4+0xd2>
 80004d6:	443b      	add	r3, r7
 80004d8:	3a02      	subs	r2, #2
 80004da:	e733      	b.n	8000344 <__udivmoddi4+0x144>
 80004dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e0:	443b      	add	r3, r7
 80004e2:	e71c      	b.n	800031e <__udivmoddi4+0x11e>
 80004e4:	4649      	mov	r1, r9
 80004e6:	e79c      	b.n	8000422 <__udivmoddi4+0x222>
 80004e8:	eba1 0109 	sub.w	r1, r1, r9
 80004ec:	46c4      	mov	ip, r8
 80004ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f2:	fb09 f804 	mul.w	r8, r9, r4
 80004f6:	e7c4      	b.n	8000482 <__udivmoddi4+0x282>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b08a      	sub	sp, #40	@ 0x28
 8000500:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000502:	f107 031c 	add.w	r3, r7, #28
 8000506:	2200      	movs	r2, #0
 8000508:	601a      	str	r2, [r3, #0]
 800050a:	605a      	str	r2, [r3, #4]
 800050c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800050e:	1d3b      	adds	r3, r7, #4
 8000510:	2200      	movs	r2, #0
 8000512:	601a      	str	r2, [r3, #0]
 8000514:	605a      	str	r2, [r3, #4]
 8000516:	609a      	str	r2, [r3, #8]
 8000518:	60da      	str	r2, [r3, #12]
 800051a:	611a      	str	r2, [r3, #16]
 800051c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800051e:	4b2f      	ldr	r3, [pc, #188]	@ (80005dc <MX_ADC1_Init+0xe0>)
 8000520:	4a2f      	ldr	r2, [pc, #188]	@ (80005e0 <MX_ADC1_Init+0xe4>)
 8000522:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000524:	4b2d      	ldr	r3, [pc, #180]	@ (80005dc <MX_ADC1_Init+0xe0>)
 8000526:	2200      	movs	r2, #0
 8000528:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 800052a:	4b2c      	ldr	r3, [pc, #176]	@ (80005dc <MX_ADC1_Init+0xe0>)
 800052c:	2210      	movs	r2, #16
 800052e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000530:	4b2a      	ldr	r3, [pc, #168]	@ (80005dc <MX_ADC1_Init+0xe0>)
 8000532:	2200      	movs	r2, #0
 8000534:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000536:	4b29      	ldr	r3, [pc, #164]	@ (80005dc <MX_ADC1_Init+0xe0>)
 8000538:	2200      	movs	r2, #0
 800053a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800053c:	4b27      	ldr	r3, [pc, #156]	@ (80005dc <MX_ADC1_Init+0xe0>)
 800053e:	2204      	movs	r2, #4
 8000540:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000542:	4b26      	ldr	r3, [pc, #152]	@ (80005dc <MX_ADC1_Init+0xe0>)
 8000544:	2200      	movs	r2, #0
 8000546:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000548:	4b24      	ldr	r3, [pc, #144]	@ (80005dc <MX_ADC1_Init+0xe0>)
 800054a:	2200      	movs	r2, #0
 800054c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 800054e:	4b23      	ldr	r3, [pc, #140]	@ (80005dc <MX_ADC1_Init+0xe0>)
 8000550:	2201      	movs	r2, #1
 8000552:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000554:	4b21      	ldr	r3, [pc, #132]	@ (80005dc <MX_ADC1_Init+0xe0>)
 8000556:	2200      	movs	r2, #0
 8000558:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800055c:	4b1f      	ldr	r3, [pc, #124]	@ (80005dc <MX_ADC1_Init+0xe0>)
 800055e:	2200      	movs	r2, #0
 8000560:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000562:	4b1e      	ldr	r3, [pc, #120]	@ (80005dc <MX_ADC1_Init+0xe0>)
 8000564:	2200      	movs	r2, #0
 8000566:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000568:	4b1c      	ldr	r3, [pc, #112]	@ (80005dc <MX_ADC1_Init+0xe0>)
 800056a:	2200      	movs	r2, #0
 800056c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000570:	4b1a      	ldr	r3, [pc, #104]	@ (80005dc <MX_ADC1_Init+0xe0>)
 8000572:	2200      	movs	r2, #0
 8000574:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000576:	4b19      	ldr	r3, [pc, #100]	@ (80005dc <MX_ADC1_Init+0xe0>)
 8000578:	2200      	movs	r2, #0
 800057a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800057e:	4817      	ldr	r0, [pc, #92]	@ (80005dc <MX_ADC1_Init+0xe0>)
 8000580:	f001 f87e 	bl	8001680 <HAL_ADC_Init>
 8000584:	4603      	mov	r3, r0
 8000586:	2b00      	cmp	r3, #0
 8000588:	d001      	beq.n	800058e <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 800058a:	f000 fb61 	bl	8000c50 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800058e:	2300      	movs	r3, #0
 8000590:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000592:	f107 031c 	add.w	r3, r7, #28
 8000596:	4619      	mov	r1, r3
 8000598:	4810      	ldr	r0, [pc, #64]	@ (80005dc <MX_ADC1_Init+0xe0>)
 800059a:	f001 fdd9 	bl	8002150 <HAL_ADCEx_MultiModeConfigChannel>
 800059e:	4603      	mov	r3, r0
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d001      	beq.n	80005a8 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80005a4:	f000 fb54 	bl	8000c50 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 80005a8:	4b0e      	ldr	r3, [pc, #56]	@ (80005e4 <MX_ADC1_Init+0xe8>)
 80005aa:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80005ac:	2306      	movs	r3, #6
 80005ae:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80005b0:	2300      	movs	r3, #0
 80005b2:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80005b4:	237f      	movs	r3, #127	@ 0x7f
 80005b6:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80005b8:	2304      	movs	r3, #4
 80005ba:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80005bc:	2300      	movs	r3, #0
 80005be:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005c0:	1d3b      	adds	r3, r7, #4
 80005c2:	4619      	mov	r1, r3
 80005c4:	4805      	ldr	r0, [pc, #20]	@ (80005dc <MX_ADC1_Init+0xe0>)
 80005c6:	f001 f9ab 	bl	8001920 <HAL_ADC_ConfigChannel>
 80005ca:	4603      	mov	r3, r0
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d001      	beq.n	80005d4 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 80005d0:	f000 fb3e 	bl	8000c50 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80005d4:	bf00      	nop
 80005d6:	3728      	adds	r7, #40	@ 0x28
 80005d8:	46bd      	mov	sp, r7
 80005da:	bd80      	pop	{r7, pc}
 80005dc:	200000ac 	.word	0x200000ac
 80005e0:	50040000 	.word	0x50040000
 80005e4:	43210000 	.word	0x43210000

080005e8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b0ac      	sub	sp, #176	@ 0xb0
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005f0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80005f4:	2200      	movs	r2, #0
 80005f6:	601a      	str	r2, [r3, #0]
 80005f8:	605a      	str	r2, [r3, #4]
 80005fa:	609a      	str	r2, [r3, #8]
 80005fc:	60da      	str	r2, [r3, #12]
 80005fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000600:	f107 0314 	add.w	r3, r7, #20
 8000604:	2288      	movs	r2, #136	@ 0x88
 8000606:	2100      	movs	r1, #0
 8000608:	4618      	mov	r0, r3
 800060a:	f008 f81d 	bl	8008648 <memset>
  if(adcHandle->Instance==ADC1)
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	4a27      	ldr	r2, [pc, #156]	@ (80006b0 <HAL_ADC_MspInit+0xc8>)
 8000614:	4293      	cmp	r3, r2
 8000616:	d146      	bne.n	80006a6 <HAL_ADC_MspInit+0xbe>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000618:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800061c:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800061e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000622:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000626:	2302      	movs	r3, #2
 8000628:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800062a:	2301      	movs	r3, #1
 800062c:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 800062e:	2308      	movs	r3, #8
 8000630:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000632:	2307      	movs	r3, #7
 8000634:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000636:	2302      	movs	r3, #2
 8000638:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800063a:	2302      	movs	r3, #2
 800063c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 800063e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000642:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000644:	f107 0314 	add.w	r3, r7, #20
 8000648:	4618      	mov	r0, r3
 800064a:	f002 ff85 	bl	8003558 <HAL_RCCEx_PeriphCLKConfig>
 800064e:	4603      	mov	r3, r0
 8000650:	2b00      	cmp	r3, #0
 8000652:	d001      	beq.n	8000658 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8000654:	f000 fafc 	bl	8000c50 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000658:	4b16      	ldr	r3, [pc, #88]	@ (80006b4 <HAL_ADC_MspInit+0xcc>)
 800065a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800065c:	4a15      	ldr	r2, [pc, #84]	@ (80006b4 <HAL_ADC_MspInit+0xcc>)
 800065e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000662:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000664:	4b13      	ldr	r3, [pc, #76]	@ (80006b4 <HAL_ADC_MspInit+0xcc>)
 8000666:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000668:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800066c:	613b      	str	r3, [r7, #16]
 800066e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000670:	4b10      	ldr	r3, [pc, #64]	@ (80006b4 <HAL_ADC_MspInit+0xcc>)
 8000672:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000674:	4a0f      	ldr	r2, [pc, #60]	@ (80006b4 <HAL_ADC_MspInit+0xcc>)
 8000676:	f043 0302 	orr.w	r3, r3, #2
 800067a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800067c:	4b0d      	ldr	r3, [pc, #52]	@ (80006b4 <HAL_ADC_MspInit+0xcc>)
 800067e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000680:	f003 0302 	and.w	r3, r3, #2
 8000684:	60fb      	str	r3, [r7, #12]
 8000686:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = Poti_Pin;
 8000688:	2302      	movs	r3, #2
 800068a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800068e:	230b      	movs	r3, #11
 8000690:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000694:	2300      	movs	r3, #0
 8000696:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(Poti_GPIO_Port, &GPIO_InitStruct);
 800069a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800069e:	4619      	mov	r1, r3
 80006a0:	4805      	ldr	r0, [pc, #20]	@ (80006b8 <HAL_ADC_MspInit+0xd0>)
 80006a2:	f001 fee7 	bl	8002474 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80006a6:	bf00      	nop
 80006a8:	37b0      	adds	r7, #176	@ 0xb0
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	50040000 	.word	0x50040000
 80006b4:	40021000 	.word	0x40021000
 80006b8:	48000400 	.word	0x48000400

080006bc <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80006bc:	b580      	push	{r7, lr}
 80006be:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80006c0:	4a10      	ldr	r2, [pc, #64]	@ (8000704 <MX_FREERTOS_Init+0x48>)
 80006c2:	2100      	movs	r1, #0
 80006c4:	4810      	ldr	r0, [pc, #64]	@ (8000708 <MX_FREERTOS_Init+0x4c>)
 80006c6:	f005 f9d7 	bl	8005a78 <osThreadNew>
 80006ca:	4603      	mov	r3, r0
 80006cc:	4a0f      	ldr	r2, [pc, #60]	@ (800070c <MX_FREERTOS_Init+0x50>)
 80006ce:	6013      	str	r3, [r2, #0]

  /* creation of Blink1Task */
  Blink1TaskHandle = osThreadNew(Blink1, NULL, &Blink1Task_attributes);
 80006d0:	4a0f      	ldr	r2, [pc, #60]	@ (8000710 <MX_FREERTOS_Init+0x54>)
 80006d2:	2100      	movs	r1, #0
 80006d4:	480f      	ldr	r0, [pc, #60]	@ (8000714 <MX_FREERTOS_Init+0x58>)
 80006d6:	f005 f9cf 	bl	8005a78 <osThreadNew>
 80006da:	4603      	mov	r3, r0
 80006dc:	4a0e      	ldr	r2, [pc, #56]	@ (8000718 <MX_FREERTOS_Init+0x5c>)
 80006de:	6013      	str	r3, [r2, #0]

  /* creation of Blink2Task */
  Blink2TaskHandle = osThreadNew(Blink2, NULL, &Blink2Task_attributes);
 80006e0:	4a0e      	ldr	r2, [pc, #56]	@ (800071c <MX_FREERTOS_Init+0x60>)
 80006e2:	2100      	movs	r1, #0
 80006e4:	480e      	ldr	r0, [pc, #56]	@ (8000720 <MX_FREERTOS_Init+0x64>)
 80006e6:	f005 f9c7 	bl	8005a78 <osThreadNew>
 80006ea:	4603      	mov	r3, r0
 80006ec:	4a0d      	ldr	r2, [pc, #52]	@ (8000724 <MX_FREERTOS_Init+0x68>)
 80006ee:	6013      	str	r3, [r2, #0]

  /* creation of TriggTask */
  TriggTaskHandle = osThreadNew(Trigg, NULL, &TriggTask_attributes);
 80006f0:	4a0d      	ldr	r2, [pc, #52]	@ (8000728 <MX_FREERTOS_Init+0x6c>)
 80006f2:	2100      	movs	r1, #0
 80006f4:	480d      	ldr	r0, [pc, #52]	@ (800072c <MX_FREERTOS_Init+0x70>)
 80006f6:	f005 f9bf 	bl	8005a78 <osThreadNew>
 80006fa:	4603      	mov	r3, r0
 80006fc:	4a0c      	ldr	r2, [pc, #48]	@ (8000730 <MX_FREERTOS_Init+0x74>)
 80006fe:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000700:	bf00      	nop
 8000702:	bd80      	pop	{r7, pc}
 8000704:	08008888 	.word	0x08008888
 8000708:	08000735 	.word	0x08000735
 800070c:	20000114 	.word	0x20000114
 8000710:	080088ac 	.word	0x080088ac
 8000714:	08000899 	.word	0x08000899
 8000718:	20000118 	.word	0x20000118
 800071c:	080088d0 	.word	0x080088d0
 8000720:	080008a9 	.word	0x080008a9
 8000724:	2000011c 	.word	0x2000011c
 8000728:	080088f4 	.word	0x080088f4
 800072c:	080008d5 	.word	0x080008d5
 8000730:	20000120 	.word	0x20000120

08000734 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b086      	sub	sp, #24
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  //HAL_GPIO_WritePin(USR_LED2_GPIO_Port,USR_LED2_Pin,GPIO_PIN_SET);
  //HAL_GPIO_WritePin(S595_Enable_GPIO_Port,S595_Enable_Pin,GPIO_PIN_RESET);
  HAL_GPIO_WritePin(S595_Reset_GPIO_Port,S595_Reset_Pin,GPIO_PIN_SET);
 800073c:	2201      	movs	r2, #1
 800073e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000742:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000746:	f002 f83f 	bl	80027c8 <HAL_GPIO_WritePin>
  int8_t state = 4;
 800074a:	2304      	movs	r3, #4
 800074c:	75fb      	strb	r3, [r7, #23]
  /* Infinite loop */
  for(;;)
  {
  	uint32_t led_buffer = 	0x000000FF;/* |
 800074e:	23ff      	movs	r3, #255	@ 0xff
 8000750:	60fb      	str	r3, [r7, #12]
  							TL4_Yellow |
							TL3_Yellow |
							TL1_Yellow; */
    //HAL_GPIO_TogglePin(LD2_GPIO_Port,LD2_Pin);
    HAL_GPIO_TogglePin(USR_LED1_GPIO_Port,USR_LED1_Pin);
 8000752:	2104      	movs	r1, #4
 8000754:	4842      	ldr	r0, [pc, #264]	@ (8000860 <StartDefaultTask+0x12c>)
 8000756:	f002 f84f 	bl	80027f8 <HAL_GPIO_TogglePin>
    if (HAL_SPI_Transmit(&hspi3, (uint8_t *) &led_buffer +3, 3, 1000) == HAL_ERROR){
 800075a:	f107 010c 	add.w	r1, r7, #12
 800075e:	3103      	adds	r1, #3
 8000760:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000764:	2203      	movs	r2, #3
 8000766:	483f      	ldr	r0, [pc, #252]	@ (8000864 <StartDefaultTask+0x130>)
 8000768:	f003 fc55 	bl	8004016 <HAL_SPI_Transmit>
 800076c:	4603      	mov	r3, r0
 800076e:	2b01      	cmp	r3, #1
 8000770:	d104      	bne.n	800077c <StartDefaultTask+0x48>
      HAL_GPIO_TogglePin(USR_LED2_GPIO_Port,USR_LED2_Pin);
 8000772:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000776:	483a      	ldr	r0, [pc, #232]	@ (8000860 <StartDefaultTask+0x12c>)
 8000778:	f002 f83e 	bl	80027f8 <HAL_GPIO_TogglePin>
      
    } ; //Sending in Blocking mode
    
    HAL_GPIO_WritePin(S595_STCP_GPIO_Port,S595_STCP_Pin,GPIO_PIN_SET);
 800077c:	2201      	movs	r2, #1
 800077e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000782:	4837      	ldr	r0, [pc, #220]	@ (8000860 <StartDefaultTask+0x12c>)
 8000784:	f002 f820 	bl	80027c8 <HAL_GPIO_WritePin>
    osDelay(50);
 8000788:	2032      	movs	r0, #50	@ 0x32
 800078a:	f005 fa07 	bl	8005b9c <osDelay>
    HAL_GPIO_WritePin(S595_STCP_GPIO_Port,S595_STCP_Pin,GPIO_PIN_RESET);
 800078e:	2200      	movs	r2, #0
 8000790:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000794:	4832      	ldr	r0, [pc, #200]	@ (8000860 <StartDefaultTask+0x12c>)
 8000796:	f002 f817 	bl	80027c8 <HAL_GPIO_WritePin>
    HAL_Delay(1000);
 800079a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800079e:	f000 fdbf 	bl	8001320 <HAL_Delay>
    switch (state)
 80007a2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80007a6:	2b03      	cmp	r3, #3
 80007a8:	d858      	bhi.n	800085c <StartDefaultTask+0x128>
 80007aa:	a201      	add	r2, pc, #4	@ (adr r2, 80007b0 <StartDefaultTask+0x7c>)
 80007ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007b0:	080007c1 	.word	0x080007c1
 80007b4:	080007db 	.word	0x080007db
 80007b8:	080007f5 	.word	0x080007f5
 80007bc:	0800080f 	.word	0x0800080f
    {
    case 0:
      txbuffer[0] = RED[0];
 80007c0:	4b29      	ldr	r3, [pc, #164]	@ (8000868 <StartDefaultTask+0x134>)
 80007c2:	781a      	ldrb	r2, [r3, #0]
 80007c4:	4b29      	ldr	r3, [pc, #164]	@ (800086c <StartDefaultTask+0x138>)
 80007c6:	701a      	strb	r2, [r3, #0]
      txbuffer[1] = RED[1];
 80007c8:	4b27      	ldr	r3, [pc, #156]	@ (8000868 <StartDefaultTask+0x134>)
 80007ca:	785a      	ldrb	r2, [r3, #1]
 80007cc:	4b27      	ldr	r3, [pc, #156]	@ (800086c <StartDefaultTask+0x138>)
 80007ce:	705a      	strb	r2, [r3, #1]
      txbuffer[2] = RED[2];
 80007d0:	4b25      	ldr	r3, [pc, #148]	@ (8000868 <StartDefaultTask+0x134>)
 80007d2:	789a      	ldrb	r2, [r3, #2]
 80007d4:	4b25      	ldr	r3, [pc, #148]	@ (800086c <StartDefaultTask+0x138>)
 80007d6:	709a      	strb	r2, [r3, #2]
      break;
 80007d8:	e041      	b.n	800085e <StartDefaultTask+0x12a>
    case 1:
      /* code */
      txbuffer[0] = YELLOW[0];
 80007da:	4b25      	ldr	r3, [pc, #148]	@ (8000870 <StartDefaultTask+0x13c>)
 80007dc:	781a      	ldrb	r2, [r3, #0]
 80007de:	4b23      	ldr	r3, [pc, #140]	@ (800086c <StartDefaultTask+0x138>)
 80007e0:	701a      	strb	r2, [r3, #0]
      txbuffer[1] = YELLOW[1];
 80007e2:	4b23      	ldr	r3, [pc, #140]	@ (8000870 <StartDefaultTask+0x13c>)
 80007e4:	785a      	ldrb	r2, [r3, #1]
 80007e6:	4b21      	ldr	r3, [pc, #132]	@ (800086c <StartDefaultTask+0x138>)
 80007e8:	705a      	strb	r2, [r3, #1]
      txbuffer[2] = YELLOW[2];
 80007ea:	4b21      	ldr	r3, [pc, #132]	@ (8000870 <StartDefaultTask+0x13c>)
 80007ec:	789a      	ldrb	r2, [r3, #2]
 80007ee:	4b1f      	ldr	r3, [pc, #124]	@ (800086c <StartDefaultTask+0x138>)
 80007f0:	709a      	strb	r2, [r3, #2]
      break;
 80007f2:	e034      	b.n	800085e <StartDefaultTask+0x12a>
    case 2:
      txbuffer[0] = GREEN[0];
 80007f4:	4b1f      	ldr	r3, [pc, #124]	@ (8000874 <StartDefaultTask+0x140>)
 80007f6:	781a      	ldrb	r2, [r3, #0]
 80007f8:	4b1c      	ldr	r3, [pc, #112]	@ (800086c <StartDefaultTask+0x138>)
 80007fa:	701a      	strb	r2, [r3, #0]
      txbuffer[1] = GREEN[1];
 80007fc:	4b1d      	ldr	r3, [pc, #116]	@ (8000874 <StartDefaultTask+0x140>)
 80007fe:	785a      	ldrb	r2, [r3, #1]
 8000800:	4b1a      	ldr	r3, [pc, #104]	@ (800086c <StartDefaultTask+0x138>)
 8000802:	705a      	strb	r2, [r3, #1]
      txbuffer[2] = GREEN[2];
 8000804:	4b1b      	ldr	r3, [pc, #108]	@ (8000874 <StartDefaultTask+0x140>)
 8000806:	789a      	ldrb	r2, [r3, #2]
 8000808:	4b18      	ldr	r3, [pc, #96]	@ (800086c <StartDefaultTask+0x138>)
 800080a:	709a      	strb	r2, [r3, #2]
      /* code */
      break;
 800080c:	e027      	b.n	800085e <StartDefaultTask+0x12a>
    case 3:
    	uint32_t leds = PL1_Red |
 800080e:	4b1a      	ldr	r3, [pc, #104]	@ (8000878 <StartDefaultTask+0x144>)
 8000810:	681a      	ldr	r2, [r3, #0]
 8000812:	4b1a      	ldr	r3, [pc, #104]	@ (800087c <StartDefaultTask+0x148>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	431a      	orrs	r2, r3
						PL2_Red |
 8000818:	4b19      	ldr	r3, [pc, #100]	@ (8000880 <StartDefaultTask+0x14c>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	431a      	orrs	r2, r3
						PL1_Green |
 800081e:	4b19      	ldr	r3, [pc, #100]	@ (8000884 <StartDefaultTask+0x150>)
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	431a      	orrs	r2, r3
						PL2_Green  |
 8000824:	4b18      	ldr	r3, [pc, #96]	@ (8000888 <StartDefaultTask+0x154>)
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	431a      	orrs	r2, r3
						PL1_Blue |
 800082a:	4b18      	ldr	r3, [pc, #96]	@ (800088c <StartDefaultTask+0x158>)
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	431a      	orrs	r2, r3
						PL2_Blue |
 8000830:	4b17      	ldr	r3, [pc, #92]	@ (8000890 <StartDefaultTask+0x15c>)
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	431a      	orrs	r2, r3
						TL3_Yellow |
 8000836:	4b17      	ldr	r3, [pc, #92]	@ (8000894 <StartDefaultTask+0x160>)
 8000838:	681b      	ldr	r3, [r3, #0]
    	uint32_t leds = PL1_Red |
 800083a:	4313      	orrs	r3, r2
 800083c:	613b      	str	r3, [r7, #16]
						TL1_Yellow;
												;
		txbuffer[0] = leds >> 16;
 800083e:	693b      	ldr	r3, [r7, #16]
 8000840:	0c1b      	lsrs	r3, r3, #16
 8000842:	b2da      	uxtb	r2, r3
 8000844:	4b09      	ldr	r3, [pc, #36]	@ (800086c <StartDefaultTask+0x138>)
 8000846:	701a      	strb	r2, [r3, #0]
    	txbuffer[1] = leds >> 8;
 8000848:	693b      	ldr	r3, [r7, #16]
 800084a:	0a1b      	lsrs	r3, r3, #8
 800084c:	b2da      	uxtb	r2, r3
 800084e:	4b07      	ldr	r3, [pc, #28]	@ (800086c <StartDefaultTask+0x138>)
 8000850:	705a      	strb	r2, [r3, #1]
    	txbuffer[2] = leds ;//>> 0;
 8000852:	693b      	ldr	r3, [r7, #16]
 8000854:	b2da      	uxtb	r2, r3
 8000856:	4b05      	ldr	r3, [pc, #20]	@ (800086c <StartDefaultTask+0x138>)
 8000858:	709a      	strb	r2, [r3, #2]
    	break;
 800085a:	e000      	b.n	800085e <StartDefaultTask+0x12a>

    default:
      //state = 0;
      break;
 800085c:	bf00      	nop
  {
 800085e:	e776      	b.n	800074e <StartDefaultTask+0x1a>
 8000860:	48000400 	.word	0x48000400
 8000864:	20000188 	.word	0x20000188
 8000868:	20000004 	.word	0x20000004
 800086c:	20000000 	.word	0x20000000
 8000870:	20000008 	.word	0x20000008
 8000874:	2000000c 	.word	0x2000000c
 8000878:	20000014 	.word	0x20000014
 800087c:	20000020 	.word	0x20000020
 8000880:	20000018 	.word	0x20000018
 8000884:	20000024 	.word	0x20000024
 8000888:	2000001c 	.word	0x2000001c
 800088c:	20000028 	.word	0x20000028
 8000890:	2000002c 	.word	0x2000002c
 8000894:	20000010 	.word	0x20000010

08000898 <Blink1>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Blink1 */
void Blink1(void *argument)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b082      	sub	sp, #8
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Blink1 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80008a0:	2001      	movs	r0, #1
 80008a2:	f005 f97b 	bl	8005b9c <osDelay>
 80008a6:	e7fb      	b.n	80008a0 <Blink1+0x8>

080008a8 <Blink2>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Blink2 */
void Blink2(void *argument)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b082      	sub	sp, #8
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Blink2 */
  /* Infinite loop */
  for(;;)
  {
    varBlink2 = 1;
 80008b0:	4b06      	ldr	r3, [pc, #24]	@ (80008cc <Blink2+0x24>)
 80008b2:	2201      	movs	r2, #1
 80008b4:	701a      	strb	r2, [r3, #0]
    wait_cycles(400000);
 80008b6:	4806      	ldr	r0, [pc, #24]	@ (80008d0 <Blink2+0x28>)
 80008b8:	f000 f822 	bl	8000900 <wait_cycles>
    varBlink2 = 0;
 80008bc:	4b03      	ldr	r3, [pc, #12]	@ (80008cc <Blink2+0x24>)
 80008be:	2200      	movs	r2, #0
 80008c0:	701a      	strb	r2, [r3, #0]
    vTaskDelay(20);
 80008c2:	2014      	movs	r0, #20
 80008c4:	f006 f9a6 	bl	8006c14 <vTaskDelay>
    varBlink2 = 1;
 80008c8:	bf00      	nop
 80008ca:	e7f1      	b.n	80008b0 <Blink2+0x8>
 80008cc:	20000110 	.word	0x20000110
 80008d0:	00061a80 	.word	0x00061a80

080008d4 <Trigg>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Trigg */
void Trigg(void *argument)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b084      	sub	sp, #16
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Trigg */
  /* Infinite loop */
  for(;;)
  {
    TickType_t xLastWakeTime;
    const TickType_t xPeriod = pdMS_TO_TICKS(200) ; // ms to ticks
 80008dc:	23c8      	movs	r3, #200	@ 0xc8
 80008de:	60fb      	str	r3, [r7, #12]
    // Initialise the xLastWakeTime variable with the current time.
    xLastWakeTime = xTaskGetTickCount();
 80008e0:	f006 faea 	bl	8006eb8 <xTaskGetTickCount>
 80008e4:	4603      	mov	r3, r0
 80008e6:	60bb      	str	r3, [r7, #8]
    /* Infinite loop */
    for(;;)
      {
        vTaskDelayUntil( &xLastWakeTime, xPeriod );
 80008e8:	f107 0308 	add.w	r3, r7, #8
 80008ec:	68f9      	ldr	r1, [r7, #12]
 80008ee:	4618      	mov	r0, r3
 80008f0:	f006 f910 	bl	8006b14 <vTaskDelayUntil>
        wait_cycles(10); //add a breakpoint in this line
 80008f4:	200a      	movs	r0, #10
 80008f6:	f000 f803 	bl	8000900 <wait_cycles>
        vTaskDelayUntil( &xLastWakeTime, xPeriod );
 80008fa:	bf00      	nop
 80008fc:	e7f4      	b.n	80008e8 <Trigg+0x14>
	...

08000900 <wait_cycles>:
  /* USER CODE END Trigg */
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void wait_cycles( uint32_t n ) {
 8000900:	b480      	push	{r7}
 8000902:	b085      	sub	sp, #20
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
  uint32_t l = n/3; //cycles per loop is 3
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	4a07      	ldr	r2, [pc, #28]	@ (8000928 <wait_cycles+0x28>)
 800090c:	fba2 2303 	umull	r2, r3, r2, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	60fb      	str	r3, [r7, #12]
  asm volatile( "0:" "SUBS %[count], 1;" "BNE 0b;" :[count]"+r"(l) );
 8000914:	68fb      	ldr	r3, [r7, #12]
 8000916:	3b01      	subs	r3, #1
 8000918:	d1fd      	bne.n	8000916 <wait_cycles+0x16>
 800091a:	60fb      	str	r3, [r7, #12]
}
 800091c:	bf00      	nop
 800091e:	3714      	adds	r7, #20
 8000920:	46bd      	mov	sp, r7
 8000922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000926:	4770      	bx	lr
 8000928:	aaaaaaab 	.word	0xaaaaaaab

0800092c <MX_GPIO_Init>:
     PC7   ------> S_TIM3_CH2
     PC12   ------> UART5_TX
     PD2   ------> UART5_RX
*/
void MX_GPIO_Init(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b08a      	sub	sp, #40	@ 0x28
 8000930:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000932:	f107 0314 	add.w	r3, r7, #20
 8000936:	2200      	movs	r2, #0
 8000938:	601a      	str	r2, [r3, #0]
 800093a:	605a      	str	r2, [r3, #4]
 800093c:	609a      	str	r2, [r3, #8]
 800093e:	60da      	str	r2, [r3, #12]
 8000940:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000942:	4b80      	ldr	r3, [pc, #512]	@ (8000b44 <MX_GPIO_Init+0x218>)
 8000944:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000946:	4a7f      	ldr	r2, [pc, #508]	@ (8000b44 <MX_GPIO_Init+0x218>)
 8000948:	f043 0304 	orr.w	r3, r3, #4
 800094c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800094e:	4b7d      	ldr	r3, [pc, #500]	@ (8000b44 <MX_GPIO_Init+0x218>)
 8000950:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000952:	f003 0304 	and.w	r3, r3, #4
 8000956:	613b      	str	r3, [r7, #16]
 8000958:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800095a:	4b7a      	ldr	r3, [pc, #488]	@ (8000b44 <MX_GPIO_Init+0x218>)
 800095c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800095e:	4a79      	ldr	r2, [pc, #484]	@ (8000b44 <MX_GPIO_Init+0x218>)
 8000960:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000964:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000966:	4b77      	ldr	r3, [pc, #476]	@ (8000b44 <MX_GPIO_Init+0x218>)
 8000968:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800096a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800096e:	60fb      	str	r3, [r7, #12]
 8000970:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000972:	4b74      	ldr	r3, [pc, #464]	@ (8000b44 <MX_GPIO_Init+0x218>)
 8000974:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000976:	4a73      	ldr	r2, [pc, #460]	@ (8000b44 <MX_GPIO_Init+0x218>)
 8000978:	f043 0301 	orr.w	r3, r3, #1
 800097c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800097e:	4b71      	ldr	r3, [pc, #452]	@ (8000b44 <MX_GPIO_Init+0x218>)
 8000980:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000982:	f003 0301 	and.w	r3, r3, #1
 8000986:	60bb      	str	r3, [r7, #8]
 8000988:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800098a:	4b6e      	ldr	r3, [pc, #440]	@ (8000b44 <MX_GPIO_Init+0x218>)
 800098c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800098e:	4a6d      	ldr	r2, [pc, #436]	@ (8000b44 <MX_GPIO_Init+0x218>)
 8000990:	f043 0302 	orr.w	r3, r3, #2
 8000994:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000996:	4b6b      	ldr	r3, [pc, #428]	@ (8000b44 <MX_GPIO_Init+0x218>)
 8000998:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800099a:	f003 0302 	and.w	r3, r3, #2
 800099e:	607b      	str	r3, [r7, #4]
 80009a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009a2:	4b68      	ldr	r3, [pc, #416]	@ (8000b44 <MX_GPIO_Init+0x218>)
 80009a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009a6:	4a67      	ldr	r2, [pc, #412]	@ (8000b44 <MX_GPIO_Init+0x218>)
 80009a8:	f043 0308 	orr.w	r3, r3, #8
 80009ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009ae:	4b65      	ldr	r3, [pc, #404]	@ (8000b44 <MX_GPIO_Init+0x218>)
 80009b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009b2:	f003 0308 	and.w	r3, r3, #8
 80009b6:	603b      	str	r3, [r7, #0]
 80009b8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|S595_Reset_Pin, GPIO_PIN_RESET);
 80009ba:	2200      	movs	r2, #0
 80009bc:	f44f 7108 	mov.w	r1, #544	@ 0x220
 80009c0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009c4:	f001 ff00 	bl	80027c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, USR_LED1_Pin|S595_STCP_Pin|USR_LED2_Pin|Disp_Reset_Pin, GPIO_PIN_RESET);
 80009c8:	2200      	movs	r2, #0
 80009ca:	f249 0144 	movw	r1, #36932	@ 0x9044
 80009ce:	485e      	ldr	r0, [pc, #376]	@ (8000b48 <MX_GPIO_Init+0x21c>)
 80009d0:	f001 fefa 	bl	80027c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Disp_Data_GPIO_Port, Disp_Data_Pin, GPIO_PIN_RESET);
 80009d4:	2200      	movs	r2, #0
 80009d6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80009da:	485c      	ldr	r0, [pc, #368]	@ (8000b4c <MX_GPIO_Init+0x220>)
 80009dc:	f001 fef4 	bl	80027c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80009e0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80009e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80009e6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80009ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ec:	2300      	movs	r3, #0
 80009ee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80009f0:	f107 0314 	add.w	r3, r7, #20
 80009f4:	4619      	mov	r1, r3
 80009f6:	4855      	ldr	r0, [pc, #340]	@ (8000b4c <MX_GPIO_Init+0x220>)
 80009f8:	f001 fd3c 	bl	8002474 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin S595_Reset_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|S595_Reset_Pin;
 80009fc:	f44f 7308 	mov.w	r3, #544	@ 0x220
 8000a00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a02:	2301      	movs	r3, #1
 8000a04:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a06:	2300      	movs	r3, #0
 8000a08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a0e:	f107 0314 	add.w	r3, r7, #20
 8000a12:	4619      	mov	r1, r3
 8000a14:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a18:	f001 fd2c 	bl	8002474 <HAL_GPIO_Init>

  /*Configure GPIO pin : TL1_Car_Pin */
  GPIO_InitStruct.Pin = TL1_Car_Pin;
 8000a1c:	2310      	movs	r3, #16
 8000a1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a20:	2300      	movs	r3, #0
 8000a22:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a24:	2300      	movs	r3, #0
 8000a26:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TL1_Car_GPIO_Port, &GPIO_InitStruct);
 8000a28:	f107 0314 	add.w	r3, r7, #20
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	4847      	ldr	r0, [pc, #284]	@ (8000b4c <MX_GPIO_Init+0x220>)
 8000a30:	f001 fd20 	bl	8002474 <HAL_GPIO_Init>

  /*Configure GPIO pins : USR_LED1_Pin S595_STCP_Pin USR_LED2_Pin Disp_Reset_Pin */
  GPIO_InitStruct.Pin = USR_LED1_Pin|S595_STCP_Pin|USR_LED2_Pin|Disp_Reset_Pin;
 8000a34:	f249 0344 	movw	r3, #36932	@ 0x9044
 8000a38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a3a:	2301      	movs	r3, #1
 8000a3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a42:	2300      	movs	r3, #0
 8000a44:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a46:	f107 0314 	add.w	r3, r7, #20
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	483e      	ldr	r0, [pc, #248]	@ (8000b48 <MX_GPIO_Init+0x21c>)
 8000a4e:	f001 fd11 	bl	8002474 <HAL_GPIO_Init>

  /*Configure GPIO pins : TL2_Car_Pin TL3_Car_Pin */
  GPIO_InitStruct.Pin = TL2_Car_Pin|TL3_Car_Pin;
 8000a52:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8000a56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a60:	f107 0314 	add.w	r3, r7, #20
 8000a64:	4619      	mov	r1, r3
 8000a66:	4838      	ldr	r0, [pc, #224]	@ (8000b48 <MX_GPIO_Init+0x21c>)
 8000a68:	f001 fd04 	bl	8002474 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000a6c:	2380      	movs	r3, #128	@ 0x80
 8000a6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a70:	2302      	movs	r3, #2
 8000a72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a74:	2300      	movs	r3, #0
 8000a76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000a7c:	2302      	movs	r3, #2
 8000a7e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a80:	f107 0314 	add.w	r3, r7, #20
 8000a84:	4619      	mov	r1, r3
 8000a86:	4831      	ldr	r0, [pc, #196]	@ (8000b4c <MX_GPIO_Init+0x220>)
 8000a88:	f001 fcf4 	bl	8002474 <HAL_GPIO_Init>

  /*Configure GPIO pin : Disp_Data_Pin */
  GPIO_InitStruct.Pin = Disp_Data_Pin;
 8000a8c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000a90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a92:	2301      	movs	r3, #1
 8000a94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a96:	2300      	movs	r3, #0
 8000a98:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Disp_Data_GPIO_Port, &GPIO_InitStruct);
 8000a9e:	f107 0314 	add.w	r3, r7, #20
 8000aa2:	4619      	mov	r1, r3
 8000aa4:	4829      	ldr	r0, [pc, #164]	@ (8000b4c <MX_GPIO_Init+0x220>)
 8000aa6:	f001 fce5 	bl	8002474 <HAL_GPIO_Init>

  /*Configure GPIO pin : TL4_Car_Pin */
  GPIO_InitStruct.Pin = TL4_Car_Pin;
 8000aaa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000aae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TL4_Car_GPIO_Port, &GPIO_InitStruct);
 8000ab8:	f107 0314 	add.w	r3, r7, #20
 8000abc:	4619      	mov	r1, r3
 8000abe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ac2:	f001 fcd7 	bl	8002474 <HAL_GPIO_Init>

  /*Configure GPIO pin : PL1_Switch_Pin */
  GPIO_InitStruct.Pin = PL1_Switch_Pin;
 8000ac6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000aca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000acc:	2300      	movs	r3, #0
 8000ace:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ad0:	2301      	movs	r3, #1
 8000ad2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PL1_Switch_GPIO_Port, &GPIO_InitStruct);
 8000ad4:	f107 0314 	add.w	r3, r7, #20
 8000ad8:	4619      	mov	r1, r3
 8000ada:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ade:	f001 fcc9 	bl	8002474 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000ae2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ae6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ae8:	2302      	movs	r3, #2
 8000aea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aec:	2300      	movs	r3, #0
 8000aee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000af0:	2303      	movs	r3, #3
 8000af2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8000af4:	2308      	movs	r3, #8
 8000af6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000af8:	f107 0314 	add.w	r3, r7, #20
 8000afc:	4619      	mov	r1, r3
 8000afe:	4813      	ldr	r0, [pc, #76]	@ (8000b4c <MX_GPIO_Init+0x220>)
 8000b00:	f001 fcb8 	bl	8002474 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000b04:	2304      	movs	r3, #4
 8000b06:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b08:	2302      	movs	r3, #2
 8000b0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b10:	2303      	movs	r3, #3
 8000b12:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8000b14:	2308      	movs	r3, #8
 8000b16:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b18:	f107 0314 	add.w	r3, r7, #20
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	480c      	ldr	r0, [pc, #48]	@ (8000b50 <MX_GPIO_Init+0x224>)
 8000b20:	f001 fca8 	bl	8002474 <HAL_GPIO_Init>

  /*Configure GPIO pin : PL2_Switch_Pin */
  GPIO_InitStruct.Pin = PL2_Switch_Pin;
 8000b24:	2380      	movs	r3, #128	@ 0x80
 8000b26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b2c:	2301      	movs	r3, #1
 8000b2e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PL2_Switch_GPIO_Port, &GPIO_InitStruct);
 8000b30:	f107 0314 	add.w	r3, r7, #20
 8000b34:	4619      	mov	r1, r3
 8000b36:	4804      	ldr	r0, [pc, #16]	@ (8000b48 <MX_GPIO_Init+0x21c>)
 8000b38:	f001 fc9c 	bl	8002474 <HAL_GPIO_Init>

}
 8000b3c:	bf00      	nop
 8000b3e:	3728      	adds	r7, #40	@ 0x28
 8000b40:	46bd      	mov	sp, r7
 8000b42:	bd80      	pop	{r7, pc}
 8000b44:	40021000 	.word	0x40021000
 8000b48:	48000400 	.word	0x48000400
 8000b4c:	48000800 	.word	0x48000800
 8000b50:	48000c00 	.word	0x48000c00

08000b54 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b58:	f000 fba2 	bl	80012a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b5c:	f000 f814 	bl	8000b88 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b60:	f7ff fee4 	bl	800092c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000b64:	f000 fae6 	bl	8001134 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000b68:	f7ff fcc8 	bl	80004fc <MX_ADC1_Init>
  MX_SPI2_Init();
 8000b6c:	f000 f876 	bl	8000c5c <MX_SPI2_Init>
  MX_SPI3_Init();
 8000b70:	f000 f8b2 	bl	8000cd8 <MX_SPI3_Init>
  MX_TIM8_Init();
 8000b74:	f000 fa6c 	bl	8001050 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8000b78:	f004 ff34 	bl	80059e4 <osKernelInitialize>
  MX_FREERTOS_Init();
 8000b7c:	f7ff fd9e 	bl	80006bc <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000b80:	f004 ff54 	bl	8005a2c <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 8000b84:	bf00      	nop
 8000b86:	e7fd      	b.n	8000b84 <main+0x30>

08000b88 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b096      	sub	sp, #88	@ 0x58
 8000b8c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b8e:	f107 0314 	add.w	r3, r7, #20
 8000b92:	2244      	movs	r2, #68	@ 0x44
 8000b94:	2100      	movs	r1, #0
 8000b96:	4618      	mov	r0, r3
 8000b98:	f007 fd56 	bl	8008648 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b9c:	463b      	mov	r3, r7
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	601a      	str	r2, [r3, #0]
 8000ba2:	605a      	str	r2, [r3, #4]
 8000ba4:	609a      	str	r2, [r3, #8]
 8000ba6:	60da      	str	r2, [r3, #12]
 8000ba8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000baa:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000bae:	f001 fe4b 	bl	8002848 <HAL_PWREx_ControlVoltageScaling>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d001      	beq.n	8000bbc <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000bb8:	f000 f84a 	bl	8000c50 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000bbc:	2302      	movs	r3, #2
 8000bbe:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000bc0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000bc4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000bc6:	2310      	movs	r3, #16
 8000bc8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bca:	2302      	movs	r3, #2
 8000bcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000bce:	2302      	movs	r3, #2
 8000bd0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000bd2:	2301      	movs	r3, #1
 8000bd4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000bd6:	230a      	movs	r3, #10
 8000bd8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000bda:	2307      	movs	r3, #7
 8000bdc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000bde:	2302      	movs	r3, #2
 8000be0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000be2:	2302      	movs	r3, #2
 8000be4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000be6:	f107 0314 	add.w	r3, r7, #20
 8000bea:	4618      	mov	r0, r3
 8000bec:	f001 fe82 	bl	80028f4 <HAL_RCC_OscConfig>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d001      	beq.n	8000bfa <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000bf6:	f000 f82b 	bl	8000c50 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bfa:	230f      	movs	r3, #15
 8000bfc:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bfe:	2303      	movs	r3, #3
 8000c00:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c02:	2300      	movs	r3, #0
 8000c04:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c06:	2300      	movs	r3, #0
 8000c08:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000c0e:	463b      	mov	r3, r7
 8000c10:	2104      	movs	r1, #4
 8000c12:	4618      	mov	r0, r3
 8000c14:	f002 fa4a 	bl	80030ac <HAL_RCC_ClockConfig>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d001      	beq.n	8000c22 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000c1e:	f000 f817 	bl	8000c50 <Error_Handler>
  }
}
 8000c22:	bf00      	nop
 8000c24:	3758      	adds	r7, #88	@ 0x58
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}
	...

08000c2c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b082      	sub	sp, #8
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	4a04      	ldr	r2, [pc, #16]	@ (8000c4c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000c3a:	4293      	cmp	r3, r2
 8000c3c:	d101      	bne.n	8000c42 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000c3e:	f000 fb4f 	bl	80012e0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000c42:	bf00      	nop
 8000c44:	3708      	adds	r7, #8
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	40012c00 	.word	0x40012c00

08000c50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c54:	b672      	cpsid	i
}
 8000c56:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c58:	bf00      	nop
 8000c5a:	e7fd      	b.n	8000c58 <Error_Handler+0x8>

08000c5c <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8000c60:	4b1b      	ldr	r3, [pc, #108]	@ (8000cd0 <MX_SPI2_Init+0x74>)
 8000c62:	4a1c      	ldr	r2, [pc, #112]	@ (8000cd4 <MX_SPI2_Init+0x78>)
 8000c64:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000c66:	4b1a      	ldr	r3, [pc, #104]	@ (8000cd0 <MX_SPI2_Init+0x74>)
 8000c68:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000c6c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000c6e:	4b18      	ldr	r3, [pc, #96]	@ (8000cd0 <MX_SPI2_Init+0x74>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8000c74:	4b16      	ldr	r3, [pc, #88]	@ (8000cd0 <MX_SPI2_Init+0x74>)
 8000c76:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000c7a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c7c:	4b14      	ldr	r3, [pc, #80]	@ (8000cd0 <MX_SPI2_Init+0x74>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c82:	4b13      	ldr	r3, [pc, #76]	@ (8000cd0 <MX_SPI2_Init+0x74>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000c88:	4b11      	ldr	r3, [pc, #68]	@ (8000cd0 <MX_SPI2_Init+0x74>)
 8000c8a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000c8e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000c90:	4b0f      	ldr	r3, [pc, #60]	@ (8000cd0 <MX_SPI2_Init+0x74>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c96:	4b0e      	ldr	r3, [pc, #56]	@ (8000cd0 <MX_SPI2_Init+0x74>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c9c:	4b0c      	ldr	r3, [pc, #48]	@ (8000cd0 <MX_SPI2_Init+0x74>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ca2:	4b0b      	ldr	r3, [pc, #44]	@ (8000cd0 <MX_SPI2_Init+0x74>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000ca8:	4b09      	ldr	r3, [pc, #36]	@ (8000cd0 <MX_SPI2_Init+0x74>)
 8000caa:	2207      	movs	r2, #7
 8000cac:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000cae:	4b08      	ldr	r3, [pc, #32]	@ (8000cd0 <MX_SPI2_Init+0x74>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000cb4:	4b06      	ldr	r3, [pc, #24]	@ (8000cd0 <MX_SPI2_Init+0x74>)
 8000cb6:	2208      	movs	r2, #8
 8000cb8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000cba:	4805      	ldr	r0, [pc, #20]	@ (8000cd0 <MX_SPI2_Init+0x74>)
 8000cbc:	f003 f908 	bl	8003ed0 <HAL_SPI_Init>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d001      	beq.n	8000cca <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000cc6:	f7ff ffc3 	bl	8000c50 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000cca:	bf00      	nop
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	bf00      	nop
 8000cd0:	20000124 	.word	0x20000124
 8000cd4:	40003800 	.word	0x40003800

08000cd8 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8000cdc:	4b1b      	ldr	r3, [pc, #108]	@ (8000d4c <MX_SPI3_Init+0x74>)
 8000cde:	4a1c      	ldr	r2, [pc, #112]	@ (8000d50 <MX_SPI3_Init+0x78>)
 8000ce0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000ce2:	4b1a      	ldr	r3, [pc, #104]	@ (8000d4c <MX_SPI3_Init+0x74>)
 8000ce4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000ce8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000cea:	4b18      	ldr	r3, [pc, #96]	@ (8000d4c <MX_SPI3_Init+0x74>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000cf0:	4b16      	ldr	r3, [pc, #88]	@ (8000d4c <MX_SPI3_Init+0x74>)
 8000cf2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000cf6:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000cf8:	4b14      	ldr	r3, [pc, #80]	@ (8000d4c <MX_SPI3_Init+0x74>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000cfe:	4b13      	ldr	r3, [pc, #76]	@ (8000d4c <MX_SPI3_Init+0x74>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000d04:	4b11      	ldr	r3, [pc, #68]	@ (8000d4c <MX_SPI3_Init+0x74>)
 8000d06:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000d0a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8000d0c:	4b0f      	ldr	r3, [pc, #60]	@ (8000d4c <MX_SPI3_Init+0x74>)
 8000d0e:	2228      	movs	r2, #40	@ 0x28
 8000d10:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000d12:	4b0e      	ldr	r3, [pc, #56]	@ (8000d4c <MX_SPI3_Init+0x74>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000d18:	4b0c      	ldr	r3, [pc, #48]	@ (8000d4c <MX_SPI3_Init+0x74>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000d1e:	4b0b      	ldr	r3, [pc, #44]	@ (8000d4c <MX_SPI3_Init+0x74>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000d24:	4b09      	ldr	r3, [pc, #36]	@ (8000d4c <MX_SPI3_Init+0x74>)
 8000d26:	2207      	movs	r2, #7
 8000d28:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000d2a:	4b08      	ldr	r3, [pc, #32]	@ (8000d4c <MX_SPI3_Init+0x74>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000d30:	4b06      	ldr	r3, [pc, #24]	@ (8000d4c <MX_SPI3_Init+0x74>)
 8000d32:	2208      	movs	r2, #8
 8000d34:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000d36:	4805      	ldr	r0, [pc, #20]	@ (8000d4c <MX_SPI3_Init+0x74>)
 8000d38:	f003 f8ca 	bl	8003ed0 <HAL_SPI_Init>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d001      	beq.n	8000d46 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000d42:	f7ff ff85 	bl	8000c50 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000d46:	bf00      	nop
 8000d48:	bd80      	pop	{r7, pc}
 8000d4a:	bf00      	nop
 8000d4c:	20000188 	.word	0x20000188
 8000d50:	40003c00 	.word	0x40003c00

08000d54 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b08e      	sub	sp, #56	@ 0x38
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d5c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d60:	2200      	movs	r2, #0
 8000d62:	601a      	str	r2, [r3, #0]
 8000d64:	605a      	str	r2, [r3, #4]
 8000d66:	609a      	str	r2, [r3, #8]
 8000d68:	60da      	str	r2, [r3, #12]
 8000d6a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	4a4b      	ldr	r2, [pc, #300]	@ (8000ea0 <HAL_SPI_MspInit+0x14c>)
 8000d72:	4293      	cmp	r3, r2
 8000d74:	d145      	bne.n	8000e02 <HAL_SPI_MspInit+0xae>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000d76:	4b4b      	ldr	r3, [pc, #300]	@ (8000ea4 <HAL_SPI_MspInit+0x150>)
 8000d78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d7a:	4a4a      	ldr	r2, [pc, #296]	@ (8000ea4 <HAL_SPI_MspInit+0x150>)
 8000d7c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d80:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d82:	4b48      	ldr	r3, [pc, #288]	@ (8000ea4 <HAL_SPI_MspInit+0x150>)
 8000d84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d86:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d8a:	623b      	str	r3, [r7, #32]
 8000d8c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d8e:	4b45      	ldr	r3, [pc, #276]	@ (8000ea4 <HAL_SPI_MspInit+0x150>)
 8000d90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d92:	4a44      	ldr	r2, [pc, #272]	@ (8000ea4 <HAL_SPI_MspInit+0x150>)
 8000d94:	f043 0304 	orr.w	r3, r3, #4
 8000d98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d9a:	4b42      	ldr	r3, [pc, #264]	@ (8000ea4 <HAL_SPI_MspInit+0x150>)
 8000d9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d9e:	f003 0304 	and.w	r3, r3, #4
 8000da2:	61fb      	str	r3, [r7, #28]
 8000da4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000da6:	4b3f      	ldr	r3, [pc, #252]	@ (8000ea4 <HAL_SPI_MspInit+0x150>)
 8000da8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000daa:	4a3e      	ldr	r2, [pc, #248]	@ (8000ea4 <HAL_SPI_MspInit+0x150>)
 8000dac:	f043 0302 	orr.w	r3, r3, #2
 8000db0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000db2:	4b3c      	ldr	r3, [pc, #240]	@ (8000ea4 <HAL_SPI_MspInit+0x150>)
 8000db4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000db6:	f003 0302 	and.w	r3, r3, #2
 8000dba:	61bb      	str	r3, [r7, #24]
 8000dbc:	69bb      	ldr	r3, [r7, #24]
    /**SPI2 GPIO Configuration
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000dbe:	2308      	movs	r3, #8
 8000dc0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dc2:	2302      	movs	r3, #2
 8000dc4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dca:	2303      	movs	r3, #3
 8000dcc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000dce:	2305      	movs	r3, #5
 8000dd0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dd2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dd6:	4619      	mov	r1, r3
 8000dd8:	4833      	ldr	r0, [pc, #204]	@ (8000ea8 <HAL_SPI_MspInit+0x154>)
 8000dda:	f001 fb4b 	bl	8002474 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000dde:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000de2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000de4:	2302      	movs	r3, #2
 8000de6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de8:	2300      	movs	r3, #0
 8000dea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dec:	2303      	movs	r3, #3
 8000dee:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000df0:	2305      	movs	r3, #5
 8000df2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000df4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000df8:	4619      	mov	r1, r3
 8000dfa:	482c      	ldr	r0, [pc, #176]	@ (8000eac <HAL_SPI_MspInit+0x158>)
 8000dfc:	f001 fb3a 	bl	8002474 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8000e00:	e049      	b.n	8000e96 <HAL_SPI_MspInit+0x142>
  else if(spiHandle->Instance==SPI3)
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	4a2a      	ldr	r2, [pc, #168]	@ (8000eb0 <HAL_SPI_MspInit+0x15c>)
 8000e08:	4293      	cmp	r3, r2
 8000e0a:	d144      	bne.n	8000e96 <HAL_SPI_MspInit+0x142>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000e0c:	4b25      	ldr	r3, [pc, #148]	@ (8000ea4 <HAL_SPI_MspInit+0x150>)
 8000e0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e10:	4a24      	ldr	r2, [pc, #144]	@ (8000ea4 <HAL_SPI_MspInit+0x150>)
 8000e12:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000e16:	6593      	str	r3, [r2, #88]	@ 0x58
 8000e18:	4b22      	ldr	r3, [pc, #136]	@ (8000ea4 <HAL_SPI_MspInit+0x150>)
 8000e1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e1c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000e20:	617b      	str	r3, [r7, #20]
 8000e22:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e24:	4b1f      	ldr	r3, [pc, #124]	@ (8000ea4 <HAL_SPI_MspInit+0x150>)
 8000e26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e28:	4a1e      	ldr	r2, [pc, #120]	@ (8000ea4 <HAL_SPI_MspInit+0x150>)
 8000e2a:	f043 0304 	orr.w	r3, r3, #4
 8000e2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e30:	4b1c      	ldr	r3, [pc, #112]	@ (8000ea4 <HAL_SPI_MspInit+0x150>)
 8000e32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e34:	f003 0304 	and.w	r3, r3, #4
 8000e38:	613b      	str	r3, [r7, #16]
 8000e3a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e3c:	4b19      	ldr	r3, [pc, #100]	@ (8000ea4 <HAL_SPI_MspInit+0x150>)
 8000e3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e40:	4a18      	ldr	r2, [pc, #96]	@ (8000ea4 <HAL_SPI_MspInit+0x150>)
 8000e42:	f043 0302 	orr.w	r3, r3, #2
 8000e46:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e48:	4b16      	ldr	r3, [pc, #88]	@ (8000ea4 <HAL_SPI_MspInit+0x150>)
 8000e4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e4c:	f003 0302 	and.w	r3, r3, #2
 8000e50:	60fb      	str	r3, [r7, #12]
 8000e52:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000e54:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000e58:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e5a:	2302      	movs	r3, #2
 8000e5c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e62:	2303      	movs	r3, #3
 8000e64:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000e66:	2306      	movs	r3, #6
 8000e68:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e6a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e6e:	4619      	mov	r1, r3
 8000e70:	480d      	ldr	r0, [pc, #52]	@ (8000ea8 <HAL_SPI_MspInit+0x154>)
 8000e72:	f001 faff 	bl	8002474 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000e76:	2320      	movs	r3, #32
 8000e78:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e7a:	2302      	movs	r3, #2
 8000e7c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e82:	2303      	movs	r3, #3
 8000e84:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000e86:	2306      	movs	r3, #6
 8000e88:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e8a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e8e:	4619      	mov	r1, r3
 8000e90:	4806      	ldr	r0, [pc, #24]	@ (8000eac <HAL_SPI_MspInit+0x158>)
 8000e92:	f001 faef 	bl	8002474 <HAL_GPIO_Init>
}
 8000e96:	bf00      	nop
 8000e98:	3738      	adds	r7, #56	@ 0x38
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	40003800 	.word	0x40003800
 8000ea4:	40021000 	.word	0x40021000
 8000ea8:	48000800 	.word	0x48000800
 8000eac:	48000400 	.word	0x48000400
 8000eb0:	40003c00 	.word	0x40003c00

08000eb4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b082      	sub	sp, #8
 8000eb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eba:	4b11      	ldr	r3, [pc, #68]	@ (8000f00 <HAL_MspInit+0x4c>)
 8000ebc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ebe:	4a10      	ldr	r2, [pc, #64]	@ (8000f00 <HAL_MspInit+0x4c>)
 8000ec0:	f043 0301 	orr.w	r3, r3, #1
 8000ec4:	6613      	str	r3, [r2, #96]	@ 0x60
 8000ec6:	4b0e      	ldr	r3, [pc, #56]	@ (8000f00 <HAL_MspInit+0x4c>)
 8000ec8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000eca:	f003 0301 	and.w	r3, r3, #1
 8000ece:	607b      	str	r3, [r7, #4]
 8000ed0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ed2:	4b0b      	ldr	r3, [pc, #44]	@ (8000f00 <HAL_MspInit+0x4c>)
 8000ed4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ed6:	4a0a      	ldr	r2, [pc, #40]	@ (8000f00 <HAL_MspInit+0x4c>)
 8000ed8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000edc:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ede:	4b08      	ldr	r3, [pc, #32]	@ (8000f00 <HAL_MspInit+0x4c>)
 8000ee0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ee2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ee6:	603b      	str	r3, [r7, #0]
 8000ee8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000eea:	2200      	movs	r2, #0
 8000eec:	210f      	movs	r1, #15
 8000eee:	f06f 0001 	mvn.w	r0, #1
 8000ef2:	f001 fa95 	bl	8002420 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ef6:	bf00      	nop
 8000ef8:	3708      	adds	r7, #8
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	40021000 	.word	0x40021000

08000f04 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b08c      	sub	sp, #48	@ 0x30
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000f12:	4b2e      	ldr	r3, [pc, #184]	@ (8000fcc <HAL_InitTick+0xc8>)
 8000f14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f16:	4a2d      	ldr	r2, [pc, #180]	@ (8000fcc <HAL_InitTick+0xc8>)
 8000f18:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000f1c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000f1e:	4b2b      	ldr	r3, [pc, #172]	@ (8000fcc <HAL_InitTick+0xc8>)
 8000f20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f22:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000f26:	60bb      	str	r3, [r7, #8]
 8000f28:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000f2a:	f107 020c 	add.w	r2, r7, #12
 8000f2e:	f107 0310 	add.w	r3, r7, #16
 8000f32:	4611      	mov	r1, r2
 8000f34:	4618      	mov	r0, r3
 8000f36:	f002 fa7d 	bl	8003434 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000f3a:	f002 fa65 	bl	8003408 <HAL_RCC_GetPCLK2Freq>
 8000f3e:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000f40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f42:	4a23      	ldr	r2, [pc, #140]	@ (8000fd0 <HAL_InitTick+0xcc>)
 8000f44:	fba2 2303 	umull	r2, r3, r2, r3
 8000f48:	0c9b      	lsrs	r3, r3, #18
 8000f4a:	3b01      	subs	r3, #1
 8000f4c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000f4e:	4b21      	ldr	r3, [pc, #132]	@ (8000fd4 <HAL_InitTick+0xd0>)
 8000f50:	4a21      	ldr	r2, [pc, #132]	@ (8000fd8 <HAL_InitTick+0xd4>)
 8000f52:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000f54:	4b1f      	ldr	r3, [pc, #124]	@ (8000fd4 <HAL_InitTick+0xd0>)
 8000f56:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000f5a:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000f5c:	4a1d      	ldr	r2, [pc, #116]	@ (8000fd4 <HAL_InitTick+0xd0>)
 8000f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f60:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000f62:	4b1c      	ldr	r3, [pc, #112]	@ (8000fd4 <HAL_InitTick+0xd0>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f68:	4b1a      	ldr	r3, [pc, #104]	@ (8000fd4 <HAL_InitTick+0xd0>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f6e:	4b19      	ldr	r3, [pc, #100]	@ (8000fd4 <HAL_InitTick+0xd0>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000f74:	4817      	ldr	r0, [pc, #92]	@ (8000fd4 <HAL_InitTick+0xd0>)
 8000f76:	f003 fb29 	bl	80045cc <HAL_TIM_Base_Init>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000f80:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d11b      	bne.n	8000fc0 <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000f88:	4812      	ldr	r0, [pc, #72]	@ (8000fd4 <HAL_InitTick+0xd0>)
 8000f8a:	f003 fb77 	bl	800467c <HAL_TIM_Base_Start_IT>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000f94:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d111      	bne.n	8000fc0 <HAL_InitTick+0xbc>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8000f9c:	2019      	movs	r0, #25
 8000f9e:	f001 fa5b 	bl	8002458 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	2b0f      	cmp	r3, #15
 8000fa6:	d808      	bhi.n	8000fba <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8000fa8:	2200      	movs	r2, #0
 8000faa:	6879      	ldr	r1, [r7, #4]
 8000fac:	2019      	movs	r0, #25
 8000fae:	f001 fa37 	bl	8002420 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000fb2:	4a0a      	ldr	r2, [pc, #40]	@ (8000fdc <HAL_InitTick+0xd8>)
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	6013      	str	r3, [r2, #0]
 8000fb8:	e002      	b.n	8000fc0 <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000fc0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	3730      	adds	r7, #48	@ 0x30
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}
 8000fcc:	40021000 	.word	0x40021000
 8000fd0:	431bde83 	.word	0x431bde83
 8000fd4:	200001ec 	.word	0x200001ec
 8000fd8:	40012c00 	.word	0x40012c00
 8000fdc:	20000034 	.word	0x20000034

08000fe0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000fe4:	bf00      	nop
 8000fe6:	e7fd      	b.n	8000fe4 <NMI_Handler+0x4>

08000fe8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fec:	bf00      	nop
 8000fee:	e7fd      	b.n	8000fec <HardFault_Handler+0x4>

08000ff0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ff4:	bf00      	nop
 8000ff6:	e7fd      	b.n	8000ff4 <MemManage_Handler+0x4>

08000ff8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ffc:	bf00      	nop
 8000ffe:	e7fd      	b.n	8000ffc <BusFault_Handler+0x4>

08001000 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001000:	b480      	push	{r7}
 8001002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001004:	bf00      	nop
 8001006:	e7fd      	b.n	8001004 <UsageFault_Handler+0x4>

08001008 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001008:	b480      	push	{r7}
 800100a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800100c:	bf00      	nop
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr
	...

08001018 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800101c:	4802      	ldr	r0, [pc, #8]	@ (8001028 <TIM1_UP_TIM16_IRQHandler+0x10>)
 800101e:	f003 fb9d 	bl	800475c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001022:	bf00      	nop
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	200001ec 	.word	0x200001ec

0800102c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800102c:	b480      	push	{r7}
 800102e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001030:	4b06      	ldr	r3, [pc, #24]	@ (800104c <SystemInit+0x20>)
 8001032:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001036:	4a05      	ldr	r2, [pc, #20]	@ (800104c <SystemInit+0x20>)
 8001038:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800103c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001040:	bf00      	nop
 8001042:	46bd      	mov	sp, r7
 8001044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001048:	4770      	bx	lr
 800104a:	bf00      	nop
 800104c:	e000ed00 	.word	0xe000ed00

08001050 <MX_TIM8_Init>:

TIM_HandleTypeDef htim8;

/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b088      	sub	sp, #32
 8001054:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001056:	f107 0310 	add.w	r3, r7, #16
 800105a:	2200      	movs	r2, #0
 800105c:	601a      	str	r2, [r3, #0]
 800105e:	605a      	str	r2, [r3, #4]
 8001060:	609a      	str	r2, [r3, #8]
 8001062:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001064:	1d3b      	adds	r3, r7, #4
 8001066:	2200      	movs	r2, #0
 8001068:	601a      	str	r2, [r3, #0]
 800106a:	605a      	str	r2, [r3, #4]
 800106c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800106e:	4b1f      	ldr	r3, [pc, #124]	@ (80010ec <MX_TIM8_Init+0x9c>)
 8001070:	4a1f      	ldr	r2, [pc, #124]	@ (80010f0 <MX_TIM8_Init+0xa0>)
 8001072:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001074:	4b1d      	ldr	r3, [pc, #116]	@ (80010ec <MX_TIM8_Init+0x9c>)
 8001076:	2200      	movs	r2, #0
 8001078:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800107a:	4b1c      	ldr	r3, [pc, #112]	@ (80010ec <MX_TIM8_Init+0x9c>)
 800107c:	2200      	movs	r2, #0
 800107e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 255;
 8001080:	4b1a      	ldr	r3, [pc, #104]	@ (80010ec <MX_TIM8_Init+0x9c>)
 8001082:	22ff      	movs	r2, #255	@ 0xff
 8001084:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001086:	4b19      	ldr	r3, [pc, #100]	@ (80010ec <MX_TIM8_Init+0x9c>)
 8001088:	2200      	movs	r2, #0
 800108a:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800108c:	4b17      	ldr	r3, [pc, #92]	@ (80010ec <MX_TIM8_Init+0x9c>)
 800108e:	2200      	movs	r2, #0
 8001090:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001092:	4b16      	ldr	r3, [pc, #88]	@ (80010ec <MX_TIM8_Init+0x9c>)
 8001094:	2200      	movs	r2, #0
 8001096:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001098:	4814      	ldr	r0, [pc, #80]	@ (80010ec <MX_TIM8_Init+0x9c>)
 800109a:	f003 fa97 	bl	80045cc <HAL_TIM_Base_Init>
 800109e:	4603      	mov	r3, r0
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d001      	beq.n	80010a8 <MX_TIM8_Init+0x58>
  {
    Error_Handler();
 80010a4:	f7ff fdd4 	bl	8000c50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010a8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010ac:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80010ae:	f107 0310 	add.w	r3, r7, #16
 80010b2:	4619      	mov	r1, r3
 80010b4:	480d      	ldr	r0, [pc, #52]	@ (80010ec <MX_TIM8_Init+0x9c>)
 80010b6:	f003 fc58 	bl	800496a <HAL_TIM_ConfigClockSource>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d001      	beq.n	80010c4 <MX_TIM8_Init+0x74>
  {
    Error_Handler();
 80010c0:	f7ff fdc6 	bl	8000c50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010c4:	2300      	movs	r3, #0
 80010c6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80010c8:	2300      	movs	r3, #0
 80010ca:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010cc:	2300      	movs	r3, #0
 80010ce:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80010d0:	1d3b      	adds	r3, r7, #4
 80010d2:	4619      	mov	r1, r3
 80010d4:	4805      	ldr	r0, [pc, #20]	@ (80010ec <MX_TIM8_Init+0x9c>)
 80010d6:	f003 fe79 	bl	8004dcc <HAL_TIMEx_MasterConfigSynchronization>
 80010da:	4603      	mov	r3, r0
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d001      	beq.n	80010e4 <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 80010e0:	f7ff fdb6 	bl	8000c50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80010e4:	bf00      	nop
 80010e6:	3720      	adds	r7, #32
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	20000238 	.word	0x20000238
 80010f0:	40013400 	.word	0x40013400

080010f4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80010f4:	b480      	push	{r7}
 80010f6:	b085      	sub	sp, #20
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM8)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	4a0a      	ldr	r2, [pc, #40]	@ (800112c <HAL_TIM_Base_MspInit+0x38>)
 8001102:	4293      	cmp	r3, r2
 8001104:	d10b      	bne.n	800111e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* TIM8 clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001106:	4b0a      	ldr	r3, [pc, #40]	@ (8001130 <HAL_TIM_Base_MspInit+0x3c>)
 8001108:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800110a:	4a09      	ldr	r2, [pc, #36]	@ (8001130 <HAL_TIM_Base_MspInit+0x3c>)
 800110c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001110:	6613      	str	r3, [r2, #96]	@ 0x60
 8001112:	4b07      	ldr	r3, [pc, #28]	@ (8001130 <HAL_TIM_Base_MspInit+0x3c>)
 8001114:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001116:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800111a:	60fb      	str	r3, [r7, #12]
 800111c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 800111e:	bf00      	nop
 8001120:	3714      	adds	r7, #20
 8001122:	46bd      	mov	sp, r7
 8001124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001128:	4770      	bx	lr
 800112a:	bf00      	nop
 800112c:	40013400 	.word	0x40013400
 8001130:	40021000 	.word	0x40021000

08001134 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001138:	4b14      	ldr	r3, [pc, #80]	@ (800118c <MX_USART2_UART_Init+0x58>)
 800113a:	4a15      	ldr	r2, [pc, #84]	@ (8001190 <MX_USART2_UART_Init+0x5c>)
 800113c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800113e:	4b13      	ldr	r3, [pc, #76]	@ (800118c <MX_USART2_UART_Init+0x58>)
 8001140:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001144:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001146:	4b11      	ldr	r3, [pc, #68]	@ (800118c <MX_USART2_UART_Init+0x58>)
 8001148:	2200      	movs	r2, #0
 800114a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800114c:	4b0f      	ldr	r3, [pc, #60]	@ (800118c <MX_USART2_UART_Init+0x58>)
 800114e:	2200      	movs	r2, #0
 8001150:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001152:	4b0e      	ldr	r3, [pc, #56]	@ (800118c <MX_USART2_UART_Init+0x58>)
 8001154:	2200      	movs	r2, #0
 8001156:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001158:	4b0c      	ldr	r3, [pc, #48]	@ (800118c <MX_USART2_UART_Init+0x58>)
 800115a:	220c      	movs	r2, #12
 800115c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800115e:	4b0b      	ldr	r3, [pc, #44]	@ (800118c <MX_USART2_UART_Init+0x58>)
 8001160:	2200      	movs	r2, #0
 8001162:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001164:	4b09      	ldr	r3, [pc, #36]	@ (800118c <MX_USART2_UART_Init+0x58>)
 8001166:	2200      	movs	r2, #0
 8001168:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800116a:	4b08      	ldr	r3, [pc, #32]	@ (800118c <MX_USART2_UART_Init+0x58>)
 800116c:	2200      	movs	r2, #0
 800116e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001170:	4b06      	ldr	r3, [pc, #24]	@ (800118c <MX_USART2_UART_Init+0x58>)
 8001172:	2200      	movs	r2, #0
 8001174:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001176:	4805      	ldr	r0, [pc, #20]	@ (800118c <MX_USART2_UART_Init+0x58>)
 8001178:	f003 fece 	bl	8004f18 <HAL_UART_Init>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d001      	beq.n	8001186 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001182:	f7ff fd65 	bl	8000c50 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001186:	bf00      	nop
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	20000284 	.word	0x20000284
 8001190:	40004400 	.word	0x40004400

08001194 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b0ac      	sub	sp, #176	@ 0xb0
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800119c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80011a0:	2200      	movs	r2, #0
 80011a2:	601a      	str	r2, [r3, #0]
 80011a4:	605a      	str	r2, [r3, #4]
 80011a6:	609a      	str	r2, [r3, #8]
 80011a8:	60da      	str	r2, [r3, #12]
 80011aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80011ac:	f107 0314 	add.w	r3, r7, #20
 80011b0:	2288      	movs	r2, #136	@ 0x88
 80011b2:	2100      	movs	r1, #0
 80011b4:	4618      	mov	r0, r3
 80011b6:	f007 fa47 	bl	8008648 <memset>
  if(uartHandle->Instance==USART2)
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	4a21      	ldr	r2, [pc, #132]	@ (8001244 <HAL_UART_MspInit+0xb0>)
 80011c0:	4293      	cmp	r3, r2
 80011c2:	d13b      	bne.n	800123c <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80011c4:	2302      	movs	r3, #2
 80011c6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80011c8:	2300      	movs	r3, #0
 80011ca:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011cc:	f107 0314 	add.w	r3, r7, #20
 80011d0:	4618      	mov	r0, r3
 80011d2:	f002 f9c1 	bl	8003558 <HAL_RCCEx_PeriphCLKConfig>
 80011d6:	4603      	mov	r3, r0
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d001      	beq.n	80011e0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80011dc:	f7ff fd38 	bl	8000c50 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80011e0:	4b19      	ldr	r3, [pc, #100]	@ (8001248 <HAL_UART_MspInit+0xb4>)
 80011e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011e4:	4a18      	ldr	r2, [pc, #96]	@ (8001248 <HAL_UART_MspInit+0xb4>)
 80011e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011ea:	6593      	str	r3, [r2, #88]	@ 0x58
 80011ec:	4b16      	ldr	r3, [pc, #88]	@ (8001248 <HAL_UART_MspInit+0xb4>)
 80011ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011f4:	613b      	str	r3, [r7, #16]
 80011f6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011f8:	4b13      	ldr	r3, [pc, #76]	@ (8001248 <HAL_UART_MspInit+0xb4>)
 80011fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011fc:	4a12      	ldr	r2, [pc, #72]	@ (8001248 <HAL_UART_MspInit+0xb4>)
 80011fe:	f043 0301 	orr.w	r3, r3, #1
 8001202:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001204:	4b10      	ldr	r3, [pc, #64]	@ (8001248 <HAL_UART_MspInit+0xb4>)
 8001206:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001208:	f003 0301 	and.w	r3, r3, #1
 800120c:	60fb      	str	r3, [r7, #12]
 800120e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001210:	230c      	movs	r3, #12
 8001212:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001216:	2302      	movs	r3, #2
 8001218:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121c:	2300      	movs	r3, #0
 800121e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001222:	2303      	movs	r3, #3
 8001224:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001228:	2307      	movs	r3, #7
 800122a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800122e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001232:	4619      	mov	r1, r3
 8001234:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001238:	f001 f91c 	bl	8002474 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800123c:	bf00      	nop
 800123e:	37b0      	adds	r7, #176	@ 0xb0
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}
 8001244:	40004400 	.word	0x40004400
 8001248:	40021000 	.word	0x40021000

0800124c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800124c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001284 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001250:	f7ff feec 	bl	800102c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001254:	480c      	ldr	r0, [pc, #48]	@ (8001288 <LoopForever+0x6>)
  ldr r1, =_edata
 8001256:	490d      	ldr	r1, [pc, #52]	@ (800128c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001258:	4a0d      	ldr	r2, [pc, #52]	@ (8001290 <LoopForever+0xe>)
  movs r3, #0
 800125a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800125c:	e002      	b.n	8001264 <LoopCopyDataInit>

0800125e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800125e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001260:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001262:	3304      	adds	r3, #4

08001264 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001264:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001266:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001268:	d3f9      	bcc.n	800125e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800126a:	4a0a      	ldr	r2, [pc, #40]	@ (8001294 <LoopForever+0x12>)
  ldr r4, =_ebss
 800126c:	4c0a      	ldr	r4, [pc, #40]	@ (8001298 <LoopForever+0x16>)
  movs r3, #0
 800126e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001270:	e001      	b.n	8001276 <LoopFillZerobss>

08001272 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001272:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001274:	3204      	adds	r2, #4

08001276 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001276:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001278:	d3fb      	bcc.n	8001272 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800127a:	f007 fa4b 	bl	8008714 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800127e:	f7ff fc69 	bl	8000b54 <main>

08001282 <LoopForever>:

LoopForever:
    b LoopForever
 8001282:	e7fe      	b.n	8001282 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001284:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001288:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800128c:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8001290:	08008970 	.word	0x08008970
  ldr r2, =_sbss
 8001294:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8001298:	20001df0 	.word	0x20001df0

0800129c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800129c:	e7fe      	b.n	800129c <ADC1_2_IRQHandler>
	...

080012a0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b082      	sub	sp, #8
 80012a4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80012a6:	2300      	movs	r3, #0
 80012a8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012aa:	4b0c      	ldr	r3, [pc, #48]	@ (80012dc <HAL_Init+0x3c>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	4a0b      	ldr	r2, [pc, #44]	@ (80012dc <HAL_Init+0x3c>)
 80012b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012b4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012b6:	2003      	movs	r0, #3
 80012b8:	f001 f8a7 	bl	800240a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80012bc:	200f      	movs	r0, #15
 80012be:	f7ff fe21 	bl	8000f04 <HAL_InitTick>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d002      	beq.n	80012ce <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80012c8:	2301      	movs	r3, #1
 80012ca:	71fb      	strb	r3, [r7, #7]
 80012cc:	e001      	b.n	80012d2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80012ce:	f7ff fdf1 	bl	8000eb4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80012d2:	79fb      	ldrb	r3, [r7, #7]
}
 80012d4:	4618      	mov	r0, r3
 80012d6:	3708      	adds	r7, #8
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	40022000 	.word	0x40022000

080012e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012e0:	b480      	push	{r7}
 80012e2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80012e4:	4b06      	ldr	r3, [pc, #24]	@ (8001300 <HAL_IncTick+0x20>)
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	461a      	mov	r2, r3
 80012ea:	4b06      	ldr	r3, [pc, #24]	@ (8001304 <HAL_IncTick+0x24>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	4413      	add	r3, r2
 80012f0:	4a04      	ldr	r2, [pc, #16]	@ (8001304 <HAL_IncTick+0x24>)
 80012f2:	6013      	str	r3, [r2, #0]
}
 80012f4:	bf00      	nop
 80012f6:	46bd      	mov	sp, r7
 80012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fc:	4770      	bx	lr
 80012fe:	bf00      	nop
 8001300:	20000038 	.word	0x20000038
 8001304:	2000030c 	.word	0x2000030c

08001308 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0
  return uwTick;
 800130c:	4b03      	ldr	r3, [pc, #12]	@ (800131c <HAL_GetTick+0x14>)
 800130e:	681b      	ldr	r3, [r3, #0]
}
 8001310:	4618      	mov	r0, r3
 8001312:	46bd      	mov	sp, r7
 8001314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001318:	4770      	bx	lr
 800131a:	bf00      	nop
 800131c:	2000030c 	.word	0x2000030c

08001320 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b084      	sub	sp, #16
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001328:	f7ff ffee 	bl	8001308 <HAL_GetTick>
 800132c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001338:	d005      	beq.n	8001346 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800133a:	4b0a      	ldr	r3, [pc, #40]	@ (8001364 <HAL_Delay+0x44>)
 800133c:	781b      	ldrb	r3, [r3, #0]
 800133e:	461a      	mov	r2, r3
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	4413      	add	r3, r2
 8001344:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001346:	bf00      	nop
 8001348:	f7ff ffde 	bl	8001308 <HAL_GetTick>
 800134c:	4602      	mov	r2, r0
 800134e:	68bb      	ldr	r3, [r7, #8]
 8001350:	1ad3      	subs	r3, r2, r3
 8001352:	68fa      	ldr	r2, [r7, #12]
 8001354:	429a      	cmp	r2, r3
 8001356:	d8f7      	bhi.n	8001348 <HAL_Delay+0x28>
  {
  }
}
 8001358:	bf00      	nop
 800135a:	bf00      	nop
 800135c:	3710      	adds	r7, #16
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	20000038 	.word	0x20000038

08001368 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001368:	b480      	push	{r7}
 800136a:	b083      	sub	sp, #12
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
 8001370:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	689b      	ldr	r3, [r3, #8]
 8001376:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800137a:	683b      	ldr	r3, [r7, #0]
 800137c:	431a      	orrs	r2, r3
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	609a      	str	r2, [r3, #8]
}
 8001382:	bf00      	nop
 8001384:	370c      	adds	r7, #12
 8001386:	46bd      	mov	sp, r7
 8001388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138c:	4770      	bx	lr

0800138e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800138e:	b480      	push	{r7}
 8001390:	b083      	sub	sp, #12
 8001392:	af00      	add	r7, sp, #0
 8001394:	6078      	str	r0, [r7, #4]
 8001396:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	689b      	ldr	r3, [r3, #8]
 800139c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	431a      	orrs	r2, r3
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	609a      	str	r2, [r3, #8]
}
 80013a8:	bf00      	nop
 80013aa:	370c      	adds	r7, #12
 80013ac:	46bd      	mov	sp, r7
 80013ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b2:	4770      	bx	lr

080013b4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b083      	sub	sp, #12
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	689b      	ldr	r3, [r3, #8]
 80013c0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	370c      	adds	r7, #12
 80013c8:	46bd      	mov	sp, r7
 80013ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ce:	4770      	bx	lr

080013d0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b087      	sub	sp, #28
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	60f8      	str	r0, [r7, #12]
 80013d8:	60b9      	str	r1, [r7, #8]
 80013da:	607a      	str	r2, [r7, #4]
 80013dc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	3360      	adds	r3, #96	@ 0x60
 80013e2:	461a      	mov	r2, r3
 80013e4:	68bb      	ldr	r3, [r7, #8]
 80013e6:	009b      	lsls	r3, r3, #2
 80013e8:	4413      	add	r3, r2
 80013ea:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80013ec:	697b      	ldr	r3, [r7, #20]
 80013ee:	681a      	ldr	r2, [r3, #0]
 80013f0:	4b08      	ldr	r3, [pc, #32]	@ (8001414 <LL_ADC_SetOffset+0x44>)
 80013f2:	4013      	ands	r3, r2
 80013f4:	687a      	ldr	r2, [r7, #4]
 80013f6:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80013fa:	683a      	ldr	r2, [r7, #0]
 80013fc:	430a      	orrs	r2, r1
 80013fe:	4313      	orrs	r3, r2
 8001400:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001404:	697b      	ldr	r3, [r7, #20]
 8001406:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001408:	bf00      	nop
 800140a:	371c      	adds	r7, #28
 800140c:	46bd      	mov	sp, r7
 800140e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001412:	4770      	bx	lr
 8001414:	03fff000 	.word	0x03fff000

08001418 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001418:	b480      	push	{r7}
 800141a:	b085      	sub	sp, #20
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
 8001420:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	3360      	adds	r3, #96	@ 0x60
 8001426:	461a      	mov	r2, r3
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	009b      	lsls	r3, r3, #2
 800142c:	4413      	add	r3, r2
 800142e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001438:	4618      	mov	r0, r3
 800143a:	3714      	adds	r7, #20
 800143c:	46bd      	mov	sp, r7
 800143e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001442:	4770      	bx	lr

08001444 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001444:	b480      	push	{r7}
 8001446:	b087      	sub	sp, #28
 8001448:	af00      	add	r7, sp, #0
 800144a:	60f8      	str	r0, [r7, #12]
 800144c:	60b9      	str	r1, [r7, #8]
 800144e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	3360      	adds	r3, #96	@ 0x60
 8001454:	461a      	mov	r2, r3
 8001456:	68bb      	ldr	r3, [r7, #8]
 8001458:	009b      	lsls	r3, r3, #2
 800145a:	4413      	add	r3, r2
 800145c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800145e:	697b      	ldr	r3, [r7, #20]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	431a      	orrs	r2, r3
 800146a:	697b      	ldr	r3, [r7, #20]
 800146c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800146e:	bf00      	nop
 8001470:	371c      	adds	r7, #28
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr

0800147a <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800147a:	b480      	push	{r7}
 800147c:	b087      	sub	sp, #28
 800147e:	af00      	add	r7, sp, #0
 8001480:	60f8      	str	r0, [r7, #12]
 8001482:	60b9      	str	r1, [r7, #8]
 8001484:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	3330      	adds	r3, #48	@ 0x30
 800148a:	461a      	mov	r2, r3
 800148c:	68bb      	ldr	r3, [r7, #8]
 800148e:	0a1b      	lsrs	r3, r3, #8
 8001490:	009b      	lsls	r3, r3, #2
 8001492:	f003 030c 	and.w	r3, r3, #12
 8001496:	4413      	add	r3, r2
 8001498:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800149a:	697b      	ldr	r3, [r7, #20]
 800149c:	681a      	ldr	r2, [r3, #0]
 800149e:	68bb      	ldr	r3, [r7, #8]
 80014a0:	f003 031f 	and.w	r3, r3, #31
 80014a4:	211f      	movs	r1, #31
 80014a6:	fa01 f303 	lsl.w	r3, r1, r3
 80014aa:	43db      	mvns	r3, r3
 80014ac:	401a      	ands	r2, r3
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	0e9b      	lsrs	r3, r3, #26
 80014b2:	f003 011f 	and.w	r1, r3, #31
 80014b6:	68bb      	ldr	r3, [r7, #8]
 80014b8:	f003 031f 	and.w	r3, r3, #31
 80014bc:	fa01 f303 	lsl.w	r3, r1, r3
 80014c0:	431a      	orrs	r2, r3
 80014c2:	697b      	ldr	r3, [r7, #20]
 80014c4:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80014c6:	bf00      	nop
 80014c8:	371c      	adds	r7, #28
 80014ca:	46bd      	mov	sp, r7
 80014cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d0:	4770      	bx	lr

080014d2 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80014d2:	b480      	push	{r7}
 80014d4:	b087      	sub	sp, #28
 80014d6:	af00      	add	r7, sp, #0
 80014d8:	60f8      	str	r0, [r7, #12]
 80014da:	60b9      	str	r1, [r7, #8]
 80014dc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	3314      	adds	r3, #20
 80014e2:	461a      	mov	r2, r3
 80014e4:	68bb      	ldr	r3, [r7, #8]
 80014e6:	0e5b      	lsrs	r3, r3, #25
 80014e8:	009b      	lsls	r3, r3, #2
 80014ea:	f003 0304 	and.w	r3, r3, #4
 80014ee:	4413      	add	r3, r2
 80014f0:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80014f2:	697b      	ldr	r3, [r7, #20]
 80014f4:	681a      	ldr	r2, [r3, #0]
 80014f6:	68bb      	ldr	r3, [r7, #8]
 80014f8:	0d1b      	lsrs	r3, r3, #20
 80014fa:	f003 031f 	and.w	r3, r3, #31
 80014fe:	2107      	movs	r1, #7
 8001500:	fa01 f303 	lsl.w	r3, r1, r3
 8001504:	43db      	mvns	r3, r3
 8001506:	401a      	ands	r2, r3
 8001508:	68bb      	ldr	r3, [r7, #8]
 800150a:	0d1b      	lsrs	r3, r3, #20
 800150c:	f003 031f 	and.w	r3, r3, #31
 8001510:	6879      	ldr	r1, [r7, #4]
 8001512:	fa01 f303 	lsl.w	r3, r1, r3
 8001516:	431a      	orrs	r2, r3
 8001518:	697b      	ldr	r3, [r7, #20]
 800151a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800151c:	bf00      	nop
 800151e:	371c      	adds	r7, #28
 8001520:	46bd      	mov	sp, r7
 8001522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001526:	4770      	bx	lr

08001528 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001528:	b480      	push	{r7}
 800152a:	b085      	sub	sp, #20
 800152c:	af00      	add	r7, sp, #0
 800152e:	60f8      	str	r0, [r7, #12]
 8001530:	60b9      	str	r1, [r7, #8]
 8001532:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800153a:	68bb      	ldr	r3, [r7, #8]
 800153c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001540:	43db      	mvns	r3, r3
 8001542:	401a      	ands	r2, r3
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	f003 0318 	and.w	r3, r3, #24
 800154a:	4908      	ldr	r1, [pc, #32]	@ (800156c <LL_ADC_SetChannelSingleDiff+0x44>)
 800154c:	40d9      	lsrs	r1, r3
 800154e:	68bb      	ldr	r3, [r7, #8]
 8001550:	400b      	ands	r3, r1
 8001552:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001556:	431a      	orrs	r2, r3
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800155e:	bf00      	nop
 8001560:	3714      	adds	r7, #20
 8001562:	46bd      	mov	sp, r7
 8001564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001568:	4770      	bx	lr
 800156a:	bf00      	nop
 800156c:	0007ffff 	.word	0x0007ffff

08001570 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001570:	b480      	push	{r7}
 8001572:	b083      	sub	sp, #12
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	689b      	ldr	r3, [r3, #8]
 800157c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001580:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001584:	687a      	ldr	r2, [r7, #4]
 8001586:	6093      	str	r3, [r2, #8]
}
 8001588:	bf00      	nop
 800158a:	370c      	adds	r7, #12
 800158c:	46bd      	mov	sp, r7
 800158e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001592:	4770      	bx	lr

08001594 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001594:	b480      	push	{r7}
 8001596:	b083      	sub	sp, #12
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	689b      	ldr	r3, [r3, #8]
 80015a0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80015a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80015a8:	d101      	bne.n	80015ae <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80015aa:	2301      	movs	r3, #1
 80015ac:	e000      	b.n	80015b0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80015ae:	2300      	movs	r3, #0
}
 80015b0:	4618      	mov	r0, r3
 80015b2:	370c      	adds	r7, #12
 80015b4:	46bd      	mov	sp, r7
 80015b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ba:	4770      	bx	lr

080015bc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80015bc:	b480      	push	{r7}
 80015be:	b083      	sub	sp, #12
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	689b      	ldr	r3, [r3, #8]
 80015c8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80015cc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80015d0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80015d8:	bf00      	nop
 80015da:	370c      	adds	r7, #12
 80015dc:	46bd      	mov	sp, r7
 80015de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e2:	4770      	bx	lr

080015e4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80015e4:	b480      	push	{r7}
 80015e6:	b083      	sub	sp, #12
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	689b      	ldr	r3, [r3, #8]
 80015f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80015f8:	d101      	bne.n	80015fe <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80015fa:	2301      	movs	r3, #1
 80015fc:	e000      	b.n	8001600 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80015fe:	2300      	movs	r3, #0
}
 8001600:	4618      	mov	r0, r3
 8001602:	370c      	adds	r7, #12
 8001604:	46bd      	mov	sp, r7
 8001606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160a:	4770      	bx	lr

0800160c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800160c:	b480      	push	{r7}
 800160e:	b083      	sub	sp, #12
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	689b      	ldr	r3, [r3, #8]
 8001618:	f003 0301 	and.w	r3, r3, #1
 800161c:	2b01      	cmp	r3, #1
 800161e:	d101      	bne.n	8001624 <LL_ADC_IsEnabled+0x18>
 8001620:	2301      	movs	r3, #1
 8001622:	e000      	b.n	8001626 <LL_ADC_IsEnabled+0x1a>
 8001624:	2300      	movs	r3, #0
}
 8001626:	4618      	mov	r0, r3
 8001628:	370c      	adds	r7, #12
 800162a:	46bd      	mov	sp, r7
 800162c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001630:	4770      	bx	lr

08001632 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001632:	b480      	push	{r7}
 8001634:	b083      	sub	sp, #12
 8001636:	af00      	add	r7, sp, #0
 8001638:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	689b      	ldr	r3, [r3, #8]
 800163e:	f003 0304 	and.w	r3, r3, #4
 8001642:	2b04      	cmp	r3, #4
 8001644:	d101      	bne.n	800164a <LL_ADC_REG_IsConversionOngoing+0x18>
 8001646:	2301      	movs	r3, #1
 8001648:	e000      	b.n	800164c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800164a:	2300      	movs	r3, #0
}
 800164c:	4618      	mov	r0, r3
 800164e:	370c      	adds	r7, #12
 8001650:	46bd      	mov	sp, r7
 8001652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001656:	4770      	bx	lr

08001658 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001658:	b480      	push	{r7}
 800165a:	b083      	sub	sp, #12
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	689b      	ldr	r3, [r3, #8]
 8001664:	f003 0308 	and.w	r3, r3, #8
 8001668:	2b08      	cmp	r3, #8
 800166a:	d101      	bne.n	8001670 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800166c:	2301      	movs	r3, #1
 800166e:	e000      	b.n	8001672 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001670:	2300      	movs	r3, #0
}
 8001672:	4618      	mov	r0, r3
 8001674:	370c      	adds	r7, #12
 8001676:	46bd      	mov	sp, r7
 8001678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167c:	4770      	bx	lr
	...

08001680 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001680:	b590      	push	{r4, r7, lr}
 8001682:	b089      	sub	sp, #36	@ 0x24
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001688:	2300      	movs	r3, #0
 800168a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800168c:	2300      	movs	r3, #0
 800168e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	2b00      	cmp	r3, #0
 8001694:	d101      	bne.n	800169a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001696:	2301      	movs	r3, #1
 8001698:	e130      	b.n	80018fc <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	691b      	ldr	r3, [r3, #16]
 800169e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d109      	bne.n	80016bc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80016a8:	6878      	ldr	r0, [r7, #4]
 80016aa:	f7fe ff9d 	bl	80005e8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	2200      	movs	r2, #0
 80016b2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	2200      	movs	r2, #0
 80016b8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	4618      	mov	r0, r3
 80016c2:	f7ff ff67 	bl	8001594 <LL_ADC_IsDeepPowerDownEnabled>
 80016c6:	4603      	mov	r3, r0
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d004      	beq.n	80016d6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4618      	mov	r0, r3
 80016d2:	f7ff ff4d 	bl	8001570 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	4618      	mov	r0, r3
 80016dc:	f7ff ff82 	bl	80015e4 <LL_ADC_IsInternalRegulatorEnabled>
 80016e0:	4603      	mov	r3, r0
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d115      	bne.n	8001712 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	4618      	mov	r0, r3
 80016ec:	f7ff ff66 	bl	80015bc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80016f0:	4b84      	ldr	r3, [pc, #528]	@ (8001904 <HAL_ADC_Init+0x284>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	099b      	lsrs	r3, r3, #6
 80016f6:	4a84      	ldr	r2, [pc, #528]	@ (8001908 <HAL_ADC_Init+0x288>)
 80016f8:	fba2 2303 	umull	r2, r3, r2, r3
 80016fc:	099b      	lsrs	r3, r3, #6
 80016fe:	3301      	adds	r3, #1
 8001700:	005b      	lsls	r3, r3, #1
 8001702:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001704:	e002      	b.n	800170c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	3b01      	subs	r3, #1
 800170a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	2b00      	cmp	r3, #0
 8001710:	d1f9      	bne.n	8001706 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4618      	mov	r0, r3
 8001718:	f7ff ff64 	bl	80015e4 <LL_ADC_IsInternalRegulatorEnabled>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	d10d      	bne.n	800173e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001726:	f043 0210 	orr.w	r2, r3, #16
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001732:	f043 0201 	orr.w	r2, r3, #1
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800173a:	2301      	movs	r3, #1
 800173c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	4618      	mov	r0, r3
 8001744:	f7ff ff75 	bl	8001632 <LL_ADC_REG_IsConversionOngoing>
 8001748:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800174e:	f003 0310 	and.w	r3, r3, #16
 8001752:	2b00      	cmp	r3, #0
 8001754:	f040 80c9 	bne.w	80018ea <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001758:	697b      	ldr	r3, [r7, #20]
 800175a:	2b00      	cmp	r3, #0
 800175c:	f040 80c5 	bne.w	80018ea <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001764:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001768:	f043 0202 	orr.w	r2, r3, #2
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4618      	mov	r0, r3
 8001776:	f7ff ff49 	bl	800160c <LL_ADC_IsEnabled>
 800177a:	4603      	mov	r3, r0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d115      	bne.n	80017ac <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001780:	4862      	ldr	r0, [pc, #392]	@ (800190c <HAL_ADC_Init+0x28c>)
 8001782:	f7ff ff43 	bl	800160c <LL_ADC_IsEnabled>
 8001786:	4604      	mov	r4, r0
 8001788:	4861      	ldr	r0, [pc, #388]	@ (8001910 <HAL_ADC_Init+0x290>)
 800178a:	f7ff ff3f 	bl	800160c <LL_ADC_IsEnabled>
 800178e:	4603      	mov	r3, r0
 8001790:	431c      	orrs	r4, r3
 8001792:	4860      	ldr	r0, [pc, #384]	@ (8001914 <HAL_ADC_Init+0x294>)
 8001794:	f7ff ff3a 	bl	800160c <LL_ADC_IsEnabled>
 8001798:	4603      	mov	r3, r0
 800179a:	4323      	orrs	r3, r4
 800179c:	2b00      	cmp	r3, #0
 800179e:	d105      	bne.n	80017ac <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	685b      	ldr	r3, [r3, #4]
 80017a4:	4619      	mov	r1, r3
 80017a6:	485c      	ldr	r0, [pc, #368]	@ (8001918 <HAL_ADC_Init+0x298>)
 80017a8:	f7ff fdde 	bl	8001368 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	7e5b      	ldrb	r3, [r3, #25]
 80017b0:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80017b6:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80017bc:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80017c2:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017ca:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80017cc:	4313      	orrs	r3, r2
 80017ce:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017d6:	2b01      	cmp	r3, #1
 80017d8:	d106      	bne.n	80017e8 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017de:	3b01      	subs	r3, #1
 80017e0:	045b      	lsls	r3, r3, #17
 80017e2:	69ba      	ldr	r2, [r7, #24]
 80017e4:	4313      	orrs	r3, r2
 80017e6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d009      	beq.n	8001804 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017f4:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017fc:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80017fe:	69ba      	ldr	r2, [r7, #24]
 8001800:	4313      	orrs	r3, r2
 8001802:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	68da      	ldr	r2, [r3, #12]
 800180a:	4b44      	ldr	r3, [pc, #272]	@ (800191c <HAL_ADC_Init+0x29c>)
 800180c:	4013      	ands	r3, r2
 800180e:	687a      	ldr	r2, [r7, #4]
 8001810:	6812      	ldr	r2, [r2, #0]
 8001812:	69b9      	ldr	r1, [r7, #24]
 8001814:	430b      	orrs	r3, r1
 8001816:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4618      	mov	r0, r3
 800181e:	f7ff ff1b 	bl	8001658 <LL_ADC_INJ_IsConversionOngoing>
 8001822:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001824:	697b      	ldr	r3, [r7, #20]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d13d      	bne.n	80018a6 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800182a:	693b      	ldr	r3, [r7, #16]
 800182c:	2b00      	cmp	r3, #0
 800182e:	d13a      	bne.n	80018a6 <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001834:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800183c:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800183e:	4313      	orrs	r3, r2
 8001840:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	68db      	ldr	r3, [r3, #12]
 8001848:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800184c:	f023 0302 	bic.w	r3, r3, #2
 8001850:	687a      	ldr	r2, [r7, #4]
 8001852:	6812      	ldr	r2, [r2, #0]
 8001854:	69b9      	ldr	r1, [r7, #24]
 8001856:	430b      	orrs	r3, r1
 8001858:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001860:	2b01      	cmp	r3, #1
 8001862:	d118      	bne.n	8001896 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	691b      	ldr	r3, [r3, #16]
 800186a:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800186e:	f023 0304 	bic.w	r3, r3, #4
 8001872:	687a      	ldr	r2, [r7, #4]
 8001874:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8001876:	687a      	ldr	r2, [r7, #4]
 8001878:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800187a:	4311      	orrs	r1, r2
 800187c:	687a      	ldr	r2, [r7, #4]
 800187e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001880:	4311      	orrs	r1, r2
 8001882:	687a      	ldr	r2, [r7, #4]
 8001884:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001886:	430a      	orrs	r2, r1
 8001888:	431a      	orrs	r2, r3
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f042 0201 	orr.w	r2, r2, #1
 8001892:	611a      	str	r2, [r3, #16]
 8001894:	e007      	b.n	80018a6 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	691a      	ldr	r2, [r3, #16]
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f022 0201 	bic.w	r2, r2, #1
 80018a4:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	691b      	ldr	r3, [r3, #16]
 80018aa:	2b01      	cmp	r3, #1
 80018ac:	d10c      	bne.n	80018c8 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018b4:	f023 010f 	bic.w	r1, r3, #15
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	69db      	ldr	r3, [r3, #28]
 80018bc:	1e5a      	subs	r2, r3, #1
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	430a      	orrs	r2, r1
 80018c4:	631a      	str	r2, [r3, #48]	@ 0x30
 80018c6:	e007      	b.n	80018d8 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f022 020f 	bic.w	r2, r2, #15
 80018d6:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018dc:	f023 0303 	bic.w	r3, r3, #3
 80018e0:	f043 0201 	orr.w	r2, r3, #1
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	655a      	str	r2, [r3, #84]	@ 0x54
 80018e8:	e007      	b.n	80018fa <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018ee:	f043 0210 	orr.w	r2, r3, #16
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80018f6:	2301      	movs	r3, #1
 80018f8:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80018fa:	7ffb      	ldrb	r3, [r7, #31]
}
 80018fc:	4618      	mov	r0, r3
 80018fe:	3724      	adds	r7, #36	@ 0x24
 8001900:	46bd      	mov	sp, r7
 8001902:	bd90      	pop	{r4, r7, pc}
 8001904:	20000030 	.word	0x20000030
 8001908:	053e2d63 	.word	0x053e2d63
 800190c:	50040000 	.word	0x50040000
 8001910:	50040100 	.word	0x50040100
 8001914:	50040200 	.word	0x50040200
 8001918:	50040300 	.word	0x50040300
 800191c:	fff0c007 	.word	0xfff0c007

08001920 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b0b6      	sub	sp, #216	@ 0xd8
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
 8001928:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800192a:	2300      	movs	r3, #0
 800192c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001930:	2300      	movs	r3, #0
 8001932:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800193a:	2b01      	cmp	r3, #1
 800193c:	d101      	bne.n	8001942 <HAL_ADC_ConfigChannel+0x22>
 800193e:	2302      	movs	r3, #2
 8001940:	e3c9      	b.n	80020d6 <HAL_ADC_ConfigChannel+0x7b6>
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	2201      	movs	r2, #1
 8001946:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	4618      	mov	r0, r3
 8001950:	f7ff fe6f 	bl	8001632 <LL_ADC_REG_IsConversionOngoing>
 8001954:	4603      	mov	r3, r0
 8001956:	2b00      	cmp	r3, #0
 8001958:	f040 83aa 	bne.w	80020b0 <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	2b05      	cmp	r3, #5
 800196a:	d824      	bhi.n	80019b6 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	3b02      	subs	r3, #2
 8001972:	2b03      	cmp	r3, #3
 8001974:	d81b      	bhi.n	80019ae <HAL_ADC_ConfigChannel+0x8e>
 8001976:	a201      	add	r2, pc, #4	@ (adr r2, 800197c <HAL_ADC_ConfigChannel+0x5c>)
 8001978:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800197c:	0800198d 	.word	0x0800198d
 8001980:	08001995 	.word	0x08001995
 8001984:	0800199d 	.word	0x0800199d
 8001988:	080019a5 	.word	0x080019a5
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 800198c:	230c      	movs	r3, #12
 800198e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001992:	e010      	b.n	80019b6 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8001994:	2312      	movs	r3, #18
 8001996:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800199a:	e00c      	b.n	80019b6 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 800199c:	2318      	movs	r3, #24
 800199e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80019a2:	e008      	b.n	80019b6 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 80019a4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80019a8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80019ac:	e003      	b.n	80019b6 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 80019ae:	2306      	movs	r3, #6
 80019b0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80019b4:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6818      	ldr	r0, [r3, #0]
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	461a      	mov	r2, r3
 80019c0:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 80019c4:	f7ff fd59 	bl	800147a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4618      	mov	r0, r3
 80019ce:	f7ff fe30 	bl	8001632 <LL_ADC_REG_IsConversionOngoing>
 80019d2:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4618      	mov	r0, r3
 80019dc:	f7ff fe3c 	bl	8001658 <LL_ADC_INJ_IsConversionOngoing>
 80019e0:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80019e4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	f040 81a4 	bne.w	8001d36 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80019ee:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	f040 819f 	bne.w	8001d36 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6818      	ldr	r0, [r3, #0]
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	6819      	ldr	r1, [r3, #0]
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	689b      	ldr	r3, [r3, #8]
 8001a04:	461a      	mov	r2, r3
 8001a06:	f7ff fd64 	bl	80014d2 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	695a      	ldr	r2, [r3, #20]
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	68db      	ldr	r3, [r3, #12]
 8001a14:	08db      	lsrs	r3, r3, #3
 8001a16:	f003 0303 	and.w	r3, r3, #3
 8001a1a:	005b      	lsls	r3, r3, #1
 8001a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a20:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	691b      	ldr	r3, [r3, #16]
 8001a28:	2b04      	cmp	r3, #4
 8001a2a:	d00a      	beq.n	8001a42 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	6818      	ldr	r0, [r3, #0]
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	6919      	ldr	r1, [r3, #16]
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	681a      	ldr	r2, [r3, #0]
 8001a38:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001a3c:	f7ff fcc8 	bl	80013d0 <LL_ADC_SetOffset>
 8001a40:	e179      	b.n	8001d36 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	2100      	movs	r1, #0
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f7ff fce5 	bl	8001418 <LL_ADC_GetOffsetChannel>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d10a      	bne.n	8001a6e <HAL_ADC_ConfigChannel+0x14e>
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	2100      	movs	r1, #0
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f7ff fcda 	bl	8001418 <LL_ADC_GetOffsetChannel>
 8001a64:	4603      	mov	r3, r0
 8001a66:	0e9b      	lsrs	r3, r3, #26
 8001a68:	f003 021f 	and.w	r2, r3, #31
 8001a6c:	e01e      	b.n	8001aac <HAL_ADC_ConfigChannel+0x18c>
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	2100      	movs	r1, #0
 8001a74:	4618      	mov	r0, r3
 8001a76:	f7ff fccf 	bl	8001418 <LL_ADC_GetOffsetChannel>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a80:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001a84:	fa93 f3a3 	rbit	r3, r3
 8001a88:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001a8c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001a90:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001a94:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d101      	bne.n	8001aa0 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8001a9c:	2320      	movs	r3, #32
 8001a9e:	e004      	b.n	8001aaa <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8001aa0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001aa4:	fab3 f383 	clz	r3, r3
 8001aa8:	b2db      	uxtb	r3, r3
 8001aaa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d105      	bne.n	8001ac4 <HAL_ADC_ConfigChannel+0x1a4>
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	0e9b      	lsrs	r3, r3, #26
 8001abe:	f003 031f 	and.w	r3, r3, #31
 8001ac2:	e018      	b.n	8001af6 <HAL_ADC_ConfigChannel+0x1d6>
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001acc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001ad0:	fa93 f3a3 	rbit	r3, r3
 8001ad4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8001ad8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001adc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8001ae0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d101      	bne.n	8001aec <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8001ae8:	2320      	movs	r3, #32
 8001aea:	e004      	b.n	8001af6 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8001aec:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001af0:	fab3 f383 	clz	r3, r3
 8001af4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001af6:	429a      	cmp	r2, r3
 8001af8:	d106      	bne.n	8001b08 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	2200      	movs	r2, #0
 8001b00:	2100      	movs	r1, #0
 8001b02:	4618      	mov	r0, r3
 8001b04:	f7ff fc9e 	bl	8001444 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	2101      	movs	r1, #1
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f7ff fc82 	bl	8001418 <LL_ADC_GetOffsetChannel>
 8001b14:	4603      	mov	r3, r0
 8001b16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d10a      	bne.n	8001b34 <HAL_ADC_ConfigChannel+0x214>
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	2101      	movs	r1, #1
 8001b24:	4618      	mov	r0, r3
 8001b26:	f7ff fc77 	bl	8001418 <LL_ADC_GetOffsetChannel>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	0e9b      	lsrs	r3, r3, #26
 8001b2e:	f003 021f 	and.w	r2, r3, #31
 8001b32:	e01e      	b.n	8001b72 <HAL_ADC_ConfigChannel+0x252>
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	2101      	movs	r1, #1
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f7ff fc6c 	bl	8001418 <LL_ADC_GetOffsetChannel>
 8001b40:	4603      	mov	r3, r0
 8001b42:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b46:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001b4a:	fa93 f3a3 	rbit	r3, r3
 8001b4e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8001b52:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001b56:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8001b5a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d101      	bne.n	8001b66 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8001b62:	2320      	movs	r3, #32
 8001b64:	e004      	b.n	8001b70 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8001b66:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001b6a:	fab3 f383 	clz	r3, r3
 8001b6e:	b2db      	uxtb	r3, r3
 8001b70:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d105      	bne.n	8001b8a <HAL_ADC_ConfigChannel+0x26a>
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	0e9b      	lsrs	r3, r3, #26
 8001b84:	f003 031f 	and.w	r3, r3, #31
 8001b88:	e018      	b.n	8001bbc <HAL_ADC_ConfigChannel+0x29c>
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b92:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001b96:	fa93 f3a3 	rbit	r3, r3
 8001b9a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8001b9e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001ba2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8001ba6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d101      	bne.n	8001bb2 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8001bae:	2320      	movs	r3, #32
 8001bb0:	e004      	b.n	8001bbc <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8001bb2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001bb6:	fab3 f383 	clz	r3, r3
 8001bba:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001bbc:	429a      	cmp	r2, r3
 8001bbe:	d106      	bne.n	8001bce <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	2101      	movs	r1, #1
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f7ff fc3b 	bl	8001444 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	2102      	movs	r1, #2
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f7ff fc1f 	bl	8001418 <LL_ADC_GetOffsetChannel>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d10a      	bne.n	8001bfa <HAL_ADC_ConfigChannel+0x2da>
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	2102      	movs	r1, #2
 8001bea:	4618      	mov	r0, r3
 8001bec:	f7ff fc14 	bl	8001418 <LL_ADC_GetOffsetChannel>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	0e9b      	lsrs	r3, r3, #26
 8001bf4:	f003 021f 	and.w	r2, r3, #31
 8001bf8:	e01e      	b.n	8001c38 <HAL_ADC_ConfigChannel+0x318>
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	2102      	movs	r1, #2
 8001c00:	4618      	mov	r0, r3
 8001c02:	f7ff fc09 	bl	8001418 <LL_ADC_GetOffsetChannel>
 8001c06:	4603      	mov	r3, r0
 8001c08:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c0c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001c10:	fa93 f3a3 	rbit	r3, r3
 8001c14:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8001c18:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001c1c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8001c20:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d101      	bne.n	8001c2c <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8001c28:	2320      	movs	r3, #32
 8001c2a:	e004      	b.n	8001c36 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8001c2c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001c30:	fab3 f383 	clz	r3, r3
 8001c34:	b2db      	uxtb	r3, r3
 8001c36:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d105      	bne.n	8001c50 <HAL_ADC_ConfigChannel+0x330>
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	0e9b      	lsrs	r3, r3, #26
 8001c4a:	f003 031f 	and.w	r3, r3, #31
 8001c4e:	e014      	b.n	8001c7a <HAL_ADC_ConfigChannel+0x35a>
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c56:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001c58:	fa93 f3a3 	rbit	r3, r3
 8001c5c:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8001c5e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001c60:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8001c64:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d101      	bne.n	8001c70 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8001c6c:	2320      	movs	r3, #32
 8001c6e:	e004      	b.n	8001c7a <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8001c70:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001c74:	fab3 f383 	clz	r3, r3
 8001c78:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001c7a:	429a      	cmp	r2, r3
 8001c7c:	d106      	bne.n	8001c8c <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	2200      	movs	r2, #0
 8001c84:	2102      	movs	r1, #2
 8001c86:	4618      	mov	r0, r3
 8001c88:	f7ff fbdc 	bl	8001444 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	2103      	movs	r1, #3
 8001c92:	4618      	mov	r0, r3
 8001c94:	f7ff fbc0 	bl	8001418 <LL_ADC_GetOffsetChannel>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d10a      	bne.n	8001cb8 <HAL_ADC_ConfigChannel+0x398>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	2103      	movs	r1, #3
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f7ff fbb5 	bl	8001418 <LL_ADC_GetOffsetChannel>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	0e9b      	lsrs	r3, r3, #26
 8001cb2:	f003 021f 	and.w	r2, r3, #31
 8001cb6:	e017      	b.n	8001ce8 <HAL_ADC_ConfigChannel+0x3c8>
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	2103      	movs	r1, #3
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	f7ff fbaa 	bl	8001418 <LL_ADC_GetOffsetChannel>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cc8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001cca:	fa93 f3a3 	rbit	r3, r3
 8001cce:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8001cd0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001cd2:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8001cd4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d101      	bne.n	8001cde <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8001cda:	2320      	movs	r3, #32
 8001cdc:	e003      	b.n	8001ce6 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8001cde:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001ce0:	fab3 f383 	clz	r3, r3
 8001ce4:	b2db      	uxtb	r3, r3
 8001ce6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d105      	bne.n	8001d00 <HAL_ADC_ConfigChannel+0x3e0>
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	0e9b      	lsrs	r3, r3, #26
 8001cfa:	f003 031f 	and.w	r3, r3, #31
 8001cfe:	e011      	b.n	8001d24 <HAL_ADC_ConfigChannel+0x404>
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d06:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001d08:	fa93 f3a3 	rbit	r3, r3
 8001d0c:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8001d0e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001d10:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8001d12:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d101      	bne.n	8001d1c <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8001d18:	2320      	movs	r3, #32
 8001d1a:	e003      	b.n	8001d24 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8001d1c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001d1e:	fab3 f383 	clz	r3, r3
 8001d22:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001d24:	429a      	cmp	r2, r3
 8001d26:	d106      	bne.n	8001d36 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	2103      	movs	r1, #3
 8001d30:	4618      	mov	r0, r3
 8001d32:	f7ff fb87 	bl	8001444 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f7ff fc66 	bl	800160c <LL_ADC_IsEnabled>
 8001d40:	4603      	mov	r3, r0
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	f040 8140 	bne.w	8001fc8 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6818      	ldr	r0, [r3, #0]
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	6819      	ldr	r1, [r3, #0]
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	68db      	ldr	r3, [r3, #12]
 8001d54:	461a      	mov	r2, r3
 8001d56:	f7ff fbe7 	bl	8001528 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	68db      	ldr	r3, [r3, #12]
 8001d5e:	4a8f      	ldr	r2, [pc, #572]	@ (8001f9c <HAL_ADC_ConfigChannel+0x67c>)
 8001d60:	4293      	cmp	r3, r2
 8001d62:	f040 8131 	bne.w	8001fc8 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d10b      	bne.n	8001d8e <HAL_ADC_ConfigChannel+0x46e>
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	0e9b      	lsrs	r3, r3, #26
 8001d7c:	3301      	adds	r3, #1
 8001d7e:	f003 031f 	and.w	r3, r3, #31
 8001d82:	2b09      	cmp	r3, #9
 8001d84:	bf94      	ite	ls
 8001d86:	2301      	movls	r3, #1
 8001d88:	2300      	movhi	r3, #0
 8001d8a:	b2db      	uxtb	r3, r3
 8001d8c:	e019      	b.n	8001dc2 <HAL_ADC_ConfigChannel+0x4a2>
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d94:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001d96:	fa93 f3a3 	rbit	r3, r3
 8001d9a:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8001d9c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d9e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8001da0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d101      	bne.n	8001daa <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8001da6:	2320      	movs	r3, #32
 8001da8:	e003      	b.n	8001db2 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8001daa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001dac:	fab3 f383 	clz	r3, r3
 8001db0:	b2db      	uxtb	r3, r3
 8001db2:	3301      	adds	r3, #1
 8001db4:	f003 031f 	and.w	r3, r3, #31
 8001db8:	2b09      	cmp	r3, #9
 8001dba:	bf94      	ite	ls
 8001dbc:	2301      	movls	r3, #1
 8001dbe:	2300      	movhi	r3, #0
 8001dc0:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d079      	beq.n	8001eba <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d107      	bne.n	8001de2 <HAL_ADC_ConfigChannel+0x4c2>
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	0e9b      	lsrs	r3, r3, #26
 8001dd8:	3301      	adds	r3, #1
 8001dda:	069b      	lsls	r3, r3, #26
 8001ddc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001de0:	e015      	b.n	8001e0e <HAL_ADC_ConfigChannel+0x4ee>
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001de8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001dea:	fa93 f3a3 	rbit	r3, r3
 8001dee:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8001df0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001df2:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8001df4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d101      	bne.n	8001dfe <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8001dfa:	2320      	movs	r3, #32
 8001dfc:	e003      	b.n	8001e06 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8001dfe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001e00:	fab3 f383 	clz	r3, r3
 8001e04:	b2db      	uxtb	r3, r3
 8001e06:	3301      	adds	r3, #1
 8001e08:	069b      	lsls	r3, r3, #26
 8001e0a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d109      	bne.n	8001e2e <HAL_ADC_ConfigChannel+0x50e>
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	0e9b      	lsrs	r3, r3, #26
 8001e20:	3301      	adds	r3, #1
 8001e22:	f003 031f 	and.w	r3, r3, #31
 8001e26:	2101      	movs	r1, #1
 8001e28:	fa01 f303 	lsl.w	r3, r1, r3
 8001e2c:	e017      	b.n	8001e5e <HAL_ADC_ConfigChannel+0x53e>
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001e36:	fa93 f3a3 	rbit	r3, r3
 8001e3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8001e3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001e3e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8001e40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d101      	bne.n	8001e4a <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8001e46:	2320      	movs	r3, #32
 8001e48:	e003      	b.n	8001e52 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8001e4a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001e4c:	fab3 f383 	clz	r3, r3
 8001e50:	b2db      	uxtb	r3, r3
 8001e52:	3301      	adds	r3, #1
 8001e54:	f003 031f 	and.w	r3, r3, #31
 8001e58:	2101      	movs	r1, #1
 8001e5a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e5e:	ea42 0103 	orr.w	r1, r2, r3
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d10a      	bne.n	8001e84 <HAL_ADC_ConfigChannel+0x564>
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	0e9b      	lsrs	r3, r3, #26
 8001e74:	3301      	adds	r3, #1
 8001e76:	f003 021f 	and.w	r2, r3, #31
 8001e7a:	4613      	mov	r3, r2
 8001e7c:	005b      	lsls	r3, r3, #1
 8001e7e:	4413      	add	r3, r2
 8001e80:	051b      	lsls	r3, r3, #20
 8001e82:	e018      	b.n	8001eb6 <HAL_ADC_ConfigChannel+0x596>
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e8c:	fa93 f3a3 	rbit	r3, r3
 8001e90:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8001e92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e94:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8001e96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d101      	bne.n	8001ea0 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8001e9c:	2320      	movs	r3, #32
 8001e9e:	e003      	b.n	8001ea8 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8001ea0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ea2:	fab3 f383 	clz	r3, r3
 8001ea6:	b2db      	uxtb	r3, r3
 8001ea8:	3301      	adds	r3, #1
 8001eaa:	f003 021f 	and.w	r2, r3, #31
 8001eae:	4613      	mov	r3, r2
 8001eb0:	005b      	lsls	r3, r3, #1
 8001eb2:	4413      	add	r3, r2
 8001eb4:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001eb6:	430b      	orrs	r3, r1
 8001eb8:	e081      	b.n	8001fbe <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d107      	bne.n	8001ed6 <HAL_ADC_ConfigChannel+0x5b6>
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	0e9b      	lsrs	r3, r3, #26
 8001ecc:	3301      	adds	r3, #1
 8001ece:	069b      	lsls	r3, r3, #26
 8001ed0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001ed4:	e015      	b.n	8001f02 <HAL_ADC_ConfigChannel+0x5e2>
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001edc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ede:	fa93 f3a3 	rbit	r3, r3
 8001ee2:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8001ee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ee6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8001ee8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d101      	bne.n	8001ef2 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8001eee:	2320      	movs	r3, #32
 8001ef0:	e003      	b.n	8001efa <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8001ef2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ef4:	fab3 f383 	clz	r3, r3
 8001ef8:	b2db      	uxtb	r3, r3
 8001efa:	3301      	adds	r3, #1
 8001efc:	069b      	lsls	r3, r3, #26
 8001efe:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d109      	bne.n	8001f22 <HAL_ADC_ConfigChannel+0x602>
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	0e9b      	lsrs	r3, r3, #26
 8001f14:	3301      	adds	r3, #1
 8001f16:	f003 031f 	and.w	r3, r3, #31
 8001f1a:	2101      	movs	r1, #1
 8001f1c:	fa01 f303 	lsl.w	r3, r1, r3
 8001f20:	e017      	b.n	8001f52 <HAL_ADC_ConfigChannel+0x632>
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f28:	69fb      	ldr	r3, [r7, #28]
 8001f2a:	fa93 f3a3 	rbit	r3, r3
 8001f2e:	61bb      	str	r3, [r7, #24]
  return result;
 8001f30:	69bb      	ldr	r3, [r7, #24]
 8001f32:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8001f34:	6a3b      	ldr	r3, [r7, #32]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d101      	bne.n	8001f3e <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8001f3a:	2320      	movs	r3, #32
 8001f3c:	e003      	b.n	8001f46 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8001f3e:	6a3b      	ldr	r3, [r7, #32]
 8001f40:	fab3 f383 	clz	r3, r3
 8001f44:	b2db      	uxtb	r3, r3
 8001f46:	3301      	adds	r3, #1
 8001f48:	f003 031f 	and.w	r3, r3, #31
 8001f4c:	2101      	movs	r1, #1
 8001f4e:	fa01 f303 	lsl.w	r3, r1, r3
 8001f52:	ea42 0103 	orr.w	r1, r2, r3
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d10d      	bne.n	8001f7e <HAL_ADC_ConfigChannel+0x65e>
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	0e9b      	lsrs	r3, r3, #26
 8001f68:	3301      	adds	r3, #1
 8001f6a:	f003 021f 	and.w	r2, r3, #31
 8001f6e:	4613      	mov	r3, r2
 8001f70:	005b      	lsls	r3, r3, #1
 8001f72:	4413      	add	r3, r2
 8001f74:	3b1e      	subs	r3, #30
 8001f76:	051b      	lsls	r3, r3, #20
 8001f78:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001f7c:	e01e      	b.n	8001fbc <HAL_ADC_ConfigChannel+0x69c>
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f84:	693b      	ldr	r3, [r7, #16]
 8001f86:	fa93 f3a3 	rbit	r3, r3
 8001f8a:	60fb      	str	r3, [r7, #12]
  return result;
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8001f90:	697b      	ldr	r3, [r7, #20]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d104      	bne.n	8001fa0 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8001f96:	2320      	movs	r3, #32
 8001f98:	e006      	b.n	8001fa8 <HAL_ADC_ConfigChannel+0x688>
 8001f9a:	bf00      	nop
 8001f9c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8001fa0:	697b      	ldr	r3, [r7, #20]
 8001fa2:	fab3 f383 	clz	r3, r3
 8001fa6:	b2db      	uxtb	r3, r3
 8001fa8:	3301      	adds	r3, #1
 8001faa:	f003 021f 	and.w	r2, r3, #31
 8001fae:	4613      	mov	r3, r2
 8001fb0:	005b      	lsls	r3, r3, #1
 8001fb2:	4413      	add	r3, r2
 8001fb4:	3b1e      	subs	r3, #30
 8001fb6:	051b      	lsls	r3, r3, #20
 8001fb8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001fbc:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8001fbe:	683a      	ldr	r2, [r7, #0]
 8001fc0:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001fc2:	4619      	mov	r1, r3
 8001fc4:	f7ff fa85 	bl	80014d2 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	681a      	ldr	r2, [r3, #0]
 8001fcc:	4b44      	ldr	r3, [pc, #272]	@ (80020e0 <HAL_ADC_ConfigChannel+0x7c0>)
 8001fce:	4013      	ands	r3, r2
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d07a      	beq.n	80020ca <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001fd4:	4843      	ldr	r0, [pc, #268]	@ (80020e4 <HAL_ADC_ConfigChannel+0x7c4>)
 8001fd6:	f7ff f9ed 	bl	80013b4 <LL_ADC_GetCommonPathInternalCh>
 8001fda:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	4a41      	ldr	r2, [pc, #260]	@ (80020e8 <HAL_ADC_ConfigChannel+0x7c8>)
 8001fe4:	4293      	cmp	r3, r2
 8001fe6:	d12c      	bne.n	8002042 <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001fe8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001fec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d126      	bne.n	8002042 <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4a3c      	ldr	r2, [pc, #240]	@ (80020ec <HAL_ADC_ConfigChannel+0x7cc>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d004      	beq.n	8002008 <HAL_ADC_ConfigChannel+0x6e8>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4a3b      	ldr	r2, [pc, #236]	@ (80020f0 <HAL_ADC_ConfigChannel+0x7d0>)
 8002004:	4293      	cmp	r3, r2
 8002006:	d15d      	bne.n	80020c4 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002008:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800200c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002010:	4619      	mov	r1, r3
 8002012:	4834      	ldr	r0, [pc, #208]	@ (80020e4 <HAL_ADC_ConfigChannel+0x7c4>)
 8002014:	f7ff f9bb 	bl	800138e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002018:	4b36      	ldr	r3, [pc, #216]	@ (80020f4 <HAL_ADC_ConfigChannel+0x7d4>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	099b      	lsrs	r3, r3, #6
 800201e:	4a36      	ldr	r2, [pc, #216]	@ (80020f8 <HAL_ADC_ConfigChannel+0x7d8>)
 8002020:	fba2 2303 	umull	r2, r3, r2, r3
 8002024:	099b      	lsrs	r3, r3, #6
 8002026:	1c5a      	adds	r2, r3, #1
 8002028:	4613      	mov	r3, r2
 800202a:	005b      	lsls	r3, r3, #1
 800202c:	4413      	add	r3, r2
 800202e:	009b      	lsls	r3, r3, #2
 8002030:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002032:	e002      	b.n	800203a <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 8002034:	68bb      	ldr	r3, [r7, #8]
 8002036:	3b01      	subs	r3, #1
 8002038:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800203a:	68bb      	ldr	r3, [r7, #8]
 800203c:	2b00      	cmp	r3, #0
 800203e:	d1f9      	bne.n	8002034 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002040:	e040      	b.n	80020c4 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4a2d      	ldr	r2, [pc, #180]	@ (80020fc <HAL_ADC_ConfigChannel+0x7dc>)
 8002048:	4293      	cmp	r3, r2
 800204a:	d118      	bne.n	800207e <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800204c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002050:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002054:	2b00      	cmp	r3, #0
 8002056:	d112      	bne.n	800207e <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a23      	ldr	r2, [pc, #140]	@ (80020ec <HAL_ADC_ConfigChannel+0x7cc>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d004      	beq.n	800206c <HAL_ADC_ConfigChannel+0x74c>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4a22      	ldr	r2, [pc, #136]	@ (80020f0 <HAL_ADC_ConfigChannel+0x7d0>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d12d      	bne.n	80020c8 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800206c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002070:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002074:	4619      	mov	r1, r3
 8002076:	481b      	ldr	r0, [pc, #108]	@ (80020e4 <HAL_ADC_ConfigChannel+0x7c4>)
 8002078:	f7ff f989 	bl	800138e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800207c:	e024      	b.n	80020c8 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4a1f      	ldr	r2, [pc, #124]	@ (8002100 <HAL_ADC_ConfigChannel+0x7e0>)
 8002084:	4293      	cmp	r3, r2
 8002086:	d120      	bne.n	80020ca <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002088:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800208c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002090:	2b00      	cmp	r3, #0
 8002092:	d11a      	bne.n	80020ca <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	4a14      	ldr	r2, [pc, #80]	@ (80020ec <HAL_ADC_ConfigChannel+0x7cc>)
 800209a:	4293      	cmp	r3, r2
 800209c:	d115      	bne.n	80020ca <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800209e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80020a2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80020a6:	4619      	mov	r1, r3
 80020a8:	480e      	ldr	r0, [pc, #56]	@ (80020e4 <HAL_ADC_ConfigChannel+0x7c4>)
 80020aa:	f7ff f970 	bl	800138e <LL_ADC_SetCommonPathInternalCh>
 80020ae:	e00c      	b.n	80020ca <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020b4:	f043 0220 	orr.w	r2, r3, #32
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80020bc:	2301      	movs	r3, #1
 80020be:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80020c2:	e002      	b.n	80020ca <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80020c4:	bf00      	nop
 80020c6:	e000      	b.n	80020ca <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80020c8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2200      	movs	r2, #0
 80020ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80020d2:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80020d6:	4618      	mov	r0, r3
 80020d8:	37d8      	adds	r7, #216	@ 0xd8
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	80080000 	.word	0x80080000
 80020e4:	50040300 	.word	0x50040300
 80020e8:	c7520000 	.word	0xc7520000
 80020ec:	50040000 	.word	0x50040000
 80020f0:	50040200 	.word	0x50040200
 80020f4:	20000030 	.word	0x20000030
 80020f8:	053e2d63 	.word	0x053e2d63
 80020fc:	cb840000 	.word	0xcb840000
 8002100:	80000001 	.word	0x80000001

08002104 <LL_ADC_IsEnabled>:
{
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	689b      	ldr	r3, [r3, #8]
 8002110:	f003 0301 	and.w	r3, r3, #1
 8002114:	2b01      	cmp	r3, #1
 8002116:	d101      	bne.n	800211c <LL_ADC_IsEnabled+0x18>
 8002118:	2301      	movs	r3, #1
 800211a:	e000      	b.n	800211e <LL_ADC_IsEnabled+0x1a>
 800211c:	2300      	movs	r3, #0
}
 800211e:	4618      	mov	r0, r3
 8002120:	370c      	adds	r7, #12
 8002122:	46bd      	mov	sp, r7
 8002124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002128:	4770      	bx	lr

0800212a <LL_ADC_REG_IsConversionOngoing>:
{
 800212a:	b480      	push	{r7}
 800212c:	b083      	sub	sp, #12
 800212e:	af00      	add	r7, sp, #0
 8002130:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	689b      	ldr	r3, [r3, #8]
 8002136:	f003 0304 	and.w	r3, r3, #4
 800213a:	2b04      	cmp	r3, #4
 800213c:	d101      	bne.n	8002142 <LL_ADC_REG_IsConversionOngoing+0x18>
 800213e:	2301      	movs	r3, #1
 8002140:	e000      	b.n	8002144 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002142:	2300      	movs	r3, #0
}
 8002144:	4618      	mov	r0, r3
 8002146:	370c      	adds	r7, #12
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr

08002150 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8002150:	b590      	push	{r4, r7, lr}
 8002152:	b09f      	sub	sp, #124	@ 0x7c
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
 8002158:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800215a:	2300      	movs	r3, #0
 800215c:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002166:	2b01      	cmp	r3, #1
 8002168:	d101      	bne.n	800216e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800216a:	2302      	movs	r3, #2
 800216c:	e093      	b.n	8002296 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	2201      	movs	r2, #1
 8002172:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8002176:	2300      	movs	r3, #0
 8002178:	65fb      	str	r3, [r7, #92]	@ 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800217a:	2300      	movs	r3, #0
 800217c:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4a47      	ldr	r2, [pc, #284]	@ (80022a0 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002184:	4293      	cmp	r3, r2
 8002186:	d102      	bne.n	800218e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002188:	4b46      	ldr	r3, [pc, #280]	@ (80022a4 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800218a:	60bb      	str	r3, [r7, #8]
 800218c:	e001      	b.n	8002192 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800218e:	2300      	movs	r3, #0
 8002190:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8002192:	68bb      	ldr	r3, [r7, #8]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d10b      	bne.n	80021b0 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800219c:	f043 0220 	orr.w	r2, r3, #32
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2200      	movs	r2, #0
 80021a8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 80021ac:	2301      	movs	r3, #1
 80021ae:	e072      	b.n	8002296 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80021b0:	68bb      	ldr	r3, [r7, #8]
 80021b2:	4618      	mov	r0, r3
 80021b4:	f7ff ffb9 	bl	800212a <LL_ADC_REG_IsConversionOngoing>
 80021b8:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	4618      	mov	r0, r3
 80021c0:	f7ff ffb3 	bl	800212a <LL_ADC_REG_IsConversionOngoing>
 80021c4:	4603      	mov	r3, r0
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d154      	bne.n	8002274 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80021ca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d151      	bne.n	8002274 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80021d0:	4b35      	ldr	r3, [pc, #212]	@ (80022a8 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 80021d2:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d02c      	beq.n	8002236 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80021dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80021de:	689b      	ldr	r3, [r3, #8]
 80021e0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	6859      	ldr	r1, [r3, #4]
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80021ee:	035b      	lsls	r3, r3, #13
 80021f0:	430b      	orrs	r3, r1
 80021f2:	431a      	orrs	r2, r3
 80021f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80021f6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80021f8:	4829      	ldr	r0, [pc, #164]	@ (80022a0 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80021fa:	f7ff ff83 	bl	8002104 <LL_ADC_IsEnabled>
 80021fe:	4604      	mov	r4, r0
 8002200:	4828      	ldr	r0, [pc, #160]	@ (80022a4 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002202:	f7ff ff7f 	bl	8002104 <LL_ADC_IsEnabled>
 8002206:	4603      	mov	r3, r0
 8002208:	431c      	orrs	r4, r3
 800220a:	4828      	ldr	r0, [pc, #160]	@ (80022ac <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 800220c:	f7ff ff7a 	bl	8002104 <LL_ADC_IsEnabled>
 8002210:	4603      	mov	r3, r0
 8002212:	4323      	orrs	r3, r4
 8002214:	2b00      	cmp	r3, #0
 8002216:	d137      	bne.n	8002288 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002218:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800221a:	689b      	ldr	r3, [r3, #8]
 800221c:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002220:	f023 030f 	bic.w	r3, r3, #15
 8002224:	683a      	ldr	r2, [r7, #0]
 8002226:	6811      	ldr	r1, [r2, #0]
 8002228:	683a      	ldr	r2, [r7, #0]
 800222a:	6892      	ldr	r2, [r2, #8]
 800222c:	430a      	orrs	r2, r1
 800222e:	431a      	orrs	r2, r3
 8002230:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002232:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002234:	e028      	b.n	8002288 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002236:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002238:	689b      	ldr	r3, [r3, #8]
 800223a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800223e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002240:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002242:	4817      	ldr	r0, [pc, #92]	@ (80022a0 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002244:	f7ff ff5e 	bl	8002104 <LL_ADC_IsEnabled>
 8002248:	4604      	mov	r4, r0
 800224a:	4816      	ldr	r0, [pc, #88]	@ (80022a4 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800224c:	f7ff ff5a 	bl	8002104 <LL_ADC_IsEnabled>
 8002250:	4603      	mov	r3, r0
 8002252:	431c      	orrs	r4, r3
 8002254:	4815      	ldr	r0, [pc, #84]	@ (80022ac <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002256:	f7ff ff55 	bl	8002104 <LL_ADC_IsEnabled>
 800225a:	4603      	mov	r3, r0
 800225c:	4323      	orrs	r3, r4
 800225e:	2b00      	cmp	r3, #0
 8002260:	d112      	bne.n	8002288 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002262:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002264:	689b      	ldr	r3, [r3, #8]
 8002266:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800226a:	f023 030f 	bic.w	r3, r3, #15
 800226e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002270:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002272:	e009      	b.n	8002288 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002278:	f043 0220 	orr.w	r2, r3, #32
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002280:	2301      	movs	r3, #1
 8002282:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8002286:	e000      	b.n	800228a <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002288:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	2200      	movs	r2, #0
 800228e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002292:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8002296:	4618      	mov	r0, r3
 8002298:	377c      	adds	r7, #124	@ 0x7c
 800229a:	46bd      	mov	sp, r7
 800229c:	bd90      	pop	{r4, r7, pc}
 800229e:	bf00      	nop
 80022a0:	50040000 	.word	0x50040000
 80022a4:	50040100 	.word	0x50040100
 80022a8:	50040300 	.word	0x50040300
 80022ac:	50040200 	.word	0x50040200

080022b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b085      	sub	sp, #20
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	f003 0307 	and.w	r3, r3, #7
 80022be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022c0:	4b0c      	ldr	r3, [pc, #48]	@ (80022f4 <__NVIC_SetPriorityGrouping+0x44>)
 80022c2:	68db      	ldr	r3, [r3, #12]
 80022c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022c6:	68ba      	ldr	r2, [r7, #8]
 80022c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80022cc:	4013      	ands	r3, r2
 80022ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022d4:	68bb      	ldr	r3, [r7, #8]
 80022d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022d8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80022dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80022e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022e2:	4a04      	ldr	r2, [pc, #16]	@ (80022f4 <__NVIC_SetPriorityGrouping+0x44>)
 80022e4:	68bb      	ldr	r3, [r7, #8]
 80022e6:	60d3      	str	r3, [r2, #12]
}
 80022e8:	bf00      	nop
 80022ea:	3714      	adds	r7, #20
 80022ec:	46bd      	mov	sp, r7
 80022ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f2:	4770      	bx	lr
 80022f4:	e000ed00 	.word	0xe000ed00

080022f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022f8:	b480      	push	{r7}
 80022fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022fc:	4b04      	ldr	r3, [pc, #16]	@ (8002310 <__NVIC_GetPriorityGrouping+0x18>)
 80022fe:	68db      	ldr	r3, [r3, #12]
 8002300:	0a1b      	lsrs	r3, r3, #8
 8002302:	f003 0307 	and.w	r3, r3, #7
}
 8002306:	4618      	mov	r0, r3
 8002308:	46bd      	mov	sp, r7
 800230a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230e:	4770      	bx	lr
 8002310:	e000ed00 	.word	0xe000ed00

08002314 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002314:	b480      	push	{r7}
 8002316:	b083      	sub	sp, #12
 8002318:	af00      	add	r7, sp, #0
 800231a:	4603      	mov	r3, r0
 800231c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800231e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002322:	2b00      	cmp	r3, #0
 8002324:	db0b      	blt.n	800233e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002326:	79fb      	ldrb	r3, [r7, #7]
 8002328:	f003 021f 	and.w	r2, r3, #31
 800232c:	4907      	ldr	r1, [pc, #28]	@ (800234c <__NVIC_EnableIRQ+0x38>)
 800232e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002332:	095b      	lsrs	r3, r3, #5
 8002334:	2001      	movs	r0, #1
 8002336:	fa00 f202 	lsl.w	r2, r0, r2
 800233a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800233e:	bf00      	nop
 8002340:	370c      	adds	r7, #12
 8002342:	46bd      	mov	sp, r7
 8002344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002348:	4770      	bx	lr
 800234a:	bf00      	nop
 800234c:	e000e100 	.word	0xe000e100

08002350 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002350:	b480      	push	{r7}
 8002352:	b083      	sub	sp, #12
 8002354:	af00      	add	r7, sp, #0
 8002356:	4603      	mov	r3, r0
 8002358:	6039      	str	r1, [r7, #0]
 800235a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800235c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002360:	2b00      	cmp	r3, #0
 8002362:	db0a      	blt.n	800237a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	b2da      	uxtb	r2, r3
 8002368:	490c      	ldr	r1, [pc, #48]	@ (800239c <__NVIC_SetPriority+0x4c>)
 800236a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800236e:	0112      	lsls	r2, r2, #4
 8002370:	b2d2      	uxtb	r2, r2
 8002372:	440b      	add	r3, r1
 8002374:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002378:	e00a      	b.n	8002390 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	b2da      	uxtb	r2, r3
 800237e:	4908      	ldr	r1, [pc, #32]	@ (80023a0 <__NVIC_SetPriority+0x50>)
 8002380:	79fb      	ldrb	r3, [r7, #7]
 8002382:	f003 030f 	and.w	r3, r3, #15
 8002386:	3b04      	subs	r3, #4
 8002388:	0112      	lsls	r2, r2, #4
 800238a:	b2d2      	uxtb	r2, r2
 800238c:	440b      	add	r3, r1
 800238e:	761a      	strb	r2, [r3, #24]
}
 8002390:	bf00      	nop
 8002392:	370c      	adds	r7, #12
 8002394:	46bd      	mov	sp, r7
 8002396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239a:	4770      	bx	lr
 800239c:	e000e100 	.word	0xe000e100
 80023a0:	e000ed00 	.word	0xe000ed00

080023a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023a4:	b480      	push	{r7}
 80023a6:	b089      	sub	sp, #36	@ 0x24
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	60f8      	str	r0, [r7, #12]
 80023ac:	60b9      	str	r1, [r7, #8]
 80023ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	f003 0307 	and.w	r3, r3, #7
 80023b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023b8:	69fb      	ldr	r3, [r7, #28]
 80023ba:	f1c3 0307 	rsb	r3, r3, #7
 80023be:	2b04      	cmp	r3, #4
 80023c0:	bf28      	it	cs
 80023c2:	2304      	movcs	r3, #4
 80023c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023c6:	69fb      	ldr	r3, [r7, #28]
 80023c8:	3304      	adds	r3, #4
 80023ca:	2b06      	cmp	r3, #6
 80023cc:	d902      	bls.n	80023d4 <NVIC_EncodePriority+0x30>
 80023ce:	69fb      	ldr	r3, [r7, #28]
 80023d0:	3b03      	subs	r3, #3
 80023d2:	e000      	b.n	80023d6 <NVIC_EncodePriority+0x32>
 80023d4:	2300      	movs	r3, #0
 80023d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023d8:	f04f 32ff 	mov.w	r2, #4294967295
 80023dc:	69bb      	ldr	r3, [r7, #24]
 80023de:	fa02 f303 	lsl.w	r3, r2, r3
 80023e2:	43da      	mvns	r2, r3
 80023e4:	68bb      	ldr	r3, [r7, #8]
 80023e6:	401a      	ands	r2, r3
 80023e8:	697b      	ldr	r3, [r7, #20]
 80023ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023ec:	f04f 31ff 	mov.w	r1, #4294967295
 80023f0:	697b      	ldr	r3, [r7, #20]
 80023f2:	fa01 f303 	lsl.w	r3, r1, r3
 80023f6:	43d9      	mvns	r1, r3
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023fc:	4313      	orrs	r3, r2
         );
}
 80023fe:	4618      	mov	r0, r3
 8002400:	3724      	adds	r7, #36	@ 0x24
 8002402:	46bd      	mov	sp, r7
 8002404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002408:	4770      	bx	lr

0800240a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800240a:	b580      	push	{r7, lr}
 800240c:	b082      	sub	sp, #8
 800240e:	af00      	add	r7, sp, #0
 8002410:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002412:	6878      	ldr	r0, [r7, #4]
 8002414:	f7ff ff4c 	bl	80022b0 <__NVIC_SetPriorityGrouping>
}
 8002418:	bf00      	nop
 800241a:	3708      	adds	r7, #8
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}

08002420 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b086      	sub	sp, #24
 8002424:	af00      	add	r7, sp, #0
 8002426:	4603      	mov	r3, r0
 8002428:	60b9      	str	r1, [r7, #8]
 800242a:	607a      	str	r2, [r7, #4]
 800242c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800242e:	2300      	movs	r3, #0
 8002430:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002432:	f7ff ff61 	bl	80022f8 <__NVIC_GetPriorityGrouping>
 8002436:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002438:	687a      	ldr	r2, [r7, #4]
 800243a:	68b9      	ldr	r1, [r7, #8]
 800243c:	6978      	ldr	r0, [r7, #20]
 800243e:	f7ff ffb1 	bl	80023a4 <NVIC_EncodePriority>
 8002442:	4602      	mov	r2, r0
 8002444:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002448:	4611      	mov	r1, r2
 800244a:	4618      	mov	r0, r3
 800244c:	f7ff ff80 	bl	8002350 <__NVIC_SetPriority>
}
 8002450:	bf00      	nop
 8002452:	3718      	adds	r7, #24
 8002454:	46bd      	mov	sp, r7
 8002456:	bd80      	pop	{r7, pc}

08002458 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b082      	sub	sp, #8
 800245c:	af00      	add	r7, sp, #0
 800245e:	4603      	mov	r3, r0
 8002460:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002462:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002466:	4618      	mov	r0, r3
 8002468:	f7ff ff54 	bl	8002314 <__NVIC_EnableIRQ>
}
 800246c:	bf00      	nop
 800246e:	3708      	adds	r7, #8
 8002470:	46bd      	mov	sp, r7
 8002472:	bd80      	pop	{r7, pc}

08002474 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002474:	b480      	push	{r7}
 8002476:	b087      	sub	sp, #28
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
 800247c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800247e:	2300      	movs	r3, #0
 8002480:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002482:	e17f      	b.n	8002784 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	681a      	ldr	r2, [r3, #0]
 8002488:	2101      	movs	r1, #1
 800248a:	697b      	ldr	r3, [r7, #20]
 800248c:	fa01 f303 	lsl.w	r3, r1, r3
 8002490:	4013      	ands	r3, r2
 8002492:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	2b00      	cmp	r3, #0
 8002498:	f000 8171 	beq.w	800277e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	f003 0303 	and.w	r3, r3, #3
 80024a4:	2b01      	cmp	r3, #1
 80024a6:	d005      	beq.n	80024b4 <HAL_GPIO_Init+0x40>
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	f003 0303 	and.w	r3, r3, #3
 80024b0:	2b02      	cmp	r3, #2
 80024b2:	d130      	bne.n	8002516 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	689b      	ldr	r3, [r3, #8]
 80024b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80024ba:	697b      	ldr	r3, [r7, #20]
 80024bc:	005b      	lsls	r3, r3, #1
 80024be:	2203      	movs	r2, #3
 80024c0:	fa02 f303 	lsl.w	r3, r2, r3
 80024c4:	43db      	mvns	r3, r3
 80024c6:	693a      	ldr	r2, [r7, #16]
 80024c8:	4013      	ands	r3, r2
 80024ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	68da      	ldr	r2, [r3, #12]
 80024d0:	697b      	ldr	r3, [r7, #20]
 80024d2:	005b      	lsls	r3, r3, #1
 80024d4:	fa02 f303 	lsl.w	r3, r2, r3
 80024d8:	693a      	ldr	r2, [r7, #16]
 80024da:	4313      	orrs	r3, r2
 80024dc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	693a      	ldr	r2, [r7, #16]
 80024e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80024ea:	2201      	movs	r2, #1
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	fa02 f303 	lsl.w	r3, r2, r3
 80024f2:	43db      	mvns	r3, r3
 80024f4:	693a      	ldr	r2, [r7, #16]
 80024f6:	4013      	ands	r3, r2
 80024f8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	091b      	lsrs	r3, r3, #4
 8002500:	f003 0201 	and.w	r2, r3, #1
 8002504:	697b      	ldr	r3, [r7, #20]
 8002506:	fa02 f303 	lsl.w	r3, r2, r3
 800250a:	693a      	ldr	r2, [r7, #16]
 800250c:	4313      	orrs	r3, r2
 800250e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	693a      	ldr	r2, [r7, #16]
 8002514:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	685b      	ldr	r3, [r3, #4]
 800251a:	f003 0303 	and.w	r3, r3, #3
 800251e:	2b03      	cmp	r3, #3
 8002520:	d118      	bne.n	8002554 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002526:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002528:	2201      	movs	r2, #1
 800252a:	697b      	ldr	r3, [r7, #20]
 800252c:	fa02 f303 	lsl.w	r3, r2, r3
 8002530:	43db      	mvns	r3, r3
 8002532:	693a      	ldr	r2, [r7, #16]
 8002534:	4013      	ands	r3, r2
 8002536:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	08db      	lsrs	r3, r3, #3
 800253e:	f003 0201 	and.w	r2, r3, #1
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	fa02 f303 	lsl.w	r3, r2, r3
 8002548:	693a      	ldr	r2, [r7, #16]
 800254a:	4313      	orrs	r3, r2
 800254c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	693a      	ldr	r2, [r7, #16]
 8002552:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	f003 0303 	and.w	r3, r3, #3
 800255c:	2b03      	cmp	r3, #3
 800255e:	d017      	beq.n	8002590 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	68db      	ldr	r3, [r3, #12]
 8002564:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002566:	697b      	ldr	r3, [r7, #20]
 8002568:	005b      	lsls	r3, r3, #1
 800256a:	2203      	movs	r2, #3
 800256c:	fa02 f303 	lsl.w	r3, r2, r3
 8002570:	43db      	mvns	r3, r3
 8002572:	693a      	ldr	r2, [r7, #16]
 8002574:	4013      	ands	r3, r2
 8002576:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	689a      	ldr	r2, [r3, #8]
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	005b      	lsls	r3, r3, #1
 8002580:	fa02 f303 	lsl.w	r3, r2, r3
 8002584:	693a      	ldr	r2, [r7, #16]
 8002586:	4313      	orrs	r3, r2
 8002588:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	693a      	ldr	r2, [r7, #16]
 800258e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	f003 0303 	and.w	r3, r3, #3
 8002598:	2b02      	cmp	r3, #2
 800259a:	d123      	bne.n	80025e4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800259c:	697b      	ldr	r3, [r7, #20]
 800259e:	08da      	lsrs	r2, r3, #3
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	3208      	adds	r2, #8
 80025a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025a8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	f003 0307 	and.w	r3, r3, #7
 80025b0:	009b      	lsls	r3, r3, #2
 80025b2:	220f      	movs	r2, #15
 80025b4:	fa02 f303 	lsl.w	r3, r2, r3
 80025b8:	43db      	mvns	r3, r3
 80025ba:	693a      	ldr	r2, [r7, #16]
 80025bc:	4013      	ands	r3, r2
 80025be:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	691a      	ldr	r2, [r3, #16]
 80025c4:	697b      	ldr	r3, [r7, #20]
 80025c6:	f003 0307 	and.w	r3, r3, #7
 80025ca:	009b      	lsls	r3, r3, #2
 80025cc:	fa02 f303 	lsl.w	r3, r2, r3
 80025d0:	693a      	ldr	r2, [r7, #16]
 80025d2:	4313      	orrs	r3, r2
 80025d4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	08da      	lsrs	r2, r3, #3
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	3208      	adds	r2, #8
 80025de:	6939      	ldr	r1, [r7, #16]
 80025e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80025ea:	697b      	ldr	r3, [r7, #20]
 80025ec:	005b      	lsls	r3, r3, #1
 80025ee:	2203      	movs	r2, #3
 80025f0:	fa02 f303 	lsl.w	r3, r2, r3
 80025f4:	43db      	mvns	r3, r3
 80025f6:	693a      	ldr	r2, [r7, #16]
 80025f8:	4013      	ands	r3, r2
 80025fa:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	f003 0203 	and.w	r2, r3, #3
 8002604:	697b      	ldr	r3, [r7, #20]
 8002606:	005b      	lsls	r3, r3, #1
 8002608:	fa02 f303 	lsl.w	r3, r2, r3
 800260c:	693a      	ldr	r2, [r7, #16]
 800260e:	4313      	orrs	r3, r2
 8002610:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	693a      	ldr	r2, [r7, #16]
 8002616:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002620:	2b00      	cmp	r3, #0
 8002622:	f000 80ac 	beq.w	800277e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002626:	4b5f      	ldr	r3, [pc, #380]	@ (80027a4 <HAL_GPIO_Init+0x330>)
 8002628:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800262a:	4a5e      	ldr	r2, [pc, #376]	@ (80027a4 <HAL_GPIO_Init+0x330>)
 800262c:	f043 0301 	orr.w	r3, r3, #1
 8002630:	6613      	str	r3, [r2, #96]	@ 0x60
 8002632:	4b5c      	ldr	r3, [pc, #368]	@ (80027a4 <HAL_GPIO_Init+0x330>)
 8002634:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002636:	f003 0301 	and.w	r3, r3, #1
 800263a:	60bb      	str	r3, [r7, #8]
 800263c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800263e:	4a5a      	ldr	r2, [pc, #360]	@ (80027a8 <HAL_GPIO_Init+0x334>)
 8002640:	697b      	ldr	r3, [r7, #20]
 8002642:	089b      	lsrs	r3, r3, #2
 8002644:	3302      	adds	r3, #2
 8002646:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800264a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800264c:	697b      	ldr	r3, [r7, #20]
 800264e:	f003 0303 	and.w	r3, r3, #3
 8002652:	009b      	lsls	r3, r3, #2
 8002654:	220f      	movs	r2, #15
 8002656:	fa02 f303 	lsl.w	r3, r2, r3
 800265a:	43db      	mvns	r3, r3
 800265c:	693a      	ldr	r2, [r7, #16]
 800265e:	4013      	ands	r3, r2
 8002660:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002668:	d025      	beq.n	80026b6 <HAL_GPIO_Init+0x242>
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	4a4f      	ldr	r2, [pc, #316]	@ (80027ac <HAL_GPIO_Init+0x338>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d01f      	beq.n	80026b2 <HAL_GPIO_Init+0x23e>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	4a4e      	ldr	r2, [pc, #312]	@ (80027b0 <HAL_GPIO_Init+0x33c>)
 8002676:	4293      	cmp	r3, r2
 8002678:	d019      	beq.n	80026ae <HAL_GPIO_Init+0x23a>
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	4a4d      	ldr	r2, [pc, #308]	@ (80027b4 <HAL_GPIO_Init+0x340>)
 800267e:	4293      	cmp	r3, r2
 8002680:	d013      	beq.n	80026aa <HAL_GPIO_Init+0x236>
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	4a4c      	ldr	r2, [pc, #304]	@ (80027b8 <HAL_GPIO_Init+0x344>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d00d      	beq.n	80026a6 <HAL_GPIO_Init+0x232>
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	4a4b      	ldr	r2, [pc, #300]	@ (80027bc <HAL_GPIO_Init+0x348>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d007      	beq.n	80026a2 <HAL_GPIO_Init+0x22e>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	4a4a      	ldr	r2, [pc, #296]	@ (80027c0 <HAL_GPIO_Init+0x34c>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d101      	bne.n	800269e <HAL_GPIO_Init+0x22a>
 800269a:	2306      	movs	r3, #6
 800269c:	e00c      	b.n	80026b8 <HAL_GPIO_Init+0x244>
 800269e:	2307      	movs	r3, #7
 80026a0:	e00a      	b.n	80026b8 <HAL_GPIO_Init+0x244>
 80026a2:	2305      	movs	r3, #5
 80026a4:	e008      	b.n	80026b8 <HAL_GPIO_Init+0x244>
 80026a6:	2304      	movs	r3, #4
 80026a8:	e006      	b.n	80026b8 <HAL_GPIO_Init+0x244>
 80026aa:	2303      	movs	r3, #3
 80026ac:	e004      	b.n	80026b8 <HAL_GPIO_Init+0x244>
 80026ae:	2302      	movs	r3, #2
 80026b0:	e002      	b.n	80026b8 <HAL_GPIO_Init+0x244>
 80026b2:	2301      	movs	r3, #1
 80026b4:	e000      	b.n	80026b8 <HAL_GPIO_Init+0x244>
 80026b6:	2300      	movs	r3, #0
 80026b8:	697a      	ldr	r2, [r7, #20]
 80026ba:	f002 0203 	and.w	r2, r2, #3
 80026be:	0092      	lsls	r2, r2, #2
 80026c0:	4093      	lsls	r3, r2
 80026c2:	693a      	ldr	r2, [r7, #16]
 80026c4:	4313      	orrs	r3, r2
 80026c6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80026c8:	4937      	ldr	r1, [pc, #220]	@ (80027a8 <HAL_GPIO_Init+0x334>)
 80026ca:	697b      	ldr	r3, [r7, #20]
 80026cc:	089b      	lsrs	r3, r3, #2
 80026ce:	3302      	adds	r3, #2
 80026d0:	693a      	ldr	r2, [r7, #16]
 80026d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80026d6:	4b3b      	ldr	r3, [pc, #236]	@ (80027c4 <HAL_GPIO_Init+0x350>)
 80026d8:	689b      	ldr	r3, [r3, #8]
 80026da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	43db      	mvns	r3, r3
 80026e0:	693a      	ldr	r2, [r7, #16]
 80026e2:	4013      	ands	r3, r2
 80026e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d003      	beq.n	80026fa <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80026f2:	693a      	ldr	r2, [r7, #16]
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	4313      	orrs	r3, r2
 80026f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80026fa:	4a32      	ldr	r2, [pc, #200]	@ (80027c4 <HAL_GPIO_Init+0x350>)
 80026fc:	693b      	ldr	r3, [r7, #16]
 80026fe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002700:	4b30      	ldr	r3, [pc, #192]	@ (80027c4 <HAL_GPIO_Init+0x350>)
 8002702:	68db      	ldr	r3, [r3, #12]
 8002704:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	43db      	mvns	r3, r3
 800270a:	693a      	ldr	r2, [r7, #16]
 800270c:	4013      	ands	r3, r2
 800270e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002718:	2b00      	cmp	r3, #0
 800271a:	d003      	beq.n	8002724 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800271c:	693a      	ldr	r2, [r7, #16]
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	4313      	orrs	r3, r2
 8002722:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002724:	4a27      	ldr	r2, [pc, #156]	@ (80027c4 <HAL_GPIO_Init+0x350>)
 8002726:	693b      	ldr	r3, [r7, #16]
 8002728:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800272a:	4b26      	ldr	r3, [pc, #152]	@ (80027c4 <HAL_GPIO_Init+0x350>)
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	43db      	mvns	r3, r3
 8002734:	693a      	ldr	r2, [r7, #16]
 8002736:	4013      	ands	r3, r2
 8002738:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002742:	2b00      	cmp	r3, #0
 8002744:	d003      	beq.n	800274e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002746:	693a      	ldr	r2, [r7, #16]
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	4313      	orrs	r3, r2
 800274c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800274e:	4a1d      	ldr	r2, [pc, #116]	@ (80027c4 <HAL_GPIO_Init+0x350>)
 8002750:	693b      	ldr	r3, [r7, #16]
 8002752:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002754:	4b1b      	ldr	r3, [pc, #108]	@ (80027c4 <HAL_GPIO_Init+0x350>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	43db      	mvns	r3, r3
 800275e:	693a      	ldr	r2, [r7, #16]
 8002760:	4013      	ands	r3, r2
 8002762:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800276c:	2b00      	cmp	r3, #0
 800276e:	d003      	beq.n	8002778 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002770:	693a      	ldr	r2, [r7, #16]
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	4313      	orrs	r3, r2
 8002776:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002778:	4a12      	ldr	r2, [pc, #72]	@ (80027c4 <HAL_GPIO_Init+0x350>)
 800277a:	693b      	ldr	r3, [r7, #16]
 800277c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800277e:	697b      	ldr	r3, [r7, #20]
 8002780:	3301      	adds	r3, #1
 8002782:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	681a      	ldr	r2, [r3, #0]
 8002788:	697b      	ldr	r3, [r7, #20]
 800278a:	fa22 f303 	lsr.w	r3, r2, r3
 800278e:	2b00      	cmp	r3, #0
 8002790:	f47f ae78 	bne.w	8002484 <HAL_GPIO_Init+0x10>
  }
}
 8002794:	bf00      	nop
 8002796:	bf00      	nop
 8002798:	371c      	adds	r7, #28
 800279a:	46bd      	mov	sp, r7
 800279c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a0:	4770      	bx	lr
 80027a2:	bf00      	nop
 80027a4:	40021000 	.word	0x40021000
 80027a8:	40010000 	.word	0x40010000
 80027ac:	48000400 	.word	0x48000400
 80027b0:	48000800 	.word	0x48000800
 80027b4:	48000c00 	.word	0x48000c00
 80027b8:	48001000 	.word	0x48001000
 80027bc:	48001400 	.word	0x48001400
 80027c0:	48001800 	.word	0x48001800
 80027c4:	40010400 	.word	0x40010400

080027c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80027c8:	b480      	push	{r7}
 80027ca:	b083      	sub	sp, #12
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
 80027d0:	460b      	mov	r3, r1
 80027d2:	807b      	strh	r3, [r7, #2]
 80027d4:	4613      	mov	r3, r2
 80027d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80027d8:	787b      	ldrb	r3, [r7, #1]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d003      	beq.n	80027e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80027de:	887a      	ldrh	r2, [r7, #2]
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80027e4:	e002      	b.n	80027ec <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80027e6:	887a      	ldrh	r2, [r7, #2]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80027ec:	bf00      	nop
 80027ee:	370c      	adds	r7, #12
 80027f0:	46bd      	mov	sp, r7
 80027f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f6:	4770      	bx	lr

080027f8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b085      	sub	sp, #20
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
 8002800:	460b      	mov	r3, r1
 8002802:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	695b      	ldr	r3, [r3, #20]
 8002808:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800280a:	887a      	ldrh	r2, [r7, #2]
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	4013      	ands	r3, r2
 8002810:	041a      	lsls	r2, r3, #16
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	43d9      	mvns	r1, r3
 8002816:	887b      	ldrh	r3, [r7, #2]
 8002818:	400b      	ands	r3, r1
 800281a:	431a      	orrs	r2, r3
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	619a      	str	r2, [r3, #24]
}
 8002820:	bf00      	nop
 8002822:	3714      	adds	r7, #20
 8002824:	46bd      	mov	sp, r7
 8002826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282a:	4770      	bx	lr

0800282c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800282c:	b480      	push	{r7}
 800282e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002830:	4b04      	ldr	r3, [pc, #16]	@ (8002844 <HAL_PWREx_GetVoltageRange+0x18>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002838:	4618      	mov	r0, r3
 800283a:	46bd      	mov	sp, r7
 800283c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002840:	4770      	bx	lr
 8002842:	bf00      	nop
 8002844:	40007000 	.word	0x40007000

08002848 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002848:	b480      	push	{r7}
 800284a:	b085      	sub	sp, #20
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002856:	d130      	bne.n	80028ba <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002858:	4b23      	ldr	r3, [pc, #140]	@ (80028e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002860:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002864:	d038      	beq.n	80028d8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002866:	4b20      	ldr	r3, [pc, #128]	@ (80028e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800286e:	4a1e      	ldr	r2, [pc, #120]	@ (80028e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002870:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002874:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002876:	4b1d      	ldr	r3, [pc, #116]	@ (80028ec <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	2232      	movs	r2, #50	@ 0x32
 800287c:	fb02 f303 	mul.w	r3, r2, r3
 8002880:	4a1b      	ldr	r2, [pc, #108]	@ (80028f0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002882:	fba2 2303 	umull	r2, r3, r2, r3
 8002886:	0c9b      	lsrs	r3, r3, #18
 8002888:	3301      	adds	r3, #1
 800288a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800288c:	e002      	b.n	8002894 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	3b01      	subs	r3, #1
 8002892:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002894:	4b14      	ldr	r3, [pc, #80]	@ (80028e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002896:	695b      	ldr	r3, [r3, #20]
 8002898:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800289c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80028a0:	d102      	bne.n	80028a8 <HAL_PWREx_ControlVoltageScaling+0x60>
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d1f2      	bne.n	800288e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80028a8:	4b0f      	ldr	r3, [pc, #60]	@ (80028e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028aa:	695b      	ldr	r3, [r3, #20]
 80028ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80028b4:	d110      	bne.n	80028d8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80028b6:	2303      	movs	r3, #3
 80028b8:	e00f      	b.n	80028da <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80028ba:	4b0b      	ldr	r3, [pc, #44]	@ (80028e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80028c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80028c6:	d007      	beq.n	80028d8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80028c8:	4b07      	ldr	r3, [pc, #28]	@ (80028e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80028d0:	4a05      	ldr	r2, [pc, #20]	@ (80028e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028d2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80028d6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80028d8:	2300      	movs	r3, #0
}
 80028da:	4618      	mov	r0, r3
 80028dc:	3714      	adds	r7, #20
 80028de:	46bd      	mov	sp, r7
 80028e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e4:	4770      	bx	lr
 80028e6:	bf00      	nop
 80028e8:	40007000 	.word	0x40007000
 80028ec:	20000030 	.word	0x20000030
 80028f0:	431bde83 	.word	0x431bde83

080028f4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b088      	sub	sp, #32
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d101      	bne.n	8002906 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002902:	2301      	movs	r3, #1
 8002904:	e3ca      	b.n	800309c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002906:	4b97      	ldr	r3, [pc, #604]	@ (8002b64 <HAL_RCC_OscConfig+0x270>)
 8002908:	689b      	ldr	r3, [r3, #8]
 800290a:	f003 030c 	and.w	r3, r3, #12
 800290e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002910:	4b94      	ldr	r3, [pc, #592]	@ (8002b64 <HAL_RCC_OscConfig+0x270>)
 8002912:	68db      	ldr	r3, [r3, #12]
 8002914:	f003 0303 	and.w	r3, r3, #3
 8002918:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f003 0310 	and.w	r3, r3, #16
 8002922:	2b00      	cmp	r3, #0
 8002924:	f000 80e4 	beq.w	8002af0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002928:	69bb      	ldr	r3, [r7, #24]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d007      	beq.n	800293e <HAL_RCC_OscConfig+0x4a>
 800292e:	69bb      	ldr	r3, [r7, #24]
 8002930:	2b0c      	cmp	r3, #12
 8002932:	f040 808b 	bne.w	8002a4c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	2b01      	cmp	r3, #1
 800293a:	f040 8087 	bne.w	8002a4c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800293e:	4b89      	ldr	r3, [pc, #548]	@ (8002b64 <HAL_RCC_OscConfig+0x270>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f003 0302 	and.w	r3, r3, #2
 8002946:	2b00      	cmp	r3, #0
 8002948:	d005      	beq.n	8002956 <HAL_RCC_OscConfig+0x62>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	699b      	ldr	r3, [r3, #24]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d101      	bne.n	8002956 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	e3a2      	b.n	800309c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6a1a      	ldr	r2, [r3, #32]
 800295a:	4b82      	ldr	r3, [pc, #520]	@ (8002b64 <HAL_RCC_OscConfig+0x270>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f003 0308 	and.w	r3, r3, #8
 8002962:	2b00      	cmp	r3, #0
 8002964:	d004      	beq.n	8002970 <HAL_RCC_OscConfig+0x7c>
 8002966:	4b7f      	ldr	r3, [pc, #508]	@ (8002b64 <HAL_RCC_OscConfig+0x270>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800296e:	e005      	b.n	800297c <HAL_RCC_OscConfig+0x88>
 8002970:	4b7c      	ldr	r3, [pc, #496]	@ (8002b64 <HAL_RCC_OscConfig+0x270>)
 8002972:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002976:	091b      	lsrs	r3, r3, #4
 8002978:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800297c:	4293      	cmp	r3, r2
 800297e:	d223      	bcs.n	80029c8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6a1b      	ldr	r3, [r3, #32]
 8002984:	4618      	mov	r0, r3
 8002986:	f000 fd87 	bl	8003498 <RCC_SetFlashLatencyFromMSIRange>
 800298a:	4603      	mov	r3, r0
 800298c:	2b00      	cmp	r3, #0
 800298e:	d001      	beq.n	8002994 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002990:	2301      	movs	r3, #1
 8002992:	e383      	b.n	800309c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002994:	4b73      	ldr	r3, [pc, #460]	@ (8002b64 <HAL_RCC_OscConfig+0x270>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a72      	ldr	r2, [pc, #456]	@ (8002b64 <HAL_RCC_OscConfig+0x270>)
 800299a:	f043 0308 	orr.w	r3, r3, #8
 800299e:	6013      	str	r3, [r2, #0]
 80029a0:	4b70      	ldr	r3, [pc, #448]	@ (8002b64 <HAL_RCC_OscConfig+0x270>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6a1b      	ldr	r3, [r3, #32]
 80029ac:	496d      	ldr	r1, [pc, #436]	@ (8002b64 <HAL_RCC_OscConfig+0x270>)
 80029ae:	4313      	orrs	r3, r2
 80029b0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80029b2:	4b6c      	ldr	r3, [pc, #432]	@ (8002b64 <HAL_RCC_OscConfig+0x270>)
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	69db      	ldr	r3, [r3, #28]
 80029be:	021b      	lsls	r3, r3, #8
 80029c0:	4968      	ldr	r1, [pc, #416]	@ (8002b64 <HAL_RCC_OscConfig+0x270>)
 80029c2:	4313      	orrs	r3, r2
 80029c4:	604b      	str	r3, [r1, #4]
 80029c6:	e025      	b.n	8002a14 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80029c8:	4b66      	ldr	r3, [pc, #408]	@ (8002b64 <HAL_RCC_OscConfig+0x270>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4a65      	ldr	r2, [pc, #404]	@ (8002b64 <HAL_RCC_OscConfig+0x270>)
 80029ce:	f043 0308 	orr.w	r3, r3, #8
 80029d2:	6013      	str	r3, [r2, #0]
 80029d4:	4b63      	ldr	r3, [pc, #396]	@ (8002b64 <HAL_RCC_OscConfig+0x270>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6a1b      	ldr	r3, [r3, #32]
 80029e0:	4960      	ldr	r1, [pc, #384]	@ (8002b64 <HAL_RCC_OscConfig+0x270>)
 80029e2:	4313      	orrs	r3, r2
 80029e4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80029e6:	4b5f      	ldr	r3, [pc, #380]	@ (8002b64 <HAL_RCC_OscConfig+0x270>)
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	69db      	ldr	r3, [r3, #28]
 80029f2:	021b      	lsls	r3, r3, #8
 80029f4:	495b      	ldr	r1, [pc, #364]	@ (8002b64 <HAL_RCC_OscConfig+0x270>)
 80029f6:	4313      	orrs	r3, r2
 80029f8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80029fa:	69bb      	ldr	r3, [r7, #24]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d109      	bne.n	8002a14 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6a1b      	ldr	r3, [r3, #32]
 8002a04:	4618      	mov	r0, r3
 8002a06:	f000 fd47 	bl	8003498 <RCC_SetFlashLatencyFromMSIRange>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d001      	beq.n	8002a14 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002a10:	2301      	movs	r3, #1
 8002a12:	e343      	b.n	800309c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002a14:	f000 fc4a 	bl	80032ac <HAL_RCC_GetSysClockFreq>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	4b52      	ldr	r3, [pc, #328]	@ (8002b64 <HAL_RCC_OscConfig+0x270>)
 8002a1c:	689b      	ldr	r3, [r3, #8]
 8002a1e:	091b      	lsrs	r3, r3, #4
 8002a20:	f003 030f 	and.w	r3, r3, #15
 8002a24:	4950      	ldr	r1, [pc, #320]	@ (8002b68 <HAL_RCC_OscConfig+0x274>)
 8002a26:	5ccb      	ldrb	r3, [r1, r3]
 8002a28:	f003 031f 	and.w	r3, r3, #31
 8002a2c:	fa22 f303 	lsr.w	r3, r2, r3
 8002a30:	4a4e      	ldr	r2, [pc, #312]	@ (8002b6c <HAL_RCC_OscConfig+0x278>)
 8002a32:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002a34:	4b4e      	ldr	r3, [pc, #312]	@ (8002b70 <HAL_RCC_OscConfig+0x27c>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f7fe fa63 	bl	8000f04 <HAL_InitTick>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002a42:	7bfb      	ldrb	r3, [r7, #15]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d052      	beq.n	8002aee <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002a48:	7bfb      	ldrb	r3, [r7, #15]
 8002a4a:	e327      	b.n	800309c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	699b      	ldr	r3, [r3, #24]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d032      	beq.n	8002aba <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002a54:	4b43      	ldr	r3, [pc, #268]	@ (8002b64 <HAL_RCC_OscConfig+0x270>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4a42      	ldr	r2, [pc, #264]	@ (8002b64 <HAL_RCC_OscConfig+0x270>)
 8002a5a:	f043 0301 	orr.w	r3, r3, #1
 8002a5e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002a60:	f7fe fc52 	bl	8001308 <HAL_GetTick>
 8002a64:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002a66:	e008      	b.n	8002a7a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002a68:	f7fe fc4e 	bl	8001308 <HAL_GetTick>
 8002a6c:	4602      	mov	r2, r0
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	1ad3      	subs	r3, r2, r3
 8002a72:	2b02      	cmp	r3, #2
 8002a74:	d901      	bls.n	8002a7a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002a76:	2303      	movs	r3, #3
 8002a78:	e310      	b.n	800309c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002a7a:	4b3a      	ldr	r3, [pc, #232]	@ (8002b64 <HAL_RCC_OscConfig+0x270>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f003 0302 	and.w	r3, r3, #2
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d0f0      	beq.n	8002a68 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002a86:	4b37      	ldr	r3, [pc, #220]	@ (8002b64 <HAL_RCC_OscConfig+0x270>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a36      	ldr	r2, [pc, #216]	@ (8002b64 <HAL_RCC_OscConfig+0x270>)
 8002a8c:	f043 0308 	orr.w	r3, r3, #8
 8002a90:	6013      	str	r3, [r2, #0]
 8002a92:	4b34      	ldr	r3, [pc, #208]	@ (8002b64 <HAL_RCC_OscConfig+0x270>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6a1b      	ldr	r3, [r3, #32]
 8002a9e:	4931      	ldr	r1, [pc, #196]	@ (8002b64 <HAL_RCC_OscConfig+0x270>)
 8002aa0:	4313      	orrs	r3, r2
 8002aa2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002aa4:	4b2f      	ldr	r3, [pc, #188]	@ (8002b64 <HAL_RCC_OscConfig+0x270>)
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	69db      	ldr	r3, [r3, #28]
 8002ab0:	021b      	lsls	r3, r3, #8
 8002ab2:	492c      	ldr	r1, [pc, #176]	@ (8002b64 <HAL_RCC_OscConfig+0x270>)
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	604b      	str	r3, [r1, #4]
 8002ab8:	e01a      	b.n	8002af0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002aba:	4b2a      	ldr	r3, [pc, #168]	@ (8002b64 <HAL_RCC_OscConfig+0x270>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a29      	ldr	r2, [pc, #164]	@ (8002b64 <HAL_RCC_OscConfig+0x270>)
 8002ac0:	f023 0301 	bic.w	r3, r3, #1
 8002ac4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002ac6:	f7fe fc1f 	bl	8001308 <HAL_GetTick>
 8002aca:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002acc:	e008      	b.n	8002ae0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002ace:	f7fe fc1b 	bl	8001308 <HAL_GetTick>
 8002ad2:	4602      	mov	r2, r0
 8002ad4:	693b      	ldr	r3, [r7, #16]
 8002ad6:	1ad3      	subs	r3, r2, r3
 8002ad8:	2b02      	cmp	r3, #2
 8002ada:	d901      	bls.n	8002ae0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002adc:	2303      	movs	r3, #3
 8002ade:	e2dd      	b.n	800309c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002ae0:	4b20      	ldr	r3, [pc, #128]	@ (8002b64 <HAL_RCC_OscConfig+0x270>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f003 0302 	and.w	r3, r3, #2
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d1f0      	bne.n	8002ace <HAL_RCC_OscConfig+0x1da>
 8002aec:	e000      	b.n	8002af0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002aee:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f003 0301 	and.w	r3, r3, #1
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d074      	beq.n	8002be6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002afc:	69bb      	ldr	r3, [r7, #24]
 8002afe:	2b08      	cmp	r3, #8
 8002b00:	d005      	beq.n	8002b0e <HAL_RCC_OscConfig+0x21a>
 8002b02:	69bb      	ldr	r3, [r7, #24]
 8002b04:	2b0c      	cmp	r3, #12
 8002b06:	d10e      	bne.n	8002b26 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002b08:	697b      	ldr	r3, [r7, #20]
 8002b0a:	2b03      	cmp	r3, #3
 8002b0c:	d10b      	bne.n	8002b26 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b0e:	4b15      	ldr	r3, [pc, #84]	@ (8002b64 <HAL_RCC_OscConfig+0x270>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d064      	beq.n	8002be4 <HAL_RCC_OscConfig+0x2f0>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d160      	bne.n	8002be4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002b22:	2301      	movs	r3, #1
 8002b24:	e2ba      	b.n	800309c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	685b      	ldr	r3, [r3, #4]
 8002b2a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b2e:	d106      	bne.n	8002b3e <HAL_RCC_OscConfig+0x24a>
 8002b30:	4b0c      	ldr	r3, [pc, #48]	@ (8002b64 <HAL_RCC_OscConfig+0x270>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a0b      	ldr	r2, [pc, #44]	@ (8002b64 <HAL_RCC_OscConfig+0x270>)
 8002b36:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b3a:	6013      	str	r3, [r2, #0]
 8002b3c:	e026      	b.n	8002b8c <HAL_RCC_OscConfig+0x298>
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002b46:	d115      	bne.n	8002b74 <HAL_RCC_OscConfig+0x280>
 8002b48:	4b06      	ldr	r3, [pc, #24]	@ (8002b64 <HAL_RCC_OscConfig+0x270>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4a05      	ldr	r2, [pc, #20]	@ (8002b64 <HAL_RCC_OscConfig+0x270>)
 8002b4e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b52:	6013      	str	r3, [r2, #0]
 8002b54:	4b03      	ldr	r3, [pc, #12]	@ (8002b64 <HAL_RCC_OscConfig+0x270>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4a02      	ldr	r2, [pc, #8]	@ (8002b64 <HAL_RCC_OscConfig+0x270>)
 8002b5a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b5e:	6013      	str	r3, [r2, #0]
 8002b60:	e014      	b.n	8002b8c <HAL_RCC_OscConfig+0x298>
 8002b62:	bf00      	nop
 8002b64:	40021000 	.word	0x40021000
 8002b68:	08008918 	.word	0x08008918
 8002b6c:	20000030 	.word	0x20000030
 8002b70:	20000034 	.word	0x20000034
 8002b74:	4ba0      	ldr	r3, [pc, #640]	@ (8002df8 <HAL_RCC_OscConfig+0x504>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4a9f      	ldr	r2, [pc, #636]	@ (8002df8 <HAL_RCC_OscConfig+0x504>)
 8002b7a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b7e:	6013      	str	r3, [r2, #0]
 8002b80:	4b9d      	ldr	r3, [pc, #628]	@ (8002df8 <HAL_RCC_OscConfig+0x504>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a9c      	ldr	r2, [pc, #624]	@ (8002df8 <HAL_RCC_OscConfig+0x504>)
 8002b86:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b8a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d013      	beq.n	8002bbc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b94:	f7fe fbb8 	bl	8001308 <HAL_GetTick>
 8002b98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b9a:	e008      	b.n	8002bae <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b9c:	f7fe fbb4 	bl	8001308 <HAL_GetTick>
 8002ba0:	4602      	mov	r2, r0
 8002ba2:	693b      	ldr	r3, [r7, #16]
 8002ba4:	1ad3      	subs	r3, r2, r3
 8002ba6:	2b64      	cmp	r3, #100	@ 0x64
 8002ba8:	d901      	bls.n	8002bae <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002baa:	2303      	movs	r3, #3
 8002bac:	e276      	b.n	800309c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002bae:	4b92      	ldr	r3, [pc, #584]	@ (8002df8 <HAL_RCC_OscConfig+0x504>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d0f0      	beq.n	8002b9c <HAL_RCC_OscConfig+0x2a8>
 8002bba:	e014      	b.n	8002be6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bbc:	f7fe fba4 	bl	8001308 <HAL_GetTick>
 8002bc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002bc2:	e008      	b.n	8002bd6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bc4:	f7fe fba0 	bl	8001308 <HAL_GetTick>
 8002bc8:	4602      	mov	r2, r0
 8002bca:	693b      	ldr	r3, [r7, #16]
 8002bcc:	1ad3      	subs	r3, r2, r3
 8002bce:	2b64      	cmp	r3, #100	@ 0x64
 8002bd0:	d901      	bls.n	8002bd6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002bd2:	2303      	movs	r3, #3
 8002bd4:	e262      	b.n	800309c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002bd6:	4b88      	ldr	r3, [pc, #544]	@ (8002df8 <HAL_RCC_OscConfig+0x504>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d1f0      	bne.n	8002bc4 <HAL_RCC_OscConfig+0x2d0>
 8002be2:	e000      	b.n	8002be6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002be4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f003 0302 	and.w	r3, r3, #2
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d060      	beq.n	8002cb4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002bf2:	69bb      	ldr	r3, [r7, #24]
 8002bf4:	2b04      	cmp	r3, #4
 8002bf6:	d005      	beq.n	8002c04 <HAL_RCC_OscConfig+0x310>
 8002bf8:	69bb      	ldr	r3, [r7, #24]
 8002bfa:	2b0c      	cmp	r3, #12
 8002bfc:	d119      	bne.n	8002c32 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002bfe:	697b      	ldr	r3, [r7, #20]
 8002c00:	2b02      	cmp	r3, #2
 8002c02:	d116      	bne.n	8002c32 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c04:	4b7c      	ldr	r3, [pc, #496]	@ (8002df8 <HAL_RCC_OscConfig+0x504>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d005      	beq.n	8002c1c <HAL_RCC_OscConfig+0x328>
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	68db      	ldr	r3, [r3, #12]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d101      	bne.n	8002c1c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002c18:	2301      	movs	r3, #1
 8002c1a:	e23f      	b.n	800309c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c1c:	4b76      	ldr	r3, [pc, #472]	@ (8002df8 <HAL_RCC_OscConfig+0x504>)
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	691b      	ldr	r3, [r3, #16]
 8002c28:	061b      	lsls	r3, r3, #24
 8002c2a:	4973      	ldr	r1, [pc, #460]	@ (8002df8 <HAL_RCC_OscConfig+0x504>)
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c30:	e040      	b.n	8002cb4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	68db      	ldr	r3, [r3, #12]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d023      	beq.n	8002c82 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c3a:	4b6f      	ldr	r3, [pc, #444]	@ (8002df8 <HAL_RCC_OscConfig+0x504>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4a6e      	ldr	r2, [pc, #440]	@ (8002df8 <HAL_RCC_OscConfig+0x504>)
 8002c40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c44:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c46:	f7fe fb5f 	bl	8001308 <HAL_GetTick>
 8002c4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c4c:	e008      	b.n	8002c60 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c4e:	f7fe fb5b 	bl	8001308 <HAL_GetTick>
 8002c52:	4602      	mov	r2, r0
 8002c54:	693b      	ldr	r3, [r7, #16]
 8002c56:	1ad3      	subs	r3, r2, r3
 8002c58:	2b02      	cmp	r3, #2
 8002c5a:	d901      	bls.n	8002c60 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002c5c:	2303      	movs	r3, #3
 8002c5e:	e21d      	b.n	800309c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c60:	4b65      	ldr	r3, [pc, #404]	@ (8002df8 <HAL_RCC_OscConfig+0x504>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d0f0      	beq.n	8002c4e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c6c:	4b62      	ldr	r3, [pc, #392]	@ (8002df8 <HAL_RCC_OscConfig+0x504>)
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	691b      	ldr	r3, [r3, #16]
 8002c78:	061b      	lsls	r3, r3, #24
 8002c7a:	495f      	ldr	r1, [pc, #380]	@ (8002df8 <HAL_RCC_OscConfig+0x504>)
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	604b      	str	r3, [r1, #4]
 8002c80:	e018      	b.n	8002cb4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c82:	4b5d      	ldr	r3, [pc, #372]	@ (8002df8 <HAL_RCC_OscConfig+0x504>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4a5c      	ldr	r2, [pc, #368]	@ (8002df8 <HAL_RCC_OscConfig+0x504>)
 8002c88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002c8c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c8e:	f7fe fb3b 	bl	8001308 <HAL_GetTick>
 8002c92:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002c94:	e008      	b.n	8002ca8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c96:	f7fe fb37 	bl	8001308 <HAL_GetTick>
 8002c9a:	4602      	mov	r2, r0
 8002c9c:	693b      	ldr	r3, [r7, #16]
 8002c9e:	1ad3      	subs	r3, r2, r3
 8002ca0:	2b02      	cmp	r3, #2
 8002ca2:	d901      	bls.n	8002ca8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002ca4:	2303      	movs	r3, #3
 8002ca6:	e1f9      	b.n	800309c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ca8:	4b53      	ldr	r3, [pc, #332]	@ (8002df8 <HAL_RCC_OscConfig+0x504>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d1f0      	bne.n	8002c96 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f003 0308 	and.w	r3, r3, #8
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d03c      	beq.n	8002d3a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	695b      	ldr	r3, [r3, #20]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d01c      	beq.n	8002d02 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002cc8:	4b4b      	ldr	r3, [pc, #300]	@ (8002df8 <HAL_RCC_OscConfig+0x504>)
 8002cca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002cce:	4a4a      	ldr	r2, [pc, #296]	@ (8002df8 <HAL_RCC_OscConfig+0x504>)
 8002cd0:	f043 0301 	orr.w	r3, r3, #1
 8002cd4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cd8:	f7fe fb16 	bl	8001308 <HAL_GetTick>
 8002cdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002cde:	e008      	b.n	8002cf2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ce0:	f7fe fb12 	bl	8001308 <HAL_GetTick>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	693b      	ldr	r3, [r7, #16]
 8002ce8:	1ad3      	subs	r3, r2, r3
 8002cea:	2b02      	cmp	r3, #2
 8002cec:	d901      	bls.n	8002cf2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002cee:	2303      	movs	r3, #3
 8002cf0:	e1d4      	b.n	800309c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002cf2:	4b41      	ldr	r3, [pc, #260]	@ (8002df8 <HAL_RCC_OscConfig+0x504>)
 8002cf4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002cf8:	f003 0302 	and.w	r3, r3, #2
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d0ef      	beq.n	8002ce0 <HAL_RCC_OscConfig+0x3ec>
 8002d00:	e01b      	b.n	8002d3a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d02:	4b3d      	ldr	r3, [pc, #244]	@ (8002df8 <HAL_RCC_OscConfig+0x504>)
 8002d04:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d08:	4a3b      	ldr	r2, [pc, #236]	@ (8002df8 <HAL_RCC_OscConfig+0x504>)
 8002d0a:	f023 0301 	bic.w	r3, r3, #1
 8002d0e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d12:	f7fe faf9 	bl	8001308 <HAL_GetTick>
 8002d16:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002d18:	e008      	b.n	8002d2c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d1a:	f7fe faf5 	bl	8001308 <HAL_GetTick>
 8002d1e:	4602      	mov	r2, r0
 8002d20:	693b      	ldr	r3, [r7, #16]
 8002d22:	1ad3      	subs	r3, r2, r3
 8002d24:	2b02      	cmp	r3, #2
 8002d26:	d901      	bls.n	8002d2c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002d28:	2303      	movs	r3, #3
 8002d2a:	e1b7      	b.n	800309c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002d2c:	4b32      	ldr	r3, [pc, #200]	@ (8002df8 <HAL_RCC_OscConfig+0x504>)
 8002d2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d32:	f003 0302 	and.w	r3, r3, #2
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d1ef      	bne.n	8002d1a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f003 0304 	and.w	r3, r3, #4
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	f000 80a6 	beq.w	8002e94 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002d4c:	4b2a      	ldr	r3, [pc, #168]	@ (8002df8 <HAL_RCC_OscConfig+0x504>)
 8002d4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d10d      	bne.n	8002d74 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d58:	4b27      	ldr	r3, [pc, #156]	@ (8002df8 <HAL_RCC_OscConfig+0x504>)
 8002d5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d5c:	4a26      	ldr	r2, [pc, #152]	@ (8002df8 <HAL_RCC_OscConfig+0x504>)
 8002d5e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d62:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d64:	4b24      	ldr	r3, [pc, #144]	@ (8002df8 <HAL_RCC_OscConfig+0x504>)
 8002d66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d6c:	60bb      	str	r3, [r7, #8]
 8002d6e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d70:	2301      	movs	r3, #1
 8002d72:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d74:	4b21      	ldr	r3, [pc, #132]	@ (8002dfc <HAL_RCC_OscConfig+0x508>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d118      	bne.n	8002db2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002d80:	4b1e      	ldr	r3, [pc, #120]	@ (8002dfc <HAL_RCC_OscConfig+0x508>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a1d      	ldr	r2, [pc, #116]	@ (8002dfc <HAL_RCC_OscConfig+0x508>)
 8002d86:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d8a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d8c:	f7fe fabc 	bl	8001308 <HAL_GetTick>
 8002d90:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d92:	e008      	b.n	8002da6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d94:	f7fe fab8 	bl	8001308 <HAL_GetTick>
 8002d98:	4602      	mov	r2, r0
 8002d9a:	693b      	ldr	r3, [r7, #16]
 8002d9c:	1ad3      	subs	r3, r2, r3
 8002d9e:	2b02      	cmp	r3, #2
 8002da0:	d901      	bls.n	8002da6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002da2:	2303      	movs	r3, #3
 8002da4:	e17a      	b.n	800309c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002da6:	4b15      	ldr	r3, [pc, #84]	@ (8002dfc <HAL_RCC_OscConfig+0x508>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d0f0      	beq.n	8002d94 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	689b      	ldr	r3, [r3, #8]
 8002db6:	2b01      	cmp	r3, #1
 8002db8:	d108      	bne.n	8002dcc <HAL_RCC_OscConfig+0x4d8>
 8002dba:	4b0f      	ldr	r3, [pc, #60]	@ (8002df8 <HAL_RCC_OscConfig+0x504>)
 8002dbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002dc0:	4a0d      	ldr	r2, [pc, #52]	@ (8002df8 <HAL_RCC_OscConfig+0x504>)
 8002dc2:	f043 0301 	orr.w	r3, r3, #1
 8002dc6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002dca:	e029      	b.n	8002e20 <HAL_RCC_OscConfig+0x52c>
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	689b      	ldr	r3, [r3, #8]
 8002dd0:	2b05      	cmp	r3, #5
 8002dd2:	d115      	bne.n	8002e00 <HAL_RCC_OscConfig+0x50c>
 8002dd4:	4b08      	ldr	r3, [pc, #32]	@ (8002df8 <HAL_RCC_OscConfig+0x504>)
 8002dd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002dda:	4a07      	ldr	r2, [pc, #28]	@ (8002df8 <HAL_RCC_OscConfig+0x504>)
 8002ddc:	f043 0304 	orr.w	r3, r3, #4
 8002de0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002de4:	4b04      	ldr	r3, [pc, #16]	@ (8002df8 <HAL_RCC_OscConfig+0x504>)
 8002de6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002dea:	4a03      	ldr	r2, [pc, #12]	@ (8002df8 <HAL_RCC_OscConfig+0x504>)
 8002dec:	f043 0301 	orr.w	r3, r3, #1
 8002df0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002df4:	e014      	b.n	8002e20 <HAL_RCC_OscConfig+0x52c>
 8002df6:	bf00      	nop
 8002df8:	40021000 	.word	0x40021000
 8002dfc:	40007000 	.word	0x40007000
 8002e00:	4b9c      	ldr	r3, [pc, #624]	@ (8003074 <HAL_RCC_OscConfig+0x780>)
 8002e02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e06:	4a9b      	ldr	r2, [pc, #620]	@ (8003074 <HAL_RCC_OscConfig+0x780>)
 8002e08:	f023 0301 	bic.w	r3, r3, #1
 8002e0c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002e10:	4b98      	ldr	r3, [pc, #608]	@ (8003074 <HAL_RCC_OscConfig+0x780>)
 8002e12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e16:	4a97      	ldr	r2, [pc, #604]	@ (8003074 <HAL_RCC_OscConfig+0x780>)
 8002e18:	f023 0304 	bic.w	r3, r3, #4
 8002e1c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d016      	beq.n	8002e56 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e28:	f7fe fa6e 	bl	8001308 <HAL_GetTick>
 8002e2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e2e:	e00a      	b.n	8002e46 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e30:	f7fe fa6a 	bl	8001308 <HAL_GetTick>
 8002e34:	4602      	mov	r2, r0
 8002e36:	693b      	ldr	r3, [r7, #16]
 8002e38:	1ad3      	subs	r3, r2, r3
 8002e3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d901      	bls.n	8002e46 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002e42:	2303      	movs	r3, #3
 8002e44:	e12a      	b.n	800309c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e46:	4b8b      	ldr	r3, [pc, #556]	@ (8003074 <HAL_RCC_OscConfig+0x780>)
 8002e48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e4c:	f003 0302 	and.w	r3, r3, #2
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d0ed      	beq.n	8002e30 <HAL_RCC_OscConfig+0x53c>
 8002e54:	e015      	b.n	8002e82 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e56:	f7fe fa57 	bl	8001308 <HAL_GetTick>
 8002e5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002e5c:	e00a      	b.n	8002e74 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e5e:	f7fe fa53 	bl	8001308 <HAL_GetTick>
 8002e62:	4602      	mov	r2, r0
 8002e64:	693b      	ldr	r3, [r7, #16]
 8002e66:	1ad3      	subs	r3, r2, r3
 8002e68:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d901      	bls.n	8002e74 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002e70:	2303      	movs	r3, #3
 8002e72:	e113      	b.n	800309c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002e74:	4b7f      	ldr	r3, [pc, #508]	@ (8003074 <HAL_RCC_OscConfig+0x780>)
 8002e76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e7a:	f003 0302 	and.w	r3, r3, #2
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d1ed      	bne.n	8002e5e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002e82:	7ffb      	ldrb	r3, [r7, #31]
 8002e84:	2b01      	cmp	r3, #1
 8002e86:	d105      	bne.n	8002e94 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e88:	4b7a      	ldr	r3, [pc, #488]	@ (8003074 <HAL_RCC_OscConfig+0x780>)
 8002e8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e8c:	4a79      	ldr	r2, [pc, #484]	@ (8003074 <HAL_RCC_OscConfig+0x780>)
 8002e8e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e92:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	f000 80fe 	beq.w	800309a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ea2:	2b02      	cmp	r3, #2
 8002ea4:	f040 80d0 	bne.w	8003048 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002ea8:	4b72      	ldr	r3, [pc, #456]	@ (8003074 <HAL_RCC_OscConfig+0x780>)
 8002eaa:	68db      	ldr	r3, [r3, #12]
 8002eac:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002eae:	697b      	ldr	r3, [r7, #20]
 8002eb0:	f003 0203 	and.w	r2, r3, #3
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eb8:	429a      	cmp	r2, r3
 8002eba:	d130      	bne.n	8002f1e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002ebc:	697b      	ldr	r3, [r7, #20]
 8002ebe:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ec6:	3b01      	subs	r3, #1
 8002ec8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002eca:	429a      	cmp	r2, r3
 8002ecc:	d127      	bne.n	8002f1e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ed8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002eda:	429a      	cmp	r2, r3
 8002edc:	d11f      	bne.n	8002f1e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002ede:	697b      	ldr	r3, [r7, #20]
 8002ee0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ee4:	687a      	ldr	r2, [r7, #4]
 8002ee6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002ee8:	2a07      	cmp	r2, #7
 8002eea:	bf14      	ite	ne
 8002eec:	2201      	movne	r2, #1
 8002eee:	2200      	moveq	r2, #0
 8002ef0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d113      	bne.n	8002f1e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ef6:	697b      	ldr	r3, [r7, #20]
 8002ef8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f00:	085b      	lsrs	r3, r3, #1
 8002f02:	3b01      	subs	r3, #1
 8002f04:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002f06:	429a      	cmp	r2, r3
 8002f08:	d109      	bne.n	8002f1e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002f0a:	697b      	ldr	r3, [r7, #20]
 8002f0c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f14:	085b      	lsrs	r3, r3, #1
 8002f16:	3b01      	subs	r3, #1
 8002f18:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f1a:	429a      	cmp	r2, r3
 8002f1c:	d06e      	beq.n	8002ffc <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002f1e:	69bb      	ldr	r3, [r7, #24]
 8002f20:	2b0c      	cmp	r3, #12
 8002f22:	d069      	beq.n	8002ff8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002f24:	4b53      	ldr	r3, [pc, #332]	@ (8003074 <HAL_RCC_OscConfig+0x780>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d105      	bne.n	8002f3c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002f30:	4b50      	ldr	r3, [pc, #320]	@ (8003074 <HAL_RCC_OscConfig+0x780>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d001      	beq.n	8002f40 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	e0ad      	b.n	800309c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002f40:	4b4c      	ldr	r3, [pc, #304]	@ (8003074 <HAL_RCC_OscConfig+0x780>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4a4b      	ldr	r2, [pc, #300]	@ (8003074 <HAL_RCC_OscConfig+0x780>)
 8002f46:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002f4a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002f4c:	f7fe f9dc 	bl	8001308 <HAL_GetTick>
 8002f50:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f52:	e008      	b.n	8002f66 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f54:	f7fe f9d8 	bl	8001308 <HAL_GetTick>
 8002f58:	4602      	mov	r2, r0
 8002f5a:	693b      	ldr	r3, [r7, #16]
 8002f5c:	1ad3      	subs	r3, r2, r3
 8002f5e:	2b02      	cmp	r3, #2
 8002f60:	d901      	bls.n	8002f66 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002f62:	2303      	movs	r3, #3
 8002f64:	e09a      	b.n	800309c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f66:	4b43      	ldr	r3, [pc, #268]	@ (8003074 <HAL_RCC_OscConfig+0x780>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d1f0      	bne.n	8002f54 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f72:	4b40      	ldr	r3, [pc, #256]	@ (8003074 <HAL_RCC_OscConfig+0x780>)
 8002f74:	68da      	ldr	r2, [r3, #12]
 8002f76:	4b40      	ldr	r3, [pc, #256]	@ (8003078 <HAL_RCC_OscConfig+0x784>)
 8002f78:	4013      	ands	r3, r2
 8002f7a:	687a      	ldr	r2, [r7, #4]
 8002f7c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002f7e:	687a      	ldr	r2, [r7, #4]
 8002f80:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002f82:	3a01      	subs	r2, #1
 8002f84:	0112      	lsls	r2, r2, #4
 8002f86:	4311      	orrs	r1, r2
 8002f88:	687a      	ldr	r2, [r7, #4]
 8002f8a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002f8c:	0212      	lsls	r2, r2, #8
 8002f8e:	4311      	orrs	r1, r2
 8002f90:	687a      	ldr	r2, [r7, #4]
 8002f92:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002f94:	0852      	lsrs	r2, r2, #1
 8002f96:	3a01      	subs	r2, #1
 8002f98:	0552      	lsls	r2, r2, #21
 8002f9a:	4311      	orrs	r1, r2
 8002f9c:	687a      	ldr	r2, [r7, #4]
 8002f9e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002fa0:	0852      	lsrs	r2, r2, #1
 8002fa2:	3a01      	subs	r2, #1
 8002fa4:	0652      	lsls	r2, r2, #25
 8002fa6:	4311      	orrs	r1, r2
 8002fa8:	687a      	ldr	r2, [r7, #4]
 8002faa:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002fac:	0912      	lsrs	r2, r2, #4
 8002fae:	0452      	lsls	r2, r2, #17
 8002fb0:	430a      	orrs	r2, r1
 8002fb2:	4930      	ldr	r1, [pc, #192]	@ (8003074 <HAL_RCC_OscConfig+0x780>)
 8002fb4:	4313      	orrs	r3, r2
 8002fb6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002fb8:	4b2e      	ldr	r3, [pc, #184]	@ (8003074 <HAL_RCC_OscConfig+0x780>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a2d      	ldr	r2, [pc, #180]	@ (8003074 <HAL_RCC_OscConfig+0x780>)
 8002fbe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002fc2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002fc4:	4b2b      	ldr	r3, [pc, #172]	@ (8003074 <HAL_RCC_OscConfig+0x780>)
 8002fc6:	68db      	ldr	r3, [r3, #12]
 8002fc8:	4a2a      	ldr	r2, [pc, #168]	@ (8003074 <HAL_RCC_OscConfig+0x780>)
 8002fca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002fce:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002fd0:	f7fe f99a 	bl	8001308 <HAL_GetTick>
 8002fd4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002fd6:	e008      	b.n	8002fea <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fd8:	f7fe f996 	bl	8001308 <HAL_GetTick>
 8002fdc:	4602      	mov	r2, r0
 8002fde:	693b      	ldr	r3, [r7, #16]
 8002fe0:	1ad3      	subs	r3, r2, r3
 8002fe2:	2b02      	cmp	r3, #2
 8002fe4:	d901      	bls.n	8002fea <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002fe6:	2303      	movs	r3, #3
 8002fe8:	e058      	b.n	800309c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002fea:	4b22      	ldr	r3, [pc, #136]	@ (8003074 <HAL_RCC_OscConfig+0x780>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d0f0      	beq.n	8002fd8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002ff6:	e050      	b.n	800309a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002ff8:	2301      	movs	r3, #1
 8002ffa:	e04f      	b.n	800309c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ffc:	4b1d      	ldr	r3, [pc, #116]	@ (8003074 <HAL_RCC_OscConfig+0x780>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003004:	2b00      	cmp	r3, #0
 8003006:	d148      	bne.n	800309a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003008:	4b1a      	ldr	r3, [pc, #104]	@ (8003074 <HAL_RCC_OscConfig+0x780>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a19      	ldr	r2, [pc, #100]	@ (8003074 <HAL_RCC_OscConfig+0x780>)
 800300e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003012:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003014:	4b17      	ldr	r3, [pc, #92]	@ (8003074 <HAL_RCC_OscConfig+0x780>)
 8003016:	68db      	ldr	r3, [r3, #12]
 8003018:	4a16      	ldr	r2, [pc, #88]	@ (8003074 <HAL_RCC_OscConfig+0x780>)
 800301a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800301e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003020:	f7fe f972 	bl	8001308 <HAL_GetTick>
 8003024:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003026:	e008      	b.n	800303a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003028:	f7fe f96e 	bl	8001308 <HAL_GetTick>
 800302c:	4602      	mov	r2, r0
 800302e:	693b      	ldr	r3, [r7, #16]
 8003030:	1ad3      	subs	r3, r2, r3
 8003032:	2b02      	cmp	r3, #2
 8003034:	d901      	bls.n	800303a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003036:	2303      	movs	r3, #3
 8003038:	e030      	b.n	800309c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800303a:	4b0e      	ldr	r3, [pc, #56]	@ (8003074 <HAL_RCC_OscConfig+0x780>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003042:	2b00      	cmp	r3, #0
 8003044:	d0f0      	beq.n	8003028 <HAL_RCC_OscConfig+0x734>
 8003046:	e028      	b.n	800309a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003048:	69bb      	ldr	r3, [r7, #24]
 800304a:	2b0c      	cmp	r3, #12
 800304c:	d023      	beq.n	8003096 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800304e:	4b09      	ldr	r3, [pc, #36]	@ (8003074 <HAL_RCC_OscConfig+0x780>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4a08      	ldr	r2, [pc, #32]	@ (8003074 <HAL_RCC_OscConfig+0x780>)
 8003054:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003058:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800305a:	f7fe f955 	bl	8001308 <HAL_GetTick>
 800305e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003060:	e00c      	b.n	800307c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003062:	f7fe f951 	bl	8001308 <HAL_GetTick>
 8003066:	4602      	mov	r2, r0
 8003068:	693b      	ldr	r3, [r7, #16]
 800306a:	1ad3      	subs	r3, r2, r3
 800306c:	2b02      	cmp	r3, #2
 800306e:	d905      	bls.n	800307c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003070:	2303      	movs	r3, #3
 8003072:	e013      	b.n	800309c <HAL_RCC_OscConfig+0x7a8>
 8003074:	40021000 	.word	0x40021000
 8003078:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800307c:	4b09      	ldr	r3, [pc, #36]	@ (80030a4 <HAL_RCC_OscConfig+0x7b0>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003084:	2b00      	cmp	r3, #0
 8003086:	d1ec      	bne.n	8003062 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003088:	4b06      	ldr	r3, [pc, #24]	@ (80030a4 <HAL_RCC_OscConfig+0x7b0>)
 800308a:	68da      	ldr	r2, [r3, #12]
 800308c:	4905      	ldr	r1, [pc, #20]	@ (80030a4 <HAL_RCC_OscConfig+0x7b0>)
 800308e:	4b06      	ldr	r3, [pc, #24]	@ (80030a8 <HAL_RCC_OscConfig+0x7b4>)
 8003090:	4013      	ands	r3, r2
 8003092:	60cb      	str	r3, [r1, #12]
 8003094:	e001      	b.n	800309a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003096:	2301      	movs	r3, #1
 8003098:	e000      	b.n	800309c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800309a:	2300      	movs	r3, #0
}
 800309c:	4618      	mov	r0, r3
 800309e:	3720      	adds	r7, #32
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bd80      	pop	{r7, pc}
 80030a4:	40021000 	.word	0x40021000
 80030a8:	feeefffc 	.word	0xfeeefffc

080030ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b084      	sub	sp, #16
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
 80030b4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d101      	bne.n	80030c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80030bc:	2301      	movs	r3, #1
 80030be:	e0e7      	b.n	8003290 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80030c0:	4b75      	ldr	r3, [pc, #468]	@ (8003298 <HAL_RCC_ClockConfig+0x1ec>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f003 0307 	and.w	r3, r3, #7
 80030c8:	683a      	ldr	r2, [r7, #0]
 80030ca:	429a      	cmp	r2, r3
 80030cc:	d910      	bls.n	80030f0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030ce:	4b72      	ldr	r3, [pc, #456]	@ (8003298 <HAL_RCC_ClockConfig+0x1ec>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f023 0207 	bic.w	r2, r3, #7
 80030d6:	4970      	ldr	r1, [pc, #448]	@ (8003298 <HAL_RCC_ClockConfig+0x1ec>)
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	4313      	orrs	r3, r2
 80030dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80030de:	4b6e      	ldr	r3, [pc, #440]	@ (8003298 <HAL_RCC_ClockConfig+0x1ec>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f003 0307 	and.w	r3, r3, #7
 80030e6:	683a      	ldr	r2, [r7, #0]
 80030e8:	429a      	cmp	r2, r3
 80030ea:	d001      	beq.n	80030f0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80030ec:	2301      	movs	r3, #1
 80030ee:	e0cf      	b.n	8003290 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f003 0302 	and.w	r3, r3, #2
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d010      	beq.n	800311e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	689a      	ldr	r2, [r3, #8]
 8003100:	4b66      	ldr	r3, [pc, #408]	@ (800329c <HAL_RCC_ClockConfig+0x1f0>)
 8003102:	689b      	ldr	r3, [r3, #8]
 8003104:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003108:	429a      	cmp	r2, r3
 800310a:	d908      	bls.n	800311e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800310c:	4b63      	ldr	r3, [pc, #396]	@ (800329c <HAL_RCC_ClockConfig+0x1f0>)
 800310e:	689b      	ldr	r3, [r3, #8]
 8003110:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	689b      	ldr	r3, [r3, #8]
 8003118:	4960      	ldr	r1, [pc, #384]	@ (800329c <HAL_RCC_ClockConfig+0x1f0>)
 800311a:	4313      	orrs	r3, r2
 800311c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f003 0301 	and.w	r3, r3, #1
 8003126:	2b00      	cmp	r3, #0
 8003128:	d04c      	beq.n	80031c4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	2b03      	cmp	r3, #3
 8003130:	d107      	bne.n	8003142 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003132:	4b5a      	ldr	r3, [pc, #360]	@ (800329c <HAL_RCC_ClockConfig+0x1f0>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800313a:	2b00      	cmp	r3, #0
 800313c:	d121      	bne.n	8003182 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800313e:	2301      	movs	r3, #1
 8003140:	e0a6      	b.n	8003290 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	2b02      	cmp	r3, #2
 8003148:	d107      	bne.n	800315a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800314a:	4b54      	ldr	r3, [pc, #336]	@ (800329c <HAL_RCC_ClockConfig+0x1f0>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003152:	2b00      	cmp	r3, #0
 8003154:	d115      	bne.n	8003182 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	e09a      	b.n	8003290 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d107      	bne.n	8003172 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003162:	4b4e      	ldr	r3, [pc, #312]	@ (800329c <HAL_RCC_ClockConfig+0x1f0>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f003 0302 	and.w	r3, r3, #2
 800316a:	2b00      	cmp	r3, #0
 800316c:	d109      	bne.n	8003182 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	e08e      	b.n	8003290 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003172:	4b4a      	ldr	r3, [pc, #296]	@ (800329c <HAL_RCC_ClockConfig+0x1f0>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800317a:	2b00      	cmp	r3, #0
 800317c:	d101      	bne.n	8003182 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800317e:	2301      	movs	r3, #1
 8003180:	e086      	b.n	8003290 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003182:	4b46      	ldr	r3, [pc, #280]	@ (800329c <HAL_RCC_ClockConfig+0x1f0>)
 8003184:	689b      	ldr	r3, [r3, #8]
 8003186:	f023 0203 	bic.w	r2, r3, #3
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	4943      	ldr	r1, [pc, #268]	@ (800329c <HAL_RCC_ClockConfig+0x1f0>)
 8003190:	4313      	orrs	r3, r2
 8003192:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003194:	f7fe f8b8 	bl	8001308 <HAL_GetTick>
 8003198:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800319a:	e00a      	b.n	80031b2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800319c:	f7fe f8b4 	bl	8001308 <HAL_GetTick>
 80031a0:	4602      	mov	r2, r0
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	1ad3      	subs	r3, r2, r3
 80031a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d901      	bls.n	80031b2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80031ae:	2303      	movs	r3, #3
 80031b0:	e06e      	b.n	8003290 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031b2:	4b3a      	ldr	r3, [pc, #232]	@ (800329c <HAL_RCC_ClockConfig+0x1f0>)
 80031b4:	689b      	ldr	r3, [r3, #8]
 80031b6:	f003 020c 	and.w	r2, r3, #12
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	685b      	ldr	r3, [r3, #4]
 80031be:	009b      	lsls	r3, r3, #2
 80031c0:	429a      	cmp	r2, r3
 80031c2:	d1eb      	bne.n	800319c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f003 0302 	and.w	r3, r3, #2
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d010      	beq.n	80031f2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	689a      	ldr	r2, [r3, #8]
 80031d4:	4b31      	ldr	r3, [pc, #196]	@ (800329c <HAL_RCC_ClockConfig+0x1f0>)
 80031d6:	689b      	ldr	r3, [r3, #8]
 80031d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80031dc:	429a      	cmp	r2, r3
 80031de:	d208      	bcs.n	80031f2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031e0:	4b2e      	ldr	r3, [pc, #184]	@ (800329c <HAL_RCC_ClockConfig+0x1f0>)
 80031e2:	689b      	ldr	r3, [r3, #8]
 80031e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	492b      	ldr	r1, [pc, #172]	@ (800329c <HAL_RCC_ClockConfig+0x1f0>)
 80031ee:	4313      	orrs	r3, r2
 80031f0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80031f2:	4b29      	ldr	r3, [pc, #164]	@ (8003298 <HAL_RCC_ClockConfig+0x1ec>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f003 0307 	and.w	r3, r3, #7
 80031fa:	683a      	ldr	r2, [r7, #0]
 80031fc:	429a      	cmp	r2, r3
 80031fe:	d210      	bcs.n	8003222 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003200:	4b25      	ldr	r3, [pc, #148]	@ (8003298 <HAL_RCC_ClockConfig+0x1ec>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f023 0207 	bic.w	r2, r3, #7
 8003208:	4923      	ldr	r1, [pc, #140]	@ (8003298 <HAL_RCC_ClockConfig+0x1ec>)
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	4313      	orrs	r3, r2
 800320e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003210:	4b21      	ldr	r3, [pc, #132]	@ (8003298 <HAL_RCC_ClockConfig+0x1ec>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f003 0307 	and.w	r3, r3, #7
 8003218:	683a      	ldr	r2, [r7, #0]
 800321a:	429a      	cmp	r2, r3
 800321c:	d001      	beq.n	8003222 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800321e:	2301      	movs	r3, #1
 8003220:	e036      	b.n	8003290 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f003 0304 	and.w	r3, r3, #4
 800322a:	2b00      	cmp	r3, #0
 800322c:	d008      	beq.n	8003240 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800322e:	4b1b      	ldr	r3, [pc, #108]	@ (800329c <HAL_RCC_ClockConfig+0x1f0>)
 8003230:	689b      	ldr	r3, [r3, #8]
 8003232:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	68db      	ldr	r3, [r3, #12]
 800323a:	4918      	ldr	r1, [pc, #96]	@ (800329c <HAL_RCC_ClockConfig+0x1f0>)
 800323c:	4313      	orrs	r3, r2
 800323e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f003 0308 	and.w	r3, r3, #8
 8003248:	2b00      	cmp	r3, #0
 800324a:	d009      	beq.n	8003260 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800324c:	4b13      	ldr	r3, [pc, #76]	@ (800329c <HAL_RCC_ClockConfig+0x1f0>)
 800324e:	689b      	ldr	r3, [r3, #8]
 8003250:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	691b      	ldr	r3, [r3, #16]
 8003258:	00db      	lsls	r3, r3, #3
 800325a:	4910      	ldr	r1, [pc, #64]	@ (800329c <HAL_RCC_ClockConfig+0x1f0>)
 800325c:	4313      	orrs	r3, r2
 800325e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003260:	f000 f824 	bl	80032ac <HAL_RCC_GetSysClockFreq>
 8003264:	4602      	mov	r2, r0
 8003266:	4b0d      	ldr	r3, [pc, #52]	@ (800329c <HAL_RCC_ClockConfig+0x1f0>)
 8003268:	689b      	ldr	r3, [r3, #8]
 800326a:	091b      	lsrs	r3, r3, #4
 800326c:	f003 030f 	and.w	r3, r3, #15
 8003270:	490b      	ldr	r1, [pc, #44]	@ (80032a0 <HAL_RCC_ClockConfig+0x1f4>)
 8003272:	5ccb      	ldrb	r3, [r1, r3]
 8003274:	f003 031f 	and.w	r3, r3, #31
 8003278:	fa22 f303 	lsr.w	r3, r2, r3
 800327c:	4a09      	ldr	r2, [pc, #36]	@ (80032a4 <HAL_RCC_ClockConfig+0x1f8>)
 800327e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003280:	4b09      	ldr	r3, [pc, #36]	@ (80032a8 <HAL_RCC_ClockConfig+0x1fc>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4618      	mov	r0, r3
 8003286:	f7fd fe3d 	bl	8000f04 <HAL_InitTick>
 800328a:	4603      	mov	r3, r0
 800328c:	72fb      	strb	r3, [r7, #11]

  return status;
 800328e:	7afb      	ldrb	r3, [r7, #11]
}
 8003290:	4618      	mov	r0, r3
 8003292:	3710      	adds	r7, #16
 8003294:	46bd      	mov	sp, r7
 8003296:	bd80      	pop	{r7, pc}
 8003298:	40022000 	.word	0x40022000
 800329c:	40021000 	.word	0x40021000
 80032a0:	08008918 	.word	0x08008918
 80032a4:	20000030 	.word	0x20000030
 80032a8:	20000034 	.word	0x20000034

080032ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80032ac:	b480      	push	{r7}
 80032ae:	b089      	sub	sp, #36	@ 0x24
 80032b0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80032b2:	2300      	movs	r3, #0
 80032b4:	61fb      	str	r3, [r7, #28]
 80032b6:	2300      	movs	r3, #0
 80032b8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80032ba:	4b3e      	ldr	r3, [pc, #248]	@ (80033b4 <HAL_RCC_GetSysClockFreq+0x108>)
 80032bc:	689b      	ldr	r3, [r3, #8]
 80032be:	f003 030c 	and.w	r3, r3, #12
 80032c2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80032c4:	4b3b      	ldr	r3, [pc, #236]	@ (80033b4 <HAL_RCC_GetSysClockFreq+0x108>)
 80032c6:	68db      	ldr	r3, [r3, #12]
 80032c8:	f003 0303 	and.w	r3, r3, #3
 80032cc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80032ce:	693b      	ldr	r3, [r7, #16]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d005      	beq.n	80032e0 <HAL_RCC_GetSysClockFreq+0x34>
 80032d4:	693b      	ldr	r3, [r7, #16]
 80032d6:	2b0c      	cmp	r3, #12
 80032d8:	d121      	bne.n	800331e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	2b01      	cmp	r3, #1
 80032de:	d11e      	bne.n	800331e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80032e0:	4b34      	ldr	r3, [pc, #208]	@ (80033b4 <HAL_RCC_GetSysClockFreq+0x108>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f003 0308 	and.w	r3, r3, #8
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d107      	bne.n	80032fc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80032ec:	4b31      	ldr	r3, [pc, #196]	@ (80033b4 <HAL_RCC_GetSysClockFreq+0x108>)
 80032ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80032f2:	0a1b      	lsrs	r3, r3, #8
 80032f4:	f003 030f 	and.w	r3, r3, #15
 80032f8:	61fb      	str	r3, [r7, #28]
 80032fa:	e005      	b.n	8003308 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80032fc:	4b2d      	ldr	r3, [pc, #180]	@ (80033b4 <HAL_RCC_GetSysClockFreq+0x108>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	091b      	lsrs	r3, r3, #4
 8003302:	f003 030f 	and.w	r3, r3, #15
 8003306:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003308:	4a2b      	ldr	r2, [pc, #172]	@ (80033b8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800330a:	69fb      	ldr	r3, [r7, #28]
 800330c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003310:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003312:	693b      	ldr	r3, [r7, #16]
 8003314:	2b00      	cmp	r3, #0
 8003316:	d10d      	bne.n	8003334 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003318:	69fb      	ldr	r3, [r7, #28]
 800331a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800331c:	e00a      	b.n	8003334 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800331e:	693b      	ldr	r3, [r7, #16]
 8003320:	2b04      	cmp	r3, #4
 8003322:	d102      	bne.n	800332a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003324:	4b25      	ldr	r3, [pc, #148]	@ (80033bc <HAL_RCC_GetSysClockFreq+0x110>)
 8003326:	61bb      	str	r3, [r7, #24]
 8003328:	e004      	b.n	8003334 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800332a:	693b      	ldr	r3, [r7, #16]
 800332c:	2b08      	cmp	r3, #8
 800332e:	d101      	bne.n	8003334 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003330:	4b23      	ldr	r3, [pc, #140]	@ (80033c0 <HAL_RCC_GetSysClockFreq+0x114>)
 8003332:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003334:	693b      	ldr	r3, [r7, #16]
 8003336:	2b0c      	cmp	r3, #12
 8003338:	d134      	bne.n	80033a4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800333a:	4b1e      	ldr	r3, [pc, #120]	@ (80033b4 <HAL_RCC_GetSysClockFreq+0x108>)
 800333c:	68db      	ldr	r3, [r3, #12]
 800333e:	f003 0303 	and.w	r3, r3, #3
 8003342:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003344:	68bb      	ldr	r3, [r7, #8]
 8003346:	2b02      	cmp	r3, #2
 8003348:	d003      	beq.n	8003352 <HAL_RCC_GetSysClockFreq+0xa6>
 800334a:	68bb      	ldr	r3, [r7, #8]
 800334c:	2b03      	cmp	r3, #3
 800334e:	d003      	beq.n	8003358 <HAL_RCC_GetSysClockFreq+0xac>
 8003350:	e005      	b.n	800335e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003352:	4b1a      	ldr	r3, [pc, #104]	@ (80033bc <HAL_RCC_GetSysClockFreq+0x110>)
 8003354:	617b      	str	r3, [r7, #20]
      break;
 8003356:	e005      	b.n	8003364 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003358:	4b19      	ldr	r3, [pc, #100]	@ (80033c0 <HAL_RCC_GetSysClockFreq+0x114>)
 800335a:	617b      	str	r3, [r7, #20]
      break;
 800335c:	e002      	b.n	8003364 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800335e:	69fb      	ldr	r3, [r7, #28]
 8003360:	617b      	str	r3, [r7, #20]
      break;
 8003362:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003364:	4b13      	ldr	r3, [pc, #76]	@ (80033b4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003366:	68db      	ldr	r3, [r3, #12]
 8003368:	091b      	lsrs	r3, r3, #4
 800336a:	f003 0307 	and.w	r3, r3, #7
 800336e:	3301      	adds	r3, #1
 8003370:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003372:	4b10      	ldr	r3, [pc, #64]	@ (80033b4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003374:	68db      	ldr	r3, [r3, #12]
 8003376:	0a1b      	lsrs	r3, r3, #8
 8003378:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800337c:	697a      	ldr	r2, [r7, #20]
 800337e:	fb03 f202 	mul.w	r2, r3, r2
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	fbb2 f3f3 	udiv	r3, r2, r3
 8003388:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800338a:	4b0a      	ldr	r3, [pc, #40]	@ (80033b4 <HAL_RCC_GetSysClockFreq+0x108>)
 800338c:	68db      	ldr	r3, [r3, #12]
 800338e:	0e5b      	lsrs	r3, r3, #25
 8003390:	f003 0303 	and.w	r3, r3, #3
 8003394:	3301      	adds	r3, #1
 8003396:	005b      	lsls	r3, r3, #1
 8003398:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800339a:	697a      	ldr	r2, [r7, #20]
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	fbb2 f3f3 	udiv	r3, r2, r3
 80033a2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80033a4:	69bb      	ldr	r3, [r7, #24]
}
 80033a6:	4618      	mov	r0, r3
 80033a8:	3724      	adds	r7, #36	@ 0x24
 80033aa:	46bd      	mov	sp, r7
 80033ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b0:	4770      	bx	lr
 80033b2:	bf00      	nop
 80033b4:	40021000 	.word	0x40021000
 80033b8:	08008930 	.word	0x08008930
 80033bc:	00f42400 	.word	0x00f42400
 80033c0:	007a1200 	.word	0x007a1200

080033c4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80033c4:	b480      	push	{r7}
 80033c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80033c8:	4b03      	ldr	r3, [pc, #12]	@ (80033d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80033ca:	681b      	ldr	r3, [r3, #0]
}
 80033cc:	4618      	mov	r0, r3
 80033ce:	46bd      	mov	sp, r7
 80033d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d4:	4770      	bx	lr
 80033d6:	bf00      	nop
 80033d8:	20000030 	.word	0x20000030

080033dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80033e0:	f7ff fff0 	bl	80033c4 <HAL_RCC_GetHCLKFreq>
 80033e4:	4602      	mov	r2, r0
 80033e6:	4b06      	ldr	r3, [pc, #24]	@ (8003400 <HAL_RCC_GetPCLK1Freq+0x24>)
 80033e8:	689b      	ldr	r3, [r3, #8]
 80033ea:	0a1b      	lsrs	r3, r3, #8
 80033ec:	f003 0307 	and.w	r3, r3, #7
 80033f0:	4904      	ldr	r1, [pc, #16]	@ (8003404 <HAL_RCC_GetPCLK1Freq+0x28>)
 80033f2:	5ccb      	ldrb	r3, [r1, r3]
 80033f4:	f003 031f 	and.w	r3, r3, #31
 80033f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033fc:	4618      	mov	r0, r3
 80033fe:	bd80      	pop	{r7, pc}
 8003400:	40021000 	.word	0x40021000
 8003404:	08008928 	.word	0x08008928

08003408 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800340c:	f7ff ffda 	bl	80033c4 <HAL_RCC_GetHCLKFreq>
 8003410:	4602      	mov	r2, r0
 8003412:	4b06      	ldr	r3, [pc, #24]	@ (800342c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003414:	689b      	ldr	r3, [r3, #8]
 8003416:	0adb      	lsrs	r3, r3, #11
 8003418:	f003 0307 	and.w	r3, r3, #7
 800341c:	4904      	ldr	r1, [pc, #16]	@ (8003430 <HAL_RCC_GetPCLK2Freq+0x28>)
 800341e:	5ccb      	ldrb	r3, [r1, r3]
 8003420:	f003 031f 	and.w	r3, r3, #31
 8003424:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003428:	4618      	mov	r0, r3
 800342a:	bd80      	pop	{r7, pc}
 800342c:	40021000 	.word	0x40021000
 8003430:	08008928 	.word	0x08008928

08003434 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003434:	b480      	push	{r7}
 8003436:	b083      	sub	sp, #12
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
 800343c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	220f      	movs	r2, #15
 8003442:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8003444:	4b12      	ldr	r3, [pc, #72]	@ (8003490 <HAL_RCC_GetClockConfig+0x5c>)
 8003446:	689b      	ldr	r3, [r3, #8]
 8003448:	f003 0203 	and.w	r2, r3, #3
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8003450:	4b0f      	ldr	r3, [pc, #60]	@ (8003490 <HAL_RCC_GetClockConfig+0x5c>)
 8003452:	689b      	ldr	r3, [r3, #8]
 8003454:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800345c:	4b0c      	ldr	r3, [pc, #48]	@ (8003490 <HAL_RCC_GetClockConfig+0x5c>)
 800345e:	689b      	ldr	r3, [r3, #8]
 8003460:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8003468:	4b09      	ldr	r3, [pc, #36]	@ (8003490 <HAL_RCC_GetClockConfig+0x5c>)
 800346a:	689b      	ldr	r3, [r3, #8]
 800346c:	08db      	lsrs	r3, r3, #3
 800346e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8003476:	4b07      	ldr	r3, [pc, #28]	@ (8003494 <HAL_RCC_GetClockConfig+0x60>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f003 0207 	and.w	r2, r3, #7
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	601a      	str	r2, [r3, #0]
}
 8003482:	bf00      	nop
 8003484:	370c      	adds	r7, #12
 8003486:	46bd      	mov	sp, r7
 8003488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348c:	4770      	bx	lr
 800348e:	bf00      	nop
 8003490:	40021000 	.word	0x40021000
 8003494:	40022000 	.word	0x40022000

08003498 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b086      	sub	sp, #24
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80034a0:	2300      	movs	r3, #0
 80034a2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80034a4:	4b2a      	ldr	r3, [pc, #168]	@ (8003550 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80034a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d003      	beq.n	80034b8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80034b0:	f7ff f9bc 	bl	800282c <HAL_PWREx_GetVoltageRange>
 80034b4:	6178      	str	r0, [r7, #20]
 80034b6:	e014      	b.n	80034e2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80034b8:	4b25      	ldr	r3, [pc, #148]	@ (8003550 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80034ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034bc:	4a24      	ldr	r2, [pc, #144]	@ (8003550 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80034be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034c2:	6593      	str	r3, [r2, #88]	@ 0x58
 80034c4:	4b22      	ldr	r3, [pc, #136]	@ (8003550 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80034c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034cc:	60fb      	str	r3, [r7, #12]
 80034ce:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80034d0:	f7ff f9ac 	bl	800282c <HAL_PWREx_GetVoltageRange>
 80034d4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80034d6:	4b1e      	ldr	r3, [pc, #120]	@ (8003550 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80034d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034da:	4a1d      	ldr	r2, [pc, #116]	@ (8003550 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80034dc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80034e0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80034e2:	697b      	ldr	r3, [r7, #20]
 80034e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80034e8:	d10b      	bne.n	8003502 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2b80      	cmp	r3, #128	@ 0x80
 80034ee:	d919      	bls.n	8003524 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2ba0      	cmp	r3, #160	@ 0xa0
 80034f4:	d902      	bls.n	80034fc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80034f6:	2302      	movs	r3, #2
 80034f8:	613b      	str	r3, [r7, #16]
 80034fa:	e013      	b.n	8003524 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80034fc:	2301      	movs	r3, #1
 80034fe:	613b      	str	r3, [r7, #16]
 8003500:	e010      	b.n	8003524 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	2b80      	cmp	r3, #128	@ 0x80
 8003506:	d902      	bls.n	800350e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003508:	2303      	movs	r3, #3
 800350a:	613b      	str	r3, [r7, #16]
 800350c:	e00a      	b.n	8003524 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2b80      	cmp	r3, #128	@ 0x80
 8003512:	d102      	bne.n	800351a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003514:	2302      	movs	r3, #2
 8003516:	613b      	str	r3, [r7, #16]
 8003518:	e004      	b.n	8003524 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2b70      	cmp	r3, #112	@ 0x70
 800351e:	d101      	bne.n	8003524 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003520:	2301      	movs	r3, #1
 8003522:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003524:	4b0b      	ldr	r3, [pc, #44]	@ (8003554 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f023 0207 	bic.w	r2, r3, #7
 800352c:	4909      	ldr	r1, [pc, #36]	@ (8003554 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800352e:	693b      	ldr	r3, [r7, #16]
 8003530:	4313      	orrs	r3, r2
 8003532:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003534:	4b07      	ldr	r3, [pc, #28]	@ (8003554 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f003 0307 	and.w	r3, r3, #7
 800353c:	693a      	ldr	r2, [r7, #16]
 800353e:	429a      	cmp	r2, r3
 8003540:	d001      	beq.n	8003546 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003542:	2301      	movs	r3, #1
 8003544:	e000      	b.n	8003548 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003546:	2300      	movs	r3, #0
}
 8003548:	4618      	mov	r0, r3
 800354a:	3718      	adds	r7, #24
 800354c:	46bd      	mov	sp, r7
 800354e:	bd80      	pop	{r7, pc}
 8003550:	40021000 	.word	0x40021000
 8003554:	40022000 	.word	0x40022000

08003558 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b086      	sub	sp, #24
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003560:	2300      	movs	r3, #0
 8003562:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003564:	2300      	movs	r3, #0
 8003566:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003570:	2b00      	cmp	r3, #0
 8003572:	d041      	beq.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003578:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800357c:	d02a      	beq.n	80035d4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800357e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003582:	d824      	bhi.n	80035ce <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003584:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003588:	d008      	beq.n	800359c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800358a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800358e:	d81e      	bhi.n	80035ce <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003590:	2b00      	cmp	r3, #0
 8003592:	d00a      	beq.n	80035aa <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003594:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003598:	d010      	beq.n	80035bc <HAL_RCCEx_PeriphCLKConfig+0x64>
 800359a:	e018      	b.n	80035ce <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800359c:	4b86      	ldr	r3, [pc, #536]	@ (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800359e:	68db      	ldr	r3, [r3, #12]
 80035a0:	4a85      	ldr	r2, [pc, #532]	@ (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035a6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80035a8:	e015      	b.n	80035d6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	3304      	adds	r3, #4
 80035ae:	2100      	movs	r1, #0
 80035b0:	4618      	mov	r0, r3
 80035b2:	f000 fabb 	bl	8003b2c <RCCEx_PLLSAI1_Config>
 80035b6:	4603      	mov	r3, r0
 80035b8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80035ba:	e00c      	b.n	80035d6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	3320      	adds	r3, #32
 80035c0:	2100      	movs	r1, #0
 80035c2:	4618      	mov	r0, r3
 80035c4:	f000 fba6 	bl	8003d14 <RCCEx_PLLSAI2_Config>
 80035c8:	4603      	mov	r3, r0
 80035ca:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80035cc:	e003      	b.n	80035d6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80035ce:	2301      	movs	r3, #1
 80035d0:	74fb      	strb	r3, [r7, #19]
      break;
 80035d2:	e000      	b.n	80035d6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80035d4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80035d6:	7cfb      	ldrb	r3, [r7, #19]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d10b      	bne.n	80035f4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80035dc:	4b76      	ldr	r3, [pc, #472]	@ (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035e2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80035ea:	4973      	ldr	r1, [pc, #460]	@ (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035ec:	4313      	orrs	r3, r2
 80035ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80035f2:	e001      	b.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035f4:	7cfb      	ldrb	r3, [r7, #19]
 80035f6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003600:	2b00      	cmp	r3, #0
 8003602:	d041      	beq.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003608:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800360c:	d02a      	beq.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800360e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003612:	d824      	bhi.n	800365e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003614:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003618:	d008      	beq.n	800362c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800361a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800361e:	d81e      	bhi.n	800365e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003620:	2b00      	cmp	r3, #0
 8003622:	d00a      	beq.n	800363a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003624:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003628:	d010      	beq.n	800364c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800362a:	e018      	b.n	800365e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800362c:	4b62      	ldr	r3, [pc, #392]	@ (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800362e:	68db      	ldr	r3, [r3, #12]
 8003630:	4a61      	ldr	r2, [pc, #388]	@ (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003632:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003636:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003638:	e015      	b.n	8003666 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	3304      	adds	r3, #4
 800363e:	2100      	movs	r1, #0
 8003640:	4618      	mov	r0, r3
 8003642:	f000 fa73 	bl	8003b2c <RCCEx_PLLSAI1_Config>
 8003646:	4603      	mov	r3, r0
 8003648:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800364a:	e00c      	b.n	8003666 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	3320      	adds	r3, #32
 8003650:	2100      	movs	r1, #0
 8003652:	4618      	mov	r0, r3
 8003654:	f000 fb5e 	bl	8003d14 <RCCEx_PLLSAI2_Config>
 8003658:	4603      	mov	r3, r0
 800365a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800365c:	e003      	b.n	8003666 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800365e:	2301      	movs	r3, #1
 8003660:	74fb      	strb	r3, [r7, #19]
      break;
 8003662:	e000      	b.n	8003666 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003664:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003666:	7cfb      	ldrb	r3, [r7, #19]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d10b      	bne.n	8003684 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800366c:	4b52      	ldr	r3, [pc, #328]	@ (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800366e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003672:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800367a:	494f      	ldr	r1, [pc, #316]	@ (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800367c:	4313      	orrs	r3, r2
 800367e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003682:	e001      	b.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003684:	7cfb      	ldrb	r3, [r7, #19]
 8003686:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003690:	2b00      	cmp	r3, #0
 8003692:	f000 80a0 	beq.w	80037d6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003696:	2300      	movs	r3, #0
 8003698:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800369a:	4b47      	ldr	r3, [pc, #284]	@ (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800369c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800369e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d101      	bne.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0x152>
 80036a6:	2301      	movs	r3, #1
 80036a8:	e000      	b.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0x154>
 80036aa:	2300      	movs	r3, #0
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d00d      	beq.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036b0:	4b41      	ldr	r3, [pc, #260]	@ (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036b4:	4a40      	ldr	r2, [pc, #256]	@ (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036ba:	6593      	str	r3, [r2, #88]	@ 0x58
 80036bc:	4b3e      	ldr	r3, [pc, #248]	@ (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036c4:	60bb      	str	r3, [r7, #8]
 80036c6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036c8:	2301      	movs	r3, #1
 80036ca:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80036cc:	4b3b      	ldr	r3, [pc, #236]	@ (80037bc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4a3a      	ldr	r2, [pc, #232]	@ (80037bc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80036d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036d6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80036d8:	f7fd fe16 	bl	8001308 <HAL_GetTick>
 80036dc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80036de:	e009      	b.n	80036f4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036e0:	f7fd fe12 	bl	8001308 <HAL_GetTick>
 80036e4:	4602      	mov	r2, r0
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	1ad3      	subs	r3, r2, r3
 80036ea:	2b02      	cmp	r3, #2
 80036ec:	d902      	bls.n	80036f4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80036ee:	2303      	movs	r3, #3
 80036f0:	74fb      	strb	r3, [r7, #19]
        break;
 80036f2:	e005      	b.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80036f4:	4b31      	ldr	r3, [pc, #196]	@ (80037bc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d0ef      	beq.n	80036e0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003700:	7cfb      	ldrb	r3, [r7, #19]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d15c      	bne.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003706:	4b2c      	ldr	r3, [pc, #176]	@ (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003708:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800370c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003710:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003712:	697b      	ldr	r3, [r7, #20]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d01f      	beq.n	8003758 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800371e:	697a      	ldr	r2, [r7, #20]
 8003720:	429a      	cmp	r2, r3
 8003722:	d019      	beq.n	8003758 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003724:	4b24      	ldr	r3, [pc, #144]	@ (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003726:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800372a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800372e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003730:	4b21      	ldr	r3, [pc, #132]	@ (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003732:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003736:	4a20      	ldr	r2, [pc, #128]	@ (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003738:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800373c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003740:	4b1d      	ldr	r3, [pc, #116]	@ (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003742:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003746:	4a1c      	ldr	r2, [pc, #112]	@ (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003748:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800374c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003750:	4a19      	ldr	r2, [pc, #100]	@ (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003752:	697b      	ldr	r3, [r7, #20]
 8003754:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003758:	697b      	ldr	r3, [r7, #20]
 800375a:	f003 0301 	and.w	r3, r3, #1
 800375e:	2b00      	cmp	r3, #0
 8003760:	d016      	beq.n	8003790 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003762:	f7fd fdd1 	bl	8001308 <HAL_GetTick>
 8003766:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003768:	e00b      	b.n	8003782 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800376a:	f7fd fdcd 	bl	8001308 <HAL_GetTick>
 800376e:	4602      	mov	r2, r0
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	1ad3      	subs	r3, r2, r3
 8003774:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003778:	4293      	cmp	r3, r2
 800377a:	d902      	bls.n	8003782 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800377c:	2303      	movs	r3, #3
 800377e:	74fb      	strb	r3, [r7, #19]
            break;
 8003780:	e006      	b.n	8003790 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003782:	4b0d      	ldr	r3, [pc, #52]	@ (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003784:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003788:	f003 0302 	and.w	r3, r3, #2
 800378c:	2b00      	cmp	r3, #0
 800378e:	d0ec      	beq.n	800376a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003790:	7cfb      	ldrb	r3, [r7, #19]
 8003792:	2b00      	cmp	r3, #0
 8003794:	d10c      	bne.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003796:	4b08      	ldr	r3, [pc, #32]	@ (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003798:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800379c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80037a6:	4904      	ldr	r1, [pc, #16]	@ (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037a8:	4313      	orrs	r3, r2
 80037aa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80037ae:	e009      	b.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80037b0:	7cfb      	ldrb	r3, [r7, #19]
 80037b2:	74bb      	strb	r3, [r7, #18]
 80037b4:	e006      	b.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80037b6:	bf00      	nop
 80037b8:	40021000 	.word	0x40021000
 80037bc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037c0:	7cfb      	ldrb	r3, [r7, #19]
 80037c2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80037c4:	7c7b      	ldrb	r3, [r7, #17]
 80037c6:	2b01      	cmp	r3, #1
 80037c8:	d105      	bne.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037ca:	4b9e      	ldr	r3, [pc, #632]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037ce:	4a9d      	ldr	r2, [pc, #628]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80037d4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f003 0301 	and.w	r3, r3, #1
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d00a      	beq.n	80037f8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80037e2:	4b98      	ldr	r3, [pc, #608]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037e8:	f023 0203 	bic.w	r2, r3, #3
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037f0:	4994      	ldr	r1, [pc, #592]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037f2:	4313      	orrs	r3, r2
 80037f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f003 0302 	and.w	r3, r3, #2
 8003800:	2b00      	cmp	r3, #0
 8003802:	d00a      	beq.n	800381a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003804:	4b8f      	ldr	r3, [pc, #572]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003806:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800380a:	f023 020c 	bic.w	r2, r3, #12
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003812:	498c      	ldr	r1, [pc, #560]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003814:	4313      	orrs	r3, r2
 8003816:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f003 0304 	and.w	r3, r3, #4
 8003822:	2b00      	cmp	r3, #0
 8003824:	d00a      	beq.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003826:	4b87      	ldr	r3, [pc, #540]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003828:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800382c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003834:	4983      	ldr	r1, [pc, #524]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003836:	4313      	orrs	r3, r2
 8003838:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f003 0308 	and.w	r3, r3, #8
 8003844:	2b00      	cmp	r3, #0
 8003846:	d00a      	beq.n	800385e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003848:	4b7e      	ldr	r3, [pc, #504]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800384a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800384e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003856:	497b      	ldr	r1, [pc, #492]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003858:	4313      	orrs	r3, r2
 800385a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f003 0310 	and.w	r3, r3, #16
 8003866:	2b00      	cmp	r3, #0
 8003868:	d00a      	beq.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800386a:	4b76      	ldr	r3, [pc, #472]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800386c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003870:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003878:	4972      	ldr	r1, [pc, #456]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800387a:	4313      	orrs	r3, r2
 800387c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f003 0320 	and.w	r3, r3, #32
 8003888:	2b00      	cmp	r3, #0
 800388a:	d00a      	beq.n	80038a2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800388c:	4b6d      	ldr	r3, [pc, #436]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800388e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003892:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800389a:	496a      	ldr	r1, [pc, #424]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800389c:	4313      	orrs	r3, r2
 800389e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d00a      	beq.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80038ae:	4b65      	ldr	r3, [pc, #404]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038b4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038bc:	4961      	ldr	r1, [pc, #388]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038be:	4313      	orrs	r3, r2
 80038c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d00a      	beq.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80038d0:	4b5c      	ldr	r3, [pc, #368]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038d6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038de:	4959      	ldr	r1, [pc, #356]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038e0:	4313      	orrs	r3, r2
 80038e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d00a      	beq.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80038f2:	4b54      	ldr	r3, [pc, #336]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038f8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003900:	4950      	ldr	r1, [pc, #320]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003902:	4313      	orrs	r3, r2
 8003904:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003910:	2b00      	cmp	r3, #0
 8003912:	d00a      	beq.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003914:	4b4b      	ldr	r3, [pc, #300]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003916:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800391a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003922:	4948      	ldr	r1, [pc, #288]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003924:	4313      	orrs	r3, r2
 8003926:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003932:	2b00      	cmp	r3, #0
 8003934:	d00a      	beq.n	800394c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003936:	4b43      	ldr	r3, [pc, #268]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003938:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800393c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003944:	493f      	ldr	r1, [pc, #252]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003946:	4313      	orrs	r3, r2
 8003948:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003954:	2b00      	cmp	r3, #0
 8003956:	d028      	beq.n	80039aa <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003958:	4b3a      	ldr	r3, [pc, #232]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800395a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800395e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003966:	4937      	ldr	r1, [pc, #220]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003968:	4313      	orrs	r3, r2
 800396a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003972:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003976:	d106      	bne.n	8003986 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003978:	4b32      	ldr	r3, [pc, #200]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800397a:	68db      	ldr	r3, [r3, #12]
 800397c:	4a31      	ldr	r2, [pc, #196]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800397e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003982:	60d3      	str	r3, [r2, #12]
 8003984:	e011      	b.n	80039aa <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800398a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800398e:	d10c      	bne.n	80039aa <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	3304      	adds	r3, #4
 8003994:	2101      	movs	r1, #1
 8003996:	4618      	mov	r0, r3
 8003998:	f000 f8c8 	bl	8003b2c <RCCEx_PLLSAI1_Config>
 800399c:	4603      	mov	r3, r0
 800399e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80039a0:	7cfb      	ldrb	r3, [r7, #19]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d001      	beq.n	80039aa <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80039a6:	7cfb      	ldrb	r3, [r7, #19]
 80039a8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d028      	beq.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80039b6:	4b23      	ldr	r3, [pc, #140]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039bc:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039c4:	491f      	ldr	r1, [pc, #124]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039c6:	4313      	orrs	r3, r2
 80039c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039d0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80039d4:	d106      	bne.n	80039e4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80039d6:	4b1b      	ldr	r3, [pc, #108]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039d8:	68db      	ldr	r3, [r3, #12]
 80039da:	4a1a      	ldr	r2, [pc, #104]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039dc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80039e0:	60d3      	str	r3, [r2, #12]
 80039e2:	e011      	b.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039e8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80039ec:	d10c      	bne.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	3304      	adds	r3, #4
 80039f2:	2101      	movs	r1, #1
 80039f4:	4618      	mov	r0, r3
 80039f6:	f000 f899 	bl	8003b2c <RCCEx_PLLSAI1_Config>
 80039fa:	4603      	mov	r3, r0
 80039fc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80039fe:	7cfb      	ldrb	r3, [r7, #19]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d001      	beq.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003a04:	7cfb      	ldrb	r3, [r7, #19]
 8003a06:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d02b      	beq.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003a14:	4b0b      	ldr	r3, [pc, #44]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a1a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a22:	4908      	ldr	r1, [pc, #32]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a24:	4313      	orrs	r3, r2
 8003a26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a2e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003a32:	d109      	bne.n	8003a48 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003a34:	4b03      	ldr	r3, [pc, #12]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a36:	68db      	ldr	r3, [r3, #12]
 8003a38:	4a02      	ldr	r2, [pc, #8]	@ (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a3a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003a3e:	60d3      	str	r3, [r2, #12]
 8003a40:	e014      	b.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003a42:	bf00      	nop
 8003a44:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a4c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003a50:	d10c      	bne.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	3304      	adds	r3, #4
 8003a56:	2101      	movs	r1, #1
 8003a58:	4618      	mov	r0, r3
 8003a5a:	f000 f867 	bl	8003b2c <RCCEx_PLLSAI1_Config>
 8003a5e:	4603      	mov	r3, r0
 8003a60:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003a62:	7cfb      	ldrb	r3, [r7, #19]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d001      	beq.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003a68:	7cfb      	ldrb	r3, [r7, #19]
 8003a6a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d02f      	beq.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003a78:	4b2b      	ldr	r3, [pc, #172]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003a7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a7e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003a86:	4928      	ldr	r1, [pc, #160]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003a92:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003a96:	d10d      	bne.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	3304      	adds	r3, #4
 8003a9c:	2102      	movs	r1, #2
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f000 f844 	bl	8003b2c <RCCEx_PLLSAI1_Config>
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003aa8:	7cfb      	ldrb	r3, [r7, #19]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d014      	beq.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003aae:	7cfb      	ldrb	r3, [r7, #19]
 8003ab0:	74bb      	strb	r3, [r7, #18]
 8003ab2:	e011      	b.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003ab8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003abc:	d10c      	bne.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	3320      	adds	r3, #32
 8003ac2:	2102      	movs	r1, #2
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	f000 f925 	bl	8003d14 <RCCEx_PLLSAI2_Config>
 8003aca:	4603      	mov	r3, r0
 8003acc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003ace:	7cfb      	ldrb	r3, [r7, #19]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d001      	beq.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003ad4:	7cfb      	ldrb	r3, [r7, #19]
 8003ad6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d00a      	beq.n	8003afa <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003ae4:	4b10      	ldr	r3, [pc, #64]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003ae6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003aea:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003af2:	490d      	ldr	r1, [pc, #52]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003af4:	4313      	orrs	r3, r2
 8003af6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d00b      	beq.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003b06:	4b08      	ldr	r3, [pc, #32]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003b08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b0c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b16:	4904      	ldr	r1, [pc, #16]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003b1e:	7cbb      	ldrb	r3, [r7, #18]
}
 8003b20:	4618      	mov	r0, r3
 8003b22:	3718      	adds	r7, #24
 8003b24:	46bd      	mov	sp, r7
 8003b26:	bd80      	pop	{r7, pc}
 8003b28:	40021000 	.word	0x40021000

08003b2c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b084      	sub	sp, #16
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
 8003b34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003b36:	2300      	movs	r3, #0
 8003b38:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003b3a:	4b75      	ldr	r3, [pc, #468]	@ (8003d10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b3c:	68db      	ldr	r3, [r3, #12]
 8003b3e:	f003 0303 	and.w	r3, r3, #3
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d018      	beq.n	8003b78 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003b46:	4b72      	ldr	r3, [pc, #456]	@ (8003d10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b48:	68db      	ldr	r3, [r3, #12]
 8003b4a:	f003 0203 	and.w	r2, r3, #3
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	429a      	cmp	r2, r3
 8003b54:	d10d      	bne.n	8003b72 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
       ||
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d009      	beq.n	8003b72 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003b5e:	4b6c      	ldr	r3, [pc, #432]	@ (8003d10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b60:	68db      	ldr	r3, [r3, #12]
 8003b62:	091b      	lsrs	r3, r3, #4
 8003b64:	f003 0307 	and.w	r3, r3, #7
 8003b68:	1c5a      	adds	r2, r3, #1
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	685b      	ldr	r3, [r3, #4]
       ||
 8003b6e:	429a      	cmp	r2, r3
 8003b70:	d047      	beq.n	8003c02 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003b72:	2301      	movs	r3, #1
 8003b74:	73fb      	strb	r3, [r7, #15]
 8003b76:	e044      	b.n	8003c02 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	2b03      	cmp	r3, #3
 8003b7e:	d018      	beq.n	8003bb2 <RCCEx_PLLSAI1_Config+0x86>
 8003b80:	2b03      	cmp	r3, #3
 8003b82:	d825      	bhi.n	8003bd0 <RCCEx_PLLSAI1_Config+0xa4>
 8003b84:	2b01      	cmp	r3, #1
 8003b86:	d002      	beq.n	8003b8e <RCCEx_PLLSAI1_Config+0x62>
 8003b88:	2b02      	cmp	r3, #2
 8003b8a:	d009      	beq.n	8003ba0 <RCCEx_PLLSAI1_Config+0x74>
 8003b8c:	e020      	b.n	8003bd0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003b8e:	4b60      	ldr	r3, [pc, #384]	@ (8003d10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f003 0302 	and.w	r3, r3, #2
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d11d      	bne.n	8003bd6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b9e:	e01a      	b.n	8003bd6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003ba0:	4b5b      	ldr	r3, [pc, #364]	@ (8003d10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d116      	bne.n	8003bda <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003bac:	2301      	movs	r3, #1
 8003bae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003bb0:	e013      	b.n	8003bda <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003bb2:	4b57      	ldr	r3, [pc, #348]	@ (8003d10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d10f      	bne.n	8003bde <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003bbe:	4b54      	ldr	r3, [pc, #336]	@ (8003d10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d109      	bne.n	8003bde <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003bca:	2301      	movs	r3, #1
 8003bcc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003bce:	e006      	b.n	8003bde <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	73fb      	strb	r3, [r7, #15]
      break;
 8003bd4:	e004      	b.n	8003be0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003bd6:	bf00      	nop
 8003bd8:	e002      	b.n	8003be0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003bda:	bf00      	nop
 8003bdc:	e000      	b.n	8003be0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003bde:	bf00      	nop
    }

    if(status == HAL_OK)
 8003be0:	7bfb      	ldrb	r3, [r7, #15]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d10d      	bne.n	8003c02 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003be6:	4b4a      	ldr	r3, [pc, #296]	@ (8003d10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003be8:	68db      	ldr	r3, [r3, #12]
 8003bea:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6819      	ldr	r1, [r3, #0]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	3b01      	subs	r3, #1
 8003bf8:	011b      	lsls	r3, r3, #4
 8003bfa:	430b      	orrs	r3, r1
 8003bfc:	4944      	ldr	r1, [pc, #272]	@ (8003d10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bfe:	4313      	orrs	r3, r2
 8003c00:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003c02:	7bfb      	ldrb	r3, [r7, #15]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d17d      	bne.n	8003d04 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003c08:	4b41      	ldr	r3, [pc, #260]	@ (8003d10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4a40      	ldr	r2, [pc, #256]	@ (8003d10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c0e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003c12:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c14:	f7fd fb78 	bl	8001308 <HAL_GetTick>
 8003c18:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003c1a:	e009      	b.n	8003c30 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003c1c:	f7fd fb74 	bl	8001308 <HAL_GetTick>
 8003c20:	4602      	mov	r2, r0
 8003c22:	68bb      	ldr	r3, [r7, #8]
 8003c24:	1ad3      	subs	r3, r2, r3
 8003c26:	2b02      	cmp	r3, #2
 8003c28:	d902      	bls.n	8003c30 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003c2a:	2303      	movs	r3, #3
 8003c2c:	73fb      	strb	r3, [r7, #15]
        break;
 8003c2e:	e005      	b.n	8003c3c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003c30:	4b37      	ldr	r3, [pc, #220]	@ (8003d10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d1ef      	bne.n	8003c1c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003c3c:	7bfb      	ldrb	r3, [r7, #15]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d160      	bne.n	8003d04 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d111      	bne.n	8003c6c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003c48:	4b31      	ldr	r3, [pc, #196]	@ (8003d10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c4a:	691b      	ldr	r3, [r3, #16]
 8003c4c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003c50:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c54:	687a      	ldr	r2, [r7, #4]
 8003c56:	6892      	ldr	r2, [r2, #8]
 8003c58:	0211      	lsls	r1, r2, #8
 8003c5a:	687a      	ldr	r2, [r7, #4]
 8003c5c:	68d2      	ldr	r2, [r2, #12]
 8003c5e:	0912      	lsrs	r2, r2, #4
 8003c60:	0452      	lsls	r2, r2, #17
 8003c62:	430a      	orrs	r2, r1
 8003c64:	492a      	ldr	r1, [pc, #168]	@ (8003d10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c66:	4313      	orrs	r3, r2
 8003c68:	610b      	str	r3, [r1, #16]
 8003c6a:	e027      	b.n	8003cbc <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	2b01      	cmp	r3, #1
 8003c70:	d112      	bne.n	8003c98 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003c72:	4b27      	ldr	r3, [pc, #156]	@ (8003d10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c74:	691b      	ldr	r3, [r3, #16]
 8003c76:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003c7a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003c7e:	687a      	ldr	r2, [r7, #4]
 8003c80:	6892      	ldr	r2, [r2, #8]
 8003c82:	0211      	lsls	r1, r2, #8
 8003c84:	687a      	ldr	r2, [r7, #4]
 8003c86:	6912      	ldr	r2, [r2, #16]
 8003c88:	0852      	lsrs	r2, r2, #1
 8003c8a:	3a01      	subs	r2, #1
 8003c8c:	0552      	lsls	r2, r2, #21
 8003c8e:	430a      	orrs	r2, r1
 8003c90:	491f      	ldr	r1, [pc, #124]	@ (8003d10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c92:	4313      	orrs	r3, r2
 8003c94:	610b      	str	r3, [r1, #16]
 8003c96:	e011      	b.n	8003cbc <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003c98:	4b1d      	ldr	r3, [pc, #116]	@ (8003d10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c9a:	691b      	ldr	r3, [r3, #16]
 8003c9c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003ca0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003ca4:	687a      	ldr	r2, [r7, #4]
 8003ca6:	6892      	ldr	r2, [r2, #8]
 8003ca8:	0211      	lsls	r1, r2, #8
 8003caa:	687a      	ldr	r2, [r7, #4]
 8003cac:	6952      	ldr	r2, [r2, #20]
 8003cae:	0852      	lsrs	r2, r2, #1
 8003cb0:	3a01      	subs	r2, #1
 8003cb2:	0652      	lsls	r2, r2, #25
 8003cb4:	430a      	orrs	r2, r1
 8003cb6:	4916      	ldr	r1, [pc, #88]	@ (8003d10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003cbc:	4b14      	ldr	r3, [pc, #80]	@ (8003d10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4a13      	ldr	r2, [pc, #76]	@ (8003d10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cc2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003cc6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cc8:	f7fd fb1e 	bl	8001308 <HAL_GetTick>
 8003ccc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003cce:	e009      	b.n	8003ce4 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003cd0:	f7fd fb1a 	bl	8001308 <HAL_GetTick>
 8003cd4:	4602      	mov	r2, r0
 8003cd6:	68bb      	ldr	r3, [r7, #8]
 8003cd8:	1ad3      	subs	r3, r2, r3
 8003cda:	2b02      	cmp	r3, #2
 8003cdc:	d902      	bls.n	8003ce4 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003cde:	2303      	movs	r3, #3
 8003ce0:	73fb      	strb	r3, [r7, #15]
          break;
 8003ce2:	e005      	b.n	8003cf0 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003ce4:	4b0a      	ldr	r3, [pc, #40]	@ (8003d10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d0ef      	beq.n	8003cd0 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003cf0:	7bfb      	ldrb	r3, [r7, #15]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d106      	bne.n	8003d04 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003cf6:	4b06      	ldr	r3, [pc, #24]	@ (8003d10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cf8:	691a      	ldr	r2, [r3, #16]
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	699b      	ldr	r3, [r3, #24]
 8003cfe:	4904      	ldr	r1, [pc, #16]	@ (8003d10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d00:	4313      	orrs	r3, r2
 8003d02:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003d04:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d06:	4618      	mov	r0, r3
 8003d08:	3710      	adds	r7, #16
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bd80      	pop	{r7, pc}
 8003d0e:	bf00      	nop
 8003d10:	40021000 	.word	0x40021000

08003d14 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b084      	sub	sp, #16
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
 8003d1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003d22:	4b6a      	ldr	r3, [pc, #424]	@ (8003ecc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d24:	68db      	ldr	r3, [r3, #12]
 8003d26:	f003 0303 	and.w	r3, r3, #3
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d018      	beq.n	8003d60 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003d2e:	4b67      	ldr	r3, [pc, #412]	@ (8003ecc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d30:	68db      	ldr	r3, [r3, #12]
 8003d32:	f003 0203 	and.w	r2, r3, #3
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	429a      	cmp	r2, r3
 8003d3c:	d10d      	bne.n	8003d5a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
       ||
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d009      	beq.n	8003d5a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003d46:	4b61      	ldr	r3, [pc, #388]	@ (8003ecc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d48:	68db      	ldr	r3, [r3, #12]
 8003d4a:	091b      	lsrs	r3, r3, #4
 8003d4c:	f003 0307 	and.w	r3, r3, #7
 8003d50:	1c5a      	adds	r2, r3, #1
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	685b      	ldr	r3, [r3, #4]
       ||
 8003d56:	429a      	cmp	r2, r3
 8003d58:	d047      	beq.n	8003dea <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	73fb      	strb	r3, [r7, #15]
 8003d5e:	e044      	b.n	8003dea <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	2b03      	cmp	r3, #3
 8003d66:	d018      	beq.n	8003d9a <RCCEx_PLLSAI2_Config+0x86>
 8003d68:	2b03      	cmp	r3, #3
 8003d6a:	d825      	bhi.n	8003db8 <RCCEx_PLLSAI2_Config+0xa4>
 8003d6c:	2b01      	cmp	r3, #1
 8003d6e:	d002      	beq.n	8003d76 <RCCEx_PLLSAI2_Config+0x62>
 8003d70:	2b02      	cmp	r3, #2
 8003d72:	d009      	beq.n	8003d88 <RCCEx_PLLSAI2_Config+0x74>
 8003d74:	e020      	b.n	8003db8 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003d76:	4b55      	ldr	r3, [pc, #340]	@ (8003ecc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f003 0302 	and.w	r3, r3, #2
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d11d      	bne.n	8003dbe <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003d82:	2301      	movs	r3, #1
 8003d84:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d86:	e01a      	b.n	8003dbe <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003d88:	4b50      	ldr	r3, [pc, #320]	@ (8003ecc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d116      	bne.n	8003dc2 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003d94:	2301      	movs	r3, #1
 8003d96:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d98:	e013      	b.n	8003dc2 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003d9a:	4b4c      	ldr	r3, [pc, #304]	@ (8003ecc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d10f      	bne.n	8003dc6 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003da6:	4b49      	ldr	r3, [pc, #292]	@ (8003ecc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d109      	bne.n	8003dc6 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003db2:	2301      	movs	r3, #1
 8003db4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003db6:	e006      	b.n	8003dc6 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003db8:	2301      	movs	r3, #1
 8003dba:	73fb      	strb	r3, [r7, #15]
      break;
 8003dbc:	e004      	b.n	8003dc8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003dbe:	bf00      	nop
 8003dc0:	e002      	b.n	8003dc8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003dc2:	bf00      	nop
 8003dc4:	e000      	b.n	8003dc8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003dc6:	bf00      	nop
    }

    if(status == HAL_OK)
 8003dc8:	7bfb      	ldrb	r3, [r7, #15]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d10d      	bne.n	8003dea <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003dce:	4b3f      	ldr	r3, [pc, #252]	@ (8003ecc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003dd0:	68db      	ldr	r3, [r3, #12]
 8003dd2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6819      	ldr	r1, [r3, #0]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	3b01      	subs	r3, #1
 8003de0:	011b      	lsls	r3, r3, #4
 8003de2:	430b      	orrs	r3, r1
 8003de4:	4939      	ldr	r1, [pc, #228]	@ (8003ecc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003de6:	4313      	orrs	r3, r2
 8003de8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003dea:	7bfb      	ldrb	r3, [r7, #15]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d167      	bne.n	8003ec0 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003df0:	4b36      	ldr	r3, [pc, #216]	@ (8003ecc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a35      	ldr	r2, [pc, #212]	@ (8003ecc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003df6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003dfa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003dfc:	f7fd fa84 	bl	8001308 <HAL_GetTick>
 8003e00:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003e02:	e009      	b.n	8003e18 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003e04:	f7fd fa80 	bl	8001308 <HAL_GetTick>
 8003e08:	4602      	mov	r2, r0
 8003e0a:	68bb      	ldr	r3, [r7, #8]
 8003e0c:	1ad3      	subs	r3, r2, r3
 8003e0e:	2b02      	cmp	r3, #2
 8003e10:	d902      	bls.n	8003e18 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003e12:	2303      	movs	r3, #3
 8003e14:	73fb      	strb	r3, [r7, #15]
        break;
 8003e16:	e005      	b.n	8003e24 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003e18:	4b2c      	ldr	r3, [pc, #176]	@ (8003ecc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d1ef      	bne.n	8003e04 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003e24:	7bfb      	ldrb	r3, [r7, #15]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d14a      	bne.n	8003ec0 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d111      	bne.n	8003e54 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003e30:	4b26      	ldr	r3, [pc, #152]	@ (8003ecc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e32:	695b      	ldr	r3, [r3, #20]
 8003e34:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003e38:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e3c:	687a      	ldr	r2, [r7, #4]
 8003e3e:	6892      	ldr	r2, [r2, #8]
 8003e40:	0211      	lsls	r1, r2, #8
 8003e42:	687a      	ldr	r2, [r7, #4]
 8003e44:	68d2      	ldr	r2, [r2, #12]
 8003e46:	0912      	lsrs	r2, r2, #4
 8003e48:	0452      	lsls	r2, r2, #17
 8003e4a:	430a      	orrs	r2, r1
 8003e4c:	491f      	ldr	r1, [pc, #124]	@ (8003ecc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e4e:	4313      	orrs	r3, r2
 8003e50:	614b      	str	r3, [r1, #20]
 8003e52:	e011      	b.n	8003e78 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003e54:	4b1d      	ldr	r3, [pc, #116]	@ (8003ecc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e56:	695b      	ldr	r3, [r3, #20]
 8003e58:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003e5c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003e60:	687a      	ldr	r2, [r7, #4]
 8003e62:	6892      	ldr	r2, [r2, #8]
 8003e64:	0211      	lsls	r1, r2, #8
 8003e66:	687a      	ldr	r2, [r7, #4]
 8003e68:	6912      	ldr	r2, [r2, #16]
 8003e6a:	0852      	lsrs	r2, r2, #1
 8003e6c:	3a01      	subs	r2, #1
 8003e6e:	0652      	lsls	r2, r2, #25
 8003e70:	430a      	orrs	r2, r1
 8003e72:	4916      	ldr	r1, [pc, #88]	@ (8003ecc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e74:	4313      	orrs	r3, r2
 8003e76:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003e78:	4b14      	ldr	r3, [pc, #80]	@ (8003ecc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4a13      	ldr	r2, [pc, #76]	@ (8003ecc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e7e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e82:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e84:	f7fd fa40 	bl	8001308 <HAL_GetTick>
 8003e88:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003e8a:	e009      	b.n	8003ea0 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003e8c:	f7fd fa3c 	bl	8001308 <HAL_GetTick>
 8003e90:	4602      	mov	r2, r0
 8003e92:	68bb      	ldr	r3, [r7, #8]
 8003e94:	1ad3      	subs	r3, r2, r3
 8003e96:	2b02      	cmp	r3, #2
 8003e98:	d902      	bls.n	8003ea0 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003e9a:	2303      	movs	r3, #3
 8003e9c:	73fb      	strb	r3, [r7, #15]
          break;
 8003e9e:	e005      	b.n	8003eac <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003ea0:	4b0a      	ldr	r3, [pc, #40]	@ (8003ecc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d0ef      	beq.n	8003e8c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003eac:	7bfb      	ldrb	r3, [r7, #15]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d106      	bne.n	8003ec0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003eb2:	4b06      	ldr	r3, [pc, #24]	@ (8003ecc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003eb4:	695a      	ldr	r2, [r3, #20]
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	695b      	ldr	r3, [r3, #20]
 8003eba:	4904      	ldr	r1, [pc, #16]	@ (8003ecc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003ec0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	3710      	adds	r7, #16
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd80      	pop	{r7, pc}
 8003eca:	bf00      	nop
 8003ecc:	40021000 	.word	0x40021000

08003ed0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b084      	sub	sp, #16
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d101      	bne.n	8003ee2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e095      	b.n	800400e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d108      	bne.n	8003efc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003ef2:	d009      	beq.n	8003f08 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	61da      	str	r2, [r3, #28]
 8003efa:	e005      	b.n	8003f08 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2200      	movs	r2, #0
 8003f00:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2200      	movs	r2, #0
 8003f06:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003f14:	b2db      	uxtb	r3, r3
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d106      	bne.n	8003f28 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003f22:	6878      	ldr	r0, [r7, #4]
 8003f24:	f7fc ff16 	bl	8000d54 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2202      	movs	r2, #2
 8003f2c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	681a      	ldr	r2, [r3, #0]
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f3e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	68db      	ldr	r3, [r3, #12]
 8003f44:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003f48:	d902      	bls.n	8003f50 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	60fb      	str	r3, [r7, #12]
 8003f4e:	e002      	b.n	8003f56 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003f50:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003f54:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	68db      	ldr	r3, [r3, #12]
 8003f5a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003f5e:	d007      	beq.n	8003f70 <HAL_SPI_Init+0xa0>
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	68db      	ldr	r3, [r3, #12]
 8003f64:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003f68:	d002      	beq.n	8003f70 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	685b      	ldr	r3, [r3, #4]
 8003f74:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	689b      	ldr	r3, [r3, #8]
 8003f7c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003f80:	431a      	orrs	r2, r3
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	691b      	ldr	r3, [r3, #16]
 8003f86:	f003 0302 	and.w	r3, r3, #2
 8003f8a:	431a      	orrs	r2, r3
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	695b      	ldr	r3, [r3, #20]
 8003f90:	f003 0301 	and.w	r3, r3, #1
 8003f94:	431a      	orrs	r2, r3
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	699b      	ldr	r3, [r3, #24]
 8003f9a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f9e:	431a      	orrs	r2, r3
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	69db      	ldr	r3, [r3, #28]
 8003fa4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003fa8:	431a      	orrs	r2, r3
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6a1b      	ldr	r3, [r3, #32]
 8003fae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fb2:	ea42 0103 	orr.w	r1, r2, r3
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fba:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	430a      	orrs	r2, r1
 8003fc4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	699b      	ldr	r3, [r3, #24]
 8003fca:	0c1b      	lsrs	r3, r3, #16
 8003fcc:	f003 0204 	and.w	r2, r3, #4
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fd4:	f003 0310 	and.w	r3, r3, #16
 8003fd8:	431a      	orrs	r2, r3
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fde:	f003 0308 	and.w	r3, r3, #8
 8003fe2:	431a      	orrs	r2, r3
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	68db      	ldr	r3, [r3, #12]
 8003fe8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003fec:	ea42 0103 	orr.w	r1, r2, r3
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	430a      	orrs	r2, r1
 8003ffc:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2200      	movs	r2, #0
 8004002:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2201      	movs	r2, #1
 8004008:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800400c:	2300      	movs	r3, #0
}
 800400e:	4618      	mov	r0, r3
 8004010:	3710      	adds	r7, #16
 8004012:	46bd      	mov	sp, r7
 8004014:	bd80      	pop	{r7, pc}

08004016 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004016:	b580      	push	{r7, lr}
 8004018:	b088      	sub	sp, #32
 800401a:	af00      	add	r7, sp, #0
 800401c:	60f8      	str	r0, [r7, #12]
 800401e:	60b9      	str	r1, [r7, #8]
 8004020:	603b      	str	r3, [r7, #0]
 8004022:	4613      	mov	r3, r2
 8004024:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004026:	f7fd f96f 	bl	8001308 <HAL_GetTick>
 800402a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800402c:	88fb      	ldrh	r3, [r7, #6]
 800402e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004036:	b2db      	uxtb	r3, r3
 8004038:	2b01      	cmp	r3, #1
 800403a:	d001      	beq.n	8004040 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800403c:	2302      	movs	r3, #2
 800403e:	e15c      	b.n	80042fa <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8004040:	68bb      	ldr	r3, [r7, #8]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d002      	beq.n	800404c <HAL_SPI_Transmit+0x36>
 8004046:	88fb      	ldrh	r3, [r7, #6]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d101      	bne.n	8004050 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800404c:	2301      	movs	r3, #1
 800404e:	e154      	b.n	80042fa <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004056:	2b01      	cmp	r3, #1
 8004058:	d101      	bne.n	800405e <HAL_SPI_Transmit+0x48>
 800405a:	2302      	movs	r3, #2
 800405c:	e14d      	b.n	80042fa <HAL_SPI_Transmit+0x2e4>
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	2201      	movs	r2, #1
 8004062:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	2203      	movs	r2, #3
 800406a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	2200      	movs	r2, #0
 8004072:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	68ba      	ldr	r2, [r7, #8]
 8004078:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	88fa      	ldrh	r2, [r7, #6]
 800407e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	88fa      	ldrh	r2, [r7, #6]
 8004084:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	2200      	movs	r2, #0
 800408a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	2200      	movs	r2, #0
 8004090:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	2200      	movs	r2, #0
 8004098:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	2200      	movs	r2, #0
 80040a0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	2200      	movs	r2, #0
 80040a6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	689b      	ldr	r3, [r3, #8]
 80040ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80040b0:	d10f      	bne.n	80040d2 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	681a      	ldr	r2, [r3, #0]
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80040c0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	681a      	ldr	r2, [r3, #0]
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80040d0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040dc:	2b40      	cmp	r3, #64	@ 0x40
 80040de:	d007      	beq.n	80040f0 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	681a      	ldr	r2, [r3, #0]
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80040ee:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	68db      	ldr	r3, [r3, #12]
 80040f4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80040f8:	d952      	bls.n	80041a0 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	685b      	ldr	r3, [r3, #4]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d002      	beq.n	8004108 <HAL_SPI_Transmit+0xf2>
 8004102:	8b7b      	ldrh	r3, [r7, #26]
 8004104:	2b01      	cmp	r3, #1
 8004106:	d145      	bne.n	8004194 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800410c:	881a      	ldrh	r2, [r3, #0]
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004118:	1c9a      	adds	r2, r3, #2
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004122:	b29b      	uxth	r3, r3
 8004124:	3b01      	subs	r3, #1
 8004126:	b29a      	uxth	r2, r3
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800412c:	e032      	b.n	8004194 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	689b      	ldr	r3, [r3, #8]
 8004134:	f003 0302 	and.w	r3, r3, #2
 8004138:	2b02      	cmp	r3, #2
 800413a:	d112      	bne.n	8004162 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004140:	881a      	ldrh	r2, [r3, #0]
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800414c:	1c9a      	adds	r2, r3, #2
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004156:	b29b      	uxth	r3, r3
 8004158:	3b01      	subs	r3, #1
 800415a:	b29a      	uxth	r2, r3
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004160:	e018      	b.n	8004194 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004162:	f7fd f8d1 	bl	8001308 <HAL_GetTick>
 8004166:	4602      	mov	r2, r0
 8004168:	69fb      	ldr	r3, [r7, #28]
 800416a:	1ad3      	subs	r3, r2, r3
 800416c:	683a      	ldr	r2, [r7, #0]
 800416e:	429a      	cmp	r2, r3
 8004170:	d803      	bhi.n	800417a <HAL_SPI_Transmit+0x164>
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004178:	d102      	bne.n	8004180 <HAL_SPI_Transmit+0x16a>
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	2b00      	cmp	r3, #0
 800417e:	d109      	bne.n	8004194 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	2201      	movs	r2, #1
 8004184:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	2200      	movs	r2, #0
 800418c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004190:	2303      	movs	r3, #3
 8004192:	e0b2      	b.n	80042fa <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004198:	b29b      	uxth	r3, r3
 800419a:	2b00      	cmp	r3, #0
 800419c:	d1c7      	bne.n	800412e <HAL_SPI_Transmit+0x118>
 800419e:	e083      	b.n	80042a8 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d002      	beq.n	80041ae <HAL_SPI_Transmit+0x198>
 80041a8:	8b7b      	ldrh	r3, [r7, #26]
 80041aa:	2b01      	cmp	r3, #1
 80041ac:	d177      	bne.n	800429e <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041b2:	b29b      	uxth	r3, r3
 80041b4:	2b01      	cmp	r3, #1
 80041b6:	d912      	bls.n	80041de <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041bc:	881a      	ldrh	r2, [r3, #0]
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041c8:	1c9a      	adds	r2, r3, #2
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041d2:	b29b      	uxth	r3, r3
 80041d4:	3b02      	subs	r3, #2
 80041d6:	b29a      	uxth	r2, r3
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80041dc:	e05f      	b.n	800429e <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	330c      	adds	r3, #12
 80041e8:	7812      	ldrb	r2, [r2, #0]
 80041ea:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041f0:	1c5a      	adds	r2, r3, #1
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041fa:	b29b      	uxth	r3, r3
 80041fc:	3b01      	subs	r3, #1
 80041fe:	b29a      	uxth	r2, r3
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004204:	e04b      	b.n	800429e <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	689b      	ldr	r3, [r3, #8]
 800420c:	f003 0302 	and.w	r3, r3, #2
 8004210:	2b02      	cmp	r3, #2
 8004212:	d12b      	bne.n	800426c <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004218:	b29b      	uxth	r3, r3
 800421a:	2b01      	cmp	r3, #1
 800421c:	d912      	bls.n	8004244 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004222:	881a      	ldrh	r2, [r3, #0]
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800422e:	1c9a      	adds	r2, r3, #2
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004238:	b29b      	uxth	r3, r3
 800423a:	3b02      	subs	r3, #2
 800423c:	b29a      	uxth	r2, r3
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004242:	e02c      	b.n	800429e <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	330c      	adds	r3, #12
 800424e:	7812      	ldrb	r2, [r2, #0]
 8004250:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004256:	1c5a      	adds	r2, r3, #1
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004260:	b29b      	uxth	r3, r3
 8004262:	3b01      	subs	r3, #1
 8004264:	b29a      	uxth	r2, r3
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800426a:	e018      	b.n	800429e <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800426c:	f7fd f84c 	bl	8001308 <HAL_GetTick>
 8004270:	4602      	mov	r2, r0
 8004272:	69fb      	ldr	r3, [r7, #28]
 8004274:	1ad3      	subs	r3, r2, r3
 8004276:	683a      	ldr	r2, [r7, #0]
 8004278:	429a      	cmp	r2, r3
 800427a:	d803      	bhi.n	8004284 <HAL_SPI_Transmit+0x26e>
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004282:	d102      	bne.n	800428a <HAL_SPI_Transmit+0x274>
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d109      	bne.n	800429e <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	2201      	movs	r2, #1
 800428e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	2200      	movs	r2, #0
 8004296:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800429a:	2303      	movs	r3, #3
 800429c:	e02d      	b.n	80042fa <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042a2:	b29b      	uxth	r3, r3
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d1ae      	bne.n	8004206 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80042a8:	69fa      	ldr	r2, [r7, #28]
 80042aa:	6839      	ldr	r1, [r7, #0]
 80042ac:	68f8      	ldr	r0, [r7, #12]
 80042ae:	f000 f947 	bl	8004540 <SPI_EndRxTxTransaction>
 80042b2:	4603      	mov	r3, r0
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d002      	beq.n	80042be <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	2220      	movs	r2, #32
 80042bc:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	689b      	ldr	r3, [r3, #8]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d10a      	bne.n	80042dc <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80042c6:	2300      	movs	r3, #0
 80042c8:	617b      	str	r3, [r7, #20]
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	68db      	ldr	r3, [r3, #12]
 80042d0:	617b      	str	r3, [r7, #20]
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	689b      	ldr	r3, [r3, #8]
 80042d8:	617b      	str	r3, [r7, #20]
 80042da:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	2201      	movs	r2, #1
 80042e0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	2200      	movs	r2, #0
 80042e8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d001      	beq.n	80042f8 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80042f4:	2301      	movs	r3, #1
 80042f6:	e000      	b.n	80042fa <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80042f8:	2300      	movs	r3, #0
  }
}
 80042fa:	4618      	mov	r0, r3
 80042fc:	3720      	adds	r7, #32
 80042fe:	46bd      	mov	sp, r7
 8004300:	bd80      	pop	{r7, pc}
	...

08004304 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b088      	sub	sp, #32
 8004308:	af00      	add	r7, sp, #0
 800430a:	60f8      	str	r0, [r7, #12]
 800430c:	60b9      	str	r1, [r7, #8]
 800430e:	603b      	str	r3, [r7, #0]
 8004310:	4613      	mov	r3, r2
 8004312:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004314:	f7fc fff8 	bl	8001308 <HAL_GetTick>
 8004318:	4602      	mov	r2, r0
 800431a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800431c:	1a9b      	subs	r3, r3, r2
 800431e:	683a      	ldr	r2, [r7, #0]
 8004320:	4413      	add	r3, r2
 8004322:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004324:	f7fc fff0 	bl	8001308 <HAL_GetTick>
 8004328:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800432a:	4b39      	ldr	r3, [pc, #228]	@ (8004410 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	015b      	lsls	r3, r3, #5
 8004330:	0d1b      	lsrs	r3, r3, #20
 8004332:	69fa      	ldr	r2, [r7, #28]
 8004334:	fb02 f303 	mul.w	r3, r2, r3
 8004338:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800433a:	e054      	b.n	80043e6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004342:	d050      	beq.n	80043e6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004344:	f7fc ffe0 	bl	8001308 <HAL_GetTick>
 8004348:	4602      	mov	r2, r0
 800434a:	69bb      	ldr	r3, [r7, #24]
 800434c:	1ad3      	subs	r3, r2, r3
 800434e:	69fa      	ldr	r2, [r7, #28]
 8004350:	429a      	cmp	r2, r3
 8004352:	d902      	bls.n	800435a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004354:	69fb      	ldr	r3, [r7, #28]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d13d      	bne.n	80043d6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	685a      	ldr	r2, [r3, #4]
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004368:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	685b      	ldr	r3, [r3, #4]
 800436e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004372:	d111      	bne.n	8004398 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	689b      	ldr	r3, [r3, #8]
 8004378:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800437c:	d004      	beq.n	8004388 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	689b      	ldr	r3, [r3, #8]
 8004382:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004386:	d107      	bne.n	8004398 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	681a      	ldr	r2, [r3, #0]
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004396:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800439c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80043a0:	d10f      	bne.n	80043c2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	681a      	ldr	r2, [r3, #0]
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80043b0:	601a      	str	r2, [r3, #0]
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	681a      	ldr	r2, [r3, #0]
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80043c0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	2201      	movs	r2, #1
 80043c6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	2200      	movs	r2, #0
 80043ce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80043d2:	2303      	movs	r3, #3
 80043d4:	e017      	b.n	8004406 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80043d6:	697b      	ldr	r3, [r7, #20]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d101      	bne.n	80043e0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80043dc:	2300      	movs	r3, #0
 80043de:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	3b01      	subs	r3, #1
 80043e4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	689a      	ldr	r2, [r3, #8]
 80043ec:	68bb      	ldr	r3, [r7, #8]
 80043ee:	4013      	ands	r3, r2
 80043f0:	68ba      	ldr	r2, [r7, #8]
 80043f2:	429a      	cmp	r2, r3
 80043f4:	bf0c      	ite	eq
 80043f6:	2301      	moveq	r3, #1
 80043f8:	2300      	movne	r3, #0
 80043fa:	b2db      	uxtb	r3, r3
 80043fc:	461a      	mov	r2, r3
 80043fe:	79fb      	ldrb	r3, [r7, #7]
 8004400:	429a      	cmp	r2, r3
 8004402:	d19b      	bne.n	800433c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004404:	2300      	movs	r3, #0
}
 8004406:	4618      	mov	r0, r3
 8004408:	3720      	adds	r7, #32
 800440a:	46bd      	mov	sp, r7
 800440c:	bd80      	pop	{r7, pc}
 800440e:	bf00      	nop
 8004410:	20000030 	.word	0x20000030

08004414 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b08a      	sub	sp, #40	@ 0x28
 8004418:	af00      	add	r7, sp, #0
 800441a:	60f8      	str	r0, [r7, #12]
 800441c:	60b9      	str	r1, [r7, #8]
 800441e:	607a      	str	r2, [r7, #4]
 8004420:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004422:	2300      	movs	r3, #0
 8004424:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004426:	f7fc ff6f 	bl	8001308 <HAL_GetTick>
 800442a:	4602      	mov	r2, r0
 800442c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800442e:	1a9b      	subs	r3, r3, r2
 8004430:	683a      	ldr	r2, [r7, #0]
 8004432:	4413      	add	r3, r2
 8004434:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004436:	f7fc ff67 	bl	8001308 <HAL_GetTick>
 800443a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	330c      	adds	r3, #12
 8004442:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004444:	4b3d      	ldr	r3, [pc, #244]	@ (800453c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004446:	681a      	ldr	r2, [r3, #0]
 8004448:	4613      	mov	r3, r2
 800444a:	009b      	lsls	r3, r3, #2
 800444c:	4413      	add	r3, r2
 800444e:	00da      	lsls	r2, r3, #3
 8004450:	1ad3      	subs	r3, r2, r3
 8004452:	0d1b      	lsrs	r3, r3, #20
 8004454:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004456:	fb02 f303 	mul.w	r3, r2, r3
 800445a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800445c:	e060      	b.n	8004520 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800445e:	68bb      	ldr	r3, [r7, #8]
 8004460:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004464:	d107      	bne.n	8004476 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d104      	bne.n	8004476 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800446c:	69fb      	ldr	r3, [r7, #28]
 800446e:	781b      	ldrb	r3, [r3, #0]
 8004470:	b2db      	uxtb	r3, r3
 8004472:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004474:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	f1b3 3fff 	cmp.w	r3, #4294967295
 800447c:	d050      	beq.n	8004520 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800447e:	f7fc ff43 	bl	8001308 <HAL_GetTick>
 8004482:	4602      	mov	r2, r0
 8004484:	6a3b      	ldr	r3, [r7, #32]
 8004486:	1ad3      	subs	r3, r2, r3
 8004488:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800448a:	429a      	cmp	r2, r3
 800448c:	d902      	bls.n	8004494 <SPI_WaitFifoStateUntilTimeout+0x80>
 800448e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004490:	2b00      	cmp	r3, #0
 8004492:	d13d      	bne.n	8004510 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	685a      	ldr	r2, [r3, #4]
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80044a2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	685b      	ldr	r3, [r3, #4]
 80044a8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80044ac:	d111      	bne.n	80044d2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	689b      	ldr	r3, [r3, #8]
 80044b2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80044b6:	d004      	beq.n	80044c2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	689b      	ldr	r3, [r3, #8]
 80044bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044c0:	d107      	bne.n	80044d2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	681a      	ldr	r2, [r3, #0]
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80044d0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044da:	d10f      	bne.n	80044fc <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	681a      	ldr	r2, [r3, #0]
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80044ea:	601a      	str	r2, [r3, #0]
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	681a      	ldr	r2, [r3, #0]
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80044fa:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	2201      	movs	r2, #1
 8004500:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	2200      	movs	r2, #0
 8004508:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800450c:	2303      	movs	r3, #3
 800450e:	e010      	b.n	8004532 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004510:	69bb      	ldr	r3, [r7, #24]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d101      	bne.n	800451a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004516:	2300      	movs	r3, #0
 8004518:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800451a:	69bb      	ldr	r3, [r7, #24]
 800451c:	3b01      	subs	r3, #1
 800451e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	689a      	ldr	r2, [r3, #8]
 8004526:	68bb      	ldr	r3, [r7, #8]
 8004528:	4013      	ands	r3, r2
 800452a:	687a      	ldr	r2, [r7, #4]
 800452c:	429a      	cmp	r2, r3
 800452e:	d196      	bne.n	800445e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004530:	2300      	movs	r3, #0
}
 8004532:	4618      	mov	r0, r3
 8004534:	3728      	adds	r7, #40	@ 0x28
 8004536:	46bd      	mov	sp, r7
 8004538:	bd80      	pop	{r7, pc}
 800453a:	bf00      	nop
 800453c:	20000030 	.word	0x20000030

08004540 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004540:	b580      	push	{r7, lr}
 8004542:	b086      	sub	sp, #24
 8004544:	af02      	add	r7, sp, #8
 8004546:	60f8      	str	r0, [r7, #12]
 8004548:	60b9      	str	r1, [r7, #8]
 800454a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	9300      	str	r3, [sp, #0]
 8004550:	68bb      	ldr	r3, [r7, #8]
 8004552:	2200      	movs	r2, #0
 8004554:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004558:	68f8      	ldr	r0, [r7, #12]
 800455a:	f7ff ff5b 	bl	8004414 <SPI_WaitFifoStateUntilTimeout>
 800455e:	4603      	mov	r3, r0
 8004560:	2b00      	cmp	r3, #0
 8004562:	d007      	beq.n	8004574 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004568:	f043 0220 	orr.w	r2, r3, #32
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004570:	2303      	movs	r3, #3
 8004572:	e027      	b.n	80045c4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	9300      	str	r3, [sp, #0]
 8004578:	68bb      	ldr	r3, [r7, #8]
 800457a:	2200      	movs	r2, #0
 800457c:	2180      	movs	r1, #128	@ 0x80
 800457e:	68f8      	ldr	r0, [r7, #12]
 8004580:	f7ff fec0 	bl	8004304 <SPI_WaitFlagStateUntilTimeout>
 8004584:	4603      	mov	r3, r0
 8004586:	2b00      	cmp	r3, #0
 8004588:	d007      	beq.n	800459a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800458e:	f043 0220 	orr.w	r2, r3, #32
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004596:	2303      	movs	r3, #3
 8004598:	e014      	b.n	80045c4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	9300      	str	r3, [sp, #0]
 800459e:	68bb      	ldr	r3, [r7, #8]
 80045a0:	2200      	movs	r2, #0
 80045a2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80045a6:	68f8      	ldr	r0, [r7, #12]
 80045a8:	f7ff ff34 	bl	8004414 <SPI_WaitFifoStateUntilTimeout>
 80045ac:	4603      	mov	r3, r0
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d007      	beq.n	80045c2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045b6:	f043 0220 	orr.w	r2, r3, #32
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80045be:	2303      	movs	r3, #3
 80045c0:	e000      	b.n	80045c4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80045c2:	2300      	movs	r3, #0
}
 80045c4:	4618      	mov	r0, r3
 80045c6:	3710      	adds	r7, #16
 80045c8:	46bd      	mov	sp, r7
 80045ca:	bd80      	pop	{r7, pc}

080045cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b082      	sub	sp, #8
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d101      	bne.n	80045de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80045da:	2301      	movs	r3, #1
 80045dc:	e049      	b.n	8004672 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045e4:	b2db      	uxtb	r3, r3
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d106      	bne.n	80045f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2200      	movs	r2, #0
 80045ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80045f2:	6878      	ldr	r0, [r7, #4]
 80045f4:	f7fc fd7e 	bl	80010f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2202      	movs	r2, #2
 80045fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681a      	ldr	r2, [r3, #0]
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	3304      	adds	r3, #4
 8004608:	4619      	mov	r1, r3
 800460a:	4610      	mov	r0, r2
 800460c:	f000 fa9e 	bl	8004b4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2201      	movs	r2, #1
 8004614:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2201      	movs	r2, #1
 800461c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2201      	movs	r2, #1
 8004624:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2201      	movs	r2, #1
 800462c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2201      	movs	r2, #1
 8004634:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2201      	movs	r2, #1
 800463c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2201      	movs	r2, #1
 8004644:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2201      	movs	r2, #1
 800464c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2201      	movs	r2, #1
 8004654:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2201      	movs	r2, #1
 800465c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2201      	movs	r2, #1
 8004664:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2201      	movs	r2, #1
 800466c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004670:	2300      	movs	r3, #0
}
 8004672:	4618      	mov	r0, r3
 8004674:	3708      	adds	r7, #8
 8004676:	46bd      	mov	sp, r7
 8004678:	bd80      	pop	{r7, pc}
	...

0800467c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800467c:	b480      	push	{r7}
 800467e:	b085      	sub	sp, #20
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800468a:	b2db      	uxtb	r3, r3
 800468c:	2b01      	cmp	r3, #1
 800468e:	d001      	beq.n	8004694 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004690:	2301      	movs	r3, #1
 8004692:	e04f      	b.n	8004734 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2202      	movs	r2, #2
 8004698:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	68da      	ldr	r2, [r3, #12]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f042 0201 	orr.w	r2, r2, #1
 80046aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	4a23      	ldr	r2, [pc, #140]	@ (8004740 <HAL_TIM_Base_Start_IT+0xc4>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d01d      	beq.n	80046f2 <HAL_TIM_Base_Start_IT+0x76>
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046be:	d018      	beq.n	80046f2 <HAL_TIM_Base_Start_IT+0x76>
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4a1f      	ldr	r2, [pc, #124]	@ (8004744 <HAL_TIM_Base_Start_IT+0xc8>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d013      	beq.n	80046f2 <HAL_TIM_Base_Start_IT+0x76>
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	4a1e      	ldr	r2, [pc, #120]	@ (8004748 <HAL_TIM_Base_Start_IT+0xcc>)
 80046d0:	4293      	cmp	r3, r2
 80046d2:	d00e      	beq.n	80046f2 <HAL_TIM_Base_Start_IT+0x76>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	4a1c      	ldr	r2, [pc, #112]	@ (800474c <HAL_TIM_Base_Start_IT+0xd0>)
 80046da:	4293      	cmp	r3, r2
 80046dc:	d009      	beq.n	80046f2 <HAL_TIM_Base_Start_IT+0x76>
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	4a1b      	ldr	r2, [pc, #108]	@ (8004750 <HAL_TIM_Base_Start_IT+0xd4>)
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d004      	beq.n	80046f2 <HAL_TIM_Base_Start_IT+0x76>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	4a19      	ldr	r2, [pc, #100]	@ (8004754 <HAL_TIM_Base_Start_IT+0xd8>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d115      	bne.n	800471e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	689a      	ldr	r2, [r3, #8]
 80046f8:	4b17      	ldr	r3, [pc, #92]	@ (8004758 <HAL_TIM_Base_Start_IT+0xdc>)
 80046fa:	4013      	ands	r3, r2
 80046fc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	2b06      	cmp	r3, #6
 8004702:	d015      	beq.n	8004730 <HAL_TIM_Base_Start_IT+0xb4>
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800470a:	d011      	beq.n	8004730 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	681a      	ldr	r2, [r3, #0]
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f042 0201 	orr.w	r2, r2, #1
 800471a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800471c:	e008      	b.n	8004730 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	681a      	ldr	r2, [r3, #0]
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f042 0201 	orr.w	r2, r2, #1
 800472c:	601a      	str	r2, [r3, #0]
 800472e:	e000      	b.n	8004732 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004730:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004732:	2300      	movs	r3, #0
}
 8004734:	4618      	mov	r0, r3
 8004736:	3714      	adds	r7, #20
 8004738:	46bd      	mov	sp, r7
 800473a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473e:	4770      	bx	lr
 8004740:	40012c00 	.word	0x40012c00
 8004744:	40000400 	.word	0x40000400
 8004748:	40000800 	.word	0x40000800
 800474c:	40000c00 	.word	0x40000c00
 8004750:	40013400 	.word	0x40013400
 8004754:	40014000 	.word	0x40014000
 8004758:	00010007 	.word	0x00010007

0800475c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b084      	sub	sp, #16
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	68db      	ldr	r3, [r3, #12]
 800476a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	691b      	ldr	r3, [r3, #16]
 8004772:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004774:	68bb      	ldr	r3, [r7, #8]
 8004776:	f003 0302 	and.w	r3, r3, #2
 800477a:	2b00      	cmp	r3, #0
 800477c:	d020      	beq.n	80047c0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	f003 0302 	and.w	r3, r3, #2
 8004784:	2b00      	cmp	r3, #0
 8004786:	d01b      	beq.n	80047c0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f06f 0202 	mvn.w	r2, #2
 8004790:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2201      	movs	r2, #1
 8004796:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	699b      	ldr	r3, [r3, #24]
 800479e:	f003 0303 	and.w	r3, r3, #3
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d003      	beq.n	80047ae <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80047a6:	6878      	ldr	r0, [r7, #4]
 80047a8:	f000 f9b2 	bl	8004b10 <HAL_TIM_IC_CaptureCallback>
 80047ac:	e005      	b.n	80047ba <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80047ae:	6878      	ldr	r0, [r7, #4]
 80047b0:	f000 f9a4 	bl	8004afc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047b4:	6878      	ldr	r0, [r7, #4]
 80047b6:	f000 f9b5 	bl	8004b24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2200      	movs	r2, #0
 80047be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80047c0:	68bb      	ldr	r3, [r7, #8]
 80047c2:	f003 0304 	and.w	r3, r3, #4
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d020      	beq.n	800480c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	f003 0304 	and.w	r3, r3, #4
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d01b      	beq.n	800480c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f06f 0204 	mvn.w	r2, #4
 80047dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2202      	movs	r2, #2
 80047e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	699b      	ldr	r3, [r3, #24]
 80047ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d003      	beq.n	80047fa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80047f2:	6878      	ldr	r0, [r7, #4]
 80047f4:	f000 f98c 	bl	8004b10 <HAL_TIM_IC_CaptureCallback>
 80047f8:	e005      	b.n	8004806 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047fa:	6878      	ldr	r0, [r7, #4]
 80047fc:	f000 f97e 	bl	8004afc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004800:	6878      	ldr	r0, [r7, #4]
 8004802:	f000 f98f 	bl	8004b24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2200      	movs	r2, #0
 800480a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800480c:	68bb      	ldr	r3, [r7, #8]
 800480e:	f003 0308 	and.w	r3, r3, #8
 8004812:	2b00      	cmp	r3, #0
 8004814:	d020      	beq.n	8004858 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	f003 0308 	and.w	r3, r3, #8
 800481c:	2b00      	cmp	r3, #0
 800481e:	d01b      	beq.n	8004858 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f06f 0208 	mvn.w	r2, #8
 8004828:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2204      	movs	r2, #4
 800482e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	69db      	ldr	r3, [r3, #28]
 8004836:	f003 0303 	and.w	r3, r3, #3
 800483a:	2b00      	cmp	r3, #0
 800483c:	d003      	beq.n	8004846 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800483e:	6878      	ldr	r0, [r7, #4]
 8004840:	f000 f966 	bl	8004b10 <HAL_TIM_IC_CaptureCallback>
 8004844:	e005      	b.n	8004852 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004846:	6878      	ldr	r0, [r7, #4]
 8004848:	f000 f958 	bl	8004afc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800484c:	6878      	ldr	r0, [r7, #4]
 800484e:	f000 f969 	bl	8004b24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2200      	movs	r2, #0
 8004856:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004858:	68bb      	ldr	r3, [r7, #8]
 800485a:	f003 0310 	and.w	r3, r3, #16
 800485e:	2b00      	cmp	r3, #0
 8004860:	d020      	beq.n	80048a4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	f003 0310 	and.w	r3, r3, #16
 8004868:	2b00      	cmp	r3, #0
 800486a:	d01b      	beq.n	80048a4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f06f 0210 	mvn.w	r2, #16
 8004874:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	2208      	movs	r2, #8
 800487a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	69db      	ldr	r3, [r3, #28]
 8004882:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004886:	2b00      	cmp	r3, #0
 8004888:	d003      	beq.n	8004892 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800488a:	6878      	ldr	r0, [r7, #4]
 800488c:	f000 f940 	bl	8004b10 <HAL_TIM_IC_CaptureCallback>
 8004890:	e005      	b.n	800489e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004892:	6878      	ldr	r0, [r7, #4]
 8004894:	f000 f932 	bl	8004afc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004898:	6878      	ldr	r0, [r7, #4]
 800489a:	f000 f943 	bl	8004b24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2200      	movs	r2, #0
 80048a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80048a4:	68bb      	ldr	r3, [r7, #8]
 80048a6:	f003 0301 	and.w	r3, r3, #1
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d00c      	beq.n	80048c8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	f003 0301 	and.w	r3, r3, #1
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d007      	beq.n	80048c8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f06f 0201 	mvn.w	r2, #1
 80048c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80048c2:	6878      	ldr	r0, [r7, #4]
 80048c4:	f7fc f9b2 	bl	8000c2c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80048c8:	68bb      	ldr	r3, [r7, #8]
 80048ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d104      	bne.n	80048dc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80048d2:	68bb      	ldr	r3, [r7, #8]
 80048d4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d00c      	beq.n	80048f6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d007      	beq.n	80048f6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80048ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80048f0:	6878      	ldr	r0, [r7, #4]
 80048f2:	f000 fafd 	bl	8004ef0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80048f6:	68bb      	ldr	r3, [r7, #8]
 80048f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d00c      	beq.n	800491a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004906:	2b00      	cmp	r3, #0
 8004908:	d007      	beq.n	800491a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004912:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004914:	6878      	ldr	r0, [r7, #4]
 8004916:	f000 faf5 	bl	8004f04 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004920:	2b00      	cmp	r3, #0
 8004922:	d00c      	beq.n	800493e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800492a:	2b00      	cmp	r3, #0
 800492c:	d007      	beq.n	800493e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004936:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004938:	6878      	ldr	r0, [r7, #4]
 800493a:	f000 f8fd 	bl	8004b38 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800493e:	68bb      	ldr	r3, [r7, #8]
 8004940:	f003 0320 	and.w	r3, r3, #32
 8004944:	2b00      	cmp	r3, #0
 8004946:	d00c      	beq.n	8004962 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	f003 0320 	and.w	r3, r3, #32
 800494e:	2b00      	cmp	r3, #0
 8004950:	d007      	beq.n	8004962 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f06f 0220 	mvn.w	r2, #32
 800495a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800495c:	6878      	ldr	r0, [r7, #4]
 800495e:	f000 fabd 	bl	8004edc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004962:	bf00      	nop
 8004964:	3710      	adds	r7, #16
 8004966:	46bd      	mov	sp, r7
 8004968:	bd80      	pop	{r7, pc}

0800496a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800496a:	b580      	push	{r7, lr}
 800496c:	b084      	sub	sp, #16
 800496e:	af00      	add	r7, sp, #0
 8004970:	6078      	str	r0, [r7, #4]
 8004972:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004974:	2300      	movs	r3, #0
 8004976:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800497e:	2b01      	cmp	r3, #1
 8004980:	d101      	bne.n	8004986 <HAL_TIM_ConfigClockSource+0x1c>
 8004982:	2302      	movs	r3, #2
 8004984:	e0b6      	b.n	8004af4 <HAL_TIM_ConfigClockSource+0x18a>
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2201      	movs	r2, #1
 800498a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2202      	movs	r2, #2
 8004992:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	689b      	ldr	r3, [r3, #8]
 800499c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800499e:	68bb      	ldr	r3, [r7, #8]
 80049a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80049a4:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80049a8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80049b0:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	68ba      	ldr	r2, [r7, #8]
 80049b8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80049c2:	d03e      	beq.n	8004a42 <HAL_TIM_ConfigClockSource+0xd8>
 80049c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80049c8:	f200 8087 	bhi.w	8004ada <HAL_TIM_ConfigClockSource+0x170>
 80049cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049d0:	f000 8086 	beq.w	8004ae0 <HAL_TIM_ConfigClockSource+0x176>
 80049d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049d8:	d87f      	bhi.n	8004ada <HAL_TIM_ConfigClockSource+0x170>
 80049da:	2b70      	cmp	r3, #112	@ 0x70
 80049dc:	d01a      	beq.n	8004a14 <HAL_TIM_ConfigClockSource+0xaa>
 80049de:	2b70      	cmp	r3, #112	@ 0x70
 80049e0:	d87b      	bhi.n	8004ada <HAL_TIM_ConfigClockSource+0x170>
 80049e2:	2b60      	cmp	r3, #96	@ 0x60
 80049e4:	d050      	beq.n	8004a88 <HAL_TIM_ConfigClockSource+0x11e>
 80049e6:	2b60      	cmp	r3, #96	@ 0x60
 80049e8:	d877      	bhi.n	8004ada <HAL_TIM_ConfigClockSource+0x170>
 80049ea:	2b50      	cmp	r3, #80	@ 0x50
 80049ec:	d03c      	beq.n	8004a68 <HAL_TIM_ConfigClockSource+0xfe>
 80049ee:	2b50      	cmp	r3, #80	@ 0x50
 80049f0:	d873      	bhi.n	8004ada <HAL_TIM_ConfigClockSource+0x170>
 80049f2:	2b40      	cmp	r3, #64	@ 0x40
 80049f4:	d058      	beq.n	8004aa8 <HAL_TIM_ConfigClockSource+0x13e>
 80049f6:	2b40      	cmp	r3, #64	@ 0x40
 80049f8:	d86f      	bhi.n	8004ada <HAL_TIM_ConfigClockSource+0x170>
 80049fa:	2b30      	cmp	r3, #48	@ 0x30
 80049fc:	d064      	beq.n	8004ac8 <HAL_TIM_ConfigClockSource+0x15e>
 80049fe:	2b30      	cmp	r3, #48	@ 0x30
 8004a00:	d86b      	bhi.n	8004ada <HAL_TIM_ConfigClockSource+0x170>
 8004a02:	2b20      	cmp	r3, #32
 8004a04:	d060      	beq.n	8004ac8 <HAL_TIM_ConfigClockSource+0x15e>
 8004a06:	2b20      	cmp	r3, #32
 8004a08:	d867      	bhi.n	8004ada <HAL_TIM_ConfigClockSource+0x170>
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d05c      	beq.n	8004ac8 <HAL_TIM_ConfigClockSource+0x15e>
 8004a0e:	2b10      	cmp	r3, #16
 8004a10:	d05a      	beq.n	8004ac8 <HAL_TIM_ConfigClockSource+0x15e>
 8004a12:	e062      	b.n	8004ada <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004a1c:	683b      	ldr	r3, [r7, #0]
 8004a1e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004a24:	f000 f9b2 	bl	8004d8c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	689b      	ldr	r3, [r3, #8]
 8004a2e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004a30:	68bb      	ldr	r3, [r7, #8]
 8004a32:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004a36:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	68ba      	ldr	r2, [r7, #8]
 8004a3e:	609a      	str	r2, [r3, #8]
      break;
 8004a40:	e04f      	b.n	8004ae2 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004a52:	f000 f99b 	bl	8004d8c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	689a      	ldr	r2, [r3, #8]
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004a64:	609a      	str	r2, [r3, #8]
      break;
 8004a66:	e03c      	b.n	8004ae2 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a74:	461a      	mov	r2, r3
 8004a76:	f000 f90f 	bl	8004c98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	2150      	movs	r1, #80	@ 0x50
 8004a80:	4618      	mov	r0, r3
 8004a82:	f000 f968 	bl	8004d56 <TIM_ITRx_SetConfig>
      break;
 8004a86:	e02c      	b.n	8004ae2 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004a90:	683b      	ldr	r3, [r7, #0]
 8004a92:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004a94:	461a      	mov	r2, r3
 8004a96:	f000 f92e 	bl	8004cf6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	2160      	movs	r1, #96	@ 0x60
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	f000 f958 	bl	8004d56 <TIM_ITRx_SetConfig>
      break;
 8004aa6:	e01c      	b.n	8004ae2 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ab4:	461a      	mov	r2, r3
 8004ab6:	f000 f8ef 	bl	8004c98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	2140      	movs	r1, #64	@ 0x40
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	f000 f948 	bl	8004d56 <TIM_ITRx_SetConfig>
      break;
 8004ac6:	e00c      	b.n	8004ae2 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681a      	ldr	r2, [r3, #0]
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4619      	mov	r1, r3
 8004ad2:	4610      	mov	r0, r2
 8004ad4:	f000 f93f 	bl	8004d56 <TIM_ITRx_SetConfig>
      break;
 8004ad8:	e003      	b.n	8004ae2 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004ada:	2301      	movs	r3, #1
 8004adc:	73fb      	strb	r3, [r7, #15]
      break;
 8004ade:	e000      	b.n	8004ae2 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004ae0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2201      	movs	r2, #1
 8004ae6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2200      	movs	r2, #0
 8004aee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004af2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004af4:	4618      	mov	r0, r3
 8004af6:	3710      	adds	r7, #16
 8004af8:	46bd      	mov	sp, r7
 8004afa:	bd80      	pop	{r7, pc}

08004afc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004afc:	b480      	push	{r7}
 8004afe:	b083      	sub	sp, #12
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004b04:	bf00      	nop
 8004b06:	370c      	adds	r7, #12
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0e:	4770      	bx	lr

08004b10 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b083      	sub	sp, #12
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004b18:	bf00      	nop
 8004b1a:	370c      	adds	r7, #12
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b22:	4770      	bx	lr

08004b24 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004b24:	b480      	push	{r7}
 8004b26:	b083      	sub	sp, #12
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004b2c:	bf00      	nop
 8004b2e:	370c      	adds	r7, #12
 8004b30:	46bd      	mov	sp, r7
 8004b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b36:	4770      	bx	lr

08004b38 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004b38:	b480      	push	{r7}
 8004b3a:	b083      	sub	sp, #12
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004b40:	bf00      	nop
 8004b42:	370c      	adds	r7, #12
 8004b44:	46bd      	mov	sp, r7
 8004b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4a:	4770      	bx	lr

08004b4c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	b085      	sub	sp, #20
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
 8004b54:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	4a46      	ldr	r2, [pc, #280]	@ (8004c78 <TIM_Base_SetConfig+0x12c>)
 8004b60:	4293      	cmp	r3, r2
 8004b62:	d013      	beq.n	8004b8c <TIM_Base_SetConfig+0x40>
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b6a:	d00f      	beq.n	8004b8c <TIM_Base_SetConfig+0x40>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	4a43      	ldr	r2, [pc, #268]	@ (8004c7c <TIM_Base_SetConfig+0x130>)
 8004b70:	4293      	cmp	r3, r2
 8004b72:	d00b      	beq.n	8004b8c <TIM_Base_SetConfig+0x40>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	4a42      	ldr	r2, [pc, #264]	@ (8004c80 <TIM_Base_SetConfig+0x134>)
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d007      	beq.n	8004b8c <TIM_Base_SetConfig+0x40>
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	4a41      	ldr	r2, [pc, #260]	@ (8004c84 <TIM_Base_SetConfig+0x138>)
 8004b80:	4293      	cmp	r3, r2
 8004b82:	d003      	beq.n	8004b8c <TIM_Base_SetConfig+0x40>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	4a40      	ldr	r2, [pc, #256]	@ (8004c88 <TIM_Base_SetConfig+0x13c>)
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d108      	bne.n	8004b9e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b92:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	685b      	ldr	r3, [r3, #4]
 8004b98:	68fa      	ldr	r2, [r7, #12]
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	4a35      	ldr	r2, [pc, #212]	@ (8004c78 <TIM_Base_SetConfig+0x12c>)
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	d01f      	beq.n	8004be6 <TIM_Base_SetConfig+0x9a>
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bac:	d01b      	beq.n	8004be6 <TIM_Base_SetConfig+0x9a>
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	4a32      	ldr	r2, [pc, #200]	@ (8004c7c <TIM_Base_SetConfig+0x130>)
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d017      	beq.n	8004be6 <TIM_Base_SetConfig+0x9a>
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	4a31      	ldr	r2, [pc, #196]	@ (8004c80 <TIM_Base_SetConfig+0x134>)
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d013      	beq.n	8004be6 <TIM_Base_SetConfig+0x9a>
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	4a30      	ldr	r2, [pc, #192]	@ (8004c84 <TIM_Base_SetConfig+0x138>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d00f      	beq.n	8004be6 <TIM_Base_SetConfig+0x9a>
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	4a2f      	ldr	r2, [pc, #188]	@ (8004c88 <TIM_Base_SetConfig+0x13c>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d00b      	beq.n	8004be6 <TIM_Base_SetConfig+0x9a>
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	4a2e      	ldr	r2, [pc, #184]	@ (8004c8c <TIM_Base_SetConfig+0x140>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d007      	beq.n	8004be6 <TIM_Base_SetConfig+0x9a>
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	4a2d      	ldr	r2, [pc, #180]	@ (8004c90 <TIM_Base_SetConfig+0x144>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d003      	beq.n	8004be6 <TIM_Base_SetConfig+0x9a>
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	4a2c      	ldr	r2, [pc, #176]	@ (8004c94 <TIM_Base_SetConfig+0x148>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d108      	bne.n	8004bf8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004bec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	68db      	ldr	r3, [r3, #12]
 8004bf2:	68fa      	ldr	r2, [r7, #12]
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	695b      	ldr	r3, [r3, #20]
 8004c02:	4313      	orrs	r3, r2
 8004c04:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	68fa      	ldr	r2, [r7, #12]
 8004c0a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	689a      	ldr	r2, [r3, #8]
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	681a      	ldr	r2, [r3, #0]
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	4a16      	ldr	r2, [pc, #88]	@ (8004c78 <TIM_Base_SetConfig+0x12c>)
 8004c20:	4293      	cmp	r3, r2
 8004c22:	d00f      	beq.n	8004c44 <TIM_Base_SetConfig+0xf8>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	4a18      	ldr	r2, [pc, #96]	@ (8004c88 <TIM_Base_SetConfig+0x13c>)
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	d00b      	beq.n	8004c44 <TIM_Base_SetConfig+0xf8>
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	4a17      	ldr	r2, [pc, #92]	@ (8004c8c <TIM_Base_SetConfig+0x140>)
 8004c30:	4293      	cmp	r3, r2
 8004c32:	d007      	beq.n	8004c44 <TIM_Base_SetConfig+0xf8>
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	4a16      	ldr	r2, [pc, #88]	@ (8004c90 <TIM_Base_SetConfig+0x144>)
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	d003      	beq.n	8004c44 <TIM_Base_SetConfig+0xf8>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	4a15      	ldr	r2, [pc, #84]	@ (8004c94 <TIM_Base_SetConfig+0x148>)
 8004c40:	4293      	cmp	r3, r2
 8004c42:	d103      	bne.n	8004c4c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	691a      	ldr	r2, [r3, #16]
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2201      	movs	r2, #1
 8004c50:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	691b      	ldr	r3, [r3, #16]
 8004c56:	f003 0301 	and.w	r3, r3, #1
 8004c5a:	2b01      	cmp	r3, #1
 8004c5c:	d105      	bne.n	8004c6a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	691b      	ldr	r3, [r3, #16]
 8004c62:	f023 0201 	bic.w	r2, r3, #1
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	611a      	str	r2, [r3, #16]
  }
}
 8004c6a:	bf00      	nop
 8004c6c:	3714      	adds	r7, #20
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c74:	4770      	bx	lr
 8004c76:	bf00      	nop
 8004c78:	40012c00 	.word	0x40012c00
 8004c7c:	40000400 	.word	0x40000400
 8004c80:	40000800 	.word	0x40000800
 8004c84:	40000c00 	.word	0x40000c00
 8004c88:	40013400 	.word	0x40013400
 8004c8c:	40014000 	.word	0x40014000
 8004c90:	40014400 	.word	0x40014400
 8004c94:	40014800 	.word	0x40014800

08004c98 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	b087      	sub	sp, #28
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	60f8      	str	r0, [r7, #12]
 8004ca0:	60b9      	str	r1, [r7, #8]
 8004ca2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	6a1b      	ldr	r3, [r3, #32]
 8004ca8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	6a1b      	ldr	r3, [r3, #32]
 8004cae:	f023 0201 	bic.w	r2, r3, #1
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	699b      	ldr	r3, [r3, #24]
 8004cba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004cbc:	693b      	ldr	r3, [r7, #16]
 8004cbe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004cc2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	011b      	lsls	r3, r3, #4
 8004cc8:	693a      	ldr	r2, [r7, #16]
 8004cca:	4313      	orrs	r3, r2
 8004ccc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004cce:	697b      	ldr	r3, [r7, #20]
 8004cd0:	f023 030a 	bic.w	r3, r3, #10
 8004cd4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004cd6:	697a      	ldr	r2, [r7, #20]
 8004cd8:	68bb      	ldr	r3, [r7, #8]
 8004cda:	4313      	orrs	r3, r2
 8004cdc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	693a      	ldr	r2, [r7, #16]
 8004ce2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	697a      	ldr	r2, [r7, #20]
 8004ce8:	621a      	str	r2, [r3, #32]
}
 8004cea:	bf00      	nop
 8004cec:	371c      	adds	r7, #28
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf4:	4770      	bx	lr

08004cf6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004cf6:	b480      	push	{r7}
 8004cf8:	b087      	sub	sp, #28
 8004cfa:	af00      	add	r7, sp, #0
 8004cfc:	60f8      	str	r0, [r7, #12]
 8004cfe:	60b9      	str	r1, [r7, #8]
 8004d00:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	6a1b      	ldr	r3, [r3, #32]
 8004d06:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	6a1b      	ldr	r3, [r3, #32]
 8004d0c:	f023 0210 	bic.w	r2, r3, #16
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	699b      	ldr	r3, [r3, #24]
 8004d18:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004d1a:	693b      	ldr	r3, [r7, #16]
 8004d1c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004d20:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	031b      	lsls	r3, r3, #12
 8004d26:	693a      	ldr	r2, [r7, #16]
 8004d28:	4313      	orrs	r3, r2
 8004d2a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004d2c:	697b      	ldr	r3, [r7, #20]
 8004d2e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004d32:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004d34:	68bb      	ldr	r3, [r7, #8]
 8004d36:	011b      	lsls	r3, r3, #4
 8004d38:	697a      	ldr	r2, [r7, #20]
 8004d3a:	4313      	orrs	r3, r2
 8004d3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	693a      	ldr	r2, [r7, #16]
 8004d42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	697a      	ldr	r2, [r7, #20]
 8004d48:	621a      	str	r2, [r3, #32]
}
 8004d4a:	bf00      	nop
 8004d4c:	371c      	adds	r7, #28
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d54:	4770      	bx	lr

08004d56 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004d56:	b480      	push	{r7}
 8004d58:	b085      	sub	sp, #20
 8004d5a:	af00      	add	r7, sp, #0
 8004d5c:	6078      	str	r0, [r7, #4]
 8004d5e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	689b      	ldr	r3, [r3, #8]
 8004d64:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d6c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004d6e:	683a      	ldr	r2, [r7, #0]
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	4313      	orrs	r3, r2
 8004d74:	f043 0307 	orr.w	r3, r3, #7
 8004d78:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	68fa      	ldr	r2, [r7, #12]
 8004d7e:	609a      	str	r2, [r3, #8]
}
 8004d80:	bf00      	nop
 8004d82:	3714      	adds	r7, #20
 8004d84:	46bd      	mov	sp, r7
 8004d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8a:	4770      	bx	lr

08004d8c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b087      	sub	sp, #28
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	60f8      	str	r0, [r7, #12]
 8004d94:	60b9      	str	r1, [r7, #8]
 8004d96:	607a      	str	r2, [r7, #4]
 8004d98:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	689b      	ldr	r3, [r3, #8]
 8004d9e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004da0:	697b      	ldr	r3, [r7, #20]
 8004da2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004da6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	021a      	lsls	r2, r3, #8
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	431a      	orrs	r2, r3
 8004db0:	68bb      	ldr	r3, [r7, #8]
 8004db2:	4313      	orrs	r3, r2
 8004db4:	697a      	ldr	r2, [r7, #20]
 8004db6:	4313      	orrs	r3, r2
 8004db8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	697a      	ldr	r2, [r7, #20]
 8004dbe:	609a      	str	r2, [r3, #8]
}
 8004dc0:	bf00      	nop
 8004dc2:	371c      	adds	r7, #28
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dca:	4770      	bx	lr

08004dcc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004dcc:	b480      	push	{r7}
 8004dce:	b085      	sub	sp, #20
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
 8004dd4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ddc:	2b01      	cmp	r3, #1
 8004dde:	d101      	bne.n	8004de4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004de0:	2302      	movs	r3, #2
 8004de2:	e068      	b.n	8004eb6 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2201      	movs	r2, #1
 8004de8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2202      	movs	r2, #2
 8004df0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	685b      	ldr	r3, [r3, #4]
 8004dfa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	689b      	ldr	r3, [r3, #8]
 8004e02:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	4a2e      	ldr	r2, [pc, #184]	@ (8004ec4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004e0a:	4293      	cmp	r3, r2
 8004e0c:	d004      	beq.n	8004e18 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4a2d      	ldr	r2, [pc, #180]	@ (8004ec8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004e14:	4293      	cmp	r3, r2
 8004e16:	d108      	bne.n	8004e2a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004e1e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	685b      	ldr	r3, [r3, #4]
 8004e24:	68fa      	ldr	r2, [r7, #12]
 8004e26:	4313      	orrs	r3, r2
 8004e28:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e30:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	68fa      	ldr	r2, [r7, #12]
 8004e38:	4313      	orrs	r3, r2
 8004e3a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	68fa      	ldr	r2, [r7, #12]
 8004e42:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	4a1e      	ldr	r2, [pc, #120]	@ (8004ec4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d01d      	beq.n	8004e8a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e56:	d018      	beq.n	8004e8a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	4a1b      	ldr	r2, [pc, #108]	@ (8004ecc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d013      	beq.n	8004e8a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	4a1a      	ldr	r2, [pc, #104]	@ (8004ed0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004e68:	4293      	cmp	r3, r2
 8004e6a:	d00e      	beq.n	8004e8a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4a18      	ldr	r2, [pc, #96]	@ (8004ed4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d009      	beq.n	8004e8a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	4a13      	ldr	r2, [pc, #76]	@ (8004ec8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004e7c:	4293      	cmp	r3, r2
 8004e7e:	d004      	beq.n	8004e8a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	4a14      	ldr	r2, [pc, #80]	@ (8004ed8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004e86:	4293      	cmp	r3, r2
 8004e88:	d10c      	bne.n	8004ea4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004e8a:	68bb      	ldr	r3, [r7, #8]
 8004e8c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e90:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	689b      	ldr	r3, [r3, #8]
 8004e96:	68ba      	ldr	r2, [r7, #8]
 8004e98:	4313      	orrs	r3, r2
 8004e9a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	68ba      	ldr	r2, [r7, #8]
 8004ea2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2200      	movs	r2, #0
 8004eb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004eb4:	2300      	movs	r3, #0
}
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	3714      	adds	r7, #20
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec0:	4770      	bx	lr
 8004ec2:	bf00      	nop
 8004ec4:	40012c00 	.word	0x40012c00
 8004ec8:	40013400 	.word	0x40013400
 8004ecc:	40000400 	.word	0x40000400
 8004ed0:	40000800 	.word	0x40000800
 8004ed4:	40000c00 	.word	0x40000c00
 8004ed8:	40014000 	.word	0x40014000

08004edc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004edc:	b480      	push	{r7}
 8004ede:	b083      	sub	sp, #12
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004ee4:	bf00      	nop
 8004ee6:	370c      	adds	r7, #12
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eee:	4770      	bx	lr

08004ef0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004ef0:	b480      	push	{r7}
 8004ef2:	b083      	sub	sp, #12
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004ef8:	bf00      	nop
 8004efa:	370c      	adds	r7, #12
 8004efc:	46bd      	mov	sp, r7
 8004efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f02:	4770      	bx	lr

08004f04 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004f04:	b480      	push	{r7}
 8004f06:	b083      	sub	sp, #12
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004f0c:	bf00      	nop
 8004f0e:	370c      	adds	r7, #12
 8004f10:	46bd      	mov	sp, r7
 8004f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f16:	4770      	bx	lr

08004f18 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b082      	sub	sp, #8
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d101      	bne.n	8004f2a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f26:	2301      	movs	r3, #1
 8004f28:	e040      	b.n	8004fac <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d106      	bne.n	8004f40 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2200      	movs	r2, #0
 8004f36:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004f3a:	6878      	ldr	r0, [r7, #4]
 8004f3c:	f7fc f92a 	bl	8001194 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2224      	movs	r2, #36	@ 0x24
 8004f44:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	681a      	ldr	r2, [r3, #0]
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f022 0201 	bic.w	r2, r2, #1
 8004f54:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d002      	beq.n	8004f64 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004f5e:	6878      	ldr	r0, [r7, #4]
 8004f60:	f000 fae0 	bl	8005524 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004f64:	6878      	ldr	r0, [r7, #4]
 8004f66:	f000 f825 	bl	8004fb4 <UART_SetConfig>
 8004f6a:	4603      	mov	r3, r0
 8004f6c:	2b01      	cmp	r3, #1
 8004f6e:	d101      	bne.n	8004f74 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004f70:	2301      	movs	r3, #1
 8004f72:	e01b      	b.n	8004fac <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	685a      	ldr	r2, [r3, #4]
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004f82:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	689a      	ldr	r2, [r3, #8]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004f92:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	681a      	ldr	r2, [r3, #0]
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f042 0201 	orr.w	r2, r2, #1
 8004fa2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004fa4:	6878      	ldr	r0, [r7, #4]
 8004fa6:	f000 fb5f 	bl	8005668 <UART_CheckIdleState>
 8004faa:	4603      	mov	r3, r0
}
 8004fac:	4618      	mov	r0, r3
 8004fae:	3708      	adds	r7, #8
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	bd80      	pop	{r7, pc}

08004fb4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004fb4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004fb8:	b08a      	sub	sp, #40	@ 0x28
 8004fba:	af00      	add	r7, sp, #0
 8004fbc:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	689a      	ldr	r2, [r3, #8]
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	691b      	ldr	r3, [r3, #16]
 8004fcc:	431a      	orrs	r2, r3
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	695b      	ldr	r3, [r3, #20]
 8004fd2:	431a      	orrs	r2, r3
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	69db      	ldr	r3, [r3, #28]
 8004fd8:	4313      	orrs	r3, r2
 8004fda:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	681a      	ldr	r2, [r3, #0]
 8004fe2:	4ba4      	ldr	r3, [pc, #656]	@ (8005274 <UART_SetConfig+0x2c0>)
 8004fe4:	4013      	ands	r3, r2
 8004fe6:	68fa      	ldr	r2, [r7, #12]
 8004fe8:	6812      	ldr	r2, [r2, #0]
 8004fea:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004fec:	430b      	orrs	r3, r1
 8004fee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	685b      	ldr	r3, [r3, #4]
 8004ff6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	68da      	ldr	r2, [r3, #12]
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	430a      	orrs	r2, r1
 8005004:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	699b      	ldr	r3, [r3, #24]
 800500a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	4a99      	ldr	r2, [pc, #612]	@ (8005278 <UART_SetConfig+0x2c4>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d004      	beq.n	8005020 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	6a1b      	ldr	r3, [r3, #32]
 800501a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800501c:	4313      	orrs	r3, r2
 800501e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	689b      	ldr	r3, [r3, #8]
 8005026:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005030:	430a      	orrs	r2, r1
 8005032:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	4a90      	ldr	r2, [pc, #576]	@ (800527c <UART_SetConfig+0x2c8>)
 800503a:	4293      	cmp	r3, r2
 800503c:	d126      	bne.n	800508c <UART_SetConfig+0xd8>
 800503e:	4b90      	ldr	r3, [pc, #576]	@ (8005280 <UART_SetConfig+0x2cc>)
 8005040:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005044:	f003 0303 	and.w	r3, r3, #3
 8005048:	2b03      	cmp	r3, #3
 800504a:	d81b      	bhi.n	8005084 <UART_SetConfig+0xd0>
 800504c:	a201      	add	r2, pc, #4	@ (adr r2, 8005054 <UART_SetConfig+0xa0>)
 800504e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005052:	bf00      	nop
 8005054:	08005065 	.word	0x08005065
 8005058:	08005075 	.word	0x08005075
 800505c:	0800506d 	.word	0x0800506d
 8005060:	0800507d 	.word	0x0800507d
 8005064:	2301      	movs	r3, #1
 8005066:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800506a:	e116      	b.n	800529a <UART_SetConfig+0x2e6>
 800506c:	2302      	movs	r3, #2
 800506e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005072:	e112      	b.n	800529a <UART_SetConfig+0x2e6>
 8005074:	2304      	movs	r3, #4
 8005076:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800507a:	e10e      	b.n	800529a <UART_SetConfig+0x2e6>
 800507c:	2308      	movs	r3, #8
 800507e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005082:	e10a      	b.n	800529a <UART_SetConfig+0x2e6>
 8005084:	2310      	movs	r3, #16
 8005086:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800508a:	e106      	b.n	800529a <UART_SetConfig+0x2e6>
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	4a7c      	ldr	r2, [pc, #496]	@ (8005284 <UART_SetConfig+0x2d0>)
 8005092:	4293      	cmp	r3, r2
 8005094:	d138      	bne.n	8005108 <UART_SetConfig+0x154>
 8005096:	4b7a      	ldr	r3, [pc, #488]	@ (8005280 <UART_SetConfig+0x2cc>)
 8005098:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800509c:	f003 030c 	and.w	r3, r3, #12
 80050a0:	2b0c      	cmp	r3, #12
 80050a2:	d82d      	bhi.n	8005100 <UART_SetConfig+0x14c>
 80050a4:	a201      	add	r2, pc, #4	@ (adr r2, 80050ac <UART_SetConfig+0xf8>)
 80050a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050aa:	bf00      	nop
 80050ac:	080050e1 	.word	0x080050e1
 80050b0:	08005101 	.word	0x08005101
 80050b4:	08005101 	.word	0x08005101
 80050b8:	08005101 	.word	0x08005101
 80050bc:	080050f1 	.word	0x080050f1
 80050c0:	08005101 	.word	0x08005101
 80050c4:	08005101 	.word	0x08005101
 80050c8:	08005101 	.word	0x08005101
 80050cc:	080050e9 	.word	0x080050e9
 80050d0:	08005101 	.word	0x08005101
 80050d4:	08005101 	.word	0x08005101
 80050d8:	08005101 	.word	0x08005101
 80050dc:	080050f9 	.word	0x080050f9
 80050e0:	2300      	movs	r3, #0
 80050e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050e6:	e0d8      	b.n	800529a <UART_SetConfig+0x2e6>
 80050e8:	2302      	movs	r3, #2
 80050ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050ee:	e0d4      	b.n	800529a <UART_SetConfig+0x2e6>
 80050f0:	2304      	movs	r3, #4
 80050f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050f6:	e0d0      	b.n	800529a <UART_SetConfig+0x2e6>
 80050f8:	2308      	movs	r3, #8
 80050fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050fe:	e0cc      	b.n	800529a <UART_SetConfig+0x2e6>
 8005100:	2310      	movs	r3, #16
 8005102:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005106:	e0c8      	b.n	800529a <UART_SetConfig+0x2e6>
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	4a5e      	ldr	r2, [pc, #376]	@ (8005288 <UART_SetConfig+0x2d4>)
 800510e:	4293      	cmp	r3, r2
 8005110:	d125      	bne.n	800515e <UART_SetConfig+0x1aa>
 8005112:	4b5b      	ldr	r3, [pc, #364]	@ (8005280 <UART_SetConfig+0x2cc>)
 8005114:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005118:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800511c:	2b30      	cmp	r3, #48	@ 0x30
 800511e:	d016      	beq.n	800514e <UART_SetConfig+0x19a>
 8005120:	2b30      	cmp	r3, #48	@ 0x30
 8005122:	d818      	bhi.n	8005156 <UART_SetConfig+0x1a2>
 8005124:	2b20      	cmp	r3, #32
 8005126:	d00a      	beq.n	800513e <UART_SetConfig+0x18a>
 8005128:	2b20      	cmp	r3, #32
 800512a:	d814      	bhi.n	8005156 <UART_SetConfig+0x1a2>
 800512c:	2b00      	cmp	r3, #0
 800512e:	d002      	beq.n	8005136 <UART_SetConfig+0x182>
 8005130:	2b10      	cmp	r3, #16
 8005132:	d008      	beq.n	8005146 <UART_SetConfig+0x192>
 8005134:	e00f      	b.n	8005156 <UART_SetConfig+0x1a2>
 8005136:	2300      	movs	r3, #0
 8005138:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800513c:	e0ad      	b.n	800529a <UART_SetConfig+0x2e6>
 800513e:	2302      	movs	r3, #2
 8005140:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005144:	e0a9      	b.n	800529a <UART_SetConfig+0x2e6>
 8005146:	2304      	movs	r3, #4
 8005148:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800514c:	e0a5      	b.n	800529a <UART_SetConfig+0x2e6>
 800514e:	2308      	movs	r3, #8
 8005150:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005154:	e0a1      	b.n	800529a <UART_SetConfig+0x2e6>
 8005156:	2310      	movs	r3, #16
 8005158:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800515c:	e09d      	b.n	800529a <UART_SetConfig+0x2e6>
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	4a4a      	ldr	r2, [pc, #296]	@ (800528c <UART_SetConfig+0x2d8>)
 8005164:	4293      	cmp	r3, r2
 8005166:	d125      	bne.n	80051b4 <UART_SetConfig+0x200>
 8005168:	4b45      	ldr	r3, [pc, #276]	@ (8005280 <UART_SetConfig+0x2cc>)
 800516a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800516e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005172:	2bc0      	cmp	r3, #192	@ 0xc0
 8005174:	d016      	beq.n	80051a4 <UART_SetConfig+0x1f0>
 8005176:	2bc0      	cmp	r3, #192	@ 0xc0
 8005178:	d818      	bhi.n	80051ac <UART_SetConfig+0x1f8>
 800517a:	2b80      	cmp	r3, #128	@ 0x80
 800517c:	d00a      	beq.n	8005194 <UART_SetConfig+0x1e0>
 800517e:	2b80      	cmp	r3, #128	@ 0x80
 8005180:	d814      	bhi.n	80051ac <UART_SetConfig+0x1f8>
 8005182:	2b00      	cmp	r3, #0
 8005184:	d002      	beq.n	800518c <UART_SetConfig+0x1d8>
 8005186:	2b40      	cmp	r3, #64	@ 0x40
 8005188:	d008      	beq.n	800519c <UART_SetConfig+0x1e8>
 800518a:	e00f      	b.n	80051ac <UART_SetConfig+0x1f8>
 800518c:	2300      	movs	r3, #0
 800518e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005192:	e082      	b.n	800529a <UART_SetConfig+0x2e6>
 8005194:	2302      	movs	r3, #2
 8005196:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800519a:	e07e      	b.n	800529a <UART_SetConfig+0x2e6>
 800519c:	2304      	movs	r3, #4
 800519e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051a2:	e07a      	b.n	800529a <UART_SetConfig+0x2e6>
 80051a4:	2308      	movs	r3, #8
 80051a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051aa:	e076      	b.n	800529a <UART_SetConfig+0x2e6>
 80051ac:	2310      	movs	r3, #16
 80051ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051b2:	e072      	b.n	800529a <UART_SetConfig+0x2e6>
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4a35      	ldr	r2, [pc, #212]	@ (8005290 <UART_SetConfig+0x2dc>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d12a      	bne.n	8005214 <UART_SetConfig+0x260>
 80051be:	4b30      	ldr	r3, [pc, #192]	@ (8005280 <UART_SetConfig+0x2cc>)
 80051c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051c4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80051c8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80051cc:	d01a      	beq.n	8005204 <UART_SetConfig+0x250>
 80051ce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80051d2:	d81b      	bhi.n	800520c <UART_SetConfig+0x258>
 80051d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80051d8:	d00c      	beq.n	80051f4 <UART_SetConfig+0x240>
 80051da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80051de:	d815      	bhi.n	800520c <UART_SetConfig+0x258>
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d003      	beq.n	80051ec <UART_SetConfig+0x238>
 80051e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051e8:	d008      	beq.n	80051fc <UART_SetConfig+0x248>
 80051ea:	e00f      	b.n	800520c <UART_SetConfig+0x258>
 80051ec:	2300      	movs	r3, #0
 80051ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051f2:	e052      	b.n	800529a <UART_SetConfig+0x2e6>
 80051f4:	2302      	movs	r3, #2
 80051f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051fa:	e04e      	b.n	800529a <UART_SetConfig+0x2e6>
 80051fc:	2304      	movs	r3, #4
 80051fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005202:	e04a      	b.n	800529a <UART_SetConfig+0x2e6>
 8005204:	2308      	movs	r3, #8
 8005206:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800520a:	e046      	b.n	800529a <UART_SetConfig+0x2e6>
 800520c:	2310      	movs	r3, #16
 800520e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005212:	e042      	b.n	800529a <UART_SetConfig+0x2e6>
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	4a17      	ldr	r2, [pc, #92]	@ (8005278 <UART_SetConfig+0x2c4>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d13a      	bne.n	8005294 <UART_SetConfig+0x2e0>
 800521e:	4b18      	ldr	r3, [pc, #96]	@ (8005280 <UART_SetConfig+0x2cc>)
 8005220:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005224:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005228:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800522c:	d01a      	beq.n	8005264 <UART_SetConfig+0x2b0>
 800522e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005232:	d81b      	bhi.n	800526c <UART_SetConfig+0x2b8>
 8005234:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005238:	d00c      	beq.n	8005254 <UART_SetConfig+0x2a0>
 800523a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800523e:	d815      	bhi.n	800526c <UART_SetConfig+0x2b8>
 8005240:	2b00      	cmp	r3, #0
 8005242:	d003      	beq.n	800524c <UART_SetConfig+0x298>
 8005244:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005248:	d008      	beq.n	800525c <UART_SetConfig+0x2a8>
 800524a:	e00f      	b.n	800526c <UART_SetConfig+0x2b8>
 800524c:	2300      	movs	r3, #0
 800524e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005252:	e022      	b.n	800529a <UART_SetConfig+0x2e6>
 8005254:	2302      	movs	r3, #2
 8005256:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800525a:	e01e      	b.n	800529a <UART_SetConfig+0x2e6>
 800525c:	2304      	movs	r3, #4
 800525e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005262:	e01a      	b.n	800529a <UART_SetConfig+0x2e6>
 8005264:	2308      	movs	r3, #8
 8005266:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800526a:	e016      	b.n	800529a <UART_SetConfig+0x2e6>
 800526c:	2310      	movs	r3, #16
 800526e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005272:	e012      	b.n	800529a <UART_SetConfig+0x2e6>
 8005274:	efff69f3 	.word	0xefff69f3
 8005278:	40008000 	.word	0x40008000
 800527c:	40013800 	.word	0x40013800
 8005280:	40021000 	.word	0x40021000
 8005284:	40004400 	.word	0x40004400
 8005288:	40004800 	.word	0x40004800
 800528c:	40004c00 	.word	0x40004c00
 8005290:	40005000 	.word	0x40005000
 8005294:	2310      	movs	r3, #16
 8005296:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4a9f      	ldr	r2, [pc, #636]	@ (800551c <UART_SetConfig+0x568>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d17a      	bne.n	800539a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80052a4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80052a8:	2b08      	cmp	r3, #8
 80052aa:	d824      	bhi.n	80052f6 <UART_SetConfig+0x342>
 80052ac:	a201      	add	r2, pc, #4	@ (adr r2, 80052b4 <UART_SetConfig+0x300>)
 80052ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052b2:	bf00      	nop
 80052b4:	080052d9 	.word	0x080052d9
 80052b8:	080052f7 	.word	0x080052f7
 80052bc:	080052e1 	.word	0x080052e1
 80052c0:	080052f7 	.word	0x080052f7
 80052c4:	080052e7 	.word	0x080052e7
 80052c8:	080052f7 	.word	0x080052f7
 80052cc:	080052f7 	.word	0x080052f7
 80052d0:	080052f7 	.word	0x080052f7
 80052d4:	080052ef 	.word	0x080052ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80052d8:	f7fe f880 	bl	80033dc <HAL_RCC_GetPCLK1Freq>
 80052dc:	61f8      	str	r0, [r7, #28]
        break;
 80052de:	e010      	b.n	8005302 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80052e0:	4b8f      	ldr	r3, [pc, #572]	@ (8005520 <UART_SetConfig+0x56c>)
 80052e2:	61fb      	str	r3, [r7, #28]
        break;
 80052e4:	e00d      	b.n	8005302 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80052e6:	f7fd ffe1 	bl	80032ac <HAL_RCC_GetSysClockFreq>
 80052ea:	61f8      	str	r0, [r7, #28]
        break;
 80052ec:	e009      	b.n	8005302 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80052ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80052f2:	61fb      	str	r3, [r7, #28]
        break;
 80052f4:	e005      	b.n	8005302 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80052f6:	2300      	movs	r3, #0
 80052f8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80052fa:	2301      	movs	r3, #1
 80052fc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005300:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005302:	69fb      	ldr	r3, [r7, #28]
 8005304:	2b00      	cmp	r3, #0
 8005306:	f000 80fb 	beq.w	8005500 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	685a      	ldr	r2, [r3, #4]
 800530e:	4613      	mov	r3, r2
 8005310:	005b      	lsls	r3, r3, #1
 8005312:	4413      	add	r3, r2
 8005314:	69fa      	ldr	r2, [r7, #28]
 8005316:	429a      	cmp	r2, r3
 8005318:	d305      	bcc.n	8005326 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	685b      	ldr	r3, [r3, #4]
 800531e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005320:	69fa      	ldr	r2, [r7, #28]
 8005322:	429a      	cmp	r2, r3
 8005324:	d903      	bls.n	800532e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005326:	2301      	movs	r3, #1
 8005328:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800532c:	e0e8      	b.n	8005500 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800532e:	69fb      	ldr	r3, [r7, #28]
 8005330:	2200      	movs	r2, #0
 8005332:	461c      	mov	r4, r3
 8005334:	4615      	mov	r5, r2
 8005336:	f04f 0200 	mov.w	r2, #0
 800533a:	f04f 0300 	mov.w	r3, #0
 800533e:	022b      	lsls	r3, r5, #8
 8005340:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005344:	0222      	lsls	r2, r4, #8
 8005346:	68f9      	ldr	r1, [r7, #12]
 8005348:	6849      	ldr	r1, [r1, #4]
 800534a:	0849      	lsrs	r1, r1, #1
 800534c:	2000      	movs	r0, #0
 800534e:	4688      	mov	r8, r1
 8005350:	4681      	mov	r9, r0
 8005352:	eb12 0a08 	adds.w	sl, r2, r8
 8005356:	eb43 0b09 	adc.w	fp, r3, r9
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	685b      	ldr	r3, [r3, #4]
 800535e:	2200      	movs	r2, #0
 8005360:	603b      	str	r3, [r7, #0]
 8005362:	607a      	str	r2, [r7, #4]
 8005364:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005368:	4650      	mov	r0, sl
 800536a:	4659      	mov	r1, fp
 800536c:	f7fa ff30 	bl	80001d0 <__aeabi_uldivmod>
 8005370:	4602      	mov	r2, r0
 8005372:	460b      	mov	r3, r1
 8005374:	4613      	mov	r3, r2
 8005376:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005378:	69bb      	ldr	r3, [r7, #24]
 800537a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800537e:	d308      	bcc.n	8005392 <UART_SetConfig+0x3de>
 8005380:	69bb      	ldr	r3, [r7, #24]
 8005382:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005386:	d204      	bcs.n	8005392 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	69ba      	ldr	r2, [r7, #24]
 800538e:	60da      	str	r2, [r3, #12]
 8005390:	e0b6      	b.n	8005500 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005392:	2301      	movs	r3, #1
 8005394:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005398:	e0b2      	b.n	8005500 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	69db      	ldr	r3, [r3, #28]
 800539e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80053a2:	d15e      	bne.n	8005462 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80053a4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80053a8:	2b08      	cmp	r3, #8
 80053aa:	d828      	bhi.n	80053fe <UART_SetConfig+0x44a>
 80053ac:	a201      	add	r2, pc, #4	@ (adr r2, 80053b4 <UART_SetConfig+0x400>)
 80053ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053b2:	bf00      	nop
 80053b4:	080053d9 	.word	0x080053d9
 80053b8:	080053e1 	.word	0x080053e1
 80053bc:	080053e9 	.word	0x080053e9
 80053c0:	080053ff 	.word	0x080053ff
 80053c4:	080053ef 	.word	0x080053ef
 80053c8:	080053ff 	.word	0x080053ff
 80053cc:	080053ff 	.word	0x080053ff
 80053d0:	080053ff 	.word	0x080053ff
 80053d4:	080053f7 	.word	0x080053f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80053d8:	f7fe f800 	bl	80033dc <HAL_RCC_GetPCLK1Freq>
 80053dc:	61f8      	str	r0, [r7, #28]
        break;
 80053de:	e014      	b.n	800540a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80053e0:	f7fe f812 	bl	8003408 <HAL_RCC_GetPCLK2Freq>
 80053e4:	61f8      	str	r0, [r7, #28]
        break;
 80053e6:	e010      	b.n	800540a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80053e8:	4b4d      	ldr	r3, [pc, #308]	@ (8005520 <UART_SetConfig+0x56c>)
 80053ea:	61fb      	str	r3, [r7, #28]
        break;
 80053ec:	e00d      	b.n	800540a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80053ee:	f7fd ff5d 	bl	80032ac <HAL_RCC_GetSysClockFreq>
 80053f2:	61f8      	str	r0, [r7, #28]
        break;
 80053f4:	e009      	b.n	800540a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80053f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80053fa:	61fb      	str	r3, [r7, #28]
        break;
 80053fc:	e005      	b.n	800540a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80053fe:	2300      	movs	r3, #0
 8005400:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005402:	2301      	movs	r3, #1
 8005404:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005408:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800540a:	69fb      	ldr	r3, [r7, #28]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d077      	beq.n	8005500 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005410:	69fb      	ldr	r3, [r7, #28]
 8005412:	005a      	lsls	r2, r3, #1
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	685b      	ldr	r3, [r3, #4]
 8005418:	085b      	lsrs	r3, r3, #1
 800541a:	441a      	add	r2, r3
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	685b      	ldr	r3, [r3, #4]
 8005420:	fbb2 f3f3 	udiv	r3, r2, r3
 8005424:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005426:	69bb      	ldr	r3, [r7, #24]
 8005428:	2b0f      	cmp	r3, #15
 800542a:	d916      	bls.n	800545a <UART_SetConfig+0x4a6>
 800542c:	69bb      	ldr	r3, [r7, #24]
 800542e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005432:	d212      	bcs.n	800545a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005434:	69bb      	ldr	r3, [r7, #24]
 8005436:	b29b      	uxth	r3, r3
 8005438:	f023 030f 	bic.w	r3, r3, #15
 800543c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800543e:	69bb      	ldr	r3, [r7, #24]
 8005440:	085b      	lsrs	r3, r3, #1
 8005442:	b29b      	uxth	r3, r3
 8005444:	f003 0307 	and.w	r3, r3, #7
 8005448:	b29a      	uxth	r2, r3
 800544a:	8afb      	ldrh	r3, [r7, #22]
 800544c:	4313      	orrs	r3, r2
 800544e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	8afa      	ldrh	r2, [r7, #22]
 8005456:	60da      	str	r2, [r3, #12]
 8005458:	e052      	b.n	8005500 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800545a:	2301      	movs	r3, #1
 800545c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005460:	e04e      	b.n	8005500 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005462:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005466:	2b08      	cmp	r3, #8
 8005468:	d827      	bhi.n	80054ba <UART_SetConfig+0x506>
 800546a:	a201      	add	r2, pc, #4	@ (adr r2, 8005470 <UART_SetConfig+0x4bc>)
 800546c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005470:	08005495 	.word	0x08005495
 8005474:	0800549d 	.word	0x0800549d
 8005478:	080054a5 	.word	0x080054a5
 800547c:	080054bb 	.word	0x080054bb
 8005480:	080054ab 	.word	0x080054ab
 8005484:	080054bb 	.word	0x080054bb
 8005488:	080054bb 	.word	0x080054bb
 800548c:	080054bb 	.word	0x080054bb
 8005490:	080054b3 	.word	0x080054b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005494:	f7fd ffa2 	bl	80033dc <HAL_RCC_GetPCLK1Freq>
 8005498:	61f8      	str	r0, [r7, #28]
        break;
 800549a:	e014      	b.n	80054c6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800549c:	f7fd ffb4 	bl	8003408 <HAL_RCC_GetPCLK2Freq>
 80054a0:	61f8      	str	r0, [r7, #28]
        break;
 80054a2:	e010      	b.n	80054c6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80054a4:	4b1e      	ldr	r3, [pc, #120]	@ (8005520 <UART_SetConfig+0x56c>)
 80054a6:	61fb      	str	r3, [r7, #28]
        break;
 80054a8:	e00d      	b.n	80054c6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80054aa:	f7fd feff 	bl	80032ac <HAL_RCC_GetSysClockFreq>
 80054ae:	61f8      	str	r0, [r7, #28]
        break;
 80054b0:	e009      	b.n	80054c6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80054b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80054b6:	61fb      	str	r3, [r7, #28]
        break;
 80054b8:	e005      	b.n	80054c6 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80054ba:	2300      	movs	r3, #0
 80054bc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80054be:	2301      	movs	r3, #1
 80054c0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80054c4:	bf00      	nop
    }

    if (pclk != 0U)
 80054c6:	69fb      	ldr	r3, [r7, #28]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d019      	beq.n	8005500 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	685b      	ldr	r3, [r3, #4]
 80054d0:	085a      	lsrs	r2, r3, #1
 80054d2:	69fb      	ldr	r3, [r7, #28]
 80054d4:	441a      	add	r2, r3
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	685b      	ldr	r3, [r3, #4]
 80054da:	fbb2 f3f3 	udiv	r3, r2, r3
 80054de:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80054e0:	69bb      	ldr	r3, [r7, #24]
 80054e2:	2b0f      	cmp	r3, #15
 80054e4:	d909      	bls.n	80054fa <UART_SetConfig+0x546>
 80054e6:	69bb      	ldr	r3, [r7, #24]
 80054e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80054ec:	d205      	bcs.n	80054fa <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80054ee:	69bb      	ldr	r3, [r7, #24]
 80054f0:	b29a      	uxth	r2, r3
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	60da      	str	r2, [r3, #12]
 80054f8:	e002      	b.n	8005500 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80054fa:	2301      	movs	r3, #1
 80054fc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	2200      	movs	r2, #0
 8005504:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	2200      	movs	r2, #0
 800550a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800550c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005510:	4618      	mov	r0, r3
 8005512:	3728      	adds	r7, #40	@ 0x28
 8005514:	46bd      	mov	sp, r7
 8005516:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800551a:	bf00      	nop
 800551c:	40008000 	.word	0x40008000
 8005520:	00f42400 	.word	0x00f42400

08005524 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005524:	b480      	push	{r7}
 8005526:	b083      	sub	sp, #12
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005530:	f003 0308 	and.w	r3, r3, #8
 8005534:	2b00      	cmp	r3, #0
 8005536:	d00a      	beq.n	800554e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	685b      	ldr	r3, [r3, #4]
 800553e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	430a      	orrs	r2, r1
 800554c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005552:	f003 0301 	and.w	r3, r3, #1
 8005556:	2b00      	cmp	r3, #0
 8005558:	d00a      	beq.n	8005570 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	430a      	orrs	r2, r1
 800556e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005574:	f003 0302 	and.w	r3, r3, #2
 8005578:	2b00      	cmp	r3, #0
 800557a:	d00a      	beq.n	8005592 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	685b      	ldr	r3, [r3, #4]
 8005582:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	430a      	orrs	r2, r1
 8005590:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005596:	f003 0304 	and.w	r3, r3, #4
 800559a:	2b00      	cmp	r3, #0
 800559c:	d00a      	beq.n	80055b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	685b      	ldr	r3, [r3, #4]
 80055a4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	430a      	orrs	r2, r1
 80055b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055b8:	f003 0310 	and.w	r3, r3, #16
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d00a      	beq.n	80055d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	689b      	ldr	r3, [r3, #8]
 80055c6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	430a      	orrs	r2, r1
 80055d4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055da:	f003 0320 	and.w	r3, r3, #32
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d00a      	beq.n	80055f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	689b      	ldr	r3, [r3, #8]
 80055e8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	430a      	orrs	r2, r1
 80055f6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005600:	2b00      	cmp	r3, #0
 8005602:	d01a      	beq.n	800563a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	685b      	ldr	r3, [r3, #4]
 800560a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	430a      	orrs	r2, r1
 8005618:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800561e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005622:	d10a      	bne.n	800563a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	685b      	ldr	r3, [r3, #4]
 800562a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	430a      	orrs	r2, r1
 8005638:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800563e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005642:	2b00      	cmp	r3, #0
 8005644:	d00a      	beq.n	800565c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	685b      	ldr	r3, [r3, #4]
 800564c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	430a      	orrs	r2, r1
 800565a:	605a      	str	r2, [r3, #4]
  }
}
 800565c:	bf00      	nop
 800565e:	370c      	adds	r7, #12
 8005660:	46bd      	mov	sp, r7
 8005662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005666:	4770      	bx	lr

08005668 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b098      	sub	sp, #96	@ 0x60
 800566c:	af02      	add	r7, sp, #8
 800566e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2200      	movs	r2, #0
 8005674:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005678:	f7fb fe46 	bl	8001308 <HAL_GetTick>
 800567c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f003 0308 	and.w	r3, r3, #8
 8005688:	2b08      	cmp	r3, #8
 800568a:	d12e      	bne.n	80056ea <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800568c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005690:	9300      	str	r3, [sp, #0]
 8005692:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005694:	2200      	movs	r2, #0
 8005696:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800569a:	6878      	ldr	r0, [r7, #4]
 800569c:	f000 f88c 	bl	80057b8 <UART_WaitOnFlagUntilTimeout>
 80056a0:	4603      	mov	r3, r0
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d021      	beq.n	80056ea <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056ae:	e853 3f00 	ldrex	r3, [r3]
 80056b2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80056b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80056ba:	653b      	str	r3, [r7, #80]	@ 0x50
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	461a      	mov	r2, r3
 80056c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80056c4:	647b      	str	r3, [r7, #68]	@ 0x44
 80056c6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056c8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80056ca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80056cc:	e841 2300 	strex	r3, r2, [r1]
 80056d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80056d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d1e6      	bne.n	80056a6 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2220      	movs	r2, #32
 80056dc:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2200      	movs	r2, #0
 80056e2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80056e6:	2303      	movs	r3, #3
 80056e8:	e062      	b.n	80057b0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f003 0304 	and.w	r3, r3, #4
 80056f4:	2b04      	cmp	r3, #4
 80056f6:	d149      	bne.n	800578c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80056f8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80056fc:	9300      	str	r3, [sp, #0]
 80056fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005700:	2200      	movs	r2, #0
 8005702:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005706:	6878      	ldr	r0, [r7, #4]
 8005708:	f000 f856 	bl	80057b8 <UART_WaitOnFlagUntilTimeout>
 800570c:	4603      	mov	r3, r0
 800570e:	2b00      	cmp	r3, #0
 8005710:	d03c      	beq.n	800578c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800571a:	e853 3f00 	ldrex	r3, [r3]
 800571e:	623b      	str	r3, [r7, #32]
   return(result);
 8005720:	6a3b      	ldr	r3, [r7, #32]
 8005722:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005726:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	461a      	mov	r2, r3
 800572e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005730:	633b      	str	r3, [r7, #48]	@ 0x30
 8005732:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005734:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005736:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005738:	e841 2300 	strex	r3, r2, [r1]
 800573c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800573e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005740:	2b00      	cmp	r3, #0
 8005742:	d1e6      	bne.n	8005712 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	3308      	adds	r3, #8
 800574a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800574c:	693b      	ldr	r3, [r7, #16]
 800574e:	e853 3f00 	ldrex	r3, [r3]
 8005752:	60fb      	str	r3, [r7, #12]
   return(result);
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	f023 0301 	bic.w	r3, r3, #1
 800575a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	3308      	adds	r3, #8
 8005762:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005764:	61fa      	str	r2, [r7, #28]
 8005766:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005768:	69b9      	ldr	r1, [r7, #24]
 800576a:	69fa      	ldr	r2, [r7, #28]
 800576c:	e841 2300 	strex	r3, r2, [r1]
 8005770:	617b      	str	r3, [r7, #20]
   return(result);
 8005772:	697b      	ldr	r3, [r7, #20]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d1e5      	bne.n	8005744 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2220      	movs	r2, #32
 800577c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2200      	movs	r2, #0
 8005784:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005788:	2303      	movs	r3, #3
 800578a:	e011      	b.n	80057b0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2220      	movs	r2, #32
 8005790:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2220      	movs	r2, #32
 8005796:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	2200      	movs	r2, #0
 800579e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2200      	movs	r2, #0
 80057a4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2200      	movs	r2, #0
 80057aa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80057ae:	2300      	movs	r3, #0
}
 80057b0:	4618      	mov	r0, r3
 80057b2:	3758      	adds	r7, #88	@ 0x58
 80057b4:	46bd      	mov	sp, r7
 80057b6:	bd80      	pop	{r7, pc}

080057b8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b084      	sub	sp, #16
 80057bc:	af00      	add	r7, sp, #0
 80057be:	60f8      	str	r0, [r7, #12]
 80057c0:	60b9      	str	r1, [r7, #8]
 80057c2:	603b      	str	r3, [r7, #0]
 80057c4:	4613      	mov	r3, r2
 80057c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80057c8:	e04f      	b.n	800586a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80057ca:	69bb      	ldr	r3, [r7, #24]
 80057cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057d0:	d04b      	beq.n	800586a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057d2:	f7fb fd99 	bl	8001308 <HAL_GetTick>
 80057d6:	4602      	mov	r2, r0
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	1ad3      	subs	r3, r2, r3
 80057dc:	69ba      	ldr	r2, [r7, #24]
 80057de:	429a      	cmp	r2, r3
 80057e0:	d302      	bcc.n	80057e8 <UART_WaitOnFlagUntilTimeout+0x30>
 80057e2:	69bb      	ldr	r3, [r7, #24]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d101      	bne.n	80057ec <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80057e8:	2303      	movs	r3, #3
 80057ea:	e04e      	b.n	800588a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f003 0304 	and.w	r3, r3, #4
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d037      	beq.n	800586a <UART_WaitOnFlagUntilTimeout+0xb2>
 80057fa:	68bb      	ldr	r3, [r7, #8]
 80057fc:	2b80      	cmp	r3, #128	@ 0x80
 80057fe:	d034      	beq.n	800586a <UART_WaitOnFlagUntilTimeout+0xb2>
 8005800:	68bb      	ldr	r3, [r7, #8]
 8005802:	2b40      	cmp	r3, #64	@ 0x40
 8005804:	d031      	beq.n	800586a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	69db      	ldr	r3, [r3, #28]
 800580c:	f003 0308 	and.w	r3, r3, #8
 8005810:	2b08      	cmp	r3, #8
 8005812:	d110      	bne.n	8005836 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	2208      	movs	r2, #8
 800581a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800581c:	68f8      	ldr	r0, [r7, #12]
 800581e:	f000 f838 	bl	8005892 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	2208      	movs	r2, #8
 8005826:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	2200      	movs	r2, #0
 800582e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005832:	2301      	movs	r3, #1
 8005834:	e029      	b.n	800588a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	69db      	ldr	r3, [r3, #28]
 800583c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005840:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005844:	d111      	bne.n	800586a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800584e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005850:	68f8      	ldr	r0, [r7, #12]
 8005852:	f000 f81e 	bl	8005892 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	2220      	movs	r2, #32
 800585a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	2200      	movs	r2, #0
 8005862:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005866:	2303      	movs	r3, #3
 8005868:	e00f      	b.n	800588a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	69da      	ldr	r2, [r3, #28]
 8005870:	68bb      	ldr	r3, [r7, #8]
 8005872:	4013      	ands	r3, r2
 8005874:	68ba      	ldr	r2, [r7, #8]
 8005876:	429a      	cmp	r2, r3
 8005878:	bf0c      	ite	eq
 800587a:	2301      	moveq	r3, #1
 800587c:	2300      	movne	r3, #0
 800587e:	b2db      	uxtb	r3, r3
 8005880:	461a      	mov	r2, r3
 8005882:	79fb      	ldrb	r3, [r7, #7]
 8005884:	429a      	cmp	r2, r3
 8005886:	d0a0      	beq.n	80057ca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005888:	2300      	movs	r3, #0
}
 800588a:	4618      	mov	r0, r3
 800588c:	3710      	adds	r7, #16
 800588e:	46bd      	mov	sp, r7
 8005890:	bd80      	pop	{r7, pc}

08005892 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005892:	b480      	push	{r7}
 8005894:	b095      	sub	sp, #84	@ 0x54
 8005896:	af00      	add	r7, sp, #0
 8005898:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058a2:	e853 3f00 	ldrex	r3, [r3]
 80058a6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80058a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058aa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80058ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	461a      	mov	r2, r3
 80058b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80058b8:	643b      	str	r3, [r7, #64]	@ 0x40
 80058ba:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058bc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80058be:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80058c0:	e841 2300 	strex	r3, r2, [r1]
 80058c4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80058c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d1e6      	bne.n	800589a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	3308      	adds	r3, #8
 80058d2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058d4:	6a3b      	ldr	r3, [r7, #32]
 80058d6:	e853 3f00 	ldrex	r3, [r3]
 80058da:	61fb      	str	r3, [r7, #28]
   return(result);
 80058dc:	69fb      	ldr	r3, [r7, #28]
 80058de:	f023 0301 	bic.w	r3, r3, #1
 80058e2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	3308      	adds	r3, #8
 80058ea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80058ec:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80058ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058f0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80058f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80058f4:	e841 2300 	strex	r3, r2, [r1]
 80058f8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80058fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d1e5      	bne.n	80058cc <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005904:	2b01      	cmp	r3, #1
 8005906:	d118      	bne.n	800593a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	e853 3f00 	ldrex	r3, [r3]
 8005914:	60bb      	str	r3, [r7, #8]
   return(result);
 8005916:	68bb      	ldr	r3, [r7, #8]
 8005918:	f023 0310 	bic.w	r3, r3, #16
 800591c:	647b      	str	r3, [r7, #68]	@ 0x44
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	461a      	mov	r2, r3
 8005924:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005926:	61bb      	str	r3, [r7, #24]
 8005928:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800592a:	6979      	ldr	r1, [r7, #20]
 800592c:	69ba      	ldr	r2, [r7, #24]
 800592e:	e841 2300 	strex	r3, r2, [r1]
 8005932:	613b      	str	r3, [r7, #16]
   return(result);
 8005934:	693b      	ldr	r3, [r7, #16]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d1e6      	bne.n	8005908 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2220      	movs	r2, #32
 800593e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	2200      	movs	r2, #0
 8005946:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2200      	movs	r2, #0
 800594c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800594e:	bf00      	nop
 8005950:	3754      	adds	r7, #84	@ 0x54
 8005952:	46bd      	mov	sp, r7
 8005954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005958:	4770      	bx	lr
	...

0800595c <__NVIC_SetPriority>:
{
 800595c:	b480      	push	{r7}
 800595e:	b083      	sub	sp, #12
 8005960:	af00      	add	r7, sp, #0
 8005962:	4603      	mov	r3, r0
 8005964:	6039      	str	r1, [r7, #0]
 8005966:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005968:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800596c:	2b00      	cmp	r3, #0
 800596e:	db0a      	blt.n	8005986 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	b2da      	uxtb	r2, r3
 8005974:	490c      	ldr	r1, [pc, #48]	@ (80059a8 <__NVIC_SetPriority+0x4c>)
 8005976:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800597a:	0112      	lsls	r2, r2, #4
 800597c:	b2d2      	uxtb	r2, r2
 800597e:	440b      	add	r3, r1
 8005980:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005984:	e00a      	b.n	800599c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	b2da      	uxtb	r2, r3
 800598a:	4908      	ldr	r1, [pc, #32]	@ (80059ac <__NVIC_SetPriority+0x50>)
 800598c:	79fb      	ldrb	r3, [r7, #7]
 800598e:	f003 030f 	and.w	r3, r3, #15
 8005992:	3b04      	subs	r3, #4
 8005994:	0112      	lsls	r2, r2, #4
 8005996:	b2d2      	uxtb	r2, r2
 8005998:	440b      	add	r3, r1
 800599a:	761a      	strb	r2, [r3, #24]
}
 800599c:	bf00      	nop
 800599e:	370c      	adds	r7, #12
 80059a0:	46bd      	mov	sp, r7
 80059a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a6:	4770      	bx	lr
 80059a8:	e000e100 	.word	0xe000e100
 80059ac:	e000ed00 	.word	0xe000ed00

080059b0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80059b0:	b580      	push	{r7, lr}
 80059b2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80059b4:	4b05      	ldr	r3, [pc, #20]	@ (80059cc <SysTick_Handler+0x1c>)
 80059b6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80059b8:	f001 fdc6 	bl	8007548 <xTaskGetSchedulerState>
 80059bc:	4603      	mov	r3, r0
 80059be:	2b01      	cmp	r3, #1
 80059c0:	d001      	beq.n	80059c6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80059c2:	f002 fbc1 	bl	8008148 <xPortSysTickHandler>
  }
}
 80059c6:	bf00      	nop
 80059c8:	bd80      	pop	{r7, pc}
 80059ca:	bf00      	nop
 80059cc:	e000e010 	.word	0xe000e010

080059d0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80059d0:	b580      	push	{r7, lr}
 80059d2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80059d4:	2100      	movs	r1, #0
 80059d6:	f06f 0004 	mvn.w	r0, #4
 80059da:	f7ff ffbf 	bl	800595c <__NVIC_SetPriority>
#endif
}
 80059de:	bf00      	nop
 80059e0:	bd80      	pop	{r7, pc}
	...

080059e4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80059e4:	b480      	push	{r7}
 80059e6:	b083      	sub	sp, #12
 80059e8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80059ea:	f3ef 8305 	mrs	r3, IPSR
 80059ee:	603b      	str	r3, [r7, #0]
  return(result);
 80059f0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d003      	beq.n	80059fe <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80059f6:	f06f 0305 	mvn.w	r3, #5
 80059fa:	607b      	str	r3, [r7, #4]
 80059fc:	e00c      	b.n	8005a18 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80059fe:	4b0a      	ldr	r3, [pc, #40]	@ (8005a28 <osKernelInitialize+0x44>)
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d105      	bne.n	8005a12 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005a06:	4b08      	ldr	r3, [pc, #32]	@ (8005a28 <osKernelInitialize+0x44>)
 8005a08:	2201      	movs	r2, #1
 8005a0a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005a0c:	2300      	movs	r3, #0
 8005a0e:	607b      	str	r3, [r7, #4]
 8005a10:	e002      	b.n	8005a18 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005a12:	f04f 33ff 	mov.w	r3, #4294967295
 8005a16:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005a18:	687b      	ldr	r3, [r7, #4]
}
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	370c      	adds	r7, #12
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a24:	4770      	bx	lr
 8005a26:	bf00      	nop
 8005a28:	20000310 	.word	0x20000310

08005a2c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b082      	sub	sp, #8
 8005a30:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005a32:	f3ef 8305 	mrs	r3, IPSR
 8005a36:	603b      	str	r3, [r7, #0]
  return(result);
 8005a38:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d003      	beq.n	8005a46 <osKernelStart+0x1a>
    stat = osErrorISR;
 8005a3e:	f06f 0305 	mvn.w	r3, #5
 8005a42:	607b      	str	r3, [r7, #4]
 8005a44:	e010      	b.n	8005a68 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005a46:	4b0b      	ldr	r3, [pc, #44]	@ (8005a74 <osKernelStart+0x48>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	2b01      	cmp	r3, #1
 8005a4c:	d109      	bne.n	8005a62 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005a4e:	f7ff ffbf 	bl	80059d0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005a52:	4b08      	ldr	r3, [pc, #32]	@ (8005a74 <osKernelStart+0x48>)
 8005a54:	2202      	movs	r2, #2
 8005a56:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005a58:	f001 f912 	bl	8006c80 <vTaskStartScheduler>
      stat = osOK;
 8005a5c:	2300      	movs	r3, #0
 8005a5e:	607b      	str	r3, [r7, #4]
 8005a60:	e002      	b.n	8005a68 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005a62:	f04f 33ff 	mov.w	r3, #4294967295
 8005a66:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005a68:	687b      	ldr	r3, [r7, #4]
}
 8005a6a:	4618      	mov	r0, r3
 8005a6c:	3708      	adds	r7, #8
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	bd80      	pop	{r7, pc}
 8005a72:	bf00      	nop
 8005a74:	20000310 	.word	0x20000310

08005a78 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b08e      	sub	sp, #56	@ 0x38
 8005a7c:	af04      	add	r7, sp, #16
 8005a7e:	60f8      	str	r0, [r7, #12]
 8005a80:	60b9      	str	r1, [r7, #8]
 8005a82:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005a84:	2300      	movs	r3, #0
 8005a86:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005a88:	f3ef 8305 	mrs	r3, IPSR
 8005a8c:	617b      	str	r3, [r7, #20]
  return(result);
 8005a8e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d17e      	bne.n	8005b92 <osThreadNew+0x11a>
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d07b      	beq.n	8005b92 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8005a9a:	2380      	movs	r3, #128	@ 0x80
 8005a9c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005a9e:	2318      	movs	r3, #24
 8005aa0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8005aa6:	f04f 33ff 	mov.w	r3, #4294967295
 8005aaa:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d045      	beq.n	8005b3e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d002      	beq.n	8005ac0 <osThreadNew+0x48>
        name = attr->name;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	699b      	ldr	r3, [r3, #24]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d002      	beq.n	8005ace <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	699b      	ldr	r3, [r3, #24]
 8005acc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005ace:	69fb      	ldr	r3, [r7, #28]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d008      	beq.n	8005ae6 <osThreadNew+0x6e>
 8005ad4:	69fb      	ldr	r3, [r7, #28]
 8005ad6:	2b38      	cmp	r3, #56	@ 0x38
 8005ad8:	d805      	bhi.n	8005ae6 <osThreadNew+0x6e>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	685b      	ldr	r3, [r3, #4]
 8005ade:	f003 0301 	and.w	r3, r3, #1
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d001      	beq.n	8005aea <osThreadNew+0x72>
        return (NULL);
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	e054      	b.n	8005b94 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	695b      	ldr	r3, [r3, #20]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d003      	beq.n	8005afa <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	695b      	ldr	r3, [r3, #20]
 8005af6:	089b      	lsrs	r3, r3, #2
 8005af8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	689b      	ldr	r3, [r3, #8]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d00e      	beq.n	8005b20 <osThreadNew+0xa8>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	68db      	ldr	r3, [r3, #12]
 8005b06:	2ba7      	cmp	r3, #167	@ 0xa7
 8005b08:	d90a      	bls.n	8005b20 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d006      	beq.n	8005b20 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	695b      	ldr	r3, [r3, #20]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d002      	beq.n	8005b20 <osThreadNew+0xa8>
        mem = 1;
 8005b1a:	2301      	movs	r3, #1
 8005b1c:	61bb      	str	r3, [r7, #24]
 8005b1e:	e010      	b.n	8005b42 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	689b      	ldr	r3, [r3, #8]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d10c      	bne.n	8005b42 <osThreadNew+0xca>
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	68db      	ldr	r3, [r3, #12]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d108      	bne.n	8005b42 <osThreadNew+0xca>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	691b      	ldr	r3, [r3, #16]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d104      	bne.n	8005b42 <osThreadNew+0xca>
          mem = 0;
 8005b38:	2300      	movs	r3, #0
 8005b3a:	61bb      	str	r3, [r7, #24]
 8005b3c:	e001      	b.n	8005b42 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8005b3e:	2300      	movs	r3, #0
 8005b40:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005b42:	69bb      	ldr	r3, [r7, #24]
 8005b44:	2b01      	cmp	r3, #1
 8005b46:	d110      	bne.n	8005b6a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005b4c:	687a      	ldr	r2, [r7, #4]
 8005b4e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005b50:	9202      	str	r2, [sp, #8]
 8005b52:	9301      	str	r3, [sp, #4]
 8005b54:	69fb      	ldr	r3, [r7, #28]
 8005b56:	9300      	str	r3, [sp, #0]
 8005b58:	68bb      	ldr	r3, [r7, #8]
 8005b5a:	6a3a      	ldr	r2, [r7, #32]
 8005b5c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005b5e:	68f8      	ldr	r0, [r7, #12]
 8005b60:	f000 fe1a 	bl	8006798 <xTaskCreateStatic>
 8005b64:	4603      	mov	r3, r0
 8005b66:	613b      	str	r3, [r7, #16]
 8005b68:	e013      	b.n	8005b92 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005b6a:	69bb      	ldr	r3, [r7, #24]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d110      	bne.n	8005b92 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005b70:	6a3b      	ldr	r3, [r7, #32]
 8005b72:	b29a      	uxth	r2, r3
 8005b74:	f107 0310 	add.w	r3, r7, #16
 8005b78:	9301      	str	r3, [sp, #4]
 8005b7a:	69fb      	ldr	r3, [r7, #28]
 8005b7c:	9300      	str	r3, [sp, #0]
 8005b7e:	68bb      	ldr	r3, [r7, #8]
 8005b80:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005b82:	68f8      	ldr	r0, [r7, #12]
 8005b84:	f000 fe68 	bl	8006858 <xTaskCreate>
 8005b88:	4603      	mov	r3, r0
 8005b8a:	2b01      	cmp	r3, #1
 8005b8c:	d001      	beq.n	8005b92 <osThreadNew+0x11a>
            hTask = NULL;
 8005b8e:	2300      	movs	r3, #0
 8005b90:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005b92:	693b      	ldr	r3, [r7, #16]
}
 8005b94:	4618      	mov	r0, r3
 8005b96:	3728      	adds	r7, #40	@ 0x28
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	bd80      	pop	{r7, pc}

08005b9c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	b084      	sub	sp, #16
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005ba4:	f3ef 8305 	mrs	r3, IPSR
 8005ba8:	60bb      	str	r3, [r7, #8]
  return(result);
 8005baa:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d003      	beq.n	8005bb8 <osDelay+0x1c>
    stat = osErrorISR;
 8005bb0:	f06f 0305 	mvn.w	r3, #5
 8005bb4:	60fb      	str	r3, [r7, #12]
 8005bb6:	e007      	b.n	8005bc8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8005bb8:	2300      	movs	r3, #0
 8005bba:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d002      	beq.n	8005bc8 <osDelay+0x2c>
      vTaskDelay(ticks);
 8005bc2:	6878      	ldr	r0, [r7, #4]
 8005bc4:	f001 f826 	bl	8006c14 <vTaskDelay>
    }
  }

  return (stat);
 8005bc8:	68fb      	ldr	r3, [r7, #12]
}
 8005bca:	4618      	mov	r0, r3
 8005bcc:	3710      	adds	r7, #16
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	bd80      	pop	{r7, pc}
	...

08005bd4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005bd4:	b480      	push	{r7}
 8005bd6:	b085      	sub	sp, #20
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	60f8      	str	r0, [r7, #12]
 8005bdc:	60b9      	str	r1, [r7, #8]
 8005bde:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	4a07      	ldr	r2, [pc, #28]	@ (8005c00 <vApplicationGetIdleTaskMemory+0x2c>)
 8005be4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005be6:	68bb      	ldr	r3, [r7, #8]
 8005be8:	4a06      	ldr	r2, [pc, #24]	@ (8005c04 <vApplicationGetIdleTaskMemory+0x30>)
 8005bea:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2280      	movs	r2, #128	@ 0x80
 8005bf0:	601a      	str	r2, [r3, #0]
}
 8005bf2:	bf00      	nop
 8005bf4:	3714      	adds	r7, #20
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfc:	4770      	bx	lr
 8005bfe:	bf00      	nop
 8005c00:	20000314 	.word	0x20000314
 8005c04:	200003bc 	.word	0x200003bc

08005c08 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005c08:	b480      	push	{r7}
 8005c0a:	b085      	sub	sp, #20
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	60f8      	str	r0, [r7, #12]
 8005c10:	60b9      	str	r1, [r7, #8]
 8005c12:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	4a07      	ldr	r2, [pc, #28]	@ (8005c34 <vApplicationGetTimerTaskMemory+0x2c>)
 8005c18:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005c1a:	68bb      	ldr	r3, [r7, #8]
 8005c1c:	4a06      	ldr	r2, [pc, #24]	@ (8005c38 <vApplicationGetTimerTaskMemory+0x30>)
 8005c1e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005c26:	601a      	str	r2, [r3, #0]
}
 8005c28:	bf00      	nop
 8005c2a:	3714      	adds	r7, #20
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c32:	4770      	bx	lr
 8005c34:	200005bc 	.word	0x200005bc
 8005c38:	20000664 	.word	0x20000664

08005c3c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005c3c:	b480      	push	{r7}
 8005c3e:	b083      	sub	sp, #12
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	f103 0208 	add.w	r2, r3, #8
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	f04f 32ff 	mov.w	r2, #4294967295
 8005c54:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	f103 0208 	add.w	r2, r3, #8
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	f103 0208 	add.w	r2, r3, #8
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005c70:	bf00      	nop
 8005c72:	370c      	adds	r7, #12
 8005c74:	46bd      	mov	sp, r7
 8005c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7a:	4770      	bx	lr

08005c7c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005c7c:	b480      	push	{r7}
 8005c7e:	b083      	sub	sp, #12
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2200      	movs	r2, #0
 8005c88:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005c8a:	bf00      	nop
 8005c8c:	370c      	adds	r7, #12
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c94:	4770      	bx	lr

08005c96 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005c96:	b480      	push	{r7}
 8005c98:	b085      	sub	sp, #20
 8005c9a:	af00      	add	r7, sp, #0
 8005c9c:	6078      	str	r0, [r7, #4]
 8005c9e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	685b      	ldr	r3, [r3, #4]
 8005ca4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	68fa      	ldr	r2, [r7, #12]
 8005caa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	689a      	ldr	r2, [r3, #8]
 8005cb0:	683b      	ldr	r3, [r7, #0]
 8005cb2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	689b      	ldr	r3, [r3, #8]
 8005cb8:	683a      	ldr	r2, [r7, #0]
 8005cba:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	683a      	ldr	r2, [r7, #0]
 8005cc0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	687a      	ldr	r2, [r7, #4]
 8005cc6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	1c5a      	adds	r2, r3, #1
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	601a      	str	r2, [r3, #0]
}
 8005cd2:	bf00      	nop
 8005cd4:	3714      	adds	r7, #20
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cdc:	4770      	bx	lr

08005cde <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005cde:	b480      	push	{r7}
 8005ce0:	b085      	sub	sp, #20
 8005ce2:	af00      	add	r7, sp, #0
 8005ce4:	6078      	str	r0, [r7, #4]
 8005ce6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005ce8:	683b      	ldr	r3, [r7, #0]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005cee:	68bb      	ldr	r3, [r7, #8]
 8005cf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cf4:	d103      	bne.n	8005cfe <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	691b      	ldr	r3, [r3, #16]
 8005cfa:	60fb      	str	r3, [r7, #12]
 8005cfc:	e00c      	b.n	8005d18 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	3308      	adds	r3, #8
 8005d02:	60fb      	str	r3, [r7, #12]
 8005d04:	e002      	b.n	8005d0c <vListInsert+0x2e>
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	685b      	ldr	r3, [r3, #4]
 8005d0a:	60fb      	str	r3, [r7, #12]
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	685b      	ldr	r3, [r3, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	68ba      	ldr	r2, [r7, #8]
 8005d14:	429a      	cmp	r2, r3
 8005d16:	d2f6      	bcs.n	8005d06 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	685a      	ldr	r2, [r3, #4]
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	685b      	ldr	r3, [r3, #4]
 8005d24:	683a      	ldr	r2, [r7, #0]
 8005d26:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	68fa      	ldr	r2, [r7, #12]
 8005d2c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	683a      	ldr	r2, [r7, #0]
 8005d32:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	687a      	ldr	r2, [r7, #4]
 8005d38:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	1c5a      	adds	r2, r3, #1
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	601a      	str	r2, [r3, #0]
}
 8005d44:	bf00      	nop
 8005d46:	3714      	adds	r7, #20
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4e:	4770      	bx	lr

08005d50 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005d50:	b480      	push	{r7}
 8005d52:	b085      	sub	sp, #20
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	691b      	ldr	r3, [r3, #16]
 8005d5c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	685b      	ldr	r3, [r3, #4]
 8005d62:	687a      	ldr	r2, [r7, #4]
 8005d64:	6892      	ldr	r2, [r2, #8]
 8005d66:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	689b      	ldr	r3, [r3, #8]
 8005d6c:	687a      	ldr	r2, [r7, #4]
 8005d6e:	6852      	ldr	r2, [r2, #4]
 8005d70:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	685b      	ldr	r3, [r3, #4]
 8005d76:	687a      	ldr	r2, [r7, #4]
 8005d78:	429a      	cmp	r2, r3
 8005d7a:	d103      	bne.n	8005d84 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	689a      	ldr	r2, [r3, #8]
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2200      	movs	r2, #0
 8005d88:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	1e5a      	subs	r2, r3, #1
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	681b      	ldr	r3, [r3, #0]
}
 8005d98:	4618      	mov	r0, r3
 8005d9a:	3714      	adds	r7, #20
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da2:	4770      	bx	lr

08005da4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b084      	sub	sp, #16
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
 8005dac:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d10b      	bne.n	8005dd0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005db8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dbc:	f383 8811 	msr	BASEPRI, r3
 8005dc0:	f3bf 8f6f 	isb	sy
 8005dc4:	f3bf 8f4f 	dsb	sy
 8005dc8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005dca:	bf00      	nop
 8005dcc:	bf00      	nop
 8005dce:	e7fd      	b.n	8005dcc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005dd0:	f002 f92a 	bl	8008028 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681a      	ldr	r2, [r3, #0]
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ddc:	68f9      	ldr	r1, [r7, #12]
 8005dde:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005de0:	fb01 f303 	mul.w	r3, r1, r3
 8005de4:	441a      	add	r2, r3
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	2200      	movs	r2, #0
 8005dee:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	681a      	ldr	r2, [r3, #0]
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	681a      	ldr	r2, [r3, #0]
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e00:	3b01      	subs	r3, #1
 8005e02:	68f9      	ldr	r1, [r7, #12]
 8005e04:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005e06:	fb01 f303 	mul.w	r3, r1, r3
 8005e0a:	441a      	add	r2, r3
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	22ff      	movs	r2, #255	@ 0xff
 8005e14:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	22ff      	movs	r2, #255	@ 0xff
 8005e1c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005e20:	683b      	ldr	r3, [r7, #0]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d114      	bne.n	8005e50 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	691b      	ldr	r3, [r3, #16]
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d01a      	beq.n	8005e64 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	3310      	adds	r3, #16
 8005e32:	4618      	mov	r0, r3
 8005e34:	f001 f9c2 	bl	80071bc <xTaskRemoveFromEventList>
 8005e38:	4603      	mov	r3, r0
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d012      	beq.n	8005e64 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005e3e:	4b0d      	ldr	r3, [pc, #52]	@ (8005e74 <xQueueGenericReset+0xd0>)
 8005e40:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e44:	601a      	str	r2, [r3, #0]
 8005e46:	f3bf 8f4f 	dsb	sy
 8005e4a:	f3bf 8f6f 	isb	sy
 8005e4e:	e009      	b.n	8005e64 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	3310      	adds	r3, #16
 8005e54:	4618      	mov	r0, r3
 8005e56:	f7ff fef1 	bl	8005c3c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	3324      	adds	r3, #36	@ 0x24
 8005e5e:	4618      	mov	r0, r3
 8005e60:	f7ff feec 	bl	8005c3c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005e64:	f002 f912 	bl	800808c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005e68:	2301      	movs	r3, #1
}
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	3710      	adds	r7, #16
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	bd80      	pop	{r7, pc}
 8005e72:	bf00      	nop
 8005e74:	e000ed04 	.word	0xe000ed04

08005e78 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	b08e      	sub	sp, #56	@ 0x38
 8005e7c:	af02      	add	r7, sp, #8
 8005e7e:	60f8      	str	r0, [r7, #12]
 8005e80:	60b9      	str	r1, [r7, #8]
 8005e82:	607a      	str	r2, [r7, #4]
 8005e84:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d10b      	bne.n	8005ea4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005e8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e90:	f383 8811 	msr	BASEPRI, r3
 8005e94:	f3bf 8f6f 	isb	sy
 8005e98:	f3bf 8f4f 	dsb	sy
 8005e9c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005e9e:	bf00      	nop
 8005ea0:	bf00      	nop
 8005ea2:	e7fd      	b.n	8005ea0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d10b      	bne.n	8005ec2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8005eaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005eae:	f383 8811 	msr	BASEPRI, r3
 8005eb2:	f3bf 8f6f 	isb	sy
 8005eb6:	f3bf 8f4f 	dsb	sy
 8005eba:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005ebc:	bf00      	nop
 8005ebe:	bf00      	nop
 8005ec0:	e7fd      	b.n	8005ebe <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d002      	beq.n	8005ece <xQueueGenericCreateStatic+0x56>
 8005ec8:	68bb      	ldr	r3, [r7, #8]
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d001      	beq.n	8005ed2 <xQueueGenericCreateStatic+0x5a>
 8005ece:	2301      	movs	r3, #1
 8005ed0:	e000      	b.n	8005ed4 <xQueueGenericCreateStatic+0x5c>
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d10b      	bne.n	8005ef0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005ed8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005edc:	f383 8811 	msr	BASEPRI, r3
 8005ee0:	f3bf 8f6f 	isb	sy
 8005ee4:	f3bf 8f4f 	dsb	sy
 8005ee8:	623b      	str	r3, [r7, #32]
}
 8005eea:	bf00      	nop
 8005eec:	bf00      	nop
 8005eee:	e7fd      	b.n	8005eec <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d102      	bne.n	8005efc <xQueueGenericCreateStatic+0x84>
 8005ef6:	68bb      	ldr	r3, [r7, #8]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d101      	bne.n	8005f00 <xQueueGenericCreateStatic+0x88>
 8005efc:	2301      	movs	r3, #1
 8005efe:	e000      	b.n	8005f02 <xQueueGenericCreateStatic+0x8a>
 8005f00:	2300      	movs	r3, #0
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d10b      	bne.n	8005f1e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8005f06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f0a:	f383 8811 	msr	BASEPRI, r3
 8005f0e:	f3bf 8f6f 	isb	sy
 8005f12:	f3bf 8f4f 	dsb	sy
 8005f16:	61fb      	str	r3, [r7, #28]
}
 8005f18:	bf00      	nop
 8005f1a:	bf00      	nop
 8005f1c:	e7fd      	b.n	8005f1a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005f1e:	2350      	movs	r3, #80	@ 0x50
 8005f20:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005f22:	697b      	ldr	r3, [r7, #20]
 8005f24:	2b50      	cmp	r3, #80	@ 0x50
 8005f26:	d00b      	beq.n	8005f40 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005f28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f2c:	f383 8811 	msr	BASEPRI, r3
 8005f30:	f3bf 8f6f 	isb	sy
 8005f34:	f3bf 8f4f 	dsb	sy
 8005f38:	61bb      	str	r3, [r7, #24]
}
 8005f3a:	bf00      	nop
 8005f3c:	bf00      	nop
 8005f3e:	e7fd      	b.n	8005f3c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005f40:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005f46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d00d      	beq.n	8005f68 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005f4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f4e:	2201      	movs	r2, #1
 8005f50:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005f54:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005f58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f5a:	9300      	str	r3, [sp, #0]
 8005f5c:	4613      	mov	r3, r2
 8005f5e:	687a      	ldr	r2, [r7, #4]
 8005f60:	68b9      	ldr	r1, [r7, #8]
 8005f62:	68f8      	ldr	r0, [r7, #12]
 8005f64:	f000 f805 	bl	8005f72 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005f68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	3730      	adds	r7, #48	@ 0x30
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	bd80      	pop	{r7, pc}

08005f72 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005f72:	b580      	push	{r7, lr}
 8005f74:	b084      	sub	sp, #16
 8005f76:	af00      	add	r7, sp, #0
 8005f78:	60f8      	str	r0, [r7, #12]
 8005f7a:	60b9      	str	r1, [r7, #8]
 8005f7c:	607a      	str	r2, [r7, #4]
 8005f7e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005f80:	68bb      	ldr	r3, [r7, #8]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d103      	bne.n	8005f8e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005f86:	69bb      	ldr	r3, [r7, #24]
 8005f88:	69ba      	ldr	r2, [r7, #24]
 8005f8a:	601a      	str	r2, [r3, #0]
 8005f8c:	e002      	b.n	8005f94 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005f8e:	69bb      	ldr	r3, [r7, #24]
 8005f90:	687a      	ldr	r2, [r7, #4]
 8005f92:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005f94:	69bb      	ldr	r3, [r7, #24]
 8005f96:	68fa      	ldr	r2, [r7, #12]
 8005f98:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005f9a:	69bb      	ldr	r3, [r7, #24]
 8005f9c:	68ba      	ldr	r2, [r7, #8]
 8005f9e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005fa0:	2101      	movs	r1, #1
 8005fa2:	69b8      	ldr	r0, [r7, #24]
 8005fa4:	f7ff fefe 	bl	8005da4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005fa8:	69bb      	ldr	r3, [r7, #24]
 8005faa:	78fa      	ldrb	r2, [r7, #3]
 8005fac:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005fb0:	bf00      	nop
 8005fb2:	3710      	adds	r7, #16
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	bd80      	pop	{r7, pc}

08005fb8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005fb8:	b580      	push	{r7, lr}
 8005fba:	b08e      	sub	sp, #56	@ 0x38
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	60f8      	str	r0, [r7, #12]
 8005fc0:	60b9      	str	r1, [r7, #8]
 8005fc2:	607a      	str	r2, [r7, #4]
 8005fc4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005fce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d10b      	bne.n	8005fec <xQueueGenericSend+0x34>
	__asm volatile
 8005fd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fd8:	f383 8811 	msr	BASEPRI, r3
 8005fdc:	f3bf 8f6f 	isb	sy
 8005fe0:	f3bf 8f4f 	dsb	sy
 8005fe4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005fe6:	bf00      	nop
 8005fe8:	bf00      	nop
 8005fea:	e7fd      	b.n	8005fe8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005fec:	68bb      	ldr	r3, [r7, #8]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d103      	bne.n	8005ffa <xQueueGenericSend+0x42>
 8005ff2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ff4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d101      	bne.n	8005ffe <xQueueGenericSend+0x46>
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	e000      	b.n	8006000 <xQueueGenericSend+0x48>
 8005ffe:	2300      	movs	r3, #0
 8006000:	2b00      	cmp	r3, #0
 8006002:	d10b      	bne.n	800601c <xQueueGenericSend+0x64>
	__asm volatile
 8006004:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006008:	f383 8811 	msr	BASEPRI, r3
 800600c:	f3bf 8f6f 	isb	sy
 8006010:	f3bf 8f4f 	dsb	sy
 8006014:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006016:	bf00      	nop
 8006018:	bf00      	nop
 800601a:	e7fd      	b.n	8006018 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	2b02      	cmp	r3, #2
 8006020:	d103      	bne.n	800602a <xQueueGenericSend+0x72>
 8006022:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006024:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006026:	2b01      	cmp	r3, #1
 8006028:	d101      	bne.n	800602e <xQueueGenericSend+0x76>
 800602a:	2301      	movs	r3, #1
 800602c:	e000      	b.n	8006030 <xQueueGenericSend+0x78>
 800602e:	2300      	movs	r3, #0
 8006030:	2b00      	cmp	r3, #0
 8006032:	d10b      	bne.n	800604c <xQueueGenericSend+0x94>
	__asm volatile
 8006034:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006038:	f383 8811 	msr	BASEPRI, r3
 800603c:	f3bf 8f6f 	isb	sy
 8006040:	f3bf 8f4f 	dsb	sy
 8006044:	623b      	str	r3, [r7, #32]
}
 8006046:	bf00      	nop
 8006048:	bf00      	nop
 800604a:	e7fd      	b.n	8006048 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800604c:	f001 fa7c 	bl	8007548 <xTaskGetSchedulerState>
 8006050:	4603      	mov	r3, r0
 8006052:	2b00      	cmp	r3, #0
 8006054:	d102      	bne.n	800605c <xQueueGenericSend+0xa4>
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	2b00      	cmp	r3, #0
 800605a:	d101      	bne.n	8006060 <xQueueGenericSend+0xa8>
 800605c:	2301      	movs	r3, #1
 800605e:	e000      	b.n	8006062 <xQueueGenericSend+0xaa>
 8006060:	2300      	movs	r3, #0
 8006062:	2b00      	cmp	r3, #0
 8006064:	d10b      	bne.n	800607e <xQueueGenericSend+0xc6>
	__asm volatile
 8006066:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800606a:	f383 8811 	msr	BASEPRI, r3
 800606e:	f3bf 8f6f 	isb	sy
 8006072:	f3bf 8f4f 	dsb	sy
 8006076:	61fb      	str	r3, [r7, #28]
}
 8006078:	bf00      	nop
 800607a:	bf00      	nop
 800607c:	e7fd      	b.n	800607a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800607e:	f001 ffd3 	bl	8008028 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006082:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006084:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006086:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006088:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800608a:	429a      	cmp	r2, r3
 800608c:	d302      	bcc.n	8006094 <xQueueGenericSend+0xdc>
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	2b02      	cmp	r3, #2
 8006092:	d129      	bne.n	80060e8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006094:	683a      	ldr	r2, [r7, #0]
 8006096:	68b9      	ldr	r1, [r7, #8]
 8006098:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800609a:	f000 fa0f 	bl	80064bc <prvCopyDataToQueue>
 800609e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80060a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d010      	beq.n	80060ca <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80060a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060aa:	3324      	adds	r3, #36	@ 0x24
 80060ac:	4618      	mov	r0, r3
 80060ae:	f001 f885 	bl	80071bc <xTaskRemoveFromEventList>
 80060b2:	4603      	mov	r3, r0
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d013      	beq.n	80060e0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80060b8:	4b3f      	ldr	r3, [pc, #252]	@ (80061b8 <xQueueGenericSend+0x200>)
 80060ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80060be:	601a      	str	r2, [r3, #0]
 80060c0:	f3bf 8f4f 	dsb	sy
 80060c4:	f3bf 8f6f 	isb	sy
 80060c8:	e00a      	b.n	80060e0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80060ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d007      	beq.n	80060e0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80060d0:	4b39      	ldr	r3, [pc, #228]	@ (80061b8 <xQueueGenericSend+0x200>)
 80060d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80060d6:	601a      	str	r2, [r3, #0]
 80060d8:	f3bf 8f4f 	dsb	sy
 80060dc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80060e0:	f001 ffd4 	bl	800808c <vPortExitCritical>
				return pdPASS;
 80060e4:	2301      	movs	r3, #1
 80060e6:	e063      	b.n	80061b0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d103      	bne.n	80060f6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80060ee:	f001 ffcd 	bl	800808c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80060f2:	2300      	movs	r3, #0
 80060f4:	e05c      	b.n	80061b0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80060f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d106      	bne.n	800610a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80060fc:	f107 0314 	add.w	r3, r7, #20
 8006100:	4618      	mov	r0, r3
 8006102:	f001 f8bf 	bl	8007284 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006106:	2301      	movs	r3, #1
 8006108:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800610a:	f001 ffbf 	bl	800808c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800610e:	f000 fe27 	bl	8006d60 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006112:	f001 ff89 	bl	8008028 <vPortEnterCritical>
 8006116:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006118:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800611c:	b25b      	sxtb	r3, r3
 800611e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006122:	d103      	bne.n	800612c <xQueueGenericSend+0x174>
 8006124:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006126:	2200      	movs	r2, #0
 8006128:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800612c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800612e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006132:	b25b      	sxtb	r3, r3
 8006134:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006138:	d103      	bne.n	8006142 <xQueueGenericSend+0x18a>
 800613a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800613c:	2200      	movs	r2, #0
 800613e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006142:	f001 ffa3 	bl	800808c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006146:	1d3a      	adds	r2, r7, #4
 8006148:	f107 0314 	add.w	r3, r7, #20
 800614c:	4611      	mov	r1, r2
 800614e:	4618      	mov	r0, r3
 8006150:	f001 f8ae 	bl	80072b0 <xTaskCheckForTimeOut>
 8006154:	4603      	mov	r3, r0
 8006156:	2b00      	cmp	r3, #0
 8006158:	d124      	bne.n	80061a4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800615a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800615c:	f000 faa6 	bl	80066ac <prvIsQueueFull>
 8006160:	4603      	mov	r3, r0
 8006162:	2b00      	cmp	r3, #0
 8006164:	d018      	beq.n	8006198 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006166:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006168:	3310      	adds	r3, #16
 800616a:	687a      	ldr	r2, [r7, #4]
 800616c:	4611      	mov	r1, r2
 800616e:	4618      	mov	r0, r3
 8006170:	f000 ffd2 	bl	8007118 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006174:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006176:	f000 fa31 	bl	80065dc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800617a:	f000 fdff 	bl	8006d7c <xTaskResumeAll>
 800617e:	4603      	mov	r3, r0
 8006180:	2b00      	cmp	r3, #0
 8006182:	f47f af7c 	bne.w	800607e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8006186:	4b0c      	ldr	r3, [pc, #48]	@ (80061b8 <xQueueGenericSend+0x200>)
 8006188:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800618c:	601a      	str	r2, [r3, #0]
 800618e:	f3bf 8f4f 	dsb	sy
 8006192:	f3bf 8f6f 	isb	sy
 8006196:	e772      	b.n	800607e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006198:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800619a:	f000 fa1f 	bl	80065dc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800619e:	f000 fded 	bl	8006d7c <xTaskResumeAll>
 80061a2:	e76c      	b.n	800607e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80061a4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80061a6:	f000 fa19 	bl	80065dc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80061aa:	f000 fde7 	bl	8006d7c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80061ae:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80061b0:	4618      	mov	r0, r3
 80061b2:	3738      	adds	r7, #56	@ 0x38
 80061b4:	46bd      	mov	sp, r7
 80061b6:	bd80      	pop	{r7, pc}
 80061b8:	e000ed04 	.word	0xe000ed04

080061bc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80061bc:	b580      	push	{r7, lr}
 80061be:	b090      	sub	sp, #64	@ 0x40
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	60f8      	str	r0, [r7, #12]
 80061c4:	60b9      	str	r1, [r7, #8]
 80061c6:	607a      	str	r2, [r7, #4]
 80061c8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80061ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d10b      	bne.n	80061ec <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80061d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061d8:	f383 8811 	msr	BASEPRI, r3
 80061dc:	f3bf 8f6f 	isb	sy
 80061e0:	f3bf 8f4f 	dsb	sy
 80061e4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80061e6:	bf00      	nop
 80061e8:	bf00      	nop
 80061ea:	e7fd      	b.n	80061e8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80061ec:	68bb      	ldr	r3, [r7, #8]
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d103      	bne.n	80061fa <xQueueGenericSendFromISR+0x3e>
 80061f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d101      	bne.n	80061fe <xQueueGenericSendFromISR+0x42>
 80061fa:	2301      	movs	r3, #1
 80061fc:	e000      	b.n	8006200 <xQueueGenericSendFromISR+0x44>
 80061fe:	2300      	movs	r3, #0
 8006200:	2b00      	cmp	r3, #0
 8006202:	d10b      	bne.n	800621c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8006204:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006208:	f383 8811 	msr	BASEPRI, r3
 800620c:	f3bf 8f6f 	isb	sy
 8006210:	f3bf 8f4f 	dsb	sy
 8006214:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006216:	bf00      	nop
 8006218:	bf00      	nop
 800621a:	e7fd      	b.n	8006218 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	2b02      	cmp	r3, #2
 8006220:	d103      	bne.n	800622a <xQueueGenericSendFromISR+0x6e>
 8006222:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006224:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006226:	2b01      	cmp	r3, #1
 8006228:	d101      	bne.n	800622e <xQueueGenericSendFromISR+0x72>
 800622a:	2301      	movs	r3, #1
 800622c:	e000      	b.n	8006230 <xQueueGenericSendFromISR+0x74>
 800622e:	2300      	movs	r3, #0
 8006230:	2b00      	cmp	r3, #0
 8006232:	d10b      	bne.n	800624c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8006234:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006238:	f383 8811 	msr	BASEPRI, r3
 800623c:	f3bf 8f6f 	isb	sy
 8006240:	f3bf 8f4f 	dsb	sy
 8006244:	623b      	str	r3, [r7, #32]
}
 8006246:	bf00      	nop
 8006248:	bf00      	nop
 800624a:	e7fd      	b.n	8006248 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800624c:	f001 ffcc 	bl	80081e8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006250:	f3ef 8211 	mrs	r2, BASEPRI
 8006254:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006258:	f383 8811 	msr	BASEPRI, r3
 800625c:	f3bf 8f6f 	isb	sy
 8006260:	f3bf 8f4f 	dsb	sy
 8006264:	61fa      	str	r2, [r7, #28]
 8006266:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006268:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800626a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800626c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800626e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006270:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006272:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006274:	429a      	cmp	r2, r3
 8006276:	d302      	bcc.n	800627e <xQueueGenericSendFromISR+0xc2>
 8006278:	683b      	ldr	r3, [r7, #0]
 800627a:	2b02      	cmp	r3, #2
 800627c:	d12f      	bne.n	80062de <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800627e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006280:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006284:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006288:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800628a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800628c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800628e:	683a      	ldr	r2, [r7, #0]
 8006290:	68b9      	ldr	r1, [r7, #8]
 8006292:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006294:	f000 f912 	bl	80064bc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006298:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800629c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062a0:	d112      	bne.n	80062c8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80062a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d016      	beq.n	80062d8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80062aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062ac:	3324      	adds	r3, #36	@ 0x24
 80062ae:	4618      	mov	r0, r3
 80062b0:	f000 ff84 	bl	80071bc <xTaskRemoveFromEventList>
 80062b4:	4603      	mov	r3, r0
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d00e      	beq.n	80062d8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d00b      	beq.n	80062d8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2201      	movs	r2, #1
 80062c4:	601a      	str	r2, [r3, #0]
 80062c6:	e007      	b.n	80062d8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80062c8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80062cc:	3301      	adds	r3, #1
 80062ce:	b2db      	uxtb	r3, r3
 80062d0:	b25a      	sxtb	r2, r3
 80062d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80062d8:	2301      	movs	r3, #1
 80062da:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80062dc:	e001      	b.n	80062e2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80062de:	2300      	movs	r3, #0
 80062e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80062e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062e4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80062e6:	697b      	ldr	r3, [r7, #20]
 80062e8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80062ec:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80062ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80062f0:	4618      	mov	r0, r3
 80062f2:	3740      	adds	r7, #64	@ 0x40
 80062f4:	46bd      	mov	sp, r7
 80062f6:	bd80      	pop	{r7, pc}

080062f8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b08c      	sub	sp, #48	@ 0x30
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	60f8      	str	r0, [r7, #12]
 8006300:	60b9      	str	r1, [r7, #8]
 8006302:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006304:	2300      	movs	r3, #0
 8006306:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800630c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800630e:	2b00      	cmp	r3, #0
 8006310:	d10b      	bne.n	800632a <xQueueReceive+0x32>
	__asm volatile
 8006312:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006316:	f383 8811 	msr	BASEPRI, r3
 800631a:	f3bf 8f6f 	isb	sy
 800631e:	f3bf 8f4f 	dsb	sy
 8006322:	623b      	str	r3, [r7, #32]
}
 8006324:	bf00      	nop
 8006326:	bf00      	nop
 8006328:	e7fd      	b.n	8006326 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800632a:	68bb      	ldr	r3, [r7, #8]
 800632c:	2b00      	cmp	r3, #0
 800632e:	d103      	bne.n	8006338 <xQueueReceive+0x40>
 8006330:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006332:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006334:	2b00      	cmp	r3, #0
 8006336:	d101      	bne.n	800633c <xQueueReceive+0x44>
 8006338:	2301      	movs	r3, #1
 800633a:	e000      	b.n	800633e <xQueueReceive+0x46>
 800633c:	2300      	movs	r3, #0
 800633e:	2b00      	cmp	r3, #0
 8006340:	d10b      	bne.n	800635a <xQueueReceive+0x62>
	__asm volatile
 8006342:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006346:	f383 8811 	msr	BASEPRI, r3
 800634a:	f3bf 8f6f 	isb	sy
 800634e:	f3bf 8f4f 	dsb	sy
 8006352:	61fb      	str	r3, [r7, #28]
}
 8006354:	bf00      	nop
 8006356:	bf00      	nop
 8006358:	e7fd      	b.n	8006356 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800635a:	f001 f8f5 	bl	8007548 <xTaskGetSchedulerState>
 800635e:	4603      	mov	r3, r0
 8006360:	2b00      	cmp	r3, #0
 8006362:	d102      	bne.n	800636a <xQueueReceive+0x72>
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d101      	bne.n	800636e <xQueueReceive+0x76>
 800636a:	2301      	movs	r3, #1
 800636c:	e000      	b.n	8006370 <xQueueReceive+0x78>
 800636e:	2300      	movs	r3, #0
 8006370:	2b00      	cmp	r3, #0
 8006372:	d10b      	bne.n	800638c <xQueueReceive+0x94>
	__asm volatile
 8006374:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006378:	f383 8811 	msr	BASEPRI, r3
 800637c:	f3bf 8f6f 	isb	sy
 8006380:	f3bf 8f4f 	dsb	sy
 8006384:	61bb      	str	r3, [r7, #24]
}
 8006386:	bf00      	nop
 8006388:	bf00      	nop
 800638a:	e7fd      	b.n	8006388 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800638c:	f001 fe4c 	bl	8008028 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006390:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006392:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006394:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006398:	2b00      	cmp	r3, #0
 800639a:	d01f      	beq.n	80063dc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800639c:	68b9      	ldr	r1, [r7, #8]
 800639e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80063a0:	f000 f8f6 	bl	8006590 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80063a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063a6:	1e5a      	subs	r2, r3, #1
 80063a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063aa:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80063ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063ae:	691b      	ldr	r3, [r3, #16]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d00f      	beq.n	80063d4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80063b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063b6:	3310      	adds	r3, #16
 80063b8:	4618      	mov	r0, r3
 80063ba:	f000 feff 	bl	80071bc <xTaskRemoveFromEventList>
 80063be:	4603      	mov	r3, r0
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d007      	beq.n	80063d4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80063c4:	4b3c      	ldr	r3, [pc, #240]	@ (80064b8 <xQueueReceive+0x1c0>)
 80063c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80063ca:	601a      	str	r2, [r3, #0]
 80063cc:	f3bf 8f4f 	dsb	sy
 80063d0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80063d4:	f001 fe5a 	bl	800808c <vPortExitCritical>
				return pdPASS;
 80063d8:	2301      	movs	r3, #1
 80063da:	e069      	b.n	80064b0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d103      	bne.n	80063ea <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80063e2:	f001 fe53 	bl	800808c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80063e6:	2300      	movs	r3, #0
 80063e8:	e062      	b.n	80064b0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80063ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d106      	bne.n	80063fe <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80063f0:	f107 0310 	add.w	r3, r7, #16
 80063f4:	4618      	mov	r0, r3
 80063f6:	f000 ff45 	bl	8007284 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80063fa:	2301      	movs	r3, #1
 80063fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80063fe:	f001 fe45 	bl	800808c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006402:	f000 fcad 	bl	8006d60 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006406:	f001 fe0f 	bl	8008028 <vPortEnterCritical>
 800640a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800640c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006410:	b25b      	sxtb	r3, r3
 8006412:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006416:	d103      	bne.n	8006420 <xQueueReceive+0x128>
 8006418:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800641a:	2200      	movs	r2, #0
 800641c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006420:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006422:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006426:	b25b      	sxtb	r3, r3
 8006428:	f1b3 3fff 	cmp.w	r3, #4294967295
 800642c:	d103      	bne.n	8006436 <xQueueReceive+0x13e>
 800642e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006430:	2200      	movs	r2, #0
 8006432:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006436:	f001 fe29 	bl	800808c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800643a:	1d3a      	adds	r2, r7, #4
 800643c:	f107 0310 	add.w	r3, r7, #16
 8006440:	4611      	mov	r1, r2
 8006442:	4618      	mov	r0, r3
 8006444:	f000 ff34 	bl	80072b0 <xTaskCheckForTimeOut>
 8006448:	4603      	mov	r3, r0
 800644a:	2b00      	cmp	r3, #0
 800644c:	d123      	bne.n	8006496 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800644e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006450:	f000 f916 	bl	8006680 <prvIsQueueEmpty>
 8006454:	4603      	mov	r3, r0
 8006456:	2b00      	cmp	r3, #0
 8006458:	d017      	beq.n	800648a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800645a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800645c:	3324      	adds	r3, #36	@ 0x24
 800645e:	687a      	ldr	r2, [r7, #4]
 8006460:	4611      	mov	r1, r2
 8006462:	4618      	mov	r0, r3
 8006464:	f000 fe58 	bl	8007118 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006468:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800646a:	f000 f8b7 	bl	80065dc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800646e:	f000 fc85 	bl	8006d7c <xTaskResumeAll>
 8006472:	4603      	mov	r3, r0
 8006474:	2b00      	cmp	r3, #0
 8006476:	d189      	bne.n	800638c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8006478:	4b0f      	ldr	r3, [pc, #60]	@ (80064b8 <xQueueReceive+0x1c0>)
 800647a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800647e:	601a      	str	r2, [r3, #0]
 8006480:	f3bf 8f4f 	dsb	sy
 8006484:	f3bf 8f6f 	isb	sy
 8006488:	e780      	b.n	800638c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800648a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800648c:	f000 f8a6 	bl	80065dc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006490:	f000 fc74 	bl	8006d7c <xTaskResumeAll>
 8006494:	e77a      	b.n	800638c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006496:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006498:	f000 f8a0 	bl	80065dc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800649c:	f000 fc6e 	bl	8006d7c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80064a0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80064a2:	f000 f8ed 	bl	8006680 <prvIsQueueEmpty>
 80064a6:	4603      	mov	r3, r0
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	f43f af6f 	beq.w	800638c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80064ae:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80064b0:	4618      	mov	r0, r3
 80064b2:	3730      	adds	r7, #48	@ 0x30
 80064b4:	46bd      	mov	sp, r7
 80064b6:	bd80      	pop	{r7, pc}
 80064b8:	e000ed04 	.word	0xe000ed04

080064bc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b086      	sub	sp, #24
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	60f8      	str	r0, [r7, #12]
 80064c4:	60b9      	str	r1, [r7, #8]
 80064c6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80064c8:	2300      	movs	r3, #0
 80064ca:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064d0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d10d      	bne.n	80064f6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d14d      	bne.n	800657e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	689b      	ldr	r3, [r3, #8]
 80064e6:	4618      	mov	r0, r3
 80064e8:	f001 f84c 	bl	8007584 <xTaskPriorityDisinherit>
 80064ec:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	2200      	movs	r2, #0
 80064f2:	609a      	str	r2, [r3, #8]
 80064f4:	e043      	b.n	800657e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d119      	bne.n	8006530 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	6858      	ldr	r0, [r3, #4]
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006504:	461a      	mov	r2, r3
 8006506:	68b9      	ldr	r1, [r7, #8]
 8006508:	f002 f92a 	bl	8008760 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	685a      	ldr	r2, [r3, #4]
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006514:	441a      	add	r2, r3
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	685a      	ldr	r2, [r3, #4]
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	689b      	ldr	r3, [r3, #8]
 8006522:	429a      	cmp	r2, r3
 8006524:	d32b      	bcc.n	800657e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681a      	ldr	r2, [r3, #0]
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	605a      	str	r2, [r3, #4]
 800652e:	e026      	b.n	800657e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	68d8      	ldr	r0, [r3, #12]
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006538:	461a      	mov	r2, r3
 800653a:	68b9      	ldr	r1, [r7, #8]
 800653c:	f002 f910 	bl	8008760 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	68da      	ldr	r2, [r3, #12]
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006548:	425b      	negs	r3, r3
 800654a:	441a      	add	r2, r3
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	68da      	ldr	r2, [r3, #12]
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	429a      	cmp	r2, r3
 800655a:	d207      	bcs.n	800656c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	689a      	ldr	r2, [r3, #8]
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006564:	425b      	negs	r3, r3
 8006566:	441a      	add	r2, r3
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2b02      	cmp	r3, #2
 8006570:	d105      	bne.n	800657e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006572:	693b      	ldr	r3, [r7, #16]
 8006574:	2b00      	cmp	r3, #0
 8006576:	d002      	beq.n	800657e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006578:	693b      	ldr	r3, [r7, #16]
 800657a:	3b01      	subs	r3, #1
 800657c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800657e:	693b      	ldr	r3, [r7, #16]
 8006580:	1c5a      	adds	r2, r3, #1
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8006586:	697b      	ldr	r3, [r7, #20]
}
 8006588:	4618      	mov	r0, r3
 800658a:	3718      	adds	r7, #24
 800658c:	46bd      	mov	sp, r7
 800658e:	bd80      	pop	{r7, pc}

08006590 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006590:	b580      	push	{r7, lr}
 8006592:	b082      	sub	sp, #8
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
 8006598:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d018      	beq.n	80065d4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	68da      	ldr	r2, [r3, #12]
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065aa:	441a      	add	r2, r3
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	68da      	ldr	r2, [r3, #12]
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	689b      	ldr	r3, [r3, #8]
 80065b8:	429a      	cmp	r2, r3
 80065ba:	d303      	bcc.n	80065c4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681a      	ldr	r2, [r3, #0]
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	68d9      	ldr	r1, [r3, #12]
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065cc:	461a      	mov	r2, r3
 80065ce:	6838      	ldr	r0, [r7, #0]
 80065d0:	f002 f8c6 	bl	8008760 <memcpy>
	}
}
 80065d4:	bf00      	nop
 80065d6:	3708      	adds	r7, #8
 80065d8:	46bd      	mov	sp, r7
 80065da:	bd80      	pop	{r7, pc}

080065dc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80065dc:	b580      	push	{r7, lr}
 80065de:	b084      	sub	sp, #16
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80065e4:	f001 fd20 	bl	8008028 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80065ee:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80065f0:	e011      	b.n	8006616 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d012      	beq.n	8006620 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	3324      	adds	r3, #36	@ 0x24
 80065fe:	4618      	mov	r0, r3
 8006600:	f000 fddc 	bl	80071bc <xTaskRemoveFromEventList>
 8006604:	4603      	mov	r3, r0
 8006606:	2b00      	cmp	r3, #0
 8006608:	d001      	beq.n	800660e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800660a:	f000 feb5 	bl	8007378 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800660e:	7bfb      	ldrb	r3, [r7, #15]
 8006610:	3b01      	subs	r3, #1
 8006612:	b2db      	uxtb	r3, r3
 8006614:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006616:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800661a:	2b00      	cmp	r3, #0
 800661c:	dce9      	bgt.n	80065f2 <prvUnlockQueue+0x16>
 800661e:	e000      	b.n	8006622 <prvUnlockQueue+0x46>
					break;
 8006620:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	22ff      	movs	r2, #255	@ 0xff
 8006626:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800662a:	f001 fd2f 	bl	800808c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800662e:	f001 fcfb 	bl	8008028 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006638:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800663a:	e011      	b.n	8006660 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	691b      	ldr	r3, [r3, #16]
 8006640:	2b00      	cmp	r3, #0
 8006642:	d012      	beq.n	800666a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	3310      	adds	r3, #16
 8006648:	4618      	mov	r0, r3
 800664a:	f000 fdb7 	bl	80071bc <xTaskRemoveFromEventList>
 800664e:	4603      	mov	r3, r0
 8006650:	2b00      	cmp	r3, #0
 8006652:	d001      	beq.n	8006658 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006654:	f000 fe90 	bl	8007378 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006658:	7bbb      	ldrb	r3, [r7, #14]
 800665a:	3b01      	subs	r3, #1
 800665c:	b2db      	uxtb	r3, r3
 800665e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006660:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006664:	2b00      	cmp	r3, #0
 8006666:	dce9      	bgt.n	800663c <prvUnlockQueue+0x60>
 8006668:	e000      	b.n	800666c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800666a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	22ff      	movs	r2, #255	@ 0xff
 8006670:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006674:	f001 fd0a 	bl	800808c <vPortExitCritical>
}
 8006678:	bf00      	nop
 800667a:	3710      	adds	r7, #16
 800667c:	46bd      	mov	sp, r7
 800667e:	bd80      	pop	{r7, pc}

08006680 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006680:	b580      	push	{r7, lr}
 8006682:	b084      	sub	sp, #16
 8006684:	af00      	add	r7, sp, #0
 8006686:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006688:	f001 fcce 	bl	8008028 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006690:	2b00      	cmp	r3, #0
 8006692:	d102      	bne.n	800669a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006694:	2301      	movs	r3, #1
 8006696:	60fb      	str	r3, [r7, #12]
 8006698:	e001      	b.n	800669e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800669a:	2300      	movs	r3, #0
 800669c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800669e:	f001 fcf5 	bl	800808c <vPortExitCritical>

	return xReturn;
 80066a2:	68fb      	ldr	r3, [r7, #12]
}
 80066a4:	4618      	mov	r0, r3
 80066a6:	3710      	adds	r7, #16
 80066a8:	46bd      	mov	sp, r7
 80066aa:	bd80      	pop	{r7, pc}

080066ac <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b084      	sub	sp, #16
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80066b4:	f001 fcb8 	bl	8008028 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066c0:	429a      	cmp	r2, r3
 80066c2:	d102      	bne.n	80066ca <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80066c4:	2301      	movs	r3, #1
 80066c6:	60fb      	str	r3, [r7, #12]
 80066c8:	e001      	b.n	80066ce <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80066ca:	2300      	movs	r3, #0
 80066cc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80066ce:	f001 fcdd 	bl	800808c <vPortExitCritical>

	return xReturn;
 80066d2:	68fb      	ldr	r3, [r7, #12]
}
 80066d4:	4618      	mov	r0, r3
 80066d6:	3710      	adds	r7, #16
 80066d8:	46bd      	mov	sp, r7
 80066da:	bd80      	pop	{r7, pc}

080066dc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80066dc:	b480      	push	{r7}
 80066de:	b085      	sub	sp, #20
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]
 80066e4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80066e6:	2300      	movs	r3, #0
 80066e8:	60fb      	str	r3, [r7, #12]
 80066ea:	e014      	b.n	8006716 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80066ec:	4a0f      	ldr	r2, [pc, #60]	@ (800672c <vQueueAddToRegistry+0x50>)
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d10b      	bne.n	8006710 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80066f8:	490c      	ldr	r1, [pc, #48]	@ (800672c <vQueueAddToRegistry+0x50>)
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	683a      	ldr	r2, [r7, #0]
 80066fe:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006702:	4a0a      	ldr	r2, [pc, #40]	@ (800672c <vQueueAddToRegistry+0x50>)
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	00db      	lsls	r3, r3, #3
 8006708:	4413      	add	r3, r2
 800670a:	687a      	ldr	r2, [r7, #4]
 800670c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800670e:	e006      	b.n	800671e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	3301      	adds	r3, #1
 8006714:	60fb      	str	r3, [r7, #12]
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	2b07      	cmp	r3, #7
 800671a:	d9e7      	bls.n	80066ec <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800671c:	bf00      	nop
 800671e:	bf00      	nop
 8006720:	3714      	adds	r7, #20
 8006722:	46bd      	mov	sp, r7
 8006724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006728:	4770      	bx	lr
 800672a:	bf00      	nop
 800672c:	20000a64 	.word	0x20000a64

08006730 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006730:	b580      	push	{r7, lr}
 8006732:	b086      	sub	sp, #24
 8006734:	af00      	add	r7, sp, #0
 8006736:	60f8      	str	r0, [r7, #12]
 8006738:	60b9      	str	r1, [r7, #8]
 800673a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006740:	f001 fc72 	bl	8008028 <vPortEnterCritical>
 8006744:	697b      	ldr	r3, [r7, #20]
 8006746:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800674a:	b25b      	sxtb	r3, r3
 800674c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006750:	d103      	bne.n	800675a <vQueueWaitForMessageRestricted+0x2a>
 8006752:	697b      	ldr	r3, [r7, #20]
 8006754:	2200      	movs	r2, #0
 8006756:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800675a:	697b      	ldr	r3, [r7, #20]
 800675c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006760:	b25b      	sxtb	r3, r3
 8006762:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006766:	d103      	bne.n	8006770 <vQueueWaitForMessageRestricted+0x40>
 8006768:	697b      	ldr	r3, [r7, #20]
 800676a:	2200      	movs	r2, #0
 800676c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006770:	f001 fc8c 	bl	800808c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006774:	697b      	ldr	r3, [r7, #20]
 8006776:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006778:	2b00      	cmp	r3, #0
 800677a:	d106      	bne.n	800678a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800677c:	697b      	ldr	r3, [r7, #20]
 800677e:	3324      	adds	r3, #36	@ 0x24
 8006780:	687a      	ldr	r2, [r7, #4]
 8006782:	68b9      	ldr	r1, [r7, #8]
 8006784:	4618      	mov	r0, r3
 8006786:	f000 fced 	bl	8007164 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800678a:	6978      	ldr	r0, [r7, #20]
 800678c:	f7ff ff26 	bl	80065dc <prvUnlockQueue>
	}
 8006790:	bf00      	nop
 8006792:	3718      	adds	r7, #24
 8006794:	46bd      	mov	sp, r7
 8006796:	bd80      	pop	{r7, pc}

08006798 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006798:	b580      	push	{r7, lr}
 800679a:	b08e      	sub	sp, #56	@ 0x38
 800679c:	af04      	add	r7, sp, #16
 800679e:	60f8      	str	r0, [r7, #12]
 80067a0:	60b9      	str	r1, [r7, #8]
 80067a2:	607a      	str	r2, [r7, #4]
 80067a4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80067a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d10b      	bne.n	80067c4 <xTaskCreateStatic+0x2c>
	__asm volatile
 80067ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067b0:	f383 8811 	msr	BASEPRI, r3
 80067b4:	f3bf 8f6f 	isb	sy
 80067b8:	f3bf 8f4f 	dsb	sy
 80067bc:	623b      	str	r3, [r7, #32]
}
 80067be:	bf00      	nop
 80067c0:	bf00      	nop
 80067c2:	e7fd      	b.n	80067c0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80067c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d10b      	bne.n	80067e2 <xTaskCreateStatic+0x4a>
	__asm volatile
 80067ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067ce:	f383 8811 	msr	BASEPRI, r3
 80067d2:	f3bf 8f6f 	isb	sy
 80067d6:	f3bf 8f4f 	dsb	sy
 80067da:	61fb      	str	r3, [r7, #28]
}
 80067dc:	bf00      	nop
 80067de:	bf00      	nop
 80067e0:	e7fd      	b.n	80067de <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80067e2:	23a8      	movs	r3, #168	@ 0xa8
 80067e4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80067e6:	693b      	ldr	r3, [r7, #16]
 80067e8:	2ba8      	cmp	r3, #168	@ 0xa8
 80067ea:	d00b      	beq.n	8006804 <xTaskCreateStatic+0x6c>
	__asm volatile
 80067ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067f0:	f383 8811 	msr	BASEPRI, r3
 80067f4:	f3bf 8f6f 	isb	sy
 80067f8:	f3bf 8f4f 	dsb	sy
 80067fc:	61bb      	str	r3, [r7, #24]
}
 80067fe:	bf00      	nop
 8006800:	bf00      	nop
 8006802:	e7fd      	b.n	8006800 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006804:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006806:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006808:	2b00      	cmp	r3, #0
 800680a:	d01e      	beq.n	800684a <xTaskCreateStatic+0xb2>
 800680c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800680e:	2b00      	cmp	r3, #0
 8006810:	d01b      	beq.n	800684a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006812:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006814:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006818:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800681a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800681c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800681e:	2202      	movs	r2, #2
 8006820:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006824:	2300      	movs	r3, #0
 8006826:	9303      	str	r3, [sp, #12]
 8006828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800682a:	9302      	str	r3, [sp, #8]
 800682c:	f107 0314 	add.w	r3, r7, #20
 8006830:	9301      	str	r3, [sp, #4]
 8006832:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006834:	9300      	str	r3, [sp, #0]
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	687a      	ldr	r2, [r7, #4]
 800683a:	68b9      	ldr	r1, [r7, #8]
 800683c:	68f8      	ldr	r0, [r7, #12]
 800683e:	f000 f851 	bl	80068e4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006842:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006844:	f000 f8f6 	bl	8006a34 <prvAddNewTaskToReadyList>
 8006848:	e001      	b.n	800684e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800684a:	2300      	movs	r3, #0
 800684c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800684e:	697b      	ldr	r3, [r7, #20]
	}
 8006850:	4618      	mov	r0, r3
 8006852:	3728      	adds	r7, #40	@ 0x28
 8006854:	46bd      	mov	sp, r7
 8006856:	bd80      	pop	{r7, pc}

08006858 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006858:	b580      	push	{r7, lr}
 800685a:	b08c      	sub	sp, #48	@ 0x30
 800685c:	af04      	add	r7, sp, #16
 800685e:	60f8      	str	r0, [r7, #12]
 8006860:	60b9      	str	r1, [r7, #8]
 8006862:	603b      	str	r3, [r7, #0]
 8006864:	4613      	mov	r3, r2
 8006866:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006868:	88fb      	ldrh	r3, [r7, #6]
 800686a:	009b      	lsls	r3, r3, #2
 800686c:	4618      	mov	r0, r3
 800686e:	f001 fcfd 	bl	800826c <pvPortMalloc>
 8006872:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006874:	697b      	ldr	r3, [r7, #20]
 8006876:	2b00      	cmp	r3, #0
 8006878:	d00e      	beq.n	8006898 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800687a:	20a8      	movs	r0, #168	@ 0xa8
 800687c:	f001 fcf6 	bl	800826c <pvPortMalloc>
 8006880:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006882:	69fb      	ldr	r3, [r7, #28]
 8006884:	2b00      	cmp	r3, #0
 8006886:	d003      	beq.n	8006890 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006888:	69fb      	ldr	r3, [r7, #28]
 800688a:	697a      	ldr	r2, [r7, #20]
 800688c:	631a      	str	r2, [r3, #48]	@ 0x30
 800688e:	e005      	b.n	800689c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006890:	6978      	ldr	r0, [r7, #20]
 8006892:	f001 fdb9 	bl	8008408 <vPortFree>
 8006896:	e001      	b.n	800689c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006898:	2300      	movs	r3, #0
 800689a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800689c:	69fb      	ldr	r3, [r7, #28]
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d017      	beq.n	80068d2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80068a2:	69fb      	ldr	r3, [r7, #28]
 80068a4:	2200      	movs	r2, #0
 80068a6:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80068aa:	88fa      	ldrh	r2, [r7, #6]
 80068ac:	2300      	movs	r3, #0
 80068ae:	9303      	str	r3, [sp, #12]
 80068b0:	69fb      	ldr	r3, [r7, #28]
 80068b2:	9302      	str	r3, [sp, #8]
 80068b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068b6:	9301      	str	r3, [sp, #4]
 80068b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068ba:	9300      	str	r3, [sp, #0]
 80068bc:	683b      	ldr	r3, [r7, #0]
 80068be:	68b9      	ldr	r1, [r7, #8]
 80068c0:	68f8      	ldr	r0, [r7, #12]
 80068c2:	f000 f80f 	bl	80068e4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80068c6:	69f8      	ldr	r0, [r7, #28]
 80068c8:	f000 f8b4 	bl	8006a34 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80068cc:	2301      	movs	r3, #1
 80068ce:	61bb      	str	r3, [r7, #24]
 80068d0:	e002      	b.n	80068d8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80068d2:	f04f 33ff 	mov.w	r3, #4294967295
 80068d6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80068d8:	69bb      	ldr	r3, [r7, #24]
	}
 80068da:	4618      	mov	r0, r3
 80068dc:	3720      	adds	r7, #32
 80068de:	46bd      	mov	sp, r7
 80068e0:	bd80      	pop	{r7, pc}
	...

080068e4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80068e4:	b580      	push	{r7, lr}
 80068e6:	b088      	sub	sp, #32
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	60f8      	str	r0, [r7, #12]
 80068ec:	60b9      	str	r1, [r7, #8]
 80068ee:	607a      	str	r2, [r7, #4]
 80068f0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80068f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068f4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	009b      	lsls	r3, r3, #2
 80068fa:	461a      	mov	r2, r3
 80068fc:	21a5      	movs	r1, #165	@ 0xa5
 80068fe:	f001 fea3 	bl	8008648 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006902:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006904:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800690c:	3b01      	subs	r3, #1
 800690e:	009b      	lsls	r3, r3, #2
 8006910:	4413      	add	r3, r2
 8006912:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006914:	69bb      	ldr	r3, [r7, #24]
 8006916:	f023 0307 	bic.w	r3, r3, #7
 800691a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800691c:	69bb      	ldr	r3, [r7, #24]
 800691e:	f003 0307 	and.w	r3, r3, #7
 8006922:	2b00      	cmp	r3, #0
 8006924:	d00b      	beq.n	800693e <prvInitialiseNewTask+0x5a>
	__asm volatile
 8006926:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800692a:	f383 8811 	msr	BASEPRI, r3
 800692e:	f3bf 8f6f 	isb	sy
 8006932:	f3bf 8f4f 	dsb	sy
 8006936:	617b      	str	r3, [r7, #20]
}
 8006938:	bf00      	nop
 800693a:	bf00      	nop
 800693c:	e7fd      	b.n	800693a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800693e:	68bb      	ldr	r3, [r7, #8]
 8006940:	2b00      	cmp	r3, #0
 8006942:	d01f      	beq.n	8006984 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006944:	2300      	movs	r3, #0
 8006946:	61fb      	str	r3, [r7, #28]
 8006948:	e012      	b.n	8006970 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800694a:	68ba      	ldr	r2, [r7, #8]
 800694c:	69fb      	ldr	r3, [r7, #28]
 800694e:	4413      	add	r3, r2
 8006950:	7819      	ldrb	r1, [r3, #0]
 8006952:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006954:	69fb      	ldr	r3, [r7, #28]
 8006956:	4413      	add	r3, r2
 8006958:	3334      	adds	r3, #52	@ 0x34
 800695a:	460a      	mov	r2, r1
 800695c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800695e:	68ba      	ldr	r2, [r7, #8]
 8006960:	69fb      	ldr	r3, [r7, #28]
 8006962:	4413      	add	r3, r2
 8006964:	781b      	ldrb	r3, [r3, #0]
 8006966:	2b00      	cmp	r3, #0
 8006968:	d006      	beq.n	8006978 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800696a:	69fb      	ldr	r3, [r7, #28]
 800696c:	3301      	adds	r3, #1
 800696e:	61fb      	str	r3, [r7, #28]
 8006970:	69fb      	ldr	r3, [r7, #28]
 8006972:	2b0f      	cmp	r3, #15
 8006974:	d9e9      	bls.n	800694a <prvInitialiseNewTask+0x66>
 8006976:	e000      	b.n	800697a <prvInitialiseNewTask+0x96>
			{
				break;
 8006978:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800697a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800697c:	2200      	movs	r2, #0
 800697e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006982:	e003      	b.n	800698c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006984:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006986:	2200      	movs	r2, #0
 8006988:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800698c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800698e:	2b37      	cmp	r3, #55	@ 0x37
 8006990:	d901      	bls.n	8006996 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006992:	2337      	movs	r3, #55	@ 0x37
 8006994:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006996:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006998:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800699a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800699c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800699e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80069a0:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80069a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069a4:	2200      	movs	r2, #0
 80069a6:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80069a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069aa:	3304      	adds	r3, #4
 80069ac:	4618      	mov	r0, r3
 80069ae:	f7ff f965 	bl	8005c7c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80069b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069b4:	3318      	adds	r3, #24
 80069b6:	4618      	mov	r0, r3
 80069b8:	f7ff f960 	bl	8005c7c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80069bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80069c0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80069c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069c4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80069c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069ca:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80069cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80069d0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80069d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069d4:	2200      	movs	r2, #0
 80069d6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80069da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069dc:	2200      	movs	r2, #0
 80069de:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80069e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069e4:	3354      	adds	r3, #84	@ 0x54
 80069e6:	224c      	movs	r2, #76	@ 0x4c
 80069e8:	2100      	movs	r1, #0
 80069ea:	4618      	mov	r0, r3
 80069ec:	f001 fe2c 	bl	8008648 <memset>
 80069f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069f2:	4a0d      	ldr	r2, [pc, #52]	@ (8006a28 <prvInitialiseNewTask+0x144>)
 80069f4:	659a      	str	r2, [r3, #88]	@ 0x58
 80069f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069f8:	4a0c      	ldr	r2, [pc, #48]	@ (8006a2c <prvInitialiseNewTask+0x148>)
 80069fa:	65da      	str	r2, [r3, #92]	@ 0x5c
 80069fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069fe:	4a0c      	ldr	r2, [pc, #48]	@ (8006a30 <prvInitialiseNewTask+0x14c>)
 8006a00:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006a02:	683a      	ldr	r2, [r7, #0]
 8006a04:	68f9      	ldr	r1, [r7, #12]
 8006a06:	69b8      	ldr	r0, [r7, #24]
 8006a08:	f001 f9da 	bl	8007dc0 <pxPortInitialiseStack>
 8006a0c:	4602      	mov	r2, r0
 8006a0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a10:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006a12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d002      	beq.n	8006a1e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006a18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a1c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006a1e:	bf00      	nop
 8006a20:	3720      	adds	r7, #32
 8006a22:	46bd      	mov	sp, r7
 8006a24:	bd80      	pop	{r7, pc}
 8006a26:	bf00      	nop
 8006a28:	20001cb0 	.word	0x20001cb0
 8006a2c:	20001d18 	.word	0x20001d18
 8006a30:	20001d80 	.word	0x20001d80

08006a34 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006a34:	b580      	push	{r7, lr}
 8006a36:	b082      	sub	sp, #8
 8006a38:	af00      	add	r7, sp, #0
 8006a3a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006a3c:	f001 faf4 	bl	8008028 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006a40:	4b2d      	ldr	r3, [pc, #180]	@ (8006af8 <prvAddNewTaskToReadyList+0xc4>)
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	3301      	adds	r3, #1
 8006a46:	4a2c      	ldr	r2, [pc, #176]	@ (8006af8 <prvAddNewTaskToReadyList+0xc4>)
 8006a48:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006a4a:	4b2c      	ldr	r3, [pc, #176]	@ (8006afc <prvAddNewTaskToReadyList+0xc8>)
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d109      	bne.n	8006a66 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006a52:	4a2a      	ldr	r2, [pc, #168]	@ (8006afc <prvAddNewTaskToReadyList+0xc8>)
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006a58:	4b27      	ldr	r3, [pc, #156]	@ (8006af8 <prvAddNewTaskToReadyList+0xc4>)
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	2b01      	cmp	r3, #1
 8006a5e:	d110      	bne.n	8006a82 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006a60:	f000 fcae 	bl	80073c0 <prvInitialiseTaskLists>
 8006a64:	e00d      	b.n	8006a82 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006a66:	4b26      	ldr	r3, [pc, #152]	@ (8006b00 <prvAddNewTaskToReadyList+0xcc>)
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d109      	bne.n	8006a82 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006a6e:	4b23      	ldr	r3, [pc, #140]	@ (8006afc <prvAddNewTaskToReadyList+0xc8>)
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a78:	429a      	cmp	r2, r3
 8006a7a:	d802      	bhi.n	8006a82 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006a7c:	4a1f      	ldr	r2, [pc, #124]	@ (8006afc <prvAddNewTaskToReadyList+0xc8>)
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006a82:	4b20      	ldr	r3, [pc, #128]	@ (8006b04 <prvAddNewTaskToReadyList+0xd0>)
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	3301      	adds	r3, #1
 8006a88:	4a1e      	ldr	r2, [pc, #120]	@ (8006b04 <prvAddNewTaskToReadyList+0xd0>)
 8006a8a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006a8c:	4b1d      	ldr	r3, [pc, #116]	@ (8006b04 <prvAddNewTaskToReadyList+0xd0>)
 8006a8e:	681a      	ldr	r2, [r3, #0]
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a98:	4b1b      	ldr	r3, [pc, #108]	@ (8006b08 <prvAddNewTaskToReadyList+0xd4>)
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	429a      	cmp	r2, r3
 8006a9e:	d903      	bls.n	8006aa8 <prvAddNewTaskToReadyList+0x74>
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006aa4:	4a18      	ldr	r2, [pc, #96]	@ (8006b08 <prvAddNewTaskToReadyList+0xd4>)
 8006aa6:	6013      	str	r3, [r2, #0]
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006aac:	4613      	mov	r3, r2
 8006aae:	009b      	lsls	r3, r3, #2
 8006ab0:	4413      	add	r3, r2
 8006ab2:	009b      	lsls	r3, r3, #2
 8006ab4:	4a15      	ldr	r2, [pc, #84]	@ (8006b0c <prvAddNewTaskToReadyList+0xd8>)
 8006ab6:	441a      	add	r2, r3
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	3304      	adds	r3, #4
 8006abc:	4619      	mov	r1, r3
 8006abe:	4610      	mov	r0, r2
 8006ac0:	f7ff f8e9 	bl	8005c96 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006ac4:	f001 fae2 	bl	800808c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006ac8:	4b0d      	ldr	r3, [pc, #52]	@ (8006b00 <prvAddNewTaskToReadyList+0xcc>)
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d00e      	beq.n	8006aee <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006ad0:	4b0a      	ldr	r3, [pc, #40]	@ (8006afc <prvAddNewTaskToReadyList+0xc8>)
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ada:	429a      	cmp	r2, r3
 8006adc:	d207      	bcs.n	8006aee <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006ade:	4b0c      	ldr	r3, [pc, #48]	@ (8006b10 <prvAddNewTaskToReadyList+0xdc>)
 8006ae0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006ae4:	601a      	str	r2, [r3, #0]
 8006ae6:	f3bf 8f4f 	dsb	sy
 8006aea:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006aee:	bf00      	nop
 8006af0:	3708      	adds	r7, #8
 8006af2:	46bd      	mov	sp, r7
 8006af4:	bd80      	pop	{r7, pc}
 8006af6:	bf00      	nop
 8006af8:	20000f78 	.word	0x20000f78
 8006afc:	20000aa4 	.word	0x20000aa4
 8006b00:	20000f84 	.word	0x20000f84
 8006b04:	20000f94 	.word	0x20000f94
 8006b08:	20000f80 	.word	0x20000f80
 8006b0c:	20000aa8 	.word	0x20000aa8
 8006b10:	e000ed04 	.word	0xe000ed04

08006b14 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8006b14:	b580      	push	{r7, lr}
 8006b16:	b08a      	sub	sp, #40	@ 0x28
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
 8006b1c:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8006b1e:	2300      	movs	r3, #0
 8006b20:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d10b      	bne.n	8006b40 <vTaskDelayUntil+0x2c>
	__asm volatile
 8006b28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b2c:	f383 8811 	msr	BASEPRI, r3
 8006b30:	f3bf 8f6f 	isb	sy
 8006b34:	f3bf 8f4f 	dsb	sy
 8006b38:	617b      	str	r3, [r7, #20]
}
 8006b3a:	bf00      	nop
 8006b3c:	bf00      	nop
 8006b3e:	e7fd      	b.n	8006b3c <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8006b40:	683b      	ldr	r3, [r7, #0]
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d10b      	bne.n	8006b5e <vTaskDelayUntil+0x4a>
	__asm volatile
 8006b46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b4a:	f383 8811 	msr	BASEPRI, r3
 8006b4e:	f3bf 8f6f 	isb	sy
 8006b52:	f3bf 8f4f 	dsb	sy
 8006b56:	613b      	str	r3, [r7, #16]
}
 8006b58:	bf00      	nop
 8006b5a:	bf00      	nop
 8006b5c:	e7fd      	b.n	8006b5a <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 8006b5e:	4b2a      	ldr	r3, [pc, #168]	@ (8006c08 <vTaskDelayUntil+0xf4>)
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d00b      	beq.n	8006b7e <vTaskDelayUntil+0x6a>
	__asm volatile
 8006b66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b6a:	f383 8811 	msr	BASEPRI, r3
 8006b6e:	f3bf 8f6f 	isb	sy
 8006b72:	f3bf 8f4f 	dsb	sy
 8006b76:	60fb      	str	r3, [r7, #12]
}
 8006b78:	bf00      	nop
 8006b7a:	bf00      	nop
 8006b7c:	e7fd      	b.n	8006b7a <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 8006b7e:	f000 f8ef 	bl	8006d60 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8006b82:	4b22      	ldr	r3, [pc, #136]	@ (8006c0c <vTaskDelayUntil+0xf8>)
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	683a      	ldr	r2, [r7, #0]
 8006b8e:	4413      	add	r3, r2
 8006b90:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	6a3a      	ldr	r2, [r7, #32]
 8006b98:	429a      	cmp	r2, r3
 8006b9a:	d20b      	bcs.n	8006bb4 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	69fa      	ldr	r2, [r7, #28]
 8006ba2:	429a      	cmp	r2, r3
 8006ba4:	d211      	bcs.n	8006bca <vTaskDelayUntil+0xb6>
 8006ba6:	69fa      	ldr	r2, [r7, #28]
 8006ba8:	6a3b      	ldr	r3, [r7, #32]
 8006baa:	429a      	cmp	r2, r3
 8006bac:	d90d      	bls.n	8006bca <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8006bae:	2301      	movs	r3, #1
 8006bb0:	627b      	str	r3, [r7, #36]	@ 0x24
 8006bb2:	e00a      	b.n	8006bca <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	69fa      	ldr	r2, [r7, #28]
 8006bba:	429a      	cmp	r2, r3
 8006bbc:	d303      	bcc.n	8006bc6 <vTaskDelayUntil+0xb2>
 8006bbe:	69fa      	ldr	r2, [r7, #28]
 8006bc0:	6a3b      	ldr	r3, [r7, #32]
 8006bc2:	429a      	cmp	r2, r3
 8006bc4:	d901      	bls.n	8006bca <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8006bc6:	2301      	movs	r3, #1
 8006bc8:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	69fa      	ldr	r2, [r7, #28]
 8006bce:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8006bd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d006      	beq.n	8006be4 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8006bd6:	69fa      	ldr	r2, [r7, #28]
 8006bd8:	6a3b      	ldr	r3, [r7, #32]
 8006bda:	1ad3      	subs	r3, r2, r3
 8006bdc:	2100      	movs	r1, #0
 8006bde:	4618      	mov	r0, r3
 8006be0:	f000 fd40 	bl	8007664 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8006be4:	f000 f8ca 	bl	8006d7c <xTaskResumeAll>
 8006be8:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006bea:	69bb      	ldr	r3, [r7, #24]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d107      	bne.n	8006c00 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8006bf0:	4b07      	ldr	r3, [pc, #28]	@ (8006c10 <vTaskDelayUntil+0xfc>)
 8006bf2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006bf6:	601a      	str	r2, [r3, #0]
 8006bf8:	f3bf 8f4f 	dsb	sy
 8006bfc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006c00:	bf00      	nop
 8006c02:	3728      	adds	r7, #40	@ 0x28
 8006c04:	46bd      	mov	sp, r7
 8006c06:	bd80      	pop	{r7, pc}
 8006c08:	20000fa0 	.word	0x20000fa0
 8006c0c:	20000f7c 	.word	0x20000f7c
 8006c10:	e000ed04 	.word	0xe000ed04

08006c14 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006c14:	b580      	push	{r7, lr}
 8006c16:	b084      	sub	sp, #16
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d018      	beq.n	8006c58 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006c26:	4b14      	ldr	r3, [pc, #80]	@ (8006c78 <vTaskDelay+0x64>)
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d00b      	beq.n	8006c46 <vTaskDelay+0x32>
	__asm volatile
 8006c2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c32:	f383 8811 	msr	BASEPRI, r3
 8006c36:	f3bf 8f6f 	isb	sy
 8006c3a:	f3bf 8f4f 	dsb	sy
 8006c3e:	60bb      	str	r3, [r7, #8]
}
 8006c40:	bf00      	nop
 8006c42:	bf00      	nop
 8006c44:	e7fd      	b.n	8006c42 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006c46:	f000 f88b 	bl	8006d60 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006c4a:	2100      	movs	r1, #0
 8006c4c:	6878      	ldr	r0, [r7, #4]
 8006c4e:	f000 fd09 	bl	8007664 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006c52:	f000 f893 	bl	8006d7c <xTaskResumeAll>
 8006c56:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d107      	bne.n	8006c6e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8006c5e:	4b07      	ldr	r3, [pc, #28]	@ (8006c7c <vTaskDelay+0x68>)
 8006c60:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c64:	601a      	str	r2, [r3, #0]
 8006c66:	f3bf 8f4f 	dsb	sy
 8006c6a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006c6e:	bf00      	nop
 8006c70:	3710      	adds	r7, #16
 8006c72:	46bd      	mov	sp, r7
 8006c74:	bd80      	pop	{r7, pc}
 8006c76:	bf00      	nop
 8006c78:	20000fa0 	.word	0x20000fa0
 8006c7c:	e000ed04 	.word	0xe000ed04

08006c80 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006c80:	b580      	push	{r7, lr}
 8006c82:	b08a      	sub	sp, #40	@ 0x28
 8006c84:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006c86:	2300      	movs	r3, #0
 8006c88:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006c8a:	2300      	movs	r3, #0
 8006c8c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006c8e:	463a      	mov	r2, r7
 8006c90:	1d39      	adds	r1, r7, #4
 8006c92:	f107 0308 	add.w	r3, r7, #8
 8006c96:	4618      	mov	r0, r3
 8006c98:	f7fe ff9c 	bl	8005bd4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006c9c:	6839      	ldr	r1, [r7, #0]
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	68ba      	ldr	r2, [r7, #8]
 8006ca2:	9202      	str	r2, [sp, #8]
 8006ca4:	9301      	str	r3, [sp, #4]
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	9300      	str	r3, [sp, #0]
 8006caa:	2300      	movs	r3, #0
 8006cac:	460a      	mov	r2, r1
 8006cae:	4924      	ldr	r1, [pc, #144]	@ (8006d40 <vTaskStartScheduler+0xc0>)
 8006cb0:	4824      	ldr	r0, [pc, #144]	@ (8006d44 <vTaskStartScheduler+0xc4>)
 8006cb2:	f7ff fd71 	bl	8006798 <xTaskCreateStatic>
 8006cb6:	4603      	mov	r3, r0
 8006cb8:	4a23      	ldr	r2, [pc, #140]	@ (8006d48 <vTaskStartScheduler+0xc8>)
 8006cba:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006cbc:	4b22      	ldr	r3, [pc, #136]	@ (8006d48 <vTaskStartScheduler+0xc8>)
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d002      	beq.n	8006cca <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006cc4:	2301      	movs	r3, #1
 8006cc6:	617b      	str	r3, [r7, #20]
 8006cc8:	e001      	b.n	8006cce <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006cca:	2300      	movs	r3, #0
 8006ccc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006cce:	697b      	ldr	r3, [r7, #20]
 8006cd0:	2b01      	cmp	r3, #1
 8006cd2:	d102      	bne.n	8006cda <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006cd4:	f000 fd1a 	bl	800770c <xTimerCreateTimerTask>
 8006cd8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006cda:	697b      	ldr	r3, [r7, #20]
 8006cdc:	2b01      	cmp	r3, #1
 8006cde:	d11b      	bne.n	8006d18 <vTaskStartScheduler+0x98>
	__asm volatile
 8006ce0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ce4:	f383 8811 	msr	BASEPRI, r3
 8006ce8:	f3bf 8f6f 	isb	sy
 8006cec:	f3bf 8f4f 	dsb	sy
 8006cf0:	613b      	str	r3, [r7, #16]
}
 8006cf2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006cf4:	4b15      	ldr	r3, [pc, #84]	@ (8006d4c <vTaskStartScheduler+0xcc>)
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	3354      	adds	r3, #84	@ 0x54
 8006cfa:	4a15      	ldr	r2, [pc, #84]	@ (8006d50 <vTaskStartScheduler+0xd0>)
 8006cfc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006cfe:	4b15      	ldr	r3, [pc, #84]	@ (8006d54 <vTaskStartScheduler+0xd4>)
 8006d00:	f04f 32ff 	mov.w	r2, #4294967295
 8006d04:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006d06:	4b14      	ldr	r3, [pc, #80]	@ (8006d58 <vTaskStartScheduler+0xd8>)
 8006d08:	2201      	movs	r2, #1
 8006d0a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006d0c:	4b13      	ldr	r3, [pc, #76]	@ (8006d5c <vTaskStartScheduler+0xdc>)
 8006d0e:	2200      	movs	r2, #0
 8006d10:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006d12:	f001 f8e5 	bl	8007ee0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006d16:	e00f      	b.n	8006d38 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006d18:	697b      	ldr	r3, [r7, #20]
 8006d1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d1e:	d10b      	bne.n	8006d38 <vTaskStartScheduler+0xb8>
	__asm volatile
 8006d20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d24:	f383 8811 	msr	BASEPRI, r3
 8006d28:	f3bf 8f6f 	isb	sy
 8006d2c:	f3bf 8f4f 	dsb	sy
 8006d30:	60fb      	str	r3, [r7, #12]
}
 8006d32:	bf00      	nop
 8006d34:	bf00      	nop
 8006d36:	e7fd      	b.n	8006d34 <vTaskStartScheduler+0xb4>
}
 8006d38:	bf00      	nop
 8006d3a:	3718      	adds	r7, #24
 8006d3c:	46bd      	mov	sp, r7
 8006d3e:	bd80      	pop	{r7, pc}
 8006d40:	08008870 	.word	0x08008870
 8006d44:	08007391 	.word	0x08007391
 8006d48:	20000f9c 	.word	0x20000f9c
 8006d4c:	20000aa4 	.word	0x20000aa4
 8006d50:	20000040 	.word	0x20000040
 8006d54:	20000f98 	.word	0x20000f98
 8006d58:	20000f84 	.word	0x20000f84
 8006d5c:	20000f7c 	.word	0x20000f7c

08006d60 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006d60:	b480      	push	{r7}
 8006d62:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006d64:	4b04      	ldr	r3, [pc, #16]	@ (8006d78 <vTaskSuspendAll+0x18>)
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	3301      	adds	r3, #1
 8006d6a:	4a03      	ldr	r2, [pc, #12]	@ (8006d78 <vTaskSuspendAll+0x18>)
 8006d6c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006d6e:	bf00      	nop
 8006d70:	46bd      	mov	sp, r7
 8006d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d76:	4770      	bx	lr
 8006d78:	20000fa0 	.word	0x20000fa0

08006d7c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	b084      	sub	sp, #16
 8006d80:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006d82:	2300      	movs	r3, #0
 8006d84:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006d86:	2300      	movs	r3, #0
 8006d88:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006d8a:	4b42      	ldr	r3, [pc, #264]	@ (8006e94 <xTaskResumeAll+0x118>)
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d10b      	bne.n	8006daa <xTaskResumeAll+0x2e>
	__asm volatile
 8006d92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d96:	f383 8811 	msr	BASEPRI, r3
 8006d9a:	f3bf 8f6f 	isb	sy
 8006d9e:	f3bf 8f4f 	dsb	sy
 8006da2:	603b      	str	r3, [r7, #0]
}
 8006da4:	bf00      	nop
 8006da6:	bf00      	nop
 8006da8:	e7fd      	b.n	8006da6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006daa:	f001 f93d 	bl	8008028 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006dae:	4b39      	ldr	r3, [pc, #228]	@ (8006e94 <xTaskResumeAll+0x118>)
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	3b01      	subs	r3, #1
 8006db4:	4a37      	ldr	r2, [pc, #220]	@ (8006e94 <xTaskResumeAll+0x118>)
 8006db6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006db8:	4b36      	ldr	r3, [pc, #216]	@ (8006e94 <xTaskResumeAll+0x118>)
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d162      	bne.n	8006e86 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006dc0:	4b35      	ldr	r3, [pc, #212]	@ (8006e98 <xTaskResumeAll+0x11c>)
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d05e      	beq.n	8006e86 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006dc8:	e02f      	b.n	8006e2a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006dca:	4b34      	ldr	r3, [pc, #208]	@ (8006e9c <xTaskResumeAll+0x120>)
 8006dcc:	68db      	ldr	r3, [r3, #12]
 8006dce:	68db      	ldr	r3, [r3, #12]
 8006dd0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	3318      	adds	r3, #24
 8006dd6:	4618      	mov	r0, r3
 8006dd8:	f7fe ffba 	bl	8005d50 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	3304      	adds	r3, #4
 8006de0:	4618      	mov	r0, r3
 8006de2:	f7fe ffb5 	bl	8005d50 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006dea:	4b2d      	ldr	r3, [pc, #180]	@ (8006ea0 <xTaskResumeAll+0x124>)
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	429a      	cmp	r2, r3
 8006df0:	d903      	bls.n	8006dfa <xTaskResumeAll+0x7e>
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006df6:	4a2a      	ldr	r2, [pc, #168]	@ (8006ea0 <xTaskResumeAll+0x124>)
 8006df8:	6013      	str	r3, [r2, #0]
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006dfe:	4613      	mov	r3, r2
 8006e00:	009b      	lsls	r3, r3, #2
 8006e02:	4413      	add	r3, r2
 8006e04:	009b      	lsls	r3, r3, #2
 8006e06:	4a27      	ldr	r2, [pc, #156]	@ (8006ea4 <xTaskResumeAll+0x128>)
 8006e08:	441a      	add	r2, r3
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	3304      	adds	r3, #4
 8006e0e:	4619      	mov	r1, r3
 8006e10:	4610      	mov	r0, r2
 8006e12:	f7fe ff40 	bl	8005c96 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e1a:	4b23      	ldr	r3, [pc, #140]	@ (8006ea8 <xTaskResumeAll+0x12c>)
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e20:	429a      	cmp	r2, r3
 8006e22:	d302      	bcc.n	8006e2a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8006e24:	4b21      	ldr	r3, [pc, #132]	@ (8006eac <xTaskResumeAll+0x130>)
 8006e26:	2201      	movs	r2, #1
 8006e28:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006e2a:	4b1c      	ldr	r3, [pc, #112]	@ (8006e9c <xTaskResumeAll+0x120>)
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d1cb      	bne.n	8006dca <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d001      	beq.n	8006e3c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006e38:	f000 fb66 	bl	8007508 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006e3c:	4b1c      	ldr	r3, [pc, #112]	@ (8006eb0 <xTaskResumeAll+0x134>)
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d010      	beq.n	8006e6a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006e48:	f000 f846 	bl	8006ed8 <xTaskIncrementTick>
 8006e4c:	4603      	mov	r3, r0
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d002      	beq.n	8006e58 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8006e52:	4b16      	ldr	r3, [pc, #88]	@ (8006eac <xTaskResumeAll+0x130>)
 8006e54:	2201      	movs	r2, #1
 8006e56:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	3b01      	subs	r3, #1
 8006e5c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d1f1      	bne.n	8006e48 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8006e64:	4b12      	ldr	r3, [pc, #72]	@ (8006eb0 <xTaskResumeAll+0x134>)
 8006e66:	2200      	movs	r2, #0
 8006e68:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006e6a:	4b10      	ldr	r3, [pc, #64]	@ (8006eac <xTaskResumeAll+0x130>)
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d009      	beq.n	8006e86 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006e72:	2301      	movs	r3, #1
 8006e74:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006e76:	4b0f      	ldr	r3, [pc, #60]	@ (8006eb4 <xTaskResumeAll+0x138>)
 8006e78:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e7c:	601a      	str	r2, [r3, #0]
 8006e7e:	f3bf 8f4f 	dsb	sy
 8006e82:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006e86:	f001 f901 	bl	800808c <vPortExitCritical>

	return xAlreadyYielded;
 8006e8a:	68bb      	ldr	r3, [r7, #8]
}
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	3710      	adds	r7, #16
 8006e90:	46bd      	mov	sp, r7
 8006e92:	bd80      	pop	{r7, pc}
 8006e94:	20000fa0 	.word	0x20000fa0
 8006e98:	20000f78 	.word	0x20000f78
 8006e9c:	20000f38 	.word	0x20000f38
 8006ea0:	20000f80 	.word	0x20000f80
 8006ea4:	20000aa8 	.word	0x20000aa8
 8006ea8:	20000aa4 	.word	0x20000aa4
 8006eac:	20000f8c 	.word	0x20000f8c
 8006eb0:	20000f88 	.word	0x20000f88
 8006eb4:	e000ed04 	.word	0xe000ed04

08006eb8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006eb8:	b480      	push	{r7}
 8006eba:	b083      	sub	sp, #12
 8006ebc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006ebe:	4b05      	ldr	r3, [pc, #20]	@ (8006ed4 <xTaskGetTickCount+0x1c>)
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006ec4:	687b      	ldr	r3, [r7, #4]
}
 8006ec6:	4618      	mov	r0, r3
 8006ec8:	370c      	adds	r7, #12
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed0:	4770      	bx	lr
 8006ed2:	bf00      	nop
 8006ed4:	20000f7c 	.word	0x20000f7c

08006ed8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006ed8:	b580      	push	{r7, lr}
 8006eda:	b086      	sub	sp, #24
 8006edc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006ede:	2300      	movs	r3, #0
 8006ee0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006ee2:	4b4f      	ldr	r3, [pc, #316]	@ (8007020 <xTaskIncrementTick+0x148>)
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	f040 8090 	bne.w	800700c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006eec:	4b4d      	ldr	r3, [pc, #308]	@ (8007024 <xTaskIncrementTick+0x14c>)
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	3301      	adds	r3, #1
 8006ef2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006ef4:	4a4b      	ldr	r2, [pc, #300]	@ (8007024 <xTaskIncrementTick+0x14c>)
 8006ef6:	693b      	ldr	r3, [r7, #16]
 8006ef8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006efa:	693b      	ldr	r3, [r7, #16]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d121      	bne.n	8006f44 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006f00:	4b49      	ldr	r3, [pc, #292]	@ (8007028 <xTaskIncrementTick+0x150>)
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d00b      	beq.n	8006f22 <xTaskIncrementTick+0x4a>
	__asm volatile
 8006f0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f0e:	f383 8811 	msr	BASEPRI, r3
 8006f12:	f3bf 8f6f 	isb	sy
 8006f16:	f3bf 8f4f 	dsb	sy
 8006f1a:	603b      	str	r3, [r7, #0]
}
 8006f1c:	bf00      	nop
 8006f1e:	bf00      	nop
 8006f20:	e7fd      	b.n	8006f1e <xTaskIncrementTick+0x46>
 8006f22:	4b41      	ldr	r3, [pc, #260]	@ (8007028 <xTaskIncrementTick+0x150>)
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	60fb      	str	r3, [r7, #12]
 8006f28:	4b40      	ldr	r3, [pc, #256]	@ (800702c <xTaskIncrementTick+0x154>)
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	4a3e      	ldr	r2, [pc, #248]	@ (8007028 <xTaskIncrementTick+0x150>)
 8006f2e:	6013      	str	r3, [r2, #0]
 8006f30:	4a3e      	ldr	r2, [pc, #248]	@ (800702c <xTaskIncrementTick+0x154>)
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	6013      	str	r3, [r2, #0]
 8006f36:	4b3e      	ldr	r3, [pc, #248]	@ (8007030 <xTaskIncrementTick+0x158>)
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	3301      	adds	r3, #1
 8006f3c:	4a3c      	ldr	r2, [pc, #240]	@ (8007030 <xTaskIncrementTick+0x158>)
 8006f3e:	6013      	str	r3, [r2, #0]
 8006f40:	f000 fae2 	bl	8007508 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006f44:	4b3b      	ldr	r3, [pc, #236]	@ (8007034 <xTaskIncrementTick+0x15c>)
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	693a      	ldr	r2, [r7, #16]
 8006f4a:	429a      	cmp	r2, r3
 8006f4c:	d349      	bcc.n	8006fe2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006f4e:	4b36      	ldr	r3, [pc, #216]	@ (8007028 <xTaskIncrementTick+0x150>)
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d104      	bne.n	8006f62 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f58:	4b36      	ldr	r3, [pc, #216]	@ (8007034 <xTaskIncrementTick+0x15c>)
 8006f5a:	f04f 32ff 	mov.w	r2, #4294967295
 8006f5e:	601a      	str	r2, [r3, #0]
					break;
 8006f60:	e03f      	b.n	8006fe2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f62:	4b31      	ldr	r3, [pc, #196]	@ (8007028 <xTaskIncrementTick+0x150>)
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	68db      	ldr	r3, [r3, #12]
 8006f68:	68db      	ldr	r3, [r3, #12]
 8006f6a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006f6c:	68bb      	ldr	r3, [r7, #8]
 8006f6e:	685b      	ldr	r3, [r3, #4]
 8006f70:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006f72:	693a      	ldr	r2, [r7, #16]
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	429a      	cmp	r2, r3
 8006f78:	d203      	bcs.n	8006f82 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006f7a:	4a2e      	ldr	r2, [pc, #184]	@ (8007034 <xTaskIncrementTick+0x15c>)
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006f80:	e02f      	b.n	8006fe2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006f82:	68bb      	ldr	r3, [r7, #8]
 8006f84:	3304      	adds	r3, #4
 8006f86:	4618      	mov	r0, r3
 8006f88:	f7fe fee2 	bl	8005d50 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006f8c:	68bb      	ldr	r3, [r7, #8]
 8006f8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d004      	beq.n	8006f9e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006f94:	68bb      	ldr	r3, [r7, #8]
 8006f96:	3318      	adds	r3, #24
 8006f98:	4618      	mov	r0, r3
 8006f9a:	f7fe fed9 	bl	8005d50 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006f9e:	68bb      	ldr	r3, [r7, #8]
 8006fa0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fa2:	4b25      	ldr	r3, [pc, #148]	@ (8007038 <xTaskIncrementTick+0x160>)
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	429a      	cmp	r2, r3
 8006fa8:	d903      	bls.n	8006fb2 <xTaskIncrementTick+0xda>
 8006faa:	68bb      	ldr	r3, [r7, #8]
 8006fac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fae:	4a22      	ldr	r2, [pc, #136]	@ (8007038 <xTaskIncrementTick+0x160>)
 8006fb0:	6013      	str	r3, [r2, #0]
 8006fb2:	68bb      	ldr	r3, [r7, #8]
 8006fb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fb6:	4613      	mov	r3, r2
 8006fb8:	009b      	lsls	r3, r3, #2
 8006fba:	4413      	add	r3, r2
 8006fbc:	009b      	lsls	r3, r3, #2
 8006fbe:	4a1f      	ldr	r2, [pc, #124]	@ (800703c <xTaskIncrementTick+0x164>)
 8006fc0:	441a      	add	r2, r3
 8006fc2:	68bb      	ldr	r3, [r7, #8]
 8006fc4:	3304      	adds	r3, #4
 8006fc6:	4619      	mov	r1, r3
 8006fc8:	4610      	mov	r0, r2
 8006fca:	f7fe fe64 	bl	8005c96 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006fce:	68bb      	ldr	r3, [r7, #8]
 8006fd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fd2:	4b1b      	ldr	r3, [pc, #108]	@ (8007040 <xTaskIncrementTick+0x168>)
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fd8:	429a      	cmp	r2, r3
 8006fda:	d3b8      	bcc.n	8006f4e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006fdc:	2301      	movs	r3, #1
 8006fde:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006fe0:	e7b5      	b.n	8006f4e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006fe2:	4b17      	ldr	r3, [pc, #92]	@ (8007040 <xTaskIncrementTick+0x168>)
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fe8:	4914      	ldr	r1, [pc, #80]	@ (800703c <xTaskIncrementTick+0x164>)
 8006fea:	4613      	mov	r3, r2
 8006fec:	009b      	lsls	r3, r3, #2
 8006fee:	4413      	add	r3, r2
 8006ff0:	009b      	lsls	r3, r3, #2
 8006ff2:	440b      	add	r3, r1
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	2b01      	cmp	r3, #1
 8006ff8:	d901      	bls.n	8006ffe <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8006ffa:	2301      	movs	r3, #1
 8006ffc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006ffe:	4b11      	ldr	r3, [pc, #68]	@ (8007044 <xTaskIncrementTick+0x16c>)
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	2b00      	cmp	r3, #0
 8007004:	d007      	beq.n	8007016 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8007006:	2301      	movs	r3, #1
 8007008:	617b      	str	r3, [r7, #20]
 800700a:	e004      	b.n	8007016 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800700c:	4b0e      	ldr	r3, [pc, #56]	@ (8007048 <xTaskIncrementTick+0x170>)
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	3301      	adds	r3, #1
 8007012:	4a0d      	ldr	r2, [pc, #52]	@ (8007048 <xTaskIncrementTick+0x170>)
 8007014:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007016:	697b      	ldr	r3, [r7, #20]
}
 8007018:	4618      	mov	r0, r3
 800701a:	3718      	adds	r7, #24
 800701c:	46bd      	mov	sp, r7
 800701e:	bd80      	pop	{r7, pc}
 8007020:	20000fa0 	.word	0x20000fa0
 8007024:	20000f7c 	.word	0x20000f7c
 8007028:	20000f30 	.word	0x20000f30
 800702c:	20000f34 	.word	0x20000f34
 8007030:	20000f90 	.word	0x20000f90
 8007034:	20000f98 	.word	0x20000f98
 8007038:	20000f80 	.word	0x20000f80
 800703c:	20000aa8 	.word	0x20000aa8
 8007040:	20000aa4 	.word	0x20000aa4
 8007044:	20000f8c 	.word	0x20000f8c
 8007048:	20000f88 	.word	0x20000f88

0800704c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800704c:	b480      	push	{r7}
 800704e:	b085      	sub	sp, #20
 8007050:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007052:	4b2b      	ldr	r3, [pc, #172]	@ (8007100 <vTaskSwitchContext+0xb4>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	2b00      	cmp	r3, #0
 8007058:	d003      	beq.n	8007062 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800705a:	4b2a      	ldr	r3, [pc, #168]	@ (8007104 <vTaskSwitchContext+0xb8>)
 800705c:	2201      	movs	r2, #1
 800705e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007060:	e047      	b.n	80070f2 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8007062:	4b28      	ldr	r3, [pc, #160]	@ (8007104 <vTaskSwitchContext+0xb8>)
 8007064:	2200      	movs	r2, #0
 8007066:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007068:	4b27      	ldr	r3, [pc, #156]	@ (8007108 <vTaskSwitchContext+0xbc>)
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	60fb      	str	r3, [r7, #12]
 800706e:	e011      	b.n	8007094 <vTaskSwitchContext+0x48>
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	2b00      	cmp	r3, #0
 8007074:	d10b      	bne.n	800708e <vTaskSwitchContext+0x42>
	__asm volatile
 8007076:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800707a:	f383 8811 	msr	BASEPRI, r3
 800707e:	f3bf 8f6f 	isb	sy
 8007082:	f3bf 8f4f 	dsb	sy
 8007086:	607b      	str	r3, [r7, #4]
}
 8007088:	bf00      	nop
 800708a:	bf00      	nop
 800708c:	e7fd      	b.n	800708a <vTaskSwitchContext+0x3e>
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	3b01      	subs	r3, #1
 8007092:	60fb      	str	r3, [r7, #12]
 8007094:	491d      	ldr	r1, [pc, #116]	@ (800710c <vTaskSwitchContext+0xc0>)
 8007096:	68fa      	ldr	r2, [r7, #12]
 8007098:	4613      	mov	r3, r2
 800709a:	009b      	lsls	r3, r3, #2
 800709c:	4413      	add	r3, r2
 800709e:	009b      	lsls	r3, r3, #2
 80070a0:	440b      	add	r3, r1
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d0e3      	beq.n	8007070 <vTaskSwitchContext+0x24>
 80070a8:	68fa      	ldr	r2, [r7, #12]
 80070aa:	4613      	mov	r3, r2
 80070ac:	009b      	lsls	r3, r3, #2
 80070ae:	4413      	add	r3, r2
 80070b0:	009b      	lsls	r3, r3, #2
 80070b2:	4a16      	ldr	r2, [pc, #88]	@ (800710c <vTaskSwitchContext+0xc0>)
 80070b4:	4413      	add	r3, r2
 80070b6:	60bb      	str	r3, [r7, #8]
 80070b8:	68bb      	ldr	r3, [r7, #8]
 80070ba:	685b      	ldr	r3, [r3, #4]
 80070bc:	685a      	ldr	r2, [r3, #4]
 80070be:	68bb      	ldr	r3, [r7, #8]
 80070c0:	605a      	str	r2, [r3, #4]
 80070c2:	68bb      	ldr	r3, [r7, #8]
 80070c4:	685a      	ldr	r2, [r3, #4]
 80070c6:	68bb      	ldr	r3, [r7, #8]
 80070c8:	3308      	adds	r3, #8
 80070ca:	429a      	cmp	r2, r3
 80070cc:	d104      	bne.n	80070d8 <vTaskSwitchContext+0x8c>
 80070ce:	68bb      	ldr	r3, [r7, #8]
 80070d0:	685b      	ldr	r3, [r3, #4]
 80070d2:	685a      	ldr	r2, [r3, #4]
 80070d4:	68bb      	ldr	r3, [r7, #8]
 80070d6:	605a      	str	r2, [r3, #4]
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	685b      	ldr	r3, [r3, #4]
 80070dc:	68db      	ldr	r3, [r3, #12]
 80070de:	4a0c      	ldr	r2, [pc, #48]	@ (8007110 <vTaskSwitchContext+0xc4>)
 80070e0:	6013      	str	r3, [r2, #0]
 80070e2:	4a09      	ldr	r2, [pc, #36]	@ (8007108 <vTaskSwitchContext+0xbc>)
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80070e8:	4b09      	ldr	r3, [pc, #36]	@ (8007110 <vTaskSwitchContext+0xc4>)
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	3354      	adds	r3, #84	@ 0x54
 80070ee:	4a09      	ldr	r2, [pc, #36]	@ (8007114 <vTaskSwitchContext+0xc8>)
 80070f0:	6013      	str	r3, [r2, #0]
}
 80070f2:	bf00      	nop
 80070f4:	3714      	adds	r7, #20
 80070f6:	46bd      	mov	sp, r7
 80070f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fc:	4770      	bx	lr
 80070fe:	bf00      	nop
 8007100:	20000fa0 	.word	0x20000fa0
 8007104:	20000f8c 	.word	0x20000f8c
 8007108:	20000f80 	.word	0x20000f80
 800710c:	20000aa8 	.word	0x20000aa8
 8007110:	20000aa4 	.word	0x20000aa4
 8007114:	20000040 	.word	0x20000040

08007118 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007118:	b580      	push	{r7, lr}
 800711a:	b084      	sub	sp, #16
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
 8007120:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	2b00      	cmp	r3, #0
 8007126:	d10b      	bne.n	8007140 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8007128:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800712c:	f383 8811 	msr	BASEPRI, r3
 8007130:	f3bf 8f6f 	isb	sy
 8007134:	f3bf 8f4f 	dsb	sy
 8007138:	60fb      	str	r3, [r7, #12]
}
 800713a:	bf00      	nop
 800713c:	bf00      	nop
 800713e:	e7fd      	b.n	800713c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007140:	4b07      	ldr	r3, [pc, #28]	@ (8007160 <vTaskPlaceOnEventList+0x48>)
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	3318      	adds	r3, #24
 8007146:	4619      	mov	r1, r3
 8007148:	6878      	ldr	r0, [r7, #4]
 800714a:	f7fe fdc8 	bl	8005cde <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800714e:	2101      	movs	r1, #1
 8007150:	6838      	ldr	r0, [r7, #0]
 8007152:	f000 fa87 	bl	8007664 <prvAddCurrentTaskToDelayedList>
}
 8007156:	bf00      	nop
 8007158:	3710      	adds	r7, #16
 800715a:	46bd      	mov	sp, r7
 800715c:	bd80      	pop	{r7, pc}
 800715e:	bf00      	nop
 8007160:	20000aa4 	.word	0x20000aa4

08007164 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007164:	b580      	push	{r7, lr}
 8007166:	b086      	sub	sp, #24
 8007168:	af00      	add	r7, sp, #0
 800716a:	60f8      	str	r0, [r7, #12]
 800716c:	60b9      	str	r1, [r7, #8]
 800716e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	2b00      	cmp	r3, #0
 8007174:	d10b      	bne.n	800718e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8007176:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800717a:	f383 8811 	msr	BASEPRI, r3
 800717e:	f3bf 8f6f 	isb	sy
 8007182:	f3bf 8f4f 	dsb	sy
 8007186:	617b      	str	r3, [r7, #20]
}
 8007188:	bf00      	nop
 800718a:	bf00      	nop
 800718c:	e7fd      	b.n	800718a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800718e:	4b0a      	ldr	r3, [pc, #40]	@ (80071b8 <vTaskPlaceOnEventListRestricted+0x54>)
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	3318      	adds	r3, #24
 8007194:	4619      	mov	r1, r3
 8007196:	68f8      	ldr	r0, [r7, #12]
 8007198:	f7fe fd7d 	bl	8005c96 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d002      	beq.n	80071a8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80071a2:	f04f 33ff 	mov.w	r3, #4294967295
 80071a6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80071a8:	6879      	ldr	r1, [r7, #4]
 80071aa:	68b8      	ldr	r0, [r7, #8]
 80071ac:	f000 fa5a 	bl	8007664 <prvAddCurrentTaskToDelayedList>
	}
 80071b0:	bf00      	nop
 80071b2:	3718      	adds	r7, #24
 80071b4:	46bd      	mov	sp, r7
 80071b6:	bd80      	pop	{r7, pc}
 80071b8:	20000aa4 	.word	0x20000aa4

080071bc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80071bc:	b580      	push	{r7, lr}
 80071be:	b086      	sub	sp, #24
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	68db      	ldr	r3, [r3, #12]
 80071c8:	68db      	ldr	r3, [r3, #12]
 80071ca:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80071cc:	693b      	ldr	r3, [r7, #16]
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d10b      	bne.n	80071ea <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80071d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071d6:	f383 8811 	msr	BASEPRI, r3
 80071da:	f3bf 8f6f 	isb	sy
 80071de:	f3bf 8f4f 	dsb	sy
 80071e2:	60fb      	str	r3, [r7, #12]
}
 80071e4:	bf00      	nop
 80071e6:	bf00      	nop
 80071e8:	e7fd      	b.n	80071e6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80071ea:	693b      	ldr	r3, [r7, #16]
 80071ec:	3318      	adds	r3, #24
 80071ee:	4618      	mov	r0, r3
 80071f0:	f7fe fdae 	bl	8005d50 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80071f4:	4b1d      	ldr	r3, [pc, #116]	@ (800726c <xTaskRemoveFromEventList+0xb0>)
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d11d      	bne.n	8007238 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80071fc:	693b      	ldr	r3, [r7, #16]
 80071fe:	3304      	adds	r3, #4
 8007200:	4618      	mov	r0, r3
 8007202:	f7fe fda5 	bl	8005d50 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007206:	693b      	ldr	r3, [r7, #16]
 8007208:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800720a:	4b19      	ldr	r3, [pc, #100]	@ (8007270 <xTaskRemoveFromEventList+0xb4>)
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	429a      	cmp	r2, r3
 8007210:	d903      	bls.n	800721a <xTaskRemoveFromEventList+0x5e>
 8007212:	693b      	ldr	r3, [r7, #16]
 8007214:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007216:	4a16      	ldr	r2, [pc, #88]	@ (8007270 <xTaskRemoveFromEventList+0xb4>)
 8007218:	6013      	str	r3, [r2, #0]
 800721a:	693b      	ldr	r3, [r7, #16]
 800721c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800721e:	4613      	mov	r3, r2
 8007220:	009b      	lsls	r3, r3, #2
 8007222:	4413      	add	r3, r2
 8007224:	009b      	lsls	r3, r3, #2
 8007226:	4a13      	ldr	r2, [pc, #76]	@ (8007274 <xTaskRemoveFromEventList+0xb8>)
 8007228:	441a      	add	r2, r3
 800722a:	693b      	ldr	r3, [r7, #16]
 800722c:	3304      	adds	r3, #4
 800722e:	4619      	mov	r1, r3
 8007230:	4610      	mov	r0, r2
 8007232:	f7fe fd30 	bl	8005c96 <vListInsertEnd>
 8007236:	e005      	b.n	8007244 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007238:	693b      	ldr	r3, [r7, #16]
 800723a:	3318      	adds	r3, #24
 800723c:	4619      	mov	r1, r3
 800723e:	480e      	ldr	r0, [pc, #56]	@ (8007278 <xTaskRemoveFromEventList+0xbc>)
 8007240:	f7fe fd29 	bl	8005c96 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007244:	693b      	ldr	r3, [r7, #16]
 8007246:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007248:	4b0c      	ldr	r3, [pc, #48]	@ (800727c <xTaskRemoveFromEventList+0xc0>)
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800724e:	429a      	cmp	r2, r3
 8007250:	d905      	bls.n	800725e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007252:	2301      	movs	r3, #1
 8007254:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007256:	4b0a      	ldr	r3, [pc, #40]	@ (8007280 <xTaskRemoveFromEventList+0xc4>)
 8007258:	2201      	movs	r2, #1
 800725a:	601a      	str	r2, [r3, #0]
 800725c:	e001      	b.n	8007262 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800725e:	2300      	movs	r3, #0
 8007260:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007262:	697b      	ldr	r3, [r7, #20]
}
 8007264:	4618      	mov	r0, r3
 8007266:	3718      	adds	r7, #24
 8007268:	46bd      	mov	sp, r7
 800726a:	bd80      	pop	{r7, pc}
 800726c:	20000fa0 	.word	0x20000fa0
 8007270:	20000f80 	.word	0x20000f80
 8007274:	20000aa8 	.word	0x20000aa8
 8007278:	20000f38 	.word	0x20000f38
 800727c:	20000aa4 	.word	0x20000aa4
 8007280:	20000f8c 	.word	0x20000f8c

08007284 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007284:	b480      	push	{r7}
 8007286:	b083      	sub	sp, #12
 8007288:	af00      	add	r7, sp, #0
 800728a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800728c:	4b06      	ldr	r3, [pc, #24]	@ (80072a8 <vTaskInternalSetTimeOutState+0x24>)
 800728e:	681a      	ldr	r2, [r3, #0]
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007294:	4b05      	ldr	r3, [pc, #20]	@ (80072ac <vTaskInternalSetTimeOutState+0x28>)
 8007296:	681a      	ldr	r2, [r3, #0]
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	605a      	str	r2, [r3, #4]
}
 800729c:	bf00      	nop
 800729e:	370c      	adds	r7, #12
 80072a0:	46bd      	mov	sp, r7
 80072a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a6:	4770      	bx	lr
 80072a8:	20000f90 	.word	0x20000f90
 80072ac:	20000f7c 	.word	0x20000f7c

080072b0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80072b0:	b580      	push	{r7, lr}
 80072b2:	b088      	sub	sp, #32
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	6078      	str	r0, [r7, #4]
 80072b8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d10b      	bne.n	80072d8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80072c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072c4:	f383 8811 	msr	BASEPRI, r3
 80072c8:	f3bf 8f6f 	isb	sy
 80072cc:	f3bf 8f4f 	dsb	sy
 80072d0:	613b      	str	r3, [r7, #16]
}
 80072d2:	bf00      	nop
 80072d4:	bf00      	nop
 80072d6:	e7fd      	b.n	80072d4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80072d8:	683b      	ldr	r3, [r7, #0]
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d10b      	bne.n	80072f6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80072de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072e2:	f383 8811 	msr	BASEPRI, r3
 80072e6:	f3bf 8f6f 	isb	sy
 80072ea:	f3bf 8f4f 	dsb	sy
 80072ee:	60fb      	str	r3, [r7, #12]
}
 80072f0:	bf00      	nop
 80072f2:	bf00      	nop
 80072f4:	e7fd      	b.n	80072f2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80072f6:	f000 fe97 	bl	8008028 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80072fa:	4b1d      	ldr	r3, [pc, #116]	@ (8007370 <xTaskCheckForTimeOut+0xc0>)
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	685b      	ldr	r3, [r3, #4]
 8007304:	69ba      	ldr	r2, [r7, #24]
 8007306:	1ad3      	subs	r3, r2, r3
 8007308:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800730a:	683b      	ldr	r3, [r7, #0]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007312:	d102      	bne.n	800731a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007314:	2300      	movs	r3, #0
 8007316:	61fb      	str	r3, [r7, #28]
 8007318:	e023      	b.n	8007362 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681a      	ldr	r2, [r3, #0]
 800731e:	4b15      	ldr	r3, [pc, #84]	@ (8007374 <xTaskCheckForTimeOut+0xc4>)
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	429a      	cmp	r2, r3
 8007324:	d007      	beq.n	8007336 <xTaskCheckForTimeOut+0x86>
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	685b      	ldr	r3, [r3, #4]
 800732a:	69ba      	ldr	r2, [r7, #24]
 800732c:	429a      	cmp	r2, r3
 800732e:	d302      	bcc.n	8007336 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007330:	2301      	movs	r3, #1
 8007332:	61fb      	str	r3, [r7, #28]
 8007334:	e015      	b.n	8007362 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007336:	683b      	ldr	r3, [r7, #0]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	697a      	ldr	r2, [r7, #20]
 800733c:	429a      	cmp	r2, r3
 800733e:	d20b      	bcs.n	8007358 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007340:	683b      	ldr	r3, [r7, #0]
 8007342:	681a      	ldr	r2, [r3, #0]
 8007344:	697b      	ldr	r3, [r7, #20]
 8007346:	1ad2      	subs	r2, r2, r3
 8007348:	683b      	ldr	r3, [r7, #0]
 800734a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800734c:	6878      	ldr	r0, [r7, #4]
 800734e:	f7ff ff99 	bl	8007284 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007352:	2300      	movs	r3, #0
 8007354:	61fb      	str	r3, [r7, #28]
 8007356:	e004      	b.n	8007362 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8007358:	683b      	ldr	r3, [r7, #0]
 800735a:	2200      	movs	r2, #0
 800735c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800735e:	2301      	movs	r3, #1
 8007360:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007362:	f000 fe93 	bl	800808c <vPortExitCritical>

	return xReturn;
 8007366:	69fb      	ldr	r3, [r7, #28]
}
 8007368:	4618      	mov	r0, r3
 800736a:	3720      	adds	r7, #32
 800736c:	46bd      	mov	sp, r7
 800736e:	bd80      	pop	{r7, pc}
 8007370:	20000f7c 	.word	0x20000f7c
 8007374:	20000f90 	.word	0x20000f90

08007378 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007378:	b480      	push	{r7}
 800737a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800737c:	4b03      	ldr	r3, [pc, #12]	@ (800738c <vTaskMissedYield+0x14>)
 800737e:	2201      	movs	r2, #1
 8007380:	601a      	str	r2, [r3, #0]
}
 8007382:	bf00      	nop
 8007384:	46bd      	mov	sp, r7
 8007386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738a:	4770      	bx	lr
 800738c:	20000f8c 	.word	0x20000f8c

08007390 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007390:	b580      	push	{r7, lr}
 8007392:	b082      	sub	sp, #8
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007398:	f000 f852 	bl	8007440 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800739c:	4b06      	ldr	r3, [pc, #24]	@ (80073b8 <prvIdleTask+0x28>)
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	2b01      	cmp	r3, #1
 80073a2:	d9f9      	bls.n	8007398 <prvIdleTask+0x8>
			{
				taskYIELD();
 80073a4:	4b05      	ldr	r3, [pc, #20]	@ (80073bc <prvIdleTask+0x2c>)
 80073a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80073aa:	601a      	str	r2, [r3, #0]
 80073ac:	f3bf 8f4f 	dsb	sy
 80073b0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80073b4:	e7f0      	b.n	8007398 <prvIdleTask+0x8>
 80073b6:	bf00      	nop
 80073b8:	20000aa8 	.word	0x20000aa8
 80073bc:	e000ed04 	.word	0xe000ed04

080073c0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80073c0:	b580      	push	{r7, lr}
 80073c2:	b082      	sub	sp, #8
 80073c4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80073c6:	2300      	movs	r3, #0
 80073c8:	607b      	str	r3, [r7, #4]
 80073ca:	e00c      	b.n	80073e6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80073cc:	687a      	ldr	r2, [r7, #4]
 80073ce:	4613      	mov	r3, r2
 80073d0:	009b      	lsls	r3, r3, #2
 80073d2:	4413      	add	r3, r2
 80073d4:	009b      	lsls	r3, r3, #2
 80073d6:	4a12      	ldr	r2, [pc, #72]	@ (8007420 <prvInitialiseTaskLists+0x60>)
 80073d8:	4413      	add	r3, r2
 80073da:	4618      	mov	r0, r3
 80073dc:	f7fe fc2e 	bl	8005c3c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	3301      	adds	r3, #1
 80073e4:	607b      	str	r3, [r7, #4]
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	2b37      	cmp	r3, #55	@ 0x37
 80073ea:	d9ef      	bls.n	80073cc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80073ec:	480d      	ldr	r0, [pc, #52]	@ (8007424 <prvInitialiseTaskLists+0x64>)
 80073ee:	f7fe fc25 	bl	8005c3c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80073f2:	480d      	ldr	r0, [pc, #52]	@ (8007428 <prvInitialiseTaskLists+0x68>)
 80073f4:	f7fe fc22 	bl	8005c3c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80073f8:	480c      	ldr	r0, [pc, #48]	@ (800742c <prvInitialiseTaskLists+0x6c>)
 80073fa:	f7fe fc1f 	bl	8005c3c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80073fe:	480c      	ldr	r0, [pc, #48]	@ (8007430 <prvInitialiseTaskLists+0x70>)
 8007400:	f7fe fc1c 	bl	8005c3c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007404:	480b      	ldr	r0, [pc, #44]	@ (8007434 <prvInitialiseTaskLists+0x74>)
 8007406:	f7fe fc19 	bl	8005c3c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800740a:	4b0b      	ldr	r3, [pc, #44]	@ (8007438 <prvInitialiseTaskLists+0x78>)
 800740c:	4a05      	ldr	r2, [pc, #20]	@ (8007424 <prvInitialiseTaskLists+0x64>)
 800740e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007410:	4b0a      	ldr	r3, [pc, #40]	@ (800743c <prvInitialiseTaskLists+0x7c>)
 8007412:	4a05      	ldr	r2, [pc, #20]	@ (8007428 <prvInitialiseTaskLists+0x68>)
 8007414:	601a      	str	r2, [r3, #0]
}
 8007416:	bf00      	nop
 8007418:	3708      	adds	r7, #8
 800741a:	46bd      	mov	sp, r7
 800741c:	bd80      	pop	{r7, pc}
 800741e:	bf00      	nop
 8007420:	20000aa8 	.word	0x20000aa8
 8007424:	20000f08 	.word	0x20000f08
 8007428:	20000f1c 	.word	0x20000f1c
 800742c:	20000f38 	.word	0x20000f38
 8007430:	20000f4c 	.word	0x20000f4c
 8007434:	20000f64 	.word	0x20000f64
 8007438:	20000f30 	.word	0x20000f30
 800743c:	20000f34 	.word	0x20000f34

08007440 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007440:	b580      	push	{r7, lr}
 8007442:	b082      	sub	sp, #8
 8007444:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007446:	e019      	b.n	800747c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007448:	f000 fdee 	bl	8008028 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800744c:	4b10      	ldr	r3, [pc, #64]	@ (8007490 <prvCheckTasksWaitingTermination+0x50>)
 800744e:	68db      	ldr	r3, [r3, #12]
 8007450:	68db      	ldr	r3, [r3, #12]
 8007452:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	3304      	adds	r3, #4
 8007458:	4618      	mov	r0, r3
 800745a:	f7fe fc79 	bl	8005d50 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800745e:	4b0d      	ldr	r3, [pc, #52]	@ (8007494 <prvCheckTasksWaitingTermination+0x54>)
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	3b01      	subs	r3, #1
 8007464:	4a0b      	ldr	r2, [pc, #44]	@ (8007494 <prvCheckTasksWaitingTermination+0x54>)
 8007466:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007468:	4b0b      	ldr	r3, [pc, #44]	@ (8007498 <prvCheckTasksWaitingTermination+0x58>)
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	3b01      	subs	r3, #1
 800746e:	4a0a      	ldr	r2, [pc, #40]	@ (8007498 <prvCheckTasksWaitingTermination+0x58>)
 8007470:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007472:	f000 fe0b 	bl	800808c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007476:	6878      	ldr	r0, [r7, #4]
 8007478:	f000 f810 	bl	800749c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800747c:	4b06      	ldr	r3, [pc, #24]	@ (8007498 <prvCheckTasksWaitingTermination+0x58>)
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	2b00      	cmp	r3, #0
 8007482:	d1e1      	bne.n	8007448 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007484:	bf00      	nop
 8007486:	bf00      	nop
 8007488:	3708      	adds	r7, #8
 800748a:	46bd      	mov	sp, r7
 800748c:	bd80      	pop	{r7, pc}
 800748e:	bf00      	nop
 8007490:	20000f4c 	.word	0x20000f4c
 8007494:	20000f78 	.word	0x20000f78
 8007498:	20000f60 	.word	0x20000f60

0800749c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800749c:	b580      	push	{r7, lr}
 800749e:	b084      	sub	sp, #16
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	3354      	adds	r3, #84	@ 0x54
 80074a8:	4618      	mov	r0, r3
 80074aa:	f001 f8d5 	bl	8008658 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d108      	bne.n	80074ca <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074bc:	4618      	mov	r0, r3
 80074be:	f000 ffa3 	bl	8008408 <vPortFree>
				vPortFree( pxTCB );
 80074c2:	6878      	ldr	r0, [r7, #4]
 80074c4:	f000 ffa0 	bl	8008408 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80074c8:	e019      	b.n	80074fe <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80074d0:	2b01      	cmp	r3, #1
 80074d2:	d103      	bne.n	80074dc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80074d4:	6878      	ldr	r0, [r7, #4]
 80074d6:	f000 ff97 	bl	8008408 <vPortFree>
	}
 80074da:	e010      	b.n	80074fe <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80074e2:	2b02      	cmp	r3, #2
 80074e4:	d00b      	beq.n	80074fe <prvDeleteTCB+0x62>
	__asm volatile
 80074e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074ea:	f383 8811 	msr	BASEPRI, r3
 80074ee:	f3bf 8f6f 	isb	sy
 80074f2:	f3bf 8f4f 	dsb	sy
 80074f6:	60fb      	str	r3, [r7, #12]
}
 80074f8:	bf00      	nop
 80074fa:	bf00      	nop
 80074fc:	e7fd      	b.n	80074fa <prvDeleteTCB+0x5e>
	}
 80074fe:	bf00      	nop
 8007500:	3710      	adds	r7, #16
 8007502:	46bd      	mov	sp, r7
 8007504:	bd80      	pop	{r7, pc}
	...

08007508 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007508:	b480      	push	{r7}
 800750a:	b083      	sub	sp, #12
 800750c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800750e:	4b0c      	ldr	r3, [pc, #48]	@ (8007540 <prvResetNextTaskUnblockTime+0x38>)
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	2b00      	cmp	r3, #0
 8007516:	d104      	bne.n	8007522 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007518:	4b0a      	ldr	r3, [pc, #40]	@ (8007544 <prvResetNextTaskUnblockTime+0x3c>)
 800751a:	f04f 32ff 	mov.w	r2, #4294967295
 800751e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007520:	e008      	b.n	8007534 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007522:	4b07      	ldr	r3, [pc, #28]	@ (8007540 <prvResetNextTaskUnblockTime+0x38>)
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	68db      	ldr	r3, [r3, #12]
 8007528:	68db      	ldr	r3, [r3, #12]
 800752a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	685b      	ldr	r3, [r3, #4]
 8007530:	4a04      	ldr	r2, [pc, #16]	@ (8007544 <prvResetNextTaskUnblockTime+0x3c>)
 8007532:	6013      	str	r3, [r2, #0]
}
 8007534:	bf00      	nop
 8007536:	370c      	adds	r7, #12
 8007538:	46bd      	mov	sp, r7
 800753a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800753e:	4770      	bx	lr
 8007540:	20000f30 	.word	0x20000f30
 8007544:	20000f98 	.word	0x20000f98

08007548 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007548:	b480      	push	{r7}
 800754a:	b083      	sub	sp, #12
 800754c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800754e:	4b0b      	ldr	r3, [pc, #44]	@ (800757c <xTaskGetSchedulerState+0x34>)
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	2b00      	cmp	r3, #0
 8007554:	d102      	bne.n	800755c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007556:	2301      	movs	r3, #1
 8007558:	607b      	str	r3, [r7, #4]
 800755a:	e008      	b.n	800756e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800755c:	4b08      	ldr	r3, [pc, #32]	@ (8007580 <xTaskGetSchedulerState+0x38>)
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	2b00      	cmp	r3, #0
 8007562:	d102      	bne.n	800756a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007564:	2302      	movs	r3, #2
 8007566:	607b      	str	r3, [r7, #4]
 8007568:	e001      	b.n	800756e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800756a:	2300      	movs	r3, #0
 800756c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800756e:	687b      	ldr	r3, [r7, #4]
	}
 8007570:	4618      	mov	r0, r3
 8007572:	370c      	adds	r7, #12
 8007574:	46bd      	mov	sp, r7
 8007576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800757a:	4770      	bx	lr
 800757c:	20000f84 	.word	0x20000f84
 8007580:	20000fa0 	.word	0x20000fa0

08007584 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007584:	b580      	push	{r7, lr}
 8007586:	b086      	sub	sp, #24
 8007588:	af00      	add	r7, sp, #0
 800758a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007590:	2300      	movs	r3, #0
 8007592:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	2b00      	cmp	r3, #0
 8007598:	d058      	beq.n	800764c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800759a:	4b2f      	ldr	r3, [pc, #188]	@ (8007658 <xTaskPriorityDisinherit+0xd4>)
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	693a      	ldr	r2, [r7, #16]
 80075a0:	429a      	cmp	r2, r3
 80075a2:	d00b      	beq.n	80075bc <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80075a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075a8:	f383 8811 	msr	BASEPRI, r3
 80075ac:	f3bf 8f6f 	isb	sy
 80075b0:	f3bf 8f4f 	dsb	sy
 80075b4:	60fb      	str	r3, [r7, #12]
}
 80075b6:	bf00      	nop
 80075b8:	bf00      	nop
 80075ba:	e7fd      	b.n	80075b8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80075bc:	693b      	ldr	r3, [r7, #16]
 80075be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d10b      	bne.n	80075dc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80075c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075c8:	f383 8811 	msr	BASEPRI, r3
 80075cc:	f3bf 8f6f 	isb	sy
 80075d0:	f3bf 8f4f 	dsb	sy
 80075d4:	60bb      	str	r3, [r7, #8]
}
 80075d6:	bf00      	nop
 80075d8:	bf00      	nop
 80075da:	e7fd      	b.n	80075d8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80075dc:	693b      	ldr	r3, [r7, #16]
 80075de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80075e0:	1e5a      	subs	r2, r3, #1
 80075e2:	693b      	ldr	r3, [r7, #16]
 80075e4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80075e6:	693b      	ldr	r3, [r7, #16]
 80075e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075ea:	693b      	ldr	r3, [r7, #16]
 80075ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80075ee:	429a      	cmp	r2, r3
 80075f0:	d02c      	beq.n	800764c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80075f2:	693b      	ldr	r3, [r7, #16]
 80075f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d128      	bne.n	800764c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80075fa:	693b      	ldr	r3, [r7, #16]
 80075fc:	3304      	adds	r3, #4
 80075fe:	4618      	mov	r0, r3
 8007600:	f7fe fba6 	bl	8005d50 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007604:	693b      	ldr	r3, [r7, #16]
 8007606:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007608:	693b      	ldr	r3, [r7, #16]
 800760a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800760c:	693b      	ldr	r3, [r7, #16]
 800760e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007610:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007614:	693b      	ldr	r3, [r7, #16]
 8007616:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007618:	693b      	ldr	r3, [r7, #16]
 800761a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800761c:	4b0f      	ldr	r3, [pc, #60]	@ (800765c <xTaskPriorityDisinherit+0xd8>)
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	429a      	cmp	r2, r3
 8007622:	d903      	bls.n	800762c <xTaskPriorityDisinherit+0xa8>
 8007624:	693b      	ldr	r3, [r7, #16]
 8007626:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007628:	4a0c      	ldr	r2, [pc, #48]	@ (800765c <xTaskPriorityDisinherit+0xd8>)
 800762a:	6013      	str	r3, [r2, #0]
 800762c:	693b      	ldr	r3, [r7, #16]
 800762e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007630:	4613      	mov	r3, r2
 8007632:	009b      	lsls	r3, r3, #2
 8007634:	4413      	add	r3, r2
 8007636:	009b      	lsls	r3, r3, #2
 8007638:	4a09      	ldr	r2, [pc, #36]	@ (8007660 <xTaskPriorityDisinherit+0xdc>)
 800763a:	441a      	add	r2, r3
 800763c:	693b      	ldr	r3, [r7, #16]
 800763e:	3304      	adds	r3, #4
 8007640:	4619      	mov	r1, r3
 8007642:	4610      	mov	r0, r2
 8007644:	f7fe fb27 	bl	8005c96 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007648:	2301      	movs	r3, #1
 800764a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800764c:	697b      	ldr	r3, [r7, #20]
	}
 800764e:	4618      	mov	r0, r3
 8007650:	3718      	adds	r7, #24
 8007652:	46bd      	mov	sp, r7
 8007654:	bd80      	pop	{r7, pc}
 8007656:	bf00      	nop
 8007658:	20000aa4 	.word	0x20000aa4
 800765c:	20000f80 	.word	0x20000f80
 8007660:	20000aa8 	.word	0x20000aa8

08007664 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007664:	b580      	push	{r7, lr}
 8007666:	b084      	sub	sp, #16
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
 800766c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800766e:	4b21      	ldr	r3, [pc, #132]	@ (80076f4 <prvAddCurrentTaskToDelayedList+0x90>)
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007674:	4b20      	ldr	r3, [pc, #128]	@ (80076f8 <prvAddCurrentTaskToDelayedList+0x94>)
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	3304      	adds	r3, #4
 800767a:	4618      	mov	r0, r3
 800767c:	f7fe fb68 	bl	8005d50 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007686:	d10a      	bne.n	800769e <prvAddCurrentTaskToDelayedList+0x3a>
 8007688:	683b      	ldr	r3, [r7, #0]
 800768a:	2b00      	cmp	r3, #0
 800768c:	d007      	beq.n	800769e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800768e:	4b1a      	ldr	r3, [pc, #104]	@ (80076f8 <prvAddCurrentTaskToDelayedList+0x94>)
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	3304      	adds	r3, #4
 8007694:	4619      	mov	r1, r3
 8007696:	4819      	ldr	r0, [pc, #100]	@ (80076fc <prvAddCurrentTaskToDelayedList+0x98>)
 8007698:	f7fe fafd 	bl	8005c96 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800769c:	e026      	b.n	80076ec <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800769e:	68fa      	ldr	r2, [r7, #12]
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	4413      	add	r3, r2
 80076a4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80076a6:	4b14      	ldr	r3, [pc, #80]	@ (80076f8 <prvAddCurrentTaskToDelayedList+0x94>)
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	68ba      	ldr	r2, [r7, #8]
 80076ac:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80076ae:	68ba      	ldr	r2, [r7, #8]
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	429a      	cmp	r2, r3
 80076b4:	d209      	bcs.n	80076ca <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80076b6:	4b12      	ldr	r3, [pc, #72]	@ (8007700 <prvAddCurrentTaskToDelayedList+0x9c>)
 80076b8:	681a      	ldr	r2, [r3, #0]
 80076ba:	4b0f      	ldr	r3, [pc, #60]	@ (80076f8 <prvAddCurrentTaskToDelayedList+0x94>)
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	3304      	adds	r3, #4
 80076c0:	4619      	mov	r1, r3
 80076c2:	4610      	mov	r0, r2
 80076c4:	f7fe fb0b 	bl	8005cde <vListInsert>
}
 80076c8:	e010      	b.n	80076ec <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80076ca:	4b0e      	ldr	r3, [pc, #56]	@ (8007704 <prvAddCurrentTaskToDelayedList+0xa0>)
 80076cc:	681a      	ldr	r2, [r3, #0]
 80076ce:	4b0a      	ldr	r3, [pc, #40]	@ (80076f8 <prvAddCurrentTaskToDelayedList+0x94>)
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	3304      	adds	r3, #4
 80076d4:	4619      	mov	r1, r3
 80076d6:	4610      	mov	r0, r2
 80076d8:	f7fe fb01 	bl	8005cde <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80076dc:	4b0a      	ldr	r3, [pc, #40]	@ (8007708 <prvAddCurrentTaskToDelayedList+0xa4>)
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	68ba      	ldr	r2, [r7, #8]
 80076e2:	429a      	cmp	r2, r3
 80076e4:	d202      	bcs.n	80076ec <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80076e6:	4a08      	ldr	r2, [pc, #32]	@ (8007708 <prvAddCurrentTaskToDelayedList+0xa4>)
 80076e8:	68bb      	ldr	r3, [r7, #8]
 80076ea:	6013      	str	r3, [r2, #0]
}
 80076ec:	bf00      	nop
 80076ee:	3710      	adds	r7, #16
 80076f0:	46bd      	mov	sp, r7
 80076f2:	bd80      	pop	{r7, pc}
 80076f4:	20000f7c 	.word	0x20000f7c
 80076f8:	20000aa4 	.word	0x20000aa4
 80076fc:	20000f64 	.word	0x20000f64
 8007700:	20000f34 	.word	0x20000f34
 8007704:	20000f30 	.word	0x20000f30
 8007708:	20000f98 	.word	0x20000f98

0800770c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800770c:	b580      	push	{r7, lr}
 800770e:	b08a      	sub	sp, #40	@ 0x28
 8007710:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007712:	2300      	movs	r3, #0
 8007714:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007716:	f000 fb13 	bl	8007d40 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800771a:	4b1d      	ldr	r3, [pc, #116]	@ (8007790 <xTimerCreateTimerTask+0x84>)
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	2b00      	cmp	r3, #0
 8007720:	d021      	beq.n	8007766 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007722:	2300      	movs	r3, #0
 8007724:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007726:	2300      	movs	r3, #0
 8007728:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800772a:	1d3a      	adds	r2, r7, #4
 800772c:	f107 0108 	add.w	r1, r7, #8
 8007730:	f107 030c 	add.w	r3, r7, #12
 8007734:	4618      	mov	r0, r3
 8007736:	f7fe fa67 	bl	8005c08 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800773a:	6879      	ldr	r1, [r7, #4]
 800773c:	68bb      	ldr	r3, [r7, #8]
 800773e:	68fa      	ldr	r2, [r7, #12]
 8007740:	9202      	str	r2, [sp, #8]
 8007742:	9301      	str	r3, [sp, #4]
 8007744:	2302      	movs	r3, #2
 8007746:	9300      	str	r3, [sp, #0]
 8007748:	2300      	movs	r3, #0
 800774a:	460a      	mov	r2, r1
 800774c:	4911      	ldr	r1, [pc, #68]	@ (8007794 <xTimerCreateTimerTask+0x88>)
 800774e:	4812      	ldr	r0, [pc, #72]	@ (8007798 <xTimerCreateTimerTask+0x8c>)
 8007750:	f7ff f822 	bl	8006798 <xTaskCreateStatic>
 8007754:	4603      	mov	r3, r0
 8007756:	4a11      	ldr	r2, [pc, #68]	@ (800779c <xTimerCreateTimerTask+0x90>)
 8007758:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800775a:	4b10      	ldr	r3, [pc, #64]	@ (800779c <xTimerCreateTimerTask+0x90>)
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	2b00      	cmp	r3, #0
 8007760:	d001      	beq.n	8007766 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007762:	2301      	movs	r3, #1
 8007764:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007766:	697b      	ldr	r3, [r7, #20]
 8007768:	2b00      	cmp	r3, #0
 800776a:	d10b      	bne.n	8007784 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800776c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007770:	f383 8811 	msr	BASEPRI, r3
 8007774:	f3bf 8f6f 	isb	sy
 8007778:	f3bf 8f4f 	dsb	sy
 800777c:	613b      	str	r3, [r7, #16]
}
 800777e:	bf00      	nop
 8007780:	bf00      	nop
 8007782:	e7fd      	b.n	8007780 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007784:	697b      	ldr	r3, [r7, #20]
}
 8007786:	4618      	mov	r0, r3
 8007788:	3718      	adds	r7, #24
 800778a:	46bd      	mov	sp, r7
 800778c:	bd80      	pop	{r7, pc}
 800778e:	bf00      	nop
 8007790:	20000fd4 	.word	0x20000fd4
 8007794:	08008878 	.word	0x08008878
 8007798:	080078d9 	.word	0x080078d9
 800779c:	20000fd8 	.word	0x20000fd8

080077a0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80077a0:	b580      	push	{r7, lr}
 80077a2:	b08a      	sub	sp, #40	@ 0x28
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	60f8      	str	r0, [r7, #12]
 80077a8:	60b9      	str	r1, [r7, #8]
 80077aa:	607a      	str	r2, [r7, #4]
 80077ac:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80077ae:	2300      	movs	r3, #0
 80077b0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d10b      	bne.n	80077d0 <xTimerGenericCommand+0x30>
	__asm volatile
 80077b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077bc:	f383 8811 	msr	BASEPRI, r3
 80077c0:	f3bf 8f6f 	isb	sy
 80077c4:	f3bf 8f4f 	dsb	sy
 80077c8:	623b      	str	r3, [r7, #32]
}
 80077ca:	bf00      	nop
 80077cc:	bf00      	nop
 80077ce:	e7fd      	b.n	80077cc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80077d0:	4b19      	ldr	r3, [pc, #100]	@ (8007838 <xTimerGenericCommand+0x98>)
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d02a      	beq.n	800782e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80077d8:	68bb      	ldr	r3, [r7, #8]
 80077da:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80077e4:	68bb      	ldr	r3, [r7, #8]
 80077e6:	2b05      	cmp	r3, #5
 80077e8:	dc18      	bgt.n	800781c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80077ea:	f7ff fead 	bl	8007548 <xTaskGetSchedulerState>
 80077ee:	4603      	mov	r3, r0
 80077f0:	2b02      	cmp	r3, #2
 80077f2:	d109      	bne.n	8007808 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80077f4:	4b10      	ldr	r3, [pc, #64]	@ (8007838 <xTimerGenericCommand+0x98>)
 80077f6:	6818      	ldr	r0, [r3, #0]
 80077f8:	f107 0110 	add.w	r1, r7, #16
 80077fc:	2300      	movs	r3, #0
 80077fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007800:	f7fe fbda 	bl	8005fb8 <xQueueGenericSend>
 8007804:	6278      	str	r0, [r7, #36]	@ 0x24
 8007806:	e012      	b.n	800782e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007808:	4b0b      	ldr	r3, [pc, #44]	@ (8007838 <xTimerGenericCommand+0x98>)
 800780a:	6818      	ldr	r0, [r3, #0]
 800780c:	f107 0110 	add.w	r1, r7, #16
 8007810:	2300      	movs	r3, #0
 8007812:	2200      	movs	r2, #0
 8007814:	f7fe fbd0 	bl	8005fb8 <xQueueGenericSend>
 8007818:	6278      	str	r0, [r7, #36]	@ 0x24
 800781a:	e008      	b.n	800782e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800781c:	4b06      	ldr	r3, [pc, #24]	@ (8007838 <xTimerGenericCommand+0x98>)
 800781e:	6818      	ldr	r0, [r3, #0]
 8007820:	f107 0110 	add.w	r1, r7, #16
 8007824:	2300      	movs	r3, #0
 8007826:	683a      	ldr	r2, [r7, #0]
 8007828:	f7fe fcc8 	bl	80061bc <xQueueGenericSendFromISR>
 800782c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800782e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007830:	4618      	mov	r0, r3
 8007832:	3728      	adds	r7, #40	@ 0x28
 8007834:	46bd      	mov	sp, r7
 8007836:	bd80      	pop	{r7, pc}
 8007838:	20000fd4 	.word	0x20000fd4

0800783c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800783c:	b580      	push	{r7, lr}
 800783e:	b088      	sub	sp, #32
 8007840:	af02      	add	r7, sp, #8
 8007842:	6078      	str	r0, [r7, #4]
 8007844:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007846:	4b23      	ldr	r3, [pc, #140]	@ (80078d4 <prvProcessExpiredTimer+0x98>)
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	68db      	ldr	r3, [r3, #12]
 800784c:	68db      	ldr	r3, [r3, #12]
 800784e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007850:	697b      	ldr	r3, [r7, #20]
 8007852:	3304      	adds	r3, #4
 8007854:	4618      	mov	r0, r3
 8007856:	f7fe fa7b 	bl	8005d50 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800785a:	697b      	ldr	r3, [r7, #20]
 800785c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007860:	f003 0304 	and.w	r3, r3, #4
 8007864:	2b00      	cmp	r3, #0
 8007866:	d023      	beq.n	80078b0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007868:	697b      	ldr	r3, [r7, #20]
 800786a:	699a      	ldr	r2, [r3, #24]
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	18d1      	adds	r1, r2, r3
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	683a      	ldr	r2, [r7, #0]
 8007874:	6978      	ldr	r0, [r7, #20]
 8007876:	f000 f8d5 	bl	8007a24 <prvInsertTimerInActiveList>
 800787a:	4603      	mov	r3, r0
 800787c:	2b00      	cmp	r3, #0
 800787e:	d020      	beq.n	80078c2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007880:	2300      	movs	r3, #0
 8007882:	9300      	str	r3, [sp, #0]
 8007884:	2300      	movs	r3, #0
 8007886:	687a      	ldr	r2, [r7, #4]
 8007888:	2100      	movs	r1, #0
 800788a:	6978      	ldr	r0, [r7, #20]
 800788c:	f7ff ff88 	bl	80077a0 <xTimerGenericCommand>
 8007890:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007892:	693b      	ldr	r3, [r7, #16]
 8007894:	2b00      	cmp	r3, #0
 8007896:	d114      	bne.n	80078c2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8007898:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800789c:	f383 8811 	msr	BASEPRI, r3
 80078a0:	f3bf 8f6f 	isb	sy
 80078a4:	f3bf 8f4f 	dsb	sy
 80078a8:	60fb      	str	r3, [r7, #12]
}
 80078aa:	bf00      	nop
 80078ac:	bf00      	nop
 80078ae:	e7fd      	b.n	80078ac <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80078b0:	697b      	ldr	r3, [r7, #20]
 80078b2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80078b6:	f023 0301 	bic.w	r3, r3, #1
 80078ba:	b2da      	uxtb	r2, r3
 80078bc:	697b      	ldr	r3, [r7, #20]
 80078be:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80078c2:	697b      	ldr	r3, [r7, #20]
 80078c4:	6a1b      	ldr	r3, [r3, #32]
 80078c6:	6978      	ldr	r0, [r7, #20]
 80078c8:	4798      	blx	r3
}
 80078ca:	bf00      	nop
 80078cc:	3718      	adds	r7, #24
 80078ce:	46bd      	mov	sp, r7
 80078d0:	bd80      	pop	{r7, pc}
 80078d2:	bf00      	nop
 80078d4:	20000fcc 	.word	0x20000fcc

080078d8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80078d8:	b580      	push	{r7, lr}
 80078da:	b084      	sub	sp, #16
 80078dc:	af00      	add	r7, sp, #0
 80078de:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80078e0:	f107 0308 	add.w	r3, r7, #8
 80078e4:	4618      	mov	r0, r3
 80078e6:	f000 f859 	bl	800799c <prvGetNextExpireTime>
 80078ea:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80078ec:	68bb      	ldr	r3, [r7, #8]
 80078ee:	4619      	mov	r1, r3
 80078f0:	68f8      	ldr	r0, [r7, #12]
 80078f2:	f000 f805 	bl	8007900 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80078f6:	f000 f8d7 	bl	8007aa8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80078fa:	bf00      	nop
 80078fc:	e7f0      	b.n	80078e0 <prvTimerTask+0x8>
	...

08007900 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007900:	b580      	push	{r7, lr}
 8007902:	b084      	sub	sp, #16
 8007904:	af00      	add	r7, sp, #0
 8007906:	6078      	str	r0, [r7, #4]
 8007908:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800790a:	f7ff fa29 	bl	8006d60 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800790e:	f107 0308 	add.w	r3, r7, #8
 8007912:	4618      	mov	r0, r3
 8007914:	f000 f866 	bl	80079e4 <prvSampleTimeNow>
 8007918:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800791a:	68bb      	ldr	r3, [r7, #8]
 800791c:	2b00      	cmp	r3, #0
 800791e:	d130      	bne.n	8007982 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007920:	683b      	ldr	r3, [r7, #0]
 8007922:	2b00      	cmp	r3, #0
 8007924:	d10a      	bne.n	800793c <prvProcessTimerOrBlockTask+0x3c>
 8007926:	687a      	ldr	r2, [r7, #4]
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	429a      	cmp	r2, r3
 800792c:	d806      	bhi.n	800793c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800792e:	f7ff fa25 	bl	8006d7c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007932:	68f9      	ldr	r1, [r7, #12]
 8007934:	6878      	ldr	r0, [r7, #4]
 8007936:	f7ff ff81 	bl	800783c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800793a:	e024      	b.n	8007986 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800793c:	683b      	ldr	r3, [r7, #0]
 800793e:	2b00      	cmp	r3, #0
 8007940:	d008      	beq.n	8007954 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007942:	4b13      	ldr	r3, [pc, #76]	@ (8007990 <prvProcessTimerOrBlockTask+0x90>)
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	2b00      	cmp	r3, #0
 800794a:	d101      	bne.n	8007950 <prvProcessTimerOrBlockTask+0x50>
 800794c:	2301      	movs	r3, #1
 800794e:	e000      	b.n	8007952 <prvProcessTimerOrBlockTask+0x52>
 8007950:	2300      	movs	r3, #0
 8007952:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007954:	4b0f      	ldr	r3, [pc, #60]	@ (8007994 <prvProcessTimerOrBlockTask+0x94>)
 8007956:	6818      	ldr	r0, [r3, #0]
 8007958:	687a      	ldr	r2, [r7, #4]
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	1ad3      	subs	r3, r2, r3
 800795e:	683a      	ldr	r2, [r7, #0]
 8007960:	4619      	mov	r1, r3
 8007962:	f7fe fee5 	bl	8006730 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007966:	f7ff fa09 	bl	8006d7c <xTaskResumeAll>
 800796a:	4603      	mov	r3, r0
 800796c:	2b00      	cmp	r3, #0
 800796e:	d10a      	bne.n	8007986 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007970:	4b09      	ldr	r3, [pc, #36]	@ (8007998 <prvProcessTimerOrBlockTask+0x98>)
 8007972:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007976:	601a      	str	r2, [r3, #0]
 8007978:	f3bf 8f4f 	dsb	sy
 800797c:	f3bf 8f6f 	isb	sy
}
 8007980:	e001      	b.n	8007986 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007982:	f7ff f9fb 	bl	8006d7c <xTaskResumeAll>
}
 8007986:	bf00      	nop
 8007988:	3710      	adds	r7, #16
 800798a:	46bd      	mov	sp, r7
 800798c:	bd80      	pop	{r7, pc}
 800798e:	bf00      	nop
 8007990:	20000fd0 	.word	0x20000fd0
 8007994:	20000fd4 	.word	0x20000fd4
 8007998:	e000ed04 	.word	0xe000ed04

0800799c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800799c:	b480      	push	{r7}
 800799e:	b085      	sub	sp, #20
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80079a4:	4b0e      	ldr	r3, [pc, #56]	@ (80079e0 <prvGetNextExpireTime+0x44>)
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d101      	bne.n	80079b2 <prvGetNextExpireTime+0x16>
 80079ae:	2201      	movs	r2, #1
 80079b0:	e000      	b.n	80079b4 <prvGetNextExpireTime+0x18>
 80079b2:	2200      	movs	r2, #0
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d105      	bne.n	80079cc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80079c0:	4b07      	ldr	r3, [pc, #28]	@ (80079e0 <prvGetNextExpireTime+0x44>)
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	68db      	ldr	r3, [r3, #12]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	60fb      	str	r3, [r7, #12]
 80079ca:	e001      	b.n	80079d0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80079cc:	2300      	movs	r3, #0
 80079ce:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80079d0:	68fb      	ldr	r3, [r7, #12]
}
 80079d2:	4618      	mov	r0, r3
 80079d4:	3714      	adds	r7, #20
 80079d6:	46bd      	mov	sp, r7
 80079d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079dc:	4770      	bx	lr
 80079de:	bf00      	nop
 80079e0:	20000fcc 	.word	0x20000fcc

080079e4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80079e4:	b580      	push	{r7, lr}
 80079e6:	b084      	sub	sp, #16
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80079ec:	f7ff fa64 	bl	8006eb8 <xTaskGetTickCount>
 80079f0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80079f2:	4b0b      	ldr	r3, [pc, #44]	@ (8007a20 <prvSampleTimeNow+0x3c>)
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	68fa      	ldr	r2, [r7, #12]
 80079f8:	429a      	cmp	r2, r3
 80079fa:	d205      	bcs.n	8007a08 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80079fc:	f000 f93a 	bl	8007c74 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	2201      	movs	r2, #1
 8007a04:	601a      	str	r2, [r3, #0]
 8007a06:	e002      	b.n	8007a0e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007a0e:	4a04      	ldr	r2, [pc, #16]	@ (8007a20 <prvSampleTimeNow+0x3c>)
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007a14:	68fb      	ldr	r3, [r7, #12]
}
 8007a16:	4618      	mov	r0, r3
 8007a18:	3710      	adds	r7, #16
 8007a1a:	46bd      	mov	sp, r7
 8007a1c:	bd80      	pop	{r7, pc}
 8007a1e:	bf00      	nop
 8007a20:	20000fdc 	.word	0x20000fdc

08007a24 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007a24:	b580      	push	{r7, lr}
 8007a26:	b086      	sub	sp, #24
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	60f8      	str	r0, [r7, #12]
 8007a2c:	60b9      	str	r1, [r7, #8]
 8007a2e:	607a      	str	r2, [r7, #4]
 8007a30:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007a32:	2300      	movs	r3, #0
 8007a34:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	68ba      	ldr	r2, [r7, #8]
 8007a3a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	68fa      	ldr	r2, [r7, #12]
 8007a40:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007a42:	68ba      	ldr	r2, [r7, #8]
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	429a      	cmp	r2, r3
 8007a48:	d812      	bhi.n	8007a70 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007a4a:	687a      	ldr	r2, [r7, #4]
 8007a4c:	683b      	ldr	r3, [r7, #0]
 8007a4e:	1ad2      	subs	r2, r2, r3
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	699b      	ldr	r3, [r3, #24]
 8007a54:	429a      	cmp	r2, r3
 8007a56:	d302      	bcc.n	8007a5e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007a58:	2301      	movs	r3, #1
 8007a5a:	617b      	str	r3, [r7, #20]
 8007a5c:	e01b      	b.n	8007a96 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007a5e:	4b10      	ldr	r3, [pc, #64]	@ (8007aa0 <prvInsertTimerInActiveList+0x7c>)
 8007a60:	681a      	ldr	r2, [r3, #0]
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	3304      	adds	r3, #4
 8007a66:	4619      	mov	r1, r3
 8007a68:	4610      	mov	r0, r2
 8007a6a:	f7fe f938 	bl	8005cde <vListInsert>
 8007a6e:	e012      	b.n	8007a96 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007a70:	687a      	ldr	r2, [r7, #4]
 8007a72:	683b      	ldr	r3, [r7, #0]
 8007a74:	429a      	cmp	r2, r3
 8007a76:	d206      	bcs.n	8007a86 <prvInsertTimerInActiveList+0x62>
 8007a78:	68ba      	ldr	r2, [r7, #8]
 8007a7a:	683b      	ldr	r3, [r7, #0]
 8007a7c:	429a      	cmp	r2, r3
 8007a7e:	d302      	bcc.n	8007a86 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007a80:	2301      	movs	r3, #1
 8007a82:	617b      	str	r3, [r7, #20]
 8007a84:	e007      	b.n	8007a96 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007a86:	4b07      	ldr	r3, [pc, #28]	@ (8007aa4 <prvInsertTimerInActiveList+0x80>)
 8007a88:	681a      	ldr	r2, [r3, #0]
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	3304      	adds	r3, #4
 8007a8e:	4619      	mov	r1, r3
 8007a90:	4610      	mov	r0, r2
 8007a92:	f7fe f924 	bl	8005cde <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007a96:	697b      	ldr	r3, [r7, #20]
}
 8007a98:	4618      	mov	r0, r3
 8007a9a:	3718      	adds	r7, #24
 8007a9c:	46bd      	mov	sp, r7
 8007a9e:	bd80      	pop	{r7, pc}
 8007aa0:	20000fd0 	.word	0x20000fd0
 8007aa4:	20000fcc 	.word	0x20000fcc

08007aa8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007aa8:	b580      	push	{r7, lr}
 8007aaa:	b08e      	sub	sp, #56	@ 0x38
 8007aac:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007aae:	e0ce      	b.n	8007c4e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	da19      	bge.n	8007aea <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007ab6:	1d3b      	adds	r3, r7, #4
 8007ab8:	3304      	adds	r3, #4
 8007aba:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007abc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d10b      	bne.n	8007ada <prvProcessReceivedCommands+0x32>
	__asm volatile
 8007ac2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ac6:	f383 8811 	msr	BASEPRI, r3
 8007aca:	f3bf 8f6f 	isb	sy
 8007ace:	f3bf 8f4f 	dsb	sy
 8007ad2:	61fb      	str	r3, [r7, #28]
}
 8007ad4:	bf00      	nop
 8007ad6:	bf00      	nop
 8007ad8:	e7fd      	b.n	8007ad6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007ada:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007ae0:	6850      	ldr	r0, [r2, #4]
 8007ae2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007ae4:	6892      	ldr	r2, [r2, #8]
 8007ae6:	4611      	mov	r1, r2
 8007ae8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	f2c0 80ae 	blt.w	8007c4e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007af6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007af8:	695b      	ldr	r3, [r3, #20]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d004      	beq.n	8007b08 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007afe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b00:	3304      	adds	r3, #4
 8007b02:	4618      	mov	r0, r3
 8007b04:	f7fe f924 	bl	8005d50 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007b08:	463b      	mov	r3, r7
 8007b0a:	4618      	mov	r0, r3
 8007b0c:	f7ff ff6a 	bl	80079e4 <prvSampleTimeNow>
 8007b10:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	2b09      	cmp	r3, #9
 8007b16:	f200 8097 	bhi.w	8007c48 <prvProcessReceivedCommands+0x1a0>
 8007b1a:	a201      	add	r2, pc, #4	@ (adr r2, 8007b20 <prvProcessReceivedCommands+0x78>)
 8007b1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b20:	08007b49 	.word	0x08007b49
 8007b24:	08007b49 	.word	0x08007b49
 8007b28:	08007b49 	.word	0x08007b49
 8007b2c:	08007bbf 	.word	0x08007bbf
 8007b30:	08007bd3 	.word	0x08007bd3
 8007b34:	08007c1f 	.word	0x08007c1f
 8007b38:	08007b49 	.word	0x08007b49
 8007b3c:	08007b49 	.word	0x08007b49
 8007b40:	08007bbf 	.word	0x08007bbf
 8007b44:	08007bd3 	.word	0x08007bd3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007b48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b4a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007b4e:	f043 0301 	orr.w	r3, r3, #1
 8007b52:	b2da      	uxtb	r2, r3
 8007b54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b56:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007b5a:	68ba      	ldr	r2, [r7, #8]
 8007b5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b5e:	699b      	ldr	r3, [r3, #24]
 8007b60:	18d1      	adds	r1, r2, r3
 8007b62:	68bb      	ldr	r3, [r7, #8]
 8007b64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b66:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007b68:	f7ff ff5c 	bl	8007a24 <prvInsertTimerInActiveList>
 8007b6c:	4603      	mov	r3, r0
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d06c      	beq.n	8007c4c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007b72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b74:	6a1b      	ldr	r3, [r3, #32]
 8007b76:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007b78:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007b7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b7c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007b80:	f003 0304 	and.w	r3, r3, #4
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d061      	beq.n	8007c4c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007b88:	68ba      	ldr	r2, [r7, #8]
 8007b8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b8c:	699b      	ldr	r3, [r3, #24]
 8007b8e:	441a      	add	r2, r3
 8007b90:	2300      	movs	r3, #0
 8007b92:	9300      	str	r3, [sp, #0]
 8007b94:	2300      	movs	r3, #0
 8007b96:	2100      	movs	r1, #0
 8007b98:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007b9a:	f7ff fe01 	bl	80077a0 <xTimerGenericCommand>
 8007b9e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007ba0:	6a3b      	ldr	r3, [r7, #32]
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d152      	bne.n	8007c4c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8007ba6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007baa:	f383 8811 	msr	BASEPRI, r3
 8007bae:	f3bf 8f6f 	isb	sy
 8007bb2:	f3bf 8f4f 	dsb	sy
 8007bb6:	61bb      	str	r3, [r7, #24]
}
 8007bb8:	bf00      	nop
 8007bba:	bf00      	nop
 8007bbc:	e7fd      	b.n	8007bba <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007bbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bc0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007bc4:	f023 0301 	bic.w	r3, r3, #1
 8007bc8:	b2da      	uxtb	r2, r3
 8007bca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bcc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007bd0:	e03d      	b.n	8007c4e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007bd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bd4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007bd8:	f043 0301 	orr.w	r3, r3, #1
 8007bdc:	b2da      	uxtb	r2, r3
 8007bde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007be0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007be4:	68ba      	ldr	r2, [r7, #8]
 8007be6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007be8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007bea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bec:	699b      	ldr	r3, [r3, #24]
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d10b      	bne.n	8007c0a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8007bf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bf6:	f383 8811 	msr	BASEPRI, r3
 8007bfa:	f3bf 8f6f 	isb	sy
 8007bfe:	f3bf 8f4f 	dsb	sy
 8007c02:	617b      	str	r3, [r7, #20]
}
 8007c04:	bf00      	nop
 8007c06:	bf00      	nop
 8007c08:	e7fd      	b.n	8007c06 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007c0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c0c:	699a      	ldr	r2, [r3, #24]
 8007c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c10:	18d1      	adds	r1, r2, r3
 8007c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c16:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007c18:	f7ff ff04 	bl	8007a24 <prvInsertTimerInActiveList>
					break;
 8007c1c:	e017      	b.n	8007c4e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007c1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c20:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007c24:	f003 0302 	and.w	r3, r3, #2
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d103      	bne.n	8007c34 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8007c2c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007c2e:	f000 fbeb 	bl	8008408 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007c32:	e00c      	b.n	8007c4e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007c34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c36:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007c3a:	f023 0301 	bic.w	r3, r3, #1
 8007c3e:	b2da      	uxtb	r2, r3
 8007c40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c42:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007c46:	e002      	b.n	8007c4e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8007c48:	bf00      	nop
 8007c4a:	e000      	b.n	8007c4e <prvProcessReceivedCommands+0x1a6>
					break;
 8007c4c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007c4e:	4b08      	ldr	r3, [pc, #32]	@ (8007c70 <prvProcessReceivedCommands+0x1c8>)
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	1d39      	adds	r1, r7, #4
 8007c54:	2200      	movs	r2, #0
 8007c56:	4618      	mov	r0, r3
 8007c58:	f7fe fb4e 	bl	80062f8 <xQueueReceive>
 8007c5c:	4603      	mov	r3, r0
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	f47f af26 	bne.w	8007ab0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007c64:	bf00      	nop
 8007c66:	bf00      	nop
 8007c68:	3730      	adds	r7, #48	@ 0x30
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	bd80      	pop	{r7, pc}
 8007c6e:	bf00      	nop
 8007c70:	20000fd4 	.word	0x20000fd4

08007c74 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007c74:	b580      	push	{r7, lr}
 8007c76:	b088      	sub	sp, #32
 8007c78:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007c7a:	e049      	b.n	8007d10 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007c7c:	4b2e      	ldr	r3, [pc, #184]	@ (8007d38 <prvSwitchTimerLists+0xc4>)
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	68db      	ldr	r3, [r3, #12]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c86:	4b2c      	ldr	r3, [pc, #176]	@ (8007d38 <prvSwitchTimerLists+0xc4>)
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	68db      	ldr	r3, [r3, #12]
 8007c8c:	68db      	ldr	r3, [r3, #12]
 8007c8e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	3304      	adds	r3, #4
 8007c94:	4618      	mov	r0, r3
 8007c96:	f7fe f85b 	bl	8005d50 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	6a1b      	ldr	r3, [r3, #32]
 8007c9e:	68f8      	ldr	r0, [r7, #12]
 8007ca0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007ca8:	f003 0304 	and.w	r3, r3, #4
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d02f      	beq.n	8007d10 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	699b      	ldr	r3, [r3, #24]
 8007cb4:	693a      	ldr	r2, [r7, #16]
 8007cb6:	4413      	add	r3, r2
 8007cb8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007cba:	68ba      	ldr	r2, [r7, #8]
 8007cbc:	693b      	ldr	r3, [r7, #16]
 8007cbe:	429a      	cmp	r2, r3
 8007cc0:	d90e      	bls.n	8007ce0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	68ba      	ldr	r2, [r7, #8]
 8007cc6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	68fa      	ldr	r2, [r7, #12]
 8007ccc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007cce:	4b1a      	ldr	r3, [pc, #104]	@ (8007d38 <prvSwitchTimerLists+0xc4>)
 8007cd0:	681a      	ldr	r2, [r3, #0]
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	3304      	adds	r3, #4
 8007cd6:	4619      	mov	r1, r3
 8007cd8:	4610      	mov	r0, r2
 8007cda:	f7fe f800 	bl	8005cde <vListInsert>
 8007cde:	e017      	b.n	8007d10 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007ce0:	2300      	movs	r3, #0
 8007ce2:	9300      	str	r3, [sp, #0]
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	693a      	ldr	r2, [r7, #16]
 8007ce8:	2100      	movs	r1, #0
 8007cea:	68f8      	ldr	r0, [r7, #12]
 8007cec:	f7ff fd58 	bl	80077a0 <xTimerGenericCommand>
 8007cf0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d10b      	bne.n	8007d10 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8007cf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cfc:	f383 8811 	msr	BASEPRI, r3
 8007d00:	f3bf 8f6f 	isb	sy
 8007d04:	f3bf 8f4f 	dsb	sy
 8007d08:	603b      	str	r3, [r7, #0]
}
 8007d0a:	bf00      	nop
 8007d0c:	bf00      	nop
 8007d0e:	e7fd      	b.n	8007d0c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007d10:	4b09      	ldr	r3, [pc, #36]	@ (8007d38 <prvSwitchTimerLists+0xc4>)
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d1b0      	bne.n	8007c7c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007d1a:	4b07      	ldr	r3, [pc, #28]	@ (8007d38 <prvSwitchTimerLists+0xc4>)
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007d20:	4b06      	ldr	r3, [pc, #24]	@ (8007d3c <prvSwitchTimerLists+0xc8>)
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	4a04      	ldr	r2, [pc, #16]	@ (8007d38 <prvSwitchTimerLists+0xc4>)
 8007d26:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007d28:	4a04      	ldr	r2, [pc, #16]	@ (8007d3c <prvSwitchTimerLists+0xc8>)
 8007d2a:	697b      	ldr	r3, [r7, #20]
 8007d2c:	6013      	str	r3, [r2, #0]
}
 8007d2e:	bf00      	nop
 8007d30:	3718      	adds	r7, #24
 8007d32:	46bd      	mov	sp, r7
 8007d34:	bd80      	pop	{r7, pc}
 8007d36:	bf00      	nop
 8007d38:	20000fcc 	.word	0x20000fcc
 8007d3c:	20000fd0 	.word	0x20000fd0

08007d40 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007d40:	b580      	push	{r7, lr}
 8007d42:	b082      	sub	sp, #8
 8007d44:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007d46:	f000 f96f 	bl	8008028 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007d4a:	4b15      	ldr	r3, [pc, #84]	@ (8007da0 <prvCheckForValidListAndQueue+0x60>)
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d120      	bne.n	8007d94 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007d52:	4814      	ldr	r0, [pc, #80]	@ (8007da4 <prvCheckForValidListAndQueue+0x64>)
 8007d54:	f7fd ff72 	bl	8005c3c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007d58:	4813      	ldr	r0, [pc, #76]	@ (8007da8 <prvCheckForValidListAndQueue+0x68>)
 8007d5a:	f7fd ff6f 	bl	8005c3c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007d5e:	4b13      	ldr	r3, [pc, #76]	@ (8007dac <prvCheckForValidListAndQueue+0x6c>)
 8007d60:	4a10      	ldr	r2, [pc, #64]	@ (8007da4 <prvCheckForValidListAndQueue+0x64>)
 8007d62:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007d64:	4b12      	ldr	r3, [pc, #72]	@ (8007db0 <prvCheckForValidListAndQueue+0x70>)
 8007d66:	4a10      	ldr	r2, [pc, #64]	@ (8007da8 <prvCheckForValidListAndQueue+0x68>)
 8007d68:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	9300      	str	r3, [sp, #0]
 8007d6e:	4b11      	ldr	r3, [pc, #68]	@ (8007db4 <prvCheckForValidListAndQueue+0x74>)
 8007d70:	4a11      	ldr	r2, [pc, #68]	@ (8007db8 <prvCheckForValidListAndQueue+0x78>)
 8007d72:	2110      	movs	r1, #16
 8007d74:	200a      	movs	r0, #10
 8007d76:	f7fe f87f 	bl	8005e78 <xQueueGenericCreateStatic>
 8007d7a:	4603      	mov	r3, r0
 8007d7c:	4a08      	ldr	r2, [pc, #32]	@ (8007da0 <prvCheckForValidListAndQueue+0x60>)
 8007d7e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007d80:	4b07      	ldr	r3, [pc, #28]	@ (8007da0 <prvCheckForValidListAndQueue+0x60>)
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d005      	beq.n	8007d94 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007d88:	4b05      	ldr	r3, [pc, #20]	@ (8007da0 <prvCheckForValidListAndQueue+0x60>)
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	490b      	ldr	r1, [pc, #44]	@ (8007dbc <prvCheckForValidListAndQueue+0x7c>)
 8007d8e:	4618      	mov	r0, r3
 8007d90:	f7fe fca4 	bl	80066dc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007d94:	f000 f97a 	bl	800808c <vPortExitCritical>
}
 8007d98:	bf00      	nop
 8007d9a:	46bd      	mov	sp, r7
 8007d9c:	bd80      	pop	{r7, pc}
 8007d9e:	bf00      	nop
 8007da0:	20000fd4 	.word	0x20000fd4
 8007da4:	20000fa4 	.word	0x20000fa4
 8007da8:	20000fb8 	.word	0x20000fb8
 8007dac:	20000fcc 	.word	0x20000fcc
 8007db0:	20000fd0 	.word	0x20000fd0
 8007db4:	20001080 	.word	0x20001080
 8007db8:	20000fe0 	.word	0x20000fe0
 8007dbc:	08008880 	.word	0x08008880

08007dc0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007dc0:	b480      	push	{r7}
 8007dc2:	b085      	sub	sp, #20
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	60f8      	str	r0, [r7, #12]
 8007dc8:	60b9      	str	r1, [r7, #8]
 8007dca:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	3b04      	subs	r3, #4
 8007dd0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007dd8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	3b04      	subs	r3, #4
 8007dde:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007de0:	68bb      	ldr	r3, [r7, #8]
 8007de2:	f023 0201 	bic.w	r2, r3, #1
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	3b04      	subs	r3, #4
 8007dee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007df0:	4a0c      	ldr	r2, [pc, #48]	@ (8007e24 <pxPortInitialiseStack+0x64>)
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	3b14      	subs	r3, #20
 8007dfa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007dfc:	687a      	ldr	r2, [r7, #4]
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	3b04      	subs	r3, #4
 8007e06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	f06f 0202 	mvn.w	r2, #2
 8007e0e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	3b20      	subs	r3, #32
 8007e14:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007e16:	68fb      	ldr	r3, [r7, #12]
}
 8007e18:	4618      	mov	r0, r3
 8007e1a:	3714      	adds	r7, #20
 8007e1c:	46bd      	mov	sp, r7
 8007e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e22:	4770      	bx	lr
 8007e24:	08007e29 	.word	0x08007e29

08007e28 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007e28:	b480      	push	{r7}
 8007e2a:	b085      	sub	sp, #20
 8007e2c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007e2e:	2300      	movs	r3, #0
 8007e30:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007e32:	4b13      	ldr	r3, [pc, #76]	@ (8007e80 <prvTaskExitError+0x58>)
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e3a:	d00b      	beq.n	8007e54 <prvTaskExitError+0x2c>
	__asm volatile
 8007e3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e40:	f383 8811 	msr	BASEPRI, r3
 8007e44:	f3bf 8f6f 	isb	sy
 8007e48:	f3bf 8f4f 	dsb	sy
 8007e4c:	60fb      	str	r3, [r7, #12]
}
 8007e4e:	bf00      	nop
 8007e50:	bf00      	nop
 8007e52:	e7fd      	b.n	8007e50 <prvTaskExitError+0x28>
	__asm volatile
 8007e54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e58:	f383 8811 	msr	BASEPRI, r3
 8007e5c:	f3bf 8f6f 	isb	sy
 8007e60:	f3bf 8f4f 	dsb	sy
 8007e64:	60bb      	str	r3, [r7, #8]
}
 8007e66:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007e68:	bf00      	nop
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d0fc      	beq.n	8007e6a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007e70:	bf00      	nop
 8007e72:	bf00      	nop
 8007e74:	3714      	adds	r7, #20
 8007e76:	46bd      	mov	sp, r7
 8007e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7c:	4770      	bx	lr
 8007e7e:	bf00      	nop
 8007e80:	2000003c 	.word	0x2000003c
	...

08007e90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007e90:	4b07      	ldr	r3, [pc, #28]	@ (8007eb0 <pxCurrentTCBConst2>)
 8007e92:	6819      	ldr	r1, [r3, #0]
 8007e94:	6808      	ldr	r0, [r1, #0]
 8007e96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e9a:	f380 8809 	msr	PSP, r0
 8007e9e:	f3bf 8f6f 	isb	sy
 8007ea2:	f04f 0000 	mov.w	r0, #0
 8007ea6:	f380 8811 	msr	BASEPRI, r0
 8007eaa:	4770      	bx	lr
 8007eac:	f3af 8000 	nop.w

08007eb0 <pxCurrentTCBConst2>:
 8007eb0:	20000aa4 	.word	0x20000aa4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007eb4:	bf00      	nop
 8007eb6:	bf00      	nop

08007eb8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007eb8:	4808      	ldr	r0, [pc, #32]	@ (8007edc <prvPortStartFirstTask+0x24>)
 8007eba:	6800      	ldr	r0, [r0, #0]
 8007ebc:	6800      	ldr	r0, [r0, #0]
 8007ebe:	f380 8808 	msr	MSP, r0
 8007ec2:	f04f 0000 	mov.w	r0, #0
 8007ec6:	f380 8814 	msr	CONTROL, r0
 8007eca:	b662      	cpsie	i
 8007ecc:	b661      	cpsie	f
 8007ece:	f3bf 8f4f 	dsb	sy
 8007ed2:	f3bf 8f6f 	isb	sy
 8007ed6:	df00      	svc	0
 8007ed8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007eda:	bf00      	nop
 8007edc:	e000ed08 	.word	0xe000ed08

08007ee0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007ee0:	b580      	push	{r7, lr}
 8007ee2:	b086      	sub	sp, #24
 8007ee4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007ee6:	4b47      	ldr	r3, [pc, #284]	@ (8008004 <xPortStartScheduler+0x124>)
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	4a47      	ldr	r2, [pc, #284]	@ (8008008 <xPortStartScheduler+0x128>)
 8007eec:	4293      	cmp	r3, r2
 8007eee:	d10b      	bne.n	8007f08 <xPortStartScheduler+0x28>
	__asm volatile
 8007ef0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ef4:	f383 8811 	msr	BASEPRI, r3
 8007ef8:	f3bf 8f6f 	isb	sy
 8007efc:	f3bf 8f4f 	dsb	sy
 8007f00:	60fb      	str	r3, [r7, #12]
}
 8007f02:	bf00      	nop
 8007f04:	bf00      	nop
 8007f06:	e7fd      	b.n	8007f04 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007f08:	4b3e      	ldr	r3, [pc, #248]	@ (8008004 <xPortStartScheduler+0x124>)
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	4a3f      	ldr	r2, [pc, #252]	@ (800800c <xPortStartScheduler+0x12c>)
 8007f0e:	4293      	cmp	r3, r2
 8007f10:	d10b      	bne.n	8007f2a <xPortStartScheduler+0x4a>
	__asm volatile
 8007f12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f16:	f383 8811 	msr	BASEPRI, r3
 8007f1a:	f3bf 8f6f 	isb	sy
 8007f1e:	f3bf 8f4f 	dsb	sy
 8007f22:	613b      	str	r3, [r7, #16]
}
 8007f24:	bf00      	nop
 8007f26:	bf00      	nop
 8007f28:	e7fd      	b.n	8007f26 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007f2a:	4b39      	ldr	r3, [pc, #228]	@ (8008010 <xPortStartScheduler+0x130>)
 8007f2c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007f2e:	697b      	ldr	r3, [r7, #20]
 8007f30:	781b      	ldrb	r3, [r3, #0]
 8007f32:	b2db      	uxtb	r3, r3
 8007f34:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007f36:	697b      	ldr	r3, [r7, #20]
 8007f38:	22ff      	movs	r2, #255	@ 0xff
 8007f3a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007f3c:	697b      	ldr	r3, [r7, #20]
 8007f3e:	781b      	ldrb	r3, [r3, #0]
 8007f40:	b2db      	uxtb	r3, r3
 8007f42:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007f44:	78fb      	ldrb	r3, [r7, #3]
 8007f46:	b2db      	uxtb	r3, r3
 8007f48:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007f4c:	b2da      	uxtb	r2, r3
 8007f4e:	4b31      	ldr	r3, [pc, #196]	@ (8008014 <xPortStartScheduler+0x134>)
 8007f50:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007f52:	4b31      	ldr	r3, [pc, #196]	@ (8008018 <xPortStartScheduler+0x138>)
 8007f54:	2207      	movs	r2, #7
 8007f56:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007f58:	e009      	b.n	8007f6e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8007f5a:	4b2f      	ldr	r3, [pc, #188]	@ (8008018 <xPortStartScheduler+0x138>)
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	3b01      	subs	r3, #1
 8007f60:	4a2d      	ldr	r2, [pc, #180]	@ (8008018 <xPortStartScheduler+0x138>)
 8007f62:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007f64:	78fb      	ldrb	r3, [r7, #3]
 8007f66:	b2db      	uxtb	r3, r3
 8007f68:	005b      	lsls	r3, r3, #1
 8007f6a:	b2db      	uxtb	r3, r3
 8007f6c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007f6e:	78fb      	ldrb	r3, [r7, #3]
 8007f70:	b2db      	uxtb	r3, r3
 8007f72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f76:	2b80      	cmp	r3, #128	@ 0x80
 8007f78:	d0ef      	beq.n	8007f5a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007f7a:	4b27      	ldr	r3, [pc, #156]	@ (8008018 <xPortStartScheduler+0x138>)
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	f1c3 0307 	rsb	r3, r3, #7
 8007f82:	2b04      	cmp	r3, #4
 8007f84:	d00b      	beq.n	8007f9e <xPortStartScheduler+0xbe>
	__asm volatile
 8007f86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f8a:	f383 8811 	msr	BASEPRI, r3
 8007f8e:	f3bf 8f6f 	isb	sy
 8007f92:	f3bf 8f4f 	dsb	sy
 8007f96:	60bb      	str	r3, [r7, #8]
}
 8007f98:	bf00      	nop
 8007f9a:	bf00      	nop
 8007f9c:	e7fd      	b.n	8007f9a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007f9e:	4b1e      	ldr	r3, [pc, #120]	@ (8008018 <xPortStartScheduler+0x138>)
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	021b      	lsls	r3, r3, #8
 8007fa4:	4a1c      	ldr	r2, [pc, #112]	@ (8008018 <xPortStartScheduler+0x138>)
 8007fa6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007fa8:	4b1b      	ldr	r3, [pc, #108]	@ (8008018 <xPortStartScheduler+0x138>)
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007fb0:	4a19      	ldr	r2, [pc, #100]	@ (8008018 <xPortStartScheduler+0x138>)
 8007fb2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	b2da      	uxtb	r2, r3
 8007fb8:	697b      	ldr	r3, [r7, #20]
 8007fba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007fbc:	4b17      	ldr	r3, [pc, #92]	@ (800801c <xPortStartScheduler+0x13c>)
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	4a16      	ldr	r2, [pc, #88]	@ (800801c <xPortStartScheduler+0x13c>)
 8007fc2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007fc6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007fc8:	4b14      	ldr	r3, [pc, #80]	@ (800801c <xPortStartScheduler+0x13c>)
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	4a13      	ldr	r2, [pc, #76]	@ (800801c <xPortStartScheduler+0x13c>)
 8007fce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007fd2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007fd4:	f000 f8da 	bl	800818c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007fd8:	4b11      	ldr	r3, [pc, #68]	@ (8008020 <xPortStartScheduler+0x140>)
 8007fda:	2200      	movs	r2, #0
 8007fdc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007fde:	f000 f8f9 	bl	80081d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007fe2:	4b10      	ldr	r3, [pc, #64]	@ (8008024 <xPortStartScheduler+0x144>)
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	4a0f      	ldr	r2, [pc, #60]	@ (8008024 <xPortStartScheduler+0x144>)
 8007fe8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8007fec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007fee:	f7ff ff63 	bl	8007eb8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007ff2:	f7ff f82b 	bl	800704c <vTaskSwitchContext>
	prvTaskExitError();
 8007ff6:	f7ff ff17 	bl	8007e28 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007ffa:	2300      	movs	r3, #0
}
 8007ffc:	4618      	mov	r0, r3
 8007ffe:	3718      	adds	r7, #24
 8008000:	46bd      	mov	sp, r7
 8008002:	bd80      	pop	{r7, pc}
 8008004:	e000ed00 	.word	0xe000ed00
 8008008:	410fc271 	.word	0x410fc271
 800800c:	410fc270 	.word	0x410fc270
 8008010:	e000e400 	.word	0xe000e400
 8008014:	200010d0 	.word	0x200010d0
 8008018:	200010d4 	.word	0x200010d4
 800801c:	e000ed20 	.word	0xe000ed20
 8008020:	2000003c 	.word	0x2000003c
 8008024:	e000ef34 	.word	0xe000ef34

08008028 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008028:	b480      	push	{r7}
 800802a:	b083      	sub	sp, #12
 800802c:	af00      	add	r7, sp, #0
	__asm volatile
 800802e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008032:	f383 8811 	msr	BASEPRI, r3
 8008036:	f3bf 8f6f 	isb	sy
 800803a:	f3bf 8f4f 	dsb	sy
 800803e:	607b      	str	r3, [r7, #4]
}
 8008040:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008042:	4b10      	ldr	r3, [pc, #64]	@ (8008084 <vPortEnterCritical+0x5c>)
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	3301      	adds	r3, #1
 8008048:	4a0e      	ldr	r2, [pc, #56]	@ (8008084 <vPortEnterCritical+0x5c>)
 800804a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800804c:	4b0d      	ldr	r3, [pc, #52]	@ (8008084 <vPortEnterCritical+0x5c>)
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	2b01      	cmp	r3, #1
 8008052:	d110      	bne.n	8008076 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008054:	4b0c      	ldr	r3, [pc, #48]	@ (8008088 <vPortEnterCritical+0x60>)
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	b2db      	uxtb	r3, r3
 800805a:	2b00      	cmp	r3, #0
 800805c:	d00b      	beq.n	8008076 <vPortEnterCritical+0x4e>
	__asm volatile
 800805e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008062:	f383 8811 	msr	BASEPRI, r3
 8008066:	f3bf 8f6f 	isb	sy
 800806a:	f3bf 8f4f 	dsb	sy
 800806e:	603b      	str	r3, [r7, #0]
}
 8008070:	bf00      	nop
 8008072:	bf00      	nop
 8008074:	e7fd      	b.n	8008072 <vPortEnterCritical+0x4a>
	}
}
 8008076:	bf00      	nop
 8008078:	370c      	adds	r7, #12
 800807a:	46bd      	mov	sp, r7
 800807c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008080:	4770      	bx	lr
 8008082:	bf00      	nop
 8008084:	2000003c 	.word	0x2000003c
 8008088:	e000ed04 	.word	0xe000ed04

0800808c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800808c:	b480      	push	{r7}
 800808e:	b083      	sub	sp, #12
 8008090:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008092:	4b12      	ldr	r3, [pc, #72]	@ (80080dc <vPortExitCritical+0x50>)
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	2b00      	cmp	r3, #0
 8008098:	d10b      	bne.n	80080b2 <vPortExitCritical+0x26>
	__asm volatile
 800809a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800809e:	f383 8811 	msr	BASEPRI, r3
 80080a2:	f3bf 8f6f 	isb	sy
 80080a6:	f3bf 8f4f 	dsb	sy
 80080aa:	607b      	str	r3, [r7, #4]
}
 80080ac:	bf00      	nop
 80080ae:	bf00      	nop
 80080b0:	e7fd      	b.n	80080ae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80080b2:	4b0a      	ldr	r3, [pc, #40]	@ (80080dc <vPortExitCritical+0x50>)
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	3b01      	subs	r3, #1
 80080b8:	4a08      	ldr	r2, [pc, #32]	@ (80080dc <vPortExitCritical+0x50>)
 80080ba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80080bc:	4b07      	ldr	r3, [pc, #28]	@ (80080dc <vPortExitCritical+0x50>)
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d105      	bne.n	80080d0 <vPortExitCritical+0x44>
 80080c4:	2300      	movs	r3, #0
 80080c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80080c8:	683b      	ldr	r3, [r7, #0]
 80080ca:	f383 8811 	msr	BASEPRI, r3
}
 80080ce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80080d0:	bf00      	nop
 80080d2:	370c      	adds	r7, #12
 80080d4:	46bd      	mov	sp, r7
 80080d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080da:	4770      	bx	lr
 80080dc:	2000003c 	.word	0x2000003c

080080e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80080e0:	f3ef 8009 	mrs	r0, PSP
 80080e4:	f3bf 8f6f 	isb	sy
 80080e8:	4b15      	ldr	r3, [pc, #84]	@ (8008140 <pxCurrentTCBConst>)
 80080ea:	681a      	ldr	r2, [r3, #0]
 80080ec:	f01e 0f10 	tst.w	lr, #16
 80080f0:	bf08      	it	eq
 80080f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80080f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080fa:	6010      	str	r0, [r2, #0]
 80080fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008100:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008104:	f380 8811 	msr	BASEPRI, r0
 8008108:	f3bf 8f4f 	dsb	sy
 800810c:	f3bf 8f6f 	isb	sy
 8008110:	f7fe ff9c 	bl	800704c <vTaskSwitchContext>
 8008114:	f04f 0000 	mov.w	r0, #0
 8008118:	f380 8811 	msr	BASEPRI, r0
 800811c:	bc09      	pop	{r0, r3}
 800811e:	6819      	ldr	r1, [r3, #0]
 8008120:	6808      	ldr	r0, [r1, #0]
 8008122:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008126:	f01e 0f10 	tst.w	lr, #16
 800812a:	bf08      	it	eq
 800812c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008130:	f380 8809 	msr	PSP, r0
 8008134:	f3bf 8f6f 	isb	sy
 8008138:	4770      	bx	lr
 800813a:	bf00      	nop
 800813c:	f3af 8000 	nop.w

08008140 <pxCurrentTCBConst>:
 8008140:	20000aa4 	.word	0x20000aa4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008144:	bf00      	nop
 8008146:	bf00      	nop

08008148 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008148:	b580      	push	{r7, lr}
 800814a:	b082      	sub	sp, #8
 800814c:	af00      	add	r7, sp, #0
	__asm volatile
 800814e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008152:	f383 8811 	msr	BASEPRI, r3
 8008156:	f3bf 8f6f 	isb	sy
 800815a:	f3bf 8f4f 	dsb	sy
 800815e:	607b      	str	r3, [r7, #4]
}
 8008160:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008162:	f7fe feb9 	bl	8006ed8 <xTaskIncrementTick>
 8008166:	4603      	mov	r3, r0
 8008168:	2b00      	cmp	r3, #0
 800816a:	d003      	beq.n	8008174 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800816c:	4b06      	ldr	r3, [pc, #24]	@ (8008188 <xPortSysTickHandler+0x40>)
 800816e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008172:	601a      	str	r2, [r3, #0]
 8008174:	2300      	movs	r3, #0
 8008176:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008178:	683b      	ldr	r3, [r7, #0]
 800817a:	f383 8811 	msr	BASEPRI, r3
}
 800817e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008180:	bf00      	nop
 8008182:	3708      	adds	r7, #8
 8008184:	46bd      	mov	sp, r7
 8008186:	bd80      	pop	{r7, pc}
 8008188:	e000ed04 	.word	0xe000ed04

0800818c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800818c:	b480      	push	{r7}
 800818e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008190:	4b0b      	ldr	r3, [pc, #44]	@ (80081c0 <vPortSetupTimerInterrupt+0x34>)
 8008192:	2200      	movs	r2, #0
 8008194:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008196:	4b0b      	ldr	r3, [pc, #44]	@ (80081c4 <vPortSetupTimerInterrupt+0x38>)
 8008198:	2200      	movs	r2, #0
 800819a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800819c:	4b0a      	ldr	r3, [pc, #40]	@ (80081c8 <vPortSetupTimerInterrupt+0x3c>)
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	4a0a      	ldr	r2, [pc, #40]	@ (80081cc <vPortSetupTimerInterrupt+0x40>)
 80081a2:	fba2 2303 	umull	r2, r3, r2, r3
 80081a6:	099b      	lsrs	r3, r3, #6
 80081a8:	4a09      	ldr	r2, [pc, #36]	@ (80081d0 <vPortSetupTimerInterrupt+0x44>)
 80081aa:	3b01      	subs	r3, #1
 80081ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80081ae:	4b04      	ldr	r3, [pc, #16]	@ (80081c0 <vPortSetupTimerInterrupt+0x34>)
 80081b0:	2207      	movs	r2, #7
 80081b2:	601a      	str	r2, [r3, #0]
}
 80081b4:	bf00      	nop
 80081b6:	46bd      	mov	sp, r7
 80081b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081bc:	4770      	bx	lr
 80081be:	bf00      	nop
 80081c0:	e000e010 	.word	0xe000e010
 80081c4:	e000e018 	.word	0xe000e018
 80081c8:	20000030 	.word	0x20000030
 80081cc:	10624dd3 	.word	0x10624dd3
 80081d0:	e000e014 	.word	0xe000e014

080081d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80081d4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80081e4 <vPortEnableVFP+0x10>
 80081d8:	6801      	ldr	r1, [r0, #0]
 80081da:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80081de:	6001      	str	r1, [r0, #0]
 80081e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80081e2:	bf00      	nop
 80081e4:	e000ed88 	.word	0xe000ed88

080081e8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80081e8:	b480      	push	{r7}
 80081ea:	b085      	sub	sp, #20
 80081ec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80081ee:	f3ef 8305 	mrs	r3, IPSR
 80081f2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	2b0f      	cmp	r3, #15
 80081f8:	d915      	bls.n	8008226 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80081fa:	4a18      	ldr	r2, [pc, #96]	@ (800825c <vPortValidateInterruptPriority+0x74>)
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	4413      	add	r3, r2
 8008200:	781b      	ldrb	r3, [r3, #0]
 8008202:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008204:	4b16      	ldr	r3, [pc, #88]	@ (8008260 <vPortValidateInterruptPriority+0x78>)
 8008206:	781b      	ldrb	r3, [r3, #0]
 8008208:	7afa      	ldrb	r2, [r7, #11]
 800820a:	429a      	cmp	r2, r3
 800820c:	d20b      	bcs.n	8008226 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800820e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008212:	f383 8811 	msr	BASEPRI, r3
 8008216:	f3bf 8f6f 	isb	sy
 800821a:	f3bf 8f4f 	dsb	sy
 800821e:	607b      	str	r3, [r7, #4]
}
 8008220:	bf00      	nop
 8008222:	bf00      	nop
 8008224:	e7fd      	b.n	8008222 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008226:	4b0f      	ldr	r3, [pc, #60]	@ (8008264 <vPortValidateInterruptPriority+0x7c>)
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800822e:	4b0e      	ldr	r3, [pc, #56]	@ (8008268 <vPortValidateInterruptPriority+0x80>)
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	429a      	cmp	r2, r3
 8008234:	d90b      	bls.n	800824e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008236:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800823a:	f383 8811 	msr	BASEPRI, r3
 800823e:	f3bf 8f6f 	isb	sy
 8008242:	f3bf 8f4f 	dsb	sy
 8008246:	603b      	str	r3, [r7, #0]
}
 8008248:	bf00      	nop
 800824a:	bf00      	nop
 800824c:	e7fd      	b.n	800824a <vPortValidateInterruptPriority+0x62>
	}
 800824e:	bf00      	nop
 8008250:	3714      	adds	r7, #20
 8008252:	46bd      	mov	sp, r7
 8008254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008258:	4770      	bx	lr
 800825a:	bf00      	nop
 800825c:	e000e3f0 	.word	0xe000e3f0
 8008260:	200010d0 	.word	0x200010d0
 8008264:	e000ed0c 	.word	0xe000ed0c
 8008268:	200010d4 	.word	0x200010d4

0800826c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800826c:	b580      	push	{r7, lr}
 800826e:	b08a      	sub	sp, #40	@ 0x28
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008274:	2300      	movs	r3, #0
 8008276:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008278:	f7fe fd72 	bl	8006d60 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800827c:	4b5c      	ldr	r3, [pc, #368]	@ (80083f0 <pvPortMalloc+0x184>)
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	2b00      	cmp	r3, #0
 8008282:	d101      	bne.n	8008288 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008284:	f000 f924 	bl	80084d0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008288:	4b5a      	ldr	r3, [pc, #360]	@ (80083f4 <pvPortMalloc+0x188>)
 800828a:	681a      	ldr	r2, [r3, #0]
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	4013      	ands	r3, r2
 8008290:	2b00      	cmp	r3, #0
 8008292:	f040 8095 	bne.w	80083c0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	2b00      	cmp	r3, #0
 800829a:	d01e      	beq.n	80082da <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800829c:	2208      	movs	r2, #8
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	4413      	add	r3, r2
 80082a2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	f003 0307 	and.w	r3, r3, #7
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d015      	beq.n	80082da <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	f023 0307 	bic.w	r3, r3, #7
 80082b4:	3308      	adds	r3, #8
 80082b6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	f003 0307 	and.w	r3, r3, #7
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d00b      	beq.n	80082da <pvPortMalloc+0x6e>
	__asm volatile
 80082c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082c6:	f383 8811 	msr	BASEPRI, r3
 80082ca:	f3bf 8f6f 	isb	sy
 80082ce:	f3bf 8f4f 	dsb	sy
 80082d2:	617b      	str	r3, [r7, #20]
}
 80082d4:	bf00      	nop
 80082d6:	bf00      	nop
 80082d8:	e7fd      	b.n	80082d6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d06f      	beq.n	80083c0 <pvPortMalloc+0x154>
 80082e0:	4b45      	ldr	r3, [pc, #276]	@ (80083f8 <pvPortMalloc+0x18c>)
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	687a      	ldr	r2, [r7, #4]
 80082e6:	429a      	cmp	r2, r3
 80082e8:	d86a      	bhi.n	80083c0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80082ea:	4b44      	ldr	r3, [pc, #272]	@ (80083fc <pvPortMalloc+0x190>)
 80082ec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80082ee:	4b43      	ldr	r3, [pc, #268]	@ (80083fc <pvPortMalloc+0x190>)
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80082f4:	e004      	b.n	8008300 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80082f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082f8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80082fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008300:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008302:	685b      	ldr	r3, [r3, #4]
 8008304:	687a      	ldr	r2, [r7, #4]
 8008306:	429a      	cmp	r2, r3
 8008308:	d903      	bls.n	8008312 <pvPortMalloc+0xa6>
 800830a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	2b00      	cmp	r3, #0
 8008310:	d1f1      	bne.n	80082f6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008312:	4b37      	ldr	r3, [pc, #220]	@ (80083f0 <pvPortMalloc+0x184>)
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008318:	429a      	cmp	r2, r3
 800831a:	d051      	beq.n	80083c0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800831c:	6a3b      	ldr	r3, [r7, #32]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	2208      	movs	r2, #8
 8008322:	4413      	add	r3, r2
 8008324:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008328:	681a      	ldr	r2, [r3, #0]
 800832a:	6a3b      	ldr	r3, [r7, #32]
 800832c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800832e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008330:	685a      	ldr	r2, [r3, #4]
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	1ad2      	subs	r2, r2, r3
 8008336:	2308      	movs	r3, #8
 8008338:	005b      	lsls	r3, r3, #1
 800833a:	429a      	cmp	r2, r3
 800833c:	d920      	bls.n	8008380 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800833e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	4413      	add	r3, r2
 8008344:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008346:	69bb      	ldr	r3, [r7, #24]
 8008348:	f003 0307 	and.w	r3, r3, #7
 800834c:	2b00      	cmp	r3, #0
 800834e:	d00b      	beq.n	8008368 <pvPortMalloc+0xfc>
	__asm volatile
 8008350:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008354:	f383 8811 	msr	BASEPRI, r3
 8008358:	f3bf 8f6f 	isb	sy
 800835c:	f3bf 8f4f 	dsb	sy
 8008360:	613b      	str	r3, [r7, #16]
}
 8008362:	bf00      	nop
 8008364:	bf00      	nop
 8008366:	e7fd      	b.n	8008364 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008368:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800836a:	685a      	ldr	r2, [r3, #4]
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	1ad2      	subs	r2, r2, r3
 8008370:	69bb      	ldr	r3, [r7, #24]
 8008372:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008376:	687a      	ldr	r2, [r7, #4]
 8008378:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800837a:	69b8      	ldr	r0, [r7, #24]
 800837c:	f000 f90a 	bl	8008594 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008380:	4b1d      	ldr	r3, [pc, #116]	@ (80083f8 <pvPortMalloc+0x18c>)
 8008382:	681a      	ldr	r2, [r3, #0]
 8008384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008386:	685b      	ldr	r3, [r3, #4]
 8008388:	1ad3      	subs	r3, r2, r3
 800838a:	4a1b      	ldr	r2, [pc, #108]	@ (80083f8 <pvPortMalloc+0x18c>)
 800838c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800838e:	4b1a      	ldr	r3, [pc, #104]	@ (80083f8 <pvPortMalloc+0x18c>)
 8008390:	681a      	ldr	r2, [r3, #0]
 8008392:	4b1b      	ldr	r3, [pc, #108]	@ (8008400 <pvPortMalloc+0x194>)
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	429a      	cmp	r2, r3
 8008398:	d203      	bcs.n	80083a2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800839a:	4b17      	ldr	r3, [pc, #92]	@ (80083f8 <pvPortMalloc+0x18c>)
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	4a18      	ldr	r2, [pc, #96]	@ (8008400 <pvPortMalloc+0x194>)
 80083a0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80083a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083a4:	685a      	ldr	r2, [r3, #4]
 80083a6:	4b13      	ldr	r3, [pc, #76]	@ (80083f4 <pvPortMalloc+0x188>)
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	431a      	orrs	r2, r3
 80083ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083ae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80083b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083b2:	2200      	movs	r2, #0
 80083b4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80083b6:	4b13      	ldr	r3, [pc, #76]	@ (8008404 <pvPortMalloc+0x198>)
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	3301      	adds	r3, #1
 80083bc:	4a11      	ldr	r2, [pc, #68]	@ (8008404 <pvPortMalloc+0x198>)
 80083be:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80083c0:	f7fe fcdc 	bl	8006d7c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80083c4:	69fb      	ldr	r3, [r7, #28]
 80083c6:	f003 0307 	and.w	r3, r3, #7
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d00b      	beq.n	80083e6 <pvPortMalloc+0x17a>
	__asm volatile
 80083ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083d2:	f383 8811 	msr	BASEPRI, r3
 80083d6:	f3bf 8f6f 	isb	sy
 80083da:	f3bf 8f4f 	dsb	sy
 80083de:	60fb      	str	r3, [r7, #12]
}
 80083e0:	bf00      	nop
 80083e2:	bf00      	nop
 80083e4:	e7fd      	b.n	80083e2 <pvPortMalloc+0x176>
	return pvReturn;
 80083e6:	69fb      	ldr	r3, [r7, #28]
}
 80083e8:	4618      	mov	r0, r3
 80083ea:	3728      	adds	r7, #40	@ 0x28
 80083ec:	46bd      	mov	sp, r7
 80083ee:	bd80      	pop	{r7, pc}
 80083f0:	20001c98 	.word	0x20001c98
 80083f4:	20001cac 	.word	0x20001cac
 80083f8:	20001c9c 	.word	0x20001c9c
 80083fc:	20001c90 	.word	0x20001c90
 8008400:	20001ca0 	.word	0x20001ca0
 8008404:	20001ca4 	.word	0x20001ca4

08008408 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008408:	b580      	push	{r7, lr}
 800840a:	b086      	sub	sp, #24
 800840c:	af00      	add	r7, sp, #0
 800840e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	2b00      	cmp	r3, #0
 8008418:	d04f      	beq.n	80084ba <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800841a:	2308      	movs	r3, #8
 800841c:	425b      	negs	r3, r3
 800841e:	697a      	ldr	r2, [r7, #20]
 8008420:	4413      	add	r3, r2
 8008422:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008424:	697b      	ldr	r3, [r7, #20]
 8008426:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008428:	693b      	ldr	r3, [r7, #16]
 800842a:	685a      	ldr	r2, [r3, #4]
 800842c:	4b25      	ldr	r3, [pc, #148]	@ (80084c4 <vPortFree+0xbc>)
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	4013      	ands	r3, r2
 8008432:	2b00      	cmp	r3, #0
 8008434:	d10b      	bne.n	800844e <vPortFree+0x46>
	__asm volatile
 8008436:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800843a:	f383 8811 	msr	BASEPRI, r3
 800843e:	f3bf 8f6f 	isb	sy
 8008442:	f3bf 8f4f 	dsb	sy
 8008446:	60fb      	str	r3, [r7, #12]
}
 8008448:	bf00      	nop
 800844a:	bf00      	nop
 800844c:	e7fd      	b.n	800844a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800844e:	693b      	ldr	r3, [r7, #16]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	2b00      	cmp	r3, #0
 8008454:	d00b      	beq.n	800846e <vPortFree+0x66>
	__asm volatile
 8008456:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800845a:	f383 8811 	msr	BASEPRI, r3
 800845e:	f3bf 8f6f 	isb	sy
 8008462:	f3bf 8f4f 	dsb	sy
 8008466:	60bb      	str	r3, [r7, #8]
}
 8008468:	bf00      	nop
 800846a:	bf00      	nop
 800846c:	e7fd      	b.n	800846a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800846e:	693b      	ldr	r3, [r7, #16]
 8008470:	685a      	ldr	r2, [r3, #4]
 8008472:	4b14      	ldr	r3, [pc, #80]	@ (80084c4 <vPortFree+0xbc>)
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	4013      	ands	r3, r2
 8008478:	2b00      	cmp	r3, #0
 800847a:	d01e      	beq.n	80084ba <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800847c:	693b      	ldr	r3, [r7, #16]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	2b00      	cmp	r3, #0
 8008482:	d11a      	bne.n	80084ba <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008484:	693b      	ldr	r3, [r7, #16]
 8008486:	685a      	ldr	r2, [r3, #4]
 8008488:	4b0e      	ldr	r3, [pc, #56]	@ (80084c4 <vPortFree+0xbc>)
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	43db      	mvns	r3, r3
 800848e:	401a      	ands	r2, r3
 8008490:	693b      	ldr	r3, [r7, #16]
 8008492:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008494:	f7fe fc64 	bl	8006d60 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008498:	693b      	ldr	r3, [r7, #16]
 800849a:	685a      	ldr	r2, [r3, #4]
 800849c:	4b0a      	ldr	r3, [pc, #40]	@ (80084c8 <vPortFree+0xc0>)
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	4413      	add	r3, r2
 80084a2:	4a09      	ldr	r2, [pc, #36]	@ (80084c8 <vPortFree+0xc0>)
 80084a4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80084a6:	6938      	ldr	r0, [r7, #16]
 80084a8:	f000 f874 	bl	8008594 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80084ac:	4b07      	ldr	r3, [pc, #28]	@ (80084cc <vPortFree+0xc4>)
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	3301      	adds	r3, #1
 80084b2:	4a06      	ldr	r2, [pc, #24]	@ (80084cc <vPortFree+0xc4>)
 80084b4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80084b6:	f7fe fc61 	bl	8006d7c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80084ba:	bf00      	nop
 80084bc:	3718      	adds	r7, #24
 80084be:	46bd      	mov	sp, r7
 80084c0:	bd80      	pop	{r7, pc}
 80084c2:	bf00      	nop
 80084c4:	20001cac 	.word	0x20001cac
 80084c8:	20001c9c 	.word	0x20001c9c
 80084cc:	20001ca8 	.word	0x20001ca8

080084d0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80084d0:	b480      	push	{r7}
 80084d2:	b085      	sub	sp, #20
 80084d4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80084d6:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 80084da:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80084dc:	4b27      	ldr	r3, [pc, #156]	@ (800857c <prvHeapInit+0xac>)
 80084de:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	f003 0307 	and.w	r3, r3, #7
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d00c      	beq.n	8008504 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	3307      	adds	r3, #7
 80084ee:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	f023 0307 	bic.w	r3, r3, #7
 80084f6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80084f8:	68ba      	ldr	r2, [r7, #8]
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	1ad3      	subs	r3, r2, r3
 80084fe:	4a1f      	ldr	r2, [pc, #124]	@ (800857c <prvHeapInit+0xac>)
 8008500:	4413      	add	r3, r2
 8008502:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008508:	4a1d      	ldr	r2, [pc, #116]	@ (8008580 <prvHeapInit+0xb0>)
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800850e:	4b1c      	ldr	r3, [pc, #112]	@ (8008580 <prvHeapInit+0xb0>)
 8008510:	2200      	movs	r2, #0
 8008512:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	68ba      	ldr	r2, [r7, #8]
 8008518:	4413      	add	r3, r2
 800851a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800851c:	2208      	movs	r2, #8
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	1a9b      	subs	r3, r3, r2
 8008522:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	f023 0307 	bic.w	r3, r3, #7
 800852a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	4a15      	ldr	r2, [pc, #84]	@ (8008584 <prvHeapInit+0xb4>)
 8008530:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008532:	4b14      	ldr	r3, [pc, #80]	@ (8008584 <prvHeapInit+0xb4>)
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	2200      	movs	r2, #0
 8008538:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800853a:	4b12      	ldr	r3, [pc, #72]	@ (8008584 <prvHeapInit+0xb4>)
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	2200      	movs	r2, #0
 8008540:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008546:	683b      	ldr	r3, [r7, #0]
 8008548:	68fa      	ldr	r2, [r7, #12]
 800854a:	1ad2      	subs	r2, r2, r3
 800854c:	683b      	ldr	r3, [r7, #0]
 800854e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008550:	4b0c      	ldr	r3, [pc, #48]	@ (8008584 <prvHeapInit+0xb4>)
 8008552:	681a      	ldr	r2, [r3, #0]
 8008554:	683b      	ldr	r3, [r7, #0]
 8008556:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008558:	683b      	ldr	r3, [r7, #0]
 800855a:	685b      	ldr	r3, [r3, #4]
 800855c:	4a0a      	ldr	r2, [pc, #40]	@ (8008588 <prvHeapInit+0xb8>)
 800855e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008560:	683b      	ldr	r3, [r7, #0]
 8008562:	685b      	ldr	r3, [r3, #4]
 8008564:	4a09      	ldr	r2, [pc, #36]	@ (800858c <prvHeapInit+0xbc>)
 8008566:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008568:	4b09      	ldr	r3, [pc, #36]	@ (8008590 <prvHeapInit+0xc0>)
 800856a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800856e:	601a      	str	r2, [r3, #0]
}
 8008570:	bf00      	nop
 8008572:	3714      	adds	r7, #20
 8008574:	46bd      	mov	sp, r7
 8008576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800857a:	4770      	bx	lr
 800857c:	200010d8 	.word	0x200010d8
 8008580:	20001c90 	.word	0x20001c90
 8008584:	20001c98 	.word	0x20001c98
 8008588:	20001ca0 	.word	0x20001ca0
 800858c:	20001c9c 	.word	0x20001c9c
 8008590:	20001cac 	.word	0x20001cac

08008594 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008594:	b480      	push	{r7}
 8008596:	b085      	sub	sp, #20
 8008598:	af00      	add	r7, sp, #0
 800859a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800859c:	4b28      	ldr	r3, [pc, #160]	@ (8008640 <prvInsertBlockIntoFreeList+0xac>)
 800859e:	60fb      	str	r3, [r7, #12]
 80085a0:	e002      	b.n	80085a8 <prvInsertBlockIntoFreeList+0x14>
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	60fb      	str	r3, [r7, #12]
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	687a      	ldr	r2, [r7, #4]
 80085ae:	429a      	cmp	r2, r3
 80085b0:	d8f7      	bhi.n	80085a2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	685b      	ldr	r3, [r3, #4]
 80085ba:	68ba      	ldr	r2, [r7, #8]
 80085bc:	4413      	add	r3, r2
 80085be:	687a      	ldr	r2, [r7, #4]
 80085c0:	429a      	cmp	r2, r3
 80085c2:	d108      	bne.n	80085d6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	685a      	ldr	r2, [r3, #4]
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	685b      	ldr	r3, [r3, #4]
 80085cc:	441a      	add	r2, r3
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	685b      	ldr	r3, [r3, #4]
 80085de:	68ba      	ldr	r2, [r7, #8]
 80085e0:	441a      	add	r2, r3
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	429a      	cmp	r2, r3
 80085e8:	d118      	bne.n	800861c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	681a      	ldr	r2, [r3, #0]
 80085ee:	4b15      	ldr	r3, [pc, #84]	@ (8008644 <prvInsertBlockIntoFreeList+0xb0>)
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	429a      	cmp	r2, r3
 80085f4:	d00d      	beq.n	8008612 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	685a      	ldr	r2, [r3, #4]
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	685b      	ldr	r3, [r3, #4]
 8008600:	441a      	add	r2, r3
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	681a      	ldr	r2, [r3, #0]
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	601a      	str	r2, [r3, #0]
 8008610:	e008      	b.n	8008624 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008612:	4b0c      	ldr	r3, [pc, #48]	@ (8008644 <prvInsertBlockIntoFreeList+0xb0>)
 8008614:	681a      	ldr	r2, [r3, #0]
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	601a      	str	r2, [r3, #0]
 800861a:	e003      	b.n	8008624 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	681a      	ldr	r2, [r3, #0]
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008624:	68fa      	ldr	r2, [r7, #12]
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	429a      	cmp	r2, r3
 800862a:	d002      	beq.n	8008632 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	687a      	ldr	r2, [r7, #4]
 8008630:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008632:	bf00      	nop
 8008634:	3714      	adds	r7, #20
 8008636:	46bd      	mov	sp, r7
 8008638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800863c:	4770      	bx	lr
 800863e:	bf00      	nop
 8008640:	20001c90 	.word	0x20001c90
 8008644:	20001c98 	.word	0x20001c98

08008648 <memset>:
 8008648:	4402      	add	r2, r0
 800864a:	4603      	mov	r3, r0
 800864c:	4293      	cmp	r3, r2
 800864e:	d100      	bne.n	8008652 <memset+0xa>
 8008650:	4770      	bx	lr
 8008652:	f803 1b01 	strb.w	r1, [r3], #1
 8008656:	e7f9      	b.n	800864c <memset+0x4>

08008658 <_reclaim_reent>:
 8008658:	4b2d      	ldr	r3, [pc, #180]	@ (8008710 <_reclaim_reent+0xb8>)
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	4283      	cmp	r3, r0
 800865e:	b570      	push	{r4, r5, r6, lr}
 8008660:	4604      	mov	r4, r0
 8008662:	d053      	beq.n	800870c <_reclaim_reent+0xb4>
 8008664:	69c3      	ldr	r3, [r0, #28]
 8008666:	b31b      	cbz	r3, 80086b0 <_reclaim_reent+0x58>
 8008668:	68db      	ldr	r3, [r3, #12]
 800866a:	b163      	cbz	r3, 8008686 <_reclaim_reent+0x2e>
 800866c:	2500      	movs	r5, #0
 800866e:	69e3      	ldr	r3, [r4, #28]
 8008670:	68db      	ldr	r3, [r3, #12]
 8008672:	5959      	ldr	r1, [r3, r5]
 8008674:	b9b1      	cbnz	r1, 80086a4 <_reclaim_reent+0x4c>
 8008676:	3504      	adds	r5, #4
 8008678:	2d80      	cmp	r5, #128	@ 0x80
 800867a:	d1f8      	bne.n	800866e <_reclaim_reent+0x16>
 800867c:	69e3      	ldr	r3, [r4, #28]
 800867e:	4620      	mov	r0, r4
 8008680:	68d9      	ldr	r1, [r3, #12]
 8008682:	f000 f87b 	bl	800877c <_free_r>
 8008686:	69e3      	ldr	r3, [r4, #28]
 8008688:	6819      	ldr	r1, [r3, #0]
 800868a:	b111      	cbz	r1, 8008692 <_reclaim_reent+0x3a>
 800868c:	4620      	mov	r0, r4
 800868e:	f000 f875 	bl	800877c <_free_r>
 8008692:	69e3      	ldr	r3, [r4, #28]
 8008694:	689d      	ldr	r5, [r3, #8]
 8008696:	b15d      	cbz	r5, 80086b0 <_reclaim_reent+0x58>
 8008698:	4629      	mov	r1, r5
 800869a:	4620      	mov	r0, r4
 800869c:	682d      	ldr	r5, [r5, #0]
 800869e:	f000 f86d 	bl	800877c <_free_r>
 80086a2:	e7f8      	b.n	8008696 <_reclaim_reent+0x3e>
 80086a4:	680e      	ldr	r6, [r1, #0]
 80086a6:	4620      	mov	r0, r4
 80086a8:	f000 f868 	bl	800877c <_free_r>
 80086ac:	4631      	mov	r1, r6
 80086ae:	e7e1      	b.n	8008674 <_reclaim_reent+0x1c>
 80086b0:	6961      	ldr	r1, [r4, #20]
 80086b2:	b111      	cbz	r1, 80086ba <_reclaim_reent+0x62>
 80086b4:	4620      	mov	r0, r4
 80086b6:	f000 f861 	bl	800877c <_free_r>
 80086ba:	69e1      	ldr	r1, [r4, #28]
 80086bc:	b111      	cbz	r1, 80086c4 <_reclaim_reent+0x6c>
 80086be:	4620      	mov	r0, r4
 80086c0:	f000 f85c 	bl	800877c <_free_r>
 80086c4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80086c6:	b111      	cbz	r1, 80086ce <_reclaim_reent+0x76>
 80086c8:	4620      	mov	r0, r4
 80086ca:	f000 f857 	bl	800877c <_free_r>
 80086ce:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80086d0:	b111      	cbz	r1, 80086d8 <_reclaim_reent+0x80>
 80086d2:	4620      	mov	r0, r4
 80086d4:	f000 f852 	bl	800877c <_free_r>
 80086d8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80086da:	b111      	cbz	r1, 80086e2 <_reclaim_reent+0x8a>
 80086dc:	4620      	mov	r0, r4
 80086de:	f000 f84d 	bl	800877c <_free_r>
 80086e2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80086e4:	b111      	cbz	r1, 80086ec <_reclaim_reent+0x94>
 80086e6:	4620      	mov	r0, r4
 80086e8:	f000 f848 	bl	800877c <_free_r>
 80086ec:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80086ee:	b111      	cbz	r1, 80086f6 <_reclaim_reent+0x9e>
 80086f0:	4620      	mov	r0, r4
 80086f2:	f000 f843 	bl	800877c <_free_r>
 80086f6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80086f8:	b111      	cbz	r1, 8008700 <_reclaim_reent+0xa8>
 80086fa:	4620      	mov	r0, r4
 80086fc:	f000 f83e 	bl	800877c <_free_r>
 8008700:	6a23      	ldr	r3, [r4, #32]
 8008702:	b11b      	cbz	r3, 800870c <_reclaim_reent+0xb4>
 8008704:	4620      	mov	r0, r4
 8008706:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800870a:	4718      	bx	r3
 800870c:	bd70      	pop	{r4, r5, r6, pc}
 800870e:	bf00      	nop
 8008710:	20000040 	.word	0x20000040

08008714 <__libc_init_array>:
 8008714:	b570      	push	{r4, r5, r6, lr}
 8008716:	4d0d      	ldr	r5, [pc, #52]	@ (800874c <__libc_init_array+0x38>)
 8008718:	4c0d      	ldr	r4, [pc, #52]	@ (8008750 <__libc_init_array+0x3c>)
 800871a:	1b64      	subs	r4, r4, r5
 800871c:	10a4      	asrs	r4, r4, #2
 800871e:	2600      	movs	r6, #0
 8008720:	42a6      	cmp	r6, r4
 8008722:	d109      	bne.n	8008738 <__libc_init_array+0x24>
 8008724:	4d0b      	ldr	r5, [pc, #44]	@ (8008754 <__libc_init_array+0x40>)
 8008726:	4c0c      	ldr	r4, [pc, #48]	@ (8008758 <__libc_init_array+0x44>)
 8008728:	f000 f87e 	bl	8008828 <_init>
 800872c:	1b64      	subs	r4, r4, r5
 800872e:	10a4      	asrs	r4, r4, #2
 8008730:	2600      	movs	r6, #0
 8008732:	42a6      	cmp	r6, r4
 8008734:	d105      	bne.n	8008742 <__libc_init_array+0x2e>
 8008736:	bd70      	pop	{r4, r5, r6, pc}
 8008738:	f855 3b04 	ldr.w	r3, [r5], #4
 800873c:	4798      	blx	r3
 800873e:	3601      	adds	r6, #1
 8008740:	e7ee      	b.n	8008720 <__libc_init_array+0xc>
 8008742:	f855 3b04 	ldr.w	r3, [r5], #4
 8008746:	4798      	blx	r3
 8008748:	3601      	adds	r6, #1
 800874a:	e7f2      	b.n	8008732 <__libc_init_array+0x1e>
 800874c:	08008968 	.word	0x08008968
 8008750:	08008968 	.word	0x08008968
 8008754:	08008968 	.word	0x08008968
 8008758:	0800896c 	.word	0x0800896c

0800875c <__retarget_lock_acquire_recursive>:
 800875c:	4770      	bx	lr

0800875e <__retarget_lock_release_recursive>:
 800875e:	4770      	bx	lr

08008760 <memcpy>:
 8008760:	440a      	add	r2, r1
 8008762:	4291      	cmp	r1, r2
 8008764:	f100 33ff 	add.w	r3, r0, #4294967295
 8008768:	d100      	bne.n	800876c <memcpy+0xc>
 800876a:	4770      	bx	lr
 800876c:	b510      	push	{r4, lr}
 800876e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008772:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008776:	4291      	cmp	r1, r2
 8008778:	d1f9      	bne.n	800876e <memcpy+0xe>
 800877a:	bd10      	pop	{r4, pc}

0800877c <_free_r>:
 800877c:	b538      	push	{r3, r4, r5, lr}
 800877e:	4605      	mov	r5, r0
 8008780:	2900      	cmp	r1, #0
 8008782:	d041      	beq.n	8008808 <_free_r+0x8c>
 8008784:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008788:	1f0c      	subs	r4, r1, #4
 800878a:	2b00      	cmp	r3, #0
 800878c:	bfb8      	it	lt
 800878e:	18e4      	addlt	r4, r4, r3
 8008790:	f000 f83e 	bl	8008810 <__malloc_lock>
 8008794:	4a1d      	ldr	r2, [pc, #116]	@ (800880c <_free_r+0x90>)
 8008796:	6813      	ldr	r3, [r2, #0]
 8008798:	b933      	cbnz	r3, 80087a8 <_free_r+0x2c>
 800879a:	6063      	str	r3, [r4, #4]
 800879c:	6014      	str	r4, [r2, #0]
 800879e:	4628      	mov	r0, r5
 80087a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80087a4:	f000 b83a 	b.w	800881c <__malloc_unlock>
 80087a8:	42a3      	cmp	r3, r4
 80087aa:	d908      	bls.n	80087be <_free_r+0x42>
 80087ac:	6820      	ldr	r0, [r4, #0]
 80087ae:	1821      	adds	r1, r4, r0
 80087b0:	428b      	cmp	r3, r1
 80087b2:	bf01      	itttt	eq
 80087b4:	6819      	ldreq	r1, [r3, #0]
 80087b6:	685b      	ldreq	r3, [r3, #4]
 80087b8:	1809      	addeq	r1, r1, r0
 80087ba:	6021      	streq	r1, [r4, #0]
 80087bc:	e7ed      	b.n	800879a <_free_r+0x1e>
 80087be:	461a      	mov	r2, r3
 80087c0:	685b      	ldr	r3, [r3, #4]
 80087c2:	b10b      	cbz	r3, 80087c8 <_free_r+0x4c>
 80087c4:	42a3      	cmp	r3, r4
 80087c6:	d9fa      	bls.n	80087be <_free_r+0x42>
 80087c8:	6811      	ldr	r1, [r2, #0]
 80087ca:	1850      	adds	r0, r2, r1
 80087cc:	42a0      	cmp	r0, r4
 80087ce:	d10b      	bne.n	80087e8 <_free_r+0x6c>
 80087d0:	6820      	ldr	r0, [r4, #0]
 80087d2:	4401      	add	r1, r0
 80087d4:	1850      	adds	r0, r2, r1
 80087d6:	4283      	cmp	r3, r0
 80087d8:	6011      	str	r1, [r2, #0]
 80087da:	d1e0      	bne.n	800879e <_free_r+0x22>
 80087dc:	6818      	ldr	r0, [r3, #0]
 80087de:	685b      	ldr	r3, [r3, #4]
 80087e0:	6053      	str	r3, [r2, #4]
 80087e2:	4408      	add	r0, r1
 80087e4:	6010      	str	r0, [r2, #0]
 80087e6:	e7da      	b.n	800879e <_free_r+0x22>
 80087e8:	d902      	bls.n	80087f0 <_free_r+0x74>
 80087ea:	230c      	movs	r3, #12
 80087ec:	602b      	str	r3, [r5, #0]
 80087ee:	e7d6      	b.n	800879e <_free_r+0x22>
 80087f0:	6820      	ldr	r0, [r4, #0]
 80087f2:	1821      	adds	r1, r4, r0
 80087f4:	428b      	cmp	r3, r1
 80087f6:	bf04      	itt	eq
 80087f8:	6819      	ldreq	r1, [r3, #0]
 80087fa:	685b      	ldreq	r3, [r3, #4]
 80087fc:	6063      	str	r3, [r4, #4]
 80087fe:	bf04      	itt	eq
 8008800:	1809      	addeq	r1, r1, r0
 8008802:	6021      	streq	r1, [r4, #0]
 8008804:	6054      	str	r4, [r2, #4]
 8008806:	e7ca      	b.n	800879e <_free_r+0x22>
 8008808:	bd38      	pop	{r3, r4, r5, pc}
 800880a:	bf00      	nop
 800880c:	20001dec 	.word	0x20001dec

08008810 <__malloc_lock>:
 8008810:	4801      	ldr	r0, [pc, #4]	@ (8008818 <__malloc_lock+0x8>)
 8008812:	f7ff bfa3 	b.w	800875c <__retarget_lock_acquire_recursive>
 8008816:	bf00      	nop
 8008818:	20001de8 	.word	0x20001de8

0800881c <__malloc_unlock>:
 800881c:	4801      	ldr	r0, [pc, #4]	@ (8008824 <__malloc_unlock+0x8>)
 800881e:	f7ff bf9e 	b.w	800875e <__retarget_lock_release_recursive>
 8008822:	bf00      	nop
 8008824:	20001de8 	.word	0x20001de8

08008828 <_init>:
 8008828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800882a:	bf00      	nop
 800882c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800882e:	bc08      	pop	{r3}
 8008830:	469e      	mov	lr, r3
 8008832:	4770      	bx	lr

08008834 <_fini>:
 8008834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008836:	bf00      	nop
 8008838:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800883a:	bc08      	pop	{r3}
 800883c:	469e      	mov	lr, r3
 800883e:	4770      	bx	lr
