// UTF-8 CPP TAB4 CRLF
// Docutitle: Phase-Locked Loop in Reset and Clock Control
// Datecheck: 20240419 ~ <Last-check>
// Developer: @dosconio
// Attribute: <ArnCovenant> <Environment> <Platform>
// Reference: <Reference>
// Dependens: <Dependence>
// Copyright: UNISYM, under Apache License 2.0
/*
	Copyright 2023 ArinaMgk

	Licensed under the Apache License, Version 2.0 (the "License");
	you may not use this file except in compliance with the License.
	You may obtain a copy of the License at

	http://www.apache.org/licenses/LICENSE-2.0
	http://unisym.org/license.html

	Unless required by applicable law or agreed to in writing, software
	distributed under the License is distributed on an "AS IS" BASIS,
	WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
	See the License for the specific language governing permissions and
	limitations under the License.
*/

#ifndef _INC_DEVICE_RCC_Address_X
#define _INC_DEVICE_RCC_Address_X

#include "../../reference"

#if defined(_MCU_STM32F10x) || defined(_MCU_STM32F4x) // 2 Chips' 兼容節

// CR
	#define _RCC_CR_POSI_HSIReady  1
	#define _RCC_CR_POSI_HSEReady  17
	#define _RCC_CR_POSI_PLLEnable 24 // PLLON
	#define _RCC_CR_POSI_PLLReady  25

// CFGR
	#define _RCC_CFGR_POSI_SCLKSWSource   2 // 2b
	#define _RCC_CFGR_MASK_SCLKSWSource   0x0000000C // System-Clock Switch Status
	#define _RCC_CFGR_POSI_Switch         0
	#define _RCC_CFGR_MASK_Switch         0x3

// APB1ENR
	#define _RCC_APB1ENR_POSI_ENCLK_TIM2 0
	#define _RCC_APB1ENR_POSI_ENCLK_PWR  28 //{unchk for F1x}
	#define _RCC_APB1ENR_POSI_ENCLK_DAC  29

#endif
// ---- ---- ---- ----   ---- ---- ---- ----
#ifdef _MCU_STM32F10x

#define _RCC_CR   0x40021000
//{TODEL} #define _RCC_CR_POSI_HSIReady  1
//{TODEL} #define _RCC_CR_POSI_HSEReady  17
//{TODEL} #define _RCC_CR_POSI_PLLEnable 24 // PLLON
//{TODEL} #define _RCC_CR_POSI_PLLReady  25
#define _RCC_CR_POSI_PLLMUL_LSB 18 // 4-bit

#define _RCC_CFGR 0x40021004
#define _RCC_CFGR_POSI_PLL_XTPRE 17
#define _RCC_CFGR_POSI_PLLSource 16
#define _RCC_CFGR_MASK_PLLSource      0x00010000
//{TODEL}#define _RCC_CFGR_POSI_SCLKSWSource   2//2b
//{TODEL}#define _RCC_CFGR_MASK_SCLKSWSource   0x0000000C
//{TODEL}#define _RCC_CFGR_POSI_Switch         0
//{TODEL}#define _RCC_CFGR_MASK_Switch         0x3

#define _RCC_APB1ENR_ADDR 0x4002101C



// RCC_APB2ENR [default 0x00000000]
#define _RCC_APB2ENR_ADDR 0x40021018
#define _RCC_APB2ENR_POSI_ENCLK_AFIO_BITPOS 0
#define _RCC_APB2ENR_POSI_ENCLK_Kept        1
#define _RCC_APB2ENR_POSI_ENCLK_GPIOA       2
#define _RCC_APB2ENR_POSI_ENCLK_GPIOB       3
#define _RCC_APB2ENR_POSI_ENCLK_GPIOC       4
#define _RCC_APB2ENR_POSI_ENCLK_GPIOD       5
#define _RCC_APB2ENR_POSI_ENCLK_GPIOE       6
#define _RCC_APB2ENR_POSI_ENCLK_GPIOF       7
#define _RCC_APB2ENR_POSI_ENCLK_GPIOG       8
#define _RCC_APB2ENR_POSI_ENCLK_ADC1        9
#define _RCC_APB2ENR_POSI_ENCLK_ADC2        10
#define _RCC_APB2ENR_POSI_ENCLK_TIM1        11
#define _RCC_APB2ENR_POSI_ENCLK_SPI1        12
#define _RCC_APB2ENR_POSI_ENCLK_TIM8        13
#define _RCC_APB2ENR_POSI_ENCLK_USART1      14
#define _RCC_APB2ENR_POSI_ENCLK_ADC3        15
// #define _RCC_ENCLK_TIM9        19
// #define _RCC_ENCLK_TIM10       20
// #define _RCC_ENCLK_TIM11       21
// #define _RCC_ENCLK_SPI3        27
// #define _RCC_ENCLK_UART4       28
// #define _RCC_ENCLK_UART5       29
// #define _RCC_ENCLK_I2C1        30
// #define _RCC_ENCLK_I2C2        31

#define _RCC_AHBENR_ADDR 0x40021014
#define _RCC_AHBENR_POSI_ENCLK_DMA1 0
#define _RCC_AHBENR_POSI_ENCLK_DMA2 1
#define _RCC_AHBENR_POSI_ENCLK_SRAM 2

#elif defined(_MCU_STM32F4x)

// RCC 0x40023800~0x40023BFF

#define _RCC_CFGR_POSI_HPRE 4
#define _RCC_CFGR_MASK_HPRE 0x000000F0 // 0xF<<4


// RCC_AHB1ENR [default 0x00100000]
#define _RCC_AHB1ENR_ADDR 0x40023830
#define _RCC_AHB1ENR_POSI_ENCLK_GPIOA       0
#define _RCC_AHB1ENR_POSI_ENCLK_GPIOB       1
#define _RCC_AHB1ENR_POSI_ENCLK_GPIOC       2
#define _RCC_AHB1ENR_POSI_ENCLK_GPIOD       3
#define _RCC_AHB1ENR_POSI_ENCLK_GPIOE       4
#define _RCC_AHB1ENR_POSI_ENCLK_GPIOF       5
#define _RCC_AHB1ENR_POSI_ENCLK_GPIOG       6
#define _RCC_AHB1ENR_POSI_ENCLK_GPIOH       7
#define _RCC_AHB1ENR_POSI_ENCLK_GPIOI       8

#define _RCC_PLLCFGR_POSI_PLLM   0
#define _RCC_PLLCFGR_MASK_PLLM   0x0000003F
#define _RCC_PLLCFGR_POSI_PLLN   6
#define _RCC_PLLCFGR_MASK_PLLN   0x00007FC0
#define _RCC_PLLCFGR_POSI_PLLP   16
#define _RCC_PLLCFGR_MASK_PLLP   0x00030000
#define _RCC_PLLCFGR_POSI_PLLSRC 22 // 1b. G'DP for HSE, D'DP for HSI
#define _RCC_PLLCFGR_POSI_PLLQ   24

#elif defined(_MCU_CW32F030)

// Sys Ctrl
#define _SYSC_ADDR 0x40010000
#define _SYSC_AHBEN_ADDR  (_SYSC_ADDR+0x30)
#define _SYSC_AHBEN_POS_GPIOA  4
#define _SYSC_AHBEN_POS_GPIOB  5
#define _SYSC_AHBEN_POS_GPIOC  6
#define _SYSC_AHBEN_POS_GPIOF  9


#define _SYSC_APBEN2_ADDR (_SYSC_ADDR+0x34)
#define _SYSC_APBEN1_ADDR (_SYSC_ADDR+0x38)

#endif
#endif

