<def f='include/c++/7/bits/stl_list.h' l='151' ll='153' type='reference std::_List_iterator::operator*() const'/>
<doc f='include/c++/7/bits/stl_list.h' l='150'>// Must downcast from _List_node_base to _List_node to get to value.</doc>
<use f='llvm/clang/lib/Sema/SemaAccess.cpp' l='990' u='c' c='_ZL12FindBestPathRN5clang4SemaERKN12_GLOBAL__N_116EffectiveContextERNS2_12AccessTargetENS_15AccessSpecifierERNS_12CXXBasePathsE'/>
<use f='llvm/clang/unittests/AST/ASTImporterFixtures.cpp' l='121' u='c' c='_ZN5clang12ast_matchers19ASTImporterTestBase10findFromTUEPNS_4DeclE'/>
<use f='llvm/llvm/lib/Analysis/BlockFrequencyInfoImpl.cpp' l='768' u='c' c='_ZL21createIrreducibleLoopRN4llvm26BlockFrequencyInfoImplBaseERKNS_10bfi_detail16IrreducibleGraphEPNS0_8LoopDataESt14_List_iteratorIS6_ERKSt6vectorIPK2136370'/>
<use f='llvm/llvm/lib/Analysis/BlockFrequencyInfoImpl.cpp' l='770' u='c' c='_ZL21createIrreducibleLoopRN4llvm26BlockFrequencyInfoImplBaseERKNS_10bfi_detail16IrreducibleGraphEPNS0_8LoopDataESt14_List_iteratorIS6_ERKSt6vectorIPK2136370'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='681' u='c' c='_ZN4llvm17ScheduleDAGInstrs18insertBarrierChainERNS0_12Value2SUsMapE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='684' u='c' c='_ZN4llvm17ScheduleDAGInstrs18insertBarrierChainERNS0_12Value2SUsMapE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='688' u='c' c='_ZN4llvm17ScheduleDAGInstrs18insertBarrierChainERNS0_12Value2SUsMapE'/>
<use f='llvm/llvm/lib/Object/MachOObjectFile.cpp' l='247' u='c' c='_ZL23checkOverlappingElementRNSt7__cxx114listI12MachOElementSaIS1_EEEmmPKc'/>
<use f='llvm/llvm/lib/Object/MachOObjectFile.cpp' l='258' u='c' c='_ZL23checkOverlappingElementRNSt7__cxx114listI12MachOElementSaIS1_EEEmmPKc'/>
<use f='llvm/llvm/lib/ProfileData/InstrProf.cpp' l='621' u='c' c='_ZN4llvm24InstrProfValueSiteRecord5mergeERS0_mNS_12function_refIFvNS_15instrprof_errorEEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='476' u='c' c='_ZL22hoistAndMergeSGPRInitsjRKN4llvm19MachineRegisterInfoERNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='479' u='c' c='_ZL22hoistAndMergeSGPRInitsjRKN4llvm19MachineRegisterInfoERNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/tools/llvm-rtdyld/llvm-rtdyld.cpp' l='639' u='c' c='_ZL23remapSectionsAndSymbolsRKN4llvm6TripleERNS_11RuntimeDyldER20TrivialMemoryManager'/>
<use f='llvm/llvm/tools/llvm-rtdyld/llvm-rtdyld.cpp' l='642' u='c' c='_ZL23remapSectionsAndSymbolsRKN4llvm6TripleERNS_11RuntimeDyldER20TrivialMemoryManager'/>
<use f='llvm/llvm/tools/llvm-rtdyld/llvm-rtdyld.cpp' l='647' u='c' c='_ZL23remapSectionsAndSymbolsRKN4llvm6TripleERNS_11RuntimeDyldER20TrivialMemoryManager'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='944' u='c' c='_ZN4llvm20CodeGenRegisterClass17computeSubClassesERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='967' u='c' c='_ZN4llvm20CodeGenRegisterClass17computeSubClassesERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2126' u='c' c='_ZN4llvm14CodeGenRegBank19inferCommonSubClassEPNS_20CodeGenRegisterClassE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2239' u='c' c='_ZN4llvm14CodeGenRegBank26inferMatchingSuperRegClassEPNS_20CodeGenRegisterClassESt14_List_iteratorIS1_E'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2286' u='c' c='_ZN4llvm14CodeGenRegBank30computeInferredRegisterClassesEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2309' u='c' c='_ZN4llvm14CodeGenRegBank30computeInferredRegisterClassesEv'/>
