INFO-FLOW: Workspace C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4 opened at Mon Aug 05 17:46:32 -0400 2024
Execute     ap_set_clock -name default -period 3 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.233 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.481 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.267 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.346 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.114 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.326 sec.
Execute     set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.025 sec.
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute         config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.121 sec.
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.204 sec.
Command       add_library done; 0.321 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.411 sec.
Execute     ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute     config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 2.785 sec.
Execute   set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute       config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.161 sec.
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.273 sec.
Command     add_library done; 0.623 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.645 sec.
Execute   create_clock -period 3 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./PatchMaker_tanishGit/solutionSC4/directives.tcl 
Execute     set_directive_top -name MPSQ MPSQ 
INFO: [HLS 200-1510] Running: set_directive_top -name MPSQ MPSQ 
INFO-FLOW: Setting directive 'TOP' name=MPSQ 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.25 seconds; current allocated memory: 871.688 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling patchMaker.cpp as C++
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang patchMaker.cpp -foptimization-record-file=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/clang.patchMaker.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -IC:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMakerHeader -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/patchMaker.pp.0.cpp > C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/clang.patchMaker.cpp.out.log 2> C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/clang.patchMaker.cpp.err.log 
Command       ap_eval done; 1.049 sec.
INFO-FLOW: Done: GCC PP 39 time: 1.1 seconds per iteration
Execute       set_directive_top MPSQ -name=MPSQ 
INFO-FLOW: Setting directive 'TOP' name=MPSQ 
INFO-FLOW: Setting directive 'TOP' name=MPSQ 
INFO-FLOW: Setting directive 'TOP' name=MPSQ 
INFO-FLOW: Setting directive 'TOP' name=MPSQ 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=MPSQ 
INFO-FLOW: Setting directive 'TOP' name=MPSQ 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/patchMaker.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/.systemc_flag -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/patchMaker.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 5.287 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/patchMaker.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/all.directive.json -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/patchMaker.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 5.31 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/patchMaker.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/patchMaker.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 5.166 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 10.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/patchMaker.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/clang-tidy.patchMaker.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/patchMaker.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/clang-tidy.patchMaker.pp.0.cpp.out.log 2> C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/clang-tidy.patchMaker.pp.0.cpp.err.log 
Command         ap_eval done; 10.439 sec.
Execute         source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 10.997 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/xilinx-dataflow-lawyer.patchMaker.pp.0.cpp.diag.yml C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/patchMaker.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/xilinx-dataflow-lawyer.patchMaker.pp.0.cpp.out.log 2> C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/xilinx-dataflow-lawyer.patchMaker.pp.0.cpp.err.log 
Command       ap_eval done; 4.563 sec.
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/clang.patchMaker.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/patchMaker.pp.0.cpp -IC:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMakerHeader -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/patchMaker.bc > C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/clang.patchMaker.pp.0.cpp.out.log 2> C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/clang.patchMaker.pp.0.cpp.err.log 
Command       ap_eval done; 4.396 sec.
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
WARNING: [HLS 207-5301] unused parameter 'superpoint_count': patchMaker.cpp:160:145
WARNING: [HLS 207-5301] unused parameter 'apexZ0I': patchMaker.cpp:160:174
WARNING: [HLS 207-5301] unused parameter 'n_patches': patchMaker.cpp:486:61
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:1226:163
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:1226:183
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 38.44 seconds; current allocated memory: 94.863 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/patchMaker.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/patchMaker.g.bc -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/a.g.ld.0.bc > C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.38 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.387 sec.
Execute       run_link_or_opt -opt -out C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
Command         ap_eval done; 0.192 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.198 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsmc++_39.bc -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 3.415 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.419 sec.
Execute       run_link_or_opt -opt -out C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=MPSQ -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=MPSQ -reflow-float-conversion -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 1.536 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.586 sec.
Execute       run_link_or_opt -out C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libfloatconversion_39.bc -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command         ap_eval done; 0.262 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.268 sec.
Execute       run_link_or_opt -opt -out C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=MPSQ 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=MPSQ -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command         ap_eval done; 0.132 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.138 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=MPSQ -mllvm -hls-db-dir -mllvm C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/a.g.lto.bc > C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 4.315 sec.
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(long long)' into '__cxx_global_var_init.1' (C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMakerHeader.h:121:40)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(long long)' into '__cxx_global_var_init.1' (C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMakerHeader.h:125:47)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(long long)' into '__cxx_global_var_init.1' (C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMakerHeader.h:124:47)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(long long)' into '__cxx_global_var_init.1' (C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMakerHeader.h:123:47)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(long long)' into '__cxx_global_var_init.1' (C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMakerHeader.h:122:47)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(long long)' into '__cxx_global_var_init.2' (C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMakerHeader.h:127:48)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(long long)' into '__cxx_global_var_init.2' (C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMakerHeader.h:131:47)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(long long)' into '__cxx_global_var_init.2' (C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMakerHeader.h:130:47)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(long long)' into '__cxx_global_var_init.2' (C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMakerHeader.h:129:47)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(long long)' into '__cxx_global_var_init.2' (C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMakerHeader.h:128:47)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'initializeArrays(ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2])' (patchMaker.cpp:652:45)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'initializeArrays(ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2])' (patchMaker.cpp:679:54)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<64, true>::RType<64, false>::logic operator&<64, true, 64, false>(ap_int_base<64, true> const&, ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1348:341)
INFO: [HLS 214-131] Inlining function 'ap_int<65>::ap_int<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<64, true>::RType<64, false>::logic operator&<64, true, 64, false>(ap_int_base<64, true> const&, ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1348:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, true>::RType<64, false>::logic operator&<64, true, 64, false>(ap_int_base<64, true> const&, ap_int_base<64, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1348:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long)' into 'ap_int_base<64, true>::RType<($_0)64, false>::logic operator&<64, true>(ap_int_base<64, true> const&, unsigned long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1464:3264)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::RType<64, false>::logic operator&<64, true, 64, false>(ap_int_base<64, true> const&, ap_int_base<64, false> const&)' into 'ap_int_base<64, true>::RType<($_0)64, false>::logic operator&<64, true>(ap_int_base<64, true> const&, unsigned long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1464:3262)
INFO: [HLS 214-131] Inlining function 'ap_int<65>::ap_int<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<65, true>::RType<65, true>::arg1 operator>><65, true>(ap_int_base<65, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1497:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<65, true>::RType<32, false>::logic operator&<65, true, 32, false>(ap_int_base<65, true> const&, ap_int_base<32, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1348:430)
INFO: [HLS 214-131] Inlining function 'ap_int<65>::ap_int<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<65, true>::RType<32, false>::logic operator&<65, true, 32, false>(ap_int_base<65, true> const&, ap_int_base<32, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1348:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(unsigned int)' into 'ap_int_base<65, true>::RType<($_0)32, false>::logic operator&<65, true>(ap_int_base<65, true> const&, unsigned int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1462:3229)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::RType<32, false>::logic operator&<65, true, 32, false>(ap_int_base<65, true> const&, ap_int_base<32, false> const&)' into 'ap_int_base<65, true>::RType<($_0)32, false>::logic operator&<65, true>(ap_int_base<65, true> const&, unsigned int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1462:3227)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::RType<($_0)64, false>::logic operator&<64, true>(ap_int_base<64, true> const&, unsigned long)' into 'decodePHIcoordinate(ap_int<64>)' (patchMaker.cpp:1822:44)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int<65>(ap_int<65> const&)' into 'decodePHIcoordinate(ap_int<64>)' (patchMaker.cpp:1822:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::RType<($_0)32, false>::logic operator&<65, true>(ap_int_base<65, true> const&, unsigned int)' into 'decodePHIcoordinate(ap_int<64>)' (patchMaker.cpp:1822:71)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::RType<65, true>::arg1 operator>><65, true>(ap_int_base<65, true> const&, int)' into 'decodePHIcoordinate(ap_int<64>)' (patchMaker.cpp:1822:65)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<64, true>::RType<32, false>::logic operator&<64, true, 32, false>(ap_int_base<64, true> const&, ap_int_base<32, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1348:430)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<64, true>::RType<32, false>::logic operator&<64, true, 32, false>(ap_int_base<64, true> const&, ap_int_base<32, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1348:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(unsigned int)' into 'ap_int_base<64, true>::RType<($_0)32, false>::logic operator&<64, true>(ap_int_base<64, true> const&, unsigned int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1462:3229)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::RType<32, false>::logic operator&<64, true, 32, false>(ap_int_base<64, true> const&, ap_int_base<32, false> const&)' into 'ap_int_base<64, true>::RType<($_0)32, false>::logic operator&<64, true>(ap_int_base<64, true> const&, unsigned int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1462:3227)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::RType<($_0)32, false>::logic operator&<64, true>(ap_int_base<64, true> const&, unsigned int)' into 'decodeZcoordinate(ap_int<64>)' (patchMaker.cpp:1828:41)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int<64>(ap_int<64> const&)' into 'decodeZcoordinate(ap_int<64>)' (patchMaker.cpp:1828:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<32, true>::plus operator+<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<32, true>::RType<32, true>::plus operator+<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<32, true>::plus operator+<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'straightLineProjectorFromLayerIJtoK(ap_int<32>, ap_int<32>, int, int, int)' (patchMaker.cpp:225:70)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int<33>(ap_int<33> const&)' into 'straightLineProjectorFromLayerIJtoK(ap_int<32>, ap_int<32>, int, int, int)' (patchMaker.cpp:229:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::plus operator+<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'straightLineProjectorFromLayerIJtoK(ap_int<32>, ap_int<32>, int, int, int)' (patchMaker.cpp:229:17)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(long long)' into 'straightLineProjectorFromLayerIJtoK(ap_int<32>, ap_int<32>, int, int, int)' (patchMaker.cpp:229:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'straightLineProjectorFromLayerIJtoK(ap_int<32>, ap_int<32>, int, int, int)' (patchMaker.cpp:229:66)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'straightLineProjectorFromLayerIJtoK(ap_int<32>, ap_int<32>, int, int, int)' (patchMaker.cpp:229:70)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int<33>(ap_int<33> const&)' into 'straightLineProjectorFromLayerIJtoK(ap_int<32>, ap_int<32>, int, int, int)' (patchMaker.cpp:225:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'straightLineProjectorFromLayerIJtoK(ap_int<32>, ap_int<32>, int, int, int)' (patchMaker.cpp:225:17)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(long long)' into 'straightLineProjectorFromLayerIJtoK(ap_int<32>, ap_int<32>, int, int, int)' (patchMaker.cpp:225:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'straightLineProjectorFromLayerIJtoK(ap_int<32>, ap_int<32>, int, int, int)' (patchMaker.cpp:225:66)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'getSolveNextColumnWhileConditional(ap_int<32>, int, ap_int<32>)' (patchMaker.cpp:846:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'getSolveNextColumnWhileConditional(ap_int<32>, int, ap_int<32>)' (patchMaker.cpp:846:112)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<64, true>::RType<32, true>::plus operator+<64, true, 32, true>(ap_int_base<64, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:339)
INFO: [HLS 214-131] Inlining function 'ap_int<65>::ap_int<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<64, true>::RType<32, true>::plus operator+<64, true, 32, true>(ap_int_base<64, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<64, true>::RType<32, true>::plus operator+<64, true, 32, true>(ap_int_base<64, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long long)' into 'ap_int_base<32, true>::RType<($_0)64, true>::plus operator+<32, true>(long long, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1465:779)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::RType<32, true>::plus operator+<64, true, 32, true>(ap_int_base<64, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<($_0)64, true>::plus operator+<32, true>(long long, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1465:822)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<64, true>::minus operator-<32, true, 64, true>(ap_int_base<32, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<65>::ap_int<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<32, true>::RType<64, true>::minus operator-<32, true, 64, true>(ap_int_base<32, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<32, true>::RType<64, true>::minus operator-<32, true, 64, true>(ap_int_base<32, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long long)' into 'ap_int_base<32, true>::RType<($_0)64, true>::minus operator-<32, true>(ap_int_base<32, true> const&, long long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1465:1616)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<64, true>::minus operator-<32, true, 64, true>(ap_int_base<32, true> const&, ap_int_base<64, true> const&)' into 'ap_int_base<32, true>::RType<($_0)64, true>::minus operator-<32, true>(ap_int_base<32, true> const&, long long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1465:1614)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<($_0)64, true>::minus operator-<32, true>(ap_int_base<32, true> const&, long long)' into 'mSP_findStartIndex(ap_int<32>*, int, long long, int&, long long&)' (patchMaker.cpp:1810:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::operator long long() const' into 'mSP_findStartIndex(ap_int<32>*, int, long long, int&, long long&)' (patchMaker.cpp:1810:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::plus operator+<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'mSP_findLRBounds(int, ap_int<32>*, int, int&, int&)' (patchMaker.cpp:1784:65)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'mSP_findLRBounds(int, ap_int<32>*, int, int&, int&)' (patchMaker.cpp:1784:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'mSP_findLRBounds(int, ap_int<32>*, int, int&, int&)' (patchMaker.cpp:1785:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'mSP_findLRBounds(int, ap_int<32>*, int, int&, int&)' (patchMaker.cpp:1785:65)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeSuperPoint_alignedToLine(int, ap_int<32>, ap_int<32>, bool, int&, int, bool, long long, ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][256][2], int (&) [5])' (patchMaker.cpp:1615:60)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::operator long long() const' into 'makeSuperPoint_alignedToLine(int, ap_int<32>, ap_int<32>, bool, int&, int, bool, long long, ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][256][2], int (&) [5])' (patchMaker.cpp:1702:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<($_0)64, true>::minus operator-<32, true>(ap_int_base<32, true> const&, long long)' into 'makeSuperPoint_alignedToLine(int, ap_int<32>, ap_int<32>, bool, int&, int, bool, long long, ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][256][2], int (&) [5])' (patchMaker.cpp:1702:53)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'makeSuperPoint_alignedToLine(int, ap_int<32>, ap_int<32>, bool, int&, int, bool, long long, ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][256][2], int (&) [5])' (patchMaker.cpp:1615:54)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<($_0)64, true>::plus operator+<32, true>(long long, ap_int_base<32, true> const&)' into 'makeSuperPoint_alignedToLine(int, ap_int<32>, ap_int<32>, bool, int&, int, bool, long long, ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][256][2], int (&) [5])' (patchMaker.cpp:1615:109)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::operator long long() const' into 'makeSuperPoint_alignedToLine(int, ap_int<32>, ap_int<32>, bool, int&, int, bool, long long, ap_int<32> (&) [5][16][2], ap_int<32> (&) [5][256][2], int (&) [5])' (patchMaker.cpp:1615:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<($_0)32, true>::plus operator+<32, true>(ap_int_base<32, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::plus operator+<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<($_0)32, true>::plus operator+<32, true>(ap_int_base<32, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:1004)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'getParallelogramsAndAcceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [3][4][2])' (patchMaker.cpp:43:49)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(bool)' into 'getParallelogramsAndAcceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [3][4][2])' (patchMaker.cpp:154:28)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'getParallelogramsAndAcceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [3][4][2])' (patchMaker.cpp:152:29)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(bool)' into 'getParallelogramsAndAcceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [3][4][2])' (patchMaker.cpp:147:28)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'getParallelogramsAndAcceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [3][4][2])' (patchMaker.cpp:145:29)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(bool)' into 'getParallelogramsAndAcceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [3][4][2])' (patchMaker.cpp:141:28)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(bool)' into 'getParallelogramsAndAcceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [3][4][2])' (patchMaker.cpp:140:28)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'getParallelogramsAndAcceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [3][4][2])' (patchMaker.cpp:138:19)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(bool)' into 'getParallelogramsAndAcceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [3][4][2])' (patchMaker.cpp:136:28)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(bool)' into 'getParallelogramsAndAcceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [3][4][2])' (patchMaker.cpp:135:28)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'getParallelogramsAndAcceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [3][4][2])' (patchMaker.cpp:133:19)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(bool)' into 'getParallelogramsAndAcceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [3][4][2])' (patchMaker.cpp:131:28)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(bool)' into 'getParallelogramsAndAcceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [3][4][2])' (patchMaker.cpp:130:28)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'getParallelogramsAndAcceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [3][4][2])' (patchMaker.cpp:128:19)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(bool)' into 'getParallelogramsAndAcceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [3][4][2])' (patchMaker.cpp:126:28)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(bool)' into 'getParallelogramsAndAcceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [3][4][2])' (patchMaker.cpp:125:28)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'getParallelogramsAndAcceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [3][4][2])' (patchMaker.cpp:123:19)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'getParallelogramsAndAcceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [3][4][2])' (patchMaker.cpp:106:32)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'getParallelogramsAndAcceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [3][4][2])' (patchMaker.cpp:102:32)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'getParallelogramsAndAcceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [3][4][2])' (patchMaker.cpp:98:32)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'getParallelogramsAndAcceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [3][4][2])' (patchMaker.cpp:94:32)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(bool)' into 'getParallelogramsAndAcceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [3][4][2])' (patchMaker.cpp:83:27)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(bool)' into 'getParallelogramsAndAcceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [3][4][2])' (patchMaker.cpp:82:27)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(bool)' into 'getParallelogramsAndAcceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [3][4][2])' (patchMaker.cpp:81:27)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(bool)' into 'getParallelogramsAndAcceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [3][4][2])' (patchMaker.cpp:80:30)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'getParallelogramsAndAcceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [3][4][2])' (patchMaker.cpp:44:57)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'getParallelogramsAndAcceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [3][4][2])' (patchMaker.cpp:48:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<($_0)32, true>::plus operator+<32, true>(ap_int_base<32, true> const&, int)' into 'getParallelogramsAndAcceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [3][4][2])' (patchMaker.cpp:50:37)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int<33>(ap_int<33> const&)' into 'getParallelogramsAndAcceptanceCorners(ap_int<32> (&) [5][16][2], ap_int<32> (&) [3][4][2])' (patchMaker.cpp:50:18)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'wedgePatch_init(ap_int<32> (&) [5][16][2], ap_int<32> (&) [3][4][2], ap_int<32> (*) [16][2], long long, ap_int<32>)' (patchMaker.cpp:165:27)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'wedgePatch_init(ap_int<32> (&) [5][16][2], ap_int<32> (&) [3][4][2], ap_int<32> (*) [16][2], long long, ap_int<32>)' (patchMaker.cpp:166:30)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'wedgePatch_init(ap_int<32> (&) [5][16][2], ap_int<32> (&) [3][4][2], ap_int<32> (*) [16][2], long long, ap_int<32>)' (patchMaker.cpp:168:30)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'wedgePatch_init(ap_int<32> (&) [5][16][2], ap_int<32> (&) [3][4][2], ap_int<32> (*) [16][2], long long, ap_int<32>)' (patchMaker.cpp:167:30)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<64, true>::RType<64, true>::arg1 operator<<<64, true>(ap_int_base<64, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1497:323)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<64, true>::RType<64, true>::logic operator|<64, true, 64, true>(ap_int_base<64, true> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1349:555)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int<32>(ap_int<32> const&)' into 'encodeCoordinates(ap_int<32>, ap_int<32>)' (patchMaker.cpp:312:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::RType<64, true>::logic operator|<64, true, 64, true>(ap_int_base<64, true> const&, ap_int_base<64, true> const&)' into 'encodeCoordinates(ap_int<32>, ap_int<32>)' (patchMaker.cpp:312:43)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::RType<($_0)32, false>::logic operator&<64, true>(ap_int_base<64, true> const&, unsigned int)' into 'encodeCoordinates(ap_int<32>, ap_int<32>)' (patchMaker.cpp:312:71)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int<32>(ap_int<32> const&)' into 'encodeCoordinates(ap_int<32>, ap_int<32>)' (patchMaker.cpp:312:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::RType<64, true>::arg1 operator<<<64, true>(ap_int_base<64, true> const&, int)' into 'encodeCoordinates(ap_int<32>, ap_int<32>)' (patchMaker.cpp:312:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<64, true>(ap_int_base<64, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:2233)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<64, true>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator!=<64, true>(ap_int_base<64, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:2230)
INFO: [HLS 214-131] Inlining function 'decodeZcoordinate(ap_int<64>)' into 'add_patch(ap_int<32> (&) [5][16][2], ap_int<32> (&) [3][4][2], unsigned char&, ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:408:18)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'add_patch(ap_int<32> (&) [5][16][2], ap_int<32> (&) [3][4][2], unsigned char&, ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:408:66)
INFO: [HLS 214-131] Inlining function 'decodeZcoordinate(ap_int<64>)' into 'add_patch(ap_int<32> (&) [5][16][2], ap_int<32> (&) [3][4][2], unsigned char&, ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:409:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<64>, 0>::write(ap_int<64> const&)' into 'add_patch(ap_int<32> (&) [5][16][2], ap_int<32> (&) [3][4][2], unsigned char&, ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:429:28)
INFO: [HLS 214-131] Inlining function 'bool operator!=<64, true>(ap_int_base<64, true> const&, int)' into 'add_patch(ap_int<32> (&) [5][16][2], ap_int<32> (&) [3][4][2], unsigned char&, ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:421:72)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'add_patch(ap_int<32> (&) [5][16][2], ap_int<32> (&) [3][4][2], unsigned char&, ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:409:71)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'makePatch_alignedToLine(ap_int<32>, ap_int<32>, int&, bool, bool, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1508:27)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'makePatch_alignedToLine(ap_int<32>, ap_int<32>, int&, bool, bool, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1551:50)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'makePatch_alignedToLine(ap_int<32>, ap_int<32>, int&, bool, bool, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1581:37)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<64, true>::operator==<64, true>(ap_int_base<64, true> const&) const' into 'areWedgeSuperPointsEqual(ap_int<64>*, ap_int<64>*)' (patchMaker.cpp:37:18)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<64, true>::operator==<64, true>(ap_int_base<64, true> const&) const' into 'areWedgeSuperPointsEqual(ap_int<64>*, ap_int<64>*)' (patchMaker.cpp:37:47)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'getSolveNextPatchPairWhileCondition(bool, bool, long long, long long, int, int (&) [5], ap_int<32> (&) [3][3][4][2])' (patchMaker.cpp:1032:47)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'get_index_from_z(int, ap_int<32>, ap_int<32> (&) [5][256][2], int (&) [5])' (patchMaker.cpp:621:77)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'get_index_from_z(int, ap_int<32>, ap_int<32> (&) [5][256][2], int (&) [5])' (patchMaker.cpp:621:49)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'delete_patch_patches_parameters(int, int, ap_int<32> (&) [3][3][4][2])' (patchMaker.cpp:534:42)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'delete_patch(int, unsigned char&, ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2])' (patchMaker.cpp:591:39)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'solveComplmentaryPatch(long long&, int, bool, int, ap_int<32>&, ap_int<32>, long long&, unsigned char&, ap_int<32>, ap_int<32>, ap_int<32>&, ap_int<32>&, int&, int&, int&, ap_int<32>&, bool&, bool&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1263:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'solveComplmentaryPatch(long long&, int, bool, int, ap_int<32>&, ap_int<32>, long long&, unsigned char&, ap_int<32>, ap_int<32>, ap_int<32>&, ap_int<32>&, int&, int&, int&, ap_int<32>&, bool&, bool&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1335:59)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'solveComplmentaryPatch(long long&, int, bool, int, ap_int<32>&, ap_int<32>, long long&, unsigned char&, ap_int<32>, ap_int<32>, ap_int<32>&, ap_int<32>&, int&, int&, int&, ap_int<32>&, bool&, bool&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1335:100)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'solveComplmentaryPatch(long long&, int, bool, int, ap_int<32>&, ap_int<32>, long long&, unsigned char&, ap_int<32>, ap_int<32>, ap_int<32>&, ap_int<32>&, int&, int&, int&, ap_int<32>&, bool&, bool&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1337:71)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'solveComplmentaryPatch(long long&, int, bool, int, ap_int<32>&, ap_int<32>, long long&, unsigned char&, ap_int<32>, ap_int<32>, ap_int<32>&, ap_int<32>&, int&, int&, int&, ap_int<32>&, bool&, bool&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1424:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'solveComplmentaryPatch(long long&, int, bool, int, ap_int<32>&, ap_int<32>, long long&, unsigned char&, ap_int<32>, ap_int<32>, ap_int<32>&, ap_int<32>&, int&, int&, int&, ap_int<32>&, bool&, bool&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1424:138)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'solveComplmentaryPatch(long long&, int, bool, int, ap_int<32>&, ap_int<32>, long long&, unsigned char&, ap_int<32>, ap_int<32>, ap_int<32>&, ap_int<32>&, int&, int&, int&, ap_int<32>&, bool&, bool&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1424:105)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, true>::operator<<33, true>(ap_int_base<33, true> const&) const' into 'solveComplmentaryPatch(long long&, int, bool, int, ap_int<32>&, ap_int<32>, long long&, unsigned char&, ap_int<32>, ap_int<32>, ap_int<32>&, ap_int<32>&, int&, int&, int&, ap_int<32>&, bool&, bool&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1424:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'solveComplmentaryPatch(long long&, int, bool, int, ap_int<32>&, ap_int<32>, long long&, unsigned char&, ap_int<32>, ap_int<32>, ap_int<32>&, ap_int<32>&, int&, int&, int&, ap_int<32>&, bool&, bool&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1424:72)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'solveComplmentaryPatch(long long&, int, bool, int, ap_int<32>&, ap_int<32>, long long&, unsigned char&, ap_int<32>, ap_int<32>, ap_int<32>&, ap_int<32>&, int&, int&, int&, ap_int<32>&, bool&, bool&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1424:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'solveComplmentaryPatch(long long&, int, bool, int, ap_int<32>&, ap_int<32>, long long&, unsigned char&, ap_int<32>, ap_int<32>, ap_int<32>&, ap_int<32>&, int&, int&, int&, ap_int<32>&, bool&, bool&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1337:112)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'solveComplmentaryPatch(long long&, int, bool, int, ap_int<32>&, ap_int<32>, long long&, unsigned char&, ap_int<32>, ap_int<32>, ap_int<32>&, ap_int<32>&, int&, int&, int&, ap_int<32>&, bool&, bool&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1355:44)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'solveComplmentaryPatch(long long&, int, bool, int, ap_int<32>&, ap_int<32>, long long&, unsigned char&, ap_int<32>, ap_int<32>, ap_int<32>&, ap_int<32>&, int&, int&, int&, ap_int<32>&, bool&, bool&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1370:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'solveComplmentaryPatch(long long&, int, bool, int, ap_int<32>&, ap_int<32>, long long&, unsigned char&, ap_int<32>, ap_int<32>, ap_int<32>&, ap_int<32>&, int&, int&, int&, ap_int<32>&, bool&, bool&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1370:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'solveComplmentaryPatch(long long&, int, bool, int, ap_int<32>&, ap_int<32>, long long&, unsigned char&, ap_int<32>, ap_int<32>, ap_int<32>&, ap_int<32>&, int&, int&, int&, ap_int<32>&, bool&, bool&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1355:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'solveComplmentaryPatch(long long&, int, bool, int, ap_int<32>&, ap_int<32>, long long&, unsigned char&, ap_int<32>, ap_int<32>, ap_int<32>&, ap_int<32>&, int&, int&, int&, ap_int<32>&, bool&, bool&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1365:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'solveComplmentaryPatch(long long&, int, bool, int, ap_int<32>&, ap_int<32>, long long&, unsigned char&, ap_int<32>, ap_int<32>, ap_int<32>&, ap_int<32>&, int&, int&, int&, ap_int<32>&, bool&, bool&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1365:44)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'solveComplmentaryPatch(long long&, int, bool, int, ap_int<32>&, ap_int<32>, long long&, unsigned char&, ap_int<32>, ap_int<32>, ap_int<32>&, ap_int<32>&, int&, int&, int&, ap_int<32>&, bool&, bool&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1360:44)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'solveComplmentaryPatch(long long&, int, bool, int, ap_int<32>&, ap_int<32>, long long&, unsigned char&, ap_int<32>, ap_int<32>, ap_int<32>&, ap_int<32>&, int&, int&, int&, ap_int<32>&, bool&, bool&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1360:34)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'getShadows(ap_int<64> (&) [5][16], ap_int<32> (&) [3][4][2], ap_int<32>, ap_int<32>)' (patchMaker.cpp:257:31)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'getShadows(ap_int<64> (&) [5][16], ap_int<32> (&) [3][4][2], ap_int<32>, ap_int<32>)' (patchMaker.cpp:302:24)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'getShadows(ap_int<64> (&) [5][16], ap_int<32> (&) [3][4][2], ap_int<32>, ap_int<32>)' (patchMaker.cpp:298:24)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'getShadows(ap_int<64> (&) [5][16], ap_int<32> (&) [3][4][2], ap_int<32>, ap_int<32>)' (patchMaker.cpp:294:24)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'getShadows(ap_int<64> (&) [5][16], ap_int<32> (&) [3][4][2], ap_int<32>, ap_int<32>)' (patchMaker.cpp:290:24)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'getShadows(ap_int<64> (&) [5][16], ap_int<32> (&) [3][4][2], ap_int<32>, ap_int<32>)' (patchMaker.cpp:258:31)
INFO: [HLS 214-131] Inlining function 'decodeZcoordinate(ap_int<64>)' into 'getShadows(ap_int<64> (&) [5][16], ap_int<32> (&) [3][4][2], ap_int<32>, ap_int<32>)' (patchMaker.cpp:272:30)
INFO: [HLS 214-131] Inlining function 'decodeZcoordinate(ap_int<64>)' into 'getShadows(ap_int<64> (&) [5][16], ap_int<32> (&) [3][4][2], ap_int<32>, ap_int<32>)' (patchMaker.cpp:273:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long long)' into 'bool operator<<33, true>(ap_int_base<33, true> const&, long long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1620:748)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, true>::operator<<64, true>(ap_int_base<64, true> const&) const' into 'bool operator<<33, true>(ap_int_base<33, true> const&, long long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1620:746)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long long)' into 'bool operator><33, true>(ap_int_base<33, true> const&, long long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1620:352)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, true>::operator><64, true>(ap_int_base<64, true> const&) const' into 'bool operator><33, true>(ap_int_base<33, true> const&, long long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1620:350)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<32, true>(ap_int_base<32, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<32, true>(ap_int_base<32, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><32, true>(ap_int_base<32, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><32, true>(ap_int_base<32, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:335)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long long)' into 'bool operator><32, true>(ap_int_base<32, true> const&, long long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1620:352)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><64, true>(ap_int_base<64, true> const&) const' into 'bool operator><32, true>(ap_int_base<32, true> const&, long long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1620:350)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<=<32, true>(ap_int_base<32, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:1473)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator<=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<=<32, true>(ap_int_base<32, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:1470)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1069:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1069:94)
INFO: [HLS 214-131] Inlining function 'bool operator><32, true>(ap_int_base<32, true> const&, int)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1214:83)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1070:59)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(long long)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1214:50)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int<33>(ap_int<33> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1188:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1188:198)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1188:153)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, true>::operator<<33, true>(ap_int_base<33, true> const&) const' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1188:83)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1188:108)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1188:63)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int<33>(ap_int<33> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1187:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1187:195)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1187:150)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, true>::operator<<33, true>(ap_int_base<33, true> const&) const' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1187:80)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1187:105)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1187:60)
INFO: [HLS 214-131] Inlining function 'bool operator<<32, true>(ap_int_base<32, true> const&, int)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1185:104)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1074:52)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int<33>(ap_int<33> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1183:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1183:50)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int<33>(ap_int<33> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1182:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1182:47)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1074:98)
INFO: [HLS 214-131] Inlining function 'bool operator<<33, true>(ap_int_base<33, true> const&, long long)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1074:108)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(long long)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1163:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1075:63)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1153:30)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1153:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1149:30)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1149:52)
INFO: [HLS 214-131] Inlining function 'bool operator<=<32, true>(ap_int_base<32, true> const&, int)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1139:329)
INFO: [HLS 214-131] Inlining function 'bool operator<=<32, true>(ap_int_base<32, true> const&, int)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1139:295)
INFO: [HLS 214-131] Inlining function 'bool operator><32, true>(ap_int_base<32, true> const&, long long)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1139:153)
INFO: [HLS 214-131] Inlining function 'bool operator><32, true>(ap_int_base<32, true> const&, long long)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1139:34)
INFO: [HLS 214-131] Inlining function 'bool operator><32, true>(ap_int_base<32, true> const&, int)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1126:94)
INFO: [HLS 214-131] Inlining function 'bool operator><32, true>(ap_int_base<32, true> const&, long long)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1126:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1122:25)
INFO: [HLS 214-131] Inlining function 'bool operator><32, true>(ap_int_base<32, true> const&, int)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1119:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1116:25)
INFO: [HLS 214-131] Inlining function 'bool operator<<32, true>(ap_int_base<32, true> const&, int)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1113:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1079:60)
INFO: [HLS 214-131] Inlining function 'bool operator><33, true>(ap_int_base<33, true> const&, long long)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1079:84)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1107:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1104:29)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1099:31)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1098:28)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int<33>(ap_int<33> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1096:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1096:201)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1096:156)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, true>::operator<<33, true>(ap_int_base<33, true> const&) const' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1096:86)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1096:111)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1096:66)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int<33>(ap_int<33> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1095:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1095:198)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1095:153)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, true>::operator<<33, true>(ap_int_base<33, true> const&) const' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1095:83)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1095:108)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1095:63)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int<33>(ap_int<33> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1088:40)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1088:57)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int<33>(ap_int<33> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1087:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1087:54)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1079:153)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1085:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1080:63)
INFO: [HLS 214-131] Inlining function 'bool operator<<33, true>(ap_int_base<33, true> const&, long long)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1084:123)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1084:113)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1084:62)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'solveNextPatchPair(ap_int<32>, int, bool, ap_int<32>&, int&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:937:67)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'solveNextPatchPair(ap_int<32>, int, bool, ap_int<32>&, int&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:937:115)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'solveNextPatchPair(ap_int<32>, int, bool, ap_int<32>&, int&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:937:131)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'solveNextPatchPair(ap_int<32>, int, bool, ap_int<32>&, int&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:938:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'solveNextPatchPair(ap_int<32>, int, bool, ap_int<32>&, int&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:938:83)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'solveNextPatchPair(ap_int<32>, int, bool, ap_int<32>&, int&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:986:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'solveNextPatchPair(ap_int<32>, int, bool, ap_int<32>&, int&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:981:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'solveNextPatchPair(ap_int<32>, int, bool, ap_int<32>&, int&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:981:150)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'solveNextPatchPair(ap_int<32>, int, bool, ap_int<32>&, int&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:981:117)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, true>::operator<<33, true>(ap_int_base<33, true> const&) const' into 'solveNextPatchPair(ap_int<32>, int, bool, ap_int<32>&, int&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:981:70)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'solveNextPatchPair(ap_int<32>, int, bool, ap_int<32>&, int&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:981:84)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'solveNextPatchPair(ap_int<32>, int, bool, ap_int<32>&, int&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:981:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'solveNextPatchPair(ap_int<32>, int, bool, ap_int<32>&, int&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:940:28)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'solveNextPatchPair(ap_int<32>, int, bool, ap_int<32>&, int&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:961:189)
INFO: [HLS 214-131] Inlining function 'decodeZcoordinate(ap_int<64>)' into 'solveNextPatchPair(ap_int<32>, int, bool, ap_int<32>&, int&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:961:133)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'solveNextPatchPair(ap_int<32>, int, bool, ap_int<32>&, int&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:961:74)
INFO: [HLS 214-131] Inlining function 'decodeZcoordinate(ap_int<64>)' into 'solveNextPatchPair(ap_int<32>, int, bool, ap_int<32>&, int&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:961:77)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'solveNextPatchPair(ap_int<32>, int, bool, ap_int<32>&, int&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:961:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'solveNextPatchPair(ap_int<32>, int, bool, ap_int<32>&, int&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:952:13)
INFO: [HLS 214-131] Inlining function 'decodeZcoordinate(ap_int<64>)' into 'solveNextPatchPair(ap_int<32>, int, bool, ap_int<32>&, int&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:951:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'solveNextPatchPair(ap_int<32>, int, bool, ap_int<32>&, int&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:949:121)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'solveNextPatchPair(ap_int<32>, int, bool, ap_int<32>&, int&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, ap_int<32>&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:949:61)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'solveNextColumn(ap_int<32>, int, bool, ap_int<32>, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:796:25)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'solveNextColumn(ap_int<32>, int, bool, ap_int<32>, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:798:39)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'solveNextColumn(ap_int<32>, int, bool, ap_int<32>, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:800:27)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'solveNextColumn(ap_int<32>, int, bool, ap_int<32>, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:811:43)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'solveNextColumn(ap_int<32>, int, bool, ap_int<32>, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:802:28)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'solveNextColumn(ap_int<32>, int, bool, ap_int<32>, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:806:189)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'solveNextColumn(ap_int<32>, int, bool, ap_int<32>, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:806:34)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'solveNextColumn(ap_int<32>, int, bool, ap_int<32>, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:806:73)
INFO: [HLS 214-131] Inlining function 'decodePHIcoordinate(ap_int<64>)' into 'MPSQ(int, unsigned char&, ap_int<64> (&) [5][256], int (&) [5], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:731:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<64>, 0>::write(ap_int<64> const&)' into 'MPSQ(int, unsigned char&, ap_int<64> (&) [5][256], int (&) [5], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:787:24)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'MPSQ(int, unsigned char&, ap_int<64> (&) [5][256], int (&) [5], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:779:21)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'MPSQ(int, unsigned char&, ap_int<64> (&) [5][256], int (&) [5], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:776:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_int<64>, 0>::write(ap_int<64> const&)' into 'MPSQ(int, unsigned char&, ap_int<64> (&) [5][256], int (&) [5], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:766:25)
INFO: [HLS 214-131] Inlining function 'decodeZcoordinate(ap_int<64>)' into 'MPSQ(int, unsigned char&, ap_int<64> (&) [5][256], int (&) [5], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:732:39)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'MPSQ(int, unsigned char&, ap_int<64> (&) [5][256], int (&) [5], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:742:19)
INFO: [HLS 214-178] Inlining function 'std::abs(long long)' into 'mSP_findStartIndex(ap_int<32>*, int, long long, int&, long long&)' (patchMaker.cpp:1802:0)
INFO: [HLS 214-178] Inlining function 'std::abs(long long)' into 'mSP_findLRBounds(int, ap_int<32>*, int, int&, int&)' (patchMaker.cpp:1774:0)
INFO: [HLS 214-178] Inlining function 'std::abs(long long)' into 'getSolveNextPatchPairWhileCondition(bool, bool, long long, long long, int, int (&) [5], ap_int<32> (&) [3][3][4][2])' (patchMaker.cpp:1024:0)
INFO: [HLS 214-178] Inlining function 'std::abs(long long)' into 'get_index_from_z(int, ap_int<32>, ap_int<32> (&) [5][256][2], int (&) [5])' (patchMaker.cpp:611:0)
INFO: [HLS 214-178] Inlining function 'std::abs(long long)' into 'solveComplmentaryPatch(long long&, int, bool, int, ap_int<32>&, ap_int<32>, long long&, unsigned char&, ap_int<32>, ap_int<32>, ap_int<32>&, ap_int<32>&, int&, int&, int&, ap_int<32>&, bool&, bool&, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1227:0)
INFO: [HLS 214-178] Inlining function 'std::abs(long long)' into 'makeThirdPatch(unsigned char, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, int, unsigned char&, ap_int<32> (&) [5][256][2], int (&) [5], ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&)' (patchMaker.cpp:1048:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int.0s' into 'add_patch(ap_int<32> (&) [5][16][2], ap_int<32> (&) [3][4][2], unsigned char&, ap_int<64> (&) [3][5][16], ap_int<32> (&) [3][3][4][2], hls::stream<ap_int<64>, 0>&) (.461.500.515.546.578.602.1)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_ints' into 'MPSQ(int, unsigned char&, ap_int<64> (&) [5][256], int (&) [5], hls::stream<ap_int<64>, 0>&)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int.0s' into 'MPSQ(int, unsigned char&, ap_int<64> (&) [5][256], int (&) [5], hls::stream<ap_int<64>, 0>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int.0s' into 'MPSQ(int, unsigned char&, ap_int<64> (&) [5][256], int (&) [5], hls::stream<ap_int<64>, 0>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 20.722 seconds; current allocated memory: 103.648 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 103.649 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top MPSQ -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/a.g.0.bc -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.618 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.719 seconds; current allocated memory: 110.251 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/a.g.1.bc -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.922 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/a.g.2.prechk.bc -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.029 seconds; current allocated memory: 116.437 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/a.g.1.bc to C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/a.o.1.bc -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'mSP_findStartIndex_startValue' (patchMaker.cpp:1808) in function 'mSP_findStartIndex' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mSP_findLRBounds_LRdiscovery' (patchMaker.cpp:1778) in function 'mSP_findLRBounds' automatically.
INFO: [XFORM 203-510] Pipelining loop 'delete_patch_perPropertyLengthPP0' (patchMaker.cpp:505) in function 'delete_patch_patches_parameters' automatically.
INFO: [XFORM 203-510] Pipelining loop 'delete_patch_perPropertyLengthPP1' (patchMaker.cpp:529) in function 'delete_patch_patches_parameters' automatically.
INFO: [XFORM 203-510] Pipelining loop 'makeSuperPoint_alignedToLine_rowListSet_loop' (patchMaker.cpp:1607) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'makeSuperPoint_alignedToLine_initSP_perParameter' (patchMaker.cpp:1761) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'wedgePatch_init_perParameter' (patchMaker.cpp:177) in function 'wedgePatch_init' automatically.
INFO: [XFORM 203-510] Pipelining loop 'add_patch_perPointSP0' (patchMaker.cpp:384) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'add_patch_checkDiff' (patchMaker.cpp:406) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'add_patch_perPointSP1_toSTREAM' (patchMaker.cpp:427) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'add_patch_copySPBack_perPointSP1' (patchMaker.cpp:447) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'add_patch_perPointSP1' (patchMaker.cpp:464) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'delete_patch_perPointSP' (patchMaker.cpp:564) in function 'delete_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'delete_patch_perPointSPLP' (patchMaker.cpp:586) in function 'delete_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getIndexFromZ_perPoint' (patchMaker.cpp:615) in function 'get_index_from_z' automatically.
INFO: [XFORM 203-510] Pipelining loop 'makePatch_alignedToLine_initPatch_perParameter' (patchMaker.cpp:1503) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'makePatch_alignedToLine_initSP_perParameter' (patchMaker.cpp:1546) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'makePatch_alignedToLine_initPP_perPropertyLength' (patchMaker.cpp:1576) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'solveComplmentaryPatch_fillNew_z_i_index0' (patchMaker.cpp:1267) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'solveComplmentaryPatch_fillNew_z_i_index1' (patchMaker.cpp:1280) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'solveComplmentaryPatch_fillNew_z_i_index2' (patchMaker.cpp:1290) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'solveComplmentaryPatch_fillNew_z_i_index3' (patchMaker.cpp:1299) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'solveComplmentaryPatch_fillNew_z_i_index5' (patchMaker.cpp:1312) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'solveComplmentaryPatch_fillNew_z_i_atTop' (patchMaker.cpp:1320) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'solveComplmentaryPatch_findlayerWithSmallestShift' (patchMaker.cpp:1329) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'solveComplmentaryPatch_superpointEqualCheck_2' (patchMaker.cpp:1450) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initArraysSPloop3' (patchMaker.cpp:647) in function 'initializeArrays' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initArraysPPloop4' (patchMaker.cpp:674) in function 'initializeArrays' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initGDarrayDecoded_perPoint' (patchMaker.cpp:726) in function 'MPSQ' automatically.
INFO: [XFORM 203-510] Pipelining loop 'finalSPOutputInit_perPoint_PatchSTREAM0' (patchMaker.cpp:764) in function 'MPSQ' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_774_2' (patchMaker.cpp:774) in function 'MPSQ' automatically.
INFO: [XFORM 203-510] Pipelining loop 'finalSPOutputInit_perPoint_PatchSTREAMD' (patchMaker.cpp:785) in function 'MPSQ' automatically.
INFO: [XFORM 203-102] Partitioning array 'parallelogramsList.V' (patchMaker.cpp:46) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'radiiDivisionList.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_z_i_atTop.V' (patchMaker.cpp:1317) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'parallelogramsList.V.0' (patchMaker.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'parallelogramsList.V.1' (patchMaker.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'parallelogramsList.V.2' (patchMaker.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'parallelogramsList.V.3' (patchMaker.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'parallelogramsList.V.4' (patchMaker.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'parallelogramsList.V.5' (patchMaker.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topL_jL.V' (patchMaker.cpp:261) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topL_jR.V' (patchMaker.cpp:262) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topR_jL.V' (patchMaker.cpp:263) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topR_jR.V' (patchMaker.cpp:264) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'new_z_i_atTop.V' (patchMaker.cpp:1317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'parallelogramsList.V.0' (patchMaker.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'parallelogramsList.V.1' (patchMaker.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'parallelogramsList.V.2' (patchMaker.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'parallelogramsList.V.3' (patchMaker.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'parallelogramsList.V.4' (patchMaker.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'parallelogramsList.V.5' (patchMaker.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topL_jL.V' (patchMaker.cpp:261) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topL_jR.V' (patchMaker.cpp:262) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topR_jL.V' (patchMaker.cpp:263) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topR_jR.V' (patchMaker.cpp:264) in dimension 1 completely.
Command         transform done; 8.493 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/a.o.1.tmp.bc -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (patchMaker.cpp:243:1) in function 'straightLineProjectorFromLayerIJtoK'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (patchMaker.cpp:906:10) to (patchMaker.cpp:949:26) in function 'solveNextPatchPair'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (patchMaker.cpp:951:50) to (patchMaker.cpp:989:9) in function 'solveNextPatchPair'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (patchMaker.cpp:1342:28) to (patchMaker.cpp:1387:9) in function 'solveComplmentaryPatch'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (patchMaker.cpp:1755:5) in function 'makeSuperPoint_alignedToLine'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (patchMaker.cpp:1036:2) in function 'getSolveNextPatchPairWhileCondition'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (patchMaker.cpp:288:18) to (patchMaker.cpp:290:13) in function 'getShadows'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (patchMaker.cpp:37:2) in function 'areWedgeSuperPointsEqual'... converting 3 basic blocks.
Command         transform done; 1.273 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 9.814 seconds; current allocated memory: 145.457 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/a.o.2.bc -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'wedgePatch_init_perPoint' (patchMaker.cpp:174:21) in function 'wedgePatch_init'.
INFO: [XFORM 203-541] Flattening a loop nest 'wedgePatch_init_perSuperpoint' (patchMaker.cpp:170:18) in function 'wedgePatch_init'.
INFO: [XFORM 203-541] Flattening a loop nest 'makeSuperPoint_alignedToLine_initSP_perPoint' (patchMaker.cpp:1755:13) in function 'makeSuperPoint_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'makePatch_alignedToLine_initPatch_perPoint' (patchMaker.cpp:1497:15) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'makePatch_alignedToLine_initPatch_perLayer' (patchMaker.cpp:1491:17) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'makePatch_alignedToLine_initSP_perPoint' (patchMaker.cpp:1540:15) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'makePatch_alignedToLine_initSP_perSuperpoint' (patchMaker.cpp:1534:17) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'makePatch_alignedToLine_initPP_perParallelogram' (patchMaker.cpp:1570:15) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'makePatch_alignedToLine_initPP_perPropertyType' (patchMaker.cpp:1564:17) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'initArraysSPloop2' (patchMaker.cpp:641:21) in function 'initializeArrays'.
INFO: [XFORM 203-541] Flattening a loop nest 'initArraysSPloop1' (patchMaker.cpp:637:17) in function 'initializeArrays'.
INFO: [XFORM 203-541] Flattening a loop nest 'initArraysPPloop3' (patchMaker.cpp:668:25) in function 'initializeArrays'.
INFO: [XFORM 203-541] Flattening a loop nest 'initArraysPPloop2' (patchMaker.cpp:662:21) in function 'initializeArrays'.
INFO: [XFORM 203-541] Flattening a loop nest 'initArraysPPloop1' (patchMaker.cpp:658:17) in function 'initializeArrays'.
INFO: [XFORM 203-541] Flattening a loop nest 'delete_patch_perParallelogramPP0' (patchMaker.cpp:499:16) in function 'delete_patch_patches_parameters'.
INFO: [XFORM 203-541] Flattening a loop nest 'delete_patch_perPropertyTypePP0' (patchMaker.cpp:493:15) in function 'delete_patch_patches_parameters'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_490_1' (patchMaker.cpp:490:33) in function 'delete_patch_patches_parameters' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'delete_patch_perParallelogramPP1' (patchMaker.cpp:523:15) in function 'delete_patch_patches_parameters'.
INFO: [XFORM 203-541] Flattening a loop nest 'delete_patch_perPropertyTypePP1' (patchMaker.cpp:517:14) in function 'delete_patch_patches_parameters'.
INFO: [XFORM 203-541] Flattening a loop nest 'delete_patch_perSuperpointSP' (patchMaker.cpp:558:21) in function 'delete_patch'.
WARNING: [HLS 200-960] Cannot flatten loop 'delete_patch_perPatch' (patchMaker.cpp:552:18) in function 'delete_patch' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'delete_patch_perSuperpointSPLP' (patchMaker.cpp:580:14) in function 'delete_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'add_patch_perSuperpointSP0' (patchMaker.cpp:378:21) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'add_patch_perSuperpointSP1_toSTREAM' (patchMaker.cpp:424:18) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'add_patch_copySPBack_perSuperpointSP1' (patchMaker.cpp:441:18) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'add_patch_copySPBack' (patchMaker.cpp:435:25) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'add_patch_perSuperpointSP1' (patchMaker.cpp:458:17) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'initGDarrayDecoded_perLayer' (patchMaker.cpp:720:17) in function 'MPSQ'.
INFO: [XFORM 203-541] Flattening a loop nest 'finalSPOutputInit_perSuperpoint_PatchSTREAM0' (patchMaker.cpp:761:18) in function 'MPSQ'.
INFO: [XFORM 203-541] Flattening a loop nest 'finalSPOutputInit_perPatch_PatchSTREAM0' (patchMaker.cpp:758:17) in function 'MPSQ'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_772_1' (patchMaker.cpp:772:32) in function 'MPSQ'.
INFO: [XFORM 203-541] Flattening a loop nest 'finalSPOutputInit_perSuperpoint_PatchSTREAMD' (patchMaker.cpp:782:14) in function 'MPSQ'.
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:165:25)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:166:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:167:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:168:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_superpoints' (patchMaker.cpp:179:41)
INFO: [HLS 200-472] Inferring partial write operation for 'current_z_i_index' (patchMaker.cpp:1260:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:1269:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:1282:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:1292:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:1301:26)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i.V' (patchMaker.cpp:1314:20)
INFO: [HLS 200-472] Inferring partial write operation for 'row_list.V' (patchMaker.cpp:1612:21)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:1766:30)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch.V' (patchMaker.cpp:1508:25)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_superpoints.V' (patchMaker.cpp:1551:48)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters.V' (patchMaker.cpp:1581:35)
INFO: [HLS 200-472] Inferring partial write operation for 'patches_superpoints' (patchMaker.cpp:652:43)
INFO: [HLS 200-472] Inferring partial write operation for 'patches_parameters' (patchMaker.cpp:679:52)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:281:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:282:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:283:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:284:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:292:36)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:296:36)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:300:36)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:304:36)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:80:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:81:25)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:82:25)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:83:25)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:113:25)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:114:25)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:115:25)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:116:25)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:117:25)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:118:25)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:119:25)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:120:25)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:125:26)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:126:26)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:130:26)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:131:26)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:135:26)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:136:26)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:140:26)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:141:26)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:147:26)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:148:26)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:149:26)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:154:26)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:155:26)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters' (patchMaker.cpp:156:26)
INFO: [HLS 200-472] Inferring partial write operation for 'patches_parameters' (patchMaker.cpp:510:37)
INFO: [HLS 200-472] Inferring partial write operation for 'patches_parameters' (patchMaker.cpp:534:40)
INFO: [HLS 200-472] Inferring partial write operation for 'patches_superpoints' (patchMaker.cpp:569:46)
INFO: [HLS 200-472] Inferring partial write operation for 'patches_superpoints' (patchMaker.cpp:591:37)
INFO: [HLS 200-472] Inferring partial write operation for 'patches_parameters' (patchMaker.cpp:341:37)
INFO: [HLS 200-472] Inferring partial write operation for 'patches_parameters' (patchMaker.cpp:365:36)
INFO: [HLS 200-472] Inferring partial write operation for 'patches_superpoints' (patchMaker.cpp:389:46)
INFO: [HLS 200-472] Inferring partial write operation for 'patches_superpoints' (patchMaker.cpp:452:37)
INFO: [HLS 200-472] Inferring partial write operation for 'patches_superpoints' (patchMaker.cpp:469:36)
INFO: [HLS 200-472] Inferring partial write operation for 'GDarrayDecoded.V' (patchMaker.cpp:731:37)
INFO: [HLS 200-472] Inferring partial write operation for 'GDarrayDecoded.V' (patchMaker.cpp:732:37)
INFO: [HLS 200-472] Inferring partial write operation for 'dummyPatch.V' (patchMaker.cpp:776:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dummyPatch.V' (patchMaker.cpp:779:19)
Command         transform done; 8.39 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 8.43 seconds; current allocated memory: 362.713 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 20.048 sec.
Command     elaborate done; 79.592 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'MPSQ' ...
Execute       ap_set_top_model MPSQ 
Execute       get_model_list MPSQ -filter all-wo-channel -topdown 
Execute       preproc_iomode -model MPSQ 
Execute       preproc_iomode -model solveNextColumn 
Execute       preproc_iomode -model solveNextPatchPair 
Execute       preproc_iomode -model makeThirdPatch 
Execute       preproc_iomode -model getShadows 
Execute       preproc_iomode -model solveComplmentaryPatch 
Execute       preproc_iomode -model delete_patch 
Execute       preproc_iomode -model delete_patch_patches_parameters 
Execute       preproc_iomode -model get_index_from_z 
Execute       preproc_iomode -model getSolveNextPatchPairWhileCondition 
Execute       preproc_iomode -model areWedgeSuperPointsEqual 
Execute       preproc_iomode -model makePatch_alignedToLine 
Execute       preproc_iomode -model add_patch9 
Execute       preproc_iomode -model add_patch_patches_parameters13 
Execute       preproc_iomode -model encodeCoordinates 
Execute       preproc_iomode -model wedgePatch_init 
Execute       preproc_iomode -model getParallelogramsAndAcceptanceCorners 
Execute       preproc_iomode -model makeSuperPoint_alignedToLine11 
Execute       preproc_iomode -model mSP_findLRBounds 
Execute       preproc_iomode -model mSP_findStartIndex 
Execute       preproc_iomode -model getSolveNextColumnWhileConditional 
Execute       preproc_iomode -model straightLineProjectorFromLayerIJtoK 
Execute       preproc_iomode -model initializeArrays 
Execute       get_model_list MPSQ -filter all-wo-channel 
INFO-FLOW: Model list for configure: initializeArrays straightLineProjectorFromLayerIJtoK getSolveNextColumnWhileConditional mSP_findStartIndex mSP_findLRBounds makeSuperPoint_alignedToLine11 getParallelogramsAndAcceptanceCorners wedgePatch_init encodeCoordinates add_patch_patches_parameters13 add_patch9 makePatch_alignedToLine areWedgeSuperPointsEqual getSolveNextPatchPairWhileCondition get_index_from_z delete_patch_patches_parameters delete_patch solveComplmentaryPatch getShadows makeThirdPatch solveNextPatchPair solveNextColumn MPSQ
INFO-FLOW: Configuring Module : initializeArrays ...
Execute       set_default_model initializeArrays 
Execute       apply_spec_resource_limit initializeArrays 
INFO-FLOW: Configuring Module : straightLineProjectorFromLayerIJtoK ...
Execute       set_default_model straightLineProjectorFromLayerIJtoK 
Execute       apply_spec_resource_limit straightLineProjectorFromLayerIJtoK 
INFO-FLOW: Configuring Module : getSolveNextColumnWhileConditional ...
Execute       set_default_model getSolveNextColumnWhileConditional 
Execute       apply_spec_resource_limit getSolveNextColumnWhileConditional 
INFO-FLOW: Configuring Module : mSP_findStartIndex ...
Execute       set_default_model mSP_findStartIndex 
Execute       apply_spec_resource_limit mSP_findStartIndex 
INFO-FLOW: Configuring Module : mSP_findLRBounds ...
Execute       set_default_model mSP_findLRBounds 
Execute       apply_spec_resource_limit mSP_findLRBounds 
INFO-FLOW: Configuring Module : makeSuperPoint_alignedToLine11 ...
Execute       set_default_model makeSuperPoint_alignedToLine11 
Execute       apply_spec_resource_limit makeSuperPoint_alignedToLine11 
INFO-FLOW: Configuring Module : getParallelogramsAndAcceptanceCorners ...
Execute       set_default_model getParallelogramsAndAcceptanceCorners 
Execute       apply_spec_resource_limit getParallelogramsAndAcceptanceCorners 
INFO-FLOW: Configuring Module : wedgePatch_init ...
Execute       set_default_model wedgePatch_init 
Execute       apply_spec_resource_limit wedgePatch_init 
INFO-FLOW: Configuring Module : encodeCoordinates ...
Execute       set_default_model encodeCoordinates 
Execute       apply_spec_resource_limit encodeCoordinates 
INFO-FLOW: Configuring Module : add_patch_patches_parameters13 ...
Execute       set_default_model add_patch_patches_parameters13 
Execute       apply_spec_resource_limit add_patch_patches_parameters13 
INFO-FLOW: Configuring Module : add_patch9 ...
Execute       set_default_model add_patch9 
Execute       apply_spec_resource_limit add_patch9 
INFO-FLOW: Configuring Module : makePatch_alignedToLine ...
Execute       set_default_model makePatch_alignedToLine 
Execute       apply_spec_resource_limit makePatch_alignedToLine 
INFO-FLOW: Configuring Module : areWedgeSuperPointsEqual ...
Execute       set_default_model areWedgeSuperPointsEqual 
Execute       apply_spec_resource_limit areWedgeSuperPointsEqual 
INFO-FLOW: Configuring Module : getSolveNextPatchPairWhileCondition ...
Execute       set_default_model getSolveNextPatchPairWhileCondition 
Execute       apply_spec_resource_limit getSolveNextPatchPairWhileCondition 
INFO-FLOW: Configuring Module : get_index_from_z ...
Execute       set_default_model get_index_from_z 
Execute       apply_spec_resource_limit get_index_from_z 
INFO-FLOW: Configuring Module : delete_patch_patches_parameters ...
Execute       set_default_model delete_patch_patches_parameters 
Execute       apply_spec_resource_limit delete_patch_patches_parameters 
INFO-FLOW: Configuring Module : delete_patch ...
Execute       set_default_model delete_patch 
Execute       apply_spec_resource_limit delete_patch 
INFO-FLOW: Configuring Module : solveComplmentaryPatch ...
Execute       set_default_model solveComplmentaryPatch 
Execute       apply_spec_resource_limit solveComplmentaryPatch 
INFO-FLOW: Configuring Module : getShadows ...
Execute       set_default_model getShadows 
Execute       apply_spec_resource_limit getShadows 
INFO-FLOW: Configuring Module : makeThirdPatch ...
Execute       set_default_model makeThirdPatch 
Execute       apply_spec_resource_limit makeThirdPatch 
INFO-FLOW: Configuring Module : solveNextPatchPair ...
Execute       set_default_model solveNextPatchPair 
Execute       apply_spec_resource_limit solveNextPatchPair 
INFO-FLOW: Configuring Module : solveNextColumn ...
Execute       set_default_model solveNextColumn 
Execute       apply_spec_resource_limit solveNextColumn 
INFO-FLOW: Configuring Module : MPSQ ...
Execute       set_default_model MPSQ 
Execute       apply_spec_resource_limit MPSQ 
INFO-FLOW: Model list for preprocess: initializeArrays straightLineProjectorFromLayerIJtoK getSolveNextColumnWhileConditional mSP_findStartIndex mSP_findLRBounds makeSuperPoint_alignedToLine11 getParallelogramsAndAcceptanceCorners wedgePatch_init encodeCoordinates add_patch_patches_parameters13 add_patch9 makePatch_alignedToLine areWedgeSuperPointsEqual getSolveNextPatchPairWhileCondition get_index_from_z delete_patch_patches_parameters delete_patch solveComplmentaryPatch getShadows makeThirdPatch solveNextPatchPair solveNextColumn MPSQ
INFO-FLOW: Preprocessing Module: initializeArrays ...
Execute       set_default_model initializeArrays 
Execute       cdfg_preprocess -model initializeArrays 
Execute       rtl_gen_preprocess initializeArrays 
INFO-FLOW: Preprocessing Module: straightLineProjectorFromLayerIJtoK ...
Execute       set_default_model straightLineProjectorFromLayerIJtoK 
Execute       cdfg_preprocess -model straightLineProjectorFromLayerIJtoK 
Execute       rtl_gen_preprocess straightLineProjectorFromLayerIJtoK 
INFO-FLOW: Preprocessing Module: getSolveNextColumnWhileConditional ...
Execute       set_default_model getSolveNextColumnWhileConditional 
Execute       cdfg_preprocess -model getSolveNextColumnWhileConditional 
Execute       rtl_gen_preprocess getSolveNextColumnWhileConditional 
INFO-FLOW: Preprocessing Module: mSP_findStartIndex ...
Execute       set_default_model mSP_findStartIndex 
Execute       cdfg_preprocess -model mSP_findStartIndex 
Execute       rtl_gen_preprocess mSP_findStartIndex 
INFO-FLOW: Preprocessing Module: mSP_findLRBounds ...
Execute       set_default_model mSP_findLRBounds 
Execute       cdfg_preprocess -model mSP_findLRBounds 
Execute       rtl_gen_preprocess mSP_findLRBounds 
INFO-FLOW: Preprocessing Module: makeSuperPoint_alignedToLine11 ...
Execute       set_default_model makeSuperPoint_alignedToLine11 
Execute       cdfg_preprocess -model makeSuperPoint_alignedToLine11 
Execute       rtl_gen_preprocess makeSuperPoint_alignedToLine11 
INFO-FLOW: Preprocessing Module: getParallelogramsAndAcceptanceCorners ...
Execute       set_default_model getParallelogramsAndAcceptanceCorners 
Execute       cdfg_preprocess -model getParallelogramsAndAcceptanceCorners 
Execute       rtl_gen_preprocess getParallelogramsAndAcceptanceCorners 
INFO-FLOW: Preprocessing Module: wedgePatch_init ...
Execute       set_default_model wedgePatch_init 
Execute       cdfg_preprocess -model wedgePatch_init 
Execute       rtl_gen_preprocess wedgePatch_init 
INFO-FLOW: Preprocessing Module: encodeCoordinates ...
Execute       set_default_model encodeCoordinates 
Execute       cdfg_preprocess -model encodeCoordinates 
Execute       rtl_gen_preprocess encodeCoordinates 
INFO-FLOW: Preprocessing Module: add_patch_patches_parameters13 ...
Execute       set_default_model add_patch_patches_parameters13 
Execute       cdfg_preprocess -model add_patch_patches_parameters13 
Execute       rtl_gen_preprocess add_patch_patches_parameters13 
INFO-FLOW: Preprocessing Module: add_patch9 ...
Execute       set_default_model add_patch9 
Execute       cdfg_preprocess -model add_patch9 
Execute       rtl_gen_preprocess add_patch9 
INFO-FLOW: Preprocessing Module: makePatch_alignedToLine ...
Execute       set_default_model makePatch_alignedToLine 
Execute       cdfg_preprocess -model makePatch_alignedToLine 
Execute       rtl_gen_preprocess makePatch_alignedToLine 
INFO-FLOW: Preprocessing Module: areWedgeSuperPointsEqual ...
Execute       set_default_model areWedgeSuperPointsEqual 
Execute       cdfg_preprocess -model areWedgeSuperPointsEqual 
Execute       rtl_gen_preprocess areWedgeSuperPointsEqual 
INFO-FLOW: Preprocessing Module: getSolveNextPatchPairWhileCondition ...
Execute       set_default_model getSolveNextPatchPairWhileCondition 
Execute       cdfg_preprocess -model getSolveNextPatchPairWhileCondition 
Execute       rtl_gen_preprocess getSolveNextPatchPairWhileCondition 
INFO-FLOW: Preprocessing Module: get_index_from_z ...
Execute       set_default_model get_index_from_z 
Execute       cdfg_preprocess -model get_index_from_z 
Execute       rtl_gen_preprocess get_index_from_z 
INFO-FLOW: Preprocessing Module: delete_patch_patches_parameters ...
Execute       set_default_model delete_patch_patches_parameters 
Execute       cdfg_preprocess -model delete_patch_patches_parameters 
Execute       rtl_gen_preprocess delete_patch_patches_parameters 
INFO-FLOW: Preprocessing Module: delete_patch ...
Execute       set_default_model delete_patch 
Execute       cdfg_preprocess -model delete_patch 
Execute       rtl_gen_preprocess delete_patch 
INFO-FLOW: Preprocessing Module: solveComplmentaryPatch ...
Execute       set_default_model solveComplmentaryPatch 
Execute       cdfg_preprocess -model solveComplmentaryPatch 
Execute       rtl_gen_preprocess solveComplmentaryPatch 
INFO-FLOW: Preprocessing Module: getShadows ...
Execute       set_default_model getShadows 
Execute       cdfg_preprocess -model getShadows 
Execute       rtl_gen_preprocess getShadows 
INFO-FLOW: Preprocessing Module: makeThirdPatch ...
Execute       set_default_model makeThirdPatch 
Execute       cdfg_preprocess -model makeThirdPatch 
Execute       rtl_gen_preprocess makeThirdPatch 
INFO-FLOW: Preprocessing Module: solveNextPatchPair ...
Execute       set_default_model solveNextPatchPair 
Execute       cdfg_preprocess -model solveNextPatchPair 
Execute       rtl_gen_preprocess solveNextPatchPair 
INFO-FLOW: Preprocessing Module: solveNextColumn ...
Execute       set_default_model solveNextColumn 
Execute       cdfg_preprocess -model solveNextColumn 
Execute       rtl_gen_preprocess solveNextColumn 
INFO-FLOW: Preprocessing Module: MPSQ ...
Execute       set_default_model MPSQ 
Execute       cdfg_preprocess -model MPSQ 
Execute       rtl_gen_preprocess MPSQ 
INFO-FLOW: Model list for synthesis: initializeArrays straightLineProjectorFromLayerIJtoK getSolveNextColumnWhileConditional mSP_findStartIndex mSP_findLRBounds makeSuperPoint_alignedToLine11 getParallelogramsAndAcceptanceCorners wedgePatch_init encodeCoordinates add_patch_patches_parameters13 add_patch9 makePatch_alignedToLine areWedgeSuperPointsEqual getSolveNextPatchPairWhileCondition get_index_from_z delete_patch_patches_parameters delete_patch solveComplmentaryPatch getShadows makeThirdPatch solveNextPatchPair solveNextColumn MPSQ
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'initializeArrays' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model initializeArrays 
Execute       schedule -model initializeArrays 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initArraysSPloop1_initArraysSPloop2_initArraysSPloop3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'initArraysSPloop1_initArraysSPloop2_initArraysSPloop3'
INFO: [SCHED 204-61] Pipelining loop 'initArraysPPloop1_initArraysPPloop3_initArraysPPloop4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'initArraysPPloop1_initArraysPPloop3_initArraysPPloop4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.251 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 363.455 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/initializeArrays.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.117 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/initializeArrays.sched.adb -f 
INFO-FLOW: Finish scheduling initializeArrays.
Execute       set_default_model initializeArrays 
Execute       bind -model initializeArrays 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.329 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.516 seconds; current allocated memory: 363.837 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/initializeArrays.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.249 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/initializeArrays.bind.adb -f 
INFO-FLOW: Finish binding initializeArrays.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'straightLineProjectorFromLayerIJtoK' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model straightLineProjectorFromLayerIJtoK 
Execute       schedule -model straightLineProjectorFromLayerIJtoK 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'straightLineProjectorFromLayerIJtoK'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, function 'straightLineProjectorFromLayerIJtoK'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.135 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.584 seconds; current allocated memory: 363.984 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/straightLineProjectorFromLayerIJtoK.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/straightLineProjectorFromLayerIJtoK.sched.adb -f 
INFO-FLOW: Finish scheduling straightLineProjectorFromLayerIJtoK.
Execute       set_default_model straightLineProjectorFromLayerIJtoK 
Execute       bind -model straightLineProjectorFromLayerIJtoK 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.158 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 364.151 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/straightLineProjectorFromLayerIJtoK.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.172 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/straightLineProjectorFromLayerIJtoK.bind.adb -f 
INFO-FLOW: Finish binding straightLineProjectorFromLayerIJtoK.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSolveNextColumnWhileConditional' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model getSolveNextColumnWhileConditional 
Execute       schedule -model getSolveNextColumnWhileConditional 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.585 seconds; current allocated memory: 364.201 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getSolveNextColumnWhileConditional.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getSolveNextColumnWhileConditional.sched.adb -f 
INFO-FLOW: Finish scheduling getSolveNextColumnWhileConditional.
Execute       set_default_model getSolveNextColumnWhileConditional 
Execute       bind -model getSolveNextColumnWhileConditional 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.181 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 364.309 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getSolveNextColumnWhileConditional.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getSolveNextColumnWhileConditional.bind.adb -f 
INFO-FLOW: Finish binding getSolveNextColumnWhileConditional.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mSP_findStartIndex' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mSP_findStartIndex 
Execute       schedule -model mSP_findStartIndex 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mSP_findStartIndex_startValue'.
WARNING: [HLS 200-880] The II Violation in module 'mSP_findStartIndex' (loop 'mSP_findStartIndex_startValue'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'icmp' operation ('icmp_ln1811', patchMaker.cpp:1811) and 'sub' operation ('sub_ln180_7', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'mSP_findStartIndex_startValue'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.182 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.413 seconds; current allocated memory: 364.438 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/mSP_findStartIndex.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/mSP_findStartIndex.sched.adb -f 
INFO-FLOW: Finish scheduling mSP_findStartIndex.
Execute       set_default_model mSP_findStartIndex 
Execute       bind -model mSP_findStartIndex 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.327 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 364.598 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/mSP_findStartIndex.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.107 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/mSP_findStartIndex.bind.adb -f 
INFO-FLOW: Finish binding mSP_findStartIndex.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mSP_findLRBounds' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mSP_findLRBounds 
Execute       schedule -model mSP_findLRBounds 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mSP_findLRBounds_LRdiscovery'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'mSP_findLRBounds_LRdiscovery'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.412 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.686 seconds; current allocated memory: 364.739 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/mSP_findLRBounds.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/mSP_findLRBounds.sched.adb -f 
INFO-FLOW: Finish scheduling mSP_findLRBounds.
Execute       set_default_model mSP_findLRBounds 
Execute       bind -model mSP_findLRBounds 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.218 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 364.943 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/mSP_findLRBounds.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.163 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/mSP_findLRBounds.bind.adb -f 
INFO-FLOW: Finish binding mSP_findLRBounds.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makeSuperPoint_alignedToLine11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model makeSuperPoint_alignedToLine11 
Execute       schedule -model makeSuperPoint_alignedToLine11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'makeSuperPoint_alignedToLine_rowListSet_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'makeSuperPoint_alignedToLine_rowListSet_loop'
INFO: [SCHED 204-61] Pipelining loop 'makeSuperPoint_alignedToLine_initSP_perPoint_makeSuperPoint_alignedToLine_initSP_perParameter'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'makeSuperPoint_alignedToLine_initSP_perPoint_makeSuperPoint_alignedToLine_initSP_perParameter'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.535 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.871 seconds; current allocated memory: 365.291 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/makeSuperPoint_alignedToLine11.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.147 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/makeSuperPoint_alignedToLine11.sched.adb -f 
Command       db_write done; 0.166 sec.
INFO-FLOW: Finish scheduling makeSuperPoint_alignedToLine11.
Execute       set_default_model makeSuperPoint_alignedToLine11 
Execute       bind -model makeSuperPoint_alignedToLine11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.355 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.709 seconds; current allocated memory: 365.710 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/makeSuperPoint_alignedToLine11.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.33 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/makeSuperPoint_alignedToLine11.bind.adb -f 
INFO-FLOW: Finish binding makeSuperPoint_alignedToLine11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getParallelogramsAndAcceptanceCorners' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model getParallelogramsAndAcceptanceCorners 
Execute       schedule -model getParallelogramsAndAcceptanceCorners 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.337 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.912 seconds; current allocated memory: 366.329 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getParallelogramsAndAcceptanceCorners.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.309 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getParallelogramsAndAcceptanceCorners.sched.adb -f 
INFO-FLOW: Finish scheduling getParallelogramsAndAcceptanceCorners.
Execute       set_default_model getParallelogramsAndAcceptanceCorners 
Execute       bind -model getParallelogramsAndAcceptanceCorners 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.526 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.913 seconds; current allocated memory: 367.066 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getParallelogramsAndAcceptanceCorners.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.566 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getParallelogramsAndAcceptanceCorners.bind.adb -f 
INFO-FLOW: Finish binding getParallelogramsAndAcceptanceCorners.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wedgePatch_init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model wedgePatch_init 
Execute       schedule -model wedgePatch_init 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'wedgePatch_init_perSuperpoint_wedgePatch_init_perPoint_wedgePatch_init_perParameter'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'wedgePatch_init_perSuperpoint_wedgePatch_init_perPoint_wedgePatch_init_perParameter'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.264 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.983 seconds; current allocated memory: 367.270 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/wedgePatch_init.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/wedgePatch_init.sched.adb -f 
INFO-FLOW: Finish scheduling wedgePatch_init.
Execute       set_default_model wedgePatch_init 
Execute       bind -model wedgePatch_init 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.38 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.537 seconds; current allocated memory: 367.485 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/wedgePatch_init.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.715 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/wedgePatch_init.bind.adb -f 
INFO-FLOW: Finish binding wedgePatch_init.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encodeCoordinates' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model encodeCoordinates 
Execute       schedule -model encodeCoordinates 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'encodeCoordinates'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'encodeCoordinates'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.233 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.077 seconds; current allocated memory: 367.521 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/encodeCoordinates.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/encodeCoordinates.sched.adb -f 
INFO-FLOW: Finish scheduling encodeCoordinates.
Execute       set_default_model encodeCoordinates 
Execute       bind -model encodeCoordinates 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.143 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 367.558 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/encodeCoordinates.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/encodeCoordinates.bind.adb -f 
INFO-FLOW: Finish binding encodeCoordinates.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_patch_patches_parameters13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model add_patch_patches_parameters13 
Execute       schedule -model add_patch_patches_parameters13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.765 seconds; current allocated memory: 367.827 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/add_patch_patches_parameters13.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/add_patch_patches_parameters13.sched.adb -f 
INFO-FLOW: Finish scheduling add_patch_patches_parameters13.
Execute       set_default_model add_patch_patches_parameters13 
Execute       bind -model add_patch_patches_parameters13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.224 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 368.147 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/add_patch_patches_parameters13.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.285 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/add_patch_patches_parameters13.bind.adb -f 
INFO-FLOW: Finish binding add_patch_patches_parameters13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_patch9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model add_patch9 
Execute       schedule -model add_patch9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add_patch_checkDiff'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln874')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln874_4')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'add_patch_checkDiff'
INFO: [SCHED 204-61] Pipelining loop 'add_patch_perSuperpointSP1_toSTREAM_add_patch_perPointSP1_toSTREAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'add_patch_perSuperpointSP1_toSTREAM_add_patch_perPointSP1_toSTREAM'
INFO: [SCHED 204-61] Pipelining loop 'add_patch_copySPBack_add_patch_copySPBack_perSuperpointSP1_add_patch_copySPBack_perPointSP1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'add_patch_copySPBack_add_patch_copySPBack_perSuperpointSP1_add_patch_copySPBack_perPointSP1'
INFO: [SCHED 204-61] Pipelining loop 'add_patch_perSuperpointSP1_add_patch_perPointSP1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'add_patch_perSuperpointSP1_add_patch_perPointSP1'
INFO: [SCHED 204-61] Pipelining loop 'add_patch_perSuperpointSP0_add_patch_perPointSP0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'add_patch_perSuperpointSP0_add_patch_perPointSP0'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.897 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.291 seconds; current allocated memory: 368.751 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/add_patch9.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.228 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/add_patch9.sched.adb -f 
INFO-FLOW: Finish scheduling add_patch9.
Execute       set_default_model add_patch9 
Execute       bind -model add_patch9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.451 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.767 seconds; current allocated memory: 369.460 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/add_patch9.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.408 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/add_patch9.bind.adb -f 
Command       db_write done; 0.117 sec.
INFO-FLOW: Finish binding add_patch9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatch_alignedToLine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model makePatch_alignedToLine 
Execute       schedule -model makePatch_alignedToLine 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'makePatch_alignedToLine_initPatch_perLayer_makePatch_alignedToLine_initPatch_perPoint_makePatch_alignedToLine_initPatch_perParameter'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'makePatch_alignedToLine_initPatch_perLayer_makePatch_alignedToLine_initPatch_perPoint_makePatch_alignedToLine_initPatch_perParameter'
INFO: [SCHED 204-61] Pipelining loop 'makePatch_alignedToLine_initSP_perSuperpoint_makePatch_alignedToLine_initSP_perPoint_makePatch_alignedToLine_initSP_perParameter'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'makePatch_alignedToLine_initSP_perSuperpoint_makePatch_alignedToLine_initSP_perPoint_makePatch_alignedToLine_initSP_perParameter'
INFO: [SCHED 204-61] Pipelining loop 'makePatch_alignedToLine_initPP_perPropertyType_makePatch_alignedToLine_initPP_perParallelogram_makePatch_alignedToLine_initPP_perPropertyLength'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'makePatch_alignedToLine_initPP_perPropertyType_makePatch_alignedToLine_initPP_perParallelogram_makePatch_alignedToLine_initPP_perPropertyLength'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.395 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.214 seconds; current allocated memory: 369.873 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/makePatch_alignedToLine.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.212 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/makePatch_alignedToLine.sched.adb -f 
INFO-FLOW: Finish scheduling makePatch_alignedToLine.
Execute       set_default_model makePatch_alignedToLine 
Execute       bind -model makePatch_alignedToLine 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.151 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.432 seconds; current allocated memory: 370.398 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/makePatch_alignedToLine.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.127 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/makePatch_alignedToLine.bind.adb -f 
INFO-FLOW: Finish binding makePatch_alignedToLine.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'areWedgeSuperPointsEqual' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model areWedgeSuperPointsEqual 
Execute       schedule -model areWedgeSuperPointsEqual 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'areWedgeSuperPointsEqual'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('wsp2_load_3') on array 'wsp2' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'wsp2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, function 'areWedgeSuperPointsEqual'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.172 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.481 seconds; current allocated memory: 370.524 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/areWedgeSuperPointsEqual.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/areWedgeSuperPointsEqual.sched.adb -f 
INFO-FLOW: Finish scheduling areWedgeSuperPointsEqual.
Execute       set_default_model areWedgeSuperPointsEqual 
Execute       bind -model areWedgeSuperPointsEqual 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.267 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.396 seconds; current allocated memory: 370.625 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/areWedgeSuperPointsEqual.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/areWedgeSuperPointsEqual.bind.adb -f 
INFO-FLOW: Finish binding areWedgeSuperPointsEqual.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSolveNextPatchPairWhileCondition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model getSolveNextPatchPairWhileCondition 
Execute       schedule -model getSolveNextPatchPairWhileCondition 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.105 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 370.729 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getSolveNextPatchPairWhileCondition.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getSolveNextPatchPairWhileCondition.sched.adb -f 
INFO-FLOW: Finish scheduling getSolveNextPatchPairWhileCondition.
Execute       set_default_model getSolveNextPatchPairWhileCondition 
Execute       bind -model getSolveNextPatchPairWhileCondition 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.145 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.304 seconds; current allocated memory: 370.877 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getSolveNextPatchPairWhileCondition.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getSolveNextPatchPairWhileCondition.bind.adb -f 
INFO-FLOW: Finish binding getSolveNextPatchPairWhileCondition.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_index_from_z' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model get_index_from_z 
Execute       schedule -model get_index_from_z 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'getIndexFromZ_perPoint'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'getIndexFromZ_perPoint'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.241 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.781 seconds; current allocated memory: 370.995 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/get_index_from_z.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/get_index_from_z.sched.adb -f 
INFO-FLOW: Finish scheduling get_index_from_z.
Execute       set_default_model get_index_from_z 
Execute       bind -model get_index_from_z 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.168 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 371.176 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/get_index_from_z.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/get_index_from_z.bind.adb -f 
INFO-FLOW: Finish binding get_index_from_z.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'delete_patch_patches_parameters' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model delete_patch_patches_parameters 
Execute       schedule -model delete_patch_patches_parameters 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'delete_patch_perPropertyTypePP0_delete_patch_perParallelogramPP0_delete_patch_perPropertyLengthPP0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'delete_patch_perPropertyTypePP0_delete_patch_perParallelogramPP0_delete_patch_perPropertyLengthPP0'
INFO: [SCHED 204-61] Pipelining loop 'delete_patch_perPropertyTypePP1_delete_patch_perParallelogramPP1_delete_patch_perPropertyLengthPP1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'delete_patch_perPropertyTypePP1_delete_patch_perParallelogramPP1_delete_patch_perPropertyLengthPP1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.416 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.672 seconds; current allocated memory: 371.489 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/delete_patch_patches_parameters.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.117 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/delete_patch_patches_parameters.sched.adb -f 
INFO-FLOW: Finish scheduling delete_patch_patches_parameters.
Execute       set_default_model delete_patch_patches_parameters 
Execute       bind -model delete_patch_patches_parameters 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.329 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.535 seconds; current allocated memory: 371.863 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/delete_patch_patches_parameters.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.252 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/delete_patch_patches_parameters.bind.adb -f 
INFO-FLOW: Finish binding delete_patch_patches_parameters.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'delete_patch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model delete_patch 
Execute       schedule -model delete_patch 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'delete_patch_perSuperpointSP_delete_patch_perPointSP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'delete_patch_perSuperpointSP_delete_patch_perPointSP'
INFO: [SCHED 204-61] Pipelining loop 'delete_patch_perSuperpointSPLP_delete_patch_perPointSPLP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'delete_patch_perSuperpointSPLP_delete_patch_perPointSPLP'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.291 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.692 seconds; current allocated memory: 372.101 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/delete_patch.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/delete_patch.sched.adb -f 
INFO-FLOW: Finish scheduling delete_patch.
Execute       set_default_model delete_patch 
Execute       bind -model delete_patch 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.427 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.612 seconds; current allocated memory: 372.422 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/delete_patch.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.395 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/delete_patch.bind.adb -f 
INFO-FLOW: Finish binding delete_patch.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveComplmentaryPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model solveComplmentaryPatch 
Execute       schedule -model solveComplmentaryPatch 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'solveComplmentaryPatch_fillNew_z_i_index0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'solveComplmentaryPatch_fillNew_z_i_index0'
INFO: [SCHED 204-61] Pipelining loop 'solveComplmentaryPatch_fillNew_z_i_index2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'solveComplmentaryPatch_fillNew_z_i_index2'
INFO: [SCHED 204-61] Pipelining loop 'solveComplmentaryPatch_fillNew_z_i_index1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'solveComplmentaryPatch_fillNew_z_i_index1'
INFO: [SCHED 204-61] Pipelining loop 'solveComplmentaryPatch_fillNew_z_i_index3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'solveComplmentaryPatch_fillNew_z_i_index3'
INFO: [SCHED 204-61] Pipelining loop 'solveComplmentaryPatch_fillNew_z_i_index5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'solveComplmentaryPatch_fillNew_z_i_index5'
INFO: [SCHED 204-61] Pipelining loop 'solveComplmentaryPatch_fillNew_z_i_atTop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'solveComplmentaryPatch_fillNew_z_i_atTop'
INFO: [SCHED 204-61] Pipelining loop 'solveComplmentaryPatch_findlayerWithSmallestShift'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'solveComplmentaryPatch_findlayerWithSmallestShift'
INFO: [SCHED 204-61] Pipelining loop 'solveComplmentaryPatch_superpointEqualCheck_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('tmp_1', patchMaker.cpp:1452) to 'areWedgeSuperPointsEqual') in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 4 and incompatible II = 2 of 'call' operation ('tmp_1', patchMaker.cpp:1452) to 'areWedgeSuperPointsEqual'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('tmp_1', patchMaker.cpp:1452) to 'areWedgeSuperPointsEqual') in the first pipeline iteration (II = 4 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 5, loop 'solveComplmentaryPatch_superpointEqualCheck_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.486 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.07 seconds; current allocated memory: 373.297 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/solveComplmentaryPatch.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.456 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/solveComplmentaryPatch.sched.adb -f 
INFO-FLOW: Finish scheduling solveComplmentaryPatch.
Execute       set_default_model solveComplmentaryPatch 
Execute       bind -model solveComplmentaryPatch 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.821 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.416 seconds; current allocated memory: 374.443 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/solveComplmentaryPatch.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.783 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/solveComplmentaryPatch.bind.adb -f 
INFO-FLOW: Finish binding solveComplmentaryPatch.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getShadows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model getShadows 
Execute       schedule -model getShadows 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.259 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.214 seconds; current allocated memory: 374.905 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getShadows.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.198 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getShadows.sched.adb -f 
INFO-FLOW: Finish scheduling getShadows.
Execute       set_default_model getShadows 
Execute       bind -model getShadows 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.549 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.888 seconds; current allocated memory: 375.444 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getShadows.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.346 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getShadows.bind.adb -f 
INFO-FLOW: Finish binding getShadows.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makeThirdPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model makeThirdPatch 
Execute       schedule -model makeThirdPatch 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.692 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.261 seconds; current allocated memory: 376.163 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/makeThirdPatch.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.424 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/makeThirdPatch.sched.adb -f 
INFO-FLOW: Finish scheduling makeThirdPatch.
Execute       set_default_model makeThirdPatch 
Execute       bind -model makeThirdPatch 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.944 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.461 seconds; current allocated memory: 377.173 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/makeThirdPatch.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.852 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/makeThirdPatch.bind.adb -f 
INFO-FLOW: Finish binding makeThirdPatch.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveNextPatchPair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model solveNextPatchPair 
Execute       schedule -model solveNextPatchPair 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.251 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.286 seconds; current allocated memory: 377.566 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/solveNextPatchPair.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.322 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/solveNextPatchPair.sched.adb -f 
INFO-FLOW: Finish scheduling solveNextPatchPair.
Execute       set_default_model solveNextPatchPair 
Execute       bind -model solveNextPatchPair 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 5.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.619 seconds; current allocated memory: 378.155 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/solveNextPatchPair.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.262 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/solveNextPatchPair.bind.adb -f 
INFO-FLOW: Finish binding solveNextPatchPair.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveNextColumn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model solveNextColumn 
Execute       schedule -model solveNextColumn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.528 seconds; current allocated memory: 378.315 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/solveNextColumn.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/solveNextColumn.sched.adb -f 
INFO-FLOW: Finish scheduling solveNextColumn.
Execute       set_default_model solveNextColumn 
Execute       bind -model solveNextColumn 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 3.506 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.612 seconds; current allocated memory: 378.564 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/solveNextColumn.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.433 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/solveNextColumn.bind.adb -f 
INFO-FLOW: Finish binding solveNextColumn.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MPSQ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MPSQ 
Execute       schedule -model MPSQ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initGDarrayDecoded_perLayer_initGDarrayDecoded_perPoint'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'initGDarrayDecoded_perLayer_initGDarrayDecoded_perPoint'
INFO: [SCHED 204-61] Pipelining loop 'finalSPOutputInit_perPatch_PatchSTREAM0_finalSPOutputInit_perSuperpoint_PatchSTREAM0_finalSPOutputInit_perPoint_PatchSTREAM0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'finalSPOutputInit_perPatch_PatchSTREAM0_finalSPOutputInit_perSuperpoint_PatchSTREAM0_finalSPOutputInit_perPoint_PatchSTREAM0'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_772_1_VITIS_LOOP_774_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_772_1_VITIS_LOOP_774_2'
INFO: [SCHED 204-61] Pipelining loop 'finalSPOutputInit_perSuperpoint_PatchSTREAMD_finalSPOutputInit_perPoint_PatchSTREAMD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'finalSPOutputInit_perSuperpoint_PatchSTREAMD_finalSPOutputInit_perPoint_PatchSTREAMD'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.645 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 5.225 seconds; current allocated memory: 378.997 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.165 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.sched.adb -f 
INFO-FLOW: Finish scheduling MPSQ.
Execute       set_default_model MPSQ 
Execute       bind -model MPSQ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 3.571 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.813 seconds; current allocated memory: 379.563 MB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.583 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.bind.adb -f 
INFO-FLOW: Finish binding MPSQ.
Execute       get_model_list MPSQ -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess initializeArrays 
Execute       rtl_gen_preprocess straightLineProjectorFromLayerIJtoK 
Execute       rtl_gen_preprocess getSolveNextColumnWhileConditional 
Execute       rtl_gen_preprocess mSP_findStartIndex 
Execute       rtl_gen_preprocess mSP_findLRBounds 
Execute       rtl_gen_preprocess makeSuperPoint_alignedToLine11 
Execute       rtl_gen_preprocess getParallelogramsAndAcceptanceCorners 
Execute       rtl_gen_preprocess wedgePatch_init 
Execute       rtl_gen_preprocess encodeCoordinates 
Execute       rtl_gen_preprocess add_patch_patches_parameters13 
Execute       rtl_gen_preprocess add_patch9 
Execute       rtl_gen_preprocess makePatch_alignedToLine 
Execute       rtl_gen_preprocess areWedgeSuperPointsEqual 
Execute       rtl_gen_preprocess getSolveNextPatchPairWhileCondition 
Execute       rtl_gen_preprocess get_index_from_z 
Execute       rtl_gen_preprocess delete_patch_patches_parameters 
Execute       rtl_gen_preprocess delete_patch 
Execute       rtl_gen_preprocess solveComplmentaryPatch 
Execute       rtl_gen_preprocess getShadows 
Execute       rtl_gen_preprocess makeThirdPatch 
Execute       rtl_gen_preprocess solveNextPatchPair 
Execute       rtl_gen_preprocess solveNextColumn 
Execute       rtl_gen_preprocess MPSQ 
INFO-FLOW: Model list for RTL generation: initializeArrays straightLineProjectorFromLayerIJtoK getSolveNextColumnWhileConditional mSP_findStartIndex mSP_findLRBounds makeSuperPoint_alignedToLine11 getParallelogramsAndAcceptanceCorners wedgePatch_init encodeCoordinates add_patch_patches_parameters13 add_patch9 makePatch_alignedToLine areWedgeSuperPointsEqual getSolveNextPatchPairWhileCondition get_index_from_z delete_patch_patches_parameters delete_patch solveComplmentaryPatch getShadows makeThirdPatch solveNextPatchPair solveNextColumn MPSQ
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'initializeArrays' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model initializeArrays -top_prefix MPSQ_ -sub_prefix MPSQ_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/initializeArrays.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'initializeArrays'.
Command       create_rtl_model done; 0.103 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.864 seconds; current allocated memory: 380.296 MB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       gen_rtl initializeArrays -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/vhdl/MPSQ_initializeArrays 
Execute       gen_rtl initializeArrays -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/verilog/MPSQ_initializeArrays 
Execute       syn_report -csynth -model initializeArrays -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/initializeArrays_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.218 sec.
Execute       syn_report -rtlxml -model initializeArrays -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/initializeArrays_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.145 sec.
Execute       syn_report -verbosereport -model initializeArrays -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/initializeArrays.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.565 sec.
Execute       db_write -model initializeArrays -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/initializeArrays.adb 
Command       db_write done; 0.101 sec.
Execute       gen_tb_info initializeArrays -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/initializeArrays 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'straightLineProjectorFromLayerIJtoK' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model straightLineProjectorFromLayerIJtoK -top_prefix MPSQ_ -sub_prefix MPSQ_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/straightLineProjectorFromLayerIJtoK.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_35ns_33s_64_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'straightLineProjectorFromLayerIJtoK'.
Command       create_rtl_model done; 0.102 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.51 seconds; current allocated memory: 382.130 MB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       gen_rtl straightLineProjectorFromLayerIJtoK -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/vhdl/MPSQ_straightLineProjectorFromLayerIJtoK 
Execute       gen_rtl straightLineProjectorFromLayerIJtoK -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/verilog/MPSQ_straightLineProjectorFromLayerIJtoK 
Execute       syn_report -csynth -model straightLineProjectorFromLayerIJtoK -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/straightLineProjectorFromLayerIJtoK_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.193 sec.
Execute       syn_report -rtlxml -model straightLineProjectorFromLayerIJtoK -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/straightLineProjectorFromLayerIJtoK_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model straightLineProjectorFromLayerIJtoK -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/straightLineProjectorFromLayerIJtoK.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.247 sec.
Execute       db_write -model straightLineProjectorFromLayerIJtoK -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/straightLineProjectorFromLayerIJtoK.adb 
Execute       gen_tb_info straightLineProjectorFromLayerIJtoK -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/straightLineProjectorFromLayerIJtoK 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSolveNextColumnWhileConditional' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model getSolveNextColumnWhileConditional -top_prefix MPSQ_ -sub_prefix MPSQ_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getSolveNextColumnWhileConditional.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSolveNextColumnWhileConditional'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.871 seconds; current allocated memory: 382.923 MB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       gen_rtl getSolveNextColumnWhileConditional -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/vhdl/MPSQ_getSolveNextColumnWhileConditional 
Execute       gen_rtl getSolveNextColumnWhileConditional -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/verilog/MPSQ_getSolveNextColumnWhileConditional 
Execute       syn_report -csynth -model getSolveNextColumnWhileConditional -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/getSolveNextColumnWhileConditional_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model getSolveNextColumnWhileConditional -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/getSolveNextColumnWhileConditional_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model getSolveNextColumnWhileConditional -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getSolveNextColumnWhileConditional.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model getSolveNextColumnWhileConditional -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getSolveNextColumnWhileConditional.adb 
Execute       gen_tb_info getSolveNextColumnWhileConditional -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getSolveNextColumnWhileConditional 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mSP_findStartIndex' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mSP_findStartIndex -top_prefix MPSQ_ -sub_prefix MPSQ_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/mSP_findStartIndex.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'mSP_findStartIndex'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.429 seconds; current allocated memory: 383.443 MB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       gen_rtl mSP_findStartIndex -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/vhdl/MPSQ_mSP_findStartIndex 
Execute       gen_rtl mSP_findStartIndex -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/verilog/MPSQ_mSP_findStartIndex 
Execute       syn_report -csynth -model mSP_findStartIndex -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/mSP_findStartIndex_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mSP_findStartIndex -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/mSP_findStartIndex_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mSP_findStartIndex -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/mSP_findStartIndex.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mSP_findStartIndex -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/mSP_findStartIndex.adb 
Command       db_write done; 0.125 sec.
Execute       gen_tb_info mSP_findStartIndex -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/mSP_findStartIndex 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mSP_findLRBounds' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mSP_findLRBounds -top_prefix MPSQ_ -sub_prefix MPSQ_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/mSP_findLRBounds.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'mSP_findLRBounds'.
Command       create_rtl_model done; 0.118 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.677 seconds; current allocated memory: 384.407 MB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       gen_rtl mSP_findLRBounds -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/vhdl/MPSQ_mSP_findLRBounds 
Execute       gen_rtl mSP_findLRBounds -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/verilog/MPSQ_mSP_findLRBounds 
Execute       syn_report -csynth -model mSP_findLRBounds -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/mSP_findLRBounds_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.114 sec.
Execute       syn_report -rtlxml -model mSP_findLRBounds -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/mSP_findLRBounds_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mSP_findLRBounds -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/mSP_findLRBounds.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.116 sec.
Execute       db_write -model mSP_findLRBounds -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/mSP_findLRBounds.adb 
Execute       gen_tb_info mSP_findLRBounds -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/mSP_findLRBounds 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makeSuperPoint_alignedToLine11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model makeSuperPoint_alignedToLine11 -top_prefix MPSQ_ -sub_prefix MPSQ_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/makeSuperPoint_alignedToLine11.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_33ns_33s_64_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makeSuperPoint_alignedToLine11'.
Command       create_rtl_model done; 0.407 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.927 seconds; current allocated memory: 386.065 MB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       gen_rtl makeSuperPoint_alignedToLine11 -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/vhdl/MPSQ_makeSuperPoint_alignedToLine11 
Execute       gen_rtl makeSuperPoint_alignedToLine11 -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/verilog/MPSQ_makeSuperPoint_alignedToLine11 
Execute       syn_report -csynth -model makeSuperPoint_alignedToLine11 -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/makeSuperPoint_alignedToLine11_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.283 sec.
Execute       syn_report -rtlxml -model makeSuperPoint_alignedToLine11 -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/makeSuperPoint_alignedToLine11_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model makeSuperPoint_alignedToLine11 -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/makeSuperPoint_alignedToLine11.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.476 sec.
Execute       db_write -model makeSuperPoint_alignedToLine11 -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/makeSuperPoint_alignedToLine11.adb 
Command       db_write done; 0.142 sec.
Execute       gen_tb_info makeSuperPoint_alignedToLine11 -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/makeSuperPoint_alignedToLine11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getParallelogramsAndAcceptanceCorners' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model getParallelogramsAndAcceptanceCorners -top_prefix MPSQ_ -sub_prefix MPSQ_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getParallelogramsAndAcceptanceCorners.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getParallelogramsAndAcceptanceCorners'.
Command       create_rtl_model done; 0.125 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.452 seconds; current allocated memory: 388.771 MB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       gen_rtl getParallelogramsAndAcceptanceCorners -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/vhdl/MPSQ_getParallelogramsAndAcceptanceCorners 
Execute       gen_rtl getParallelogramsAndAcceptanceCorners -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/verilog/MPSQ_getParallelogramsAndAcceptanceCorners 
Execute       syn_report -csynth -model getParallelogramsAndAcceptanceCorners -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/getParallelogramsAndAcceptanceCorners_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.138 sec.
Execute       syn_report -rtlxml -model getParallelogramsAndAcceptanceCorners -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/getParallelogramsAndAcceptanceCorners_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model getParallelogramsAndAcceptanceCorners -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getParallelogramsAndAcceptanceCorners.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.462 sec.
Execute       db_write -model getParallelogramsAndAcceptanceCorners -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getParallelogramsAndAcceptanceCorners.adb 
Command       db_write done; 0.103 sec.
Execute       gen_tb_info getParallelogramsAndAcceptanceCorners -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getParallelogramsAndAcceptanceCorners 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wedgePatch_init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model wedgePatch_init -top_prefix MPSQ_ -sub_prefix MPSQ_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/wedgePatch_init.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'wedgePatch_init'.
Command       create_rtl_model done; 0.103 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.754 seconds; current allocated memory: 392.036 MB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       gen_rtl wedgePatch_init -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/vhdl/MPSQ_wedgePatch_init 
Execute       gen_rtl wedgePatch_init -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/verilog/MPSQ_wedgePatch_init 
Execute       syn_report -csynth -model wedgePatch_init -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/wedgePatch_init_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model wedgePatch_init -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/wedgePatch_init_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model wedgePatch_init -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/wedgePatch_init.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.595 sec.
Execute       db_write -model wedgePatch_init -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/wedgePatch_init.adb 
Execute       gen_tb_info wedgePatch_init -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/wedgePatch_init 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encodeCoordinates' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model encodeCoordinates -top_prefix MPSQ_ -sub_prefix MPSQ_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/encodeCoordinates.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'encodeCoordinates'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.163 seconds; current allocated memory: 392.911 MB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       gen_rtl encodeCoordinates -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/vhdl/MPSQ_encodeCoordinates 
Command       gen_rtl done; 0.103 sec.
Execute       gen_rtl encodeCoordinates -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/verilog/MPSQ_encodeCoordinates 
Execute       syn_report -csynth -model encodeCoordinates -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/encodeCoordinates_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model encodeCoordinates -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/encodeCoordinates_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model encodeCoordinates -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/encodeCoordinates.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model encodeCoordinates -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/encodeCoordinates.adb 
Execute       gen_tb_info encodeCoordinates -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/encodeCoordinates 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_patch_patches_parameters13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model add_patch_patches_parameters13 -top_prefix MPSQ_ -sub_prefix MPSQ_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/add_patch_patches_parameters13.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_patch_patches_parameters13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 393.514 MB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       gen_rtl add_patch_patches_parameters13 -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/vhdl/MPSQ_add_patch_patches_parameters13 
Execute       gen_rtl add_patch_patches_parameters13 -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/verilog/MPSQ_add_patch_patches_parameters13 
Execute       syn_report -csynth -model add_patch_patches_parameters13 -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/add_patch_patches_parameters13_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.117 sec.
Execute       syn_report -rtlxml -model add_patch_patches_parameters13 -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/add_patch_patches_parameters13_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model add_patch_patches_parameters13 -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/add_patch_patches_parameters13.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.181 sec.
Execute       db_write -model add_patch_patches_parameters13 -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/add_patch_patches_parameters13.adb 
Execute       gen_tb_info add_patch_patches_parameters13 -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/add_patch_patches_parameters13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_patch9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model add_patch9 -top_prefix MPSQ_ -sub_prefix MPSQ_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/add_patch9.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_patch9'.
Command       create_rtl_model done; 0.289 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.133 seconds; current allocated memory: 396.153 MB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       gen_rtl add_patch9 -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/vhdl/MPSQ_add_patch9 
Execute       gen_rtl add_patch9 -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/verilog/MPSQ_add_patch9 
Execute       syn_report -csynth -model add_patch9 -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/add_patch9_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.219 sec.
Execute       syn_report -rtlxml -model add_patch9 -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/add_patch9_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model add_patch9 -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/add_patch9.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.569 sec.
Execute       db_write -model add_patch9 -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/add_patch9.adb 
Command       db_write done; 0.184 sec.
Execute       gen_tb_info add_patch9 -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/add_patch9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatch_alignedToLine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model makePatch_alignedToLine -top_prefix MPSQ_ -sub_prefix MPSQ_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/makePatch_alignedToLine.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatch_alignedToLine'.
Command       create_rtl_model done; 0.134 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.848 seconds; current allocated memory: 400.091 MB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       gen_rtl makePatch_alignedToLine -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/vhdl/MPSQ_makePatch_alignedToLine 
Execute       gen_rtl makePatch_alignedToLine -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/verilog/MPSQ_makePatch_alignedToLine 
Command       gen_rtl done; 0.156 sec.
Execute       syn_report -csynth -model makePatch_alignedToLine -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/makePatch_alignedToLine_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.282 sec.
Execute       syn_report -rtlxml -model makePatch_alignedToLine -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/makePatch_alignedToLine_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       syn_report -verbosereport -model makePatch_alignedToLine -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/makePatch_alignedToLine.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.212 sec.
Execute       db_write -model makePatch_alignedToLine -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/makePatch_alignedToLine.adb 
Command       db_write done; 0.118 sec.
Execute       gen_tb_info makePatch_alignedToLine -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/makePatch_alignedToLine 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'areWedgeSuperPointsEqual' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model areWedgeSuperPointsEqual -top_prefix MPSQ_ -sub_prefix MPSQ_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/areWedgeSuperPointsEqual.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'areWedgeSuperPointsEqual'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.76 seconds; current allocated memory: 402.350 MB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       gen_rtl areWedgeSuperPointsEqual -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/vhdl/MPSQ_areWedgeSuperPointsEqual 
Execute       gen_rtl areWedgeSuperPointsEqual -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/verilog/MPSQ_areWedgeSuperPointsEqual 
Execute       syn_report -csynth -model areWedgeSuperPointsEqual -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/areWedgeSuperPointsEqual_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model areWedgeSuperPointsEqual -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/areWedgeSuperPointsEqual_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model areWedgeSuperPointsEqual -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/areWedgeSuperPointsEqual.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model areWedgeSuperPointsEqual -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/areWedgeSuperPointsEqual.adb 
Execute       gen_tb_info areWedgeSuperPointsEqual -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/areWedgeSuperPointsEqual 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSolveNextPatchPairWhileCondition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model getSolveNextPatchPairWhileCondition -top_prefix MPSQ_ -sub_prefix MPSQ_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getSolveNextPatchPairWhileCondition.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSolveNextPatchPairWhileCondition'.
Command       create_rtl_model done; 0.258 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.644 seconds; current allocated memory: 402.991 MB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       gen_rtl getSolveNextPatchPairWhileCondition -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/vhdl/MPSQ_getSolveNextPatchPairWhileCondition 
Execute       gen_rtl getSolveNextPatchPairWhileCondition -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/verilog/MPSQ_getSolveNextPatchPairWhileCondition 
Execute       syn_report -csynth -model getSolveNextPatchPairWhileCondition -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/getSolveNextPatchPairWhileCondition_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model getSolveNextPatchPairWhileCondition -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/getSolveNextPatchPairWhileCondition_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model getSolveNextPatchPairWhileCondition -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getSolveNextPatchPairWhileCondition.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.121 sec.
Execute       db_write -model getSolveNextPatchPairWhileCondition -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getSolveNextPatchPairWhileCondition.adb 
Execute       gen_tb_info getSolveNextPatchPairWhileCondition -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getSolveNextPatchPairWhileCondition 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_index_from_z' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model get_index_from_z -top_prefix MPSQ_ -sub_prefix MPSQ_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/get_index_from_z.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_index_from_z'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.653 seconds; current allocated memory: 403.783 MB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       gen_rtl get_index_from_z -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/vhdl/MPSQ_get_index_from_z 
Execute       gen_rtl get_index_from_z -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/verilog/MPSQ_get_index_from_z 
Execute       syn_report -csynth -model get_index_from_z -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/get_index_from_z_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model get_index_from_z -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/get_index_from_z_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model get_index_from_z -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/get_index_from_z.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model get_index_from_z -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/get_index_from_z.adb 
Execute       gen_tb_info get_index_from_z -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/get_index_from_z 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'delete_patch_patches_parameters' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model delete_patch_patches_parameters -top_prefix MPSQ_ -sub_prefix MPSQ_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/delete_patch_patches_parameters.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'delete_patch_patches_parameters'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.567 seconds; current allocated memory: 404.956 MB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       gen_rtl delete_patch_patches_parameters -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/vhdl/MPSQ_delete_patch_patches_parameters 
Execute       gen_rtl delete_patch_patches_parameters -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/verilog/MPSQ_delete_patch_patches_parameters 
Execute       syn_report -csynth -model delete_patch_patches_parameters -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/delete_patch_patches_parameters_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.144 sec.
Execute       syn_report -rtlxml -model delete_patch_patches_parameters -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/delete_patch_patches_parameters_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.147 sec.
Execute       syn_report -verbosereport -model delete_patch_patches_parameters -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/delete_patch_patches_parameters.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.264 sec.
Execute       db_write -model delete_patch_patches_parameters -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/delete_patch_patches_parameters.adb 
Execute       gen_tb_info delete_patch_patches_parameters -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/delete_patch_patches_parameters 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'delete_patch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model delete_patch -top_prefix MPSQ_ -sub_prefix MPSQ_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/delete_patch.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'delete_patch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.073 seconds; current allocated memory: 407.057 MB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       gen_rtl delete_patch -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/vhdl/MPSQ_delete_patch 
Execute       gen_rtl delete_patch -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/verilog/MPSQ_delete_patch 
Execute       syn_report -csynth -model delete_patch -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/delete_patch_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.104 sec.
Execute       syn_report -rtlxml -model delete_patch -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/delete_patch_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model delete_patch -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/delete_patch.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.303 sec.
Execute       db_write -model delete_patch -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/delete_patch.adb 
Execute       gen_tb_info delete_patch -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/delete_patch 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveComplmentaryPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model solveComplmentaryPatch -top_prefix MPSQ_ -sub_prefix MPSQ_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/solveComplmentaryPatch.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_33s_64s_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveComplmentaryPatch'.
Command       create_rtl_model done; 0.338 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.346 seconds; current allocated memory: 410.847 MB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       gen_rtl solveComplmentaryPatch -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/vhdl/MPSQ_solveComplmentaryPatch 
Execute       gen_rtl solveComplmentaryPatch -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/verilog/MPSQ_solveComplmentaryPatch 
Execute       syn_report -csynth -model solveComplmentaryPatch -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/solveComplmentaryPatch_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.46 sec.
Execute       syn_report -rtlxml -model solveComplmentaryPatch -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/solveComplmentaryPatch_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.152 sec.
Execute       syn_report -verbosereport -model solveComplmentaryPatch -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/solveComplmentaryPatch.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.863 sec.
Execute       db_write -model solveComplmentaryPatch -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/solveComplmentaryPatch.adb 
Command       db_write done; 0.19 sec.
Execute       gen_tb_info solveComplmentaryPatch -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/solveComplmentaryPatch 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getShadows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model getShadows -top_prefix MPSQ_ -sub_prefix MPSQ_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getShadows.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getShadows'.
Command       create_rtl_model done; 0.106 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.953 seconds; current allocated memory: 415.731 MB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       gen_rtl getShadows -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/vhdl/MPSQ_getShadows 
Execute       gen_rtl getShadows -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/verilog/MPSQ_getShadows 
Execute       syn_report -csynth -model getShadows -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/getShadows_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model getShadows -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/getShadows_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model getShadows -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getShadows.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.232 sec.
Execute       db_write -model getShadows -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getShadows.adb 
Execute       gen_tb_info getShadows -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getShadows 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makeThirdPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model makeThirdPatch -top_prefix MPSQ_ -sub_prefix MPSQ_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/makeThirdPatch.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'makeThirdPatch'.
Command       create_rtl_model done; 0.166 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.174 seconds; current allocated memory: 419.913 MB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       gen_rtl makeThirdPatch -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/vhdl/MPSQ_makeThirdPatch 
Execute       gen_rtl makeThirdPatch -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/verilog/MPSQ_makeThirdPatch 
Execute       syn_report -csynth -model makeThirdPatch -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/makeThirdPatch_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.25 sec.
Execute       syn_report -rtlxml -model makeThirdPatch -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/makeThirdPatch_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model makeThirdPatch -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/makeThirdPatch.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.002 sec.
Execute       db_write -model makeThirdPatch -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/makeThirdPatch.adb 
Command       db_write done; 0.145 sec.
Execute       gen_tb_info makeThirdPatch -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/makeThirdPatch 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveNextPatchPair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model solveNextPatchPair -top_prefix MPSQ_ -sub_prefix MPSQ_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/solveNextPatchPair.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_33s_64s_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveNextPatchPair'.
Command       create_rtl_model done; 0.172 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.473 seconds; current allocated memory: 425.026 MB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       gen_rtl solveNextPatchPair -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/vhdl/MPSQ_solveNextPatchPair 
Execute       gen_rtl solveNextPatchPair -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/verilog/MPSQ_solveNextPatchPair 
Execute       syn_report -csynth -model solveNextPatchPair -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/solveNextPatchPair_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.278 sec.
Execute       syn_report -rtlxml -model solveNextPatchPair -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/solveNextPatchPair_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model solveNextPatchPair -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/solveNextPatchPair.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.479 sec.
Execute       db_write -model solveNextPatchPair -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/solveNextPatchPair.adb 
Execute       gen_tb_info solveNextPatchPair -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/solveNextPatchPair 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveNextColumn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model solveNextColumn -top_prefix MPSQ_ -sub_prefix MPSQ_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/solveNextColumn.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveNextColumn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 5.402 seconds; current allocated memory: 427.696 MB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       gen_rtl solveNextColumn -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/vhdl/MPSQ_solveNextColumn 
Execute       gen_rtl solveNextColumn -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/verilog/MPSQ_solveNextColumn 
Execute       syn_report -csynth -model solveNextColumn -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/solveNextColumn_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model solveNextColumn -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/solveNextColumn_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model solveNextColumn -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/solveNextColumn.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.509 sec.
Execute       db_write -model solveNextColumn -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/solveNextColumn.adb 
Execute       gen_tb_info solveNextColumn -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/solveNextColumn 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MPSQ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model MPSQ -top_prefix  -sub_prefix MPSQ_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'MPSQ/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MPSQ/n_patches' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MPSQ/GDarray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MPSQ/GDn_points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MPSQ/output_patch_stream_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MPSQ' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MPSQ'.
Command       create_rtl_model done; 0.395 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 5.224 seconds; current allocated memory: 429.646 MB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       gen_rtl MPSQ -istop -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/vhdl/MPSQ 
Command       gen_rtl done; 0.198 sec.
Execute       gen_rtl MPSQ -istop -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/verilog/MPSQ 
Execute       syn_report -csynth -model MPSQ -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/MPSQ_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.198 sec.
Execute       syn_report -rtlxml -model MPSQ -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/MPSQ_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.122 sec.
Execute       syn_report -verbosereport -model MPSQ -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.694 sec.
Execute       db_write -model MPSQ -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.adb 
Command       db_write done; 0.129 sec.
Execute       gen_tb_info MPSQ -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ 
Execute       export_constraint_db -f -tool general -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.constraint.tcl 
Execute       syn_report -designview -model MPSQ -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.design.xml 
Command       syn_report done; 2.193 sec.
Execute       syn_report -csynthDesign -model MPSQ -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model MPSQ -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model MPSQ -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks MPSQ 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain MPSQ 
INFO-FLOW: Model list for RTL component generation: initializeArrays straightLineProjectorFromLayerIJtoK getSolveNextColumnWhileConditional mSP_findStartIndex mSP_findLRBounds makeSuperPoint_alignedToLine11 getParallelogramsAndAcceptanceCorners wedgePatch_init encodeCoordinates add_patch_patches_parameters13 add_patch9 makePatch_alignedToLine areWedgeSuperPointsEqual getSolveNextPatchPairWhileCondition get_index_from_z delete_patch_patches_parameters delete_patch solveComplmentaryPatch getShadows makeThirdPatch solveNextPatchPair solveNextColumn MPSQ
INFO-FLOW: Handling components in module [initializeArrays] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/initializeArrays.compgen.tcl 
INFO-FLOW: Handling components in module [straightLineProjectorFromLayerIJtoK] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/straightLineProjectorFromLayerIJtoK.compgen.tcl 
INFO-FLOW: Found component MPSQ_mul_35ns_33s_64_3_1.
INFO-FLOW: Append model MPSQ_mul_35ns_33s_64_3_1
INFO-FLOW: Found component MPSQ_straightLineProjectorFromLayerIJtoK_radiiDivisionList.
INFO-FLOW: Append model MPSQ_straightLineProjectorFromLayerIJtoK_radiiDivisionList
INFO-FLOW: Handling components in module [getSolveNextColumnWhileConditional] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getSolveNextColumnWhileConditional.compgen.tcl 
INFO-FLOW: Handling components in module [mSP_findStartIndex] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/mSP_findStartIndex.compgen.tcl 
INFO-FLOW: Handling components in module [mSP_findLRBounds] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/mSP_findLRBounds.compgen.tcl 
INFO-FLOW: Found component MPSQ_mSP_findLRBounds_trapezoid_edges_V.
INFO-FLOW: Append model MPSQ_mSP_findLRBounds_trapezoid_edges_V
INFO-FLOW: Handling components in module [makeSuperPoint_alignedToLine11] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/makeSuperPoint_alignedToLine11.compgen.tcl 
INFO-FLOW: Found component MPSQ_mul_33ns_33s_64_3_1.
INFO-FLOW: Append model MPSQ_mul_33ns_33s_64_3_1
INFO-FLOW: Found component MPSQ_makeSuperPoint_alignedToLine11_radiiDivisionList_1_4.
INFO-FLOW: Append model MPSQ_makeSuperPoint_alignedToLine11_radiiDivisionList_1_4
INFO-FLOW: Found component MPSQ_makeSuperPoint_alignedToLine11_row_list_V.
INFO-FLOW: Append model MPSQ_makeSuperPoint_alignedToLine11_row_list_V
INFO-FLOW: Handling components in module [getParallelogramsAndAcceptanceCorners] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getParallelogramsAndAcceptanceCorners.compgen.tcl 
INFO-FLOW: Found component MPSQ_mux_42_32_1_1.
INFO-FLOW: Append model MPSQ_mux_42_32_1_1
INFO-FLOW: Handling components in module [wedgePatch_init] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/wedgePatch_init.compgen.tcl 
INFO-FLOW: Handling components in module [encodeCoordinates] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/encodeCoordinates.compgen.tcl 
INFO-FLOW: Handling components in module [add_patch_patches_parameters13] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/add_patch_patches_parameters13.compgen.tcl 
INFO-FLOW: Handling components in module [add_patch9] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/add_patch9.compgen.tcl 
INFO-FLOW: Handling components in module [makePatch_alignedToLine] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/makePatch_alignedToLine.compgen.tcl 
INFO-FLOW: Found component MPSQ_makePatch_alignedToLine_init_patch_V.
INFO-FLOW: Append model MPSQ_makePatch_alignedToLine_init_patch_V
INFO-FLOW: Found component MPSQ_makePatch_alignedToLine_NPpatches_superpoints_V.
INFO-FLOW: Append model MPSQ_makePatch_alignedToLine_NPpatches_superpoints_V
INFO-FLOW: Found component MPSQ_makePatch_alignedToLine_NPpatches_parameters_V.
INFO-FLOW: Append model MPSQ_makePatch_alignedToLine_NPpatches_parameters_V
INFO-FLOW: Handling components in module [areWedgeSuperPointsEqual] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/areWedgeSuperPointsEqual.compgen.tcl 
INFO-FLOW: Handling components in module [getSolveNextPatchPairWhileCondition] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getSolveNextPatchPairWhileCondition.compgen.tcl 
INFO-FLOW: Handling components in module [get_index_from_z] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/get_index_from_z.compgen.tcl 
INFO-FLOW: Handling components in module [delete_patch_patches_parameters] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/delete_patch_patches_parameters.compgen.tcl 
INFO-FLOW: Handling components in module [delete_patch] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/delete_patch.compgen.tcl 
INFO-FLOW: Handling components in module [solveComplmentaryPatch] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/solveComplmentaryPatch.compgen.tcl 
INFO-FLOW: Found component MPSQ_mul_33s_64s_64_5_1.
INFO-FLOW: Append model MPSQ_mul_33s_64s_64_5_1
INFO-FLOW: Found component MPSQ_solveComplmentaryPatch_current_z_i_index.
INFO-FLOW: Append model MPSQ_solveComplmentaryPatch_current_z_i_index
INFO-FLOW: Found component MPSQ_solveComplmentaryPatch_new_z_i_index.
INFO-FLOW: Append model MPSQ_solveComplmentaryPatch_new_z_i_index
INFO-FLOW: Found component MPSQ_solveComplmentaryPatch_new_z_i_V.
INFO-FLOW: Append model MPSQ_solveComplmentaryPatch_new_z_i_V
INFO-FLOW: Handling components in module [getShadows] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getShadows.compgen.tcl 
INFO-FLOW: Handling components in module [makeThirdPatch] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/makeThirdPatch.compgen.tcl 
INFO-FLOW: Handling components in module [solveNextPatchPair] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/solveNextPatchPair.compgen.tcl 
INFO-FLOW: Handling components in module [solveNextColumn] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/solveNextColumn.compgen.tcl 
INFO-FLOW: Handling components in module [MPSQ] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.compgen.tcl 
INFO-FLOW: Found component MPSQ_patches_superpoints_V.
INFO-FLOW: Append model MPSQ_patches_superpoints_V
INFO-FLOW: Found component MPSQ_patches_parameters_V.
INFO-FLOW: Append model MPSQ_patches_parameters_V
INFO-FLOW: Found component MPSQ_GDarrayDecoded_V.
INFO-FLOW: Append model MPSQ_GDarrayDecoded_V
INFO-FLOW: Found component MPSQ_dummyPatch_V.
INFO-FLOW: Append model MPSQ_dummyPatch_V
INFO-FLOW: Append model initializeArrays
INFO-FLOW: Append model straightLineProjectorFromLayerIJtoK
INFO-FLOW: Append model getSolveNextColumnWhileConditional
INFO-FLOW: Append model mSP_findStartIndex
INFO-FLOW: Append model mSP_findLRBounds
INFO-FLOW: Append model makeSuperPoint_alignedToLine11
INFO-FLOW: Append model getParallelogramsAndAcceptanceCorners
INFO-FLOW: Append model wedgePatch_init
INFO-FLOW: Append model encodeCoordinates
INFO-FLOW: Append model add_patch_patches_parameters13
INFO-FLOW: Append model add_patch9
INFO-FLOW: Append model makePatch_alignedToLine
INFO-FLOW: Append model areWedgeSuperPointsEqual
INFO-FLOW: Append model getSolveNextPatchPairWhileCondition
INFO-FLOW: Append model get_index_from_z
INFO-FLOW: Append model delete_patch_patches_parameters
INFO-FLOW: Append model delete_patch
INFO-FLOW: Append model solveComplmentaryPatch
INFO-FLOW: Append model getShadows
INFO-FLOW: Append model makeThirdPatch
INFO-FLOW: Append model solveNextPatchPair
INFO-FLOW: Append model solveNextColumn
INFO-FLOW: Append model MPSQ
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: MPSQ_mul_35ns_33s_64_3_1 MPSQ_straightLineProjectorFromLayerIJtoK_radiiDivisionList MPSQ_mSP_findLRBounds_trapezoid_edges_V MPSQ_mul_33ns_33s_64_3_1 MPSQ_makeSuperPoint_alignedToLine11_radiiDivisionList_1_4 MPSQ_makeSuperPoint_alignedToLine11_row_list_V MPSQ_mux_42_32_1_1 MPSQ_makePatch_alignedToLine_init_patch_V MPSQ_makePatch_alignedToLine_NPpatches_superpoints_V MPSQ_makePatch_alignedToLine_NPpatches_parameters_V MPSQ_mul_33s_64s_64_5_1 MPSQ_solveComplmentaryPatch_current_z_i_index MPSQ_solveComplmentaryPatch_new_z_i_index MPSQ_solveComplmentaryPatch_new_z_i_V MPSQ_patches_superpoints_V MPSQ_patches_parameters_V MPSQ_GDarrayDecoded_V MPSQ_dummyPatch_V initializeArrays straightLineProjectorFromLayerIJtoK getSolveNextColumnWhileConditional mSP_findStartIndex mSP_findLRBounds makeSuperPoint_alignedToLine11 getParallelogramsAndAcceptanceCorners wedgePatch_init encodeCoordinates add_patch_patches_parameters13 add_patch9 makePatch_alignedToLine areWedgeSuperPointsEqual getSolveNextPatchPairWhileCondition get_index_from_z delete_patch_patches_parameters delete_patch solveComplmentaryPatch getShadows makeThirdPatch solveNextPatchPair solveNextColumn MPSQ
INFO-FLOW: To file: write model MPSQ_mul_35ns_33s_64_3_1
INFO-FLOW: To file: write model MPSQ_straightLineProjectorFromLayerIJtoK_radiiDivisionList
INFO-FLOW: To file: write model MPSQ_mSP_findLRBounds_trapezoid_edges_V
INFO-FLOW: To file: write model MPSQ_mul_33ns_33s_64_3_1
INFO-FLOW: To file: write model MPSQ_makeSuperPoint_alignedToLine11_radiiDivisionList_1_4
INFO-FLOW: To file: write model MPSQ_makeSuperPoint_alignedToLine11_row_list_V
INFO-FLOW: To file: write model MPSQ_mux_42_32_1_1
INFO-FLOW: To file: write model MPSQ_makePatch_alignedToLine_init_patch_V
INFO-FLOW: To file: write model MPSQ_makePatch_alignedToLine_NPpatches_superpoints_V
INFO-FLOW: To file: write model MPSQ_makePatch_alignedToLine_NPpatches_parameters_V
INFO-FLOW: To file: write model MPSQ_mul_33s_64s_64_5_1
INFO-FLOW: To file: write model MPSQ_solveComplmentaryPatch_current_z_i_index
INFO-FLOW: To file: write model MPSQ_solveComplmentaryPatch_new_z_i_index
INFO-FLOW: To file: write model MPSQ_solveComplmentaryPatch_new_z_i_V
INFO-FLOW: To file: write model MPSQ_patches_superpoints_V
INFO-FLOW: To file: write model MPSQ_patches_parameters_V
INFO-FLOW: To file: write model MPSQ_GDarrayDecoded_V
INFO-FLOW: To file: write model MPSQ_dummyPatch_V
INFO-FLOW: To file: write model initializeArrays
INFO-FLOW: To file: write model straightLineProjectorFromLayerIJtoK
INFO-FLOW: To file: write model getSolveNextColumnWhileConditional
INFO-FLOW: To file: write model mSP_findStartIndex
INFO-FLOW: To file: write model mSP_findLRBounds
INFO-FLOW: To file: write model makeSuperPoint_alignedToLine11
INFO-FLOW: To file: write model getParallelogramsAndAcceptanceCorners
INFO-FLOW: To file: write model wedgePatch_init
INFO-FLOW: To file: write model encodeCoordinates
INFO-FLOW: To file: write model add_patch_patches_parameters13
INFO-FLOW: To file: write model add_patch9
INFO-FLOW: To file: write model makePatch_alignedToLine
INFO-FLOW: To file: write model areWedgeSuperPointsEqual
INFO-FLOW: To file: write model getSolveNextPatchPairWhileCondition
INFO-FLOW: To file: write model get_index_from_z
INFO-FLOW: To file: write model delete_patch_patches_parameters
INFO-FLOW: To file: write model delete_patch
INFO-FLOW: To file: write model solveComplmentaryPatch
INFO-FLOW: To file: write model getShadows
INFO-FLOW: To file: write model makeThirdPatch
INFO-FLOW: To file: write model solveNextPatchPair
INFO-FLOW: To file: write model solveNextColumn
INFO-FLOW: To file: write model MPSQ
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): MPSQ
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.134 sec.
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.186 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.19 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=3.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/initializeArrays.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/straightLineProjectorFromLayerIJtoK.compgen.tcl 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'MPSQ_mul_35ns_33s_64_3_1_Multiplier_0'
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'MPSQ_straightLineProjectorFromLayerIJtoK_radiiDivisionList_rom' using auto ROMs.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Command       ap_source done; 0.33 sec.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getSolveNextColumnWhileConditional.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/mSP_findStartIndex.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/mSP_findLRBounds.compgen.tcl 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'MPSQ_mSP_findLRBounds_trapezoid_edges_V_rom' using auto ROMs.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Command       ap_source done; 0.127 sec.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/makeSuperPoint_alignedToLine11.compgen.tcl 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'MPSQ_mul_33ns_33s_64_3_1_Multiplier_1'
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'MPSQ_makeSuperPoint_alignedToLine11_radiiDivisionList_1_4_rom' using auto ROMs.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'MPSQ_makeSuperPoint_alignedToLine11_row_list_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Command       ap_source done; 0.408 sec.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getParallelogramsAndAcceptanceCorners.compgen.tcl 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Command       ap_source done; 0.185 sec.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/wedgePatch_init.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/encodeCoordinates.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/add_patch_patches_parameters13.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/add_patch9.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/makePatch_alignedToLine.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'MPSQ_makePatch_alignedToLine_init_patch_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'MPSQ_makePatch_alignedToLine_NPpatches_superpoints_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Command       ap_source done; 0.42 sec.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/areWedgeSuperPointsEqual.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getSolveNextPatchPairWhileCondition.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/get_index_from_z.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/delete_patch_patches_parameters.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/delete_patch.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/solveComplmentaryPatch.compgen.tcl 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'MPSQ_mul_33s_64s_64_5_1_Multiplier_2'
INFO: [RTMG 210-278] Implementing memory 'MPSQ_solveComplmentaryPatch_current_z_i_index_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'MPSQ_solveComplmentaryPatch_new_z_i_index_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'MPSQ_solveComplmentaryPatch_new_z_i_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Command       ap_source done; 0.811 sec.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getShadows.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/makeThirdPatch.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/solveNextPatchPair.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/solveNextColumn.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'MPSQ_patches_superpoints_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'MPSQ_patches_parameters_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'MPSQ_GDarrayDecoded_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'MPSQ_dummyPatch_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Command       ap_source done; 0.795 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.133 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.249 sec.
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.297 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=MPSQ xml_exists=0
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/initializeArrays.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/straightLineProjectorFromLayerIJtoK.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getSolveNextColumnWhileConditional.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/mSP_findStartIndex.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/mSP_findLRBounds.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/makeSuperPoint_alignedToLine11.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getParallelogramsAndAcceptanceCorners.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/wedgePatch_init.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/encodeCoordinates.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/add_patch_patches_parameters13.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/add_patch9.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/makePatch_alignedToLine.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/areWedgeSuperPointsEqual.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getSolveNextPatchPairWhileCondition.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/get_index_from_z.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/delete_patch_patches_parameters.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/delete_patch.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/solveComplmentaryPatch.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getShadows.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/makeThirdPatch.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/solveNextPatchPair.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/solveNextColumn.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/initializeArrays.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/straightLineProjectorFromLayerIJtoK.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getSolveNextColumnWhileConditional.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/mSP_findStartIndex.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/mSP_findLRBounds.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/makeSuperPoint_alignedToLine11.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getParallelogramsAndAcceptanceCorners.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/wedgePatch_init.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/encodeCoordinates.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/add_patch_patches_parameters13.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/add_patch9.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/makePatch_alignedToLine.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/areWedgeSuperPointsEqual.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getSolveNextPatchPairWhileCondition.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/get_index_from_z.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/delete_patch_patches_parameters.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/delete_patch.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/solveComplmentaryPatch.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getShadows.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/makeThirdPatch.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/solveNextPatchPair.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/solveNextColumn.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.compgen.tcl 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute         source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Command       ap_source done; 0.345 sec.
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/initializeArrays.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/straightLineProjectorFromLayerIJtoK.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getSolveNextColumnWhileConditional.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/mSP_findStartIndex.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/mSP_findLRBounds.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/makeSuperPoint_alignedToLine11.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getParallelogramsAndAcceptanceCorners.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/wedgePatch_init.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/encodeCoordinates.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/add_patch_patches_parameters13.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/add_patch9.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/makePatch_alignedToLine.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/areWedgeSuperPointsEqual.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getSolveNextPatchPairWhileCondition.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/get_index_from_z.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/delete_patch_patches_parameters.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/delete_patch.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/solveComplmentaryPatch.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getShadows.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/makeThirdPatch.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/solveNextPatchPair.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/solveNextColumn.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.compgen.tcl 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.constraint.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=12
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=41 #gSsdmPorts=12
Execute       source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/initializeArrays.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/straightLineProjectorFromLayerIJtoK.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getSolveNextColumnWhileConditional.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/mSP_findStartIndex.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/mSP_findLRBounds.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/makeSuperPoint_alignedToLine11.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getParallelogramsAndAcceptanceCorners.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/wedgePatch_init.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/encodeCoordinates.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/add_patch_patches_parameters13.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/add_patch9.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/makePatch_alignedToLine.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/areWedgeSuperPointsEqual.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getSolveNextPatchPairWhileCondition.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/get_index_from_z.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/delete_patch_patches_parameters.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/delete_patch.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/solveComplmentaryPatch.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/getShadows.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/makeThirdPatch.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/solveNextPatchPair.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/solveNextColumn.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.constraint.tcl 
Execute       sc_get_clocks MPSQ 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 9 seconds. CPU system time: 2 seconds. Elapsed time: 17.046 seconds; current allocated memory: 437.594 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for MPSQ.
INFO: [VLOG 209-307] Generating Verilog RTL for MPSQ.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model MPSQ -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 456.62 MHz
Command       syn_report done; 0.178 sec.
Command     autosyn done; 123.67 sec.
Command   csynth_design done; 203.357 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 92 seconds. CPU system time: 11 seconds. Elapsed time: 203.549 seconds; current allocated memory: 439.680 MB.
Command ap_source done; 207.593 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4 opened at Mon Aug 05 17:51:22 -0400 2024
Execute     ap_set_clock -name default -period 3 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.162 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.295 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.133 sec.
Execute     set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.941 sec.
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Command       ap_part_info done; 0.107 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute         config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Command         import_lib done; 0.107 sec.
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Command             ap_source done; 0.115 sec.
Command           ap_source done; 0.12 sec.
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.238 sec.
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.393 sec.
Command       add_library done; 2.449 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.512 sec.
Execute     ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute     config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 5.408 sec.
Execute   set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute       config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.315 sec.
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.443 sec.
Command     add_library done; 1.086 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 1.22 sec.
Execute   create_clock -period 3 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3 -name default 
Command   create_clock done; 0.312 sec.
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./PatchMaker_tanishGit/solutionSC4/directives.tcl 
Execute     set_directive_top -name MPSQ MPSQ 
INFO: [HLS 200-1510] Running: set_directive_top -name MPSQ MPSQ 
INFO-FLOW: Setting directive 'TOP' name=MPSQ 
Command     set_directive_top done; 0.527 sec.
Command   ap_source done; 0.529 sec.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.145 sec.
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.127 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=3.000 (was NA)
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/tanishTestBench/test_bench.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/./sim/autowrap/testbench/test_bench.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 4.297 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMaker.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 4.029 sec.
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 4.584 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 88.396 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 147.594 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 147.613 seconds; current allocated memory: 99.219 MB.
Command ap_source done; 155.408 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4 opened at Mon Aug 05 17:56:29 -0400 2024
Execute     ap_set_clock -name default -period 3 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.108 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.169 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.154 sec.
Execute     set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.069 sec.
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute         config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.154 sec.
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.232 sec.
Command       add_library done; 0.353 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.446 sec.
Execute     ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute     config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.906 sec.
Execute   set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute       config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.116 sec.
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.214 sec.
Command     add_library done; 0.296 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.317 sec.
Execute   create_clock -period 3 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./PatchMaker_tanishGit/solutionSC4/directives.tcl 
Execute     set_directive_top -name MPSQ MPSQ 
INFO: [HLS 200-1510] Running: set_directive_top -name MPSQ MPSQ 
INFO-FLOW: Setting directive 'TOP' name=MPSQ 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.157 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.336 sec.
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.159 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.274 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=3.000 (was NA)
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/tanishTestBench/test_bench.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/./sim/autowrap/testbench/test_bench.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 5.047 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMaker.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 3.743 sec.
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 4.933 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solutionSC4/.autopilot/db/MPSQ.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 909.521 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command   cosim_design done; 965.855 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 965.876 seconds; current allocated memory: 99.217 MB.
Command ap_source done; 968.2 sec.
Execute cleanup_all 
