

================================================================
== Vitis HLS Report for 'matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1'
================================================================
* Date:           Sat Apr 12 12:18:52 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.394 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       10|       10|  0.100 us|  0.100 us|    9|    9|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_71_1  |        8|        8|         2|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.84>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_04 = alloca i32 1" [../layer.h:71]   --->   Operation 5 'alloca' 'i_04' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln71_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %zext_ln71"   --->   Operation 6 'read' 'zext_ln71_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read62_cast"   --->   Operation 7 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_11 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read61_cast"   --->   Operation 8 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_12 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read60_cast"   --->   Operation 9 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_13 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read59_cast"   --->   Operation 10 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_14 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read58_cast"   --->   Operation 11 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_15 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read57_cast"   --->   Operation 12 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_16 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read56_cast"   --->   Operation 13 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_17 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read55_cast"   --->   Operation 14 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_18 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read54_cast"   --->   Operation 15 'read' 'p_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_19 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read53_cast"   --->   Operation 16 'read' 'p_read_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_20 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read52_cast"   --->   Operation 17 'read' 'p_read_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_21 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read51_cast"   --->   Operation 18 'read' 'p_read_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_22 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read50_cast"   --->   Operation 19 'read' 'p_read_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_23 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read49_cast"   --->   Operation 20 'read' 'p_read_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_24 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read48_cast"   --->   Operation 21 'read' 'p_read_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_25 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read47_cast"   --->   Operation 22 'read' 'p_read_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_26 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read46_cast"   --->   Operation 23 'read' 'p_read_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_27 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read45_cast"   --->   Operation 24 'read' 'p_read_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_28 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read44_cast"   --->   Operation 25 'read' 'p_read_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_29 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read43_cast"   --->   Operation 26 'read' 'p_read_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_30 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read42_cast"   --->   Operation 27 'read' 'p_read_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_31 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read41_cast"   --->   Operation 28 'read' 'p_read_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_32 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read40_cast"   --->   Operation 29 'read' 'p_read_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_33 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read39_cast"   --->   Operation 30 'read' 'p_read_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_34 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read38_cast"   --->   Operation 31 'read' 'p_read_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read_35 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read37_cast"   --->   Operation 32 'read' 'p_read_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read_36 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read36_cast"   --->   Operation 33 'read' 'p_read_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read_37 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read35_cast"   --->   Operation 34 'read' 'p_read_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read_38 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read34_cast"   --->   Operation 35 'read' 'p_read_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_read_39 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read33_cast"   --->   Operation 36 'read' 'p_read_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_read_40 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read32_cast"   --->   Operation 37 'read' 'p_read_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_read_41 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read31_cast"   --->   Operation 38 'read' 'p_read_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_read_42 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read30_cast"   --->   Operation 39 'read' 'p_read_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_read_43 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read29_cast"   --->   Operation 40 'read' 'p_read_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_read_44 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read28_cast"   --->   Operation 41 'read' 'p_read_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_read_45 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read27_cast"   --->   Operation 42 'read' 'p_read_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_read_46 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read26_cast"   --->   Operation 43 'read' 'p_read_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_read_47 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read25_cast"   --->   Operation 44 'read' 'p_read_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_read_48 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read24_cast"   --->   Operation 45 'read' 'p_read_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_read_49 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read23_cast"   --->   Operation 46 'read' 'p_read_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_read_50 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read22_cast"   --->   Operation 47 'read' 'p_read_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_read_51 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read21_cast"   --->   Operation 48 'read' 'p_read_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_read_52 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read20_cast"   --->   Operation 49 'read' 'p_read_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_read_53 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read19_cast"   --->   Operation 50 'read' 'p_read_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_read_54 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read18_cast"   --->   Operation 51 'read' 'p_read_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_read_55 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read17_cast"   --->   Operation 52 'read' 'p_read_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_read_56 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read16_cast"   --->   Operation 53 'read' 'p_read_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_read_57 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read15_cast"   --->   Operation 54 'read' 'p_read_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_read_58 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read14_cast"   --->   Operation 55 'read' 'p_read_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_read_59 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read13_cast"   --->   Operation 56 'read' 'p_read_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_read_60 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read12_cast"   --->   Operation 57 'read' 'p_read_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_read_61 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read11_cast"   --->   Operation 58 'read' 'p_read_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_read_62 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read10_cast"   --->   Operation 59 'read' 'p_read_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_read_63 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read9_cast"   --->   Operation 60 'read' 'p_read_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_read_64 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read8_cast"   --->   Operation 61 'read' 'p_read_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_read_65 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read7_cast"   --->   Operation 62 'read' 'p_read_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_read_66 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read6_cast"   --->   Operation 63 'read' 'p_read_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_read_67 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read5_cast"   --->   Operation 64 'read' 'p_read_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_read_68 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read4_cast"   --->   Operation 65 'read' 'p_read_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_read_69 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read3_cast"   --->   Operation 66 'read' 'p_read_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_read_70 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read2_cast"   --->   Operation 67 'read' 'p_read_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_read_71 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read1_cast"   --->   Operation 68 'read' 'p_read_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_read_72 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read_cast"   --->   Operation 69 'read' 'p_read_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln71_cast = zext i22 %zext_ln71_read"   --->   Operation 70 'zext' 'zext_ln71_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_read62_cast_cast = zext i22 %p_read"   --->   Operation 71 'zext' 'p_read62_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_read61_cast_cast = zext i22 %p_read_11"   --->   Operation 72 'zext' 'p_read61_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_read60_cast_cast = zext i22 %p_read_12"   --->   Operation 73 'zext' 'p_read60_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_read59_cast_cast = zext i22 %p_read_13"   --->   Operation 74 'zext' 'p_read59_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_read58_cast_cast = zext i22 %p_read_14"   --->   Operation 75 'zext' 'p_read58_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_read57_cast_cast = zext i22 %p_read_15"   --->   Operation 76 'zext' 'p_read57_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%p_read56_cast_cast = zext i22 %p_read_16"   --->   Operation 77 'zext' 'p_read56_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%p_read55_cast_cast = zext i22 %p_read_17"   --->   Operation 78 'zext' 'p_read55_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_read54_cast_cast = zext i22 %p_read_18"   --->   Operation 79 'zext' 'p_read54_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p_read53_cast_cast = zext i22 %p_read_19"   --->   Operation 80 'zext' 'p_read53_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%p_read52_cast_cast = zext i22 %p_read_20"   --->   Operation 81 'zext' 'p_read52_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%p_read51_cast_cast = zext i22 %p_read_21"   --->   Operation 82 'zext' 'p_read51_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%p_read50_cast_cast = zext i22 %p_read_22"   --->   Operation 83 'zext' 'p_read50_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%p_read49_cast_cast = zext i22 %p_read_23"   --->   Operation 84 'zext' 'p_read49_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%p_read48_cast_cast = zext i22 %p_read_24"   --->   Operation 85 'zext' 'p_read48_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%p_read47_cast_cast = zext i22 %p_read_25"   --->   Operation 86 'zext' 'p_read47_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%p_read46_cast_cast = zext i22 %p_read_26"   --->   Operation 87 'zext' 'p_read46_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%p_read45_cast_cast = zext i22 %p_read_27"   --->   Operation 88 'zext' 'p_read45_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%p_read44_cast_cast = zext i22 %p_read_28"   --->   Operation 89 'zext' 'p_read44_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%p_read43_cast_cast = zext i22 %p_read_29"   --->   Operation 90 'zext' 'p_read43_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%p_read42_cast_cast = zext i22 %p_read_30"   --->   Operation 91 'zext' 'p_read42_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%p_read41_cast_cast = zext i22 %p_read_31"   --->   Operation 92 'zext' 'p_read41_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%p_read40_cast_cast = zext i22 %p_read_32"   --->   Operation 93 'zext' 'p_read40_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%p_read39_cast_cast = zext i22 %p_read_33"   --->   Operation 94 'zext' 'p_read39_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%p_read38_cast_cast = zext i22 %p_read_34"   --->   Operation 95 'zext' 'p_read38_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%p_read37_cast_cast = zext i22 %p_read_35"   --->   Operation 96 'zext' 'p_read37_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%p_read36_cast_cast = zext i22 %p_read_36"   --->   Operation 97 'zext' 'p_read36_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%p_read35_cast_cast = zext i22 %p_read_37"   --->   Operation 98 'zext' 'p_read35_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%p_read34_cast_cast = zext i22 %p_read_38"   --->   Operation 99 'zext' 'p_read34_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%p_read33_cast_cast = zext i22 %p_read_39"   --->   Operation 100 'zext' 'p_read33_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%p_read32_cast_cast = zext i22 %p_read_40"   --->   Operation 101 'zext' 'p_read32_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%p_read31_cast_cast = zext i22 %p_read_41"   --->   Operation 102 'zext' 'p_read31_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%p_read30_cast_cast = zext i22 %p_read_42"   --->   Operation 103 'zext' 'p_read30_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%p_read29_cast_cast = zext i22 %p_read_43"   --->   Operation 104 'zext' 'p_read29_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%p_read28_cast_cast = zext i22 %p_read_44"   --->   Operation 105 'zext' 'p_read28_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%p_read27_cast_cast = zext i22 %p_read_45"   --->   Operation 106 'zext' 'p_read27_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%p_read26_cast_cast = zext i22 %p_read_46"   --->   Operation 107 'zext' 'p_read26_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%p_read25_cast_cast = zext i22 %p_read_47"   --->   Operation 108 'zext' 'p_read25_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%p_read24_cast_cast = zext i22 %p_read_48"   --->   Operation 109 'zext' 'p_read24_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%p_read23_cast_cast = zext i22 %p_read_49"   --->   Operation 110 'zext' 'p_read23_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%p_read22_cast_cast = zext i22 %p_read_50"   --->   Operation 111 'zext' 'p_read22_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%p_read21_cast_cast = zext i22 %p_read_51"   --->   Operation 112 'zext' 'p_read21_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%p_read20_cast_cast = zext i22 %p_read_52"   --->   Operation 113 'zext' 'p_read20_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%p_read19_cast_cast = zext i22 %p_read_53"   --->   Operation 114 'zext' 'p_read19_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%p_read18_cast_cast = zext i22 %p_read_54"   --->   Operation 115 'zext' 'p_read18_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%p_read17_cast_cast = zext i22 %p_read_55"   --->   Operation 116 'zext' 'p_read17_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%p_read16_cast_cast = zext i22 %p_read_56"   --->   Operation 117 'zext' 'p_read16_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%p_read15_cast_cast = zext i22 %p_read_57"   --->   Operation 118 'zext' 'p_read15_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%p_read14_cast_cast = zext i22 %p_read_58"   --->   Operation 119 'zext' 'p_read14_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%p_read13_cast_cast = zext i22 %p_read_59"   --->   Operation 120 'zext' 'p_read13_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%p_read12_cast_cast = zext i22 %p_read_60"   --->   Operation 121 'zext' 'p_read12_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%p_read11_cast_cast = zext i22 %p_read_61"   --->   Operation 122 'zext' 'p_read11_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%p_read10_cast_cast = zext i22 %p_read_62"   --->   Operation 123 'zext' 'p_read10_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%p_read9_cast_cast = zext i22 %p_read_63"   --->   Operation 124 'zext' 'p_read9_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%p_read8_cast_cast = zext i22 %p_read_64"   --->   Operation 125 'zext' 'p_read8_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%p_read7_cast_cast = zext i22 %p_read_65"   --->   Operation 126 'zext' 'p_read7_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%p_read6_cast_cast = zext i22 %p_read_66"   --->   Operation 127 'zext' 'p_read6_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%p_read5_cast_cast = zext i22 %p_read_67"   --->   Operation 128 'zext' 'p_read5_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%p_read4_cast_cast = zext i22 %p_read_68"   --->   Operation 129 'zext' 'p_read4_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%p_read3_cast_cast = zext i22 %p_read_69"   --->   Operation 130 'zext' 'p_read3_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%p_read2_cast_cast = zext i22 %p_read_70"   --->   Operation 131 'zext' 'p_read2_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%p_read1_cast_cast = zext i22 %p_read_71"   --->   Operation 132 'zext' 'p_read1_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%p_read_cast_cast = zext i22 %p_read_72"   --->   Operation 133 'zext' 'p_read_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.48ns)   --->   "%store_ln71 = store i4 0, i4 %i_04" [../layer.h:71]   --->   Operation 134 'store' 'store_ln71' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_72_2"   --->   Operation 135 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%i = load i4 %i_04" [../layer.h:71]   --->   Operation 136 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.86ns)   --->   "%icmp_ln71 = icmp_eq  i4 %i, i4 8" [../layer.h:71]   --->   Operation 137 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.86ns)   --->   "%i_11 = add i4 %i, i4 1" [../layer.h:71]   --->   Operation 138 'add' 'i_11' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %fpga_resource_hint.VITIS_LOOP_72_2.240, void %for.end21.exitStub" [../layer.h:71]   --->   Operation 139 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln71_1 = zext i4 %i" [../layer.h:71]   --->   Operation 140 'zext' 'zext_ln71_1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr i25 %A_0, i64 0, i64 %zext_ln71_1" [../layer.h:71]   --->   Operation 141 'getelementptr' 'A_0_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 142 [2/2] (0.79ns)   --->   "%A_0_load = load i3 %A_0_addr" [../layer.h:71]   --->   Operation 142 'load' 'A_0_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 143 [1/1] (0.48ns)   --->   "%store_ln71 = store i4 %i_11, i4 %i_04" [../layer.h:71]   --->   Operation 143 'store' 'store_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.48>
ST_1 : Operation 662 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 662 'ret' 'ret_ln0' <Predicate = (icmp_ln71)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 5.39>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%specpipeline_ln71 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75" [../layer.h:71]   --->   Operation 144 'specpipeline' 'specpipeline_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%speclooptripcount_ln71 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [../layer.h:71]   --->   Operation 145 'speclooptripcount' 'speclooptripcount_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_87" [../layer.h:71]   --->   Operation 146 'specloopname' 'specloopname_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/2] (0.79ns)   --->   "%A_0_load = load i3 %A_0_addr" [../layer.h:71]   --->   Operation 147 'load' 'A_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln74 = sext i25 %A_0_load" [../layer.h:74]   --->   Operation 148 'sext' 'sext_ln74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_61" [../layer.h:74]   --->   Operation 149 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (3.81ns)   --->   "%mul_ln79 = mul i47 %sext_ln74, i47 %p_read_cast_cast" [../layer.h:79]   --->   Operation 150 'mul' 'mul_ln79' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 151 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 152 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%temp = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79, i32 17, i32 41" [../layer.h:79]   --->   Operation 153 'partselect' 'temp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%rend280 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_61, i32 %rbegin" [../layer.h:79]   --->   Operation 154 'specregionend' 'rend280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%agg_result_0_addr = getelementptr i25 %agg_result_0, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 155 'getelementptr' 'agg_result_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp, i3 %agg_result_0_addr" [../layer.h:81]   --->   Operation 156 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_60" [../layer.h:74]   --->   Operation 157 'specregionbegin' 'rbegin1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (3.81ns)   --->   "%mul_ln79_8 = mul i47 %sext_ln74, i47 %p_read1_cast_cast" [../layer.h:79]   --->   Operation 158 'mul' 'mul_ln79_8' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_8, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 159 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_8, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 160 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%temp_8 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_8, i32 17, i32 41" [../layer.h:79]   --->   Operation 161 'partselect' 'temp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%rend274 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_60, i32 %rbegin1" [../layer.h:79]   --->   Operation 162 'specregionend' 'rend274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%agg_result_1_addr = getelementptr i25 %agg_result_1, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 163 'getelementptr' 'agg_result_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_8, i3 %agg_result_1_addr" [../layer.h:81]   --->   Operation 164 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_59" [../layer.h:74]   --->   Operation 165 'specregionbegin' 'rbegin2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (3.81ns)   --->   "%mul_ln79_9 = mul i47 %sext_ln74, i47 %p_read2_cast_cast" [../layer.h:79]   --->   Operation 166 'mul' 'mul_ln79_9' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_9, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 167 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_9, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 168 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%temp_9 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_9, i32 17, i32 41" [../layer.h:79]   --->   Operation 169 'partselect' 'temp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%rend268 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_59, i32 %rbegin2" [../layer.h:79]   --->   Operation 170 'specregionend' 'rend268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%agg_result_2_addr = getelementptr i25 %agg_result_2, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 171 'getelementptr' 'agg_result_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_9, i3 %agg_result_2_addr" [../layer.h:81]   --->   Operation 172 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_58" [../layer.h:74]   --->   Operation 173 'specregionbegin' 'rbegin4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (3.81ns)   --->   "%mul_ln79_10 = mul i47 %sext_ln74, i47 %p_read3_cast_cast" [../layer.h:79]   --->   Operation 174 'mul' 'mul_ln79_10' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_10, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 175 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_10, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 176 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%temp_10 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_10, i32 17, i32 41" [../layer.h:79]   --->   Operation 177 'partselect' 'temp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%rend262 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_58, i32 %rbegin4" [../layer.h:79]   --->   Operation 178 'specregionend' 'rend262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%agg_result_3_addr = getelementptr i25 %agg_result_3, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 179 'getelementptr' 'agg_result_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_10, i3 %agg_result_3_addr" [../layer.h:81]   --->   Operation 180 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57" [../layer.h:74]   --->   Operation 181 'specregionbegin' 'rbegin5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (3.81ns)   --->   "%mul_ln79_11 = mul i47 %sext_ln74, i47 %p_read4_cast_cast" [../layer.h:79]   --->   Operation 182 'mul' 'mul_ln79_11' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_11, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 183 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_11, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 184 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%temp_11 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_11, i32 17, i32 41" [../layer.h:79]   --->   Operation 185 'partselect' 'temp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%rend256 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin5" [../layer.h:79]   --->   Operation 186 'specregionend' 'rend256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%agg_result_4_addr = getelementptr i25 %agg_result_4, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 187 'getelementptr' 'agg_result_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_11, i3 %agg_result_4_addr" [../layer.h:81]   --->   Operation 188 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_56" [../layer.h:74]   --->   Operation 189 'specregionbegin' 'rbegin6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (3.81ns)   --->   "%mul_ln79_12 = mul i47 %sext_ln74, i47 %p_read5_cast_cast" [../layer.h:79]   --->   Operation 190 'mul' 'mul_ln79_12' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_12, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 191 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_12, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 192 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%temp_12 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_12, i32 17, i32 41" [../layer.h:79]   --->   Operation 193 'partselect' 'temp_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%rend250 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_56, i32 %rbegin6" [../layer.h:79]   --->   Operation 194 'specregionend' 'rend250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%agg_result_5_addr = getelementptr i25 %agg_result_5, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 195 'getelementptr' 'agg_result_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_12, i3 %agg_result_5_addr" [../layer.h:81]   --->   Operation 196 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55" [../layer.h:74]   --->   Operation 197 'specregionbegin' 'rbegin7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (3.81ns)   --->   "%mul_ln79_13 = mul i47 %sext_ln74, i47 %p_read6_cast_cast" [../layer.h:79]   --->   Operation 198 'mul' 'mul_ln79_13' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_13, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 199 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_13, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 200 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%temp_13 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_13, i32 17, i32 41" [../layer.h:79]   --->   Operation 201 'partselect' 'temp_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%rend244 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin7" [../layer.h:79]   --->   Operation 202 'specregionend' 'rend244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%agg_result_6_addr = getelementptr i25 %agg_result_6, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 203 'getelementptr' 'agg_result_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_13, i3 %agg_result_6_addr" [../layer.h:81]   --->   Operation 204 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_54" [../layer.h:74]   --->   Operation 205 'specregionbegin' 'rbegin8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (3.81ns)   --->   "%mul_ln79_14 = mul i47 %sext_ln74, i47 %p_read7_cast_cast" [../layer.h:79]   --->   Operation 206 'mul' 'mul_ln79_14' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_14, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 207 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_14, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 208 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%temp_14 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_14, i32 17, i32 41" [../layer.h:79]   --->   Operation 209 'partselect' 'temp_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%rend238 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_54, i32 %rbegin8" [../layer.h:79]   --->   Operation 210 'specregionend' 'rend238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%agg_result_7_addr = getelementptr i25 %agg_result_7, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 211 'getelementptr' 'agg_result_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_14, i3 %agg_result_7_addr" [../layer.h:81]   --->   Operation 212 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53" [../layer.h:74]   --->   Operation 213 'specregionbegin' 'rbegin10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (3.81ns)   --->   "%mul_ln79_15 = mul i47 %sext_ln74, i47 %p_read8_cast_cast" [../layer.h:79]   --->   Operation 214 'mul' 'mul_ln79_15' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_15, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 215 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_15, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 216 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%temp_15 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_15, i32 17, i32 41" [../layer.h:79]   --->   Operation 217 'partselect' 'temp_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%rend232 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin10" [../layer.h:79]   --->   Operation 218 'specregionend' 'rend232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%agg_result_8_addr = getelementptr i25 %agg_result_8, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 219 'getelementptr' 'agg_result_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_15, i3 %agg_result_8_addr" [../layer.h:81]   --->   Operation 220 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52" [../layer.h:74]   --->   Operation 221 'specregionbegin' 'rbegin11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (3.81ns)   --->   "%mul_ln79_16 = mul i47 %sext_ln74, i47 %p_read9_cast_cast" [../layer.h:79]   --->   Operation 222 'mul' 'mul_ln79_16' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_16, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 223 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_16, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 224 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%temp_16 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_16, i32 17, i32 41" [../layer.h:79]   --->   Operation 225 'partselect' 'temp_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%rend226 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin11" [../layer.h:79]   --->   Operation 226 'specregionend' 'rend226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%agg_result_9_addr = getelementptr i25 %agg_result_9, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 227 'getelementptr' 'agg_result_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_16, i3 %agg_result_9_addr" [../layer.h:81]   --->   Operation 228 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51" [../layer.h:74]   --->   Operation 229 'specregionbegin' 'rbegin12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (3.81ns)   --->   "%mul_ln79_17 = mul i47 %sext_ln74, i47 %p_read10_cast_cast" [../layer.h:79]   --->   Operation 230 'mul' 'mul_ln79_17' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_17, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 231 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_17, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 232 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%temp_17 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_17, i32 17, i32 41" [../layer.h:79]   --->   Operation 233 'partselect' 'temp_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%rend220 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin12" [../layer.h:79]   --->   Operation 234 'specregionend' 'rend220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%agg_result_10_addr = getelementptr i25 %agg_result_10, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 235 'getelementptr' 'agg_result_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_17, i3 %agg_result_10_addr" [../layer.h:81]   --->   Operation 236 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50" [../layer.h:74]   --->   Operation 237 'specregionbegin' 'rbegin13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (3.81ns)   --->   "%mul_ln79_18 = mul i47 %sext_ln74, i47 %p_read11_cast_cast" [../layer.h:79]   --->   Operation 238 'mul' 'mul_ln79_18' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_18, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 239 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_18, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 240 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%temp_18 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_18, i32 17, i32 41" [../layer.h:79]   --->   Operation 241 'partselect' 'temp_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%rend214 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin13" [../layer.h:79]   --->   Operation 242 'specregionend' 'rend214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%agg_result_11_addr = getelementptr i25 %agg_result_11, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 243 'getelementptr' 'agg_result_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_18, i3 %agg_result_11_addr" [../layer.h:81]   --->   Operation 244 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49" [../layer.h:74]   --->   Operation 245 'specregionbegin' 'rbegin14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (3.81ns)   --->   "%mul_ln79_19 = mul i47 %sext_ln74, i47 %p_read12_cast_cast" [../layer.h:79]   --->   Operation 246 'mul' 'mul_ln79_19' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_19, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 247 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_19, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 248 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%temp_19 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_19, i32 17, i32 41" [../layer.h:79]   --->   Operation 249 'partselect' 'temp_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%rend208 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin14" [../layer.h:79]   --->   Operation 250 'specregionend' 'rend208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%agg_result_12_addr = getelementptr i25 %agg_result_12, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 251 'getelementptr' 'agg_result_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_19, i3 %agg_result_12_addr" [../layer.h:81]   --->   Operation 252 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%rbegin16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48" [../layer.h:74]   --->   Operation 253 'specregionbegin' 'rbegin16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (3.81ns)   --->   "%mul_ln79_20 = mul i47 %sext_ln74, i47 %p_read13_cast_cast" [../layer.h:79]   --->   Operation 254 'mul' 'mul_ln79_20' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_20, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 255 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_20, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 256 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%temp_20 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_20, i32 17, i32 41" [../layer.h:79]   --->   Operation 257 'partselect' 'temp_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%rend202 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin16" [../layer.h:79]   --->   Operation 258 'specregionend' 'rend202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%agg_result_13_addr = getelementptr i25 %agg_result_13, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 259 'getelementptr' 'agg_result_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_20, i3 %agg_result_13_addr" [../layer.h:81]   --->   Operation 260 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%rbegin17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47" [../layer.h:74]   --->   Operation 261 'specregionbegin' 'rbegin17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (3.81ns)   --->   "%mul_ln79_21 = mul i47 %sext_ln74, i47 %p_read14_cast_cast" [../layer.h:79]   --->   Operation 262 'mul' 'mul_ln79_21' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_21, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 263 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_21, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 264 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%temp_21 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_21, i32 17, i32 41" [../layer.h:79]   --->   Operation 265 'partselect' 'temp_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%rend196 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin17" [../layer.h:79]   --->   Operation 266 'specregionend' 'rend196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%agg_result_14_addr = getelementptr i25 %agg_result_14, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 267 'getelementptr' 'agg_result_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_21, i3 %agg_result_14_addr" [../layer.h:81]   --->   Operation 268 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%rbegin18 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46" [../layer.h:74]   --->   Operation 269 'specregionbegin' 'rbegin18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (3.81ns)   --->   "%mul_ln79_22 = mul i47 %sext_ln74, i47 %p_read15_cast_cast" [../layer.h:79]   --->   Operation 270 'mul' 'mul_ln79_22' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_22, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 271 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_22, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 272 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%temp_22 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_22, i32 17, i32 41" [../layer.h:79]   --->   Operation 273 'partselect' 'temp_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%rend190 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin18" [../layer.h:79]   --->   Operation 274 'specregionend' 'rend190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%agg_result_15_addr = getelementptr i25 %agg_result_15, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 275 'getelementptr' 'agg_result_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_22, i3 %agg_result_15_addr" [../layer.h:81]   --->   Operation 276 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%rbegin19 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45" [../layer.h:74]   --->   Operation 277 'specregionbegin' 'rbegin19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (3.81ns)   --->   "%mul_ln79_23 = mul i47 %sext_ln74, i47 %p_read16_cast_cast" [../layer.h:79]   --->   Operation 278 'mul' 'mul_ln79_23' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_23, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 279 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_23, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 280 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%temp_23 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_23, i32 17, i32 41" [../layer.h:79]   --->   Operation 281 'partselect' 'temp_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%rend184 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin19" [../layer.h:79]   --->   Operation 282 'specregionend' 'rend184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%agg_result_16_addr = getelementptr i25 %agg_result_16, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 283 'getelementptr' 'agg_result_16_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_23, i3 %agg_result_16_addr" [../layer.h:81]   --->   Operation 284 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%rbegin20 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44" [../layer.h:74]   --->   Operation 285 'specregionbegin' 'rbegin20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (3.81ns)   --->   "%mul_ln79_24 = mul i47 %sext_ln74, i47 %p_read17_cast_cast" [../layer.h:79]   --->   Operation 286 'mul' 'mul_ln79_24' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_24, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 287 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_24, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 288 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%temp_24 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_24, i32 17, i32 41" [../layer.h:79]   --->   Operation 289 'partselect' 'temp_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%rend178 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin20" [../layer.h:79]   --->   Operation 290 'specregionend' 'rend178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%agg_result_17_addr = getelementptr i25 %agg_result_17, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 291 'getelementptr' 'agg_result_17_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_24, i3 %agg_result_17_addr" [../layer.h:81]   --->   Operation 292 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%rbegin22 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43" [../layer.h:74]   --->   Operation 293 'specregionbegin' 'rbegin22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (3.81ns)   --->   "%mul_ln79_25 = mul i47 %sext_ln74, i47 %p_read18_cast_cast" [../layer.h:79]   --->   Operation 294 'mul' 'mul_ln79_25' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_25, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 295 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_25, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 296 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%temp_25 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_25, i32 17, i32 41" [../layer.h:79]   --->   Operation 297 'partselect' 'temp_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%rend172 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin22" [../layer.h:79]   --->   Operation 298 'specregionend' 'rend172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%agg_result_18_addr = getelementptr i25 %agg_result_18, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 299 'getelementptr' 'agg_result_18_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_25, i3 %agg_result_18_addr" [../layer.h:81]   --->   Operation 300 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%rbegin23 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42" [../layer.h:74]   --->   Operation 301 'specregionbegin' 'rbegin23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (3.81ns)   --->   "%mul_ln79_26 = mul i47 %sext_ln74, i47 %p_read19_cast_cast" [../layer.h:79]   --->   Operation 302 'mul' 'mul_ln79_26' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_26, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 303 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_26, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 304 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%temp_26 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_26, i32 17, i32 41" [../layer.h:79]   --->   Operation 305 'partselect' 'temp_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%rend166 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin23" [../layer.h:79]   --->   Operation 306 'specregionend' 'rend166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%agg_result_19_addr = getelementptr i25 %agg_result_19, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 307 'getelementptr' 'agg_result_19_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_26, i3 %agg_result_19_addr" [../layer.h:81]   --->   Operation 308 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%rbegin24 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41" [../layer.h:74]   --->   Operation 309 'specregionbegin' 'rbegin24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (3.81ns)   --->   "%mul_ln79_27 = mul i47 %sext_ln74, i47 %p_read20_cast_cast" [../layer.h:79]   --->   Operation 310 'mul' 'mul_ln79_27' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_27, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 311 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_27, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 312 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%temp_27 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_27, i32 17, i32 41" [../layer.h:79]   --->   Operation 313 'partselect' 'temp_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%rend160 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin24" [../layer.h:79]   --->   Operation 314 'specregionend' 'rend160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%agg_result_20_addr = getelementptr i25 %agg_result_20, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 315 'getelementptr' 'agg_result_20_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_27, i3 %agg_result_20_addr" [../layer.h:81]   --->   Operation 316 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%rbegin25 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40" [../layer.h:74]   --->   Operation 317 'specregionbegin' 'rbegin25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (3.81ns)   --->   "%mul_ln79_28 = mul i47 %sext_ln74, i47 %p_read21_cast_cast" [../layer.h:79]   --->   Operation 318 'mul' 'mul_ln79_28' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_28, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 319 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_28, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 320 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "%temp_28 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_28, i32 17, i32 41" [../layer.h:79]   --->   Operation 321 'partselect' 'temp_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%rend154 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin25" [../layer.h:79]   --->   Operation 322 'specregionend' 'rend154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "%agg_result_21_addr = getelementptr i25 %agg_result_21, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 323 'getelementptr' 'agg_result_21_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 324 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_28, i3 %agg_result_21_addr" [../layer.h:81]   --->   Operation 324 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%rbegin26 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39" [../layer.h:74]   --->   Operation 325 'specregionbegin' 'rbegin26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (3.81ns)   --->   "%mul_ln79_29 = mul i47 %sext_ln74, i47 %p_read22_cast_cast" [../layer.h:79]   --->   Operation 326 'mul' 'mul_ln79_29' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_29, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 327 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_29, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 328 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%temp_29 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_29, i32 17, i32 41" [../layer.h:79]   --->   Operation 329 'partselect' 'temp_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%rend148 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin26" [../layer.h:79]   --->   Operation 330 'specregionend' 'rend148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%agg_result_22_addr = getelementptr i25 %agg_result_22, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 331 'getelementptr' 'agg_result_22_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_29, i3 %agg_result_22_addr" [../layer.h:81]   --->   Operation 332 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%rbegin28 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38" [../layer.h:74]   --->   Operation 333 'specregionbegin' 'rbegin28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (3.81ns)   --->   "%mul_ln79_30 = mul i47 %sext_ln74, i47 %p_read23_cast_cast" [../layer.h:79]   --->   Operation 334 'mul' 'mul_ln79_30' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_30, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 335 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_30, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 336 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%temp_30 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_30, i32 17, i32 41" [../layer.h:79]   --->   Operation 337 'partselect' 'temp_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%rend142 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin28" [../layer.h:79]   --->   Operation 338 'specregionend' 'rend142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%agg_result_23_addr = getelementptr i25 %agg_result_23, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 339 'getelementptr' 'agg_result_23_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_30, i3 %agg_result_23_addr" [../layer.h:81]   --->   Operation 340 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "%rbegin29 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_37" [../layer.h:74]   --->   Operation 341 'specregionbegin' 'rbegin29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (3.81ns)   --->   "%mul_ln79_31 = mul i47 %sext_ln74, i47 %p_read24_cast_cast" [../layer.h:79]   --->   Operation 342 'mul' 'mul_ln79_31' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_31, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 343 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_31, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 344 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%temp_31 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_31, i32 17, i32 41" [../layer.h:79]   --->   Operation 345 'partselect' 'temp_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%rend136 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_37, i32 %rbegin29" [../layer.h:79]   --->   Operation 346 'specregionend' 'rend136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.00ns)   --->   "%agg_result_24_addr = getelementptr i25 %agg_result_24, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 347 'getelementptr' 'agg_result_24_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 348 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_31, i3 %agg_result_24_addr" [../layer.h:81]   --->   Operation 348 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%rbegin30 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13" [../layer.h:74]   --->   Operation 349 'specregionbegin' 'rbegin30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (3.81ns)   --->   "%mul_ln79_32 = mul i47 %sext_ln74, i47 %p_read25_cast_cast" [../layer.h:79]   --->   Operation 350 'mul' 'mul_ln79_32' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 351 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_32, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 351 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 352 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_32, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 352 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (0.00ns)   --->   "%temp_32 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_32, i32 17, i32 41" [../layer.h:79]   --->   Operation 353 'partselect' 'temp_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 354 [1/1] (0.00ns)   --->   "%rend130 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin30" [../layer.h:79]   --->   Operation 354 'specregionend' 'rend130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%agg_result_25_addr = getelementptr i25 %agg_result_25, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 355 'getelementptr' 'agg_result_25_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_32, i3 %agg_result_25_addr" [../layer.h:81]   --->   Operation 356 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 357 [1/1] (0.00ns)   --->   "%rbegin31 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_36" [../layer.h:74]   --->   Operation 357 'specregionbegin' 'rbegin31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (3.81ns)   --->   "%mul_ln79_33 = mul i47 %sext_ln74, i47 %p_read26_cast_cast" [../layer.h:79]   --->   Operation 358 'mul' 'mul_ln79_33' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 359 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_33, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 359 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_33, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 360 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "%temp_33 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_33, i32 17, i32 41" [../layer.h:79]   --->   Operation 361 'partselect' 'temp_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%rend124 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_36, i32 %rbegin31" [../layer.h:79]   --->   Operation 362 'specregionend' 'rend124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (0.00ns)   --->   "%agg_result_26_addr = getelementptr i25 %agg_result_26, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 363 'getelementptr' 'agg_result_26_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 364 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_33, i3 %agg_result_26_addr" [../layer.h:81]   --->   Operation 364 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%rbegin32 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_34" [../layer.h:74]   --->   Operation 365 'specregionbegin' 'rbegin32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (3.81ns)   --->   "%mul_ln79_34 = mul i47 %sext_ln74, i47 %p_read27_cast_cast" [../layer.h:79]   --->   Operation 366 'mul' 'mul_ln79_34' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_34, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 367 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_34, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 368 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (0.00ns)   --->   "%temp_34 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_34, i32 17, i32 41" [../layer.h:79]   --->   Operation 369 'partselect' 'temp_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 370 [1/1] (0.00ns)   --->   "%rend118 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_34, i32 %rbegin32" [../layer.h:79]   --->   Operation 370 'specregionend' 'rend118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 371 [1/1] (0.00ns)   --->   "%agg_result_27_addr = getelementptr i25 %agg_result_27, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 371 'getelementptr' 'agg_result_27_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 372 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_34, i3 %agg_result_27_addr" [../layer.h:81]   --->   Operation 372 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 373 [1/1] (0.00ns)   --->   "%rbegin34 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11" [../layer.h:74]   --->   Operation 373 'specregionbegin' 'rbegin34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 374 [1/1] (3.81ns)   --->   "%mul_ln79_35 = mul i47 %sext_ln74, i47 %p_read28_cast_cast" [../layer.h:79]   --->   Operation 374 'mul' 'mul_ln79_35' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_35, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 375 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_35, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 376 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%temp_35 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_35, i32 17, i32 41" [../layer.h:79]   --->   Operation 377 'partselect' 'temp_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%rend112 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin34" [../layer.h:79]   --->   Operation 378 'specregionend' 'rend112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "%agg_result_28_addr = getelementptr i25 %agg_result_28, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 379 'getelementptr' 'agg_result_28_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_35, i3 %agg_result_28_addr" [../layer.h:81]   --->   Operation 380 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%rbegin35 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32" [../layer.h:74]   --->   Operation 381 'specregionbegin' 'rbegin35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (3.81ns)   --->   "%mul_ln79_36 = mul i47 %sext_ln74, i47 %p_read29_cast_cast" [../layer.h:79]   --->   Operation 382 'mul' 'mul_ln79_36' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 383 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_36, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 383 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_36, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 384 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (0.00ns)   --->   "%temp_36 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_36, i32 17, i32 41" [../layer.h:79]   --->   Operation 385 'partselect' 'temp_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 386 [1/1] (0.00ns)   --->   "%rend106 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin35" [../layer.h:79]   --->   Operation 386 'specregionend' 'rend106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%agg_result_29_addr = getelementptr i25 %agg_result_29, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 387 'getelementptr' 'agg_result_29_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_36, i3 %agg_result_29_addr" [../layer.h:81]   --->   Operation 388 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%rbegin36 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31" [../layer.h:74]   --->   Operation 389 'specregionbegin' 'rbegin36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 390 [1/1] (3.81ns)   --->   "%mul_ln79_37 = mul i47 %sext_ln74, i47 %p_read30_cast_cast" [../layer.h:79]   --->   Operation 390 'mul' 'mul_ln79_37' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 391 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_37, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 391 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_37, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 392 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "%temp_37 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_37, i32 17, i32 41" [../layer.h:79]   --->   Operation 393 'partselect' 'temp_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 394 [1/1] (0.00ns)   --->   "%rend100 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin36" [../layer.h:79]   --->   Operation 394 'specregionend' 'rend100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 395 [1/1] (0.00ns)   --->   "%agg_result_30_addr = getelementptr i25 %agg_result_30, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 395 'getelementptr' 'agg_result_30_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 396 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_37, i3 %agg_result_30_addr" [../layer.h:81]   --->   Operation 396 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 397 [1/1] (0.00ns)   --->   "%rbegin37 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_30" [../layer.h:74]   --->   Operation 397 'specregionbegin' 'rbegin37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 398 [1/1] (3.81ns)   --->   "%mul_ln79_38 = mul i47 %sext_ln74, i47 %p_read31_cast_cast" [../layer.h:79]   --->   Operation 398 'mul' 'mul_ln79_38' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 399 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_38, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 399 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_38, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 400 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (0.00ns)   --->   "%temp_38 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_38, i32 17, i32 41" [../layer.h:79]   --->   Operation 401 'partselect' 'temp_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "%rend94 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_30, i32 %rbegin37" [../layer.h:79]   --->   Operation 402 'specregionend' 'rend94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%agg_result_31_addr = getelementptr i25 %agg_result_31, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 403 'getelementptr' 'agg_result_31_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 404 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_38, i3 %agg_result_31_addr" [../layer.h:81]   --->   Operation 404 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%rbegin38 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_29" [../layer.h:74]   --->   Operation 405 'specregionbegin' 'rbegin38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (3.81ns)   --->   "%mul_ln79_39 = mul i47 %sext_ln74, i47 %p_read32_cast_cast" [../layer.h:79]   --->   Operation 406 'mul' 'mul_ln79_39' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 407 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_39, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 407 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_39, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 408 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 409 [1/1] (0.00ns)   --->   "%temp_39 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_39, i32 17, i32 41" [../layer.h:79]   --->   Operation 409 'partselect' 'temp_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 410 [1/1] (0.00ns)   --->   "%rend88 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_29, i32 %rbegin38" [../layer.h:79]   --->   Operation 410 'specregionend' 'rend88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%agg_result_32_addr = getelementptr i25 %agg_result_32, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 411 'getelementptr' 'agg_result_32_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_39, i3 %agg_result_32_addr" [../layer.h:81]   --->   Operation 412 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 413 [1/1] (0.00ns)   --->   "%rbegin40 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28" [../layer.h:74]   --->   Operation 413 'specregionbegin' 'rbegin40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 414 [1/1] (3.81ns)   --->   "%mul_ln79_40 = mul i47 %sext_ln74, i47 %p_read33_cast_cast" [../layer.h:79]   --->   Operation 414 'mul' 'mul_ln79_40' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_40, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 415 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_40, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 416 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 417 [1/1] (0.00ns)   --->   "%temp_40 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_40, i32 17, i32 41" [../layer.h:79]   --->   Operation 417 'partselect' 'temp_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 418 [1/1] (0.00ns)   --->   "%rend82 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin40" [../layer.h:79]   --->   Operation 418 'specregionend' 'rend82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 419 [1/1] (0.00ns)   --->   "%agg_result_33_addr = getelementptr i25 %agg_result_33, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 419 'getelementptr' 'agg_result_33_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 420 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_40, i3 %agg_result_33_addr" [../layer.h:81]   --->   Operation 420 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 421 [1/1] (0.00ns)   --->   "%rbegin41 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27" [../layer.h:74]   --->   Operation 421 'specregionbegin' 'rbegin41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 422 [1/1] (3.81ns)   --->   "%mul_ln79_41 = mul i47 %sext_ln74, i47 %p_read34_cast_cast" [../layer.h:79]   --->   Operation 422 'mul' 'mul_ln79_41' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 423 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_41, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 423 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 424 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_41, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 424 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%temp_41 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_41, i32 17, i32 41" [../layer.h:79]   --->   Operation 425 'partselect' 'temp_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (0.00ns)   --->   "%rend76 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin41" [../layer.h:79]   --->   Operation 426 'specregionend' 'rend76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 427 [1/1] (0.00ns)   --->   "%agg_result_34_addr = getelementptr i25 %agg_result_34, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 427 'getelementptr' 'agg_result_34_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 428 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_41, i3 %agg_result_34_addr" [../layer.h:81]   --->   Operation 428 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 429 [1/1] (0.00ns)   --->   "%rbegin42 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26" [../layer.h:74]   --->   Operation 429 'specregionbegin' 'rbegin42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 430 [1/1] (3.81ns)   --->   "%mul_ln79_42 = mul i47 %sext_ln74, i47 %p_read35_cast_cast" [../layer.h:79]   --->   Operation 430 'mul' 'mul_ln79_42' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 431 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_42, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 431 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 432 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_42, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 432 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 433 [1/1] (0.00ns)   --->   "%temp_42 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_42, i32 17, i32 41" [../layer.h:79]   --->   Operation 433 'partselect' 'temp_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 434 [1/1] (0.00ns)   --->   "%rend70 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin42" [../layer.h:79]   --->   Operation 434 'specregionend' 'rend70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 435 [1/1] (0.00ns)   --->   "%agg_result_35_addr = getelementptr i25 %agg_result_35, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 435 'getelementptr' 'agg_result_35_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 436 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_42, i3 %agg_result_35_addr" [../layer.h:81]   --->   Operation 436 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 437 [1/1] (0.00ns)   --->   "%rbegin43 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25" [../layer.h:74]   --->   Operation 437 'specregionbegin' 'rbegin43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 438 [1/1] (3.81ns)   --->   "%mul_ln79_43 = mul i47 %sext_ln74, i47 %p_read36_cast_cast" [../layer.h:79]   --->   Operation 438 'mul' 'mul_ln79_43' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 439 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_43, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 439 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 440 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_43, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 440 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 441 [1/1] (0.00ns)   --->   "%temp_43 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_43, i32 17, i32 41" [../layer.h:79]   --->   Operation 441 'partselect' 'temp_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 442 [1/1] (0.00ns)   --->   "%rend64 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin43" [../layer.h:79]   --->   Operation 442 'specregionend' 'rend64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 443 [1/1] (0.00ns)   --->   "%agg_result_36_addr = getelementptr i25 %agg_result_36, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 443 'getelementptr' 'agg_result_36_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 444 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_43, i3 %agg_result_36_addr" [../layer.h:81]   --->   Operation 444 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 445 [1/1] (0.00ns)   --->   "%rbegin44 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24" [../layer.h:74]   --->   Operation 445 'specregionbegin' 'rbegin44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 446 [1/1] (3.81ns)   --->   "%mul_ln79_44 = mul i47 %sext_ln74, i47 %p_read37_cast_cast" [../layer.h:79]   --->   Operation 446 'mul' 'mul_ln79_44' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 447 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_44, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 447 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 448 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_44, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 448 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 449 [1/1] (0.00ns)   --->   "%temp_44 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_44, i32 17, i32 41" [../layer.h:79]   --->   Operation 449 'partselect' 'temp_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (0.00ns)   --->   "%rend58 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin44" [../layer.h:79]   --->   Operation 450 'specregionend' 'rend58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 451 [1/1] (0.00ns)   --->   "%agg_result_37_addr = getelementptr i25 %agg_result_37, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 451 'getelementptr' 'agg_result_37_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 452 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_44, i3 %agg_result_37_addr" [../layer.h:81]   --->   Operation 452 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 453 [1/1] (0.00ns)   --->   "%rbegin46 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23" [../layer.h:74]   --->   Operation 453 'specregionbegin' 'rbegin46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 454 [1/1] (3.81ns)   --->   "%mul_ln79_45 = mul i47 %sext_ln74, i47 %p_read38_cast_cast" [../layer.h:79]   --->   Operation 454 'mul' 'mul_ln79_45' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 455 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_45, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 455 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_45, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 456 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 457 [1/1] (0.00ns)   --->   "%temp_45 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_45, i32 17, i32 41" [../layer.h:79]   --->   Operation 457 'partselect' 'temp_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 458 [1/1] (0.00ns)   --->   "%rend52 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin46" [../layer.h:79]   --->   Operation 458 'specregionend' 'rend52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 459 [1/1] (0.00ns)   --->   "%agg_result_38_addr = getelementptr i25 %agg_result_38, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 459 'getelementptr' 'agg_result_38_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 460 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_45, i3 %agg_result_38_addr" [../layer.h:81]   --->   Operation 460 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 461 [1/1] (0.00ns)   --->   "%rbegin45 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22" [../layer.h:74]   --->   Operation 461 'specregionbegin' 'rbegin45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 462 [1/1] (3.81ns)   --->   "%mul_ln79_46 = mul i47 %sext_ln74, i47 %p_read39_cast_cast" [../layer.h:79]   --->   Operation 462 'mul' 'mul_ln79_46' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 463 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_46, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 463 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_46, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 464 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 465 [1/1] (0.00ns)   --->   "%temp_46 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_46, i32 17, i32 41" [../layer.h:79]   --->   Operation 465 'partselect' 'temp_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 466 [1/1] (0.00ns)   --->   "%rend46 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin45" [../layer.h:79]   --->   Operation 466 'specregionend' 'rend46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 467 [1/1] (0.00ns)   --->   "%agg_result_39_addr = getelementptr i25 %agg_result_39, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 467 'getelementptr' 'agg_result_39_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 468 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_46, i3 %agg_result_39_addr" [../layer.h:81]   --->   Operation 468 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 469 [1/1] (0.00ns)   --->   "%rbegin39 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21" [../layer.h:74]   --->   Operation 469 'specregionbegin' 'rbegin39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 470 [1/1] (3.81ns)   --->   "%mul_ln79_47 = mul i47 %sext_ln74, i47 %p_read40_cast_cast" [../layer.h:79]   --->   Operation 470 'mul' 'mul_ln79_47' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 471 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_47, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 471 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 472 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_47, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 472 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 473 [1/1] (0.00ns)   --->   "%temp_47 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_47, i32 17, i32 41" [../layer.h:79]   --->   Operation 473 'partselect' 'temp_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 474 [1/1] (0.00ns)   --->   "%rend40 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin39" [../layer.h:79]   --->   Operation 474 'specregionend' 'rend40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 475 [1/1] (0.00ns)   --->   "%agg_result_40_addr = getelementptr i25 %agg_result_40, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 475 'getelementptr' 'agg_result_40_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 476 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_47, i3 %agg_result_40_addr" [../layer.h:81]   --->   Operation 476 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 477 [1/1] (0.00ns)   --->   "%rbegin33 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20" [../layer.h:74]   --->   Operation 477 'specregionbegin' 'rbegin33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 478 [1/1] (3.81ns)   --->   "%mul_ln79_48 = mul i47 %sext_ln74, i47 %p_read41_cast_cast" [../layer.h:79]   --->   Operation 478 'mul' 'mul_ln79_48' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 479 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_48, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 479 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 480 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_48, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 480 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 481 [1/1] (0.00ns)   --->   "%temp_48 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_48, i32 17, i32 41" [../layer.h:79]   --->   Operation 481 'partselect' 'temp_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 482 [1/1] (0.00ns)   --->   "%rend34 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin33" [../layer.h:79]   --->   Operation 482 'specregionend' 'rend34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 483 [1/1] (0.00ns)   --->   "%agg_result_41_addr = getelementptr i25 %agg_result_41, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 483 'getelementptr' 'agg_result_41_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 484 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_48, i3 %agg_result_41_addr" [../layer.h:81]   --->   Operation 484 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 485 [1/1] (0.00ns)   --->   "%rbegin27 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19" [../layer.h:74]   --->   Operation 485 'specregionbegin' 'rbegin27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 486 [1/1] (3.81ns)   --->   "%mul_ln79_49 = mul i47 %sext_ln74, i47 %p_read42_cast_cast" [../layer.h:79]   --->   Operation 486 'mul' 'mul_ln79_49' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 487 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_49, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 487 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 488 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_49, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 488 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 489 [1/1] (0.00ns)   --->   "%temp_49 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_49, i32 17, i32 41" [../layer.h:79]   --->   Operation 489 'partselect' 'temp_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 490 [1/1] (0.00ns)   --->   "%rend28 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin27" [../layer.h:79]   --->   Operation 490 'specregionend' 'rend28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 491 [1/1] (0.00ns)   --->   "%agg_result_42_addr = getelementptr i25 %agg_result_42, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 491 'getelementptr' 'agg_result_42_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 492 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_49, i3 %agg_result_42_addr" [../layer.h:81]   --->   Operation 492 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 493 [1/1] (0.00ns)   --->   "%rbegin21 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18" [../layer.h:74]   --->   Operation 493 'specregionbegin' 'rbegin21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 494 [1/1] (3.81ns)   --->   "%mul_ln79_50 = mul i47 %sext_ln74, i47 %p_read43_cast_cast" [../layer.h:79]   --->   Operation 494 'mul' 'mul_ln79_50' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 495 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_50, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 495 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 496 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_50, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 496 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 497 [1/1] (0.00ns)   --->   "%temp_50 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_50, i32 17, i32 41" [../layer.h:79]   --->   Operation 497 'partselect' 'temp_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 498 [1/1] (0.00ns)   --->   "%rend22 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin21" [../layer.h:79]   --->   Operation 498 'specregionend' 'rend22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 499 [1/1] (0.00ns)   --->   "%agg_result_43_addr = getelementptr i25 %agg_result_43, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 499 'getelementptr' 'agg_result_43_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 500 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_50, i3 %agg_result_43_addr" [../layer.h:81]   --->   Operation 500 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 501 [1/1] (0.00ns)   --->   "%rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [../layer.h:74]   --->   Operation 501 'specregionbegin' 'rbegin15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 502 [1/1] (3.81ns)   --->   "%mul_ln79_51 = mul i47 %sext_ln74, i47 %p_read44_cast_cast" [../layer.h:79]   --->   Operation 502 'mul' 'mul_ln79_51' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 503 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_51, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 503 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 504 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_51, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 504 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 505 [1/1] (0.00ns)   --->   "%temp_51 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_51, i32 17, i32 41" [../layer.h:79]   --->   Operation 505 'partselect' 'temp_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 506 [1/1] (0.00ns)   --->   "%rend16 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin15" [../layer.h:79]   --->   Operation 506 'specregionend' 'rend16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 507 [1/1] (0.00ns)   --->   "%agg_result_44_addr = getelementptr i25 %agg_result_44, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 507 'getelementptr' 'agg_result_44_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 508 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_51, i3 %agg_result_44_addr" [../layer.h:81]   --->   Operation 508 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 509 [1/1] (0.00ns)   --->   "%rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16" [../layer.h:74]   --->   Operation 509 'specregionbegin' 'rbegin9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 510 [1/1] (3.81ns)   --->   "%mul_ln79_52 = mul i47 %sext_ln74, i47 %p_read45_cast_cast" [../layer.h:79]   --->   Operation 510 'mul' 'mul_ln79_52' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 511 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_52, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 511 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 512 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_52, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 512 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 513 [1/1] (0.00ns)   --->   "%temp_52 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_52, i32 17, i32 41" [../layer.h:79]   --->   Operation 513 'partselect' 'temp_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 514 [1/1] (0.00ns)   --->   "%rend10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin9" [../layer.h:79]   --->   Operation 514 'specregionend' 'rend10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 515 [1/1] (0.00ns)   --->   "%agg_result_45_addr = getelementptr i25 %agg_result_45, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 515 'getelementptr' 'agg_result_45_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 516 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_52, i3 %agg_result_45_addr" [../layer.h:81]   --->   Operation 516 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 517 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15" [../layer.h:74]   --->   Operation 517 'specregionbegin' 'rbegin3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 518 [1/1] (3.81ns)   --->   "%mul_ln79_53 = mul i47 %sext_ln74, i47 %p_read46_cast_cast" [../layer.h:79]   --->   Operation 518 'mul' 'mul_ln79_53' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 519 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_53, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 519 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 520 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_53, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 520 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 521 [1/1] (0.00ns)   --->   "%temp_53 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_53, i32 17, i32 41" [../layer.h:79]   --->   Operation 521 'partselect' 'temp_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 522 [1/1] (0.00ns)   --->   "%rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin3" [../layer.h:79]   --->   Operation 522 'specregionend' 'rend4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 523 [1/1] (0.00ns)   --->   "%agg_result_46_addr = getelementptr i25 %agg_result_46, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 523 'getelementptr' 'agg_result_46_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 524 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_53, i3 %agg_result_46_addr" [../layer.h:81]   --->   Operation 524 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 525 [1/1] (0.00ns)   --->   "%rbegin47 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_97" [../layer.h:74]   --->   Operation 525 'specregionbegin' 'rbegin47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 526 [1/1] (3.81ns)   --->   "%mul_ln79_54 = mul i47 %sext_ln74, i47 %p_read47_cast_cast" [../layer.h:79]   --->   Operation 526 'mul' 'mul_ln79_54' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 527 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_54, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 527 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 528 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_54, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 528 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 529 [1/1] (0.00ns)   --->   "%temp_54 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_54, i32 17, i32 41" [../layer.h:79]   --->   Operation 529 'partselect' 'temp_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 530 [1/1] (0.00ns)   --->   "%rend382 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_97, i32 %rbegin47" [../layer.h:79]   --->   Operation 530 'specregionend' 'rend382' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 531 [1/1] (0.00ns)   --->   "%agg_result_47_addr = getelementptr i25 %agg_result_47, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 531 'getelementptr' 'agg_result_47_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 532 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_54, i3 %agg_result_47_addr" [../layer.h:81]   --->   Operation 532 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 533 [1/1] (0.00ns)   --->   "%rbegin48 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_35" [../layer.h:74]   --->   Operation 533 'specregionbegin' 'rbegin48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 534 [1/1] (3.81ns)   --->   "%mul_ln79_55 = mul i47 %sext_ln74, i47 %p_read48_cast_cast" [../layer.h:79]   --->   Operation 534 'mul' 'mul_ln79_55' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 535 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_55, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 535 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 536 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_55, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 536 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 537 [1/1] (0.00ns)   --->   "%temp_55 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_55, i32 17, i32 41" [../layer.h:79]   --->   Operation 537 'partselect' 'temp_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 538 [1/1] (0.00ns)   --->   "%rend376 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_35, i32 %rbegin48" [../layer.h:79]   --->   Operation 538 'specregionend' 'rend376' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 539 [1/1] (0.00ns)   --->   "%agg_result_48_addr = getelementptr i25 %agg_result_48, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 539 'getelementptr' 'agg_result_48_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 540 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_55, i3 %agg_result_48_addr" [../layer.h:81]   --->   Operation 540 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 541 [1/1] (0.00ns)   --->   "%rbegin49 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12" [../layer.h:74]   --->   Operation 541 'specregionbegin' 'rbegin49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 542 [1/1] (3.81ns)   --->   "%mul_ln79_56 = mul i47 %sext_ln74, i47 %p_read49_cast_cast" [../layer.h:79]   --->   Operation 542 'mul' 'mul_ln79_56' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 543 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_56, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 543 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 544 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_56, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 544 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 545 [1/1] (0.00ns)   --->   "%temp_56 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_56, i32 17, i32 41" [../layer.h:79]   --->   Operation 545 'partselect' 'temp_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 546 [1/1] (0.00ns)   --->   "%rend370 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin49" [../layer.h:79]   --->   Operation 546 'specregionend' 'rend370' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 547 [1/1] (0.00ns)   --->   "%agg_result_49_addr = getelementptr i25 %agg_result_49, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 547 'getelementptr' 'agg_result_49_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 548 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_56, i3 %agg_result_49_addr" [../layer.h:81]   --->   Operation 548 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 549 [1/1] (0.00ns)   --->   "%rbegin50 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_79" [../layer.h:74]   --->   Operation 549 'specregionbegin' 'rbegin50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 550 [1/1] (3.81ns)   --->   "%mul_ln79_57 = mul i47 %sext_ln74, i47 %p_read50_cast_cast" [../layer.h:79]   --->   Operation 550 'mul' 'mul_ln79_57' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 551 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_57, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 551 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 552 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_57, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 552 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 553 [1/1] (0.00ns)   --->   "%temp_57 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_57, i32 17, i32 41" [../layer.h:79]   --->   Operation 553 'partselect' 'temp_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 554 [1/1] (0.00ns)   --->   "%rend364 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_79, i32 %rbegin50" [../layer.h:79]   --->   Operation 554 'specregionend' 'rend364' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 555 [1/1] (0.00ns)   --->   "%agg_result_50_addr = getelementptr i25 %agg_result_50, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 555 'getelementptr' 'agg_result_50_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 556 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_57, i3 %agg_result_50_addr" [../layer.h:81]   --->   Operation 556 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 557 [1/1] (0.00ns)   --->   "%rbegin51 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10" [../layer.h:74]   --->   Operation 557 'specregionbegin' 'rbegin51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 558 [1/1] (3.81ns)   --->   "%mul_ln79_58 = mul i47 %sext_ln74, i47 %p_read51_cast_cast" [../layer.h:79]   --->   Operation 558 'mul' 'mul_ln79_58' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 559 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_58, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 559 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 560 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_58, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 560 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 561 [1/1] (0.00ns)   --->   "%temp_58 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_58, i32 17, i32 41" [../layer.h:79]   --->   Operation 561 'partselect' 'temp_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 562 [1/1] (0.00ns)   --->   "%rend358 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin51" [../layer.h:79]   --->   Operation 562 'specregionend' 'rend358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 563 [1/1] (0.00ns)   --->   "%agg_result_51_addr = getelementptr i25 %agg_result_51, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 563 'getelementptr' 'agg_result_51_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 564 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_58, i3 %agg_result_51_addr" [../layer.h:81]   --->   Operation 564 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 565 [1/1] (0.00ns)   --->   "%rbegin52 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [../layer.h:74]   --->   Operation 565 'specregionbegin' 'rbegin52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 566 [1/1] (3.81ns)   --->   "%mul_ln79_59 = mul i47 %sext_ln74, i47 %p_read52_cast_cast" [../layer.h:79]   --->   Operation 566 'mul' 'mul_ln79_59' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 567 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_59, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 567 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 568 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_59, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 568 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 569 [1/1] (0.00ns)   --->   "%temp_59 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_59, i32 17, i32 41" [../layer.h:79]   --->   Operation 569 'partselect' 'temp_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 570 [1/1] (0.00ns)   --->   "%rend352 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin52" [../layer.h:79]   --->   Operation 570 'specregionend' 'rend352' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 571 [1/1] (0.00ns)   --->   "%agg_result_52_addr = getelementptr i25 %agg_result_52, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 571 'getelementptr' 'agg_result_52_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 572 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_59, i3 %agg_result_52_addr" [../layer.h:81]   --->   Operation 572 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 573 [1/1] (0.00ns)   --->   "%rbegin53 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8" [../layer.h:74]   --->   Operation 573 'specregionbegin' 'rbegin53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 574 [1/1] (3.81ns)   --->   "%mul_ln79_60 = mul i47 %sext_ln74, i47 %p_read53_cast_cast" [../layer.h:79]   --->   Operation 574 'mul' 'mul_ln79_60' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 575 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_60, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 575 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 576 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_60, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 576 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 577 [1/1] (0.00ns)   --->   "%temp_60 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_60, i32 17, i32 41" [../layer.h:79]   --->   Operation 577 'partselect' 'temp_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 578 [1/1] (0.00ns)   --->   "%rend346 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin53" [../layer.h:79]   --->   Operation 578 'specregionend' 'rend346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 579 [1/1] (0.00ns)   --->   "%agg_result_53_addr = getelementptr i25 %agg_result_53, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 579 'getelementptr' 'agg_result_53_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 580 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_60, i3 %agg_result_53_addr" [../layer.h:81]   --->   Operation 580 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 581 [1/1] (0.00ns)   --->   "%rbegin54 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7" [../layer.h:74]   --->   Operation 581 'specregionbegin' 'rbegin54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 582 [1/1] (3.81ns)   --->   "%mul_ln79_61 = mul i47 %sext_ln74, i47 %p_read54_cast_cast" [../layer.h:79]   --->   Operation 582 'mul' 'mul_ln79_61' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 583 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_61, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 583 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 584 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_61, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 584 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 585 [1/1] (0.00ns)   --->   "%temp_61 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_61, i32 17, i32 41" [../layer.h:79]   --->   Operation 585 'partselect' 'temp_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 586 [1/1] (0.00ns)   --->   "%rend340 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin54" [../layer.h:79]   --->   Operation 586 'specregionend' 'rend340' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 587 [1/1] (0.00ns)   --->   "%agg_result_54_addr = getelementptr i25 %agg_result_54, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 587 'getelementptr' 'agg_result_54_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 588 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_61, i3 %agg_result_54_addr" [../layer.h:81]   --->   Operation 588 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 589 [1/1] (0.00ns)   --->   "%rbegin55 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6" [../layer.h:74]   --->   Operation 589 'specregionbegin' 'rbegin55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 590 [1/1] (3.81ns)   --->   "%mul_ln79_62 = mul i47 %sext_ln74, i47 %p_read55_cast_cast" [../layer.h:79]   --->   Operation 590 'mul' 'mul_ln79_62' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 591 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_62, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 591 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 592 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_62, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 592 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 593 [1/1] (0.00ns)   --->   "%temp_62 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_62, i32 17, i32 41" [../layer.h:79]   --->   Operation 593 'partselect' 'temp_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 594 [1/1] (0.00ns)   --->   "%rend334 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin55" [../layer.h:79]   --->   Operation 594 'specregionend' 'rend334' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 595 [1/1] (0.00ns)   --->   "%agg_result_55_addr = getelementptr i25 %agg_result_55, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 595 'getelementptr' 'agg_result_55_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 596 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_62, i3 %agg_result_55_addr" [../layer.h:81]   --->   Operation 596 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 597 [1/1] (0.00ns)   --->   "%rbegin56 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5" [../layer.h:74]   --->   Operation 597 'specregionbegin' 'rbegin56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 598 [1/1] (3.81ns)   --->   "%mul_ln79_63 = mul i47 %sext_ln74, i47 %p_read56_cast_cast" [../layer.h:79]   --->   Operation 598 'mul' 'mul_ln79_63' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 599 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_63, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 599 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 600 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_63, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 600 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 601 [1/1] (0.00ns)   --->   "%temp_63 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_63, i32 17, i32 41" [../layer.h:79]   --->   Operation 601 'partselect' 'temp_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 602 [1/1] (0.00ns)   --->   "%rend328 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin56" [../layer.h:79]   --->   Operation 602 'specregionend' 'rend328' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 603 [1/1] (0.00ns)   --->   "%agg_result_56_addr = getelementptr i25 %agg_result_56, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 603 'getelementptr' 'agg_result_56_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 604 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_63, i3 %agg_result_56_addr" [../layer.h:81]   --->   Operation 604 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 605 [1/1] (0.00ns)   --->   "%rbegin57 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4" [../layer.h:74]   --->   Operation 605 'specregionbegin' 'rbegin57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 606 [1/1] (3.81ns)   --->   "%mul_ln79_64 = mul i47 %sext_ln74, i47 %p_read57_cast_cast" [../layer.h:79]   --->   Operation 606 'mul' 'mul_ln79_64' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 607 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_64, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 607 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 608 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_64, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 608 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 609 [1/1] (0.00ns)   --->   "%temp_64 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_64, i32 17, i32 41" [../layer.h:79]   --->   Operation 609 'partselect' 'temp_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 610 [1/1] (0.00ns)   --->   "%rend322 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin57" [../layer.h:79]   --->   Operation 610 'specregionend' 'rend322' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 611 [1/1] (0.00ns)   --->   "%agg_result_57_addr = getelementptr i25 %agg_result_57, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 611 'getelementptr' 'agg_result_57_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 612 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_64, i3 %agg_result_57_addr" [../layer.h:81]   --->   Operation 612 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 613 [1/1] (0.00ns)   --->   "%rbegin58 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3" [../layer.h:74]   --->   Operation 613 'specregionbegin' 'rbegin58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 614 [1/1] (3.81ns)   --->   "%mul_ln79_65 = mul i47 %sext_ln74, i47 %p_read58_cast_cast" [../layer.h:79]   --->   Operation 614 'mul' 'mul_ln79_65' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 615 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_65, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 615 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 616 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_65, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 616 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 617 [1/1] (0.00ns)   --->   "%temp_65 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_65, i32 17, i32 41" [../layer.h:79]   --->   Operation 617 'partselect' 'temp_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 618 [1/1] (0.00ns)   --->   "%rend316 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin58" [../layer.h:79]   --->   Operation 618 'specregionend' 'rend316' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 619 [1/1] (0.00ns)   --->   "%agg_result_58_addr = getelementptr i25 %agg_result_58, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 619 'getelementptr' 'agg_result_58_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 620 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_65, i3 %agg_result_58_addr" [../layer.h:81]   --->   Operation 620 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 621 [1/1] (0.00ns)   --->   "%rbegin59 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2" [../layer.h:74]   --->   Operation 621 'specregionbegin' 'rbegin59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 622 [1/1] (3.81ns)   --->   "%mul_ln79_66 = mul i47 %sext_ln74, i47 %p_read59_cast_cast" [../layer.h:79]   --->   Operation 622 'mul' 'mul_ln79_66' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 623 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_66, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 623 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 624 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_66, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 624 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 625 [1/1] (0.00ns)   --->   "%temp_66 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_66, i32 17, i32 41" [../layer.h:79]   --->   Operation 625 'partselect' 'temp_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 626 [1/1] (0.00ns)   --->   "%rend310 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin59" [../layer.h:79]   --->   Operation 626 'specregionend' 'rend310' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 627 [1/1] (0.00ns)   --->   "%agg_result_59_addr = getelementptr i25 %agg_result_59, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 627 'getelementptr' 'agg_result_59_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 628 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_66, i3 %agg_result_59_addr" [../layer.h:81]   --->   Operation 628 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 629 [1/1] (0.00ns)   --->   "%rbegin60 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [../layer.h:74]   --->   Operation 629 'specregionbegin' 'rbegin60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 630 [1/1] (3.81ns)   --->   "%mul_ln79_67 = mul i47 %sext_ln74, i47 %p_read60_cast_cast" [../layer.h:79]   --->   Operation 630 'mul' 'mul_ln79_67' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 631 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_67, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 631 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 632 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_67, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 632 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 633 [1/1] (0.00ns)   --->   "%temp_67 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_67, i32 17, i32 41" [../layer.h:79]   --->   Operation 633 'partselect' 'temp_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 634 [1/1] (0.00ns)   --->   "%rend304 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin60" [../layer.h:79]   --->   Operation 634 'specregionend' 'rend304' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 635 [1/1] (0.00ns)   --->   "%agg_result_60_addr = getelementptr i25 %agg_result_60, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 635 'getelementptr' 'agg_result_60_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 636 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_67, i3 %agg_result_60_addr" [../layer.h:81]   --->   Operation 636 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 637 [1/1] (0.00ns)   --->   "%rbegin61 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [../layer.h:74]   --->   Operation 637 'specregionbegin' 'rbegin61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 638 [1/1] (3.81ns)   --->   "%mul_ln79_68 = mul i47 %sext_ln74, i47 %p_read61_cast_cast" [../layer.h:79]   --->   Operation 638 'mul' 'mul_ln79_68' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 639 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_68, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 639 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 640 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_68, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 640 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 641 [1/1] (0.00ns)   --->   "%temp_68 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_68, i32 17, i32 41" [../layer.h:79]   --->   Operation 641 'partselect' 'temp_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 642 [1/1] (0.00ns)   --->   "%rend298 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin61" [../layer.h:79]   --->   Operation 642 'specregionend' 'rend298' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 643 [1/1] (0.00ns)   --->   "%agg_result_61_addr = getelementptr i25 %agg_result_61, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 643 'getelementptr' 'agg_result_61_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 644 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_68, i3 %agg_result_61_addr" [../layer.h:81]   --->   Operation 644 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 645 [1/1] (0.00ns)   --->   "%rbegin62 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_103" [../layer.h:74]   --->   Operation 645 'specregionbegin' 'rbegin62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 646 [1/1] (3.81ns)   --->   "%mul_ln79_69 = mul i47 %sext_ln74, i47 %p_read62_cast_cast" [../layer.h:79]   --->   Operation 646 'mul' 'mul_ln79_69' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 647 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_69, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 647 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 648 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_69, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 648 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 649 [1/1] (0.00ns)   --->   "%temp_69 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_69, i32 17, i32 41" [../layer.h:79]   --->   Operation 649 'partselect' 'temp_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 650 [1/1] (0.00ns)   --->   "%rend292 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_103, i32 %rbegin62" [../layer.h:79]   --->   Operation 650 'specregionend' 'rend292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 651 [1/1] (0.00ns)   --->   "%agg_result_62_addr = getelementptr i25 %agg_result_62, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 651 'getelementptr' 'agg_result_62_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 652 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_69, i3 %agg_result_62_addr" [../layer.h:81]   --->   Operation 652 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 653 [1/1] (0.00ns)   --->   "%rbegin63 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_102" [../layer.h:74]   --->   Operation 653 'specregionbegin' 'rbegin63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 654 [1/1] (3.81ns)   --->   "%mul_ln79_70 = mul i47 %sext_ln74, i47 %zext_ln71_cast" [../layer.h:79]   --->   Operation 654 'mul' 'mul_ln79_70' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 655 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_70, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 655 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 656 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_70, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 656 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 657 [1/1] (0.00ns)   --->   "%temp_70 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_70, i32 17, i32 41" [../layer.h:79]   --->   Operation 657 'partselect' 'temp_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 658 [1/1] (0.00ns)   --->   "%rend286 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_102, i32 %rbegin63" [../layer.h:79]   --->   Operation 658 'specregionend' 'rend286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 659 [1/1] (0.00ns)   --->   "%agg_result_63_addr = getelementptr i25 %agg_result_63, i64 0, i64 %zext_ln71_1" [../layer.h:81]   --->   Operation 659 'getelementptr' 'agg_result_63_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 660 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_70, i3 %agg_result_63_addr" [../layer.h:81]   --->   Operation 660 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 661 [1/1] (0.00ns)   --->   "%br_ln71 = br void %VITIS_LOOP_72_2" [../layer.h:71]   --->   Operation 661 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 1.846ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln71', ../layer.h:71) of constant 0 on local variable 'i', ../layer.h:71 [259]  (0.489 ns)
	'load' operation 4 bit ('i', ../layer.h:71) on local variable 'i', ../layer.h:71 [262]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln71', ../layer.h:71) [263]  (0.868 ns)
	'store' operation 0 bit ('store_ln71', ../layer.h:71) of variable 'i', ../layer.h:71 on local variable 'i', ../layer.h:71 [786]  (0.489 ns)

 <State 2>: 5.394ns
The critical path consists of the following:
	'load' operation 25 bit ('A_0_load', ../layer.h:71) on array 'A_0' [272]  (0.790 ns)
	'mul' operation 47 bit ('mul_ln79', ../layer.h:79) [275]  (3.814 ns)
	'store' operation 0 bit ('store_ln81', ../layer.h:81) of variable 'temp', ../layer.h:79 on array 'agg_result_0' [281]  (0.790 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
