<html>
<title>VHDL CODE FOR ADDER AND SUBTRACTOR</title>
<head>
	<link rel="stylesheet" href="style.css" >
<style type="text/css">
 .topic {border:2px solid red;
	       position: absolute;
		   width:150px;
		   font-style: bold;
		   font-size:20px;
		   color:#C15F2F;
		   background-color:#F4F883;
		   }
 h1 { font-style:italic;
	      font-size:70px;
		  color:#800000;
		  text-align:center;
	       }
 h2{ font-style:bold;
	     color:#3587EA;
	    }
p {font: normal 16px Arial, Halvetica, Sans-serif;
	     font-size:15px;
		 margin:2px;
	    }
		
table{border:solid blue;}
td{background-color:#F8E098;}


</style>

</head>
<body>
	<nav>
		<div class="logo"> <h4>
			                    <span>S</span>
								<span>adhu</span>
								<span>T</span>
								<span>ech</span>
							</h4>
			</div>
		<div class="menu">
			<a href="index.html">Home</a>
			<a href=" ">About</a>
			<a href=" ">Contact</a>
		</div>
	</nav>
<h1>Adder and subtractor</h1>
<h2>Half Adder</h2>

<pre class="tab">
<p>
Half adder is a combinational arithmetic circuit that adds two numbers and produces a sum bit (S) and carry bit (C)
as the output. If A and B are the input bits, then sum bit (S) is the X-OR of A and B and the carry bit (C) will be
the AND of A and B.
</p>
<img src="images/half-adder.png" height='200'/>
</pre>
<div class="topic"> HALF ADDER </div>
</br>
</br>
</br>
VHDL CODE:
</br>
</br>
<table border="1">
<td>
<pre class="tab">
 library ieee;
 use ieee.std_logic_1164.all;

 entity halfadder is
 port(
      a,b: in std_logic;
	  sum,cout: out std_logic
	  );
 end entity halfadder;

 architecture behaviour of halfadder is  
 begin
      sum < = a xor b;
	  cout < = a and b;
 end architecture behaviour; 
 
</pre>
</td>
</table>
</br>
DIAGRAM:
</br>
</br>
<img src='images/Half_Adder-implememtation.jpg' height="200" />
</br>
</br>
</br>
<h2>FULL Adder</h2>

<pre class="tab">
<p>
Full Adder is the adder which adds three inputs and produces two outputs. The first two inputs are A and B and
the third input is an input carry as C-IN. The output carry is designated as C-OUT and the normal output is 
designated as S which is SUM.
</p>
<img src="images/full-adder.jpg" height='300'/>
</pre>
<div class="topic">FULL ADDER </div>
</br>
</br>
</br>
VHDL CODE:
</br>
</br>
<table border="1">
<td>
<pre class="tab">
 library ieee;
 use ieee.std_logic_1164.all;

 entity fulladder is
 port(
      a,b,cin: in std_logic;
	  sum,cout: out std_logic
	  );
 end entity fulladder;

 architecture behaviour of fulladder is 
 begin
      sum < = (a xor b) xor cin;
	  cout < = (a and b) or ((a xor b) and cin); 
 end architecture behaviour;
 
</pre>
</td>
</table>
</br>
Another form of code
</br>
</br>
<table border="1">
<td>
<pre class="tab">
 library ieee;
 use ieee.std_logic_1164.all;

 entity fulladder is
 port(
      a,b,cin: in std_logic;
	  sum,cout: out std_logic
	  );
 end entity fulladder;

 architecture behaviour of fulladder is 
 signal s,c1,c2: std_logic;
 begin
      s < = a xor b;
      sum < = s xor cin;
	  c1 < = a and b;
	  c2 < = s and cin;
	  cout < = c1 or c2; 
 end architecture behaviour;
 
</pre>
</td>
</table>
</br>
DIAGRAM:
</br>
<img src='images/Full-Adder-Diagram.jpg' height="300" width="400"/>
</br>
</br>
</br>
<h2>HALF SUBTRACTOR</h2>

<pre class="tab">
<p>
It is a combinational logic circuit designed to perform subtraction of two single bits. It contains two inputs (A and B) 
and produces two outputs (Difference and Borrow-output).
</p>
<img src="images/half_sub.png" height='250'  width="500"/>
</pre>
<div class="topic"> HALF SUBTRACTOR </div>
</br>
</br>
</br>
</br>
VHDL CODE:
</br>
</br>
<table border="1">
<td>
<pre class="tab">
 library ieee;
 use ieee.std_logic_1164.all;

 entity halfsub is
 port(
      a,b: in std_logic;
	  dif,bout: out std_logic
	  );
 end entity halfsub;

 architecture behaviour of halfsub is  
 begin
      dif < = a xor b;
	  bout < = (not a) and b;
 end architecture behaviour; 
 
</pre>
</td>
</table>
</br>
DIAGRAM:
</br>
</br>
<img src='images/Half-Subtractor-Logical-Circuit.png' height="200" />
</br>
</br>
</br>
<h2> FULL SUBTRACTOR</h2>

<pre class="tab">
<p>
A full subtractor is a combinational circuit that performs subtraction of two bits, one is minuend and other is subtrahend, 
taking into account borrow of the previous adjacent lower minuend bit. This circuit has three inputs and two outputs.
</p>
<img src="images/Full-Subtractor.jpg" height='200'/>
</pre>
<div class="topic">FULL SUBTRACTOR </div>
</br>
</br>
</br>
</br>
VHDL CODE:
</br>
</br>
<table border="1">
<td>
<pre class="tab">
 library ieee;
 use ieee.std_logic_1164.all;

 entity fullsub is
 port(
      a,b,bin: in std_logic;
	  dif,bout: out std_logic
	  );
 end entity fullsub;

 architecture behaviour of fullsub is 
 begin
      dif < = (a xor b) xor bin;
	  bout < = ((not a) and b) or ((a xor b) and (not bin)); 
 end architecture behaviour;
 
</pre>
</td>
</table>
</br>
Another form of code
</br>
</br>
<table border="1">
<td>
<pre class="tab">
 library ieee;
 use ieee.std_logic_1164.all;

 entity fullsub is
 port(
      a,b,bin: in std_logic;
	  dif,bout: out std_logic
	  );
 end entity fullsub;

 architecture behaviour of fullsub is 
 signal d,c1,c2: std_logic;
 begin
      d < = a xor b;
      dif < = s xor bin;
	  c1 < = (not a) and b;
	  c2 < = d and (not bin);
	  cout < = c1 or c2; 
 end architecture behaviour;
 
</pre>
</td>
</table>
</br>
DIAGRAM:
</br>
<img src='images/full subtractor.png' height="200" width="400"/>
</br>
</br>
</br>
<h2>More VHDL Code:</h2>
<div class="link">
<a href="instal.html">HOW TO INSTALL QUARTUS-II AND CREATE NEW FILE</a>
</br>
</br>
<a href="index.html">INTRODUCTION VHDL CODES</a>
</br>
</br>
<a href="second.html">ALL LOGIC GATES VHDL CODES</a>
</br>
</br>
<a href="mux.html">MULTIPLEXER AND DEMULTIPLEXER VHDL CODE</a>
</br>
</br>
<a href="shift.html">4-BIT SHIFT REGISTER VHDL CODE</a>
</br>
</br>
<a href="alu.html">4-BIT ALU VHDL CODE</a>
</div>
</br>
</br>
@copyright2020 shubhamsadhu
</body>
</html>