


ARM Macro Assembler    Page 1 


    1 00000000         ;/*********************** (C) COPYRIGHT 2010 Libraworks 
                       *************************
    2 00000000         ;* File Name : os_cpu_a.asm 
    3 00000000         ;* Author  : Librae 
    4 00000000         ;* Version  : V1.0
    5 00000000         ;* Date   : 06/10/2010
    6 00000000         ;* Description : ¦ÌCOS-II asm port for STM32
    7 00000000         ;*******************************************************
                       ************************/
    8 00000000         
    9 00000000                 IMPORT           OSRunning   ; External referenc
                                                            es
   10 00000000                 IMPORT           OSPrioCur
   11 00000000                 IMPORT           OSPrioHighRdy
   12 00000000                 IMPORT           OSTCBCur
   13 00000000                 IMPORT           OSTCBHighRdy
   14 00000000                 IMPORT           OSIntNesting
   15 00000000                 IMPORT           OSIntExit
   16 00000000                 IMPORT           OSTaskSwHook
   17 00000000         
   18 00000000                 EXPORT           OSStartHighRdy
   19 00000000                 EXPORT           OSCtxSw
   20 00000000                 EXPORT           OSIntCtxSw
   21 00000000                 EXPORT           OS_CPU_SR_Save ; Functions decl
                                                            ared in this file
   22 00000000                 EXPORT           OS_CPU_SR_Restore
   23 00000000                 EXPORT           PendSV_Handler
   24 00000000         
   25 00000000         
   26 00000000 E000ED04 
                       NVIC_INT_CTRL
                               EQU              0xE000ED04  ; ÖÐ¶Ï¿ØÖÆ¼Ä´æÆ÷
   27 00000000 E000ED20 
                       NVIC_SYSPRI2
                               EQU              0xE000ED20  ; ÏµÍ³ÓÅÏÈ¼¶¼Ä´æÆ÷(
                                                            2)
   28 00000000 FFFF0000 
                       NVIC_PENDSV_PRI
                               EQU              0xFFFF0000  ; PendSVÖÐ¶ÏºÍÏµÍ³½
                                                            ÚÅÄÖÐ¶Ï
   29 00000000         ; (¶¼Îª×îµÍ£¬0xff).
   30 00000000 10000000 
                       NVIC_PENDSVSET
                               EQU              0x10000000  ; ´¥·¢Èí¼þÖÐ¶ÏµÄÖµ.
                                                            
   31 00000000         
   32 00000000         
   33 00000000                 PRESERVE8
   34 00000000         
   35 00000000                 AREA             |.text|, CODE, READONLY
   36 00000000                 THUMB
   37 00000000         
   38 00000000         
   39 00000000         
   40 00000000         ;*******************************************************
                       *************************************************
   41 00000000         ;                                   CRITICAL SECTION MET
                       HOD 3 FUNCTIONS
   42 00000000         ;



ARM Macro Assembler    Page 2 


   43 00000000         ; Description: Disable/Enable interrupts by preserving t
                       he state of interrupts.  Generally speaking you
   44 00000000         ;              would store the state of the interrupt di
                       sable flag in the local variable 'cpu_sr' and then
   45 00000000         ;              disable interrupts.  'cpu_sr' is allocate
                       d in all of uC/OS-II's functions that need to
   46 00000000         ;              disable interrupts.  You would restore th
                       e interrupt disable state by copying back 'cpu_sr'
   47 00000000         ;              into the CPU's status register.
   48 00000000         ;
   49 00000000         ; Prototypes :     OS_CPU_SR  OS_CPU_SR_Save(void);
   50 00000000         ;                  void       OS_CPU_SR_Restore(OS_CPU_S
                       R cpu_sr);
   51 00000000         ;
   52 00000000         ;
   53 00000000         ; Note(s)    : 1) These functions are used in general li
                       ke this:
   54 00000000         ;
   55 00000000         ;                 void Task (void *p_arg)
   56 00000000         ;                 {
   57 00000000         ;                 #if OS_CRITICAL_METHOD == 3          /
                       * Allocate storage for CPU status register */
   58 00000000         ;                     OS_CPU_SR  cpu_sr;
   59 00000000         ;                 #endif
   60 00000000         ;
   61 00000000         ;                          :
   62 00000000         ;                          :
   63 00000000         ;                     OS_ENTER_CRITICAL();             /
                       * cpu_sr = OS_CPU_SaveSR();                */
   64 00000000         ;                          :
   65 00000000         ;                          :
   66 00000000         ;                     OS_EXIT_CRITICAL();              /
                       * OS_CPU_RestoreSR(cpu_sr);                */
   67 00000000         ;                          :
   68 00000000         ;                          :
   69 00000000         ;                 }
   70 00000000         ;*******************************************************
                       *************************************************
   71 00000000         
   72 00000000         OS_CPU_SR_Save
   73 00000000 F3EF 8010       MRS              R0, PRIMASK ;¶ÁÈ¡PRIMASKµ½R0,R0
                                                            Îª·µ»ØÖµ 
   74 00000004 B672            CPSID            I           ;PRIMASK=1,¹ØÖÐ¶Ï(N
                                                            MIºÍÓ²¼þFAULT¿ÉÒÔÏì
                                                            Ó¦)
   75 00000006 4770            BX               LR          ;·µ»Ø
   76 00000008         
   77 00000008         OS_CPU_SR_Restore
   78 00000008 F380 8810       MSR              PRIMASK, R0 ;¶ÁÈ¡R0µ½PRIMASKÖÐ,
                                                            R0Îª²ÎÊý
   79 0000000C 4770            BX               LR          ;·µ»Ø
   80 0000000E         
   81 0000000E         
   82 0000000E         ;/******************************************************
                       ********************************
   83 0000000E         ;* º¯ÊýÃû³Æ: OSStartHighRdy
   84 0000000E         ;*
   85 0000000E         ;* ¹¦ÄÜÃèÊö: Ê¹ÓÃµ÷¶ÈÆ÷ÔËÐÐµÚÒ»¸öÈÎÎñ
   86 0000000E         ;* 



ARM Macro Assembler    Page 3 


   87 0000000E         ;* ²Î    Êý: None
   88 0000000E         ;*
   89 0000000E         ;* ·µ »Ø Öµ: None
   90 0000000E         ;*******************************************************
                       *******************************/  
   91 0000000E         
   92 0000000E         OSStartHighRdy
   93 0000000E 4C25            LDR              R4, =NVIC_SYSPRI2 ; set the Pen
                                                            dSV exception prior
                                                            ity
   94 00000010 4D25            LDR              R5, =NVIC_PENDSV_PRI
   95 00000012 6025            STR              R5, [R4]
   96 00000014         
   97 00000014 F04F 0400       MOV              R4, #0      ; set the PSP to 0 
                                                            for initial context
                                                             switch call
   98 00000018 F384 8809       MSR              PSP, R4
   99 0000001C         
  100 0000001C 4C23            LDR              R4, =OSRunning 
                                                            ; OSRunning = TRUE
  101 0000001E F04F 0501       MOV              R5, #1
  102 00000022 7025            STRB             R5, [R4]
  103 00000024         
  104 00000024         ;ÇÐ»»µ½×î¸ßÓÅÏÈ¼¶µÄÈÎÎñ
  105 00000024 4C22            LDR              R4, =NVIC_INT_CTRL ;rigger the 
                                                            PendSV exception (c
                                                            auses context switc
                                                            h)
  106 00000026 F04F 5580       LDR              R5, =NVIC_PENDSVSET
  107 0000002A 6025            STR              R5, [R4]
  108 0000002C         
  109 0000002C B662            CPSIE            I           ;enable interrupts 
                                                            at processor level
  110 0000002E         OSStartHang
  111 0000002E E7FE            B                OSStartHang ;should never get h
                                                            ere
  112 00000030         
  113 00000030         ;/******************************************************
                       ********************************
  114 00000030         ;* º¯ÊýÃû³Æ: OSCtxSw
  115 00000030         ;*
  116 00000030         ;* ¹¦ÄÜÃèÊö: ÈÎÎñ¼¶ÉÏÏÂÎÄÇÐ»»         
  117 00000030         ;*
  118 00000030         ;* ²Î    Êý: None
  119 00000030         ;*
  120 00000030         ;* ·µ »Ø Öµ: None
  121 00000030         ;*******************************************************
                       ********************************/
  122 00000030         
  123 00000030         OSCtxSw
  124 00000030 B430            PUSH             {R4, R5}
  125 00000032 4C1F            LDR              R4, =NVIC_INT_CTRL ;´¥·¢PendSVÒ
                                                            ì³£ (causes context
                                                             switch)
  126 00000034 F04F 5580       LDR              R5, =NVIC_PENDSVSET
  127 00000038 6025            STR              R5, [R4]
  128 0000003A BC30            POP              {R4, R5}
  129 0000003C 4770            BX               LR
  130 0000003E         



ARM Macro Assembler    Page 4 


  131 0000003E         ;/******************************************************
                       ********************************
  132 0000003E         ;* º¯ÊýÃû³Æ: OSIntCtxSw
  133 0000003E         ;*
  134 0000003E         ;* ¹¦ÄÜÃèÊö: ÖÐ¶Ï¼¶ÈÎÎñÇÐ»»
  135 0000003E         ;*
  136 0000003E         ;* ²Î    Êý: None
  137 0000003E         ;*
  138 0000003E         ;* ·µ »Ø Öµ: None
  139 0000003E         ;*******************************************************
                       ********************************/
  140 0000003E         
  141 0000003E         OSIntCtxSw
  142 0000003E B430            PUSH             {R4, R5}
  143 00000040 4C1B            LDR              R4, =NVIC_INT_CTRL ;´¥·¢PendSVÒ
                                                            ì³£ (causes context
                                                             switch)
  144 00000042 F04F 5580       LDR              R5, =NVIC_PENDSVSET
  145 00000046 6025            STR              R5, [R4]
  146 00000048 BC30            POP              {R4, R5}
  147 0000004A 4770            BX               LR
  148 0000004C BF00            NOP
  149 0000004E         
  150 0000004E         ;/******************************************************
                       ********************************
  151 0000004E         ;* º¯ÊýÃû³Æ: OSPendSV
  152 0000004E         ;*
  153 0000004E         ;* ¹¦ÄÜÃèÊö: OSPendSV is used to cause a context switch.
                       
  154 0000004E         ;*
  155 0000004E         ;* ²Î    Êý: None
  156 0000004E         ;*
  157 0000004E         ;* ·µ »Ø Öµ: None
  158 0000004E         ;*******************************************************
                       ********************************/
  159 0000004E         
  160 0000004E         PendSV_Handler
  161 0000004E B672            CPSID            I           ; Prevent interrupt
                                                            ion during context 
                                                            switch
  162 00000050 F3EF 8009       MRS              R0, PSP     ; PSP is process st
                                                            ack pointer Èç¹ûÔÚÓ
                                                            ÃPSP¶ÑÕ»,Ôò¿ÉÒÔºöÂÔ
                                                            ±£´æ¼Ä´æÆ÷,²Î¿¼CM3È
                                                            ¨ÍþÖÐµÄË«¶ÑÕ»-°×²Ë×
                                                            ¢
  163 00000054 B148            CBZ              R0, PendSV_Handler_Nosave ; Ski
                                                            p register save the
                                                             first time 
  164 00000056         
  165 00000056 3820            SUBS             R0, R0, #0x20 ; Save remaining 
                                                            regs r4-11 on proce
                                                            ss stack
  166 00000058 E880 0FF0       STM              R0, {R4-R11}
  167 0000005C         
  168 0000005C         ;#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  169 0000005C F1A0 0040       SUB              R0, R0, #0x40
  170 00000060 EC80 8B10       VSTM             R0, {D8-D15}
  171 00000064         ;#endif



ARM Macro Assembler    Page 5 


  172 00000064         
  173 00000064 4913            LDR              R1, =OSTCBCur ; OSTCBCur->OSTCB
                                                            StkPtr = SP;
  174 00000066 6809            LDR              R1, [R1]
  175 00000068 6008            STR              R0, [R1]    ; R0 is SP of proce
                                                            ss being switched o
                                                            ut
  176 0000006A         ; At this point, entire context of process has been save
                       d
  177 0000006A         PendSV_Handler_Nosave
  178 0000006A B500            PUSH             {R14}       ; Save LR exc_retur
                                                            n value
  179 0000006C 4812            LDR              R0, =OSTaskSwHook 
                                                            ; OSTaskSwHook();
  180 0000006E 4780            BLX              R0
  181 00000070 F85D EB04       POP              {R14}
  182 00000074         
  183 00000074 4811            LDR              R0, =OSPrioCur ; OSPrioCur   = 
                                                            OSPrioHighRdy;
  184 00000076 4912            LDR              R1, =OSPrioHighRdy
  185 00000078 780A            LDRB             R2, [R1]
  186 0000007A 7002            STRB             R2, [R0]
  187 0000007C         
  188 0000007C 480D            LDR              R0, =OSTCBCur ; OSTCBCur = OSTC
                                                            BHighRdy;
  189 0000007E 4911            LDR              R1, =OSTCBHighRdy
  190 00000080 680A            LDR              R2, [R1]
  191 00000082 6002            STR              R2, [R0]
  192 00000084         
  193 00000084 6810            LDR              R0, [R2]    ; R0 is new process
                                                             SP; SP = OSTCBHigh
                                                            Rdy->StkPtr;
  194 00000086         
  195 00000086         ;#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  196 00000086 EC90 8B10       VLDM             R0, {D8-D15}
  197 0000008A F100 0040       ADD              R0, R0, #0x40
  198 0000008E         ;#endif
  199 0000008E         
  200 0000008E E890 0FF0       LDM              R0, {R4-R11} ; Restore r4-11 fr
                                                            om new process stac
                                                            k
  201 00000092 3020            ADDS             R0, R0, #0x20
  202 00000094         
  203 00000094         ;#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  204 00000094 F02E 0E10       BIC.W            LR, LR, #0x10
  205 00000098         ;#endif
  206 00000098         
  207 00000098 F380 8809       MSR              PSP, R0     ; Load PSP with new
                                                             process SP
  208 0000009C F04E 0E04       ORR              LR, LR, #0x04 ; Ensure exceptio
                                                            n return uses proce
                                                            ss stack
  209 000000A0 B662            CPSIE            I
  210 000000A2 4770            BX               LR          ; Exception return 
                                                            will restore remain
                                                            ing context
  211 000000A4         
  212 000000A4                 end
              E000ED20 



ARM Macro Assembler    Page 6 


              FFFF0000 
              00000000 
              E000ED04 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp.sp --apcs=
interwork --depend=ucosii\os_cpu_a.d -oucosii\os_cpu_a.o -I.\RTE\_UCOSII -If:\K
eil_v529\Packs\ARM\CMSIS\5.6.0\CMSIS\Core\Include -If:\Keil_v529\Packs\Keil\STM
32F4xx_DFP\2.14.0\Drivers\CMSIS\Device\ST\STM32F4xx\Include --predefine="__MICR
OLIB SETA 1" --predefine="__UVISION_VERSION SETA 529" --predefine="_RTE_ SETA 1
" --predefine="STM32F407xx SETA 1" --list=os_cpu_a.lst ..\Src\UCOSII\PORT\os_cp
u_a.asm



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 35 in file ..\Src\UCOSII\PORT\os_cpu_a.asm
   Uses
      None
Comment: .text unused
OSCtxSw 00000030

Symbol: OSCtxSw
   Definitions
      At line 123 in file ..\Src\UCOSII\PORT\os_cpu_a.asm
   Uses
      At line 19 in file ..\Src\UCOSII\PORT\os_cpu_a.asm
Comment: OSCtxSw used once
OSIntCtxSw 0000003E

Symbol: OSIntCtxSw
   Definitions
      At line 141 in file ..\Src\UCOSII\PORT\os_cpu_a.asm
   Uses
      At line 20 in file ..\Src\UCOSII\PORT\os_cpu_a.asm
Comment: OSIntCtxSw used once
OSStartHang 0000002E

Symbol: OSStartHang
   Definitions
      At line 110 in file ..\Src\UCOSII\PORT\os_cpu_a.asm
   Uses
      At line 111 in file ..\Src\UCOSII\PORT\os_cpu_a.asm
Comment: OSStartHang used once
OSStartHighRdy 0000000E

Symbol: OSStartHighRdy
   Definitions
      At line 92 in file ..\Src\UCOSII\PORT\os_cpu_a.asm
   Uses
      At line 18 in file ..\Src\UCOSII\PORT\os_cpu_a.asm
Comment: OSStartHighRdy used once
OS_CPU_SR_Restore 00000008

Symbol: OS_CPU_SR_Restore
   Definitions
      At line 77 in file ..\Src\UCOSII\PORT\os_cpu_a.asm
   Uses
      At line 22 in file ..\Src\UCOSII\PORT\os_cpu_a.asm
Comment: OS_CPU_SR_Restore used once
OS_CPU_SR_Save 00000000

Symbol: OS_CPU_SR_Save
   Definitions
      At line 72 in file ..\Src\UCOSII\PORT\os_cpu_a.asm
   Uses
      At line 21 in file ..\Src\UCOSII\PORT\os_cpu_a.asm
Comment: OS_CPU_SR_Save used once
PendSV_Handler 0000004E

Symbol: PendSV_Handler



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

   Definitions
      At line 160 in file ..\Src\UCOSII\PORT\os_cpu_a.asm
   Uses
      At line 23 in file ..\Src\UCOSII\PORT\os_cpu_a.asm
Comment: PendSV_Handler used once
PendSV_Handler_Nosave 0000006A

Symbol: PendSV_Handler_Nosave
   Definitions
      At line 177 in file ..\Src\UCOSII\PORT\os_cpu_a.asm
   Uses
      At line 163 in file ..\Src\UCOSII\PORT\os_cpu_a.asm
Comment: PendSV_Handler_Nosave used once
9 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

NVIC_INT_CTRL E000ED04

Symbol: NVIC_INT_CTRL
   Definitions
      At line 26 in file ..\Src\UCOSII\PORT\os_cpu_a.asm
   Uses
      At line 105 in file ..\Src\UCOSII\PORT\os_cpu_a.asm
      At line 125 in file ..\Src\UCOSII\PORT\os_cpu_a.asm
      At line 143 in file ..\Src\UCOSII\PORT\os_cpu_a.asm

NVIC_PENDSVSET 10000000

Symbol: NVIC_PENDSVSET
   Definitions
      At line 30 in file ..\Src\UCOSII\PORT\os_cpu_a.asm
   Uses
      At line 106 in file ..\Src\UCOSII\PORT\os_cpu_a.asm
      At line 126 in file ..\Src\UCOSII\PORT\os_cpu_a.asm
      At line 144 in file ..\Src\UCOSII\PORT\os_cpu_a.asm

NVIC_PENDSV_PRI FFFF0000

Symbol: NVIC_PENDSV_PRI
   Definitions
      At line 28 in file ..\Src\UCOSII\PORT\os_cpu_a.asm
   Uses
      At line 94 in file ..\Src\UCOSII\PORT\os_cpu_a.asm
Comment: NVIC_PENDSV_PRI used once
NVIC_SYSPRI2 E000ED20

Symbol: NVIC_SYSPRI2
   Definitions
      At line 27 in file ..\Src\UCOSII\PORT\os_cpu_a.asm
   Uses
      At line 93 in file ..\Src\UCOSII\PORT\os_cpu_a.asm
Comment: NVIC_SYSPRI2 used once
4 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

OSIntExit 00000000

Symbol: OSIntExit
   Definitions
      At line 15 in file ..\Src\UCOSII\PORT\os_cpu_a.asm
   Uses
      None
Comment: OSIntExit unused
OSIntNesting 00000000

Symbol: OSIntNesting
   Definitions
      At line 14 in file ..\Src\UCOSII\PORT\os_cpu_a.asm
   Uses
      None
Comment: OSIntNesting unused
OSPrioCur 00000000

Symbol: OSPrioCur
   Definitions
      At line 10 in file ..\Src\UCOSII\PORT\os_cpu_a.asm
   Uses
      At line 183 in file ..\Src\UCOSII\PORT\os_cpu_a.asm
Comment: OSPrioCur used once
OSPrioHighRdy 00000000

Symbol: OSPrioHighRdy
   Definitions
      At line 11 in file ..\Src\UCOSII\PORT\os_cpu_a.asm
   Uses
      At line 184 in file ..\Src\UCOSII\PORT\os_cpu_a.asm
Comment: OSPrioHighRdy used once
OSRunning 00000000

Symbol: OSRunning
   Definitions
      At line 9 in file ..\Src\UCOSII\PORT\os_cpu_a.asm
   Uses
      At line 100 in file ..\Src\UCOSII\PORT\os_cpu_a.asm
Comment: OSRunning used once
OSTCBCur 00000000

Symbol: OSTCBCur
   Definitions
      At line 12 in file ..\Src\UCOSII\PORT\os_cpu_a.asm
   Uses
      At line 173 in file ..\Src\UCOSII\PORT\os_cpu_a.asm
      At line 188 in file ..\Src\UCOSII\PORT\os_cpu_a.asm

OSTCBHighRdy 00000000

Symbol: OSTCBHighRdy
   Definitions
      At line 13 in file ..\Src\UCOSII\PORT\os_cpu_a.asm
   Uses
      At line 189 in file ..\Src\UCOSII\PORT\os_cpu_a.asm
Comment: OSTCBHighRdy used once
OSTaskSwHook 00000000




ARM Macro Assembler    Page 2 Alphabetic symbol ordering
External symbols

Symbol: OSTaskSwHook
   Definitions
      At line 16 in file ..\Src\UCOSII\PORT\os_cpu_a.asm
   Uses
      At line 179 in file ..\Src\UCOSII\PORT\os_cpu_a.asm
Comment: OSTaskSwHook used once
8 symbols
358 symbols in table
