

================================================================
== Vivado HLS Report for 'dense_array_array_ap_fixed_16_6_5_3_0_16u_config12_s'
================================================================
* Date:           Tue Jun 29 10:39:55 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.561 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       68| 0.335 us | 0.340 us |   67|   68|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------------------------------------------+
        |                                                                   |                                                        |  Latency (cycles) |  Latency (absolute) |  Interval |                   Pipeline                  |
        |                              Instance                             |                         Module                         |   min   |   max   |    min   |    max   | min | max |                     Type                    |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------------------------------------------+
        |grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244  |dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s  |       65|       66| 0.325 us | 0.330 us |   64|   64| loop rewind(delay=0 initiation interval(s)) |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        6|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        3|      8|     1853|     2263|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      471|     -|
|Register             |        -|      -|      646|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        3|      8|     2499|     2740|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+-------+------+------+-----+
    |                              Instance                             |                         Module                         | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+-------+------+------+-----+
    |grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244  |dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s  |        3|      8|  1853|  2263|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                              |                                                        |        3|      8|  1853|  2263|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |io_acc_block_signal_op105  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op4    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1            |    or    |      0|  0|   2|           1|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|   6|           3|           3|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  21|          4|    1|          4|
    |ap_done                        |   9|          2|    1|          2|
    |data_stream_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_10_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_11_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_12_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_13_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_14_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_15_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_16_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_17_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_18_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_19_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_20_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_21_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_22_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_23_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_24_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_25_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_26_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_27_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_28_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_29_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_30_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_31_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_3_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_4_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_5_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_6_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_7_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_8_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_9_V_blk_n   |   9|          2|    1|          2|
    |real_start                     |   9|          2|    1|          2|
    |res_stream_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |res_stream_V_data_10_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_11_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_12_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_13_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_14_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_15_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |res_stream_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |res_stream_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |res_stream_V_data_4_V_blk_n    |   9|          2|    1|          2|
    |res_stream_V_data_5_V_blk_n    |   9|          2|    1|          2|
    |res_stream_V_data_6_V_blk_n    |   9|          2|    1|          2|
    |res_stream_V_data_7_V_blk_n    |   9|          2|    1|          2|
    |res_stream_V_data_8_V_blk_n    |   9|          2|    1|          2|
    |res_stream_V_data_9_V_blk_n    |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 471|        104|   51|        104|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                      | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                       |   3|   0|    3|          0|
    |ap_done_reg                                                                     |   1|   0|    1|          0|
    |data_0_V_reg_508                                                                |  12|   0|   12|          0|
    |data_10_V_reg_558                                                               |  12|   0|   12|          0|
    |data_11_V_reg_563                                                               |  12|   0|   12|          0|
    |data_12_V_reg_568                                                               |  12|   0|   12|          0|
    |data_13_V_reg_573                                                               |  12|   0|   12|          0|
    |data_14_V_reg_578                                                               |  12|   0|   12|          0|
    |data_15_V_reg_583                                                               |  12|   0|   12|          0|
    |data_16_V_reg_588                                                               |  12|   0|   12|          0|
    |data_17_V_reg_593                                                               |  12|   0|   12|          0|
    |data_18_V_reg_598                                                               |  12|   0|   12|          0|
    |data_19_V_reg_603                                                               |  12|   0|   12|          0|
    |data_1_V_reg_513                                                                |  12|   0|   12|          0|
    |data_20_V_reg_608                                                               |  12|   0|   12|          0|
    |data_21_V_reg_613                                                               |  12|   0|   12|          0|
    |data_22_V_reg_618                                                               |  12|   0|   12|          0|
    |data_23_V_reg_623                                                               |  12|   0|   12|          0|
    |data_24_V_reg_628                                                               |  12|   0|   12|          0|
    |data_25_V_reg_633                                                               |  12|   0|   12|          0|
    |data_26_V_reg_638                                                               |  12|   0|   12|          0|
    |data_27_V_reg_643                                                               |  12|   0|   12|          0|
    |data_28_V_reg_648                                                               |  12|   0|   12|          0|
    |data_29_V_reg_653                                                               |  12|   0|   12|          0|
    |data_2_V_reg_518                                                                |  12|   0|   12|          0|
    |data_30_V_reg_658                                                               |  12|   0|   12|          0|
    |data_31_V_reg_663                                                               |  12|   0|   12|          0|
    |data_3_V_reg_523                                                                |  12|   0|   12|          0|
    |data_4_V_reg_528                                                                |  12|   0|   12|          0|
    |data_5_V_reg_533                                                                |  12|   0|   12|          0|
    |data_6_V_reg_538                                                                |  12|   0|   12|          0|
    |data_7_V_reg_543                                                                |  12|   0|   12|          0|
    |data_8_V_reg_548                                                                |  12|   0|   12|          0|
    |data_9_V_reg_553                                                                |  12|   0|   12|          0|
    |grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244_ap_start_reg  |   1|   0|    1|          0|
    |start_once_reg                                                                  |   1|   0|    1|          0|
    |tmp_data_0_V_reg_668                                                            |  16|   0|   16|          0|
    |tmp_data_10_V_reg_718                                                           |  16|   0|   16|          0|
    |tmp_data_11_V_reg_723                                                           |  16|   0|   16|          0|
    |tmp_data_12_V_reg_728                                                           |  16|   0|   16|          0|
    |tmp_data_13_V_reg_733                                                           |  16|   0|   16|          0|
    |tmp_data_14_V_reg_738                                                           |  16|   0|   16|          0|
    |tmp_data_15_V_reg_743                                                           |  16|   0|   16|          0|
    |tmp_data_1_V_reg_673                                                            |  16|   0|   16|          0|
    |tmp_data_2_V_reg_678                                                            |  16|   0|   16|          0|
    |tmp_data_3_V_reg_683                                                            |  16|   0|   16|          0|
    |tmp_data_4_V_reg_688                                                            |  16|   0|   16|          0|
    |tmp_data_5_V_reg_693                                                            |  16|   0|   16|          0|
    |tmp_data_6_V_reg_698                                                            |  16|   0|   16|          0|
    |tmp_data_7_V_reg_703                                                            |  16|   0|   16|          0|
    |tmp_data_8_V_reg_708                                                            |  16|   0|   16|          0|
    |tmp_data_9_V_reg_713                                                            |  16|   0|   16|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                           | 646|   0|  646|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+---------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs | dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config12> | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs | dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config12> | return value |
|ap_start                         |  in |    1| ap_ctrl_hs | dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config12> | return value |
|start_full_n                     |  in |    1| ap_ctrl_hs | dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config12> | return value |
|ap_done                          | out |    1| ap_ctrl_hs | dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config12> | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs | dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config12> | return value |
|ap_idle                          | out |    1| ap_ctrl_hs | dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config12> | return value |
|ap_ready                         | out |    1| ap_ctrl_hs | dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config12> | return value |
|start_out                        | out |    1| ap_ctrl_hs | dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config12> | return value |
|start_write                      | out |    1| ap_ctrl_hs | dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config12> | return value |
|data_stream_V_data_0_V_dout      |  in |   12|   ap_fifo  |                 data_stream_V_data_0_V                |    pointer   |
|data_stream_V_data_0_V_empty_n   |  in |    1|   ap_fifo  |                 data_stream_V_data_0_V                |    pointer   |
|data_stream_V_data_0_V_read      | out |    1|   ap_fifo  |                 data_stream_V_data_0_V                |    pointer   |
|data_stream_V_data_1_V_dout      |  in |   12|   ap_fifo  |                 data_stream_V_data_1_V                |    pointer   |
|data_stream_V_data_1_V_empty_n   |  in |    1|   ap_fifo  |                 data_stream_V_data_1_V                |    pointer   |
|data_stream_V_data_1_V_read      | out |    1|   ap_fifo  |                 data_stream_V_data_1_V                |    pointer   |
|data_stream_V_data_2_V_dout      |  in |   12|   ap_fifo  |                 data_stream_V_data_2_V                |    pointer   |
|data_stream_V_data_2_V_empty_n   |  in |    1|   ap_fifo  |                 data_stream_V_data_2_V                |    pointer   |
|data_stream_V_data_2_V_read      | out |    1|   ap_fifo  |                 data_stream_V_data_2_V                |    pointer   |
|data_stream_V_data_3_V_dout      |  in |   12|   ap_fifo  |                 data_stream_V_data_3_V                |    pointer   |
|data_stream_V_data_3_V_empty_n   |  in |    1|   ap_fifo  |                 data_stream_V_data_3_V                |    pointer   |
|data_stream_V_data_3_V_read      | out |    1|   ap_fifo  |                 data_stream_V_data_3_V                |    pointer   |
|data_stream_V_data_4_V_dout      |  in |   12|   ap_fifo  |                 data_stream_V_data_4_V                |    pointer   |
|data_stream_V_data_4_V_empty_n   |  in |    1|   ap_fifo  |                 data_stream_V_data_4_V                |    pointer   |
|data_stream_V_data_4_V_read      | out |    1|   ap_fifo  |                 data_stream_V_data_4_V                |    pointer   |
|data_stream_V_data_5_V_dout      |  in |   12|   ap_fifo  |                 data_stream_V_data_5_V                |    pointer   |
|data_stream_V_data_5_V_empty_n   |  in |    1|   ap_fifo  |                 data_stream_V_data_5_V                |    pointer   |
|data_stream_V_data_5_V_read      | out |    1|   ap_fifo  |                 data_stream_V_data_5_V                |    pointer   |
|data_stream_V_data_6_V_dout      |  in |   12|   ap_fifo  |                 data_stream_V_data_6_V                |    pointer   |
|data_stream_V_data_6_V_empty_n   |  in |    1|   ap_fifo  |                 data_stream_V_data_6_V                |    pointer   |
|data_stream_V_data_6_V_read      | out |    1|   ap_fifo  |                 data_stream_V_data_6_V                |    pointer   |
|data_stream_V_data_7_V_dout      |  in |   12|   ap_fifo  |                 data_stream_V_data_7_V                |    pointer   |
|data_stream_V_data_7_V_empty_n   |  in |    1|   ap_fifo  |                 data_stream_V_data_7_V                |    pointer   |
|data_stream_V_data_7_V_read      | out |    1|   ap_fifo  |                 data_stream_V_data_7_V                |    pointer   |
|data_stream_V_data_8_V_dout      |  in |   12|   ap_fifo  |                 data_stream_V_data_8_V                |    pointer   |
|data_stream_V_data_8_V_empty_n   |  in |    1|   ap_fifo  |                 data_stream_V_data_8_V                |    pointer   |
|data_stream_V_data_8_V_read      | out |    1|   ap_fifo  |                 data_stream_V_data_8_V                |    pointer   |
|data_stream_V_data_9_V_dout      |  in |   12|   ap_fifo  |                 data_stream_V_data_9_V                |    pointer   |
|data_stream_V_data_9_V_empty_n   |  in |    1|   ap_fifo  |                 data_stream_V_data_9_V                |    pointer   |
|data_stream_V_data_9_V_read      | out |    1|   ap_fifo  |                 data_stream_V_data_9_V                |    pointer   |
|data_stream_V_data_10_V_dout     |  in |   12|   ap_fifo  |                data_stream_V_data_10_V                |    pointer   |
|data_stream_V_data_10_V_empty_n  |  in |    1|   ap_fifo  |                data_stream_V_data_10_V                |    pointer   |
|data_stream_V_data_10_V_read     | out |    1|   ap_fifo  |                data_stream_V_data_10_V                |    pointer   |
|data_stream_V_data_11_V_dout     |  in |   12|   ap_fifo  |                data_stream_V_data_11_V                |    pointer   |
|data_stream_V_data_11_V_empty_n  |  in |    1|   ap_fifo  |                data_stream_V_data_11_V                |    pointer   |
|data_stream_V_data_11_V_read     | out |    1|   ap_fifo  |                data_stream_V_data_11_V                |    pointer   |
|data_stream_V_data_12_V_dout     |  in |   12|   ap_fifo  |                data_stream_V_data_12_V                |    pointer   |
|data_stream_V_data_12_V_empty_n  |  in |    1|   ap_fifo  |                data_stream_V_data_12_V                |    pointer   |
|data_stream_V_data_12_V_read     | out |    1|   ap_fifo  |                data_stream_V_data_12_V                |    pointer   |
|data_stream_V_data_13_V_dout     |  in |   12|   ap_fifo  |                data_stream_V_data_13_V                |    pointer   |
|data_stream_V_data_13_V_empty_n  |  in |    1|   ap_fifo  |                data_stream_V_data_13_V                |    pointer   |
|data_stream_V_data_13_V_read     | out |    1|   ap_fifo  |                data_stream_V_data_13_V                |    pointer   |
|data_stream_V_data_14_V_dout     |  in |   12|   ap_fifo  |                data_stream_V_data_14_V                |    pointer   |
|data_stream_V_data_14_V_empty_n  |  in |    1|   ap_fifo  |                data_stream_V_data_14_V                |    pointer   |
|data_stream_V_data_14_V_read     | out |    1|   ap_fifo  |                data_stream_V_data_14_V                |    pointer   |
|data_stream_V_data_15_V_dout     |  in |   12|   ap_fifo  |                data_stream_V_data_15_V                |    pointer   |
|data_stream_V_data_15_V_empty_n  |  in |    1|   ap_fifo  |                data_stream_V_data_15_V                |    pointer   |
|data_stream_V_data_15_V_read     | out |    1|   ap_fifo  |                data_stream_V_data_15_V                |    pointer   |
|data_stream_V_data_16_V_dout     |  in |   12|   ap_fifo  |                data_stream_V_data_16_V                |    pointer   |
|data_stream_V_data_16_V_empty_n  |  in |    1|   ap_fifo  |                data_stream_V_data_16_V                |    pointer   |
|data_stream_V_data_16_V_read     | out |    1|   ap_fifo  |                data_stream_V_data_16_V                |    pointer   |
|data_stream_V_data_17_V_dout     |  in |   12|   ap_fifo  |                data_stream_V_data_17_V                |    pointer   |
|data_stream_V_data_17_V_empty_n  |  in |    1|   ap_fifo  |                data_stream_V_data_17_V                |    pointer   |
|data_stream_V_data_17_V_read     | out |    1|   ap_fifo  |                data_stream_V_data_17_V                |    pointer   |
|data_stream_V_data_18_V_dout     |  in |   12|   ap_fifo  |                data_stream_V_data_18_V                |    pointer   |
|data_stream_V_data_18_V_empty_n  |  in |    1|   ap_fifo  |                data_stream_V_data_18_V                |    pointer   |
|data_stream_V_data_18_V_read     | out |    1|   ap_fifo  |                data_stream_V_data_18_V                |    pointer   |
|data_stream_V_data_19_V_dout     |  in |   12|   ap_fifo  |                data_stream_V_data_19_V                |    pointer   |
|data_stream_V_data_19_V_empty_n  |  in |    1|   ap_fifo  |                data_stream_V_data_19_V                |    pointer   |
|data_stream_V_data_19_V_read     | out |    1|   ap_fifo  |                data_stream_V_data_19_V                |    pointer   |
|data_stream_V_data_20_V_dout     |  in |   12|   ap_fifo  |                data_stream_V_data_20_V                |    pointer   |
|data_stream_V_data_20_V_empty_n  |  in |    1|   ap_fifo  |                data_stream_V_data_20_V                |    pointer   |
|data_stream_V_data_20_V_read     | out |    1|   ap_fifo  |                data_stream_V_data_20_V                |    pointer   |
|data_stream_V_data_21_V_dout     |  in |   12|   ap_fifo  |                data_stream_V_data_21_V                |    pointer   |
|data_stream_V_data_21_V_empty_n  |  in |    1|   ap_fifo  |                data_stream_V_data_21_V                |    pointer   |
|data_stream_V_data_21_V_read     | out |    1|   ap_fifo  |                data_stream_V_data_21_V                |    pointer   |
|data_stream_V_data_22_V_dout     |  in |   12|   ap_fifo  |                data_stream_V_data_22_V                |    pointer   |
|data_stream_V_data_22_V_empty_n  |  in |    1|   ap_fifo  |                data_stream_V_data_22_V                |    pointer   |
|data_stream_V_data_22_V_read     | out |    1|   ap_fifo  |                data_stream_V_data_22_V                |    pointer   |
|data_stream_V_data_23_V_dout     |  in |   12|   ap_fifo  |                data_stream_V_data_23_V                |    pointer   |
|data_stream_V_data_23_V_empty_n  |  in |    1|   ap_fifo  |                data_stream_V_data_23_V                |    pointer   |
|data_stream_V_data_23_V_read     | out |    1|   ap_fifo  |                data_stream_V_data_23_V                |    pointer   |
|data_stream_V_data_24_V_dout     |  in |   12|   ap_fifo  |                data_stream_V_data_24_V                |    pointer   |
|data_stream_V_data_24_V_empty_n  |  in |    1|   ap_fifo  |                data_stream_V_data_24_V                |    pointer   |
|data_stream_V_data_24_V_read     | out |    1|   ap_fifo  |                data_stream_V_data_24_V                |    pointer   |
|data_stream_V_data_25_V_dout     |  in |   12|   ap_fifo  |                data_stream_V_data_25_V                |    pointer   |
|data_stream_V_data_25_V_empty_n  |  in |    1|   ap_fifo  |                data_stream_V_data_25_V                |    pointer   |
|data_stream_V_data_25_V_read     | out |    1|   ap_fifo  |                data_stream_V_data_25_V                |    pointer   |
|data_stream_V_data_26_V_dout     |  in |   12|   ap_fifo  |                data_stream_V_data_26_V                |    pointer   |
|data_stream_V_data_26_V_empty_n  |  in |    1|   ap_fifo  |                data_stream_V_data_26_V                |    pointer   |
|data_stream_V_data_26_V_read     | out |    1|   ap_fifo  |                data_stream_V_data_26_V                |    pointer   |
|data_stream_V_data_27_V_dout     |  in |   12|   ap_fifo  |                data_stream_V_data_27_V                |    pointer   |
|data_stream_V_data_27_V_empty_n  |  in |    1|   ap_fifo  |                data_stream_V_data_27_V                |    pointer   |
|data_stream_V_data_27_V_read     | out |    1|   ap_fifo  |                data_stream_V_data_27_V                |    pointer   |
|data_stream_V_data_28_V_dout     |  in |   12|   ap_fifo  |                data_stream_V_data_28_V                |    pointer   |
|data_stream_V_data_28_V_empty_n  |  in |    1|   ap_fifo  |                data_stream_V_data_28_V                |    pointer   |
|data_stream_V_data_28_V_read     | out |    1|   ap_fifo  |                data_stream_V_data_28_V                |    pointer   |
|data_stream_V_data_29_V_dout     |  in |   12|   ap_fifo  |                data_stream_V_data_29_V                |    pointer   |
|data_stream_V_data_29_V_empty_n  |  in |    1|   ap_fifo  |                data_stream_V_data_29_V                |    pointer   |
|data_stream_V_data_29_V_read     | out |    1|   ap_fifo  |                data_stream_V_data_29_V                |    pointer   |
|data_stream_V_data_30_V_dout     |  in |   12|   ap_fifo  |                data_stream_V_data_30_V                |    pointer   |
|data_stream_V_data_30_V_empty_n  |  in |    1|   ap_fifo  |                data_stream_V_data_30_V                |    pointer   |
|data_stream_V_data_30_V_read     | out |    1|   ap_fifo  |                data_stream_V_data_30_V                |    pointer   |
|data_stream_V_data_31_V_dout     |  in |   12|   ap_fifo  |                data_stream_V_data_31_V                |    pointer   |
|data_stream_V_data_31_V_empty_n  |  in |    1|   ap_fifo  |                data_stream_V_data_31_V                |    pointer   |
|data_stream_V_data_31_V_read     | out |    1|   ap_fifo  |                data_stream_V_data_31_V                |    pointer   |
|res_stream_V_data_0_V_din        | out |   16|   ap_fifo  |                 res_stream_V_data_0_V                 |    pointer   |
|res_stream_V_data_0_V_full_n     |  in |    1|   ap_fifo  |                 res_stream_V_data_0_V                 |    pointer   |
|res_stream_V_data_0_V_write      | out |    1|   ap_fifo  |                 res_stream_V_data_0_V                 |    pointer   |
|res_stream_V_data_1_V_din        | out |   16|   ap_fifo  |                 res_stream_V_data_1_V                 |    pointer   |
|res_stream_V_data_1_V_full_n     |  in |    1|   ap_fifo  |                 res_stream_V_data_1_V                 |    pointer   |
|res_stream_V_data_1_V_write      | out |    1|   ap_fifo  |                 res_stream_V_data_1_V                 |    pointer   |
|res_stream_V_data_2_V_din        | out |   16|   ap_fifo  |                 res_stream_V_data_2_V                 |    pointer   |
|res_stream_V_data_2_V_full_n     |  in |    1|   ap_fifo  |                 res_stream_V_data_2_V                 |    pointer   |
|res_stream_V_data_2_V_write      | out |    1|   ap_fifo  |                 res_stream_V_data_2_V                 |    pointer   |
|res_stream_V_data_3_V_din        | out |   16|   ap_fifo  |                 res_stream_V_data_3_V                 |    pointer   |
|res_stream_V_data_3_V_full_n     |  in |    1|   ap_fifo  |                 res_stream_V_data_3_V                 |    pointer   |
|res_stream_V_data_3_V_write      | out |    1|   ap_fifo  |                 res_stream_V_data_3_V                 |    pointer   |
|res_stream_V_data_4_V_din        | out |   16|   ap_fifo  |                 res_stream_V_data_4_V                 |    pointer   |
|res_stream_V_data_4_V_full_n     |  in |    1|   ap_fifo  |                 res_stream_V_data_4_V                 |    pointer   |
|res_stream_V_data_4_V_write      | out |    1|   ap_fifo  |                 res_stream_V_data_4_V                 |    pointer   |
|res_stream_V_data_5_V_din        | out |   16|   ap_fifo  |                 res_stream_V_data_5_V                 |    pointer   |
|res_stream_V_data_5_V_full_n     |  in |    1|   ap_fifo  |                 res_stream_V_data_5_V                 |    pointer   |
|res_stream_V_data_5_V_write      | out |    1|   ap_fifo  |                 res_stream_V_data_5_V                 |    pointer   |
|res_stream_V_data_6_V_din        | out |   16|   ap_fifo  |                 res_stream_V_data_6_V                 |    pointer   |
|res_stream_V_data_6_V_full_n     |  in |    1|   ap_fifo  |                 res_stream_V_data_6_V                 |    pointer   |
|res_stream_V_data_6_V_write      | out |    1|   ap_fifo  |                 res_stream_V_data_6_V                 |    pointer   |
|res_stream_V_data_7_V_din        | out |   16|   ap_fifo  |                 res_stream_V_data_7_V                 |    pointer   |
|res_stream_V_data_7_V_full_n     |  in |    1|   ap_fifo  |                 res_stream_V_data_7_V                 |    pointer   |
|res_stream_V_data_7_V_write      | out |    1|   ap_fifo  |                 res_stream_V_data_7_V                 |    pointer   |
|res_stream_V_data_8_V_din        | out |   16|   ap_fifo  |                 res_stream_V_data_8_V                 |    pointer   |
|res_stream_V_data_8_V_full_n     |  in |    1|   ap_fifo  |                 res_stream_V_data_8_V                 |    pointer   |
|res_stream_V_data_8_V_write      | out |    1|   ap_fifo  |                 res_stream_V_data_8_V                 |    pointer   |
|res_stream_V_data_9_V_din        | out |   16|   ap_fifo  |                 res_stream_V_data_9_V                 |    pointer   |
|res_stream_V_data_9_V_full_n     |  in |    1|   ap_fifo  |                 res_stream_V_data_9_V                 |    pointer   |
|res_stream_V_data_9_V_write      | out |    1|   ap_fifo  |                 res_stream_V_data_9_V                 |    pointer   |
|res_stream_V_data_10_V_din       | out |   16|   ap_fifo  |                 res_stream_V_data_10_V                |    pointer   |
|res_stream_V_data_10_V_full_n    |  in |    1|   ap_fifo  |                 res_stream_V_data_10_V                |    pointer   |
|res_stream_V_data_10_V_write     | out |    1|   ap_fifo  |                 res_stream_V_data_10_V                |    pointer   |
|res_stream_V_data_11_V_din       | out |   16|   ap_fifo  |                 res_stream_V_data_11_V                |    pointer   |
|res_stream_V_data_11_V_full_n    |  in |    1|   ap_fifo  |                 res_stream_V_data_11_V                |    pointer   |
|res_stream_V_data_11_V_write     | out |    1|   ap_fifo  |                 res_stream_V_data_11_V                |    pointer   |
|res_stream_V_data_12_V_din       | out |   16|   ap_fifo  |                 res_stream_V_data_12_V                |    pointer   |
|res_stream_V_data_12_V_full_n    |  in |    1|   ap_fifo  |                 res_stream_V_data_12_V                |    pointer   |
|res_stream_V_data_12_V_write     | out |    1|   ap_fifo  |                 res_stream_V_data_12_V                |    pointer   |
|res_stream_V_data_13_V_din       | out |   16|   ap_fifo  |                 res_stream_V_data_13_V                |    pointer   |
|res_stream_V_data_13_V_full_n    |  in |    1|   ap_fifo  |                 res_stream_V_data_13_V                |    pointer   |
|res_stream_V_data_13_V_write     | out |    1|   ap_fifo  |                 res_stream_V_data_13_V                |    pointer   |
|res_stream_V_data_14_V_din       | out |   16|   ap_fifo  |                 res_stream_V_data_14_V                |    pointer   |
|res_stream_V_data_14_V_full_n    |  in |    1|   ap_fifo  |                 res_stream_V_data_14_V                |    pointer   |
|res_stream_V_data_14_V_write     | out |    1|   ap_fifo  |                 res_stream_V_data_14_V                |    pointer   |
|res_stream_V_data_15_V_din       | out |   16|   ap_fifo  |                 res_stream_V_data_15_V                |    pointer   |
|res_stream_V_data_15_V_full_n    |  in |    1|   ap_fifo  |                 res_stream_V_data_15_V                |    pointer   |
|res_stream_V_data_15_V_write     | out |    1|   ap_fifo  |                 res_stream_V_data_15_V                |    pointer   |
+---------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.06>
ST_1 : Operation 4 [1/1] (1.45ns)   --->   "%empty = call { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } @_ssdm_op_Read.ap_fifo.volatile.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P(i12* %data_stream_V_data_0_V, i12* %data_stream_V_data_1_V, i12* %data_stream_V_data_2_V, i12* %data_stream_V_data_3_V, i12* %data_stream_V_data_4_V, i12* %data_stream_V_data_5_V, i12* %data_stream_V_data_6_V, i12* %data_stream_V_data_7_V, i12* %data_stream_V_data_8_V, i12* %data_stream_V_data_9_V, i12* %data_stream_V_data_10_V, i12* %data_stream_V_data_11_V, i12* %data_stream_V_data_12_V, i12* %data_stream_V_data_13_V, i12* %data_stream_V_data_14_V, i12* %data_stream_V_data_15_V, i12* %data_stream_V_data_16_V, i12* %data_stream_V_data_17_V, i12* %data_stream_V_data_18_V, i12* %data_stream_V_data_19_V, i12* %data_stream_V_data_20_V, i12* %data_stream_V_data_21_V, i12* %data_stream_V_data_22_V, i12* %data_stream_V_data_23_V, i12* %data_stream_V_data_24_V, i12* %data_stream_V_data_25_V, i12* %data_stream_V_data_26_V, i12* %data_stream_V_data_27_V, i12* %data_stream_V_data_28_V, i12* %data_stream_V_data_29_V, i12* %data_stream_V_data_30_V, i12* %data_stream_V_data_31_V)" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 4 'read' 'empty' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_0_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 0" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 5 'extractvalue' 'data_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_1_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 1" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 6 'extractvalue' 'data_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_2_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 2" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 7 'extractvalue' 'data_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_3_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 3" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 8 'extractvalue' 'data_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_4_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 4" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 9 'extractvalue' 'data_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_5_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 5" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 10 'extractvalue' 'data_5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_6_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 6" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 11 'extractvalue' 'data_6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_7_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 7" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 12 'extractvalue' 'data_7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_8_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 8" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 13 'extractvalue' 'data_8_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_9_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 9" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 14 'extractvalue' 'data_9_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_10_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 10" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 15 'extractvalue' 'data_10_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_11_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 11" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 16 'extractvalue' 'data_11_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_12_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 12" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 17 'extractvalue' 'data_12_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_13_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 13" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 18 'extractvalue' 'data_13_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_14_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 14" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 19 'extractvalue' 'data_14_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_15_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 15" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 20 'extractvalue' 'data_15_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_16_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 16" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 21 'extractvalue' 'data_16_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_17_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 17" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 22 'extractvalue' 'data_17_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_18_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 18" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 23 'extractvalue' 'data_18_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_19_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 19" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 24 'extractvalue' 'data_19_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_20_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 20" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 25 'extractvalue' 'data_20_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_21_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 21" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 26 'extractvalue' 'data_21_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_22_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 22" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 27 'extractvalue' 'data_22_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_23_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 23" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 28 'extractvalue' 'data_23_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_24_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 24" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 29 'extractvalue' 'data_24_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_25_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 25" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 30 'extractvalue' 'data_25_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_26_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 26" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 31 'extractvalue' 'data_26_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_27_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 27" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 32 'extractvalue' 'data_27_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_28_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 28" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 33 'extractvalue' 'data_28_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_29_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 29" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 34 'extractvalue' 'data_29_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_30_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 30" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 35 'extractvalue' 'data_30_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_31_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 31" [firmware/nnet_utils/nnet_dense_stream.h:45]   --->   Operation 36 'extractvalue' 'data_31_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (0.60ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config12>"(i12 %data_0_V, i12 %data_1_V, i12 %data_2_V, i12 %data_3_V, i12 %data_4_V, i12 %data_5_V, i12 %data_6_V, i12 %data_7_V, i12 %data_8_V, i12 %data_9_V, i12 %data_10_V, i12 %data_11_V, i12 %data_12_V, i12 %data_13_V, i12 %data_14_V, i12 %data_15_V, i12 %data_16_V, i12 %data_17_V, i12 %data_18_V, i12 %data_19_V, i12 %data_20_V, i12 %data_21_V, i12 %data_22_V, i12 %data_23_V, i12 %data_24_V, i12 %data_25_V, i12 %data_26_V, i12 %data_27_V, i12 %data_28_V, i12 %data_29_V, i12 %data_30_V, i12 %data_31_V)" [firmware/nnet_utils/nnet_dense_stream.h:52]   --->   Operation 37 'call' 'call_ret' <Predicate = true> <Delay = 0.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.56>
ST_2 : Operation 38 [1/2] (3.56ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config12>"(i12 %data_0_V, i12 %data_1_V, i12 %data_2_V, i12 %data_3_V, i12 %data_4_V, i12 %data_5_V, i12 %data_6_V, i12 %data_7_V, i12 %data_8_V, i12 %data_9_V, i12 %data_10_V, i12 %data_11_V, i12 %data_12_V, i12 %data_13_V, i12 %data_14_V, i12 %data_15_V, i12 %data_16_V, i12 %data_17_V, i12 %data_18_V, i12 %data_19_V, i12 %data_20_V, i12 %data_21_V, i12 %data_22_V, i12 %data_23_V, i12 %data_24_V, i12 %data_25_V, i12 %data_26_V, i12 %data_27_V, i12 %data_28_V, i12 %data_29_V, i12 %data_30_V, i12 %data_31_V)" [firmware/nnet_utils/nnet_dense_stream.h:52]   --->   Operation 38 'call' 'call_ret' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 0" [firmware/nnet_utils/nnet_dense_stream.h:52]   --->   Operation 39 'extractvalue' 'tmp_data_0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 1" [firmware/nnet_utils/nnet_dense_stream.h:52]   --->   Operation 40 'extractvalue' 'tmp_data_1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 2" [firmware/nnet_utils/nnet_dense_stream.h:52]   --->   Operation 41 'extractvalue' 'tmp_data_2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 3" [firmware/nnet_utils/nnet_dense_stream.h:52]   --->   Operation 42 'extractvalue' 'tmp_data_3_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_data_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 4" [firmware/nnet_utils/nnet_dense_stream.h:52]   --->   Operation 43 'extractvalue' 'tmp_data_4_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_data_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 5" [firmware/nnet_utils/nnet_dense_stream.h:52]   --->   Operation 44 'extractvalue' 'tmp_data_5_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_data_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 6" [firmware/nnet_utils/nnet_dense_stream.h:52]   --->   Operation 45 'extractvalue' 'tmp_data_6_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_data_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 7" [firmware/nnet_utils/nnet_dense_stream.h:52]   --->   Operation 46 'extractvalue' 'tmp_data_7_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_data_8_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 8" [firmware/nnet_utils/nnet_dense_stream.h:52]   --->   Operation 47 'extractvalue' 'tmp_data_8_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_data_9_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 9" [firmware/nnet_utils/nnet_dense_stream.h:52]   --->   Operation 48 'extractvalue' 'tmp_data_9_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_data_10_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 10" [firmware/nnet_utils/nnet_dense_stream.h:52]   --->   Operation 49 'extractvalue' 'tmp_data_10_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_data_11_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 11" [firmware/nnet_utils/nnet_dense_stream.h:52]   --->   Operation 50 'extractvalue' 'tmp_data_11_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_data_12_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 12" [firmware/nnet_utils/nnet_dense_stream.h:52]   --->   Operation 51 'extractvalue' 'tmp_data_12_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_data_13_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 13" [firmware/nnet_utils/nnet_dense_stream.h:52]   --->   Operation 52 'extractvalue' 'tmp_data_13_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_data_14_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 14" [firmware/nnet_utils/nnet_dense_stream.h:52]   --->   Operation 53 'extractvalue' 'tmp_data_14_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_data_15_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 15" [firmware/nnet_utils/nnet_dense_stream.h:52]   --->   Operation 54 'extractvalue' 'tmp_data_15_V' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 85 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 92 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 96 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 97 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 98 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 99 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 100 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 101 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_stream_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 102 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str28) nounwind" [firmware/nnet_utils/nnet_dense_stream.h:41]   --->   Operation 103 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str30) nounwind" [firmware/nnet_utils/nnet_dense_stream.h:54]   --->   Operation 104 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %res_stream_V_data_0_V, i16* %res_stream_V_data_1_V, i16* %res_stream_V_data_2_V, i16* %res_stream_V_data_3_V, i16* %res_stream_V_data_4_V, i16* %res_stream_V_data_5_V, i16* %res_stream_V_data_6_V, i16* %res_stream_V_data_7_V, i16* %res_stream_V_data_8_V, i16* %res_stream_V_data_9_V, i16* %res_stream_V_data_10_V, i16* %res_stream_V_data_11_V, i16* %res_stream_V_data_12_V, i16* %res_stream_V_data_13_V, i16* %res_stream_V_data_14_V, i16* %res_stream_V_data_15_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V, i16 %tmp_data_4_V, i16 %tmp_data_5_V, i16 %tmp_data_6_V, i16 %tmp_data_7_V, i16 %tmp_data_8_V, i16 %tmp_data_9_V, i16 %tmp_data_10_V, i16 %tmp_data_11_V, i16 %tmp_data_12_V, i16 %tmp_data_13_V, i16 %tmp_data_14_V, i16 %tmp_data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:64]   --->   Operation 105 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_dense_stream.h:66]   --->   Operation 106 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_stream_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_13_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_14_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_15_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_16_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_17_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_18_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_19_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_20_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_21_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_22_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_23_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_24_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_25_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_26_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_27_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_28_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_29_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_30_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_31_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_13_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_14_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_15_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outidx7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w12_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty             (read         ) [ 0000]
data_0_V          (extractvalue ) [ 0010]
data_1_V          (extractvalue ) [ 0010]
data_2_V          (extractvalue ) [ 0010]
data_3_V          (extractvalue ) [ 0010]
data_4_V          (extractvalue ) [ 0010]
data_5_V          (extractvalue ) [ 0010]
data_6_V          (extractvalue ) [ 0010]
data_7_V          (extractvalue ) [ 0010]
data_8_V          (extractvalue ) [ 0010]
data_9_V          (extractvalue ) [ 0010]
data_10_V         (extractvalue ) [ 0010]
data_11_V         (extractvalue ) [ 0010]
data_12_V         (extractvalue ) [ 0010]
data_13_V         (extractvalue ) [ 0010]
data_14_V         (extractvalue ) [ 0010]
data_15_V         (extractvalue ) [ 0010]
data_16_V         (extractvalue ) [ 0010]
data_17_V         (extractvalue ) [ 0010]
data_18_V         (extractvalue ) [ 0010]
data_19_V         (extractvalue ) [ 0010]
data_20_V         (extractvalue ) [ 0010]
data_21_V         (extractvalue ) [ 0010]
data_22_V         (extractvalue ) [ 0010]
data_23_V         (extractvalue ) [ 0010]
data_24_V         (extractvalue ) [ 0010]
data_25_V         (extractvalue ) [ 0010]
data_26_V         (extractvalue ) [ 0010]
data_27_V         (extractvalue ) [ 0010]
data_28_V         (extractvalue ) [ 0010]
data_29_V         (extractvalue ) [ 0010]
data_30_V         (extractvalue ) [ 0010]
data_31_V         (extractvalue ) [ 0010]
call_ret          (call         ) [ 0000]
tmp_data_0_V      (extractvalue ) [ 0001]
tmp_data_1_V      (extractvalue ) [ 0001]
tmp_data_2_V      (extractvalue ) [ 0001]
tmp_data_3_V      (extractvalue ) [ 0001]
tmp_data_4_V      (extractvalue ) [ 0001]
tmp_data_5_V      (extractvalue ) [ 0001]
tmp_data_6_V      (extractvalue ) [ 0001]
tmp_data_7_V      (extractvalue ) [ 0001]
tmp_data_8_V      (extractvalue ) [ 0001]
tmp_data_9_V      (extractvalue ) [ 0001]
tmp_data_10_V     (extractvalue ) [ 0001]
tmp_data_11_V     (extractvalue ) [ 0001]
tmp_data_12_V     (extractvalue ) [ 0001]
tmp_data_13_V     (extractvalue ) [ 0001]
tmp_data_14_V     (extractvalue ) [ 0001]
tmp_data_15_V     (extractvalue ) [ 0001]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specloopname_ln41 (specloopname ) [ 0000]
specloopname_ln54 (specloopname ) [ 0000]
write_ln64        (write        ) [ 0000]
ret_ln66          (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_stream_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_stream_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_stream_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_stream_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_stream_V_data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_stream_V_data_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_stream_V_data_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_stream_V_data_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_stream_V_data_8_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_stream_V_data_9_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_stream_V_data_10_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_10_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_stream_V_data_11_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_11_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data_stream_V_data_12_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_12_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data_stream_V_data_13_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_13_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="data_stream_V_data_14_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_14_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="data_stream_V_data_15_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_15_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="data_stream_V_data_16_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_16_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="data_stream_V_data_17_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_17_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="data_stream_V_data_18_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_18_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="data_stream_V_data_19_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_19_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="data_stream_V_data_20_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_20_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="data_stream_V_data_21_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_21_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="data_stream_V_data_22_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_22_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="data_stream_V_data_23_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_23_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="data_stream_V_data_24_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_24_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="data_stream_V_data_25_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_25_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="data_stream_V_data_26_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_26_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="data_stream_V_data_27_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_27_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="data_stream_V_data_28_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_28_V"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="data_stream_V_data_29_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_29_V"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="data_stream_V_data_30_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_30_V"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="data_stream_V_data_31_V">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_31_V"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="res_stream_V_data_0_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="res_stream_V_data_1_V">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="res_stream_V_data_2_V">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="res_stream_V_data_3_V">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="res_stream_V_data_4_V">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="res_stream_V_data_5_V">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="res_stream_V_data_6_V">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="res_stream_V_data_7_V">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="res_stream_V_data_8_V">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="res_stream_V_data_9_V">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="res_stream_V_data_10_V">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_10_V"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="res_stream_V_data_11_V">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_11_V"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="res_stream_V_data_12_V">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_12_V"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="res_stream_V_data_13_V">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_13_V"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="res_stream_V_data_14_V">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_14_V"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="res_stream_V_data_15_V">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_15_V"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="outidx7">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="w12_V">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w12_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config12>"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="empty_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="384" slack="0"/>
<pin id="126" dir="0" index="1" bw="12" slack="0"/>
<pin id="127" dir="0" index="2" bw="12" slack="0"/>
<pin id="128" dir="0" index="3" bw="12" slack="0"/>
<pin id="129" dir="0" index="4" bw="12" slack="0"/>
<pin id="130" dir="0" index="5" bw="12" slack="0"/>
<pin id="131" dir="0" index="6" bw="12" slack="0"/>
<pin id="132" dir="0" index="7" bw="12" slack="0"/>
<pin id="133" dir="0" index="8" bw="12" slack="0"/>
<pin id="134" dir="0" index="9" bw="12" slack="0"/>
<pin id="135" dir="0" index="10" bw="12" slack="0"/>
<pin id="136" dir="0" index="11" bw="12" slack="0"/>
<pin id="137" dir="0" index="12" bw="12" slack="0"/>
<pin id="138" dir="0" index="13" bw="12" slack="0"/>
<pin id="139" dir="0" index="14" bw="12" slack="0"/>
<pin id="140" dir="0" index="15" bw="12" slack="0"/>
<pin id="141" dir="0" index="16" bw="12" slack="0"/>
<pin id="142" dir="0" index="17" bw="12" slack="0"/>
<pin id="143" dir="0" index="18" bw="12" slack="0"/>
<pin id="144" dir="0" index="19" bw="12" slack="0"/>
<pin id="145" dir="0" index="20" bw="12" slack="0"/>
<pin id="146" dir="0" index="21" bw="12" slack="0"/>
<pin id="147" dir="0" index="22" bw="12" slack="0"/>
<pin id="148" dir="0" index="23" bw="12" slack="0"/>
<pin id="149" dir="0" index="24" bw="12" slack="0"/>
<pin id="150" dir="0" index="25" bw="12" slack="0"/>
<pin id="151" dir="0" index="26" bw="12" slack="0"/>
<pin id="152" dir="0" index="27" bw="12" slack="0"/>
<pin id="153" dir="0" index="28" bw="12" slack="0"/>
<pin id="154" dir="0" index="29" bw="12" slack="0"/>
<pin id="155" dir="0" index="30" bw="12" slack="0"/>
<pin id="156" dir="0" index="31" bw="12" slack="0"/>
<pin id="157" dir="0" index="32" bw="12" slack="0"/>
<pin id="158" dir="1" index="33" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="write_ln64_write_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="0"/>
<pin id="195" dir="0" index="2" bw="16" slack="0"/>
<pin id="196" dir="0" index="3" bw="16" slack="0"/>
<pin id="197" dir="0" index="4" bw="16" slack="0"/>
<pin id="198" dir="0" index="5" bw="16" slack="0"/>
<pin id="199" dir="0" index="6" bw="16" slack="0"/>
<pin id="200" dir="0" index="7" bw="16" slack="0"/>
<pin id="201" dir="0" index="8" bw="16" slack="0"/>
<pin id="202" dir="0" index="9" bw="16" slack="0"/>
<pin id="203" dir="0" index="10" bw="16" slack="0"/>
<pin id="204" dir="0" index="11" bw="16" slack="0"/>
<pin id="205" dir="0" index="12" bw="16" slack="0"/>
<pin id="206" dir="0" index="13" bw="16" slack="0"/>
<pin id="207" dir="0" index="14" bw="16" slack="0"/>
<pin id="208" dir="0" index="15" bw="16" slack="0"/>
<pin id="209" dir="0" index="16" bw="16" slack="0"/>
<pin id="210" dir="0" index="17" bw="16" slack="1"/>
<pin id="211" dir="0" index="18" bw="16" slack="1"/>
<pin id="212" dir="0" index="19" bw="16" slack="1"/>
<pin id="213" dir="0" index="20" bw="16" slack="1"/>
<pin id="214" dir="0" index="21" bw="16" slack="1"/>
<pin id="215" dir="0" index="22" bw="16" slack="1"/>
<pin id="216" dir="0" index="23" bw="16" slack="1"/>
<pin id="217" dir="0" index="24" bw="16" slack="1"/>
<pin id="218" dir="0" index="25" bw="16" slack="1"/>
<pin id="219" dir="0" index="26" bw="16" slack="1"/>
<pin id="220" dir="0" index="27" bw="16" slack="1"/>
<pin id="221" dir="0" index="28" bw="16" slack="1"/>
<pin id="222" dir="0" index="29" bw="16" slack="1"/>
<pin id="223" dir="0" index="30" bw="16" slack="1"/>
<pin id="224" dir="0" index="31" bw="16" slack="1"/>
<pin id="225" dir="0" index="32" bw="16" slack="1"/>
<pin id="226" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln64/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="256" slack="0"/>
<pin id="246" dir="0" index="1" bw="12" slack="0"/>
<pin id="247" dir="0" index="2" bw="12" slack="0"/>
<pin id="248" dir="0" index="3" bw="12" slack="0"/>
<pin id="249" dir="0" index="4" bw="12" slack="0"/>
<pin id="250" dir="0" index="5" bw="12" slack="0"/>
<pin id="251" dir="0" index="6" bw="12" slack="0"/>
<pin id="252" dir="0" index="7" bw="12" slack="0"/>
<pin id="253" dir="0" index="8" bw="12" slack="0"/>
<pin id="254" dir="0" index="9" bw="12" slack="0"/>
<pin id="255" dir="0" index="10" bw="12" slack="0"/>
<pin id="256" dir="0" index="11" bw="12" slack="0"/>
<pin id="257" dir="0" index="12" bw="12" slack="0"/>
<pin id="258" dir="0" index="13" bw="12" slack="0"/>
<pin id="259" dir="0" index="14" bw="12" slack="0"/>
<pin id="260" dir="0" index="15" bw="12" slack="0"/>
<pin id="261" dir="0" index="16" bw="12" slack="0"/>
<pin id="262" dir="0" index="17" bw="12" slack="0"/>
<pin id="263" dir="0" index="18" bw="12" slack="0"/>
<pin id="264" dir="0" index="19" bw="12" slack="0"/>
<pin id="265" dir="0" index="20" bw="12" slack="0"/>
<pin id="266" dir="0" index="21" bw="12" slack="0"/>
<pin id="267" dir="0" index="22" bw="12" slack="0"/>
<pin id="268" dir="0" index="23" bw="12" slack="0"/>
<pin id="269" dir="0" index="24" bw="12" slack="0"/>
<pin id="270" dir="0" index="25" bw="12" slack="0"/>
<pin id="271" dir="0" index="26" bw="12" slack="0"/>
<pin id="272" dir="0" index="27" bw="12" slack="0"/>
<pin id="273" dir="0" index="28" bw="12" slack="0"/>
<pin id="274" dir="0" index="29" bw="12" slack="0"/>
<pin id="275" dir="0" index="30" bw="12" slack="0"/>
<pin id="276" dir="0" index="31" bw="12" slack="0"/>
<pin id="277" dir="0" index="32" bw="12" slack="0"/>
<pin id="278" dir="0" index="33" bw="1" slack="0"/>
<pin id="279" dir="0" index="34" bw="92" slack="0"/>
<pin id="280" dir="1" index="35" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="data_0_V_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="384" slack="0"/>
<pin id="286" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_0_V/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="data_1_V_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="384" slack="0"/>
<pin id="291" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_1_V/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="data_2_V_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="384" slack="0"/>
<pin id="296" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_2_V/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="data_3_V_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="384" slack="0"/>
<pin id="301" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_3_V/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="data_4_V_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="384" slack="0"/>
<pin id="306" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_4_V/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="data_5_V_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="384" slack="0"/>
<pin id="311" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_5_V/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="data_6_V_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="384" slack="0"/>
<pin id="316" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_6_V/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="data_7_V_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="384" slack="0"/>
<pin id="321" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_7_V/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="data_8_V_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="384" slack="0"/>
<pin id="326" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_8_V/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="data_9_V_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="384" slack="0"/>
<pin id="331" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_9_V/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="data_10_V_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="384" slack="0"/>
<pin id="336" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_10_V/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="data_11_V_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="384" slack="0"/>
<pin id="341" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_11_V/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="data_12_V_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="384" slack="0"/>
<pin id="346" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_12_V/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="data_13_V_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="384" slack="0"/>
<pin id="351" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_13_V/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="data_14_V_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="384" slack="0"/>
<pin id="356" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_14_V/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="data_15_V_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="384" slack="0"/>
<pin id="361" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_15_V/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="data_16_V_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="384" slack="0"/>
<pin id="366" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_16_V/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="data_17_V_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="384" slack="0"/>
<pin id="371" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_17_V/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="data_18_V_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="384" slack="0"/>
<pin id="376" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_18_V/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="data_19_V_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="384" slack="0"/>
<pin id="381" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_19_V/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="data_20_V_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="384" slack="0"/>
<pin id="386" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_20_V/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="data_21_V_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="384" slack="0"/>
<pin id="391" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_21_V/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="data_22_V_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="384" slack="0"/>
<pin id="396" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_22_V/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="data_23_V_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="384" slack="0"/>
<pin id="401" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_23_V/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="data_24_V_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="384" slack="0"/>
<pin id="406" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_24_V/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="data_25_V_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="384" slack="0"/>
<pin id="411" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_25_V/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="data_26_V_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="384" slack="0"/>
<pin id="416" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_26_V/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="data_27_V_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="384" slack="0"/>
<pin id="421" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_27_V/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="data_28_V_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="384" slack="0"/>
<pin id="426" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_28_V/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="data_29_V_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="384" slack="0"/>
<pin id="431" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_29_V/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="data_30_V_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="384" slack="0"/>
<pin id="436" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_30_V/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="data_31_V_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="384" slack="0"/>
<pin id="441" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_31_V/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_data_0_V_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="256" slack="0"/>
<pin id="446" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_data_1_V_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="256" slack="0"/>
<pin id="450" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_data_2_V_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="256" slack="0"/>
<pin id="454" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_data_3_V_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="256" slack="0"/>
<pin id="458" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_data_4_V_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="256" slack="0"/>
<pin id="462" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_4_V/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_data_5_V_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="256" slack="0"/>
<pin id="466" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_5_V/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_data_6_V_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="256" slack="0"/>
<pin id="470" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_6_V/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_data_7_V_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="256" slack="0"/>
<pin id="474" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_7_V/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_data_8_V_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="256" slack="0"/>
<pin id="478" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_8_V/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_data_9_V_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="256" slack="0"/>
<pin id="482" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_9_V/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_data_10_V_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="256" slack="0"/>
<pin id="486" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_10_V/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_data_11_V_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="256" slack="0"/>
<pin id="490" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_11_V/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_data_12_V_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="256" slack="0"/>
<pin id="494" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_12_V/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_data_13_V_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="256" slack="0"/>
<pin id="498" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_13_V/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_data_14_V_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="256" slack="0"/>
<pin id="502" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_14_V/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_data_15_V_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="256" slack="0"/>
<pin id="506" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_15_V/2 "/>
</bind>
</comp>

<comp id="508" class="1005" name="data_0_V_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="12" slack="1"/>
<pin id="510" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_0_V "/>
</bind>
</comp>

<comp id="513" class="1005" name="data_1_V_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="12" slack="1"/>
<pin id="515" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_1_V "/>
</bind>
</comp>

<comp id="518" class="1005" name="data_2_V_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="12" slack="1"/>
<pin id="520" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_2_V "/>
</bind>
</comp>

<comp id="523" class="1005" name="data_3_V_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="12" slack="1"/>
<pin id="525" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_3_V "/>
</bind>
</comp>

<comp id="528" class="1005" name="data_4_V_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="12" slack="1"/>
<pin id="530" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_4_V "/>
</bind>
</comp>

<comp id="533" class="1005" name="data_5_V_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="12" slack="1"/>
<pin id="535" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_5_V "/>
</bind>
</comp>

<comp id="538" class="1005" name="data_6_V_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="12" slack="1"/>
<pin id="540" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_6_V "/>
</bind>
</comp>

<comp id="543" class="1005" name="data_7_V_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="12" slack="1"/>
<pin id="545" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_7_V "/>
</bind>
</comp>

<comp id="548" class="1005" name="data_8_V_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="12" slack="1"/>
<pin id="550" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_8_V "/>
</bind>
</comp>

<comp id="553" class="1005" name="data_9_V_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="12" slack="1"/>
<pin id="555" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_9_V "/>
</bind>
</comp>

<comp id="558" class="1005" name="data_10_V_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="12" slack="1"/>
<pin id="560" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_10_V "/>
</bind>
</comp>

<comp id="563" class="1005" name="data_11_V_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="12" slack="1"/>
<pin id="565" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_11_V "/>
</bind>
</comp>

<comp id="568" class="1005" name="data_12_V_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="12" slack="1"/>
<pin id="570" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_12_V "/>
</bind>
</comp>

<comp id="573" class="1005" name="data_13_V_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="12" slack="1"/>
<pin id="575" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_13_V "/>
</bind>
</comp>

<comp id="578" class="1005" name="data_14_V_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="12" slack="1"/>
<pin id="580" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_14_V "/>
</bind>
</comp>

<comp id="583" class="1005" name="data_15_V_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="12" slack="1"/>
<pin id="585" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_15_V "/>
</bind>
</comp>

<comp id="588" class="1005" name="data_16_V_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="12" slack="1"/>
<pin id="590" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_16_V "/>
</bind>
</comp>

<comp id="593" class="1005" name="data_17_V_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="12" slack="1"/>
<pin id="595" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_17_V "/>
</bind>
</comp>

<comp id="598" class="1005" name="data_18_V_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="12" slack="1"/>
<pin id="600" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_18_V "/>
</bind>
</comp>

<comp id="603" class="1005" name="data_19_V_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="12" slack="1"/>
<pin id="605" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_19_V "/>
</bind>
</comp>

<comp id="608" class="1005" name="data_20_V_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="12" slack="1"/>
<pin id="610" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_20_V "/>
</bind>
</comp>

<comp id="613" class="1005" name="data_21_V_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="12" slack="1"/>
<pin id="615" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_21_V "/>
</bind>
</comp>

<comp id="618" class="1005" name="data_22_V_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="12" slack="1"/>
<pin id="620" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_22_V "/>
</bind>
</comp>

<comp id="623" class="1005" name="data_23_V_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="12" slack="1"/>
<pin id="625" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_23_V "/>
</bind>
</comp>

<comp id="628" class="1005" name="data_24_V_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="12" slack="1"/>
<pin id="630" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_24_V "/>
</bind>
</comp>

<comp id="633" class="1005" name="data_25_V_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="12" slack="1"/>
<pin id="635" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_25_V "/>
</bind>
</comp>

<comp id="638" class="1005" name="data_26_V_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="12" slack="1"/>
<pin id="640" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_26_V "/>
</bind>
</comp>

<comp id="643" class="1005" name="data_27_V_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="12" slack="1"/>
<pin id="645" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_27_V "/>
</bind>
</comp>

<comp id="648" class="1005" name="data_28_V_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="12" slack="1"/>
<pin id="650" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_28_V "/>
</bind>
</comp>

<comp id="653" class="1005" name="data_29_V_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="12" slack="1"/>
<pin id="655" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_29_V "/>
</bind>
</comp>

<comp id="658" class="1005" name="data_30_V_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="12" slack="1"/>
<pin id="660" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_30_V "/>
</bind>
</comp>

<comp id="663" class="1005" name="data_31_V_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="12" slack="1"/>
<pin id="665" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_31_V "/>
</bind>
</comp>

<comp id="668" class="1005" name="tmp_data_0_V_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="16" slack="1"/>
<pin id="670" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V "/>
</bind>
</comp>

<comp id="673" class="1005" name="tmp_data_1_V_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="16" slack="1"/>
<pin id="675" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V "/>
</bind>
</comp>

<comp id="678" class="1005" name="tmp_data_2_V_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="16" slack="1"/>
<pin id="680" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V "/>
</bind>
</comp>

<comp id="683" class="1005" name="tmp_data_3_V_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="16" slack="1"/>
<pin id="685" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3_V "/>
</bind>
</comp>

<comp id="688" class="1005" name="tmp_data_4_V_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="16" slack="1"/>
<pin id="690" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_4_V "/>
</bind>
</comp>

<comp id="693" class="1005" name="tmp_data_5_V_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="16" slack="1"/>
<pin id="695" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_5_V "/>
</bind>
</comp>

<comp id="698" class="1005" name="tmp_data_6_V_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="16" slack="1"/>
<pin id="700" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_6_V "/>
</bind>
</comp>

<comp id="703" class="1005" name="tmp_data_7_V_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="16" slack="1"/>
<pin id="705" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_7_V "/>
</bind>
</comp>

<comp id="708" class="1005" name="tmp_data_8_V_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="16" slack="1"/>
<pin id="710" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_8_V "/>
</bind>
</comp>

<comp id="713" class="1005" name="tmp_data_9_V_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="16" slack="1"/>
<pin id="715" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_9_V "/>
</bind>
</comp>

<comp id="718" class="1005" name="tmp_data_10_V_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="16" slack="1"/>
<pin id="720" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_10_V "/>
</bind>
</comp>

<comp id="723" class="1005" name="tmp_data_11_V_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="16" slack="1"/>
<pin id="725" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_11_V "/>
</bind>
</comp>

<comp id="728" class="1005" name="tmp_data_12_V_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="16" slack="1"/>
<pin id="730" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_12_V "/>
</bind>
</comp>

<comp id="733" class="1005" name="tmp_data_13_V_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="16" slack="1"/>
<pin id="735" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_13_V "/>
</bind>
</comp>

<comp id="738" class="1005" name="tmp_data_14_V_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="16" slack="1"/>
<pin id="740" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_14_V "/>
</bind>
</comp>

<comp id="743" class="1005" name="tmp_data_15_V_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="16" slack="1"/>
<pin id="745" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_15_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="159"><net_src comp="100" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="160"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="161"><net_src comp="2" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="162"><net_src comp="4" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="124" pin=4"/></net>

<net id="164"><net_src comp="8" pin="0"/><net_sink comp="124" pin=5"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="124" pin=6"/></net>

<net id="166"><net_src comp="12" pin="0"/><net_sink comp="124" pin=7"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="124" pin=8"/></net>

<net id="168"><net_src comp="16" pin="0"/><net_sink comp="124" pin=9"/></net>

<net id="169"><net_src comp="18" pin="0"/><net_sink comp="124" pin=10"/></net>

<net id="170"><net_src comp="20" pin="0"/><net_sink comp="124" pin=11"/></net>

<net id="171"><net_src comp="22" pin="0"/><net_sink comp="124" pin=12"/></net>

<net id="172"><net_src comp="24" pin="0"/><net_sink comp="124" pin=13"/></net>

<net id="173"><net_src comp="26" pin="0"/><net_sink comp="124" pin=14"/></net>

<net id="174"><net_src comp="28" pin="0"/><net_sink comp="124" pin=15"/></net>

<net id="175"><net_src comp="30" pin="0"/><net_sink comp="124" pin=16"/></net>

<net id="176"><net_src comp="32" pin="0"/><net_sink comp="124" pin=17"/></net>

<net id="177"><net_src comp="34" pin="0"/><net_sink comp="124" pin=18"/></net>

<net id="178"><net_src comp="36" pin="0"/><net_sink comp="124" pin=19"/></net>

<net id="179"><net_src comp="38" pin="0"/><net_sink comp="124" pin=20"/></net>

<net id="180"><net_src comp="40" pin="0"/><net_sink comp="124" pin=21"/></net>

<net id="181"><net_src comp="42" pin="0"/><net_sink comp="124" pin=22"/></net>

<net id="182"><net_src comp="44" pin="0"/><net_sink comp="124" pin=23"/></net>

<net id="183"><net_src comp="46" pin="0"/><net_sink comp="124" pin=24"/></net>

<net id="184"><net_src comp="48" pin="0"/><net_sink comp="124" pin=25"/></net>

<net id="185"><net_src comp="50" pin="0"/><net_sink comp="124" pin=26"/></net>

<net id="186"><net_src comp="52" pin="0"/><net_sink comp="124" pin=27"/></net>

<net id="187"><net_src comp="54" pin="0"/><net_sink comp="124" pin=28"/></net>

<net id="188"><net_src comp="56" pin="0"/><net_sink comp="124" pin=29"/></net>

<net id="189"><net_src comp="58" pin="0"/><net_sink comp="124" pin=30"/></net>

<net id="190"><net_src comp="60" pin="0"/><net_sink comp="124" pin=31"/></net>

<net id="191"><net_src comp="62" pin="0"/><net_sink comp="124" pin=32"/></net>

<net id="227"><net_src comp="122" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="228"><net_src comp="64" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="229"><net_src comp="66" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="230"><net_src comp="68" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="231"><net_src comp="70" pin="0"/><net_sink comp="192" pin=4"/></net>

<net id="232"><net_src comp="72" pin="0"/><net_sink comp="192" pin=5"/></net>

<net id="233"><net_src comp="74" pin="0"/><net_sink comp="192" pin=6"/></net>

<net id="234"><net_src comp="76" pin="0"/><net_sink comp="192" pin=7"/></net>

<net id="235"><net_src comp="78" pin="0"/><net_sink comp="192" pin=8"/></net>

<net id="236"><net_src comp="80" pin="0"/><net_sink comp="192" pin=9"/></net>

<net id="237"><net_src comp="82" pin="0"/><net_sink comp="192" pin=10"/></net>

<net id="238"><net_src comp="84" pin="0"/><net_sink comp="192" pin=11"/></net>

<net id="239"><net_src comp="86" pin="0"/><net_sink comp="192" pin=12"/></net>

<net id="240"><net_src comp="88" pin="0"/><net_sink comp="192" pin=13"/></net>

<net id="241"><net_src comp="90" pin="0"/><net_sink comp="192" pin=14"/></net>

<net id="242"><net_src comp="92" pin="0"/><net_sink comp="192" pin=15"/></net>

<net id="243"><net_src comp="94" pin="0"/><net_sink comp="192" pin=16"/></net>

<net id="281"><net_src comp="102" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="282"><net_src comp="96" pin="0"/><net_sink comp="244" pin=33"/></net>

<net id="283"><net_src comp="98" pin="0"/><net_sink comp="244" pin=34"/></net>

<net id="287"><net_src comp="124" pin="33"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="292"><net_src comp="124" pin="33"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="297"><net_src comp="124" pin="33"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="244" pin=3"/></net>

<net id="302"><net_src comp="124" pin="33"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="244" pin=4"/></net>

<net id="307"><net_src comp="124" pin="33"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="244" pin=5"/></net>

<net id="312"><net_src comp="124" pin="33"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="244" pin=6"/></net>

<net id="317"><net_src comp="124" pin="33"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="244" pin=7"/></net>

<net id="322"><net_src comp="124" pin="33"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="244" pin=8"/></net>

<net id="327"><net_src comp="124" pin="33"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="244" pin=9"/></net>

<net id="332"><net_src comp="124" pin="33"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="244" pin=10"/></net>

<net id="337"><net_src comp="124" pin="33"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="244" pin=11"/></net>

<net id="342"><net_src comp="124" pin="33"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="244" pin=12"/></net>

<net id="347"><net_src comp="124" pin="33"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="244" pin=13"/></net>

<net id="352"><net_src comp="124" pin="33"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="244" pin=14"/></net>

<net id="357"><net_src comp="124" pin="33"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="244" pin=15"/></net>

<net id="362"><net_src comp="124" pin="33"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="244" pin=16"/></net>

<net id="367"><net_src comp="124" pin="33"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="244" pin=17"/></net>

<net id="372"><net_src comp="124" pin="33"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="244" pin=18"/></net>

<net id="377"><net_src comp="124" pin="33"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="244" pin=19"/></net>

<net id="382"><net_src comp="124" pin="33"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="244" pin=20"/></net>

<net id="387"><net_src comp="124" pin="33"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="244" pin=21"/></net>

<net id="392"><net_src comp="124" pin="33"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="244" pin=22"/></net>

<net id="397"><net_src comp="124" pin="33"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="244" pin=23"/></net>

<net id="402"><net_src comp="124" pin="33"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="244" pin=24"/></net>

<net id="407"><net_src comp="124" pin="33"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="244" pin=25"/></net>

<net id="412"><net_src comp="124" pin="33"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="244" pin=26"/></net>

<net id="417"><net_src comp="124" pin="33"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="244" pin=27"/></net>

<net id="422"><net_src comp="124" pin="33"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="244" pin=28"/></net>

<net id="427"><net_src comp="124" pin="33"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="244" pin=29"/></net>

<net id="432"><net_src comp="124" pin="33"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="244" pin=30"/></net>

<net id="437"><net_src comp="124" pin="33"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="244" pin=31"/></net>

<net id="442"><net_src comp="124" pin="33"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="244" pin=32"/></net>

<net id="447"><net_src comp="244" pin="35"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="244" pin="35"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="244" pin="35"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="244" pin="35"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="244" pin="35"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="244" pin="35"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="244" pin="35"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="244" pin="35"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="244" pin="35"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="244" pin="35"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="244" pin="35"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="244" pin="35"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="244" pin="35"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="244" pin="35"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="244" pin="35"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="244" pin="35"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="284" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="516"><net_src comp="289" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="521"><net_src comp="294" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="244" pin=3"/></net>

<net id="526"><net_src comp="299" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="244" pin=4"/></net>

<net id="531"><net_src comp="304" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="244" pin=5"/></net>

<net id="536"><net_src comp="309" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="244" pin=6"/></net>

<net id="541"><net_src comp="314" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="244" pin=7"/></net>

<net id="546"><net_src comp="319" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="244" pin=8"/></net>

<net id="551"><net_src comp="324" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="244" pin=9"/></net>

<net id="556"><net_src comp="329" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="244" pin=10"/></net>

<net id="561"><net_src comp="334" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="244" pin=11"/></net>

<net id="566"><net_src comp="339" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="244" pin=12"/></net>

<net id="571"><net_src comp="344" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="244" pin=13"/></net>

<net id="576"><net_src comp="349" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="244" pin=14"/></net>

<net id="581"><net_src comp="354" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="244" pin=15"/></net>

<net id="586"><net_src comp="359" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="244" pin=16"/></net>

<net id="591"><net_src comp="364" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="244" pin=17"/></net>

<net id="596"><net_src comp="369" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="244" pin=18"/></net>

<net id="601"><net_src comp="374" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="244" pin=19"/></net>

<net id="606"><net_src comp="379" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="244" pin=20"/></net>

<net id="611"><net_src comp="384" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="244" pin=21"/></net>

<net id="616"><net_src comp="389" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="244" pin=22"/></net>

<net id="621"><net_src comp="394" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="244" pin=23"/></net>

<net id="626"><net_src comp="399" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="244" pin=24"/></net>

<net id="631"><net_src comp="404" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="244" pin=25"/></net>

<net id="636"><net_src comp="409" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="244" pin=26"/></net>

<net id="641"><net_src comp="414" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="244" pin=27"/></net>

<net id="646"><net_src comp="419" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="244" pin=28"/></net>

<net id="651"><net_src comp="424" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="244" pin=29"/></net>

<net id="656"><net_src comp="429" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="244" pin=30"/></net>

<net id="661"><net_src comp="434" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="244" pin=31"/></net>

<net id="666"><net_src comp="439" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="244" pin=32"/></net>

<net id="671"><net_src comp="444" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="192" pin=17"/></net>

<net id="676"><net_src comp="448" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="192" pin=18"/></net>

<net id="681"><net_src comp="452" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="192" pin=19"/></net>

<net id="686"><net_src comp="456" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="192" pin=20"/></net>

<net id="691"><net_src comp="460" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="192" pin=21"/></net>

<net id="696"><net_src comp="464" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="192" pin=22"/></net>

<net id="701"><net_src comp="468" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="192" pin=23"/></net>

<net id="706"><net_src comp="472" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="192" pin=24"/></net>

<net id="711"><net_src comp="476" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="192" pin=25"/></net>

<net id="716"><net_src comp="480" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="192" pin=26"/></net>

<net id="721"><net_src comp="484" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="192" pin=27"/></net>

<net id="726"><net_src comp="488" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="192" pin=28"/></net>

<net id="731"><net_src comp="492" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="192" pin=29"/></net>

<net id="736"><net_src comp="496" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="192" pin=30"/></net>

<net id="741"><net_src comp="500" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="192" pin=31"/></net>

<net id="746"><net_src comp="504" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="192" pin=32"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_stream_V_data_0_V | {3 }
	Port: res_stream_V_data_1_V | {3 }
	Port: res_stream_V_data_2_V | {3 }
	Port: res_stream_V_data_3_V | {3 }
	Port: res_stream_V_data_4_V | {3 }
	Port: res_stream_V_data_5_V | {3 }
	Port: res_stream_V_data_6_V | {3 }
	Port: res_stream_V_data_7_V | {3 }
	Port: res_stream_V_data_8_V | {3 }
	Port: res_stream_V_data_9_V | {3 }
	Port: res_stream_V_data_10_V | {3 }
	Port: res_stream_V_data_11_V | {3 }
	Port: res_stream_V_data_12_V | {3 }
	Port: res_stream_V_data_13_V | {3 }
	Port: res_stream_V_data_14_V | {3 }
	Port: res_stream_V_data_15_V | {3 }
	Port: outidx7 | {}
	Port: w12_V | {}
 - Input state : 
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config12> : data_stream_V_data_0_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config12> : data_stream_V_data_1_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config12> : data_stream_V_data_2_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config12> : data_stream_V_data_3_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config12> : data_stream_V_data_4_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config12> : data_stream_V_data_5_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config12> : data_stream_V_data_6_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config12> : data_stream_V_data_7_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config12> : data_stream_V_data_8_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config12> : data_stream_V_data_9_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config12> : data_stream_V_data_10_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config12> : data_stream_V_data_11_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config12> : data_stream_V_data_12_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config12> : data_stream_V_data_13_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config12> : data_stream_V_data_14_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config12> : data_stream_V_data_15_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config12> : data_stream_V_data_16_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config12> : data_stream_V_data_17_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config12> : data_stream_V_data_18_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config12> : data_stream_V_data_19_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config12> : data_stream_V_data_20_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config12> : data_stream_V_data_21_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config12> : data_stream_V_data_22_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config12> : data_stream_V_data_23_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config12> : data_stream_V_data_24_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config12> : data_stream_V_data_25_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config12> : data_stream_V_data_26_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config12> : data_stream_V_data_27_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config12> : data_stream_V_data_28_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config12> : data_stream_V_data_29_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config12> : data_stream_V_data_30_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config12> : data_stream_V_data_31_V | {1 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config12> : outidx7 | {1 2 }
	Port: dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config12> : w12_V | {1 2 }
  - Chain level:
	State 1
		call_ret : 1
	State 2
		tmp_data_0_V : 1
		tmp_data_1_V : 1
		tmp_data_2_V : 1
		tmp_data_3_V : 1
		tmp_data_4_V : 1
		tmp_data_5_V : 1
		tmp_data_6_V : 1
		tmp_data_7_V : 1
		tmp_data_8_V : 1
		tmp_data_9_V : 1
		tmp_data_10_V : 1
		tmp_data_11_V : 1
		tmp_data_12_V : 1
		tmp_data_13_V : 1
		tmp_data_14_V : 1
		tmp_data_15_V : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                          Functional Unit                          |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244 |    8    |  1.809  |   1859  |   745   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                         empty_read_fu_124                         |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                      write_ln64_write_fu_192                      |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          data_0_V_fu_284                          |    0    |    0    |    0    |    0    |
|          |                          data_1_V_fu_289                          |    0    |    0    |    0    |    0    |
|          |                          data_2_V_fu_294                          |    0    |    0    |    0    |    0    |
|          |                          data_3_V_fu_299                          |    0    |    0    |    0    |    0    |
|          |                          data_4_V_fu_304                          |    0    |    0    |    0    |    0    |
|          |                          data_5_V_fu_309                          |    0    |    0    |    0    |    0    |
|          |                          data_6_V_fu_314                          |    0    |    0    |    0    |    0    |
|          |                          data_7_V_fu_319                          |    0    |    0    |    0    |    0    |
|          |                          data_8_V_fu_324                          |    0    |    0    |    0    |    0    |
|          |                          data_9_V_fu_329                          |    0    |    0    |    0    |    0    |
|          |                          data_10_V_fu_334                         |    0    |    0    |    0    |    0    |
|          |                          data_11_V_fu_339                         |    0    |    0    |    0    |    0    |
|          |                          data_12_V_fu_344                         |    0    |    0    |    0    |    0    |
|          |                          data_13_V_fu_349                         |    0    |    0    |    0    |    0    |
|          |                          data_14_V_fu_354                         |    0    |    0    |    0    |    0    |
|          |                          data_15_V_fu_359                         |    0    |    0    |    0    |    0    |
|          |                          data_16_V_fu_364                         |    0    |    0    |    0    |    0    |
|          |                          data_17_V_fu_369                         |    0    |    0    |    0    |    0    |
|          |                          data_18_V_fu_374                         |    0    |    0    |    0    |    0    |
|          |                          data_19_V_fu_379                         |    0    |    0    |    0    |    0    |
|          |                          data_20_V_fu_384                         |    0    |    0    |    0    |    0    |
|          |                          data_21_V_fu_389                         |    0    |    0    |    0    |    0    |
|          |                          data_22_V_fu_394                         |    0    |    0    |    0    |    0    |
|extractvalue|                          data_23_V_fu_399                         |    0    |    0    |    0    |    0    |
|          |                          data_24_V_fu_404                         |    0    |    0    |    0    |    0    |
|          |                          data_25_V_fu_409                         |    0    |    0    |    0    |    0    |
|          |                          data_26_V_fu_414                         |    0    |    0    |    0    |    0    |
|          |                          data_27_V_fu_419                         |    0    |    0    |    0    |    0    |
|          |                          data_28_V_fu_424                         |    0    |    0    |    0    |    0    |
|          |                          data_29_V_fu_429                         |    0    |    0    |    0    |    0    |
|          |                          data_30_V_fu_434                         |    0    |    0    |    0    |    0    |
|          |                          data_31_V_fu_439                         |    0    |    0    |    0    |    0    |
|          |                        tmp_data_0_V_fu_444                        |    0    |    0    |    0    |    0    |
|          |                        tmp_data_1_V_fu_448                        |    0    |    0    |    0    |    0    |
|          |                        tmp_data_2_V_fu_452                        |    0    |    0    |    0    |    0    |
|          |                        tmp_data_3_V_fu_456                        |    0    |    0    |    0    |    0    |
|          |                        tmp_data_4_V_fu_460                        |    0    |    0    |    0    |    0    |
|          |                        tmp_data_5_V_fu_464                        |    0    |    0    |    0    |    0    |
|          |                        tmp_data_6_V_fu_468                        |    0    |    0    |    0    |    0    |
|          |                        tmp_data_7_V_fu_472                        |    0    |    0    |    0    |    0    |
|          |                        tmp_data_8_V_fu_476                        |    0    |    0    |    0    |    0    |
|          |                        tmp_data_9_V_fu_480                        |    0    |    0    |    0    |    0    |
|          |                        tmp_data_10_V_fu_484                       |    0    |    0    |    0    |    0    |
|          |                        tmp_data_11_V_fu_488                       |    0    |    0    |    0    |    0    |
|          |                        tmp_data_12_V_fu_492                       |    0    |    0    |    0    |    0    |
|          |                        tmp_data_13_V_fu_496                       |    0    |    0    |    0    |    0    |
|          |                        tmp_data_14_V_fu_500                       |    0    |    0    |    0    |    0    |
|          |                        tmp_data_15_V_fu_504                       |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                   |    8    |  1.809  |   1859  |   745   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   data_0_V_reg_508  |   12   |
|  data_10_V_reg_558  |   12   |
|  data_11_V_reg_563  |   12   |
|  data_12_V_reg_568  |   12   |
|  data_13_V_reg_573  |   12   |
|  data_14_V_reg_578  |   12   |
|  data_15_V_reg_583  |   12   |
|  data_16_V_reg_588  |   12   |
|  data_17_V_reg_593  |   12   |
|  data_18_V_reg_598  |   12   |
|  data_19_V_reg_603  |   12   |
|   data_1_V_reg_513  |   12   |
|  data_20_V_reg_608  |   12   |
|  data_21_V_reg_613  |   12   |
|  data_22_V_reg_618  |   12   |
|  data_23_V_reg_623  |   12   |
|  data_24_V_reg_628  |   12   |
|  data_25_V_reg_633  |   12   |
|  data_26_V_reg_638  |   12   |
|  data_27_V_reg_643  |   12   |
|  data_28_V_reg_648  |   12   |
|  data_29_V_reg_653  |   12   |
|   data_2_V_reg_518  |   12   |
|  data_30_V_reg_658  |   12   |
|  data_31_V_reg_663  |   12   |
|   data_3_V_reg_523  |   12   |
|   data_4_V_reg_528  |   12   |
|   data_5_V_reg_533  |   12   |
|   data_6_V_reg_538  |   12   |
|   data_7_V_reg_543  |   12   |
|   data_8_V_reg_548  |   12   |
|   data_9_V_reg_553  |   12   |
| tmp_data_0_V_reg_668|   16   |
|tmp_data_10_V_reg_718|   16   |
|tmp_data_11_V_reg_723|   16   |
|tmp_data_12_V_reg_728|   16   |
|tmp_data_13_V_reg_733|   16   |
|tmp_data_14_V_reg_738|   16   |
|tmp_data_15_V_reg_743|   16   |
| tmp_data_1_V_reg_673|   16   |
| tmp_data_2_V_reg_678|   16   |
| tmp_data_3_V_reg_683|   16   |
| tmp_data_4_V_reg_688|   16   |
| tmp_data_5_V_reg_693|   16   |
| tmp_data_6_V_reg_698|   16   |
| tmp_data_7_V_reg_703|   16   |
| tmp_data_8_V_reg_708|   16   |
| tmp_data_9_V_reg_713|   16   |
+---------------------+--------+
|        Total        |   640  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                Comp                               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244 |  p1  |   2  |  12  |   24   ||    9    |
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244 |  p2  |   2  |  12  |   24   ||    9    |
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244 |  p3  |   2  |  12  |   24   ||    9    |
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244 |  p4  |   2  |  12  |   24   ||    9    |
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244 |  p5  |   2  |  12  |   24   ||    9    |
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244 |  p6  |   2  |  12  |   24   ||    9    |
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244 |  p7  |   2  |  12  |   24   ||    9    |
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244 |  p8  |   2  |  12  |   24   ||    9    |
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244 |  p9  |   2  |  12  |   24   ||    9    |
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244 |  p10 |   2  |  12  |   24   ||    9    |
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244 |  p11 |   2  |  12  |   24   ||    9    |
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244 |  p12 |   2  |  12  |   24   ||    9    |
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244 |  p13 |   2  |  12  |   24   ||    9    |
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244 |  p14 |   2  |  12  |   24   ||    9    |
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244 |  p15 |   2  |  12  |   24   ||    9    |
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244 |  p16 |   2  |  12  |   24   ||    9    |
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244 |  p17 |   2  |  12  |   24   ||    9    |
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244 |  p18 |   2  |  12  |   24   ||    9    |
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244 |  p19 |   2  |  12  |   24   ||    9    |
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244 |  p20 |   2  |  12  |   24   ||    9    |
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244 |  p21 |   2  |  12  |   24   ||    9    |
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244 |  p22 |   2  |  12  |   24   ||    9    |
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244 |  p23 |   2  |  12  |   24   ||    9    |
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244 |  p24 |   2  |  12  |   24   ||    9    |
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244 |  p25 |   2  |  12  |   24   ||    9    |
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244 |  p26 |   2  |  12  |   24   ||    9    |
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244 |  p27 |   2  |  12  |   24   ||    9    |
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244 |  p28 |   2  |  12  |   24   ||    9    |
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244 |  p29 |   2  |  12  |   24   ||    9    |
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244 |  p30 |   2  |  12  |   24   ||    9    |
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244 |  p31 |   2  |  12  |   24   ||    9    |
| grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244 |  p32 |   2  |  12  |   24   ||    9    |
|-------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                               Total                               |      |      |      |   768  ||  19.296 ||   288   |
|-------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    1   |  1859  |   745  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   19   |    -   |   288  |
|  Register |    -   |    -   |   640  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   21   |  2499  |  1033  |
+-----------+--------+--------+--------+--------+
