// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.4
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Compult_fitness (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_0_V_read,
        x_1_V_read,
        G_0_V_read,
        G_1_V_read,
        b_0_V_read,
        b_1_V_read,
        b_2_V_read,
        b_3_V_read,
        ap_return
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 59'b1;
parameter    ap_ST_st2_fsm_1 = 59'b10;
parameter    ap_ST_st3_fsm_2 = 59'b100;
parameter    ap_ST_st4_fsm_3 = 59'b1000;
parameter    ap_ST_st5_fsm_4 = 59'b10000;
parameter    ap_ST_st6_fsm_5 = 59'b100000;
parameter    ap_ST_st7_fsm_6 = 59'b1000000;
parameter    ap_ST_st8_fsm_7 = 59'b10000000;
parameter    ap_ST_st9_fsm_8 = 59'b100000000;
parameter    ap_ST_st10_fsm_9 = 59'b1000000000;
parameter    ap_ST_st11_fsm_10 = 59'b10000000000;
parameter    ap_ST_st12_fsm_11 = 59'b100000000000;
parameter    ap_ST_st13_fsm_12 = 59'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 59'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 59'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 59'b1000000000000000;
parameter    ap_ST_st17_fsm_16 = 59'b10000000000000000;
parameter    ap_ST_st18_fsm_17 = 59'b100000000000000000;
parameter    ap_ST_st19_fsm_18 = 59'b1000000000000000000;
parameter    ap_ST_st20_fsm_19 = 59'b10000000000000000000;
parameter    ap_ST_st21_fsm_20 = 59'b100000000000000000000;
parameter    ap_ST_st22_fsm_21 = 59'b1000000000000000000000;
parameter    ap_ST_st23_fsm_22 = 59'b10000000000000000000000;
parameter    ap_ST_st24_fsm_23 = 59'b100000000000000000000000;
parameter    ap_ST_st25_fsm_24 = 59'b1000000000000000000000000;
parameter    ap_ST_st26_fsm_25 = 59'b10000000000000000000000000;
parameter    ap_ST_st27_fsm_26 = 59'b100000000000000000000000000;
parameter    ap_ST_st28_fsm_27 = 59'b1000000000000000000000000000;
parameter    ap_ST_st29_fsm_28 = 59'b10000000000000000000000000000;
parameter    ap_ST_st30_fsm_29 = 59'b100000000000000000000000000000;
parameter    ap_ST_st31_fsm_30 = 59'b1000000000000000000000000000000;
parameter    ap_ST_st32_fsm_31 = 59'b10000000000000000000000000000000;
parameter    ap_ST_st33_fsm_32 = 59'b100000000000000000000000000000000;
parameter    ap_ST_st34_fsm_33 = 59'b1000000000000000000000000000000000;
parameter    ap_ST_st35_fsm_34 = 59'b10000000000000000000000000000000000;
parameter    ap_ST_st36_fsm_35 = 59'b100000000000000000000000000000000000;
parameter    ap_ST_st37_fsm_36 = 59'b1000000000000000000000000000000000000;
parameter    ap_ST_st38_fsm_37 = 59'b10000000000000000000000000000000000000;
parameter    ap_ST_st39_fsm_38 = 59'b100000000000000000000000000000000000000;
parameter    ap_ST_st40_fsm_39 = 59'b1000000000000000000000000000000000000000;
parameter    ap_ST_st41_fsm_40 = 59'b10000000000000000000000000000000000000000;
parameter    ap_ST_st42_fsm_41 = 59'b100000000000000000000000000000000000000000;
parameter    ap_ST_st43_fsm_42 = 59'b1000000000000000000000000000000000000000000;
parameter    ap_ST_st44_fsm_43 = 59'b10000000000000000000000000000000000000000000;
parameter    ap_ST_st45_fsm_44 = 59'b100000000000000000000000000000000000000000000;
parameter    ap_ST_st46_fsm_45 = 59'b1000000000000000000000000000000000000000000000;
parameter    ap_ST_st47_fsm_46 = 59'b10000000000000000000000000000000000000000000000;
parameter    ap_ST_st48_fsm_47 = 59'b100000000000000000000000000000000000000000000000;
parameter    ap_ST_st49_fsm_48 = 59'b1000000000000000000000000000000000000000000000000;
parameter    ap_ST_st50_fsm_49 = 59'b10000000000000000000000000000000000000000000000000;
parameter    ap_ST_st51_fsm_50 = 59'b100000000000000000000000000000000000000000000000000;
parameter    ap_ST_st52_fsm_51 = 59'b1000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st53_fsm_52 = 59'b10000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st54_fsm_53 = 59'b100000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st55_fsm_54 = 59'b1000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st56_fsm_55 = 59'b10000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st57_fsm_56 = 59'b100000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st58_fsm_57 = 59'b1000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st59_fsm_58 = 59'b10000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_25 = 32'b100101;
parameter    ap_const_lv32_26 = 32'b100110;
parameter    ap_const_lv32_27 = 32'b100111;
parameter    ap_const_lv32_28 = 32'b101000;
parameter    ap_const_lv32_29 = 32'b101001;
parameter    ap_const_lv32_2A = 32'b101010;
parameter    ap_const_lv32_2B = 32'b101011;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv32_31 = 32'b110001;
parameter    ap_const_lv32_32 = 32'b110010;
parameter    ap_const_lv32_33 = 32'b110011;
parameter    ap_const_lv32_34 = 32'b110100;
parameter    ap_const_lv32_36 = 32'b110110;
parameter    ap_const_lv32_37 = 32'b110111;
parameter    ap_const_lv32_38 = 32'b111000;
parameter    ap_const_lv32_39 = 32'b111001;
parameter    ap_const_lv29_0 = 29'b00000000000000000000000000000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv31_0 = 31'b0000000000000000000000000000000;
parameter    ap_const_lv30_0 = 30'b000000000000000000000000000000;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv29_FFFFFFF = 29'b1111111111111111111111111111;
parameter    ap_const_lv29_10000000 = 29'b10000000000000000000000000000;
parameter    ap_const_lv29_1 = 29'b1;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv23_3FFFFF = 23'b1111111111111111111111;
parameter    ap_const_lv23_400000 = 23'b10000000000000000000000;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv23_0 = 23'b00000000000000000000000;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv27_3FFFFFF = 27'b11111111111111111111111111;
parameter    ap_const_lv27_4000000 = 27'b100000000000000000000000000;
parameter    ap_const_lv27_0 = 27'b000000000000000000000000000;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv22_0 = 22'b0000000000000000000000;
parameter    ap_const_lv32_35 = 32'b110101;
parameter    ap_const_lv3_7 = 3'b111;
parameter    ap_const_lv75_349F7 = 75'b110100100111110111;
parameter    ap_const_lv75_39E5B = 75'b111001111001011011;
parameter    ap_const_lv28_0 = 28'b0000000000000000000000000000;
parameter    ap_const_lv49_0 = 49'b0000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_51 = 32'b1010001;
parameter    ap_const_lv32_50 = 32'b1010000;
parameter    ap_const_lv48_0 = 48'b000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_7FFFFFFF = 32'b1111111111111111111111111111111;
parameter    ap_const_lv32_80000000 = 32'b10000000000000000000000000000000;
parameter    ap_const_lv75_385DE = 75'b111000010111011110;
parameter    ap_const_lv44_4E20 = 44'b100111000100000;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv26_0 = 26'b00000000000000000000000000;
parameter    ap_const_lv32_3C = 32'b111100;
parameter    ap_const_lv25_0 = 25'b0000000000000000000000000;
parameter    ap_const_lv32_3A = 32'b111010;
parameter    ap_const_lv32_3B = 32'b111011;
parameter    ap_const_lv24_0 = 24'b000000000000000000000000;
parameter    ap_const_lv31_3FFFFFFF = 31'b111111111111111111111111111111;
parameter    ap_const_lv31_40000000 = 31'b1000000000000000000000000000000;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv32_2D = 32'b101101;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_2C = 32'b101100;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [28:0] x_0_V_read;
input  [28:0] x_1_V_read;
input  [27:0] G_0_V_read;
input  [27:0] G_1_V_read;
input  [30:0] b_0_V_read;
input  [30:0] b_1_V_read;
input  [30:0] b_2_V_read;
input  [30:0] b_3_V_read;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
(* fsm_encoding = "none" *) reg   [58:0] ap_CS_fsm = 59'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_77;
reg   [0:0] tmp_113_reg_3766;
reg   [0:0] tmp_114_reg_3773;
reg   [0:0] tmp_123_reg_3780;
reg   [0:0] tmp_124_reg_3787;
wire   [27:0] tmp_92_fu_466_p1;
reg   [27:0] tmp_92_reg_3794;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_113;
wire   [0:0] overflow_fu_514_p2;
reg   [0:0] overflow_reg_3799;
wire   [0:0] underflow9_fu_538_p2;
reg   [0:0] underflow9_reg_3805;
wire   [27:0] tmp_102_fu_553_p1;
reg   [27:0] tmp_102_reg_3812;
wire   [0:0] overflow_1_1_fu_601_p2;
reg   [0:0] overflow_1_1_reg_3817;
wire   [0:0] underflow_1_1_fu_625_p2;
reg   [0:0] underflow_1_1_reg_3823;
wire   [0:0] tmp_1_fu_631_p2;
reg   [0:0] tmp_1_reg_3830;
wire   [0:0] tmp_39_fu_636_p2;
reg   [0:0] tmp_39_reg_3835;
reg   [0:0] tmp_95_reg_3840;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_136;
reg   [22:0] p_Val2_s_reg_3847;
reg   [0:0] tmp_96_reg_3852;
wire   [5:0] tmp_97_fu_737_p1;
reg   [5:0] tmp_97_reg_3857;
reg   [0:0] tmp_98_reg_3862;
reg   [0:0] tmp_99_reg_3867;
reg   [0:0] tmp_101_reg_3872;
reg   [1:0] tmp_26_reg_3877;
reg   [0:0] tmp_105_reg_3883;
reg   [22:0] p_Val2_10_1_reg_3890;
reg   [0:0] tmp_106_reg_3895;
wire   [5:0] tmp_107_fu_855_p1;
reg   [5:0] tmp_107_reg_3900;
reg   [0:0] tmp_108_reg_3905;
reg   [0:0] tmp_109_reg_3910;
reg   [0:0] tmp_111_reg_3915;
reg   [1:0] tmp_30_reg_3920;
reg   [0:0] tmp_115_reg_3926;
reg   [22:0] p_Val2_10_2_reg_3933;
reg   [0:0] tmp_116_reg_3938;
wire   [5:0] tmp_117_fu_976_p1;
reg   [5:0] tmp_117_reg_3943;
reg   [0:0] tmp_118_reg_3948;
reg   [0:0] tmp_119_reg_3953;
reg   [0:0] tmp_121_reg_3958;
reg   [1:0] tmp_35_reg_3963;
reg   [0:0] tmp_125_reg_3969;
reg   [22:0] p_Val2_10_3_reg_3976;
reg   [0:0] tmp_126_reg_3981;
wire   [5:0] tmp_127_fu_1097_p1;
reg   [5:0] tmp_127_reg_3986;
reg   [0:0] tmp_128_reg_3991;
reg   [0:0] tmp_129_reg_3996;
reg   [0:0] tmp_131_reg_4001;
reg   [1:0] tmp_42_reg_4006;
wire   [22:0] p_Val2_2_fu_1154_p2;
reg   [22:0] p_Val2_2_reg_4012;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_207;
reg   [0:0] tmp_100_reg_4018;
wire   [22:0] p_Val2_13_1_fu_1186_p2;
reg   [22:0] p_Val2_13_1_reg_4025;
reg   [0:0] tmp_110_reg_4031;
wire   [22:0] p_Val2_13_2_fu_1218_p2;
reg   [22:0] p_Val2_13_2_reg_4038;
reg   [0:0] tmp_120_reg_4044;
wire   [22:0] p_Val2_13_3_fu_1250_p2;
reg   [22:0] p_Val2_13_3_reg_4051;
reg   [0:0] tmp_130_reg_4057;
wire   [0:0] p_38_i_fu_1309_p2;
reg   [0:0] p_38_i_reg_4064;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_230;
wire   [0:0] brmerge_i1_fu_1321_p2;
reg   [0:0] brmerge_i1_reg_4069;
wire   [0:0] brmerge40_demorgan_i_fu_1326_p2;
reg   [0:0] brmerge40_demorgan_i_reg_4074;
wire   [0:0] tmp_demorgan_fu_1331_p2;
reg   [0:0] tmp_demorgan_reg_4079;
wire   [0:0] p_38_i_1_fu_1383_p2;
reg   [0:0] p_38_i_1_reg_4084;
wire   [0:0] brmerge_i1_1_fu_1395_p2;
reg   [0:0] brmerge_i1_1_reg_4089;
wire   [0:0] brmerge40_demorgan_i_1_fu_1400_p2;
reg   [0:0] brmerge40_demorgan_i_1_reg_4094;
wire   [0:0] tmp184_demorgan_fu_1405_p2;
reg   [0:0] tmp184_demorgan_reg_4099;
wire   [0:0] p_38_i_2_fu_1457_p2;
reg   [0:0] p_38_i_2_reg_4104;
wire   [0:0] brmerge_i1_2_fu_1469_p2;
reg   [0:0] brmerge_i1_2_reg_4109;
wire   [0:0] brmerge40_demorgan_i_2_fu_1474_p2;
reg   [0:0] brmerge40_demorgan_i_2_reg_4114;
wire   [0:0] tmp186_demorgan_fu_1479_p2;
reg   [0:0] tmp186_demorgan_reg_4119;
wire   [0:0] p_38_i_3_fu_1531_p2;
reg   [0:0] p_38_i_3_reg_4124;
wire   [0:0] brmerge_i1_3_fu_1543_p2;
reg   [0:0] brmerge_i1_3_reg_4129;
wire   [0:0] brmerge40_demorgan_i_3_fu_1548_p2;
reg   [0:0] brmerge40_demorgan_i_3_reg_4134;
wire   [0:0] tmp188_demorgan_fu_1553_p2;
reg   [0:0] tmp188_demorgan_reg_4139;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_269;
wire   [22:0] aa_0_V_fu_1609_p3;
reg   [22:0] aa_0_V_reg_4154;
wire   [22:0] aa_1_V_fu_1667_p3;
reg   [22:0] aa_1_V_reg_4159;
wire   [22:0] aa_2_V_fu_1725_p3;
reg   [22:0] aa_2_V_reg_4164;
wire   [22:0] aa_3_V_fu_1783_p3;
reg   [22:0] aa_3_V_reg_4169;
wire   [2:0] k_1_fu_1797_p2;
reg   [2:0] k_1_reg_4177;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_bdd_288;
wire   [1:0] tmp_132_fu_1803_p1;
reg   [1:0] tmp_132_reg_4182;
wire   [0:0] exitcond2_fu_1791_p2;
wire   [0:0] sel_tmp_fu_1807_p2;
reg   [0:0] sel_tmp_reg_4189;
wire   [0:0] sel_tmp2_fu_1819_p2;
reg   [0:0] sel_tmp2_reg_4196;
wire   [22:0] sel_tmp3_fu_1825_p3;
reg   [22:0] sel_tmp3_reg_4203;
wire   [0:0] sel_tmp4_fu_1832_p2;
reg   [0:0] sel_tmp4_reg_4208;
wire   [0:0] tmp_s_fu_1843_p2;
reg   [0:0] tmp_s_reg_4216;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_bdd_311;
wire   [26:0] min_0_V_fu_1923_p3;
reg   [26:0] min_0_V_reg_4223;
wire   [0:0] sel_tmp9_fu_1931_p2;
reg   [0:0] sel_tmp9_reg_4231;
wire   [0:0] sel_tmp5_fu_1937_p2;
reg   [0:0] sel_tmp5_reg_4237;
wire   [0:0] sel_tmp11_fu_1969_p2;
reg   [0:0] sel_tmp11_reg_4243;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_bdd_328;
wire   [26:0] min_3_V_4_fu_2025_p3;
reg   [26:0] min_3_V_4_reg_4268;
wire   [0:0] sel_tmp14_fu_2033_p2;
reg   [0:0] sel_tmp14_reg_4273;
wire   [26:0] min_3_V_19_fu_2066_p3;
reg   [26:0] min_3_V_19_reg_4281;
wire   [26:0] min_3_V_25_fu_2096_p3;
reg   [26:0] min_3_V_25_reg_4286;
wire   [26:0] min_3_V_30_fu_2175_p3;
reg   [26:0] min_3_V_30_reg_4291;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_bdd_349;
wire  signed [53:0] OP1_V_2_fu_2202_p1;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_bdd_358;
wire  signed [53:0] grp_fu_2205_p2;
reg  signed [53:0] p_Val2_19_reg_4302;
reg    ap_sig_cseq_ST_st16_fsm_15;
reg    ap_sig_bdd_367;
reg   [0:0] qbit_reg_4307;
wire   [21:0] tmp_138_fu_2219_p1;
reg   [21:0] tmp_138_reg_4312;
reg   [0:0] signbit_reg_4317;
reg    ap_sig_cseq_ST_st17_fsm_16;
reg    ap_sig_bdd_380;
reg   [28:0] p_Val2_27_reg_4323;
reg   [0:0] tmp_139_reg_4328;
wire   [0:0] qb_assign_9_fu_2289_p2;
reg   [0:0] qb_assign_9_reg_4333;
wire   [0:0] Range1_all_ones_4_fu_2328_p2;
reg   [0:0] Range1_all_ones_4_reg_4338;
wire   [0:0] Range1_all_zeros_1_fu_2334_p2;
reg   [0:0] Range1_all_zeros_1_reg_4345;
wire   [0:0] p_41_i_i_fu_2346_p2;
reg   [0:0] p_41_i_i_reg_4350;
wire   [28:0] p_Val2_28_fu_2355_p2;
reg   [28:0] p_Val2_28_reg_4355;
reg    ap_sig_cseq_ST_st18_fsm_17;
reg    ap_sig_bdd_401;
wire   [0:0] newsignbit_9_fu_2360_p3;
reg   [0:0] newsignbit_9_reg_4361;
wire   [0:0] deleted_zeros_3_fu_2379_p3;
reg   [0:0] deleted_zeros_3_reg_4367;
wire   [0:0] deleted_ones_4_fu_2385_p3;
reg   [0:0] deleted_ones_4_reg_4372;
wire   [0:0] p_38_i_i_fu_2391_p2;
reg   [0:0] p_38_i_i_reg_4377;
wire   [0:0] overflow_8_fu_2411_p2;
reg   [0:0] overflow_8_reg_4383;
reg    ap_sig_cseq_ST_st19_fsm_18;
reg    ap_sig_bdd_418;
wire   [0:0] underflow_8_fu_2432_p2;
reg   [0:0] underflow_8_reg_4388;
wire   [0:0] underflow_5_not_fu_2443_p2;
reg   [0:0] underflow_5_not_reg_4394;
wire   [28:0] sum_V_fu_2465_p3;
reg    ap_sig_cseq_ST_st20_fsm_19;
reg    ap_sig_bdd_431;
wire   [1:0] j_2_fu_2478_p2;
reg   [1:0] j_2_reg_4407;
reg    ap_sig_cseq_ST_st21_fsm_20;
reg    ap_sig_bdd_440;
wire   [28:0] tmp_62_fu_2488_p3;
reg   [28:0] tmp_62_reg_4412;
wire   [0:0] exitcond5_fu_2472_p2;
wire  signed [74:0] OP2_V_4_cast_cast_fu_2494_p3;
reg  signed [74:0] OP2_V_4_cast_cast_reg_4417;
reg    ap_sig_cseq_ST_st22_fsm_21;
reg    ap_sig_bdd_456;
wire  signed [74:0] grp_fu_2513_p2;
reg  signed [74:0] p_Val2_10_reg_4427;
reg    ap_sig_cseq_ST_st27_fsm_26;
reg    ap_sig_bdd_465;
reg   [0:0] tmp_145_reg_4432;
wire   [47:0] tmp_146_fu_2526_p1;
reg   [47:0] tmp_146_reg_4437;
reg   [0:0] tmp_144_reg_4442;
reg    ap_sig_cseq_ST_st28_fsm_27;
reg    ap_sig_bdd_478;
reg   [31:0] p_Val2_24_reg_4450;
reg   [0:0] tmp_147_reg_4455;
wire   [0:0] qb_assign_7_fu_2596_p2;
reg   [0:0] qb_assign_7_reg_4461;
wire   [31:0] p_Val2_25_fu_2604_p2;
reg   [31:0] p_Val2_25_reg_4466;
reg    ap_sig_cseq_ST_st29_fsm_28;
reg    ap_sig_bdd_493;
wire   [0:0] tmp_149_fu_2609_p3;
reg   [0:0] tmp_149_reg_4472;
wire   [0:0] tmp_67_fu_2617_p2;
reg   [0:0] tmp_67_reg_4479;
wire   [0:0] overflow_6_fu_2659_p2;
reg   [0:0] overflow_6_reg_4484;
reg    ap_sig_cseq_ST_st30_fsm_29;
reg    ap_sig_bdd_506;
wire   [0:0] underflow_6_fu_2676_p2;
reg   [0:0] underflow_6_reg_4489;
wire   [0:0] underflow_6_not_fu_2687_p2;
reg   [0:0] underflow_6_not_reg_4495;
wire   [31:0] xH_0_V_fu_2710_p3;
reg    ap_sig_cseq_ST_st31_fsm_30;
reg    ap_sig_bdd_519;
wire   [1:0] j_2_1_fu_2723_p2;
reg   [1:0] j_2_1_reg_4508;
reg    ap_sig_cseq_ST_st32_fsm_31;
reg    ap_sig_bdd_528;
wire   [28:0] tmp_71_fu_2733_p3;
reg   [28:0] tmp_71_reg_4513;
wire   [0:0] exitcond5_1_fu_2717_p2;
wire  signed [74:0] OP2_V_4_1_cast_cast_fu_2739_p3;
reg  signed [74:0] OP2_V_4_1_cast_cast_reg_4518;
reg    ap_sig_cseq_ST_st33_fsm_32;
reg    ap_sig_bdd_544;
wire  signed [74:0] grp_fu_2758_p2;
reg  signed [74:0] p_Val2_24_1_reg_4528;
reg    ap_sig_cseq_ST_st38_fsm_37;
reg    ap_sig_bdd_553;
reg   [0:0] tmp_152_reg_4533;
wire   [47:0] tmp_153_fu_2771_p1;
reg   [47:0] tmp_153_reg_4538;
reg   [0:0] tmp_151_reg_4543;
reg    ap_sig_cseq_ST_st39_fsm_38;
reg    ap_sig_bdd_566;
reg   [31:0] p_Val2_26_1_reg_4551;
reg   [0:0] tmp_154_reg_4556;
wire   [0:0] qb_assign_7_1_fu_2841_p2;
reg   [0:0] qb_assign_7_1_reg_4562;
wire   [31:0] p_Val2_32_1_fu_2849_p2;
reg   [31:0] p_Val2_32_1_reg_4567;
reg    ap_sig_cseq_ST_st40_fsm_39;
reg    ap_sig_bdd_581;
wire   [0:0] tmp_156_fu_2854_p3;
reg   [0:0] tmp_156_reg_4573;
wire   [0:0] tmp_108_1_fu_2862_p2;
reg   [0:0] tmp_108_1_reg_4580;
wire   [0:0] overflow_6_1_fu_2904_p2;
reg   [0:0] overflow_6_1_reg_4585;
reg    ap_sig_cseq_ST_st41_fsm_40;
reg    ap_sig_bdd_594;
wire   [0:0] underflow_6_1_fu_2921_p2;
reg   [0:0] underflow_6_1_reg_4590;
wire   [0:0] underflow_6_not_1_fu_2932_p2;
reg   [0:0] underflow_6_not_1_reg_4596;
wire   [31:0] xH_1_V_fu_2955_p3;
reg    ap_sig_cseq_ST_st42_fsm_41;
reg    ap_sig_bdd_607;
wire   [1:0] i_5_fu_2968_p2;
reg   [1:0] i_5_reg_4609;
reg    ap_sig_cseq_ST_st43_fsm_42;
reg    ap_sig_bdd_616;
wire   [31:0] xH_V_load_phi_fu_2978_p3;
reg   [31:0] xH_V_load_phi_reg_4614;
wire   [0:0] exitcond_fu_2962_p2;
wire   [28:0] x_1_V_read_assign_2_fu_2986_p3;
reg   [28:0] x_1_V_read_assign_2_reg_4619;
wire  signed [28:0] r_V_1_fu_3002_p2;
reg  signed [28:0] r_V_1_reg_4625;
reg    ap_sig_cseq_ST_st44_fsm_43;
reg    ap_sig_bdd_638;
wire  signed [60:0] grp_fu_3024_p2;
reg  signed [60:0] p_Val2_7_84_reg_4655;
reg    ap_sig_cseq_ST_st49_fsm_48;
reg    ap_sig_bdd_653;
reg   [0:0] qbit_7_reg_4660;
wire   [24:0] tmp_166_fu_3050_p1;
reg   [24:0] tmp_166_reg_4665;
wire  signed [55:0] grp_fu_3036_p2;
reg  signed [55:0] p_Val2_20_reg_4670;
reg   [0:0] qbit_8_reg_4675;
wire   [23:0] tmp_173_fu_3062_p1;
reg   [23:0] tmp_173_reg_4680;
reg   [0:0] signbit_4_reg_4685;
reg    ap_sig_cseq_ST_st50_fsm_49;
reg    ap_sig_bdd_672;
reg   [31:0] p_Val2_17_reg_4691;
reg   [0:0] tmp_167_reg_4696;
wire   [0:0] qb_assign_5_fu_3128_p2;
reg   [0:0] qb_assign_5_reg_4701;
wire   [0:0] Range1_all_ones_2_fu_3167_p2;
reg   [0:0] Range1_all_ones_2_reg_4706;
wire   [0:0] Range1_all_zeros_2_fu_3173_p2;
reg   [0:0] Range1_all_zeros_2_reg_4713;
wire   [0:0] p_41_i_i1_fu_3185_p2;
reg   [0:0] p_41_i_i1_reg_4718;
reg   [0:0] signbit_5_reg_4723;
reg   [30:0] p_Val2_22_reg_4732;
reg   [0:0] tmp_174_reg_4737;
wire   [0:0] qb_assign_s_fu_3257_p2;
reg   [0:0] qb_assign_s_reg_4743;
wire   [31:0] p_Val2_18_fu_3265_p2;
reg   [31:0] p_Val2_18_reg_4748;
reg    ap_sig_cseq_ST_st51_fsm_50;
reg    ap_sig_bdd_701;
wire   [0:0] newsignbit_10_fu_3270_p3;
reg   [0:0] newsignbit_10_reg_4754;
wire   [0:0] deleted_zeros_2_fu_3289_p3;
reg   [0:0] deleted_zeros_2_reg_4760;
wire   [0:0] deleted_ones_2_fu_3295_p3;
reg   [0:0] deleted_ones_2_reg_4765;
wire   [0:0] p_38_i_i1_fu_3301_p2;
reg   [0:0] p_38_i_i1_reg_4770;
wire   [30:0] p_Val2_23_fu_3309_p2;
reg   [30:0] p_Val2_23_reg_4776;
wire   [0:0] newsignbit_11_fu_3314_p3;
reg   [0:0] newsignbit_11_reg_4782;
wire   [0:0] p_38_i_i2_fu_3349_p2;
reg   [0:0] p_38_i_i2_reg_4788;
wire   [0:0] p_not_i_i5_fu_3354_p2;
reg   [0:0] p_not_i_i5_reg_4794;
wire   [0:0] brmerge40_demorgan_i_i3_fu_3360_p2;
reg   [0:0] brmerge40_demorgan_i_i3_reg_4799;
wire   [0:0] overflow_10_fu_3380_p2;
reg   [0:0] overflow_10_reg_4804;
reg    ap_sig_cseq_ST_st52_fsm_51;
reg    ap_sig_bdd_728;
wire   [0:0] underflow_10_fu_3401_p2;
reg   [0:0] underflow_10_reg_4809;
wire   [0:0] underflow_7_not_fu_3412_p2;
reg   [0:0] underflow_7_not_reg_4815;
wire   [30:0] Gx_V_fu_3471_p3;
reg   [30:0] Gx_V_reg_4820;
wire   [31:0] xHx_V_fu_3496_p3;
reg    ap_sig_cseq_ST_st53_fsm_52;
reg    ap_sig_bdd_743;
wire  signed [43:0] grp_fu_3012_p2;
reg  signed [43:0] p_Val2_6_86_reg_4830;
reg    ap_sig_cseq_ST_st55_fsm_54;
reg    ap_sig_bdd_752;
reg   [0:0] signbit_6_reg_4835;
reg    ap_sig_cseq_ST_st56_fsm_55;
reg    ap_sig_bdd_761;
reg   [31:0] p_Val2_14_reg_4844;
reg   [0:0] qbit_9_reg_4849;
wire   [11:0] tmp_159_fu_3568_p1;
reg   [11:0] tmp_159_reg_4854;
reg   [0:0] tmp_160_reg_4859;
reg   [0:0] tmp_161_reg_4865;
wire   [0:0] qb_assign_3_fu_3598_p2;
reg   [0:0] qb_assign_3_reg_4870;
reg    ap_sig_cseq_ST_st57_fsm_56;
reg    ap_sig_bdd_780;
wire   [31:0] p_Val2_15_fu_3606_p2;
reg   [31:0] p_Val2_15_reg_4875;
reg    ap_sig_cseq_ST_st58_fsm_57;
reg    ap_sig_bdd_789;
wire   [0:0] newsignbit_12_fu_3611_p3;
reg   [0:0] newsignbit_12_reg_4881;
wire   [0:0] p_38_i1_fu_3646_p2;
reg   [0:0] p_38_i1_reg_4887;
wire   [0:0] p_not_i1_fu_3651_p2;
reg   [0:0] p_not_i1_reg_4893;
wire   [0:0] brmerge40_demorgan_i1_fu_3657_p2;
reg   [0:0] brmerge40_demorgan_i1_reg_4898;
reg   [28:0] p_Val2_3_74_reg_320;
reg   [2:0] k_reg_332;
reg   [31:0] xH_V_reg_343;
reg   [1:0] j1_reg_355;
reg   [31:0] xH_V_1_reg_366;
reg   [1:0] j1_1_reg_378;
reg   [30:0] p_Val2_5_reg_389;
reg   [31:0] p_Val2_8_reg_401;
reg   [1:0] i_2_reg_413;
reg   [26:0] min_V_fu_256;
wire   [26:0] min_V_0_3_fu_2154_p3;
reg   [26:0] min_3_V_14_fu_260;
wire   [26:0] min_3_V_27_fu_2140_p3;
reg   [26:0] min_3_V_15_fu_264;
wire   [26:0] min_3_V_21_fu_2128_p3;
reg   [26:0] min_3_V_16_fu_268;
wire   [26:0] min_3_V_6_fu_2116_p3;
wire  signed [29:0] OP2_V_cast_fu_457_p1;
wire  signed [29:0] p_Val2_1_fu_460_p2;
wire   [1:0] tmp_24_fu_486_p4;
wire   [0:0] tmp_94_fu_478_p3;
wire   [0:0] p_not_i_i_fu_496_p2;
wire   [0:0] tmp_93_fu_470_p3;
wire   [0:0] brmerge_i_i_fu_502_p2;
wire   [0:0] tmp_44_fu_508_p2;
wire   [0:0] p_not38_i_i_fu_526_p2;
wire   [0:0] newsignbit_0_not_i_i_fu_520_p2;
wire   [0:0] brmerge39_i_i_fu_532_p2;
wire  signed [29:0] OP2_V_124_1_cast_fu_544_p1;
wire  signed [29:0] p_Val2_1_1_1_fu_547_p2;
wire   [1:0] tmp_28_fu_573_p4;
wire   [0:0] tmp_104_fu_565_p3;
wire   [0:0] p_not_i_i_1_1_fu_583_p2;
wire   [0:0] tmp_103_fu_557_p3;
wire   [0:0] brmerge_i_i_1_1_fu_589_p2;
wire   [0:0] tmp_44_1_1_fu_595_p2;
wire   [0:0] p_not38_i_i_1_1_fu_613_p2;
wire   [0:0] newsignbit_0_not_i_i_1_1_fu_607_p2;
wire   [0:0] brmerge39_i_i_1_1_fu_619_p2;
wire   [0:0] underflow_not_fu_668_p2;
wire   [0:0] brmerge_i_i_i_fu_664_p2;
wire   [28:0] tmp_50_fu_657_p3;
wire   [0:0] brmerge_fu_673_p2;
wire   [28:0] p_Val2_3_mux_fu_678_p3;
wire   [28:0] p_Val2_3_fu_686_p3;
wire   [28:0] this_assign_1_fu_693_p3;
wire  signed [31:0] tmp_26_cast_fu_701_p1;
wire  signed [31:0] b_0_V_read_cast_fu_653_p1;
wire  signed [31:0] p_Val2_9_fu_705_p2;
wire   [0:0] underflow_not_1_1_fu_786_p2;
wire   [0:0] brmerge_i_i_i_1_1_fu_782_p2;
wire   [28:0] tmp_36_1_1_fu_775_p3;
wire   [0:0] brmerge_1_1_fu_791_p2;
wire   [28:0] p_Val2_3_mux_1_1_fu_796_p3;
wire   [28:0] p_Val2_3_1_1_fu_804_p3;
wire   [28:0] this_assign_1_1_1_fu_811_p3;
wire  signed [31:0] tmp_26_1_cast_fu_819_p1;
wire  signed [31:0] b_1_V_read_cast_fu_649_p1;
wire  signed [31:0] p_Val2_9_1_fu_823_p2;
wire   [0:0] p_Result_25_2_0_not_fu_906_p2;
wire   [0:0] brmerge_i_i_i_2_fu_902_p2;
wire   [28:0] tmp_112_fu_893_p2;
wire   [0:0] underflow_2_fu_898_p2;
wire   [0:0] brmerge_2_fu_911_p2;
wire   [28:0] p_Val2_3_mux_2_fu_916_p3;
wire   [28:0] p_Val2_3_2_fu_924_p3;
wire   [28:0] this_assign_1_2_fu_932_p3;
wire  signed [31:0] tmp_26_2_cast_fu_940_p1;
wire  signed [31:0] b_2_V_read_cast_fu_645_p1;
wire  signed [31:0] p_Val2_9_2_fu_944_p2;
wire   [0:0] tmp_44_3_1_fu_1019_p2;
wire   [0:0] brmerge_i_i_i_3_1_fu_1028_p2;
wire   [28:0] tmp_122_fu_1014_p2;
wire   [0:0] underflow_350_1_fu_1024_p2;
wire   [0:0] underflow_not_3_1_fu_1032_p2;
wire   [28:0] p_Val2_3_mux_3_1_fu_1037_p3;
wire   [28:0] p_Val2_3_3_1_fu_1045_p3;
wire   [28:0] this_assign_1_3_1_fu_1053_p3;
wire  signed [31:0] tmp_26_3_cast_fu_1061_p1;
wire  signed [31:0] b_3_V_read_cast_fu_641_p1;
wire  signed [31:0] p_Val2_9_3_fu_1065_p2;
wire   [0:0] r_fu_1135_p2;
wire   [0:0] r_i_i_fu_1140_p2;
wire   [0:0] qb_assign_1_fu_1145_p2;
wire   [22:0] tmp_33_fu_1150_p1;
wire   [0:0] r_s_fu_1167_p2;
wire   [0:0] r_i_i_1_fu_1172_p2;
wire   [0:0] qb_assign_1_1_fu_1177_p2;
wire   [22:0] tmp_33_1_fu_1182_p1;
wire   [0:0] r_2_fu_1199_p2;
wire   [0:0] r_i_i_2_fu_1204_p2;
wire   [0:0] qb_assign_1_2_fu_1209_p2;
wire   [22:0] tmp_33_2_fu_1214_p1;
wire   [0:0] r_6_fu_1231_p2;
wire   [0:0] r_i_i_3_fu_1236_p2;
wire   [0:0] qb_assign_1_3_fu_1241_p2;
wire   [22:0] tmp_33_3_fu_1246_p1;
wire   [0:0] tmp_43_fu_1263_p2;
wire   [0:0] carry_1_fu_1268_p2;
wire   [0:0] Range1_all_ones_fu_1273_p2;
wire   [0:0] Range1_all_zeros_fu_1278_p2;
wire   [0:0] tmp_49_fu_1291_p2;
wire   [0:0] p_41_i_fu_1296_p2;
wire   [0:0] deleted_zeros_fu_1283_p3;
wire   [0:0] p_not_i_fu_1315_p2;
wire   [0:0] deleted_ones_fu_1301_p3;
wire   [0:0] tmp_43_1_fu_1337_p2;
wire   [0:0] carry_1_1_fu_1342_p2;
wire   [0:0] Range1_all_ones_s_fu_1347_p2;
wire   [0:0] Range1_all_zeros_s_fu_1352_p2;
wire   [0:0] tmp_49_1_fu_1365_p2;
wire   [0:0] p_41_i_1_fu_1370_p2;
wire   [0:0] deleted_zeros_s_fu_1357_p3;
wire   [0:0] p_not_i_1_fu_1389_p2;
wire   [0:0] deleted_ones_s_fu_1375_p3;
wire   [0:0] tmp_43_2_fu_1411_p2;
wire   [0:0] carry_1_2_fu_1416_p2;
wire   [0:0] Range1_all_ones_6_fu_1421_p2;
wire   [0:0] Range1_all_zeros_5_fu_1426_p2;
wire   [0:0] tmp_49_2_fu_1439_p2;
wire   [0:0] p_41_i_2_fu_1444_p2;
wire   [0:0] deleted_zeros_5_fu_1431_p3;
wire   [0:0] p_not_i_2_fu_1463_p2;
wire   [0:0] deleted_ones_3_fu_1449_p3;
wire   [0:0] tmp_43_3_fu_1485_p2;
wire   [0:0] carry_1_3_fu_1490_p2;
wire   [0:0] Range1_all_ones_3_fu_1495_p2;
wire   [0:0] Range1_all_zeros_6_fu_1500_p2;
wire   [0:0] tmp_49_3_fu_1513_p2;
wire   [0:0] p_41_i_3_fu_1518_p2;
wire   [0:0] deleted_zeros_6_fu_1505_p3;
wire   [0:0] p_not_i_3_fu_1537_p2;
wire   [0:0] deleted_ones_6_fu_1523_p3;
wire   [0:0] tmp_53_fu_1559_p2;
wire   [0:0] tmp_fu_1569_p2;
wire   [0:0] underflow_3_fu_1574_p2;
wire   [0:0] overflow_3_fu_1564_p2;
wire   [0:0] tmp27_fu_1585_p2;
wire   [0:0] brmerge_i_i4_fu_1579_p2;
wire   [0:0] underflow_3_not_fu_1590_p2;
wire   [22:0] p_Val2_13_mux_fu_1595_p3;
wire   [22:0] p_Val2_1_70_fu_1602_p3;
wire   [0:0] tmp_73_1_fu_1617_p2;
wire   [0:0] tmp31_fu_1627_p2;
wire   [0:0] underflow_3_1_fu_1632_p2;
wire   [0:0] overflow_3_1_fu_1622_p2;
wire   [0:0] tmp32_fu_1643_p2;
wire   [0:0] brmerge_i_i4_1_fu_1637_p2;
wire   [0:0] underflow_3_not_1_fu_1648_p2;
wire   [22:0] p_Val2_13_mux_1_fu_1653_p3;
wire   [22:0] p_Val2_13_1_71_fu_1660_p3;
wire   [0:0] tmp_73_2_fu_1675_p2;
wire   [0:0] tmp36_fu_1685_p2;
wire   [0:0] underflow_3_2_fu_1690_p2;
wire   [0:0] overflow_3_2_fu_1680_p2;
wire   [0:0] tmp37_fu_1701_p2;
wire   [0:0] brmerge_i_i4_2_fu_1695_p2;
wire   [0:0] underflow_3_not_2_fu_1706_p2;
wire   [22:0] p_Val2_13_mux_2_fu_1711_p3;
wire   [22:0] p_Val2_13_2_72_fu_1718_p3;
wire   [0:0] tmp_73_3_fu_1733_p2;
wire   [0:0] tmp43_fu_1743_p2;
wire   [0:0] underflow_3_3_fu_1748_p2;
wire   [0:0] overflow_3_3_fu_1738_p2;
wire   [0:0] tmp44_fu_1759_p2;
wire   [0:0] brmerge_i_i4_3_fu_1753_p2;
wire   [0:0] underflow_3_not_3_fu_1764_p2;
wire   [22:0] p_Val2_13_mux_3_fu_1769_p3;
wire   [22:0] p_Val2_13_3_73_fu_1776_p3;
wire   [22:0] sel_tmp1_fu_1813_p3;
wire   [22:0] p_Val2_s_75_fu_1838_p3;
wire   [21:0] tmp_134_fu_1857_p1;
wire   [0:0] newsignbit_fu_1869_p3;
wire   [0:0] isneg_fu_1849_p3;
wire   [0:0] tmp_46_fu_1877_p2;
wire   [0:0] isneg_5_not_fu_1895_p2;
wire   [0:0] brmerge_i_i3_fu_1889_p2;
wire   [26:0] p_Val2_4_fu_1861_p3;
wire   [0:0] underflow_fu_1883_p2;
wire   [0:0] brmerge4_fu_1901_p2;
wire   [26:0] p_Val2_4_mux_fu_1907_p3;
wire   [26:0] p_Val2_4_76_fu_1915_p3;
wire   [0:0] sel_tmp6_fu_1942_p2;
wire   [0:0] sel_tmp8_fu_1947_p2;
wire   [0:0] sel_tmp10_fu_1952_p2;
wire   [0:0] tmp46_fu_1963_p2;
wire   [0:0] tmp45_fu_1957_p2;
wire   [0:0] sel_tmp7_fu_1990_p2;
wire   [26:0] min_3_V_fu_1984_p3;
wire   [26:0] min_3_V_1_fu_1994_p3;
wire   [0:0] sel_tmp12_fu_2009_p2;
wire   [26:0] min_3_V_2_fu_2002_p3;
wire   [0:0] sel_tmp13_fu_2021_p2;
wire   [26:0] min_3_V_3_fu_2013_p3;
wire   [26:0] min_3_V_7_fu_2037_p3;
wire   [26:0] min_3_V_8_fu_2043_p3;
wire   [26:0] min_3_V_9_fu_2051_p3;
wire   [26:0] min_3_V_18_fu_2058_p3;
wire   [26:0] min_3_V_22_fu_2074_p3;
wire   [26:0] min_3_V_23_fu_2081_p3;
wire   [26:0] min_3_V_24_fu_2088_p3;
wire   [0:0] sel_tmp15_fu_2112_p2;
wire   [26:0] min_3_V_5_fu_2107_p3;
wire   [26:0] min_3_V_20_fu_2123_p3;
wire   [26:0] min_3_V_26_fu_2135_p3;
wire   [26:0] sel_tmp16_fu_2147_p3;
wire   [26:0] min_3_V_28_fu_2161_p3;
wire   [26:0] min_3_V_29_fu_2168_p3;
wire  signed [26:0] grp_fu_2205_p0;
wire  signed [26:0] grp_fu_2205_p1;
wire   [51:0] tmp_55_fu_2223_p3;
wire  signed [54:0] tmp_94_cast_fu_2231_p1;
wire   [54:0] tmp_56_fu_2235_p1;
wire  signed [54:0] p_Val2_26_fu_2238_p2;
wire   [0:0] tmp_140_fu_2275_p3;
wire   [0:0] r_5_fu_2262_p2;
wire   [0:0] r_i_i_i_fu_2283_p2;
wire   [1:0] p_Result_s_fu_2302_p4;
wire   [2:0] p_Result_1_fu_2318_p4;
wire   [0:0] tmp_142_fu_2294_p3;
wire   [0:0] Range2_all_ones_fu_2312_p2;
wire   [0:0] tmp_59_fu_2340_p2;
wire   [28:0] tmp_57_fu_2352_p1;
wire   [0:0] tmp_58_fu_2368_p2;
wire   [0:0] carry_3_fu_2374_p2;
wire   [0:0] p_not_i_i4_fu_2396_p2;
wire   [0:0] brmerge_i_i8_fu_2401_p2;
wire   [0:0] tmp_60_fu_2406_p2;
wire   [0:0] brmerge40_demorgan_i_i_fu_2417_p2;
wire   [0:0] tmp193_demorgan_fu_2421_p2;
wire   [0:0] tmp47_fu_2426_p2;
wire   [0:0] tmp48_fu_2437_p2;
wire   [0:0] brmerge_i_i_i4_fu_2448_p2;
wire   [28:0] p_Val2_31_mux_fu_2452_p3;
wire   [28:0] p_Val2_7_fu_2459_p3;
wire   [0:0] tmp_143_fu_2484_p1;
wire   [56:0] mt_fu_2502_p3;
wire  signed [18:0] grp_fu_2513_p0;
wire  signed [56:0] grp_fu_2513_p1;
wire   [80:0] tmp_64_fu_2530_p3;
wire  signed [81:0] tmp_79_cast_fu_2538_p1;
wire  signed [81:0] tmp_65_fu_2542_p1;
wire  signed [81:0] p_Val2_13_fu_2545_p2;
wire   [0:0] tmp_148_fu_2582_p3;
wire   [0:0] r_1_fu_2569_p2;
wire   [0:0] r_i_i_i2_fu_2590_p2;
wire   [31:0] tmp_66_fu_2601_p1;
wire   [0:0] carry_9_fu_2623_p2;
wire   [0:0] tmp_68_fu_2627_p2;
wire   [0:0] p_Result_51_not_fu_2639_p2;
wire   [0:0] p_not_i_i3_fu_2649_p2;
wire   [0:0] brmerge_i_i7_fu_2654_p2;
wire   [0:0] deleted_ones_7_fu_2632_p3;
wire   [0:0] brmerge40_demorgan_i_i2_fu_2665_p2;
wire   [0:0] tmp_69_fu_2644_p2;
wire   [0:0] tmp49_fu_2670_p2;
wire   [0:0] tmp50_fu_2681_p2;
wire   [0:0] brmerge_i_i_i3_fu_2693_p2;
wire   [31:0] p_Val2_32_mux_fu_2697_p3;
wire   [31:0] p_Val2_2_79_fu_2704_p3;
wire   [0:0] tmp_150_fu_2729_p1;
wire   [56:0] mt_1_fu_2747_p3;
wire  signed [18:0] grp_fu_2758_p0;
wire  signed [56:0] grp_fu_2758_p1;
wire   [80:0] tmp_86_1_fu_2775_p3;
wire  signed [81:0] tmp_86_1_cast_fu_2783_p1;
wire  signed [81:0] tmp_87_1_fu_2787_p1;
wire  signed [81:0] p_Val2_25_1_fu_2790_p2;
wire   [0:0] tmp_155_fu_2827_p3;
wire   [0:0] r_2_1_fu_2814_p2;
wire   [0:0] r_i_i_i2_1_fu_2835_p2;
wire   [31:0] tmp_93_1_fu_2846_p1;
wire   [0:0] carry_9_1_fu_2868_p2;
wire   [0:0] tmp_112_1_fu_2872_p2;
wire   [0:0] p_Result_59_1_not_fu_2884_p2;
wire   [0:0] p_not_i_i3_1_fu_2894_p2;
wire   [0:0] brmerge_i_i7_1_fu_2899_p2;
wire   [0:0] deleted_ones_3_1_fu_2877_p3;
wire   [0:0] brmerge40_demorgan_i_i2_1_fu_2910_p2;
wire   [0:0] tmp_115_1_fu_2889_p2;
wire   [0:0] tmp51_fu_2915_p2;
wire   [0:0] tmp52_fu_2926_p2;
wire   [0:0] brmerge_i_i_i3_1_fu_2938_p2;
wire   [31:0] p_Val2_32_mux_1_fu_2942_p3;
wire   [31:0] p_Val2_32_1_82_fu_2949_p3;
wire   [0:0] tmp_163_fu_2974_p1;
wire   [27:0] G_1_V_read_assign_fu_2992_p3;
wire  signed [28:0] OP2_V_6_cast_fu_2998_p1;
wire  signed [28:0] grp_fu_3012_p0;
wire   [15:0] grp_fu_3012_p1;
wire  signed [31:0] grp_fu_3024_p0;
wire  signed [28:0] grp_fu_3024_p1;
wire  signed [28:0] grp_fu_3036_p0;
wire  signed [28:0] grp_fu_3036_p1;
wire   [57:0] tmp_63_fu_3066_p3;
wire  signed [60:0] tmp_63_cast_fu_3074_p1;
wire  signed [60:0] p_Val2_16_fu_3078_p2;
wire   [0:0] tmp_168_fu_3114_p3;
wire   [0:0] r_7_fu_3101_p2;
wire   [0:0] r_i_i_i1_fu_3122_p2;
wire   [1:0] tmp_75_fu_3141_p4;
wire   [2:0] tmp_76_fu_3157_p4;
wire   [0:0] tmp_170_fu_3133_p3;
wire   [0:0] Range2_all_ones_2_fu_3151_p2;
wire   [0:0] tmp_77_fu_3179_p2;
wire   [55:0] tmp_79_fu_3191_p3;
wire  signed [56:0] tmp_99_cast_fu_3199_p1;
wire  signed [56:0] tmp_100_cast_fu_3203_p1;
wire  signed [56:0] p_Val2_21_fu_3206_p2;
wire   [0:0] tmp_175_fu_3243_p3;
wire   [0:0] r_4_fu_3230_p2;
wire   [0:0] r_i_i_i3_fu_3251_p2;
wire   [31:0] tmp_70_fu_3262_p1;
wire   [0:0] tmp_74_fu_3278_p2;
wire   [0:0] carry_4_fu_3284_p2;
wire   [30:0] tmp_80_fu_3306_p1;
wire   [0:0] tmp_81_fu_3322_p2;
wire   [0:0] p_Result_62_not_fu_3333_p2;
wire   [0:0] not_carry_6_fu_3338_p2;
wire   [0:0] carry_5_fu_3328_p2;
wire   [0:0] deleted_zeros_4_fu_3344_p2;
wire   [0:0] p_not_i_i2_fu_3365_p2;
wire   [0:0] brmerge_i_i6_fu_3370_p2;
wire   [0:0] tmp_78_fu_3375_p2;
wire   [0:0] brmerge40_demorgan_i_i1_fu_3386_p2;
wire   [0:0] tmp199_demorgan_fu_3390_p2;
wire   [0:0] tmp84_fu_3395_p2;
wire   [0:0] tmp85_fu_3406_p2;
wire   [0:0] brmerge_i_i9_fu_3422_p2;
wire   [0:0] tmp_82_fu_3417_p2;
wire   [0:0] tmp201_demorgan_fu_3432_p2;
wire   [0:0] underflow_11_fu_3436_p2;
wire   [0:0] overflow_11_fu_3426_p2;
wire   [0:0] tmp88_fu_3447_p2;
wire   [0:0] brmerge_i_i_i5_fu_3441_p2;
wire   [0:0] underflow_8_not_fu_3452_p2;
wire   [30:0] p_Val2_37_mux_fu_3457_p3;
wire   [30:0] p_Val2_8_85_fu_3464_p3;
wire   [0:0] brmerge_i_i_i2_fu_3479_p2;
wire   [31:0] p_Val2_21_mux_fu_3483_p3;
wire   [31:0] p_Val2_6_fu_3490_p3;
wire   [33:0] tmp_51_fu_3503_p3;
wire  signed [34:0] tmp_51_cast_fu_3511_p1;
wire  signed [34:0] tmp_52_fu_3515_p1;
wire  signed [34:0] p_Val2_11_fu_3519_p2;
wire   [45:0] tmp_54_fu_3525_p3;
wire  signed [45:0] tmp_55_cast_fu_3533_p1;
wire  signed [45:0] p_Val2_12_fu_3536_p2;
wire   [0:0] r_3_fu_3588_p2;
wire   [0:0] r_i_i1_fu_3593_p2;
wire   [31:0] tmp_61_fu_3603_p1;
wire   [0:0] tmp_72_fu_3619_p2;
wire   [0:0] p_Result_38_not_fu_3630_p2;
wire   [0:0] not_carry_fu_3635_p2;
wire   [0:0] carry_fu_3625_p2;
wire   [0:0] deleted_zeros_1_fu_3641_p2;
reg    ap_sig_cseq_ST_st59_fsm_58;
reg    ap_sig_bdd_2351;
wire   [0:0] brmerge_i2_fu_3667_p2;
wire   [0:0] tmp_73_fu_3662_p2;
wire   [0:0] tmp203_demorgan_fu_3677_p2;
wire   [0:0] underflow_9_fu_3681_p2;
wire   [0:0] overflow_9_fu_3671_p2;
wire   [0:0] tmp81_fu_3692_p2;
wire   [0:0] brmerge_i_i5_fu_3686_p2;
wire   [0:0] underflow_9_not_fu_3697_p2;
wire   [31:0] result_V_fu_3702_p3;
wire   [31:0] p_Val2_s_87_fu_3709_p3;
wire    grp_fu_2205_ce;
wire    grp_fu_2513_ce;
wire    grp_fu_2758_ce;
wire    grp_fu_3012_ce;
wire    grp_fu_3024_ce;
wire    grp_fu_3036_ce;
reg   [58:0] ap_NS_fsm;


Compult_mul_27s_27s_54_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .dout_WIDTH( 54 ))
Compult_mul_27s_27s_54_6_U15(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2205_p0 ),
    .din1( grp_fu_2205_p1 ),
    .ce( grp_fu_2205_ce ),
    .dout( grp_fu_2205_p2 )
);

Compult_mul_19s_57s_75_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 57 ),
    .dout_WIDTH( 75 ))
Compult_mul_19s_57s_75_6_U16(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2513_p0 ),
    .din1( grp_fu_2513_p1 ),
    .ce( grp_fu_2513_ce ),
    .dout( grp_fu_2513_p2 )
);

Compult_mul_19s_57s_75_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 57 ),
    .dout_WIDTH( 75 ))
Compult_mul_19s_57s_75_6_U17(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2758_p0 ),
    .din1( grp_fu_2758_p1 ),
    .ce( grp_fu_2758_ce ),
    .dout( grp_fu_2758_p2 )
);

Compult_mul_29s_16ns_44_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 29 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
Compult_mul_29s_16ns_44_3_U18(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_3012_p0 ),
    .din1( grp_fu_3012_p1 ),
    .ce( grp_fu_3012_ce ),
    .dout( grp_fu_3012_p2 )
);

Compult_mul_32s_29s_61_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 29 ),
    .dout_WIDTH( 61 ))
Compult_mul_32s_29s_61_6_U19(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_3024_p0 ),
    .din1( grp_fu_3024_p1 ),
    .ce( grp_fu_3024_ce ),
    .dout( grp_fu_3024_p2 )
);

Compult_mul_29s_29s_56_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 29 ),
    .din1_WIDTH( 29 ),
    .dout_WIDTH( 56 ))
Compult_mul_29s_29s_56_6_U20(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_3036_p0 ),
    .din1( grp_fu_3036_p1 ),
    .ce( grp_fu_3036_ce ),
    .dout( grp_fu_3036_p2 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st32_fsm_31) & ~(ap_const_lv1_0 == exitcond5_1_fu_2717_p2))) begin
        i_2_reg_413 <= ap_const_lv2_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st53_fsm_52)) begin
        i_2_reg_413 <= i_5_reg_4609;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st42_fsm_41)) begin
        j1_1_reg_378 <= j_2_1_reg_4508;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) & ~(ap_const_lv1_0 == exitcond5_fu_2472_p2))) begin
        j1_1_reg_378 <= ap_const_lv2_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st31_fsm_30)) begin
        j1_reg_355 <= j_2_reg_4407;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & ~(exitcond2_fu_1791_p2 == ap_const_lv1_0))) begin
        j1_reg_355 <= ap_const_lv2_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        k_reg_332 <= k_1_reg_4177;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        k_reg_332 <= ap_const_lv3_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        p_Val2_3_74_reg_320 <= sum_V_fu_2465_p3;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        p_Val2_3_74_reg_320 <= ap_const_lv29_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st32_fsm_31) & ~(ap_const_lv1_0 == exitcond5_1_fu_2717_p2))) begin
        p_Val2_5_reg_389 <= ap_const_lv31_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st53_fsm_52)) begin
        p_Val2_5_reg_389 <= Gx_V_reg_4820;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st32_fsm_31) & ~(ap_const_lv1_0 == exitcond5_1_fu_2717_p2))) begin
        p_Val2_8_reg_401 <= ap_const_lv32_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st53_fsm_52)) begin
        p_Val2_8_reg_401 <= xHx_V_fu_3496_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st42_fsm_41)) begin
        xH_V_1_reg_366 <= xH_1_V_fu_2955_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) & ~(ap_const_lv1_0 == exitcond5_fu_2472_p2))) begin
        xH_V_1_reg_366 <= ap_const_lv32_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st31_fsm_30)) begin
        xH_V_reg_343 <= xH_0_V_fu_2710_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & ~(exitcond2_fu_1791_p2 == ap_const_lv1_0))) begin
        xH_V_reg_343 <= ap_const_lv32_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_51)) begin
        Gx_V_reg_4820 <= Gx_V_fu_3471_p3;
        overflow_10_reg_4804 <= overflow_10_fu_3380_p2;
        underflow_10_reg_4809 <= underflow_10_fu_3401_p2;
        underflow_7_not_reg_4815 <= underflow_7_not_fu_3412_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st32_fsm_31) & (ap_const_lv1_0 == exitcond5_1_fu_2717_p2))) begin
        OP2_V_4_1_cast_cast_reg_4518[0] <= OP2_V_4_1_cast_cast_fu_2739_p3[0];
OP2_V_4_1_cast_cast_reg_4518[3] <= OP2_V_4_1_cast_cast_fu_2739_p3[3];
OP2_V_4_1_cast_cast_reg_4518[5] <= OP2_V_4_1_cast_cast_fu_2739_p3[5];
OP2_V_4_1_cast_cast_reg_4518[10] <= OP2_V_4_1_cast_cast_fu_2739_p3[10];
OP2_V_4_1_cast_cast_reg_4518[11] <= OP2_V_4_1_cast_cast_fu_2739_p3[11];
OP2_V_4_1_cast_cast_reg_4518[14] <= OP2_V_4_1_cast_cast_fu_2739_p3[14];
OP2_V_4_1_cast_cast_reg_4518[15] <= OP2_V_4_1_cast_cast_fu_2739_p3[15];
        tmp_71_reg_4513 <= tmp_71_fu_2733_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) & (ap_const_lv1_0 == exitcond5_fu_2472_p2))) begin
        OP2_V_4_cast_cast_reg_4417[2] <= OP2_V_4_cast_cast_fu_2494_p3[2];
OP2_V_4_cast_cast_reg_4417[3] <= OP2_V_4_cast_cast_fu_2494_p3[3];
OP2_V_4_cast_cast_reg_4417[5] <= OP2_V_4_cast_cast_fu_2494_p3[5];
OP2_V_4_cast_cast_reg_4417[7] <= OP2_V_4_cast_cast_fu_2494_p3[7];
OP2_V_4_cast_cast_reg_4417[8] <= OP2_V_4_cast_cast_fu_2494_p3[8];
OP2_V_4_cast_cast_reg_4417[9] <= OP2_V_4_cast_cast_fu_2494_p3[9];
OP2_V_4_cast_cast_reg_4417[10] <= OP2_V_4_cast_cast_fu_2494_p3[10];
OP2_V_4_cast_cast_reg_4417[12] <= OP2_V_4_cast_cast_fu_2494_p3[12];
OP2_V_4_cast_cast_reg_4417[14] <= OP2_V_4_cast_cast_fu_2494_p3[14];
OP2_V_4_cast_cast_reg_4417[15] <= OP2_V_4_cast_cast_fu_2494_p3[15];
        tmp_62_reg_4412 <= tmp_62_fu_2488_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st50_fsm_49)) begin
        Range1_all_ones_2_reg_4706 <= Range1_all_ones_2_fu_3167_p2;
        Range1_all_zeros_2_reg_4713 <= Range1_all_zeros_2_fu_3173_p2;
        p_41_i_i1_reg_4718 <= p_41_i_i1_fu_3185_p2;
        p_Val2_17_reg_4691 <= {{p_Val2_16_fu_3078_p2[ap_const_lv32_39 : ap_const_lv32_1A]}};
        p_Val2_22_reg_4732 <= {{p_Val2_21_fu_3206_p2[ap_const_lv32_37 : ap_const_lv32_19]}};
        qb_assign_5_reg_4701 <= qb_assign_5_fu_3128_p2;
        qb_assign_s_reg_4743 <= qb_assign_s_fu_3257_p2;
        signbit_4_reg_4685 <= p_Val2_16_fu_3078_p2[ap_const_lv32_3C];
        signbit_5_reg_4723 <= p_Val2_21_fu_3206_p2[ap_const_lv32_38];
        tmp_167_reg_4696 <= p_Val2_16_fu_3078_p2[ap_const_lv32_39];
        tmp_174_reg_4737 <= p_Val2_21_fu_3206_p2[ap_const_lv32_37];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        Range1_all_ones_4_reg_4338 <= Range1_all_ones_4_fu_2328_p2;
        Range1_all_zeros_1_reg_4345 <= Range1_all_zeros_1_fu_2334_p2;
        p_41_i_i_reg_4350 <= p_41_i_i_fu_2346_p2;
        p_Val2_27_reg_4323 <= {{p_Val2_26_fu_2238_p2[ap_const_lv32_33 : ap_const_lv32_17]}};
        qb_assign_9_reg_4333 <= qb_assign_9_fu_2289_p2;
        signbit_reg_4317 <= p_Val2_26_fu_2238_p2[ap_const_lv32_36];
        tmp_139_reg_4328 <= p_Val2_26_fu_2238_p2[ap_const_lv32_33];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        aa_0_V_reg_4154 <= aa_0_V_fu_1609_p3;
        aa_1_V_reg_4159 <= aa_1_V_fu_1667_p3;
        aa_2_V_reg_4164 <= aa_2_V_fu_1725_p3;
        aa_3_V_reg_4169 <= aa_3_V_fu_1783_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st58_fsm_57)) begin
        brmerge40_demorgan_i1_reg_4898 <= brmerge40_demorgan_i1_fu_3657_p2;
        newsignbit_12_reg_4881 <= p_Val2_15_fu_3606_p2[ap_const_lv32_1F];
        p_38_i1_reg_4887 <= p_38_i1_fu_3646_p2;
        p_Val2_15_reg_4875 <= p_Val2_15_fu_3606_p2;
        p_not_i1_reg_4893 <= p_not_i1_fu_3651_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        brmerge40_demorgan_i_1_reg_4094 <= brmerge40_demorgan_i_1_fu_1400_p2;
        brmerge40_demorgan_i_2_reg_4114 <= brmerge40_demorgan_i_2_fu_1474_p2;
        brmerge40_demorgan_i_3_reg_4134 <= brmerge40_demorgan_i_3_fu_1548_p2;
        brmerge40_demorgan_i_reg_4074 <= brmerge40_demorgan_i_fu_1326_p2;
        brmerge_i1_1_reg_4089 <= brmerge_i1_1_fu_1395_p2;
        brmerge_i1_2_reg_4109 <= brmerge_i1_2_fu_1469_p2;
        brmerge_i1_3_reg_4129 <= brmerge_i1_3_fu_1543_p2;
        brmerge_i1_reg_4069 <= brmerge_i1_fu_1321_p2;
        p_38_i_1_reg_4084 <= p_38_i_1_fu_1383_p2;
        p_38_i_2_reg_4104 <= p_38_i_2_fu_1457_p2;
        p_38_i_3_reg_4124 <= p_38_i_3_fu_1531_p2;
        p_38_i_reg_4064 <= p_38_i_fu_1309_p2;
        tmp184_demorgan_reg_4099 <= tmp184_demorgan_fu_1405_p2;
        tmp186_demorgan_reg_4119 <= tmp186_demorgan_fu_1479_p2;
        tmp188_demorgan_reg_4139 <= tmp188_demorgan_fu_1553_p2;
        tmp_demorgan_reg_4079 <= tmp_demorgan_fu_1331_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st51_fsm_50)) begin
        brmerge40_demorgan_i_i3_reg_4799 <= brmerge40_demorgan_i_i3_fu_3360_p2;
        deleted_ones_2_reg_4765 <= deleted_ones_2_fu_3295_p3;
        deleted_zeros_2_reg_4760 <= deleted_zeros_2_fu_3289_p3;
        newsignbit_10_reg_4754 <= p_Val2_18_fu_3265_p2[ap_const_lv32_1F];
        newsignbit_11_reg_4782 <= p_Val2_23_fu_3309_p2[ap_const_lv32_1E];
        p_38_i_i1_reg_4770 <= p_38_i_i1_fu_3301_p2;
        p_38_i_i2_reg_4788 <= p_38_i_i2_fu_3349_p2;
        p_Val2_18_reg_4748 <= p_Val2_18_fu_3265_p2;
        p_Val2_23_reg_4776 <= p_Val2_23_fu_3309_p2;
        p_not_i_i5_reg_4794 <= p_not_i_i5_fu_3354_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        deleted_ones_4_reg_4372 <= deleted_ones_4_fu_2385_p3;
        deleted_zeros_3_reg_4367 <= deleted_zeros_3_fu_2379_p3;
        newsignbit_9_reg_4361 <= p_Val2_28_fu_2355_p2[ap_const_lv32_1C];
        p_38_i_i_reg_4377 <= p_38_i_i_fu_2391_p2;
        p_Val2_28_reg_4355 <= p_Val2_28_fu_2355_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st43_fsm_42)) begin
        i_5_reg_4609 <= i_5_fu_2968_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st32_fsm_31)) begin
        j_2_1_reg_4508 <= j_2_1_fu_2723_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20)) begin
        j_2_reg_4407 <= j_2_fu_2478_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        k_1_reg_4177 <= k_1_fu_1797_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        min_0_V_reg_4223 <= min_0_V_fu_1923_p3;
        sel_tmp11_reg_4243 <= sel_tmp11_fu_1969_p2;
        sel_tmp5_reg_4237 <= sel_tmp5_fu_1937_p2;
        sel_tmp9_reg_4231 <= sel_tmp9_fu_1931_p2;
        tmp_s_reg_4216 <= tmp_s_fu_1843_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        min_3_V_14_fu_260 <= min_3_V_27_fu_2140_p3;
        min_3_V_15_fu_264 <= min_3_V_21_fu_2128_p3;
        min_3_V_16_fu_268 <= min_3_V_6_fu_2116_p3;
        min_3_V_30_reg_4291 <= min_3_V_30_fu_2175_p3;
        min_V_fu_256 <= min_V_0_3_fu_2154_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        min_3_V_19_reg_4281 <= min_3_V_19_fu_2066_p3;
        min_3_V_25_reg_4286 <= min_3_V_25_fu_2096_p3;
        min_3_V_4_reg_4268 <= min_3_V_4_fu_2025_p3;
        sel_tmp14_reg_4273 <= sel_tmp14_fu_2033_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        overflow_1_1_reg_3817 <= overflow_1_1_fu_601_p2;
        overflow_reg_3799 <= overflow_fu_514_p2;
        tmp_102_reg_3812 <= tmp_102_fu_553_p1;
        tmp_1_reg_3830 <= tmp_1_fu_631_p2;
        tmp_39_reg_3835 <= tmp_39_fu_636_p2;
        tmp_92_reg_3794 <= tmp_92_fu_466_p1;
        underflow9_reg_3805 <= underflow9_fu_538_p2;
        underflow_1_1_reg_3823 <= underflow_1_1_fu_625_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st41_fsm_40)) begin
        overflow_6_1_reg_4585 <= overflow_6_1_fu_2904_p2;
        underflow_6_1_reg_4590 <= underflow_6_1_fu_2921_p2;
        underflow_6_not_1_reg_4596 <= underflow_6_not_1_fu_2932_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st30_fsm_29)) begin
        overflow_6_reg_4484 <= overflow_6_fu_2659_p2;
        underflow_6_not_reg_4495 <= underflow_6_not_fu_2687_p2;
        underflow_6_reg_4489 <= underflow_6_fu_2676_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18)) begin
        overflow_8_reg_4383 <= overflow_8_fu_2411_p2;
        underflow_5_not_reg_4394 <= underflow_5_not_fu_2443_p2;
        underflow_8_reg_4388 <= underflow_8_fu_2432_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        p_Val2_10_1_reg_3890 <= {{p_Val2_9_1_fu_823_p2[ap_const_lv32_1D : ap_const_lv32_7]}};
        p_Val2_10_2_reg_3933 <= {{p_Val2_9_2_fu_944_p2[ap_const_lv32_1D : ap_const_lv32_7]}};
        p_Val2_10_3_reg_3976 <= {{p_Val2_9_3_fu_1065_p2[ap_const_lv32_1D : ap_const_lv32_7]}};
        p_Val2_s_reg_3847 <= {{p_Val2_9_fu_705_p2[ap_const_lv32_1D : ap_const_lv32_7]}};
        tmp_101_reg_3872 <= p_Val2_9_fu_705_p2[ap_const_lv32_1E];
        tmp_105_reg_3883 <= p_Val2_9_1_fu_823_p2[ap_const_lv32_1F];
        tmp_106_reg_3895 <= p_Val2_9_1_fu_823_p2[ap_const_lv32_6];
        tmp_107_reg_3900 <= tmp_107_fu_855_p1;
        tmp_108_reg_3905 <= p_Val2_9_1_fu_823_p2[ap_const_lv32_1D];
        tmp_109_reg_3910 <= p_Val2_9_1_fu_823_p2[ap_const_lv32_7];
        tmp_111_reg_3915 <= p_Val2_9_1_fu_823_p2[ap_const_lv32_1E];
        tmp_115_reg_3926 <= p_Val2_9_2_fu_944_p2[ap_const_lv32_1F];
        tmp_116_reg_3938 <= p_Val2_9_2_fu_944_p2[ap_const_lv32_6];
        tmp_117_reg_3943 <= tmp_117_fu_976_p1;
        tmp_118_reg_3948 <= p_Val2_9_2_fu_944_p2[ap_const_lv32_1D];
        tmp_119_reg_3953 <= p_Val2_9_2_fu_944_p2[ap_const_lv32_7];
        tmp_121_reg_3958 <= p_Val2_9_2_fu_944_p2[ap_const_lv32_1E];
        tmp_125_reg_3969 <= p_Val2_9_3_fu_1065_p2[ap_const_lv32_1F];
        tmp_126_reg_3981 <= p_Val2_9_3_fu_1065_p2[ap_const_lv32_6];
        tmp_127_reg_3986 <= tmp_127_fu_1097_p1;
        tmp_128_reg_3991 <= p_Val2_9_3_fu_1065_p2[ap_const_lv32_1D];
        tmp_129_reg_3996 <= p_Val2_9_3_fu_1065_p2[ap_const_lv32_7];
        tmp_131_reg_4001 <= p_Val2_9_3_fu_1065_p2[ap_const_lv32_1E];
        tmp_26_reg_3877 <= {{p_Val2_9_fu_705_p2[ap_const_lv32_1F : ap_const_lv32_1E]}};
        tmp_30_reg_3920 <= {{p_Val2_9_1_fu_823_p2[ap_const_lv32_1F : ap_const_lv32_1E]}};
        tmp_35_reg_3963 <= {{p_Val2_9_2_fu_944_p2[ap_const_lv32_1F : ap_const_lv32_1E]}};
        tmp_42_reg_4006 <= {{p_Val2_9_3_fu_1065_p2[ap_const_lv32_1F : ap_const_lv32_1E]}};
        tmp_95_reg_3840 <= p_Val2_9_fu_705_p2[ap_const_lv32_1F];
        tmp_96_reg_3852 <= p_Val2_9_fu_705_p2[ap_const_lv32_6];
        tmp_97_reg_3857 <= tmp_97_fu_737_p1;
        tmp_98_reg_3862 <= p_Val2_9_fu_705_p2[ap_const_lv32_1D];
        tmp_99_reg_3867 <= p_Val2_9_fu_705_p2[ap_const_lv32_7];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_26)) begin
        p_Val2_10_reg_4427 <= grp_fu_2513_p2;
        tmp_145_reg_4432 <= grp_fu_2513_p2[ap_const_lv32_30];
        tmp_146_reg_4437 <= tmp_146_fu_2526_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        p_Val2_13_1_reg_4025 <= p_Val2_13_1_fu_1186_p2;
        p_Val2_13_2_reg_4038 <= p_Val2_13_2_fu_1218_p2;
        p_Val2_13_3_reg_4051 <= p_Val2_13_3_fu_1250_p2;
        p_Val2_2_reg_4012 <= p_Val2_2_fu_1154_p2;
        tmp_100_reg_4018 <= p_Val2_2_fu_1154_p2[ap_const_lv32_16];
        tmp_110_reg_4031 <= p_Val2_13_1_fu_1186_p2[ap_const_lv32_16];
        tmp_120_reg_4044 <= p_Val2_13_2_fu_1218_p2[ap_const_lv32_16];
        tmp_130_reg_4057 <= p_Val2_13_3_fu_1250_p2[ap_const_lv32_16];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st56_fsm_55)) begin
        p_Val2_14_reg_4844 <= {{p_Val2_12_fu_3536_p2[ap_const_lv32_2C : ap_const_lv32_D]}};
        qbit_9_reg_4849 <= p_Val2_12_fu_3536_p2[ap_const_lv32_C];
        signbit_6_reg_4835 <= p_Val2_12_fu_3536_p2[ap_const_lv32_2D];
        tmp_159_reg_4854 <= tmp_159_fu_3568_p1;
        tmp_160_reg_4859 <= p_Val2_12_fu_3536_p2[ap_const_lv32_2C];
        tmp_161_reg_4865 <= p_Val2_12_fu_3536_p2[ap_const_lv32_D];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        p_Val2_19_reg_4302 <= grp_fu_2205_p2;
        qbit_reg_4307 <= grp_fu_2205_p2[ap_const_lv32_16];
        tmp_138_reg_4312 <= tmp_138_fu_2219_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st49_fsm_48)) begin
        p_Val2_20_reg_4670 <= grp_fu_3036_p2;
        p_Val2_7_84_reg_4655 <= grp_fu_3024_p2;
        qbit_7_reg_4660 <= grp_fu_3024_p2[ap_const_lv32_19];
        qbit_8_reg_4675 <= grp_fu_3036_p2[ap_const_lv32_18];
        tmp_166_reg_4665 <= tmp_166_fu_3050_p1;
        tmp_173_reg_4680 <= tmp_173_fu_3062_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st38_fsm_37)) begin
        p_Val2_24_1_reg_4528 <= grp_fu_2758_p2;
        tmp_152_reg_4533 <= grp_fu_2758_p2[ap_const_lv32_30];
        tmp_153_reg_4538 <= tmp_153_fu_2771_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st28_fsm_27)) begin
        p_Val2_24_reg_4450 <= {{p_Val2_13_fu_2545_p2[ap_const_lv32_50 : ap_const_lv32_31]}};
        qb_assign_7_reg_4461 <= qb_assign_7_fu_2596_p2;
        tmp_144_reg_4442 <= p_Val2_13_fu_2545_p2[ap_const_lv32_51];
        tmp_147_reg_4455 <= p_Val2_13_fu_2545_p2[ap_const_lv32_50];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st29_fsm_28)) begin
        p_Val2_25_reg_4466 <= p_Val2_25_fu_2604_p2;
        tmp_149_reg_4472 <= p_Val2_25_fu_2604_p2[ap_const_lv32_1F];
        tmp_67_reg_4479 <= tmp_67_fu_2617_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st39_fsm_38)) begin
        p_Val2_26_1_reg_4551 <= {{p_Val2_25_1_fu_2790_p2[ap_const_lv32_50 : ap_const_lv32_31]}};
        qb_assign_7_1_reg_4562 <= qb_assign_7_1_fu_2841_p2;
        tmp_151_reg_4543 <= p_Val2_25_1_fu_2790_p2[ap_const_lv32_51];
        tmp_154_reg_4556 <= p_Val2_25_1_fu_2790_p2[ap_const_lv32_50];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st40_fsm_39)) begin
        p_Val2_32_1_reg_4567 <= p_Val2_32_1_fu_2849_p2;
        tmp_108_1_reg_4580 <= tmp_108_1_fu_2862_p2;
        tmp_156_reg_4573 <= p_Val2_32_1_fu_2849_p2[ap_const_lv32_1F];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st55_fsm_54)) begin
        p_Val2_6_86_reg_4830 <= grp_fu_3012_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st57_fsm_56)) begin
        qb_assign_3_reg_4870 <= qb_assign_3_fu_3598_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st43_fsm_42) & (ap_const_lv1_0 == exitcond_fu_2962_p2))) begin
        r_V_1_reg_4625 <= r_V_1_fu_3002_p2;
        xH_V_load_phi_reg_4614 <= xH_V_load_phi_fu_2978_p3;
        x_1_V_read_assign_2_reg_4619 <= x_1_V_read_assign_2_fu_2986_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (exitcond2_fu_1791_p2 == ap_const_lv1_0))) begin
        sel_tmp2_reg_4196 <= sel_tmp2_fu_1819_p2;
        sel_tmp3_reg_4203 <= sel_tmp3_fu_1825_p3;
        sel_tmp4_reg_4208 <= sel_tmp4_fu_1832_p2;
        sel_tmp_reg_4189 <= sel_tmp_fu_1807_p2;
        tmp_132_reg_4182 <= tmp_132_fu_1803_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        tmp_113_reg_3766 <= x_0_V_read[ap_const_lv32_1C];
        tmp_114_reg_3773 <= x_0_V_read[ap_const_lv32_1B];
        tmp_123_reg_3780 <= x_1_V_read[ap_const_lv32_1C];
        tmp_124_reg_3787 <= x_1_V_read[ap_const_lv32_1B];
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st59_fsm_58)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) | (ap_const_logic_1 == ap_sig_cseq_ST_st59_fsm_58))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_st59_fsm_58)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st59_fsm_58)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st10_fsm_9 assign process. ///
always @ (ap_sig_bdd_349)
begin
    if (ap_sig_bdd_349) begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st11_fsm_10 assign process. ///
always @ (ap_sig_bdd_358)
begin
    if (ap_sig_bdd_358) begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st16_fsm_15 assign process. ///
always @ (ap_sig_bdd_367)
begin
    if (ap_sig_bdd_367) begin
        ap_sig_cseq_ST_st16_fsm_15 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st16_fsm_15 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st17_fsm_16 assign process. ///
always @ (ap_sig_bdd_380)
begin
    if (ap_sig_bdd_380) begin
        ap_sig_cseq_ST_st17_fsm_16 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st17_fsm_16 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st18_fsm_17 assign process. ///
always @ (ap_sig_bdd_401)
begin
    if (ap_sig_bdd_401) begin
        ap_sig_cseq_ST_st18_fsm_17 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st18_fsm_17 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st19_fsm_18 assign process. ///
always @ (ap_sig_bdd_418)
begin
    if (ap_sig_bdd_418) begin
        ap_sig_cseq_ST_st19_fsm_18 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st19_fsm_18 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_77)
begin
    if (ap_sig_bdd_77) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st20_fsm_19 assign process. ///
always @ (ap_sig_bdd_431)
begin
    if (ap_sig_bdd_431) begin
        ap_sig_cseq_ST_st20_fsm_19 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st20_fsm_19 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st21_fsm_20 assign process. ///
always @ (ap_sig_bdd_440)
begin
    if (ap_sig_bdd_440) begin
        ap_sig_cseq_ST_st21_fsm_20 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st21_fsm_20 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st22_fsm_21 assign process. ///
always @ (ap_sig_bdd_456)
begin
    if (ap_sig_bdd_456) begin
        ap_sig_cseq_ST_st22_fsm_21 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st22_fsm_21 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st27_fsm_26 assign process. ///
always @ (ap_sig_bdd_465)
begin
    if (ap_sig_bdd_465) begin
        ap_sig_cseq_ST_st27_fsm_26 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st27_fsm_26 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st28_fsm_27 assign process. ///
always @ (ap_sig_bdd_478)
begin
    if (ap_sig_bdd_478) begin
        ap_sig_cseq_ST_st28_fsm_27 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st28_fsm_27 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st29_fsm_28 assign process. ///
always @ (ap_sig_bdd_493)
begin
    if (ap_sig_bdd_493) begin
        ap_sig_cseq_ST_st29_fsm_28 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st29_fsm_28 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm_1 assign process. ///
always @ (ap_sig_bdd_113)
begin
    if (ap_sig_bdd_113) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st30_fsm_29 assign process. ///
always @ (ap_sig_bdd_506)
begin
    if (ap_sig_bdd_506) begin
        ap_sig_cseq_ST_st30_fsm_29 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st30_fsm_29 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st31_fsm_30 assign process. ///
always @ (ap_sig_bdd_519)
begin
    if (ap_sig_bdd_519) begin
        ap_sig_cseq_ST_st31_fsm_30 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st31_fsm_30 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st32_fsm_31 assign process. ///
always @ (ap_sig_bdd_528)
begin
    if (ap_sig_bdd_528) begin
        ap_sig_cseq_ST_st32_fsm_31 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st32_fsm_31 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st33_fsm_32 assign process. ///
always @ (ap_sig_bdd_544)
begin
    if (ap_sig_bdd_544) begin
        ap_sig_cseq_ST_st33_fsm_32 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st33_fsm_32 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st38_fsm_37 assign process. ///
always @ (ap_sig_bdd_553)
begin
    if (ap_sig_bdd_553) begin
        ap_sig_cseq_ST_st38_fsm_37 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st38_fsm_37 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st39_fsm_38 assign process. ///
always @ (ap_sig_bdd_566)
begin
    if (ap_sig_bdd_566) begin
        ap_sig_cseq_ST_st39_fsm_38 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st39_fsm_38 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st3_fsm_2 assign process. ///
always @ (ap_sig_bdd_136)
begin
    if (ap_sig_bdd_136) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st40_fsm_39 assign process. ///
always @ (ap_sig_bdd_581)
begin
    if (ap_sig_bdd_581) begin
        ap_sig_cseq_ST_st40_fsm_39 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st40_fsm_39 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st41_fsm_40 assign process. ///
always @ (ap_sig_bdd_594)
begin
    if (ap_sig_bdd_594) begin
        ap_sig_cseq_ST_st41_fsm_40 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st41_fsm_40 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st42_fsm_41 assign process. ///
always @ (ap_sig_bdd_607)
begin
    if (ap_sig_bdd_607) begin
        ap_sig_cseq_ST_st42_fsm_41 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st42_fsm_41 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st43_fsm_42 assign process. ///
always @ (ap_sig_bdd_616)
begin
    if (ap_sig_bdd_616) begin
        ap_sig_cseq_ST_st43_fsm_42 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st43_fsm_42 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st44_fsm_43 assign process. ///
always @ (ap_sig_bdd_638)
begin
    if (ap_sig_bdd_638) begin
        ap_sig_cseq_ST_st44_fsm_43 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st44_fsm_43 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st49_fsm_48 assign process. ///
always @ (ap_sig_bdd_653)
begin
    if (ap_sig_bdd_653) begin
        ap_sig_cseq_ST_st49_fsm_48 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st49_fsm_48 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st4_fsm_3 assign process. ///
always @ (ap_sig_bdd_207)
begin
    if (ap_sig_bdd_207) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st50_fsm_49 assign process. ///
always @ (ap_sig_bdd_672)
begin
    if (ap_sig_bdd_672) begin
        ap_sig_cseq_ST_st50_fsm_49 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st50_fsm_49 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st51_fsm_50 assign process. ///
always @ (ap_sig_bdd_701)
begin
    if (ap_sig_bdd_701) begin
        ap_sig_cseq_ST_st51_fsm_50 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st51_fsm_50 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st52_fsm_51 assign process. ///
always @ (ap_sig_bdd_728)
begin
    if (ap_sig_bdd_728) begin
        ap_sig_cseq_ST_st52_fsm_51 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st52_fsm_51 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st53_fsm_52 assign process. ///
always @ (ap_sig_bdd_743)
begin
    if (ap_sig_bdd_743) begin
        ap_sig_cseq_ST_st53_fsm_52 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st53_fsm_52 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st55_fsm_54 assign process. ///
always @ (ap_sig_bdd_752)
begin
    if (ap_sig_bdd_752) begin
        ap_sig_cseq_ST_st55_fsm_54 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st55_fsm_54 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st56_fsm_55 assign process. ///
always @ (ap_sig_bdd_761)
begin
    if (ap_sig_bdd_761) begin
        ap_sig_cseq_ST_st56_fsm_55 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st56_fsm_55 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st57_fsm_56 assign process. ///
always @ (ap_sig_bdd_780)
begin
    if (ap_sig_bdd_780) begin
        ap_sig_cseq_ST_st57_fsm_56 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st57_fsm_56 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st58_fsm_57 assign process. ///
always @ (ap_sig_bdd_789)
begin
    if (ap_sig_bdd_789) begin
        ap_sig_cseq_ST_st58_fsm_57 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st58_fsm_57 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st59_fsm_58 assign process. ///
always @ (ap_sig_bdd_2351)
begin
    if (ap_sig_bdd_2351) begin
        ap_sig_cseq_ST_st59_fsm_58 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st59_fsm_58 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st5_fsm_4 assign process. ///
always @ (ap_sig_bdd_230)
begin
    if (ap_sig_bdd_230) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st6_fsm_5 assign process. ///
always @ (ap_sig_bdd_269)
begin
    if (ap_sig_bdd_269) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st7_fsm_6 assign process. ///
always @ (ap_sig_bdd_288)
begin
    if (ap_sig_bdd_288) begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st8_fsm_7 assign process. ///
always @ (ap_sig_bdd_311)
begin
    if (ap_sig_bdd_311) begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st9_fsm_8 assign process. ///
always @ (ap_sig_bdd_328)
begin
    if (ap_sig_bdd_328) begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_start or ap_CS_fsm or exitcond2_fu_1791_p2 or exitcond5_fu_2472_p2 or exitcond5_1_fu_2717_p2 or exitcond_fu_2962_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        ap_ST_st3_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_st6_fsm_5;
        end
        ap_ST_st6_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st7_fsm_6 : 
        begin
            if (~(exitcond2_fu_1791_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st21_fsm_20;
            end else begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end
        end
        ap_ST_st8_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st9_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : 
        begin
            ap_NS_fsm = ap_ST_st11_fsm_10;
        end
        ap_ST_st11_fsm_10 : 
        begin
            ap_NS_fsm = ap_ST_st12_fsm_11;
        end
        ap_ST_st12_fsm_11 : 
        begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        ap_ST_st13_fsm_12 : 
        begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : 
        begin
            ap_NS_fsm = ap_ST_st15_fsm_14;
        end
        ap_ST_st15_fsm_14 : 
        begin
            ap_NS_fsm = ap_ST_st16_fsm_15;
        end
        ap_ST_st16_fsm_15 : 
        begin
            ap_NS_fsm = ap_ST_st17_fsm_16;
        end
        ap_ST_st17_fsm_16 : 
        begin
            ap_NS_fsm = ap_ST_st18_fsm_17;
        end
        ap_ST_st18_fsm_17 : 
        begin
            ap_NS_fsm = ap_ST_st19_fsm_18;
        end
        ap_ST_st19_fsm_18 : 
        begin
            ap_NS_fsm = ap_ST_st20_fsm_19;
        end
        ap_ST_st20_fsm_19 : 
        begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st21_fsm_20 : 
        begin
            if (~(ap_const_lv1_0 == exitcond5_fu_2472_p2)) begin
                ap_NS_fsm = ap_ST_st32_fsm_31;
            end else begin
                ap_NS_fsm = ap_ST_st22_fsm_21;
            end
        end
        ap_ST_st22_fsm_21 : 
        begin
            ap_NS_fsm = ap_ST_st23_fsm_22;
        end
        ap_ST_st23_fsm_22 : 
        begin
            ap_NS_fsm = ap_ST_st24_fsm_23;
        end
        ap_ST_st24_fsm_23 : 
        begin
            ap_NS_fsm = ap_ST_st25_fsm_24;
        end
        ap_ST_st25_fsm_24 : 
        begin
            ap_NS_fsm = ap_ST_st26_fsm_25;
        end
        ap_ST_st26_fsm_25 : 
        begin
            ap_NS_fsm = ap_ST_st27_fsm_26;
        end
        ap_ST_st27_fsm_26 : 
        begin
            ap_NS_fsm = ap_ST_st28_fsm_27;
        end
        ap_ST_st28_fsm_27 : 
        begin
            ap_NS_fsm = ap_ST_st29_fsm_28;
        end
        ap_ST_st29_fsm_28 : 
        begin
            ap_NS_fsm = ap_ST_st30_fsm_29;
        end
        ap_ST_st30_fsm_29 : 
        begin
            ap_NS_fsm = ap_ST_st31_fsm_30;
        end
        ap_ST_st31_fsm_30 : 
        begin
            ap_NS_fsm = ap_ST_st21_fsm_20;
        end
        ap_ST_st32_fsm_31 : 
        begin
            if (~(ap_const_lv1_0 == exitcond5_1_fu_2717_p2)) begin
                ap_NS_fsm = ap_ST_st43_fsm_42;
            end else begin
                ap_NS_fsm = ap_ST_st33_fsm_32;
            end
        end
        ap_ST_st33_fsm_32 : 
        begin
            ap_NS_fsm = ap_ST_st34_fsm_33;
        end
        ap_ST_st34_fsm_33 : 
        begin
            ap_NS_fsm = ap_ST_st35_fsm_34;
        end
        ap_ST_st35_fsm_34 : 
        begin
            ap_NS_fsm = ap_ST_st36_fsm_35;
        end
        ap_ST_st36_fsm_35 : 
        begin
            ap_NS_fsm = ap_ST_st37_fsm_36;
        end
        ap_ST_st37_fsm_36 : 
        begin
            ap_NS_fsm = ap_ST_st38_fsm_37;
        end
        ap_ST_st38_fsm_37 : 
        begin
            ap_NS_fsm = ap_ST_st39_fsm_38;
        end
        ap_ST_st39_fsm_38 : 
        begin
            ap_NS_fsm = ap_ST_st40_fsm_39;
        end
        ap_ST_st40_fsm_39 : 
        begin
            ap_NS_fsm = ap_ST_st41_fsm_40;
        end
        ap_ST_st41_fsm_40 : 
        begin
            ap_NS_fsm = ap_ST_st42_fsm_41;
        end
        ap_ST_st42_fsm_41 : 
        begin
            ap_NS_fsm = ap_ST_st32_fsm_31;
        end
        ap_ST_st43_fsm_42 : 
        begin
            if (~(ap_const_lv1_0 == exitcond_fu_2962_p2)) begin
                ap_NS_fsm = ap_ST_st54_fsm_53;
            end else begin
                ap_NS_fsm = ap_ST_st44_fsm_43;
            end
        end
        ap_ST_st44_fsm_43 : 
        begin
            ap_NS_fsm = ap_ST_st45_fsm_44;
        end
        ap_ST_st45_fsm_44 : 
        begin
            ap_NS_fsm = ap_ST_st46_fsm_45;
        end
        ap_ST_st46_fsm_45 : 
        begin
            ap_NS_fsm = ap_ST_st47_fsm_46;
        end
        ap_ST_st47_fsm_46 : 
        begin
            ap_NS_fsm = ap_ST_st48_fsm_47;
        end
        ap_ST_st48_fsm_47 : 
        begin
            ap_NS_fsm = ap_ST_st49_fsm_48;
        end
        ap_ST_st49_fsm_48 : 
        begin
            ap_NS_fsm = ap_ST_st50_fsm_49;
        end
        ap_ST_st50_fsm_49 : 
        begin
            ap_NS_fsm = ap_ST_st51_fsm_50;
        end
        ap_ST_st51_fsm_50 : 
        begin
            ap_NS_fsm = ap_ST_st52_fsm_51;
        end
        ap_ST_st52_fsm_51 : 
        begin
            ap_NS_fsm = ap_ST_st53_fsm_52;
        end
        ap_ST_st53_fsm_52 : 
        begin
            ap_NS_fsm = ap_ST_st43_fsm_42;
        end
        ap_ST_st54_fsm_53 : 
        begin
            ap_NS_fsm = ap_ST_st55_fsm_54;
        end
        ap_ST_st55_fsm_54 : 
        begin
            ap_NS_fsm = ap_ST_st56_fsm_55;
        end
        ap_ST_st56_fsm_55 : 
        begin
            ap_NS_fsm = ap_ST_st57_fsm_56;
        end
        ap_ST_st57_fsm_56 : 
        begin
            ap_NS_fsm = ap_ST_st58_fsm_57;
        end
        ap_ST_st58_fsm_57 : 
        begin
            ap_NS_fsm = ap_ST_st59_fsm_58;
        end
        ap_ST_st59_fsm_58 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign G_1_V_read_assign_fu_2992_p3 = ((tmp_163_fu_2974_p1)? G_1_V_read: G_0_V_read);
assign Gx_V_fu_3471_p3 = ((underflow_8_not_fu_3452_p2)? p_Val2_37_mux_fu_3457_p3: p_Val2_8_85_fu_3464_p3);
assign OP1_V_2_fu_2202_p1 = $signed(min_3_V_30_reg_4291);
assign OP2_V_124_1_cast_fu_544_p1 = $signed(x_1_V_read);
assign OP2_V_4_1_cast_cast_fu_2739_p3 = ((tmp_150_fu_2729_p1)? ap_const_lv75_385DE: ap_const_lv75_349F7);
assign OP2_V_4_cast_cast_fu_2494_p3 = ((tmp_143_fu_2484_p1)? ap_const_lv75_349F7: ap_const_lv75_39E5B);
assign OP2_V_6_cast_fu_2998_p1 = $signed(G_1_V_read_assign_fu_2992_p3);
assign OP2_V_cast_fu_457_p1 = $signed(x_0_V_read);
assign Range1_all_ones_2_fu_3167_p2 = (tmp_76_fu_3157_p4 == ap_const_lv3_7? 1'b1: 1'b0);
assign Range1_all_ones_3_fu_1495_p2 = (tmp_42_reg_4006 == ap_const_lv2_3? 1'b1: 1'b0);
assign Range1_all_ones_4_fu_2328_p2 = (p_Result_1_fu_2318_p4 == ap_const_lv3_7? 1'b1: 1'b0);
assign Range1_all_ones_6_fu_1421_p2 = (tmp_35_reg_3963 == ap_const_lv2_3? 1'b1: 1'b0);
assign Range1_all_ones_fu_1273_p2 = (tmp_26_reg_3877 == ap_const_lv2_3? 1'b1: 1'b0);
assign Range1_all_ones_s_fu_1347_p2 = (tmp_30_reg_3920 == ap_const_lv2_3? 1'b1: 1'b0);
assign Range1_all_zeros_1_fu_2334_p2 = (p_Result_1_fu_2318_p4 == ap_const_lv3_0? 1'b1: 1'b0);
assign Range1_all_zeros_2_fu_3173_p2 = (tmp_76_fu_3157_p4 == ap_const_lv3_0? 1'b1: 1'b0);
assign Range1_all_zeros_5_fu_1426_p2 = (tmp_35_reg_3963 == ap_const_lv2_0? 1'b1: 1'b0);
assign Range1_all_zeros_6_fu_1500_p2 = (tmp_42_reg_4006 == ap_const_lv2_0? 1'b1: 1'b0);
assign Range1_all_zeros_fu_1278_p2 = (tmp_26_reg_3877 == ap_const_lv2_0? 1'b1: 1'b0);
assign Range1_all_zeros_s_fu_1352_p2 = (tmp_30_reg_3920 == ap_const_lv2_0? 1'b1: 1'b0);
assign Range2_all_ones_2_fu_3151_p2 = (tmp_75_fu_3141_p4 == ap_const_lv2_3? 1'b1: 1'b0);
assign Range2_all_ones_fu_2312_p2 = (p_Result_s_fu_2302_p4 == ap_const_lv2_3? 1'b1: 1'b0);
assign aa_0_V_fu_1609_p3 = ((underflow_3_not_fu_1590_p2)? p_Val2_13_mux_fu_1595_p3: p_Val2_1_70_fu_1602_p3);
assign aa_1_V_fu_1667_p3 = ((underflow_3_not_1_fu_1648_p2)? p_Val2_13_mux_1_fu_1653_p3: p_Val2_13_1_71_fu_1660_p3);
assign aa_2_V_fu_1725_p3 = ((underflow_3_not_2_fu_1706_p2)? p_Val2_13_mux_2_fu_1711_p3: p_Val2_13_2_72_fu_1718_p3);
assign aa_3_V_fu_1783_p3 = ((underflow_3_not_3_fu_1764_p2)? p_Val2_13_mux_3_fu_1769_p3: p_Val2_13_3_73_fu_1776_p3);
assign ap_return = ((underflow_9_not_fu_3697_p2)? result_V_fu_3702_p3: p_Val2_s_87_fu_3709_p3);

/// ap_sig_bdd_113 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_113 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_136 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_136 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_207 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_207 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end

/// ap_sig_bdd_230 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_230 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end

/// ap_sig_bdd_2351 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_2351 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3A]);
end

/// ap_sig_bdd_269 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_269 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end

/// ap_sig_bdd_288 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_288 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end

/// ap_sig_bdd_311 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_311 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end

/// ap_sig_bdd_328 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_328 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end

/// ap_sig_bdd_349 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_349 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_9]);
end

/// ap_sig_bdd_358 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_358 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A]);
end

/// ap_sig_bdd_367 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_367 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_F]);
end

/// ap_sig_bdd_380 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_380 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_10]);
end

/// ap_sig_bdd_401 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_401 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_11]);
end

/// ap_sig_bdd_418 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_418 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_12]);
end

/// ap_sig_bdd_431 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_431 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_13]);
end

/// ap_sig_bdd_440 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_440 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_14]);
end

/// ap_sig_bdd_456 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_456 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_15]);
end

/// ap_sig_bdd_465 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_465 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1A]);
end

/// ap_sig_bdd_478 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_478 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1B]);
end

/// ap_sig_bdd_493 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_493 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1C]);
end

/// ap_sig_bdd_506 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_506 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1D]);
end

/// ap_sig_bdd_519 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_519 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1E]);
end

/// ap_sig_bdd_528 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_528 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1F]);
end

/// ap_sig_bdd_544 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_544 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_20]);
end

/// ap_sig_bdd_553 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_553 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_25]);
end

/// ap_sig_bdd_566 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_566 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_26]);
end

/// ap_sig_bdd_581 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_581 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_27]);
end

/// ap_sig_bdd_594 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_594 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_28]);
end

/// ap_sig_bdd_607 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_607 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_29]);
end

/// ap_sig_bdd_616 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_616 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2A]);
end

/// ap_sig_bdd_638 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_638 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2B]);
end

/// ap_sig_bdd_653 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_653 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_30]);
end

/// ap_sig_bdd_672 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_672 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_31]);
end

/// ap_sig_bdd_701 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_701 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_32]);
end

/// ap_sig_bdd_728 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_728 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_33]);
end

/// ap_sig_bdd_743 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_743 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_34]);
end

/// ap_sig_bdd_752 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_752 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_36]);
end

/// ap_sig_bdd_761 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_761 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_37]);
end

/// ap_sig_bdd_77 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_77 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_780 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_780 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_38]);
end

/// ap_sig_bdd_789 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_789 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_39]);
end
assign b_0_V_read_cast_fu_653_p1 = $signed(b_0_V_read);
assign b_1_V_read_cast_fu_649_p1 = $signed(b_1_V_read);
assign b_2_V_read_cast_fu_645_p1 = $signed(b_2_V_read);
assign b_3_V_read_cast_fu_641_p1 = $signed(b_3_V_read);
assign brmerge39_i_i_1_1_fu_619_p2 = (p_not38_i_i_1_1_fu_613_p2 | newsignbit_0_not_i_i_1_1_fu_607_p2);
assign brmerge39_i_i_fu_532_p2 = (p_not38_i_i_fu_526_p2 | newsignbit_0_not_i_i_fu_520_p2);
assign brmerge40_demorgan_i1_fu_3657_p2 = (signbit_6_reg_4835 & newsignbit_12_fu_3611_p3);
assign brmerge40_demorgan_i_1_fu_1400_p2 = (tmp_110_reg_4031 & deleted_ones_s_fu_1375_p3);
assign brmerge40_demorgan_i_2_fu_1474_p2 = (tmp_120_reg_4044 & deleted_ones_3_fu_1449_p3);
assign brmerge40_demorgan_i_3_fu_1548_p2 = (tmp_130_reg_4057 & deleted_ones_6_fu_1523_p3);
assign brmerge40_demorgan_i_fu_1326_p2 = (tmp_100_reg_4018 & deleted_ones_fu_1301_p3);
assign brmerge40_demorgan_i_i1_fu_3386_p2 = (newsignbit_10_reg_4754 & deleted_ones_2_reg_4765);
assign brmerge40_demorgan_i_i2_1_fu_2910_p2 = (tmp_156_reg_4573 & deleted_ones_3_1_fu_2877_p3);
assign brmerge40_demorgan_i_i2_fu_2665_p2 = (tmp_149_reg_4472 & deleted_ones_7_fu_2632_p3);
assign brmerge40_demorgan_i_i3_fu_3360_p2 = (signbit_5_reg_4723 & newsignbit_11_fu_3314_p3);
assign brmerge40_demorgan_i_i_fu_2417_p2 = (newsignbit_9_reg_4361 & deleted_ones_4_reg_4372);
assign brmerge4_fu_1901_p2 = (newsignbit_fu_1869_p3 | isneg_5_not_fu_1895_p2);
assign brmerge_1_1_fu_791_p2 = (overflow_1_1_reg_3817 | underflow_not_1_1_fu_786_p2);
assign brmerge_2_fu_911_p2 = (tmp_114_reg_3773 | p_Result_25_2_0_not_fu_906_p2);
assign brmerge_fu_673_p2 = (overflow_reg_3799 | underflow_not_fu_668_p2);
assign brmerge_i1_1_fu_1395_p2 = (tmp_110_reg_4031 | p_not_i_1_fu_1389_p2);
assign brmerge_i1_2_fu_1469_p2 = (tmp_120_reg_4044 | p_not_i_2_fu_1463_p2);
assign brmerge_i1_3_fu_1543_p2 = (tmp_130_reg_4057 | p_not_i_3_fu_1537_p2);
assign brmerge_i1_fu_1321_p2 = (tmp_100_reg_4018 | p_not_i_fu_1315_p2);
assign brmerge_i2_fu_3667_p2 = (newsignbit_12_reg_4881 | p_not_i1_reg_4893);
assign brmerge_i_i3_fu_1889_p2 = (isneg_fu_1849_p3 ^ newsignbit_fu_1869_p3);
assign brmerge_i_i4_1_fu_1637_p2 = (underflow_3_1_fu_1632_p2 | overflow_3_1_fu_1622_p2);
assign brmerge_i_i4_2_fu_1695_p2 = (underflow_3_2_fu_1690_p2 | overflow_3_2_fu_1680_p2);
assign brmerge_i_i4_3_fu_1753_p2 = (underflow_3_3_fu_1748_p2 | overflow_3_3_fu_1738_p2);
assign brmerge_i_i4_fu_1579_p2 = (underflow_3_fu_1574_p2 | overflow_3_fu_1564_p2);
assign brmerge_i_i5_fu_3686_p2 = (underflow_9_fu_3681_p2 | overflow_9_fu_3671_p2);
assign brmerge_i_i6_fu_3370_p2 = (newsignbit_10_reg_4754 | p_not_i_i2_fu_3365_p2);
assign brmerge_i_i7_1_fu_2899_p2 = (tmp_156_reg_4573 | p_not_i_i3_1_fu_2894_p2);
assign brmerge_i_i7_fu_2654_p2 = (tmp_149_reg_4472 | p_not_i_i3_fu_2649_p2);
assign brmerge_i_i8_fu_2401_p2 = (newsignbit_9_reg_4361 | p_not_i_i4_fu_2396_p2);
assign brmerge_i_i9_fu_3422_p2 = (newsignbit_11_reg_4782 | p_not_i_i5_reg_4794);
assign brmerge_i_i_1_1_fu_589_p2 = (tmp_104_fu_565_p3 | p_not_i_i_1_1_fu_583_p2);
assign brmerge_i_i_fu_502_p2 = (tmp_94_fu_478_p3 | p_not_i_i_fu_496_p2);
assign brmerge_i_i_i2_fu_3479_p2 = (underflow_10_reg_4809 | overflow_10_reg_4804);
assign brmerge_i_i_i3_1_fu_2938_p2 = (underflow_6_1_reg_4590 | overflow_6_1_reg_4585);
assign brmerge_i_i_i3_fu_2693_p2 = (underflow_6_reg_4489 | overflow_6_reg_4484);
assign brmerge_i_i_i4_fu_2448_p2 = (underflow_8_reg_4388 | overflow_8_reg_4383);
assign brmerge_i_i_i5_fu_3441_p2 = (underflow_11_fu_3436_p2 | overflow_11_fu_3426_p2);
assign brmerge_i_i_i_1_1_fu_782_p2 = (underflow_1_1_reg_3823 | overflow_1_1_reg_3817);
assign brmerge_i_i_i_2_fu_902_p2 = (tmp_113_reg_3766 ^ tmp_114_reg_3773);
assign brmerge_i_i_i_3_1_fu_1028_p2 = (tmp_123_reg_3780 ^ tmp_124_reg_3787);
assign brmerge_i_i_i_fu_664_p2 = (underflow9_reg_3805 | overflow_reg_3799);
assign carry_1_1_fu_1342_p2 = (tmp_108_reg_3905 & tmp_43_1_fu_1337_p2);
assign carry_1_2_fu_1416_p2 = (tmp_118_reg_3948 & tmp_43_2_fu_1411_p2);
assign carry_1_3_fu_1490_p2 = (tmp_128_reg_3991 & tmp_43_3_fu_1485_p2);
assign carry_1_fu_1268_p2 = (tmp_98_reg_3862 & tmp_43_fu_1263_p2);
assign carry_3_fu_2374_p2 = (tmp_139_reg_4328 & tmp_58_fu_2368_p2);
assign carry_4_fu_3284_p2 = (tmp_167_reg_4696 & tmp_74_fu_3278_p2);
assign carry_5_fu_3328_p2 = (tmp_174_reg_4737 & tmp_81_fu_3322_p2);
assign carry_9_1_fu_2868_p2 = (tmp_154_reg_4556 & tmp_108_1_reg_4580);
assign carry_9_fu_2623_p2 = (tmp_147_reg_4455 & tmp_67_reg_4479);
assign carry_fu_3625_p2 = (tmp_160_reg_4859 & tmp_72_fu_3619_p2);
assign deleted_ones_2_fu_3295_p3 = ((carry_4_fu_3284_p2)? p_41_i_i1_reg_4718: Range1_all_ones_2_reg_4706);
assign deleted_ones_3_1_fu_2877_p3 = ((carry_9_1_fu_2868_p2)? tmp_112_1_fu_2872_p2: tmp_151_reg_4543);
assign deleted_ones_3_fu_1449_p3 = ((carry_1_2_fu_1416_p2)? p_41_i_2_fu_1444_p2: Range1_all_ones_6_fu_1421_p2);
assign deleted_ones_4_fu_2385_p3 = ((carry_3_fu_2374_p2)? p_41_i_i_reg_4350: Range1_all_ones_4_reg_4338);
assign deleted_ones_6_fu_1523_p3 = ((carry_1_3_fu_1490_p2)? p_41_i_3_fu_1518_p2: Range1_all_ones_3_fu_1495_p2);
assign deleted_ones_7_fu_2632_p3 = ((carry_9_fu_2623_p2)? tmp_68_fu_2627_p2: tmp_144_reg_4442);
assign deleted_ones_fu_1301_p3 = ((carry_1_fu_1268_p2)? p_41_i_fu_1296_p2: Range1_all_ones_fu_1273_p2);
assign deleted_ones_s_fu_1375_p3 = ((carry_1_1_fu_1342_p2)? p_41_i_1_fu_1370_p2: Range1_all_ones_s_fu_1347_p2);
assign deleted_zeros_1_fu_3641_p2 = (signbit_6_reg_4835 ^ not_carry_fu_3635_p2);
assign deleted_zeros_2_fu_3289_p3 = ((carry_4_fu_3284_p2)? Range1_all_ones_2_reg_4706: Range1_all_zeros_2_reg_4713);
assign deleted_zeros_3_fu_2379_p3 = ((carry_3_fu_2374_p2)? Range1_all_ones_4_reg_4338: Range1_all_zeros_1_reg_4345);
assign deleted_zeros_4_fu_3344_p2 = (signbit_5_reg_4723 ^ not_carry_6_fu_3338_p2);
assign deleted_zeros_5_fu_1431_p3 = ((carry_1_2_fu_1416_p2)? Range1_all_ones_6_fu_1421_p2: Range1_all_zeros_5_fu_1426_p2);
assign deleted_zeros_6_fu_1505_p3 = ((carry_1_3_fu_1490_p2)? Range1_all_ones_3_fu_1495_p2: Range1_all_zeros_6_fu_1500_p2);
assign deleted_zeros_fu_1283_p3 = ((carry_1_fu_1268_p2)? Range1_all_ones_fu_1273_p2: Range1_all_zeros_fu_1278_p2);
assign deleted_zeros_s_fu_1357_p3 = ((carry_1_1_fu_1342_p2)? Range1_all_ones_s_fu_1347_p2: Range1_all_zeros_s_fu_1352_p2);
assign exitcond2_fu_1791_p2 = (k_reg_332 == ap_const_lv3_4? 1'b1: 1'b0);
assign exitcond5_1_fu_2717_p2 = (j1_1_reg_378 == ap_const_lv2_2? 1'b1: 1'b0);
assign exitcond5_fu_2472_p2 = (j1_reg_355 == ap_const_lv2_2? 1'b1: 1'b0);
assign exitcond_fu_2962_p2 = (i_2_reg_413 == ap_const_lv2_2? 1'b1: 1'b0);
assign grp_fu_2205_ce = ap_const_logic_1;
assign grp_fu_2205_p0 = OP1_V_2_fu_2202_p1;
assign grp_fu_2205_p1 = OP1_V_2_fu_2202_p1;
assign grp_fu_2513_ce = ap_const_logic_1;
assign grp_fu_2513_p0 = OP2_V_4_cast_cast_reg_4417;
assign grp_fu_2513_p1 = mt_fu_2502_p3;
assign grp_fu_2758_ce = ap_const_logic_1;
assign grp_fu_2758_p0 = OP2_V_4_1_cast_cast_reg_4518;
assign grp_fu_2758_p1 = mt_1_fu_2747_p3;
assign grp_fu_3012_ce = ap_const_logic_1;
assign grp_fu_3012_p0 = p_Val2_3_74_reg_320;
assign grp_fu_3012_p1 = ap_const_lv44_4E20;
assign grp_fu_3024_ce = ap_const_logic_1;
assign grp_fu_3024_p0 = xH_V_load_phi_reg_4614;
assign grp_fu_3024_p1 = x_1_V_read_assign_2_reg_4619;
assign grp_fu_3036_ce = ap_const_logic_1;
assign grp_fu_3036_p0 = r_V_1_reg_4625;
assign grp_fu_3036_p1 = x_1_V_read_assign_2_reg_4619;
assign i_5_fu_2968_p2 = (i_2_reg_413 + ap_const_lv2_1);
assign isneg_5_not_fu_1895_p2 = (isneg_fu_1849_p3 ^ ap_const_lv1_1);
assign isneg_fu_1849_p3 = p_Val2_s_75_fu_1838_p3[ap_const_lv32_16];
assign j_2_1_fu_2723_p2 = (j1_1_reg_378 + ap_const_lv2_1);
assign j_2_fu_2478_p2 = (j1_reg_355 + ap_const_lv2_1);
assign k_1_fu_1797_p2 = (k_reg_332 + ap_const_lv3_1);
assign min_0_V_fu_1923_p3 = ((brmerge4_fu_1901_p2)? p_Val2_4_mux_fu_1907_p3: p_Val2_4_76_fu_1915_p3);
assign min_3_V_18_fu_2058_p3 = ((sel_tmp12_fu_2009_p2)? ap_const_lv27_0: min_3_V_9_fu_2051_p3);
assign min_3_V_19_fu_2066_p3 = ((sel_tmp13_fu_2021_p2)? min_3_V_15_fu_264: min_3_V_18_fu_2058_p3);
assign min_3_V_1_fu_1994_p3 = ((sel_tmp7_fu_1990_p2)? min_3_V_16_fu_268: min_3_V_fu_1984_p3);
assign min_3_V_20_fu_2123_p3 = ((sel_tmp14_reg_4273)? min_3_V_15_fu_264: min_3_V_19_reg_4281);
assign min_3_V_21_fu_2128_p3 = ((sel_tmp15_fu_2112_p2)? min_3_V_15_fu_264: min_3_V_20_fu_2123_p3);
assign min_3_V_22_fu_2074_p3 = ((sel_tmp7_fu_1990_p2)? min_0_V_reg_4223: min_3_V_14_fu_260);
assign min_3_V_23_fu_2081_p3 = ((sel_tmp11_reg_4243)? min_3_V_14_fu_260: min_3_V_22_fu_2074_p3);
assign min_3_V_24_fu_2088_p3 = ((sel_tmp12_fu_2009_p2)? min_3_V_14_fu_260: min_3_V_23_fu_2081_p3);
assign min_3_V_25_fu_2096_p3 = ((sel_tmp13_fu_2021_p2)? ap_const_lv27_0: min_3_V_24_fu_2088_p3);
assign min_3_V_26_fu_2135_p3 = ((sel_tmp14_reg_4273)? min_3_V_14_fu_260: min_3_V_25_reg_4286);
assign min_3_V_27_fu_2140_p3 = ((sel_tmp15_fu_2112_p2)? min_3_V_14_fu_260: min_3_V_26_fu_2135_p3);
assign min_3_V_28_fu_2161_p3 = ((sel_tmp_reg_4189)? min_3_V_27_fu_2140_p3: min_3_V_6_fu_2116_p3);
assign min_3_V_29_fu_2168_p3 = ((sel_tmp2_reg_4196)? min_3_V_21_fu_2128_p3: min_3_V_28_fu_2161_p3);
assign min_3_V_2_fu_2002_p3 = ((sel_tmp11_reg_4243)? ap_const_lv27_0: min_3_V_1_fu_1994_p3);
assign min_3_V_30_fu_2175_p3 = ((sel_tmp4_reg_4208)? min_V_0_3_fu_2154_p3: min_3_V_29_fu_2168_p3);
assign min_3_V_3_fu_2013_p3 = ((sel_tmp12_fu_2009_p2)? min_3_V_16_fu_268: min_3_V_2_fu_2002_p3);
assign min_3_V_4_fu_2025_p3 = ((sel_tmp13_fu_2021_p2)? min_3_V_16_fu_268: min_3_V_3_fu_2013_p3);
assign min_3_V_5_fu_2107_p3 = ((sel_tmp14_reg_4273)? min_3_V_16_fu_268: min_3_V_4_reg_4268);
assign min_3_V_6_fu_2116_p3 = ((sel_tmp15_fu_2112_p2)? min_3_V_16_fu_268: min_3_V_5_fu_2107_p3);
assign min_3_V_7_fu_2037_p3 = ((sel_tmp5_reg_4237)? min_0_V_reg_4223: min_3_V_15_fu_264);
assign min_3_V_8_fu_2043_p3 = ((sel_tmp7_fu_1990_p2)? min_3_V_15_fu_264: min_3_V_7_fu_2037_p3);
assign min_3_V_9_fu_2051_p3 = ((sel_tmp11_reg_4243)? min_3_V_15_fu_264: min_3_V_8_fu_2043_p3);
assign min_3_V_fu_1984_p3 = ((sel_tmp5_reg_4237)? min_3_V_16_fu_268: min_0_V_reg_4223);
assign min_V_0_3_fu_2154_p3 = ((sel_tmp15_fu_2112_p2)? min_0_V_reg_4223: sel_tmp16_fu_2147_p3);
assign mt_1_fu_2747_p3 = {{tmp_71_reg_4513}, {ap_const_lv28_0}};
assign mt_fu_2502_p3 = {{tmp_62_reg_4412}, {ap_const_lv28_0}};
assign newsignbit_0_not_i_i_1_1_fu_607_p2 = (tmp_104_fu_565_p3 ^ ap_const_lv1_1);
assign newsignbit_0_not_i_i_fu_520_p2 = (tmp_94_fu_478_p3 ^ ap_const_lv1_1);
assign newsignbit_10_fu_3270_p3 = p_Val2_18_fu_3265_p2[ap_const_lv32_1F];
assign newsignbit_11_fu_3314_p3 = p_Val2_23_fu_3309_p2[ap_const_lv32_1E];
assign newsignbit_12_fu_3611_p3 = p_Val2_15_fu_3606_p2[ap_const_lv32_1F];
assign newsignbit_9_fu_2360_p3 = p_Val2_28_fu_2355_p2[ap_const_lv32_1C];
assign newsignbit_fu_1869_p3 = p_Val2_s_75_fu_1838_p3[ap_const_lv32_15];
assign not_carry_6_fu_3338_p2 = (newsignbit_11_fu_3314_p3 | p_Result_62_not_fu_3333_p2);
assign not_carry_fu_3635_p2 = (newsignbit_12_fu_3611_p3 | p_Result_38_not_fu_3630_p2);
assign overflow_10_fu_3380_p2 = (brmerge_i_i6_fu_3370_p2 & tmp_78_fu_3375_p2);
assign overflow_11_fu_3426_p2 = (brmerge_i_i9_fu_3422_p2 & tmp_82_fu_3417_p2);
assign overflow_1_1_fu_601_p2 = (brmerge_i_i_1_1_fu_589_p2 & tmp_44_1_1_fu_595_p2);
assign overflow_3_1_fu_1622_p2 = (brmerge_i1_1_reg_4089 & tmp_73_1_fu_1617_p2);
assign overflow_3_2_fu_1680_p2 = (brmerge_i1_2_reg_4109 & tmp_73_2_fu_1675_p2);
assign overflow_3_3_fu_1738_p2 = (brmerge_i1_3_reg_4129 & tmp_73_3_fu_1733_p2);
assign overflow_3_fu_1564_p2 = (brmerge_i1_reg_4069 & tmp_53_fu_1559_p2);
assign overflow_6_1_fu_2904_p2 = (brmerge_i_i7_1_fu_2899_p2 & tmp_112_1_fu_2872_p2);
assign overflow_6_fu_2659_p2 = (brmerge_i_i7_fu_2654_p2 & tmp_68_fu_2627_p2);
assign overflow_8_fu_2411_p2 = (brmerge_i_i8_fu_2401_p2 & tmp_60_fu_2406_p2);
assign overflow_9_fu_3671_p2 = (brmerge_i2_fu_3667_p2 & tmp_73_fu_3662_p2);
assign overflow_fu_514_p2 = (brmerge_i_i_fu_502_p2 & tmp_44_fu_508_p2);
assign p_38_i1_fu_3646_p2 = (carry_fu_3625_p2 & signbit_6_reg_4835);
assign p_38_i_1_fu_1383_p2 = (carry_1_1_fu_1342_p2 & Range1_all_ones_s_fu_1347_p2);
assign p_38_i_2_fu_1457_p2 = (carry_1_2_fu_1416_p2 & Range1_all_ones_6_fu_1421_p2);
assign p_38_i_3_fu_1531_p2 = (carry_1_3_fu_1490_p2 & Range1_all_ones_3_fu_1495_p2);
assign p_38_i_fu_1309_p2 = (carry_1_fu_1268_p2 & Range1_all_ones_fu_1273_p2);
assign p_38_i_i1_fu_3301_p2 = (carry_4_fu_3284_p2 & Range1_all_ones_2_reg_4706);
assign p_38_i_i2_fu_3349_p2 = (carry_5_fu_3328_p2 & signbit_5_reg_4723);
assign p_38_i_i_fu_2391_p2 = (carry_3_fu_2374_p2 & Range1_all_ones_4_reg_4338);
assign p_41_i_1_fu_1370_p2 = (tmp_105_reg_3883 & tmp_49_1_fu_1365_p2);
assign p_41_i_2_fu_1444_p2 = (tmp_115_reg_3926 & tmp_49_2_fu_1439_p2);
assign p_41_i_3_fu_1518_p2 = (tmp_125_reg_3969 & tmp_49_3_fu_1513_p2);
assign p_41_i_fu_1296_p2 = (tmp_95_reg_3840 & tmp_49_fu_1291_p2);
assign p_41_i_i1_fu_3185_p2 = (Range2_all_ones_2_fu_3151_p2 & tmp_77_fu_3179_p2);
assign p_41_i_i_fu_2346_p2 = (Range2_all_ones_fu_2312_p2 & tmp_59_fu_2340_p2);
assign p_Result_1_fu_2318_p4 = {{p_Val2_26_fu_2238_p2[ap_const_lv32_36 : ap_const_lv32_34]}};
assign p_Result_25_2_0_not_fu_906_p2 = (tmp_113_reg_3766 ^ ap_const_lv1_1);
assign p_Result_38_not_fu_3630_p2 = (tmp_160_reg_4859 ^ ap_const_lv1_1);
assign p_Result_51_not_fu_2639_p2 = (tmp_147_reg_4455 ^ ap_const_lv1_1);
assign p_Result_59_1_not_fu_2884_p2 = (tmp_154_reg_4556 ^ ap_const_lv1_1);
assign p_Result_62_not_fu_3333_p2 = (tmp_174_reg_4737 ^ ap_const_lv1_1);
assign p_Result_s_fu_2302_p4 = {{p_Val2_26_fu_2238_p2[ap_const_lv32_36 : ap_const_lv32_35]}};
assign p_Val2_11_fu_3519_p2 = ($signed(tmp_51_cast_fu_3511_p1) + $signed(tmp_52_fu_3515_p1));
assign p_Val2_12_fu_3536_p2 = ($signed(tmp_54_fu_3525_p3) + $signed(tmp_55_cast_fu_3533_p1));
assign p_Val2_13_1_71_fu_1660_p3 = ((underflow_3_1_fu_1632_p2)? ap_const_lv23_400000: p_Val2_13_1_reg_4025);
assign p_Val2_13_1_fu_1186_p2 = (p_Val2_10_1_reg_3890 + tmp_33_1_fu_1182_p1);
assign p_Val2_13_2_72_fu_1718_p3 = ((underflow_3_2_fu_1690_p2)? ap_const_lv23_400000: p_Val2_13_2_reg_4038);
assign p_Val2_13_2_fu_1218_p2 = (p_Val2_10_2_reg_3933 + tmp_33_2_fu_1214_p1);
assign p_Val2_13_3_73_fu_1776_p3 = ((underflow_3_3_fu_1748_p2)? ap_const_lv23_400000: p_Val2_13_3_reg_4051);
assign p_Val2_13_3_fu_1250_p2 = (p_Val2_10_3_reg_3976 + tmp_33_3_fu_1246_p1);
assign p_Val2_13_fu_2545_p2 = ($signed(tmp_79_cast_fu_2538_p1) + $signed(tmp_65_fu_2542_p1));
assign p_Val2_13_mux_1_fu_1653_p3 = ((brmerge_i_i4_1_fu_1637_p2)? ap_const_lv23_3FFFFF: p_Val2_13_1_reg_4025);
assign p_Val2_13_mux_2_fu_1711_p3 = ((brmerge_i_i4_2_fu_1695_p2)? ap_const_lv23_3FFFFF: p_Val2_13_2_reg_4038);
assign p_Val2_13_mux_3_fu_1769_p3 = ((brmerge_i_i4_3_fu_1753_p2)? ap_const_lv23_3FFFFF: p_Val2_13_3_reg_4051);
assign p_Val2_13_mux_fu_1595_p3 = ((brmerge_i_i4_fu_1579_p2)? ap_const_lv23_3FFFFF: p_Val2_2_reg_4012);
assign p_Val2_15_fu_3606_p2 = (p_Val2_14_reg_4844 + tmp_61_fu_3603_p1);
assign p_Val2_16_fu_3078_p2 = ($signed(tmp_63_cast_fu_3074_p1) + $signed(p_Val2_7_84_reg_4655));
assign p_Val2_18_fu_3265_p2 = (p_Val2_17_reg_4691 + tmp_70_fu_3262_p1);
assign p_Val2_1_1_1_fu_547_p2 = ($signed(ap_const_lv30_0) - $signed(OP2_V_124_1_cast_fu_544_p1));
assign p_Val2_1_70_fu_1602_p3 = ((underflow_3_fu_1574_p2)? ap_const_lv23_400000: p_Val2_2_reg_4012);
assign p_Val2_1_fu_460_p2 = ($signed(ap_const_lv30_0) - $signed(OP2_V_cast_fu_457_p1));
assign p_Val2_21_fu_3206_p2 = ($signed(tmp_99_cast_fu_3199_p1) + $signed(tmp_100_cast_fu_3203_p1));
assign p_Val2_21_mux_fu_3483_p3 = ((brmerge_i_i_i2_fu_3479_p2)? ap_const_lv32_7FFFFFFF: p_Val2_18_reg_4748);
assign p_Val2_23_fu_3309_p2 = (p_Val2_22_reg_4732 + tmp_80_fu_3306_p1);
assign p_Val2_25_1_fu_2790_p2 = ($signed(tmp_86_1_cast_fu_2783_p1) + $signed(tmp_87_1_fu_2787_p1));
assign p_Val2_25_fu_2604_p2 = (p_Val2_24_reg_4450 + tmp_66_fu_2601_p1);
assign p_Val2_26_fu_2238_p2 = ($signed(tmp_94_cast_fu_2231_p1) + $signed(tmp_56_fu_2235_p1));
assign p_Val2_28_fu_2355_p2 = (p_Val2_27_reg_4323 + tmp_57_fu_2352_p1);
assign p_Val2_2_79_fu_2704_p3 = ((underflow_6_reg_4489)? ap_const_lv32_80000000: p_Val2_25_reg_4466);
assign p_Val2_2_fu_1154_p2 = (p_Val2_s_reg_3847 + tmp_33_fu_1150_p1);
assign p_Val2_31_mux_fu_2452_p3 = ((brmerge_i_i_i4_fu_2448_p2)? ap_const_lv29_FFFFFFF: p_Val2_28_reg_4355);
assign p_Val2_32_1_82_fu_2949_p3 = ((underflow_6_1_reg_4590)? ap_const_lv32_80000000: p_Val2_32_1_reg_4567);
assign p_Val2_32_1_fu_2849_p2 = (p_Val2_26_1_reg_4551 + tmp_93_1_fu_2846_p1);
assign p_Val2_32_mux_1_fu_2942_p3 = ((brmerge_i_i_i3_1_fu_2938_p2)? ap_const_lv32_7FFFFFFF: p_Val2_32_1_reg_4567);
assign p_Val2_32_mux_fu_2697_p3 = ((brmerge_i_i_i3_fu_2693_p2)? ap_const_lv32_7FFFFFFF: p_Val2_25_reg_4466);
assign p_Val2_37_mux_fu_3457_p3 = ((brmerge_i_i_i5_fu_3441_p2)? ap_const_lv31_3FFFFFFF: p_Val2_23_reg_4776);
assign p_Val2_3_1_1_fu_804_p3 = ((underflow_1_1_reg_3823)? ap_const_lv29_10000000: tmp_36_1_1_fu_775_p3);
assign p_Val2_3_2_fu_924_p3 = ((underflow_2_fu_898_p2)? ap_const_lv29_10000000: tmp_112_fu_893_p2);
assign p_Val2_3_3_1_fu_1045_p3 = ((underflow_350_1_fu_1024_p2)? ap_const_lv29_10000000: tmp_122_fu_1014_p2);
assign p_Val2_3_fu_686_p3 = ((underflow9_reg_3805)? ap_const_lv29_10000000: tmp_50_fu_657_p3);
assign p_Val2_3_mux_1_1_fu_796_p3 = ((brmerge_i_i_i_1_1_fu_782_p2)? ap_const_lv29_FFFFFFF: tmp_36_1_1_fu_775_p3);
assign p_Val2_3_mux_2_fu_916_p3 = ((brmerge_i_i_i_2_fu_902_p2)? ap_const_lv29_FFFFFFF: tmp_112_fu_893_p2);
assign p_Val2_3_mux_3_1_fu_1037_p3 = ((brmerge_i_i_i_3_1_fu_1028_p2)? ap_const_lv29_FFFFFFF: tmp_122_fu_1014_p2);
assign p_Val2_3_mux_fu_678_p3 = ((brmerge_i_i_i_fu_664_p2)? ap_const_lv29_FFFFFFF: tmp_50_fu_657_p3);
assign p_Val2_4_76_fu_1915_p3 = ((underflow_fu_1883_p2)? ap_const_lv27_4000000: p_Val2_4_fu_1861_p3);
assign p_Val2_4_fu_1861_p3 = {{tmp_134_fu_1857_p1}, {ap_const_lv5_0}};
assign p_Val2_4_mux_fu_1907_p3 = ((brmerge_i_i3_fu_1889_p2)? ap_const_lv27_3FFFFFF: p_Val2_4_fu_1861_p3);
assign p_Val2_6_fu_3490_p3 = ((underflow_10_reg_4809)? ap_const_lv32_80000000: p_Val2_18_reg_4748);
assign p_Val2_7_fu_2459_p3 = ((underflow_8_reg_4388)? ap_const_lv29_10000000: p_Val2_28_reg_4355);
assign p_Val2_8_85_fu_3464_p3 = ((underflow_11_fu_3436_p2)? ap_const_lv31_40000000: p_Val2_23_reg_4776);
assign p_Val2_9_1_fu_823_p2 = ($signed(tmp_26_1_cast_fu_819_p1) - $signed(b_1_V_read_cast_fu_649_p1));
assign p_Val2_9_2_fu_944_p2 = ($signed(tmp_26_2_cast_fu_940_p1) - $signed(b_2_V_read_cast_fu_645_p1));
assign p_Val2_9_3_fu_1065_p2 = ($signed(tmp_26_3_cast_fu_1061_p1) - $signed(b_3_V_read_cast_fu_641_p1));
assign p_Val2_9_fu_705_p2 = ($signed(tmp_26_cast_fu_701_p1) - $signed(b_0_V_read_cast_fu_653_p1));
assign p_Val2_s_75_fu_1838_p3 = ((sel_tmp4_reg_4208)? aa_0_V_reg_4154: sel_tmp3_reg_4203);
assign p_Val2_s_87_fu_3709_p3 = ((underflow_9_fu_3681_p2)? ap_const_lv32_80000000: p_Val2_15_reg_4875);
assign p_not38_i_i_1_1_fu_613_p2 = (tmp_28_fu_573_p4 != ap_const_lv2_3? 1'b1: 1'b0);
assign p_not38_i_i_fu_526_p2 = (tmp_24_fu_486_p4 != ap_const_lv2_3? 1'b1: 1'b0);
assign p_not_i1_fu_3651_p2 = (deleted_zeros_1_fu_3641_p2 ^ ap_const_lv1_1);
assign p_not_i_1_fu_1389_p2 = (deleted_zeros_s_fu_1357_p3 ^ ap_const_lv1_1);
assign p_not_i_2_fu_1463_p2 = (deleted_zeros_5_fu_1431_p3 ^ ap_const_lv1_1);
assign p_not_i_3_fu_1537_p2 = (deleted_zeros_6_fu_1505_p3 ^ ap_const_lv1_1);
assign p_not_i_fu_1315_p2 = (deleted_zeros_fu_1283_p3 ^ ap_const_lv1_1);
assign p_not_i_i2_fu_3365_p2 = (deleted_zeros_2_reg_4760 ^ ap_const_lv1_1);
assign p_not_i_i3_1_fu_2894_p2 = (tmp_151_reg_4543 ^ carry_9_1_fu_2868_p2);
assign p_not_i_i3_fu_2649_p2 = (tmp_144_reg_4442 ^ carry_9_fu_2623_p2);
assign p_not_i_i4_fu_2396_p2 = (deleted_zeros_3_reg_4367 ^ ap_const_lv1_1);
assign p_not_i_i5_fu_3354_p2 = (deleted_zeros_4_fu_3344_p2 ^ ap_const_lv1_1);
assign p_not_i_i_1_1_fu_583_p2 = (tmp_28_fu_573_p4 != ap_const_lv2_0? 1'b1: 1'b0);
assign p_not_i_i_fu_496_p2 = (tmp_24_fu_486_p4 != ap_const_lv2_0? 1'b1: 1'b0);
assign qb_assign_1_1_fu_1177_p2 = (r_i_i_1_fu_1172_p2 & tmp_106_reg_3895);
assign qb_assign_1_2_fu_1209_p2 = (r_i_i_2_fu_1204_p2 & tmp_116_reg_3938);
assign qb_assign_1_3_fu_1241_p2 = (r_i_i_3_fu_1236_p2 & tmp_126_reg_3981);
assign qb_assign_1_fu_1145_p2 = (r_i_i_fu_1140_p2 & tmp_96_reg_3852);
assign qb_assign_3_fu_3598_p2 = (r_i_i1_fu_3593_p2 & qbit_9_reg_4849);
assign qb_assign_5_fu_3128_p2 = (r_i_i_i1_fu_3122_p2 & qbit_7_reg_4660);
assign qb_assign_7_1_fu_2841_p2 = (r_i_i_i2_1_fu_2835_p2 & tmp_152_reg_4533);
assign qb_assign_7_fu_2596_p2 = (r_i_i_i2_fu_2590_p2 & tmp_145_reg_4432);
assign qb_assign_9_fu_2289_p2 = (r_i_i_i_fu_2283_p2 & qbit_reg_4307);
assign qb_assign_s_fu_3257_p2 = (r_i_i_i3_fu_3251_p2 & qbit_8_reg_4675);
assign r_1_fu_2569_p2 = (tmp_146_reg_4437 != ap_const_lv48_0? 1'b1: 1'b0);
assign r_2_1_fu_2814_p2 = (tmp_153_reg_4538 != ap_const_lv48_0? 1'b1: 1'b0);
assign r_2_fu_1199_p2 = (tmp_117_reg_3943 != ap_const_lv6_0? 1'b1: 1'b0);
assign r_3_fu_3588_p2 = (tmp_159_reg_4854 != ap_const_lv12_0? 1'b1: 1'b0);
assign r_4_fu_3230_p2 = (tmp_173_reg_4680 != ap_const_lv24_0? 1'b1: 1'b0);
assign r_5_fu_2262_p2 = (tmp_138_reg_4312 != ap_const_lv22_0? 1'b1: 1'b0);
assign r_6_fu_1231_p2 = (tmp_127_reg_3986 != ap_const_lv6_0? 1'b1: 1'b0);
assign r_7_fu_3101_p2 = (tmp_166_reg_4665 != ap_const_lv25_0? 1'b1: 1'b0);
assign r_V_1_fu_3002_p2 = ($signed(ap_const_lv29_0) - $signed(OP2_V_6_cast_fu_2998_p1));
assign r_fu_1135_p2 = (tmp_97_reg_3857 != ap_const_lv6_0? 1'b1: 1'b0);
assign r_i_i1_fu_3593_p2 = (tmp_161_reg_4865 | r_3_fu_3588_p2);
assign r_i_i_1_fu_1172_p2 = (tmp_109_reg_3910 | r_s_fu_1167_p2);
assign r_i_i_2_fu_1204_p2 = (tmp_119_reg_3953 | r_2_fu_1199_p2);
assign r_i_i_3_fu_1236_p2 = (tmp_129_reg_3996 | r_6_fu_1231_p2);
assign r_i_i_fu_1140_p2 = (tmp_99_reg_3867 | r_fu_1135_p2);
assign r_i_i_i1_fu_3122_p2 = (tmp_168_fu_3114_p3 | r_7_fu_3101_p2);
assign r_i_i_i2_1_fu_2835_p2 = (tmp_155_fu_2827_p3 | r_2_1_fu_2814_p2);
assign r_i_i_i2_fu_2590_p2 = (tmp_148_fu_2582_p3 | r_1_fu_2569_p2);
assign r_i_i_i3_fu_3251_p2 = (tmp_175_fu_3243_p3 | r_4_fu_3230_p2);
assign r_i_i_i_fu_2283_p2 = (tmp_140_fu_2275_p3 | r_5_fu_2262_p2);
assign r_s_fu_1167_p2 = (tmp_107_reg_3900 != ap_const_lv6_0? 1'b1: 1'b0);
assign result_V_fu_3702_p3 = ((brmerge_i_i5_fu_3686_p2)? ap_const_lv32_7FFFFFFF: p_Val2_15_reg_4875);
assign sel_tmp10_fu_1952_p2 = (tmp_132_reg_4182 != ap_const_lv2_2? 1'b1: 1'b0);
assign sel_tmp11_fu_1969_p2 = (tmp46_fu_1963_p2 & tmp45_fu_1957_p2);
assign sel_tmp12_fu_2009_p2 = (tmp_s_reg_4216 & sel_tmp2_reg_4196);
assign sel_tmp13_fu_2021_p2 = (tmp_s_reg_4216 & sel_tmp_reg_4189);
assign sel_tmp14_fu_2033_p2 = (tmp_s_reg_4216 & sel_tmp4_reg_4208);
assign sel_tmp15_fu_2112_p2 = (sel_tmp4_reg_4208 & sel_tmp9_reg_4231);
assign sel_tmp16_fu_2147_p3 = ((sel_tmp14_reg_4273)? ap_const_lv27_0: min_V_fu_256);
assign sel_tmp1_fu_1813_p3 = ((sel_tmp_fu_1807_p2)? aa_1_V_reg_4159: aa_3_V_reg_4169);
assign sel_tmp2_fu_1819_p2 = (tmp_132_fu_1803_p1 == ap_const_lv2_2? 1'b1: 1'b0);
assign sel_tmp3_fu_1825_p3 = ((sel_tmp2_fu_1819_p2)? aa_2_V_reg_4164: sel_tmp1_fu_1813_p3);
assign sel_tmp4_fu_1832_p2 = (tmp_132_fu_1803_p1 == ap_const_lv2_0? 1'b1: 1'b0);
assign sel_tmp5_fu_1937_p2 = (sel_tmp2_reg_4196 & sel_tmp9_fu_1931_p2);
assign sel_tmp6_fu_1942_p2 = (tmp_132_reg_4182 != ap_const_lv2_0? 1'b1: 1'b0);
assign sel_tmp7_fu_1990_p2 = (sel_tmp_reg_4189 & sel_tmp9_reg_4231);
assign sel_tmp8_fu_1947_p2 = (tmp_132_reg_4182 != ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp9_fu_1931_p2 = (tmp_s_fu_1843_p2 ^ ap_const_lv1_1);
assign sel_tmp_fu_1807_p2 = (tmp_132_fu_1803_p1 == ap_const_lv2_1? 1'b1: 1'b0);
assign sum_V_fu_2465_p3 = ((underflow_5_not_reg_4394)? p_Val2_31_mux_fu_2452_p3: p_Val2_7_fu_2459_p3);
assign this_assign_1_1_1_fu_811_p3 = ((brmerge_1_1_fu_791_p2)? p_Val2_3_mux_1_1_fu_796_p3: p_Val2_3_1_1_fu_804_p3);
assign this_assign_1_2_fu_932_p3 = ((brmerge_2_fu_911_p2)? p_Val2_3_mux_2_fu_916_p3: p_Val2_3_2_fu_924_p3);
assign this_assign_1_3_1_fu_1053_p3 = ((underflow_not_3_1_fu_1032_p2)? p_Val2_3_mux_3_1_fu_1037_p3: p_Val2_3_3_1_fu_1045_p3);
assign this_assign_1_fu_693_p3 = ((brmerge_fu_673_p2)? p_Val2_3_mux_fu_678_p3: p_Val2_3_fu_686_p3);
assign tmp184_demorgan_fu_1405_p2 = (p_38_i_1_fu_1383_p2 | brmerge40_demorgan_i_1_fu_1400_p2);
assign tmp186_demorgan_fu_1479_p2 = (p_38_i_2_fu_1457_p2 | brmerge40_demorgan_i_2_fu_1474_p2);
assign tmp188_demorgan_fu_1553_p2 = (p_38_i_3_fu_1531_p2 | brmerge40_demorgan_i_3_fu_1548_p2);
assign tmp193_demorgan_fu_2421_p2 = (p_38_i_i_reg_4377 | brmerge40_demorgan_i_i_fu_2417_p2);
assign tmp199_demorgan_fu_3390_p2 = (p_38_i_i1_reg_4770 | brmerge40_demorgan_i_i1_fu_3386_p2);
assign tmp201_demorgan_fu_3432_p2 = (p_38_i_i2_reg_4788 | brmerge40_demorgan_i_i3_reg_4799);
assign tmp203_demorgan_fu_3677_p2 = (p_38_i1_reg_4887 | brmerge40_demorgan_i1_reg_4898);
assign tmp27_fu_1585_p2 = (brmerge40_demorgan_i_reg_4074 | tmp_53_fu_1559_p2);
assign tmp31_fu_1627_p2 = (tmp184_demorgan_reg_4099 ^ ap_const_lv1_1);
assign tmp32_fu_1643_p2 = (brmerge40_demorgan_i_1_reg_4094 | tmp_73_1_fu_1617_p2);
assign tmp36_fu_1685_p2 = (tmp186_demorgan_reg_4119 ^ ap_const_lv1_1);
assign tmp37_fu_1701_p2 = (brmerge40_demorgan_i_2_reg_4114 | tmp_73_2_fu_1675_p2);
assign tmp43_fu_1743_p2 = (tmp188_demorgan_reg_4139 ^ ap_const_lv1_1);
assign tmp44_fu_1759_p2 = (brmerge40_demorgan_i_3_reg_4134 | tmp_73_3_fu_1733_p2);
assign tmp45_fu_1957_p2 = (sel_tmp6_fu_1942_p2 & sel_tmp8_fu_1947_p2);
assign tmp46_fu_1963_p2 = (tmp_s_fu_1843_p2 & sel_tmp10_fu_1952_p2);
assign tmp47_fu_2426_p2 = (tmp193_demorgan_fu_2421_p2 ^ ap_const_lv1_1);
assign tmp48_fu_2437_p2 = (brmerge40_demorgan_i_i_fu_2417_p2 | tmp_60_fu_2406_p2);
assign tmp49_fu_2670_p2 = (brmerge40_demorgan_i_i2_fu_2665_p2 ^ tmp_69_fu_2644_p2);
assign tmp50_fu_2681_p2 = (brmerge40_demorgan_i_i2_fu_2665_p2 | tmp_68_fu_2627_p2);
assign tmp51_fu_2915_p2 = (brmerge40_demorgan_i_i2_1_fu_2910_p2 ^ tmp_115_1_fu_2889_p2);
assign tmp52_fu_2926_p2 = (brmerge40_demorgan_i_i2_1_fu_2910_p2 | tmp_112_1_fu_2872_p2);
assign tmp81_fu_3692_p2 = (newsignbit_12_reg_4881 | tmp_73_fu_3662_p2);
assign tmp84_fu_3395_p2 = (tmp199_demorgan_fu_3390_p2 ^ ap_const_lv1_1);
assign tmp85_fu_3406_p2 = (brmerge40_demorgan_i_i1_fu_3386_p2 | tmp_78_fu_3375_p2);
assign tmp88_fu_3447_p2 = (newsignbit_11_reg_4782 | tmp_82_fu_3417_p2);
assign tmp_100_cast_fu_3203_p1 = p_Val2_20_reg_4670;
assign tmp_102_fu_553_p1 = p_Val2_1_1_1_fu_547_p2[27:0];
assign tmp_103_fu_557_p3 = p_Val2_1_1_1_fu_547_p2[ap_const_lv32_1D];
assign tmp_104_fu_565_p3 = p_Val2_1_1_1_fu_547_p2[ap_const_lv32_1B];
assign tmp_107_fu_855_p1 = p_Val2_9_1_fu_823_p2[5:0];
assign tmp_108_1_fu_2862_p2 = (tmp_156_fu_2854_p3 ^ ap_const_lv1_1);
assign tmp_112_1_fu_2872_p2 = (tmp_151_reg_4543 ^ ap_const_lv1_1);
assign tmp_112_fu_893_p2 = x_0_V_read << ap_const_lv29_1;
assign tmp_115_1_fu_2889_p2 = (tmp_156_reg_4573 | p_Result_59_1_not_fu_2884_p2);
assign tmp_117_fu_976_p1 = p_Val2_9_2_fu_944_p2[5:0];
assign tmp_122_fu_1014_p2 = x_1_V_read << ap_const_lv29_1;
assign tmp_127_fu_1097_p1 = p_Val2_9_3_fu_1065_p2[5:0];
assign tmp_132_fu_1803_p1 = k_reg_332[1:0];
assign tmp_134_fu_1857_p1 = p_Val2_s_75_fu_1838_p3[21:0];
assign tmp_138_fu_2219_p1 = grp_fu_2205_p2[21:0];
assign tmp_140_fu_2275_p3 = p_Val2_26_fu_2238_p2[ap_const_lv32_17];
assign tmp_142_fu_2294_p3 = p_Val2_26_fu_2238_p2[ap_const_lv32_34];
assign tmp_143_fu_2484_p1 = j1_reg_355[0:0];
assign tmp_146_fu_2526_p1 = grp_fu_2513_p2[47:0];
assign tmp_148_fu_2582_p3 = p_Val2_13_fu_2545_p2[ap_const_lv32_31];
assign tmp_149_fu_2609_p3 = p_Val2_25_fu_2604_p2[ap_const_lv32_1F];
assign tmp_150_fu_2729_p1 = j1_1_reg_378[0:0];
assign tmp_153_fu_2771_p1 = grp_fu_2758_p2[47:0];
assign tmp_155_fu_2827_p3 = p_Val2_25_1_fu_2790_p2[ap_const_lv32_31];
assign tmp_156_fu_2854_p3 = p_Val2_32_1_fu_2849_p2[ap_const_lv32_1F];
assign tmp_159_fu_3568_p1 = p_Val2_12_fu_3536_p2[11:0];
assign tmp_163_fu_2974_p1 = i_2_reg_413[0:0];
assign tmp_166_fu_3050_p1 = grp_fu_3024_p2[24:0];
assign tmp_168_fu_3114_p3 = p_Val2_16_fu_3078_p2[ap_const_lv32_1A];
assign tmp_170_fu_3133_p3 = p_Val2_16_fu_3078_p2[ap_const_lv32_3A];
assign tmp_173_fu_3062_p1 = grp_fu_3036_p2[23:0];
assign tmp_175_fu_3243_p3 = p_Val2_21_fu_3206_p2[ap_const_lv32_19];
assign tmp_1_fu_631_p2 = (tmp_114_reg_3773 ^ ap_const_lv1_1);
assign tmp_24_fu_486_p4 = {{p_Val2_1_fu_460_p2[ap_const_lv32_1D : ap_const_lv32_1C]}};
assign tmp_26_1_cast_fu_819_p1 = $signed(this_assign_1_1_1_fu_811_p3);
assign tmp_26_2_cast_fu_940_p1 = $signed(this_assign_1_2_fu_932_p3);
assign tmp_26_3_cast_fu_1061_p1 = $signed(this_assign_1_3_1_fu_1053_p3);
assign tmp_26_cast_fu_701_p1 = $signed(this_assign_1_fu_693_p3);
assign tmp_28_fu_573_p4 = {{p_Val2_1_1_1_fu_547_p2[ap_const_lv32_1D : ap_const_lv32_1C]}};
assign tmp_33_1_fu_1182_p1 = qb_assign_1_1_fu_1177_p2;
assign tmp_33_2_fu_1214_p1 = qb_assign_1_2_fu_1209_p2;
assign tmp_33_3_fu_1246_p1 = qb_assign_1_3_fu_1241_p2;
assign tmp_33_fu_1150_p1 = qb_assign_1_fu_1145_p2;
assign tmp_36_1_1_fu_775_p3 = {{tmp_102_reg_3812}, {ap_const_lv1_0}};
assign tmp_39_fu_636_p2 = (tmp_124_reg_3787 ^ ap_const_lv1_1);
assign tmp_43_1_fu_1337_p2 = (tmp_110_reg_4031 ^ ap_const_lv1_1);
assign tmp_43_2_fu_1411_p2 = (tmp_120_reg_4044 ^ ap_const_lv1_1);
assign tmp_43_3_fu_1485_p2 = (tmp_130_reg_4057 ^ ap_const_lv1_1);
assign tmp_43_fu_1263_p2 = (tmp_100_reg_4018 ^ ap_const_lv1_1);
assign tmp_44_1_1_fu_595_p2 = (tmp_103_fu_557_p3 ^ ap_const_lv1_1);
assign tmp_44_3_1_fu_1019_p2 = (tmp_123_reg_3780 ^ ap_const_lv1_1);
assign tmp_44_fu_508_p2 = (tmp_93_fu_470_p3 ^ ap_const_lv1_1);
assign tmp_46_fu_1877_p2 = (newsignbit_fu_1869_p3 ^ ap_const_lv1_1);
assign tmp_49_1_fu_1365_p2 = (tmp_111_reg_3915 ^ ap_const_lv1_1);
assign tmp_49_2_fu_1439_p2 = (tmp_121_reg_3958 ^ ap_const_lv1_1);
assign tmp_49_3_fu_1513_p2 = (tmp_131_reg_4001 ^ ap_const_lv1_1);
assign tmp_49_fu_1291_p2 = (tmp_101_reg_3872 ^ ap_const_lv1_1);
assign tmp_50_fu_657_p3 = {{tmp_92_reg_3794}, {ap_const_lv1_0}};
assign tmp_51_cast_fu_3511_p1 = $signed(tmp_51_fu_3503_p3);
assign tmp_51_fu_3503_p3 = {{p_Val2_8_reg_401}, {ap_const_lv2_0}};
assign tmp_52_fu_3515_p1 = $signed(p_Val2_5_reg_389);
assign tmp_53_fu_1559_p2 = (tmp_95_reg_3840 ^ ap_const_lv1_1);
assign tmp_54_fu_3525_p3 = {{p_Val2_11_fu_3519_p2}, {ap_const_lv11_0}};
assign tmp_55_cast_fu_3533_p1 = p_Val2_6_86_reg_4830;
assign tmp_55_fu_2223_p3 = {{p_Val2_3_74_reg_320}, {ap_const_lv23_0}};
assign tmp_56_fu_2235_p1 = $unsigned(p_Val2_19_reg_4302);
assign tmp_57_fu_2352_p1 = qb_assign_9_reg_4333;
assign tmp_58_fu_2368_p2 = (newsignbit_9_fu_2360_p3 ^ ap_const_lv1_1);
assign tmp_59_fu_2340_p2 = (tmp_142_fu_2294_p3 ^ ap_const_lv1_1);
assign tmp_60_fu_2406_p2 = (signbit_reg_4317 ^ ap_const_lv1_1);
assign tmp_61_fu_3603_p1 = qb_assign_3_reg_4870;
assign tmp_62_fu_2488_p3 = ((tmp_143_fu_2484_p1)? x_1_V_read: x_0_V_read);
assign tmp_63_cast_fu_3074_p1 = $signed(tmp_63_fu_3066_p3);
assign tmp_63_fu_3066_p3 = {{p_Val2_8_reg_401}, {ap_const_lv26_0}};
assign tmp_64_fu_2530_p3 = {{xH_V_reg_343}, {ap_const_lv49_0}};
assign tmp_65_fu_2542_p1 = p_Val2_10_reg_4427;
assign tmp_66_fu_2601_p1 = qb_assign_7_reg_4461;
assign tmp_67_fu_2617_p2 = (tmp_149_fu_2609_p3 ^ ap_const_lv1_1);
assign tmp_68_fu_2627_p2 = (tmp_144_reg_4442 ^ ap_const_lv1_1);
assign tmp_69_fu_2644_p2 = (tmp_149_reg_4472 | p_Result_51_not_fu_2639_p2);
assign tmp_70_fu_3262_p1 = qb_assign_5_reg_4701;
assign tmp_71_fu_2733_p3 = ((tmp_150_fu_2729_p1)? x_1_V_read: x_0_V_read);
assign tmp_72_fu_3619_p2 = (newsignbit_12_fu_3611_p3 ^ ap_const_lv1_1);
assign tmp_73_1_fu_1617_p2 = (tmp_105_reg_3883 ^ ap_const_lv1_1);
assign tmp_73_2_fu_1675_p2 = (tmp_115_reg_3926 ^ ap_const_lv1_1);
assign tmp_73_3_fu_1733_p2 = (tmp_125_reg_3969 ^ ap_const_lv1_1);
assign tmp_73_fu_3662_p2 = (signbit_6_reg_4835 ^ ap_const_lv1_1);
assign tmp_74_fu_3278_p2 = (newsignbit_10_fu_3270_p3 ^ ap_const_lv1_1);
assign tmp_75_fu_3141_p4 = {{p_Val2_16_fu_3078_p2[ap_const_lv32_3C : ap_const_lv32_3B]}};
assign tmp_76_fu_3157_p4 = {{p_Val2_16_fu_3078_p2[ap_const_lv32_3C : ap_const_lv32_3A]}};
assign tmp_77_fu_3179_p2 = (tmp_170_fu_3133_p3 ^ ap_const_lv1_1);
assign tmp_78_fu_3375_p2 = (signbit_4_reg_4685 ^ ap_const_lv1_1);
assign tmp_79_cast_fu_2538_p1 = $signed(tmp_64_fu_2530_p3);
assign tmp_79_fu_3191_p3 = {{p_Val2_5_reg_389}, {ap_const_lv25_0}};
assign tmp_80_fu_3306_p1 = qb_assign_s_reg_4743;
assign tmp_81_fu_3322_p2 = (newsignbit_11_fu_3314_p3 ^ ap_const_lv1_1);
assign tmp_82_fu_3417_p2 = (signbit_5_reg_4723 ^ ap_const_lv1_1);
assign tmp_86_1_cast_fu_2783_p1 = $signed(tmp_86_1_fu_2775_p3);
assign tmp_86_1_fu_2775_p3 = {{xH_V_1_reg_366}, {ap_const_lv49_0}};
assign tmp_87_1_fu_2787_p1 = p_Val2_24_1_reg_4528;
assign tmp_92_fu_466_p1 = p_Val2_1_fu_460_p2[27:0];
assign tmp_93_1_fu_2846_p1 = qb_assign_7_1_reg_4562;
assign tmp_93_fu_470_p3 = p_Val2_1_fu_460_p2[ap_const_lv32_1D];
assign tmp_94_cast_fu_2231_p1 = $signed(tmp_55_fu_2223_p3);
assign tmp_94_fu_478_p3 = p_Val2_1_fu_460_p2[ap_const_lv32_1B];
assign tmp_97_fu_737_p1 = p_Val2_9_fu_705_p2[5:0];
assign tmp_99_cast_fu_3199_p1 = $signed(tmp_79_fu_3191_p3);
assign tmp_demorgan_fu_1331_p2 = (p_38_i_fu_1309_p2 | brmerge40_demorgan_i_fu_1326_p2);
assign tmp_fu_1569_p2 = (tmp_demorgan_reg_4079 ^ ap_const_lv1_1);
assign tmp_s_fu_1843_p2 = ($signed(p_Val2_s_75_fu_1838_p3) > $signed(23'b00000000000000000000000)? 1'b1: 1'b0);
assign underflow9_fu_538_p2 = (brmerge39_i_i_fu_532_p2 & tmp_93_fu_470_p3);
assign underflow_10_fu_3401_p2 = (signbit_4_reg_4685 & tmp84_fu_3395_p2);
assign underflow_11_fu_3436_p2 = (tmp201_demorgan_fu_3432_p2 ^ signbit_5_reg_4723);
assign underflow_1_1_fu_625_p2 = (brmerge39_i_i_1_1_fu_619_p2 & tmp_103_fu_557_p3);
assign underflow_2_fu_898_p2 = (tmp_113_reg_3766 & tmp_1_reg_3830);
assign underflow_350_1_fu_1024_p2 = (tmp_123_reg_3780 & tmp_39_reg_3835);
assign underflow_3_1_fu_1632_p2 = (tmp_105_reg_3883 & tmp31_fu_1627_p2);
assign underflow_3_2_fu_1690_p2 = (tmp_115_reg_3926 & tmp36_fu_1685_p2);
assign underflow_3_3_fu_1748_p2 = (tmp_125_reg_3969 & tmp43_fu_1743_p2);
assign underflow_3_fu_1574_p2 = (tmp_95_reg_3840 & tmp_fu_1569_p2);
assign underflow_3_not_1_fu_1648_p2 = (tmp32_fu_1643_p2 | p_38_i_1_reg_4084);
assign underflow_3_not_2_fu_1706_p2 = (tmp37_fu_1701_p2 | p_38_i_2_reg_4104);
assign underflow_3_not_3_fu_1764_p2 = (tmp44_fu_1759_p2 | p_38_i_3_reg_4124);
assign underflow_3_not_fu_1590_p2 = (tmp27_fu_1585_p2 | p_38_i_reg_4064);
assign underflow_5_not_fu_2443_p2 = (tmp48_fu_2437_p2 | p_38_i_i_reg_4377);
assign underflow_6_1_fu_2921_p2 = (tmp51_fu_2915_p2 & tmp_151_reg_4543);
assign underflow_6_fu_2676_p2 = (tmp49_fu_2670_p2 & tmp_144_reg_4442);
assign underflow_6_not_1_fu_2932_p2 = (tmp52_fu_2926_p2 | carry_9_1_fu_2868_p2);
assign underflow_6_not_fu_2687_p2 = (tmp50_fu_2681_p2 | carry_9_fu_2623_p2);
assign underflow_7_not_fu_3412_p2 = (tmp85_fu_3406_p2 | p_38_i_i1_reg_4770);
assign underflow_8_fu_2432_p2 = (signbit_reg_4317 & tmp47_fu_2426_p2);
assign underflow_8_not_fu_3452_p2 = (tmp88_fu_3447_p2 | p_38_i_i2_reg_4788);
assign underflow_9_fu_3681_p2 = (tmp203_demorgan_fu_3677_p2 ^ signbit_6_reg_4835);
assign underflow_9_not_fu_3697_p2 = (tmp81_fu_3692_p2 | p_38_i1_reg_4887);
assign underflow_fu_1883_p2 = (isneg_fu_1849_p3 & tmp_46_fu_1877_p2);
assign underflow_not_1_1_fu_786_p2 = (underflow_1_1_reg_3823 ^ ap_const_lv1_1);
assign underflow_not_3_1_fu_1032_p2 = (tmp_124_reg_3787 | tmp_44_3_1_fu_1019_p2);
assign underflow_not_fu_668_p2 = (underflow9_reg_3805 ^ ap_const_lv1_1);
assign xH_0_V_fu_2710_p3 = ((underflow_6_not_reg_4495)? p_Val2_32_mux_fu_2697_p3: p_Val2_2_79_fu_2704_p3);
assign xH_1_V_fu_2955_p3 = ((underflow_6_not_1_reg_4596)? p_Val2_32_mux_1_fu_2942_p3: p_Val2_32_1_82_fu_2949_p3);
assign xH_V_load_phi_fu_2978_p3 = ((tmp_163_fu_2974_p1)? xH_V_1_reg_366: xH_V_reg_343);
assign xHx_V_fu_3496_p3 = ((underflow_7_not_reg_4815)? p_Val2_21_mux_fu_3483_p3: p_Val2_6_fu_3490_p3);
assign x_1_V_read_assign_2_fu_2986_p3 = ((tmp_163_fu_2974_p1)? x_1_V_read: x_0_V_read);
always @ (posedge ap_clk)
begin
    OP2_V_4_cast_cast_reg_4417[1:0] <= 2'b11;
    OP2_V_4_cast_cast_reg_4417[4:4] <= 1'b1;
    OP2_V_4_cast_cast_reg_4417[6:6] <= 1'b1;
    OP2_V_4_cast_cast_reg_4417[11:11] <= 1'b1;
    OP2_V_4_cast_cast_reg_4417[13:13] <= 1'b0;
    OP2_V_4_cast_cast_reg_4417[74:16] <= 59'b00000000000000000000000000000000000000000000000000000000011;
    OP2_V_4_1_cast_cast_reg_4518[2:1] <= 2'b11;
    OP2_V_4_1_cast_cast_reg_4518[4:4] <= 1'b1;
    OP2_V_4_1_cast_cast_reg_4518[9:6] <= 4'b0111;
    OP2_V_4_1_cast_cast_reg_4518[13:12] <= 2'b00;
    OP2_V_4_1_cast_cast_reg_4518[74:16] <= 59'b00000000000000000000000000000000000000000000000000000000011;
end



endmodule //Compult_fitness

