<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>pcilib: pci.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">pcilib
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_0b5c8f32f3013e7b96dc99509907414c.html">pcilib</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">pci.h</div></div>
</div><!--header-->
<div class="contents">
<a href="pci_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="preprocessor">#ifndef _PCITOOL_PCI_H</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="preprocessor">#define _PCITOOL_PCI_H</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span> </div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno"><a class="line" href="pci_8h.html#a4e0480d2835479cdd61dc6dd67a3c3c2">    4</a></span><span class="preprocessor">#define PCILIB_DEFAULT_CPU_COUNT 2</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno"><a class="line" href="pci_8h.html#aa22d7a098b32385d4ba2d4cc4f1c8d9c">    5</a></span><span class="preprocessor">#define PCILIB_EVENT_TIMEOUT 1000000            </span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno"><a class="line" href="pci_8h.html#a3eb980d096f0890e661628e346dc6643">    6</a></span><span class="preprocessor">#define PCILIB_TRIGGER_TIMEOUT 100000           </span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno"><a class="line" href="pci_8h.html#af49018029da7ba023b6d96fc97b4e0be">    7</a></span><span class="preprocessor">#define PCILIB_DMA_TIMEOUT 10000                </span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno"><a class="line" href="pci_8h.html#a3f6d7e7d5b472d9e1ac028016c8e81eb">    8</a></span><span class="preprocessor">#define PCILIB_DMA_SKIP_TIMEOUT 1000000         </span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno"><a class="line" href="pci_8h.html#afba0cbe7c423100d1d6dc2a1475507f4">    9</a></span><span class="preprocessor">#define PCILIB_MAX_BARS 6                       </span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno"><a class="line" href="pci_8h.html#a5d23615582dd63a38451f57cbe1b4d06">   10</a></span><span class="preprocessor">#define PCILIB_DEFAULT_REGISTER_SPACE 1024      </span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno"><a class="line" href="pci_8h.html#ad91ab6d54425bdd3f0459e054e40935f">   11</a></span><span class="preprocessor">#define PCILIB_DEFAULT_VIEW_SPACE 128           </span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno"><a class="line" href="pci_8h.html#a07c3da3f8efe072251e55f6293594127">   12</a></span><span class="preprocessor">#define PCILIB_DEFAULT_UNIT_SPACE 128           </span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno"><a class="line" href="pci_8h.html#aec142a5ce5d601ce85db824ee760719f">   13</a></span><span class="preprocessor">#define PCILIB_MAX_REGISTER_BANKS 32            </span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno"><a class="line" href="pci_8h.html#a8f528321c3794f6ded0612fbb82c6359">   14</a></span><span class="preprocessor">#define PCILIB_MAX_REGISTER_RANGES 32           </span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="pci_8h.html#aba8ca7b59be172184b630ba0ead42c07">   15</a></span><span class="preprocessor">#define PCILIB_MAX_REGISTER_PROTOCOLS 32        </span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="pci_8h.html#a73d2542cb527e29bda21cbe267a18a0a">   16</a></span><span class="preprocessor">#define PCILIB_MAX_DMA_ENGINES 32               </span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &lt;uthash.h&gt;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span> </div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="linux-3_810_8h.html">linux-3.10.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;driver/ioctl.h&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="timing_8h.html">timing.h</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;<a class="code" href="cpu_8h.html">cpu.h</a>&quot;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &quot;<a class="code" href="bar_8h.html">bar.h</a>&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#include &quot;<a class="code" href="pcilib_8h.html">pcilib.h</a>&quot;</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#include &quot;<a class="code" href="register_8h.html">register.h</a>&quot;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="kmem_8h.html">kmem.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#include &quot;<a class="code" href="irq_8h.html">irq.h</a>&quot;</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#include &quot;<a class="code" href="dma_8h.html">dma.h</a>&quot;</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#include &quot;<a class="code" href="event_8h.html">event.h</a>&quot;</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="preprocessor">#include &quot;<a class="code" href="model_8h.html">model.h</a>&quot;</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#include &quot;<a class="code" href="export_8h.html">export.h</a>&quot;</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#include &quot;<a class="code" href="locking_8h.html">locking.h</a>&quot;</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#include &quot;<a class="code" href="xml_8h.html">xml.h</a>&quot;</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#include &quot;<a class="code" href="py_8h.html">py.h</a>&quot;</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="preprocessor">#include &quot;<a class="code" href="view_8h.html">view.h</a>&quot;</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#include &quot;<a class="code" href="memcpy_8h.html">memcpy.h</a>&quot;</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="structpcilib__pcie__link__info__t.html">   40</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="structpcilib__pcie__link__info__t.html#a6985e9c1db14caec816d30e8db54c9b4">   41</a></span>    uint8_t max_link_speed, <a class="code hl_variable" href="structpcilib__pcie__link__info__t.html#a6985e9c1db14caec816d30e8db54c9b4">link_speed</a>;</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="structpcilib__pcie__link__info__t.html#a214e86962f90db55f388f6bd6a6fa0e6">   42</a></span>    uint8_t max_link_width, <a class="code hl_variable" href="structpcilib__pcie__link__info__t.html#a214e86962f90db55f388f6bd6a6fa0e6">link_width</a>;</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="structpcilib__pcie__link__info__t.html#a69c6a29390839f470e93e9dc0e1e1880">   43</a></span>    uint8_t <a class="code hl_variable" href="structpcilib__pcie__link__info__t.html#a69c6a29390839f470e93e9dc0e1e1880">max_payload</a>, payload;</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>} <a class="code hl_struct" href="structpcilib__pcie__link__info__t.html">pcilib_pcie_link_info_t</a>;</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span> </div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="structpcilib__s.html">   47</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structpcilib__s.html">pcilib_s</a> {</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="structpcilib__s.html#a97959ae9b1ab77309f0afec2b62d283c">   48</a></span>    <span class="keywordtype">int</span> <a class="code hl_variable" href="structpcilib__s.html#a97959ae9b1ab77309f0afec2b62d283c">handle</a>;                                                                         </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="structpcilib__s.html#aa8d1442296fb3459d24a493df8d21d8b">   50</a></span>    pcilib_driver_version_t <a class="code hl_variable" href="structpcilib__s.html#aa8d1442296fb3459d24a493df8d21d8b">driver_version</a>;                                             </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="structpcilib__s.html#a3b8d32830b2e29cb8dadcd73bb5fd063">   52</a></span>    uintptr_t <a class="code hl_variable" href="structpcilib__s.html#a3b8d32830b2e29cb8dadcd73bb5fd063">page_mask</a>;                                                                </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="structpcilib__s.html#ae2ea80d1046f805e6b015d9580d7c98e">   53</a></span>    <span class="keywordtype">int</span> <a class="code hl_variable" href="structpcilib__s.html#ae2ea80d1046f805e6b015d9580d7c98e">board_info_ready</a>;                                                               </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="structpcilib__s.html#aed7a99716e212d2fb0752fb1746bb06d">   54</a></span>    pcilib_board_info_t <a class="code hl_variable" href="structpcilib__s.html#aed7a99716e212d2fb0752fb1746bb06d">board_info</a>;                                                     </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="structpcilib__s.html#afe510efd1f81ba8eacd7af1a949be988">   55</a></span>    <a class="code hl_struct" href="structpcilib__pcie__link__info__t.html">pcilib_pcie_link_info_t</a> <a class="code hl_variable" href="structpcilib__s.html#afe510efd1f81ba8eacd7af1a949be988">link_info</a>;                                                  </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="structpcilib__s.html#aaee187fc94e8ce9d8666582e95b68d65">   56</a></span>    <span class="keywordtype">char</span> *<a class="code hl_variable" href="structpcilib__s.html#aaee187fc94e8ce9d8666582e95b68d65">bar_space</a>[<a class="code hl_define" href="pci_8h.html#afba0cbe7c423100d1d6dc2a1475507f4">PCILIB_MAX_BARS</a>];                                                   </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="structpcilib__s.html#a449e13f9a979d7b03f7050ffa60d560b">   57</a></span>    <a class="code hl_struct" href="structpcilib__bar__info__t.html">pcilib_bar_info_t</a> <a class="code hl_variable" href="structpcilib__s.html#a449e13f9a979d7b03f7050ffa60d560b">bar_info</a>[<a class="code hl_define" href="pci_8h.html#afba0cbe7c423100d1d6dc2a1475507f4">PCILIB_MAX_BARS</a> + 1];                                    </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="structpcilib__s.html#a26546c777c20e8f6cf63687ff16631f6">   59</a></span>    <span class="keywordtype">int</span> <a class="code hl_variable" href="structpcilib__s.html#a26546c777c20e8f6cf63687ff16631f6">pci_cfg_space_fd</a>;                                                               </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="structpcilib__s.html#ac27054c7ada90c7fc97c3d16735f88aa">   60</a></span>    uint32_t <a class="code hl_variable" href="structpcilib__s.html#ac27054c7ada90c7fc97c3d16735f88aa">pci_cfg_space_cache</a>[64];                                                   </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="structpcilib__s.html#a02c2ee59315145bed9ee1ad2aaa46315">   61</a></span>    <span class="keywordtype">size_t</span> <a class="code hl_variable" href="structpcilib__s.html#a02c2ee59315145bed9ee1ad2aaa46315">pci_cfg_space_size</a>;                                                          </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="structpcilib__s.html#a7296992ef5eb9c845d739f733e297c81">   62</a></span>    <span class="keyword">const</span> uint32_t *<a class="code hl_variable" href="structpcilib__s.html#a7296992ef5eb9c845d739f733e297c81">pcie_capabilities</a>;                                                  </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="structpcilib__s.html#adfc40735827d7c148f7dd5e4b7b5457c">   64</a></span>    <span class="keywordtype">int</span> <a class="code hl_variable" href="structpcilib__s.html#adfc40735827d7c148f7dd5e4b7b5457c">reg_bar_mapped</a>;                                                                 </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="structpcilib__s.html#a839db099687ecdb586a31b1de2a73da5">   65</a></span>    <a class="code hl_typedef" href="pcilib_8h.html#ad5e21847906003557a26779731243927">pcilib_bar_t</a> <a class="code hl_variable" href="structpcilib__s.html#a839db099687ecdb586a31b1de2a73da5">reg_bar</a>;                                                               </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="structpcilib__s.html#a9b6a748895272e2bafc03d24321f7248">   66</a></span>    <span class="keywordtype">int</span> <a class="code hl_variable" href="structpcilib__s.html#a9b6a748895272e2bafc03d24321f7248">data_bar_mapped</a>;                                                                </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="structpcilib__s.html#a4f2d3676a81af2bcd69c1f4372f97d99">   67</a></span>    <a class="code hl_typedef" href="pcilib_8h.html#ad5e21847906003557a26779731243927">pcilib_bar_t</a> <a class="code hl_variable" href="structpcilib__s.html#a4f2d3676a81af2bcd69c1f4372f97d99">data_bar</a>;                                                              </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="structpcilib__s.html#a90b4d45dc1e79a725ca1478bbe753b17">   69</a></span>    <a class="code hl_struct" href="structpcilib__kmem__list__s.html">pcilib_kmem_list_t</a> *<a class="code hl_variable" href="structpcilib__s.html#a90b4d45dc1e79a725ca1478bbe753b17">kmem_list</a>;                                                      </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="structpcilib__s.html#a124451df7bcbe85a2d9b7e8cb19814f9">   71</a></span>    <span class="keywordtype">char</span> *<a class="code hl_variable" href="structpcilib__s.html#a124451df7bcbe85a2d9b7e8cb19814f9">model</a>;                                                                        </div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="structpcilib__s.html#adc051b44d856035c537395e413bd907a">   72</a></span>    <span class="keywordtype">void</span> *<a class="code hl_variable" href="structpcilib__s.html#adc051b44d856035c537395e413bd907a">event_plugin</a>;                                                                 </div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="structpcilib__s.html#ab08f82dd5bf659b498f798b1078fdf98">   73</a></span>    <a class="code hl_struct" href="structpcilib__model__description__t.html">pcilib_model_description_t</a> <a class="code hl_variable" href="structpcilib__s.html#ab08f82dd5bf659b498f798b1078fdf98">model_info</a>;                                              </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="structpcilib__s.html#a245fcc8f7fc634335bae0bb1001977e2">   75</a></span>    <span class="keywordtype">size_t</span> <a class="code hl_variable" href="structpcilib__s.html#a245fcc8f7fc634335bae0bb1001977e2">num_banks_init</a>;                                                              </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="structpcilib__s.html#a8c3ebd9b2e22105970a21d4f8b7564db">   76</a></span>    <span class="keywordtype">size_t</span> <a class="code hl_variable" href="structpcilib__s.html#a5d3c8e44d590052b9112526e61b3e64b">num_reg</a>, <a class="code hl_variable" href="structpcilib__s.html#a8c3ebd9b2e22105970a21d4f8b7564db">alloc_reg</a>;                                                          </div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="structpcilib__s.html#ad78675d0315a858f03e16cd9d50df678">   77</a></span>    <span class="keywordtype">size_t</span> <a class="code hl_variable" href="structpcilib__s.html#ad78675d0315a858f03e16cd9d50df678">num_banks</a>, <a class="code hl_variable" href="structpcilib__s.html#afeac991846124540f8b99a7342d8e46b">num_protocols</a>, <a class="code hl_variable" href="structpcilib__s.html#a44ca6211112d0322f885b3e3a8b94652">num_ranges</a>;                                        </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="structpcilib__s.html#afbe12a3d15f7c7b5751b626917720032">   78</a></span>    <span class="keywordtype">size_t</span> <a class="code hl_variable" href="structpcilib__s.html#afbe12a3d15f7c7b5751b626917720032">num_engines</a>;                                                                 </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="structpcilib__s.html#a6cf0e66d52926ba03b039d06b57ed49d">   79</a></span>    <span class="keywordtype">size_t</span> <a class="code hl_variable" href="structpcilib__s.html#a6cf0e66d52926ba03b039d06b57ed49d">dyn_banks</a>;                                                                   </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="structpcilib__s.html#a9f6bc50561128b6e7f78296f23db134a">   80</a></span>    <a class="code hl_struct" href="structpcilib__register__description__t.html">pcilib_register_description_t</a> *<a class="code hl_variable" href="structpcilib__s.html#a9f6bc50561128b6e7f78296f23db134a">registers</a>;                                           </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="structpcilib__s.html#a7f2f82869f7b6acd3a0cfba9dc4a00ed">   81</a></span>    <a class="code hl_struct" href="structpcilib__register__bank__description__t.html">pcilib_register_bank_description_t</a> <a class="code hl_variable" href="structpcilib__s.html#a7f2f82869f7b6acd3a0cfba9dc4a00ed">banks</a>[<a class="code hl_define" href="pci_8h.html#aec142a5ce5d601ce85db824ee760719f">PCILIB_MAX_REGISTER_BANKS</a> + 1];            </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="structpcilib__s.html#a204e280481f826289ca05b2c588f30d2">   82</a></span>    <a class="code hl_struct" href="structpcilib__register__range__t.html">pcilib_register_range_t</a> <a class="code hl_variable" href="structpcilib__s.html#a204e280481f826289ca05b2c588f30d2">ranges</a>[<a class="code hl_define" href="pci_8h.html#a8f528321c3794f6ded0612fbb82c6359">PCILIB_MAX_REGISTER_RANGES</a> + 1];                     </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="structpcilib__s.html#ad167ccf9fea54556af78d95e1813f685">   83</a></span>    <a class="code hl_struct" href="structpcilib__register__protocol__description__t.html">pcilib_register_protocol_description_t</a> <a class="code hl_variable" href="structpcilib__s.html#ad167ccf9fea54556af78d95e1813f685">protocols</a>[<a class="code hl_define" href="pci_8h.html#aba8ca7b59be172184b630ba0ead42c07">PCILIB_MAX_REGISTER_PROTOCOLS</a> + 1];</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="structpcilib__s.html#a7ca0cb31d5012ca14369c8af6caa25d6">   84</a></span>    <a class="code hl_struct" href="structpcilib__dma__description__t.html">pcilib_dma_description_t</a> <a class="code hl_variable" href="structpcilib__s.html#a7ca0cb31d5012ca14369c8af6caa25d6">dma</a>;                                                       </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="structpcilib__s.html#a99f63d34f0cf925559cc6ca66fcc4d63">   85</a></span>    <a class="code hl_struct" href="structpcilib__dma__engine__description__t.html">pcilib_dma_engine_description_t</a> <a class="code hl_variable" href="structpcilib__s.html#a99f63d34f0cf925559cc6ca66fcc4d63">engines</a>[<a class="code hl_define" href="pci_8h.html#a73d2542cb527e29bda21cbe267a18a0a">PCILIB_MAX_DMA_ENGINES</a> +  1];               </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="structpcilib__s.html#a4b24f857efec07c254d2fa2226b59fda">   87</a></span>    <a class="code hl_struct" href="structpcilib__register__context__t.html">pcilib_register_context_t</a> *<a class="code hl_variable" href="structpcilib__s.html#a4b24f857efec07c254d2fa2226b59fda">register_ctx</a>;                                            </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="structpcilib__s.html#a53d85e0f2155263085878bd1ae4c8b6d">   88</a></span>    <a class="code hl_struct" href="structpcilib__register__bank__context__s.html">pcilib_register_bank_context_t</a> *<a class="code hl_variable" href="structpcilib__s.html#a53d85e0f2155263085878bd1ae4c8b6d">bank_ctx</a>[<a class="code hl_define" href="pci_8h.html#aec142a5ce5d601ce85db824ee760719f">PCILIB_MAX_REGISTER_BANKS</a>];                </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="structpcilib__s.html#a81fc504bd03023f6d2a2f22fd2ee58ca">   89</a></span>    <a class="code hl_struct" href="structpcilib__dma__context__t.html">pcilib_dma_context_t</a> *<a class="code hl_variable" href="structpcilib__s.html#a81fc504bd03023f6d2a2f22fd2ee58ca">dma_ctx</a>;                                                      </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="structpcilib__s.html#a887deef86e2af6248df3326302bbce00">   90</a></span>    <a class="code hl_struct" href="structpcilib__event__context__s.html">pcilib_context_t</a> *<a class="code hl_variable" href="structpcilib__s.html#a887deef86e2af6248df3326302bbce00">event_ctx</a>;                                                        </div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="structpcilib__s.html#af97bbf6079a97d4490377dc92310f1f5">   92</a></span>    <span class="keywordtype">size_t</span> <a class="code hl_variable" href="structpcilib__s.html#aa581ed1b9217f9c50c33b6d55559f019">num_views</a>, <a class="code hl_variable" href="structpcilib__s.html#af97bbf6079a97d4490377dc92310f1f5">alloc_views</a>;                                                      </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="structpcilib__s.html#a30e41f6841c2ed17baa317311a5765d5">   93</a></span>    <span class="keywordtype">size_t</span> <a class="code hl_variable" href="structpcilib__s.html#a476d59af0a89bc93b3711a7f35d2632e">num_units</a>, <a class="code hl_variable" href="structpcilib__s.html#a30e41f6841c2ed17baa317311a5765d5">alloc_units</a>;                                                      </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="structpcilib__s.html#af0bbd1334a8cb708cfa331d833be25e3">   94</a></span>    <a class="code hl_struct" href="structpcilib__view__description__s.html">pcilib_view_description_t</a> **<a class="code hl_variable" href="structpcilib__s.html#af0bbd1334a8cb708cfa331d833be25e3">views</a>;                                                  </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="structpcilib__s.html#a05d5ea2f170c18f320ae1ce7d05e378f">   95</a></span>    <a class="code hl_struct" href="structpcilib__unit__description__t.html">pcilib_unit_description_t</a> *<a class="code hl_variable" href="structpcilib__s.html#a05d5ea2f170c18f320ae1ce7d05e378f">units</a>;                                                   </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="structpcilib__s.html#a6726f3274210ed8e3a2afeebac1f10c8">   97</a></span>    <a class="code hl_struct" href="structpcilib__unit__context__s.html">pcilib_unit_context_t</a> *<a class="code hl_variable" href="structpcilib__s.html#a6726f3274210ed8e3a2afeebac1f10c8">unit_hash</a>;                                                   </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="structpcilib__s.html#afb2b15feb017f4cd85d1d15f263d1d31">   98</a></span>    <a class="code hl_struct" href="structpcilib__view__context__s.html">pcilib_view_context_t</a> *<a class="code hl_variable" href="structpcilib__s.html#afb2b15feb017f4cd85d1d15f263d1d31">view_hash</a>;                                                   </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="structpcilib__s.html#a99e18f8f358339d97d49076994159d48">   99</a></span>    <a class="code hl_struct" href="structpcilib__register__context__t.html">pcilib_register_context_t</a> *<a class="code hl_variable" href="structpcilib__s.html#a99e18f8f358339d97d49076994159d48">reg_hash</a>;                                                </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="structpcilib__s.html#afd7b157b8796cfbb55404c2912e793f3">  101</a></span>    <a class="code hl_struct" href="structpcilib__lock__s.html">pcilib_lock_t</a> *<a class="code hl_variable" href="structpcilib__s.html#afd7b157b8796cfbb55404c2912e793f3">dma_rlock</a>[<a class="code hl_define" href="pci_8h.html#a73d2542cb527e29bda21cbe267a18a0a">PCILIB_MAX_DMA_ENGINES</a>];                                   </div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="structpcilib__s.html#a41aa83dedb03a1021ea2e23604da3aaa">  102</a></span>    <a class="code hl_struct" href="structpcilib__lock__s.html">pcilib_lock_t</a> *<a class="code hl_variable" href="structpcilib__s.html#a41aa83dedb03a1021ea2e23604da3aaa">dma_wlock</a>[<a class="code hl_define" href="pci_8h.html#a73d2542cb527e29bda21cbe267a18a0a">PCILIB_MAX_DMA_ENGINES</a>];                                   </div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="structpcilib__s.html#a7f86351902a0aa153ac9019099f0e30f">  104</a></span>    <span class="keyword">struct </span><a class="code hl_struct" href="structpcilib__locking__s.html">pcilib_locking_s</a> <a class="code hl_variable" href="structpcilib__s.html#a7f86351902a0aa153ac9019099f0e30f">locks</a>;                                                      </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="structpcilib__s.html#a85dfd00a79f8cab8ff1413db17851356">  105</a></span>    <span class="keyword">struct </span><a class="code hl_struct" href="structpcilib__xml__s.html">pcilib_xml_s</a> <a class="code hl_variable" href="structpcilib__s.html#a85dfd00a79f8cab8ff1413db17851356">xml</a>;                                                            </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="structpcilib__s.html#a61cd5975b10ad6337f87266778c6d14b">  106</a></span>    <span class="keyword">struct </span>pcilib_py_s *<a class="code hl_variable" href="structpcilib__s.html#a61cd5975b10ad6337f87266778c6d14b">py</a>;                                                              </div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">#ifdef PCILIB_FILE_IO</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>    <span class="keywordtype">int</span> file_io_handle;</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">#endif </span><span class="comment">/* PCILIB_FILE_IO */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>};</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span> </div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><a class="code hl_struct" href="structpcilib__event__context__s.html">pcilib_context_t</a> *<a class="code hl_function" href="pci_8h.html#a43d3b94674220d736f776861b8b8c3c3">pcilib_get_implementation_context</a>(<a class="code hl_struct" href="structpcilib__s.html">pcilib_t</a> *ctx);</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span> </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="keyword">const</span> pcilib_driver_version_t *<a class="code hl_function" href="pci_8h.html#a0a9b10b6ffc6cc39a50d166be7a30d1a">pcilib_get_driver_version</a>(<a class="code hl_struct" href="structpcilib__s.html">pcilib_t</a> *ctx);</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="keyword">const</span> pcilib_board_info_t *<a class="code hl_function" href="pci_8h.html#a74c205347b831faad18ebe3322d715a7">pcilib_get_board_info</a>(<a class="code hl_struct" href="structpcilib__s.html">pcilib_t</a> *ctx);</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="keyword">const</span> <a class="code hl_struct" href="structpcilib__pcie__link__info__t.html">pcilib_pcie_link_info_t</a> *<a class="code hl_function" href="pci_8h.html#a9e4362bab73bc5124ef0a51559721798">pcilib_get_pcie_link_info</a>(<a class="code hl_struct" href="structpcilib__s.html">pcilib_t</a> *ctx);</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="keywordtype">int</span> <a class="code hl_function" href="pci_8h.html#a2b19b5c5919d35614f4f7f268b62513a">pcilib_get_device_state</a>(<a class="code hl_struct" href="structpcilib__s.html">pcilib_t</a> *ctx, pcilib_device_state_t *state);</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span> </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span> </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="keywordtype">int</span> <a class="code hl_function" href="pci_8h.html#ab8719d195c10a67241594fce48c5a70e">pcilib_map_register_space</a>(<a class="code hl_struct" href="structpcilib__s.html">pcilib_t</a> *ctx);</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="keywordtype">int</span> <a class="code hl_function" href="pci_8h.html#ab7def3eafcc1c7da9548d35f0357fbd6">pcilib_map_data_space</a>(<a class="code hl_struct" href="structpcilib__s.html">pcilib_t</a> *ctx, uintptr_t addr);</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="keywordtype">int</span> <a class="code hl_function" href="pci_8h.html#a2dc38a7c7c3508bb0b111f82eac07256">pcilib_set_dma_mask</a>(<a class="code hl_struct" href="structpcilib__s.html">pcilib_t</a> *ctx, <span class="keywordtype">int</span> mask);</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="keywordtype">int</span> <a class="code hl_function" href="pci_8h.html#a9f2f4fde136e7a43514e1b7c7da5e2da">pcilib_set_mps</a>(<a class="code hl_struct" href="structpcilib__s.html">pcilib_t</a> *ctx, <span class="keywordtype">int</span> mps);</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span> </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>}</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span> </div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="preprocessor">#endif </span><span class="comment">/* _PCITOOL_PCI_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="abar_8h_html"><div class="ttname"><a href="bar_8h.html">bar.h</a></div></div>
<div class="ttc" id="acpu_8h_html"><div class="ttname"><a href="cpu_8h.html">cpu.h</a></div></div>
<div class="ttc" id="adma_8h_html"><div class="ttname"><a href="dma_8h.html">dma.h</a></div></div>
<div class="ttc" id="aevent_8h_html"><div class="ttname"><a href="event_8h.html">event.h</a></div></div>
<div class="ttc" id="aexport_8h_html"><div class="ttname"><a href="export_8h.html">export.h</a></div></div>
<div class="ttc" id="airq_8h_html"><div class="ttname"><a href="irq_8h.html">irq.h</a></div></div>
<div class="ttc" id="akmem_8h_html"><div class="ttname"><a href="kmem_8h.html">kmem.h</a></div></div>
<div class="ttc" id="alinux-3_810_8h_html"><div class="ttname"><a href="linux-3_810_8h.html">linux-3.10.h</a></div></div>
<div class="ttc" id="alocking_8h_html"><div class="ttname"><a href="locking_8h.html">locking.h</a></div><div class="ttdoc">this file is the header file for functions that touch all locks allocated for software registers.</div></div>
<div class="ttc" id="amemcpy_8h_html"><div class="ttname"><a href="memcpy_8h.html">memcpy.h</a></div></div>
<div class="ttc" id="amodel_8h_html"><div class="ttname"><a href="model_8h.html">model.h</a></div></div>
<div class="ttc" id="apci_8h_html_a0a9b10b6ffc6cc39a50d166be7a30d1a"><div class="ttname"><a href="pci_8h.html#a0a9b10b6ffc6cc39a50d166be7a30d1a">pcilib_get_driver_version</a></div><div class="ttdeci">const pcilib_driver_version_t * pcilib_get_driver_version(pcilib_t *ctx)</div><div class="ttdef"><b>Definition:</b> pci.c:244</div></div>
<div class="ttc" id="apci_8h_html_a2b19b5c5919d35614f4f7f268b62513a"><div class="ttname"><a href="pci_8h.html#a2b19b5c5919d35614f4f7f268b62513a">pcilib_get_device_state</a></div><div class="ttdeci">int pcilib_get_device_state(pcilib_t *ctx, pcilib_device_state_t *state)</div><div class="ttdef"><b>Definition:</b> pci.c:479</div></div>
<div class="ttc" id="apci_8h_html_a2dc38a7c7c3508bb0b111f82eac07256"><div class="ttname"><a href="pci_8h.html#a2dc38a7c7c3508bb0b111f82eac07256">pcilib_set_dma_mask</a></div><div class="ttdeci">int pcilib_set_dma_mask(pcilib_t *ctx, int mask)</div><div class="ttdef"><b>Definition:</b> pci.c:488</div></div>
<div class="ttc" id="apci_8h_html_a43d3b94674220d736f776861b8b8c3c3"><div class="ttname"><a href="pci_8h.html#a43d3b94674220d736f776861b8b8c3c3">pcilib_get_implementation_context</a></div><div class="ttdeci">pcilib_context_t * pcilib_get_implementation_context(pcilib_t *ctx)</div><div class="ttdef"><b>Definition:</b> pci.c:289</div></div>
<div class="ttc" id="apci_8h_html_a73d2542cb527e29bda21cbe267a18a0a"><div class="ttname"><a href="pci_8h.html#a73d2542cb527e29bda21cbe267a18a0a">PCILIB_MAX_DMA_ENGINES</a></div><div class="ttdeci">#define PCILIB_MAX_DMA_ENGINES</div><div class="ttdoc">maximum number of supported DMA engines</div><div class="ttdef"><b>Definition:</b> pci.h:16</div></div>
<div class="ttc" id="apci_8h_html_a74c205347b831faad18ebe3322d715a7"><div class="ttname"><a href="pci_8h.html#a74c205347b831faad18ebe3322d715a7">pcilib_get_board_info</a></div><div class="ttdeci">const pcilib_board_info_t * pcilib_get_board_info(pcilib_t *ctx)</div><div class="ttdef"><b>Definition:</b> pci.c:272</div></div>
<div class="ttc" id="apci_8h_html_a8f528321c3794f6ded0612fbb82c6359"><div class="ttname"><a href="pci_8h.html#a8f528321c3794f6ded0612fbb82c6359">PCILIB_MAX_REGISTER_RANGES</a></div><div class="ttdeci">#define PCILIB_MAX_REGISTER_RANGES</div><div class="ttdoc">maximum number of register ranges to allocate space for</div><div class="ttdef"><b>Definition:</b> pci.h:14</div></div>
<div class="ttc" id="apci_8h_html_a9e4362bab73bc5124ef0a51559721798"><div class="ttname"><a href="pci_8h.html#a9e4362bab73bc5124ef0a51559721798">pcilib_get_pcie_link_info</a></div><div class="ttdeci">const pcilib_pcie_link_info_t * pcilib_get_pcie_link_info(pcilib_t *ctx)</div><div class="ttdef"><b>Definition:</b> pci.c:454</div></div>
<div class="ttc" id="apci_8h_html_a9f2f4fde136e7a43514e1b7c7da5e2da"><div class="ttname"><a href="pci_8h.html#a9f2f4fde136e7a43514e1b7c7da5e2da">pcilib_set_mps</a></div><div class="ttdeci">int pcilib_set_mps(pcilib_t *ctx, int mps)</div><div class="ttdef"><b>Definition:</b> pci.c:495</div></div>
<div class="ttc" id="apci_8h_html_ab7def3eafcc1c7da9548d35f0357fbd6"><div class="ttname"><a href="pci_8h.html#ab7def3eafcc1c7da9548d35f0357fbd6">pcilib_map_data_space</a></div><div class="ttdeci">int pcilib_map_data_space(pcilib_t *ctx, uintptr_t addr)</div><div class="ttdef"><b>Definition:</b> bar.c:221</div></div>
<div class="ttc" id="apci_8h_html_ab8719d195c10a67241594fce48c5a70e"><div class="ttname"><a href="pci_8h.html#ab8719d195c10a67241594fce48c5a70e">pcilib_map_register_space</a></div><div class="ttdeci">int pcilib_map_register_space(pcilib_t *ctx)</div><div class="ttdef"><b>Definition:</b> bar.c:167</div></div>
<div class="ttc" id="apci_8h_html_aba8ca7b59be172184b630ba0ead42c07"><div class="ttname"><a href="pci_8h.html#aba8ca7b59be172184b630ba0ead42c07">PCILIB_MAX_REGISTER_PROTOCOLS</a></div><div class="ttdeci">#define PCILIB_MAX_REGISTER_PROTOCOLS</div><div class="ttdoc">maximum number of register protocols to support</div><div class="ttdef"><b>Definition:</b> pci.h:15</div></div>
<div class="ttc" id="apci_8h_html_aec142a5ce5d601ce85db824ee760719f"><div class="ttname"><a href="pci_8h.html#aec142a5ce5d601ce85db824ee760719f">PCILIB_MAX_REGISTER_BANKS</a></div><div class="ttdeci">#define PCILIB_MAX_REGISTER_BANKS</div><div class="ttdoc">maximum number of register banks to allocate space for</div><div class="ttdef"><b>Definition:</b> pci.h:13</div></div>
<div class="ttc" id="apci_8h_html_afba0cbe7c423100d1d6dc2a1475507f4"><div class="ttname"><a href="pci_8h.html#afba0cbe7c423100d1d6dc2a1475507f4">PCILIB_MAX_BARS</a></div><div class="ttdeci">#define PCILIB_MAX_BARS</div><div class="ttdoc">this is defined by PCI specification</div><div class="ttdef"><b>Definition:</b> pci.h:9</div></div>
<div class="ttc" id="apcilib_8h_html"><div class="ttname"><a href="pcilib_8h.html">pcilib.h</a></div></div>
<div class="ttc" id="apcilib_8h_html_ad5e21847906003557a26779731243927"><div class="ttname"><a href="pcilib_8h.html#ad5e21847906003557a26779731243927">pcilib_bar_t</a></div><div class="ttdeci">uint8_t pcilib_bar_t</div><div class="ttdoc">Type holding the PCI Bar number.</div><div class="ttdef"><b>Definition:</b> pcilib.h:14</div></div>
<div class="ttc" id="apy_8h_html"><div class="ttname"><a href="py_8h.html">py.h</a></div></div>
<div class="ttc" id="aregister_8h_html"><div class="ttname"><a href="register_8h.html">register.h</a></div></div>
<div class="ttc" id="astructpcilib__bar__info__t_html"><div class="ttname"><a href="structpcilib__bar__info__t.html">pcilib_bar_info_t</a></div><div class="ttdef"><b>Definition:</b> bar.h:5</div></div>
<div class="ttc" id="astructpcilib__dma__context__t_html"><div class="ttname"><a href="structpcilib__dma__context__t.html">pcilib_dma_context_t</a></div><div class="ttdef"><b>Definition:</b> dma.h:47</div></div>
<div class="ttc" id="astructpcilib__dma__description__t_html"><div class="ttname"><a href="structpcilib__dma__description__t.html">pcilib_dma_description_t</a></div><div class="ttdef"><b>Definition:</b> dma.h:74</div></div>
<div class="ttc" id="astructpcilib__dma__engine__description__t_html"><div class="ttname"><a href="structpcilib__dma__engine__description__t.html">pcilib_dma_engine_description_t</a></div><div class="ttdef"><b>Definition:</b> dma.h:31</div></div>
<div class="ttc" id="astructpcilib__event__context__s_html"><div class="ttname"><a href="structpcilib__event__context__s.html">pcilib_event_context_s</a></div><div class="ttdef"><b>Definition:</b> event.h:30</div></div>
<div class="ttc" id="astructpcilib__kmem__list__s_html"><div class="ttname"><a href="structpcilib__kmem__list__s.html">pcilib_kmem_list_s</a></div><div class="ttdef"><b>Definition:</b> kmem.h:96</div></div>
<div class="ttc" id="astructpcilib__lock__s_html"><div class="ttname"><a href="structpcilib__lock__s.html">pcilib_lock_s</a></div><div class="ttdoc">structure to define a lock</div><div class="ttdef"><b>Definition:</b> lock.c:24</div></div>
<div class="ttc" id="astructpcilib__locking__s_html"><div class="ttname"><a href="structpcilib__locking__s.html">pcilib_locking_s</a></div><div class="ttdoc">structure defining the kernel space used for locks</div><div class="ttdef"><b>Definition:</b> locking.h:24</div></div>
<div class="ttc" id="astructpcilib__model__description__t_html"><div class="ttname"><a href="structpcilib__model__description__t.html">pcilib_model_description_t</a></div><div class="ttdef"><b>Definition:</b> model.h:12</div></div>
<div class="ttc" id="astructpcilib__pcie__link__info__t_html"><div class="ttname"><a href="structpcilib__pcie__link__info__t.html">pcilib_pcie_link_info_t</a></div><div class="ttdef"><b>Definition:</b> pci.h:40</div></div>
<div class="ttc" id="astructpcilib__pcie__link__info__t_html_a214e86962f90db55f388f6bd6a6fa0e6"><div class="ttname"><a href="structpcilib__pcie__link__info__t.html#a214e86962f90db55f388f6bd6a6fa0e6">pcilib_pcie_link_info_t::link_width</a></div><div class="ttdeci">uint8_t link_width</div><div class="ttdef"><b>Definition:</b> pci.h:42</div></div>
<div class="ttc" id="astructpcilib__pcie__link__info__t_html_a6985e9c1db14caec816d30e8db54c9b4"><div class="ttname"><a href="structpcilib__pcie__link__info__t.html#a6985e9c1db14caec816d30e8db54c9b4">pcilib_pcie_link_info_t::link_speed</a></div><div class="ttdeci">uint8_t link_speed</div><div class="ttdef"><b>Definition:</b> pci.h:41</div></div>
<div class="ttc" id="astructpcilib__pcie__link__info__t_html_a69c6a29390839f470e93e9dc0e1e1880"><div class="ttname"><a href="structpcilib__pcie__link__info__t.html#a69c6a29390839f470e93e9dc0e1e1880">pcilib_pcie_link_info_t::max_payload</a></div><div class="ttdeci">uint8_t max_payload</div><div class="ttdef"><b>Definition:</b> pci.h:43</div></div>
<div class="ttc" id="astructpcilib__register__bank__context__s_html"><div class="ttname"><a href="structpcilib__register__bank__context__s.html">pcilib_register_bank_context_s</a></div><div class="ttdef"><b>Definition:</b> bank.h:107</div></div>
<div class="ttc" id="astructpcilib__register__bank__description__t_html"><div class="ttname"><a href="structpcilib__register__bank__description__t.html">pcilib_register_bank_description_t</a></div><div class="ttdef"><b>Definition:</b> bank.h:70</div></div>
<div class="ttc" id="astructpcilib__register__context__t_html"><div class="ttname"><a href="structpcilib__register__context__t.html">pcilib_register_context_t</a></div><div class="ttdef"><b>Definition:</b> register.h:46</div></div>
<div class="ttc" id="astructpcilib__register__description__t_html"><div class="ttname"><a href="structpcilib__register__description__t.html">pcilib_register_description_t</a></div><div class="ttdef"><b>Definition:</b> register.h:25</div></div>
<div class="ttc" id="astructpcilib__register__protocol__description__t_html"><div class="ttname"><a href="structpcilib__register__protocol__description__t.html">pcilib_register_protocol_description_t</a></div><div class="ttdef"><b>Definition:</b> bank.h:61</div></div>
<div class="ttc" id="astructpcilib__register__range__t_html"><div class="ttname"><a href="structpcilib__register__range__t.html">pcilib_register_range_t</a></div><div class="ttdoc">Default mappings: defines virtual address to register mappings, i.e.</div><div class="ttdef"><b>Definition:</b> bank.h:98</div></div>
<div class="ttc" id="astructpcilib__s_html"><div class="ttname"><a href="structpcilib__s.html">pcilib_s</a></div><div class="ttdef"><b>Definition:</b> pci.h:47</div></div>
<div class="ttc" id="astructpcilib__s_html_a02c2ee59315145bed9ee1ad2aaa46315"><div class="ttname"><a href="structpcilib__s.html#a02c2ee59315145bed9ee1ad2aaa46315">pcilib_s::pci_cfg_space_size</a></div><div class="ttdeci">size_t pci_cfg_space_size</div><div class="ttdoc">Size of the cached PCI configuration space, sometimes not fully is available for unpriveledged user.</div><div class="ttdef"><b>Definition:</b> pci.h:61</div></div>
<div class="ttc" id="astructpcilib__s_html_a05d5ea2f170c18f320ae1ce7d05e378f"><div class="ttname"><a href="structpcilib__s.html#a05d5ea2f170c18f320ae1ce7d05e378f">pcilib_s::units</a></div><div class="ttdeci">pcilib_unit_description_t * units</div><div class="ttdoc">list of currently defined units</div><div class="ttdef"><b>Definition:</b> pci.h:95</div></div>
<div class="ttc" id="astructpcilib__s_html_a124451df7bcbe85a2d9b7e8cb19814f9"><div class="ttname"><a href="structpcilib__s.html#a124451df7bcbe85a2d9b7e8cb19814f9">pcilib_s::model</a></div><div class="ttdeci">char * model</div><div class="ttdoc">Requested model.</div><div class="ttdef"><b>Definition:</b> pci.h:71</div></div>
<div class="ttc" id="astructpcilib__s_html_a204e280481f826289ca05b2c588f30d2"><div class="ttname"><a href="structpcilib__s.html#a204e280481f826289ca05b2c588f30d2">pcilib_s::ranges</a></div><div class="ttdeci">pcilib_register_range_t ranges[PCILIB_MAX_REGISTER_RANGES+1]</div><div class="ttdoc">List of currently defined register ranges (from all sources)</div><div class="ttdef"><b>Definition:</b> pci.h:82</div></div>
<div class="ttc" id="astructpcilib__s_html_a245fcc8f7fc634335bae0bb1001977e2"><div class="ttname"><a href="structpcilib__s.html#a245fcc8f7fc634335bae0bb1001977e2">pcilib_s::num_banks_init</a></div><div class="ttdeci">size_t num_banks_init</div><div class="ttdoc">Number of initialized banks.</div><div class="ttdef"><b>Definition:</b> pci.h:75</div></div>
<div class="ttc" id="astructpcilib__s_html_a26546c777c20e8f6cf63687ff16631f6"><div class="ttname"><a href="structpcilib__s.html#a26546c777c20e8f6cf63687ff16631f6">pcilib_s::pci_cfg_space_fd</a></div><div class="ttdeci">int pci_cfg_space_fd</div><div class="ttdoc">File descriptor linking to PCI configuration space in sysfs.</div><div class="ttdef"><b>Definition:</b> pci.h:59</div></div>
<div class="ttc" id="astructpcilib__s_html_a30e41f6841c2ed17baa317311a5765d5"><div class="ttname"><a href="structpcilib__s.html#a30e41f6841c2ed17baa317311a5765d5">pcilib_s::alloc_units</a></div><div class="ttdeci">size_t alloc_units</div><div class="ttdoc">Number of configured and allocated units.</div><div class="ttdef"><b>Definition:</b> pci.h:93</div></div>
<div class="ttc" id="astructpcilib__s_html_a3b8d32830b2e29cb8dadcd73bb5fd063"><div class="ttname"><a href="structpcilib__s.html#a3b8d32830b2e29cb8dadcd73bb5fd063">pcilib_s::page_mask</a></div><div class="ttdeci">uintptr_t page_mask</div><div class="ttdoc">Selects bits which define offset within the page.</div><div class="ttdef"><b>Definition:</b> pci.h:52</div></div>
<div class="ttc" id="astructpcilib__s_html_a41aa83dedb03a1021ea2e23604da3aaa"><div class="ttname"><a href="structpcilib__s.html#a41aa83dedb03a1021ea2e23604da3aaa">pcilib_s::dma_wlock</a></div><div class="ttdeci">pcilib_lock_t * dma_wlock[PCILIB_MAX_DMA_ENGINES]</div><div class="ttdoc">Per-engine locks to serialize write operations.</div><div class="ttdef"><b>Definition:</b> pci.h:102</div></div>
<div class="ttc" id="astructpcilib__s_html_a449e13f9a979d7b03f7050ffa60d560b"><div class="ttname"><a href="structpcilib__s.html#a449e13f9a979d7b03f7050ffa60d560b">pcilib_s::bar_info</a></div><div class="ttdeci">pcilib_bar_info_t bar_info[PCILIB_MAX_BARS+1]</div><div class="ttdoc">NULL terminated list of PCI bar descriptions.</div><div class="ttdef"><b>Definition:</b> pci.h:57</div></div>
<div class="ttc" id="astructpcilib__s_html_a44ca6211112d0322f885b3e3a8b94652"><div class="ttname"><a href="structpcilib__s.html#a44ca6211112d0322f885b3e3a8b94652">pcilib_s::num_ranges</a></div><div class="ttdeci">size_t num_ranges</div><div class="ttdoc">Number of registered banks, protocols, and register ranges.</div><div class="ttdef"><b>Definition:</b> pci.h:77</div></div>
<div class="ttc" id="astructpcilib__s_html_a476d59af0a89bc93b3711a7f35d2632e"><div class="ttname"><a href="structpcilib__s.html#a476d59af0a89bc93b3711a7f35d2632e">pcilib_s::num_units</a></div><div class="ttdeci">size_t num_units</div><div class="ttdef"><b>Definition:</b> pci.h:93</div></div>
<div class="ttc" id="astructpcilib__s_html_a4b24f857efec07c254d2fa2226b59fda"><div class="ttname"><a href="structpcilib__s.html#a4b24f857efec07c254d2fa2226b59fda">pcilib_s::register_ctx</a></div><div class="ttdeci">pcilib_register_context_t * register_ctx</div><div class="ttdoc">Contexts for registers.</div><div class="ttdef"><b>Definition:</b> pci.h:87</div></div>
<div class="ttc" id="astructpcilib__s_html_a4f2d3676a81af2bcd69c1f4372f97d99"><div class="ttname"><a href="structpcilib__s.html#a4f2d3676a81af2bcd69c1f4372f97d99">pcilib_s::data_bar</a></div><div class="ttdeci">pcilib_bar_t data_bar</div><div class="ttdoc">BAR for large PIO operations.</div><div class="ttdef"><b>Definition:</b> pci.h:67</div></div>
<div class="ttc" id="astructpcilib__s_html_a53d85e0f2155263085878bd1ae4c8b6d"><div class="ttname"><a href="structpcilib__s.html#a53d85e0f2155263085878bd1ae4c8b6d">pcilib_s::bank_ctx</a></div><div class="ttdeci">pcilib_register_bank_context_t * bank_ctx[PCILIB_MAX_REGISTER_BANKS]</div><div class="ttdoc">Contexts for registers banks if required by register protocol.</div><div class="ttdef"><b>Definition:</b> pci.h:88</div></div>
<div class="ttc" id="astructpcilib__s_html_a5d3c8e44d590052b9112526e61b3e64b"><div class="ttname"><a href="structpcilib__s.html#a5d3c8e44d590052b9112526e61b3e64b">pcilib_s::num_reg</a></div><div class="ttdeci">size_t num_reg</div><div class="ttdef"><b>Definition:</b> pci.h:76</div></div>
<div class="ttc" id="astructpcilib__s_html_a61cd5975b10ad6337f87266778c6d14b"><div class="ttname"><a href="structpcilib__s.html#a61cd5975b10ad6337f87266778c6d14b">pcilib_s::py</a></div><div class="ttdeci">struct pcilib_py_s * py</div><div class="ttdoc">Python execution context.</div><div class="ttdef"><b>Definition:</b> pci.h:106</div></div>
<div class="ttc" id="astructpcilib__s_html_a6726f3274210ed8e3a2afeebac1f10c8"><div class="ttname"><a href="structpcilib__s.html#a6726f3274210ed8e3a2afeebac1f10c8">pcilib_s::unit_hash</a></div><div class="ttdeci">pcilib_unit_context_t * unit_hash</div><div class="ttdoc">Hash of units.</div><div class="ttdef"><b>Definition:</b> pci.h:97</div></div>
<div class="ttc" id="astructpcilib__s_html_a6cf0e66d52926ba03b039d06b57ed49d"><div class="ttname"><a href="structpcilib__s.html#a6cf0e66d52926ba03b039d06b57ed49d">pcilib_s::dyn_banks</a></div><div class="ttdeci">size_t dyn_banks</div><div class="ttdoc">Number of configured dynamic banks.</div><div class="ttdef"><b>Definition:</b> pci.h:79</div></div>
<div class="ttc" id="astructpcilib__s_html_a7296992ef5eb9c845d739f733e297c81"><div class="ttname"><a href="structpcilib__s.html#a7296992ef5eb9c845d739f733e297c81">pcilib_s::pcie_capabilities</a></div><div class="ttdeci">const uint32_t * pcie_capabilities</div><div class="ttdoc">PCI Capbility structure (just a pointer at appropriate place in the pci_cfg_space)</div><div class="ttdef"><b>Definition:</b> pci.h:62</div></div>
<div class="ttc" id="astructpcilib__s_html_a7ca0cb31d5012ca14369c8af6caa25d6"><div class="ttname"><a href="structpcilib__s.html#a7ca0cb31d5012ca14369c8af6caa25d6">pcilib_s::dma</a></div><div class="ttdeci">pcilib_dma_description_t dma</div><div class="ttdoc">Configuration of used DMA implementation.</div><div class="ttdef"><b>Definition:</b> pci.h:84</div></div>
<div class="ttc" id="astructpcilib__s_html_a7f2f82869f7b6acd3a0cfba9dc4a00ed"><div class="ttname"><a href="structpcilib__s.html#a7f2f82869f7b6acd3a0cfba9dc4a00ed">pcilib_s::banks</a></div><div class="ttdeci">pcilib_register_bank_description_t banks[PCILIB_MAX_REGISTER_BANKS+1]</div><div class="ttdoc">List of currently defined register banks (from all sources)</div><div class="ttdef"><b>Definition:</b> pci.h:81</div></div>
<div class="ttc" id="astructpcilib__s_html_a7f86351902a0aa153ac9019099f0e30f"><div class="ttname"><a href="structpcilib__s.html#a7f86351902a0aa153ac9019099f0e30f">pcilib_s::locks</a></div><div class="ttdeci">struct pcilib_locking_s locks</div><div class="ttdoc">Context of locking subsystem.</div><div class="ttdef"><b>Definition:</b> pci.h:104</div></div>
<div class="ttc" id="astructpcilib__s_html_a81fc504bd03023f6d2a2f22fd2ee58ca"><div class="ttname"><a href="structpcilib__s.html#a81fc504bd03023f6d2a2f22fd2ee58ca">pcilib_s::dma_ctx</a></div><div class="ttdeci">pcilib_dma_context_t * dma_ctx</div><div class="ttdoc">DMA context.</div><div class="ttdef"><b>Definition:</b> pci.h:89</div></div>
<div class="ttc" id="astructpcilib__s_html_a839db099687ecdb586a31b1de2a73da5"><div class="ttname"><a href="structpcilib__s.html#a839db099687ecdb586a31b1de2a73da5">pcilib_s::reg_bar</a></div><div class="ttdeci">pcilib_bar_t reg_bar</div><div class="ttdoc">Default BAR to look for registers, other BARs will be looked as well.</div><div class="ttdef"><b>Definition:</b> pci.h:65</div></div>
<div class="ttc" id="astructpcilib__s_html_a85dfd00a79f8cab8ff1413db17851356"><div class="ttname"><a href="structpcilib__s.html#a85dfd00a79f8cab8ff1413db17851356">pcilib_s::xml</a></div><div class="ttdeci">struct pcilib_xml_s xml</div><div class="ttdoc">XML context.</div><div class="ttdef"><b>Definition:</b> pci.h:105</div></div>
<div class="ttc" id="astructpcilib__s_html_a887deef86e2af6248df3326302bbce00"><div class="ttname"><a href="structpcilib__s.html#a887deef86e2af6248df3326302bbce00">pcilib_s::event_ctx</a></div><div class="ttdeci">pcilib_context_t * event_ctx</div><div class="ttdoc">Implmentation context.</div><div class="ttdef"><b>Definition:</b> pci.h:90</div></div>
<div class="ttc" id="astructpcilib__s_html_a8c3ebd9b2e22105970a21d4f8b7564db"><div class="ttname"><a href="structpcilib__s.html#a8c3ebd9b2e22105970a21d4f8b7564db">pcilib_s::alloc_reg</a></div><div class="ttdeci">size_t alloc_reg</div><div class="ttdoc">Number of registered and allocated registers.</div><div class="ttdef"><b>Definition:</b> pci.h:76</div></div>
<div class="ttc" id="astructpcilib__s_html_a90b4d45dc1e79a725ca1478bbe753b17"><div class="ttname"><a href="structpcilib__s.html#a90b4d45dc1e79a725ca1478bbe753b17">pcilib_s::kmem_list</a></div><div class="ttdeci">pcilib_kmem_list_t * kmem_list</div><div class="ttdoc">List of currently allocated kernel memory.</div><div class="ttdef"><b>Definition:</b> pci.h:69</div></div>
<div class="ttc" id="astructpcilib__s_html_a97959ae9b1ab77309f0afec2b62d283c"><div class="ttname"><a href="structpcilib__s.html#a97959ae9b1ab77309f0afec2b62d283c">pcilib_s::handle</a></div><div class="ttdeci">int handle</div><div class="ttdoc">file handle of device</div><div class="ttdef"><b>Definition:</b> pci.h:48</div></div>
<div class="ttc" id="astructpcilib__s_html_a99e18f8f358339d97d49076994159d48"><div class="ttname"><a href="structpcilib__s.html#a99e18f8f358339d97d49076994159d48">pcilib_s::reg_hash</a></div><div class="ttdeci">pcilib_register_context_t * reg_hash</div><div class="ttdoc">Hash of registers.</div><div class="ttdef"><b>Definition:</b> pci.h:99</div></div>
<div class="ttc" id="astructpcilib__s_html_a99f63d34f0cf925559cc6ca66fcc4d63"><div class="ttname"><a href="structpcilib__s.html#a99f63d34f0cf925559cc6ca66fcc4d63">pcilib_s::engines</a></div><div class="ttdeci">pcilib_dma_engine_description_t engines[PCILIB_MAX_DMA_ENGINES+1]</div><div class="ttdoc">List of engines defined by the DMA implementation.</div><div class="ttdef"><b>Definition:</b> pci.h:85</div></div>
<div class="ttc" id="astructpcilib__s_html_a9b6a748895272e2bafc03d24321f7248"><div class="ttname"><a href="structpcilib__s.html#a9b6a748895272e2bafc03d24321f7248">pcilib_s::data_bar_mapped</a></div><div class="ttdeci">int data_bar_mapped</div><div class="ttdoc">Indicates that a BAR for large PIO is mapped.</div><div class="ttdef"><b>Definition:</b> pci.h:66</div></div>
<div class="ttc" id="astructpcilib__s_html_a9f6bc50561128b6e7f78296f23db134a"><div class="ttname"><a href="structpcilib__s.html#a9f6bc50561128b6e7f78296f23db134a">pcilib_s::registers</a></div><div class="ttdeci">pcilib_register_description_t * registers</div><div class="ttdoc">List of currently defined registers (from all sources)</div><div class="ttdef"><b>Definition:</b> pci.h:80</div></div>
<div class="ttc" id="astructpcilib__s_html_aa581ed1b9217f9c50c33b6d55559f019"><div class="ttname"><a href="structpcilib__s.html#aa581ed1b9217f9c50c33b6d55559f019">pcilib_s::num_views</a></div><div class="ttdeci">size_t num_views</div><div class="ttdef"><b>Definition:</b> pci.h:92</div></div>
<div class="ttc" id="astructpcilib__s_html_aa8d1442296fb3459d24a493df8d21d8b"><div class="ttname"><a href="structpcilib__s.html#aa8d1442296fb3459d24a493df8d21d8b">pcilib_s::driver_version</a></div><div class="ttdeci">pcilib_driver_version_t driver_version</div><div class="ttdoc">Version reported by the driver.</div><div class="ttdef"><b>Definition:</b> pci.h:50</div></div>
<div class="ttc" id="astructpcilib__s_html_aaee187fc94e8ce9d8666582e95b68d65"><div class="ttname"><a href="structpcilib__s.html#aaee187fc94e8ce9d8666582e95b68d65">pcilib_s::bar_space</a></div><div class="ttdeci">char * bar_space[PCILIB_MAX_BARS]</div><div class="ttdoc">Pointers to the mapped BARs in virtual address space.</div><div class="ttdef"><b>Definition:</b> pci.h:56</div></div>
<div class="ttc" id="astructpcilib__s_html_ab08f82dd5bf659b498f798b1078fdf98"><div class="ttname"><a href="structpcilib__s.html#ab08f82dd5bf659b498f798b1078fdf98">pcilib_s::model_info</a></div><div class="ttdeci">pcilib_model_description_t model_info</div><div class="ttdoc">Current model description combined from the information returned by the event plugin and all dynamic ...</div><div class="ttdef"><b>Definition:</b> pci.h:73</div></div>
<div class="ttc" id="astructpcilib__s_html_ac27054c7ada90c7fc97c3d16735f88aa"><div class="ttname"><a href="structpcilib__s.html#ac27054c7ada90c7fc97c3d16735f88aa">pcilib_s::pci_cfg_space_cache</a></div><div class="ttdeci">uint32_t pci_cfg_space_cache[64]</div><div class="ttdoc">Cached PCI configuration space.</div><div class="ttdef"><b>Definition:</b> pci.h:60</div></div>
<div class="ttc" id="astructpcilib__s_html_ad167ccf9fea54556af78d95e1813f685"><div class="ttname"><a href="structpcilib__s.html#ad167ccf9fea54556af78d95e1813f685">pcilib_s::protocols</a></div><div class="ttdeci">pcilib_register_protocol_description_t protocols[PCILIB_MAX_REGISTER_PROTOCOLS+1]</div><div class="ttdoc">List of currently defined register protocols (from all sources)</div><div class="ttdef"><b>Definition:</b> pci.h:83</div></div>
<div class="ttc" id="astructpcilib__s_html_ad78675d0315a858f03e16cd9d50df678"><div class="ttname"><a href="structpcilib__s.html#ad78675d0315a858f03e16cd9d50df678">pcilib_s::num_banks</a></div><div class="ttdeci">size_t num_banks</div><div class="ttdef"><b>Definition:</b> pci.h:77</div></div>
<div class="ttc" id="astructpcilib__s_html_adc051b44d856035c537395e413bd907a"><div class="ttname"><a href="structpcilib__s.html#adc051b44d856035c537395e413bd907a">pcilib_s::event_plugin</a></div><div class="ttdeci">void * event_plugin</div><div class="ttdoc">Currently loaded event engine.</div><div class="ttdef"><b>Definition:</b> pci.h:72</div></div>
<div class="ttc" id="astructpcilib__s_html_adfc40735827d7c148f7dd5e4b7b5457c"><div class="ttname"><a href="structpcilib__s.html#adfc40735827d7c148f7dd5e4b7b5457c">pcilib_s::reg_bar_mapped</a></div><div class="ttdeci">int reg_bar_mapped</div><div class="ttdoc">Indicates that all BARs used to access registers are mapped.</div><div class="ttdef"><b>Definition:</b> pci.h:64</div></div>
<div class="ttc" id="astructpcilib__s_html_ae2ea80d1046f805e6b015d9580d7c98e"><div class="ttname"><a href="structpcilib__s.html#ae2ea80d1046f805e6b015d9580d7c98e">pcilib_s::board_info_ready</a></div><div class="ttdeci">int board_info_ready</div><div class="ttdoc">Flag indicating if board info is already requested and populated.</div><div class="ttdef"><b>Definition:</b> pci.h:53</div></div>
<div class="ttc" id="astructpcilib__s_html_aed7a99716e212d2fb0752fb1746bb06d"><div class="ttname"><a href="structpcilib__s.html#aed7a99716e212d2fb0752fb1746bb06d">pcilib_s::board_info</a></div><div class="ttdeci">pcilib_board_info_t board_info</div><div class="ttdoc">The mandatory information about board as defined by PCI specification.</div><div class="ttdef"><b>Definition:</b> pci.h:54</div></div>
<div class="ttc" id="astructpcilib__s_html_af0bbd1334a8cb708cfa331d833be25e3"><div class="ttname"><a href="structpcilib__s.html#af0bbd1334a8cb708cfa331d833be25e3">pcilib_s::views</a></div><div class="ttdeci">pcilib_view_description_t ** views</div><div class="ttdoc">list of currently defined views</div><div class="ttdef"><b>Definition:</b> pci.h:94</div></div>
<div class="ttc" id="astructpcilib__s_html_af97bbf6079a97d4490377dc92310f1f5"><div class="ttname"><a href="structpcilib__s.html#af97bbf6079a97d4490377dc92310f1f5">pcilib_s::alloc_views</a></div><div class="ttdeci">size_t alloc_views</div><div class="ttdoc">Number of configured and allocated views.</div><div class="ttdef"><b>Definition:</b> pci.h:92</div></div>
<div class="ttc" id="astructpcilib__s_html_afb2b15feb017f4cd85d1d15f263d1d31"><div class="ttname"><a href="structpcilib__s.html#afb2b15feb017f4cd85d1d15f263d1d31">pcilib_s::view_hash</a></div><div class="ttdeci">pcilib_view_context_t * view_hash</div><div class="ttdoc">Hash of views.</div><div class="ttdef"><b>Definition:</b> pci.h:98</div></div>
<div class="ttc" id="astructpcilib__s_html_afbe12a3d15f7c7b5751b626917720032"><div class="ttname"><a href="structpcilib__s.html#afbe12a3d15f7c7b5751b626917720032">pcilib_s::num_engines</a></div><div class="ttdeci">size_t num_engines</div><div class="ttdoc">Number of configured DMA engines.</div><div class="ttdef"><b>Definition:</b> pci.h:78</div></div>
<div class="ttc" id="astructpcilib__s_html_afd7b157b8796cfbb55404c2912e793f3"><div class="ttname"><a href="structpcilib__s.html#afd7b157b8796cfbb55404c2912e793f3">pcilib_s::dma_rlock</a></div><div class="ttdeci">pcilib_lock_t * dma_rlock[PCILIB_MAX_DMA_ENGINES]</div><div class="ttdoc">Per-engine locks to serialize streaming and read operations.</div><div class="ttdef"><b>Definition:</b> pci.h:101</div></div>
<div class="ttc" id="astructpcilib__s_html_afe510efd1f81ba8eacd7af1a949be988"><div class="ttname"><a href="structpcilib__s.html#afe510efd1f81ba8eacd7af1a949be988">pcilib_s::link_info</a></div><div class="ttdeci">pcilib_pcie_link_info_t link_info</div><div class="ttdoc">Infomation about PCIe connection.</div><div class="ttdef"><b>Definition:</b> pci.h:55</div></div>
<div class="ttc" id="astructpcilib__s_html_afeac991846124540f8b99a7342d8e46b"><div class="ttname"><a href="structpcilib__s.html#afeac991846124540f8b99a7342d8e46b">pcilib_s::num_protocols</a></div><div class="ttdeci">size_t num_protocols</div><div class="ttdef"><b>Definition:</b> pci.h:77</div></div>
<div class="ttc" id="astructpcilib__unit__context__s_html"><div class="ttname"><a href="structpcilib__unit__context__s.html">pcilib_unit_context_s</a></div><div class="ttdef"><b>Definition:</b> unit.h:28</div></div>
<div class="ttc" id="astructpcilib__unit__description__t_html"><div class="ttname"><a href="structpcilib__unit__description__t.html">pcilib_unit_description_t</a></div><div class="ttdef"><b>Definition:</b> unit.h:23</div></div>
<div class="ttc" id="astructpcilib__view__context__s_html"><div class="ttname"><a href="structpcilib__view__context__s.html">pcilib_view_context_s</a></div><div class="ttdef"><b>Definition:</b> view.h:40</div></div>
<div class="ttc" id="astructpcilib__view__description__s_html"><div class="ttname"><a href="structpcilib__view__description__s.html">pcilib_view_description_s</a></div><div class="ttdef"><b>Definition:</b> view.h:29</div></div>
<div class="ttc" id="astructpcilib__xml__s_html"><div class="ttname"><a href="structpcilib__xml__s.html">pcilib_xml_s</a></div><div class="ttdef"><b>Definition:</b> xml.h:24</div></div>
<div class="ttc" id="atiming_8h_html"><div class="ttname"><a href="timing_8h.html">timing.h</a></div></div>
<div class="ttc" id="aview_8h_html"><div class="ttname"><a href="view_8h.html">view.h</a></div></div>
<div class="ttc" id="axml_8h_html"><div class="ttname"><a href="xml_8h.html">xml.h</a></div><div class="ttdoc">header file to support of xml configuration.</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Jun 18 2024 22:02:47 for pcilib by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
