// Seed: 124061403
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  always @(posedge id_2 & 1 or negedge 1) if (1) id_2 <= 1;
  logic id_4 = 1;
  type_7(
      id_1, (1), 1, id_5
  );
endmodule
