[INF:CM0023] Creating log file ../../build/tests/LargeHex/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<247> s<246> l<1:0>
n<> u<1> t<Module_keyword> p<21> s<2> l<1:0> el<1:6>
n<tlul_fifo_sync> u<2> t<StringConst> p<21> s<18> l<1:7> el<1:21>
n<> u<3> t<IntegerAtomType_Int> p<5> s<4> l<1:34> el<1:37>
n<> u<4> t<Signing_Unsigned> p<5> l<1:38> el<1:46>
n<> u<5> t<Data_type> p<6> c<3> l<1:34> el<1:46>
n<> u<6> t<Data_type_or_implicit> p<16> c<5> s<15> l<1:34> el<1:46>
n<ReqDepth> u<7> t<StringConst> p<14> s<13> l<1:47> el<1:55>
n<2> u<8> t<IntConst> p<9> l<1:58> el<1:59>
n<> u<9> t<Primary_literal> p<10> c<8> l<1:58> el<1:59>
n<> u<10> t<Constant_primary> p<11> c<9> l<1:58> el<1:59>
n<> u<11> t<Constant_expression> p<12> c<10> l<1:58> el<1:59>
n<> u<12> t<Constant_mintypmax_expression> p<13> c<11> l<1:58> el<1:59>
n<> u<13> t<Constant_param_expression> p<14> c<12> l<1:58> el<1:59>
n<> u<14> t<Param_assignment> p<15> c<7> l<1:47> el<1:59>
n<> u<15> t<List_of_param_assignments> p<16> c<14> l<1:47> el<1:59>
n<> u<16> t<Parameter_declaration> p<17> c<6> l<1:24> el<1:59>
n<> u<17> t<Parameter_port_declaration> p<18> c<16> l<1:24> el<1:59>
n<> u<18> t<Parameter_port_list> p<21> c<17> s<20> l<1:22> el<1:60>
n<> u<19> t<Port> p<20> l<1:62> el<1:62>
n<> u<20> t<List_of_ports> p<21> c<19> l<1:61> el<1:63>
n<> u<21> t<Module_nonansi_header> p<51> c<1> s<50> l<1:0> el<1:64>
n<> u<22> t<IntVec_TypeLogic> p<39> s<38> l<2:3> el<2:8>
n<ReqDepth> u<23> t<StringConst> p<24> l<2:10> el<2:18>
n<> u<24> t<Primary_literal> p<25> c<23> l<2:10> el<2:18>
n<> u<25> t<Constant_primary> p<26> c<24> l<2:10> el<2:18>
n<> u<26> t<Constant_expression> p<32> c<25> s<31> l<2:10> el<2:18>
n<1> u<27> t<IntConst> p<28> l<2:19> el<2:20>
n<> u<28> t<Primary_literal> p<29> c<27> l<2:19> el<2:20>
n<> u<29> t<Constant_primary> p<30> c<28> l<2:19> el<2:20>
n<> u<30> t<Constant_expression> p<32> c<29> l<2:19> el<2:20>
n<> u<31> t<BinOp_Minus> p<32> s<30> l<2:18> el<2:19>
n<> u<32> t<Constant_expression> p<37> c<26> s<36> l<2:10> el<2:20>
n<0> u<33> t<IntConst> p<34> l<2:21> el<2:22>
n<> u<34> t<Primary_literal> p<35> c<33> l<2:21> el<2:22>
n<> u<35> t<Constant_primary> p<36> c<34> l<2:21> el<2:22>
n<> u<36> t<Constant_expression> p<37> c<35> l<2:21> el<2:22>
n<> u<37> t<Constant_range> p<38> c<32> l<2:10> el<2:22>
n<> u<38> t<Packed_dimension> p<39> c<37> l<2:9> el<2:23>
n<> u<39> t<Data_type> p<43> c<22> s<42> l<2:3> el<2:23>
n<storage> u<40> t<StringConst> p<41> l<2:24> el<2:31>
n<> u<41> t<Variable_decl_assignment> p<42> c<40> l<2:24> el<2:31>
n<> u<42> t<List_of_variable_decl_assignments> p<43> c<41> l<2:24> el<2:31>
n<> u<43> t<Variable_declaration> p<44> c<39> l<2:3> el<2:32>
n<> u<44> t<Data_declaration> p<45> c<43> l<2:3> el<2:32>
n<> u<45> t<Package_or_generate_item_declaration> p<46> c<44> l<2:3> el<2:32>
n<> u<46> t<Module_or_generate_item_declaration> p<47> c<45> l<2:3> el<2:32>
n<> u<47> t<Module_common_item> p<48> c<46> l<2:3> el<2:32>
n<> u<48> t<Module_or_generate_item> p<49> c<47> l<2:3> el<2:32>
n<> u<49> t<Non_port_module_item> p<50> c<48> l<2:3> el<2:32>
n<> u<50> t<Module_item> p<51> c<49> l<2:3> el<2:32>
n<> u<51> t<Module_declaration> p<52> c<21> l<1:0> el<3:9>
n<> u<52> t<Description> p<246> c<51> s<245> l<1:0> el<3:9>
n<> u<53> t<Module_keyword> p<82> s<54> l<6:0> el<6:6>
n<tlul_socket_1n> u<54> t<StringConst> p<82> s<79> l<6:7> el<6:21>
n<> u<55> t<IntVec_TypeBit> p<66> s<65> l<7:15> el<7:18>
n<75> u<56> t<IntConst> p<57> l<7:20> el<7:22>
n<> u<57> t<Primary_literal> p<58> c<56> l<7:20> el<7:22>
n<> u<58> t<Constant_primary> p<59> c<57> l<7:20> el<7:22>
n<> u<59> t<Constant_expression> p<64> c<58> s<63> l<7:20> el<7:22>
n<0> u<60> t<IntConst> p<61> l<7:23> el<7:24>
n<> u<61> t<Primary_literal> p<62> c<60> l<7:23> el<7:24>
n<> u<62> t<Constant_primary> p<63> c<61> l<7:23> el<7:24>
n<> u<63> t<Constant_expression> p<64> c<62> l<7:23> el<7:24>
n<> u<64> t<Constant_range> p<65> c<59> l<7:20> el<7:24>
n<> u<65> t<Packed_dimension> p<66> c<64> l<7:19> el<7:25>
n<> u<66> t<Data_type> p<67> c<55> l<7:15> el<7:25>
n<> u<67> t<Data_type_or_implicit> p<77> c<66> s<76> l<7:15> el<7:25>
n<DReqDepth> u<68> t<StringConst> p<75> s<74> l<7:26> el<7:35>
n<76'h2000000000000000F> u<69> t<IntConst> p<70> l<7:38> el<7:59>
n<> u<70> t<Primary_literal> p<71> c<69> l<7:38> el<7:59>
n<> u<71> t<Constant_primary> p<72> c<70> l<7:38> el<7:59>
n<> u<72> t<Constant_expression> p<73> c<71> l<7:38> el<7:59>
n<> u<73> t<Constant_mintypmax_expression> p<74> c<72> l<7:38> el<7:59>
n<> u<74> t<Constant_param_expression> p<75> c<73> l<7:38> el<7:59>
n<> u<75> t<Param_assignment> p<76> c<68> l<7:26> el<7:59>
n<> u<76> t<List_of_param_assignments> p<77> c<75> l<7:26> el<7:59>
n<> u<77> t<Parameter_declaration> p<78> c<67> l<7:5> el<7:59>
n<> u<78> t<Parameter_port_declaration> p<79> c<77> l<7:5> el<7:59>
n<> u<79> t<Parameter_port_list> p<82> c<78> s<81> l<6:22> el<7:60>
n<> u<80> t<Port> p<81> l<7:61> el<7:61>
n<> u<81> t<List_of_ports> p<82> c<80> l<7:60> el<7:62>
n<> u<82> t<Module_nonansi_header> p<244> c<53> s<120> l<6:0> el<7:63>
n<> u<83> t<IntegerAtomType_Int> p<85> s<84> l<8:15> el<8:18>
n<> u<84> t<Signing_Unsigned> p<85> l<8:19> el<8:27>
n<> u<85> t<Data_type> p<86> c<83> l<8:15> el<8:27>
n<> u<86> t<Data_type_or_implicit> p<114> c<85> s<113> l<8:15> el<8:27>
n<ReqDepthKO> u<87> t<StringConst> p<112> s<111> l<8:28> el<8:38>
n<DReqDepth> u<88> t<StringConst> p<108> s<107> l<8:41> el<8:50>
n<> u<89> t<Constant_bit_select> p<107> s<106> l<8:50> el<8:50>
n<8> u<90> t<IntConst> p<91> l<8:51> el<8:52>
n<> u<91> t<Primary_literal> p<92> c<90> l<8:51> el<8:52>
n<> u<92> t<Constant_primary> p<93> c<91> l<8:51> el<8:52>
n<> u<93> t<Constant_expression> p<99> c<92> s<98> l<8:51> el<8:52>
n<4> u<94> t<IntConst> p<95> l<8:53> el<8:54>
n<> u<95> t<Primary_literal> p<96> c<94> l<8:53> el<8:54>
n<> u<96> t<Constant_primary> p<97> c<95> l<8:53> el<8:54>
n<> u<97> t<Constant_expression> p<99> c<96> l<8:53> el<8:54>
n<> u<98> t<BinOp_Mult> p<99> s<97> l<8:52> el<8:53>
n<> u<99> t<Constant_expression> p<105> c<93> s<100> l<8:51> el<8:54>
n<> u<100> t<IncPartSelectOp> p<105> s<104> l<8:54> el<8:56>
n<4> u<101> t<IntConst> p<102> l<8:56> el<8:57>
n<> u<102> t<Primary_literal> p<103> c<101> l<8:56> el<8:57>
n<> u<103> t<Constant_primary> p<104> c<102> l<8:56> el<8:57>
n<> u<104> t<Constant_expression> p<105> c<103> l<8:56> el<8:57>
n<> u<105> t<Constant_indexed_range> p<106> c<99> l<8:51> el<8:57>
n<> u<106> t<Constant_part_select_range> p<107> c<105> l<8:51> el<8:57>
n<> u<107> t<Constant_select> p<108> c<89> l<8:50> el<8:58>
n<> u<108> t<Constant_primary> p<109> c<88> l<8:41> el<8:58>
n<> u<109> t<Constant_expression> p<110> c<108> l<8:41> el<8:58>
n<> u<110> t<Constant_mintypmax_expression> p<111> c<109> l<8:41> el<8:58>
n<> u<111> t<Constant_param_expression> p<112> c<110> l<8:41> el<8:58>
n<> u<112> t<Param_assignment> p<113> c<87> l<8:28> el<8:58>
n<> u<113> t<List_of_param_assignments> p<114> c<112> l<8:28> el<8:58>
n<> u<114> t<Parameter_declaration> p<115> c<86> l<8:5> el<8:58>
n<> u<115> t<Package_or_generate_item_declaration> p<116> c<114> l<8:5> el<8:59>
n<> u<116> t<Module_or_generate_item_declaration> p<117> c<115> l<8:5> el<8:59>
n<> u<117> t<Module_common_item> p<118> c<116> l<8:5> el<8:59>
n<> u<118> t<Module_or_generate_item> p<119> c<117> l<8:5> el<8:59>
n<> u<119> t<Non_port_module_item> p<120> c<118> l<8:5> el<8:59>
n<> u<120> t<Module_item> p<244> c<119> s<149> l<8:5> el<8:59>
n<> u<121> t<IntVec_TypeLogic> p<138> s<137> l<9:5> el<9:10>
n<ReqDepthKO> u<122> t<StringConst> p<123> l<9:12> el<9:22>
n<> u<123> t<Primary_literal> p<124> c<122> l<9:12> el<9:22>
n<> u<124> t<Constant_primary> p<125> c<123> l<9:12> el<9:22>
n<> u<125> t<Constant_expression> p<131> c<124> s<130> l<9:12> el<9:22>
n<1> u<126> t<IntConst> p<127> l<9:23> el<9:24>
n<> u<127> t<Primary_literal> p<128> c<126> l<9:23> el<9:24>
n<> u<128> t<Constant_primary> p<129> c<127> l<9:23> el<9:24>
n<> u<129> t<Constant_expression> p<131> c<128> l<9:23> el<9:24>
n<> u<130> t<BinOp_Minus> p<131> s<129> l<9:22> el<9:23>
n<> u<131> t<Constant_expression> p<136> c<125> s<135> l<9:12> el<9:24>
n<0> u<132> t<IntConst> p<133> l<9:25> el<9:26>
n<> u<133> t<Primary_literal> p<134> c<132> l<9:25> el<9:26>
n<> u<134> t<Constant_primary> p<135> c<133> l<9:25> el<9:26>
n<> u<135> t<Constant_expression> p<136> c<134> l<9:25> el<9:26>
n<> u<136> t<Constant_range> p<137> c<131> l<9:12> el<9:26>
n<> u<137> t<Packed_dimension> p<138> c<136> l<9:11> el<9:27>
n<> u<138> t<Data_type> p<142> c<121> s<141> l<9:5> el<9:27>
n<storageKO> u<139> t<StringConst> p<140> l<9:28> el<9:37>
n<> u<140> t<Variable_decl_assignment> p<141> c<139> l<9:28> el<9:37>
n<> u<141> t<List_of_variable_decl_assignments> p<142> c<140> l<9:28> el<9:37>
n<> u<142> t<Variable_declaration> p<143> c<138> l<9:5> el<9:38>
n<> u<143> t<Data_declaration> p<144> c<142> l<9:5> el<9:38>
n<> u<144> t<Package_or_generate_item_declaration> p<145> c<143> l<9:5> el<9:38>
n<> u<145> t<Module_or_generate_item_declaration> p<146> c<144> l<9:5> el<9:38>
n<> u<146> t<Module_common_item> p<147> c<145> l<9:5> el<9:38>
n<> u<147> t<Module_or_generate_item> p<148> c<146> l<9:5> el<9:38>
n<> u<148> t<Non_port_module_item> p<149> c<147> l<9:5> el<9:38>
n<> u<149> t<Module_item> p<244> c<148> s<181> l<9:5> el<9:38>
n<> u<150> t<IntegerAtomType_Int> p<152> s<151> l<11:15> el<11:18>
n<> u<151> t<Signing_Unsigned> p<152> l<11:19> el<11:27>
n<> u<152> t<Data_type> p<153> c<150> l<11:15> el<11:27>
n<> u<153> t<Data_type_or_implicit> p<175> c<152> s<174> l<11:15> el<11:27>
n<ReqDepthOK> u<154> t<StringConst> p<173> s<172> l<11:28> el<11:38>
n<DReqDepth> u<155> t<StringConst> p<169> s<168> l<11:41> el<11:50>
n<> u<156> t<Constant_bit_select> p<168> s<167> l<11:50> el<11:50>
n<0> u<157> t<IntConst> p<158> l<11:51> el<11:52>
n<> u<158> t<Primary_literal> p<159> c<157> l<11:51> el<11:52>
n<> u<159> t<Constant_primary> p<160> c<158> l<11:51> el<11:52>
n<> u<160> t<Constant_expression> p<166> c<159> s<161> l<11:51> el<11:52>
n<> u<161> t<IncPartSelectOp> p<166> s<165> l<11:52> el<11:54>
n<4> u<162> t<IntConst> p<163> l<11:54> el<11:55>
n<> u<163> t<Primary_literal> p<164> c<162> l<11:54> el<11:55>
n<> u<164> t<Constant_primary> p<165> c<163> l<11:54> el<11:55>
n<> u<165> t<Constant_expression> p<166> c<164> l<11:54> el<11:55>
n<> u<166> t<Constant_indexed_range> p<167> c<160> l<11:51> el<11:55>
n<> u<167> t<Constant_part_select_range> p<168> c<166> l<11:51> el<11:55>
n<> u<168> t<Constant_select> p<169> c<156> l<11:50> el<11:56>
n<> u<169> t<Constant_primary> p<170> c<155> l<11:41> el<11:56>
n<> u<170> t<Constant_expression> p<171> c<169> l<11:41> el<11:56>
n<> u<171> t<Constant_mintypmax_expression> p<172> c<170> l<11:41> el<11:56>
n<> u<172> t<Constant_param_expression> p<173> c<171> l<11:41> el<11:56>
n<> u<173> t<Param_assignment> p<174> c<154> l<11:28> el<11:56>
n<> u<174> t<List_of_param_assignments> p<175> c<173> l<11:28> el<11:56>
n<> u<175> t<Parameter_declaration> p<176> c<153> l<11:5> el<11:56>
n<> u<176> t<Package_or_generate_item_declaration> p<177> c<175> l<11:5> el<11:57>
n<> u<177> t<Module_or_generate_item_declaration> p<178> c<176> l<11:5> el<11:57>
n<> u<178> t<Module_common_item> p<179> c<177> l<11:5> el<11:57>
n<> u<179> t<Module_or_generate_item> p<180> c<178> l<11:5> el<11:57>
n<> u<180> t<Non_port_module_item> p<181> c<179> l<11:5> el<11:57>
n<> u<181> t<Module_item> p<244> c<180> s<210> l<11:5> el<11:57>
n<> u<182> t<IntVec_TypeLogic> p<199> s<198> l<12:5> el<12:10>
n<ReqDepthOK> u<183> t<StringConst> p<184> l<12:12> el<12:22>
n<> u<184> t<Primary_literal> p<185> c<183> l<12:12> el<12:22>
n<> u<185> t<Constant_primary> p<186> c<184> l<12:12> el<12:22>
n<> u<186> t<Constant_expression> p<192> c<185> s<191> l<12:12> el<12:22>
n<1> u<187> t<IntConst> p<188> l<12:23> el<12:24>
n<> u<188> t<Primary_literal> p<189> c<187> l<12:23> el<12:24>
n<> u<189> t<Constant_primary> p<190> c<188> l<12:23> el<12:24>
n<> u<190> t<Constant_expression> p<192> c<189> l<12:23> el<12:24>
n<> u<191> t<BinOp_Minus> p<192> s<190> l<12:22> el<12:23>
n<> u<192> t<Constant_expression> p<197> c<186> s<196> l<12:12> el<12:24>
n<0> u<193> t<IntConst> p<194> l<12:25> el<12:26>
n<> u<194> t<Primary_literal> p<195> c<193> l<12:25> el<12:26>
n<> u<195> t<Constant_primary> p<196> c<194> l<12:25> el<12:26>
n<> u<196> t<Constant_expression> p<197> c<195> l<12:25> el<12:26>
n<> u<197> t<Constant_range> p<198> c<192> l<12:12> el<12:26>
n<> u<198> t<Packed_dimension> p<199> c<197> l<12:11> el<12:27>
n<> u<199> t<Data_type> p<203> c<182> s<202> l<12:5> el<12:27>
n<storageOK> u<200> t<StringConst> p<201> l<12:28> el<12:37>
n<> u<201> t<Variable_decl_assignment> p<202> c<200> l<12:28> el<12:37>
n<> u<202> t<List_of_variable_decl_assignments> p<203> c<201> l<12:28> el<12:37>
n<> u<203> t<Variable_declaration> p<204> c<199> l<12:5> el<12:38>
n<> u<204> t<Data_declaration> p<205> c<203> l<12:5> el<12:38>
n<> u<205> t<Package_or_generate_item_declaration> p<206> c<204> l<12:5> el<12:38>
n<> u<206> t<Module_or_generate_item_declaration> p<207> c<205> l<12:5> el<12:38>
n<> u<207> t<Module_common_item> p<208> c<206> l<12:5> el<12:38>
n<> u<208> t<Module_or_generate_item> p<209> c<207> l<12:5> el<12:38>
n<> u<209> t<Non_port_module_item> p<210> c<208> l<12:5> el<12:38>
n<> u<210> t<Module_item> p<244> c<209> s<243> l<12:5> el<12:38>
n<tlul_fifo_sync> u<211> t<StringConst> p<240> s<234> l<14:4> el<14:18>
n<ReqDepth> u<212> t<StringConst> p<232> s<231> l<15:7> el<15:15>
n<DReqDepth> u<213> t<StringConst> p<227> s<226> l<15:16> el<15:25>
n<> u<214> t<Bit_select> p<226> s<225> l<15:25> el<15:25>
n<0> u<215> t<IntConst> p<216> l<15:26> el<15:27>
n<> u<216> t<Primary_literal> p<217> c<215> l<15:26> el<15:27>
n<> u<217> t<Primary> p<218> c<216> l<15:26> el<15:27>
n<> u<218> t<Expression> p<224> c<217> s<219> l<15:26> el<15:27>
n<> u<219> t<IncPartSelectOp> p<224> s<223> l<15:27> el<15:29>
n<4> u<220> t<IntConst> p<221> l<15:29> el<15:30>
n<> u<221> t<Primary_literal> p<222> c<220> l<15:29> el<15:30>
n<> u<222> t<Constant_primary> p<223> c<221> l<15:29> el<15:30>
n<> u<223> t<Constant_expression> p<224> c<222> l<15:29> el<15:30>
n<> u<224> t<Indexed_range> p<225> c<218> l<15:26> el<15:30>
n<> u<225> t<Part_select_range> p<226> c<224> l<15:26> el<15:30>
n<> u<226> t<Select> p<227> c<214> l<15:25> el<15:31>
n<> u<227> t<Complex_func_call> p<228> c<213> l<15:16> el<15:31>
n<> u<228> t<Primary> p<229> c<227> l<15:16> el<15:31>
n<> u<229> t<Expression> p<230> c<228> l<15:16> el<15:31>
n<> u<230> t<Mintypmax_expression> p<231> c<229> l<15:16> el<15:31>
n<> u<231> t<Param_expression> p<232> c<230> l<15:16> el<15:31>
n<> u<232> t<Named_parameter_assignment> p<233> c<212> l<15:6> el<15:32>
n<> u<233> t<List_of_parameter_assignments> p<234> c<232> l<15:6> el<15:32>
n<> u<234> t<Parameter_value_assignment> p<240> c<233> s<239> l<14:19> el<16:5>
n<fifo_d> u<235> t<StringConst> p<236> l<16:6> el<16:12>
n<> u<236> t<Name_of_instance> p<239> c<235> s<238> l<16:6> el<16:12>
n<> u<237> t<Ordered_port_connection> p<238> l<16:14> el<16:14>
n<> u<238> t<List_of_port_connections> p<239> c<237> l<16:14> el<16:14>
n<> u<239> t<Hierarchical_instance> p<240> c<236> l<16:6> el<16:15>
n<> u<240> t<Module_instantiation> p<241> c<211> l<14:4> el<16:16>
n<> u<241> t<Module_or_generate_item> p<242> c<240> l<14:4> el<16:16>
n<> u<242> t<Non_port_module_item> p<243> c<241> l<14:4> el<16:16>
n<> u<243> t<Module_item> p<244> c<242> l<14:4> el<16:16>
n<> u<244> t<Module_declaration> p<245> c<82> l<6:0> el<18:9>
n<> u<245> t<Description> p<246> c<244> l<6:0> el<18:9>
n<> u<246> t<Source_text> p<247> c<52> l<1:0> el<18:9>
n<> u<247> t<Top_level_rule> l<1:0> el<21:0>
[WRN:PA0205] dut.sv:1: No timescale set for "tlul_fifo_sync".

[WRN:PA0205] dut.sv:6: No timescale set for "tlul_socket_1n".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@tlul_fifo_sync".

[INF:CP0303] dut.sv:6: Compile module "work@tlul_socket_1n".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:6: Top level module "work@tlul_socket_1n".

[NTE:EL0531] dut.sv:9:12: Negative value in instance "work@tlul_socket_1n"
             text:      logic [ReqDepthKO-1:0] storageKO;  
             value: INT:-1.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/tests/LargeHex/slpp_all//surelog.uhdm...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/tests/LargeHex/slpp_all//surelog.uhdm.chk.html...

[INF:UH0710] Loading UHDM DB: ../../build/tests/LargeHex/slpp_all//surelog.uhdm...

[INF:UH0711] Decompling UHDM...

====== UHDM =======
design: (work@tlul_socket_1n)
|vpiName:work@tlul_socket_1n
|vpiElaborated:1
|uhdmallPackages:
\_package: builtin (builtin::), parent:work@tlul_socket_1n
  |vpiDefName:builtin
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiClassDefn:
  \_class_defn: (builtin::array), parent:builtin::
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue), parent:builtin::
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string), parent:builtin::
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system), parent:builtin::
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox) ${SURELOG_DIR}/build/bin/sv/builtin.sv:4: , endln:30:8, parent:work@tlul_socket_1n
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:6:2, endln:7:13, parent:work@mailbox
    |vpiMethod:1
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox) ${SURELOG_DIR}/build/bin/sv/builtin.sv:4: , endln:30:8, parent:work@tlul_socket_1n
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiName:bound
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:6:16, endln:6:19
      |vpiExpr:
      \_constant: , line:6:28, endln:6:29
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
  |vpiMethod:
  \_function: (work@mailbox::num), line:9:2, endln:10:13, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiReturn:
    \_int_var: , line:9:11, endln:9:14
  |vpiMethod:
  \_task: (work@mailbox::put), line:12:2, endln:13:9, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::put
      |vpiName:message
      |vpiDirection:1
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:15:2, endln:16:13, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiReturn:
    \_logic_var: 
    |vpiIODecl:
    \_io_decl: (message)
      |vpiName:message
      |vpiDirection:1
  |vpiMethod:
  \_task: (work@mailbox::get), line:18:2, endln:19:9, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::get
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:21:2, endln:22:13, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiReturn:
    \_int_var: , line:21:11, endln:21:14
    |vpiIODecl:
    \_io_decl: (message)
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_task: (work@mailbox::peek), line:24:2, endln:25:9, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::peek
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:27:2, endln:28:13, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiReturn:
    \_int_var: , line:27:11, endln:27:14
    |vpiIODecl:
    \_io_decl: (message)
      |vpiName:message
      |vpiDirection:6
|uhdmallClasses:
\_class_defn: (work@process) ${SURELOG_DIR}/build/bin/sv/builtin.sv:33: , endln:55:8, parent:work@tlul_socket_1n
  |vpiName:work@process
  |vpiMethod:
  \_function: (work@process::self), line:37:2, endln:37:8, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiReturn:
    \_chandle_var: , line:37:18, endln:37:25
  |vpiMethod:
  \_function: (work@process::status), line:40:2, endln:41:13, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiReturn:
    \_int_var: , line:40:11, endln:40:16
      |vpiTypespec:
      \_enum_typespec: (state), line:35:65, endln:35:70
        |vpiName:state
        |vpiEnumConst:
        \_enum_const: (FINISHED), line:35:17, endln:35:25
          |vpiName:FINISHED
          |vpiDecompile:0
          |INT:0
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (RUNNING), line:35:27, endln:35:34
          |vpiName:RUNNING
          |vpiDecompile:1
          |INT:1
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (WAITING), line:35:36, endln:35:43
          |vpiName:WAITING
          |vpiDecompile:2
          |INT:2
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (SUSPENDED), line:35:45, endln:35:54
          |vpiName:SUSPENDED
          |vpiDecompile:3
          |INT:3
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (KILLED), line:35:56, endln:35:62
          |vpiName:KILLED
          |vpiDecompile:4
          |INT:4
          |vpiSize:64
  |vpiMethod:
  \_task: (work@process::kill), line:43:2, endln:44:9, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiStmt:
    \_begin: (work@process::kill), parent:work@process::kill
      |vpiFullName:work@process::kill
  |vpiMethod:
  \_task: (work@process::await), line:46:2, endln:47:9, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiStmt:
    \_begin: (work@process::await), parent:work@process::await
      |vpiFullName:work@process::await
  |vpiMethod:
  \_task: (work@process::suspend), line:49:2, endln:50:9, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiStmt:
    \_begin: (work@process::suspend), parent:work@process::suspend
      |vpiFullName:work@process::suspend
  |vpiMethod:
  \_task: (work@process::resume), line:52:2, endln:53:9, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiStmt:
    \_begin: (work@process::resume), parent:work@process::resume
      |vpiFullName:work@process::resume
  |vpiTypedef:
  \_enum_typespec: (state), line:35:65, endln:35:70, parent:work@process
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:35:17, endln:35:25, parent:state
      |vpiName:FINISHED
      |vpiDecompile:0
      |INT:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:35:27, endln:35:34, parent:state
      |vpiName:RUNNING
      |vpiDecompile:1
      |INT:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:35:36, endln:35:43, parent:state
      |vpiName:WAITING
      |vpiDecompile:2
      |INT:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:35:45, endln:35:54, parent:state
      |vpiName:SUSPENDED
      |vpiDecompile:3
      |INT:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:35:56, endln:35:62, parent:state
      |vpiName:KILLED
      |vpiDecompile:4
      |INT:4
      |vpiSize:64
|uhdmallClasses:
\_class_defn: (work@semaphore) ${SURELOG_DIR}/build/bin/sv/builtin.sv:58: , endln:72:8, parent:work@tlul_socket_1n
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:60:2, endln:61:13, parent:work@semaphore
    |vpiMethod:1
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore) ${SURELOG_DIR}/build/bin/sv/builtin.sv:58: , endln:72:8, parent:work@tlul_socket_1n
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiName:keyCount
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:60:15, endln:60:18
      |vpiExpr:
      \_constant: , line:60:30, endln:60:31
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
  |vpiMethod:
  \_task: (work@semaphore::put), line:63:2, endln:64:9, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::put
      |vpiName:keyCount
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:63:11, endln:63:14
      |vpiExpr:
      \_constant: , line:63:26, endln:63:27
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
  |vpiMethod:
  \_task: (work@semaphore::get), line:66:2, endln:67:9, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::get
      |vpiName:keyCount
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:66:11, endln:66:14
      |vpiExpr:
      \_constant: , line:66:26, endln:66:27
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:69:2, endln:70:13, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiReturn:
    \_int_var: , line:69:11, endln:69:14
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiName:keyCount
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:69:23, endln:69:26
      |vpiExpr:
      \_constant: , line:69:38, endln:69:39
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
|uhdmallModules:
\_module: work@tlul_fifo_sync (work@tlul_fifo_sync) dut.sv:1: , endln:3:9, parent:work@tlul_socket_1n
  |vpiDefName:work@tlul_fifo_sync
  |vpiFullName:work@tlul_fifo_sync
  |vpiNet:
  \_logic_net: (work@tlul_fifo_sync.storage), line:2:24, parent:work@tlul_fifo_sync
    |vpiName:storage
    |vpiFullName:work@tlul_fifo_sync.storage
    |vpiNetType:36
  |vpiParamAssign:
  \_param_assign: , line:1:47, endln:1:59, parent:work@tlul_fifo_sync
    |vpiRhs:
    \_constant: , line:1:58, endln:1:59
      |vpiConstType:9
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
    |vpiLhs:
    \_parameter: (work@tlul_fifo_sync.ReqDepth), line:1:47, endln:1:59, parent:work@tlul_fifo_sync
      |vpiName:ReqDepth
      |vpiFullName:work@tlul_fifo_sync.ReqDepth
      |UINT:2
      |vpiTypespec:
      \_int_typespec: (ReqDepth), line:1:34, endln:1:37, parent:work@tlul_fifo_sync.ReqDepth
        |vpiName:ReqDepth
  |vpiParameter:
  \_parameter: (work@tlul_fifo_sync.ReqDepth), line:1:47, endln:1:59, parent:work@tlul_fifo_sync
|uhdmallModules:
\_module: work@tlul_socket_1n (work@tlul_socket_1n) dut.sv:6: , endln:18:9, parent:work@tlul_socket_1n
  |vpiDefName:work@tlul_socket_1n
  |vpiFullName:work@tlul_socket_1n
  |vpiNet:
  \_logic_net: (work@tlul_socket_1n.storageKO), line:9:28, parent:work@tlul_socket_1n
    |vpiName:storageKO
    |vpiFullName:work@tlul_socket_1n.storageKO
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@tlul_socket_1n.storageOK), line:12:28, parent:work@tlul_socket_1n
    |vpiName:storageOK
    |vpiFullName:work@tlul_socket_1n.storageOK
    |vpiNetType:36
  |vpiParamAssign:
  \_param_assign: , line:7:26, endln:7:59, parent:work@tlul_socket_1n
    |vpiRhs:
    \_constant: , line:7:38, endln:7:59
      |vpiConstType:5
      |vpiDecompile:76'h2000000000000000F
      |vpiSize:76
      |HEX:2000000000000000F
    |vpiLhs:
    \_parameter: (work@tlul_socket_1n.DReqDepth), line:7:26, endln:7:59, parent:work@tlul_socket_1n
      |vpiName:DReqDepth
      |vpiFullName:work@tlul_socket_1n.DReqDepth
      |HEX:2000000000000000F
      |vpiTypespec:
      \_bit_typespec: (DReqDepth), line:7:15, endln:7:18, parent:work@tlul_socket_1n.DReqDepth
        |vpiName:DReqDepth
        |vpiRange:
        \_range: , line:7:20, endln:7:24
          |vpiLeftRange:
          \_constant: , line:7:20, endln:7:22
            |vpiConstType:9
            |vpiDecompile:75
            |vpiSize:64
            |UINT:75
          |vpiRightRange:
          \_constant: , line:7:23, endln:7:24
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
  |vpiParamAssign:
  \_param_assign: , line:8:28, endln:8:58, parent:work@tlul_socket_1n
    |vpiRhs:
    \_indexed_part_select: , line:8:41, endln:8:58, parent:DReqDepth
      |vpiConstantSelect:1
      |vpiIndexedPartSelectType:1
      |vpiBaseExpr:
      \_operation: , line:8:51, endln:8:52
        |vpiOpType:25
        |vpiOperand:
        \_constant: , line:8:51, endln:8:52
          |vpiConstType:9
          |vpiDecompile:8
          |vpiSize:64
          |UINT:8
        |vpiOperand:
        \_constant: , line:8:53, endln:8:54
          |vpiConstType:9
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
      |vpiWidthExpr:
      \_constant: , line:8:56, endln:8:57
        |vpiConstType:9
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
    |vpiLhs:
    \_parameter: (work@tlul_socket_1n.ReqDepthKO), line:8:28, endln:8:58, parent:work@tlul_socket_1n
      |vpiName:ReqDepthKO
      |vpiFullName:work@tlul_socket_1n.ReqDepthKO
      |vpiTypespec:
      \_int_typespec: (ReqDepthKO), line:8:15, endln:8:18, parent:work@tlul_socket_1n.ReqDepthKO
        |vpiName:ReqDepthKO
  |vpiParamAssign:
  \_param_assign: , line:11:28, endln:11:56, parent:work@tlul_socket_1n
    |vpiRhs:
    \_indexed_part_select: , line:11:41, endln:11:56, parent:DReqDepth
      |vpiConstantSelect:1
      |vpiIndexedPartSelectType:1
      |vpiBaseExpr:
      \_constant: , line:11:51, endln:11:52
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
      |vpiWidthExpr:
      \_constant: , line:11:54, endln:11:55
        |vpiConstType:9
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
    |vpiLhs:
    \_parameter: (work@tlul_socket_1n.ReqDepthOK), line:11:28, endln:11:56, parent:work@tlul_socket_1n
      |vpiName:ReqDepthOK
      |vpiFullName:work@tlul_socket_1n.ReqDepthOK
      |vpiTypespec:
      \_int_typespec: (ReqDepthOK), line:11:15, endln:11:18, parent:work@tlul_socket_1n.ReqDepthOK
        |vpiName:ReqDepthOK
  |vpiParameter:
  \_parameter: (work@tlul_socket_1n.DReqDepth), line:7:26, endln:7:59, parent:work@tlul_socket_1n
  |vpiParameter:
  \_parameter: (work@tlul_socket_1n.ReqDepthKO), line:8:28, endln:8:58, parent:work@tlul_socket_1n
  |vpiParameter:
  \_parameter: (work@tlul_socket_1n.ReqDepthOK), line:11:28, endln:11:56, parent:work@tlul_socket_1n
|uhdmtopModules:
\_module: work@tlul_socket_1n (work@tlul_socket_1n) dut.sv:6: , endln:18:9
  |vpiDefName:work@tlul_socket_1n
  |vpiName:work@tlul_socket_1n
  |vpiModule:
  \_module: work@tlul_fifo_sync (work@tlul_socket_1n.fifo_d) dut.sv:14: , parent:work@tlul_socket_1n
    |vpiDefName:work@tlul_fifo_sync
    |vpiName:fifo_d
    |vpiFullName:work@tlul_socket_1n.fifo_d
    |vpiNet:
    \_logic_net: (work@tlul_socket_1n.fifo_d.storage), line:2:24, endln:2:31, parent:work@tlul_socket_1n.fifo_d
      |vpiName:storage
      |vpiFullName:work@tlul_socket_1n.fifo_d.storage
      |vpiNetType:36
      |vpiRange:
      \_range: , line:2:10, endln:2:22
        |vpiLeftRange:
        \_constant: , line:2:10, endln:2:18
          |vpiConstType:7
          |vpiDecompile:14
          |vpiSize:64
          |INT:14
        |vpiRightRange:
        \_constant: , line:2:21, endln:2:22
          |vpiConstType:9
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
    |vpiInstance:
    \_module: work@tlul_socket_1n (work@tlul_socket_1n) dut.sv:6: , endln:18:9
    |vpiParamAssign:
    \_param_assign: , line:1:47, endln:1:59, parent:work@tlul_socket_1n.fifo_d
      |vpiRhs:
      \_constant: , line:1:58, endln:1:59
        |vpiConstType:9
        |vpiDecompile:15
        |vpiSize:64
        |UINT:15
      |vpiLhs:
      \_parameter: (work@tlul_socket_1n.fifo_d.ReqDepth), line:1:47, endln:1:59, parent:work@tlul_socket_1n.fifo_d
        |vpiName:ReqDepth
        |vpiFullName:work@tlul_socket_1n.fifo_d.ReqDepth
        |UINT:2
        |vpiTypespec:
        \_int_typespec: (ReqDepth), line:1:34, endln:1:37, parent:work@tlul_socket_1n.fifo_d.ReqDepth
          |vpiName:ReqDepth
    |vpiParameter:
    \_parameter: (work@tlul_socket_1n.fifo_d.ReqDepth), line:1:47, endln:1:59, parent:work@tlul_socket_1n.fifo_d
  |vpiNet:
  \_logic_net: (work@tlul_socket_1n.storageKO), line:9:28, endln:9:37, parent:work@tlul_socket_1n
    |vpiName:storageKO
    |vpiFullName:work@tlul_socket_1n.storageKO
    |vpiNetType:36
    |vpiRange:
    \_range: , line:9:12, endln:9:26
      |vpiLeftRange:
      \_constant: , line:9:12, endln:9:22
        |vpiConstType:7
        |vpiDecompile:-1
        |vpiSize:64
        |INT:-1
      |vpiRightRange:
      \_constant: , line:9:25, endln:9:26
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
  |vpiNet:
  \_logic_net: (work@tlul_socket_1n.storageOK), line:12:28, endln:12:37, parent:work@tlul_socket_1n
    |vpiName:storageOK
    |vpiFullName:work@tlul_socket_1n.storageOK
    |vpiNetType:36
    |vpiRange:
    \_range: , line:12:12, endln:12:26
      |vpiLeftRange:
      \_constant: , line:12:12, endln:12:22
        |vpiConstType:7
        |vpiDecompile:14
        |vpiSize:64
        |INT:14
      |vpiRightRange:
      \_constant: , line:12:25, endln:12:26
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
  |vpiParamAssign:
  \_param_assign: , line:7:26, endln:7:59, parent:work@tlul_socket_1n
    |vpiRhs:
    \_constant: , line:7:38, endln:7:59
      |vpiConstType:5
      |vpiDecompile:2000000000000000F
      |vpiSize:68
      |HEX:2000000000000000F
    |vpiLhs:
    \_parameter: (work@tlul_socket_1n.DReqDepth), line:7:26, endln:7:59, parent:work@tlul_socket_1n
      |vpiName:DReqDepth
      |vpiFullName:work@tlul_socket_1n.DReqDepth
      |HEX:2000000000000000F
      |vpiTypespec:
      \_bit_typespec: (DReqDepth), line:7:15, endln:7:18, parent:work@tlul_socket_1n.DReqDepth
        |vpiName:DReqDepth
        |vpiRange:
        \_range: , line:7:20, endln:7:24, parent:DReqDepth
          |vpiLeftRange:
          \_constant: , line:7:20, endln:7:22
            |vpiConstType:9
            |vpiDecompile:75
            |vpiSize:64
            |UINT:75
          |vpiRightRange:
          \_constant: , line:7:23, endln:7:24
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
  |vpiParamAssign:
  \_param_assign: , line:8:28, endln:8:58, parent:work@tlul_socket_1n
    |vpiRhs:
    \_constant: , line:8:41, endln:8:58
      |vpiConstType:9
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
    |vpiLhs:
    \_parameter: (work@tlul_socket_1n.ReqDepthKO), line:8:28, endln:8:58, parent:work@tlul_socket_1n
      |vpiName:ReqDepthKO
      |vpiFullName:work@tlul_socket_1n.ReqDepthKO
      |vpiTypespec:
      \_int_typespec: (ReqDepthKO), line:8:15, endln:8:18, parent:work@tlul_socket_1n.ReqDepthKO
        |vpiName:ReqDepthKO
  |vpiParamAssign:
  \_param_assign: , line:11:28, endln:11:56, parent:work@tlul_socket_1n
    |vpiRhs:
    \_constant: , line:11:41, endln:11:56
      |vpiConstType:9
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
    |vpiLhs:
    \_parameter: (work@tlul_socket_1n.ReqDepthOK), line:11:28, endln:11:56, parent:work@tlul_socket_1n
      |vpiName:ReqDepthOK
      |vpiFullName:work@tlul_socket_1n.ReqDepthOK
      |vpiTypespec:
      \_int_typespec: (ReqDepthOK), line:11:15, endln:11:18, parent:work@tlul_socket_1n.ReqDepthOK
        |vpiName:ReqDepthOK
  |vpiParameter:
  \_parameter: (work@tlul_socket_1n.DReqDepth), line:7:26, endln:7:59, parent:work@tlul_socket_1n
  |vpiParameter:
  \_parameter: (work@tlul_socket_1n.ReqDepthKO), line:8:28, endln:8:58, parent:work@tlul_socket_1n
  |vpiParameter:
  \_parameter: (work@tlul_socket_1n.ReqDepthOK), line:11:28, endln:11:56, parent:work@tlul_socket_1n
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 6

