Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Thu Jul  7 03:41:17 2022
| Host              : boba running 64-bit Ubuntu 20.04.3 LTS
| Command           : report_timing -file runs/2022-07-06-1704-full/vivado-eval/xilinx-ultrascale-plus-vivado-eval//vivado-synth-opt-place-route-lakeroad-ultrascale-instrs//lakeroad_xilinx_ultrascale_plus_add4_2.v-timing-place.txt
| Design            : lakeroad_xilinx_ultrascale_plus_add4_2
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            out0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.633ns  (logic 0.346ns (54.660%)  route 0.287ns (45.340%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[0] (IN)
                         net (fo=1, unset)            0.000     0.000    A_LUT_0/I0
    SLICE_X26Y90         LUT5 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.200     0.200 r  A_LUT_0/LUT5/O
                         net (fo=1, unplaced)         0.287     0.487    luts_O5_0[0]
    SLICE_X26Y90         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[3])
                                                      0.146     0.633 r  carry_8/O[3]
                         net (fo=0)                   0.000     0.633    out0[3]
                                                                      r  out0[3] (OUT)
  -------------------------------------------------------------------    -------------------




