{"arch": "arm", "modbus_reply": {"9820": {"disasm": ["PUSH    {R4-R11,LR}", "MOV     R6, req", "SUB     SP, SP, #0x13C", "LDR     R12, =($_GLOBAL_OFFSET_TABLE_ - 0x2684)", "STR     req_length_0, [SP,#0x160+var_144]", "MOV     R8, mb_mapping", "LDR     req_length_0, =(__stack_chk_guard_ptr - 0x17000)", "LDR     mb_mapping, [ctx,#0x20]", "ADD     R12, PC, R12; $_GLOBAL_OFFSET_TABLE_", "LDR     R2, [R12,R2]; __stack_chk_guard", "LDR     R10, [R3,#4]", "LDR     R2, [R2]", "STR     R2, [SP,#0x160+var_2C]", "MOV     R2, #0", "ADD     R11, req, R10", "LDR     R2, =($_GLOBAL_OFFSET_TABLE_ - 0x26A8)", "LDRB    R9, [R11,#-1]", "ADD     R2, PC, R2; $_GLOBAL_OFFSET_TABLE_", "LDRB    R12, [R11,#1]", "LDRB    R5, [R11,#2]", "STR     R2, [SP,#0x160+var_148]", "MOV     req, R9", "LDR     R2, [R3,#0x44]", "ADD     R5, R5, R12,LSL#8", "MOV     R4, ctx", "LDRB    R7, [req,offset]", "BLX     R2", "MOV     R5, R5,LSL#16", "CMP     R0, #1", "MOV     R3, R5,LSR#16", "MOVEQ   R0, #0", "STR     R3, [SP,#0x160+req_length]", "BEQ     loc_27B0"], "preds": [], "succs": [9952, 10160]}, "9952": {"disasm": ["LDR     R2, [ctx,#0x20]", "STR     function, [SP,#0x160+sft.function]", "MOV     R0, req", "LDR     R2, [R2,#0x1C]", "STR     slave, [SP,#0x160+sft]", "ADD     R1, SP, #0x160+var_144", "BLX     R2", "SUB     function, function, #1", "STR     R0, [SP,#0x160+sft.t_id]", "CMP     R7, #0x16; switch 23 cases", "ADDLS   PC, PC, R7,LSL#2; switch jump"], "preds": [9820], "succs": [9996, 10000, 10004, 10008, 10012, 10016, 10020, 10024, 10028, 10032, 10036, 10040, 10044, 10048, 10052, 10056, 10060, 10064, 10068, 10072, 10076, 10080, 10084, 10088, 10092, 10204, 10300, 10396, 10492, 10588, 10740, 10808, 10844, 10932, 11028, 11332]}, "9996": {"disasm": ["B       def_2708; jumptable 00002708 default case, cases 7-13,17-21"], "preds": [9952], "succs": [10092]}, "10000": {"disasm": ["B       loc_27DC; jumptable 00002708 case 0"], "preds": [9952], "succs": [10204]}, "10004": {"disasm": ["B       loc_283C; jumptable 00002708 case 1"], "preds": [9952], "succs": [10300]}, "10008": {"disasm": ["B       loc_289C; jumptable 00002708 case 2"], "preds": [9952], "succs": [10396]}, "10012": {"disasm": ["B       loc_28FC; jumptable 00002708 case 3"], "preds": [9952], "succs": [10492]}, "10016": {"disasm": ["B       loc_295C; jumptable 00002708 case 4"], "preds": [9952], "succs": [10588]}, "10020": {"disasm": ["B       loc_29F4; jumptable 00002708 case 5"], "preds": [9952], "succs": [10740]}, "10024": {"disasm": ["B       loc_2A38; jumptable 00002708 case 6"], "preds": [9952], "succs": [10808]}, "10028": {"disasm": ["B       def_2708; jumptable 00002708 default case, cases 7-13,17-21"], "preds": [9952], "succs": [10092]}, "10032": {"disasm": ["B       def_2708; jumptable 00002708 default case, cases 7-13,17-21"], "preds": [9952], "succs": [10092]}, "10036": {"disasm": ["B       def_2708; jumptable 00002708 default case, cases 7-13,17-21"], "preds": [9952], "succs": [10092]}, "10040": {"disasm": ["B       def_2708; jumptable 00002708 default case, cases 7-13,17-21"], "preds": [9952], "succs": [10092]}, "10044": {"disasm": ["B       def_2708; jumptable 00002708 default case, cases 7-13,17-21"], "preds": [9952], "succs": [10092]}, "10048": {"disasm": ["B       def_2708; jumptable 00002708 default case, cases 7-13,17-21"], "preds": [9952], "succs": [10092]}, "10052": {"disasm": ["B       def_2708; jumptable 00002708 default case, cases 7-13,17-21"], "preds": [9952], "succs": [10092]}, "10056": {"disasm": ["B       loc_2A5C; jumptable 00002708 case 14"], "preds": [9952], "succs": [10844]}, "10060": {"disasm": ["B       loc_2C44; jumptable 00002708 case 15"], "preds": [9952], "succs": [11332]}, "10064": {"disasm": ["B       loc_2AB4; jumptable 00002708 case 16"], "preds": [9952], "succs": [10932]}, "10068": {"disasm": ["B       def_2708; jumptable 00002708 default case, cases 7-13,17-21"], "preds": [9952], "succs": [10092]}, "10072": {"disasm": ["B       def_2708; jumptable 00002708 default case, cases 7-13,17-21"], "preds": [9952], "succs": [10092]}, "10076": {"disasm": ["B       def_2708; jumptable 00002708 default case, cases 7-13,17-21"], "preds": [9952], "succs": [10092]}, "10080": {"disasm": ["B       def_2708; jumptable 00002708 default case, cases 7-13,17-21"], "preds": [9952], "succs": [10092]}, "10084": {"disasm": ["B       def_2708; jumptable 00002708 default case, cases 7-13,17-21"], "preds": [9952], "succs": [10092]}, "10088": {"disasm": ["B       loc_2B14; jumptable 00002708 case 22"], "preds": [9952], "succs": [11028]}, "10092": {"disasm": ["LDR     R3, [SP,#0x160+sft.function]; jumptable 00002708 default case, cases 7-13,17-21", "LDR     R2, [ctx,#0x20]", "ADD     R3, R3, #0x80", "ADD     R7, SP, #0x160+rsp", "MOV     R1, R7", "LDR     R2, [R2,#0x18]", "STR     R3, [SP,#0x160+sft.function]", "ADD     R0, SP, #0x160+sft", "BLX     R2", "MOV     R1, #1", "ADD     R3, R0, #0x138", "ADD     R3, SP, R3", "ADD     R2, R0, R1; msg_length", "STRB    R1, [R3,#-0x108]"], "preds": [9952, 9996, 10028, 10032, 10036, 10040, 10044, 10048, 10052, 10068, 10072, 10076, 10080, 10084], "succs": [10148]}, "10148": {"disasm": ["MOV     R1, R7; msg", "MOV     R0, ctx; ctx", "BL      send_msg"], "preds": [10092, 10720, 10932, 11248, 11312, 11428, 11932, 12020, 12128, 12148, 12288, 12312, 12424, 12604], "succs": [10160]}, "10160": {"disasm": ["LDR     R2, =($_GLOBAL_OFFSET_TABLE_ - 0x27C0)", "LDR     R3, =(__stack_chk_guard_ptr - 0x17000)", "ADD     R2, PC, R2; $_GLOBAL_OFFSET_TABLE_", "LDR     R3, [R2,R3]; __stack_chk_guard", "LDR     R2, [R3]", "LDR     R3, [SP,#0x160+var_2C]", "EORS    R2, R3, R2", "MOV     R3, #0", "BNE     loc_31AC"], "preds": [9820, 10148, 10820], "succs": [10196, 12716]}, "10196": {"disasm": ["ADD     SP, SP, #0x13C", "POP     {ctx-R11,PC}"], "preds": [10160], "succs": []}, "10204": {"disasm": ["LDRB    R2, [R11,#3]; jumptable 00002708 case 0", "LDRB    req, [R11,#4]", "ADD     R6, R6, R2,LSL#8", "SUB     R3, nb, #1", "CMP     R3, #0x7D0", "BCS     loc_2D50"], "preds": [9952, 10000], "succs": [10228, 11600]}, "10228": {"disasm": ["LDR     R2, [SP,#0x160+req_length]", "LDR     R3, [mb_mapping]", "ADD     R5, R2, nb", "CMP     R5, R3", "BLE     loc_2F74"], "preds": [10204], "succs": [10248, 12148]}, "10248": {"disasm": ["LDR     R3, [ctx,#8]", "CMP     R3, #0", "BEQ     loc_2A88"], "preds": [10228], "succs": [10260, 10888]}, "10260": {"disasm": ["LDR     R1, [SP,#0x160+var_148]", "LDR     R2, =0xFC", "MOV     R3, R5", "LDR     R0, [R1,R2]", "LDR     R2, =(aIllegalDataAdd_0 - 0x2834); \"Illegal data address %0X in read_bits\\n\"", "MOV     R1, #1", "ADD     R2, PC, R2; \"Illegal data address %0X in read_bits\\n\"", "LDR     R0, [R0]", "BL      __fprintf_chk", "B       loc_2A88"], "preds": [10248], "succs": [10888]}, "10300": {"disasm": ["LDRB    R2, [R11,#3]; jumptable 00002708 case 1", "LDRB    req, [R11,#4]", "ADD     R6, R6, R2,LSL#8", "SUB     R3, nb, #1", "CMP     R3, #0x7D0", "BCS     loc_2DFC"], "preds": [9952, 10004], "succs": [10324, 11772]}, "10324": {"disasm": ["LDR     R2, [SP,#0x160+req_length]", "LDR     R3, [mb_mapping,#4]", "ADD     R5, R2, nb", "CMP     R5, R3", "BLE     loc_3088"], "preds": [10300], "succs": [10344, 12424]}, "10344": {"disasm": ["LDR     R3, [ctx,#8]", "CMP     R3, #0", "BEQ     loc_2A88"], "preds": [10324], "succs": [10356, 10888]}, "10356": {"disasm": ["LDR     R1, [SP,#0x160+var_148]", "LDR     R2, =0xFC", "MOV     R3, R5", "LDR     R0, [R1,R2]", "LDR     R2, =(aIllegalDataAdd_1 - 0x2894); \"Illegal data address %0X in read_input_\"...", "MOV     R1, #1", "ADD     R2, PC, R2; \"Illegal data address %0X in read_input_\"...", "LDR     R0, [R0]", "BL      __fprintf_chk", "B       loc_2A88"], "preds": [10344], "succs": [10888]}, "10396": {"disasm": ["LDRB    R2, [R11,#3]; jumptable 00002708 case 2", "LDRB    req, [R11,#4]", "ADD     R6, R6, R2,LSL#8", "SUB     R3, nb, #1", "CMP     R3, #0x7C ; '|'", "BHI     loc_2DC0"], "preds": [9952, 10008], "succs": [10420, 11712]}, "10420": {"disasm": ["LDR     R2, [SP,#0x160+req_length]", "LDR     R3, [mb_mapping,#0xC]", "ADD     R5, R2, nb", "CMP     R5, R3", "BLE     loc_3018"], "preds": [10396], "succs": [10440, 12312]}, "10440": {"disasm": ["LDR     R3, [ctx,#8]", "CMP     R3, #0", "BEQ     loc_2A88"], "preds": [10420], "succs": [10452, 10888]}, "10452": {"disasm": ["LDR     R1, [SP,#0x160+var_148]", "LDR     R2, =0xFC", "MOV     R3, R5", "LDR     R0, [R1,R2]", "LDR     R2, =(aIllegalDataAdd_2 - 0x28F4); \"Illegal data address %0X in read_regist\"...", "MOV     R1, #1", "ADD     R2, PC, R2; \"Illegal data address %0X in read_regist\"...", "LDR     R0, [R0]", "BL      __fprintf_chk", "B       loc_2A88"], "preds": [10440], "succs": [10888]}, "10492": {"disasm": ["LDRB    R2, [R11,#3]; jumptable 00002708 case 3", "LDRB    req, [R11,#4]", "ADD     R6, R6, R2,LSL#8", "SUB     R3, nb, #1", "CMP     R3, #0x7C ; '|'", "BHI     loc_2E38"], "preds": [9952, 10012], "succs": [10516, 11832]}, "10516": {"disasm": ["LDR     R2, [SP,#0x160+req_length]", "LDR     R3, [mb_mapping,#8]", "ADD     R5, R2, nb", "CMP     R5, R3", "BLE     loc_2EF4"], "preds": [10492], "succs": [10536, 12020]}, "10536": {"disasm": ["LDR     R3, [ctx,#8]", "CMP     R3, #0", "BEQ     loc_2A88"], "preds": [10516], "succs": [10548, 10888]}, "10548": {"disasm": ["LDR     R1, [SP,#0x160+var_148]", "LDR     R2, =0xFC", "MOV     R3, R5", "LDR     R0, [R1,R2]", "LDR     R2, =(aIllegalDataAdd_3 - 0x2954); \"Illegal data address %0X in read_input_\"...", "MOV     R1, #1", "ADD     R2, PC, R2; \"Illegal data address %0X in read_input_\"...", "LDR     R0, [R0]", "BL      __fprintf_chk", "B       loc_2A88"], "preds": [10536], "succs": [10888]}, "10588": {"disasm": ["LDR     R2, [mb_mapping]; jumptable 00002708 case 4", "MOV     R3, R5,LSR#16", "CMP     R3, R2", "BGE     loc_2D1C"], "preds": [9952, 10016], "succs": [10604, 11548]}, "10604": {"disasm": ["LDRB    R2, [R11,#3]", "LDRB    R3, [R11,#4]", "ADD     R3, R3, R2,LSL#8", "CMP     data, #0", "CMPNE   data, #0xFF00", "BEQ     loc_313C"], "preds": [10588], "succs": [10628, 12604]}, "10628": {"disasm": ["LDR     R2, [ctx,#8]", "CMP     R2, #0", "BEQ     loc_29B8"], "preds": [10604], "succs": [10640, 10680]}, "10640": {"disasm": ["LDR     R1, [SP,#0x160+var_148]", "LDR     R2, =0xFC", "LDR     R12, [SP,#0x160+req_length]", "LDR     R2, [R1,R2]", "MOV     R1, #1", "LDR     R0, [R2]", "LDR     R2, =(aIllegalDataVal_0 - 0x29B8); \"Illegal data value %0X in write_bit req\"...", "STR     R12, [SP,#0x160+var_160]", "ADD     R2, PC, R2; \"Illegal data value %0X in write_bit req\"...", "BL      __fprintf_chk"], "preds": [10628], "succs": [10680]}, "10680": {"disasm": ["LDR     R3, [SP,#0x160+sft.function]", "LDR     R2, [ctx,#0x20]", "ADD     R3, R3, #0x80", "ADD     R7, SP, #0x160+rsp", "MOV     R1, R7", "LDR     R2, [R2,#0x18]", "ADD     R0, SP, #0x160+sft", "STR     R3, [SP,#0x160+sft.function]", "BLX     R2", "MOV     R1, #3"], "preds": [10628, 10640, 11480, 11492, 11600, 11612, 11712, 11724, 11772, 11784, 11832, 11844], "succs": [10720]}, "10720": {"disasm": ["ADD     R3, R0, #0x138", "ADD     R3, SP, R3", "ADD     R2, R0, #1", "STRB    R1, [R3,#-0x108]", "B       loc_27A4"], "preds": [10680, 10888], "succs": [10148]}, "10740": {"disasm": ["LDR     R2, [mb_mapping,#0xC]; jumptable 00002708 case 5", "LDR     R3, [SP,#0x160+req_length]", "CMP     R3, R2", "BLT     loc_2E9C"], "preds": [9952, 10020], "succs": [10756, 11932]}, "10756": {"disasm": ["LDR     R3, [ctx,#8]", "CMP     R3, #0", "BEQ     loc_2A88"], "preds": [10740], "succs": [10768, 10888]}, "10768": {"disasm": ["LDR     R1, [SP,#0x160+var_148]", "LDR     R2, =0xFC", "LDR     R3, [SP,#0x160+req_length]", "LDR     R0, [R1,R2]", "LDR     R2, =(aIllegalDataAdd_4 - 0x2A30); \"Illegal data address %0X in write_regis\"...", "MOV     R1, #1", "ADD     R2, PC, R2; \"Illegal data address %0X in write_regis\"...", "LDR     R0, [R0]", "BL      __fprintf_chk", "B       loc_2A88"], "preds": [10756], "succs": [10888]}, "10808": {"disasm": ["LDR     R3, [ctx,#8]; jumptable 00002708 case 6", "CMP     R3, #0", "BNE     loc_2E74"], "preds": [9952, 10024], "succs": [10820, 11892]}, "10820": {"disasm": ["BL      __errno_location", "MOV     R2, #0x5C ; '\\'", "MOV     R3, R0", "MOV     R0, #0xFFFFFFFF", "STR     R2, [R3]", "B       loc_27B0"], "preds": [10808, 11892], "succs": [10160]}, "10844": {"disasm": ["LDRB    R1, [R11,#3]; jumptable 00002708 case 14", "LDRB    R2, [R11,#4]", "LDR     R3, [SP,#0x160+req_length]", "ADD     R2, R2, R1,LSL#8; nb_bits", "LDR     R1, [mb_mapping]", "ADD     R3, R3, nb", "CMP     R3, R1", "BLE     loc_2EDC"], "preds": [9952, 10056], "succs": [10876, 11996]}, "10876": {"disasm": ["LDR     nb, [ctx,#8]", "CMP     R2, #0", "BNE     loc_3118"], "preds": [10844], "succs": [10888, 12568]}, "10888": {"disasm": ["LDR     R3, [SP,#0x160+sft.function]", "LDR     R2, [ctx,#0x20]", "ADD     R3, R3, #0x80", "ADD     R7, SP, #0x160+rsp", "MOV     R1, R7", "LDR     R2, [R2,#0x18]", "ADD     R0, SP, #0x160+sft", "STR     R3, [SP,#0x160+sft.function]", "BLX     R2", "MOV     R1, #2", "B       loc_29E0"], "preds": [10248, 10260, 10344, 10356, 10440, 10452, 10536, 10548, 10756, 10768, 10876, 11548, 11560, 11660, 11672, 12568, 12656, 12668], "succs": [10720]}, "10932": {"disasm": ["LDR     R3, [ctx,#0x20]; jumptable 00002708 case 16", "ADD     R7, SP, #0x160+rsp", "MOV     R1, R7", "LDR     R3, [R3,#0x18]", "ADD     R0, SP, #0x160+sft", "BLX     R3", "MOV     R2, #8; n", "MOV     R5, R0", "MOV     R3, #0xFFFFFFFF", "MOV     R12, #0xFFFFFFB4", "ADD     R0, R0, #0x130", "ADD     R0, R0, R2", "LDR     R1, =(aLmb305 - 0x2AFC); \"LMB3.0.5\"", "ADD     req, SP, R0", "ADD     R0, R5, #3", "STRB    R3, [R6,#-0x106]", "ADD     R1, PC, R1; \"LMB3.0.5\"", "STRB    R12, [R6,#-0x107]", "ADD     rsp_length_0, R7, rsp_length_0; dest", "BL      memcpy", "MOV     R3, #0xA", "ADD     R2, R5, #0xB", "STRB    R3, [R6,#-0x108]", "B       loc_27A4"], "preds": [9952, 10064], "succs": [10148]}, "11028": {"disasm": ["LDRB    R2, [R11,#7]; jumptable 00002708 case 22", "LDRB    R0, [R11,#8]", "LDRB    R5, [R11,#4]", "ADD     R3, R0, R2,LSL#8", "LDRB    R2, [R11,#3]", "LDRB    R12, [R11,#5]", "ADD     R5, R5, R2,LSL#8", "SUB     R2, R3, #1", "CMP     R2, #0x78 ; 'x'", "LDRB    R1, [R11,#6]", "LDRB    R2, [R11,#9]", "BHI     loc_2CD8"], "preds": [9952, 10088], "succs": [11076, 11480]}, "11076": {"disasm": ["SUB     LR, nb, #1", "CMP     LR, #0x7C ; '|'", "BHI     loc_2CD8"], "preds": [11028], "succs": [11088, 11480]}, "11088": {"disasm": ["CMP     R2, nb_write,LSL#1", "BNE     loc_2CD8"], "preds": [11076], "succs": [11096, 11480]}, "11096": {"disasm": ["ADD     R1, R1, R12,LSL#8", "MOV     req, R1,LSL#16", "LDR     R1, [SP,#0x160+req_length]", "LDR     R2, [mb_mapping,#0xC]", "ADD     offset, R1, nb", "CMP     R10, R2", "MOV     R6, R6,LSR#16", "BGT     loc_3170"], "preds": [11088], "succs": [11128, 12656]}, "11128": {"disasm": ["ADD     R1, R6, nb_write", "CMP     R2, R1", "MOV     slave, R1", "BLT     loc_3170"], "preds": [11096], "succs": [11144, 12656]}, "11144": {"disasm": ["LDR     R2, [ctx,#0x20]", "ADD     R7, SP, #0x160+rsp", "LDR     R2, [R2,#0x18]", "MOV     R1, R7", "ADD     R0, SP, #0x160+sft", "BLX     R2", "ADD     R3, R0, #0x138", "ADD     R2, SP, R3", "MOV     nb, nb,LSL#1", "CMP     R6, R9", "STRB    R5, [R2,#-0x108]", "ADD     R2, rsp_length_0, #1", "BGE     loc_2BF0"], "preds": [11128], "succs": [11196, 11248]}, "11196": {"disasm": ["MOV     R3, R11", "LDR     R12, [mb_mapping,#0x1C]", "SUB     R1, i_1, #0x80000001", "ADD     R1, R12, R1,LSL#1", "SUB     R12, R12, #2", "ADD     R5, R12, R9,LSL#1"], "preds": [11144], "succs": [11220]}, "11220": {"disasm": ["LDRB    LR, [R3,#0xA]", "LDRB    R12, [R3,#0xB]", "ADD     R3, R3, #2", "ADD     R12, R12, LR,LSL#8", "STRH    R12, [R1,#2]!", "CMP     R1, R5", "BNE     loc_2BD4"], "preds": [11196, 11220], "succs": [11248, 11220]}, "11248": {"disasm": ["LDR     R3, [SP,#0x160+req_length]", "CMP     R3, R10", "BGE     loc_27A4"], "preds": [11144, 11220], "succs": [10148, 11260]}, "11260": {"disasm": ["LDR     rsp_length_0, [mb_mapping,#0x1C]", "SUB     R3, R3, #0x80000001", "ADD     R3, R2, R3,LSL#1", "SUB     R2, R2, #2", "ADD     R12, R2, R10,LSL#1", "ADD     R1, R7, R0"], "preds": [11248], "succs": [11284]}, "11284": {"disasm": ["LDRH    R2, [R3,#2]!", "MOV     R2, R2,LSR#8", "STRB    R2, [R1,#1]", "LDRH    R2, [R3]", "CMP     R3, R12", "STRB    R2, [R1,#2]!", "BNE     loc_2C14"], "preds": [11260, 11284], "succs": [11312, 11284]}, "11312": {"disasm": ["LDR     R3, [SP,#0x160+req_length]", "SUB     R10, R10, R3", "ADD     R0, R0, R10,LSL#1", "ADD     R2, R0, #1", "B       loc_27A4"], "preds": [11284], "succs": [10148]}, "11332": {"disasm": ["LDRB    R1, [R11,#3]; jumptable 00002708 case 15", "LDRB    R2, [R11,#4]", "LDR     R3, [SP,#0x160+req_length]", "ADD     R2, R2, R1,LSL#8", "LDR     R1, [mb_mapping,#0xC]", "ADD     R2, R2, R3", "CMP     R2, R1", "BGT     loc_2D8C"], "preds": [9952, 10060], "succs": [11364, 11660]}, "11364": {"disasm": ["CMP     i_0, R2", "BGE     loc_2CA4"], "preds": [11332], "succs": [11372, 11428]}, "11372": {"disasm": ["MOV     i_0, R11", "LDR     R1, [SP,#0x160+req_length]", "LDR     R0, [mb_mapping,#0x1C]", "SUB     slave, R1, #0x80000001", "ADD     R9, R0, R9,LSL#1", "SUB     R0, R0, #2", "ADD     R0, R0, R2,LSL#1"], "preds": [11364], "succs": [11400]}, "11400": {"disasm": ["LDRB    R1, [R3,#6]", "LDRB    R2, [R3,#7]", "ADD     R3, R3, #2", "ADD     R2, R2, R1,LSL#8", "STRH    R2, [R9,#2]!", "CMP     R0, R9", "BNE     loc_2C88"], "preds": [11372, 11400], "succs": [11428, 11400]}, "11428": {"disasm": ["LDR     R3, [ctx,#0x20]", "ADD     R7, SP, #0x160+rsp", "MOV     R1, R7", "LDR     R3, [R3,#0x18]", "ADD     R0, SP, #0x160+sft", "BLX     R3", "MOV     R5, R0", "MOV     R2, #4; n", "ADD     R1, req, rsp_length_0; src", "ADD     rsp_length_0, R7, rsp_length_0; dest", "BL      memcpy", "ADD     R2, rsp_length_0, #4", "B       loc_27A4"], "preds": [11364, 11400, 11996], "succs": [10148]}, "11480": {"disasm": ["LDR     R2, [ctx,#8]", "CMP     R2, #0", "BEQ     loc_29B8"], "preds": [11028, 11076, 11088], "succs": [10680, 11492]}, "11492": {"disasm": ["LDR     R1, [SP,#0x160+var_148]", "LDR     R2, =0xFC", "MOV     R12, #0x79 ; 'y'", "LDR     R2, [R1,R2]", "MOV     R1, #0x7D ; '}'", "LDR     R0, [R2]", "LDR     R2, =(aIllegalNbOfVal - 0x2D14); \"Illegal nb of values (W%d, R%d) in writ\"...", "STR     R1, [SP,#0x160+var_158]", "STR     nb, [SP,#0x160+var_160]", "MOV     R1, #1", "ADD     R2, PC, R2; \"Illegal nb of values (W%d, R%d) in writ\"...", "STR     R12, [SP,#0x160+var_15C]", "BL      __fprintf_chk", "B       loc_29B8"], "preds": [11480], "succs": [10680]}, "11548": {"disasm": ["LDR     R3, [ctx,#8]", "CMP     R3, #0", "BEQ     loc_2A88"], "preds": [10588], "succs": [10888, 11560]}, "11560": {"disasm": ["LDR     R1, [SP,#0x160+var_148]", "LDR     R2, =0xFC", "LDR     R3, [SP,#0x160+req_length]", "LDR     R0, [R1,R2]", "LDR     R2, =(aIllegalDataAdd_5 - 0x2D48); \"Illegal data address %0X in write_bit\\n\"", "MOV     R1, #1", "ADD     R2, PC, R2; \"Illegal data address %0X in write_bit\\n\"", "LDR     R0, [R0]", "BL      __fprintf_chk", "B       loc_2A88"], "preds": [11548], "succs": [10888]}, "11600": {"disasm": ["LDR     R3, [ctx,#8]", "CMP     R3, #0", "BEQ     loc_29B8"], "preds": [10204], "succs": [10680, 11612]}, "11612": {"disasm": ["MOV     R12, #0x7D0", "LDR     R1, [SP,#0x160+var_148]", "LDR     R2, =0xFC", "MOV     R3, nb", "LDR     R2, [R1,R2]", "MOV     R1, #1", "LDR     R0, [R2]", "LDR     R2, =(aIllegalNbOfVal_0 - 0x2D88); \"Illegal nb of values %d in read_bits (m\"...", "STR     R12, [SP,#0x160+var_160]", "ADD     R2, PC, R2; \"Illegal nb of values %d in read_bits (m\"...", "BL      __fprintf_chk", "B       loc_29B8"], "preds": [11600], "succs": [10680]}, "11660": {"disasm": ["LDR     R3, [ctx,#8]", "CMP     R3, #0", "BEQ     loc_2A88"], "preds": [11332], "succs": [10888, 11672]}, "11672": {"disasm": ["MOV     R3, R2", "LDR     R1, =0xFC", "LDR     R2, [SP,#0x160+var_148]", "LDR     R0, [R2,R1]", "LDR     R2, =(aIllegalDataAdd_6 - 0x2DB8); \"Illegal data address %0X in write_regis\"...", "MOV     R1, #1", "ADD     R2, PC, R2; \"Illegal data address %0X in write_regis\"...", "LDR     R0, [R0]", "BL      __fprintf_chk", "B       loc_2A88"], "preds": [11660], "succs": [10888]}, "11712": {"disasm": ["LDR     R3, [ctx,#8]", "CMP     R3, #0", "BEQ     loc_29B8"], "preds": [10396], "succs": [10680, 11724]}, "11724": {"disasm": ["MOV     R12, #0x7D ; '}'", "LDR     R1, [SP,#0x160+var_148]", "LDR     R2, =0xFC", "MOV     R3, nb", "LDR     R2, [R1,R2]", "MOV     R1, #1", "LDR     R0, [R2]", "LDR     R2, =(aIllegalNbOfVal_1 - 0x2DF8); \"Illegal nb of values %d in read_holding\"...", "STR     R12, [SP,#0x160+var_160]", "ADD     R2, PC, R2; \"Illegal nb of values %d in read_holding\"...", "BL      __fprintf_chk", "B       loc_29B8"], "preds": [11712], "succs": [10680]}, "11772": {"disasm": ["LDR     R3, [ctx,#8]", "CMP     R3, #0", "BEQ     loc_29B8"], "preds": [10300], "succs": [10680, 11784]}, "11784": {"disasm": ["MOV     R12, #0x7D0", "LDR     R1, [SP,#0x160+var_148]", "LDR     R2, =0xFC", "MOV     R3, nb", "LDR     R2, [R1,R2]", "MOV     R1, #1", "LDR     R0, [R2]", "LDR     R2, =(aIllegalNbOfVal_2 - 0x2E34); \"Illegal nb of values %d in read_input_b\"...", "STR     R12, [SP,#0x160+var_160]", "ADD     R2, PC, R2; \"Illegal nb of values %d in read_input_b\"...", "BL      __fprintf_chk", "B       loc_29B8"], "preds": [11772], "succs": [10680]}, "11832": {"disasm": ["LDR     R3, [ctx,#8]", "CMP     R3, #0", "BEQ     loc_29B8"], "preds": [10492], "succs": [10680, 11844]}, "11844": {"disasm": ["MOV     R12, #0x7D ; '}'", "LDR     R1, [SP,#0x160+var_148]", "LDR     R2, =0xFC", "MOV     R3, nb", "LDR     R2, [R1,R2]", "MOV     R1, #1", "LDR     R0, [R2]", "LDR     R2, =(aIllegalNumberO - 0x2E70); \"Illegal number of values %d in read_inp\"...", "STR     R12, [SP,#0x160+var_160]", "ADD     R2, PC, R2; \"Illegal number of values %d in read_inp\"...", "BL      __fprintf_chk", "B       loc_29B8"], "preds": [11832], "succs": [10680]}, "11892": {"disasm": ["LDR     R1, [SP,#0x160+var_148]", "LDR     R3, =0xFC", "LDR     R0, =(aFixmeNotImplem - 0x2E98); \"FIXME Not implemented\\n\"", "LDR     R3, [R1,R3]", "MOV     R2, #0x16; n", "MOV     R1, #1; size", "LDR     R3, [R3]; s", "ADD     R0, PC, R0; \"FIXME Not implemented\\n\"", "BL      fwrite", "B       loc_2A44"], "preds": [10808], "succs": [10820]}, "11932": {"disasm": ["LDR     R3, [SP,#0x160+req_length]", "LDRB    R0, [R11,#3]", "MOV     slave, R3,LSL#1", "LDRB    R3, [R11,#4]", "LDR     R2, [mb_mapping,#0x1C]", "ADD     R3, R3, R0,LSL#8", "STRH    R3, [R2,R9]", "ADD     R7, SP, #0x160+rsp", "LDR     R2, [SP,#0x160+var_144]", "MOV     R1, req", "MOV     R3, #0x104", "MOV     R0, R7", "STR     R2, [SP,#0x160+req_length]", "BL      __memcpy_chk", "LDR     R2, [SP,#0x160+req_length]", "B       loc_27A4"], "preds": [10740], "succs": [10148]}, "11996": {"disasm": ["ADD     R3, offset, #6", "LDR     R1, [SP,#0x160+req_length]; index", "LDR     R0, [mb_mapping,#0x10]; dest", "ADD     R3, req, R3; tab_byte", "BL      j_modbus_set_bits_from_bytes", "B       loc_2CA4"], "preds": [10844], "succs": [11428]}, "12020": {"disasm": ["LDR     R3, [ctx,#0x20]", "ADD     R7, SP, #0x160+rsp", "MOV     R1, R7", "LDR     R3, [R3,#0x18]", "ADD     R0, SP, #0x160+sft", "BLX     R3", "LDR     R1, [SP,#0x160+req_length]", "ADD     R3, R0, #0x138", "MOV     nb, nb,LSL#1", "ADD     R3, SP, R3", "CMP     R1, R5", "STRB    R6, [R3,#-0x108]", "ADD     R2, rsp_length_0, #1", "BGE     loc_27A4"], "preds": [10516], "succs": [10148, 12076]}, "12076": {"disasm": ["LDR     R3, [mb_mapping,#0x18]", "SUB     rsp_length_0, i, #0x80000001", "ADD     R2, R3, R2,LSL#1", "SUB     R3, R3, #2", "ADD     R12, R3, R5,LSL#1", "ADD     R3, R7, R0"], "preds": [12020], "succs": [12100]}, "12100": {"disasm": ["LDRH    R1, [R2,#2]!", "MOV     R1, R1,LSR#8", "STRB    R1, [R3,#1]", "LDRH    R1, [R2]", "CMP     R12, R2", "STRB    R1, [R3,#2]!", "BNE     loc_2F44"], "preds": [12076, 12100], "succs": [12128, 12100]}, "12128": {"disasm": ["LDR     R3, [SP,#0x160+req_length]", "SUB     R5, R5, R3", "ADD     R0, R0, R5,LSL#1", "ADD     R2, R0, #1", "B       loc_27A4"], "preds": [12100, 12420], "succs": [10148]}, "12148": {"disasm": ["LDR     R3, [ctx,#0x20]", "ADD     R7, SP, #0x160+rsp", "MOV     R1, R7", "LDR     R3, [R3,#0x18]", "ADD     R0, SP, #0x160+sft", "BLX     R3", "ANDS    R3, nb, #7", "MOVNE   R3, #1", "LDR     R1, [SP,#0x160+req_length]", "ADD     R2, R0, #0x138", "ADD     R2, SP, R2", "ADD     R3, R3, nb,LSR#3", "CMP     R1, R5", "STRB    R3, [R2,#-0x108]", "LDR     R12, [mb_mapping,#0x10]", "ADD     R2, rsp_length_0, #1", "BGE     loc_27A4"], "preds": [10228], "succs": [10148, 12216]}, "12216": {"disasm": ["MOV     R0, #0", "MOV     R3, R0", "SUB     R1, R1, #1", "ADD     R1, R12, R1", "SUB     R12, R12, #1", "ADD     LR, R12, R5"], "preds": [12148], "succs": [12240]}, "12240": {"disasm": ["LDRB    R12, [R1,#1]!", "CMP     R3, #7", "ORR     R0, R0, R12,LSL R3", "ADDEQ   R3, R2, #0x138", "ADDEQ   R3, SP, R3", "STRBEQ  R0, [R3,#-0x108]", "MOVEQ   R0, #0", "ADDEQ   R2, R2, #1", "MOVEQ   R3, R0", "ADDNE   R3, R3, #1", "CMP     LR, R1", "BNE     loc_2FD0"], "preds": [12216, 12240], "succs": [12288, 12240]}, "12288": {"disasm": ["CMP     R3, #0", "ADDNE   R3, R2, #0x138", "ADDNE   R3, SP, R3", "STRBNE  R0, [R3,#-0x108]", "ADDNE   R2, R2, #1", "B       loc_27A4"], "preds": [12240, 12564], "succs": [10148]}, "12312": {"disasm": ["LDR     R3, [ctx,#0x20]", "ADD     R7, SP, #0x160+rsp", "MOV     R1, R7", "LDR     R3, [R3,#0x18]", "ADD     R0, SP, #0x160+sft", "BLX     R3", "LDR     R1, [SP,#0x160+req_length]", "ADD     R3, R0, #0x138", "MOV     nb, nb,LSL#1", "ADD     R3, SP, R3", "CMP     R1, R5", "STRB    R6, [R3,#-0x108]", "ADD     R2, rsp_length_0, #1", "BGE     loc_27A4"], "preds": [10420], "succs": [10148, 12368]}, "12368": {"disasm": ["LDR     R3, [mb_mapping,#0x1C]", "SUB     rsp_length_0, i, #0x80000001", "ADD     R2, R3, R2,LSL#1", "SUB     R3, R3, #2", "ADD     R12, R3, R5,LSL#1", "ADD     R3, R7, R0"], "preds": [12312], "succs": [12392]}, "12392": {"disasm": ["LDRH    R1, [R2,#2]!", "MOV     R1, R1,LSR#8", "STRB    R1, [R3,#1]", "LDRH    R1, [R2]", "CMP     R12, R2", "STRB    R1, [R3,#2]!", "BNE     loc_3068"], "preds": [12368, 12392], "succs": [12420, 12392]}, "12420": {"disasm": ["B       loc_2F60"], "preds": [12392], "succs": [12128]}, "12424": {"disasm": ["LDR     R3, [ctx,#0x20]", "ADD     R7, SP, #0x160+rsp", "MOV     R1, R7", "LDR     R3, [R3,#0x18]", "ADD     R0, SP, #0x160+sft", "BLX     R3", "ANDS    R3, nb, #7", "MOVNE   R3, #1", "LDR     R1, [SP,#0x160+req_length]", "ADD     R2, R0, #0x138", "ADD     R2, SP, R2", "ADD     R3, R3, nb,LSR#3", "CMP     R1, R5", "STRB    R3, [R2,#-0x108]", "LDR     R12, [mb_mapping,#0x14]", "ADD     R2, rsp_length_0, #1", "BGE     loc_27A4"], "preds": [10324], "succs": [10148, 12492]}, "12492": {"disasm": ["MOV     R0, #0", "MOV     R3, R0", "SUB     R1, R1, #1", "ADD     R1, R12, R1", "SUB     R12, R12, #1", "ADD     LR, R12, R5"], "preds": [12424], "succs": [12516]}, "12516": {"disasm": ["LDRB    R12, [R1,#1]!", "CMP     R3, #7", "ORR     R0, R0, R12,LSL R3", "ADDEQ   R3, R2, #0x138", "ADDEQ   R3, SP, R3", "STRBEQ  R0, [R3,#-0x108]", "MOVEQ   R0, #0", "ADDEQ   R2, R2, #1", "MOVEQ   R3, R0", "ADDNE   R3, R3, #1", "CMP     LR, R1", "BNE     loc_30E4"], "preds": [12492, 12516], "succs": [12564, 12516]}, "12564": {"disasm": ["B       loc_3000"], "preds": [12516], "succs": [12288]}, "12568": {"disasm": ["LDR     R1, [SP,#0x160+var_148]", "LDR     R2, =0xFC", "LDR     R0, [R1,R2]", "LDR     R2, =(aIllegalDataAdd_7 - 0x3134); \"Illegal data address %0X in write_bits\"...", "MOV     R1, #1", "ADD     R2, PC, R2; \"Illegal data address %0X in write_bits\"...", "LDR     R0, [R0]", "BL      __fprintf_chk", "B       loc_2A88"], "preds": [10876], "succs": [10888]}, "12604": {"disasm": ["SUBS    R2, data, #0", "MOVNE   R2, #1", "LDR     R12, [mb_mapping,#0x10]", "ADD     R7, SP, #0x160+rsp", "STRB    R2, [R12,R5,LSR#16]", "LDR     R2, [SP,#0x160+var_144]", "MOV     R1, req", "MOV     data, #0x104", "MOV     R0, R7", "STR     R2, [SP,#0x160+req_length]", "BL      __memcpy_chk", "LDR     R2, [SP,#0x160+req_length]", "B       loc_27A4"], "preds": [10604], "succs": [10148]}, "12656": {"disasm": ["LDR     R2, [ctx,#8]", "CMP     R2, #0", "BEQ     loc_2A88"], "preds": [11096, 11128], "succs": [10888, 12668]}, "12668": {"disasm": ["LDR     LR, [SP,#0x160+var_148]", "LDR     R12, =0xFC", "ADD     R0, R6, nb_write", "LDR     R12, [LR,R12]", "LDR     R2, =(aIllegalDataRea - 0x31A8); \"Illegal data read address %0X or write \"...", "STR     R0, [SP,#0x160+var_160]", "MOV     nb_write, R10", "MOV     R1, #1", "LDR     R0, [R12]", "ADD     R2, PC, R2; \"Illegal data read address %0X or write \"...", "BL      __fprintf_chk", "B       loc_2A88"], "preds": [12656], "succs": [10888]}, "12716": {"disasm": ["BL      __stack_chk_fail"], "preds": [10160], "succs": []}}}