$date
	Sat Oct 22 21:35:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#810348
b11110 !
1"
#810350
b11110 &
b11110 %
1$
#810351
0"
#810354
b1111 &
b1111 %
#810358
b101110 &
b101110 %
#810362
b10111 &
b10111 %
#810366
b1000110 &
b1000110 %
#810370
b100011 &
b100011 %
#810374
b1101010 &
b1101010 %
#810378
b110101 &
b110101 %
#810382
b10100000 &
b10100000 %
#810386
b1010000 &
b1010000 %
#810390
b101000 &
b101000 %
#810394
b10100 &
b10100 %
#810398
b1010 &
b1010 %
#810402
b101 &
b101 %
#810406
b10000 &
b10000 %
#810410
b1000 &
b1000 %
#810414
b100 &
b100 %
#810418
b10 &
b10 %
#810422
b1 &
1#
b1 %
#810426
b0 &
b0 %
0#
0$
#1860935
b100 !
1"
#1860938
b100 &
b100 %
1$
#1860939
0"
#1860942
b10 &
b10 %
#1860946
b1 &
b1 %
1#
#1860950
b0 &
0#
b0 %
0$
#2867673
b1000 !
1"
#2867674
b1000 &
b1000 %
1$
#2867675
0"
#2867678
b100 &
b100 %
#2867682
b10 &
b10 %
#2867686
b1 &
1#
b1 %
#2867690
b0 &
b0 %
0#
0$
#4500012
