git clone --depth 1 --no-tags https://github.com/erseverson2/IC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215119536
git clone --depth 1 --no-tags https://github.com/BrandonMFong/MultiCycleProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215198985
git clone --depth 1 --no-tags https://github.com/tgfisher4/Minesweeper-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213238591
git clone --depth 1 --no-tags https://github.com/kamaboko123/verilog-training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212342024
git clone --depth 1 --no-tags https://github.com/vetlemt/DIC_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211118944
git clone --depth 1 --no-tags https://github.com/alex-baker-j/Snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212420899
git clone --depth 1 --no-tags https://github.com/PedramBabakhani/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216803232
git clone --depth 1 --no-tags https://github.com/Viniciuspsc/CPU-MIPS-RISC-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216275871
git clone --depth 1 --no-tags https://github.com/Pronio/Arcade-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216441569
git clone --depth 1 --no-tags https://github.com/palzhj/uFCv2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216975827
git clone --depth 1 --no-tags https://github.com/TitanGuardian/cmc_CDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217515989
git clone --depth 1 --no-tags https://github.com/PrajwalShenoy/Final-Year-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217516012
git clone --depth 1 --no-tags https://github.com/bikramjitnarwal/Verilog-Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210992790
git clone --depth 1 --no-tags https://github.com/Diogoalmeida96/SEC_85259.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210447129
git clone --depth 1 --no-tags https://github.com/JasonMillette/ECE473.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210686907
git clone --depth 1 --no-tags https://github.com/jopheno/JophArch-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210615614
git clone --depth 1 --no-tags https://github.com/eliasvolonakis/Verilog-Piano-Tiles-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210733421
git clone --depth 1 --no-tags https://github.com/Agronault/VerilogProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210879802
git clone --depth 1 --no-tags https://github.com/psvkushal/EE2003_comporg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211900853
git clone --depth 1 --no-tags https://github.com/taller-de-diseno-de-sistemas-digitales/Laboratoriio-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211909068
git clone --depth 1 --no-tags https://github.com/mfHarrison/CSIS220Tutorials.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217905367
git clone --depth 1 --no-tags https://github.com/mrgucci1/systemsynth-BCDcounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214015871
git clone --depth 1 --no-tags https://github.com/i1i1/erric_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213947378
git clone --depth 1 --no-tags https://github.com/starUnvs/mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214995020
git clone --depth 1 --no-tags https://github.com/sshubhi/Project-ISA_on_SingleCycleProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215005233
git clone --depth 1 --no-tags https://github.com/Djawad-mdallahmari/TelemetreHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214499211
git clone --depth 1 --no-tags https://github.com/HexDefenders/Application.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216428436
git clone --depth 1 --no-tags https://github.com/minam-git/led_blink.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216585717
git clone --depth 1 --no-tags https://github.com/GuoxinYin/ve270-introduction-to-logic-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212204107
git clone --depth 1 --no-tags https://github.com/AJ-RR/Traffic-Light-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216207656
git clone --depth 1 --no-tags https://github.com/mishpro/fpga_edu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217697217
git clone --depth 1 --no-tags https://github.com/Cristianlopez0718/Pong-in-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217894615
git clone --depth 1 --no-tags https://github.com/wthbea/CECS301.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212673547
git clone --depth 1 --no-tags https://github.com/derakhshani4476/Traffic-Light-Vrilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212358920
git clone --depth 1 --no-tags https://github.com/David-Durst/Vivado2015_4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214558501
git clone --depth 1 --no-tags https://github.com/sandyscoloski/Altera-DE0-VGA-example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212239163
git clone --depth 1 --no-tags https://github.com/gustcar/verilog-exercises.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212402462
git clone --depth 1 --no-tags https://github.com/PRC010101/cbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213266168
git clone --depth 1 --no-tags https://github.com/aniketphatak09/4-way-traffic-control-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213321149
git clone --depth 1 --no-tags https://github.com/yuyun-haha/VLSI_LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212953707
git clone --depth 1 --no-tags https://github.com/shirch/EntropyFilterHistogram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213473956
git clone --depth 1 --no-tags https://github.com/BrandonMFong/SingleCycleProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214759367
git clone --depth 1 --no-tags https://github.com/feathertw/MazuV-debug-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211068411
git clone --depth 1 --no-tags https://github.com/chi-fan/RISC_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211094396
git clone --depth 1 --no-tags https://github.com/MayBMore/Practice02.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210318446
git clone --depth 1 --no-tags https://github.com/MayBMore/Practice03.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211843037
git clone --depth 1 --no-tags https://github.com/fsaulo/elevator_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212020337
git clone --depth 1 --no-tags https://github.com/davidodidi/ParityChecker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210741431
git clone --depth 1 --no-tags https://github.com/petergust/axi2wb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217118362
git clone --depth 1 --no-tags https://github.com/alsementsov/FishCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215991791
git clone --depth 1 --no-tags https://github.com/AlessandroRomeo/isa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216756991
git clone --depth 1 --no-tags https://github.com/CEFETTA/Tomasulo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216691435
git clone --depth 1 --no-tags https://github.com/The-OpenROAD-Project/OpenROAD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218110222
git clone --depth 1 --no-tags https://github.com/YosysHQ/apicula.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223360084
git clone --depth 1 --no-tags https://github.com/lvd2/ay-3-8910_reverse_engineered.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222323004
git clone --depth 1 --no-tags https://github.com/chipsalliance/yosys-f4pga-plugins.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220229160
git clone --depth 1 --no-tags https://github.com/OpenCAPI/oc-accel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218463548
git clone --depth 1 --no-tags https://github.com/VenciFreeman/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224599481
git clone --depth 1 --no-tags https://github.com/UofT-HPRC/fpga-bpf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219316867
git clone --depth 1 --no-tags https://github.com/olofk/observer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219863770
git clone --depth 1 --no-tags https://github.com/seonskim/verilog_axi-interconnect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220644056
git clone --depth 1 --no-tags https://github.com/tomverbeure/cisco-hwic-3g-cdma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220711656
git clone --depth 1 --no-tags https://github.com/hexagon5un/hackaday_supercon_2019_logic_noise_FPGA_workshop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221964751
git clone --depth 1 --no-tags https://github.com/WayneGong/Image_Rotate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223690331
git clone --depth 1 --no-tags https://github.com/hibagus/64pointFFTProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222812191
git clone --depth 1 --no-tags https://github.com/uec-hanken/tee-hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220983214
git clone --depth 1 --no-tags https://github.com/Pipepw/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219322170
git clone --depth 1 --no-tags https://github.com/yuezhao1/ANLU_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223663390
git clone --depth 1 --no-tags https://github.com/lawrie/saxonsoc-ulx3s-bin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222993233
git clone --depth 1 --no-tags https://github.com/Grazfather/glitcher.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220684300
git clone --depth 1 --no-tags https://github.com/vmarribas/VerMFi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218735039
git clone --depth 1 --no-tags https://github.com/fuzhidai/CPU-Design-Based-on-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224949911
git clone --depth 1 --no-tags https://github.com/wu-qing-157/RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221175306
git clone --depth 1 --no-tags https://github.com/Muhazam-Mustapha/SqrtCORDIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220149009
git clone --depth 1 --no-tags https://github.com/uXeBoy/Arduboy_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222848995
git clone --depth 1 --no-tags https://github.com/cla7aye15I4nd/trivial-riscv-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222395143
git clone --depth 1 --no-tags https://github.com/vasanthkumar18/Cache-Compression.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223739703
git clone --depth 1 --no-tags https://github.com/ghuaerm/FPGA_piano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223301106
git clone --depth 1 --no-tags https://github.com/Deskearth/BUTP_FPGA_Course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222253335
git clone --depth 1 --no-tags https://github.com/t123yh/MIPSCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224138991
git clone --depth 1 --no-tags https://github.com/Rigoaguia/i2c_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218830052
git clone --depth 1 --no-tags https://github.com/Divyansh03/FIR-Filter-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222208131
git clone --depth 1 --no-tags https://github.com/linuxhuskarl/keccak-asic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219828791
git clone --depth 1 --no-tags https://github.com/mattvenn/intro-formal-videos-resources.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/218732049
git clone --depth 1 --no-tags https://github.com/dominic-meads/SPI-master-for-MCP3202-ADC-and-MCP4822-DAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222367055
git clone --depth 1 --no-tags https://github.com/yeatsec/izhikevich-graph-accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223011970
git clone --depth 1 --no-tags https://github.com/JAnanthakrishnan/512-Bit-AES-Encryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223861963
git clone --depth 1 --no-tags https://github.com/aakashvenky/ECG-signal-processing-using-ModelSim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220403543
git clone --depth 1 --no-tags https://github.com/MrX-8B/MiSTer-Lightweight-Framework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220704653
git clone --depth 1 --no-tags https://github.com/Forth-Generation/microForth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219358111
git clone --depth 1 --no-tags https://github.com/p4r4xor/Montgomery1024.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224372363
git clone --depth 1 --no-tags https://github.com/yyNoBug/RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223203016
git clone --depth 1 --no-tags https://github.com/SamWibatt/FPGA_AI_SRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221027180
git clone --depth 1 --no-tags https://github.com/dominic-meads/SPWM-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/222366655
git clone --depth 1 --no-tags https://github.com/dpiegdon/verilog-can.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/219410675
git clone --depth 1 --no-tags https://github.com/pumpkinstay/cache_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220480010
git clone --depth 1 --no-tags https://github.com/Ahmadreza-SY/arm-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221287965
git clone --depth 1 --no-tags https://github.com/shushm/PDSVM-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221378997
