$date
	Wed Oct 26 23:37:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module DFF_tb $end
$var wire 8 ! q [7:0] $end
$var parameter 32 " N $end
$var parameter 32 # w $end
$var reg 3 $ Wr_addr [2:0] $end
$var reg 1 % clk $end
$var reg 8 & d [7:0] $end
$var reg 3 ' read_addr [2:0] $end
$var reg 1 ( wen $end
$scope module uut $end
$var wire 2 ) Wr_addr [1:0] $end
$var wire 1 % clk $end
$var wire 8 * d [7:0] $end
$var wire 2 + read_addr [1:0] $end
$var wire 1 ( wen $end
$var parameter 32 , N $end
$var parameter 32 - w $end
$var reg 8 . q [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 -
b1000 ,
b11 #
b1000 "
$end
#0
$dumpvars
bx .
b1 +
b1111 *
b1 )
1(
b1 '
b1111 &
0%
b1 $
bx !
$end
#20000
b1111 !
b1111 .
1%
#40000
b110011 &
b110011 *
b11 )
0%
b11 $
#60000
1%
#80000
b1110000 &
b1110000 *
b110011 !
b110011 .
b11 +
0%
b11 '
#100000
1%
#120000
b1110000 !
b1110000 .
0%
