#FIG 3.2
Landscape
Center
Inches
Letter  
100.00
Single
-2
1200 2
2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5
	 2700 1800 3600 1800 3600 2400 2700 2400 2700 1800
2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5
	 4200 1800 5100 1800 5100 2400 4200 2400 4200 1800
2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5
	 600 1500 2100 1500 2100 2700 600 2700 600 1500
2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5
	 5400 1725 6225 1725 6225 2550 5400 2550 5400 1725
2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5
	 6750 1500 7950 1500 7950 2700 6750 2700 6750 1500
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 2
	 3600 2100 4200 2100
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 2
	 5100 2100 5400 2100
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 2
	 6225 2100 6750 2100
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 2
	 2100 2100 2700 2100
2 4 2 1 0 7 50 -1 -1 3.000 0 0 7 0 0 5
	 450 1200 3750 1200 3750 3000 450 3000 450 1200
2 4 2 1 0 7 50 -1 -1 3.000 0 0 7 0 0 5
	 8175 1200 4125 1200 4125 3000 8175 3000 8175 1200
4 0 0 50 -1 0 12 0.0000 4 180 1185 750 2250 running on CPU\001
4 0 0 50 -1 0 12 0.0000 4 180 1245 750 2025 Haskell program\001
4 0 0 50 -1 0 12 0.0000 4 135 840 2775 2100 C interface\001
4 0 0 50 -1 0 12 0.0000 4 135 690 4350 2025 Interface\001
4 0 0 50 -1 0 12 0.0000 4 135 510 4425 2250 Circuit\001
4 0 0 50 -1 0 12 0.0000 4 180 870 6900 2025 Application\001
4 0 0 50 -1 0 12 0.0000 4 135 510 7050 2325 Circuit\001
4 0 0 50 -1 0 12 0.0000 4 180 645 5550 1950 Register\001
4 0 0 50 -1 0 12 0.0000 4 135 660 5475 2400 Machine\001
4 0 0 50 -1 0 12 0.0000 4 135 645 5475 2175 Transfer\001
4 0 0 50 -1 0 12 0.0000 4 135 270 2250 2025 FFI\001
4 0 0 50 -1 0 12 0.0000 4 135 1200 1500 3375 Main Processor\001
4 0 0 50 -1 0 12 0.0000 4 135 480 5775 3375 FPGA\001
4 0 0 50 -1 0 12 0.0000 4 135 375 3750 2025 Wire\001
