# shrike_lite_develop

```txt
### Total FPGA resources from current floorplan: ###
                       184 IOBs
                       140 Logic 6-LUT CLBs
                              40 CLBs support RAM/SR

Usage of Logic CLBs is 8.6%.
    Logic-Memory CLB for RAM/Shift-Register is 0.0%.
Usage of LUTs is 6.8%.
    dual-LUTs is 3.6%.
Usage of FF is 5.5%.
    dual-FF is 1.8%.
Usage of IO CLB is 3.8%.
```

---

```txt
Resource            Use  total   Use%
-------------------------------------
CLB LUT5s           65    1120   5.80
FFs                 46
   CLB FFs          41    1120   3.66
   IOB FFs          5     736    0.68
CLBs                12    140    8.57
Tiles               1       1    100.00
RTL Input ports     5
RTL Output ports    5
GPIOs               6       19   31.58
PLLs                0       1    0.00
OSCs                1       1    100.00
4k BRAMs            0       8    0.00
```
