[{"commit":{"message":"Fixes in double rounding intrinsic\n\nUse similar converting mode instead of different.\nChange pipe_class to default and remove effecr on cr.\nIndentation fixes, variables renaming, add more comments."},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"47a7fb2b65371f5443689bc366fd7eb29851a9c8"},{"commit":{"message":"Change fsgnj_d(dst, src, src) to fmv_d(dst, src)"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"}],"sha":"1c43b040c28074f0f197c9a6c75ee3ea224779e2"},{"commit":{"message":"Fix comments style"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"}],"sha":"ba609de3ad8411fb262ce37fd33e716c5b14beea"},{"commit":{"message":"Add missing intrinsic for double rounding\n\nAdd intrinsics for rounding with mode like Math.ceil\/floor\/rint.\nImprove whitespaces from previous pr."},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"fd40e672b6bb03875a26c612caa7cdd7b6b9ed8f"}]