{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "10cda297",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "All tests passed.\n"
     ]
    }
   ],
   "source": [
    "# Define the operations based on provided Verilog code\n",
    "def alu_operation(a, b, opcode):\n",
    "    if opcode == '000':  # Addition\n",
    "        return (a + b) & 0xFFFF  # Ensure 16-bit result\n",
    "    elif opcode == '001':  # Subtraction\n",
    "        return (a - b) & 0xFFFF  # Ensure 16-bit result\n",
    "    elif opcode == '010':  # AND\n",
    "        return a & b\n",
    "    elif opcode == '011':  # OR\n",
    "        return a | b\n",
    "    elif opcode == '100':  # XOR\n",
    "        return a ^ b\n",
    "    elif opcode == '101':  # NOR\n",
    "        return ~(a | b) & 0xFFFF  # Ensure 16-bit result\n",
    "    elif opcode == '110':  # Logical left shift\n",
    "        return (a << 1) & 0xFFFF  # Ensure 16-bit result\n",
    "    elif opcode == '111':  # Logical right shift\n",
    "        return (a >> 1) & 0xFFFF  # Ensure 16-bit result\n",
    "    else:\n",
    "        raise ValueError(f\"Unknown opcode: {opcode}\")\n",
    "\n",
    "# Define the test cases as in the testbench\n",
    "test_cases = [\n",
    "    (0x1234, 0x5678, '000', 0x68ac),  # Addition\n",
    "    (0x5678, 0x1234, '001', 0x4444),  # Subtraction\n",
    "    (0xff00, 0x0f0f, '010', 0x0f00),  # AND\n",
    "    (0xff00, 0x0f0f, '011', 0xff0f),  # OR\n",
    "    (0xff00, 0x0f0f, '100', 0xf00f),  # XOR\n",
    "    (0xff00, 0x0f0f, '101', 0x00f0),  # NOR\n",
    "    (0x1234, 0x0000, '110', 0x2468),  # Logical left shift\n",
    "    (0x1234, 0x0000, '111', 0x091a),  # Logical right shift\n",
    "]\n",
    "\n",
    "# Perform operations and compare results\n",
    "for a, b, opcode, expected_result in test_cases:\n",
    "    result = alu_operation(a, b, opcode)\n",
    "    assert result == expected_result, f\"Test failed for a={hex(a)}, b={hex(b)}, opcode={opcode}. Expected {hex(expected_result)}, but got {hex(result)}.\"\n",
    "\n",
    "print(\"All tests passed.\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "e8ff94c1",
   "metadata": {},
   "outputs": [
    {
     "ename": "IndexError",
     "evalue": "list index out of range",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mIndexError\u001b[0m                                Traceback (most recent call last)",
      "Cell \u001b[0;32mIn[2], line 47\u001b[0m\n\u001b[1;32m     44\u001b[0m     \u001b[38;5;28mprint\u001b[39m(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mAll test cases passed!\u001b[39m\u001b[38;5;124m\"\u001b[39m)\n\u001b[1;32m     46\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m \u001b[38;5;18m__name__\u001b[39m \u001b[38;5;241m==\u001b[39m \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124m__main__\u001b[39m\u001b[38;5;124m\"\u001b[39m:\n\u001b[0;32m---> 47\u001b[0m     main()\n",
      "Cell \u001b[0;32mIn[2], line 33\u001b[0m, in \u001b[0;36mmain\u001b[0;34m()\u001b[0m\n\u001b[1;32m     31\u001b[0m \u001b[38;5;66;03m# Parse the line\u001b[39;00m\n\u001b[1;32m     32\u001b[0m parts \u001b[38;5;241m=\u001b[39m line\u001b[38;5;241m.\u001b[39mstrip()\u001b[38;5;241m.\u001b[39msplit(\u001b[38;5;124m'\u001b[39m\u001b[38;5;124m,\u001b[39m\u001b[38;5;124m'\u001b[39m)\n\u001b[0;32m---> 33\u001b[0m a \u001b[38;5;241m=\u001b[39m \u001b[38;5;28mint\u001b[39m(parts[\u001b[38;5;241m0\u001b[39m]\u001b[38;5;241m.\u001b[39msplit(\u001b[38;5;124m'\u001b[39m\u001b[38;5;124m=\u001b[39m\u001b[38;5;124m'\u001b[39m)[\u001b[38;5;241m1\u001b[39m], \u001b[38;5;241m16\u001b[39m)\n\u001b[1;32m     34\u001b[0m b \u001b[38;5;241m=\u001b[39m \u001b[38;5;28mint\u001b[39m(parts[\u001b[38;5;241m1\u001b[39m]\u001b[38;5;241m.\u001b[39msplit(\u001b[38;5;124m'\u001b[39m\u001b[38;5;124m=\u001b[39m\u001b[38;5;124m'\u001b[39m)[\u001b[38;5;241m1\u001b[39m], \u001b[38;5;241m16\u001b[39m)\n\u001b[1;32m     35\u001b[0m opcode \u001b[38;5;241m=\u001b[39m \u001b[38;5;28mint\u001b[39m(parts[\u001b[38;5;241m2\u001b[39m]\u001b[38;5;241m.\u001b[39msplit(\u001b[38;5;124m'\u001b[39m\u001b[38;5;124m=\u001b[39m\u001b[38;5;124m'\u001b[39m)[\u001b[38;5;241m1\u001b[39m], \u001b[38;5;241m2\u001b[39m)\n",
      "\u001b[0;31mIndexError\u001b[0m: list index out of range"
     ]
    }
   ],
   "source": [
    "def alu(a, b, opcode):\n",
    "    if opcode == 0b000:\n",
    "        return a + b     # Addition\n",
    "    elif opcode == 0b001:\n",
    "        return a - b     # Subtraction\n",
    "    elif opcode == 0b010:\n",
    "        return a & b     # Bitwise AND\n",
    "    elif opcode == 0b011:\n",
    "        return a | b     # Bitwise OR\n",
    "    elif opcode == 0b100:\n",
    "        return a ^ b     # Bitwise XOR\n",
    "    elif opcode == 0b101:\n",
    "        return ~(a | b) & 0xFFFF  # Bitwise NOR\n",
    "    elif opcode == 0b110:\n",
    "        return (a << 1) & 0xFFFF  # Logical left shift\n",
    "    elif opcode == 0b111:\n",
    "        return (a >> 1) & 0xFFFF  # Logical right shift\n",
    "    else:\n",
    "        return 0x0000   # Default: Zero\n",
    "\n",
    "def main():\n",
    "    # Read the input from the text file\n",
    "    with open('/Users/shashankhteli/Downloads/alu_output.txt', 'r') as file:\n",
    "        lines = file.readlines()\n",
    "\n",
    "    # Process each line and perform ALU operations\n",
    "    for line in lines:\n",
    "        if line.startswith('t=') or line.startswith('0a='):\n",
    "            continue  # Skip header and non-data lines\n",
    "\n",
    "        # Parse the line\n",
    "        parts = line.strip().split(',')\n",
    "        a = int(parts[0].split('=')[1], 16)\n",
    "        b = int(parts[1].split('=')[1], 16)\n",
    "        opcode = int(parts[2].split('=')[1], 2)\n",
    "        expected_result = int(parts[3].split('=')[1], 16)\n",
    "\n",
    "        # Perform the ALU operation\n",
    "        result = alu(a, b, opcode)\n",
    "\n",
    "        # Compare the result with the expected result\n",
    "        assert result == expected_result, f\"Error: a={hex(a)}, b={hex(b)}, opcode={bin(opcode)}, expected={hex(expected_result)}, got={hex(result)}\"\n",
    "\n",
    "    print(\"All test cases passed!\")\n",
    "\n",
    "if __name__ == \"__main__\":\n",
    "    main()\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "5987e94b",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Skipping malformed line: start_gui\n",
      "Skipping malformed line: open_project C:/Users/shiva/16bit_alu/16bit_alu.xpr\n",
      "Skipping malformed line: INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/shiva/16bit_alu/16bit_alu.gen/sources_1'.\n",
      "Skipping malformed line: Scanning sources...\n",
      "Skipping malformed line: Finished scanning sources\n",
      "Skipping malformed line: INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "Skipping malformed line: INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "Skipping malformed line: INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/shiva/Downloads/Vivado/2023.2/data/ip'.\n",
      "Skipping malformed line: update_compile_order -fileset sources_1\n",
      "Skipping malformed line: reset_run synth_1\n",
      "Skipping malformed line: INFO: [Project 1-1161] Replacing file C:/Users/shiva/16bit_alu/16bit_alu.srcs/utils_1/imports/synth_1/alu.dcp with file C:/Users/shiva/16bit_alu/16bit_alu.runs/synth_1/alu.dcp\n",
      "Skipping malformed line: launch_runs synth_1 -jobs 2\n",
      "Skipping malformed line: [Thu Jul 11 13:26:33 2024] Launched synth_1...\n",
      "Skipping malformed line: Run output will be captured here: C:/Users/shiva/16bit_alu/16bit_alu.runs/synth_1/runme.log\n",
      "Skipping malformed line: launch_simulation\n",
      "Skipping malformed line: Command: launch_simulation\n",
      "Skipping malformed line: INFO: [Vivado 12-12493] Simulation top is 'testbench'\n",
      "Skipping malformed line: WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)\n",
      "Skipping malformed line: INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shiva/16bit_alu/16bit_alu.sim/sim_1/behav/xsim'\n",
      "Skipping malformed line: INFO: [SIM-utils-51] Simulation object is 'sim_1'\n",
      "Skipping malformed line: INFO: [SIM-utils-72] Using boost library from 'C:/Users/shiva/Downloads/Vivado/2023.2/tps/boost_1_72_0'\n",
      "Skipping malformed line: INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...\n",
      "Skipping malformed line: INFO: [USF-XSim-97] Finding global include files...\n",
      "Skipping malformed line: INFO: [USF-XSim-98] Fetching design files from 'sim_1'...\n",
      "Skipping malformed line: INFO: [USF-XSim-2] XSim::Compile design\n",
      "Skipping malformed line: INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shiva/16bit_alu/16bit_alu.sim/sim_1/behav/xsim'\n",
      "Skipping malformed line: \"xvlog --incr --relax -prj testbench_vlog.prj\"\n",
      "Skipping malformed line: INFO: [USF-XSim-69] 'compile' step finished in '3' seconds\n",
      "Skipping malformed line: INFO: [USF-XSim-3] XSim::Elaborate design\n",
      "Skipping malformed line: INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shiva/16bit_alu/16bit_alu.sim/sim_1/behav/xsim'\n",
      "Skipping malformed line: \"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log\"\n",
      "Skipping malformed line: Vivado Simulator v2023.2\n",
      "Skipping malformed line: Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "Skipping malformed line: Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.\n",
      "Skipping malformed line: Running: C:/Users/shiva/Downloads/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log\n",
      "Skipping malformed line: Using 2 slave threads.\n",
      "Skipping malformed line: Starting static elaboration\n",
      "Skipping malformed line: Pass Through NonSizing Optimizer\n",
      "Skipping malformed line: Completed static elaboration\n",
      "Skipping malformed line: INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel\n",
      "Skipping malformed line: INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds\n",
      "Skipping malformed line: INFO: [USF-XSim-4] XSim::Simulate design\n",
      "Skipping malformed line: INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shiva/16bit_alu/16bit_alu.sim/sim_1/behav/xsim'\n",
      "Skipping malformed line: INFO: [USF-XSim-98] *** Running xsim\n",
      "Skipping malformed line: with args \"testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/shiva/Desktop/testbench_behav.wcfg} -log {simulate.log}\"\n",
      "Skipping malformed line: INFO: [USF-XSim-8] Loading simulator feature\n",
      "Skipping malformed line: Time resolution is 1 ps\n",
      "Skipping malformed line: open_wave_config C:/Users/shiva/Desktop/testbench_behav.wcfg\n",
      "Skipping malformed line: source testbench.tcl\n",
      "Skipping malformed line: # set curr_wave [current_wave_config]\n",
      "Skipping malformed line: # if { [string length $curr_wave] == 0 } {\n",
      "Skipping malformed line: #   if { [llength [get_objects]] > 0} {\n",
      "Skipping malformed line: #     add_wave /\n",
      "Skipping malformed line: #     set_property needs_save false [current_wave_config]\n",
      "Skipping malformed line: #   } else {\n",
      "Skipping malformed line: #      send_msg_id Add_Wave-1 WARNING \"No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.\"\n",
      "Skipping malformed line: #   }\n",
      "Skipping malformed line: # }\n",
      "Skipping malformed line: # run 1000ns\n",
      "Skipping malformed line: $finish called at time : 80 ns : File \"C:/Users/shiva/16bit_alu/16bit_alu.srcs/sim_1/new/testbench.v\" Line 56\n",
      "Skipping malformed line: INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.\n",
      "Skipping malformed line: INFO: [USF-XSim-97] XSim simulation ran for 1000ns\n",
      "Skipping malformed line: launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1447.508 ; gain = 31.246\n",
      "Skipping malformed line: save_wave_config {C:/Users/shiva/Desktop/testbench_behav.wcfg}\n",
      "Skipping malformed line: save_wave_config {C:/Users/shiva/Desktop/testbench_behav.wcfg}\n",
      "Skipping malformed line: save_wave_config {C:/Users/shiva/Desktop/testbench_behav.wcfg}\n",
      "Skipping malformed line: save_wave_config {C:/Users/shiva/Desktop/testbench_behav.wcfg}\n",
      "Skipping malformed line: save_wave_config {C:/Users/shiva/Desktop/testbench_behav.wcfg}\n",
      "Skipping malformed line: save_wave_config {C:/Users/shiva/Desktop/testbench_behav.wcfg}\n",
      "Skipping malformed line: save_wave_config {C:/Users/shiva/Desktop/testbench_behav.wcfg}\n",
      "Skipping malformed line: ERROR: [Common 17-180] Spawn failed: No error\n",
      "Skipping malformed line: save_wave_config {C:/Users/shiva/Desktop/testbench_behav.wcfg}\n",
      "Skipping malformed line: WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. \"On-the-fly\" syntax checking information may be incorrect. [C:\\Users\\shiva\\16bit_alu\\16bit_alu.srcs\\sources_1\\new\\alu.v:]\n",
      "Skipping malformed line: WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. \"On-the-fly\" syntax checking information may be incorrect. [C:\\Users\\shiva\\16bit_alu\\16bit_alu.srcs\\sim_1\\new\\testbench.v:]\n",
      "Skipping malformed line: save_wave_config {C:/Users/shiva/Desktop/testbench_behav.wcfg}\n",
      "Skipping malformed line: ERROR: [Common 17-180] Spawn failed: No error\n",
      "Skipping malformed line: save_wave_config {C:/Users/shiva/Desktop/testbench_behav.wcfg}\n",
      "Skipping malformed line: save_wave_config {C:/Users/shiva/Desktop/testbench_behav.wcfg}\n",
      "All test cases passed!\n"
     ]
    }
   ],
   "source": [
    "def alu(a, b, opcode):\n",
    "    if opcode == 0b000:\n",
    "        return a + b     # Addition\n",
    "    elif opcode == 0b001:\n",
    "        return a - b     # Subtraction\n",
    "    elif opcode == 0b010:\n",
    "        return a & b     # Bitwise AND\n",
    "    elif opcode == 0b011:\n",
    "        return a | b     # Bitwise OR\n",
    "    elif opcode == 0b100:\n",
    "        return a ^ b     # Bitwise XOR\n",
    "    elif opcode == 0b101:\n",
    "        return ~(a | b) & 0xFFFF  # Bitwise NOR\n",
    "    elif opcode == 0b110:\n",
    "        return (a << 1) & 0xFFFF  # Logical left shift\n",
    "    elif opcode == 0b111:\n",
    "        return (a >> 1) & 0xFFFF  # Logical right shift\n",
    "    else:\n",
    "        return 0x0000   # Default: Zero\n",
    "\n",
    "def main():\n",
    "    # Read the input from the text file\n",
    "    with open('/Users/shashankhteli/Downloads/alu_output.txt', 'r') as file:\n",
    "        lines = file.readlines()\n",
    "\n",
    "    # Process each line and perform ALU operations\n",
    "    for line in lines:\n",
    "        # Skip header and non-data lines\n",
    "        if line.startswith('t=') or line.startswith('0a='):\n",
    "            continue  \n",
    "\n",
    "        # Parse the line\n",
    "        parts = line.strip().split(',')\n",
    "        if len(parts) < 4:\n",
    "            print(f\"Skipping malformed line: {line.strip()}\")\n",
    "            continue\n",
    "        \n",
    "        try:\n",
    "            a = int(parts[0].split('=')[1], 16)\n",
    "            b = int(parts[1].split('=')[1], 16)\n",
    "            opcode = int(parts[2].split('=')[1], 2)\n",
    "            expected_result = int(parts[3].split('=')[1], 16)\n",
    "        except (IndexError, ValueError) as e:\n",
    "            print(f\"Error parsing line: {line.strip()} - {e}\")\n",
    "            continue\n",
    "\n",
    "        # Perform the ALU operation\n",
    "        result = alu(a, b, opcode)\n",
    "\n",
    "        # Compare the result with the expected result\n",
    "        assert result == expected_result, f\"Error: a={hex(a)}, b={hex(b)}, opcode={bin(opcode)}, expected={hex(expected_result)}, got={hex(result)}\"\n",
    "\n",
    "    print(\"All test cases passed!\")\n",
    "\n",
    "if __name__ == \"__main__\":\n",
    "    main()\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "8cd161fc",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Skipping malformed line: start_gui\n",
      "Skipping malformed line: open_project C:/Users/shiva/16bit_alu/16bit_alu.xpr\n",
      "Skipping malformed line: INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/shiva/16bit_alu/16bit_alu.gen/sources_1'.\n",
      "Skipping malformed line: Scanning sources...\n",
      "Skipping malformed line: Finished scanning sources\n",
      "Skipping malformed line: INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "Skipping malformed line: INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "Skipping malformed line: INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/shiva/Downloads/Vivado/2023.2/data/ip'.\n",
      "Skipping malformed line: update_compile_order -fileset sources_1\n",
      "Skipping malformed line: reset_run synth_1\n",
      "Skipping malformed line: INFO: [Project 1-1161] Replacing file C:/Users/shiva/16bit_alu/16bit_alu.srcs/utils_1/imports/synth_1/alu.dcp with file C:/Users/shiva/16bit_alu/16bit_alu.runs/synth_1/alu.dcp\n",
      "Skipping malformed line: launch_runs synth_1 -jobs 2\n",
      "Skipping malformed line: [Thu Jul 11 13:26:33 2024] Launched synth_1...\n",
      "Skipping malformed line: Run output will be captured here: C:/Users/shiva/16bit_alu/16bit_alu.runs/synth_1/runme.log\n",
      "Skipping malformed line: launch_simulation\n",
      "Skipping malformed line: Command: launch_simulation\n",
      "Skipping malformed line: INFO: [Vivado 12-12493] Simulation top is 'testbench'\n",
      "Skipping malformed line: WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)\n",
      "Skipping malformed line: INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shiva/16bit_alu/16bit_alu.sim/sim_1/behav/xsim'\n",
      "Skipping malformed line: INFO: [SIM-utils-51] Simulation object is 'sim_1'\n",
      "Skipping malformed line: INFO: [SIM-utils-72] Using boost library from 'C:/Users/shiva/Downloads/Vivado/2023.2/tps/boost_1_72_0'\n",
      "Skipping malformed line: INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...\n",
      "Skipping malformed line: INFO: [USF-XSim-97] Finding global include files...\n",
      "Skipping malformed line: INFO: [USF-XSim-98] Fetching design files from 'sim_1'...\n",
      "Skipping malformed line: INFO: [USF-XSim-2] XSim::Compile design\n",
      "Skipping malformed line: INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shiva/16bit_alu/16bit_alu.sim/sim_1/behav/xsim'\n",
      "Skipping malformed line: \"xvlog --incr --relax -prj testbench_vlog.prj\"\n",
      "Skipping malformed line: INFO: [USF-XSim-69] 'compile' step finished in '3' seconds\n",
      "Skipping malformed line: INFO: [USF-XSim-3] XSim::Elaborate design\n",
      "Skipping malformed line: INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shiva/16bit_alu/16bit_alu.sim/sim_1/behav/xsim'\n",
      "Skipping malformed line: \"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log\"\n",
      "Skipping malformed line: Vivado Simulator v2023.2\n",
      "Skipping malformed line: Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "Skipping malformed line: Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.\n",
      "Skipping malformed line: Running: C:/Users/shiva/Downloads/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log\n",
      "Skipping malformed line: Using 2 slave threads.\n",
      "Skipping malformed line: Starting static elaboration\n",
      "Skipping malformed line: Pass Through NonSizing Optimizer\n",
      "Skipping malformed line: Completed static elaboration\n",
      "Skipping malformed line: INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel\n",
      "Skipping malformed line: INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds\n",
      "Skipping malformed line: INFO: [USF-XSim-4] XSim::Simulate design\n",
      "Skipping malformed line: INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shiva/16bit_alu/16bit_alu.sim/sim_1/behav/xsim'\n",
      "Skipping malformed line: INFO: [USF-XSim-98] *** Running xsim\n",
      "Skipping malformed line: with args \"testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/shiva/Desktop/testbench_behav.wcfg} -log {simulate.log}\"\n",
      "Skipping malformed line: INFO: [USF-XSim-8] Loading simulator feature\n",
      "Skipping malformed line: Time resolution is 1 ps\n",
      "Skipping malformed line: open_wave_config C:/Users/shiva/Desktop/testbench_behav.wcfg\n",
      "Skipping malformed line: source testbench.tcl\n",
      "Skipping malformed line: # set curr_wave [current_wave_config]\n",
      "Skipping malformed line: # if { [string length $curr_wave] == 0 } {\n",
      "Skipping malformed line: #   if { [llength [get_objects]] > 0} {\n",
      "Skipping malformed line: #     add_wave /\n",
      "Skipping malformed line: #     set_property needs_save false [current_wave_config]\n",
      "Skipping malformed line: #   } else {\n",
      "Skipping malformed line: #      send_msg_id Add_Wave-1 WARNING \"No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.\"\n",
      "Skipping malformed line: #   }\n",
      "Skipping malformed line: # }\n",
      "Skipping malformed line: # run 1000ns\n",
      "a=0x1234, b=0x5678, opcode=0b0, expected=0x68ac, got=0x68ac\n",
      "a=0x5678, b=0x1234, opcode=0b1, expected=0x4444, got=0x4444\n",
      "a=0xff00, b=0xf0f, opcode=0b10, expected=0xf00, got=0xf00\n",
      "a=0xff00, b=0xf0f, opcode=0b11, expected=0xff0f, got=0xff0f\n",
      "a=0xff00, b=0xf0f, opcode=0b100, expected=0xf00f, got=0xf00f\n",
      "a=0xff00, b=0xf0f, opcode=0b101, expected=0xf0, got=0xf0\n",
      "a=0x1234, b=0x0, opcode=0b110, expected=0x2468, got=0x2468\n",
      "a=0x1234, b=0x0, opcode=0b111, expected=0x91a, got=0x91a\n",
      "Skipping malformed line: $finish called at time : 80 ns : File \"C:/Users/shiva/16bit_alu/16bit_alu.srcs/sim_1/new/testbench.v\" Line 56\n",
      "Skipping malformed line: INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.\n",
      "Skipping malformed line: INFO: [USF-XSim-97] XSim simulation ran for 1000ns\n",
      "Skipping malformed line: launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1447.508 ; gain = 31.246\n",
      "Skipping malformed line: save_wave_config {C:/Users/shiva/Desktop/testbench_behav.wcfg}\n",
      "Skipping malformed line: save_wave_config {C:/Users/shiva/Desktop/testbench_behav.wcfg}\n",
      "Skipping malformed line: save_wave_config {C:/Users/shiva/Desktop/testbench_behav.wcfg}\n",
      "Skipping malformed line: save_wave_config {C:/Users/shiva/Desktop/testbench_behav.wcfg}\n",
      "Skipping malformed line: save_wave_config {C:/Users/shiva/Desktop/testbench_behav.wcfg}\n",
      "Skipping malformed line: save_wave_config {C:/Users/shiva/Desktop/testbench_behav.wcfg}\n",
      "Skipping malformed line: save_wave_config {C:/Users/shiva/Desktop/testbench_behav.wcfg}\n",
      "Skipping malformed line: ERROR: [Common 17-180] Spawn failed: No error\n",
      "Skipping malformed line: save_wave_config {C:/Users/shiva/Desktop/testbench_behav.wcfg}\n",
      "Skipping malformed line: WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. \"On-the-fly\" syntax checking information may be incorrect. [C:\\Users\\shiva\\16bit_alu\\16bit_alu.srcs\\sources_1\\new\\alu.v:]\n",
      "Skipping malformed line: WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. \"On-the-fly\" syntax checking information may be incorrect. [C:\\Users\\shiva\\16bit_alu\\16bit_alu.srcs\\sim_1\\new\\testbench.v:]\n",
      "Skipping malformed line: save_wave_config {C:/Users/shiva/Desktop/testbench_behav.wcfg}\n",
      "Skipping malformed line: ERROR: [Common 17-180] Spawn failed: No error\n",
      "Skipping malformed line: save_wave_config {C:/Users/shiva/Desktop/testbench_behav.wcfg}\n",
      "Skipping malformed line: save_wave_config {C:/Users/shiva/Desktop/testbench_behav.wcfg}\n",
      "All test cases passed!\n"
     ]
    }
   ],
   "source": [
    "def alu(a, b, opcode):\n",
    "    if opcode == 0b000:\n",
    "        return a + b     # Addition\n",
    "    elif opcode == 0b001:\n",
    "        return a - b     # Subtraction\n",
    "    elif opcode == 0b010:\n",
    "        return a & b     # Bitwise AND\n",
    "    elif opcode == 0b011:\n",
    "        return a | b     # Bitwise OR\n",
    "    elif opcode == 0b100:\n",
    "        return a ^ b     # Bitwise XOR\n",
    "    elif opcode == 0b101:\n",
    "        return ~(a | b) & 0xFFFF  # Bitwise NOR\n",
    "    elif opcode == 0b110:\n",
    "        return (a << 1) & 0xFFFF  # Logical left shift\n",
    "    elif opcode == 0b111:\n",
    "        return (a >> 1) & 0xFFFF  # Logical right shift\n",
    "    else:\n",
    "        return 0x0000   # Default: Zero\n",
    "\n",
    "def main():\n",
    "    # Read the input from the text file\n",
    "    with open('/Users/shashankhteli/Downloads/alu_output.txt', 'r') as file:\n",
    "        lines = file.readlines()\n",
    "\n",
    "    # Process each line and perform ALU operations\n",
    "    for line in lines:\n",
    "        # Skip header and non-data lines\n",
    "        if line.startswith('t=') or line.startswith('0a='):\n",
    "            continue  \n",
    "\n",
    "        # Parse the line\n",
    "        parts = line.strip().split(',')\n",
    "        if len(parts) < 4:\n",
    "            print(f\"Skipping malformed line: {line.strip()}\")\n",
    "            continue\n",
    "        \n",
    "        try:\n",
    "            a = int(parts[0].split('=')[1], 16)\n",
    "            b = int(parts[1].split('=')[1], 16)\n",
    "            opcode = int(parts[2].split('=')[1], 2)\n",
    "            expected_result = int(parts[3].split('=')[1], 16)\n",
    "        except (IndexError, ValueError) as e:\n",
    "            print(f\"Error parsing line: {line.strip()} - {e}\")\n",
    "            continue\n",
    "\n",
    "        # Perform the ALU operation\n",
    "        result = alu(a, b, opcode)\n",
    "\n",
    "        # Print actual and expected results\n",
    "        print(f\"a={hex(a)}, b={hex(b)}, opcode={bin(opcode)}, expected={hex(expected_result)}, got={hex(result)}\")\n",
    "\n",
    "        # Compare the result with the expected result\n",
    "        assert result == expected_result, f\"Error: a={hex(a)}, b={hex(b)}, opcode={bin(opcode)}, expected={hex(expected_result)}, got={hex(result)}\"\n",
    "\n",
    "    print(\"All test cases passed!\")\n",
    "\n",
    "\n",
    "main()\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "d99d5c19",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.5"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
