

================================================================
== Vivado HLS Report for 'get_centroid_fh'
================================================================
* Date:           Wed Mar 18 11:34:29 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 8.456 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     1540|     1574| 77.000 us | 78.700 us |  1538|  1538| dataflow |
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                         |                        |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                 Instance                |         Module         |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------------------------+------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_get_centroid_fh_Bloc_fu_108          |get_centroid_fh_Bloc    |        1|       35| 50.000 ns |  1.750 us |     1|    35|   none  |
        |grp_get_centroid_fh_Loop_fu_121          |get_centroid_fh_Loop    |     1537|     1537| 76.850 us | 76.850 us |  1537|  1537|   none  |
        |call_ln144_get_centroid_fh_entr_fu_129   |get_centroid_fh_entr    |        0|        0|    0 ns   |    0 ns   |     0|     0|   none  |
        |call_ret1_get_centroid_fh_Bloc_1_fu_147  |get_centroid_fh_Bloc_1  |        0|        0|    0 ns   |    0 ns   |     0|     0|   none  |
        +-----------------------------------------+------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%h_limit_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %h_limit)" [./wd_stage_2.h:142]   --->   Operation 5 'read' 'h_limit_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%v_limit_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %v_limit)" [./wd_stage_2.h:142]   --->   Operation 6 'read' 'v_limit_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%v_offset_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %v_offset)" [./wd_stage_2.h:142]   --->   Operation 7 'read' 'v_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%h_offset_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %h_offset)" [./wd_stage_2.h:142]   --->   Operation 8 'read' 'h_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%h_limit_c9 = alloca i16, align 2" [./wd_stage_2.h:142]   --->   Operation 9 'alloca' 'h_limit_c9' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%h_limit_c = alloca i16, align 2" [./wd_stage_2.h:142]   --->   Operation 10 'alloca' 'h_limit_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%v_limit_c8 = alloca i8, align 1" [./wd_stage_2.h:142]   --->   Operation 11 'alloca' 'v_limit_c8' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%v_limit_c = alloca i8, align 1" [./wd_stage_2.h:142]   --->   Operation 12 'alloca' 'v_limit_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%v_offset_c = alloca i8, align 1" [./wd_stage_2.h:142]   --->   Operation 13 'alloca' 'v_offset_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%h_offset_c = alloca i16, align 2" [./wd_stage_2.h:142]   --->   Operation 14 'alloca' 'h_offset_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 15 [1/1] (3.63ns)   --->   "call fastcc void @get_centroid_fh.entr(i16 %h_offset_read, i8 %v_offset_read, i8 %v_limit_read, i16 %h_limit_read, i16* %h_offset_c, i8* %v_offset_c, i8* %v_limit_c, i8* %v_limit_c8, i16* %h_limit_c, i16* %h_limit_c9)" [./wd_stage_2.h:144]   --->   Operation 15 'call' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (0.00ns)   --->   "%call_ret = call fastcc { i32, i32, i32 } @get_centroid_fh_Loop(i16* %h_limit_c9, i8* %v_limit_c8, [736 x i8]* %micro_roi_data_V)" [./wd_stage_2.h:142]   --->   Operation 16 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.24>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%call_ret1 = call fastcc { i16, i32 } @get_centroid_fh_Bloc.1(i8* %v_limit_c, i16* %h_limit_c)" [./wd_stage_2.h:142]   --->   Operation 17 'call' 'call_ret1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%lshr_ln146_cast_loc_s = extractvalue { i16, i32 } %call_ret1, 0" [./wd_stage_2.h:142]   --->   Operation 18 'extractvalue' 'lshr_ln146_cast_loc_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%lshr_ln147_cast_loc_s = extractvalue { i16, i32 } %call_ret1, 1" [./wd_stage_2.h:142]   --->   Operation 19 'extractvalue' 'lshr_ln147_cast_loc_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_3 : Operation 20 [1/2] (0.00ns)   --->   "%call_ret = call fastcc { i32, i32, i32 } @get_centroid_fh_Loop(i16* %h_limit_c9, i8* %v_limit_c8, [736 x i8]* %micro_roi_data_V)" [./wd_stage_2.h:142]   --->   Operation 20 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%v_sum_0_loc_channel = extractvalue { i32, i32, i32 } %call_ret, 0" [./wd_stage_2.h:142]   --->   Operation 21 'extractvalue' 'v_sum_0_loc_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%h_sum_0_loc_channel = extractvalue { i32, i32, i32 } %call_ret, 1" [./wd_stage_2.h:142]   --->   Operation 22 'extractvalue' 'h_sum_0_loc_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%p_sum_0_loc_channel = extractvalue { i32, i32, i32 } %call_ret, 2" [./wd_stage_2.h:142]   --->   Operation 23 'extractvalue' 'p_sum_0_loc_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_3 : Operation 24 [2/2] (4.24ns)   --->   "call fastcc void @get_centroid_fh_Bloc(i32 %p_sum_0_loc_channel, i32 %lshr_ln147_cast_loc_s, i16 %lshr_ln146_cast_loc_s, i8* %v_offset_c, i16* %h_offset_c, i48* %c, i32 %v_sum_0_loc_channel, i32 %h_sum_0_loc_channel)" [./wd_stage_2.h:142]   --->   Operation 24 'call' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 8.45>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str) nounwind" [./wd_stage_2.h:144]   --->   Operation 25 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @h_offset_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i16* %h_offset_c, i16* %h_offset_c)" [./wd_stage_2.h:142]   --->   Operation 26 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %h_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [./wd_stage_2.h:142]   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%empty_170 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @v_offset_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i8* %v_offset_c, i8* %v_offset_c)" [./wd_stage_2.h:142]   --->   Operation 28 'specchannel' 'empty_170' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %v_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [./wd_stage_2.h:142]   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%empty_171 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @v_limit_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i8* %v_limit_c, i8* %v_limit_c)" [./wd_stage_2.h:142]   --->   Operation 30 'specchannel' 'empty_171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %v_limit_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [./wd_stage_2.h:142]   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%empty_172 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @v_limit_c8_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i8* %v_limit_c8, i8* %v_limit_c8)" [./wd_stage_2.h:142]   --->   Operation 32 'specchannel' 'empty_172' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %v_limit_c8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [./wd_stage_2.h:142]   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%empty_173 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @h_limit_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i16* %h_limit_c, i16* %h_limit_c)" [./wd_stage_2.h:142]   --->   Operation 34 'specchannel' 'empty_173' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %h_limit_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [./wd_stage_2.h:142]   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%empty_174 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @h_limit_c9_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i16* %h_limit_c9, i16* %h_limit_c9)" [./wd_stage_2.h:142]   --->   Operation 36 'specchannel' 'empty_174' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %h_limit_c9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [./wd_stage_2.h:142]   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/2] (8.45ns)   --->   "call fastcc void @get_centroid_fh_Bloc(i32 %p_sum_0_loc_channel, i32 %lshr_ln147_cast_loc_s, i16 %lshr_ln146_cast_loc_s, i8* %v_offset_c, i16* %h_offset_c, i48* %c, i32 %v_sum_0_loc_channel, i32 %h_sum_0_loc_channel)" [./wd_stage_2.h:142]   --->   Operation 38 'call' <Predicate = true> <Delay = 8.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "ret void" [./wd_stage_2.h:162]   --->   Operation 39 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ micro_roi_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ h_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_limit]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ h_limit]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
h_limit_read               (read                ) [ 00000]
v_limit_read               (read                ) [ 00000]
v_offset_read              (read                ) [ 00000]
h_offset_read              (read                ) [ 00000]
h_limit_c9                 (alloca              ) [ 01111]
h_limit_c                  (alloca              ) [ 01111]
v_limit_c8                 (alloca              ) [ 01111]
v_limit_c                  (alloca              ) [ 01111]
v_offset_c                 (alloca              ) [ 01111]
h_offset_c                 (alloca              ) [ 01111]
call_ln144                 (call                ) [ 00000]
call_ret1                  (call                ) [ 00000]
lshr_ln146_cast_loc_s      (extractvalue        ) [ 00001]
lshr_ln147_cast_loc_s      (extractvalue        ) [ 00001]
call_ret                   (call                ) [ 00000]
v_sum_0_loc_channel        (extractvalue        ) [ 00001]
h_sum_0_loc_channel        (extractvalue        ) [ 00001]
p_sum_0_loc_channel        (extractvalue        ) [ 00001]
specdataflowpipeline_ln144 (specdataflowpipeline) [ 00000]
empty                      (specchannel         ) [ 00000]
specinterface_ln142        (specinterface       ) [ 00000]
empty_170                  (specchannel         ) [ 00000]
specinterface_ln142        (specinterface       ) [ 00000]
empty_171                  (specchannel         ) [ 00000]
specinterface_ln142        (specinterface       ) [ 00000]
empty_172                  (specchannel         ) [ 00000]
specinterface_ln142        (specinterface       ) [ 00000]
empty_173                  (specchannel         ) [ 00000]
specinterface_ln142        (specinterface       ) [ 00000]
empty_174                  (specchannel         ) [ 00000]
specinterface_ln142        (specinterface       ) [ 00000]
call_ln142                 (call                ) [ 00000]
ret_ln162                  (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="micro_roi_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="micro_roi_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="h_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v_limit">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_limit"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="h_limit">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_limit"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="c">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="get_centroid_fh.entr"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="get_centroid_fh_Loop"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="get_centroid_fh_Bloc.1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="get_centroid_fh_Bloc"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_offset_c_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_offset_c_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_limit_c_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_limit_c8_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_limit_c_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_limit_c9_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="h_limit_c9_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h_limit_c9/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="h_limit_c_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h_limit_c/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="v_limit_c8_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_limit_c8/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="v_limit_c_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_limit_c/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="v_offset_c_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_offset_c/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="h_offset_c_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h_offset_c/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="h_limit_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="h_limit_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="v_limit_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_limit_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="v_offset_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_offset_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="h_offset_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="h_offset_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_get_centroid_fh_Bloc_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="32" slack="0"/>
<pin id="112" dir="0" index="3" bw="16" slack="0"/>
<pin id="113" dir="0" index="4" bw="8" slack="2"/>
<pin id="114" dir="0" index="5" bw="16" slack="2"/>
<pin id="115" dir="0" index="6" bw="48" slack="0"/>
<pin id="116" dir="0" index="7" bw="32" slack="0"/>
<pin id="117" dir="0" index="8" bw="32" slack="0"/>
<pin id="118" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln142/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_get_centroid_fh_Loop_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="96" slack="0"/>
<pin id="123" dir="0" index="1" bw="16" slack="1"/>
<pin id="124" dir="0" index="2" bw="8" slack="1"/>
<pin id="125" dir="0" index="3" bw="8" slack="0"/>
<pin id="126" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="call_ln144_get_centroid_fh_entr_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="16" slack="0"/>
<pin id="132" dir="0" index="2" bw="8" slack="0"/>
<pin id="133" dir="0" index="3" bw="8" slack="0"/>
<pin id="134" dir="0" index="4" bw="16" slack="0"/>
<pin id="135" dir="0" index="5" bw="16" slack="0"/>
<pin id="136" dir="0" index="6" bw="8" slack="0"/>
<pin id="137" dir="0" index="7" bw="8" slack="0"/>
<pin id="138" dir="0" index="8" bw="8" slack="0"/>
<pin id="139" dir="0" index="9" bw="16" slack="0"/>
<pin id="140" dir="0" index="10" bw="16" slack="0"/>
<pin id="141" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln144/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="call_ret1_get_centroid_fh_Bloc_1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="48" slack="0"/>
<pin id="149" dir="0" index="1" bw="8" slack="2"/>
<pin id="150" dir="0" index="2" bw="16" slack="2"/>
<pin id="151" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="lshr_ln146_cast_loc_s_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="48" slack="0"/>
<pin id="155" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="lshr_ln146_cast_loc_s/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="lshr_ln147_cast_loc_s_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="48" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="lshr_ln147_cast_loc_s/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="v_sum_0_loc_channel_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="96" slack="0"/>
<pin id="165" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="v_sum_0_loc_channel/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="h_sum_0_loc_channel_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="96" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="h_sum_0_loc_channel/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="p_sum_0_loc_channel_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="96" slack="0"/>
<pin id="175" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_sum_0_loc_channel/3 "/>
</bind>
</comp>

<comp id="178" class="1005" name="h_limit_c9_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="h_limit_c9 "/>
</bind>
</comp>

<comp id="184" class="1005" name="h_limit_c_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="h_limit_c "/>
</bind>
</comp>

<comp id="190" class="1005" name="v_limit_c8_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="v_limit_c8 "/>
</bind>
</comp>

<comp id="196" class="1005" name="v_limit_c_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="v_limit_c "/>
</bind>
</comp>

<comp id="202" class="1005" name="v_offset_c_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="v_offset_c "/>
</bind>
</comp>

<comp id="208" class="1005" name="h_offset_c_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="h_offset_c "/>
</bind>
</comp>

<comp id="214" class="1005" name="lshr_ln146_cast_loc_s_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="1"/>
<pin id="216" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln146_cast_loc_s "/>
</bind>
</comp>

<comp id="219" class="1005" name="lshr_ln147_cast_loc_s_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln147_cast_loc_s "/>
</bind>
</comp>

<comp id="224" class="1005" name="v_sum_0_loc_channel_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v_sum_0_loc_channel "/>
</bind>
</comp>

<comp id="229" class="1005" name="h_sum_0_loc_channel_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="h_sum_0_loc_channel "/>
</bind>
</comp>

<comp id="234" class="1005" name="p_sum_0_loc_channel_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_sum_0_loc_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="119"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="108" pin=6"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="0" pin="0"/><net_sink comp="121" pin=3"/></net>

<net id="142"><net_src comp="18" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="143"><net_src comp="102" pin="2"/><net_sink comp="129" pin=1"/></net>

<net id="144"><net_src comp="96" pin="2"/><net_sink comp="129" pin=2"/></net>

<net id="145"><net_src comp="90" pin="2"/><net_sink comp="129" pin=3"/></net>

<net id="146"><net_src comp="84" pin="2"/><net_sink comp="129" pin=4"/></net>

<net id="152"><net_src comp="22" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="147" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="108" pin=3"/></net>

<net id="161"><net_src comp="147" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="166"><net_src comp="121" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="108" pin=7"/></net>

<net id="171"><net_src comp="121" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="108" pin=8"/></net>

<net id="176"><net_src comp="121" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="181"><net_src comp="60" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="129" pin=10"/></net>

<net id="183"><net_src comp="178" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="187"><net_src comp="64" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="129" pin=9"/></net>

<net id="189"><net_src comp="184" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="193"><net_src comp="68" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="129" pin=8"/></net>

<net id="195"><net_src comp="190" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="199"><net_src comp="72" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="129" pin=7"/></net>

<net id="201"><net_src comp="196" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="205"><net_src comp="76" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="129" pin=6"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="108" pin=4"/></net>

<net id="211"><net_src comp="80" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="129" pin=5"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="108" pin=5"/></net>

<net id="217"><net_src comp="153" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="108" pin=3"/></net>

<net id="222"><net_src comp="158" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="227"><net_src comp="163" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="108" pin=7"/></net>

<net id="232"><net_src comp="168" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="108" pin=8"/></net>

<net id="237"><net_src comp="173" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="108" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c | {3 4 }
 - Input state : 
	Port: get_centroid_fh : micro_roi_data_V | {2 3 }
	Port: get_centroid_fh : h_offset | {1 }
	Port: get_centroid_fh : v_offset | {1 }
	Port: get_centroid_fh : v_limit | {1 }
	Port: get_centroid_fh : h_limit | {1 }
  - Chain level:
	State 1
		call_ln144 : 1
	State 2
	State 3
		lshr_ln146_cast_loc_s : 1
		lshr_ln147_cast_loc_s : 1
		v_sum_0_loc_channel : 1
		h_sum_0_loc_channel : 1
		p_sum_0_loc_channel : 1
		call_ln142 : 2
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit             |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|
|          |     grp_get_centroid_fh_Bloc_fu_108     |  7.076  |   1005  |   592   |
|   call   |     grp_get_centroid_fh_Loop_fu_121     |  3.538  |   196   |   432   |
|          |  call_ln144_get_centroid_fh_entr_fu_129 |    0    |    0    |    0    |
|          | call_ret1_get_centroid_fh_Bloc_1_fu_147 |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |         h_limit_read_read_fu_84         |    0    |    0    |    0    |
|   read   |         v_limit_read_read_fu_90         |    0    |    0    |    0    |
|          |         v_offset_read_read_fu_96        |    0    |    0    |    0    |
|          |        h_offset_read_read_fu_102        |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |       lshr_ln146_cast_loc_s_fu_153      |    0    |    0    |    0    |
|          |       lshr_ln147_cast_loc_s_fu_158      |    0    |    0    |    0    |
|extractvalue|        v_sum_0_loc_channel_fu_163       |    0    |    0    |    0    |
|          |        h_sum_0_loc_channel_fu_168       |    0    |    0    |    0    |
|          |        p_sum_0_loc_channel_fu_173       |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   Total  |                                         |  10.614 |   1201  |   1024  |
|----------|-----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      h_limit_c9_reg_178     |   16   |
|      h_limit_c_reg_184      |   16   |
|      h_offset_c_reg_208     |   16   |
| h_sum_0_loc_channel_reg_229 |   32   |
|lshr_ln146_cast_loc_s_reg_214|   16   |
|lshr_ln147_cast_loc_s_reg_219|   32   |
| p_sum_0_loc_channel_reg_234 |   32   |
|      v_limit_c8_reg_190     |    8   |
|      v_limit_c_reg_196      |    8   |
|      v_offset_c_reg_202     |    8   |
| v_sum_0_loc_channel_reg_224 |   32   |
+-----------------------------+--------+
|            Total            |   216  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
| grp_get_centroid_fh_Bloc_fu_108 |  p1  |   2  |  32  |   64   ||    9    |
| grp_get_centroid_fh_Bloc_fu_108 |  p2  |   2  |  32  |   64   ||    9    |
| grp_get_centroid_fh_Bloc_fu_108 |  p3  |   2  |  16  |   32   ||    9    |
| grp_get_centroid_fh_Bloc_fu_108 |  p7  |   2  |  32  |   64   ||    9    |
| grp_get_centroid_fh_Bloc_fu_108 |  p8  |   2  |  32  |   64   ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   288  ||  8.845  ||    45   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   10   |  1201  |  1024  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    8   |    -   |   45   |
|  Register |    -   |   216  |    -   |
+-----------+--------+--------+--------+
|   Total   |   19   |  1417  |  1069  |
+-----------+--------+--------+--------+
