-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_V_data_0_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_0_V_empty_n : IN STD_LOGIC;
    data_V_data_0_V_read : OUT STD_LOGIC;
    data_V_data_1_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_1_V_empty_n : IN STD_LOGIC;
    data_V_data_1_V_read : OUT STD_LOGIC;
    data_V_data_2_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_2_V_empty_n : IN STD_LOGIC;
    data_V_data_2_V_read : OUT STD_LOGIC;
    data_V_data_3_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_3_V_empty_n : IN STD_LOGIC;
    data_V_data_3_V_read : OUT STD_LOGIC;
    data_V_data_4_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_4_V_empty_n : IN STD_LOGIC;
    data_V_data_4_V_read : OUT STD_LOGIC;
    data_V_data_5_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_5_V_empty_n : IN STD_LOGIC;
    data_V_data_5_V_read : OUT STD_LOGIC;
    data_V_data_6_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_6_V_empty_n : IN STD_LOGIC;
    data_V_data_6_V_read : OUT STD_LOGIC;
    data_V_data_7_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_7_V_empty_n : IN STD_LOGIC;
    data_V_data_7_V_read : OUT STD_LOGIC;
    data_V_data_8_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_8_V_empty_n : IN STD_LOGIC;
    data_V_data_8_V_read : OUT STD_LOGIC;
    data_V_data_9_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_9_V_empty_n : IN STD_LOGIC;
    data_V_data_9_V_read : OUT STD_LOGIC;
    res_V_data_0_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_0_V_full_n : IN STD_LOGIC;
    res_V_data_0_V_write : OUT STD_LOGIC;
    res_V_data_1_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_1_V_full_n : IN STD_LOGIC;
    res_V_data_1_V_write : OUT STD_LOGIC;
    res_V_data_2_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_2_V_full_n : IN STD_LOGIC;
    res_V_data_2_V_write : OUT STD_LOGIC;
    res_V_data_3_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_3_V_full_n : IN STD_LOGIC;
    res_V_data_3_V_write : OUT STD_LOGIC;
    res_V_data_4_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_4_V_full_n : IN STD_LOGIC;
    res_V_data_4_V_write : OUT STD_LOGIC;
    res_V_data_5_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_5_V_full_n : IN STD_LOGIC;
    res_V_data_5_V_write : OUT STD_LOGIC;
    res_V_data_6_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_6_V_full_n : IN STD_LOGIC;
    res_V_data_6_V_write : OUT STD_LOGIC;
    res_V_data_7_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_7_V_full_n : IN STD_LOGIC;
    res_V_data_7_V_write : OUT STD_LOGIC;
    res_V_data_8_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_8_V_full_n : IN STD_LOGIC;
    res_V_data_8_V_write : OUT STD_LOGIC;
    res_V_data_9_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_9_V_full_n : IN STD_LOGIC;
    res_V_data_9_V_write : OUT STD_LOGIC;
    data_V_data_0_V_blk_n : OUT STD_LOGIC;
    data_V_data_1_V_blk_n : OUT STD_LOGIC;
    data_V_data_2_V_blk_n : OUT STD_LOGIC;
    data_V_data_3_V_blk_n : OUT STD_LOGIC;
    data_V_data_4_V_blk_n : OUT STD_LOGIC;
    data_V_data_5_V_blk_n : OUT STD_LOGIC;
    data_V_data_6_V_blk_n : OUT STD_LOGIC;
    data_V_data_7_V_blk_n : OUT STD_LOGIC;
    data_V_data_8_V_blk_n : OUT STD_LOGIC;
    data_V_data_9_V_blk_n : OUT STD_LOGIC;
    res_V_data_0_V_blk_n : OUT STD_LOGIC;
    res_V_data_1_V_blk_n : OUT STD_LOGIC;
    res_V_data_2_V_blk_n : OUT STD_LOGIC;
    res_V_data_3_V_blk_n : OUT STD_LOGIC;
    res_V_data_4_V_blk_n : OUT STD_LOGIC;
    res_V_data_5_V_blk_n : OUT STD_LOGIC;
    res_V_data_6_V_blk_n : OUT STD_LOGIC;
    res_V_data_7_V_blk_n : OUT STD_LOGIC;
    res_V_data_8_V_blk_n : OUT STD_LOGIC;
    res_V_data_9_V_blk_n : OUT STD_LOGIC );
end;


architecture behav of softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (9 downto 0) := "0000010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (9 downto 0) := "0001000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (9 downto 0) := "0010000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv18_1FFFF : STD_LOGIC_VECTOR (17 downto 0) := "011111111111111111";
    constant ap_const_lv18_20000 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";
    constant ap_const_lv17_1FFFF : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_state10_pp0_stage9_iter0 : BOOLEAN;
    signal ap_block_state20_pp0_stage9_iter1 : BOOLEAN;
    signal ap_block_state30_pp0_stage9_iter2 : BOOLEAN;
    signal ap_block_state40_pp0_stage9_iter3 : BOOLEAN;
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal exp_table1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal exp_table1_ce0 : STD_LOGIC;
    signal exp_table1_q0 : STD_LOGIC_VECTOR (16 downto 0);
    signal invert_table2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal invert_table2_ce0 : STD_LOGIC;
    signal invert_table2_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal io_acc_block_signal_op52 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state31_pp0_stage0_iter3 : BOOLEAN;
    signal io_acc_block_signal_op402 : STD_LOGIC;
    signal ap_block_state41_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal data_array_0_V_reg_1737 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_array_1_V_reg_1744 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_array_2_V_reg_1751 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_array_3_V_reg_1758 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_array_4_V_reg_1765 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_array_5_V_reg_1772 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_array_6_V_reg_1779 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_array_7_V_reg_1786 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_array_8_V_reg_1793 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_array_9_V_reg_1800 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_fu_427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_reg_1807 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state12_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state22_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state32_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal icmp_ln1496_1_fu_431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_1_reg_1812 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_3_fu_435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_3_reg_1817 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_4_fu_439_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_4_reg_1822 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_2_fu_459_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_2_reg_1827 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state13_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state23_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_state33_pp0_stage2_iter3 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal select_ln65_5_fu_483_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_5_reg_1833 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_6_fu_495_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_6_reg_1839 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state14_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_state24_pp0_stage3_iter2 : BOOLEAN;
    signal ap_block_state34_pp0_stage3_iter3 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal icmp_ln1496_7_fu_501_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_7_reg_1845 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_max_V_fu_515_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal x_max_V_reg_1850 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state15_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_state25_pp0_stage4_iter2 : BOOLEAN;
    signal ap_block_state35_pp0_stage4_iter3 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal tmp_21_reg_1855 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state16_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_state26_pp0_stage5_iter2 : BOOLEAN;
    signal ap_block_state36_pp0_stage5_iter3 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal tmp_22_reg_1862 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_1869 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_reg_1876 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_reg_1883 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_reg_1890 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_1897 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_reg_1904 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_reg_1911 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_reg_1918 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_reg_1925 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_reg_1932 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_reg_1939 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_reg_1946 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_reg_1953 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_reg_1960 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_reg_1967 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_1974 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_reg_1981 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_reg_1988 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_1995 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_11_reg_2001 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_12_reg_2007 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_13_reg_2013 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_14_reg_2019 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_15_reg_2025 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_16_reg_2031 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_17_reg_2037 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_18_reg_2043 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_19_reg_2049 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_V_fu_1129_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_V_reg_2055 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_state17_pp0_stage6_iter1 : BOOLEAN;
    signal ap_block_state27_pp0_stage6_iter2 : BOOLEAN;
    signal ap_block_state37_pp0_stage6_iter3 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal y_V_1_fu_1151_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_V_1_reg_2060 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_V_2_fu_1173_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_V_2_reg_2065 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_V_3_fu_1195_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_V_3_reg_2070 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_V_4_fu_1217_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_V_4_reg_2075 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_V_5_fu_1239_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_V_5_reg_2080 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_V_6_fu_1261_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_V_6_reg_2085 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_V_7_fu_1283_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_V_7_reg_2090 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_V_8_fu_1305_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_V_8_reg_2095 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_V_9_fu_1327_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_V_9_reg_2100 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_state18_pp0_stage7_iter1 : BOOLEAN;
    signal ap_block_state28_pp0_stage7_iter2 : BOOLEAN;
    signal ap_block_state38_pp0_stage7_iter3 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal exp_res_0_V_1_reg_2110 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_state9_pp0_stage8_iter0 : BOOLEAN;
    signal ap_block_state19_pp0_stage8_iter1 : BOOLEAN;
    signal ap_block_state29_pp0_stage8_iter2 : BOOLEAN;
    signal ap_block_state39_pp0_stage8_iter3 : BOOLEAN;
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal exp_res_0_V_1_reg_2110_pp0_iter1_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_0_V_1_reg_2110_pp0_iter2_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_1_V_1_reg_2121 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_1_V_1_reg_2121_pp0_iter1_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_1_V_1_reg_2121_pp0_iter2_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_2_V_1_reg_2132 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_2_V_1_reg_2132_pp0_iter2_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_2_V_1_reg_2132_pp0_iter3_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_3_V_1_reg_2143 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_3_V_1_reg_2143_pp0_iter2_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_3_V_1_reg_2143_pp0_iter3_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_4_V_1_reg_2154 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_4_V_1_reg_2154_pp0_iter2_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_4_V_1_reg_2154_pp0_iter3_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_5_V_1_reg_2165 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_5_V_1_reg_2165_pp0_iter2_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_5_V_1_reg_2165_pp0_iter3_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_6_V_1_reg_2176 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_6_V_1_reg_2176_pp0_iter2_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_6_V_1_reg_2176_pp0_iter3_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_7_V_1_reg_2186 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_7_V_1_reg_2186_pp0_iter2_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_7_V_1_reg_2186_pp0_iter3_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_8_V_1_reg_2196 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_8_V_1_reg_2196_pp0_iter2_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_8_V_1_reg_2196_pp0_iter3_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_9_V_1_reg_2208 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_9_V_1_reg_2208_pp0_iter2_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_9_V_1_reg_2208_pp0_iter3_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_360_ap_return : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_19_reg_2215 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_1_reg_2221 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_26_fu_1497_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_26_reg_2227 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_27_fu_1529_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_27_reg_2233 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_20_reg_2239 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_21_reg_2246 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_2253 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_V_10_fu_1621_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_V_10_reg_2259 : STD_LOGIC_VECTOR (7 downto 0);
    signal inv_exp_sum_V_reg_2269 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln241_fu_1633_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln241_reg_2274 : STD_LOGIC_VECTOR (25 downto 0);
    signal zext_ln1118_fu_1637_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_data_0_V_reg_2284 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1118_1_fu_1641_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_data_1_V_reg_2294 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1118_2_fu_1645_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_data_2_V_reg_2304 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1118_3_fu_1649_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_data_3_V_reg_2314 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1118_4_fu_1653_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_data_4_V_reg_2324 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1118_5_fu_1657_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_data_5_V_reg_2334 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1118_6_fu_1661_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_data_6_V_reg_2344 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1118_7_fu_1665_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_data_7_V_reg_2354 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1118_8_fu_1669_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_data_8_V_reg_2364 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1118_9_fu_1673_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_data_9_V_reg_2374 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_360_ap_start : STD_LOGIC;
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_360_ap_done : STD_LOGIC;
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_360_ap_idle : STD_LOGIC;
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_360_ap_ready : STD_LOGIC;
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_360_x_V_offset : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_360_ap_ce : STD_LOGIC;
    signal ap_block_state9_pp0_stage8_iter0_ignore_call233 : BOOLEAN;
    signal ap_block_state19_pp0_stage8_iter1_ignore_call233 : BOOLEAN;
    signal ap_block_state29_pp0_stage8_iter2_ignore_call233 : BOOLEAN;
    signal ap_block_state39_pp0_stage8_iter3_ignore_call233 : BOOLEAN;
    signal ap_block_pp0_stage8_11001_ignoreCallOp262 : BOOLEAN;
    signal ap_block_state10_pp0_stage9_iter0_ignore_call233 : BOOLEAN;
    signal ap_block_state20_pp0_stage9_iter1_ignore_call233 : BOOLEAN;
    signal ap_block_state30_pp0_stage9_iter2_ignore_call233 : BOOLEAN;
    signal ap_block_state40_pp0_stage9_iter3_ignore_call233 : BOOLEAN;
    signal ap_block_pp0_stage9_11001_ignoreCallOp263 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call233 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter1_ignore_call233 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter2_ignore_call233 : BOOLEAN;
    signal ap_block_state31_pp0_stage0_iter3_ignore_call233 : BOOLEAN;
    signal ap_block_state41_pp0_stage0_iter4_ignore_call233 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp264 : BOOLEAN;
    signal ap_block_state2_pp0_stage1_iter0_ignore_call234 : BOOLEAN;
    signal ap_block_state12_pp0_stage1_iter1_ignore_call234 : BOOLEAN;
    signal ap_block_state22_pp0_stage1_iter2_ignore_call234 : BOOLEAN;
    signal ap_block_state32_pp0_stage1_iter3_ignore_call234 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_ignoreCallOp265 : BOOLEAN;
    signal ap_block_state3_pp0_stage2_iter0_ignore_call234 : BOOLEAN;
    signal ap_block_state13_pp0_stage2_iter1_ignore_call234 : BOOLEAN;
    signal ap_block_state23_pp0_stage2_iter2_ignore_call234 : BOOLEAN;
    signal ap_block_state33_pp0_stage2_iter3_ignore_call234 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_ignoreCallOp266 : BOOLEAN;
    signal ap_block_state4_pp0_stage3_iter0_ignore_call234 : BOOLEAN;
    signal ap_block_state14_pp0_stage3_iter1_ignore_call234 : BOOLEAN;
    signal ap_block_state24_pp0_stage3_iter2_ignore_call234 : BOOLEAN;
    signal ap_block_state34_pp0_stage3_iter3_ignore_call234 : BOOLEAN;
    signal ap_block_pp0_stage3_11001_ignoreCallOp267 : BOOLEAN;
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_360_ap_start_reg : STD_LOGIC := '0';
    signal exp_res_0_V_fu_126 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal exp_res_1_V_fu_130 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_2_V_fu_134 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_3_V_fu_138 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_4_V_fu_142 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_5_V_fu_146 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_6_V_fu_150 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_7_V_fu_154 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_8_V_fu_158 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_9_V_fu_162 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln225_fu_1335_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal zext_ln225_1_fu_1339_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln225_2_fu_1343_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage9 : BOOLEAN;
    signal zext_ln225_3_fu_1347_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln225_4_fu_1351_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln225_5_fu_1355_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal zext_ln225_6_fu_1359_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal zext_ln225_7_fu_1392_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal zext_ln225_8_fu_1401_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal zext_ln225_9_fu_1410_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal zext_ln235_fu_1629_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal grp_fu_322_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_322_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_322_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal select_ln65_fu_443_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_1_fu_448_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_2_fu_453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_3_fu_467_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_4_fu_472_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_5_fu_477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_6_fu_491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_7_fu_505_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1496_8_fu_510_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_fu_522_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln703_1_fu_525_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_fu_528_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln703_2_fu_550_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_1_fu_553_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln703_3_fu_575_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_2_fu_578_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln703_4_fu_600_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_3_fu_603_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln703_5_fu_625_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_4_fu_628_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln703_6_fu_650_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_5_fu_653_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln703_7_fu_675_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_6_fu_678_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln703_8_fu_700_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_7_fu_703_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln703_9_fu_725_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_8_fu_728_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln703_10_fu_750_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1193_9_fu_753_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln786_fu_875_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_fu_889_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_1_fu_899_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_1_fu_913_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_2_fu_923_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_2_fu_937_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_3_fu_947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_3_fu_961_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_4_fu_971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_4_fu_985_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_5_fu_995_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_5_fu_1009_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_6_fu_1019_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_6_fu_1033_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_7_fu_1043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_7_fu_1057_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_8_fu_1067_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_8_fu_1081_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_9_fu_1091_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_9_fu_1105_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_10_fu_885_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_fu_880_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_fu_894_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_fu_1115_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln388_fu_1122_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln340_11_fu_909_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_1_fu_904_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_1_fu_918_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_2_fu_1137_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln388_1_fu_1144_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln340_12_fu_933_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_2_fu_928_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_2_fu_942_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_4_fu_1159_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln388_2_fu_1166_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln340_13_fu_957_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_3_fu_952_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_3_fu_966_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_6_fu_1181_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln388_3_fu_1188_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln340_14_fu_981_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_4_fu_976_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_4_fu_990_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_8_fu_1203_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln388_4_fu_1210_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln340_15_fu_1005_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_5_fu_1000_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_5_fu_1014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_10_fu_1225_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln388_5_fu_1232_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln340_16_fu_1029_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_6_fu_1024_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_6_fu_1038_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_12_fu_1247_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln388_6_fu_1254_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln340_17_fu_1053_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_7_fu_1048_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_7_fu_1062_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_14_fu_1269_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln388_7_fu_1276_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln340_18_fu_1077_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_8_fu_1072_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_8_fu_1086_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_16_fu_1291_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln388_8_fu_1298_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln340_19_fu_1101_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_9_fu_1096_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_9_fu_1110_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_18_fu_1313_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln388_9_fu_1320_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_fu_1419_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal rhs_V_fu_1422_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal ret_V_fu_1425_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_22_fu_1439_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_18_fu_1443_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_fu_1431_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_10_fu_1451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_21_fu_1469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_20_fu_1463_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_fu_1457_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_10_fu_1475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_20_fu_1481_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_10_fu_1489_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_24_fu_1508_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_23_fu_1505_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_25_fu_1511_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_19_fu_1521_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln746_fu_1517_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_1_fu_1540_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal rhs_V_1_fu_1543_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal ret_V_1_fu_1546_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln746_fu_1537_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_29_fu_1560_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal xor_ln786_11_fu_1583_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_23_fu_1597_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_22_fu_1593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_1_fu_1588_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_11_fu_1602_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_22_fu_1607_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln388_11_fu_1614_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_322_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_idle_pp0_0to3 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0_1to4 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;

    component reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_0_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_1_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_2_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_3_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_4_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_5_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_6_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_7_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_8_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_9_V : IN STD_LOGIC_VECTOR (16 downto 0);
        x_V_offset : IN STD_LOGIC_VECTOR (4 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component myproject_axi_mul_17ns_18s_26_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s_exp_tab7jG IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s_invert_8jQ IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;



begin
    exp_table1_U : component softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s_exp_tab7jG
    generic map (
        DataWidth => 17,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_table1_address0,
        ce0 => exp_table1_ce0,
        q0 => exp_table1_q0);

    invert_table2_U : component softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s_invert_8jQ
    generic map (
        DataWidth => 18,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => invert_table2_address0,
        ce0 => invert_table2_ce0,
        q0 => invert_table2_q0);

    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_360 : component reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_360_ap_start,
        ap_done => grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_360_ap_done,
        ap_idle => grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_360_ap_idle,
        ap_ready => grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_360_ap_ready,
        x_0_V => exp_res_0_V_fu_126,
        x_1_V => exp_res_1_V_fu_130,
        x_2_V => exp_res_2_V_fu_134,
        x_3_V => exp_res_3_V_fu_138,
        x_4_V => exp_res_4_V_fu_142,
        x_5_V => exp_res_5_V_fu_146,
        x_6_V => exp_res_6_V_fu_150,
        x_7_V => exp_res_7_V_fu_154,
        x_8_V => exp_res_8_V_fu_158,
        x_9_V => exp_res_9_V_fu_162,
        x_V_offset => grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_360_x_V_offset,
        ap_return => grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_360_ap_return,
        ap_ce => grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_360_ap_ce);

    myproject_axi_mul_17ns_18s_26_2_1_U909 : component myproject_axi_mul_17ns_18s_26_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 17,
        din1_WIDTH => 18,
        dout_WIDTH => 26)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_322_p0,
        din1 => grp_fu_322_p1,
        ce => grp_fu_322_ce,
        dout => grp_fu_322_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage9_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage9_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage9_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage9_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_360_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_360_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_360_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_360_ap_ready = ap_const_logic_1)) then 
                    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_360_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                data_array_0_V_reg_1737 <= data_V_data_0_V_dout;
                data_array_1_V_reg_1744 <= data_V_data_1_V_dout;
                data_array_2_V_reg_1751 <= data_V_data_2_V_dout;
                data_array_3_V_reg_1758 <= data_V_data_3_V_dout;
                data_array_4_V_reg_1765 <= data_V_data_4_V_dout;
                data_array_5_V_reg_1772 <= data_V_data_5_V_dout;
                data_array_6_V_reg_1779 <= data_V_data_6_V_dout;
                data_array_7_V_reg_1786 <= data_V_data_7_V_dout;
                data_array_8_V_reg_1793 <= data_V_data_8_V_dout;
                data_array_9_V_reg_1800 <= data_V_data_9_V_dout;
                exp_res_2_V_1_reg_2132_pp0_iter2_reg <= exp_res_2_V_1_reg_2132;
                exp_res_2_V_1_reg_2132_pp0_iter3_reg <= exp_res_2_V_1_reg_2132_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                exp_res_0_V_1_reg_2110 <= exp_table1_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then
                exp_res_0_V_1_reg_2110_pp0_iter1_reg <= exp_res_0_V_1_reg_2110;
                exp_res_0_V_1_reg_2110_pp0_iter2_reg <= exp_res_0_V_1_reg_2110_pp0_iter1_reg;
                inv_exp_sum_V_reg_2269 <= invert_table2_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                exp_res_0_V_fu_126 <= exp_res_0_V_1_reg_2110;
                exp_res_1_V_fu_130 <= exp_res_1_V_1_reg_2121;
                exp_res_2_V_fu_134 <= exp_res_2_V_1_reg_2132;
                exp_res_3_V_fu_138 <= exp_res_3_V_1_reg_2143;
                exp_res_4_V_fu_142 <= exp_res_4_V_1_reg_2154;
                exp_res_5_V_fu_146 <= exp_res_5_V_1_reg_2165;
                exp_res_6_V_1_reg_2176 <= exp_table1_q0;
                exp_res_6_V_fu_150 <= exp_table1_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                exp_res_1_V_1_reg_2121 <= exp_table1_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then
                exp_res_1_V_1_reg_2121_pp0_iter1_reg <= exp_res_1_V_1_reg_2121;
                exp_res_1_V_1_reg_2121_pp0_iter2_reg <= exp_res_1_V_1_reg_2121_pp0_iter1_reg;
                sext_ln241_reg_2274 <= sext_ln241_fu_1633_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                exp_res_2_V_1_reg_2132 <= exp_table1_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                exp_res_3_V_1_reg_2143 <= exp_table1_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                exp_res_3_V_1_reg_2143_pp0_iter2_reg <= exp_res_3_V_1_reg_2143;
                exp_res_3_V_1_reg_2143_pp0_iter3_reg <= exp_res_3_V_1_reg_2143_pp0_iter2_reg;
                icmp_ln1496_1_reg_1812 <= icmp_ln1496_1_fu_431_p2;
                icmp_ln1496_3_reg_1817 <= icmp_ln1496_3_fu_435_p2;
                icmp_ln1496_4_reg_1822 <= icmp_ln1496_4_fu_439_p2;
                icmp_ln1496_reg_1807 <= icmp_ln1496_fu_427_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                exp_res_4_V_1_reg_2154 <= exp_table1_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                exp_res_4_V_1_reg_2154_pp0_iter2_reg <= exp_res_4_V_1_reg_2154;
                exp_res_4_V_1_reg_2154_pp0_iter3_reg <= exp_res_4_V_1_reg_2154_pp0_iter2_reg;
                select_ln65_2_reg_1827 <= select_ln65_2_fu_459_p3;
                select_ln65_5_reg_1833 <= select_ln65_5_fu_483_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                exp_res_5_V_1_reg_2165 <= exp_table1_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                exp_res_5_V_1_reg_2165_pp0_iter2_reg <= exp_res_5_V_1_reg_2165;
                exp_res_5_V_1_reg_2165_pp0_iter3_reg <= exp_res_5_V_1_reg_2165_pp0_iter2_reg;
                icmp_ln1496_7_reg_1845 <= icmp_ln1496_7_fu_501_p2;
                select_ln65_6_reg_1839 <= select_ln65_6_fu_495_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                exp_res_6_V_1_reg_2176_pp0_iter2_reg <= exp_res_6_V_1_reg_2176;
                exp_res_6_V_1_reg_2176_pp0_iter3_reg <= exp_res_6_V_1_reg_2176_pp0_iter2_reg;
                p_Val2_26_reg_2227 <= p_Val2_26_fu_1497_p3;
                p_Val2_27_reg_2233 <= p_Val2_27_fu_1529_p3;
                x_max_V_reg_1850 <= x_max_V_fu_515_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                exp_res_7_V_1_reg_2186 <= exp_table1_q0;
                exp_res_7_V_fu_154 <= exp_table1_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                exp_res_7_V_1_reg_2186_pp0_iter2_reg <= exp_res_7_V_1_reg_2186;
                exp_res_7_V_1_reg_2186_pp0_iter3_reg <= exp_res_7_V_1_reg_2186_pp0_iter2_reg;
                p_Result_20_reg_2239 <= ret_V_1_fu_1546_p2(18 downto 18);
                p_Result_21_reg_2246 <= p_Val2_29_fu_1560_p2(17 downto 17);
                tmp_11_reg_2001 <= sub_ln1193_1_fu_553_p2(15 downto 8);
                tmp_12_reg_2007 <= sub_ln1193_2_fu_578_p2(15 downto 8);
                tmp_13_reg_2013 <= sub_ln1193_3_fu_603_p2(15 downto 8);
                tmp_14_reg_2019 <= sub_ln1193_4_fu_628_p2(15 downto 8);
                tmp_15_reg_2025 <= sub_ln1193_5_fu_653_p2(15 downto 8);
                tmp_16_reg_2031 <= sub_ln1193_6_fu_678_p2(15 downto 8);
                tmp_17_reg_2037 <= sub_ln1193_7_fu_703_p2(15 downto 8);
                tmp_18_reg_2043 <= sub_ln1193_8_fu_728_p2(15 downto 8);
                tmp_19_reg_2049 <= sub_ln1193_9_fu_753_p2(15 downto 8);
                tmp_20_reg_2253 <= p_Val2_29_fu_1560_p2(17 downto 10);
                tmp_21_reg_1855 <= sub_ln1193_fu_528_p2(16 downto 16);
                tmp_22_reg_1862 <= sub_ln1193_fu_528_p2(15 downto 15);
                tmp_23_reg_1869 <= sub_ln1193_1_fu_553_p2(16 downto 16);
                tmp_24_reg_1876 <= sub_ln1193_1_fu_553_p2(15 downto 15);
                tmp_25_reg_1883 <= sub_ln1193_2_fu_578_p2(16 downto 16);
                tmp_26_reg_1890 <= sub_ln1193_2_fu_578_p2(15 downto 15);
                tmp_27_reg_1897 <= sub_ln1193_3_fu_603_p2(16 downto 16);
                tmp_28_reg_1904 <= sub_ln1193_3_fu_603_p2(15 downto 15);
                tmp_29_reg_1911 <= sub_ln1193_4_fu_628_p2(16 downto 16);
                tmp_30_reg_1918 <= sub_ln1193_4_fu_628_p2(15 downto 15);
                tmp_31_reg_1925 <= sub_ln1193_5_fu_653_p2(16 downto 16);
                tmp_32_reg_1932 <= sub_ln1193_5_fu_653_p2(15 downto 15);
                tmp_33_reg_1939 <= sub_ln1193_6_fu_678_p2(16 downto 16);
                tmp_34_reg_1946 <= sub_ln1193_6_fu_678_p2(15 downto 15);
                tmp_35_reg_1953 <= sub_ln1193_7_fu_703_p2(16 downto 16);
                tmp_36_reg_1960 <= sub_ln1193_7_fu_703_p2(15 downto 15);
                tmp_37_reg_1967 <= sub_ln1193_8_fu_728_p2(16 downto 16);
                tmp_38_reg_1974 <= sub_ln1193_8_fu_728_p2(15 downto 15);
                tmp_39_reg_1981 <= sub_ln1193_9_fu_753_p2(16 downto 16);
                tmp_40_reg_1988 <= sub_ln1193_9_fu_753_p2(15 downto 15);
                tmp_reg_1995 <= sub_ln1193_fu_528_p2(15 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                exp_res_8_V_1_reg_2196 <= exp_table1_q0;
                exp_res_8_V_fu_158 <= exp_table1_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                exp_res_8_V_1_reg_2196_pp0_iter2_reg <= exp_res_8_V_1_reg_2196;
                exp_res_8_V_1_reg_2196_pp0_iter3_reg <= exp_res_8_V_1_reg_2196_pp0_iter2_reg;
                y_V_10_reg_2259 <= y_V_10_fu_1621_p3;
                y_V_1_reg_2060 <= y_V_1_fu_1151_p3;
                y_V_2_reg_2065 <= y_V_2_fu_1173_p3;
                y_V_3_reg_2070 <= y_V_3_fu_1195_p3;
                y_V_4_reg_2075 <= y_V_4_fu_1217_p3;
                y_V_5_reg_2080 <= y_V_5_fu_1239_p3;
                y_V_6_reg_2085 <= y_V_6_fu_1261_p3;
                y_V_7_reg_2090 <= y_V_7_fu_1283_p3;
                y_V_8_reg_2095 <= y_V_8_fu_1305_p3;
                y_V_9_reg_2100 <= y_V_9_fu_1327_p3;
                y_V_reg_2055 <= y_V_fu_1129_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                exp_res_9_V_1_reg_2208 <= exp_table1_q0;
                exp_res_9_V_fu_162 <= exp_table1_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                exp_res_9_V_1_reg_2208_pp0_iter2_reg <= exp_res_9_V_1_reg_2208;
                exp_res_9_V_1_reg_2208_pp0_iter3_reg <= exp_res_9_V_1_reg_2208_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_Val2_19_reg_2215 <= grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_360_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                p_Val2_1_reg_2221 <= grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_360_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_data_0_V_reg_2284 <= grp_fu_322_p2(25 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_data_1_V_reg_2294 <= grp_fu_322_p2(25 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                tmp_data_2_V_reg_2304 <= grp_fu_322_p2(25 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                tmp_data_3_V_reg_2314 <= grp_fu_322_p2(25 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                tmp_data_4_V_reg_2324 <= grp_fu_322_p2(25 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                tmp_data_5_V_reg_2334 <= grp_fu_322_p2(25 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                tmp_data_6_V_reg_2344 <= grp_fu_322_p2(25 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                tmp_data_7_V_reg_2354 <= grp_fu_322_p2(25 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                tmp_data_8_V_reg_2364 <= grp_fu_322_p2(25 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                tmp_data_9_V_reg_2374 <= grp_fu_322_p2(25 downto 10);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage9_subdone, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0, ap_idle_pp0_1to4, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage8_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0_1to4 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXX";
        end case;
    end process;
    add_ln746_fu_1517_p2 <= std_logic_vector(unsigned(exp_res_8_V_1_reg_2196) + unsigned(exp_res_9_V_1_reg_2208));
    and_ln786_1_fu_904_p2 <= (xor_ln786_1_fu_899_p2 and tmp_23_reg_1869);
    and_ln786_2_fu_928_p2 <= (xor_ln786_2_fu_923_p2 and tmp_25_reg_1883);
    and_ln786_3_fu_952_p2 <= (xor_ln786_3_fu_947_p2 and tmp_27_reg_1897);
    and_ln786_4_fu_976_p2 <= (xor_ln786_4_fu_971_p2 and tmp_29_reg_1911);
    and_ln786_5_fu_1000_p2 <= (xor_ln786_5_fu_995_p2 and tmp_31_reg_1925);
    and_ln786_6_fu_1024_p2 <= (xor_ln786_6_fu_1019_p2 and tmp_33_reg_1939);
    and_ln786_7_fu_1048_p2 <= (xor_ln786_7_fu_1043_p2 and tmp_35_reg_1953);
    and_ln786_8_fu_1072_p2 <= (xor_ln786_8_fu_1067_p2 and tmp_37_reg_1967);
    and_ln786_9_fu_1096_p2 <= (xor_ln786_9_fu_1091_p2 and tmp_39_reg_1981);
    and_ln786_fu_880_p2 <= (xor_ln786_fu_875_p2 and tmp_21_reg_1855);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(9);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter4, io_acc_block_signal_op52, io_acc_block_signal_op402)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((io_acc_block_signal_op52 = ap_const_logic_0) or (ap_start = ap_const_logic_0))) or ((io_acc_block_signal_op402 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter4, io_acc_block_signal_op52, io_acc_block_signal_op402)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((io_acc_block_signal_op52 = ap_const_logic_0) or (ap_start = ap_const_logic_0))) or ((io_acc_block_signal_op402 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp264_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter4, io_acc_block_signal_op52, io_acc_block_signal_op402)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp264 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((io_acc_block_signal_op52 = ap_const_logic_0) or (ap_start = ap_const_logic_0))) or ((io_acc_block_signal_op402 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter4, io_acc_block_signal_op52, io_acc_block_signal_op402)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((io_acc_block_signal_op52 = ap_const_logic_0) or (ap_start = ap_const_logic_0))) or ((io_acc_block_signal_op402 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001_ignoreCallOp265 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001_ignoreCallOp266 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001_ignoreCallOp267 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_11001_ignoreCallOp262 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_11001_ignoreCallOp263 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage9_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage9_iter0_ignore_call233 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter1_ignore_call233 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage1_iter1_ignore_call234 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage2_iter1_ignore_call234 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage3_iter1_ignore_call234 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage5_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage6_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage7_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage8_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage8_iter1_ignore_call233 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, io_acc_block_signal_op52)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((io_acc_block_signal_op52 = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call233_assign_proc : process(ap_start, io_acc_block_signal_op52)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call233 <= ((io_acc_block_signal_op52 = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;

        ap_block_state20_pp0_stage9_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage9_iter1_ignore_call233 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter2_ignore_call233 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage1_iter2_ignore_call234 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage2_iter2_ignore_call234 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage3_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage3_iter2_ignore_call234 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage4_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage5_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage6_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage7_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage8_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage8_iter2_ignore_call233 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0_ignore_call234 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage9_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage9_iter2_ignore_call233 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage0_iter3_ignore_call233 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage1_iter3_ignore_call234 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage2_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage2_iter3_ignore_call234 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage3_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage3_iter3_ignore_call234 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage4_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage5_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage6_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage7_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage8_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage8_iter3_ignore_call233 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0_ignore_call234 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp0_stage9_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp0_stage9_iter3_ignore_call233 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state41_pp0_stage0_iter4_assign_proc : process(io_acc_block_signal_op402)
    begin
                ap_block_state41_pp0_stage0_iter4 <= (io_acc_block_signal_op402 = ap_const_logic_0);
    end process;


    ap_block_state41_pp0_stage0_iter4_ignore_call233_assign_proc : process(io_acc_block_signal_op402)
    begin
                ap_block_state41_pp0_stage0_iter4_ignore_call233 <= (io_acc_block_signal_op402 = ap_const_logic_0);
    end process;

        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0_ignore_call234 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage8_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage8_iter0_ignore_call233 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to3_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to3 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to4 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to3)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to3 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_0_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_0_V_empty_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_1))) then 
            data_V_data_0_V_blk_n <= data_V_data_0_V_empty_n;
        else 
            data_V_data_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_0_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_0_V_read <= ap_const_logic_1;
        else 
            data_V_data_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_1_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_1_V_empty_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_1))) then 
            data_V_data_1_V_blk_n <= data_V_data_1_V_empty_n;
        else 
            data_V_data_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_1_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_1_V_read <= ap_const_logic_1;
        else 
            data_V_data_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_2_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_2_V_empty_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_1))) then 
            data_V_data_2_V_blk_n <= data_V_data_2_V_empty_n;
        else 
            data_V_data_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_2_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_2_V_read <= ap_const_logic_1;
        else 
            data_V_data_2_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_3_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_3_V_empty_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_1))) then 
            data_V_data_3_V_blk_n <= data_V_data_3_V_empty_n;
        else 
            data_V_data_3_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_3_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_3_V_read <= ap_const_logic_1;
        else 
            data_V_data_3_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_4_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_4_V_empty_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_1))) then 
            data_V_data_4_V_blk_n <= data_V_data_4_V_empty_n;
        else 
            data_V_data_4_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_4_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_4_V_read <= ap_const_logic_1;
        else 
            data_V_data_4_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_5_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_5_V_empty_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_1))) then 
            data_V_data_5_V_blk_n <= data_V_data_5_V_empty_n;
        else 
            data_V_data_5_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_5_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_5_V_read <= ap_const_logic_1;
        else 
            data_V_data_5_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_6_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_6_V_empty_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_1))) then 
            data_V_data_6_V_blk_n <= data_V_data_6_V_empty_n;
        else 
            data_V_data_6_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_6_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_6_V_read <= ap_const_logic_1;
        else 
            data_V_data_6_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_7_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_7_V_empty_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_1))) then 
            data_V_data_7_V_blk_n <= data_V_data_7_V_empty_n;
        else 
            data_V_data_7_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_7_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_7_V_read <= ap_const_logic_1;
        else 
            data_V_data_7_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_8_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_8_V_empty_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_1))) then 
            data_V_data_8_V_blk_n <= data_V_data_8_V_empty_n;
        else 
            data_V_data_8_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_8_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_8_V_read <= ap_const_logic_1;
        else 
            data_V_data_8_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_9_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, data_V_data_9_V_empty_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_1))) then 
            data_V_data_9_V_blk_n <= data_V_data_9_V_empty_n;
        else 
            data_V_data_9_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_9_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            data_V_data_9_V_read <= ap_const_logic_1;
        else 
            data_V_data_9_V_read <= ap_const_logic_0;
        end if; 
    end process;


    exp_table1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_block_pp0_stage1, zext_ln225_fu_1335_p1, ap_block_pp0_stage7, zext_ln225_1_fu_1339_p1, zext_ln225_2_fu_1343_p1, ap_block_pp0_stage9, zext_ln225_3_fu_1347_p1, zext_ln225_4_fu_1351_p1, zext_ln225_5_fu_1355_p1, ap_block_pp0_stage2, zext_ln225_6_fu_1359_p1, ap_block_pp0_stage3, zext_ln225_7_fu_1392_p1, ap_block_pp0_stage4, zext_ln225_8_fu_1401_p1, ap_block_pp0_stage5, zext_ln225_9_fu_1410_p1, ap_block_pp0_stage6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            exp_table1_address0 <= zext_ln225_9_fu_1410_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            exp_table1_address0 <= zext_ln225_8_fu_1401_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            exp_table1_address0 <= zext_ln225_7_fu_1392_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            exp_table1_address0 <= zext_ln225_6_fu_1359_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            exp_table1_address0 <= zext_ln225_5_fu_1355_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            exp_table1_address0 <= zext_ln225_4_fu_1351_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_table1_address0 <= zext_ln225_3_fu_1347_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            exp_table1_address0 <= zext_ln225_2_fu_1343_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            exp_table1_address0 <= zext_ln225_1_fu_1339_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            exp_table1_address0 <= zext_ln225_fu_1335_p1(8 - 1 downto 0);
        else 
            exp_table1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    exp_table1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            exp_table1_ce0 <= ap_const_logic_1;
        else 
            exp_table1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_322_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_322_ce <= ap_const_logic_1;
        else 
            grp_fu_322_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_322_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln1118_fu_1637_p1, zext_ln1118_1_fu_1641_p1, zext_ln1118_2_fu_1645_p1, zext_ln1118_3_fu_1649_p1, zext_ln1118_4_fu_1653_p1, zext_ln1118_5_fu_1657_p1, zext_ln1118_6_fu_1661_p1, zext_ln1118_7_fu_1665_p1, zext_ln1118_8_fu_1669_p1, zext_ln1118_9_fu_1673_p1, ap_block_pp0_stage8, ap_block_pp0_stage1, ap_block_pp0_stage7, ap_block_pp0_stage9, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            grp_fu_322_p0 <= zext_ln1118_9_fu_1673_p1(17 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_322_p0 <= zext_ln1118_8_fu_1669_p1(17 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_322_p0 <= zext_ln1118_7_fu_1665_p1(17 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_322_p0 <= zext_ln1118_6_fu_1661_p1(17 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_322_p0 <= zext_ln1118_5_fu_1657_p1(17 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_322_p0 <= zext_ln1118_4_fu_1653_p1(17 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_322_p0 <= zext_ln1118_3_fu_1649_p1(17 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_322_p0 <= zext_ln1118_2_fu_1645_p1(17 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_322_p0 <= zext_ln1118_1_fu_1641_p1(17 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            grp_fu_322_p0 <= zext_ln1118_fu_1637_p1(17 - 1 downto 0);
        else 
            grp_fu_322_p0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_322_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, sext_ln241_fu_1633_p1, sext_ln241_reg_2274, ap_block_pp0_stage8, ap_block_pp0_stage1, ap_block_pp0_stage7, ap_block_pp0_stage9, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_322_p1 <= sext_ln241_reg_2274(18 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            grp_fu_322_p1 <= sext_ln241_fu_1633_p1(18 - 1 downto 0);
        else 
            grp_fu_322_p1 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_360_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001_ignoreCallOp262, ap_block_pp0_stage9_11001_ignoreCallOp263, ap_block_pp0_stage0_11001_ignoreCallOp264, ap_block_pp0_stage1_11001_ignoreCallOp265, ap_block_pp0_stage2_11001_ignoreCallOp266, ap_block_pp0_stage3_11001_ignoreCallOp267)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001_ignoreCallOp263) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001_ignoreCallOp262) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001_ignoreCallOp267) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001_ignoreCallOp266) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001_ignoreCallOp265) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp264) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_360_ap_ce <= ap_const_logic_1;
        else 
            grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_360_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_360_ap_start <= grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_360_ap_start_reg;

    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_360_x_V_offset_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_360_x_V_offset <= ap_const_lv5_4;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_360_x_V_offset <= ap_const_lv5_0;
        else 
            grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_360_x_V_offset <= "XXXXX";
        end if; 
    end process;

    icmp_ln1496_1_fu_431_p2 <= "1" when (signed(data_array_2_V_reg_1751) < signed(data_array_3_V_reg_1758)) else "0";
    icmp_ln1496_2_fu_453_p2 <= "1" when (signed(select_ln65_fu_443_p3) < signed(select_ln65_1_fu_448_p3)) else "0";
    icmp_ln1496_3_fu_435_p2 <= "1" when (signed(data_array_4_V_reg_1765) < signed(data_array_5_V_reg_1772)) else "0";
    icmp_ln1496_4_fu_439_p2 <= "1" when (signed(data_array_6_V_reg_1779) < signed(data_array_7_V_reg_1786)) else "0";
    icmp_ln1496_5_fu_477_p2 <= "1" when (signed(select_ln65_3_fu_467_p3) < signed(select_ln65_4_fu_472_p3)) else "0";
    icmp_ln1496_6_fu_491_p2 <= "1" when (signed(select_ln65_2_reg_1827) < signed(select_ln65_5_reg_1833)) else "0";
    icmp_ln1496_7_fu_501_p2 <= "1" when (signed(data_array_8_V_reg_1793) < signed(data_array_9_V_reg_1800)) else "0";
    icmp_ln1496_8_fu_510_p2 <= "1" when (signed(select_ln65_6_reg_1839) < signed(select_ln65_7_fu_505_p3)) else "0";
    icmp_ln1496_fu_427_p2 <= "1" when (signed(data_array_0_V_reg_1737) < signed(data_array_1_V_reg_1744)) else "0";
    invert_table2_address0 <= zext_ln235_fu_1629_p1(8 - 1 downto 0);

    invert_table2_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            invert_table2_ce0 <= ap_const_logic_1;
        else 
            invert_table2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    io_acc_block_signal_op402 <= (res_V_data_9_V_full_n and res_V_data_8_V_full_n and res_V_data_7_V_full_n and res_V_data_6_V_full_n and res_V_data_5_V_full_n and res_V_data_4_V_full_n and res_V_data_3_V_full_n and res_V_data_2_V_full_n and res_V_data_1_V_full_n and res_V_data_0_V_full_n);
    io_acc_block_signal_op52 <= (data_V_data_9_V_empty_n and data_V_data_8_V_empty_n and data_V_data_7_V_empty_n and data_V_data_6_V_empty_n and data_V_data_5_V_empty_n and data_V_data_4_V_empty_n and data_V_data_3_V_empty_n and data_V_data_2_V_empty_n and data_V_data_1_V_empty_n and data_V_data_0_V_empty_n);
        lhs_V_1_fu_1540_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_26_reg_2227),19));

        lhs_V_fu_1419_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_19_reg_2215),19));

    or_ln340_10_fu_1475_p2 <= (xor_ln340_21_fu_1469_p2 or p_Result_18_fu_1443_p3);
    or_ln340_11_fu_1602_p2 <= (xor_ln340_23_fu_1597_p2 or p_Result_21_reg_2246);
    or_ln340_1_fu_918_p2 <= (xor_ln340_1_fu_913_p2 or tmp_24_reg_1876);
    or_ln340_2_fu_942_p2 <= (xor_ln340_2_fu_937_p2 or tmp_26_reg_1890);
    or_ln340_3_fu_966_p2 <= (xor_ln340_3_fu_961_p2 or tmp_28_reg_1904);
    or_ln340_4_fu_990_p2 <= (xor_ln340_4_fu_985_p2 or tmp_30_reg_1918);
    or_ln340_5_fu_1014_p2 <= (xor_ln340_5_fu_1009_p2 or tmp_32_reg_1932);
    or_ln340_6_fu_1038_p2 <= (xor_ln340_6_fu_1033_p2 or tmp_34_reg_1946);
    or_ln340_7_fu_1062_p2 <= (xor_ln340_7_fu_1057_p2 or tmp_36_reg_1960);
    or_ln340_8_fu_1086_p2 <= (xor_ln340_8_fu_1081_p2 or tmp_38_reg_1974);
    or_ln340_9_fu_1110_p2 <= (xor_ln340_9_fu_1105_p2 or tmp_40_reg_1988);
    or_ln340_fu_894_p2 <= (xor_ln340_fu_889_p2 or tmp_22_reg_1862);
    p_Result_18_fu_1443_p3 <= p_Val2_22_fu_1439_p2(17 downto 17);
    p_Result_19_fu_1521_p3 <= p_Val2_25_fu_1511_p2(17 downto 17);
    p_Result_s_fu_1431_p3 <= ret_V_fu_1425_p2(18 downto 18);
    p_Val2_22_fu_1439_p2 <= std_logic_vector(signed(p_Val2_1_reg_2221) + signed(p_Val2_19_reg_2215));
    p_Val2_23_fu_1505_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_8_V_1_reg_2196),18));
    p_Val2_24_fu_1508_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_9_V_1_reg_2208),18));
    p_Val2_25_fu_1511_p2 <= std_logic_vector(unsigned(p_Val2_24_fu_1508_p1) + unsigned(p_Val2_23_fu_1505_p1));
    p_Val2_26_fu_1497_p3 <= 
        select_ln340_20_fu_1481_p3 when (or_ln340_10_fu_1475_p2(0) = '1') else 
        select_ln388_10_fu_1489_p3;
    p_Val2_27_fu_1529_p3 <= 
        ap_const_lv17_1FFFF when (p_Result_19_fu_1521_p3(0) = '1') else 
        add_ln746_fu_1517_p2;
    p_Val2_29_fu_1560_p2 <= std_logic_vector(unsigned(zext_ln746_fu_1537_p1) + unsigned(p_Val2_26_reg_2227));

    res_V_data_0_V_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, res_V_data_0_V_full_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            res_V_data_0_V_blk_n <= res_V_data_0_V_full_n;
        else 
            res_V_data_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_0_V_din <= tmp_data_0_V_reg_2284;

    res_V_data_0_V_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            res_V_data_0_V_write <= ap_const_logic_1;
        else 
            res_V_data_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_1_V_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, res_V_data_1_V_full_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            res_V_data_1_V_blk_n <= res_V_data_1_V_full_n;
        else 
            res_V_data_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_1_V_din <= tmp_data_1_V_reg_2294;

    res_V_data_1_V_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            res_V_data_1_V_write <= ap_const_logic_1;
        else 
            res_V_data_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_2_V_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, res_V_data_2_V_full_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            res_V_data_2_V_blk_n <= res_V_data_2_V_full_n;
        else 
            res_V_data_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_2_V_din <= tmp_data_2_V_reg_2304;

    res_V_data_2_V_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            res_V_data_2_V_write <= ap_const_logic_1;
        else 
            res_V_data_2_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_3_V_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, res_V_data_3_V_full_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            res_V_data_3_V_blk_n <= res_V_data_3_V_full_n;
        else 
            res_V_data_3_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_3_V_din <= tmp_data_3_V_reg_2314;

    res_V_data_3_V_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            res_V_data_3_V_write <= ap_const_logic_1;
        else 
            res_V_data_3_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_4_V_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, res_V_data_4_V_full_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            res_V_data_4_V_blk_n <= res_V_data_4_V_full_n;
        else 
            res_V_data_4_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_4_V_din <= tmp_data_4_V_reg_2324;

    res_V_data_4_V_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            res_V_data_4_V_write <= ap_const_logic_1;
        else 
            res_V_data_4_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_5_V_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, res_V_data_5_V_full_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            res_V_data_5_V_blk_n <= res_V_data_5_V_full_n;
        else 
            res_V_data_5_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_5_V_din <= tmp_data_5_V_reg_2334;

    res_V_data_5_V_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            res_V_data_5_V_write <= ap_const_logic_1;
        else 
            res_V_data_5_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_6_V_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, res_V_data_6_V_full_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            res_V_data_6_V_blk_n <= res_V_data_6_V_full_n;
        else 
            res_V_data_6_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_6_V_din <= tmp_data_6_V_reg_2344;

    res_V_data_6_V_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            res_V_data_6_V_write <= ap_const_logic_1;
        else 
            res_V_data_6_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_7_V_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, res_V_data_7_V_full_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            res_V_data_7_V_blk_n <= res_V_data_7_V_full_n;
        else 
            res_V_data_7_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_7_V_din <= tmp_data_7_V_reg_2354;

    res_V_data_7_V_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            res_V_data_7_V_write <= ap_const_logic_1;
        else 
            res_V_data_7_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_8_V_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, res_V_data_8_V_full_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            res_V_data_8_V_blk_n <= res_V_data_8_V_full_n;
        else 
            res_V_data_8_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_8_V_din <= tmp_data_8_V_reg_2364;

    res_V_data_8_V_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            res_V_data_8_V_write <= ap_const_logic_1;
        else 
            res_V_data_8_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_9_V_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, res_V_data_9_V_full_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            res_V_data_9_V_blk_n <= res_V_data_9_V_full_n;
        else 
            res_V_data_9_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_9_V_din <= tmp_data_9_V_reg_2374;

    res_V_data_9_V_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            res_V_data_9_V_write <= ap_const_logic_1;
        else 
            res_V_data_9_V_write <= ap_const_logic_0;
        end if; 
    end process;

    ret_V_1_fu_1546_p2 <= std_logic_vector(signed(lhs_V_1_fu_1540_p1) + signed(rhs_V_1_fu_1543_p1));
    ret_V_fu_1425_p2 <= std_logic_vector(signed(lhs_V_fu_1419_p1) + signed(rhs_V_fu_1422_p1));
    rhs_V_1_fu_1543_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_27_reg_2233),19));
        rhs_V_fu_1422_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_1_reg_2221),19));

    select_ln340_10_fu_1225_p3 <= 
        ap_const_lv8_7F when (xor_ln340_15_fu_1005_p2(0) = '1') else 
        tmp_15_reg_2025;
    select_ln340_12_fu_1247_p3 <= 
        ap_const_lv8_7F when (xor_ln340_16_fu_1029_p2(0) = '1') else 
        tmp_16_reg_2031;
    select_ln340_14_fu_1269_p3 <= 
        ap_const_lv8_7F when (xor_ln340_17_fu_1053_p2(0) = '1') else 
        tmp_17_reg_2037;
    select_ln340_16_fu_1291_p3 <= 
        ap_const_lv8_7F when (xor_ln340_18_fu_1077_p2(0) = '1') else 
        tmp_18_reg_2043;
    select_ln340_18_fu_1313_p3 <= 
        ap_const_lv8_7F when (xor_ln340_19_fu_1101_p2(0) = '1') else 
        tmp_19_reg_2049;
    select_ln340_20_fu_1481_p3 <= 
        ap_const_lv18_1FFFF when (xor_ln340_20_fu_1463_p2(0) = '1') else 
        p_Val2_22_fu_1439_p2;
    select_ln340_22_fu_1607_p3 <= 
        ap_const_lv8_7F when (xor_ln340_22_fu_1593_p2(0) = '1') else 
        tmp_20_reg_2253;
    select_ln340_2_fu_1137_p3 <= 
        ap_const_lv8_7F when (xor_ln340_11_fu_909_p2(0) = '1') else 
        tmp_11_reg_2001;
    select_ln340_4_fu_1159_p3 <= 
        ap_const_lv8_7F when (xor_ln340_12_fu_933_p2(0) = '1') else 
        tmp_12_reg_2007;
    select_ln340_6_fu_1181_p3 <= 
        ap_const_lv8_7F when (xor_ln340_13_fu_957_p2(0) = '1') else 
        tmp_13_reg_2013;
    select_ln340_8_fu_1203_p3 <= 
        ap_const_lv8_7F when (xor_ln340_14_fu_981_p2(0) = '1') else 
        tmp_14_reg_2019;
    select_ln340_fu_1115_p3 <= 
        ap_const_lv8_7F when (xor_ln340_10_fu_885_p2(0) = '1') else 
        tmp_reg_1995;
    select_ln388_10_fu_1489_p3 <= 
        ap_const_lv18_20000 when (underflow_fu_1457_p2(0) = '1') else 
        p_Val2_22_fu_1439_p2;
    select_ln388_11_fu_1614_p3 <= 
        ap_const_lv8_80 when (underflow_1_fu_1588_p2(0) = '1') else 
        tmp_20_reg_2253;
    select_ln388_1_fu_1144_p3 <= 
        ap_const_lv8_80 when (and_ln786_1_fu_904_p2(0) = '1') else 
        tmp_11_reg_2001;
    select_ln388_2_fu_1166_p3 <= 
        ap_const_lv8_80 when (and_ln786_2_fu_928_p2(0) = '1') else 
        tmp_12_reg_2007;
    select_ln388_3_fu_1188_p3 <= 
        ap_const_lv8_80 when (and_ln786_3_fu_952_p2(0) = '1') else 
        tmp_13_reg_2013;
    select_ln388_4_fu_1210_p3 <= 
        ap_const_lv8_80 when (and_ln786_4_fu_976_p2(0) = '1') else 
        tmp_14_reg_2019;
    select_ln388_5_fu_1232_p3 <= 
        ap_const_lv8_80 when (and_ln786_5_fu_1000_p2(0) = '1') else 
        tmp_15_reg_2025;
    select_ln388_6_fu_1254_p3 <= 
        ap_const_lv8_80 when (and_ln786_6_fu_1024_p2(0) = '1') else 
        tmp_16_reg_2031;
    select_ln388_7_fu_1276_p3 <= 
        ap_const_lv8_80 when (and_ln786_7_fu_1048_p2(0) = '1') else 
        tmp_17_reg_2037;
    select_ln388_8_fu_1298_p3 <= 
        ap_const_lv8_80 when (and_ln786_8_fu_1072_p2(0) = '1') else 
        tmp_18_reg_2043;
    select_ln388_9_fu_1320_p3 <= 
        ap_const_lv8_80 when (and_ln786_9_fu_1096_p2(0) = '1') else 
        tmp_19_reg_2049;
    select_ln388_fu_1122_p3 <= 
        ap_const_lv8_80 when (and_ln786_fu_880_p2(0) = '1') else 
        tmp_reg_1995;
    select_ln65_1_fu_448_p3 <= 
        data_array_3_V_reg_1758 when (icmp_ln1496_1_reg_1812(0) = '1') else 
        data_array_2_V_reg_1751;
    select_ln65_2_fu_459_p3 <= 
        select_ln65_1_fu_448_p3 when (icmp_ln1496_2_fu_453_p2(0) = '1') else 
        select_ln65_fu_443_p3;
    select_ln65_3_fu_467_p3 <= 
        data_array_5_V_reg_1772 when (icmp_ln1496_3_reg_1817(0) = '1') else 
        data_array_4_V_reg_1765;
    select_ln65_4_fu_472_p3 <= 
        data_array_7_V_reg_1786 when (icmp_ln1496_4_reg_1822(0) = '1') else 
        data_array_6_V_reg_1779;
    select_ln65_5_fu_483_p3 <= 
        select_ln65_4_fu_472_p3 when (icmp_ln1496_5_fu_477_p2(0) = '1') else 
        select_ln65_3_fu_467_p3;
    select_ln65_6_fu_495_p3 <= 
        select_ln65_5_reg_1833 when (icmp_ln1496_6_fu_491_p2(0) = '1') else 
        select_ln65_2_reg_1827;
    select_ln65_7_fu_505_p3 <= 
        data_array_9_V_reg_1800 when (icmp_ln1496_7_reg_1845(0) = '1') else 
        data_array_8_V_reg_1793;
    select_ln65_fu_443_p3 <= 
        data_array_1_V_reg_1744 when (icmp_ln1496_reg_1807(0) = '1') else 
        data_array_0_V_reg_1737;
        sext_ln241_fu_1633_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(inv_exp_sum_V_reg_2269),26));

        sext_ln703_10_fu_750_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_array_9_V_reg_1800),17));

        sext_ln703_1_fu_525_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_max_V_reg_1850),17));

        sext_ln703_2_fu_550_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_array_1_V_reg_1744),17));

        sext_ln703_3_fu_575_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_array_2_V_reg_1751),17));

        sext_ln703_4_fu_600_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_array_3_V_reg_1758),17));

        sext_ln703_5_fu_625_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_array_4_V_reg_1765),17));

        sext_ln703_6_fu_650_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_array_5_V_reg_1772),17));

        sext_ln703_7_fu_675_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_array_6_V_reg_1779),17));

        sext_ln703_8_fu_700_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_array_7_V_reg_1786),17));

        sext_ln703_9_fu_725_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_array_8_V_reg_1793),17));

        sext_ln703_fu_522_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_array_0_V_reg_1737),17));

    sub_ln1193_1_fu_553_p2 <= std_logic_vector(signed(sext_ln703_2_fu_550_p1) - signed(sext_ln703_1_fu_525_p1));
    sub_ln1193_2_fu_578_p2 <= std_logic_vector(signed(sext_ln703_3_fu_575_p1) - signed(sext_ln703_1_fu_525_p1));
    sub_ln1193_3_fu_603_p2 <= std_logic_vector(signed(sext_ln703_4_fu_600_p1) - signed(sext_ln703_1_fu_525_p1));
    sub_ln1193_4_fu_628_p2 <= std_logic_vector(signed(sext_ln703_5_fu_625_p1) - signed(sext_ln703_1_fu_525_p1));
    sub_ln1193_5_fu_653_p2 <= std_logic_vector(signed(sext_ln703_6_fu_650_p1) - signed(sext_ln703_1_fu_525_p1));
    sub_ln1193_6_fu_678_p2 <= std_logic_vector(signed(sext_ln703_7_fu_675_p1) - signed(sext_ln703_1_fu_525_p1));
    sub_ln1193_7_fu_703_p2 <= std_logic_vector(signed(sext_ln703_8_fu_700_p1) - signed(sext_ln703_1_fu_525_p1));
    sub_ln1193_8_fu_728_p2 <= std_logic_vector(signed(sext_ln703_9_fu_725_p1) - signed(sext_ln703_1_fu_525_p1));
    sub_ln1193_9_fu_753_p2 <= std_logic_vector(signed(sext_ln703_10_fu_750_p1) - signed(sext_ln703_1_fu_525_p1));
    sub_ln1193_fu_528_p2 <= std_logic_vector(signed(sext_ln703_fu_522_p1) - signed(sext_ln703_1_fu_525_p1));
    underflow_1_fu_1588_p2 <= (xor_ln786_11_fu_1583_p2 and p_Result_20_reg_2239);
    underflow_fu_1457_p2 <= (xor_ln786_10_fu_1451_p2 and p_Result_s_fu_1431_p3);
    x_max_V_fu_515_p3 <= 
        select_ln65_7_fu_505_p3 when (icmp_ln1496_8_fu_510_p2(0) = '1') else 
        select_ln65_6_reg_1839;
    xor_ln340_10_fu_885_p2 <= (tmp_22_reg_1862 xor tmp_21_reg_1855);
    xor_ln340_11_fu_909_p2 <= (tmp_24_reg_1876 xor tmp_23_reg_1869);
    xor_ln340_12_fu_933_p2 <= (tmp_26_reg_1890 xor tmp_25_reg_1883);
    xor_ln340_13_fu_957_p2 <= (tmp_28_reg_1904 xor tmp_27_reg_1897);
    xor_ln340_14_fu_981_p2 <= (tmp_30_reg_1918 xor tmp_29_reg_1911);
    xor_ln340_15_fu_1005_p2 <= (tmp_32_reg_1932 xor tmp_31_reg_1925);
    xor_ln340_16_fu_1029_p2 <= (tmp_34_reg_1946 xor tmp_33_reg_1939);
    xor_ln340_17_fu_1053_p2 <= (tmp_36_reg_1960 xor tmp_35_reg_1953);
    xor_ln340_18_fu_1077_p2 <= (tmp_38_reg_1974 xor tmp_37_reg_1967);
    xor_ln340_19_fu_1101_p2 <= (tmp_40_reg_1988 xor tmp_39_reg_1981);
    xor_ln340_1_fu_913_p2 <= (tmp_23_reg_1869 xor ap_const_lv1_1);
    xor_ln340_20_fu_1463_p2 <= (p_Result_s_fu_1431_p3 xor p_Result_18_fu_1443_p3);
    xor_ln340_21_fu_1469_p2 <= (p_Result_s_fu_1431_p3 xor ap_const_lv1_1);
    xor_ln340_22_fu_1593_p2 <= (p_Result_21_reg_2246 xor p_Result_20_reg_2239);
    xor_ln340_23_fu_1597_p2 <= (p_Result_20_reg_2239 xor ap_const_lv1_1);
    xor_ln340_2_fu_937_p2 <= (tmp_25_reg_1883 xor ap_const_lv1_1);
    xor_ln340_3_fu_961_p2 <= (tmp_27_reg_1897 xor ap_const_lv1_1);
    xor_ln340_4_fu_985_p2 <= (tmp_29_reg_1911 xor ap_const_lv1_1);
    xor_ln340_5_fu_1009_p2 <= (tmp_31_reg_1925 xor ap_const_lv1_1);
    xor_ln340_6_fu_1033_p2 <= (tmp_33_reg_1939 xor ap_const_lv1_1);
    xor_ln340_7_fu_1057_p2 <= (tmp_35_reg_1953 xor ap_const_lv1_1);
    xor_ln340_8_fu_1081_p2 <= (tmp_37_reg_1967 xor ap_const_lv1_1);
    xor_ln340_9_fu_1105_p2 <= (tmp_39_reg_1981 xor ap_const_lv1_1);
    xor_ln340_fu_889_p2 <= (tmp_21_reg_1855 xor ap_const_lv1_1);
    xor_ln786_10_fu_1451_p2 <= (p_Result_18_fu_1443_p3 xor ap_const_lv1_1);
    xor_ln786_11_fu_1583_p2 <= (p_Result_21_reg_2246 xor ap_const_lv1_1);
    xor_ln786_1_fu_899_p2 <= (tmp_24_reg_1876 xor ap_const_lv1_1);
    xor_ln786_2_fu_923_p2 <= (tmp_26_reg_1890 xor ap_const_lv1_1);
    xor_ln786_3_fu_947_p2 <= (tmp_28_reg_1904 xor ap_const_lv1_1);
    xor_ln786_4_fu_971_p2 <= (tmp_30_reg_1918 xor ap_const_lv1_1);
    xor_ln786_5_fu_995_p2 <= (tmp_32_reg_1932 xor ap_const_lv1_1);
    xor_ln786_6_fu_1019_p2 <= (tmp_34_reg_1946 xor ap_const_lv1_1);
    xor_ln786_7_fu_1043_p2 <= (tmp_36_reg_1960 xor ap_const_lv1_1);
    xor_ln786_8_fu_1067_p2 <= (tmp_38_reg_1974 xor ap_const_lv1_1);
    xor_ln786_9_fu_1091_p2 <= (tmp_40_reg_1988 xor ap_const_lv1_1);
    xor_ln786_fu_875_p2 <= (tmp_22_reg_1862 xor ap_const_lv1_1);
    y_V_10_fu_1621_p3 <= 
        select_ln340_22_fu_1607_p3 when (or_ln340_11_fu_1602_p2(0) = '1') else 
        select_ln388_11_fu_1614_p3;
    y_V_1_fu_1151_p3 <= 
        select_ln340_2_fu_1137_p3 when (or_ln340_1_fu_918_p2(0) = '1') else 
        select_ln388_1_fu_1144_p3;
    y_V_2_fu_1173_p3 <= 
        select_ln340_4_fu_1159_p3 when (or_ln340_2_fu_942_p2(0) = '1') else 
        select_ln388_2_fu_1166_p3;
    y_V_3_fu_1195_p3 <= 
        select_ln340_6_fu_1181_p3 when (or_ln340_3_fu_966_p2(0) = '1') else 
        select_ln388_3_fu_1188_p3;
    y_V_4_fu_1217_p3 <= 
        select_ln340_8_fu_1203_p3 when (or_ln340_4_fu_990_p2(0) = '1') else 
        select_ln388_4_fu_1210_p3;
    y_V_5_fu_1239_p3 <= 
        select_ln340_10_fu_1225_p3 when (or_ln340_5_fu_1014_p2(0) = '1') else 
        select_ln388_5_fu_1232_p3;
    y_V_6_fu_1261_p3 <= 
        select_ln340_12_fu_1247_p3 when (or_ln340_6_fu_1038_p2(0) = '1') else 
        select_ln388_6_fu_1254_p3;
    y_V_7_fu_1283_p3 <= 
        select_ln340_14_fu_1269_p3 when (or_ln340_7_fu_1062_p2(0) = '1') else 
        select_ln388_7_fu_1276_p3;
    y_V_8_fu_1305_p3 <= 
        select_ln340_16_fu_1291_p3 when (or_ln340_8_fu_1086_p2(0) = '1') else 
        select_ln388_8_fu_1298_p3;
    y_V_9_fu_1327_p3 <= 
        select_ln340_18_fu_1313_p3 when (or_ln340_9_fu_1110_p2(0) = '1') else 
        select_ln388_9_fu_1320_p3;
    y_V_fu_1129_p3 <= 
        select_ln340_fu_1115_p3 when (or_ln340_fu_894_p2(0) = '1') else 
        select_ln388_fu_1122_p3;
    zext_ln1118_1_fu_1641_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_1_V_1_reg_2121_pp0_iter2_reg),26));
    zext_ln1118_2_fu_1645_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_2_V_1_reg_2132_pp0_iter3_reg),26));
    zext_ln1118_3_fu_1649_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_3_V_1_reg_2143_pp0_iter3_reg),26));
    zext_ln1118_4_fu_1653_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_4_V_1_reg_2154_pp0_iter3_reg),26));
    zext_ln1118_5_fu_1657_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_5_V_1_reg_2165_pp0_iter3_reg),26));
    zext_ln1118_6_fu_1661_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_6_V_1_reg_2176_pp0_iter3_reg),26));
    zext_ln1118_7_fu_1665_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_7_V_1_reg_2186_pp0_iter3_reg),26));
    zext_ln1118_8_fu_1669_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_8_V_1_reg_2196_pp0_iter3_reg),26));
    zext_ln1118_9_fu_1673_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_9_V_1_reg_2208_pp0_iter3_reg),26));
    zext_ln1118_fu_1637_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_0_V_1_reg_2110_pp0_iter2_reg),26));
    zext_ln225_1_fu_1339_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_1_reg_2060),64));
    zext_ln225_2_fu_1343_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_2_reg_2065),64));
    zext_ln225_3_fu_1347_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_3_reg_2070),64));
    zext_ln225_4_fu_1351_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_4_reg_2075),64));
    zext_ln225_5_fu_1355_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_5_reg_2080),64));
    zext_ln225_6_fu_1359_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_6_reg_2085),64));
    zext_ln225_7_fu_1392_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_7_reg_2090),64));
    zext_ln225_8_fu_1401_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_8_reg_2095),64));
    zext_ln225_9_fu_1410_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_9_reg_2100),64));
    zext_ln225_fu_1335_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_reg_2055),64));
    zext_ln235_fu_1629_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_10_reg_2259),64));
    zext_ln746_fu_1537_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_27_reg_2233),18));
end behav;
