
C:\Users\OniasC\Atollic\TrueSTUDIO\ARM_workspace_7.1\RTOS_try2\Debug\RTOS_try2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002d5c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08002eec  08002eec  00012eec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002f5c  08002f5c  00012f5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002f60  08002f60  00012f60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000024  20000000  08002f64  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020024  2**0
                  CONTENTS
  7 .bss          00001e68  20000028  20000028  00020028  2**3
                  ALLOC
  8 ._user_heap_stack 00000400  20001e90  20001e90  00020028  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000901c  00000000  00000000  00020054  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000197c  00000000  00000000  00029070  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000ae8  00000000  00000000  0002a9f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000009e0  00000000  00000000  0002b4d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000049b0  00000000  00000000  0002beb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003cc6  00000000  00000000  00030868  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007e  00000000  00000000  0003452e  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002c2c  00000000  00000000  000345ac  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000028 	.word	0x20000028
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08002ed4 	.word	0x08002ed4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000002c 	.word	0x2000002c
 80001cc:	08002ed4 	.word	0x08002ed4

080001d0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80001d0:	b480      	push	{r7}
 80001d2:	b083      	sub	sp, #12
 80001d4:	af00      	add	r7, sp, #0
 80001d6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80001d8:	687b      	ldr	r3, [r7, #4]
 80001da:	f103 0208 	add.w	r2, r3, #8
 80001de:	687b      	ldr	r3, [r7, #4]
 80001e0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80001e2:	687b      	ldr	r3, [r7, #4]
 80001e4:	f04f 32ff 	mov.w	r2, #4294967295
 80001e8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80001ea:	687b      	ldr	r3, [r7, #4]
 80001ec:	f103 0208 	add.w	r2, r3, #8
 80001f0:	687b      	ldr	r3, [r7, #4]
 80001f2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80001f4:	687b      	ldr	r3, [r7, #4]
 80001f6:	f103 0208 	add.w	r2, r3, #8
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80001fe:	687b      	ldr	r3, [r7, #4]
 8000200:	2200      	movs	r2, #0
 8000202:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8000204:	bf00      	nop
 8000206:	370c      	adds	r7, #12
 8000208:	46bd      	mov	sp, r7
 800020a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800020e:	4770      	bx	lr

08000210 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8000210:	b480      	push	{r7}
 8000212:	b083      	sub	sp, #12
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8000218:	687b      	ldr	r3, [r7, #4]
 800021a:	2200      	movs	r2, #0
 800021c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800021e:	bf00      	nop
 8000220:	370c      	adds	r7, #12
 8000222:	46bd      	mov	sp, r7
 8000224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000228:	4770      	bx	lr
 800022a:	bf00      	nop

0800022c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800022c:	b480      	push	{r7}
 800022e:	b085      	sub	sp, #20
 8000230:	af00      	add	r7, sp, #0
 8000232:	6078      	str	r0, [r7, #4]
 8000234:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	685b      	ldr	r3, [r3, #4]
 800023a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800023c:	683b      	ldr	r3, [r7, #0]
 800023e:	68fa      	ldr	r2, [r7, #12]
 8000240:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8000242:	68fb      	ldr	r3, [r7, #12]
 8000244:	689a      	ldr	r2, [r3, #8]
 8000246:	683b      	ldr	r3, [r7, #0]
 8000248:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800024a:	68fb      	ldr	r3, [r7, #12]
 800024c:	689b      	ldr	r3, [r3, #8]
 800024e:	683a      	ldr	r2, [r7, #0]
 8000250:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8000252:	68fb      	ldr	r3, [r7, #12]
 8000254:	683a      	ldr	r2, [r7, #0]
 8000256:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8000258:	683b      	ldr	r3, [r7, #0]
 800025a:	687a      	ldr	r2, [r7, #4]
 800025c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800025e:	687b      	ldr	r3, [r7, #4]
 8000260:	681b      	ldr	r3, [r3, #0]
 8000262:	1c5a      	adds	r2, r3, #1
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	601a      	str	r2, [r3, #0]
}
 8000268:	bf00      	nop
 800026a:	3714      	adds	r7, #20
 800026c:	46bd      	mov	sp, r7
 800026e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000272:	4770      	bx	lr

08000274 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8000274:	b480      	push	{r7}
 8000276:	b085      	sub	sp, #20
 8000278:	af00      	add	r7, sp, #0
 800027a:	6078      	str	r0, [r7, #4]
 800027c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800027e:	683b      	ldr	r3, [r7, #0]
 8000280:	681b      	ldr	r3, [r3, #0]
 8000282:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8000284:	68bb      	ldr	r3, [r7, #8]
 8000286:	f1b3 3fff 	cmp.w	r3, #4294967295
 800028a:	d103      	bne.n	8000294 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	691b      	ldr	r3, [r3, #16]
 8000290:	60fb      	str	r3, [r7, #12]
 8000292:	e00c      	b.n	80002ae <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000294:	687b      	ldr	r3, [r7, #4]
 8000296:	3308      	adds	r3, #8
 8000298:	60fb      	str	r3, [r7, #12]
 800029a:	e002      	b.n	80002a2 <vListInsert+0x2e>
 800029c:	68fb      	ldr	r3, [r7, #12]
 800029e:	685b      	ldr	r3, [r3, #4]
 80002a0:	60fb      	str	r3, [r7, #12]
 80002a2:	68fb      	ldr	r3, [r7, #12]
 80002a4:	685b      	ldr	r3, [r3, #4]
 80002a6:	681a      	ldr	r2, [r3, #0]
 80002a8:	68bb      	ldr	r3, [r7, #8]
 80002aa:	429a      	cmp	r2, r3
 80002ac:	d9f6      	bls.n	800029c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80002ae:	68fb      	ldr	r3, [r7, #12]
 80002b0:	685a      	ldr	r2, [r3, #4]
 80002b2:	683b      	ldr	r3, [r7, #0]
 80002b4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80002b6:	683b      	ldr	r3, [r7, #0]
 80002b8:	685b      	ldr	r3, [r3, #4]
 80002ba:	683a      	ldr	r2, [r7, #0]
 80002bc:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80002be:	683b      	ldr	r3, [r7, #0]
 80002c0:	68fa      	ldr	r2, [r7, #12]
 80002c2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80002c4:	68fb      	ldr	r3, [r7, #12]
 80002c6:	683a      	ldr	r2, [r7, #0]
 80002c8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80002ca:	683b      	ldr	r3, [r7, #0]
 80002cc:	687a      	ldr	r2, [r7, #4]
 80002ce:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	681b      	ldr	r3, [r3, #0]
 80002d4:	1c5a      	adds	r2, r3, #1
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	601a      	str	r2, [r3, #0]
}
 80002da:	bf00      	nop
 80002dc:	3714      	adds	r7, #20
 80002de:	46bd      	mov	sp, r7
 80002e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002e4:	4770      	bx	lr
 80002e6:	bf00      	nop

080002e8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80002e8:	b480      	push	{r7}
 80002ea:	b085      	sub	sp, #20
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	691b      	ldr	r3, [r3, #16]
 80002f4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80002f6:	687b      	ldr	r3, [r7, #4]
 80002f8:	685b      	ldr	r3, [r3, #4]
 80002fa:	687a      	ldr	r2, [r7, #4]
 80002fc:	6892      	ldr	r2, [r2, #8]
 80002fe:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8000300:	687b      	ldr	r3, [r7, #4]
 8000302:	689b      	ldr	r3, [r3, #8]
 8000304:	687a      	ldr	r2, [r7, #4]
 8000306:	6852      	ldr	r2, [r2, #4]
 8000308:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800030a:	68fb      	ldr	r3, [r7, #12]
 800030c:	685a      	ldr	r2, [r3, #4]
 800030e:	687b      	ldr	r3, [r7, #4]
 8000310:	429a      	cmp	r2, r3
 8000312:	d103      	bne.n	800031c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	689a      	ldr	r2, [r3, #8]
 8000318:	68fb      	ldr	r3, [r7, #12]
 800031a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	2200      	movs	r2, #0
 8000320:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8000322:	68fb      	ldr	r3, [r7, #12]
 8000324:	681b      	ldr	r3, [r3, #0]
 8000326:	1e5a      	subs	r2, r3, #1
 8000328:	68fb      	ldr	r3, [r7, #12]
 800032a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800032c:	68fb      	ldr	r3, [r7, #12]
 800032e:	681b      	ldr	r3, [r3, #0]
}
 8000330:	4618      	mov	r0, r3
 8000332:	3714      	adds	r7, #20
 8000334:	46bd      	mov	sp, r7
 8000336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800033a:	4770      	bx	lr

0800033c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800033c:	b480      	push	{r7}
 800033e:	b085      	sub	sp, #20
 8000340:	af00      	add	r7, sp, #0
 8000342:	60f8      	str	r0, [r7, #12]
 8000344:	60b9      	str	r1, [r7, #8]
 8000346:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8000348:	68fb      	ldr	r3, [r7, #12]
 800034a:	3b04      	subs	r3, #4
 800034c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800034e:	68fb      	ldr	r3, [r7, #12]
 8000350:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000354:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8000356:	68fb      	ldr	r3, [r7, #12]
 8000358:	3b04      	subs	r3, #4
 800035a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800035c:	68bb      	ldr	r3, [r7, #8]
 800035e:	f023 0201 	bic.w	r2, r3, #1
 8000362:	68fb      	ldr	r3, [r7, #12]
 8000364:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8000366:	68fb      	ldr	r3, [r7, #12]
 8000368:	3b04      	subs	r3, #4
 800036a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800036c:	4a0c      	ldr	r2, [pc, #48]	; (80003a0 <pxPortInitialiseStack+0x64>)
 800036e:	68fb      	ldr	r3, [r7, #12]
 8000370:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8000372:	68fb      	ldr	r3, [r7, #12]
 8000374:	3b14      	subs	r3, #20
 8000376:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8000378:	687a      	ldr	r2, [r7, #4]
 800037a:	68fb      	ldr	r3, [r7, #12]
 800037c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800037e:	68fb      	ldr	r3, [r7, #12]
 8000380:	3b04      	subs	r3, #4
 8000382:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 8000384:	68fb      	ldr	r3, [r7, #12]
 8000386:	f06f 0202 	mvn.w	r2, #2
 800038a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800038c:	68fb      	ldr	r3, [r7, #12]
 800038e:	3b20      	subs	r3, #32
 8000390:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8000392:	68fb      	ldr	r3, [r7, #12]
}
 8000394:	4618      	mov	r0, r3
 8000396:	3714      	adds	r7, #20
 8000398:	46bd      	mov	sp, r7
 800039a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800039e:	4770      	bx	lr
 80003a0:	080003a5 	.word	0x080003a5

080003a4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80003a4:	b480      	push	{r7}
 80003a6:	b083      	sub	sp, #12
 80003a8:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80003aa:	4b0c      	ldr	r3, [pc, #48]	; (80003dc <prvTaskExitError+0x38>)
 80003ac:	681b      	ldr	r3, [r3, #0]
 80003ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80003b2:	d009      	beq.n	80003c8 <prvTaskExitError+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80003b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80003b8:	f383 8811 	msr	BASEPRI, r3
 80003bc:	f3bf 8f6f 	isb	sy
 80003c0:	f3bf 8f4f 	dsb	sy
 80003c4:	603b      	str	r3, [r7, #0]
 80003c6:	e7fe      	b.n	80003c6 <prvTaskExitError+0x22>
 80003c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80003cc:	f383 8811 	msr	BASEPRI, r3
 80003d0:	f3bf 8f6f 	isb	sy
 80003d4:	f3bf 8f4f 	dsb	sy
 80003d8:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	for( ;; );
 80003da:	e7fe      	b.n	80003da <prvTaskExitError+0x36>
 80003dc:	20000000 	.word	0x20000000

080003e0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80003e0:	4b07      	ldr	r3, [pc, #28]	; (8000400 <pxCurrentTCBConst2>)
 80003e2:	6819      	ldr	r1, [r3, #0]
 80003e4:	6808      	ldr	r0, [r1, #0]
 80003e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80003ea:	f380 8809 	msr	PSP, r0
 80003ee:	f3bf 8f6f 	isb	sy
 80003f2:	f04f 0000 	mov.w	r0, #0
 80003f6:	f380 8811 	msr	BASEPRI, r0
 80003fa:	4770      	bx	lr
 80003fc:	f3af 8000 	nop.w

08000400 <pxCurrentTCBConst2>:
 8000400:	20001c54 	.word	0x20001c54
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8000404:	bf00      	nop
 8000406:	bf00      	nop

08000408 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8000408:	4806      	ldr	r0, [pc, #24]	; (8000424 <prvPortStartFirstTask+0x1c>)
 800040a:	6800      	ldr	r0, [r0, #0]
 800040c:	6800      	ldr	r0, [r0, #0]
 800040e:	f380 8808 	msr	MSP, r0
 8000412:	b662      	cpsie	i
 8000414:	b661      	cpsie	f
 8000416:	f3bf 8f4f 	dsb	sy
 800041a:	f3bf 8f6f 	isb	sy
 800041e:	df00      	svc	0
 8000420:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8000422:	bf00      	nop
 8000424:	e000ed08 	.word	0xe000ed08

08000428 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8000428:	b580      	push	{r7, lr}
 800042a:	b086      	sub	sp, #24
 800042c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800042e:	4b3b      	ldr	r3, [pc, #236]	; (800051c <xPortStartScheduler+0xf4>)
 8000430:	681b      	ldr	r3, [r3, #0]
 8000432:	4a3b      	ldr	r2, [pc, #236]	; (8000520 <xPortStartScheduler+0xf8>)
 8000434:	4293      	cmp	r3, r2
 8000436:	d109      	bne.n	800044c <xPortStartScheduler+0x24>
 8000438:	f04f 0350 	mov.w	r3, #80	; 0x50
 800043c:	f383 8811 	msr	BASEPRI, r3
 8000440:	f3bf 8f6f 	isb	sy
 8000444:	f3bf 8f4f 	dsb	sy
 8000448:	60fb      	str	r3, [r7, #12]
 800044a:	e7fe      	b.n	800044a <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800044c:	4b33      	ldr	r3, [pc, #204]	; (800051c <xPortStartScheduler+0xf4>)
 800044e:	681b      	ldr	r3, [r3, #0]
 8000450:	4a34      	ldr	r2, [pc, #208]	; (8000524 <xPortStartScheduler+0xfc>)
 8000452:	4293      	cmp	r3, r2
 8000454:	d109      	bne.n	800046a <xPortStartScheduler+0x42>
 8000456:	f04f 0350 	mov.w	r3, #80	; 0x50
 800045a:	f383 8811 	msr	BASEPRI, r3
 800045e:	f3bf 8f6f 	isb	sy
 8000462:	f3bf 8f4f 	dsb	sy
 8000466:	613b      	str	r3, [r7, #16]
 8000468:	e7fe      	b.n	8000468 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800046a:	4b2f      	ldr	r3, [pc, #188]	; (8000528 <xPortStartScheduler+0x100>)
 800046c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800046e:	697b      	ldr	r3, [r7, #20]
 8000470:	781b      	ldrb	r3, [r3, #0]
 8000472:	b2db      	uxtb	r3, r3
 8000474:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8000476:	697b      	ldr	r3, [r7, #20]
 8000478:	22ff      	movs	r2, #255	; 0xff
 800047a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800047c:	697b      	ldr	r3, [r7, #20]
 800047e:	781b      	ldrb	r3, [r3, #0]
 8000480:	b2db      	uxtb	r3, r3
 8000482:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8000484:	79fb      	ldrb	r3, [r7, #7]
 8000486:	b2db      	uxtb	r3, r3
 8000488:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800048c:	b2da      	uxtb	r2, r3
 800048e:	4b27      	ldr	r3, [pc, #156]	; (800052c <xPortStartScheduler+0x104>)
 8000490:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8000492:	4b27      	ldr	r3, [pc, #156]	; (8000530 <xPortStartScheduler+0x108>)
 8000494:	2207      	movs	r2, #7
 8000496:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8000498:	e009      	b.n	80004ae <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 800049a:	4b25      	ldr	r3, [pc, #148]	; (8000530 <xPortStartScheduler+0x108>)
 800049c:	681b      	ldr	r3, [r3, #0]
 800049e:	3b01      	subs	r3, #1
 80004a0:	4a23      	ldr	r2, [pc, #140]	; (8000530 <xPortStartScheduler+0x108>)
 80004a2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80004a4:	79fb      	ldrb	r3, [r7, #7]
 80004a6:	b2db      	uxtb	r3, r3
 80004a8:	005b      	lsls	r3, r3, #1
 80004aa:	b2db      	uxtb	r3, r3
 80004ac:	71fb      	strb	r3, [r7, #7]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80004ae:	79fb      	ldrb	r3, [r7, #7]
 80004b0:	b2db      	uxtb	r3, r3
 80004b2:	b25b      	sxtb	r3, r3
 80004b4:	2b00      	cmp	r3, #0
 80004b6:	dbf0      	blt.n	800049a <xPortStartScheduler+0x72>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80004b8:	4b1d      	ldr	r3, [pc, #116]	; (8000530 <xPortStartScheduler+0x108>)
 80004ba:	681b      	ldr	r3, [r3, #0]
 80004bc:	021b      	lsls	r3, r3, #8
 80004be:	4a1c      	ldr	r2, [pc, #112]	; (8000530 <xPortStartScheduler+0x108>)
 80004c0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80004c2:	4b1b      	ldr	r3, [pc, #108]	; (8000530 <xPortStartScheduler+0x108>)
 80004c4:	681b      	ldr	r3, [r3, #0]
 80004c6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80004ca:	4a19      	ldr	r2, [pc, #100]	; (8000530 <xPortStartScheduler+0x108>)
 80004cc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80004ce:	68bb      	ldr	r3, [r7, #8]
 80004d0:	b2da      	uxtb	r2, r3
 80004d2:	697b      	ldr	r3, [r7, #20]
 80004d4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80004d6:	4a17      	ldr	r2, [pc, #92]	; (8000534 <xPortStartScheduler+0x10c>)
 80004d8:	4b16      	ldr	r3, [pc, #88]	; (8000534 <xPortStartScheduler+0x10c>)
 80004da:	681b      	ldr	r3, [r3, #0]
 80004dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80004e0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80004e2:	4a14      	ldr	r2, [pc, #80]	; (8000534 <xPortStartScheduler+0x10c>)
 80004e4:	4b13      	ldr	r3, [pc, #76]	; (8000534 <xPortStartScheduler+0x10c>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80004ec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80004ee:	f000 f8d3 	bl	8000698 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80004f2:	4b11      	ldr	r3, [pc, #68]	; (8000538 <xPortStartScheduler+0x110>)
 80004f4:	2200      	movs	r2, #0
 80004f6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80004f8:	f000 f8e2 	bl	80006c0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80004fc:	4a0f      	ldr	r2, [pc, #60]	; (800053c <xPortStartScheduler+0x114>)
 80004fe:	4b0f      	ldr	r3, [pc, #60]	; (800053c <xPortStartScheduler+0x114>)
 8000500:	681b      	ldr	r3, [r3, #0]
 8000502:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8000506:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8000508:	f7ff ff7e 	bl	8000408 <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 800050c:	f7ff ff4a 	bl	80003a4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8000510:	2300      	movs	r3, #0
}
 8000512:	4618      	mov	r0, r3
 8000514:	3718      	adds	r7, #24
 8000516:	46bd      	mov	sp, r7
 8000518:	bd80      	pop	{r7, pc}
 800051a:	bf00      	nop
 800051c:	e000ed00 	.word	0xe000ed00
 8000520:	410fc271 	.word	0x410fc271
 8000524:	410fc270 	.word	0x410fc270
 8000528:	e000e400 	.word	0xe000e400
 800052c:	20000044 	.word	0x20000044
 8000530:	20000048 	.word	0x20000048
 8000534:	e000ed20 	.word	0xe000ed20
 8000538:	20000000 	.word	0x20000000
 800053c:	e000ef34 	.word	0xe000ef34

08000540 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8000540:	b480      	push	{r7}
 8000542:	b083      	sub	sp, #12
 8000544:	af00      	add	r7, sp, #0
 8000546:	f04f 0350 	mov.w	r3, #80	; 0x50
 800054a:	f383 8811 	msr	BASEPRI, r3
 800054e:	f3bf 8f6f 	isb	sy
 8000552:	f3bf 8f4f 	dsb	sy
 8000556:	603b      	str	r3, [r7, #0]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8000558:	4b0e      	ldr	r3, [pc, #56]	; (8000594 <vPortEnterCritical+0x54>)
 800055a:	681b      	ldr	r3, [r3, #0]
 800055c:	3301      	adds	r3, #1
 800055e:	4a0d      	ldr	r2, [pc, #52]	; (8000594 <vPortEnterCritical+0x54>)
 8000560:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8000562:	4b0c      	ldr	r3, [pc, #48]	; (8000594 <vPortEnterCritical+0x54>)
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	2b01      	cmp	r3, #1
 8000568:	d10e      	bne.n	8000588 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800056a:	4b0b      	ldr	r3, [pc, #44]	; (8000598 <vPortEnterCritical+0x58>)
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	b2db      	uxtb	r3, r3
 8000570:	2b00      	cmp	r3, #0
 8000572:	d009      	beq.n	8000588 <vPortEnterCritical+0x48>
 8000574:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000578:	f383 8811 	msr	BASEPRI, r3
 800057c:	f3bf 8f6f 	isb	sy
 8000580:	f3bf 8f4f 	dsb	sy
 8000584:	607b      	str	r3, [r7, #4]
 8000586:	e7fe      	b.n	8000586 <vPortEnterCritical+0x46>
	}
}
 8000588:	bf00      	nop
 800058a:	370c      	adds	r7, #12
 800058c:	46bd      	mov	sp, r7
 800058e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000592:	4770      	bx	lr
 8000594:	20000000 	.word	0x20000000
 8000598:	e000ed04 	.word	0xe000ed04

0800059c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800059c:	b480      	push	{r7}
 800059e:	b083      	sub	sp, #12
 80005a0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80005a2:	4b11      	ldr	r3, [pc, #68]	; (80005e8 <vPortExitCritical+0x4c>)
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d109      	bne.n	80005be <vPortExitCritical+0x22>
 80005aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80005ae:	f383 8811 	msr	BASEPRI, r3
 80005b2:	f3bf 8f6f 	isb	sy
 80005b6:	f3bf 8f4f 	dsb	sy
 80005ba:	603b      	str	r3, [r7, #0]
 80005bc:	e7fe      	b.n	80005bc <vPortExitCritical+0x20>
	uxCriticalNesting--;
 80005be:	4b0a      	ldr	r3, [pc, #40]	; (80005e8 <vPortExitCritical+0x4c>)
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	3b01      	subs	r3, #1
 80005c4:	4a08      	ldr	r2, [pc, #32]	; (80005e8 <vPortExitCritical+0x4c>)
 80005c6:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80005c8:	4b07      	ldr	r3, [pc, #28]	; (80005e8 <vPortExitCritical+0x4c>)
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d104      	bne.n	80005da <vPortExitCritical+0x3e>
 80005d0:	2300      	movs	r3, #0
 80005d2:	607b      	str	r3, [r7, #4]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 80005da:	bf00      	nop
 80005dc:	370c      	adds	r7, #12
 80005de:	46bd      	mov	sp, r7
 80005e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop
 80005e8:	20000000 	.word	0x20000000
 80005ec:	00000000 	.word	0x00000000

080005f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80005f0:	f3ef 8009 	mrs	r0, PSP
 80005f4:	f3bf 8f6f 	isb	sy
 80005f8:	4b15      	ldr	r3, [pc, #84]	; (8000650 <pxCurrentTCBConst>)
 80005fa:	681a      	ldr	r2, [r3, #0]
 80005fc:	f01e 0f10 	tst.w	lr, #16
 8000600:	bf08      	it	eq
 8000602:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8000606:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800060a:	6010      	str	r0, [r2, #0]
 800060c:	f84d 3d04 	str.w	r3, [sp, #-4]!
 8000610:	f04f 0050 	mov.w	r0, #80	; 0x50
 8000614:	f380 8811 	msr	BASEPRI, r0
 8000618:	f3bf 8f4f 	dsb	sy
 800061c:	f3bf 8f6f 	isb	sy
 8000620:	f001 f8b4 	bl	800178c <vTaskSwitchContext>
 8000624:	f04f 0000 	mov.w	r0, #0
 8000628:	f380 8811 	msr	BASEPRI, r0
 800062c:	bc08      	pop	{r3}
 800062e:	6819      	ldr	r1, [r3, #0]
 8000630:	6808      	ldr	r0, [r1, #0]
 8000632:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000636:	f01e 0f10 	tst.w	lr, #16
 800063a:	bf08      	it	eq
 800063c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8000640:	f380 8809 	msr	PSP, r0
 8000644:	f3bf 8f6f 	isb	sy
 8000648:	4770      	bx	lr
 800064a:	bf00      	nop
 800064c:	f3af 8000 	nop.w

08000650 <pxCurrentTCBConst>:
 8000650:	20001c54 	.word	0x20001c54
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8000654:	bf00      	nop
 8000656:	bf00      	nop

08000658 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800065e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000662:	f383 8811 	msr	BASEPRI, r3
 8000666:	f3bf 8f6f 	isb	sy
 800066a:	f3bf 8f4f 	dsb	sy
 800066e:	603b      	str	r3, [r7, #0]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8000670:	f000 ffc8 	bl	8001604 <xTaskIncrementTick>
 8000674:	4603      	mov	r3, r0
 8000676:	2b00      	cmp	r3, #0
 8000678:	d003      	beq.n	8000682 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800067a:	4b06      	ldr	r3, [pc, #24]	; (8000694 <SysTick_Handler+0x3c>)
 800067c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000680:	601a      	str	r2, [r3, #0]
 8000682:	2300      	movs	r3, #0
 8000684:	607b      	str	r3, [r7, #4]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800068c:	bf00      	nop
 800068e:	3708      	adds	r7, #8
 8000690:	46bd      	mov	sp, r7
 8000692:	bd80      	pop	{r7, pc}
 8000694:	e000ed04 	.word	0xe000ed04

08000698 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8000698:	b480      	push	{r7}
 800069a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800069c:	4b05      	ldr	r3, [pc, #20]	; (80006b4 <vPortSetupTimerInterrupt+0x1c>)
 800069e:	4a06      	ldr	r2, [pc, #24]	; (80006b8 <vPortSetupTimerInterrupt+0x20>)
 80006a0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80006a2:	4b06      	ldr	r3, [pc, #24]	; (80006bc <vPortSetupTimerInterrupt+0x24>)
 80006a4:	2207      	movs	r2, #7
 80006a6:	601a      	str	r2, [r3, #0]
}
 80006a8:	bf00      	nop
 80006aa:	46bd      	mov	sp, r7
 80006ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b0:	4770      	bx	lr
 80006b2:	bf00      	nop
 80006b4:	e000e014 	.word	0xe000e014
 80006b8:	0002903f 	.word	0x0002903f
 80006bc:	e000e010 	.word	0xe000e010

080006c0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80006c0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80006d0 <vPortEnableVFP+0x10>
 80006c4:	6801      	ldr	r1, [r0, #0]
 80006c6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80006ca:	6001      	str	r1, [r0, #0]
 80006cc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80006ce:	bf00      	nop
 80006d0:	e000ed88 	.word	0xe000ed88

080006d4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80006d4:	b480      	push	{r7}
 80006d6:	b085      	sub	sp, #20
 80006d8:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 80006da:	f3ef 8305 	mrs	r3, IPSR
 80006de:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80006e0:	68fb      	ldr	r3, [r7, #12]
 80006e2:	2b0f      	cmp	r3, #15
 80006e4:	d913      	bls.n	800070e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80006e6:	4a16      	ldr	r2, [pc, #88]	; (8000740 <vPortValidateInterruptPriority+0x6c>)
 80006e8:	68fb      	ldr	r3, [r7, #12]
 80006ea:	4413      	add	r3, r2
 80006ec:	781b      	ldrb	r3, [r3, #0]
 80006ee:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80006f0:	4b14      	ldr	r3, [pc, #80]	; (8000744 <vPortValidateInterruptPriority+0x70>)
 80006f2:	781b      	ldrb	r3, [r3, #0]
 80006f4:	7afa      	ldrb	r2, [r7, #11]
 80006f6:	429a      	cmp	r2, r3
 80006f8:	d209      	bcs.n	800070e <vPortValidateInterruptPriority+0x3a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80006fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80006fe:	f383 8811 	msr	BASEPRI, r3
 8000702:	f3bf 8f6f 	isb	sy
 8000706:	f3bf 8f4f 	dsb	sy
 800070a:	603b      	str	r3, [r7, #0]
 800070c:	e7fe      	b.n	800070c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800070e:	4b0e      	ldr	r3, [pc, #56]	; (8000748 <vPortValidateInterruptPriority+0x74>)
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8000716:	4b0d      	ldr	r3, [pc, #52]	; (800074c <vPortValidateInterruptPriority+0x78>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	429a      	cmp	r2, r3
 800071c:	d909      	bls.n	8000732 <vPortValidateInterruptPriority+0x5e>
 800071e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000722:	f383 8811 	msr	BASEPRI, r3
 8000726:	f3bf 8f6f 	isb	sy
 800072a:	f3bf 8f4f 	dsb	sy
 800072e:	607b      	str	r3, [r7, #4]
 8000730:	e7fe      	b.n	8000730 <vPortValidateInterruptPriority+0x5c>
	}
 8000732:	bf00      	nop
 8000734:	3714      	adds	r7, #20
 8000736:	46bd      	mov	sp, r7
 8000738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073c:	4770      	bx	lr
 800073e:	bf00      	nop
 8000740:	e000e3f0 	.word	0xe000e3f0
 8000744:	20000044 	.word	0x20000044
 8000748:	e000ed0c 	.word	0xe000ed0c
 800074c:	20000048 	.word	0x20000048

08000750 <pvPortMalloc>:

static size_t xNextFreeByte = ( size_t ) 0;
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b084      	sub	sp, #16
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
void *pvReturn = NULL; 
 8000758:	2300      	movs	r3, #0
 800075a:	60fb      	str	r3, [r7, #12]

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if portBYTE_ALIGNMENT != 1
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	f003 0307 	and.w	r3, r3, #7
 8000762:	2b00      	cmp	r3, #0
 8000764:	d004      	beq.n	8000770 <pvPortMalloc+0x20>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	f023 0307 	bic.w	r3, r3, #7
 800076c:	3308      	adds	r3, #8
 800076e:	607b      	str	r3, [r7, #4]
		}
	#endif

	vTaskSuspendAll();
 8000770:	f000 fe8e 	bl	8001490 <vTaskSuspendAll>
	{
		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configTOTAL_HEAP_SIZE ) &&
 8000774:	4b12      	ldr	r3, [pc, #72]	; (80007c0 <pvPortMalloc+0x70>)
 8000776:	681a      	ldr	r2, [r3, #0]
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	4413      	add	r3, r2
 800077c:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8000780:	d212      	bcs.n	80007a8 <pvPortMalloc+0x58>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
 8000782:	4b0f      	ldr	r3, [pc, #60]	; (80007c0 <pvPortMalloc+0x70>)
 8000784:	681a      	ldr	r2, [r3, #0]
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	441a      	add	r2, r3
 800078a:	4b0d      	ldr	r3, [pc, #52]	; (80007c0 <pvPortMalloc+0x70>)
 800078c:	681b      	ldr	r3, [r3, #0]
	#endif

	vTaskSuspendAll();
	{
		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configTOTAL_HEAP_SIZE ) &&
 800078e:	429a      	cmp	r2, r3
 8000790:	d90a      	bls.n	80007a8 <pvPortMalloc+0x58>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = &( xHeap.ucHeap[ xNextFreeByte ] );
 8000792:	4b0b      	ldr	r3, [pc, #44]	; (80007c0 <pvPortMalloc+0x70>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	4a0b      	ldr	r2, [pc, #44]	; (80007c4 <pvPortMalloc+0x74>)
 8000798:	4413      	add	r3, r2
 800079a:	60fb      	str	r3, [r7, #12]
			xNextFreeByte += xWantedSize;			
 800079c:	4b08      	ldr	r3, [pc, #32]	; (80007c0 <pvPortMalloc+0x70>)
 800079e:	681a      	ldr	r2, [r3, #0]
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	4413      	add	r3, r2
 80007a4:	4a06      	ldr	r2, [pc, #24]	; (80007c0 <pvPortMalloc+0x70>)
 80007a6:	6013      	str	r3, [r2, #0]
		}	
	}
	xTaskResumeAll();
 80007a8:	f000 fe80 	bl	80014ac <xTaskResumeAll>
	
	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 80007ac:	68fb      	ldr	r3, [r7, #12]
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d101      	bne.n	80007b6 <pvPortMalloc+0x66>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 80007b2:	f002 fa55 	bl	8002c60 <vApplicationMallocFailedHook>
		}
	}
	#endif	

	return pvReturn;
 80007b6:	68fb      	ldr	r3, [r7, #12]
}
 80007b8:	4618      	mov	r0, r3
 80007ba:	3710      	adds	r7, #16
 80007bc:	46bd      	mov	sp, r7
 80007be:	bd80      	pop	{r7, pc}
 80007c0:	20001c50 	.word	0x20001c50
 80007c4:	20000050 	.word	0x20000050

080007c8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80007c8:	b480      	push	{r7}
 80007ca:	b083      	sub	sp, #12
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
	/* Memory cannot be freed using this scheme.  See heap_2.c and heap_3.c 
	for alternative implementations, and the memory management pages of 
	http://www.FreeRTOS.org for more information. */
	( void ) pv;
}
 80007d0:	bf00      	nop
 80007d2:	370c      	adds	r7, #12
 80007d4:	46bd      	mov	sp, r7
 80007d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007da:	4770      	bx	lr

080007dc <xPortGetFreeHeapSize>:
	xNextFreeByte = ( size_t ) 0;
}
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 80007dc:	b480      	push	{r7}
 80007de:	af00      	add	r7, sp, #0
	return ( configTOTAL_HEAP_SIZE - xNextFreeByte );
 80007e0:	4b04      	ldr	r3, [pc, #16]	; (80007f4 <xPortGetFreeHeapSize+0x18>)
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	f5c3 53e0 	rsb	r3, r3, #7168	; 0x1c00
}
 80007e8:	4618      	mov	r0, r3
 80007ea:	46bd      	mov	sp, r7
 80007ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f0:	4770      	bx	lr
 80007f2:	bf00      	nop
 80007f4:	20001c50 	.word	0x20001c50

080007f8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b084      	sub	sp, #16
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
 8000800:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8000806:	68fb      	ldr	r3, [r7, #12]
 8000808:	2b00      	cmp	r3, #0
 800080a:	d109      	bne.n	8000820 <xQueueGenericReset+0x28>
 800080c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000810:	f383 8811 	msr	BASEPRI, r3
 8000814:	f3bf 8f6f 	isb	sy
 8000818:	f3bf 8f4f 	dsb	sy
 800081c:	60bb      	str	r3, [r7, #8]
 800081e:	e7fe      	b.n	800081e <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8000820:	f7ff fe8e 	bl	8000540 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8000824:	68fb      	ldr	r3, [r7, #12]
 8000826:	681a      	ldr	r2, [r3, #0]
 8000828:	68fb      	ldr	r3, [r7, #12]
 800082a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800082c:	68f9      	ldr	r1, [r7, #12]
 800082e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8000830:	fb01 f303 	mul.w	r3, r1, r3
 8000834:	441a      	add	r2, r3
 8000836:	68fb      	ldr	r3, [r7, #12]
 8000838:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800083a:	68fb      	ldr	r3, [r7, #12]
 800083c:	2200      	movs	r2, #0
 800083e:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8000840:	68fb      	ldr	r3, [r7, #12]
 8000842:	681a      	ldr	r2, [r3, #0]
 8000844:	68fb      	ldr	r3, [r7, #12]
 8000846:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8000848:	68fb      	ldr	r3, [r7, #12]
 800084a:	681a      	ldr	r2, [r3, #0]
 800084c:	68fb      	ldr	r3, [r7, #12]
 800084e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000850:	3b01      	subs	r3, #1
 8000852:	68f9      	ldr	r1, [r7, #12]
 8000854:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8000856:	fb01 f303 	mul.w	r3, r1, r3
 800085a:	441a      	add	r2, r3
 800085c:	68fb      	ldr	r3, [r7, #12]
 800085e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8000860:	68fb      	ldr	r3, [r7, #12]
 8000862:	22ff      	movs	r2, #255	; 0xff
 8000864:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8000868:	68fb      	ldr	r3, [r7, #12]
 800086a:	22ff      	movs	r2, #255	; 0xff
 800086c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8000870:	683b      	ldr	r3, [r7, #0]
 8000872:	2b00      	cmp	r3, #0
 8000874:	d114      	bne.n	80008a0 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8000876:	68fb      	ldr	r3, [r7, #12]
 8000878:	691b      	ldr	r3, [r3, #16]
 800087a:	2b00      	cmp	r3, #0
 800087c:	d01a      	beq.n	80008b4 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800087e:	68fb      	ldr	r3, [r7, #12]
 8000880:	3310      	adds	r3, #16
 8000882:	4618      	mov	r0, r3
 8000884:	f001 f850 	bl	8001928 <xTaskRemoveFromEventList>
 8000888:	4603      	mov	r3, r0
 800088a:	2b00      	cmp	r3, #0
 800088c:	d012      	beq.n	80008b4 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800088e:	4b0d      	ldr	r3, [pc, #52]	; (80008c4 <xQueueGenericReset+0xcc>)
 8000890:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000894:	601a      	str	r2, [r3, #0]
 8000896:	f3bf 8f4f 	dsb	sy
 800089a:	f3bf 8f6f 	isb	sy
 800089e:	e009      	b.n	80008b4 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80008a0:	68fb      	ldr	r3, [r7, #12]
 80008a2:	3310      	adds	r3, #16
 80008a4:	4618      	mov	r0, r3
 80008a6:	f7ff fc93 	bl	80001d0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80008aa:	68fb      	ldr	r3, [r7, #12]
 80008ac:	3324      	adds	r3, #36	; 0x24
 80008ae:	4618      	mov	r0, r3
 80008b0:	f7ff fc8e 	bl	80001d0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80008b4:	f7ff fe72 	bl	800059c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80008b8:	2301      	movs	r3, #1
}
 80008ba:	4618      	mov	r0, r3
 80008bc:	3710      	adds	r7, #16
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	e000ed04 	.word	0xe000ed04

080008c8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b08a      	sub	sp, #40	; 0x28
 80008cc:	af02      	add	r7, sp, #8
 80008ce:	60f8      	str	r0, [r7, #12]
 80008d0:	60b9      	str	r1, [r7, #8]
 80008d2:	4613      	mov	r3, r2
 80008d4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80008d6:	68fb      	ldr	r3, [r7, #12]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d109      	bne.n	80008f0 <xQueueGenericCreate+0x28>
 80008dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80008e0:	f383 8811 	msr	BASEPRI, r3
 80008e4:	f3bf 8f6f 	isb	sy
 80008e8:	f3bf 8f4f 	dsb	sy
 80008ec:	613b      	str	r3, [r7, #16]
 80008ee:	e7fe      	b.n	80008ee <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 80008f0:	68bb      	ldr	r3, [r7, #8]
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d102      	bne.n	80008fc <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 80008f6:	2300      	movs	r3, #0
 80008f8:	61fb      	str	r3, [r7, #28]
 80008fa:	e004      	b.n	8000906 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80008fc:	68fb      	ldr	r3, [r7, #12]
 80008fe:	68ba      	ldr	r2, [r7, #8]
 8000900:	fb02 f303 	mul.w	r3, r2, r3
 8000904:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8000906:	69fb      	ldr	r3, [r7, #28]
 8000908:	3348      	adds	r3, #72	; 0x48
 800090a:	4618      	mov	r0, r3
 800090c:	f7ff ff20 	bl	8000750 <pvPortMalloc>
 8000910:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8000912:	69bb      	ldr	r3, [r7, #24]
 8000914:	2b00      	cmp	r3, #0
 8000916:	d00b      	beq.n	8000930 <xQueueGenericCreate+0x68>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8000918:	69bb      	ldr	r3, [r7, #24]
 800091a:	3348      	adds	r3, #72	; 0x48
 800091c:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800091e:	79fa      	ldrb	r2, [r7, #7]
 8000920:	69bb      	ldr	r3, [r7, #24]
 8000922:	9300      	str	r3, [sp, #0]
 8000924:	4613      	mov	r3, r2
 8000926:	697a      	ldr	r2, [r7, #20]
 8000928:	68b9      	ldr	r1, [r7, #8]
 800092a:	68f8      	ldr	r0, [r7, #12]
 800092c:	f000 f806 	bl	800093c <prvInitialiseNewQueue>
		}

		return pxNewQueue;
 8000930:	69bb      	ldr	r3, [r7, #24]
	}
 8000932:	4618      	mov	r0, r3
 8000934:	3720      	adds	r7, #32
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop

0800093c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b084      	sub	sp, #16
 8000940:	af00      	add	r7, sp, #0
 8000942:	60f8      	str	r0, [r7, #12]
 8000944:	60b9      	str	r1, [r7, #8]
 8000946:	607a      	str	r2, [r7, #4]
 8000948:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800094a:	68bb      	ldr	r3, [r7, #8]
 800094c:	2b00      	cmp	r3, #0
 800094e:	d103      	bne.n	8000958 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8000950:	69bb      	ldr	r3, [r7, #24]
 8000952:	69ba      	ldr	r2, [r7, #24]
 8000954:	601a      	str	r2, [r3, #0]
 8000956:	e002      	b.n	800095e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8000958:	69bb      	ldr	r3, [r7, #24]
 800095a:	687a      	ldr	r2, [r7, #4]
 800095c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800095e:	69bb      	ldr	r3, [r7, #24]
 8000960:	68fa      	ldr	r2, [r7, #12]
 8000962:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8000964:	69bb      	ldr	r3, [r7, #24]
 8000966:	68ba      	ldr	r2, [r7, #8]
 8000968:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800096a:	2101      	movs	r1, #1
 800096c:	69b8      	ldr	r0, [r7, #24]
 800096e:	f7ff ff43 	bl	80007f8 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8000972:	bf00      	nop
 8000974:	3710      	adds	r7, #16
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop

0800097c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b08e      	sub	sp, #56	; 0x38
 8000980:	af00      	add	r7, sp, #0
 8000982:	60f8      	str	r0, [r7, #12]
 8000984:	60b9      	str	r1, [r7, #8]
 8000986:	607a      	str	r2, [r7, #4]
 8000988:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800098a:	2300      	movs	r3, #0
 800098c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800098e:	68fb      	ldr	r3, [r7, #12]
 8000990:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8000992:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000994:	2b00      	cmp	r3, #0
 8000996:	d109      	bne.n	80009ac <xQueueGenericSend+0x30>
 8000998:	f04f 0350 	mov.w	r3, #80	; 0x50
 800099c:	f383 8811 	msr	BASEPRI, r3
 80009a0:	f3bf 8f6f 	isb	sy
 80009a4:	f3bf 8f4f 	dsb	sy
 80009a8:	61fb      	str	r3, [r7, #28]
 80009aa:	e7fe      	b.n	80009aa <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80009ac:	68bb      	ldr	r3, [r7, #8]
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d103      	bne.n	80009ba <xQueueGenericSend+0x3e>
 80009b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80009b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d101      	bne.n	80009be <xQueueGenericSend+0x42>
 80009ba:	2301      	movs	r3, #1
 80009bc:	e000      	b.n	80009c0 <xQueueGenericSend+0x44>
 80009be:	2300      	movs	r3, #0
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d109      	bne.n	80009d8 <xQueueGenericSend+0x5c>
 80009c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80009c8:	f383 8811 	msr	BASEPRI, r3
 80009cc:	f3bf 8f6f 	isb	sy
 80009d0:	f3bf 8f4f 	dsb	sy
 80009d4:	623b      	str	r3, [r7, #32]
 80009d6:	e7fe      	b.n	80009d6 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80009d8:	683b      	ldr	r3, [r7, #0]
 80009da:	2b02      	cmp	r3, #2
 80009dc:	d103      	bne.n	80009e6 <xQueueGenericSend+0x6a>
 80009de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80009e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80009e2:	2b01      	cmp	r3, #1
 80009e4:	d101      	bne.n	80009ea <xQueueGenericSend+0x6e>
 80009e6:	2301      	movs	r3, #1
 80009e8:	e000      	b.n	80009ec <xQueueGenericSend+0x70>
 80009ea:	2300      	movs	r3, #0
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d109      	bne.n	8000a04 <xQueueGenericSend+0x88>
 80009f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80009f4:	f383 8811 	msr	BASEPRI, r3
 80009f8:	f3bf 8f6f 	isb	sy
 80009fc:	f3bf 8f4f 	dsb	sy
 8000a00:	627b      	str	r3, [r7, #36]	; 0x24
 8000a02:	e7fe      	b.n	8000a02 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8000a04:	f001 f94c 	bl	8001ca0 <xTaskGetSchedulerState>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d102      	bne.n	8000a14 <xQueueGenericSend+0x98>
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d101      	bne.n	8000a18 <xQueueGenericSend+0x9c>
 8000a14:	2301      	movs	r3, #1
 8000a16:	e000      	b.n	8000a1a <xQueueGenericSend+0x9e>
 8000a18:	2300      	movs	r3, #0
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d109      	bne.n	8000a32 <xQueueGenericSend+0xb6>
 8000a1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000a22:	f383 8811 	msr	BASEPRI, r3
 8000a26:	f3bf 8f6f 	isb	sy
 8000a2a:	f3bf 8f4f 	dsb	sy
 8000a2e:	62bb      	str	r3, [r7, #40]	; 0x28
 8000a30:	e7fe      	b.n	8000a30 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8000a32:	f7ff fd85 	bl	8000540 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8000a36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a38:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000a3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000a3e:	429a      	cmp	r2, r3
 8000a40:	d302      	bcc.n	8000a48 <xQueueGenericSend+0xcc>
 8000a42:	683b      	ldr	r3, [r7, #0]
 8000a44:	2b02      	cmp	r3, #2
 8000a46:	d129      	bne.n	8000a9c <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8000a48:	683a      	ldr	r2, [r7, #0]
 8000a4a:	68b9      	ldr	r1, [r7, #8]
 8000a4c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000a4e:	f000 fa35 	bl	8000ebc <prvCopyDataToQueue>
 8000a52:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000a54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d010      	beq.n	8000a7e <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000a5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a5e:	3324      	adds	r3, #36	; 0x24
 8000a60:	4618      	mov	r0, r3
 8000a62:	f000 ff61 	bl	8001928 <xTaskRemoveFromEventList>
 8000a66:	4603      	mov	r3, r0
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d013      	beq.n	8000a94 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8000a6c:	4b3f      	ldr	r3, [pc, #252]	; (8000b6c <xQueueGenericSend+0x1f0>)
 8000a6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000a72:	601a      	str	r2, [r3, #0]
 8000a74:	f3bf 8f4f 	dsb	sy
 8000a78:	f3bf 8f6f 	isb	sy
 8000a7c:	e00a      	b.n	8000a94 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8000a7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d007      	beq.n	8000a94 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8000a84:	4b39      	ldr	r3, [pc, #228]	; (8000b6c <xQueueGenericSend+0x1f0>)
 8000a86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000a8a:	601a      	str	r2, [r3, #0]
 8000a8c:	f3bf 8f4f 	dsb	sy
 8000a90:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8000a94:	f7ff fd82 	bl	800059c <vPortExitCritical>
				return pdPASS;
 8000a98:	2301      	movs	r3, #1
 8000a9a:	e063      	b.n	8000b64 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d103      	bne.n	8000aaa <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8000aa2:	f7ff fd7b 	bl	800059c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	e05c      	b.n	8000b64 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8000aaa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d106      	bne.n	8000abe <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8000ab0:	f107 0314 	add.w	r3, r7, #20
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	f000 ff99 	bl	80019ec <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8000aba:	2301      	movs	r3, #1
 8000abc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8000abe:	f7ff fd6d 	bl	800059c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8000ac2:	f000 fce5 	bl	8001490 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8000ac6:	f7ff fd3b 	bl	8000540 <vPortEnterCritical>
 8000aca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000acc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000ad0:	b25b      	sxtb	r3, r3
 8000ad2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ad6:	d103      	bne.n	8000ae0 <xQueueGenericSend+0x164>
 8000ad8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ada:	2200      	movs	r2, #0
 8000adc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8000ae0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ae2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8000ae6:	b25b      	sxtb	r3, r3
 8000ae8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000aec:	d103      	bne.n	8000af6 <xQueueGenericSend+0x17a>
 8000aee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000af0:	2200      	movs	r2, #0
 8000af2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8000af6:	f7ff fd51 	bl	800059c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8000afa:	1d3a      	adds	r2, r7, #4
 8000afc:	f107 0314 	add.w	r3, r7, #20
 8000b00:	4611      	mov	r1, r2
 8000b02:	4618      	mov	r0, r3
 8000b04:	f000 ff96 	bl	8001a34 <xTaskCheckForTimeOut>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d124      	bne.n	8000b58 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8000b0e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000b10:	f000 facc 	bl	80010ac <prvIsQueueFull>
 8000b14:	4603      	mov	r3, r0
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d018      	beq.n	8000b4c <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8000b1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000b1c:	3310      	adds	r3, #16
 8000b1e:	687a      	ldr	r2, [r7, #4]
 8000b20:	4611      	mov	r1, r2
 8000b22:	4618      	mov	r0, r3
 8000b24:	f000 feb2 	bl	800188c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8000b28:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000b2a:	f000 fa57 	bl	8000fdc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8000b2e:	f000 fcbd 	bl	80014ac <xTaskResumeAll>
 8000b32:	4603      	mov	r3, r0
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	f47f af7c 	bne.w	8000a32 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8000b3a:	4b0c      	ldr	r3, [pc, #48]	; (8000b6c <xQueueGenericSend+0x1f0>)
 8000b3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000b40:	601a      	str	r2, [r3, #0]
 8000b42:	f3bf 8f4f 	dsb	sy
 8000b46:	f3bf 8f6f 	isb	sy
 8000b4a:	e772      	b.n	8000a32 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8000b4c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000b4e:	f000 fa45 	bl	8000fdc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8000b52:	f000 fcab 	bl	80014ac <xTaskResumeAll>
 8000b56:	e76c      	b.n	8000a32 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8000b58:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000b5a:	f000 fa3f 	bl	8000fdc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8000b5e:	f000 fca5 	bl	80014ac <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8000b62:	2300      	movs	r3, #0
		}
	}
}
 8000b64:	4618      	mov	r0, r3
 8000b66:	3738      	adds	r7, #56	; 0x38
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bd80      	pop	{r7, pc}
 8000b6c:	e000ed04 	.word	0xe000ed04

08000b70 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b08e      	sub	sp, #56	; 0x38
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	60f8      	str	r0, [r7, #12]
 8000b78:	60b9      	str	r1, [r7, #8]
 8000b7a:	607a      	str	r2, [r7, #4]
 8000b7c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8000b7e:	68fb      	ldr	r3, [r7, #12]
 8000b80:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8000b82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d109      	bne.n	8000b9c <xQueueGenericSendFromISR+0x2c>
 8000b88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000b8c:	f383 8811 	msr	BASEPRI, r3
 8000b90:	f3bf 8f6f 	isb	sy
 8000b94:	f3bf 8f4f 	dsb	sy
 8000b98:	617b      	str	r3, [r7, #20]
 8000b9a:	e7fe      	b.n	8000b9a <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000b9c:	68bb      	ldr	r3, [r7, #8]
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d103      	bne.n	8000baa <xQueueGenericSendFromISR+0x3a>
 8000ba2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d101      	bne.n	8000bae <xQueueGenericSendFromISR+0x3e>
 8000baa:	2301      	movs	r3, #1
 8000bac:	e000      	b.n	8000bb0 <xQueueGenericSendFromISR+0x40>
 8000bae:	2300      	movs	r3, #0
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d109      	bne.n	8000bc8 <xQueueGenericSendFromISR+0x58>
 8000bb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000bb8:	f383 8811 	msr	BASEPRI, r3
 8000bbc:	f3bf 8f6f 	isb	sy
 8000bc0:	f3bf 8f4f 	dsb	sy
 8000bc4:	61bb      	str	r3, [r7, #24]
 8000bc6:	e7fe      	b.n	8000bc6 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8000bc8:	683b      	ldr	r3, [r7, #0]
 8000bca:	2b02      	cmp	r3, #2
 8000bcc:	d103      	bne.n	8000bd6 <xQueueGenericSendFromISR+0x66>
 8000bce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000bd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000bd2:	2b01      	cmp	r3, #1
 8000bd4:	d101      	bne.n	8000bda <xQueueGenericSendFromISR+0x6a>
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	e000      	b.n	8000bdc <xQueueGenericSendFromISR+0x6c>
 8000bda:	2300      	movs	r3, #0
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d109      	bne.n	8000bf4 <xQueueGenericSendFromISR+0x84>
 8000be0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000be4:	f383 8811 	msr	BASEPRI, r3
 8000be8:	f3bf 8f6f 	isb	sy
 8000bec:	f3bf 8f4f 	dsb	sy
 8000bf0:	61fb      	str	r3, [r7, #28]
 8000bf2:	e7fe      	b.n	8000bf2 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8000bf4:	f7ff fd6e 	bl	80006d4 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8000bf8:	f3ef 8211 	mrs	r2, BASEPRI
 8000bfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000c00:	f383 8811 	msr	BASEPRI, r3
 8000c04:	f3bf 8f6f 	isb	sy
 8000c08:	f3bf 8f4f 	dsb	sy
 8000c0c:	623a      	str	r2, [r7, #32]
 8000c0e:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8000c10:	6a3b      	ldr	r3, [r7, #32]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8000c12:	62bb      	str	r3, [r7, #40]	; 0x28
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8000c14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c16:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000c18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c1c:	429a      	cmp	r2, r3
 8000c1e:	d302      	bcc.n	8000c26 <xQueueGenericSendFromISR+0xb6>
 8000c20:	683b      	ldr	r3, [r7, #0]
 8000c22:	2b02      	cmp	r3, #2
 8000c24:	d12c      	bne.n	8000c80 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8000c26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c28:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8000c2c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8000c30:	683a      	ldr	r2, [r7, #0]
 8000c32:	68b9      	ldr	r1, [r7, #8]
 8000c34:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000c36:	f000 f941 	bl	8000ebc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8000c3a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8000c3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c42:	d112      	bne.n	8000c6a <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000c44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d016      	beq.n	8000c7a <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000c4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c4e:	3324      	adds	r3, #36	; 0x24
 8000c50:	4618      	mov	r0, r3
 8000c52:	f000 fe69 	bl	8001928 <xTaskRemoveFromEventList>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d00e      	beq.n	8000c7a <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d00b      	beq.n	8000c7a <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	2201      	movs	r2, #1
 8000c66:	601a      	str	r2, [r3, #0]
 8000c68:	e007      	b.n	8000c7a <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8000c6a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000c6e:	3301      	adds	r3, #1
 8000c70:	b2db      	uxtb	r3, r3
 8000c72:	b25a      	sxtb	r2, r3
 8000c74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c76:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8000c7a:	2301      	movs	r3, #1
 8000c7c:	637b      	str	r3, [r7, #52]	; 0x34
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
		{
 8000c7e:	e001      	b.n	8000c84 <xQueueGenericSendFromISR+0x114>
			xReturn = pdPASS;
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8000c80:	2300      	movs	r3, #0
 8000c82:	637b      	str	r3, [r7, #52]	; 0x34
 8000c84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c86:	62fb      	str	r3, [r7, #44]	; 0x2c
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8000c88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c8a:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8000c8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8000c90:	4618      	mov	r0, r3
 8000c92:	3738      	adds	r7, #56	; 0x38
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bd80      	pop	{r7, pc}

08000c98 <xQueueGenericReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b08e      	sub	sp, #56	; 0x38
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	60f8      	str	r0, [r7, #12]
 8000ca0:	60b9      	str	r1, [r7, #8]
 8000ca2:	607a      	str	r2, [r7, #4]
 8000ca4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8000caa:	68fb      	ldr	r3, [r7, #12]
 8000cac:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8000cae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d109      	bne.n	8000cc8 <xQueueGenericReceive+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000cb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000cb8:	f383 8811 	msr	BASEPRI, r3
 8000cbc:	f3bf 8f6f 	isb	sy
 8000cc0:	f3bf 8f4f 	dsb	sy
 8000cc4:	61fb      	str	r3, [r7, #28]
 8000cc6:	e7fe      	b.n	8000cc6 <xQueueGenericReceive+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000cc8:	68bb      	ldr	r3, [r7, #8]
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d103      	bne.n	8000cd6 <xQueueGenericReceive+0x3e>
 8000cce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d101      	bne.n	8000cda <xQueueGenericReceive+0x42>
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	e000      	b.n	8000cdc <xQueueGenericReceive+0x44>
 8000cda:	2300      	movs	r3, #0
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d109      	bne.n	8000cf4 <xQueueGenericReceive+0x5c>
 8000ce0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000ce4:	f383 8811 	msr	BASEPRI, r3
 8000ce8:	f3bf 8f6f 	isb	sy
 8000cec:	f3bf 8f4f 	dsb	sy
 8000cf0:	623b      	str	r3, [r7, #32]
 8000cf2:	e7fe      	b.n	8000cf2 <xQueueGenericReceive+0x5a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8000cf4:	f000 ffd4 	bl	8001ca0 <xTaskGetSchedulerState>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d102      	bne.n	8000d04 <xQueueGenericReceive+0x6c>
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d101      	bne.n	8000d08 <xQueueGenericReceive+0x70>
 8000d04:	2301      	movs	r3, #1
 8000d06:	e000      	b.n	8000d0a <xQueueGenericReceive+0x72>
 8000d08:	2300      	movs	r3, #0
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d109      	bne.n	8000d22 <xQueueGenericReceive+0x8a>
 8000d0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000d12:	f383 8811 	msr	BASEPRI, r3
 8000d16:	f3bf 8f6f 	isb	sy
 8000d1a:	f3bf 8f4f 	dsb	sy
 8000d1e:	627b      	str	r3, [r7, #36]	; 0x24
 8000d20:	e7fe      	b.n	8000d20 <xQueueGenericReceive+0x88>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8000d22:	f7ff fc0d 	bl	8000540 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8000d26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d2a:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8000d2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d046      	beq.n	8000dc0 <xQueueGenericReceive+0x128>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 8000d32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d34:	68db      	ldr	r3, [r3, #12]
 8000d36:	62bb      	str	r3, [r7, #40]	; 0x28

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8000d38:	68b9      	ldr	r1, [r7, #8]
 8000d3a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000d3c:	f000 f928 	bl	8000f90 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
 8000d40:	683b      	ldr	r3, [r7, #0]
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d121      	bne.n	8000d8a <xQueueGenericReceive+0xf2>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 8000d46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d48:	1e5a      	subs	r2, r3, #1
 8000d4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d4c:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8000d4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d104      	bne.n	8000d60 <xQueueGenericReceive+0xc8>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8000d56:	f001 f8bb 	bl	8001ed0 <pvTaskIncrementMutexHeldCount>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d5e:	605a      	str	r2, [r3, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8000d60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d62:	691b      	ldr	r3, [r3, #16]
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d027      	beq.n	8000db8 <xQueueGenericReceive+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000d68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d6a:	3310      	adds	r3, #16
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f000 fddb 	bl	8001928 <xTaskRemoveFromEventList>
 8000d72:	4603      	mov	r3, r0
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d01f      	beq.n	8000db8 <xQueueGenericReceive+0x120>
						{
							queueYIELD_IF_USING_PREEMPTION();
 8000d78:	4b4f      	ldr	r3, [pc, #316]	; (8000eb8 <xQueueGenericReceive+0x220>)
 8000d7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000d7e:	601a      	str	r2, [r3, #0]
 8000d80:	f3bf 8f4f 	dsb	sy
 8000d84:	f3bf 8f6f 	isb	sy
 8000d88:	e016      	b.n	8000db8 <xQueueGenericReceive+0x120>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 8000d8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d8c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000d8e:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000d90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d00f      	beq.n	8000db8 <xQueueGenericReceive+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000d98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d9a:	3324      	adds	r3, #36	; 0x24
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	f000 fdc3 	bl	8001928 <xTaskRemoveFromEventList>
 8000da2:	4603      	mov	r3, r0
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d007      	beq.n	8000db8 <xQueueGenericReceive+0x120>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
 8000da8:	4b43      	ldr	r3, [pc, #268]	; (8000eb8 <xQueueGenericReceive+0x220>)
 8000daa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000dae:	601a      	str	r2, [r3, #0]
 8000db0:	f3bf 8f4f 	dsb	sy
 8000db4:	f3bf 8f6f 	isb	sy
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
 8000db8:	f7ff fbf0 	bl	800059c <vPortExitCritical>
				return pdPASS;
 8000dbc:	2301      	movs	r3, #1
 8000dbe:	e077      	b.n	8000eb0 <xQueueGenericReceive+0x218>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d103      	bne.n	8000dce <xQueueGenericReceive+0x136>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8000dc6:	f7ff fbe9 	bl	800059c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	e070      	b.n	8000eb0 <xQueueGenericReceive+0x218>
				}
				else if( xEntryTimeSet == pdFALSE )
 8000dce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d106      	bne.n	8000de2 <xQueueGenericReceive+0x14a>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8000dd4:	f107 0314 	add.w	r3, r7, #20
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f000 fe07 	bl	80019ec <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8000dde:	2301      	movs	r3, #1
 8000de0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8000de2:	f7ff fbdb 	bl	800059c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8000de6:	f000 fb53 	bl	8001490 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8000dea:	f7ff fba9 	bl	8000540 <vPortEnterCritical>
 8000dee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000df0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000df4:	b25b      	sxtb	r3, r3
 8000df6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000dfa:	d103      	bne.n	8000e04 <xQueueGenericReceive+0x16c>
 8000dfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000dfe:	2200      	movs	r2, #0
 8000e00:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8000e04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e06:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8000e0a:	b25b      	sxtb	r3, r3
 8000e0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e10:	d103      	bne.n	8000e1a <xQueueGenericReceive+0x182>
 8000e12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e14:	2200      	movs	r2, #0
 8000e16:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8000e1a:	f7ff fbbf 	bl	800059c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8000e1e:	1d3a      	adds	r2, r7, #4
 8000e20:	f107 0314 	add.w	r3, r7, #20
 8000e24:	4611      	mov	r1, r2
 8000e26:	4618      	mov	r0, r3
 8000e28:	f000 fe04 	bl	8001a34 <xTaskCheckForTimeOut>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d131      	bne.n	8000e96 <xQueueGenericReceive+0x1fe>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8000e32:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000e34:	f000 f924 	bl	8001080 <prvIsQueueEmpty>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d025      	beq.n	8000e8a <xQueueGenericReceive+0x1f2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8000e3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d108      	bne.n	8000e58 <xQueueGenericReceive+0x1c0>
					{
						taskENTER_CRITICAL();
 8000e46:	f7ff fb7b 	bl	8000540 <vPortEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8000e4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e4c:	685b      	ldr	r3, [r3, #4]
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f000 ff44 	bl	8001cdc <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
 8000e54:	f7ff fba2 	bl	800059c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8000e58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e5a:	3324      	adds	r3, #36	; 0x24
 8000e5c:	687a      	ldr	r2, [r7, #4]
 8000e5e:	4611      	mov	r1, r2
 8000e60:	4618      	mov	r0, r3
 8000e62:	f000 fd13 	bl	800188c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8000e66:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000e68:	f000 f8b8 	bl	8000fdc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8000e6c:	f000 fb1e 	bl	80014ac <xTaskResumeAll>
 8000e70:	4603      	mov	r3, r0
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	f47f af55 	bne.w	8000d22 <xQueueGenericReceive+0x8a>
				{
					portYIELD_WITHIN_API();
 8000e78:	4b0f      	ldr	r3, [pc, #60]	; (8000eb8 <xQueueGenericReceive+0x220>)
 8000e7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000e7e:	601a      	str	r2, [r3, #0]
 8000e80:	f3bf 8f4f 	dsb	sy
 8000e84:	f3bf 8f6f 	isb	sy
 8000e88:	e74b      	b.n	8000d22 <xQueueGenericReceive+0x8a>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8000e8a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000e8c:	f000 f8a6 	bl	8000fdc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8000e90:	f000 fb0c 	bl	80014ac <xTaskResumeAll>
 8000e94:	e745      	b.n	8000d22 <xQueueGenericReceive+0x8a>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
 8000e96:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000e98:	f000 f8a0 	bl	8000fdc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8000e9c:	f000 fb06 	bl	80014ac <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8000ea0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000ea2:	f000 f8ed 	bl	8001080 <prvIsQueueEmpty>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	f43f af3a 	beq.w	8000d22 <xQueueGenericReceive+0x8a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8000eae:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	3738      	adds	r7, #56	; 0x38
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}
 8000eb8:	e000ed04 	.word	0xe000ed04

08000ebc <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b086      	sub	sp, #24
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	60f8      	str	r0, [r7, #12]
 8000ec4:	60b9      	str	r1, [r7, #8]
 8000ec6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ed0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d10d      	bne.n	8000ef6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d14d      	bne.n	8000f7e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	685b      	ldr	r3, [r3, #4]
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f000 ff6e 	bl	8001dc8 <xTaskPriorityDisinherit>
 8000eec:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8000eee:	68fb      	ldr	r3, [r7, #12]
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	605a      	str	r2, [r3, #4]
 8000ef4:	e043      	b.n	8000f7e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d119      	bne.n	8000f30 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	6898      	ldr	r0, [r3, #8]
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f04:	461a      	mov	r2, r3
 8000f06:	68b9      	ldr	r1, [r7, #8]
 8000f08:	f001 ffd0 	bl	8002eac <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	689a      	ldr	r2, [r3, #8]
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f14:	441a      	add	r2, r3
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	689a      	ldr	r2, [r3, #8]
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	685b      	ldr	r3, [r3, #4]
 8000f22:	429a      	cmp	r2, r3
 8000f24:	d32b      	bcc.n	8000f7e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8000f26:	68fb      	ldr	r3, [r7, #12]
 8000f28:	681a      	ldr	r2, [r3, #0]
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	609a      	str	r2, [r3, #8]
 8000f2e:	e026      	b.n	8000f7e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	68d8      	ldr	r0, [r3, #12]
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f38:	461a      	mov	r2, r3
 8000f3a:	68b9      	ldr	r1, [r7, #8]
 8000f3c:	f001 ffb6 	bl	8002eac <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8000f40:	68fb      	ldr	r3, [r7, #12]
 8000f42:	68da      	ldr	r2, [r3, #12]
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f48:	425b      	negs	r3, r3
 8000f4a:	441a      	add	r2, r3
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	68da      	ldr	r2, [r3, #12]
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	429a      	cmp	r2, r3
 8000f5a:	d207      	bcs.n	8000f6c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	685a      	ldr	r2, [r3, #4]
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f64:	425b      	negs	r3, r3
 8000f66:	441a      	add	r2, r3
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	2b02      	cmp	r3, #2
 8000f70:	d105      	bne.n	8000f7e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8000f72:	693b      	ldr	r3, [r7, #16]
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d002      	beq.n	8000f7e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8000f78:	693b      	ldr	r3, [r7, #16]
 8000f7a:	3b01      	subs	r3, #1
 8000f7c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8000f7e:	693b      	ldr	r3, [r7, #16]
 8000f80:	1c5a      	adds	r2, r3, #1
 8000f82:	68fb      	ldr	r3, [r7, #12]
 8000f84:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8000f86:	697b      	ldr	r3, [r7, #20]
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	3718      	adds	r7, #24
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}

08000f90 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
 8000f98:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d018      	beq.n	8000fd4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	68da      	ldr	r2, [r3, #12]
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000faa:	441a      	add	r2, r3
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	68da      	ldr	r2, [r3, #12]
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	685b      	ldr	r3, [r3, #4]
 8000fb8:	429a      	cmp	r2, r3
 8000fba:	d303      	bcc.n	8000fc4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	681a      	ldr	r2, [r3, #0]
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	68d9      	ldr	r1, [r3, #12]
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fcc:	461a      	mov	r2, r3
 8000fce:	6838      	ldr	r0, [r7, #0]
 8000fd0:	f001 ff6c 	bl	8002eac <memcpy>
	}
}
 8000fd4:	bf00      	nop
 8000fd6:	3708      	adds	r7, #8
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}

08000fdc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b084      	sub	sp, #16
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8000fe4:	f7ff faac 	bl	8000540 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8000fee:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8000ff0:	e011      	b.n	8001016 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d012      	beq.n	8001020 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	3324      	adds	r3, #36	; 0x24
 8000ffe:	4618      	mov	r0, r3
 8001000:	f000 fc92 	bl	8001928 <xTaskRemoveFromEventList>
 8001004:	4603      	mov	r3, r0
 8001006:	2b00      	cmp	r3, #0
 8001008:	d001      	beq.n	800100e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800100a:	f000 fd71 	bl	8001af0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800100e:	7bfb      	ldrb	r3, [r7, #15]
 8001010:	3b01      	subs	r3, #1
 8001012:	b2db      	uxtb	r3, r3
 8001014:	73fb      	strb	r3, [r7, #15]
	taskENTER_CRITICAL();
	{
		int8_t cTxLock = pxQueue->cTxLock;

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8001016:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800101a:	2b00      	cmp	r3, #0
 800101c:	dce9      	bgt.n	8000ff2 <prvUnlockQueue+0x16>
 800101e:	e000      	b.n	8001022 <prvUnlockQueue+0x46>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				else
				{
					break;
 8001020:	bf00      	nop
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	22ff      	movs	r2, #255	; 0xff
 8001026:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800102a:	f7ff fab7 	bl	800059c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800102e:	f7ff fa87 	bl	8000540 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001038:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800103a:	e011      	b.n	8001060 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	691b      	ldr	r3, [r3, #16]
 8001040:	2b00      	cmp	r3, #0
 8001042:	d012      	beq.n	800106a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	3310      	adds	r3, #16
 8001048:	4618      	mov	r0, r3
 800104a:	f000 fc6d 	bl	8001928 <xTaskRemoveFromEventList>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d001      	beq.n	8001058 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8001054:	f000 fd4c 	bl	8001af0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8001058:	7bbb      	ldrb	r3, [r7, #14]
 800105a:	3b01      	subs	r3, #1
 800105c:	b2db      	uxtb	r3, r3
 800105e:	73bb      	strb	r3, [r7, #14]
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		int8_t cRxLock = pxQueue->cRxLock;

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8001060:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001064:	2b00      	cmp	r3, #0
 8001066:	dce9      	bgt.n	800103c <prvUnlockQueue+0x60>
 8001068:	e000      	b.n	800106c <prvUnlockQueue+0x90>

				--cRxLock;
			}
			else
			{
				break;
 800106a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	22ff      	movs	r2, #255	; 0xff
 8001070:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8001074:	f7ff fa92 	bl	800059c <vPortExitCritical>
}
 8001078:	bf00      	nop
 800107a:	3710      	adds	r7, #16
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}

08001080 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b084      	sub	sp, #16
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8001088:	f7ff fa5a 	bl	8000540 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001090:	2b00      	cmp	r3, #0
 8001092:	d102      	bne.n	800109a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8001094:	2301      	movs	r3, #1
 8001096:	60fb      	str	r3, [r7, #12]
 8001098:	e001      	b.n	800109e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800109a:	2300      	movs	r3, #0
 800109c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800109e:	f7ff fa7d 	bl	800059c <vPortExitCritical>

	return xReturn;
 80010a2:	68fb      	ldr	r3, [r7, #12]
}
 80010a4:	4618      	mov	r0, r3
 80010a6:	3710      	adds	r7, #16
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}

080010ac <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b084      	sub	sp, #16
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80010b4:	f7ff fa44 	bl	8000540 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80010c0:	429a      	cmp	r2, r3
 80010c2:	d102      	bne.n	80010ca <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80010c4:	2301      	movs	r3, #1
 80010c6:	60fb      	str	r3, [r7, #12]
 80010c8:	e001      	b.n	80010ce <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80010ca:	2300      	movs	r3, #0
 80010cc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80010ce:	f7ff fa65 	bl	800059c <vPortExitCritical>

	return xReturn;
 80010d2:	68fb      	ldr	r3, [r7, #12]
}
 80010d4:	4618      	mov	r0, r3
 80010d6:	3710      	adds	r7, #16
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}

080010dc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80010dc:	b480      	push	{r7}
 80010de:	b085      	sub	sp, #20
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
 80010e4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80010e6:	2300      	movs	r3, #0
 80010e8:	60fb      	str	r3, [r7, #12]
 80010ea:	e014      	b.n	8001116 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80010ec:	4a0e      	ldr	r2, [pc, #56]	; (8001128 <vQueueAddToRegistry+0x4c>)
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d10b      	bne.n	8001110 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80010f8:	490b      	ldr	r1, [pc, #44]	; (8001128 <vQueueAddToRegistry+0x4c>)
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	683a      	ldr	r2, [r7, #0]
 80010fe:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8001102:	4a09      	ldr	r2, [pc, #36]	; (8001128 <vQueueAddToRegistry+0x4c>)
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	00db      	lsls	r3, r3, #3
 8001108:	4413      	add	r3, r2
 800110a:	687a      	ldr	r2, [r7, #4]
 800110c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800110e:	e005      	b.n	800111c <vQueueAddToRegistry+0x40>
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	3301      	adds	r3, #1
 8001114:	60fb      	str	r3, [r7, #12]
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	2b0f      	cmp	r3, #15
 800111a:	d9e7      	bls.n	80010ec <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800111c:	bf00      	nop
 800111e:	3714      	adds	r7, #20
 8001120:	46bd      	mov	sp, r7
 8001122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001126:	4770      	bx	lr
 8001128:	20001d94 	.word	0x20001d94

0800112c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800112c:	b580      	push	{r7, lr}
 800112e:	b086      	sub	sp, #24
 8001130:	af00      	add	r7, sp, #0
 8001132:	60f8      	str	r0, [r7, #12]
 8001134:	60b9      	str	r1, [r7, #8]
 8001136:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800113c:	f7ff fa00 	bl	8000540 <vPortEnterCritical>
 8001140:	697b      	ldr	r3, [r7, #20]
 8001142:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001146:	b25b      	sxtb	r3, r3
 8001148:	f1b3 3fff 	cmp.w	r3, #4294967295
 800114c:	d103      	bne.n	8001156 <vQueueWaitForMessageRestricted+0x2a>
 800114e:	697b      	ldr	r3, [r7, #20]
 8001150:	2200      	movs	r2, #0
 8001152:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001156:	697b      	ldr	r3, [r7, #20]
 8001158:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800115c:	b25b      	sxtb	r3, r3
 800115e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001162:	d103      	bne.n	800116c <vQueueWaitForMessageRestricted+0x40>
 8001164:	697b      	ldr	r3, [r7, #20]
 8001166:	2200      	movs	r2, #0
 8001168:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800116c:	f7ff fa16 	bl	800059c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8001170:	697b      	ldr	r3, [r7, #20]
 8001172:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001174:	2b00      	cmp	r3, #0
 8001176:	d106      	bne.n	8001186 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8001178:	697b      	ldr	r3, [r7, #20]
 800117a:	3324      	adds	r3, #36	; 0x24
 800117c:	687a      	ldr	r2, [r7, #4]
 800117e:	68b9      	ldr	r1, [r7, #8]
 8001180:	4618      	mov	r0, r3
 8001182:	f000 fba7 	bl	80018d4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8001186:	6978      	ldr	r0, [r7, #20]
 8001188:	f7ff ff28 	bl	8000fdc <prvUnlockQueue>
	}
 800118c:	bf00      	nop
 800118e:	3718      	adds	r7, #24
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}

08001194 <xTaskCreate>:
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8001194:	b580      	push	{r7, lr}
 8001196:	b08c      	sub	sp, #48	; 0x30
 8001198:	af04      	add	r7, sp, #16
 800119a:	60f8      	str	r0, [r7, #12]
 800119c:	60b9      	str	r1, [r7, #8]
 800119e:	603b      	str	r3, [r7, #0]
 80011a0:	4613      	mov	r3, r2
 80011a2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80011a4:	88fb      	ldrh	r3, [r7, #6]
 80011a6:	009b      	lsls	r3, r3, #2
 80011a8:	4618      	mov	r0, r3
 80011aa:	f7ff fad1 	bl	8000750 <pvPortMalloc>
 80011ae:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80011b0:	697b      	ldr	r3, [r7, #20]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d00e      	beq.n	80011d4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80011b6:	2050      	movs	r0, #80	; 0x50
 80011b8:	f7ff faca 	bl	8000750 <pvPortMalloc>
 80011bc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80011be:	69fb      	ldr	r3, [r7, #28]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d003      	beq.n	80011cc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80011c4:	69fb      	ldr	r3, [r7, #28]
 80011c6:	697a      	ldr	r2, [r7, #20]
 80011c8:	631a      	str	r2, [r3, #48]	; 0x30
 80011ca:	e005      	b.n	80011d8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80011cc:	6978      	ldr	r0, [r7, #20]
 80011ce:	f7ff fafb 	bl	80007c8 <vPortFree>
 80011d2:	e001      	b.n	80011d8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80011d4:	2300      	movs	r3, #0
 80011d6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80011d8:	69fb      	ldr	r3, [r7, #28]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d013      	beq.n	8001206 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80011de:	88fa      	ldrh	r2, [r7, #6]
 80011e0:	2300      	movs	r3, #0
 80011e2:	9303      	str	r3, [sp, #12]
 80011e4:	69fb      	ldr	r3, [r7, #28]
 80011e6:	9302      	str	r3, [sp, #8]
 80011e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011ea:	9301      	str	r3, [sp, #4]
 80011ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011ee:	9300      	str	r3, [sp, #0]
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	68b9      	ldr	r1, [r7, #8]
 80011f4:	68f8      	ldr	r0, [r7, #12]
 80011f6:	f000 f80f 	bl	8001218 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80011fa:	69f8      	ldr	r0, [r7, #28]
 80011fc:	f000 f892 	bl	8001324 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8001200:	2301      	movs	r3, #1
 8001202:	61bb      	str	r3, [r7, #24]
 8001204:	e002      	b.n	800120c <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001206:	f04f 33ff 	mov.w	r3, #4294967295
 800120a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800120c:	69bb      	ldr	r3, [r7, #24]
	}
 800120e:	4618      	mov	r0, r3
 8001210:	3720      	adds	r7, #32
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop

08001218 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b088      	sub	sp, #32
 800121c:	af00      	add	r7, sp, #0
 800121e:	60f8      	str	r0, [r7, #12]
 8001220:	60b9      	str	r1, [r7, #8]
 8001222:	607a      	str	r2, [r7, #4]
 8001224:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8001226:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001228:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	009b      	lsls	r3, r3, #2
 800122e:	461a      	mov	r2, r3
 8001230:	21a5      	movs	r1, #165	; 0xa5
 8001232:	f001 fe46 	bl	8002ec2 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8001236:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001238:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001240:	3b01      	subs	r3, #1
 8001242:	009b      	lsls	r3, r3, #2
 8001244:	4413      	add	r3, r2
 8001246:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8001248:	69bb      	ldr	r3, [r7, #24]
 800124a:	f023 0307 	bic.w	r3, r3, #7
 800124e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8001250:	69bb      	ldr	r3, [r7, #24]
 8001252:	f003 0307 	and.w	r3, r3, #7
 8001256:	2b00      	cmp	r3, #0
 8001258:	d009      	beq.n	800126e <prvInitialiseNewTask+0x56>
 800125a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800125e:	f383 8811 	msr	BASEPRI, r3
 8001262:	f3bf 8f6f 	isb	sy
 8001266:	f3bf 8f4f 	dsb	sy
 800126a:	617b      	str	r3, [r7, #20]
 800126c:	e7fe      	b.n	800126c <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800126e:	2300      	movs	r3, #0
 8001270:	61fb      	str	r3, [r7, #28]
 8001272:	e012      	b.n	800129a <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001274:	68ba      	ldr	r2, [r7, #8]
 8001276:	69fb      	ldr	r3, [r7, #28]
 8001278:	4413      	add	r3, r2
 800127a:	7819      	ldrb	r1, [r3, #0]
 800127c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800127e:	69fb      	ldr	r3, [r7, #28]
 8001280:	4413      	add	r3, r2
 8001282:	3334      	adds	r3, #52	; 0x34
 8001284:	460a      	mov	r2, r1
 8001286:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8001288:	68ba      	ldr	r2, [r7, #8]
 800128a:	69fb      	ldr	r3, [r7, #28]
 800128c:	4413      	add	r3, r2
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	2b00      	cmp	r3, #0
 8001292:	d006      	beq.n	80012a2 <prvInitialiseNewTask+0x8a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001294:	69fb      	ldr	r3, [r7, #28]
 8001296:	3301      	adds	r3, #1
 8001298:	61fb      	str	r3, [r7, #28]
 800129a:	69fb      	ldr	r3, [r7, #28]
 800129c:	2b09      	cmp	r3, #9
 800129e:	d9e9      	bls.n	8001274 <prvInitialiseNewTask+0x5c>
 80012a0:	e000      	b.n	80012a4 <prvInitialiseNewTask+0x8c>
		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
		{
			break;
 80012a2:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80012a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012a6:	2200      	movs	r2, #0
 80012a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80012ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012ae:	2b04      	cmp	r3, #4
 80012b0:	d901      	bls.n	80012b6 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80012b2:	2304      	movs	r3, #4
 80012b4:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80012b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012b8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80012ba:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80012bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80012c0:	641a      	str	r2, [r3, #64]	; 0x40
		pxNewTCB->uxMutexesHeld = 0;
 80012c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012c4:	2200      	movs	r2, #0
 80012c6:	645a      	str	r2, [r3, #68]	; 0x44
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80012c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012ca:	3304      	adds	r3, #4
 80012cc:	4618      	mov	r0, r3
 80012ce:	f7fe ff9f 	bl	8000210 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80012d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012d4:	3318      	adds	r3, #24
 80012d6:	4618      	mov	r0, r3
 80012d8:	f7fe ff9a 	bl	8000210 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80012dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80012e0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80012e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012e4:	f1c3 0205 	rsb	r2, r3, #5
 80012e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012ea:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80012ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012ee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80012f0:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80012f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012f4:	2200      	movs	r2, #0
 80012f6:	649a      	str	r2, [r3, #72]	; 0x48
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80012f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012fa:	2200      	movs	r2, #0
 80012fc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001300:	683a      	ldr	r2, [r7, #0]
 8001302:	68f9      	ldr	r1, [r7, #12]
 8001304:	69b8      	ldr	r0, [r7, #24]
 8001306:	f7ff f819 	bl	800033c <pxPortInitialiseStack>
 800130a:	4602      	mov	r2, r0
 800130c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800130e:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8001310:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001312:	2b00      	cmp	r3, #0
 8001314:	d002      	beq.n	800131c <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001316:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001318:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800131a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800131c:	bf00      	nop
 800131e:	3720      	adds	r7, #32
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}

08001324 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800132c:	f7ff f908 	bl	8000540 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8001330:	4b2a      	ldr	r3, [pc, #168]	; (80013dc <prvAddNewTaskToReadyList+0xb8>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	3301      	adds	r3, #1
 8001336:	4a29      	ldr	r2, [pc, #164]	; (80013dc <prvAddNewTaskToReadyList+0xb8>)
 8001338:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800133a:	4b29      	ldr	r3, [pc, #164]	; (80013e0 <prvAddNewTaskToReadyList+0xbc>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	2b00      	cmp	r3, #0
 8001340:	d109      	bne.n	8001356 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8001342:	4a27      	ldr	r2, [pc, #156]	; (80013e0 <prvAddNewTaskToReadyList+0xbc>)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001348:	4b24      	ldr	r3, [pc, #144]	; (80013dc <prvAddNewTaskToReadyList+0xb8>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	2b01      	cmp	r3, #1
 800134e:	d110      	bne.n	8001372 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8001350:	f000 fbf4 	bl	8001b3c <prvInitialiseTaskLists>
 8001354:	e00d      	b.n	8001372 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8001356:	4b23      	ldr	r3, [pc, #140]	; (80013e4 <prvAddNewTaskToReadyList+0xc0>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d109      	bne.n	8001372 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800135e:	4b20      	ldr	r3, [pc, #128]	; (80013e0 <prvAddNewTaskToReadyList+0xbc>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001368:	429a      	cmp	r2, r3
 800136a:	d802      	bhi.n	8001372 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800136c:	4a1c      	ldr	r2, [pc, #112]	; (80013e0 <prvAddNewTaskToReadyList+0xbc>)
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8001372:	4b1d      	ldr	r3, [pc, #116]	; (80013e8 <prvAddNewTaskToReadyList+0xc4>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	3301      	adds	r3, #1
 8001378:	4a1b      	ldr	r2, [pc, #108]	; (80013e8 <prvAddNewTaskToReadyList+0xc4>)
 800137a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001380:	2201      	movs	r2, #1
 8001382:	409a      	lsls	r2, r3
 8001384:	4b19      	ldr	r3, [pc, #100]	; (80013ec <prvAddNewTaskToReadyList+0xc8>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	4313      	orrs	r3, r2
 800138a:	4a18      	ldr	r2, [pc, #96]	; (80013ec <prvAddNewTaskToReadyList+0xc8>)
 800138c:	6013      	str	r3, [r2, #0]
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001392:	4613      	mov	r3, r2
 8001394:	009b      	lsls	r3, r3, #2
 8001396:	4413      	add	r3, r2
 8001398:	009b      	lsls	r3, r3, #2
 800139a:	4a15      	ldr	r2, [pc, #84]	; (80013f0 <prvAddNewTaskToReadyList+0xcc>)
 800139c:	441a      	add	r2, r3
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	3304      	adds	r3, #4
 80013a2:	4619      	mov	r1, r3
 80013a4:	4610      	mov	r0, r2
 80013a6:	f7fe ff41 	bl	800022c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80013aa:	f7ff f8f7 	bl	800059c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80013ae:	4b0d      	ldr	r3, [pc, #52]	; (80013e4 <prvAddNewTaskToReadyList+0xc0>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d00e      	beq.n	80013d4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80013b6:	4b0a      	ldr	r3, [pc, #40]	; (80013e0 <prvAddNewTaskToReadyList+0xbc>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013c0:	429a      	cmp	r2, r3
 80013c2:	d207      	bcs.n	80013d4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80013c4:	4b0b      	ldr	r3, [pc, #44]	; (80013f4 <prvAddNewTaskToReadyList+0xd0>)
 80013c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80013ca:	601a      	str	r2, [r3, #0]
 80013cc:	f3bf 8f4f 	dsb	sy
 80013d0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80013d4:	bf00      	nop
 80013d6:	3708      	adds	r7, #8
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	20001d2c 	.word	0x20001d2c
 80013e0:	20001c54 	.word	0x20001c54
 80013e4:	20001d38 	.word	0x20001d38
 80013e8:	20001d48 	.word	0x20001d48
 80013ec:	20001d34 	.word	0x20001d34
 80013f0:	20001c58 	.word	0x20001c58
 80013f4:	e000ed04 	.word	0xe000ed04

080013f8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b086      	sub	sp, #24
 80013fc:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 80013fe:	4b1e      	ldr	r3, [pc, #120]	; (8001478 <vTaskStartScheduler+0x80>)
 8001400:	9301      	str	r3, [sp, #4]
 8001402:	2300      	movs	r3, #0
 8001404:	9300      	str	r3, [sp, #0]
 8001406:	2300      	movs	r3, #0
 8001408:	2246      	movs	r2, #70	; 0x46
 800140a:	491c      	ldr	r1, [pc, #112]	; (800147c <vTaskStartScheduler+0x84>)
 800140c:	481c      	ldr	r0, [pc, #112]	; (8001480 <vTaskStartScheduler+0x88>)
 800140e:	f7ff fec1 	bl	8001194 <xTaskCreate>
 8001412:	60f8      	str	r0, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	2b01      	cmp	r3, #1
 8001418:	d102      	bne.n	8001420 <vTaskStartScheduler+0x28>
		{
			xReturn = xTimerCreateTimerTask();
 800141a:	f000 fdd3 	bl	8001fc4 <xTimerCreateTimerTask>
 800141e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	2b01      	cmp	r3, #1
 8001424:	d115      	bne.n	8001452 <vTaskStartScheduler+0x5a>
 8001426:	f04f 0350 	mov.w	r3, #80	; 0x50
 800142a:	f383 8811 	msr	BASEPRI, r3
 800142e:	f3bf 8f6f 	isb	sy
 8001432:	f3bf 8f4f 	dsb	sy
 8001436:	607b      	str	r3, [r7, #4]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8001438:	4b12      	ldr	r3, [pc, #72]	; (8001484 <vTaskStartScheduler+0x8c>)
 800143a:	f04f 32ff 	mov.w	r2, #4294967295
 800143e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8001440:	4b11      	ldr	r3, [pc, #68]	; (8001488 <vTaskStartScheduler+0x90>)
 8001442:	2201      	movs	r2, #1
 8001444:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8001446:	4b11      	ldr	r3, [pc, #68]	; (800148c <vTaskStartScheduler+0x94>)
 8001448:	2200      	movs	r2, #0
 800144a:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800144c:	f7fe ffec 	bl	8000428 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8001450:	e00d      	b.n	800146e <vTaskStartScheduler+0x76>
	else
	{
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001458:	d109      	bne.n	800146e <vTaskStartScheduler+0x76>
 800145a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800145e:	f383 8811 	msr	BASEPRI, r3
 8001462:	f3bf 8f6f 	isb	sy
 8001466:	f3bf 8f4f 	dsb	sy
 800146a:	60bb      	str	r3, [r7, #8]
 800146c:	e7fe      	b.n	800146c <vTaskStartScheduler+0x74>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800146e:	bf00      	nop
 8001470:	3710      	adds	r7, #16
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	20001d50 	.word	0x20001d50
 800147c:	08002eec 	.word	0x08002eec
 8001480:	08001b09 	.word	0x08001b09
 8001484:	20001d4c 	.word	0x20001d4c
 8001488:	20001d38 	.word	0x20001d38
 800148c:	20001d30 	.word	0x20001d30

08001490 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8001494:	4b04      	ldr	r3, [pc, #16]	; (80014a8 <vTaskSuspendAll+0x18>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	3301      	adds	r3, #1
 800149a:	4a03      	ldr	r2, [pc, #12]	; (80014a8 <vTaskSuspendAll+0x18>)
 800149c:	6013      	str	r3, [r2, #0]
}
 800149e:	bf00      	nop
 80014a0:	46bd      	mov	sp, r7
 80014a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a6:	4770      	bx	lr
 80014a8:	20001d54 	.word	0x20001d54

080014ac <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b084      	sub	sp, #16
 80014b0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80014b2:	2300      	movs	r3, #0
 80014b4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80014b6:	2300      	movs	r3, #0
 80014b8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80014ba:	4b41      	ldr	r3, [pc, #260]	; (80015c0 <xTaskResumeAll+0x114>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d109      	bne.n	80014d6 <xTaskResumeAll+0x2a>
 80014c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80014c6:	f383 8811 	msr	BASEPRI, r3
 80014ca:	f3bf 8f6f 	isb	sy
 80014ce:	f3bf 8f4f 	dsb	sy
 80014d2:	603b      	str	r3, [r7, #0]
 80014d4:	e7fe      	b.n	80014d4 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80014d6:	f7ff f833 	bl	8000540 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80014da:	4b39      	ldr	r3, [pc, #228]	; (80015c0 <xTaskResumeAll+0x114>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	3b01      	subs	r3, #1
 80014e0:	4a37      	ldr	r2, [pc, #220]	; (80015c0 <xTaskResumeAll+0x114>)
 80014e2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80014e4:	4b36      	ldr	r3, [pc, #216]	; (80015c0 <xTaskResumeAll+0x114>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d161      	bne.n	80015b0 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80014ec:	4b35      	ldr	r3, [pc, #212]	; (80015c4 <xTaskResumeAll+0x118>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d05d      	beq.n	80015b0 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80014f4:	e02e      	b.n	8001554 <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80014f6:	4b34      	ldr	r3, [pc, #208]	; (80015c8 <xTaskResumeAll+0x11c>)
 80014f8:	68db      	ldr	r3, [r3, #12]
 80014fa:	68db      	ldr	r3, [r3, #12]
 80014fc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	3318      	adds	r3, #24
 8001502:	4618      	mov	r0, r3
 8001504:	f7fe fef0 	bl	80002e8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	3304      	adds	r3, #4
 800150c:	4618      	mov	r0, r3
 800150e:	f7fe feeb 	bl	80002e8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001516:	2201      	movs	r2, #1
 8001518:	409a      	lsls	r2, r3
 800151a:	4b2c      	ldr	r3, [pc, #176]	; (80015cc <xTaskResumeAll+0x120>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	4313      	orrs	r3, r2
 8001520:	4a2a      	ldr	r2, [pc, #168]	; (80015cc <xTaskResumeAll+0x120>)
 8001522:	6013      	str	r3, [r2, #0]
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001528:	4613      	mov	r3, r2
 800152a:	009b      	lsls	r3, r3, #2
 800152c:	4413      	add	r3, r2
 800152e:	009b      	lsls	r3, r3, #2
 8001530:	4a27      	ldr	r2, [pc, #156]	; (80015d0 <xTaskResumeAll+0x124>)
 8001532:	441a      	add	r2, r3
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	3304      	adds	r3, #4
 8001538:	4619      	mov	r1, r3
 800153a:	4610      	mov	r0, r2
 800153c:	f7fe fe76 	bl	800022c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001544:	4b23      	ldr	r3, [pc, #140]	; (80015d4 <xTaskResumeAll+0x128>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800154a:	429a      	cmp	r2, r3
 800154c:	d302      	bcc.n	8001554 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 800154e:	4b22      	ldr	r3, [pc, #136]	; (80015d8 <xTaskResumeAll+0x12c>)
 8001550:	2201      	movs	r2, #1
 8001552:	601a      	str	r2, [r3, #0]
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001554:	4b1c      	ldr	r3, [pc, #112]	; (80015c8 <xTaskResumeAll+0x11c>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d1cc      	bne.n	80014f6 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8001562:	f000 fb77 	bl	8001c54 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8001566:	4b1d      	ldr	r3, [pc, #116]	; (80015dc <xTaskResumeAll+0x130>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d010      	beq.n	8001594 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8001572:	f000 f847 	bl	8001604 <xTaskIncrementTick>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d002      	beq.n	8001582 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 800157c:	4b16      	ldr	r3, [pc, #88]	; (80015d8 <xTaskResumeAll+0x12c>)
 800157e:	2201      	movs	r2, #1
 8001580:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	3b01      	subs	r3, #1
 8001586:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d1f1      	bne.n	8001572 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 800158e:	4b13      	ldr	r3, [pc, #76]	; (80015dc <xTaskResumeAll+0x130>)
 8001590:	2200      	movs	r2, #0
 8001592:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8001594:	4b10      	ldr	r3, [pc, #64]	; (80015d8 <xTaskResumeAll+0x12c>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	2b00      	cmp	r3, #0
 800159a:	d009      	beq.n	80015b0 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800159c:	2301      	movs	r3, #1
 800159e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80015a0:	4b0f      	ldr	r3, [pc, #60]	; (80015e0 <xTaskResumeAll+0x134>)
 80015a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80015a6:	601a      	str	r2, [r3, #0]
 80015a8:	f3bf 8f4f 	dsb	sy
 80015ac:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80015b0:	f7fe fff4 	bl	800059c <vPortExitCritical>

	return xAlreadyYielded;
 80015b4:	68bb      	ldr	r3, [r7, #8]
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	3710      	adds	r7, #16
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	20001d54 	.word	0x20001d54
 80015c4:	20001d2c 	.word	0x20001d2c
 80015c8:	20001cec 	.word	0x20001cec
 80015cc:	20001d34 	.word	0x20001d34
 80015d0:	20001c58 	.word	0x20001c58
 80015d4:	20001c54 	.word	0x20001c54
 80015d8:	20001d40 	.word	0x20001d40
 80015dc:	20001d3c 	.word	0x20001d3c
 80015e0:	e000ed04 	.word	0xe000ed04

080015e4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80015e4:	b480      	push	{r7}
 80015e6:	b083      	sub	sp, #12
 80015e8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80015ea:	4b05      	ldr	r3, [pc, #20]	; (8001600 <xTaskGetTickCount+0x1c>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80015f0:	687b      	ldr	r3, [r7, #4]
}
 80015f2:	4618      	mov	r0, r3
 80015f4:	370c      	adds	r7, #12
 80015f6:	46bd      	mov	sp, r7
 80015f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fc:	4770      	bx	lr
 80015fe:	bf00      	nop
 8001600:	20001d30 	.word	0x20001d30

08001604 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b086      	sub	sp, #24
 8001608:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800160a:	2300      	movs	r3, #0
 800160c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800160e:	4b54      	ldr	r3, [pc, #336]	; (8001760 <xTaskIncrementTick+0x15c>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	2b00      	cmp	r3, #0
 8001614:	f040 8092 	bne.w	800173c <xTaskIncrementTick+0x138>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + 1;
 8001618:	4b52      	ldr	r3, [pc, #328]	; (8001764 <xTaskIncrementTick+0x160>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	3301      	adds	r3, #1
 800161e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8001620:	4a50      	ldr	r2, [pc, #320]	; (8001764 <xTaskIncrementTick+0x160>)
 8001622:	693b      	ldr	r3, [r7, #16]
 8001624:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U )
 8001626:	693b      	ldr	r3, [r7, #16]
 8001628:	2b00      	cmp	r3, #0
 800162a:	d11f      	bne.n	800166c <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800162c:	4b4e      	ldr	r3, [pc, #312]	; (8001768 <xTaskIncrementTick+0x164>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	2b00      	cmp	r3, #0
 8001634:	d009      	beq.n	800164a <xTaskIncrementTick+0x46>
 8001636:	f04f 0350 	mov.w	r3, #80	; 0x50
 800163a:	f383 8811 	msr	BASEPRI, r3
 800163e:	f3bf 8f6f 	isb	sy
 8001642:	f3bf 8f4f 	dsb	sy
 8001646:	603b      	str	r3, [r7, #0]
 8001648:	e7fe      	b.n	8001648 <xTaskIncrementTick+0x44>
 800164a:	4b47      	ldr	r3, [pc, #284]	; (8001768 <xTaskIncrementTick+0x164>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	60fb      	str	r3, [r7, #12]
 8001650:	4b46      	ldr	r3, [pc, #280]	; (800176c <xTaskIncrementTick+0x168>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4a44      	ldr	r2, [pc, #272]	; (8001768 <xTaskIncrementTick+0x164>)
 8001656:	6013      	str	r3, [r2, #0]
 8001658:	4a44      	ldr	r2, [pc, #272]	; (800176c <xTaskIncrementTick+0x168>)
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	6013      	str	r3, [r2, #0]
 800165e:	4b44      	ldr	r3, [pc, #272]	; (8001770 <xTaskIncrementTick+0x16c>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	3301      	adds	r3, #1
 8001664:	4a42      	ldr	r2, [pc, #264]	; (8001770 <xTaskIncrementTick+0x16c>)
 8001666:	6013      	str	r3, [r2, #0]
 8001668:	f000 faf4 	bl	8001c54 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800166c:	4b41      	ldr	r3, [pc, #260]	; (8001774 <xTaskIncrementTick+0x170>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	693a      	ldr	r2, [r7, #16]
 8001672:	429a      	cmp	r2, r3
 8001674:	d34d      	bcc.n	8001712 <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001676:	4b3c      	ldr	r3, [pc, #240]	; (8001768 <xTaskIncrementTick+0x164>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d101      	bne.n	8001684 <xTaskIncrementTick+0x80>
 8001680:	2301      	movs	r3, #1
 8001682:	e000      	b.n	8001686 <xTaskIncrementTick+0x82>
 8001684:	2300      	movs	r3, #0
 8001686:	2b00      	cmp	r3, #0
 8001688:	d004      	beq.n	8001694 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800168a:	4b3a      	ldr	r3, [pc, #232]	; (8001774 <xTaskIncrementTick+0x170>)
 800168c:	f04f 32ff 	mov.w	r2, #4294967295
 8001690:	601a      	str	r2, [r3, #0]
					break;
 8001692:	e03e      	b.n	8001712 <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001694:	4b34      	ldr	r3, [pc, #208]	; (8001768 <xTaskIncrementTick+0x164>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	68db      	ldr	r3, [r3, #12]
 800169a:	68db      	ldr	r3, [r3, #12]
 800169c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800169e:	68bb      	ldr	r3, [r7, #8]
 80016a0:	685b      	ldr	r3, [r3, #4]
 80016a2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80016a4:	693a      	ldr	r2, [r7, #16]
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	429a      	cmp	r2, r3
 80016aa:	d203      	bcs.n	80016b4 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80016ac:	4a31      	ldr	r2, [pc, #196]	; (8001774 <xTaskIncrementTick+0x170>)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	6013      	str	r3, [r2, #0]
						break;
 80016b2:	e02e      	b.n	8001712 <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80016b4:	68bb      	ldr	r3, [r7, #8]
 80016b6:	3304      	adds	r3, #4
 80016b8:	4618      	mov	r0, r3
 80016ba:	f7fe fe15 	bl	80002e8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80016be:	68bb      	ldr	r3, [r7, #8]
 80016c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d004      	beq.n	80016d0 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80016c6:	68bb      	ldr	r3, [r7, #8]
 80016c8:	3318      	adds	r3, #24
 80016ca:	4618      	mov	r0, r3
 80016cc:	f7fe fe0c 	bl	80002e8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80016d0:	68bb      	ldr	r3, [r7, #8]
 80016d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016d4:	2201      	movs	r2, #1
 80016d6:	409a      	lsls	r2, r3
 80016d8:	4b27      	ldr	r3, [pc, #156]	; (8001778 <xTaskIncrementTick+0x174>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	4313      	orrs	r3, r2
 80016de:	4a26      	ldr	r2, [pc, #152]	; (8001778 <xTaskIncrementTick+0x174>)
 80016e0:	6013      	str	r3, [r2, #0]
 80016e2:	68bb      	ldr	r3, [r7, #8]
 80016e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80016e6:	4613      	mov	r3, r2
 80016e8:	009b      	lsls	r3, r3, #2
 80016ea:	4413      	add	r3, r2
 80016ec:	009b      	lsls	r3, r3, #2
 80016ee:	4a23      	ldr	r2, [pc, #140]	; (800177c <xTaskIncrementTick+0x178>)
 80016f0:	441a      	add	r2, r3
 80016f2:	68bb      	ldr	r3, [r7, #8]
 80016f4:	3304      	adds	r3, #4
 80016f6:	4619      	mov	r1, r3
 80016f8:	4610      	mov	r0, r2
 80016fa:	f7fe fd97 	bl	800022c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80016fe:	68bb      	ldr	r3, [r7, #8]
 8001700:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001702:	4b1f      	ldr	r3, [pc, #124]	; (8001780 <xTaskIncrementTick+0x17c>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001708:	429a      	cmp	r2, r3
 800170a:	d3b4      	bcc.n	8001676 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800170c:	2301      	movs	r3, #1
 800170e:	617b      	str	r3, [r7, #20]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_PREEMPTION */
				}
			}
 8001710:	e7b1      	b.n	8001676 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8001712:	4b1b      	ldr	r3, [pc, #108]	; (8001780 <xTaskIncrementTick+0x17c>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001718:	4918      	ldr	r1, [pc, #96]	; (800177c <xTaskIncrementTick+0x178>)
 800171a:	4613      	mov	r3, r2
 800171c:	009b      	lsls	r3, r3, #2
 800171e:	4413      	add	r3, r2
 8001720:	009b      	lsls	r3, r3, #2
 8001722:	440b      	add	r3, r1
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	2b01      	cmp	r3, #1
 8001728:	d901      	bls.n	800172e <xTaskIncrementTick+0x12a>
			{
				xSwitchRequired = pdTRUE;
 800172a:	2301      	movs	r3, #1
 800172c:	617b      	str	r3, [r7, #20]

		#if ( configUSE_TICK_HOOK == 1 )
		{
			/* Guard against the tick hook being called when the pended tick
			count is being unwound (when the scheduler is being unlocked). */
			if( uxPendedTicks == ( UBaseType_t ) 0U )
 800172e:	4b15      	ldr	r3, [pc, #84]	; (8001784 <xTaskIncrementTick+0x180>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	2b00      	cmp	r3, #0
 8001734:	d109      	bne.n	800174a <xTaskIncrementTick+0x146>
			{
				vApplicationTickHook();
 8001736:	f001 fa8b 	bl	8002c50 <vApplicationTickHook>
 800173a:	e006      	b.n	800174a <xTaskIncrementTick+0x146>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800173c:	4b11      	ldr	r3, [pc, #68]	; (8001784 <xTaskIncrementTick+0x180>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	3301      	adds	r3, #1
 8001742:	4a10      	ldr	r2, [pc, #64]	; (8001784 <xTaskIncrementTick+0x180>)
 8001744:	6013      	str	r3, [r2, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
 8001746:	f001 fa83 	bl	8002c50 <vApplicationTickHook>
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800174a:	4b0f      	ldr	r3, [pc, #60]	; (8001788 <xTaskIncrementTick+0x184>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <xTaskIncrementTick+0x152>
		{
			xSwitchRequired = pdTRUE;
 8001752:	2301      	movs	r3, #1
 8001754:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8001756:	697b      	ldr	r3, [r7, #20]
}
 8001758:	4618      	mov	r0, r3
 800175a:	3718      	adds	r7, #24
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}
 8001760:	20001d54 	.word	0x20001d54
 8001764:	20001d30 	.word	0x20001d30
 8001768:	20001ce4 	.word	0x20001ce4
 800176c:	20001ce8 	.word	0x20001ce8
 8001770:	20001d44 	.word	0x20001d44
 8001774:	20001d4c 	.word	0x20001d4c
 8001778:	20001d34 	.word	0x20001d34
 800177c:	20001c58 	.word	0x20001c58
 8001780:	20001c54 	.word	0x20001c54
 8001784:	20001d3c 	.word	0x20001d3c
 8001788:	20001d40 	.word	0x20001d40

0800178c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b088      	sub	sp, #32
 8001790:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8001792:	4b39      	ldr	r3, [pc, #228]	; (8001878 <vTaskSwitchContext+0xec>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	2b00      	cmp	r3, #0
 8001798:	d003      	beq.n	80017a2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800179a:	4b38      	ldr	r3, [pc, #224]	; (800187c <vTaskSwitchContext+0xf0>)
 800179c:	2201      	movs	r2, #1
 800179e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80017a0:	e065      	b.n	800186e <vTaskSwitchContext+0xe2>
		switch. */
		xYieldPending = pdTRUE;
	}
	else
	{
		xYieldPending = pdFALSE;
 80017a2:	4b36      	ldr	r3, [pc, #216]	; (800187c <vTaskSwitchContext+0xf0>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	601a      	str	r2, [r3, #0]
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskCHECK_FOR_STACK_OVERFLOW();
 80017a8:	4b35      	ldr	r3, [pc, #212]	; (8001880 <vTaskSwitchContext+0xf4>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ae:	61fb      	str	r3, [r7, #28]
 80017b0:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 80017b4:	61bb      	str	r3, [r7, #24]
 80017b6:	69fb      	ldr	r3, [r7, #28]
 80017b8:	681a      	ldr	r2, [r3, #0]
 80017ba:	69bb      	ldr	r3, [r7, #24]
 80017bc:	429a      	cmp	r2, r3
 80017be:	d111      	bne.n	80017e4 <vTaskSwitchContext+0x58>
 80017c0:	69fb      	ldr	r3, [r7, #28]
 80017c2:	3304      	adds	r3, #4
 80017c4:	681a      	ldr	r2, [r3, #0]
 80017c6:	69bb      	ldr	r3, [r7, #24]
 80017c8:	429a      	cmp	r2, r3
 80017ca:	d10b      	bne.n	80017e4 <vTaskSwitchContext+0x58>
 80017cc:	69fb      	ldr	r3, [r7, #28]
 80017ce:	3308      	adds	r3, #8
 80017d0:	681a      	ldr	r2, [r3, #0]
 80017d2:	69bb      	ldr	r3, [r7, #24]
 80017d4:	429a      	cmp	r2, r3
 80017d6:	d105      	bne.n	80017e4 <vTaskSwitchContext+0x58>
 80017d8:	69fb      	ldr	r3, [r7, #28]
 80017da:	330c      	adds	r3, #12
 80017dc:	681a      	ldr	r2, [r3, #0]
 80017de:	69bb      	ldr	r3, [r7, #24]
 80017e0:	429a      	cmp	r2, r3
 80017e2:	d008      	beq.n	80017f6 <vTaskSwitchContext+0x6a>
 80017e4:	4b26      	ldr	r3, [pc, #152]	; (8001880 <vTaskSwitchContext+0xf4>)
 80017e6:	681a      	ldr	r2, [r3, #0]
 80017e8:	4b25      	ldr	r3, [pc, #148]	; (8001880 <vTaskSwitchContext+0xf4>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	3334      	adds	r3, #52	; 0x34
 80017ee:	4619      	mov	r1, r3
 80017f0:	4610      	mov	r0, r2
 80017f2:	f001 fa1b 	bl	8002c2c <vApplicationStackOverflowHook>

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80017f6:	4b23      	ldr	r3, [pc, #140]	; (8001884 <vTaskSwitchContext+0xf8>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	60bb      	str	r3, [r7, #8]
	/* Generic helper function. */
	__attribute__( ( always_inline ) ) static inline uint8_t ucPortCountLeadingZeros( uint32_t ulBitmap )
	{
	uint8_t ucReturn;

		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 80017fc:	68bb      	ldr	r3, [r7, #8]
 80017fe:	fab3 f383 	clz	r3, r3
 8001802:	71fb      	strb	r3, [r7, #7]
		return ucReturn;
 8001804:	79fb      	ldrb	r3, [r7, #7]
 8001806:	f1c3 031f 	rsb	r3, r3, #31
 800180a:	613b      	str	r3, [r7, #16]
 800180c:	491e      	ldr	r1, [pc, #120]	; (8001888 <vTaskSwitchContext+0xfc>)
 800180e:	693a      	ldr	r2, [r7, #16]
 8001810:	4613      	mov	r3, r2
 8001812:	009b      	lsls	r3, r3, #2
 8001814:	4413      	add	r3, r2
 8001816:	009b      	lsls	r3, r3, #2
 8001818:	440b      	add	r3, r1
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	2b00      	cmp	r3, #0
 800181e:	d109      	bne.n	8001834 <vTaskSwitchContext+0xa8>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001820:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001824:	f383 8811 	msr	BASEPRI, r3
 8001828:	f3bf 8f6f 	isb	sy
 800182c:	f3bf 8f4f 	dsb	sy
 8001830:	617b      	str	r3, [r7, #20]
 8001832:	e7fe      	b.n	8001832 <vTaskSwitchContext+0xa6>
 8001834:	693a      	ldr	r2, [r7, #16]
 8001836:	4613      	mov	r3, r2
 8001838:	009b      	lsls	r3, r3, #2
 800183a:	4413      	add	r3, r2
 800183c:	009b      	lsls	r3, r3, #2
 800183e:	4a12      	ldr	r2, [pc, #72]	; (8001888 <vTaskSwitchContext+0xfc>)
 8001840:	4413      	add	r3, r2
 8001842:	60fb      	str	r3, [r7, #12]
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	685b      	ldr	r3, [r3, #4]
 8001848:	685a      	ldr	r2, [r3, #4]
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	605a      	str	r2, [r3, #4]
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	685a      	ldr	r2, [r3, #4]
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	3308      	adds	r3, #8
 8001856:	429a      	cmp	r2, r3
 8001858:	d104      	bne.n	8001864 <vTaskSwitchContext+0xd8>
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	685a      	ldr	r2, [r3, #4]
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	605a      	str	r2, [r3, #4]
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	68db      	ldr	r3, [r3, #12]
 800186a:	4a05      	ldr	r2, [pc, #20]	; (8001880 <vTaskSwitchContext+0xf4>)
 800186c:	6013      	str	r3, [r2, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800186e:	bf00      	nop
 8001870:	3720      	adds	r7, #32
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	20001d54 	.word	0x20001d54
 800187c:	20001d40 	.word	0x20001d40
 8001880:	20001c54 	.word	0x20001c54
 8001884:	20001d34 	.word	0x20001d34
 8001888:	20001c58 	.word	0x20001c58

0800188c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b084      	sub	sp, #16
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
 8001894:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	2b00      	cmp	r3, #0
 800189a:	d109      	bne.n	80018b0 <vTaskPlaceOnEventList+0x24>
 800189c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80018a0:	f383 8811 	msr	BASEPRI, r3
 80018a4:	f3bf 8f6f 	isb	sy
 80018a8:	f3bf 8f4f 	dsb	sy
 80018ac:	60fb      	str	r3, [r7, #12]
 80018ae:	e7fe      	b.n	80018ae <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80018b0:	4b07      	ldr	r3, [pc, #28]	; (80018d0 <vTaskPlaceOnEventList+0x44>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	3318      	adds	r3, #24
 80018b6:	4619      	mov	r1, r3
 80018b8:	6878      	ldr	r0, [r7, #4]
 80018ba:	f7fe fcdb 	bl	8000274 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80018be:	2101      	movs	r1, #1
 80018c0:	6838      	ldr	r0, [r7, #0]
 80018c2:	f000 fb19 	bl	8001ef8 <prvAddCurrentTaskToDelayedList>
}
 80018c6:	bf00      	nop
 80018c8:	3710      	adds	r7, #16
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	20001c54 	.word	0x20001c54

080018d4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b086      	sub	sp, #24
 80018d8:	af00      	add	r7, sp, #0
 80018da:	60f8      	str	r0, [r7, #12]
 80018dc:	60b9      	str	r1, [r7, #8]
 80018de:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d109      	bne.n	80018fa <vTaskPlaceOnEventListRestricted+0x26>
 80018e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80018ea:	f383 8811 	msr	BASEPRI, r3
 80018ee:	f3bf 8f6f 	isb	sy
 80018f2:	f3bf 8f4f 	dsb	sy
 80018f6:	617b      	str	r3, [r7, #20]
 80018f8:	e7fe      	b.n	80018f8 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80018fa:	4b0a      	ldr	r3, [pc, #40]	; (8001924 <vTaskPlaceOnEventListRestricted+0x50>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	3318      	adds	r3, #24
 8001900:	4619      	mov	r1, r3
 8001902:	68f8      	ldr	r0, [r7, #12]
 8001904:	f7fe fc92 	bl	800022c <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d002      	beq.n	8001914 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 800190e:	f04f 33ff 	mov.w	r3, #4294967295
 8001912:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8001914:	6879      	ldr	r1, [r7, #4]
 8001916:	68b8      	ldr	r0, [r7, #8]
 8001918:	f000 faee 	bl	8001ef8 <prvAddCurrentTaskToDelayedList>
	}
 800191c:	bf00      	nop
 800191e:	3718      	adds	r7, #24
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}
 8001924:	20001c54 	.word	0x20001c54

08001928 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b086      	sub	sp, #24
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	68db      	ldr	r3, [r3, #12]
 8001934:	68db      	ldr	r3, [r3, #12]
 8001936:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8001938:	693b      	ldr	r3, [r7, #16]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d109      	bne.n	8001952 <xTaskRemoveFromEventList+0x2a>
 800193e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001942:	f383 8811 	msr	BASEPRI, r3
 8001946:	f3bf 8f6f 	isb	sy
 800194a:	f3bf 8f4f 	dsb	sy
 800194e:	60fb      	str	r3, [r7, #12]
 8001950:	e7fe      	b.n	8001950 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8001952:	693b      	ldr	r3, [r7, #16]
 8001954:	3318      	adds	r3, #24
 8001956:	4618      	mov	r0, r3
 8001958:	f7fe fcc6 	bl	80002e8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800195c:	4b1d      	ldr	r3, [pc, #116]	; (80019d4 <xTaskRemoveFromEventList+0xac>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	2b00      	cmp	r3, #0
 8001962:	d11c      	bne.n	800199e <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8001964:	693b      	ldr	r3, [r7, #16]
 8001966:	3304      	adds	r3, #4
 8001968:	4618      	mov	r0, r3
 800196a:	f7fe fcbd 	bl	80002e8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800196e:	693b      	ldr	r3, [r7, #16]
 8001970:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001972:	2201      	movs	r2, #1
 8001974:	409a      	lsls	r2, r3
 8001976:	4b18      	ldr	r3, [pc, #96]	; (80019d8 <xTaskRemoveFromEventList+0xb0>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4313      	orrs	r3, r2
 800197c:	4a16      	ldr	r2, [pc, #88]	; (80019d8 <xTaskRemoveFromEventList+0xb0>)
 800197e:	6013      	str	r3, [r2, #0]
 8001980:	693b      	ldr	r3, [r7, #16]
 8001982:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001984:	4613      	mov	r3, r2
 8001986:	009b      	lsls	r3, r3, #2
 8001988:	4413      	add	r3, r2
 800198a:	009b      	lsls	r3, r3, #2
 800198c:	4a13      	ldr	r2, [pc, #76]	; (80019dc <xTaskRemoveFromEventList+0xb4>)
 800198e:	441a      	add	r2, r3
 8001990:	693b      	ldr	r3, [r7, #16]
 8001992:	3304      	adds	r3, #4
 8001994:	4619      	mov	r1, r3
 8001996:	4610      	mov	r0, r2
 8001998:	f7fe fc48 	bl	800022c <vListInsertEnd>
 800199c:	e005      	b.n	80019aa <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800199e:	693b      	ldr	r3, [r7, #16]
 80019a0:	3318      	adds	r3, #24
 80019a2:	4619      	mov	r1, r3
 80019a4:	480e      	ldr	r0, [pc, #56]	; (80019e0 <xTaskRemoveFromEventList+0xb8>)
 80019a6:	f7fe fc41 	bl	800022c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80019aa:	693b      	ldr	r3, [r7, #16]
 80019ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80019ae:	4b0d      	ldr	r3, [pc, #52]	; (80019e4 <xTaskRemoveFromEventList+0xbc>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d905      	bls.n	80019c4 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80019b8:	2301      	movs	r3, #1
 80019ba:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80019bc:	4b0a      	ldr	r3, [pc, #40]	; (80019e8 <xTaskRemoveFromEventList+0xc0>)
 80019be:	2201      	movs	r2, #1
 80019c0:	601a      	str	r2, [r3, #0]
 80019c2:	e001      	b.n	80019c8 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 80019c4:	2300      	movs	r3, #0
 80019c6:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 80019c8:	697b      	ldr	r3, [r7, #20]
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	3718      	adds	r7, #24
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	20001d54 	.word	0x20001d54
 80019d8:	20001d34 	.word	0x20001d34
 80019dc:	20001c58 	.word	0x20001c58
 80019e0:	20001cec 	.word	0x20001cec
 80019e4:	20001c54 	.word	0x20001c54
 80019e8:	20001d40 	.word	0x20001d40

080019ec <vTaskSetTimeOutState>:
	return xReturn;
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80019ec:	b480      	push	{r7}
 80019ee:	b085      	sub	sp, #20
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d109      	bne.n	8001a0e <vTaskSetTimeOutState+0x22>
 80019fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80019fe:	f383 8811 	msr	BASEPRI, r3
 8001a02:	f3bf 8f6f 	isb	sy
 8001a06:	f3bf 8f4f 	dsb	sy
 8001a0a:	60fb      	str	r3, [r7, #12]
 8001a0c:	e7fe      	b.n	8001a0c <vTaskSetTimeOutState+0x20>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8001a0e:	4b07      	ldr	r3, [pc, #28]	; (8001a2c <vTaskSetTimeOutState+0x40>)
 8001a10:	681a      	ldr	r2, [r3, #0]
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8001a16:	4b06      	ldr	r3, [pc, #24]	; (8001a30 <vTaskSetTimeOutState+0x44>)
 8001a18:	681a      	ldr	r2, [r3, #0]
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	605a      	str	r2, [r3, #4]
}
 8001a1e:	bf00      	nop
 8001a20:	3714      	adds	r7, #20
 8001a22:	46bd      	mov	sp, r7
 8001a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a28:	4770      	bx	lr
 8001a2a:	bf00      	nop
 8001a2c:	20001d44 	.word	0x20001d44
 8001a30:	20001d30 	.word	0x20001d30

08001a34 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b086      	sub	sp, #24
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
 8001a3c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d109      	bne.n	8001a58 <xTaskCheckForTimeOut+0x24>
 8001a44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a48:	f383 8811 	msr	BASEPRI, r3
 8001a4c:	f3bf 8f6f 	isb	sy
 8001a50:	f3bf 8f4f 	dsb	sy
 8001a54:	60bb      	str	r3, [r7, #8]
 8001a56:	e7fe      	b.n	8001a56 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d109      	bne.n	8001a72 <xTaskCheckForTimeOut+0x3e>
 8001a5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a62:	f383 8811 	msr	BASEPRI, r3
 8001a66:	f3bf 8f6f 	isb	sy
 8001a6a:	f3bf 8f4f 	dsb	sy
 8001a6e:	60fb      	str	r3, [r7, #12]
 8001a70:	e7fe      	b.n	8001a70 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8001a72:	f7fe fd65 	bl	8000540 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8001a76:	4b1c      	ldr	r3, [pc, #112]	; (8001ae8 <xTaskCheckForTimeOut+0xb4>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	613b      	str	r3, [r7, #16]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a84:	d102      	bne.n	8001a8c <xTaskCheckForTimeOut+0x58>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8001a86:	2300      	movs	r3, #0
 8001a88:	617b      	str	r3, [r7, #20]
 8001a8a:	e026      	b.n	8001ada <xTaskCheckForTimeOut+0xa6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	4b16      	ldr	r3, [pc, #88]	; (8001aec <xTaskCheckForTimeOut+0xb8>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	429a      	cmp	r2, r3
 8001a96:	d007      	beq.n	8001aa8 <xTaskCheckForTimeOut+0x74>
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	685a      	ldr	r2, [r3, #4]
 8001a9c:	693b      	ldr	r3, [r7, #16]
 8001a9e:	429a      	cmp	r2, r3
 8001aa0:	d802      	bhi.n	8001aa8 <xTaskCheckForTimeOut+0x74>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	617b      	str	r3, [r7, #20]
 8001aa6:	e018      	b.n	8001ada <xTaskCheckForTimeOut+0xa6>
		}
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	685b      	ldr	r3, [r3, #4]
 8001aac:	693a      	ldr	r2, [r7, #16]
 8001aae:	1ad2      	subs	r2, r2, r3
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	d20e      	bcs.n	8001ad6 <xTaskCheckForTimeOut+0xa2>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	681a      	ldr	r2, [r3, #0]
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6859      	ldr	r1, [r3, #4]
 8001ac0:	693b      	ldr	r3, [r7, #16]
 8001ac2:	1acb      	subs	r3, r1, r3
 8001ac4:	441a      	add	r2, r3
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
 8001aca:	6878      	ldr	r0, [r7, #4]
 8001acc:	f7ff ff8e 	bl	80019ec <vTaskSetTimeOutState>
			xReturn = pdFALSE;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	617b      	str	r3, [r7, #20]
 8001ad4:	e001      	b.n	8001ada <xTaskCheckForTimeOut+0xa6>
		}
		else
		{
			xReturn = pdTRUE;
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8001ada:	f7fe fd5f 	bl	800059c <vPortExitCritical>

	return xReturn;
 8001ade:	697b      	ldr	r3, [r7, #20]
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	3718      	adds	r7, #24
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	20001d30 	.word	0x20001d30
 8001aec:	20001d44 	.word	0x20001d44

08001af0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8001af4:	4b03      	ldr	r3, [pc, #12]	; (8001b04 <vTaskMissedYield+0x14>)
 8001af6:	2201      	movs	r2, #1
 8001af8:	601a      	str	r2, [r3, #0]
}
 8001afa:	bf00      	nop
 8001afc:	46bd      	mov	sp, r7
 8001afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b02:	4770      	bx	lr
 8001b04:	20001d40 	.word	0x20001d40

08001b08 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b082      	sub	sp, #8
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8001b10:	f000 f854 	bl	8001bbc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8001b14:	4b07      	ldr	r3, [pc, #28]	; (8001b34 <prvIdleTask+0x2c>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	2b01      	cmp	r3, #1
 8001b1a:	d907      	bls.n	8001b2c <prvIdleTask+0x24>
			{
				taskYIELD();
 8001b1c:	4b06      	ldr	r3, [pc, #24]	; (8001b38 <prvIdleTask+0x30>)
 8001b1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001b22:	601a      	str	r2, [r3, #0]
 8001b24:	f3bf 8f4f 	dsb	sy
 8001b28:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 8001b2c:	f001 f884 	bl	8002c38 <vApplicationIdleHook>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
 8001b30:	e7ee      	b.n	8001b10 <prvIdleTask+0x8>
 8001b32:	bf00      	nop
 8001b34:	20001c58 	.word	0x20001c58
 8001b38:	e000ed04 	.word	0xe000ed04

08001b3c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b082      	sub	sp, #8
 8001b40:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001b42:	2300      	movs	r3, #0
 8001b44:	607b      	str	r3, [r7, #4]
 8001b46:	e00c      	b.n	8001b62 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8001b48:	687a      	ldr	r2, [r7, #4]
 8001b4a:	4613      	mov	r3, r2
 8001b4c:	009b      	lsls	r3, r3, #2
 8001b4e:	4413      	add	r3, r2
 8001b50:	009b      	lsls	r3, r3, #2
 8001b52:	4a12      	ldr	r2, [pc, #72]	; (8001b9c <prvInitialiseTaskLists+0x60>)
 8001b54:	4413      	add	r3, r2
 8001b56:	4618      	mov	r0, r3
 8001b58:	f7fe fb3a 	bl	80001d0 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	3301      	adds	r3, #1
 8001b60:	607b      	str	r3, [r7, #4]
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	2b04      	cmp	r3, #4
 8001b66:	d9ef      	bls.n	8001b48 <prvInitialiseTaskLists+0xc>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
 8001b68:	480d      	ldr	r0, [pc, #52]	; (8001ba0 <prvInitialiseTaskLists+0x64>)
 8001b6a:	f7fe fb31 	bl	80001d0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8001b6e:	480d      	ldr	r0, [pc, #52]	; (8001ba4 <prvInitialiseTaskLists+0x68>)
 8001b70:	f7fe fb2e 	bl	80001d0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8001b74:	480c      	ldr	r0, [pc, #48]	; (8001ba8 <prvInitialiseTaskLists+0x6c>)
 8001b76:	f7fe fb2b 	bl	80001d0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8001b7a:	480c      	ldr	r0, [pc, #48]	; (8001bac <prvInitialiseTaskLists+0x70>)
 8001b7c:	f7fe fb28 	bl	80001d0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8001b80:	480b      	ldr	r0, [pc, #44]	; (8001bb0 <prvInitialiseTaskLists+0x74>)
 8001b82:	f7fe fb25 	bl	80001d0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8001b86:	4b0b      	ldr	r3, [pc, #44]	; (8001bb4 <prvInitialiseTaskLists+0x78>)
 8001b88:	4a05      	ldr	r2, [pc, #20]	; (8001ba0 <prvInitialiseTaskLists+0x64>)
 8001b8a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8001b8c:	4b0a      	ldr	r3, [pc, #40]	; (8001bb8 <prvInitialiseTaskLists+0x7c>)
 8001b8e:	4a05      	ldr	r2, [pc, #20]	; (8001ba4 <prvInitialiseTaskLists+0x68>)
 8001b90:	601a      	str	r2, [r3, #0]
}
 8001b92:	bf00      	nop
 8001b94:	3708      	adds	r7, #8
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	20001c58 	.word	0x20001c58
 8001ba0:	20001cbc 	.word	0x20001cbc
 8001ba4:	20001cd0 	.word	0x20001cd0
 8001ba8:	20001cec 	.word	0x20001cec
 8001bac:	20001d00 	.word	0x20001d00
 8001bb0:	20001d18 	.word	0x20001d18
 8001bb4:	20001ce4 	.word	0x20001ce4
 8001bb8:	20001ce8 	.word	0x20001ce8

08001bbc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b082      	sub	sp, #8
 8001bc0:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001bc2:	e028      	b.n	8001c16 <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
 8001bc4:	f7ff fc64 	bl	8001490 <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8001bc8:	4b17      	ldr	r3, [pc, #92]	; (8001c28 <prvCheckTasksWaitingTermination+0x6c>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	bf0c      	ite	eq
 8001bd0:	2301      	moveq	r3, #1
 8001bd2:	2300      	movne	r3, #0
 8001bd4:	b2db      	uxtb	r3, r3
 8001bd6:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
 8001bd8:	f7ff fc68 	bl	80014ac <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d119      	bne.n	8001c16 <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 8001be2:	f7fe fcad 	bl	8000540 <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8001be6:	4b10      	ldr	r3, [pc, #64]	; (8001c28 <prvCheckTasksWaitingTermination+0x6c>)
 8001be8:	68db      	ldr	r3, [r3, #12]
 8001bea:	68db      	ldr	r3, [r3, #12]
 8001bec:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	3304      	adds	r3, #4
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f7fe fb78 	bl	80002e8 <uxListRemove>
					--uxCurrentNumberOfTasks;
 8001bf8:	4b0c      	ldr	r3, [pc, #48]	; (8001c2c <prvCheckTasksWaitingTermination+0x70>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	3b01      	subs	r3, #1
 8001bfe:	4a0b      	ldr	r2, [pc, #44]	; (8001c2c <prvCheckTasksWaitingTermination+0x70>)
 8001c00:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 8001c02:	4b0b      	ldr	r3, [pc, #44]	; (8001c30 <prvCheckTasksWaitingTermination+0x74>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	3b01      	subs	r3, #1
 8001c08:	4a09      	ldr	r2, [pc, #36]	; (8001c30 <prvCheckTasksWaitingTermination+0x74>)
 8001c0a:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
 8001c0c:	f7fe fcc6 	bl	800059c <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 8001c10:	6838      	ldr	r0, [r7, #0]
 8001c12:	f000 f80f 	bl	8001c34 <prvDeleteTCB>
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001c16:	4b06      	ldr	r3, [pc, #24]	; (8001c30 <prvCheckTasksWaitingTermination+0x74>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d1d2      	bne.n	8001bc4 <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8001c1e:	bf00      	nop
 8001c20:	3708      	adds	r7, #8
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	20001d00 	.word	0x20001d00
 8001c2c:	20001d2c 	.word	0x20001d2c
 8001c30:	20001d14 	.word	0x20001d14

08001c34 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b082      	sub	sp, #8
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c40:	4618      	mov	r0, r3
 8001c42:	f7fe fdc1 	bl	80007c8 <vPortFree>
			vPortFree( pxTCB );
 8001c46:	6878      	ldr	r0, [r7, #4]
 8001c48:	f7fe fdbe 	bl	80007c8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	)
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8001c4c:	bf00      	nop
 8001c4e:	3708      	adds	r7, #8
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bd80      	pop	{r7, pc}

08001c54 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8001c54:	b480      	push	{r7}
 8001c56:	b083      	sub	sp, #12
 8001c58:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001c5a:	4b0f      	ldr	r3, [pc, #60]	; (8001c98 <prvResetNextTaskUnblockTime+0x44>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d101      	bne.n	8001c68 <prvResetNextTaskUnblockTime+0x14>
 8001c64:	2301      	movs	r3, #1
 8001c66:	e000      	b.n	8001c6a <prvResetNextTaskUnblockTime+0x16>
 8001c68:	2300      	movs	r3, #0
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d004      	beq.n	8001c78 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8001c6e:	4b0b      	ldr	r3, [pc, #44]	; (8001c9c <prvResetNextTaskUnblockTime+0x48>)
 8001c70:	f04f 32ff 	mov.w	r2, #4294967295
 8001c74:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8001c76:	e008      	b.n	8001c8a <prvResetNextTaskUnblockTime+0x36>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001c78:	4b07      	ldr	r3, [pc, #28]	; (8001c98 <prvResetNextTaskUnblockTime+0x44>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	68db      	ldr	r3, [r3, #12]
 8001c7e:	68db      	ldr	r3, [r3, #12]
 8001c80:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	685b      	ldr	r3, [r3, #4]
 8001c86:	4a05      	ldr	r2, [pc, #20]	; (8001c9c <prvResetNextTaskUnblockTime+0x48>)
 8001c88:	6013      	str	r3, [r2, #0]
	}
}
 8001c8a:	bf00      	nop
 8001c8c:	370c      	adds	r7, #12
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c94:	4770      	bx	lr
 8001c96:	bf00      	nop
 8001c98:	20001ce4 	.word	0x20001ce4
 8001c9c:	20001d4c 	.word	0x20001d4c

08001ca0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b083      	sub	sp, #12
 8001ca4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8001ca6:	4b0b      	ldr	r3, [pc, #44]	; (8001cd4 <xTaskGetSchedulerState+0x34>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d102      	bne.n	8001cb4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8001cae:	2301      	movs	r3, #1
 8001cb0:	607b      	str	r3, [r7, #4]
 8001cb2:	e008      	b.n	8001cc6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001cb4:	4b08      	ldr	r3, [pc, #32]	; (8001cd8 <xTaskGetSchedulerState+0x38>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d102      	bne.n	8001cc2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8001cbc:	2302      	movs	r3, #2
 8001cbe:	607b      	str	r3, [r7, #4]
 8001cc0:	e001      	b.n	8001cc6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8001cc6:	687b      	ldr	r3, [r7, #4]
	}
 8001cc8:	4618      	mov	r0, r3
 8001cca:	370c      	adds	r7, #12
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd2:	4770      	bx	lr
 8001cd4:	20001d38 	.word	0x20001d38
 8001cd8:	20001d54 	.word	0x20001d54

08001cdc <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b084      	sub	sp, #16
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d062      	beq.n	8001db4 <vTaskPriorityInherit+0xd8>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001cf2:	4b32      	ldr	r3, [pc, #200]	; (8001dbc <vTaskPriorityInherit+0xe0>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cf8:	429a      	cmp	r2, r3
 8001cfa:	d25b      	bcs.n	8001db4 <vTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	699b      	ldr	r3, [r3, #24]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	db06      	blt.n	8001d12 <vTaskPriorityInherit+0x36>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001d04:	4b2d      	ldr	r3, [pc, #180]	; (8001dbc <vTaskPriorityInherit+0xe0>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d0a:	f1c3 0205 	rsb	r2, r3, #5
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	6959      	ldr	r1, [r3, #20]
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d1a:	4613      	mov	r3, r2
 8001d1c:	009b      	lsls	r3, r3, #2
 8001d1e:	4413      	add	r3, r2
 8001d20:	009b      	lsls	r3, r3, #2
 8001d22:	4a27      	ldr	r2, [pc, #156]	; (8001dc0 <vTaskPriorityInherit+0xe4>)
 8001d24:	4413      	add	r3, r2
 8001d26:	4299      	cmp	r1, r3
 8001d28:	d101      	bne.n	8001d2e <vTaskPriorityInherit+0x52>
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	e000      	b.n	8001d30 <vTaskPriorityInherit+0x54>
 8001d2e:	2300      	movs	r3, #0
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d03a      	beq.n	8001daa <vTaskPriorityInherit+0xce>
				{
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	3304      	adds	r3, #4
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f7fe fad5 	bl	80002e8 <uxListRemove>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d115      	bne.n	8001d70 <vTaskPriorityInherit+0x94>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d48:	491d      	ldr	r1, [pc, #116]	; (8001dc0 <vTaskPriorityInherit+0xe4>)
 8001d4a:	4613      	mov	r3, r2
 8001d4c:	009b      	lsls	r3, r3, #2
 8001d4e:	4413      	add	r3, r2
 8001d50:	009b      	lsls	r3, r3, #2
 8001d52:	440b      	add	r3, r1
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d10a      	bne.n	8001d70 <vTaskPriorityInherit+0x94>
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d5e:	2201      	movs	r2, #1
 8001d60:	fa02 f303 	lsl.w	r3, r2, r3
 8001d64:	43da      	mvns	r2, r3
 8001d66:	4b17      	ldr	r3, [pc, #92]	; (8001dc4 <vTaskPriorityInherit+0xe8>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	4a15      	ldr	r2, [pc, #84]	; (8001dc4 <vTaskPriorityInherit+0xe8>)
 8001d6e:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8001d70:	4b12      	ldr	r3, [pc, #72]	; (8001dbc <vTaskPriorityInherit+0xe0>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d7e:	2201      	movs	r2, #1
 8001d80:	409a      	lsls	r2, r3
 8001d82:	4b10      	ldr	r3, [pc, #64]	; (8001dc4 <vTaskPriorityInherit+0xe8>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	4313      	orrs	r3, r2
 8001d88:	4a0e      	ldr	r2, [pc, #56]	; (8001dc4 <vTaskPriorityInherit+0xe8>)
 8001d8a:	6013      	str	r3, [r2, #0]
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d90:	4613      	mov	r3, r2
 8001d92:	009b      	lsls	r3, r3, #2
 8001d94:	4413      	add	r3, r2
 8001d96:	009b      	lsls	r3, r3, #2
 8001d98:	4a09      	ldr	r2, [pc, #36]	; (8001dc0 <vTaskPriorityInherit+0xe4>)
 8001d9a:	441a      	add	r2, r3
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	3304      	adds	r3, #4
 8001da0:	4619      	mov	r1, r3
 8001da2:	4610      	mov	r0, r2
 8001da4:	f7fe fa42 	bl	800022c <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8001da8:	e004      	b.n	8001db4 <vTaskPriorityInherit+0xd8>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8001daa:	4b04      	ldr	r3, [pc, #16]	; (8001dbc <vTaskPriorityInherit+0xe0>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	62da      	str	r2, [r3, #44]	; 0x2c
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8001db4:	bf00      	nop
 8001db6:	3710      	adds	r7, #16
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	20001c54 	.word	0x20001c54
 8001dc0:	20001c58 	.word	0x20001c58
 8001dc4:	20001d34 	.word	0x20001d34

08001dc8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b086      	sub	sp, #24
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d06c      	beq.n	8001eb8 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8001dde:	4b39      	ldr	r3, [pc, #228]	; (8001ec4 <xTaskPriorityDisinherit+0xfc>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	693a      	ldr	r2, [r7, #16]
 8001de4:	429a      	cmp	r2, r3
 8001de6:	d009      	beq.n	8001dfc <xTaskPriorityDisinherit+0x34>
 8001de8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001dec:	f383 8811 	msr	BASEPRI, r3
 8001df0:	f3bf 8f6f 	isb	sy
 8001df4:	f3bf 8f4f 	dsb	sy
 8001df8:	60bb      	str	r3, [r7, #8]
 8001dfa:	e7fe      	b.n	8001dfa <xTaskPriorityDisinherit+0x32>

			configASSERT( pxTCB->uxMutexesHeld );
 8001dfc:	693b      	ldr	r3, [r7, #16]
 8001dfe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d109      	bne.n	8001e18 <xTaskPriorityDisinherit+0x50>
 8001e04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e08:	f383 8811 	msr	BASEPRI, r3
 8001e0c:	f3bf 8f6f 	isb	sy
 8001e10:	f3bf 8f4f 	dsb	sy
 8001e14:	60fb      	str	r3, [r7, #12]
 8001e16:	e7fe      	b.n	8001e16 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8001e18:	693b      	ldr	r3, [r7, #16]
 8001e1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e1c:	1e5a      	subs	r2, r3, #1
 8001e1e:	693b      	ldr	r3, [r7, #16]
 8001e20:	645a      	str	r2, [r3, #68]	; 0x44

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8001e22:	693b      	ldr	r3, [r7, #16]
 8001e24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e26:	693b      	ldr	r3, [r7, #16]
 8001e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e2a:	429a      	cmp	r2, r3
 8001e2c:	d044      	beq.n	8001eb8 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8001e2e:	693b      	ldr	r3, [r7, #16]
 8001e30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d140      	bne.n	8001eb8 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001e36:	693b      	ldr	r3, [r7, #16]
 8001e38:	3304      	adds	r3, #4
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	f7fe fa54 	bl	80002e8 <uxListRemove>
 8001e40:	4603      	mov	r3, r0
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d115      	bne.n	8001e72 <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8001e46:	693b      	ldr	r3, [r7, #16]
 8001e48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e4a:	491f      	ldr	r1, [pc, #124]	; (8001ec8 <xTaskPriorityDisinherit+0x100>)
 8001e4c:	4613      	mov	r3, r2
 8001e4e:	009b      	lsls	r3, r3, #2
 8001e50:	4413      	add	r3, r2
 8001e52:	009b      	lsls	r3, r3, #2
 8001e54:	440b      	add	r3, r1
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d10a      	bne.n	8001e72 <xTaskPriorityDisinherit+0xaa>
 8001e5c:	693b      	ldr	r3, [r7, #16]
 8001e5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e60:	2201      	movs	r2, #1
 8001e62:	fa02 f303 	lsl.w	r3, r2, r3
 8001e66:	43da      	mvns	r2, r3
 8001e68:	4b18      	ldr	r3, [pc, #96]	; (8001ecc <xTaskPriorityDisinherit+0x104>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	4a17      	ldr	r2, [pc, #92]	; (8001ecc <xTaskPriorityDisinherit+0x104>)
 8001e70:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8001e72:	693b      	ldr	r3, [r7, #16]
 8001e74:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e76:	693b      	ldr	r3, [r7, #16]
 8001e78:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001e7a:	693b      	ldr	r3, [r7, #16]
 8001e7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e7e:	f1c3 0205 	rsb	r2, r3, #5
 8001e82:	693b      	ldr	r3, [r7, #16]
 8001e84:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8001e86:	693b      	ldr	r3, [r7, #16]
 8001e88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	409a      	lsls	r2, r3
 8001e8e:	4b0f      	ldr	r3, [pc, #60]	; (8001ecc <xTaskPriorityDisinherit+0x104>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4313      	orrs	r3, r2
 8001e94:	4a0d      	ldr	r2, [pc, #52]	; (8001ecc <xTaskPriorityDisinherit+0x104>)
 8001e96:	6013      	str	r3, [r2, #0]
 8001e98:	693b      	ldr	r3, [r7, #16]
 8001e9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e9c:	4613      	mov	r3, r2
 8001e9e:	009b      	lsls	r3, r3, #2
 8001ea0:	4413      	add	r3, r2
 8001ea2:	009b      	lsls	r3, r3, #2
 8001ea4:	4a08      	ldr	r2, [pc, #32]	; (8001ec8 <xTaskPriorityDisinherit+0x100>)
 8001ea6:	441a      	add	r2, r3
 8001ea8:	693b      	ldr	r3, [r7, #16]
 8001eaa:	3304      	adds	r3, #4
 8001eac:	4619      	mov	r1, r3
 8001eae:	4610      	mov	r0, r2
 8001eb0:	f7fe f9bc 	bl	800022c <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8001eb8:	697b      	ldr	r3, [r7, #20]
	}
 8001eba:	4618      	mov	r0, r3
 8001ebc:	3718      	adds	r7, #24
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	20001c54 	.word	0x20001c54
 8001ec8:	20001c58 	.word	0x20001c58
 8001ecc:	20001d34 	.word	0x20001d34

08001ed0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8001ed0:	b480      	push	{r7}
 8001ed2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8001ed4:	4b07      	ldr	r3, [pc, #28]	; (8001ef4 <pvTaskIncrementMutexHeldCount+0x24>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d004      	beq.n	8001ee6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8001edc:	4b05      	ldr	r3, [pc, #20]	; (8001ef4 <pvTaskIncrementMutexHeldCount+0x24>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001ee2:	3201      	adds	r2, #1
 8001ee4:	645a      	str	r2, [r3, #68]	; 0x44
		}

		return pxCurrentTCB;
 8001ee6:	4b03      	ldr	r3, [pc, #12]	; (8001ef4 <pvTaskIncrementMutexHeldCount+0x24>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
	}
 8001eea:	4618      	mov	r0, r3
 8001eec:	46bd      	mov	sp, r7
 8001eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef2:	4770      	bx	lr
 8001ef4:	20001c54 	.word	0x20001c54

08001ef8 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b084      	sub	sp, #16
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
 8001f00:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8001f02:	4b29      	ldr	r3, [pc, #164]	; (8001fa8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001f08:	4b28      	ldr	r3, [pc, #160]	; (8001fac <prvAddCurrentTaskToDelayedList+0xb4>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	3304      	adds	r3, #4
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f7fe f9ea 	bl	80002e8 <uxListRemove>
 8001f14:	4603      	mov	r3, r0
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d10b      	bne.n	8001f32 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8001f1a:	4b24      	ldr	r3, [pc, #144]	; (8001fac <prvAddCurrentTaskToDelayedList+0xb4>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f20:	2201      	movs	r2, #1
 8001f22:	fa02 f303 	lsl.w	r3, r2, r3
 8001f26:	43da      	mvns	r2, r3
 8001f28:	4b21      	ldr	r3, [pc, #132]	; (8001fb0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4013      	ands	r3, r2
 8001f2e:	4a20      	ldr	r2, [pc, #128]	; (8001fb0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8001f30:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f38:	d10a      	bne.n	8001f50 <prvAddCurrentTaskToDelayedList+0x58>
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d007      	beq.n	8001f50 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001f40:	4b1a      	ldr	r3, [pc, #104]	; (8001fac <prvAddCurrentTaskToDelayedList+0xb4>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	3304      	adds	r3, #4
 8001f46:	4619      	mov	r1, r3
 8001f48:	481a      	ldr	r0, [pc, #104]	; (8001fb4 <prvAddCurrentTaskToDelayedList+0xbc>)
 8001f4a:	f7fe f96f 	bl	800022c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8001f4e:	e026      	b.n	8001f9e <prvAddCurrentTaskToDelayedList+0xa6>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 8001f50:	68fa      	ldr	r2, [r7, #12]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	4413      	add	r3, r2
 8001f56:	60bb      	str	r3, [r7, #8]

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8001f58:	4b14      	ldr	r3, [pc, #80]	; (8001fac <prvAddCurrentTaskToDelayedList+0xb4>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	68ba      	ldr	r2, [r7, #8]
 8001f5e:	605a      	str	r2, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 8001f60:	68ba      	ldr	r2, [r7, #8]
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	429a      	cmp	r2, r3
 8001f66:	d209      	bcs.n	8001f7c <prvAddCurrentTaskToDelayedList+0x84>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001f68:	4b13      	ldr	r3, [pc, #76]	; (8001fb8 <prvAddCurrentTaskToDelayedList+0xc0>)
 8001f6a:	681a      	ldr	r2, [r3, #0]
 8001f6c:	4b0f      	ldr	r3, [pc, #60]	; (8001fac <prvAddCurrentTaskToDelayedList+0xb4>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	3304      	adds	r3, #4
 8001f72:	4619      	mov	r1, r3
 8001f74:	4610      	mov	r0, r2
 8001f76:	f7fe f97d 	bl	8000274 <vListInsert>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8001f7a:	e010      	b.n	8001f9e <prvAddCurrentTaskToDelayedList+0xa6>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001f7c:	4b0f      	ldr	r3, [pc, #60]	; (8001fbc <prvAddCurrentTaskToDelayedList+0xc4>)
 8001f7e:	681a      	ldr	r2, [r3, #0]
 8001f80:	4b0a      	ldr	r3, [pc, #40]	; (8001fac <prvAddCurrentTaskToDelayedList+0xb4>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	3304      	adds	r3, #4
 8001f86:	4619      	mov	r1, r3
 8001f88:	4610      	mov	r0, r2
 8001f8a:	f7fe f973 	bl	8000274 <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
 8001f8e:	4b0c      	ldr	r3, [pc, #48]	; (8001fc0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	68ba      	ldr	r2, [r7, #8]
 8001f94:	429a      	cmp	r2, r3
 8001f96:	d202      	bcs.n	8001f9e <prvAddCurrentTaskToDelayedList+0xa6>
				{
					xNextTaskUnblockTime = xTimeToWake;
 8001f98:	4a09      	ldr	r2, [pc, #36]	; (8001fc0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8001f9a:	68bb      	ldr	r3, [r7, #8]
 8001f9c:	6013      	str	r3, [r2, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8001f9e:	bf00      	nop
 8001fa0:	3710      	adds	r7, #16
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	20001d30 	.word	0x20001d30
 8001fac:	20001c54 	.word	0x20001c54
 8001fb0:	20001d34 	.word	0x20001d34
 8001fb4:	20001d18 	.word	0x20001d18
 8001fb8:	20001ce8 	.word	0x20001ce8
 8001fbc:	20001ce4 	.word	0x20001ce4
 8001fc0:	20001d4c 	.word	0x20001d4c

08001fc4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION; /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b084      	sub	sp, #16
 8001fc8:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8001fce:	f000 fa8d 	bl	80024ec <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8001fd2:	4b10      	ldr	r3, [pc, #64]	; (8002014 <xTimerCreateTimerTask+0x50>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d00a      	beq.n	8001ff0 <xTimerCreateTimerTask+0x2c>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
 8001fda:	4b0f      	ldr	r3, [pc, #60]	; (8002018 <xTimerCreateTimerTask+0x54>)
 8001fdc:	9301      	str	r3, [sp, #4]
 8001fde:	2303      	movs	r3, #3
 8001fe0:	9300      	str	r3, [sp, #0]
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	2246      	movs	r2, #70	; 0x46
 8001fe6:	490d      	ldr	r1, [pc, #52]	; (800201c <xTimerCreateTimerTask+0x58>)
 8001fe8:	480d      	ldr	r0, [pc, #52]	; (8002020 <xTimerCreateTimerTask+0x5c>)
 8001fea:	f7ff f8d3 	bl	8001194 <xTaskCreate>
 8001fee:	6078      	str	r0, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d109      	bne.n	800200a <xTimerCreateTimerTask+0x46>
 8001ff6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ffa:	f383 8811 	msr	BASEPRI, r3
 8001ffe:	f3bf 8f6f 	isb	sy
 8002002:	f3bf 8f4f 	dsb	sy
 8002006:	603b      	str	r3, [r7, #0]
 8002008:	e7fe      	b.n	8002008 <xTimerCreateTimerTask+0x44>
	return xReturn;
 800200a:	687b      	ldr	r3, [r7, #4]
}
 800200c:	4618      	mov	r0, r3
 800200e:	3708      	adds	r7, #8
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}
 8002014:	20001d88 	.word	0x20001d88
 8002018:	20001d8c 	.word	0x20001d8c
 800201c:	08002ef4 	.word	0x08002ef4
 8002020:	0800213d 	.word	0x0800213d

08002024 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b08a      	sub	sp, #40	; 0x28
 8002028:	af00      	add	r7, sp, #0
 800202a:	60f8      	str	r0, [r7, #12]
 800202c:	60b9      	str	r1, [r7, #8]
 800202e:	607a      	str	r2, [r7, #4]
 8002030:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8002032:	2300      	movs	r3, #0
 8002034:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	2b00      	cmp	r3, #0
 800203a:	d109      	bne.n	8002050 <xTimerGenericCommand+0x2c>
 800203c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002040:	f383 8811 	msr	BASEPRI, r3
 8002044:	f3bf 8f6f 	isb	sy
 8002048:	f3bf 8f4f 	dsb	sy
 800204c:	623b      	str	r3, [r7, #32]
 800204e:	e7fe      	b.n	800204e <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8002050:	4b19      	ldr	r3, [pc, #100]	; (80020b8 <xTimerGenericCommand+0x94>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	2b00      	cmp	r3, #0
 8002056:	d02a      	beq.n	80020ae <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8002058:	68bb      	ldr	r3, [r7, #8]
 800205a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8002064:	68bb      	ldr	r3, [r7, #8]
 8002066:	2b05      	cmp	r3, #5
 8002068:	dc18      	bgt.n	800209c <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800206a:	f7ff fe19 	bl	8001ca0 <xTaskGetSchedulerState>
 800206e:	4603      	mov	r3, r0
 8002070:	2b02      	cmp	r3, #2
 8002072:	d109      	bne.n	8002088 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8002074:	4b10      	ldr	r3, [pc, #64]	; (80020b8 <xTimerGenericCommand+0x94>)
 8002076:	6818      	ldr	r0, [r3, #0]
 8002078:	f107 0114 	add.w	r1, r7, #20
 800207c:	2300      	movs	r3, #0
 800207e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002080:	f7fe fc7c 	bl	800097c <xQueueGenericSend>
 8002084:	6278      	str	r0, [r7, #36]	; 0x24
 8002086:	e012      	b.n	80020ae <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8002088:	4b0b      	ldr	r3, [pc, #44]	; (80020b8 <xTimerGenericCommand+0x94>)
 800208a:	6818      	ldr	r0, [r3, #0]
 800208c:	f107 0114 	add.w	r1, r7, #20
 8002090:	2300      	movs	r3, #0
 8002092:	2200      	movs	r2, #0
 8002094:	f7fe fc72 	bl	800097c <xQueueGenericSend>
 8002098:	6278      	str	r0, [r7, #36]	; 0x24
 800209a:	e008      	b.n	80020ae <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800209c:	4b06      	ldr	r3, [pc, #24]	; (80020b8 <xTimerGenericCommand+0x94>)
 800209e:	6818      	ldr	r0, [r3, #0]
 80020a0:	f107 0114 	add.w	r1, r7, #20
 80020a4:	2300      	movs	r3, #0
 80020a6:	683a      	ldr	r2, [r7, #0]
 80020a8:	f7fe fd62 	bl	8000b70 <xQueueGenericSendFromISR>
 80020ac:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80020ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80020b0:	4618      	mov	r0, r3
 80020b2:	3728      	adds	r7, #40	; 0x28
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bd80      	pop	{r7, pc}
 80020b8:	20001d88 	.word	0x20001d88

080020bc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b088      	sub	sp, #32
 80020c0:	af02      	add	r7, sp, #8
 80020c2:	6078      	str	r0, [r7, #4]
 80020c4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80020c6:	4b1c      	ldr	r3, [pc, #112]	; (8002138 <prvProcessExpiredTimer+0x7c>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	68db      	ldr	r3, [r3, #12]
 80020cc:	68db      	ldr	r3, [r3, #12]
 80020ce:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	3304      	adds	r3, #4
 80020d4:	4618      	mov	r0, r3
 80020d6:	f7fe f907 	bl	80002e8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80020da:	697b      	ldr	r3, [r7, #20]
 80020dc:	69db      	ldr	r3, [r3, #28]
 80020de:	2b01      	cmp	r3, #1
 80020e0:	d121      	bne.n	8002126 <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80020e2:	697b      	ldr	r3, [r7, #20]
 80020e4:	699a      	ldr	r2, [r3, #24]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	18d1      	adds	r1, r2, r3
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	683a      	ldr	r2, [r7, #0]
 80020ee:	6978      	ldr	r0, [r7, #20]
 80020f0:	f000 f8c8 	bl	8002284 <prvInsertTimerInActiveList>
 80020f4:	4603      	mov	r3, r0
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d015      	beq.n	8002126 <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80020fa:	2300      	movs	r3, #0
 80020fc:	9300      	str	r3, [sp, #0]
 80020fe:	2300      	movs	r3, #0
 8002100:	687a      	ldr	r2, [r7, #4]
 8002102:	2100      	movs	r1, #0
 8002104:	6978      	ldr	r0, [r7, #20]
 8002106:	f7ff ff8d 	bl	8002024 <xTimerGenericCommand>
 800210a:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800210c:	693b      	ldr	r3, [r7, #16]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d109      	bne.n	8002126 <prvProcessExpiredTimer+0x6a>
 8002112:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002116:	f383 8811 	msr	BASEPRI, r3
 800211a:	f3bf 8f6f 	isb	sy
 800211e:	f3bf 8f4f 	dsb	sy
 8002122:	60fb      	str	r3, [r7, #12]
 8002124:	e7fe      	b.n	8002124 <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002126:	697b      	ldr	r3, [r7, #20]
 8002128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800212a:	6978      	ldr	r0, [r7, #20]
 800212c:	4798      	blx	r3
}
 800212e:	bf00      	nop
 8002130:	3718      	adds	r7, #24
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}
 8002136:	bf00      	nop
 8002138:	20001d80 	.word	0x20001d80

0800213c <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b084      	sub	sp, #16
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8002144:	f107 0308 	add.w	r3, r7, #8
 8002148:	4618      	mov	r0, r3
 800214a:	f000 f857 	bl	80021fc <prvGetNextExpireTime>
 800214e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8002150:	68bb      	ldr	r3, [r7, #8]
 8002152:	4619      	mov	r1, r3
 8002154:	68f8      	ldr	r0, [r7, #12]
 8002156:	f000 f803 	bl	8002160 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800215a:	f000 f8d5 	bl	8002308 <prvProcessReceivedCommands>
	}
 800215e:	e7f1      	b.n	8002144 <prvTimerTask+0x8>

08002160 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b084      	sub	sp, #16
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
 8002168:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800216a:	f7ff f991 	bl	8001490 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800216e:	f107 0308 	add.w	r3, r7, #8
 8002172:	4618      	mov	r0, r3
 8002174:	f000 f866 	bl	8002244 <prvSampleTimeNow>
 8002178:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800217a:	68bb      	ldr	r3, [r7, #8]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d130      	bne.n	80021e2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d10a      	bne.n	800219c <prvProcessTimerOrBlockTask+0x3c>
 8002186:	687a      	ldr	r2, [r7, #4]
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	429a      	cmp	r2, r3
 800218c:	d806      	bhi.n	800219c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800218e:	f7ff f98d 	bl	80014ac <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8002192:	68f9      	ldr	r1, [r7, #12]
 8002194:	6878      	ldr	r0, [r7, #4]
 8002196:	f7ff ff91 	bl	80020bc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800219a:	e024      	b.n	80021e6 <prvProcessTimerOrBlockTask+0x86>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				if( xListWasEmpty != pdFALSE )
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d008      	beq.n	80021b4 <prvProcessTimerOrBlockTask+0x54>
				{
					/* The current timer list is empty - is the overflow list
					also empty? */
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80021a2:	4b13      	ldr	r3, [pc, #76]	; (80021f0 <prvProcessTimerOrBlockTask+0x90>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	bf0c      	ite	eq
 80021ac:	2301      	moveq	r3, #1
 80021ae:	2300      	movne	r3, #0
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	603b      	str	r3, [r7, #0]
				}

				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80021b4:	4b0f      	ldr	r3, [pc, #60]	; (80021f4 <prvProcessTimerOrBlockTask+0x94>)
 80021b6:	6818      	ldr	r0, [r3, #0]
 80021b8:	687a      	ldr	r2, [r7, #4]
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	1ad3      	subs	r3, r2, r3
 80021be:	683a      	ldr	r2, [r7, #0]
 80021c0:	4619      	mov	r1, r3
 80021c2:	f7fe ffb3 	bl	800112c <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
 80021c6:	f7ff f971 	bl	80014ac <xTaskResumeAll>
 80021ca:	4603      	mov	r3, r0
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d10a      	bne.n	80021e6 <prvProcessTimerOrBlockTask+0x86>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
 80021d0:	4b09      	ldr	r3, [pc, #36]	; (80021f8 <prvProcessTimerOrBlockTask+0x98>)
 80021d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80021d6:	601a      	str	r2, [r3, #0]
 80021d8:	f3bf 8f4f 	dsb	sy
 80021dc:	f3bf 8f6f 	isb	sy
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80021e0:	e001      	b.n	80021e6 <prvProcessTimerOrBlockTask+0x86>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
 80021e2:	f7ff f963 	bl	80014ac <xTaskResumeAll>
		}
	}
}
 80021e6:	bf00      	nop
 80021e8:	3710      	adds	r7, #16
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	20001d84 	.word	0x20001d84
 80021f4:	20001d88 	.word	0x20001d88
 80021f8:	e000ed04 	.word	0xe000ed04

080021fc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80021fc:	b480      	push	{r7}
 80021fe:	b085      	sub	sp, #20
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8002204:	4b0e      	ldr	r3, [pc, #56]	; (8002240 <prvGetNextExpireTime+0x44>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	2b00      	cmp	r3, #0
 800220c:	bf0c      	ite	eq
 800220e:	2301      	moveq	r3, #1
 8002210:	2300      	movne	r3, #0
 8002212:	b2db      	uxtb	r3, r3
 8002214:	461a      	mov	r2, r3
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d105      	bne.n	800222e <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002222:	4b07      	ldr	r3, [pc, #28]	; (8002240 <prvGetNextExpireTime+0x44>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	68db      	ldr	r3, [r3, #12]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	60fb      	str	r3, [r7, #12]
 800222c:	e001      	b.n	8002232 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800222e:	2300      	movs	r3, #0
 8002230:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8002232:	68fb      	ldr	r3, [r7, #12]
}
 8002234:	4618      	mov	r0, r3
 8002236:	3714      	adds	r7, #20
 8002238:	46bd      	mov	sp, r7
 800223a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223e:	4770      	bx	lr
 8002240:	20001d80 	.word	0x20001d80

08002244 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b084      	sub	sp, #16
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800224c:	f7ff f9ca 	bl	80015e4 <xTaskGetTickCount>
 8002250:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8002252:	4b0b      	ldr	r3, [pc, #44]	; (8002280 <prvSampleTimeNow+0x3c>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	68fa      	ldr	r2, [r7, #12]
 8002258:	429a      	cmp	r2, r3
 800225a:	d205      	bcs.n	8002268 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800225c:	f000 f8e6 	bl	800242c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2201      	movs	r2, #1
 8002264:	601a      	str	r2, [r3, #0]
 8002266:	e002      	b.n	800226e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2200      	movs	r2, #0
 800226c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800226e:	4a04      	ldr	r2, [pc, #16]	; (8002280 <prvSampleTimeNow+0x3c>)
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8002274:	68fb      	ldr	r3, [r7, #12]
}
 8002276:	4618      	mov	r0, r3
 8002278:	3710      	adds	r7, #16
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}
 800227e:	bf00      	nop
 8002280:	20001d90 	.word	0x20001d90

08002284 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b086      	sub	sp, #24
 8002288:	af00      	add	r7, sp, #0
 800228a:	60f8      	str	r0, [r7, #12]
 800228c:	60b9      	str	r1, [r7, #8]
 800228e:	607a      	str	r2, [r7, #4]
 8002290:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8002292:	2300      	movs	r3, #0
 8002294:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	68ba      	ldr	r2, [r7, #8]
 800229a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	68fa      	ldr	r2, [r7, #12]
 80022a0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80022a2:	68ba      	ldr	r2, [r7, #8]
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	429a      	cmp	r2, r3
 80022a8:	d812      	bhi.n	80022d0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80022aa:	687a      	ldr	r2, [r7, #4]
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	1ad2      	subs	r2, r2, r3
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	699b      	ldr	r3, [r3, #24]
 80022b4:	429a      	cmp	r2, r3
 80022b6:	d302      	bcc.n	80022be <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80022b8:	2301      	movs	r3, #1
 80022ba:	617b      	str	r3, [r7, #20]
 80022bc:	e01b      	b.n	80022f6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80022be:	4b10      	ldr	r3, [pc, #64]	; (8002300 <prvInsertTimerInActiveList+0x7c>)
 80022c0:	681a      	ldr	r2, [r3, #0]
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	3304      	adds	r3, #4
 80022c6:	4619      	mov	r1, r3
 80022c8:	4610      	mov	r0, r2
 80022ca:	f7fd ffd3 	bl	8000274 <vListInsert>
 80022ce:	e012      	b.n	80022f6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80022d0:	687a      	ldr	r2, [r7, #4]
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	429a      	cmp	r2, r3
 80022d6:	d206      	bcs.n	80022e6 <prvInsertTimerInActiveList+0x62>
 80022d8:	68ba      	ldr	r2, [r7, #8]
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	429a      	cmp	r2, r3
 80022de:	d302      	bcc.n	80022e6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80022e0:	2301      	movs	r3, #1
 80022e2:	617b      	str	r3, [r7, #20]
 80022e4:	e007      	b.n	80022f6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80022e6:	4b07      	ldr	r3, [pc, #28]	; (8002304 <prvInsertTimerInActiveList+0x80>)
 80022e8:	681a      	ldr	r2, [r3, #0]
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	3304      	adds	r3, #4
 80022ee:	4619      	mov	r1, r3
 80022f0:	4610      	mov	r0, r2
 80022f2:	f7fd ffbf 	bl	8000274 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80022f6:	697b      	ldr	r3, [r7, #20]
}
 80022f8:	4618      	mov	r0, r3
 80022fa:	3718      	adds	r7, #24
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}
 8002300:	20001d84 	.word	0x20001d84
 8002304:	20001d80 	.word	0x20001d80

08002308 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b08c      	sub	sp, #48	; 0x30
 800230c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800230e:	e07a      	b.n	8002406 <prvProcessReceivedCommands+0xfe>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8002310:	68bb      	ldr	r3, [r7, #8]
 8002312:	2b00      	cmp	r3, #0
 8002314:	db77      	blt.n	8002406 <prvProcessReceivedCommands+0xfe>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8002316:	693b      	ldr	r3, [r7, #16]
 8002318:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 800231a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800231c:	695b      	ldr	r3, [r3, #20]
 800231e:	2b00      	cmp	r3, #0
 8002320:	d004      	beq.n	800232c <prvProcessReceivedCommands+0x24>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002324:	3304      	adds	r3, #4
 8002326:	4618      	mov	r0, r3
 8002328:	f7fd ffde 	bl	80002e8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800232c:	1d3b      	adds	r3, r7, #4
 800232e:	4618      	mov	r0, r3
 8002330:	f7ff ff88 	bl	8002244 <prvSampleTimeNow>
 8002334:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 8002336:	68bb      	ldr	r3, [r7, #8]
 8002338:	2b09      	cmp	r3, #9
 800233a:	d863      	bhi.n	8002404 <prvProcessReceivedCommands+0xfc>
 800233c:	a201      	add	r2, pc, #4	; (adr r2, 8002344 <prvProcessReceivedCommands+0x3c>)
 800233e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002342:	bf00      	nop
 8002344:	0800236d 	.word	0x0800236d
 8002348:	0800236d 	.word	0x0800236d
 800234c:	0800236d 	.word	0x0800236d
 8002350:	08002407 	.word	0x08002407
 8002354:	080023c7 	.word	0x080023c7
 8002358:	080023fd 	.word	0x080023fd
 800235c:	0800236d 	.word	0x0800236d
 8002360:	0800236d 	.word	0x0800236d
 8002364:	08002407 	.word	0x08002407
 8002368:	080023c7 	.word	0x080023c7
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800236c:	68fa      	ldr	r2, [r7, #12]
 800236e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002370:	699b      	ldr	r3, [r3, #24]
 8002372:	18d1      	adds	r1, r2, r3
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	6a3a      	ldr	r2, [r7, #32]
 8002378:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800237a:	f7ff ff83 	bl	8002284 <prvInsertTimerInActiveList>
 800237e:	4603      	mov	r3, r0
 8002380:	2b00      	cmp	r3, #0
 8002382:	d040      	beq.n	8002406 <prvProcessReceivedCommands+0xfe>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002386:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002388:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800238a:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800238c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800238e:	69db      	ldr	r3, [r3, #28]
 8002390:	2b01      	cmp	r3, #1
 8002392:	d138      	bne.n	8002406 <prvProcessReceivedCommands+0xfe>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8002394:	68fa      	ldr	r2, [r7, #12]
 8002396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002398:	699b      	ldr	r3, [r3, #24]
 800239a:	441a      	add	r2, r3
 800239c:	2300      	movs	r3, #0
 800239e:	9300      	str	r3, [sp, #0]
 80023a0:	2300      	movs	r3, #0
 80023a2:	2100      	movs	r1, #0
 80023a4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80023a6:	f7ff fe3d 	bl	8002024 <xTimerGenericCommand>
 80023aa:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 80023ac:	69fb      	ldr	r3, [r7, #28]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d129      	bne.n	8002406 <prvProcessReceivedCommands+0xfe>
 80023b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023b6:	f383 8811 	msr	BASEPRI, r3
 80023ba:	f3bf 8f6f 	isb	sy
 80023be:	f3bf 8f4f 	dsb	sy
 80023c2:	617b      	str	r3, [r7, #20]
 80023c4:	e7fe      	b.n	80023c4 <prvProcessReceivedCommands+0xbc>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80023c6:	68fa      	ldr	r2, [r7, #12]
 80023c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023ca:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80023cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023ce:	699b      	ldr	r3, [r3, #24]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d109      	bne.n	80023e8 <prvProcessReceivedCommands+0xe0>
 80023d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023d8:	f383 8811 	msr	BASEPRI, r3
 80023dc:	f3bf 8f6f 	isb	sy
 80023e0:	f3bf 8f4f 	dsb	sy
 80023e4:	61bb      	str	r3, [r7, #24]
 80023e6:	e7fe      	b.n	80023e6 <prvProcessReceivedCommands+0xde>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80023e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023ea:	699a      	ldr	r2, [r3, #24]
 80023ec:	6a3b      	ldr	r3, [r7, #32]
 80023ee:	18d1      	adds	r1, r2, r3
 80023f0:	6a3b      	ldr	r3, [r7, #32]
 80023f2:	6a3a      	ldr	r2, [r7, #32]
 80023f4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80023f6:	f7ff ff45 	bl	8002284 <prvInsertTimerInActiveList>
					break;
 80023fa:	e004      	b.n	8002406 <prvProcessReceivedCommands+0xfe>
					allocated. */
					#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
					{
						/* The timer can only have been allocated dynamically -
						free it again. */
						vPortFree( pxTimer );
 80023fc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80023fe:	f7fe f9e3 	bl	80007c8 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8002402:	e000      	b.n	8002406 <prvProcessReceivedCommands+0xfe>

				default	:
					/* Don't expect to get here. */
					break;
 8002404:	bf00      	nop
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8002406:	4b08      	ldr	r3, [pc, #32]	; (8002428 <prvProcessReceivedCommands+0x120>)
 8002408:	6818      	ldr	r0, [r3, #0]
 800240a:	f107 0108 	add.w	r1, r7, #8
 800240e:	2300      	movs	r3, #0
 8002410:	2200      	movs	r2, #0
 8002412:	f7fe fc41 	bl	8000c98 <xQueueGenericReceive>
 8002416:	4603      	mov	r3, r0
 8002418:	2b00      	cmp	r3, #0
 800241a:	f47f af79 	bne.w	8002310 <prvProcessReceivedCommands+0x8>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
 800241e:	bf00      	nop
 8002420:	3728      	adds	r7, #40	; 0x28
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}
 8002426:	bf00      	nop
 8002428:	20001d88 	.word	0x20001d88

0800242c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b088      	sub	sp, #32
 8002430:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002432:	e044      	b.n	80024be <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002434:	4b2b      	ldr	r3, [pc, #172]	; (80024e4 <prvSwitchTimerLists+0xb8>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	68db      	ldr	r3, [r3, #12]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	617b      	str	r3, [r7, #20]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800243e:	4b29      	ldr	r3, [pc, #164]	; (80024e4 <prvSwitchTimerLists+0xb8>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	68db      	ldr	r3, [r3, #12]
 8002444:	68db      	ldr	r3, [r3, #12]
 8002446:	613b      	str	r3, [r7, #16]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002448:	693b      	ldr	r3, [r7, #16]
 800244a:	3304      	adds	r3, #4
 800244c:	4618      	mov	r0, r3
 800244e:	f7fd ff4b 	bl	80002e8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002452:	693b      	ldr	r3, [r7, #16]
 8002454:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002456:	6938      	ldr	r0, [r7, #16]
 8002458:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800245a:	693b      	ldr	r3, [r7, #16]
 800245c:	69db      	ldr	r3, [r3, #28]
 800245e:	2b01      	cmp	r3, #1
 8002460:	d12d      	bne.n	80024be <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	699a      	ldr	r2, [r3, #24]
 8002466:	697b      	ldr	r3, [r7, #20]
 8002468:	4413      	add	r3, r2
 800246a:	60fb      	str	r3, [r7, #12]
			if( xReloadTime > xNextExpireTime )
 800246c:	68fa      	ldr	r2, [r7, #12]
 800246e:	697b      	ldr	r3, [r7, #20]
 8002470:	429a      	cmp	r2, r3
 8002472:	d90e      	bls.n	8002492 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8002474:	693b      	ldr	r3, [r7, #16]
 8002476:	68fa      	ldr	r2, [r7, #12]
 8002478:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800247a:	693b      	ldr	r3, [r7, #16]
 800247c:	693a      	ldr	r2, [r7, #16]
 800247e:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8002480:	4b18      	ldr	r3, [pc, #96]	; (80024e4 <prvSwitchTimerLists+0xb8>)
 8002482:	681a      	ldr	r2, [r3, #0]
 8002484:	693b      	ldr	r3, [r7, #16]
 8002486:	3304      	adds	r3, #4
 8002488:	4619      	mov	r1, r3
 800248a:	4610      	mov	r0, r2
 800248c:	f7fd fef2 	bl	8000274 <vListInsert>
 8002490:	e015      	b.n	80024be <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8002492:	2300      	movs	r3, #0
 8002494:	9300      	str	r3, [sp, #0]
 8002496:	2300      	movs	r3, #0
 8002498:	697a      	ldr	r2, [r7, #20]
 800249a:	2100      	movs	r1, #0
 800249c:	6938      	ldr	r0, [r7, #16]
 800249e:	f7ff fdc1 	bl	8002024 <xTimerGenericCommand>
 80024a2:	60b8      	str	r0, [r7, #8]
				configASSERT( xResult );
 80024a4:	68bb      	ldr	r3, [r7, #8]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d109      	bne.n	80024be <prvSwitchTimerLists+0x92>
 80024aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024ae:	f383 8811 	msr	BASEPRI, r3
 80024b2:	f3bf 8f6f 	isb	sy
 80024b6:	f3bf 8f4f 	dsb	sy
 80024ba:	603b      	str	r3, [r7, #0]
 80024bc:	e7fe      	b.n	80024bc <prvSwitchTimerLists+0x90>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80024be:	4b09      	ldr	r3, [pc, #36]	; (80024e4 <prvSwitchTimerLists+0xb8>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d1b5      	bne.n	8002434 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80024c8:	4b06      	ldr	r3, [pc, #24]	; (80024e4 <prvSwitchTimerLists+0xb8>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	607b      	str	r3, [r7, #4]
	pxCurrentTimerList = pxOverflowTimerList;
 80024ce:	4b06      	ldr	r3, [pc, #24]	; (80024e8 <prvSwitchTimerLists+0xbc>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	4a04      	ldr	r2, [pc, #16]	; (80024e4 <prvSwitchTimerLists+0xb8>)
 80024d4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80024d6:	4a04      	ldr	r2, [pc, #16]	; (80024e8 <prvSwitchTimerLists+0xbc>)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6013      	str	r3, [r2, #0]
}
 80024dc:	bf00      	nop
 80024de:	3718      	adds	r7, #24
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bd80      	pop	{r7, pc}
 80024e4:	20001d80 	.word	0x20001d80
 80024e8:	20001d84 	.word	0x20001d84

080024ec <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80024f0:	f7fe f826 	bl	8000540 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80024f4:	4b12      	ldr	r3, [pc, #72]	; (8002540 <prvCheckForValidListAndQueue+0x54>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d11d      	bne.n	8002538 <prvCheckForValidListAndQueue+0x4c>
		{
			vListInitialise( &xActiveTimerList1 );
 80024fc:	4811      	ldr	r0, [pc, #68]	; (8002544 <prvCheckForValidListAndQueue+0x58>)
 80024fe:	f7fd fe67 	bl	80001d0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8002502:	4811      	ldr	r0, [pc, #68]	; (8002548 <prvCheckForValidListAndQueue+0x5c>)
 8002504:	f7fd fe64 	bl	80001d0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8002508:	4b10      	ldr	r3, [pc, #64]	; (800254c <prvCheckForValidListAndQueue+0x60>)
 800250a:	4a0e      	ldr	r2, [pc, #56]	; (8002544 <prvCheckForValidListAndQueue+0x58>)
 800250c:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800250e:	4b10      	ldr	r3, [pc, #64]	; (8002550 <prvCheckForValidListAndQueue+0x64>)
 8002510:	4a0d      	ldr	r2, [pc, #52]	; (8002548 <prvCheckForValidListAndQueue+0x5c>)
 8002512:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8002514:	2200      	movs	r2, #0
 8002516:	210c      	movs	r1, #12
 8002518:	2005      	movs	r0, #5
 800251a:	f7fe f9d5 	bl	80008c8 <xQueueGenericCreate>
 800251e:	4602      	mov	r2, r0
 8002520:	4b07      	ldr	r3, [pc, #28]	; (8002540 <prvCheckForValidListAndQueue+0x54>)
 8002522:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8002524:	4b06      	ldr	r3, [pc, #24]	; (8002540 <prvCheckForValidListAndQueue+0x54>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d005      	beq.n	8002538 <prvCheckForValidListAndQueue+0x4c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800252c:	4b04      	ldr	r3, [pc, #16]	; (8002540 <prvCheckForValidListAndQueue+0x54>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4908      	ldr	r1, [pc, #32]	; (8002554 <prvCheckForValidListAndQueue+0x68>)
 8002532:	4618      	mov	r0, r3
 8002534:	f7fe fdd2 	bl	80010dc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002538:	f7fe f830 	bl	800059c <vPortExitCritical>
}
 800253c:	bf00      	nop
 800253e:	bd80      	pop	{r7, pc}
 8002540:	20001d88 	.word	0x20001d88
 8002544:	20001d58 	.word	0x20001d58
 8002548:	20001d6c 	.word	0x20001d6c
 800254c:	20001d80 	.word	0x20001d80
 8002550:	20001d84 	.word	0x20001d84
 8002554:	08002efc 	.word	0x08002efc

08002558 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 8002558:	b480      	push	{r7}
 800255a:	b085      	sub	sp, #20
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
 8002560:	460b      	mov	r3, r1
 8002562:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 8002564:	2300      	movs	r3, #0
 8002566:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 8002568:	4b08      	ldr	r3, [pc, #32]	; (800258c <DAC_SetChannel1Data+0x34>)
 800256a:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 800256c:	68fa      	ldr	r2, [r7, #12]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	4413      	add	r3, r2
 8002572:	3308      	adds	r3, #8
 8002574:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	461a      	mov	r2, r3
 800257a:	887b      	ldrh	r3, [r7, #2]
 800257c:	6013      	str	r3, [r2, #0]
}
 800257e:	bf00      	nop
 8002580:	3714      	adds	r7, #20
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr
 800258a:	bf00      	nop
 800258c:	40007400 	.word	0x40007400

08002590 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8002590:	b480      	push	{r7}
 8002592:	b085      	sub	sp, #20
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
 8002598:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800259a:	2300      	movs	r3, #0
 800259c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80025a4:	68fa      	ldr	r2, [r7, #12]
 80025a6:	4b25      	ldr	r3, [pc, #148]	; (800263c <DMA_Init+0xac>)
 80025a8:	4013      	ands	r3, r2
 80025aa:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	681a      	ldr	r2, [r3, #0]
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	68db      	ldr	r3, [r3, #12]
 80025b4:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	695b      	ldr	r3, [r3, #20]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80025ba:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	699b      	ldr	r3, [r3, #24]
 80025c0:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	69db      	ldr	r3, [r3, #28]
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80025c6:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	6a1b      	ldr	r3, [r3, #32]
 80025cc:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80025d2:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025d8:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80025de:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025e4:	4313      	orrs	r3, r2
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80025e6:	68fa      	ldr	r2, [r7, #12]
 80025e8:	4313      	orrs	r3, r2
 80025ea:	60fb      	str	r3, [r7, #12]
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	68fa      	ldr	r2, [r7, #12]
 80025f0:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	695b      	ldr	r3, [r3, #20]
 80025f6:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	f023 0307 	bic.w	r3, r3, #7
 80025fe:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002608:	4313      	orrs	r3, r2
 800260a:	68fa      	ldr	r2, [r7, #12]
 800260c:	4313      	orrs	r3, r2
 800260e:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	68fa      	ldr	r2, [r7, #12]
 8002614:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	691a      	ldr	r2, [r3, #16]
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	685a      	ldr	r2, [r3, #4]
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	689a      	ldr	r2, [r3, #8]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	60da      	str	r2, [r3, #12]
}
 800262e:	bf00      	nop
 8002630:	3714      	adds	r7, #20
 8002632:	46bd      	mov	sp, r7
 8002634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002638:	4770      	bx	lr
 800263a:	bf00      	nop
 800263c:	f01c803f 	.word	0xf01c803f

08002640 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 8002640:	b480      	push	{r7}
 8002642:	b083      	sub	sp, #12
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
 8002648:	460b      	mov	r3, r1
 800264a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800264c:	78fb      	ldrb	r3, [r7, #3]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d006      	beq.n	8002660 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f043 0201 	orr.w	r2, r3, #1
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 800265e:	e005      	b.n	800266c <DMA_Cmd+0x2c>
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
  }
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f023 0201 	bic.w	r2, r3, #1
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	601a      	str	r2, [r3, #0]
  }
}
 800266c:	bf00      	nop
 800266e:	370c      	adds	r7, #12
 8002670:	46bd      	mov	sp, r7
 8002672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002676:	4770      	bx	lr

08002678 <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 8002678:	b480      	push	{r7}
 800267a:	b085      	sub	sp, #20
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 8002680:	2300      	movs	r3, #0
 8002682:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f003 0301 	and.w	r3, r3, #1
 800268c:	2b00      	cmp	r3, #0
 800268e:	d002      	beq.n	8002696 <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 8002690:	2301      	movs	r3, #1
 8002692:	73fb      	strb	r3, [r7, #15]
 8002694:	e001      	b.n	800269a <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 8002696:	2300      	movs	r3, #0
 8002698:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 800269a:	7bfb      	ldrb	r3, [r7, #15]
}
 800269c:	4618      	mov	r0, r3
 800269e:	3714      	adds	r7, #20
 80026a0:	46bd      	mov	sp, r7
 80026a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a6:	4770      	bx	lr

080026a8 <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b087      	sub	sp, #28
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
 80026b0:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 80026b2:	2300      	movs	r3, #0
 80026b4:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 80026b6:	2300      	movs	r3, #0
 80026b8:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	4a15      	ldr	r2, [pc, #84]	; (8002714 <DMA_GetFlagStatus+0x6c>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d802      	bhi.n	80026c8 <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 80026c2:	4b15      	ldr	r3, [pc, #84]	; (8002718 <DMA_GetFlagStatus+0x70>)
 80026c4:	613b      	str	r3, [r7, #16]
 80026c6:	e001      	b.n	80026cc <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 80026c8:	4b14      	ldr	r3, [pc, #80]	; (800271c <DMA_GetFlagStatus+0x74>)
 80026ca:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d003      	beq.n	80026de <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 80026d6:	693b      	ldr	r3, [r7, #16]
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	60fb      	str	r3, [r7, #12]
 80026dc:	e002      	b.n	80026e4 <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 80026de:	693b      	ldr	r3, [r7, #16]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80026ea:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80026ee:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 80026f0:	68fa      	ldr	r2, [r7, #12]
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	4013      	ands	r3, r2
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d002      	beq.n	8002700 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 80026fa:	2301      	movs	r3, #1
 80026fc:	75fb      	strb	r3, [r7, #23]
 80026fe:	e001      	b.n	8002704 <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 8002700:	2300      	movs	r3, #0
 8002702:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 8002704:	7dfb      	ldrb	r3, [r7, #23]
}
 8002706:	4618      	mov	r0, r3
 8002708:	371c      	adds	r7, #28
 800270a:	46bd      	mov	sp, r7
 800270c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002710:	4770      	bx	lr
 8002712:	bf00      	nop
 8002714:	4002640f 	.word	0x4002640f
 8002718:	40026000 	.word	0x40026000
 800271c:	40026400 	.word	0x40026400

08002720 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8002720:	b480      	push	{r7}
 8002722:	b085      	sub	sp, #20
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
 8002728:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	4a10      	ldr	r2, [pc, #64]	; (8002770 <DMA_ClearFlag+0x50>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d802      	bhi.n	8002738 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8002732:	4b10      	ldr	r3, [pc, #64]	; (8002774 <DMA_ClearFlag+0x54>)
 8002734:	60fb      	str	r3, [r7, #12]
 8002736:	e001      	b.n	800273c <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8002738:	4b0f      	ldr	r3, [pc, #60]	; (8002778 <DMA_ClearFlag+0x58>)
 800273a:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002742:	2b00      	cmp	r3, #0
 8002744:	d007      	beq.n	8002756 <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 800274c:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8002750:	68fa      	ldr	r2, [r7, #12]
 8002752:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 8002754:	e006      	b.n	8002764 <DMA_ClearFlag+0x44>
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 800275c:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8002760:	68fa      	ldr	r2, [r7, #12]
 8002762:	6093      	str	r3, [r2, #8]
  }    
}
 8002764:	bf00      	nop
 8002766:	3714      	adds	r7, #20
 8002768:	46bd      	mov	sp, r7
 800276a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276e:	4770      	bx	lr
 8002770:	4002640f 	.word	0x4002640f
 8002774:	40026000 	.word	0x40026000
 8002778:	40026400 	.word	0x40026400

0800277c <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 800277c:	b480      	push	{r7}
 800277e:	b087      	sub	sp, #28
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
 8002784:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8002786:	2300      	movs	r3, #0
 8002788:	617b      	str	r3, [r7, #20]
 800278a:	2300      	movs	r3, #0
 800278c:	613b      	str	r3, [r7, #16]
 800278e:	2300      	movs	r3, #0
 8002790:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8002792:	2300      	movs	r3, #0
 8002794:	617b      	str	r3, [r7, #20]
 8002796:	e076      	b.n	8002886 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8002798:	2201      	movs	r2, #1
 800279a:	697b      	ldr	r3, [r7, #20]
 800279c:	fa02 f303 	lsl.w	r3, r2, r3
 80027a0:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	681a      	ldr	r2, [r3, #0]
 80027a6:	693b      	ldr	r3, [r7, #16]
 80027a8:	4013      	ands	r3, r2
 80027aa:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 80027ac:	68fa      	ldr	r2, [r7, #12]
 80027ae:	693b      	ldr	r3, [r7, #16]
 80027b0:	429a      	cmp	r2, r3
 80027b2:	d165      	bne.n	8002880 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	697b      	ldr	r3, [r7, #20]
 80027ba:	005b      	lsls	r3, r3, #1
 80027bc:	2103      	movs	r1, #3
 80027be:	fa01 f303 	lsl.w	r3, r1, r3
 80027c2:	43db      	mvns	r3, r3
 80027c4:	401a      	ands	r2, r3
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681a      	ldr	r2, [r3, #0]
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	791b      	ldrb	r3, [r3, #4]
 80027d2:	4619      	mov	r1, r3
 80027d4:	697b      	ldr	r3, [r7, #20]
 80027d6:	005b      	lsls	r3, r3, #1
 80027d8:	fa01 f303 	lsl.w	r3, r1, r3
 80027dc:	431a      	orrs	r2, r3
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	791b      	ldrb	r3, [r3, #4]
 80027e6:	2b01      	cmp	r3, #1
 80027e8:	d003      	beq.n	80027f2 <GPIO_Init+0x76>
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	791b      	ldrb	r3, [r3, #4]
 80027ee:	2b02      	cmp	r3, #2
 80027f0:	d12e      	bne.n	8002850 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	689a      	ldr	r2, [r3, #8]
 80027f6:	697b      	ldr	r3, [r7, #20]
 80027f8:	005b      	lsls	r3, r3, #1
 80027fa:	2103      	movs	r1, #3
 80027fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002800:	43db      	mvns	r3, r3
 8002802:	401a      	ands	r2, r3
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	689a      	ldr	r2, [r3, #8]
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	795b      	ldrb	r3, [r3, #5]
 8002810:	4619      	mov	r1, r3
 8002812:	697b      	ldr	r3, [r7, #20]
 8002814:	005b      	lsls	r3, r3, #1
 8002816:	fa01 f303 	lsl.w	r3, r1, r3
 800281a:	431a      	orrs	r2, r3
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	685a      	ldr	r2, [r3, #4]
 8002824:	697b      	ldr	r3, [r7, #20]
 8002826:	b29b      	uxth	r3, r3
 8002828:	2101      	movs	r1, #1
 800282a:	fa01 f303 	lsl.w	r3, r1, r3
 800282e:	43db      	mvns	r3, r3
 8002830:	401a      	ands	r2, r3
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	685a      	ldr	r2, [r3, #4]
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	799b      	ldrb	r3, [r3, #6]
 800283e:	4619      	mov	r1, r3
 8002840:	697b      	ldr	r3, [r7, #20]
 8002842:	b29b      	uxth	r3, r3
 8002844:	fa01 f303 	lsl.w	r3, r1, r3
 8002848:	b29b      	uxth	r3, r3
 800284a:	431a      	orrs	r2, r3
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	68da      	ldr	r2, [r3, #12]
 8002854:	697b      	ldr	r3, [r7, #20]
 8002856:	b29b      	uxth	r3, r3
 8002858:	005b      	lsls	r3, r3, #1
 800285a:	2103      	movs	r1, #3
 800285c:	fa01 f303 	lsl.w	r3, r1, r3
 8002860:	43db      	mvns	r3, r3
 8002862:	401a      	ands	r2, r3
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	68da      	ldr	r2, [r3, #12]
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	79db      	ldrb	r3, [r3, #7]
 8002870:	4619      	mov	r1, r3
 8002872:	697b      	ldr	r3, [r7, #20]
 8002874:	005b      	lsls	r3, r3, #1
 8002876:	fa01 f303 	lsl.w	r3, r1, r3
 800287a:	431a      	orrs	r2, r3
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8002880:	697b      	ldr	r3, [r7, #20]
 8002882:	3301      	adds	r3, #1
 8002884:	617b      	str	r3, [r7, #20]
 8002886:	697b      	ldr	r3, [r7, #20]
 8002888:	2b0f      	cmp	r3, #15
 800288a:	d985      	bls.n	8002798 <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 800288c:	bf00      	nop
 800288e:	371c      	adds	r7, #28
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr

08002898 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8002898:	b480      	push	{r7}
 800289a:	b083      	sub	sp, #12
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
 80028a0:	460b      	mov	r3, r1
 80028a2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80028a4:	78fb      	ldrb	r3, [r7, #3]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d006      	beq.n	80028b8 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80028aa:	490a      	ldr	r1, [pc, #40]	; (80028d4 <RCC_AHB1PeriphClockCmd+0x3c>)
 80028ac:	4b09      	ldr	r3, [pc, #36]	; (80028d4 <RCC_AHB1PeriphClockCmd+0x3c>)
 80028ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	4313      	orrs	r3, r2
 80028b4:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 80028b6:	e006      	b.n	80028c6 <RCC_AHB1PeriphClockCmd+0x2e>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 80028b8:	4906      	ldr	r1, [pc, #24]	; (80028d4 <RCC_AHB1PeriphClockCmd+0x3c>)
 80028ba:	4b06      	ldr	r3, [pc, #24]	; (80028d4 <RCC_AHB1PeriphClockCmd+0x3c>)
 80028bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	43db      	mvns	r3, r3
 80028c2:	4013      	ands	r3, r2
 80028c4:	630b      	str	r3, [r1, #48]	; 0x30
  }
}
 80028c6:	bf00      	nop
 80028c8:	370c      	adds	r7, #12
 80028ca:	46bd      	mov	sp, r7
 80028cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d0:	4770      	bx	lr
 80028d2:	bf00      	nop
 80028d4:	40023800 	.word	0x40023800

080028d8 <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 80028d8:	b480      	push	{r7}
 80028da:	b083      	sub	sp, #12
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
 80028e0:	460b      	mov	r3, r1
 80028e2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	887a      	ldrh	r2, [r7, #2]
 80028e8:	819a      	strh	r2, [r3, #12]
}
 80028ea:	bf00      	nop
 80028ec:	370c      	adds	r7, #12
 80028ee:	46bd      	mov	sp, r7
 80028f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f4:	4770      	bx	lr
 80028f6:	bf00      	nop

080028f8 <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b085      	sub	sp, #20
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
 8002900:	460b      	mov	r3, r1
 8002902:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8002904:	2300      	movs	r3, #0
 8002906:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	891b      	ldrh	r3, [r3, #8]
 800290c:	b29a      	uxth	r2, r3
 800290e:	887b      	ldrh	r3, [r7, #2]
 8002910:	4013      	ands	r3, r2
 8002912:	b29b      	uxth	r3, r3
 8002914:	2b00      	cmp	r3, #0
 8002916:	d002      	beq.n	800291e <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8002918:	2301      	movs	r3, #1
 800291a:	73fb      	strb	r3, [r7, #15]
 800291c:	e001      	b.n	8002922 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 800291e:	2300      	movs	r3, #0
 8002920:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8002922:	7bfb      	ldrb	r3, [r7, #15]
}
 8002924:	4618      	mov	r0, r3
 8002926:	3714      	adds	r7, #20
 8002928:	46bd      	mov	sp, r7
 800292a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292e:	4770      	bx	lr

08002930 <STM_EVAL_LEDInit>:
  *     @arg LED5
  *     @arg LED6
  * @retval None
  */
void STM_EVAL_LEDInit(Led_TypeDef Led)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b084      	sub	sp, #16
 8002934:	af00      	add	r7, sp, #0
 8002936:	4603      	mov	r3, r0
 8002938:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStructure;
  
  /* Enable the GPIO_LED Clock */
  RCC_AHB1PeriphClockCmd(GPIO_CLK[Led], ENABLE);
 800293a:	79fb      	ldrb	r3, [r7, #7]
 800293c:	4a10      	ldr	r2, [pc, #64]	; (8002980 <STM_EVAL_LEDInit+0x50>)
 800293e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002942:	2101      	movs	r1, #1
 8002944:	4618      	mov	r0, r3
 8002946:	f7ff ffa7 	bl	8002898 <RCC_AHB1PeriphClockCmd>

  /* Configure the GPIO_LED pin */
  GPIO_InitStructure.GPIO_Pin = GPIO_PIN[Led];
 800294a:	79fb      	ldrb	r3, [r7, #7]
 800294c:	4a0d      	ldr	r2, [pc, #52]	; (8002984 <STM_EVAL_LEDInit+0x54>)
 800294e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002952:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8002954:	2301      	movs	r3, #1
 8002956:	733b      	strb	r3, [r7, #12]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8002958:	2300      	movs	r3, #0
 800295a:	73bb      	strb	r3, [r7, #14]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 800295c:	2301      	movs	r3, #1
 800295e:	73fb      	strb	r3, [r7, #15]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8002960:	2302      	movs	r3, #2
 8002962:	737b      	strb	r3, [r7, #13]
  GPIO_Init(GPIO_PORT[Led], &GPIO_InitStructure);
 8002964:	79fb      	ldrb	r3, [r7, #7]
 8002966:	4a08      	ldr	r2, [pc, #32]	; (8002988 <STM_EVAL_LEDInit+0x58>)
 8002968:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800296c:	f107 0208 	add.w	r2, r7, #8
 8002970:	4611      	mov	r1, r2
 8002972:	4618      	mov	r0, r3
 8002974:	f7ff ff02 	bl	800277c <GPIO_Init>
}
 8002978:	bf00      	nop
 800297a:	3710      	adds	r7, #16
 800297c:	46bd      	mov	sp, r7
 800297e:	bd80      	pop	{r7, pc}
 8002980:	08002f4c 	.word	0x08002f4c
 8002984:	08002f44 	.word	0x08002f44
 8002988:	20000004 	.word	0x20000004

0800298c <STM_EVAL_LEDOn>:
  *     @arg LED5
  *     @arg LED6  
  * @retval None
  */
void STM_EVAL_LEDOn(Led_TypeDef Led)
{
 800298c:	b480      	push	{r7}
 800298e:	b083      	sub	sp, #12
 8002990:	af00      	add	r7, sp, #0
 8002992:	4603      	mov	r3, r0
 8002994:	71fb      	strb	r3, [r7, #7]
  GPIO_PORT[Led]->BSRRL = GPIO_PIN[Led];
 8002996:	79fb      	ldrb	r3, [r7, #7]
 8002998:	4a06      	ldr	r2, [pc, #24]	; (80029b4 <STM_EVAL_LEDOn+0x28>)
 800299a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800299e:	79fa      	ldrb	r2, [r7, #7]
 80029a0:	4905      	ldr	r1, [pc, #20]	; (80029b8 <STM_EVAL_LEDOn+0x2c>)
 80029a2:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 80029a6:	831a      	strh	r2, [r3, #24]
}
 80029a8:	bf00      	nop
 80029aa:	370c      	adds	r7, #12
 80029ac:	46bd      	mov	sp, r7
 80029ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b2:	4770      	bx	lr
 80029b4:	20000004 	.word	0x20000004
 80029b8:	08002f44 	.word	0x08002f44

080029bc <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 80029bc:	b580      	push	{r7, lr}
 80029be:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 80029c0:	4b37      	ldr	r3, [pc, #220]	; (8002aa0 <Audio_MAL_IRQHandler+0xe4>)
 80029c2:	681a      	ldr	r2, [r3, #0]
 80029c4:	4b37      	ldr	r3, [pc, #220]	; (8002aa4 <Audio_MAL_IRQHandler+0xe8>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	4619      	mov	r1, r3
 80029ca:	4610      	mov	r0, r2
 80029cc:	f7ff fe6c 	bl	80026a8 <DMA_GetFlagStatus>
 80029d0:	4603      	mov	r3, r0
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d062      	beq.n	8002a9c <Audio_MAL_IRQHandler+0xe0>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 80029d6:	4b34      	ldr	r3, [pc, #208]	; (8002aa8 <Audio_MAL_IRQHandler+0xec>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d04a      	beq.n	8002a74 <Audio_MAL_IRQHandler+0xb8>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 80029de:	bf00      	nop
 80029e0:	4b2f      	ldr	r3, [pc, #188]	; (8002aa0 <Audio_MAL_IRQHandler+0xe4>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4618      	mov	r0, r3
 80029e6:	f7ff fe47 	bl	8002678 <DMA_GetCmdStatus>
 80029ea:	4603      	mov	r3, r0
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d1f7      	bne.n	80029e0 <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 80029f0:	4b2b      	ldr	r3, [pc, #172]	; (8002aa0 <Audio_MAL_IRQHandler+0xe4>)
 80029f2:	681a      	ldr	r2, [r3, #0]
 80029f4:	4b2b      	ldr	r3, [pc, #172]	; (8002aa4 <Audio_MAL_IRQHandler+0xe8>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4619      	mov	r1, r3
 80029fa:	4610      	mov	r0, r2
 80029fc:	f7ff fe90 	bl	8002720 <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 8002a00:	4b2a      	ldr	r3, [pc, #168]	; (8002aac <Audio_MAL_IRQHandler+0xf0>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	461a      	mov	r2, r3
 8002a06:	4b2a      	ldr	r3, [pc, #168]	; (8002ab0 <Audio_MAL_IRQHandler+0xf4>)
 8002a08:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 8002a0a:	4b27      	ldr	r3, [pc, #156]	; (8002aa8 <Audio_MAL_IRQHandler+0xec>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002a12:	4293      	cmp	r3, r2
 8002a14:	bf28      	it	cs
 8002a16:	4613      	movcs	r3, r2
 8002a18:	4a25      	ldr	r2, [pc, #148]	; (8002ab0 <Audio_MAL_IRQHandler+0xf4>)
 8002a1a:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 8002a1c:	4b20      	ldr	r3, [pc, #128]	; (8002aa0 <Audio_MAL_IRQHandler+0xe4>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4923      	ldr	r1, [pc, #140]	; (8002ab0 <Audio_MAL_IRQHandler+0xf4>)
 8002a22:	4618      	mov	r0, r3
 8002a24:	f7ff fdb4 	bl	8002590 <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 8002a28:	4b1d      	ldr	r3, [pc, #116]	; (8002aa0 <Audio_MAL_IRQHandler+0xe4>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	2101      	movs	r1, #1
 8002a2e:	4618      	mov	r0, r3
 8002a30:	f7ff fe06 	bl	8002640 <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 8002a34:	4b1d      	ldr	r3, [pc, #116]	; (8002aac <Audio_MAL_IRQHandler+0xf0>)
 8002a36:	681a      	ldr	r2, [r3, #0]
 8002a38:	4b1b      	ldr	r3, [pc, #108]	; (8002aa8 <Audio_MAL_IRQHandler+0xec>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002a40:	428b      	cmp	r3, r1
 8002a42:	bf28      	it	cs
 8002a44:	460b      	movcs	r3, r1
 8002a46:	005b      	lsls	r3, r3, #1
 8002a48:	4413      	add	r3, r2
 8002a4a:	4a18      	ldr	r2, [pc, #96]	; (8002aac <Audio_MAL_IRQHandler+0xf0>)
 8002a4c:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 8002a4e:	4b16      	ldr	r3, [pc, #88]	; (8002aa8 <Audio_MAL_IRQHandler+0xec>)
 8002a50:	681a      	ldr	r2, [r3, #0]
 8002a52:	4b15      	ldr	r3, [pc, #84]	; (8002aa8 <Audio_MAL_IRQHandler+0xec>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002a5a:	428b      	cmp	r3, r1
 8002a5c:	bf28      	it	cs
 8002a5e:	460b      	movcs	r3, r1
 8002a60:	1ad3      	subs	r3, r2, r3
 8002a62:	4a11      	ldr	r2, [pc, #68]	; (8002aa8 <Audio_MAL_IRQHandler+0xec>)
 8002a64:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 8002a66:	4b0e      	ldr	r3, [pc, #56]	; (8002aa0 <Audio_MAL_IRQHandler+0xe4>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	2101      	movs	r1, #1
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f7ff fde7 	bl	8002640 <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 8002a72:	e013      	b.n	8002a9c <Audio_MAL_IRQHandler+0xe0>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
    }
    else
    {
      /* Disable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 8002a74:	4b0a      	ldr	r3, [pc, #40]	; (8002aa0 <Audio_MAL_IRQHandler+0xe4>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	2100      	movs	r1, #0
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f7ff fde0 	bl	8002640 <DMA_Cmd>
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 8002a80:	4b07      	ldr	r3, [pc, #28]	; (8002aa0 <Audio_MAL_IRQHandler+0xe4>)
 8002a82:	681a      	ldr	r2, [r3, #0]
 8002a84:	4b07      	ldr	r3, [pc, #28]	; (8002aa4 <Audio_MAL_IRQHandler+0xe8>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4619      	mov	r1, r3
 8002a8a:	4610      	mov	r0, r2
 8002a8c:	f7ff fe48 	bl	8002720 <DMA_ClearFlag>
      
      /* Manage the remaining file size and new address offset: This function 
      should be coded by user (its prototype is already declared in stm32f4_discovery_audio_codec.h) */  
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 8002a90:	4b06      	ldr	r3, [pc, #24]	; (8002aac <Audio_MAL_IRQHandler+0xf0>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	2100      	movs	r1, #0
 8002a96:	4618      	mov	r0, r3
 8002a98:	f000 f8b2 	bl	8002c00 <EVAL_AUDIO_TransferComplete_CallBack>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 8002a9c:	bf00      	nop
 8002a9e:	bd80      	pop	{r7, pc}
 8002aa0:	2000001c 	.word	0x2000001c
 8002aa4:	20000020 	.word	0x20000020
 8002aa8:	20000014 	.word	0x20000014
 8002aac:	20001e14 	.word	0x20001e14
 8002ab0:	20001e54 	.word	0x20001e54

08002ab4 <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8002ab8:	f7ff ff80 	bl	80029bc <Audio_MAL_IRQHandler>
}
 8002abc:	bf00      	nop
 8002abe:	bd80      	pop	{r7, pc}

08002ac0 <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8002ac4:	f7ff ff7a 	bl	80029bc <Audio_MAL_IRQHandler>
}
 8002ac8:	bf00      	nop
 8002aca:	bd80      	pop	{r7, pc}

08002acc <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 8002ad0:	2102      	movs	r1, #2
 8002ad2:	480d      	ldr	r0, [pc, #52]	; (8002b08 <SPI3_IRQHandler+0x3c>)
 8002ad4:	f7ff ff10 	bl	80028f8 <SPI_I2S_GetFlagStatus>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d011      	beq.n	8002b02 <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 8002ade:	4b0b      	ldr	r3, [pc, #44]	; (8002b0c <SPI3_IRQHandler+0x40>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	2b02      	cmp	r3, #2
 8002ae4:	d106      	bne.n	8002af4 <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 8002ae6:	f000 f897 	bl	8002c18 <EVAL_AUDIO_GetSampleCallBack>
 8002aea:	4603      	mov	r3, r0
 8002aec:	4619      	mov	r1, r3
 8002aee:	2004      	movs	r0, #4
 8002af0:	f7ff fd32 	bl	8002558 <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 8002af4:	f000 f890 	bl	8002c18 <EVAL_AUDIO_GetSampleCallBack>
 8002af8:	4603      	mov	r3, r0
 8002afa:	4619      	mov	r1, r3
 8002afc:	4802      	ldr	r0, [pc, #8]	; (8002b08 <SPI3_IRQHandler+0x3c>)
 8002afe:	f7ff feeb 	bl	80028d8 <SPI_I2S_SendData>
  }
}
 8002b02:	bf00      	nop
 8002b04:	bd80      	pop	{r7, pc}
 8002b06:	bf00      	nop
 8002b08:	40003c00 	.word	0x40003c00
 8002b0c:	20000018 	.word	0x20000018

08002b10 <main>:

void vTask2( void *pvParameters);

//void vPrintString( const portCHAR *pcString );

int main(void){
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b084      	sub	sp, #16
 8002b14:	af02      	add	r7, sp, #8
  int i = 0;
 8002b16:	2300      	movs	r3, #0
 8002b18:	607b      	str	r3, [r7, #4]

  /* Initialize LEDs */
 // STM_EVAL_LEDInit(LED3);
  STM_EVAL_LEDInit(LED4);
 8002b1a:	2000      	movs	r0, #0
 8002b1c:	f7ff ff08 	bl	8002930 <STM_EVAL_LEDInit>
  STM_EVAL_LEDInit(LED5);
 8002b20:	2002      	movs	r0, #2
 8002b22:	f7ff ff05 	bl	8002930 <STM_EVAL_LEDInit>
  STM_EVAL_LEDInit(LED6);
 8002b26:	2003      	movs	r0, #3
 8002b28:	f7ff ff02 	bl	8002930 <STM_EVAL_LEDInit>

  /* Turn on LEDs */
  //STM_EVAL_LEDOn(LED3);
  STM_EVAL_LEDOn(LED4);
 8002b2c:	2000      	movs	r0, #0
 8002b2e:	f7ff ff2d 	bl	800298c <STM_EVAL_LEDOn>
  STM_EVAL_LEDOn(LED5);
 8002b32:	2002      	movs	r0, #2
 8002b34:	f7ff ff2a 	bl	800298c <STM_EVAL_LEDOn>
  STM_EVAL_LEDOn(LED6);
 8002b38:	2003      	movs	r0, #3
 8002b3a:	f7ff ff27 	bl	800298c <STM_EVAL_LEDOn>
  xTaskCreate(	vTask1, //ponteiro para a funo que implementa a tarefa
		  "Task 1", 	//nome da funo. Para facilitar o debug.
		  1000, 		//stack depth
		  NULL, 		//nao usa task parameter
		  1,			//prioridade 1
		  NULL);		//nao usa task handler
 8002b3e:	2300      	movs	r3, #0
 8002b40:	9301      	str	r3, [sp, #4]
 8002b42:	2301      	movs	r3, #1
 8002b44:	9300      	str	r3, [sp, #0]
 8002b46:	2300      	movs	r3, #0
 8002b48:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002b4c:	4908      	ldr	r1, [pc, #32]	; (8002b70 <main+0x60>)
 8002b4e:	4809      	ldr	r0, [pc, #36]	; (8002b74 <main+0x64>)
 8002b50:	f7fe fb20 	bl	8001194 <xTaskCreate>
  xTaskCreate(vTask2,
		  "Task 2",
		  1000,
		  NULL,
		  1,
		  NULL);
 8002b54:	2300      	movs	r3, #0
 8002b56:	9301      	str	r3, [sp, #4]
 8002b58:	2301      	movs	r3, #1
 8002b5a:	9300      	str	r3, [sp, #0]
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002b62:	4905      	ldr	r1, [pc, #20]	; (8002b78 <main+0x68>)
 8002b64:	4805      	ldr	r0, [pc, #20]	; (8002b7c <main+0x6c>)
 8002b66:	f7fe fb15 	bl	8001194 <xTaskCreate>

  vTaskStartScheduler();
 8002b6a:	f7fe fc45 	bl	80013f8 <vTaskStartScheduler>

  /* Infinite loop */
  while (1)
 8002b6e:	e7fe      	b.n	8002b6e <main+0x5e>
 8002b70:	08002f04 	.word	0x08002f04
 8002b74:	08002b81 	.word	0x08002b81
 8002b78:	08002f0c 	.word	0x08002f0c
 8002b7c:	08002bcd 	.word	0x08002bcd

08002b80 <_Z6vTask1Pv>:
  {
	//i++;
  }
}

void vTask1( void *pvParameters){
 8002b80:	b480      	push	{r7}
 8002b82:	b087      	sub	sp, #28
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
	const char *pcTaskName = "Task 1 is running \r\n";
 8002b88:	4b0e      	ldr	r3, [pc, #56]	; (8002bc4 <_Z6vTask1Pv+0x44>)
 8002b8a:	617b      	str	r3, [r7, #20]
	volatile uint32_t ul;

	configASSERT( ( ( uint32_t ) pvParameters ) == 1 );
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2b01      	cmp	r3, #1
 8002b90:	d009      	beq.n	8002ba6 <_Z6vTask1Pv+0x26>
		"	mov %0, %1												\n"	\
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);
 8002b92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b96:	f383 8811 	msr	BASEPRI, r3
 8002b9a:	f3bf 8f6f 	isb	sy
 8002b9e:	f3bf 8f4f 	dsb	sy
 8002ba2:	613b      	str	r3, [r7, #16]
 8002ba4:	e7fe      	b.n	8002ba4 <_Z6vTask1Pv+0x24>
	//a tarefa tem implementada nela um loop infinito.
	for(;;){
		//vPrintString(pcTaskName);
		for(ul=0;ul<mainDELAY_LOOP_COUNT;ul++){
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	60fb      	str	r3, [r7, #12]
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	4a06      	ldr	r2, [pc, #24]	; (8002bc8 <_Z6vTask1Pv+0x48>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	bf94      	ite	ls
 8002bb2:	2301      	movls	r3, #1
 8002bb4:	2300      	movhi	r3, #0
 8002bb6:	b2db      	uxtb	r3, r3
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d0f4      	beq.n	8002ba6 <_Z6vTask1Pv+0x26>
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	3301      	adds	r3, #1
 8002bc0:	60fb      	str	r3, [r7, #12]
 8002bc2:	e7f2      	b.n	8002baa <_Z6vTask1Pv+0x2a>
 8002bc4:	08002f14 	.word	0x08002f14
 8002bc8:	000ffffe 	.word	0x000ffffe

08002bcc <_Z6vTask2Pv>:
			//implementao burra de um delay.
		}
	}
}

void vTask2( void *pvParameters){
 8002bcc:	b480      	push	{r7}
 8002bce:	b085      	sub	sp, #20
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
	const char *pcTaskName = "Task 2 is running \r\n";
 8002bd4:	4b08      	ldr	r3, [pc, #32]	; (8002bf8 <_Z6vTask2Pv+0x2c>)
 8002bd6:	60fb      	str	r3, [r7, #12]
	volatile uint32_t ul;

	//a tarefa tem implementada nela um loop infinito.
	for(;;){
		//vPrintString(pcTaskName);
		for(ul=0;ul<mainDELAY_LOOP_COUNT;ul++){
 8002bd8:	2300      	movs	r3, #0
 8002bda:	60bb      	str	r3, [r7, #8]
 8002bdc:	68bb      	ldr	r3, [r7, #8]
 8002bde:	4a07      	ldr	r2, [pc, #28]	; (8002bfc <_Z6vTask2Pv+0x30>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	bf94      	ite	ls
 8002be4:	2301      	movls	r3, #1
 8002be6:	2300      	movhi	r3, #0
 8002be8:	b2db      	uxtb	r3, r3
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d0f4      	beq.n	8002bd8 <_Z6vTask2Pv+0xc>
 8002bee:	68bb      	ldr	r3, [r7, #8]
 8002bf0:	3301      	adds	r3, #1
 8002bf2:	60bb      	str	r3, [r7, #8]
 8002bf4:	e7f2      	b.n	8002bdc <_Z6vTask2Pv+0x10>
 8002bf6:	bf00      	nop
 8002bf8:	08002f2c 	.word	0x08002f2c
 8002bfc:	000ffffe 	.word	0x000ffffe

08002c00 <EVAL_AUDIO_TransferComplete_CallBack>:

/*
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
extern "C" void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size){
 8002c00:	b480      	push	{r7}
 8002c02:	b083      	sub	sp, #12
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
 8002c08:	6039      	str	r1, [r7, #0]
  /* TODO, implement your code here */
  return;
 8002c0a:	bf00      	nop
}
 8002c0c:	370c      	adds	r7, #12
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c14:	4770      	bx	lr
 8002c16:	bf00      	nop

08002c18 <EVAL_AUDIO_GetSampleCallBack>:

/*
 * Callback used by stm324xg_eval_audio_codec.c.
 * Refer to stm324xg_eval_audio_codec.h for more info.
 */
extern "C" uint16_t EVAL_AUDIO_GetSampleCallBack(void){
 8002c18:	b480      	push	{r7}
 8002c1a:	af00      	add	r7, sp, #0
  /* TODO, implement your code here */
  return -1;
 8002c1c:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8002c20:	4618      	mov	r0, r3
 8002c22:	46bd      	mov	sp, r7
 8002c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c28:	4770      	bx	lr
 8002c2a:	bf00      	nop

08002c2c <vApplicationStackOverflowHook>:

extern "C" void vApplicationStackOverflowHook( xTaskHandle pxTask, signed char *pcTaskName ){
 8002c2c:	b480      	push	{r7}
 8002c2e:	b083      	sub	sp, #12
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
 8002c34:	6039      	str	r1, [r7, #0]
	( void ) pcTaskName;
	( void ) pxTask;
	for( ;; );
 8002c36:	e7fe      	b.n	8002c36 <vApplicationStackOverflowHook+0xa>

08002c38 <vApplicationIdleHook>:
}

extern "C" void vApplicationIdleHook( void ){
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b082      	sub	sp, #8
 8002c3c:	af00      	add	r7, sp, #0
	volatile size_t xFreeStackSpace;
	xFreeStackSpace = xPortGetFreeHeapSize();
 8002c3e:	f7fd fdcd 	bl	80007dc <xPortGetFreeHeapSize>
 8002c42:	4603      	mov	r3, r0
 8002c44:	607b      	str	r3, [r7, #4]
}
 8002c46:	bf00      	nop
 8002c48:	3708      	adds	r7, #8
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}
 8002c4e:	bf00      	nop

08002c50 <vApplicationTickHook>:

extern "C" void vApplicationTickHook( void ){
 8002c50:	b480      	push	{r7}
 8002c52:	af00      	add	r7, sp, #0
}
 8002c54:	bf00      	nop
 8002c56:	46bd      	mov	sp, r7
 8002c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5c:	4770      	bx	lr
 8002c5e:	bf00      	nop

08002c60 <vApplicationMallocFailedHook>:

extern "C" void vApplicationMallocFailedHook( void ){
 8002c60:	b480      	push	{r7}
 8002c62:	af00      	add	r7, sp, #0
	for( ;; );
 8002c64:	e7fe      	b.n	8002c64 <vApplicationMallocFailedHook+0x4>
 8002c66:	bf00      	nop

08002c68 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002c68:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002ca0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002c6c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002c6e:	e003      	b.n	8002c78 <LoopCopyDataInit>

08002c70 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002c70:	4b0c      	ldr	r3, [pc, #48]	; (8002ca4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002c72:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002c74:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002c76:	3104      	adds	r1, #4

08002c78 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002c78:	480b      	ldr	r0, [pc, #44]	; (8002ca8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002c7a:	4b0c      	ldr	r3, [pc, #48]	; (8002cac <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002c7c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002c7e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002c80:	d3f6      	bcc.n	8002c70 <CopyDataInit>
  ldr  r2, =_sbss
 8002c82:	4a0b      	ldr	r2, [pc, #44]	; (8002cb0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002c84:	e002      	b.n	8002c8c <LoopFillZerobss>

08002c86 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002c86:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002c88:	f842 3b04 	str.w	r3, [r2], #4

08002c8c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002c8c:	4b09      	ldr	r3, [pc, #36]	; (8002cb4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002c8e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002c90:	d3f9      	bcc.n	8002c86 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002c92:	f000 f833 	bl	8002cfc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002c96:	f000 f8e3 	bl	8002e60 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002c9a:	f7ff ff39 	bl	8002b10 <main>
  bx  lr    
 8002c9e:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002ca0:	20020000 	.word	0x20020000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 8002ca4:	08002f64 	.word	0x08002f64
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002ca8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002cac:	20000024 	.word	0x20000024
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 8002cb0:	20000028 	.word	0x20000028
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002cb4:	20001e90 	.word	0x20001e90

08002cb8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002cb8:	e7fe      	b.n	8002cb8 <ADC_IRQHandler>
	...

08002cbc <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	af00      	add	r7, sp, #0
}
 8002cc0:	bf00      	nop
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc8:	4770      	bx	lr
 8002cca:	bf00      	nop

08002ccc <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8002ccc:	b480      	push	{r7}
 8002cce:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8002cd0:	e7fe      	b.n	8002cd0 <HardFault_Handler+0x4>
 8002cd2:	bf00      	nop

08002cd4 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8002cd8:	e7fe      	b.n	8002cd8 <MemManage_Handler+0x4>
 8002cda:	bf00      	nop

08002cdc <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8002ce0:	e7fe      	b.n	8002ce0 <BusFault_Handler+0x4>
 8002ce2:	bf00      	nop

08002ce4 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 8002ce8:	e7fe      	b.n	8002ce8 <UsageFault_Handler+0x4>
 8002cea:	bf00      	nop

08002cec <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8002cec:	b480      	push	{r7}
 8002cee:	af00      	add	r7, sp, #0
}
 8002cf0:	bf00      	nop
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf8:	4770      	bx	lr
 8002cfa:	bf00      	nop

08002cfc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002d00:	4a16      	ldr	r2, [pc, #88]	; (8002d5c <SystemInit+0x60>)
 8002d02:	4b16      	ldr	r3, [pc, #88]	; (8002d5c <SystemInit+0x60>)
 8002d04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d08:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002d0c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002d10:	4a13      	ldr	r2, [pc, #76]	; (8002d60 <SystemInit+0x64>)
 8002d12:	4b13      	ldr	r3, [pc, #76]	; (8002d60 <SystemInit+0x64>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f043 0301 	orr.w	r3, r3, #1
 8002d1a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002d1c:	4b10      	ldr	r3, [pc, #64]	; (8002d60 <SystemInit+0x64>)
 8002d1e:	2200      	movs	r2, #0
 8002d20:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002d22:	4a0f      	ldr	r2, [pc, #60]	; (8002d60 <SystemInit+0x64>)
 8002d24:	4b0e      	ldr	r3, [pc, #56]	; (8002d60 <SystemInit+0x64>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002d2c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d30:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8002d32:	4b0b      	ldr	r3, [pc, #44]	; (8002d60 <SystemInit+0x64>)
 8002d34:	4a0b      	ldr	r2, [pc, #44]	; (8002d64 <SystemInit+0x68>)
 8002d36:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002d38:	4a09      	ldr	r2, [pc, #36]	; (8002d60 <SystemInit+0x64>)
 8002d3a:	4b09      	ldr	r3, [pc, #36]	; (8002d60 <SystemInit+0x64>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d42:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002d44:	4b06      	ldr	r3, [pc, #24]	; (8002d60 <SystemInit+0x64>)
 8002d46:	2200      	movs	r2, #0
 8002d48:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8002d4a:	f000 f80d 	bl	8002d68 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002d4e:	4b03      	ldr	r3, [pc, #12]	; (8002d5c <SystemInit+0x60>)
 8002d50:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002d54:	609a      	str	r2, [r3, #8]
#endif
}
 8002d56:	bf00      	nop
 8002d58:	bd80      	pop	{r7, pc}
 8002d5a:	bf00      	nop
 8002d5c:	e000ed00 	.word	0xe000ed00
 8002d60:	40023800 	.word	0x40023800
 8002d64:	24003010 	.word	0x24003010

08002d68 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	b083      	sub	sp, #12
 8002d6c:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	607b      	str	r3, [r7, #4]
 8002d72:	2300      	movs	r3, #0
 8002d74:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8002d76:	4a36      	ldr	r2, [pc, #216]	; (8002e50 <SetSysClock+0xe8>)
 8002d78:	4b35      	ldr	r3, [pc, #212]	; (8002e50 <SetSysClock+0xe8>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d80:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8002d82:	4b33      	ldr	r3, [pc, #204]	; (8002e50 <SetSysClock+0xe8>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d8a:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	3301      	adds	r3, #1
 8002d90:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d103      	bne.n	8002da0 <SetSysClock+0x38>
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8002d9e:	d1f0      	bne.n	8002d82 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8002da0:	4b2b      	ldr	r3, [pc, #172]	; (8002e50 <SetSysClock+0xe8>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d002      	beq.n	8002db2 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8002dac:	2301      	movs	r3, #1
 8002dae:	603b      	str	r3, [r7, #0]
 8002db0:	e001      	b.n	8002db6 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8002db2:	2300      	movs	r3, #0
 8002db4:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	2b01      	cmp	r3, #1
 8002dba:	d142      	bne.n	8002e42 <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8002dbc:	4a24      	ldr	r2, [pc, #144]	; (8002e50 <SetSysClock+0xe8>)
 8002dbe:	4b24      	ldr	r3, [pc, #144]	; (8002e50 <SetSysClock+0xe8>)
 8002dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002dc6:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 8002dc8:	4a22      	ldr	r2, [pc, #136]	; (8002e54 <SetSysClock+0xec>)
 8002dca:	4b22      	ldr	r3, [pc, #136]	; (8002e54 <SetSysClock+0xec>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002dd2:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8002dd4:	4a1e      	ldr	r2, [pc, #120]	; (8002e50 <SetSysClock+0xe8>)
 8002dd6:	4b1e      	ldr	r3, [pc, #120]	; (8002e50 <SetSysClock+0xe8>)
 8002dd8:	689b      	ldr	r3, [r3, #8]
 8002dda:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8002ddc:	4a1c      	ldr	r2, [pc, #112]	; (8002e50 <SetSysClock+0xe8>)
 8002dde:	4b1c      	ldr	r3, [pc, #112]	; (8002e50 <SetSysClock+0xe8>)
 8002de0:	689b      	ldr	r3, [r3, #8]
 8002de2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002de6:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8002de8:	4a19      	ldr	r2, [pc, #100]	; (8002e50 <SetSysClock+0xe8>)
 8002dea:	4b19      	ldr	r3, [pc, #100]	; (8002e50 <SetSysClock+0xe8>)
 8002dec:	689b      	ldr	r3, [r3, #8]
 8002dee:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8002df2:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8002df4:	4b16      	ldr	r3, [pc, #88]	; (8002e50 <SetSysClock+0xe8>)
 8002df6:	4a18      	ldr	r2, [pc, #96]	; (8002e58 <SetSysClock+0xf0>)
 8002df8:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8002dfa:	4a15      	ldr	r2, [pc, #84]	; (8002e50 <SetSysClock+0xe8>)
 8002dfc:	4b14      	ldr	r3, [pc, #80]	; (8002e50 <SetSysClock+0xe8>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e04:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8002e06:	bf00      	nop
 8002e08:	4b11      	ldr	r3, [pc, #68]	; (8002e50 <SetSysClock+0xe8>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d0f9      	beq.n	8002e08 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8002e14:	4b11      	ldr	r3, [pc, #68]	; (8002e5c <SetSysClock+0xf4>)
 8002e16:	f240 6205 	movw	r2, #1541	; 0x605
 8002e1a:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8002e1c:	4a0c      	ldr	r2, [pc, #48]	; (8002e50 <SetSysClock+0xe8>)
 8002e1e:	4b0c      	ldr	r3, [pc, #48]	; (8002e50 <SetSysClock+0xe8>)
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	f023 0303 	bic.w	r3, r3, #3
 8002e26:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8002e28:	4a09      	ldr	r2, [pc, #36]	; (8002e50 <SetSysClock+0xe8>)
 8002e2a:	4b09      	ldr	r3, [pc, #36]	; (8002e50 <SetSysClock+0xe8>)
 8002e2c:	689b      	ldr	r3, [r3, #8]
 8002e2e:	f043 0302 	orr.w	r3, r3, #2
 8002e32:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8002e34:	bf00      	nop
 8002e36:	4b06      	ldr	r3, [pc, #24]	; (8002e50 <SetSysClock+0xe8>)
 8002e38:	689b      	ldr	r3, [r3, #8]
 8002e3a:	f003 030c 	and.w	r3, r3, #12
 8002e3e:	2b08      	cmp	r3, #8
 8002e40:	d1f9      	bne.n	8002e36 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8002e42:	bf00      	nop
 8002e44:	370c      	adds	r7, #12
 8002e46:	46bd      	mov	sp, r7
 8002e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4c:	4770      	bx	lr
 8002e4e:	bf00      	nop
 8002e50:	40023800 	.word	0x40023800
 8002e54:	40007000 	.word	0x40007000
 8002e58:	07405408 	.word	0x07405408
 8002e5c:	40023c00 	.word	0x40023c00

08002e60 <__libc_init_array>:
 8002e60:	b570      	push	{r4, r5, r6, lr}
 8002e62:	4b0e      	ldr	r3, [pc, #56]	; (8002e9c <__libc_init_array+0x3c>)
 8002e64:	4c0e      	ldr	r4, [pc, #56]	; (8002ea0 <__libc_init_array+0x40>)
 8002e66:	1ae4      	subs	r4, r4, r3
 8002e68:	10a4      	asrs	r4, r4, #2
 8002e6a:	2500      	movs	r5, #0
 8002e6c:	461e      	mov	r6, r3
 8002e6e:	42a5      	cmp	r5, r4
 8002e70:	d004      	beq.n	8002e7c <__libc_init_array+0x1c>
 8002e72:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002e76:	4798      	blx	r3
 8002e78:	3501      	adds	r5, #1
 8002e7a:	e7f8      	b.n	8002e6e <__libc_init_array+0xe>
 8002e7c:	f000 f82a 	bl	8002ed4 <_init>
 8002e80:	4c08      	ldr	r4, [pc, #32]	; (8002ea4 <__libc_init_array+0x44>)
 8002e82:	4b09      	ldr	r3, [pc, #36]	; (8002ea8 <__libc_init_array+0x48>)
 8002e84:	1ae4      	subs	r4, r4, r3
 8002e86:	10a4      	asrs	r4, r4, #2
 8002e88:	2500      	movs	r5, #0
 8002e8a:	461e      	mov	r6, r3
 8002e8c:	42a5      	cmp	r5, r4
 8002e8e:	d004      	beq.n	8002e9a <__libc_init_array+0x3a>
 8002e90:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002e94:	4798      	blx	r3
 8002e96:	3501      	adds	r5, #1
 8002e98:	e7f8      	b.n	8002e8c <__libc_init_array+0x2c>
 8002e9a:	bd70      	pop	{r4, r5, r6, pc}
 8002e9c:	08002f5c 	.word	0x08002f5c
 8002ea0:	08002f5c 	.word	0x08002f5c
 8002ea4:	08002f60 	.word	0x08002f60
 8002ea8:	08002f5c 	.word	0x08002f5c

08002eac <memcpy>:
 8002eac:	b510      	push	{r4, lr}
 8002eae:	1e43      	subs	r3, r0, #1
 8002eb0:	440a      	add	r2, r1
 8002eb2:	4291      	cmp	r1, r2
 8002eb4:	d004      	beq.n	8002ec0 <memcpy+0x14>
 8002eb6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002eba:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002ebe:	e7f8      	b.n	8002eb2 <memcpy+0x6>
 8002ec0:	bd10      	pop	{r4, pc}

08002ec2 <memset>:
 8002ec2:	4402      	add	r2, r0
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d002      	beq.n	8002ed0 <memset+0xe>
 8002eca:	f803 1b01 	strb.w	r1, [r3], #1
 8002ece:	e7fa      	b.n	8002ec6 <memset+0x4>
 8002ed0:	4770      	bx	lr
	...

08002ed4 <_init>:
 8002ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ed6:	bf00      	nop
 8002ed8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002eda:	bc08      	pop	{r3}
 8002edc:	469e      	mov	lr, r3
 8002ede:	4770      	bx	lr

08002ee0 <_fini>:
 8002ee0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ee2:	bf00      	nop
 8002ee4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ee6:	bc08      	pop	{r3}
 8002ee8:	469e      	mov	lr, r3
 8002eea:	4770      	bx	lr
