<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7vx485tffg1761-2" LaunchTime="1636825007">
  <File Type="RDS-UTIL" Name="model_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="model_utilization_synth.pb"/>
  <File Type="RDS-RDS" Name="model.vds"/>
  <File Type="RDS-DCP" Name="model.dcp"/>
  <File Type="PA-TCL" Name="model.tcl"/>
  <File Type="REPORTS-TCL" Name="model_reports.tcl"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/addr2.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/addr2.v"/>
        <Attr Name="ImportTime" Val="1633614840"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/addr4.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/addr4.v"/>
        <Attr Name="ImportTime" Val="1633614840"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/bit_trunc.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/bit_trunc.v"/>
        <Attr Name="ImportTime" Val="1633614840"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/bn_bias_relu.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/bn_bias_relu.v"/>
        <Attr Name="ImportTime" Val="1633614840"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/busm2n.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/busm2n.v"/>
        <Attr Name="ImportTime" Val="1633614840"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/controller_v2.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/controller_v2.v"/>
        <Attr Name="ImportTime" Val="1633614840"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/controller_v2_a.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/controller_v2_a.v"/>
        <Attr Name="ImportTime" Val="1633614840"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/tidenet/try6/TIDENet/accdnn/build/src/conv1_layer.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/try6/TIDENet/accdnn/build/src/conv1_layer.v"/>
        <Attr Name="ImportTime" Val="1636645327"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/tidenet/try6/TIDENet/accdnn/build/src/conv2_layer.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/try6/TIDENet/accdnn/build/src/conv2_layer.v"/>
        <Attr Name="ImportTime" Val="1636645327"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/ddr_read_delay.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/ddr_read_delay.v"/>
        <Attr Name="ImportTime" Val="1633614840"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/delay.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/delay.v"/>
        <Attr Name="ImportTime" Val="1633614840"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/verilog/interlayer_sync_fifo.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/try6/TIDENet/accdnn/lib/verilog/interlayer_sync_fifo.v"/>
        <Attr Name="ImportTime" Val="1636645327"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/tidenet/try6/TIDENet/accdnn/build/src/ip1_layer.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/try6/TIDENet/accdnn/build/src/ip1_layer.v"/>
        <Attr Name="ImportTime" Val="1636645327"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/multiplier.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/multiplier.v"/>
        <Attr Name="ImportTime" Val="1633614840"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/tidenet/try6/TIDENet/accdnn/build/src/pool1_layer.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/try6/TIDENet/accdnn/build/src/pool1_layer.v"/>
        <Attr Name="ImportTime" Val="1636645327"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/tidenet/try6/TIDENet/accdnn/build/src/pool2_layer.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/try6/TIDENet/accdnn/build/src/pool2_layer.v"/>
        <Attr Name="ImportTime" Val="1636645327"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/vector_max.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/vector_max.v"/>
        <Attr Name="ImportTime" Val="1633614840"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/acc_addr.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/acc_addr.sv"/>
        <Attr Name="ImportTime" Val="1633614840"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/vector_muladd.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/vector_muladd.sv"/>
        <Attr Name="ImportTime" Val="1633614840"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/tidenet/try6/TIDENet/accdnn/build/src/model.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/try6/TIDENet/accdnn/build/src/model.v"/>
        <Attr Name="ImportTime" Val="1636645327"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/coe/conv1_bm_ram.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/try6/TIDENet/accdnn/build/coe/conv1_bm_ram.coe"/>
        <Attr Name="ImportTime" Val="1636645327"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/coe/conv2_bm_ram.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/try6/TIDENet/accdnn/build/coe/conv2_bm_ram.coe"/>
        <Attr Name="ImportTime" Val="1636645327"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/coe/ip1_bm_ram.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/try6/TIDENet/accdnn/build/coe/ip1_bm_ram.coe"/>
        <Attr Name="ImportTime" Val="1636645327"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="model"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/timing/dma_timing.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/try6/TIDENet/accdnn/build/timing/dma_timing.xdc"/>
        <Attr Name="ImportTime" Val="1636645327"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="conv1_wm_ram"/>
  <BlockFileSet Type="BlockSrcs" Name="ip1_wm_ram"/>
  <BlockFileSet Type="BlockSrcs" Name="conv2_bm_ram"/>
  <BlockFileSet Type="BlockSrcs" Name="mul16x16_signed"/>
  <BlockFileSet Type="BlockSrcs" Name="pool2_rm_ram"/>
  <BlockFileSet Type="BlockSrcs" Name="mul16_unsigned"/>
  <BlockFileSet Type="BlockSrcs" Name="conv2_wm_ram"/>
  <BlockFileSet Type="BlockSrcs" Name="pool1_rm_ram"/>
  <BlockFileSet Type="BlockSrcs" Name="conv2_rm_ram"/>
  <BlockFileSet Type="BlockSrcs" Name="conv1_bm_ram"/>
  <BlockFileSet Type="BlockSrcs" Name="ip1_bm_ram"/>
  <BlockFileSet Type="BlockSrcs" Name="ip1_rm_ram"/>
  <BlockFileSet Type="BlockSrcs" Name="conv1_rm_ram"/>
</GenRun>
