[{"DBLP title": "High-Throughput Convolutional Neural Network on an FPGA by Customized JPEG Compression.", "DBLP authors": ["Hiroki Nakahara", "Zhiqiang Que", "Wayne Luk"], "year": 2020, "MAG papers": [{"PaperId": 3034653380, "PaperTitle": "high throughput convolutional neural network on an fpga by customized jpeg compression", "Year": 2020, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"imperial college london": 2.0, "tokyo institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Optimizing Reconfigurable Recurrent Neural Networks.", "DBLP authors": ["Zhiqiang Que", "Hiroki Nakahara", "Eriko Nurvitadhi", "Hongxiang Fan", "Chenglong Zeng", "Jiuxi Meng", "Xinyu Niu", "Wayne Luk"], "year": 2020, "MAG papers": [{"PaperId": 3034833480, "PaperTitle": "optimizing reconfigurable recurrent neural networks", "Year": 2020, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"imperial college london": 4.0, "intel": 1.0, "tokyo institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Accelerating Proximal Policy Optimization on CPU-FPGA Heterogeneous Platforms.", "DBLP authors": ["Yuan Meng", "Sanmukh R. Kuppannagari", "Viktor K. Prasanna"], "year": 2020, "MAG papers": [{"PaperId": 3035681682, "PaperTitle": "accelerating proximal policy optimization on cpu fpga heterogeneous platforms", "Year": 2020, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of southern california": 3.0}}], "source": "ES"}, {"DBLP title": "Evaluating Low-Memory GEMMs for Convolutional Neural Network Inference on FPGAs.", "DBLP authors": ["Wentai Zhang", "Ming Jiang", "Guojie Luo"], "year": 2020, "MAG papers": [{"PaperId": 3034945042, "PaperTitle": "evaluating low memory gemms for convolutional neural network inference on fpgas", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"peking university": 3.0}}], "source": "ES"}, {"DBLP title": "CNN-based Feature-point Extraction for Real-time Visual SLAM on Embedded FPGA.", "DBLP authors": ["Zhilin Xu", "Jincheng Yu", "Chao Yu", "Hao Shen", "Yu Wang", "Huazhong Yang"], "year": 2020, "MAG papers": [{"PaperId": 3035708866, "PaperTitle": "cnn based feature point extraction for real time visual slam on embedded fpga", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"tsinghua university": 5.0}}], "source": "ES"}, {"DBLP title": "Corundum: An Open-Source 100-Gbps Nic.", "DBLP authors": ["Alex Forencich", "Alex C. Snoeren", "George Porter", "George Papen"], "year": 2020, "MAG papers": [{"PaperId": 3034977853, "PaperTitle": "corundum an open source 100 gbps nic", "Year": 2020, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of california san diego": 4.0}}], "source": "ES"}, {"DBLP title": "FFShark: A 100G FPGA Implementation of BPF Filtering for Wireshark.", "DBLP authors": ["Juan Camilo Vega", "Marco Antonio Merlini", "Paul Chow"], "year": 2020, "MAG papers": [{"PaperId": 3034297653, "PaperTitle": "ffshark a 100g fpga implementation of bpf filtering for wireshark", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of toronto": 3.0}}], "source": "ES"}, {"DBLP title": "Hardware Architecture of a Number Theoretic Transform for a Bootstrappable RNS-based Homomorphic Encryption Scheme.", "DBLP authors": ["Sunwoong Kim", "Keewoo Lee", "Wonhee Cho", "Yujin Nam", "Jung Hee Cheon", "Rob A. Rutenbar"], "year": 2020, "MAG papers": [{"PaperId": 3035754681, "PaperTitle": "hardware architecture of a number theoretic transform for a bootstrappable rns based homomorphic encryption scheme", "Year": 2020, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"seoul national university": 4.0, "university of washington": 1.0, "university of pittsburgh": 1.0}}], "source": "ES"}, {"DBLP title": "Power-hammering through Glitch Amplification - Attacks and Mitigation.", "DBLP authors": ["Kaspar Matas", "Tuan Minh La", "Khoa Dang Pham", "Dirk Koch"], "year": 2020, "MAG papers": [{"PaperId": 3009761835, "PaperTitle": "power hammering through glitch amplification attacks and mitigation", "Year": 2020, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of manchester": 4.0}}], "source": "ES"}, {"DBLP title": "Exploring The Impact Of Switch Arity On Butterfly Fat Tree Fpga Nocs.", "DBLP authors": ["Ian Elmor Lang", "Ziqiang Huang", "Nachiket Kapre"], "year": 2020, "MAG papers": [{"PaperId": 3035314967, "PaperTitle": "exploring the impact of switch arity on butterfly fat tree fpga nocs", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of waterloo": 3.0}}], "source": "ES"}, {"DBLP title": "Comparison of Arithmetic Number Formats for Inference in Sum-Product Networks on FPGAs.", "DBLP authors": ["Lukas Sommer", "Lukas Weber", "Martin Kumm", "Andreas Koch"], "year": 2020, "MAG papers": [{"PaperId": 3035103959, "PaperTitle": "comparison of arithmetic number formats for inference in sum product networks on fpgas", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"technische universitat darmstadt": 3.0, "fulda university of applied sciences": 1.0}}], "source": "ES"}, {"DBLP title": "High Density 8-Bit Multiplier Systolic Arrays For Fpga.", "DBLP authors": ["Martin Langhammer", "Sergey Gribok", "Gregg Baeckler"], "year": 2020, "MAG papers": [{"PaperId": 3035674654, "PaperTitle": "high density 8 bit multiplier systolic arrays for fpga", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"intel": 3.0}}], "source": "ES"}, {"DBLP title": "Low-Cost Approximate Constant Coefficient Hybrid Binary-Unary Multiplier for DSP Applications.", "DBLP authors": ["S. Rasoul Faraji", "Pierre Abillama", "Kia Bazargan"], "year": 2020, "MAG papers": [{"PaperId": 3035206319, "PaperTitle": "low cost approximate constant coefficient hybrid binary unary multiplier for dsp applications", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of minnesota": 3.0}}], "source": "ES"}, {"DBLP title": "Enabling Efficient and Flexible FPGA Virtualization for Deep Learning in the Cloud.", "DBLP authors": ["Shulin Zeng", "Guohao Dai", "Hanbo Sun", "Kai Zhong", "Guangjun Ge", "Kaiyuan Guo", "Yu Wang", "Huazhong Yang"], "year": 2020, "MAG papers": [{"PaperId": 3035328498, "PaperTitle": "enabling efficient and flexible fpga virtualization for deep learning in the cloud", "Year": 2020, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"tsinghua university": 8.0}}, {"PaperId": 3013710663, "PaperTitle": "enabling efficient and flexible fpga virtualization for deep learning in the cloud", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"tsinghua university": 8.0}}], "source": "ES"}, {"DBLP title": "Shuhai: Benchmarking High Bandwidth Memory On FPGAS.", "DBLP authors": ["Zeke Wang", "Hongjing Huang", "Jie Zhang", "Gustavo Alonso"], "year": 2020, "MAG papers": [{"PaperId": 3034855459, "PaperTitle": "shuhai benchmarking high bandwidth memory on fpgas", "Year": 2020, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"zhejiang university": 3.0, "eth zurich": 1.0}}], "source": "ES"}, {"DBLP title": "Exploring Writeback Designs for Efficiently Leveraging Parallel-Execution Units in FPGA-Based Soft-Processors.", "DBLP authors": ["Eric Matthews", "Yuhui Gao", "Lesley Shannon"], "year": 2020, "MAG papers": [{"PaperId": 3034772905, "PaperTitle": "exploring writeback designs for efficiently leveraging parallel execution units in fpga based soft processors", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"simon fraser university": 3.0}}], "source": "ES"}, {"DBLP title": "Safely Preventing Unbounded Delays During Bus Transactions in FPGA-based SoC.", "DBLP authors": ["Francesco Restuccia", "Alessandro Biondi", "Mauro Marinoni", "Giorgio C. Buttazzo"], "year": 2020, "MAG papers": [{"PaperId": 3034688542, "PaperTitle": "safely preventing unbounded delays during bus transactions in fpga based soc", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"sant anna school of advanced studies": 4.0}}], "source": "ES"}, {"DBLP title": "Grapefruit: An Open-Source, Full-Stack, and Customizable Automata Processing on FPGAs.", "DBLP authors": ["Reza Rahimi", "Elaheh Sadredini", "Mircea Stan", "Kevin Skadron"], "year": 2020, "MAG papers": [{"PaperId": 3034732732, "PaperTitle": "grapefruit an open source full stack and customizable automata processing on fpgas", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of virginia": 4.0}}], "source": "ES"}, {"DBLP title": "FP-AMG: FPGA-Based Acceleration Framework for Algebraic Multigrid Solvers.", "DBLP authors": ["Pouya Haghi", "Tong Geng", "Anqi Guo", "Tianqi Wang", "Martin C. Herbordt"], "year": 2020, "MAG papers": [{"PaperId": 3035154866, "PaperTitle": "fp amg fpga based acceleration framework for algebraic multigrid solvers", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"boston university": 4.0, "university of science and technology of china": 1.0}}], "source": "ES"}, {"DBLP title": "Algorithm-Hardware Co-design for BQSR Acceleration in Genome Analysis ToolKit.", "DBLP authors": ["Michael Lo", "Zhenman Fang", "Jie Wang", "Peipei Zhou", "Mau-Chung Frank Chang", "Jason Cong"], "year": 2020, "MAG papers": [{"PaperId": 3035066704, "PaperTitle": "algorithm hardware co design for bqsr acceleration in genome analysis toolkit", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"simon fraser university": 1.0, "university of california los angeles": 5.0}}], "source": "ES"}, {"DBLP title": "A Turbo Maximum-a-Posteriori Equalizer for Faster-than-Nyquist Applications.", "DBLP authors": ["Mohamed Omran Matar", "Mrinmoy Jana", "Jeebak Mitra", "Lutz Lampe", "Mieszko Lis"], "year": 2020, "MAG papers": [{"PaperId": 3034902843, "PaperTitle": "a turbo maximum a posteriori equalizer for faster than nyquist applications", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"huawei": 1.0, "university of british columbia": 4.0}}], "source": "ES"}, {"DBLP title": "FPGA-accelerated Automatic Alignment for Three-dimensional Tomography.", "DBLP authors": ["Shuang Wen", "Guojie Luo"], "year": 2020, "MAG papers": [{"PaperId": 3034508728, "PaperTitle": "fpga accelerated automatic alignment for three dimensional tomography", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"peking university": 2.0}}], "source": "ES"}, {"DBLP title": "Artisan: a Meta-Programming Approach For Codifying Optimisation Strategies.", "DBLP authors": ["Jessica Vandebon", "Jos\u00e9 Gabriel F. Coutinho", "Wayne Luk", "Eriko Nurvitadhi", "Tim Todman"], "year": 2020, "MAG papers": [{"PaperId": 3034348009, "PaperTitle": "artisan a meta programming approach for codifying optimisation strategies", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"imperial college london": 4.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Hierarchical Modelling of Generators in Design-Space Exploration.", "DBLP authors": ["Charles Lo", "Paul Chow"], "year": 2020, "MAG papers": [{"PaperId": 3035653422, "PaperTitle": "hierarchical modelling of generators in design space exploration", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of toronto": 2.0}}], "source": "ES"}, {"DBLP title": "Investigating Performance Losses in High-Level Synthesis for Stencil Computations.", "DBLP authors": ["Wesson Altoyan", "Juan J. Alonso"], "year": 2020, "MAG papers": [{"PaperId": 3034743315, "PaperTitle": "investigating performance losses in high level synthesis for stencil computations", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"stanford university": 2.0}}], "source": "ES"}]