
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun Jul 28 21:04:53 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 516.984 ; gain = 202.844
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1356
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1367.332 ; gain = 448.859
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/Project/SPI_MASTER+SLAVE/SPI_MASTER+SLAVE.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'master' [D:/Project/SPI_MASTER+SLAVE/SPI_MASTER+SLAVE.srcs/sources_1/new/master.v:2]
INFO: [Synth 8-6157] synthesizing module 'freq_divider' [D:/Project/SPI_MASTER+SLAVE/SPI_MASTER+SLAVE.srcs/sources_1/new/modules.v:38]
INFO: [Synth 8-6155] done synthesizing module 'freq_divider' (0#1) [D:/Project/SPI_MASTER+SLAVE/SPI_MASTER+SLAVE.srcs/sources_1/new/modules.v:38]
INFO: [Synth 8-6157] synthesizing module 'shift_register_master' [D:/Project/SPI_MASTER+SLAVE/SPI_MASTER+SLAVE.srcs/sources_1/new/modules.v:77]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_master' (0#1) [D:/Project/SPI_MASTER+SLAVE/SPI_MASTER+SLAVE.srcs/sources_1/new/modules.v:77]
INFO: [Synth 8-6157] synthesizing module 'counter' [D:/Project/SPI_MASTER+SLAVE/SPI_MASTER+SLAVE.srcs/sources_1/new/modules.v:57]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [D:/Project/SPI_MASTER+SLAVE/SPI_MASTER+SLAVE.srcs/sources_1/new/modules.v:57]
WARNING: [Synth 8-689] width (4) of port connection 'out_cnt' does not match port width (3) of module 'counter' [D:/Project/SPI_MASTER+SLAVE/SPI_MASTER+SLAVE.srcs/sources_1/new/master.v:48]
INFO: [Synth 8-6157] synthesizing module 'fsm_master' [D:/Project/SPI_MASTER+SLAVE/SPI_MASTER+SLAVE.srcs/sources_1/new/modules.v:105]
INFO: [Synth 8-6155] done synthesizing module 'fsm_master' (0#1) [D:/Project/SPI_MASTER+SLAVE/SPI_MASTER+SLAVE.srcs/sources_1/new/modules.v:105]
WARNING: [Synth 8-689] width (4) of port connection 'bit_cnt' does not match port width (3) of module 'fsm_master' [D:/Project/SPI_MASTER+SLAVE/SPI_MASTER+SLAVE.srcs/sources_1/new/master.v:56]
INFO: [Synth 8-6155] done synthesizing module 'master' (0#1) [D:/Project/SPI_MASTER+SLAVE/SPI_MASTER+SLAVE.srcs/sources_1/new/master.v:2]
INFO: [Synth 8-6157] synthesizing module 'slave' [D:/Project/SPI_MASTER+SLAVE/SPI_MASTER+SLAVE.srcs/sources_1/new/slave.v:2]
WARNING: [Synth 8-689] width (4) of port connection 'out_cnt' does not match port width (3) of module 'counter' [D:/Project/SPI_MASTER+SLAVE/SPI_MASTER+SLAVE.srcs/sources_1/new/slave.v:23]
INFO: [Synth 8-6157] synthesizing module 'shift_register_slave' [D:/Project/SPI_MASTER+SLAVE/SPI_MASTER+SLAVE.srcs/sources_1/new/modules.v:156]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_slave' (0#1) [D:/Project/SPI_MASTER+SLAVE/SPI_MASTER+SLAVE.srcs/sources_1/new/modules.v:156]
INFO: [Synth 8-6157] synthesizing module 'fsm_slave' [D:/Project/SPI_MASTER+SLAVE/SPI_MASTER+SLAVE.srcs/sources_1/new/modules.v:183]
INFO: [Synth 8-6155] done synthesizing module 'fsm_slave' (0#1) [D:/Project/SPI_MASTER+SLAVE/SPI_MASTER+SLAVE.srcs/sources_1/new/modules.v:183]
WARNING: [Synth 8-689] width (4) of port connection 'bit_cnt' does not match port width (3) of module 'fsm_slave' [D:/Project/SPI_MASTER+SLAVE/SPI_MASTER+SLAVE.srcs/sources_1/new/slave.v:42]
INFO: [Synth 8-6155] done synthesizing module 'slave' (0#1) [D:/Project/SPI_MASTER+SLAVE/SPI_MASTER+SLAVE.srcs/sources_1/new/slave.v:2]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [D:/Project/SPI_MASTER+SLAVE/SPI_MASTER+SLAVE.srcs/sources_1/new/top.v:3]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [D:/Project/SPI_MASTER+SLAVE/SPI_MASTER+SLAVE.srcs/sources_1/new/modules.v:124]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [D:/Project/SPI_MASTER+SLAVE/SPI_MASTER+SLAVE.srcs/sources_1/new/modules.v:202]
WARNING: [Synth 8-7129] Port select[2] in module master is either unconnected or has no load
WARNING: [Synth 8-7129] Port select[1] in module master is either unconnected or has no load
WARNING: [Synth 8-7129] Port select[0] in module master is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1476.852 ; gain = 558.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1476.852 ; gain = 558.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1476.852 ; gain = 558.379
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1476.852 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Project/constraints.xdc]
Finished Parsing XDC File [D:/Project/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Project/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1570.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1570.809 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1570.809 ; gain = 652.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1570.809 ; gain = 652.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1570.809 ; gain = 652.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1570.809 ; gain = 652.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 10    
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port select[2] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port select[1] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port select[0] in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1570.809 ; gain = 652.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1570.809 ; gain = 652.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1570.809 ; gain = 652.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1570.809 ; gain = 652.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1570.809 ; gain = 652.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1570.809 ; gain = 652.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1570.809 ; gain = 652.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1570.809 ; gain = 652.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1570.809 ; gain = 652.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1570.809 ; gain = 652.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     1|
|4     |LUT2   |     4|
|5     |LUT3   |    19|
|6     |LUT4   |     9|
|7     |LUT5   |     3|
|8     |LUT6   |     6|
|9     |FDCE   |    24|
|10    |FDRE   |    32|
|11    |IBUF   |    20|
|12    |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1570.809 ; gain = 652.336
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1570.809 ; gain = 558.379
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1570.809 ; gain = 652.336
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1570.809 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1570.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: fd923521
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1570.809 ; gain = 1053.824
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1570.809 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Project/SPI_MASTER+SLAVE/SPI_MASTER+SLAVE.runs/synth_1/top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jul 28 21:05:25 2024...
