INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code_local/vivado/CPU/SEU_CPU_Experiment/CPU.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code_local/vivado/CPU/SEU_CPU_Experiment/CPU.srcs/sources_1/ip/mult_gen_0/mult_gen_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_gen_0
INFO: [VRFC 10-311] analyzing module mult_gen_0_mult_gen_v12_0_16
INFO: [VRFC 10-311] analyzing module mult_gen_0_dsp
INFO: [VRFC 10-311] analyzing module mult_gen_0_mult_gen_v12_0_16_viv
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code_local/vivado/CPU/SEU_CPU_Experiment/CPU.srcs/sources_1/ip/ControlMemory/sim/ControlMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code_local/vivado/CPU/SEU_CPU_Experiment/CPU.srcs/sources_1/ip/MainMemory/sim/MainMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code_local/vivado/CPU/SEU_CPU_Experiment/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code_local/vivado/CPU/SEU_CPU_Experiment/CPU.srcs/sources_1/new/BR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code_local/vivado/CPU/SEU_CPU_Experiment/CPU.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code_local/vivado/CPU/SEU_CPU_Experiment/CPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code_local/vivado/CPU/SEU_CPU_Experiment/CPU.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code_local/vivado/CPU/SEU_CPU_Experiment/CPU.srcs/sources_1/new/MBR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code_local/vivado/CPU/SEU_CPU_Experiment/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code_local/vivado/CPU/SEU_CPU_Experiment/CPU.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code_local/vivado/CPU/SEU_CPU_Experiment/CPU.srcs/sources_1/new/digital_tube_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digital_tube_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code_local/vivado/CPU/SEU_CPU_Experiment/CPU.srcs/test_top/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_TOP
