$date
	Sun Oct 09 22:52:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench1_1 $end
$scope module tb1 $end
$var wire 1 ! X $end
$var wire 1 " X1 $end
$var wire 1 # Y $end
$var wire 1 $ Y1 $end
$var wire 1 % Z $end
$var wire 1 & Z1 $end
$var wire 4 ' W [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1110 '
1&
0%
1$
0#
1"
0!
$end
#2
b1111 '
0&
1%
#3
b1101 '
1&
0$
0%
1#
#4
b1111 '
0&
1%
#5
b1011 '
1&
1$
0"
0%
0#
1!
#6
b1111 '
0&
1%
#7
b111 '
1&
0$
0%
1#
#8
b1111 '
0&
1%
#10
