Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Feb 13 23:18:06 2025
| Host         : Wangs-Linux running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_gpu_timing_summary_routed.rpt -pb top_gpu_timing_summary_routed.pb -rpx top_gpu_timing_summary_routed.rpx -warn_on_violation
| Design       : top_gpu
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    14          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  4           
ULMTCS-2   Warning           Control Sets use limits require reduction                         1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (32700)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (32700)
----------------------------------
 There are 32700 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.034        0.000                      0                65450        0.048        0.000                      0                65450        3.000        0.000                       0                 32710  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_20_clk_wiz_0      {0.000 25.000}     50.000          20.000          
  clk_25_clk_wiz_0      {0.000 20.000}     40.000          25.000          
  clk_40_clk_wiz_0      {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_20_clk_wiz_0_1    {0.000 25.000}     50.000          20.000          
  clk_25_clk_wiz_0_1    {0.000 20.000}     40.000          25.000          
  clk_40_clk_wiz_0_1    {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_20_clk_wiz_0           18.364        0.000                      0                60196        0.179        0.000                      0                60196       24.500        0.000                       0                 30082  
  clk_25_clk_wiz_0           29.397        0.000                      0                  260        0.250        0.000                      0                  260       19.500        0.000                       0                   140  
  clk_40_clk_wiz_0           12.559        0.000                      0                 4802        0.135        0.000                      0                 4802       12.000        0.000                       0                  2484  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_20_clk_wiz_0_1         18.368        0.000                      0                60196        0.179        0.000                      0                60196       24.500        0.000                       0                 30082  
  clk_25_clk_wiz_0_1         29.401        0.000                      0                  260        0.250        0.000                      0                  260       19.500        0.000                       0                   140  
  clk_40_clk_wiz_0_1         12.562        0.000                      0                 4802        0.135        0.000                      0                 4802       12.000        0.000                       0                  2484  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_25_clk_wiz_0    clk_20_clk_wiz_0          2.034        0.000                      0                30001        0.281        0.000                      0                30001  
clk_40_clk_wiz_0    clk_20_clk_wiz_0          8.117        0.000                      0                30000        0.119        0.000                      0                30000  
clk_20_clk_wiz_0_1  clk_20_clk_wiz_0         18.364        0.000                      0                60196        0.081        0.000                      0                60196  
clk_25_clk_wiz_0_1  clk_20_clk_wiz_0          2.034        0.000                      0                30001        0.281        0.000                      0                30001  
clk_40_clk_wiz_0_1  clk_20_clk_wiz_0          8.117        0.000                      0                30000        0.119        0.000                      0                30000  
clk_20_clk_wiz_0    clk_25_clk_wiz_0          2.335        0.000                      0                  103        0.824        0.000                      0                  103  
clk_20_clk_wiz_0_1  clk_25_clk_wiz_0          2.339        0.000                      0                  103        0.828        0.000                      0                  103  
clk_25_clk_wiz_0_1  clk_25_clk_wiz_0         29.397        0.000                      0                  260        0.155        0.000                      0                  260  
clk_20_clk_wiz_0    clk_40_clk_wiz_0         15.737        0.000                      0                 1288        0.200        0.000                      0                 1288  
clk_20_clk_wiz_0_1  clk_40_clk_wiz_0         15.741        0.000                      0                 1288        0.204        0.000                      0                 1288  
clk_40_clk_wiz_0_1  clk_40_clk_wiz_0         12.559        0.000                      0                 4802        0.048        0.000                      0                 4802  
clk_20_clk_wiz_0    clk_20_clk_wiz_0_1       18.364        0.000                      0                60196        0.081        0.000                      0                60196  
clk_25_clk_wiz_0    clk_20_clk_wiz_0_1        2.038        0.000                      0                30001        0.285        0.000                      0                30001  
clk_40_clk_wiz_0    clk_20_clk_wiz_0_1        8.120        0.000                      0                30000        0.123        0.000                      0                30000  
clk_25_clk_wiz_0_1  clk_20_clk_wiz_0_1        2.038        0.000                      0                30001        0.285        0.000                      0                30001  
clk_40_clk_wiz_0_1  clk_20_clk_wiz_0_1        8.120        0.000                      0                30000        0.123        0.000                      0                30000  
clk_20_clk_wiz_0    clk_25_clk_wiz_0_1        2.335        0.000                      0                  103        0.824        0.000                      0                  103  
clk_25_clk_wiz_0    clk_25_clk_wiz_0_1       29.397        0.000                      0                  260        0.155        0.000                      0                  260  
clk_20_clk_wiz_0_1  clk_25_clk_wiz_0_1        2.339        0.000                      0                  103        0.828        0.000                      0                  103  
clk_20_clk_wiz_0    clk_40_clk_wiz_0_1       15.737        0.000                      0                 1288        0.200        0.000                      0                 1288  
clk_40_clk_wiz_0    clk_40_clk_wiz_0_1       12.559        0.000                      0                 4802        0.048        0.000                      0                 4802  
clk_20_clk_wiz_0_1  clk_40_clk_wiz_0_1       15.741        0.000                      0                 1288        0.204        0.000                      0                 1288  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_20_clk_wiz_0                            
(none)                clk_20_clk_wiz_0_1                          
(none)                clk_25_clk_wiz_0                            
(none)                clk_25_clk_wiz_0_1                          
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_20_clk_wiz_0      
(none)                                      clk_20_clk_wiz_0_1    
(none)                                      clk_25_clk_wiz_0      
(none)                                      clk_25_clk_wiz_0_1    
(none)                                      clk_40_clk_wiz_0      
(none)                                      clk_40_clk_wiz_0_1    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_20_clk_wiz_0
  To Clock:  clk_20_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.364ns  (required time - arrival time)
  Source:                 gpu/vga_data_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2023][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.226ns  (logic 0.609ns (1.950%)  route 30.617ns (98.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 48.621 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.551    -0.961    gpu/clk_20
    SLICE_X33Y28         FDRE                                         r  gpu/vga_data_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  gpu/vga_data_valid_out_reg/Q
                         net (fo=3606, routed)       29.989    29.484    vga_contoller_inst/vga_data_valid
    SLICE_X14Y146        LUT4 (Prop_lut4_I0_O)        0.153    29.637 r  vga_contoller_inst/rgb_buf[1][2023][5]_i_1/O
                         net (fo=6, routed)           0.628    30.266    vga_contoller_inst/rgb_buf[1][2023][5]_i_1_n_0
    SLICE_X14Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.616    48.621    vga_contoller_inst/clk_20
    SLICE_X14Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][0]/C
                         clock pessimism              0.484    49.104    
                         clock uncertainty           -0.098    49.006    
    SLICE_X14Y149        FDRE (Setup_fdre_C_CE)      -0.376    48.630    vga_contoller_inst/rgb_buf_reg[1][2023][0]
  -------------------------------------------------------------------
                         required time                         48.630    
                         arrival time                         -30.266    
  -------------------------------------------------------------------
                         slack                                 18.364    

Slack (MET) :             18.364ns  (required time - arrival time)
  Source:                 gpu/vga_data_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2023][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.226ns  (logic 0.609ns (1.950%)  route 30.617ns (98.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 48.621 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.551    -0.961    gpu/clk_20
    SLICE_X33Y28         FDRE                                         r  gpu/vga_data_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  gpu/vga_data_valid_out_reg/Q
                         net (fo=3606, routed)       29.989    29.484    vga_contoller_inst/vga_data_valid
    SLICE_X14Y146        LUT4 (Prop_lut4_I0_O)        0.153    29.637 r  vga_contoller_inst/rgb_buf[1][2023][5]_i_1/O
                         net (fo=6, routed)           0.628    30.266    vga_contoller_inst/rgb_buf[1][2023][5]_i_1_n_0
    SLICE_X14Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.616    48.621    vga_contoller_inst/clk_20
    SLICE_X14Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][1]/C
                         clock pessimism              0.484    49.104    
                         clock uncertainty           -0.098    49.006    
    SLICE_X14Y149        FDRE (Setup_fdre_C_CE)      -0.376    48.630    vga_contoller_inst/rgb_buf_reg[1][2023][1]
  -------------------------------------------------------------------
                         required time                         48.630    
                         arrival time                         -30.266    
  -------------------------------------------------------------------
                         slack                                 18.364    

Slack (MET) :             18.364ns  (required time - arrival time)
  Source:                 gpu/vga_data_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2023][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.226ns  (logic 0.609ns (1.950%)  route 30.617ns (98.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 48.621 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.551    -0.961    gpu/clk_20
    SLICE_X33Y28         FDRE                                         r  gpu/vga_data_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  gpu/vga_data_valid_out_reg/Q
                         net (fo=3606, routed)       29.989    29.484    vga_contoller_inst/vga_data_valid
    SLICE_X14Y146        LUT4 (Prop_lut4_I0_O)        0.153    29.637 r  vga_contoller_inst/rgb_buf[1][2023][5]_i_1/O
                         net (fo=6, routed)           0.628    30.266    vga_contoller_inst/rgb_buf[1][2023][5]_i_1_n_0
    SLICE_X14Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.616    48.621    vga_contoller_inst/clk_20
    SLICE_X14Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][3]/C
                         clock pessimism              0.484    49.104    
                         clock uncertainty           -0.098    49.006    
    SLICE_X14Y149        FDRE (Setup_fdre_C_CE)      -0.376    48.630    vga_contoller_inst/rgb_buf_reg[1][2023][3]
  -------------------------------------------------------------------
                         required time                         48.630    
                         arrival time                         -30.266    
  -------------------------------------------------------------------
                         slack                                 18.364    

Slack (MET) :             18.364ns  (required time - arrival time)
  Source:                 gpu/vga_data_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2023][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.226ns  (logic 0.609ns (1.950%)  route 30.617ns (98.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 48.621 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.551    -0.961    gpu/clk_20
    SLICE_X33Y28         FDRE                                         r  gpu/vga_data_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  gpu/vga_data_valid_out_reg/Q
                         net (fo=3606, routed)       29.989    29.484    vga_contoller_inst/vga_data_valid
    SLICE_X14Y146        LUT4 (Prop_lut4_I0_O)        0.153    29.637 r  vga_contoller_inst/rgb_buf[1][2023][5]_i_1/O
                         net (fo=6, routed)           0.628    30.266    vga_contoller_inst/rgb_buf[1][2023][5]_i_1_n_0
    SLICE_X14Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.616    48.621    vga_contoller_inst/clk_20
    SLICE_X14Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][5]/C
                         clock pessimism              0.484    49.104    
                         clock uncertainty           -0.098    49.006    
    SLICE_X14Y149        FDRE (Setup_fdre_C_CE)      -0.376    48.630    vga_contoller_inst/rgb_buf_reg[1][2023][5]
  -------------------------------------------------------------------
                         required time                         48.630    
                         arrival time                         -30.266    
  -------------------------------------------------------------------
                         slack                                 18.364    

Slack (MET) :             18.366ns  (required time - arrival time)
  Source:                 gpu/vga_data_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2023][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.224ns  (logic 0.609ns (1.950%)  route 30.615ns (98.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 48.621 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.551    -0.961    gpu/clk_20
    SLICE_X33Y28         FDRE                                         r  gpu/vga_data_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  gpu/vga_data_valid_out_reg/Q
                         net (fo=3606, routed)       29.989    29.484    vga_contoller_inst/vga_data_valid
    SLICE_X14Y146        LUT4 (Prop_lut4_I0_O)        0.153    29.637 r  vga_contoller_inst/rgb_buf[1][2023][5]_i_1/O
                         net (fo=6, routed)           0.626    30.264    vga_contoller_inst/rgb_buf[1][2023][5]_i_1_n_0
    SLICE_X14Y148        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.616    48.621    vga_contoller_inst/clk_20
    SLICE_X14Y148        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][2]/C
                         clock pessimism              0.484    49.104    
                         clock uncertainty           -0.098    49.006    
    SLICE_X14Y148        FDRE (Setup_fdre_C_CE)      -0.376    48.630    vga_contoller_inst/rgb_buf_reg[1][2023][2]
  -------------------------------------------------------------------
                         required time                         48.630    
                         arrival time                         -30.264    
  -------------------------------------------------------------------
                         slack                                 18.366    

Slack (MET) :             18.366ns  (required time - arrival time)
  Source:                 gpu/vga_data_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2023][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.224ns  (logic 0.609ns (1.950%)  route 30.615ns (98.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 48.621 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.551    -0.961    gpu/clk_20
    SLICE_X33Y28         FDRE                                         r  gpu/vga_data_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  gpu/vga_data_valid_out_reg/Q
                         net (fo=3606, routed)       29.989    29.484    vga_contoller_inst/vga_data_valid
    SLICE_X14Y146        LUT4 (Prop_lut4_I0_O)        0.153    29.637 r  vga_contoller_inst/rgb_buf[1][2023][5]_i_1/O
                         net (fo=6, routed)           0.626    30.264    vga_contoller_inst/rgb_buf[1][2023][5]_i_1_n_0
    SLICE_X14Y148        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.616    48.621    vga_contoller_inst/clk_20
    SLICE_X14Y148        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][4]/C
                         clock pessimism              0.484    49.104    
                         clock uncertainty           -0.098    49.006    
    SLICE_X14Y148        FDRE (Setup_fdre_C_CE)      -0.376    48.630    vga_contoller_inst/rgb_buf_reg[1][2023][4]
  -------------------------------------------------------------------
                         required time                         48.630    
                         arrival time                         -30.264    
  -------------------------------------------------------------------
                         slack                                 18.366    

Slack (MET) :             18.545ns  (required time - arrival time)
  Source:                 gpu/vga_data_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2020][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        30.992ns  (logic 0.606ns (1.955%)  route 30.387ns (98.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 48.621 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.551    -0.961    gpu/clk_20
    SLICE_X33Y28         FDRE                                         r  gpu/vga_data_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  gpu/vga_data_valid_out_reg/Q
                         net (fo=3606, routed)       29.718    29.213    vga_contoller_inst/vga_data_valid
    SLICE_X12Y147        LUT4 (Prop_lut4_I0_O)        0.150    29.363 r  vga_contoller_inst/rgb_buf[1][2020][5]_i_1/O
                         net (fo=6, routed)           0.669    30.032    vga_contoller_inst/rgb_buf[1][2020][5]_i_1_n_0
    SLICE_X11Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2020][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.616    48.621    vga_contoller_inst/clk_20
    SLICE_X11Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2020][5]/C
                         clock pessimism              0.484    49.104    
                         clock uncertainty           -0.098    49.006    
    SLICE_X11Y149        FDRE (Setup_fdre_C_CE)      -0.429    48.577    vga_contoller_inst/rgb_buf_reg[1][2020][5]
  -------------------------------------------------------------------
                         required time                         48.577    
                         arrival time                         -30.032    
  -------------------------------------------------------------------
                         slack                                 18.545    

Slack (MET) :             18.732ns  (required time - arrival time)
  Source:                 gpu/vga_data_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[0][2029][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.028ns  (logic 0.580ns (1.869%)  route 30.448ns (98.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 48.619 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.551    -0.961    gpu/clk_20
    SLICE_X33Y28         FDRE                                         r  gpu/vga_data_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  gpu/vga_data_valid_out_reg/Q
                         net (fo=3606, routed)       29.839    29.334    vga_contoller_inst/vga_data_valid
    SLICE_X20Y147        LUT5 (Prop_lut5_I1_O)        0.124    29.458 r  vga_contoller_inst/rgb_buf[0][2029][5]_i_1/O
                         net (fo=6, routed)           0.609    30.067    vga_contoller_inst/rgb_buf[0][2029][5]_i_1_n_0
    SLICE_X21Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2029][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.614    48.619    vga_contoller_inst/clk_20
    SLICE_X21Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2029][0]/C
                         clock pessimism              0.484    49.102    
                         clock uncertainty           -0.098    49.004    
    SLICE_X21Y149        FDRE (Setup_fdre_C_CE)      -0.205    48.799    vga_contoller_inst/rgb_buf_reg[0][2029][0]
  -------------------------------------------------------------------
                         required time                         48.799    
                         arrival time                         -30.067    
  -------------------------------------------------------------------
                         slack                                 18.732    

Slack (MET) :             18.732ns  (required time - arrival time)
  Source:                 gpu/vga_data_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[0][2029][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.028ns  (logic 0.580ns (1.869%)  route 30.448ns (98.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 48.619 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.551    -0.961    gpu/clk_20
    SLICE_X33Y28         FDRE                                         r  gpu/vga_data_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  gpu/vga_data_valid_out_reg/Q
                         net (fo=3606, routed)       29.839    29.334    vga_contoller_inst/vga_data_valid
    SLICE_X20Y147        LUT5 (Prop_lut5_I1_O)        0.124    29.458 r  vga_contoller_inst/rgb_buf[0][2029][5]_i_1/O
                         net (fo=6, routed)           0.609    30.067    vga_contoller_inst/rgb_buf[0][2029][5]_i_1_n_0
    SLICE_X21Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2029][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.614    48.619    vga_contoller_inst/clk_20
    SLICE_X21Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2029][1]/C
                         clock pessimism              0.484    49.102    
                         clock uncertainty           -0.098    49.004    
    SLICE_X21Y149        FDRE (Setup_fdre_C_CE)      -0.205    48.799    vga_contoller_inst/rgb_buf_reg[0][2029][1]
  -------------------------------------------------------------------
                         required time                         48.799    
                         arrival time                         -30.067    
  -------------------------------------------------------------------
                         slack                                 18.732    

Slack (MET) :             18.732ns  (required time - arrival time)
  Source:                 gpu/vga_data_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[0][2029][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.028ns  (logic 0.580ns (1.869%)  route 30.448ns (98.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 48.619 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.551    -0.961    gpu/clk_20
    SLICE_X33Y28         FDRE                                         r  gpu/vga_data_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  gpu/vga_data_valid_out_reg/Q
                         net (fo=3606, routed)       29.839    29.334    vga_contoller_inst/vga_data_valid
    SLICE_X20Y147        LUT5 (Prop_lut5_I1_O)        0.124    29.458 r  vga_contoller_inst/rgb_buf[0][2029][5]_i_1/O
                         net (fo=6, routed)           0.609    30.067    vga_contoller_inst/rgb_buf[0][2029][5]_i_1_n_0
    SLICE_X21Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2029][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.614    48.619    vga_contoller_inst/clk_20
    SLICE_X21Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2029][2]/C
                         clock pessimism              0.484    49.102    
                         clock uncertainty           -0.098    49.004    
    SLICE_X21Y149        FDRE (Setup_fdre_C_CE)      -0.205    48.799    vga_contoller_inst/rgb_buf_reg[0][2029][2]
  -------------------------------------------------------------------
                         required time                         48.799    
                         arrival time                         -30.067    
  -------------------------------------------------------------------
                         slack                                 18.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/write_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.433%)  route 0.098ns (34.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.564    -0.617    vga_contoller_inst/clk_20
    SLICE_X32Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  vga_contoller_inst/write_y_reg[3]/Q
                         net (fo=11, routed)          0.098    -0.378    vga_contoller_inst/write_y_reg_n_0_[3]
    SLICE_X33Y0          LUT6 (Prop_lut6_I1_O)        0.045    -0.333 r  vga_contoller_inst/write_y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    vga_contoller_inst/write_y[5]_i_1_n_0
    SLICE_X33Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.833    -0.857    vga_contoller_inst/clk_20
    SLICE_X33Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[5]/C
                         clock pessimism              0.252    -0.604    
    SLICE_X33Y0          FDRE (Hold_fdre_C_D)         0.092    -0.512    vga_contoller_inst/write_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/write_y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.912%)  route 0.105ns (36.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.564    -0.617    vga_contoller_inst/clk_20
    SLICE_X33Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  vga_contoller_inst/write_y_reg[7]/Q
                         net (fo=6, routed)           0.105    -0.371    vga_contoller_inst/write_y_reg_n_0_[7]
    SLICE_X32Y0          LUT6 (Prop_lut6_I5_O)        0.045    -0.326 r  vga_contoller_inst/write_y[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.326    vga_contoller_inst/write_y[9]_i_2_n_0
    SLICE_X32Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.833    -0.857    vga_contoller_inst/clk_20
    SLICE_X32Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[9]/C
                         clock pessimism              0.252    -0.604    
    SLICE_X32Y0          FDRE (Hold_fdre_C_D)         0.091    -0.513    vga_contoller_inst/write_y_reg[9]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/write_x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.258ns (44.676%)  route 0.319ns (55.324%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.564    -0.617    vga_contoller_inst/clk_20
    SLICE_X38Y1          FDRE                                         r  vga_contoller_inst/write_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.453 f  vga_contoller_inst/write_x_reg[3]/Q
                         net (fo=6, routed)           0.173    -0.281    vga_contoller_inst/write_x[3]
    SLICE_X36Y0          LUT6 (Prop_lut6_I4_O)        0.045    -0.236 r  vga_contoller_inst/write_x[7]_i_2/O
                         net (fo=2, routed)           0.147    -0.089    vga_contoller_inst/write_x[7]_i_2_n_0
    SLICE_X35Y0          LUT3 (Prop_lut3_I2_O)        0.049    -0.040 r  vga_contoller_inst/write_x[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.040    vga_contoller_inst/write_x[7]_i_1_n_0
    SLICE_X35Y0          FDRE                                         r  vga_contoller_inst/write_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.832    -0.858    vga_contoller_inst/clk_20
    SLICE_X35Y0          FDRE                                         r  vga_contoller_inst/write_x_reg[7]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X35Y0          FDRE (Hold_fdre_C_D)         0.107    -0.247    vga_contoller_inst/write_x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/write_x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.254ns (44.290%)  route 0.319ns (55.710%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.564    -0.617    vga_contoller_inst/clk_20
    SLICE_X38Y1          FDRE                                         r  vga_contoller_inst/write_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.453 f  vga_contoller_inst/write_x_reg[3]/Q
                         net (fo=6, routed)           0.173    -0.281    vga_contoller_inst/write_x[3]
    SLICE_X36Y0          LUT6 (Prop_lut6_I4_O)        0.045    -0.236 r  vga_contoller_inst/write_x[7]_i_2/O
                         net (fo=2, routed)           0.147    -0.089    vga_contoller_inst/write_x[7]_i_2_n_0
    SLICE_X35Y0          LUT2 (Prop_lut2_I0_O)        0.045    -0.044 r  vga_contoller_inst/write_x[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.044    vga_contoller_inst/write_x[6]_i_1_n_0
    SLICE_X35Y0          FDRE                                         r  vga_contoller_inst/write_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.832    -0.858    vga_contoller_inst/clk_20
    SLICE_X35Y0          FDRE                                         r  vga_contoller_inst/write_x_reg[6]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X35Y0          FDRE (Hold_fdre_C_D)         0.092    -0.262    vga_contoller_inst/write_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/write_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.874%)  route 0.147ns (44.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.564    -0.617    vga_contoller_inst/clk_20
    SLICE_X31Y0          FDRE                                         r  vga_contoller_inst/write_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  vga_contoller_inst/write_x_reg[5]/Q
                         net (fo=7, routed)           0.147    -0.329    vga_contoller_inst/write_x[5]
    SLICE_X31Y0          LUT6 (Prop_lut6_I0_O)        0.045    -0.284 r  vga_contoller_inst/write_x[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    vga_contoller_inst/write_x[5]_i_1_n_0
    SLICE_X31Y0          FDRE                                         r  vga_contoller_inst/write_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.833    -0.857    vga_contoller_inst/clk_20
    SLICE_X31Y0          FDRE                                         r  vga_contoller_inst/write_x_reg[5]/C
                         clock pessimism              0.239    -0.617    
    SLICE_X31Y0          FDRE (Hold_fdre_C_D)         0.092    -0.525    vga_contoller_inst/write_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/write_y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.187ns (50.504%)  route 0.183ns (49.496%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.564    -0.617    vga_contoller_inst/clk_20
    SLICE_X32Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  vga_contoller_inst/write_y_reg[1]/Q
                         net (fo=12, routed)          0.183    -0.293    vga_contoller_inst/write_y_reg_n_0_[1]
    SLICE_X33Y0          LUT4 (Prop_lut4_I1_O)        0.046    -0.247 r  vga_contoller_inst/write_y[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    vga_contoller_inst/write_y[2]_i_1_n_0
    SLICE_X33Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.833    -0.857    vga_contoller_inst/clk_20
    SLICE_X33Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[2]/C
                         clock pessimism              0.252    -0.604    
    SLICE_X33Y0          FDRE (Hold_fdre_C_D)         0.107    -0.497    vga_contoller_inst/write_y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 gpu/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (53.997%)  route 0.158ns (46.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.554    -0.627    gpu/clk_20
    SLICE_X39Y20         FDRE                                         r  gpu/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  gpu/x_reg[1]/Q
                         net (fo=9, routed)           0.158    -0.328    gpu/x[1]
    SLICE_X39Y20         LUT6 (Prop_lut6_I3_O)        0.045    -0.283 r  gpu/x[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    gpu/x[5]_i_1_n_0
    SLICE_X39Y20         FDRE                                         r  gpu/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.821    -0.869    gpu/clk_20
    SLICE_X39Y20         FDRE                                         r  gpu/x_reg[5]/C
                         clock pessimism              0.241    -0.627    
    SLICE_X39Y20         FDRE (Hold_fdre_C_D)         0.092    -0.535    gpu/x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/write_y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.985%)  route 0.179ns (49.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.564    -0.617    vga_contoller_inst/clk_20
    SLICE_X33Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  vga_contoller_inst/write_y_reg[0]/Q
                         net (fo=12, routed)          0.179    -0.298    vga_contoller_inst/write_y_reg_n_0_[0]
    SLICE_X32Y0          LUT2 (Prop_lut2_I1_O)        0.045    -0.253 r  vga_contoller_inst/write_y[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    vga_contoller_inst/write_y[1]_i_1_n_0
    SLICE_X32Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.833    -0.857    vga_contoller_inst/clk_20
    SLICE_X32Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[1]/C
                         clock pessimism              0.252    -0.604    
    SLICE_X32Y0          FDRE (Hold_fdre_C_D)         0.092    -0.512    vga_contoller_inst/write_y_reg[1]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 gpu/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.210ns (54.872%)  route 0.173ns (45.128%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.554    -0.627    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  gpu/x_reg[0]/Q
                         net (fo=11, routed)          0.173    -0.291    gpu/x[0]
    SLICE_X39Y20         LUT3 (Prop_lut3_I1_O)        0.046    -0.245 r  gpu/x[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    gpu/x[2]_i_1_n_0
    SLICE_X39Y20         FDRE                                         r  gpu/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.821    -0.869    gpu/clk_20
    SLICE_X39Y20         FDRE                                         r  gpu/x_reg[2]/C
                         clock pessimism              0.254    -0.614    
    SLICE_X39Y20         FDRE (Hold_fdre_C_D)         0.107    -0.507    gpu/x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 gpu/x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.554    -0.627    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  gpu/x_reg[7]/Q
                         net (fo=12, routed)          0.187    -0.276    gpu/x[7]
    SLICE_X38Y20         LUT4 (Prop_lut4_I2_O)        0.043    -0.233 r  gpu/x[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    gpu/x[9]_i_1_n_0
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.821    -0.869    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[9]/C
                         clock pessimism              0.241    -0.627    
    SLICE_X38Y20         FDRE (Hold_fdre_C_D)         0.131    -0.496    gpu/x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_20_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0    instance_name/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X33Y28     gpu/vga_data_valid_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X38Y20     gpu/x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X39Y20     gpu/x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X39Y20     gpu/x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X39Y20     gpu/x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X39Y20     gpu/x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X39Y20     gpu/x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X38Y27     gpu/x_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y28     gpu/vga_data_valid_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y28     gpu/vga_data_valid_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X38Y20     gpu/x_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X38Y20     gpu/x_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X39Y20     gpu/x_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X39Y20     gpu/x_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X39Y20     gpu/x_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X39Y20     gpu/x_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X39Y20     gpu/x_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X39Y20     gpu/x_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y28     gpu/vga_data_valid_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y28     gpu/vga_data_valid_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X38Y20     gpu/x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X38Y20     gpu/x_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X39Y20     gpu/x_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X39Y20     gpu/x_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X39Y20     gpu/x_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X39Y20     gpu/x_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X39Y20     gpu/x_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X39Y20     gpu/x_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_clk_wiz_0
  To Clock:  clk_25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       29.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.397ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/xc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__15/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.303ns  (logic 0.704ns (6.833%)  route 9.599ns (93.167%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 38.605 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.636    -0.876    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  vga_contoller_inst/v/xc_next_reg[0]/Q
                         net (fo=10, routed)          1.584     1.165    vga_contoller_inst/v/read_x[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     1.289 f  vga_contoller_inst/v/read_index[0]_i_6/O
                         net (fo=1, routed)           1.036     2.325    vga_contoller_inst/v/read_index[0]_i_6_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I2_O)        0.124     2.449 r  vga_contoller_inst/v/read_index[0]_i_2/O
                         net (fo=108, routed)         6.979     9.427    vga_contoller_inst/read_index0
    SLICE_X52Y128        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__15/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.600    38.605    vga_contoller_inst/clk_25
    SLICE_X52Y128        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__15/C
                         clock pessimism              0.484    39.088    
                         clock uncertainty           -0.095    38.994    
    SLICE_X52Y128        FDRE (Setup_fdre_C_CE)      -0.169    38.825    vga_contoller_inst/read_index_reg[0]_rep__15
  -------------------------------------------------------------------
                         required time                         38.825    
                         arrival time                          -9.427    
  -------------------------------------------------------------------
                         slack                                 29.397    

Slack (MET) :             29.418ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/xc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[1]_rep__22/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.250ns  (logic 0.704ns (6.868%)  route 9.546ns (93.132%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 38.609 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.636    -0.876    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  vga_contoller_inst/v/xc_next_reg[0]/Q
                         net (fo=10, routed)          1.584     1.165    vga_contoller_inst/v/read_x[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     1.289 f  vga_contoller_inst/v/read_index[0]_i_6/O
                         net (fo=1, routed)           1.036     2.325    vga_contoller_inst/v/read_index[0]_i_6_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I2_O)        0.124     2.449 r  vga_contoller_inst/v/read_index[0]_i_2/O
                         net (fo=108, routed)         6.926     9.374    vga_contoller_inst/read_index0
    SLICE_X17Y131        FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__22/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.604    38.609    vga_contoller_inst/clk_25
    SLICE_X17Y131        FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__22/C
                         clock pessimism              0.484    39.092    
                         clock uncertainty           -0.095    38.998    
    SLICE_X17Y131        FDRE (Setup_fdre_C_CE)      -0.205    38.793    vga_contoller_inst/read_index_reg[1]_rep__22
  -------------------------------------------------------------------
                         required time                         38.793    
                         arrival time                          -9.374    
  -------------------------------------------------------------------
                         slack                                 29.418    

Slack (MET) :             29.569ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/xc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[1]_rep__23/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.098ns  (logic 0.704ns (6.972%)  route 9.394ns (93.028%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 38.608 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.636    -0.876    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  vga_contoller_inst/v/xc_next_reg[0]/Q
                         net (fo=10, routed)          1.584     1.165    vga_contoller_inst/v/read_x[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     1.289 f  vga_contoller_inst/v/read_index[0]_i_6/O
                         net (fo=1, routed)           1.036     2.325    vga_contoller_inst/v/read_index[0]_i_6_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I2_O)        0.124     2.449 r  vga_contoller_inst/v/read_index[0]_i_2/O
                         net (fo=108, routed)         6.773     9.222    vga_contoller_inst/read_index0
    SLICE_X20Y131        FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__23/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.603    38.608    vga_contoller_inst/clk_25
    SLICE_X20Y131        FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__23/C
                         clock pessimism              0.484    39.091    
                         clock uncertainty           -0.095    38.997    
    SLICE_X20Y131        FDRE (Setup_fdre_C_CE)      -0.205    38.792    vga_contoller_inst/read_index_reg[1]_rep__23
  -------------------------------------------------------------------
                         required time                         38.792    
                         arrival time                          -9.222    
  -------------------------------------------------------------------
                         slack                                 29.569    

Slack (MET) :             29.686ns  (required time - arrival time)
  Source:                 vga_contoller_inst/read_index_reg[0]_rep__52/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__44/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.868ns  (logic 0.827ns (8.380%)  route 9.041ns (91.620%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.555    -0.957    vga_contoller_inst/clk_25
    SLICE_X43Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__52/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga_contoller_inst/read_index_reg[0]_rep__52/Q
                         net (fo=105, routed)         2.639     2.138    vga_contoller_inst/read_index_reg[0]_rep__52_n_0
    SLICE_X35Y52         LUT1 (Prop_lut1_I0_O)        0.124     2.262 r  vga_contoller_inst/read_index[0]_i_9/O
                         net (fo=1, routed)           0.000     2.262    vga_contoller_inst/read_index[0]_i_9_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.509 r  vga_contoller_inst/read_index_reg[0]_i_3/O[0]
                         net (fo=58, routed)          6.402     8.912    vga_contoller_inst/read_index_reg[0]_i_3_n_7
    SLICE_X53Y59         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__44/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.440    38.444    vga_contoller_inst/clk_25
    SLICE_X53Y59         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__44/C
                         clock pessimism              0.484    38.928    
                         clock uncertainty           -0.095    38.833    
    SLICE_X53Y59         FDRE (Setup_fdre_C_D)       -0.236    38.597    vga_contoller_inst/read_index_reg[0]_rep__44
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                          -8.912    
  -------------------------------------------------------------------
                         slack                                 29.686    

Slack (MET) :             29.686ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/xc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__11/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.015ns  (logic 0.704ns (7.029%)  route 9.311ns (92.971%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 38.606 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.636    -0.876    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  vga_contoller_inst/v/xc_next_reg[0]/Q
                         net (fo=10, routed)          1.584     1.165    vga_contoller_inst/v/read_x[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     1.289 f  vga_contoller_inst/v/read_index[0]_i_6/O
                         net (fo=1, routed)           1.036     2.325    vga_contoller_inst/v/read_index[0]_i_6_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I2_O)        0.124     2.449 r  vga_contoller_inst/v/read_index[0]_i_2/O
                         net (fo=108, routed)         6.691     9.139    vga_contoller_inst/read_index0
    SLICE_X50Y130        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__11/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.601    38.606    vga_contoller_inst/clk_25
    SLICE_X50Y130        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__11/C
                         clock pessimism              0.484    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X50Y130        FDRE (Setup_fdre_C_CE)      -0.169    38.826    vga_contoller_inst/read_index_reg[0]_rep__11
  -------------------------------------------------------------------
                         required time                         38.826    
                         arrival time                          -9.139    
  -------------------------------------------------------------------
                         slack                                 29.686    

Slack (MET) :             29.828ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/xc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[1]_rep__24/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.676ns  (logic 0.704ns (7.276%)  route 8.972ns (92.724%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.636    -0.876    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  vga_contoller_inst/v/xc_next_reg[0]/Q
                         net (fo=10, routed)          1.584     1.165    vga_contoller_inst/v/read_x[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     1.289 f  vga_contoller_inst/v/read_index[0]_i_6/O
                         net (fo=1, routed)           1.036     2.325    vga_contoller_inst/v/read_index[0]_i_6_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I2_O)        0.124     2.449 r  vga_contoller_inst/v/read_index[0]_i_2/O
                         net (fo=108, routed)         6.351     8.800    vga_contoller_inst/read_index0
    SLICE_X15Y93         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__24/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.440    38.444    vga_contoller_inst/clk_25
    SLICE_X15Y93         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__24/C
                         clock pessimism              0.484    38.928    
                         clock uncertainty           -0.095    38.833    
    SLICE_X15Y93         FDRE (Setup_fdre_C_CE)      -0.205    38.628    vga_contoller_inst/read_index_reg[1]_rep__24
  -------------------------------------------------------------------
                         required time                         38.628    
                         arrival time                          -8.800    
  -------------------------------------------------------------------
                         slack                                 29.828    

Slack (MET) :             29.855ns  (required time - arrival time)
  Source:                 vga_contoller_inst/read_index_reg[0]_rep__52/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__32/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.679ns  (logic 0.827ns (8.544%)  route 8.852ns (91.456%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.555    -0.957    vga_contoller_inst/clk_25
    SLICE_X43Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__52/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga_contoller_inst/read_index_reg[0]_rep__52/Q
                         net (fo=105, routed)         2.639     2.138    vga_contoller_inst/read_index_reg[0]_rep__52_n_0
    SLICE_X35Y52         LUT1 (Prop_lut1_I0_O)        0.124     2.262 r  vga_contoller_inst/read_index[0]_i_9/O
                         net (fo=1, routed)           0.000     2.262    vga_contoller_inst/read_index[0]_i_9_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.509 r  vga_contoller_inst/read_index_reg[0]_i_3/O[0]
                         net (fo=58, routed)          6.213     8.722    vga_contoller_inst/read_index_reg[0]_i_3_n_7
    SLICE_X53Y59         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.440    38.444    vga_contoller_inst/clk_25
    SLICE_X53Y59         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__32/C
                         clock pessimism              0.484    38.928    
                         clock uncertainty           -0.095    38.833    
    SLICE_X53Y59         FDRE (Setup_fdre_C_D)       -0.256    38.577    vga_contoller_inst/read_index_reg[0]_rep__32
  -------------------------------------------------------------------
                         required time                         38.577    
                         arrival time                          -8.722    
  -------------------------------------------------------------------
                         slack                                 29.855    

Slack (MET) :             29.912ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/xc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__10/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.750ns  (logic 0.704ns (7.220%)  route 9.046ns (92.780%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.636    -0.876    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  vga_contoller_inst/v/xc_next_reg[0]/Q
                         net (fo=10, routed)          1.584     1.165    vga_contoller_inst/v/read_x[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     1.289 f  vga_contoller_inst/v/read_index[0]_i_6/O
                         net (fo=1, routed)           1.036     2.325    vga_contoller_inst/v/read_index[0]_i_6_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I2_O)        0.124     2.449 r  vga_contoller_inst/v/read_index[0]_i_2/O
                         net (fo=108, routed)         6.426     8.875    vga_contoller_inst/read_index0
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__10/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.598    38.603    vga_contoller_inst/clk_25
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__10/C
                         clock pessimism              0.484    39.086    
                         clock uncertainty           -0.095    38.992    
    SLICE_X44Y129        FDRE (Setup_fdre_C_CE)      -0.205    38.787    vga_contoller_inst/read_index_reg[0]_rep__10
  -------------------------------------------------------------------
                         required time                         38.787    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                 29.912    

Slack (MET) :             29.912ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/xc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__13/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.750ns  (logic 0.704ns (7.220%)  route 9.046ns (92.780%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.636    -0.876    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  vga_contoller_inst/v/xc_next_reg[0]/Q
                         net (fo=10, routed)          1.584     1.165    vga_contoller_inst/v/read_x[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     1.289 f  vga_contoller_inst/v/read_index[0]_i_6/O
                         net (fo=1, routed)           1.036     2.325    vga_contoller_inst/v/read_index[0]_i_6_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I2_O)        0.124     2.449 r  vga_contoller_inst/v/read_index[0]_i_2/O
                         net (fo=108, routed)         6.426     8.875    vga_contoller_inst/read_index0
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__13/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.598    38.603    vga_contoller_inst/clk_25
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__13/C
                         clock pessimism              0.484    39.086    
                         clock uncertainty           -0.095    38.992    
    SLICE_X44Y129        FDRE (Setup_fdre_C_CE)      -0.205    38.787    vga_contoller_inst/read_index_reg[0]_rep__13
  -------------------------------------------------------------------
                         required time                         38.787    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                 29.912    

Slack (MET) :             29.912ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/xc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__14/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.750ns  (logic 0.704ns (7.220%)  route 9.046ns (92.780%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.636    -0.876    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  vga_contoller_inst/v/xc_next_reg[0]/Q
                         net (fo=10, routed)          1.584     1.165    vga_contoller_inst/v/read_x[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     1.289 f  vga_contoller_inst/v/read_index[0]_i_6/O
                         net (fo=1, routed)           1.036     2.325    vga_contoller_inst/v/read_index[0]_i_6_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I2_O)        0.124     2.449 r  vga_contoller_inst/v/read_index[0]_i_2/O
                         net (fo=108, routed)         6.426     8.875    vga_contoller_inst/read_index0
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__14/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.598    38.603    vga_contoller_inst/clk_25
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__14/C
                         clock pessimism              0.484    39.086    
                         clock uncertainty           -0.095    38.992    
    SLICE_X44Y129        FDRE (Setup_fdre_C_CE)      -0.205    38.787    vga_contoller_inst/read_index_reg[0]_rep__14
  -------------------------------------------------------------------
                         required time                         38.787    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                 29.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga_contoller_inst/read_index_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.251ns (40.435%)  route 0.370ns (59.565%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.561    -0.620    vga_contoller_inst/clk_25
    SLICE_X35Y42         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga_contoller_inst/read_index_reg[1]_rep__4/Q
                         net (fo=127, routed)         0.370    -0.110    vga_contoller_inst/read_index_reg[1]_rep__4_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.000 r  vga_contoller_inst/read_index_reg[0]_i_3/O[1]
                         net (fo=33, routed)          0.000     0.000    vga_contoller_inst/read_index_reg[0]_i_3_n_6
    SLICE_X35Y52         FDRE                                         r  vga_contoller_inst/read_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.829    -0.860    vga_contoller_inst/clk_25
    SLICE_X35Y52         FDRE                                         r  vga_contoller_inst/read_index_reg[1]/C
                         clock pessimism              0.508    -0.351    
    SLICE_X35Y52         FDRE (Hold_fdre_C_D)         0.102    -0.249    vga_contoller_inst/read_index_reg[1]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                           0.000    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/xc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/xc_next_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.175%)  route 0.157ns (45.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.594    -0.587    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  vga_contoller_inst/v/xc_next_reg[0]/Q
                         net (fo=10, routed)          0.157    -0.289    vga_contoller_inst/v/read_x[0]
    SLICE_X0Y40          LUT6 (Prop_lut6_I2_O)        0.045    -0.244 r  vga_contoller_inst/v/xc_next[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    vga_contoller_inst/v/xc_next[5]_i_1_n_0
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[5]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.092    -0.495    vga_contoller_inst/v/xc_next_reg[5]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/yc_next_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/yc_next_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.229ns (63.622%)  route 0.131ns (36.378%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.594    -0.587    vga_contoller_inst/v/clk_25
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.128    -0.459 f  vga_contoller_inst/v/yc_next_reg[3]/Q
                         net (fo=11, routed)          0.131    -0.328    vga_contoller_inst/v/read_y[3]
    SLICE_X1Y42          LUT5 (Prop_lut5_I0_O)        0.101    -0.227 r  vga_contoller_inst/v/yc_next[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    vga_contoller_inst/v/yc_next[2]_i_1_n_0
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[2]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.107    -0.480    vga_contoller_inst/v/yc_next_reg[2]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/xc_next_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/xc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (49.109%)  route 0.133ns (50.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.594    -0.587    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.128    -0.459 r  vga_contoller_inst/v/xc_next_reg[4]/Q
                         net (fo=7, routed)           0.133    -0.327    vga_contoller_inst/v/read_x[4]
    SLICE_X1Y40          FDRE                                         r  vga_contoller_inst/v/xc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X1Y40          FDRE                                         r  vga_contoller_inst/v/xc_reg[4]/C
                         clock pessimism              0.250    -0.574    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)        -0.007    -0.581    vga_contoller_inst/v/xc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/yc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/yc_next_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.575%)  route 0.168ns (47.425%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.594    -0.587    vga_contoller_inst/v/clk_25
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  vga_contoller_inst/v/yc_next_reg[0]/Q
                         net (fo=11, routed)          0.168    -0.279    vga_contoller_inst/v/read_y[0]
    SLICE_X1Y42          LUT5 (Prop_lut5_I2_O)        0.045    -0.234 r  vga_contoller_inst/v/yc_next[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    vga_contoller_inst/v/yc_next[4]_i_1_n_0
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[4]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.092    -0.495    vga_contoller_inst/v/yc_next_reg[4]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/xc_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/xc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.719%)  route 0.205ns (59.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.594    -0.587    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  vga_contoller_inst/v/xc_next_reg[9]/Q
                         net (fo=5, routed)           0.205    -0.241    vga_contoller_inst/v/read_x[9]
    SLICE_X1Y40          FDRE                                         r  vga_contoller_inst/v/xc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X1Y40          FDRE                                         r  vga_contoller_inst/v/xc_reg[9]/C
                         clock pessimism              0.250    -0.574    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)         0.071    -0.503    vga_contoller_inst/v/xc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/yc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/yc_next_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.133%)  route 0.171ns (47.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.594    -0.587    vga_contoller_inst/v/clk_25
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  vga_contoller_inst/v/yc_next_reg[0]/Q
                         net (fo=11, routed)          0.171    -0.276    vga_contoller_inst/v/read_y[0]
    SLICE_X1Y42          LUT6 (Prop_lut6_I2_O)        0.045    -0.231 r  vga_contoller_inst/v/yc_next[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    vga_contoller_inst/v/yc_next[5]_i_1_n_0
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[5]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.092    -0.495    vga_contoller_inst/v/yc_next_reg[5]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/yc_next_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/yc_next_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.226ns (63.317%)  route 0.131ns (36.683%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.594    -0.587    vga_contoller_inst/v/clk_25
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.128    -0.459 f  vga_contoller_inst/v/yc_next_reg[3]/Q
                         net (fo=11, routed)          0.131    -0.328    vga_contoller_inst/v/read_y[3]
    SLICE_X1Y42          LUT5 (Prop_lut5_I1_O)        0.098    -0.230 r  vga_contoller_inst/v/yc_next[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    vga_contoller_inst/v/yc_next[0]_i_1_n_0
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[0]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.091    -0.496    vga_contoller_inst/v/yc_next_reg[0]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/xc_next_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/xc_next_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.167%)  route 0.197ns (51.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.594    -0.587    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  vga_contoller_inst/v/xc_next_reg[1]/Q
                         net (fo=9, routed)           0.197    -0.249    vga_contoller_inst/v/read_x[1]
    SLICE_X0Y40          LUT3 (Prop_lut3_I0_O)        0.042    -0.207 r  vga_contoller_inst/v/xc_next[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    vga_contoller_inst/v/xc_next[2]_i_1_n_0
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[2]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.107    -0.480    vga_contoller_inst/v/xc_next_reg[2]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 vga_contoller_inst/read_index_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.249ns (65.279%)  route 0.132ns (34.721%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.560    -0.621    vga_contoller_inst/clk_25
    SLICE_X35Y54         FDRE                                         r  vga_contoller_inst/read_index_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  vga_contoller_inst/read_index_reg[11]/Q
                         net (fo=8, routed)           0.132    -0.348    vga_contoller_inst/read_index_reg[11]
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.240 r  vga_contoller_inst/read_index_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.240    vga_contoller_inst/read_index_reg[8]_i_1_n_4
    SLICE_X35Y54         FDRE                                         r  vga_contoller_inst/read_index_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.828    -0.861    vga_contoller_inst/clk_25
    SLICE_X35Y54         FDRE                                         r  vga_contoller_inst/read_index_reg[11]/C
                         clock pessimism              0.240    -0.621    
    SLICE_X35Y54         FDRE (Hold_fdre_C_D)         0.105    -0.516    vga_contoller_inst/read_index_reg[11]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    instance_name/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y81     vga_contoller_inst/pingpong_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X35Y52     vga_contoller_inst/read_index_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X15Y76     vga_contoller_inst/read_index_reg[0]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X15Y76     vga_contoller_inst/read_index_reg[0]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X15Y76     vga_contoller_inst/read_index_reg[0]_rep__1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X44Y129    vga_contoller_inst/read_index_reg[0]_rep__10/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X50Y130    vga_contoller_inst/read_index_reg[0]_rep__11/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y127    vga_contoller_inst/read_index_reg[0]_rep__12/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y81     vga_contoller_inst/pingpong_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y81     vga_contoller_inst/pingpong_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y52     vga_contoller_inst/read_index_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y52     vga_contoller_inst/read_index_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y76     vga_contoller_inst/read_index_reg[0]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y76     vga_contoller_inst/read_index_reg[0]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y76     vga_contoller_inst/read_index_reg[0]_rep__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y76     vga_contoller_inst/read_index_reg[0]_rep__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y76     vga_contoller_inst/read_index_reg[0]_rep__1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y76     vga_contoller_inst/read_index_reg[0]_rep__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y81     vga_contoller_inst/pingpong_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y81     vga_contoller_inst/pingpong_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y52     vga_contoller_inst/read_index_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y52     vga_contoller_inst/read_index_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y76     vga_contoller_inst/read_index_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y76     vga_contoller_inst/read_index_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y76     vga_contoller_inst/read_index_reg[0]_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y76     vga_contoller_inst/read_index_reg[0]_rep__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y76     vga_contoller_inst/read_index_reg[0]_rep__1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y76     vga_contoller_inst/read_index_reg[0]_rep__1/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_40_clk_wiz_0
  To Clock:  clk_40_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.559ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.559ns  (required time - arrival time)
  Source:                 gpu/raster1/tri_idx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/raster1/rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.352ns  (logic 2.201ns (17.819%)  route 10.151ns (82.181%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 23.445 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.553    -0.959    gpu/raster1/clk_40
    SLICE_X29Y20         FDRE                                         r  gpu/raster1/tri_idx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  gpu/raster1/tri_idx_reg/Q
                         net (fo=87, routed)          2.745     2.242    gpu/raster1/tri_idx_reg_n_0
    SLICE_X42Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.366 r  gpu/raster1/rgb[5]_i_453/O
                         net (fo=184, routed)         3.252     5.618    gpu/raster1/tex1/rgb[5]_i_105_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I3_O)        0.124     5.742 f  gpu/raster1/tex1/rgb[5]_i_564/O
                         net (fo=1, routed)           0.645     6.387    gpu/raster1/tex1/rgb[5]_i_564_n_0
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.124     6.511 f  gpu/raster1/tex1/rgb[5]_i_357/O
                         net (fo=1, routed)           0.000     6.511    gpu/raster1/tex1/rgb[5]_i_357_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     6.723 f  gpu/raster1/tex1/rgb_reg[5]_i_141/O
                         net (fo=1, routed)           0.000     6.723    gpu/raster1/tex1/rgb_reg[5]_i_141_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     6.817 f  gpu/raster1/tex1/rgb_reg[5]_i_54/O
                         net (fo=1, routed)           1.323     8.140    gpu/raster1/tex1_n_3
    SLICE_X45Y24         LUT6 (Prop_lut6_I1_O)        0.316     8.456 f  gpu/raster1/rgb[5]_i_22/O
                         net (fo=1, routed)           0.000     8.456    gpu/raster1/rgb[5]_i_22_n_0
    SLICE_X45Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     8.673 f  gpu/raster1/rgb_reg[5]_i_13/O
                         net (fo=1, routed)           0.000     8.673    gpu/raster1/rgb_reg[5]_i_13_n_0
    SLICE_X45Y24         MUXF8 (Prop_muxf8_I1_O)      0.094     8.767 f  gpu/raster1/rgb_reg[5]_i_8/O
                         net (fo=6, routed)           1.440    10.207    gpu/raster1/texel1
    SLICE_X32Y33         LUT6 (Prop_lut6_I0_O)        0.316    10.523 r  gpu/raster1/rgb[1]_i_4/O
                         net (fo=1, routed)           0.747    11.270    gpu/raster1/rgb[1]_i_4_n_0
    SLICE_X29Y33         LUT6 (Prop_lut6_I4_O)        0.124    11.394 r  gpu/raster1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    11.394    gpu/raster1/rgb[1]_i_1_n_0
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.440    23.445    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[1]/C
                         clock pessimism              0.564    24.008    
                         clock uncertainty           -0.087    23.921    
    SLICE_X29Y33         FDRE (Setup_fdre_C_D)        0.032    23.953    gpu/raster1/rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         23.953    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                 12.559    

Slack (MET) :             12.564ns  (required time - arrival time)
  Source:                 gpu/raster1/tri_idx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/raster1/rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.345ns  (logic 2.201ns (17.830%)  route 10.144ns (82.170%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 23.445 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.553    -0.959    gpu/raster1/clk_40
    SLICE_X29Y20         FDRE                                         r  gpu/raster1/tri_idx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  gpu/raster1/tri_idx_reg/Q
                         net (fo=87, routed)          2.745     2.242    gpu/raster1/tri_idx_reg_n_0
    SLICE_X42Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.366 r  gpu/raster1/rgb[5]_i_453/O
                         net (fo=184, routed)         3.252     5.618    gpu/raster1/tex1/rgb[5]_i_105_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I3_O)        0.124     5.742 r  gpu/raster1/tex1/rgb[5]_i_564/O
                         net (fo=1, routed)           0.645     6.387    gpu/raster1/tex1/rgb[5]_i_564_n_0
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.124     6.511 r  gpu/raster1/tex1/rgb[5]_i_357/O
                         net (fo=1, routed)           0.000     6.511    gpu/raster1/tex1/rgb[5]_i_357_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     6.723 r  gpu/raster1/tex1/rgb_reg[5]_i_141/O
                         net (fo=1, routed)           0.000     6.723    gpu/raster1/tex1/rgb_reg[5]_i_141_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     6.817 r  gpu/raster1/tex1/rgb_reg[5]_i_54/O
                         net (fo=1, routed)           1.323     8.140    gpu/raster1/tex1_n_3
    SLICE_X45Y24         LUT6 (Prop_lut6_I1_O)        0.316     8.456 r  gpu/raster1/rgb[5]_i_22/O
                         net (fo=1, routed)           0.000     8.456    gpu/raster1/rgb[5]_i_22_n_0
    SLICE_X45Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     8.673 r  gpu/raster1/rgb_reg[5]_i_13/O
                         net (fo=1, routed)           0.000     8.673    gpu/raster1/rgb_reg[5]_i_13_n_0
    SLICE_X45Y24         MUXF8 (Prop_muxf8_I1_O)      0.094     8.767 r  gpu/raster1/rgb_reg[5]_i_8/O
                         net (fo=6, routed)           1.477    10.245    gpu/raster1/texel1
    SLICE_X28Y33         LUT6 (Prop_lut6_I3_O)        0.316    10.561 r  gpu/raster1/rgb[3]_i_2/O
                         net (fo=1, routed)           0.701    11.262    gpu/raster1/rgb[3]_i_2_n_0
    SLICE_X29Y33         LUT6 (Prop_lut6_I0_O)        0.124    11.386 r  gpu/raster1/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    11.386    gpu/raster1/rgb[3]_i_1_n_0
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.440    23.445    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[3]/C
                         clock pessimism              0.564    24.008    
                         clock uncertainty           -0.087    23.921    
    SLICE_X29Y33         FDRE (Setup_fdre_C_D)        0.029    23.950    gpu/raster1/rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         23.950    
                         arrival time                         -11.386    
  -------------------------------------------------------------------
                         slack                                 12.564    

Slack (MET) :             12.813ns  (required time - arrival time)
  Source:                 gpu/raster1/tri_idx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/raster1/rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.099ns  (logic 2.201ns (18.191%)  route 9.898ns (81.809%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 23.446 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.553    -0.959    gpu/raster1/clk_40
    SLICE_X29Y20         FDRE                                         r  gpu/raster1/tri_idx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  gpu/raster1/tri_idx_reg/Q
                         net (fo=87, routed)          2.745     2.242    gpu/raster1/tri_idx_reg_n_0
    SLICE_X42Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.366 r  gpu/raster1/rgb[5]_i_453/O
                         net (fo=184, routed)         3.252     5.618    gpu/raster1/tex1/rgb[5]_i_105_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I3_O)        0.124     5.742 f  gpu/raster1/tex1/rgb[5]_i_564/O
                         net (fo=1, routed)           0.645     6.387    gpu/raster1/tex1/rgb[5]_i_564_n_0
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.124     6.511 f  gpu/raster1/tex1/rgb[5]_i_357/O
                         net (fo=1, routed)           0.000     6.511    gpu/raster1/tex1/rgb[5]_i_357_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     6.723 f  gpu/raster1/tex1/rgb_reg[5]_i_141/O
                         net (fo=1, routed)           0.000     6.723    gpu/raster1/tex1/rgb_reg[5]_i_141_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     6.817 f  gpu/raster1/tex1/rgb_reg[5]_i_54/O
                         net (fo=1, routed)           1.323     8.140    gpu/raster1/tex1_n_3
    SLICE_X45Y24         LUT6 (Prop_lut6_I1_O)        0.316     8.456 f  gpu/raster1/rgb[5]_i_22/O
                         net (fo=1, routed)           0.000     8.456    gpu/raster1/rgb[5]_i_22_n_0
    SLICE_X45Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     8.673 f  gpu/raster1/rgb_reg[5]_i_13/O
                         net (fo=1, routed)           0.000     8.673    gpu/raster1/rgb_reg[5]_i_13_n_0
    SLICE_X45Y24         MUXF8 (Prop_muxf8_I1_O)      0.094     8.767 f  gpu/raster1/rgb_reg[5]_i_8/O
                         net (fo=6, routed)           1.263    10.031    gpu/raster1/texel1
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.316    10.347 r  gpu/raster1/rgb[0]_i_2/O
                         net (fo=1, routed)           0.670    11.017    gpu/raster1/rgb[0]_i_2_n_0
    SLICE_X28Y34         LUT5 (Prop_lut5_I1_O)        0.124    11.141 r  gpu/raster1/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000    11.141    gpu/raster1/rgb[0]_i_1_n_0
    SLICE_X28Y34         FDRE                                         r  gpu/raster1/rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.441    23.446    gpu/raster1/clk_40
    SLICE_X28Y34         FDRE                                         r  gpu/raster1/rgb_reg[0]/C
                         clock pessimism              0.564    24.009    
                         clock uncertainty           -0.087    23.922    
    SLICE_X28Y34         FDRE (Setup_fdre_C_D)        0.031    23.953    gpu/raster1/rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         23.953    
                         arrival time                         -11.141    
  -------------------------------------------------------------------
                         slack                                 12.813    

Slack (MET) :             13.084ns  (required time - arrival time)
  Source:                 gpu/raster1/tri_idx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/raster1/rgb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.827ns  (logic 2.397ns (20.267%)  route 9.430ns (79.733%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 23.445 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.553    -0.959    gpu/raster1/clk_40
    SLICE_X29Y20         FDRE                                         r  gpu/raster1/tri_idx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  gpu/raster1/tri_idx_reg/Q
                         net (fo=87, routed)          2.745     2.242    gpu/raster1/tri_idx_reg_n_0
    SLICE_X42Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.366 r  gpu/raster1/rgb[5]_i_453/O
                         net (fo=184, routed)         3.252     5.618    gpu/raster1/tex1/rgb[5]_i_105_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I3_O)        0.124     5.742 r  gpu/raster1/tex1/rgb[5]_i_564/O
                         net (fo=1, routed)           0.645     6.387    gpu/raster1/tex1/rgb[5]_i_564_n_0
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.124     6.511 r  gpu/raster1/tex1/rgb[5]_i_357/O
                         net (fo=1, routed)           0.000     6.511    gpu/raster1/tex1/rgb[5]_i_357_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     6.723 r  gpu/raster1/tex1/rgb_reg[5]_i_141/O
                         net (fo=1, routed)           0.000     6.723    gpu/raster1/tex1/rgb_reg[5]_i_141_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     6.817 r  gpu/raster1/tex1/rgb_reg[5]_i_54/O
                         net (fo=1, routed)           1.323     8.140    gpu/raster1/tex1_n_3
    SLICE_X45Y24         LUT6 (Prop_lut6_I1_O)        0.316     8.456 r  gpu/raster1/rgb[5]_i_22/O
                         net (fo=1, routed)           0.000     8.456    gpu/raster1/rgb[5]_i_22_n_0
    SLICE_X45Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     8.673 r  gpu/raster1/rgb_reg[5]_i_13/O
                         net (fo=1, routed)           0.000     8.673    gpu/raster1/rgb_reg[5]_i_13_n_0
    SLICE_X45Y24         MUXF8 (Prop_muxf8_I1_O)      0.094     8.767 r  gpu/raster1/rgb_reg[5]_i_8/O
                         net (fo=6, routed)           1.046     9.813    gpu/raster1/texel1
    SLICE_X32Y33         LUT5 (Prop_lut5_I3_O)        0.310    10.123 r  gpu/raster1/rgb[5]_i_3/O
                         net (fo=1, routed)           0.419    10.542    gpu/raster1/rgb[5]_i_3_n_0
    SLICE_X29Y33         LUT6 (Prop_lut6_I0_O)        0.326    10.868 r  gpu/raster1/rgb[5]_i_2/O
                         net (fo=1, routed)           0.000    10.868    gpu/raster1/rgb[5]_i_2_n_0
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.440    23.445    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/C
                         clock pessimism              0.564    24.008    
                         clock uncertainty           -0.087    23.921    
    SLICE_X29Y33         FDRE (Setup_fdre_C_D)        0.031    23.952    gpu/raster1/rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         23.952    
                         arrival time                         -10.868    
  -------------------------------------------------------------------
                         slack                                 13.084    

Slack (MET) :             13.521ns  (required time - arrival time)
  Source:                 gpu/raster1/tri_idx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/raster1/rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.390ns  (logic 2.676ns (23.494%)  route 8.714ns (76.506%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 23.445 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.553    -0.959    gpu/raster1/clk_40
    SLICE_X29Y20         FDRE                                         r  gpu/raster1/tri_idx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  gpu/raster1/tri_idx_reg/Q
                         net (fo=87, routed)          2.893     2.391    gpu/raster1/tri_idx_reg_n_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I1_O)        0.150     2.541 r  gpu/raster1/rgb[5]_i_377/O
                         net (fo=122, routed)         2.588     5.128    gpu/raster1/tex0/u_[2]
    SLICE_X34Y42         LUT6 (Prop_lut6_I5_O)        0.332     5.460 f  gpu/raster1/tex0/rgb[5]_i_404/O
                         net (fo=1, routed)           0.826     6.286    gpu/raster1/tex0/rgb[5]_i_404_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I0_O)        0.124     6.410 f  gpu/raster1/tex0/rgb[5]_i_190/O
                         net (fo=1, routed)           0.000     6.410    gpu/raster1/tex0/rgb[5]_i_190_n_0
    SLICE_X33Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     6.622 f  gpu/raster1/tex0/rgb_reg[5]_i_74/O
                         net (fo=1, routed)           0.000     6.622    gpu/raster1/tex0/rgb_reg[5]_i_74_n_0
    SLICE_X33Y39         MUXF8 (Prop_muxf8_I1_O)      0.094     6.716 f  gpu/raster1/tex0/rgb_reg[5]_i_30/O
                         net (fo=1, routed)           1.286     8.002    gpu/raster1/tex0_n_6
    SLICE_X35Y33         LUT6 (Prop_lut6_I1_O)        0.316     8.318 f  gpu/raster1/rgb[5]_i_16/O
                         net (fo=1, routed)           0.000     8.318    gpu/raster1/rgb[5]_i_16_n_0
    SLICE_X35Y33         MUXF7 (Prop_muxf7_I1_O)      0.245     8.563 f  gpu/raster1/rgb_reg[5]_i_10/O
                         net (fo=1, routed)           0.000     8.563    gpu/raster1/rgb_reg[5]_i_10_n_0
    SLICE_X35Y33         MUXF8 (Prop_muxf8_I0_O)      0.104     8.667 f  gpu/raster1/rgb_reg[5]_i_6/O
                         net (fo=9, routed)           0.649     9.316    gpu/raster1/texel0
    SLICE_X32Y33         LUT4 (Prop_lut4_I1_O)        0.311     9.627 r  gpu/raster1/rgb[4]_i_2/O
                         net (fo=1, routed)           0.473    10.100    gpu/raster1/rgb[4]_i_2_n_0
    SLICE_X29Y33         LUT5 (Prop_lut5_I1_O)        0.332    10.432 r  gpu/raster1/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    10.432    gpu/raster1/rgb[4]_i_1_n_0
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.440    23.445    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[4]/C
                         clock pessimism              0.564    24.008    
                         clock uncertainty           -0.087    23.921    
    SLICE_X29Y33         FDRE (Setup_fdre_C_D)        0.031    23.952    gpu/raster1/rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         23.952    
                         arrival time                         -10.432    
  -------------------------------------------------------------------
                         slack                                 13.521    

Slack (MET) :             13.763ns  (required time - arrival time)
  Source:                 gpu/raster1/tri_idx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/raster1/rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.147ns  (logic 2.473ns (22.186%)  route 8.674ns (77.814%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 23.446 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.553    -0.959    gpu/raster1/clk_40
    SLICE_X29Y20         FDRE                                         r  gpu/raster1/tri_idx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  gpu/raster1/tri_idx_reg/Q
                         net (fo=87, routed)          2.893     2.391    gpu/raster1/tri_idx_reg_n_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I1_O)        0.150     2.541 r  gpu/raster1/rgb[5]_i_377/O
                         net (fo=122, routed)         2.588     5.128    gpu/raster1/tex0/u_[2]
    SLICE_X34Y42         LUT6 (Prop_lut6_I5_O)        0.332     5.460 f  gpu/raster1/tex0/rgb[5]_i_404/O
                         net (fo=1, routed)           0.826     6.286    gpu/raster1/tex0/rgb[5]_i_404_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I0_O)        0.124     6.410 f  gpu/raster1/tex0/rgb[5]_i_190/O
                         net (fo=1, routed)           0.000     6.410    gpu/raster1/tex0/rgb[5]_i_190_n_0
    SLICE_X33Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     6.622 f  gpu/raster1/tex0/rgb_reg[5]_i_74/O
                         net (fo=1, routed)           0.000     6.622    gpu/raster1/tex0/rgb_reg[5]_i_74_n_0
    SLICE_X33Y39         MUXF8 (Prop_muxf8_I1_O)      0.094     6.716 f  gpu/raster1/tex0/rgb_reg[5]_i_30/O
                         net (fo=1, routed)           1.286     8.002    gpu/raster1/tex0_n_6
    SLICE_X35Y33         LUT6 (Prop_lut6_I1_O)        0.316     8.318 f  gpu/raster1/rgb[5]_i_16/O
                         net (fo=1, routed)           0.000     8.318    gpu/raster1/rgb[5]_i_16_n_0
    SLICE_X35Y33         MUXF7 (Prop_muxf7_I1_O)      0.245     8.563 f  gpu/raster1/rgb_reg[5]_i_10/O
                         net (fo=1, routed)           0.000     8.563    gpu/raster1/rgb_reg[5]_i_10_n_0
    SLICE_X35Y33         MUXF8 (Prop_muxf8_I0_O)      0.104     8.667 f  gpu/raster1/rgb_reg[5]_i_6/O
                         net (fo=9, routed)           0.653     9.320    gpu/raster1/texel0
    SLICE_X33Y33         LUT5 (Prop_lut5_I3_O)        0.316     9.636 r  gpu/raster1/rgb[2]_i_2/O
                         net (fo=1, routed)           0.428    10.064    gpu/raster1/rgb[2]_i_2_n_0
    SLICE_X28Y34         LUT5 (Prop_lut5_I1_O)        0.124    10.188 r  gpu/raster1/rgb[2]_i_1/O
                         net (fo=1, routed)           0.000    10.188    gpu/raster1/rgb[2]_i_1_n_0
    SLICE_X28Y34         FDRE                                         r  gpu/raster1/rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.441    23.446    gpu/raster1/clk_40
    SLICE_X28Y34         FDRE                                         r  gpu/raster1/rgb_reg[2]/C
                         clock pessimism              0.564    24.009    
                         clock uncertainty           -0.087    23.922    
    SLICE_X28Y34         FDRE (Setup_fdre_C_D)        0.029    23.951    gpu/raster1/rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         23.951    
                         arrival time                         -10.188    
  -------------------------------------------------------------------
                         slack                                 13.763    

Slack (MET) :             14.285ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/quo_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.397ns  (logic 1.744ns (16.773%)  route 8.653ns (83.227%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 23.449 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.564    -0.948    gpu/vs1/div2/clk_40
    SLICE_X30Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  gpu/vs1/div2/quo_reg[34]/Q
                         net (fo=3, routed)           0.972     0.542    gpu/vs1/div2/quo_reg_n_0_[34]
    SLICE_X31Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.666 f  gpu/vs1/div2/i[6]_i_10/O
                         net (fo=2, routed)           0.860     1.526    gpu/vs1/div2/i[6]_i_10_n_0
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.152     1.678 r  gpu/vs1/div2/i[6]_i_6__0/O
                         net (fo=1, routed)           1.047     2.725    gpu/vs1/div2/i[6]_i_6__0_n_0
    SLICE_X30Y2          LUT6 (Prop_lut6_I5_O)        0.348     3.073 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           0.843     3.916    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X30Y0          LUT4 (Prop_lut4_I0_O)        0.150     4.066 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          2.525     6.591    gpu/vs1/div2/state__1[1]
    SLICE_X5Y2           LUT6 (Prop_lut6_I1_O)        0.328     6.919 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.534     7.453    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X9Y1           LUT4 (Prop_lut4_I3_O)        0.124     7.577 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          1.873     9.450    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X32Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.444    23.449    gpu/vs1/div2/clk_40
    SLICE_X32Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[35]/C
                         clock pessimism              0.579    24.027    
                         clock uncertainty           -0.087    23.940    
    SLICE_X32Y8          FDRE (Setup_fdre_C_CE)      -0.205    23.735    gpu/vs1/div2/quo_reg[35]
  -------------------------------------------------------------------
                         required time                         23.735    
                         arrival time                          -9.450    
  -------------------------------------------------------------------
                         slack                                 14.285    

Slack (MET) :             14.285ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/quo_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.397ns  (logic 1.744ns (16.773%)  route 8.653ns (83.227%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 23.449 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.564    -0.948    gpu/vs1/div2/clk_40
    SLICE_X30Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  gpu/vs1/div2/quo_reg[34]/Q
                         net (fo=3, routed)           0.972     0.542    gpu/vs1/div2/quo_reg_n_0_[34]
    SLICE_X31Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.666 f  gpu/vs1/div2/i[6]_i_10/O
                         net (fo=2, routed)           0.860     1.526    gpu/vs1/div2/i[6]_i_10_n_0
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.152     1.678 r  gpu/vs1/div2/i[6]_i_6__0/O
                         net (fo=1, routed)           1.047     2.725    gpu/vs1/div2/i[6]_i_6__0_n_0
    SLICE_X30Y2          LUT6 (Prop_lut6_I5_O)        0.348     3.073 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           0.843     3.916    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X30Y0          LUT4 (Prop_lut4_I0_O)        0.150     4.066 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          2.525     6.591    gpu/vs1/div2/state__1[1]
    SLICE_X5Y2           LUT6 (Prop_lut6_I1_O)        0.328     6.919 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.534     7.453    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X9Y1           LUT4 (Prop_lut4_I3_O)        0.124     7.577 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          1.873     9.450    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X32Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.444    23.449    gpu/vs1/div2/clk_40
    SLICE_X32Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[36]/C
                         clock pessimism              0.579    24.027    
                         clock uncertainty           -0.087    23.940    
    SLICE_X32Y8          FDRE (Setup_fdre_C_CE)      -0.205    23.735    gpu/vs1/div2/quo_reg[36]
  -------------------------------------------------------------------
                         required time                         23.735    
                         arrival time                          -9.450    
  -------------------------------------------------------------------
                         slack                                 14.285    

Slack (MET) :             14.420ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/quo_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.324ns  (logic 1.744ns (16.893%)  route 8.580ns (83.107%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 23.449 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.564    -0.948    gpu/vs1/div2/clk_40
    SLICE_X30Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  gpu/vs1/div2/quo_reg[34]/Q
                         net (fo=3, routed)           0.972     0.542    gpu/vs1/div2/quo_reg_n_0_[34]
    SLICE_X31Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.666 f  gpu/vs1/div2/i[6]_i_10/O
                         net (fo=2, routed)           0.860     1.526    gpu/vs1/div2/i[6]_i_10_n_0
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.152     1.678 r  gpu/vs1/div2/i[6]_i_6__0/O
                         net (fo=1, routed)           1.047     2.725    gpu/vs1/div2/i[6]_i_6__0_n_0
    SLICE_X30Y2          LUT6 (Prop_lut6_I5_O)        0.348     3.073 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           0.843     3.916    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X30Y0          LUT4 (Prop_lut4_I0_O)        0.150     4.066 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          2.525     6.591    gpu/vs1/div2/state__1[1]
    SLICE_X5Y2           LUT6 (Prop_lut6_I1_O)        0.328     6.919 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.534     7.453    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X9Y1           LUT4 (Prop_lut4_I3_O)        0.124     7.577 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          1.799     9.377    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X30Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.444    23.449    gpu/vs1/div2/clk_40
    SLICE_X30Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[33]/C
                         clock pessimism              0.604    24.052    
                         clock uncertainty           -0.087    23.965    
    SLICE_X30Y8          FDRE (Setup_fdre_C_CE)      -0.169    23.796    gpu/vs1/div2/quo_reg[33]
  -------------------------------------------------------------------
                         required time                         23.796    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                 14.420    

Slack (MET) :             14.420ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/quo_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.324ns  (logic 1.744ns (16.893%)  route 8.580ns (83.107%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 23.449 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.564    -0.948    gpu/vs1/div2/clk_40
    SLICE_X30Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  gpu/vs1/div2/quo_reg[34]/Q
                         net (fo=3, routed)           0.972     0.542    gpu/vs1/div2/quo_reg_n_0_[34]
    SLICE_X31Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.666 f  gpu/vs1/div2/i[6]_i_10/O
                         net (fo=2, routed)           0.860     1.526    gpu/vs1/div2/i[6]_i_10_n_0
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.152     1.678 r  gpu/vs1/div2/i[6]_i_6__0/O
                         net (fo=1, routed)           1.047     2.725    gpu/vs1/div2/i[6]_i_6__0_n_0
    SLICE_X30Y2          LUT6 (Prop_lut6_I5_O)        0.348     3.073 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           0.843     3.916    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X30Y0          LUT4 (Prop_lut4_I0_O)        0.150     4.066 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          2.525     6.591    gpu/vs1/div2/state__1[1]
    SLICE_X5Y2           LUT6 (Prop_lut6_I1_O)        0.328     6.919 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.534     7.453    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X9Y1           LUT4 (Prop_lut4_I3_O)        0.124     7.577 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          1.799     9.377    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X30Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.444    23.449    gpu/vs1/div2/clk_40
    SLICE_X30Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[34]/C
                         clock pessimism              0.604    24.052    
                         clock uncertainty           -0.087    23.965    
    SLICE_X30Y8          FDRE (Setup_fdre_C_CE)      -0.169    23.796    gpu/vs1/div2/quo_reg[34]
  -------------------------------------------------------------------
                         required time                         23.796    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                 14.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 gpu/vs1/y_screen_v2_buff2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/y_screen_v2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.190ns (68.075%)  route 0.089ns (31.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.593    -0.588    gpu/vs1/clk_40
    SLICE_X7Y5           FDRE                                         r  gpu/vs1/y_screen_v2_buff2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  gpu/vs1/y_screen_v2_buff2_reg[4]/Q
                         net (fo=1, routed)           0.089    -0.358    gpu/vs1/y_screen_v2_buff2[4]
    SLICE_X6Y5           LUT3 (Prop_lut3_I2_O)        0.049    -0.309 r  gpu/vs1/y_screen_v2[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    gpu/vs1/y_screen_v2[4]_i_1_n_0
    SLICE_X6Y5           FDRE                                         r  gpu/vs1/y_screen_v2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.864    -0.826    gpu/vs1/clk_40
    SLICE_X6Y5           FDRE                                         r  gpu/vs1/y_screen_v2_reg[4]/C
                         clock pessimism              0.250    -0.575    
    SLICE_X6Y5           FDRE (Hold_fdre_C_D)         0.131    -0.444    gpu/vs1/y_screen_v2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 gpu/vs1/w_clip_v1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div_b_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.203%)  route 0.099ns (34.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.584    -0.597    gpu/vs1/clk_40
    SLICE_X4Y29          FDRE                                         r  gpu/vs1/w_clip_v1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  gpu/vs1/w_clip_v1_reg[15]/Q
                         net (fo=1, routed)           0.099    -0.357    gpu/vs1/in130
    SLICE_X6Y30          LUT6 (Prop_lut6_I3_O)        0.045    -0.312 r  gpu/vs1/div_b[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    gpu/vs1/div_b[23]
    SLICE_X6Y30          FDRE                                         r  gpu/vs1/div_b_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.854    -0.836    gpu/vs1/clk_40
    SLICE_X6Y30          FDRE                                         r  gpu/vs1/div_b_reg[23]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X6Y30          FDRE (Hold_fdre_C_D)         0.121    -0.461    gpu/vs1/div_b_reg[23]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 gpu/vs1/div2/acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/acc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.463%)  route 0.071ns (27.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.596    -0.585    gpu/vs1/div2/clk_40
    SLICE_X1Y1           FDRE                                         r  gpu/vs1/div2/acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  gpu/vs1/div2/acc_reg[15]/Q
                         net (fo=5, routed)           0.071    -0.374    gpu/vs1/div2/acc_reg_n_0_[15]
    SLICE_X0Y1           LUT4 (Prop_lut4_I1_O)        0.045    -0.329 r  gpu/vs1/div2/acc[16]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.329    gpu/vs1/div2/acc[16]
    SLICE_X0Y1           FDRE                                         r  gpu/vs1/div2/acc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.867    -0.823    gpu/vs1/div2/clk_40
    SLICE_X0Y1           FDRE                                         r  gpu/vs1/div2/acc_reg[16]/C
                         clock pessimism              0.250    -0.572    
    SLICE_X0Y1           FDRE (Hold_fdre_C_D)         0.091    -0.481    gpu/vs1/div2/acc_reg[16]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 gpu/vs1/e0_init_t1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/raster1/e0_t1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.889%)  route 0.101ns (35.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.562    -0.619    gpu/vs1/clk_40
    SLICE_X9Y13          FDRE                                         r  gpu/vs1/e0_init_t1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  gpu/vs1/e0_init_t1_reg[0]/Q
                         net (fo=3, routed)           0.101    -0.378    gpu/vs1/e0_init_t1[0]
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.045    -0.333 r  gpu/vs1/e0_t1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    gpu/raster1/e0_t1_reg[19]_0[0]
    SLICE_X8Y13          FDRE                                         r  gpu/raster1/e0_t1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.831    -0.859    gpu/raster1/clk_40
    SLICE_X8Y13          FDRE                                         r  gpu/raster1/e0_t1_reg[0]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X8Y13          FDRE (Hold_fdre_C_D)         0.120    -0.486    gpu/raster1/e0_t1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 gpu/vs1/denom2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/mul_b_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.915%)  route 0.114ns (38.085%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.596    -0.585    gpu/vs1/clk_40
    SLICE_X3Y2           FDRE                                         r  gpu/vs1/denom2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  gpu/vs1/denom2_reg[17]/Q
                         net (fo=1, routed)           0.114    -0.330    gpu/vs1/denom2[17]
    SLICE_X2Y0           LUT6 (Prop_lut6_I2_O)        0.045    -0.285 r  gpu/vs1/mul_b[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    gpu/vs1/mul_b[17]_i_1_n_0
    SLICE_X2Y0           FDRE                                         r  gpu/vs1/mul_b_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.867    -0.823    gpu/vs1/clk_40
    SLICE_X2Y0           FDRE                                         r  gpu/vs1/mul_b_reg[17]/C
                         clock pessimism              0.253    -0.569    
    SLICE_X2Y0           FDRE (Hold_fdre_C_D)         0.121    -0.448    gpu/vs1/mul_b_reg[17]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 gpu/vs1/div1/quo_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div1/val_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.558    -0.623    gpu/vs1/div1/clk_40
    SLICE_X9Y30          FDRE                                         r  gpu/vs1/div1/quo_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  gpu/vs1/div1/quo_reg[14]/Q
                         net (fo=6, routed)           0.111    -0.371    gpu/vs1/div1/quo_reg_n_0_[14]
    SLICE_X8Y30          LUT6 (Prop_lut6_I1_O)        0.045    -0.326 r  gpu/vs1/div1/val[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    gpu/vs1/div1/val0_in[14]
    SLICE_X8Y30          FDRE                                         r  gpu/vs1/div1/val_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.826    -0.864    gpu/vs1/div1/clk_40
    SLICE_X8Y30          FDRE                                         r  gpu/vs1/div1/val_reg[14]/C
                         clock pessimism              0.253    -0.610    
    SLICE_X8Y30          FDRE (Hold_fdre_C_D)         0.120    -0.490    gpu/vs1/div1/val_reg[14]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 gpu/vs1/div2/acc_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/acc_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.853%)  route 0.115ns (38.147%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.596    -0.585    gpu/vs1/div2/clk_40
    SLICE_X1Y2           FDRE                                         r  gpu/vs1/div2/acc_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  gpu/vs1/div2/acc_reg[21]/Q
                         net (fo=5, routed)           0.115    -0.330    gpu/vs1/div2/acc_reg_n_0_[21]
    SLICE_X2Y2           LUT4 (Prop_lut4_I1_O)        0.045    -0.285 r  gpu/vs1/div2/acc[22]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.285    gpu/vs1/div2/acc[22]
    SLICE_X2Y2           FDRE                                         r  gpu/vs1/div2/acc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.867    -0.823    gpu/vs1/div2/clk_40
    SLICE_X2Y2           FDRE                                         r  gpu/vs1/div2/acc_reg[22]/C
                         clock pessimism              0.253    -0.569    
    SLICE_X2Y2           FDRE (Hold_fdre_C_D)         0.120    -0.449    gpu/vs1/div2/acc_reg[22]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 gpu/vs1/mul_a_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/mul/p_a_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.566    -0.615    gpu/vs1/clk_40
    SLICE_X11Y4          FDRE                                         r  gpu/vs1/mul_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  gpu/vs1/mul_a_reg[4]/Q
                         net (fo=1, routed)           0.110    -0.364    gpu/vs1/mul/p_a_reg[21]_0[2]
    SLICE_X11Y3          FDRE                                         r  gpu/vs1/mul/p_a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.836    -0.854    gpu/vs1/mul/clk_40
    SLICE_X11Y3          FDRE                                         r  gpu/vs1/mul/p_a_reg[4]/C
                         clock pessimism              0.254    -0.599    
    SLICE_X11Y3          FDRE (Hold_fdre_C_D)         0.070    -0.529    gpu/vs1/mul/p_a_reg[4]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 gpu/vs1/div2/val_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/denom_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.737%)  route 0.126ns (47.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.595    -0.586    gpu/vs1/div2/clk_40
    SLICE_X1Y3           FDRE                                         r  gpu/vs1/div2/val_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  gpu/vs1/div2/val_reg[16]/Q
                         net (fo=2, routed)           0.126    -0.319    gpu/vs1/div2_result[16]
    SLICE_X4Y3           FDRE                                         r  gpu/vs1/denom_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.864    -0.826    gpu/vs1/clk_40
    SLICE_X4Y3           FDRE                                         r  gpu/vs1/denom_reg[16]/C
                         clock pessimism              0.274    -0.551    
    SLICE_X4Y3           FDRE (Hold_fdre_C_D)         0.066    -0.485    gpu/vs1/denom_reg[16]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 gpu/vs1/w_clip_v0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div_b_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.915%)  route 0.114ns (38.085%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.588    -0.593    gpu/vs1/clk_40
    SLICE_X7Y33          FDRE                                         r  gpu/vs1/w_clip_v0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  gpu/vs1/w_clip_v0_reg[11]/Q
                         net (fo=1, routed)           0.114    -0.338    gpu/vs1/w_clip_v0_reg_n_0_[11]
    SLICE_X6Y31          LUT6 (Prop_lut6_I5_O)        0.045    -0.293 r  gpu/vs1/div_b[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    gpu/vs1/div_b[19]
    SLICE_X6Y31          FDRE                                         r  gpu/vs1/div_b_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.855    -0.835    gpu/vs1/clk_40
    SLICE_X6Y31          FDRE                                         r  gpu/vs1/div_b_reg[19]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X6Y31          FDRE (Hold_fdre_C_D)         0.121    -0.460    gpu/vs1/div_b_reg[19]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_40_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y1    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X8Y36      gpu/light_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X8Y34      gpu/light_x_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X8Y34      gpu/light_x_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X8Y34      gpu/light_x_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X8Y34      gpu/light_x_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X12Y44     gpu/light_x_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X8Y34      gpu/light_x_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X13Y38     gpu/light_x_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y36      gpu/light_x_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y36      gpu/light_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y34      gpu/light_x_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y34      gpu/light_x_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y34      gpu/light_x_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y34      gpu/light_x_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y34      gpu/light_x_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y34      gpu/light_x_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y34      gpu/light_x_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y34      gpu/light_x_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y36      gpu/light_x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y36      gpu/light_x_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y34      gpu/light_x_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y34      gpu/light_x_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y34      gpu/light_x_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y34      gpu/light_x_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y34      gpu/light_x_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y34      gpu/light_x_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y34      gpu/light_x_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y34      gpu/light_x_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_20_clk_wiz_0_1
  To Clock:  clk_20_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       18.368ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.368ns  (required time - arrival time)
  Source:                 gpu/vga_data_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2023][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.226ns  (logic 0.609ns (1.950%)  route 30.617ns (98.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 48.621 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.551    -0.961    gpu/clk_20
    SLICE_X33Y28         FDRE                                         r  gpu/vga_data_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  gpu/vga_data_valid_out_reg/Q
                         net (fo=3606, routed)       29.989    29.484    vga_contoller_inst/vga_data_valid
    SLICE_X14Y146        LUT4 (Prop_lut4_I0_O)        0.153    29.637 r  vga_contoller_inst/rgb_buf[1][2023][5]_i_1/O
                         net (fo=6, routed)           0.628    30.266    vga_contoller_inst/rgb_buf[1][2023][5]_i_1_n_0
    SLICE_X14Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.616    48.621    vga_contoller_inst/clk_20
    SLICE_X14Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][0]/C
                         clock pessimism              0.484    49.104    
                         clock uncertainty           -0.094    49.010    
    SLICE_X14Y149        FDRE (Setup_fdre_C_CE)      -0.376    48.634    vga_contoller_inst/rgb_buf_reg[1][2023][0]
  -------------------------------------------------------------------
                         required time                         48.634    
                         arrival time                         -30.266    
  -------------------------------------------------------------------
                         slack                                 18.368    

Slack (MET) :             18.368ns  (required time - arrival time)
  Source:                 gpu/vga_data_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2023][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.226ns  (logic 0.609ns (1.950%)  route 30.617ns (98.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 48.621 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.551    -0.961    gpu/clk_20
    SLICE_X33Y28         FDRE                                         r  gpu/vga_data_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  gpu/vga_data_valid_out_reg/Q
                         net (fo=3606, routed)       29.989    29.484    vga_contoller_inst/vga_data_valid
    SLICE_X14Y146        LUT4 (Prop_lut4_I0_O)        0.153    29.637 r  vga_contoller_inst/rgb_buf[1][2023][5]_i_1/O
                         net (fo=6, routed)           0.628    30.266    vga_contoller_inst/rgb_buf[1][2023][5]_i_1_n_0
    SLICE_X14Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.616    48.621    vga_contoller_inst/clk_20
    SLICE_X14Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][1]/C
                         clock pessimism              0.484    49.104    
                         clock uncertainty           -0.094    49.010    
    SLICE_X14Y149        FDRE (Setup_fdre_C_CE)      -0.376    48.634    vga_contoller_inst/rgb_buf_reg[1][2023][1]
  -------------------------------------------------------------------
                         required time                         48.634    
                         arrival time                         -30.266    
  -------------------------------------------------------------------
                         slack                                 18.368    

Slack (MET) :             18.368ns  (required time - arrival time)
  Source:                 gpu/vga_data_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2023][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.226ns  (logic 0.609ns (1.950%)  route 30.617ns (98.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 48.621 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.551    -0.961    gpu/clk_20
    SLICE_X33Y28         FDRE                                         r  gpu/vga_data_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  gpu/vga_data_valid_out_reg/Q
                         net (fo=3606, routed)       29.989    29.484    vga_contoller_inst/vga_data_valid
    SLICE_X14Y146        LUT4 (Prop_lut4_I0_O)        0.153    29.637 r  vga_contoller_inst/rgb_buf[1][2023][5]_i_1/O
                         net (fo=6, routed)           0.628    30.266    vga_contoller_inst/rgb_buf[1][2023][5]_i_1_n_0
    SLICE_X14Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.616    48.621    vga_contoller_inst/clk_20
    SLICE_X14Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][3]/C
                         clock pessimism              0.484    49.104    
                         clock uncertainty           -0.094    49.010    
    SLICE_X14Y149        FDRE (Setup_fdre_C_CE)      -0.376    48.634    vga_contoller_inst/rgb_buf_reg[1][2023][3]
  -------------------------------------------------------------------
                         required time                         48.634    
                         arrival time                         -30.266    
  -------------------------------------------------------------------
                         slack                                 18.368    

Slack (MET) :             18.368ns  (required time - arrival time)
  Source:                 gpu/vga_data_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2023][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.226ns  (logic 0.609ns (1.950%)  route 30.617ns (98.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 48.621 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.551    -0.961    gpu/clk_20
    SLICE_X33Y28         FDRE                                         r  gpu/vga_data_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  gpu/vga_data_valid_out_reg/Q
                         net (fo=3606, routed)       29.989    29.484    vga_contoller_inst/vga_data_valid
    SLICE_X14Y146        LUT4 (Prop_lut4_I0_O)        0.153    29.637 r  vga_contoller_inst/rgb_buf[1][2023][5]_i_1/O
                         net (fo=6, routed)           0.628    30.266    vga_contoller_inst/rgb_buf[1][2023][5]_i_1_n_0
    SLICE_X14Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.616    48.621    vga_contoller_inst/clk_20
    SLICE_X14Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][5]/C
                         clock pessimism              0.484    49.104    
                         clock uncertainty           -0.094    49.010    
    SLICE_X14Y149        FDRE (Setup_fdre_C_CE)      -0.376    48.634    vga_contoller_inst/rgb_buf_reg[1][2023][5]
  -------------------------------------------------------------------
                         required time                         48.634    
                         arrival time                         -30.266    
  -------------------------------------------------------------------
                         slack                                 18.368    

Slack (MET) :             18.370ns  (required time - arrival time)
  Source:                 gpu/vga_data_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2023][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.224ns  (logic 0.609ns (1.950%)  route 30.615ns (98.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 48.621 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.551    -0.961    gpu/clk_20
    SLICE_X33Y28         FDRE                                         r  gpu/vga_data_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  gpu/vga_data_valid_out_reg/Q
                         net (fo=3606, routed)       29.989    29.484    vga_contoller_inst/vga_data_valid
    SLICE_X14Y146        LUT4 (Prop_lut4_I0_O)        0.153    29.637 r  vga_contoller_inst/rgb_buf[1][2023][5]_i_1/O
                         net (fo=6, routed)           0.626    30.264    vga_contoller_inst/rgb_buf[1][2023][5]_i_1_n_0
    SLICE_X14Y148        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.616    48.621    vga_contoller_inst/clk_20
    SLICE_X14Y148        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][2]/C
                         clock pessimism              0.484    49.104    
                         clock uncertainty           -0.094    49.010    
    SLICE_X14Y148        FDRE (Setup_fdre_C_CE)      -0.376    48.634    vga_contoller_inst/rgb_buf_reg[1][2023][2]
  -------------------------------------------------------------------
                         required time                         48.634    
                         arrival time                         -30.264    
  -------------------------------------------------------------------
                         slack                                 18.370    

Slack (MET) :             18.370ns  (required time - arrival time)
  Source:                 gpu/vga_data_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2023][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.224ns  (logic 0.609ns (1.950%)  route 30.615ns (98.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 48.621 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.551    -0.961    gpu/clk_20
    SLICE_X33Y28         FDRE                                         r  gpu/vga_data_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  gpu/vga_data_valid_out_reg/Q
                         net (fo=3606, routed)       29.989    29.484    vga_contoller_inst/vga_data_valid
    SLICE_X14Y146        LUT4 (Prop_lut4_I0_O)        0.153    29.637 r  vga_contoller_inst/rgb_buf[1][2023][5]_i_1/O
                         net (fo=6, routed)           0.626    30.264    vga_contoller_inst/rgb_buf[1][2023][5]_i_1_n_0
    SLICE_X14Y148        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.616    48.621    vga_contoller_inst/clk_20
    SLICE_X14Y148        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][4]/C
                         clock pessimism              0.484    49.104    
                         clock uncertainty           -0.094    49.010    
    SLICE_X14Y148        FDRE (Setup_fdre_C_CE)      -0.376    48.634    vga_contoller_inst/rgb_buf_reg[1][2023][4]
  -------------------------------------------------------------------
                         required time                         48.634    
                         arrival time                         -30.264    
  -------------------------------------------------------------------
                         slack                                 18.370    

Slack (MET) :             18.549ns  (required time - arrival time)
  Source:                 gpu/vga_data_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2020][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        30.992ns  (logic 0.606ns (1.955%)  route 30.387ns (98.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 48.621 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.551    -0.961    gpu/clk_20
    SLICE_X33Y28         FDRE                                         r  gpu/vga_data_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  gpu/vga_data_valid_out_reg/Q
                         net (fo=3606, routed)       29.718    29.213    vga_contoller_inst/vga_data_valid
    SLICE_X12Y147        LUT4 (Prop_lut4_I0_O)        0.150    29.363 r  vga_contoller_inst/rgb_buf[1][2020][5]_i_1/O
                         net (fo=6, routed)           0.669    30.032    vga_contoller_inst/rgb_buf[1][2020][5]_i_1_n_0
    SLICE_X11Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2020][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.616    48.621    vga_contoller_inst/clk_20
    SLICE_X11Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2020][5]/C
                         clock pessimism              0.484    49.104    
                         clock uncertainty           -0.094    49.010    
    SLICE_X11Y149        FDRE (Setup_fdre_C_CE)      -0.429    48.581    vga_contoller_inst/rgb_buf_reg[1][2020][5]
  -------------------------------------------------------------------
                         required time                         48.581    
                         arrival time                         -30.032    
  -------------------------------------------------------------------
                         slack                                 18.549    

Slack (MET) :             18.735ns  (required time - arrival time)
  Source:                 gpu/vga_data_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[0][2029][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.028ns  (logic 0.580ns (1.869%)  route 30.448ns (98.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 48.619 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.551    -0.961    gpu/clk_20
    SLICE_X33Y28         FDRE                                         r  gpu/vga_data_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  gpu/vga_data_valid_out_reg/Q
                         net (fo=3606, routed)       29.839    29.334    vga_contoller_inst/vga_data_valid
    SLICE_X20Y147        LUT5 (Prop_lut5_I1_O)        0.124    29.458 r  vga_contoller_inst/rgb_buf[0][2029][5]_i_1/O
                         net (fo=6, routed)           0.609    30.067    vga_contoller_inst/rgb_buf[0][2029][5]_i_1_n_0
    SLICE_X21Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2029][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.614    48.619    vga_contoller_inst/clk_20
    SLICE_X21Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2029][0]/C
                         clock pessimism              0.484    49.102    
                         clock uncertainty           -0.094    49.008    
    SLICE_X21Y149        FDRE (Setup_fdre_C_CE)      -0.205    48.803    vga_contoller_inst/rgb_buf_reg[0][2029][0]
  -------------------------------------------------------------------
                         required time                         48.803    
                         arrival time                         -30.067    
  -------------------------------------------------------------------
                         slack                                 18.735    

Slack (MET) :             18.735ns  (required time - arrival time)
  Source:                 gpu/vga_data_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[0][2029][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.028ns  (logic 0.580ns (1.869%)  route 30.448ns (98.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 48.619 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.551    -0.961    gpu/clk_20
    SLICE_X33Y28         FDRE                                         r  gpu/vga_data_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  gpu/vga_data_valid_out_reg/Q
                         net (fo=3606, routed)       29.839    29.334    vga_contoller_inst/vga_data_valid
    SLICE_X20Y147        LUT5 (Prop_lut5_I1_O)        0.124    29.458 r  vga_contoller_inst/rgb_buf[0][2029][5]_i_1/O
                         net (fo=6, routed)           0.609    30.067    vga_contoller_inst/rgb_buf[0][2029][5]_i_1_n_0
    SLICE_X21Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2029][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.614    48.619    vga_contoller_inst/clk_20
    SLICE_X21Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2029][1]/C
                         clock pessimism              0.484    49.102    
                         clock uncertainty           -0.094    49.008    
    SLICE_X21Y149        FDRE (Setup_fdre_C_CE)      -0.205    48.803    vga_contoller_inst/rgb_buf_reg[0][2029][1]
  -------------------------------------------------------------------
                         required time                         48.803    
                         arrival time                         -30.067    
  -------------------------------------------------------------------
                         slack                                 18.735    

Slack (MET) :             18.735ns  (required time - arrival time)
  Source:                 gpu/vga_data_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[0][2029][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.028ns  (logic 0.580ns (1.869%)  route 30.448ns (98.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 48.619 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.551    -0.961    gpu/clk_20
    SLICE_X33Y28         FDRE                                         r  gpu/vga_data_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  gpu/vga_data_valid_out_reg/Q
                         net (fo=3606, routed)       29.839    29.334    vga_contoller_inst/vga_data_valid
    SLICE_X20Y147        LUT5 (Prop_lut5_I1_O)        0.124    29.458 r  vga_contoller_inst/rgb_buf[0][2029][5]_i_1/O
                         net (fo=6, routed)           0.609    30.067    vga_contoller_inst/rgb_buf[0][2029][5]_i_1_n_0
    SLICE_X21Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2029][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.614    48.619    vga_contoller_inst/clk_20
    SLICE_X21Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2029][2]/C
                         clock pessimism              0.484    49.102    
                         clock uncertainty           -0.094    49.008    
    SLICE_X21Y149        FDRE (Setup_fdre_C_CE)      -0.205    48.803    vga_contoller_inst/rgb_buf_reg[0][2029][2]
  -------------------------------------------------------------------
                         required time                         48.803    
                         arrival time                         -30.067    
  -------------------------------------------------------------------
                         slack                                 18.735    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/write_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.433%)  route 0.098ns (34.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.564    -0.617    vga_contoller_inst/clk_20
    SLICE_X32Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  vga_contoller_inst/write_y_reg[3]/Q
                         net (fo=11, routed)          0.098    -0.378    vga_contoller_inst/write_y_reg_n_0_[3]
    SLICE_X33Y0          LUT6 (Prop_lut6_I1_O)        0.045    -0.333 r  vga_contoller_inst/write_y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    vga_contoller_inst/write_y[5]_i_1_n_0
    SLICE_X33Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.833    -0.857    vga_contoller_inst/clk_20
    SLICE_X33Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[5]/C
                         clock pessimism              0.252    -0.604    
    SLICE_X33Y0          FDRE (Hold_fdre_C_D)         0.092    -0.512    vga_contoller_inst/write_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/write_y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.912%)  route 0.105ns (36.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.564    -0.617    vga_contoller_inst/clk_20
    SLICE_X33Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  vga_contoller_inst/write_y_reg[7]/Q
                         net (fo=6, routed)           0.105    -0.371    vga_contoller_inst/write_y_reg_n_0_[7]
    SLICE_X32Y0          LUT6 (Prop_lut6_I5_O)        0.045    -0.326 r  vga_contoller_inst/write_y[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.326    vga_contoller_inst/write_y[9]_i_2_n_0
    SLICE_X32Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.833    -0.857    vga_contoller_inst/clk_20
    SLICE_X32Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[9]/C
                         clock pessimism              0.252    -0.604    
    SLICE_X32Y0          FDRE (Hold_fdre_C_D)         0.091    -0.513    vga_contoller_inst/write_y_reg[9]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/write_x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.258ns (44.676%)  route 0.319ns (55.324%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.564    -0.617    vga_contoller_inst/clk_20
    SLICE_X38Y1          FDRE                                         r  vga_contoller_inst/write_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.453 f  vga_contoller_inst/write_x_reg[3]/Q
                         net (fo=6, routed)           0.173    -0.281    vga_contoller_inst/write_x[3]
    SLICE_X36Y0          LUT6 (Prop_lut6_I4_O)        0.045    -0.236 r  vga_contoller_inst/write_x[7]_i_2/O
                         net (fo=2, routed)           0.147    -0.089    vga_contoller_inst/write_x[7]_i_2_n_0
    SLICE_X35Y0          LUT3 (Prop_lut3_I2_O)        0.049    -0.040 r  vga_contoller_inst/write_x[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.040    vga_contoller_inst/write_x[7]_i_1_n_0
    SLICE_X35Y0          FDRE                                         r  vga_contoller_inst/write_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.832    -0.858    vga_contoller_inst/clk_20
    SLICE_X35Y0          FDRE                                         r  vga_contoller_inst/write_x_reg[7]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X35Y0          FDRE (Hold_fdre_C_D)         0.107    -0.247    vga_contoller_inst/write_x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/write_x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.254ns (44.290%)  route 0.319ns (55.710%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.564    -0.617    vga_contoller_inst/clk_20
    SLICE_X38Y1          FDRE                                         r  vga_contoller_inst/write_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.453 f  vga_contoller_inst/write_x_reg[3]/Q
                         net (fo=6, routed)           0.173    -0.281    vga_contoller_inst/write_x[3]
    SLICE_X36Y0          LUT6 (Prop_lut6_I4_O)        0.045    -0.236 r  vga_contoller_inst/write_x[7]_i_2/O
                         net (fo=2, routed)           0.147    -0.089    vga_contoller_inst/write_x[7]_i_2_n_0
    SLICE_X35Y0          LUT2 (Prop_lut2_I0_O)        0.045    -0.044 r  vga_contoller_inst/write_x[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.044    vga_contoller_inst/write_x[6]_i_1_n_0
    SLICE_X35Y0          FDRE                                         r  vga_contoller_inst/write_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.832    -0.858    vga_contoller_inst/clk_20
    SLICE_X35Y0          FDRE                                         r  vga_contoller_inst/write_x_reg[6]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X35Y0          FDRE (Hold_fdre_C_D)         0.092    -0.262    vga_contoller_inst/write_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/write_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.874%)  route 0.147ns (44.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.564    -0.617    vga_contoller_inst/clk_20
    SLICE_X31Y0          FDRE                                         r  vga_contoller_inst/write_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  vga_contoller_inst/write_x_reg[5]/Q
                         net (fo=7, routed)           0.147    -0.329    vga_contoller_inst/write_x[5]
    SLICE_X31Y0          LUT6 (Prop_lut6_I0_O)        0.045    -0.284 r  vga_contoller_inst/write_x[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    vga_contoller_inst/write_x[5]_i_1_n_0
    SLICE_X31Y0          FDRE                                         r  vga_contoller_inst/write_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.833    -0.857    vga_contoller_inst/clk_20
    SLICE_X31Y0          FDRE                                         r  vga_contoller_inst/write_x_reg[5]/C
                         clock pessimism              0.239    -0.617    
    SLICE_X31Y0          FDRE (Hold_fdre_C_D)         0.092    -0.525    vga_contoller_inst/write_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/write_y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.187ns (50.504%)  route 0.183ns (49.496%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.564    -0.617    vga_contoller_inst/clk_20
    SLICE_X32Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  vga_contoller_inst/write_y_reg[1]/Q
                         net (fo=12, routed)          0.183    -0.293    vga_contoller_inst/write_y_reg_n_0_[1]
    SLICE_X33Y0          LUT4 (Prop_lut4_I1_O)        0.046    -0.247 r  vga_contoller_inst/write_y[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    vga_contoller_inst/write_y[2]_i_1_n_0
    SLICE_X33Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.833    -0.857    vga_contoller_inst/clk_20
    SLICE_X33Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[2]/C
                         clock pessimism              0.252    -0.604    
    SLICE_X33Y0          FDRE (Hold_fdre_C_D)         0.107    -0.497    vga_contoller_inst/write_y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 gpu/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (53.997%)  route 0.158ns (46.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.554    -0.627    gpu/clk_20
    SLICE_X39Y20         FDRE                                         r  gpu/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  gpu/x_reg[1]/Q
                         net (fo=9, routed)           0.158    -0.328    gpu/x[1]
    SLICE_X39Y20         LUT6 (Prop_lut6_I3_O)        0.045    -0.283 r  gpu/x[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    gpu/x[5]_i_1_n_0
    SLICE_X39Y20         FDRE                                         r  gpu/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.821    -0.869    gpu/clk_20
    SLICE_X39Y20         FDRE                                         r  gpu/x_reg[5]/C
                         clock pessimism              0.241    -0.627    
    SLICE_X39Y20         FDRE (Hold_fdre_C_D)         0.092    -0.535    gpu/x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/write_y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.985%)  route 0.179ns (49.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.564    -0.617    vga_contoller_inst/clk_20
    SLICE_X33Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  vga_contoller_inst/write_y_reg[0]/Q
                         net (fo=12, routed)          0.179    -0.298    vga_contoller_inst/write_y_reg_n_0_[0]
    SLICE_X32Y0          LUT2 (Prop_lut2_I1_O)        0.045    -0.253 r  vga_contoller_inst/write_y[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    vga_contoller_inst/write_y[1]_i_1_n_0
    SLICE_X32Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.833    -0.857    vga_contoller_inst/clk_20
    SLICE_X32Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[1]/C
                         clock pessimism              0.252    -0.604    
    SLICE_X32Y0          FDRE (Hold_fdre_C_D)         0.092    -0.512    vga_contoller_inst/write_y_reg[1]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 gpu/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.210ns (54.872%)  route 0.173ns (45.128%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.554    -0.627    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  gpu/x_reg[0]/Q
                         net (fo=11, routed)          0.173    -0.291    gpu/x[0]
    SLICE_X39Y20         LUT3 (Prop_lut3_I1_O)        0.046    -0.245 r  gpu/x[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    gpu/x[2]_i_1_n_0
    SLICE_X39Y20         FDRE                                         r  gpu/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.821    -0.869    gpu/clk_20
    SLICE_X39Y20         FDRE                                         r  gpu/x_reg[2]/C
                         clock pessimism              0.254    -0.614    
    SLICE_X39Y20         FDRE (Hold_fdre_C_D)         0.107    -0.507    gpu/x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 gpu/x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.554    -0.627    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  gpu/x_reg[7]/Q
                         net (fo=12, routed)          0.187    -0.276    gpu/x[7]
    SLICE_X38Y20         LUT4 (Prop_lut4_I2_O)        0.043    -0.233 r  gpu/x[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    gpu/x[9]_i_1_n_0
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.821    -0.869    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[9]/C
                         clock pessimism              0.241    -0.627    
    SLICE_X38Y20         FDRE (Hold_fdre_C_D)         0.131    -0.496    gpu/x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_20_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0    instance_name/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X33Y28     gpu/vga_data_valid_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X38Y20     gpu/x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X39Y20     gpu/x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X39Y20     gpu/x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X39Y20     gpu/x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X39Y20     gpu/x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X39Y20     gpu/x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X38Y27     gpu/x_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y28     gpu/vga_data_valid_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y28     gpu/vga_data_valid_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X38Y20     gpu/x_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X38Y20     gpu/x_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X39Y20     gpu/x_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X39Y20     gpu/x_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X39Y20     gpu/x_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X39Y20     gpu/x_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X39Y20     gpu/x_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X39Y20     gpu/x_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y28     gpu/vga_data_valid_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y28     gpu/vga_data_valid_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X38Y20     gpu/x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X38Y20     gpu/x_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X39Y20     gpu/x_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X39Y20     gpu/x_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X39Y20     gpu/x_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X39Y20     gpu/x_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X39Y20     gpu/x_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X39Y20     gpu/x_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_clk_wiz_0_1
  To Clock:  clk_25_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       29.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.401ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/xc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__15/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0_1 rise@40.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.303ns  (logic 0.704ns (6.833%)  route 9.599ns (93.167%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 38.605 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.636    -0.876    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  vga_contoller_inst/v/xc_next_reg[0]/Q
                         net (fo=10, routed)          1.584     1.165    vga_contoller_inst/v/read_x[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     1.289 f  vga_contoller_inst/v/read_index[0]_i_6/O
                         net (fo=1, routed)           1.036     2.325    vga_contoller_inst/v/read_index[0]_i_6_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I2_O)        0.124     2.449 r  vga_contoller_inst/v/read_index[0]_i_2/O
                         net (fo=108, routed)         6.979     9.427    vga_contoller_inst/read_index0
    SLICE_X52Y128        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__15/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.600    38.605    vga_contoller_inst/clk_25
    SLICE_X52Y128        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__15/C
                         clock pessimism              0.484    39.088    
                         clock uncertainty           -0.091    38.997    
    SLICE_X52Y128        FDRE (Setup_fdre_C_CE)      -0.169    38.828    vga_contoller_inst/read_index_reg[0]_rep__15
  -------------------------------------------------------------------
                         required time                         38.828    
                         arrival time                          -9.427    
  -------------------------------------------------------------------
                         slack                                 29.401    

Slack (MET) :             29.422ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/xc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[1]_rep__22/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0_1 rise@40.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.250ns  (logic 0.704ns (6.868%)  route 9.546ns (93.132%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 38.609 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.636    -0.876    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  vga_contoller_inst/v/xc_next_reg[0]/Q
                         net (fo=10, routed)          1.584     1.165    vga_contoller_inst/v/read_x[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     1.289 f  vga_contoller_inst/v/read_index[0]_i_6/O
                         net (fo=1, routed)           1.036     2.325    vga_contoller_inst/v/read_index[0]_i_6_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I2_O)        0.124     2.449 r  vga_contoller_inst/v/read_index[0]_i_2/O
                         net (fo=108, routed)         6.926     9.374    vga_contoller_inst/read_index0
    SLICE_X17Y131        FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__22/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.604    38.609    vga_contoller_inst/clk_25
    SLICE_X17Y131        FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__22/C
                         clock pessimism              0.484    39.092    
                         clock uncertainty           -0.091    39.001    
    SLICE_X17Y131        FDRE (Setup_fdre_C_CE)      -0.205    38.796    vga_contoller_inst/read_index_reg[1]_rep__22
  -------------------------------------------------------------------
                         required time                         38.796    
                         arrival time                          -9.374    
  -------------------------------------------------------------------
                         slack                                 29.422    

Slack (MET) :             29.573ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/xc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[1]_rep__23/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0_1 rise@40.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.098ns  (logic 0.704ns (6.972%)  route 9.394ns (93.028%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 38.608 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.636    -0.876    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  vga_contoller_inst/v/xc_next_reg[0]/Q
                         net (fo=10, routed)          1.584     1.165    vga_contoller_inst/v/read_x[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     1.289 f  vga_contoller_inst/v/read_index[0]_i_6/O
                         net (fo=1, routed)           1.036     2.325    vga_contoller_inst/v/read_index[0]_i_6_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I2_O)        0.124     2.449 r  vga_contoller_inst/v/read_index[0]_i_2/O
                         net (fo=108, routed)         6.773     9.222    vga_contoller_inst/read_index0
    SLICE_X20Y131        FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__23/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.603    38.608    vga_contoller_inst/clk_25
    SLICE_X20Y131        FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__23/C
                         clock pessimism              0.484    39.091    
                         clock uncertainty           -0.091    39.000    
    SLICE_X20Y131        FDRE (Setup_fdre_C_CE)      -0.205    38.795    vga_contoller_inst/read_index_reg[1]_rep__23
  -------------------------------------------------------------------
                         required time                         38.795    
                         arrival time                          -9.222    
  -------------------------------------------------------------------
                         slack                                 29.573    

Slack (MET) :             29.689ns  (required time - arrival time)
  Source:                 vga_contoller_inst/read_index_reg[0]_rep__52/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__44/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0_1 rise@40.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.868ns  (logic 0.827ns (8.380%)  route 9.041ns (91.620%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.555    -0.957    vga_contoller_inst/clk_25
    SLICE_X43Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__52/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga_contoller_inst/read_index_reg[0]_rep__52/Q
                         net (fo=105, routed)         2.639     2.138    vga_contoller_inst/read_index_reg[0]_rep__52_n_0
    SLICE_X35Y52         LUT1 (Prop_lut1_I0_O)        0.124     2.262 r  vga_contoller_inst/read_index[0]_i_9/O
                         net (fo=1, routed)           0.000     2.262    vga_contoller_inst/read_index[0]_i_9_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.509 r  vga_contoller_inst/read_index_reg[0]_i_3/O[0]
                         net (fo=58, routed)          6.402     8.912    vga_contoller_inst/read_index_reg[0]_i_3_n_7
    SLICE_X53Y59         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__44/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.440    38.444    vga_contoller_inst/clk_25
    SLICE_X53Y59         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__44/C
                         clock pessimism              0.484    38.928    
                         clock uncertainty           -0.091    38.837    
    SLICE_X53Y59         FDRE (Setup_fdre_C_D)       -0.236    38.601    vga_contoller_inst/read_index_reg[0]_rep__44
  -------------------------------------------------------------------
                         required time                         38.601    
                         arrival time                          -8.912    
  -------------------------------------------------------------------
                         slack                                 29.689    

Slack (MET) :             29.690ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/xc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__11/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0_1 rise@40.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.015ns  (logic 0.704ns (7.029%)  route 9.311ns (92.971%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 38.606 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.636    -0.876    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  vga_contoller_inst/v/xc_next_reg[0]/Q
                         net (fo=10, routed)          1.584     1.165    vga_contoller_inst/v/read_x[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     1.289 f  vga_contoller_inst/v/read_index[0]_i_6/O
                         net (fo=1, routed)           1.036     2.325    vga_contoller_inst/v/read_index[0]_i_6_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I2_O)        0.124     2.449 r  vga_contoller_inst/v/read_index[0]_i_2/O
                         net (fo=108, routed)         6.691     9.139    vga_contoller_inst/read_index0
    SLICE_X50Y130        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__11/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.601    38.606    vga_contoller_inst/clk_25
    SLICE_X50Y130        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__11/C
                         clock pessimism              0.484    39.089    
                         clock uncertainty           -0.091    38.998    
    SLICE_X50Y130        FDRE (Setup_fdre_C_CE)      -0.169    38.829    vga_contoller_inst/read_index_reg[0]_rep__11
  -------------------------------------------------------------------
                         required time                         38.829    
                         arrival time                          -9.139    
  -------------------------------------------------------------------
                         slack                                 29.690    

Slack (MET) :             29.832ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/xc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[1]_rep__24/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0_1 rise@40.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.676ns  (logic 0.704ns (7.276%)  route 8.972ns (92.724%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.636    -0.876    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  vga_contoller_inst/v/xc_next_reg[0]/Q
                         net (fo=10, routed)          1.584     1.165    vga_contoller_inst/v/read_x[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     1.289 f  vga_contoller_inst/v/read_index[0]_i_6/O
                         net (fo=1, routed)           1.036     2.325    vga_contoller_inst/v/read_index[0]_i_6_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I2_O)        0.124     2.449 r  vga_contoller_inst/v/read_index[0]_i_2/O
                         net (fo=108, routed)         6.351     8.800    vga_contoller_inst/read_index0
    SLICE_X15Y93         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__24/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.440    38.444    vga_contoller_inst/clk_25
    SLICE_X15Y93         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__24/C
                         clock pessimism              0.484    38.928    
                         clock uncertainty           -0.091    38.837    
    SLICE_X15Y93         FDRE (Setup_fdre_C_CE)      -0.205    38.632    vga_contoller_inst/read_index_reg[1]_rep__24
  -------------------------------------------------------------------
                         required time                         38.632    
                         arrival time                          -8.800    
  -------------------------------------------------------------------
                         slack                                 29.832    

Slack (MET) :             29.858ns  (required time - arrival time)
  Source:                 vga_contoller_inst/read_index_reg[0]_rep__52/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__32/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0_1 rise@40.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.679ns  (logic 0.827ns (8.544%)  route 8.852ns (91.456%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.555    -0.957    vga_contoller_inst/clk_25
    SLICE_X43Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__52/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga_contoller_inst/read_index_reg[0]_rep__52/Q
                         net (fo=105, routed)         2.639     2.138    vga_contoller_inst/read_index_reg[0]_rep__52_n_0
    SLICE_X35Y52         LUT1 (Prop_lut1_I0_O)        0.124     2.262 r  vga_contoller_inst/read_index[0]_i_9/O
                         net (fo=1, routed)           0.000     2.262    vga_contoller_inst/read_index[0]_i_9_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.509 r  vga_contoller_inst/read_index_reg[0]_i_3/O[0]
                         net (fo=58, routed)          6.213     8.722    vga_contoller_inst/read_index_reg[0]_i_3_n_7
    SLICE_X53Y59         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.440    38.444    vga_contoller_inst/clk_25
    SLICE_X53Y59         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__32/C
                         clock pessimism              0.484    38.928    
                         clock uncertainty           -0.091    38.837    
    SLICE_X53Y59         FDRE (Setup_fdre_C_D)       -0.256    38.581    vga_contoller_inst/read_index_reg[0]_rep__32
  -------------------------------------------------------------------
                         required time                         38.581    
                         arrival time                          -8.722    
  -------------------------------------------------------------------
                         slack                                 29.858    

Slack (MET) :             29.915ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/xc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__10/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0_1 rise@40.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.750ns  (logic 0.704ns (7.220%)  route 9.046ns (92.780%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.636    -0.876    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  vga_contoller_inst/v/xc_next_reg[0]/Q
                         net (fo=10, routed)          1.584     1.165    vga_contoller_inst/v/read_x[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     1.289 f  vga_contoller_inst/v/read_index[0]_i_6/O
                         net (fo=1, routed)           1.036     2.325    vga_contoller_inst/v/read_index[0]_i_6_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I2_O)        0.124     2.449 r  vga_contoller_inst/v/read_index[0]_i_2/O
                         net (fo=108, routed)         6.426     8.875    vga_contoller_inst/read_index0
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__10/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.598    38.603    vga_contoller_inst/clk_25
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__10/C
                         clock pessimism              0.484    39.086    
                         clock uncertainty           -0.091    38.995    
    SLICE_X44Y129        FDRE (Setup_fdre_C_CE)      -0.205    38.790    vga_contoller_inst/read_index_reg[0]_rep__10
  -------------------------------------------------------------------
                         required time                         38.790    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                 29.915    

Slack (MET) :             29.915ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/xc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__13/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0_1 rise@40.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.750ns  (logic 0.704ns (7.220%)  route 9.046ns (92.780%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.636    -0.876    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  vga_contoller_inst/v/xc_next_reg[0]/Q
                         net (fo=10, routed)          1.584     1.165    vga_contoller_inst/v/read_x[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     1.289 f  vga_contoller_inst/v/read_index[0]_i_6/O
                         net (fo=1, routed)           1.036     2.325    vga_contoller_inst/v/read_index[0]_i_6_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I2_O)        0.124     2.449 r  vga_contoller_inst/v/read_index[0]_i_2/O
                         net (fo=108, routed)         6.426     8.875    vga_contoller_inst/read_index0
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__13/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.598    38.603    vga_contoller_inst/clk_25
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__13/C
                         clock pessimism              0.484    39.086    
                         clock uncertainty           -0.091    38.995    
    SLICE_X44Y129        FDRE (Setup_fdre_C_CE)      -0.205    38.790    vga_contoller_inst/read_index_reg[0]_rep__13
  -------------------------------------------------------------------
                         required time                         38.790    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                 29.915    

Slack (MET) :             29.915ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/xc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__14/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0_1 rise@40.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.750ns  (logic 0.704ns (7.220%)  route 9.046ns (92.780%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.636    -0.876    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  vga_contoller_inst/v/xc_next_reg[0]/Q
                         net (fo=10, routed)          1.584     1.165    vga_contoller_inst/v/read_x[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     1.289 f  vga_contoller_inst/v/read_index[0]_i_6/O
                         net (fo=1, routed)           1.036     2.325    vga_contoller_inst/v/read_index[0]_i_6_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I2_O)        0.124     2.449 r  vga_contoller_inst/v/read_index[0]_i_2/O
                         net (fo=108, routed)         6.426     8.875    vga_contoller_inst/read_index0
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__14/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.598    38.603    vga_contoller_inst/clk_25
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__14/C
                         clock pessimism              0.484    39.086    
                         clock uncertainty           -0.091    38.995    
    SLICE_X44Y129        FDRE (Setup_fdre_C_CE)      -0.205    38.790    vga_contoller_inst/read_index_reg[0]_rep__14
  -------------------------------------------------------------------
                         required time                         38.790    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                 29.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga_contoller_inst/read_index_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.251ns (40.435%)  route 0.370ns (59.565%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.561    -0.620    vga_contoller_inst/clk_25
    SLICE_X35Y42         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga_contoller_inst/read_index_reg[1]_rep__4/Q
                         net (fo=127, routed)         0.370    -0.110    vga_contoller_inst/read_index_reg[1]_rep__4_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.000 r  vga_contoller_inst/read_index_reg[0]_i_3/O[1]
                         net (fo=33, routed)          0.000     0.000    vga_contoller_inst/read_index_reg[0]_i_3_n_6
    SLICE_X35Y52         FDRE                                         r  vga_contoller_inst/read_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.829    -0.860    vga_contoller_inst/clk_25
    SLICE_X35Y52         FDRE                                         r  vga_contoller_inst/read_index_reg[1]/C
                         clock pessimism              0.508    -0.351    
    SLICE_X35Y52         FDRE (Hold_fdre_C_D)         0.102    -0.249    vga_contoller_inst/read_index_reg[1]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                           0.000    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/xc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/xc_next_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.175%)  route 0.157ns (45.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.594    -0.587    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  vga_contoller_inst/v/xc_next_reg[0]/Q
                         net (fo=10, routed)          0.157    -0.289    vga_contoller_inst/v/read_x[0]
    SLICE_X0Y40          LUT6 (Prop_lut6_I2_O)        0.045    -0.244 r  vga_contoller_inst/v/xc_next[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    vga_contoller_inst/v/xc_next[5]_i_1_n_0
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[5]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.092    -0.495    vga_contoller_inst/v/xc_next_reg[5]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/yc_next_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/yc_next_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.229ns (63.622%)  route 0.131ns (36.378%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.594    -0.587    vga_contoller_inst/v/clk_25
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.128    -0.459 f  vga_contoller_inst/v/yc_next_reg[3]/Q
                         net (fo=11, routed)          0.131    -0.328    vga_contoller_inst/v/read_y[3]
    SLICE_X1Y42          LUT5 (Prop_lut5_I0_O)        0.101    -0.227 r  vga_contoller_inst/v/yc_next[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    vga_contoller_inst/v/yc_next[2]_i_1_n_0
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[2]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.107    -0.480    vga_contoller_inst/v/yc_next_reg[2]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/xc_next_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/xc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (49.109%)  route 0.133ns (50.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.594    -0.587    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.128    -0.459 r  vga_contoller_inst/v/xc_next_reg[4]/Q
                         net (fo=7, routed)           0.133    -0.327    vga_contoller_inst/v/read_x[4]
    SLICE_X1Y40          FDRE                                         r  vga_contoller_inst/v/xc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X1Y40          FDRE                                         r  vga_contoller_inst/v/xc_reg[4]/C
                         clock pessimism              0.250    -0.574    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)        -0.007    -0.581    vga_contoller_inst/v/xc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/yc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/yc_next_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.575%)  route 0.168ns (47.425%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.594    -0.587    vga_contoller_inst/v/clk_25
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  vga_contoller_inst/v/yc_next_reg[0]/Q
                         net (fo=11, routed)          0.168    -0.279    vga_contoller_inst/v/read_y[0]
    SLICE_X1Y42          LUT5 (Prop_lut5_I2_O)        0.045    -0.234 r  vga_contoller_inst/v/yc_next[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    vga_contoller_inst/v/yc_next[4]_i_1_n_0
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[4]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.092    -0.495    vga_contoller_inst/v/yc_next_reg[4]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/xc_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/xc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.719%)  route 0.205ns (59.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.594    -0.587    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  vga_contoller_inst/v/xc_next_reg[9]/Q
                         net (fo=5, routed)           0.205    -0.241    vga_contoller_inst/v/read_x[9]
    SLICE_X1Y40          FDRE                                         r  vga_contoller_inst/v/xc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X1Y40          FDRE                                         r  vga_contoller_inst/v/xc_reg[9]/C
                         clock pessimism              0.250    -0.574    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)         0.071    -0.503    vga_contoller_inst/v/xc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/yc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/yc_next_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.133%)  route 0.171ns (47.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.594    -0.587    vga_contoller_inst/v/clk_25
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  vga_contoller_inst/v/yc_next_reg[0]/Q
                         net (fo=11, routed)          0.171    -0.276    vga_contoller_inst/v/read_y[0]
    SLICE_X1Y42          LUT6 (Prop_lut6_I2_O)        0.045    -0.231 r  vga_contoller_inst/v/yc_next[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    vga_contoller_inst/v/yc_next[5]_i_1_n_0
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[5]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.092    -0.495    vga_contoller_inst/v/yc_next_reg[5]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/yc_next_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/yc_next_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.226ns (63.317%)  route 0.131ns (36.683%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.594    -0.587    vga_contoller_inst/v/clk_25
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.128    -0.459 f  vga_contoller_inst/v/yc_next_reg[3]/Q
                         net (fo=11, routed)          0.131    -0.328    vga_contoller_inst/v/read_y[3]
    SLICE_X1Y42          LUT5 (Prop_lut5_I1_O)        0.098    -0.230 r  vga_contoller_inst/v/yc_next[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    vga_contoller_inst/v/yc_next[0]_i_1_n_0
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[0]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.091    -0.496    vga_contoller_inst/v/yc_next_reg[0]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/xc_next_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/xc_next_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.167%)  route 0.197ns (51.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.594    -0.587    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  vga_contoller_inst/v/xc_next_reg[1]/Q
                         net (fo=9, routed)           0.197    -0.249    vga_contoller_inst/v/read_x[1]
    SLICE_X0Y40          LUT3 (Prop_lut3_I0_O)        0.042    -0.207 r  vga_contoller_inst/v/xc_next[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    vga_contoller_inst/v/xc_next[2]_i_1_n_0
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[2]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.107    -0.480    vga_contoller_inst/v/xc_next_reg[2]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 vga_contoller_inst/read_index_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.249ns (65.279%)  route 0.132ns (34.721%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.560    -0.621    vga_contoller_inst/clk_25
    SLICE_X35Y54         FDRE                                         r  vga_contoller_inst/read_index_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  vga_contoller_inst/read_index_reg[11]/Q
                         net (fo=8, routed)           0.132    -0.348    vga_contoller_inst/read_index_reg[11]
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.240 r  vga_contoller_inst/read_index_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.240    vga_contoller_inst/read_index_reg[8]_i_1_n_4
    SLICE_X35Y54         FDRE                                         r  vga_contoller_inst/read_index_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.828    -0.861    vga_contoller_inst/clk_25
    SLICE_X35Y54         FDRE                                         r  vga_contoller_inst/read_index_reg[11]/C
                         clock pessimism              0.240    -0.621    
    SLICE_X35Y54         FDRE (Hold_fdre_C_D)         0.105    -0.516    vga_contoller_inst/read_index_reg[11]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    instance_name/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y81     vga_contoller_inst/pingpong_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X35Y52     vga_contoller_inst/read_index_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X15Y76     vga_contoller_inst/read_index_reg[0]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X15Y76     vga_contoller_inst/read_index_reg[0]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X15Y76     vga_contoller_inst/read_index_reg[0]_rep__1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X44Y129    vga_contoller_inst/read_index_reg[0]_rep__10/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X50Y130    vga_contoller_inst/read_index_reg[0]_rep__11/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y127    vga_contoller_inst/read_index_reg[0]_rep__12/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y81     vga_contoller_inst/pingpong_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y81     vga_contoller_inst/pingpong_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y52     vga_contoller_inst/read_index_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y52     vga_contoller_inst/read_index_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y76     vga_contoller_inst/read_index_reg[0]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y76     vga_contoller_inst/read_index_reg[0]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y76     vga_contoller_inst/read_index_reg[0]_rep__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y76     vga_contoller_inst/read_index_reg[0]_rep__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y76     vga_contoller_inst/read_index_reg[0]_rep__1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y76     vga_contoller_inst/read_index_reg[0]_rep__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y81     vga_contoller_inst/pingpong_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y81     vga_contoller_inst/pingpong_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y52     vga_contoller_inst/read_index_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y52     vga_contoller_inst/read_index_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y76     vga_contoller_inst/read_index_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y76     vga_contoller_inst/read_index_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y76     vga_contoller_inst/read_index_reg[0]_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y76     vga_contoller_inst/read_index_reg[0]_rep__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y76     vga_contoller_inst/read_index_reg[0]_rep__1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y76     vga_contoller_inst/read_index_reg[0]_rep__1/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_40_clk_wiz_0_1
  To Clock:  clk_40_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.562ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.562ns  (required time - arrival time)
  Source:                 gpu/raster1/tri_idx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/raster1/rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.352ns  (logic 2.201ns (17.819%)  route 10.151ns (82.181%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 23.445 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.553    -0.959    gpu/raster1/clk_40
    SLICE_X29Y20         FDRE                                         r  gpu/raster1/tri_idx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  gpu/raster1/tri_idx_reg/Q
                         net (fo=87, routed)          2.745     2.242    gpu/raster1/tri_idx_reg_n_0
    SLICE_X42Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.366 r  gpu/raster1/rgb[5]_i_453/O
                         net (fo=184, routed)         3.252     5.618    gpu/raster1/tex1/rgb[5]_i_105_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I3_O)        0.124     5.742 f  gpu/raster1/tex1/rgb[5]_i_564/O
                         net (fo=1, routed)           0.645     6.387    gpu/raster1/tex1/rgb[5]_i_564_n_0
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.124     6.511 f  gpu/raster1/tex1/rgb[5]_i_357/O
                         net (fo=1, routed)           0.000     6.511    gpu/raster1/tex1/rgb[5]_i_357_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     6.723 f  gpu/raster1/tex1/rgb_reg[5]_i_141/O
                         net (fo=1, routed)           0.000     6.723    gpu/raster1/tex1/rgb_reg[5]_i_141_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     6.817 f  gpu/raster1/tex1/rgb_reg[5]_i_54/O
                         net (fo=1, routed)           1.323     8.140    gpu/raster1/tex1_n_3
    SLICE_X45Y24         LUT6 (Prop_lut6_I1_O)        0.316     8.456 f  gpu/raster1/rgb[5]_i_22/O
                         net (fo=1, routed)           0.000     8.456    gpu/raster1/rgb[5]_i_22_n_0
    SLICE_X45Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     8.673 f  gpu/raster1/rgb_reg[5]_i_13/O
                         net (fo=1, routed)           0.000     8.673    gpu/raster1/rgb_reg[5]_i_13_n_0
    SLICE_X45Y24         MUXF8 (Prop_muxf8_I1_O)      0.094     8.767 f  gpu/raster1/rgb_reg[5]_i_8/O
                         net (fo=6, routed)           1.440    10.207    gpu/raster1/texel1
    SLICE_X32Y33         LUT6 (Prop_lut6_I0_O)        0.316    10.523 r  gpu/raster1/rgb[1]_i_4/O
                         net (fo=1, routed)           0.747    11.270    gpu/raster1/rgb[1]_i_4_n_0
    SLICE_X29Y33         LUT6 (Prop_lut6_I4_O)        0.124    11.394 r  gpu/raster1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    11.394    gpu/raster1/rgb[1]_i_1_n_0
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.440    23.445    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[1]/C
                         clock pessimism              0.564    24.008    
                         clock uncertainty           -0.085    23.924    
    SLICE_X29Y33         FDRE (Setup_fdre_C_D)        0.032    23.956    gpu/raster1/rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         23.956    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                 12.562    

Slack (MET) :             12.567ns  (required time - arrival time)
  Source:                 gpu/raster1/tri_idx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/raster1/rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.345ns  (logic 2.201ns (17.830%)  route 10.144ns (82.170%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 23.445 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.553    -0.959    gpu/raster1/clk_40
    SLICE_X29Y20         FDRE                                         r  gpu/raster1/tri_idx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  gpu/raster1/tri_idx_reg/Q
                         net (fo=87, routed)          2.745     2.242    gpu/raster1/tri_idx_reg_n_0
    SLICE_X42Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.366 r  gpu/raster1/rgb[5]_i_453/O
                         net (fo=184, routed)         3.252     5.618    gpu/raster1/tex1/rgb[5]_i_105_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I3_O)        0.124     5.742 r  gpu/raster1/tex1/rgb[5]_i_564/O
                         net (fo=1, routed)           0.645     6.387    gpu/raster1/tex1/rgb[5]_i_564_n_0
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.124     6.511 r  gpu/raster1/tex1/rgb[5]_i_357/O
                         net (fo=1, routed)           0.000     6.511    gpu/raster1/tex1/rgb[5]_i_357_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     6.723 r  gpu/raster1/tex1/rgb_reg[5]_i_141/O
                         net (fo=1, routed)           0.000     6.723    gpu/raster1/tex1/rgb_reg[5]_i_141_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     6.817 r  gpu/raster1/tex1/rgb_reg[5]_i_54/O
                         net (fo=1, routed)           1.323     8.140    gpu/raster1/tex1_n_3
    SLICE_X45Y24         LUT6 (Prop_lut6_I1_O)        0.316     8.456 r  gpu/raster1/rgb[5]_i_22/O
                         net (fo=1, routed)           0.000     8.456    gpu/raster1/rgb[5]_i_22_n_0
    SLICE_X45Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     8.673 r  gpu/raster1/rgb_reg[5]_i_13/O
                         net (fo=1, routed)           0.000     8.673    gpu/raster1/rgb_reg[5]_i_13_n_0
    SLICE_X45Y24         MUXF8 (Prop_muxf8_I1_O)      0.094     8.767 r  gpu/raster1/rgb_reg[5]_i_8/O
                         net (fo=6, routed)           1.477    10.245    gpu/raster1/texel1
    SLICE_X28Y33         LUT6 (Prop_lut6_I3_O)        0.316    10.561 r  gpu/raster1/rgb[3]_i_2/O
                         net (fo=1, routed)           0.701    11.262    gpu/raster1/rgb[3]_i_2_n_0
    SLICE_X29Y33         LUT6 (Prop_lut6_I0_O)        0.124    11.386 r  gpu/raster1/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    11.386    gpu/raster1/rgb[3]_i_1_n_0
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.440    23.445    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[3]/C
                         clock pessimism              0.564    24.008    
                         clock uncertainty           -0.085    23.924    
    SLICE_X29Y33         FDRE (Setup_fdre_C_D)        0.029    23.953    gpu/raster1/rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         23.953    
                         arrival time                         -11.386    
  -------------------------------------------------------------------
                         slack                                 12.567    

Slack (MET) :             12.815ns  (required time - arrival time)
  Source:                 gpu/raster1/tri_idx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/raster1/rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.099ns  (logic 2.201ns (18.191%)  route 9.898ns (81.809%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 23.446 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.553    -0.959    gpu/raster1/clk_40
    SLICE_X29Y20         FDRE                                         r  gpu/raster1/tri_idx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  gpu/raster1/tri_idx_reg/Q
                         net (fo=87, routed)          2.745     2.242    gpu/raster1/tri_idx_reg_n_0
    SLICE_X42Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.366 r  gpu/raster1/rgb[5]_i_453/O
                         net (fo=184, routed)         3.252     5.618    gpu/raster1/tex1/rgb[5]_i_105_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I3_O)        0.124     5.742 f  gpu/raster1/tex1/rgb[5]_i_564/O
                         net (fo=1, routed)           0.645     6.387    gpu/raster1/tex1/rgb[5]_i_564_n_0
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.124     6.511 f  gpu/raster1/tex1/rgb[5]_i_357/O
                         net (fo=1, routed)           0.000     6.511    gpu/raster1/tex1/rgb[5]_i_357_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     6.723 f  gpu/raster1/tex1/rgb_reg[5]_i_141/O
                         net (fo=1, routed)           0.000     6.723    gpu/raster1/tex1/rgb_reg[5]_i_141_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     6.817 f  gpu/raster1/tex1/rgb_reg[5]_i_54/O
                         net (fo=1, routed)           1.323     8.140    gpu/raster1/tex1_n_3
    SLICE_X45Y24         LUT6 (Prop_lut6_I1_O)        0.316     8.456 f  gpu/raster1/rgb[5]_i_22/O
                         net (fo=1, routed)           0.000     8.456    gpu/raster1/rgb[5]_i_22_n_0
    SLICE_X45Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     8.673 f  gpu/raster1/rgb_reg[5]_i_13/O
                         net (fo=1, routed)           0.000     8.673    gpu/raster1/rgb_reg[5]_i_13_n_0
    SLICE_X45Y24         MUXF8 (Prop_muxf8_I1_O)      0.094     8.767 f  gpu/raster1/rgb_reg[5]_i_8/O
                         net (fo=6, routed)           1.263    10.031    gpu/raster1/texel1
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.316    10.347 r  gpu/raster1/rgb[0]_i_2/O
                         net (fo=1, routed)           0.670    11.017    gpu/raster1/rgb[0]_i_2_n_0
    SLICE_X28Y34         LUT5 (Prop_lut5_I1_O)        0.124    11.141 r  gpu/raster1/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000    11.141    gpu/raster1/rgb[0]_i_1_n_0
    SLICE_X28Y34         FDRE                                         r  gpu/raster1/rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.441    23.446    gpu/raster1/clk_40
    SLICE_X28Y34         FDRE                                         r  gpu/raster1/rgb_reg[0]/C
                         clock pessimism              0.564    24.009    
                         clock uncertainty           -0.085    23.925    
    SLICE_X28Y34         FDRE (Setup_fdre_C_D)        0.031    23.956    gpu/raster1/rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         23.956    
                         arrival time                         -11.141    
  -------------------------------------------------------------------
                         slack                                 12.815    

Slack (MET) :             13.087ns  (required time - arrival time)
  Source:                 gpu/raster1/tri_idx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/raster1/rgb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.827ns  (logic 2.397ns (20.267%)  route 9.430ns (79.733%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 23.445 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.553    -0.959    gpu/raster1/clk_40
    SLICE_X29Y20         FDRE                                         r  gpu/raster1/tri_idx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  gpu/raster1/tri_idx_reg/Q
                         net (fo=87, routed)          2.745     2.242    gpu/raster1/tri_idx_reg_n_0
    SLICE_X42Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.366 r  gpu/raster1/rgb[5]_i_453/O
                         net (fo=184, routed)         3.252     5.618    gpu/raster1/tex1/rgb[5]_i_105_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I3_O)        0.124     5.742 r  gpu/raster1/tex1/rgb[5]_i_564/O
                         net (fo=1, routed)           0.645     6.387    gpu/raster1/tex1/rgb[5]_i_564_n_0
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.124     6.511 r  gpu/raster1/tex1/rgb[5]_i_357/O
                         net (fo=1, routed)           0.000     6.511    gpu/raster1/tex1/rgb[5]_i_357_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     6.723 r  gpu/raster1/tex1/rgb_reg[5]_i_141/O
                         net (fo=1, routed)           0.000     6.723    gpu/raster1/tex1/rgb_reg[5]_i_141_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     6.817 r  gpu/raster1/tex1/rgb_reg[5]_i_54/O
                         net (fo=1, routed)           1.323     8.140    gpu/raster1/tex1_n_3
    SLICE_X45Y24         LUT6 (Prop_lut6_I1_O)        0.316     8.456 r  gpu/raster1/rgb[5]_i_22/O
                         net (fo=1, routed)           0.000     8.456    gpu/raster1/rgb[5]_i_22_n_0
    SLICE_X45Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     8.673 r  gpu/raster1/rgb_reg[5]_i_13/O
                         net (fo=1, routed)           0.000     8.673    gpu/raster1/rgb_reg[5]_i_13_n_0
    SLICE_X45Y24         MUXF8 (Prop_muxf8_I1_O)      0.094     8.767 r  gpu/raster1/rgb_reg[5]_i_8/O
                         net (fo=6, routed)           1.046     9.813    gpu/raster1/texel1
    SLICE_X32Y33         LUT5 (Prop_lut5_I3_O)        0.310    10.123 r  gpu/raster1/rgb[5]_i_3/O
                         net (fo=1, routed)           0.419    10.542    gpu/raster1/rgb[5]_i_3_n_0
    SLICE_X29Y33         LUT6 (Prop_lut6_I0_O)        0.326    10.868 r  gpu/raster1/rgb[5]_i_2/O
                         net (fo=1, routed)           0.000    10.868    gpu/raster1/rgb[5]_i_2_n_0
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.440    23.445    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/C
                         clock pessimism              0.564    24.008    
                         clock uncertainty           -0.085    23.924    
    SLICE_X29Y33         FDRE (Setup_fdre_C_D)        0.031    23.955    gpu/raster1/rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         23.955    
                         arrival time                         -10.868    
  -------------------------------------------------------------------
                         slack                                 13.087    

Slack (MET) :             13.523ns  (required time - arrival time)
  Source:                 gpu/raster1/tri_idx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/raster1/rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.390ns  (logic 2.676ns (23.494%)  route 8.714ns (76.506%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 23.445 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.553    -0.959    gpu/raster1/clk_40
    SLICE_X29Y20         FDRE                                         r  gpu/raster1/tri_idx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  gpu/raster1/tri_idx_reg/Q
                         net (fo=87, routed)          2.893     2.391    gpu/raster1/tri_idx_reg_n_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I1_O)        0.150     2.541 r  gpu/raster1/rgb[5]_i_377/O
                         net (fo=122, routed)         2.588     5.128    gpu/raster1/tex0/u_[2]
    SLICE_X34Y42         LUT6 (Prop_lut6_I5_O)        0.332     5.460 f  gpu/raster1/tex0/rgb[5]_i_404/O
                         net (fo=1, routed)           0.826     6.286    gpu/raster1/tex0/rgb[5]_i_404_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I0_O)        0.124     6.410 f  gpu/raster1/tex0/rgb[5]_i_190/O
                         net (fo=1, routed)           0.000     6.410    gpu/raster1/tex0/rgb[5]_i_190_n_0
    SLICE_X33Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     6.622 f  gpu/raster1/tex0/rgb_reg[5]_i_74/O
                         net (fo=1, routed)           0.000     6.622    gpu/raster1/tex0/rgb_reg[5]_i_74_n_0
    SLICE_X33Y39         MUXF8 (Prop_muxf8_I1_O)      0.094     6.716 f  gpu/raster1/tex0/rgb_reg[5]_i_30/O
                         net (fo=1, routed)           1.286     8.002    gpu/raster1/tex0_n_6
    SLICE_X35Y33         LUT6 (Prop_lut6_I1_O)        0.316     8.318 f  gpu/raster1/rgb[5]_i_16/O
                         net (fo=1, routed)           0.000     8.318    gpu/raster1/rgb[5]_i_16_n_0
    SLICE_X35Y33         MUXF7 (Prop_muxf7_I1_O)      0.245     8.563 f  gpu/raster1/rgb_reg[5]_i_10/O
                         net (fo=1, routed)           0.000     8.563    gpu/raster1/rgb_reg[5]_i_10_n_0
    SLICE_X35Y33         MUXF8 (Prop_muxf8_I0_O)      0.104     8.667 f  gpu/raster1/rgb_reg[5]_i_6/O
                         net (fo=9, routed)           0.649     9.316    gpu/raster1/texel0
    SLICE_X32Y33         LUT4 (Prop_lut4_I1_O)        0.311     9.627 r  gpu/raster1/rgb[4]_i_2/O
                         net (fo=1, routed)           0.473    10.100    gpu/raster1/rgb[4]_i_2_n_0
    SLICE_X29Y33         LUT5 (Prop_lut5_I1_O)        0.332    10.432 r  gpu/raster1/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    10.432    gpu/raster1/rgb[4]_i_1_n_0
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.440    23.445    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[4]/C
                         clock pessimism              0.564    24.008    
                         clock uncertainty           -0.085    23.924    
    SLICE_X29Y33         FDRE (Setup_fdre_C_D)        0.031    23.955    gpu/raster1/rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         23.955    
                         arrival time                         -10.432    
  -------------------------------------------------------------------
                         slack                                 13.523    

Slack (MET) :             13.766ns  (required time - arrival time)
  Source:                 gpu/raster1/tri_idx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/raster1/rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.147ns  (logic 2.473ns (22.186%)  route 8.674ns (77.814%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 23.446 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.553    -0.959    gpu/raster1/clk_40
    SLICE_X29Y20         FDRE                                         r  gpu/raster1/tri_idx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  gpu/raster1/tri_idx_reg/Q
                         net (fo=87, routed)          2.893     2.391    gpu/raster1/tri_idx_reg_n_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I1_O)        0.150     2.541 r  gpu/raster1/rgb[5]_i_377/O
                         net (fo=122, routed)         2.588     5.128    gpu/raster1/tex0/u_[2]
    SLICE_X34Y42         LUT6 (Prop_lut6_I5_O)        0.332     5.460 f  gpu/raster1/tex0/rgb[5]_i_404/O
                         net (fo=1, routed)           0.826     6.286    gpu/raster1/tex0/rgb[5]_i_404_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I0_O)        0.124     6.410 f  gpu/raster1/tex0/rgb[5]_i_190/O
                         net (fo=1, routed)           0.000     6.410    gpu/raster1/tex0/rgb[5]_i_190_n_0
    SLICE_X33Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     6.622 f  gpu/raster1/tex0/rgb_reg[5]_i_74/O
                         net (fo=1, routed)           0.000     6.622    gpu/raster1/tex0/rgb_reg[5]_i_74_n_0
    SLICE_X33Y39         MUXF8 (Prop_muxf8_I1_O)      0.094     6.716 f  gpu/raster1/tex0/rgb_reg[5]_i_30/O
                         net (fo=1, routed)           1.286     8.002    gpu/raster1/tex0_n_6
    SLICE_X35Y33         LUT6 (Prop_lut6_I1_O)        0.316     8.318 f  gpu/raster1/rgb[5]_i_16/O
                         net (fo=1, routed)           0.000     8.318    gpu/raster1/rgb[5]_i_16_n_0
    SLICE_X35Y33         MUXF7 (Prop_muxf7_I1_O)      0.245     8.563 f  gpu/raster1/rgb_reg[5]_i_10/O
                         net (fo=1, routed)           0.000     8.563    gpu/raster1/rgb_reg[5]_i_10_n_0
    SLICE_X35Y33         MUXF8 (Prop_muxf8_I0_O)      0.104     8.667 f  gpu/raster1/rgb_reg[5]_i_6/O
                         net (fo=9, routed)           0.653     9.320    gpu/raster1/texel0
    SLICE_X33Y33         LUT5 (Prop_lut5_I3_O)        0.316     9.636 r  gpu/raster1/rgb[2]_i_2/O
                         net (fo=1, routed)           0.428    10.064    gpu/raster1/rgb[2]_i_2_n_0
    SLICE_X28Y34         LUT5 (Prop_lut5_I1_O)        0.124    10.188 r  gpu/raster1/rgb[2]_i_1/O
                         net (fo=1, routed)           0.000    10.188    gpu/raster1/rgb[2]_i_1_n_0
    SLICE_X28Y34         FDRE                                         r  gpu/raster1/rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.441    23.446    gpu/raster1/clk_40
    SLICE_X28Y34         FDRE                                         r  gpu/raster1/rgb_reg[2]/C
                         clock pessimism              0.564    24.009    
                         clock uncertainty           -0.085    23.925    
    SLICE_X28Y34         FDRE (Setup_fdre_C_D)        0.029    23.954    gpu/raster1/rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         23.954    
                         arrival time                         -10.188    
  -------------------------------------------------------------------
                         slack                                 13.766    

Slack (MET) :             14.288ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/quo_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.397ns  (logic 1.744ns (16.773%)  route 8.653ns (83.227%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 23.449 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.564    -0.948    gpu/vs1/div2/clk_40
    SLICE_X30Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  gpu/vs1/div2/quo_reg[34]/Q
                         net (fo=3, routed)           0.972     0.542    gpu/vs1/div2/quo_reg_n_0_[34]
    SLICE_X31Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.666 f  gpu/vs1/div2/i[6]_i_10/O
                         net (fo=2, routed)           0.860     1.526    gpu/vs1/div2/i[6]_i_10_n_0
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.152     1.678 r  gpu/vs1/div2/i[6]_i_6__0/O
                         net (fo=1, routed)           1.047     2.725    gpu/vs1/div2/i[6]_i_6__0_n_0
    SLICE_X30Y2          LUT6 (Prop_lut6_I5_O)        0.348     3.073 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           0.843     3.916    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X30Y0          LUT4 (Prop_lut4_I0_O)        0.150     4.066 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          2.525     6.591    gpu/vs1/div2/state__1[1]
    SLICE_X5Y2           LUT6 (Prop_lut6_I1_O)        0.328     6.919 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.534     7.453    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X9Y1           LUT4 (Prop_lut4_I3_O)        0.124     7.577 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          1.873     9.450    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X32Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.444    23.449    gpu/vs1/div2/clk_40
    SLICE_X32Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[35]/C
                         clock pessimism              0.579    24.027    
                         clock uncertainty           -0.085    23.943    
    SLICE_X32Y8          FDRE (Setup_fdre_C_CE)      -0.205    23.738    gpu/vs1/div2/quo_reg[35]
  -------------------------------------------------------------------
                         required time                         23.738    
                         arrival time                          -9.450    
  -------------------------------------------------------------------
                         slack                                 14.288    

Slack (MET) :             14.288ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/quo_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.397ns  (logic 1.744ns (16.773%)  route 8.653ns (83.227%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 23.449 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.564    -0.948    gpu/vs1/div2/clk_40
    SLICE_X30Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  gpu/vs1/div2/quo_reg[34]/Q
                         net (fo=3, routed)           0.972     0.542    gpu/vs1/div2/quo_reg_n_0_[34]
    SLICE_X31Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.666 f  gpu/vs1/div2/i[6]_i_10/O
                         net (fo=2, routed)           0.860     1.526    gpu/vs1/div2/i[6]_i_10_n_0
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.152     1.678 r  gpu/vs1/div2/i[6]_i_6__0/O
                         net (fo=1, routed)           1.047     2.725    gpu/vs1/div2/i[6]_i_6__0_n_0
    SLICE_X30Y2          LUT6 (Prop_lut6_I5_O)        0.348     3.073 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           0.843     3.916    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X30Y0          LUT4 (Prop_lut4_I0_O)        0.150     4.066 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          2.525     6.591    gpu/vs1/div2/state__1[1]
    SLICE_X5Y2           LUT6 (Prop_lut6_I1_O)        0.328     6.919 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.534     7.453    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X9Y1           LUT4 (Prop_lut4_I3_O)        0.124     7.577 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          1.873     9.450    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X32Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.444    23.449    gpu/vs1/div2/clk_40
    SLICE_X32Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[36]/C
                         clock pessimism              0.579    24.027    
                         clock uncertainty           -0.085    23.943    
    SLICE_X32Y8          FDRE (Setup_fdre_C_CE)      -0.205    23.738    gpu/vs1/div2/quo_reg[36]
  -------------------------------------------------------------------
                         required time                         23.738    
                         arrival time                          -9.450    
  -------------------------------------------------------------------
                         slack                                 14.288    

Slack (MET) :             14.422ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/quo_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.324ns  (logic 1.744ns (16.893%)  route 8.580ns (83.107%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 23.449 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.564    -0.948    gpu/vs1/div2/clk_40
    SLICE_X30Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  gpu/vs1/div2/quo_reg[34]/Q
                         net (fo=3, routed)           0.972     0.542    gpu/vs1/div2/quo_reg_n_0_[34]
    SLICE_X31Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.666 f  gpu/vs1/div2/i[6]_i_10/O
                         net (fo=2, routed)           0.860     1.526    gpu/vs1/div2/i[6]_i_10_n_0
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.152     1.678 r  gpu/vs1/div2/i[6]_i_6__0/O
                         net (fo=1, routed)           1.047     2.725    gpu/vs1/div2/i[6]_i_6__0_n_0
    SLICE_X30Y2          LUT6 (Prop_lut6_I5_O)        0.348     3.073 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           0.843     3.916    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X30Y0          LUT4 (Prop_lut4_I0_O)        0.150     4.066 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          2.525     6.591    gpu/vs1/div2/state__1[1]
    SLICE_X5Y2           LUT6 (Prop_lut6_I1_O)        0.328     6.919 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.534     7.453    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X9Y1           LUT4 (Prop_lut4_I3_O)        0.124     7.577 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          1.799     9.377    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X30Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.444    23.449    gpu/vs1/div2/clk_40
    SLICE_X30Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[33]/C
                         clock pessimism              0.604    24.052    
                         clock uncertainty           -0.085    23.968    
    SLICE_X30Y8          FDRE (Setup_fdre_C_CE)      -0.169    23.799    gpu/vs1/div2/quo_reg[33]
  -------------------------------------------------------------------
                         required time                         23.799    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                 14.422    

Slack (MET) :             14.422ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/quo_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.324ns  (logic 1.744ns (16.893%)  route 8.580ns (83.107%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 23.449 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.564    -0.948    gpu/vs1/div2/clk_40
    SLICE_X30Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  gpu/vs1/div2/quo_reg[34]/Q
                         net (fo=3, routed)           0.972     0.542    gpu/vs1/div2/quo_reg_n_0_[34]
    SLICE_X31Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.666 f  gpu/vs1/div2/i[6]_i_10/O
                         net (fo=2, routed)           0.860     1.526    gpu/vs1/div2/i[6]_i_10_n_0
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.152     1.678 r  gpu/vs1/div2/i[6]_i_6__0/O
                         net (fo=1, routed)           1.047     2.725    gpu/vs1/div2/i[6]_i_6__0_n_0
    SLICE_X30Y2          LUT6 (Prop_lut6_I5_O)        0.348     3.073 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           0.843     3.916    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X30Y0          LUT4 (Prop_lut4_I0_O)        0.150     4.066 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          2.525     6.591    gpu/vs1/div2/state__1[1]
    SLICE_X5Y2           LUT6 (Prop_lut6_I1_O)        0.328     6.919 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.534     7.453    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X9Y1           LUT4 (Prop_lut4_I3_O)        0.124     7.577 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          1.799     9.377    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X30Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.444    23.449    gpu/vs1/div2/clk_40
    SLICE_X30Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[34]/C
                         clock pessimism              0.604    24.052    
                         clock uncertainty           -0.085    23.968    
    SLICE_X30Y8          FDRE (Setup_fdre_C_CE)      -0.169    23.799    gpu/vs1/div2/quo_reg[34]
  -------------------------------------------------------------------
                         required time                         23.799    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                 14.422    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 gpu/vs1/y_screen_v2_buff2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/y_screen_v2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.190ns (68.075%)  route 0.089ns (31.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.593    -0.588    gpu/vs1/clk_40
    SLICE_X7Y5           FDRE                                         r  gpu/vs1/y_screen_v2_buff2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  gpu/vs1/y_screen_v2_buff2_reg[4]/Q
                         net (fo=1, routed)           0.089    -0.358    gpu/vs1/y_screen_v2_buff2[4]
    SLICE_X6Y5           LUT3 (Prop_lut3_I2_O)        0.049    -0.309 r  gpu/vs1/y_screen_v2[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    gpu/vs1/y_screen_v2[4]_i_1_n_0
    SLICE_X6Y5           FDRE                                         r  gpu/vs1/y_screen_v2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.864    -0.826    gpu/vs1/clk_40
    SLICE_X6Y5           FDRE                                         r  gpu/vs1/y_screen_v2_reg[4]/C
                         clock pessimism              0.250    -0.575    
    SLICE_X6Y5           FDRE (Hold_fdre_C_D)         0.131    -0.444    gpu/vs1/y_screen_v2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 gpu/vs1/w_clip_v1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div_b_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.203%)  route 0.099ns (34.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.584    -0.597    gpu/vs1/clk_40
    SLICE_X4Y29          FDRE                                         r  gpu/vs1/w_clip_v1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  gpu/vs1/w_clip_v1_reg[15]/Q
                         net (fo=1, routed)           0.099    -0.357    gpu/vs1/in130
    SLICE_X6Y30          LUT6 (Prop_lut6_I3_O)        0.045    -0.312 r  gpu/vs1/div_b[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    gpu/vs1/div_b[23]
    SLICE_X6Y30          FDRE                                         r  gpu/vs1/div_b_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.854    -0.836    gpu/vs1/clk_40
    SLICE_X6Y30          FDRE                                         r  gpu/vs1/div_b_reg[23]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X6Y30          FDRE (Hold_fdre_C_D)         0.121    -0.461    gpu/vs1/div_b_reg[23]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 gpu/vs1/div2/acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/acc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.463%)  route 0.071ns (27.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.596    -0.585    gpu/vs1/div2/clk_40
    SLICE_X1Y1           FDRE                                         r  gpu/vs1/div2/acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  gpu/vs1/div2/acc_reg[15]/Q
                         net (fo=5, routed)           0.071    -0.374    gpu/vs1/div2/acc_reg_n_0_[15]
    SLICE_X0Y1           LUT4 (Prop_lut4_I1_O)        0.045    -0.329 r  gpu/vs1/div2/acc[16]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.329    gpu/vs1/div2/acc[16]
    SLICE_X0Y1           FDRE                                         r  gpu/vs1/div2/acc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.867    -0.823    gpu/vs1/div2/clk_40
    SLICE_X0Y1           FDRE                                         r  gpu/vs1/div2/acc_reg[16]/C
                         clock pessimism              0.250    -0.572    
    SLICE_X0Y1           FDRE (Hold_fdre_C_D)         0.091    -0.481    gpu/vs1/div2/acc_reg[16]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 gpu/vs1/e0_init_t1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/raster1/e0_t1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.889%)  route 0.101ns (35.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.562    -0.619    gpu/vs1/clk_40
    SLICE_X9Y13          FDRE                                         r  gpu/vs1/e0_init_t1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  gpu/vs1/e0_init_t1_reg[0]/Q
                         net (fo=3, routed)           0.101    -0.378    gpu/vs1/e0_init_t1[0]
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.045    -0.333 r  gpu/vs1/e0_t1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    gpu/raster1/e0_t1_reg[19]_0[0]
    SLICE_X8Y13          FDRE                                         r  gpu/raster1/e0_t1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.831    -0.859    gpu/raster1/clk_40
    SLICE_X8Y13          FDRE                                         r  gpu/raster1/e0_t1_reg[0]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X8Y13          FDRE (Hold_fdre_C_D)         0.120    -0.486    gpu/raster1/e0_t1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 gpu/vs1/denom2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/mul_b_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.915%)  route 0.114ns (38.085%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.596    -0.585    gpu/vs1/clk_40
    SLICE_X3Y2           FDRE                                         r  gpu/vs1/denom2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  gpu/vs1/denom2_reg[17]/Q
                         net (fo=1, routed)           0.114    -0.330    gpu/vs1/denom2[17]
    SLICE_X2Y0           LUT6 (Prop_lut6_I2_O)        0.045    -0.285 r  gpu/vs1/mul_b[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    gpu/vs1/mul_b[17]_i_1_n_0
    SLICE_X2Y0           FDRE                                         r  gpu/vs1/mul_b_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.867    -0.823    gpu/vs1/clk_40
    SLICE_X2Y0           FDRE                                         r  gpu/vs1/mul_b_reg[17]/C
                         clock pessimism              0.253    -0.569    
    SLICE_X2Y0           FDRE (Hold_fdre_C_D)         0.121    -0.448    gpu/vs1/mul_b_reg[17]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 gpu/vs1/div1/quo_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div1/val_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.558    -0.623    gpu/vs1/div1/clk_40
    SLICE_X9Y30          FDRE                                         r  gpu/vs1/div1/quo_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  gpu/vs1/div1/quo_reg[14]/Q
                         net (fo=6, routed)           0.111    -0.371    gpu/vs1/div1/quo_reg_n_0_[14]
    SLICE_X8Y30          LUT6 (Prop_lut6_I1_O)        0.045    -0.326 r  gpu/vs1/div1/val[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    gpu/vs1/div1/val0_in[14]
    SLICE_X8Y30          FDRE                                         r  gpu/vs1/div1/val_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.826    -0.864    gpu/vs1/div1/clk_40
    SLICE_X8Y30          FDRE                                         r  gpu/vs1/div1/val_reg[14]/C
                         clock pessimism              0.253    -0.610    
    SLICE_X8Y30          FDRE (Hold_fdre_C_D)         0.120    -0.490    gpu/vs1/div1/val_reg[14]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 gpu/vs1/div2/acc_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/acc_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.853%)  route 0.115ns (38.147%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.596    -0.585    gpu/vs1/div2/clk_40
    SLICE_X1Y2           FDRE                                         r  gpu/vs1/div2/acc_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  gpu/vs1/div2/acc_reg[21]/Q
                         net (fo=5, routed)           0.115    -0.330    gpu/vs1/div2/acc_reg_n_0_[21]
    SLICE_X2Y2           LUT4 (Prop_lut4_I1_O)        0.045    -0.285 r  gpu/vs1/div2/acc[22]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.285    gpu/vs1/div2/acc[22]
    SLICE_X2Y2           FDRE                                         r  gpu/vs1/div2/acc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.867    -0.823    gpu/vs1/div2/clk_40
    SLICE_X2Y2           FDRE                                         r  gpu/vs1/div2/acc_reg[22]/C
                         clock pessimism              0.253    -0.569    
    SLICE_X2Y2           FDRE (Hold_fdre_C_D)         0.120    -0.449    gpu/vs1/div2/acc_reg[22]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 gpu/vs1/mul_a_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/mul/p_a_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.566    -0.615    gpu/vs1/clk_40
    SLICE_X11Y4          FDRE                                         r  gpu/vs1/mul_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  gpu/vs1/mul_a_reg[4]/Q
                         net (fo=1, routed)           0.110    -0.364    gpu/vs1/mul/p_a_reg[21]_0[2]
    SLICE_X11Y3          FDRE                                         r  gpu/vs1/mul/p_a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.836    -0.854    gpu/vs1/mul/clk_40
    SLICE_X11Y3          FDRE                                         r  gpu/vs1/mul/p_a_reg[4]/C
                         clock pessimism              0.254    -0.599    
    SLICE_X11Y3          FDRE (Hold_fdre_C_D)         0.070    -0.529    gpu/vs1/mul/p_a_reg[4]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 gpu/vs1/div2/val_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/denom_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.737%)  route 0.126ns (47.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.595    -0.586    gpu/vs1/div2/clk_40
    SLICE_X1Y3           FDRE                                         r  gpu/vs1/div2/val_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  gpu/vs1/div2/val_reg[16]/Q
                         net (fo=2, routed)           0.126    -0.319    gpu/vs1/div2_result[16]
    SLICE_X4Y3           FDRE                                         r  gpu/vs1/denom_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.864    -0.826    gpu/vs1/clk_40
    SLICE_X4Y3           FDRE                                         r  gpu/vs1/denom_reg[16]/C
                         clock pessimism              0.274    -0.551    
    SLICE_X4Y3           FDRE (Hold_fdre_C_D)         0.066    -0.485    gpu/vs1/denom_reg[16]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 gpu/vs1/w_clip_v0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div_b_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.915%)  route 0.114ns (38.085%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.588    -0.593    gpu/vs1/clk_40
    SLICE_X7Y33          FDRE                                         r  gpu/vs1/w_clip_v0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  gpu/vs1/w_clip_v0_reg[11]/Q
                         net (fo=1, routed)           0.114    -0.338    gpu/vs1/w_clip_v0_reg_n_0_[11]
    SLICE_X6Y31          LUT6 (Prop_lut6_I5_O)        0.045    -0.293 r  gpu/vs1/div_b[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    gpu/vs1/div_b[19]
    SLICE_X6Y31          FDRE                                         r  gpu/vs1/div_b_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.855    -0.835    gpu/vs1/clk_40
    SLICE_X6Y31          FDRE                                         r  gpu/vs1/div_b_reg[19]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X6Y31          FDRE (Hold_fdre_C_D)         0.121    -0.460    gpu/vs1/div_b_reg[19]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_40_clk_wiz_0_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y1    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X8Y36      gpu/light_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X8Y34      gpu/light_x_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X8Y34      gpu/light_x_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X8Y34      gpu/light_x_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X8Y34      gpu/light_x_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X12Y44     gpu/light_x_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X8Y34      gpu/light_x_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X13Y38     gpu/light_x_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y36      gpu/light_x_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y36      gpu/light_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y34      gpu/light_x_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y34      gpu/light_x_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y34      gpu/light_x_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y34      gpu/light_x_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y34      gpu/light_x_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y34      gpu/light_x_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y34      gpu/light_x_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y34      gpu/light_x_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y36      gpu/light_x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y36      gpu/light_x_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y34      gpu/light_x_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y34      gpu/light_x_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y34      gpu/light_x_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y34      gpu/light_x_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y34      gpu/light_x_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y34      gpu/light_x_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y34      gpu/light_x_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y34      gpu/light_x_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_clk_wiz_0
  To Clock:  clk_20_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][228][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        7.228ns  (logic 0.672ns (9.297%)  route 6.556ns (90.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 48.525 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 39.034 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.546    39.034    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518    39.552 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       6.036    45.588    vga_contoller_inst/pingpong
    SLICE_X59Y4          LUT5 (Prop_lut5_I4_O)        0.154    45.742 r  vga_contoller_inst/rgb_buf[1][228][5]_i_1/O
                         net (fo=6, routed)           0.521    46.262    vga_contoller_inst/rgb_buf[1][228][5]_i_1_n_0
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.520    48.525    vga_contoller_inst/clk_20
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][0]/C
                         clock pessimism              0.398    48.923    
                         clock uncertainty           -0.218    48.705    
    SLICE_X65Y0          FDRE (Setup_fdre_C_CE)      -0.408    48.297    vga_contoller_inst/rgb_buf_reg[1][228][0]
  -------------------------------------------------------------------
                         required time                         48.297    
                         arrival time                         -46.262    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][228][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        7.228ns  (logic 0.672ns (9.297%)  route 6.556ns (90.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 48.525 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 39.034 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.546    39.034    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518    39.552 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       6.036    45.588    vga_contoller_inst/pingpong
    SLICE_X59Y4          LUT5 (Prop_lut5_I4_O)        0.154    45.742 r  vga_contoller_inst/rgb_buf[1][228][5]_i_1/O
                         net (fo=6, routed)           0.521    46.262    vga_contoller_inst/rgb_buf[1][228][5]_i_1_n_0
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.520    48.525    vga_contoller_inst/clk_20
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][1]/C
                         clock pessimism              0.398    48.923    
                         clock uncertainty           -0.218    48.705    
    SLICE_X65Y0          FDRE (Setup_fdre_C_CE)      -0.408    48.297    vga_contoller_inst/rgb_buf_reg[1][228][1]
  -------------------------------------------------------------------
                         required time                         48.297    
                         arrival time                         -46.262    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][228][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        7.228ns  (logic 0.672ns (9.297%)  route 6.556ns (90.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 48.525 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 39.034 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.546    39.034    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518    39.552 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       6.036    45.588    vga_contoller_inst/pingpong
    SLICE_X59Y4          LUT5 (Prop_lut5_I4_O)        0.154    45.742 r  vga_contoller_inst/rgb_buf[1][228][5]_i_1/O
                         net (fo=6, routed)           0.521    46.262    vga_contoller_inst/rgb_buf[1][228][5]_i_1_n_0
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.520    48.525    vga_contoller_inst/clk_20
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][2]/C
                         clock pessimism              0.398    48.923    
                         clock uncertainty           -0.218    48.705    
    SLICE_X65Y0          FDRE (Setup_fdre_C_CE)      -0.408    48.297    vga_contoller_inst/rgb_buf_reg[1][228][2]
  -------------------------------------------------------------------
                         required time                         48.297    
                         arrival time                         -46.262    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][228][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        7.228ns  (logic 0.672ns (9.297%)  route 6.556ns (90.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 48.525 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 39.034 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.546    39.034    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518    39.552 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       6.036    45.588    vga_contoller_inst/pingpong
    SLICE_X59Y4          LUT5 (Prop_lut5_I4_O)        0.154    45.742 r  vga_contoller_inst/rgb_buf[1][228][5]_i_1/O
                         net (fo=6, routed)           0.521    46.262    vga_contoller_inst/rgb_buf[1][228][5]_i_1_n_0
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.520    48.525    vga_contoller_inst/clk_20
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][3]/C
                         clock pessimism              0.398    48.923    
                         clock uncertainty           -0.218    48.705    
    SLICE_X65Y0          FDRE (Setup_fdre_C_CE)      -0.408    48.297    vga_contoller_inst/rgb_buf_reg[1][228][3]
  -------------------------------------------------------------------
                         required time                         48.297    
                         arrival time                         -46.262    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][228][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        7.228ns  (logic 0.672ns (9.297%)  route 6.556ns (90.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 48.525 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 39.034 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.546    39.034    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518    39.552 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       6.036    45.588    vga_contoller_inst/pingpong
    SLICE_X59Y4          LUT5 (Prop_lut5_I4_O)        0.154    45.742 r  vga_contoller_inst/rgb_buf[1][228][5]_i_1/O
                         net (fo=6, routed)           0.521    46.262    vga_contoller_inst/rgb_buf[1][228][5]_i_1_n_0
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.520    48.525    vga_contoller_inst/clk_20
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][4]/C
                         clock pessimism              0.398    48.923    
                         clock uncertainty           -0.218    48.705    
    SLICE_X65Y0          FDRE (Setup_fdre_C_CE)      -0.408    48.297    vga_contoller_inst/rgb_buf_reg[1][228][4]
  -------------------------------------------------------------------
                         required time                         48.297    
                         arrival time                         -46.262    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][228][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        7.228ns  (logic 0.672ns (9.297%)  route 6.556ns (90.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 48.525 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 39.034 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.546    39.034    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518    39.552 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       6.036    45.588    vga_contoller_inst/pingpong
    SLICE_X59Y4          LUT5 (Prop_lut5_I4_O)        0.154    45.742 r  vga_contoller_inst/rgb_buf[1][228][5]_i_1/O
                         net (fo=6, routed)           0.521    46.262    vga_contoller_inst/rgb_buf[1][228][5]_i_1_n_0
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.520    48.525    vga_contoller_inst/clk_20
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][5]/C
                         clock pessimism              0.398    48.923    
                         clock uncertainty           -0.218    48.705    
    SLICE_X65Y0          FDRE (Setup_fdre_C_CE)      -0.408    48.297    vga_contoller_inst/rgb_buf_reg[1][228][5]
  -------------------------------------------------------------------
                         required time                         48.297    
                         arrival time                         -46.262    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.097ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][219][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        7.164ns  (logic 0.672ns (9.380%)  route 6.492ns (90.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 48.523 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 39.034 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.546    39.034    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518    39.552 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       6.017    45.569    vga_contoller_inst/pingpong
    SLICE_X59Y2          LUT5 (Prop_lut5_I4_O)        0.154    45.723 r  vga_contoller_inst/rgb_buf[1][219][5]_i_1/O
                         net (fo=6, routed)           0.475    46.198    vga_contoller_inst/rgb_buf[1][219][5]_i_1_n_0
    SLICE_X58Y3          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][219][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.518    48.523    vga_contoller_inst/clk_20
    SLICE_X58Y3          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][219][0]/C
                         clock pessimism              0.398    48.921    
                         clock uncertainty           -0.218    48.703    
    SLICE_X58Y3          FDRE (Setup_fdre_C_CE)      -0.408    48.295    vga_contoller_inst/rgb_buf_reg[1][219][0]
  -------------------------------------------------------------------
                         required time                         48.295    
                         arrival time                         -46.198    
  -------------------------------------------------------------------
                         slack                                  2.097    

Slack (MET) :             2.097ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][219][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        7.164ns  (logic 0.672ns (9.380%)  route 6.492ns (90.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 48.523 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 39.034 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.546    39.034    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518    39.552 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       6.017    45.569    vga_contoller_inst/pingpong
    SLICE_X59Y2          LUT5 (Prop_lut5_I4_O)        0.154    45.723 r  vga_contoller_inst/rgb_buf[1][219][5]_i_1/O
                         net (fo=6, routed)           0.475    46.198    vga_contoller_inst/rgb_buf[1][219][5]_i_1_n_0
    SLICE_X58Y3          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][219][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.518    48.523    vga_contoller_inst/clk_20
    SLICE_X58Y3          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][219][1]/C
                         clock pessimism              0.398    48.921    
                         clock uncertainty           -0.218    48.703    
    SLICE_X58Y3          FDRE (Setup_fdre_C_CE)      -0.408    48.295    vga_contoller_inst/rgb_buf_reg[1][219][1]
  -------------------------------------------------------------------
                         required time                         48.295    
                         arrival time                         -46.198    
  -------------------------------------------------------------------
                         slack                                  2.097    

Slack (MET) :             2.097ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][219][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        7.164ns  (logic 0.672ns (9.380%)  route 6.492ns (90.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 48.523 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 39.034 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.546    39.034    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518    39.552 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       6.017    45.569    vga_contoller_inst/pingpong
    SLICE_X59Y2          LUT5 (Prop_lut5_I4_O)        0.154    45.723 r  vga_contoller_inst/rgb_buf[1][219][5]_i_1/O
                         net (fo=6, routed)           0.475    46.198    vga_contoller_inst/rgb_buf[1][219][5]_i_1_n_0
    SLICE_X58Y3          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][219][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.518    48.523    vga_contoller_inst/clk_20
    SLICE_X58Y3          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][219][2]/C
                         clock pessimism              0.398    48.921    
                         clock uncertainty           -0.218    48.703    
    SLICE_X58Y3          FDRE (Setup_fdre_C_CE)      -0.408    48.295    vga_contoller_inst/rgb_buf_reg[1][219][2]
  -------------------------------------------------------------------
                         required time                         48.295    
                         arrival time                         -46.198    
  -------------------------------------------------------------------
                         slack                                  2.097    

Slack (MET) :             2.097ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][219][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        7.164ns  (logic 0.672ns (9.380%)  route 6.492ns (90.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 48.523 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 39.034 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.546    39.034    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518    39.552 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       6.017    45.569    vga_contoller_inst/pingpong
    SLICE_X59Y2          LUT5 (Prop_lut5_I4_O)        0.154    45.723 r  vga_contoller_inst/rgb_buf[1][219][5]_i_1/O
                         net (fo=6, routed)           0.475    46.198    vga_contoller_inst/rgb_buf[1][219][5]_i_1_n_0
    SLICE_X58Y3          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][219][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.518    48.523    vga_contoller_inst/clk_20
    SLICE_X58Y3          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][219][3]/C
                         clock pessimism              0.398    48.921    
                         clock uncertainty           -0.218    48.703    
    SLICE_X58Y3          FDRE (Setup_fdre_C_CE)      -0.408    48.295    vga_contoller_inst/rgb_buf_reg[1][219][3]
  -------------------------------------------------------------------
                         required time                         48.295    
                         arrival time                         -46.198    
  -------------------------------------------------------------------
                         slack                                  2.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[0][1162][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.209ns (26.968%)  route 0.566ns (73.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.557    -0.624    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.460 f  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       0.378    -0.082    vga_contoller_inst/pingpong
    SLICE_X11Y81         LUT6 (Prop_lut6_I1_O)        0.045    -0.037 r  vga_contoller_inst/rgb_buf[0][1162][5]_i_1/O
                         net (fo=6, routed)           0.188     0.151    vga_contoller_inst/rgb_buf[0][1162][5]_i_1_n_0
    SLICE_X11Y81         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][1162][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.824    -0.865    vga_contoller_inst/clk_20
    SLICE_X11Y81         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][1162][5]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.218    -0.092    
    SLICE_X11Y81         FDRE (Hold_fdre_C_CE)       -0.039    -0.131    vga_contoller_inst/rgb_buf_reg[0][1162][5]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/yc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/vga_ready_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.276ns (30.595%)  route 0.626ns (69.405%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.594    -0.587    vga_contoller_inst/v/clk_25
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.446 f  vga_contoller_inst/v/yc_next_reg[0]/Q
                         net (fo=11, routed)          0.147    -0.299    vga_contoller_inst/v/read_y[0]
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.045    -0.254 r  vga_contoller_inst/v/vga_ready_out_i_5/O
                         net (fo=1, routed)           0.162    -0.092    vga_contoller_inst/v/vga_ready_out_i_5_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I5_O)        0.045    -0.047 r  vga_contoller_inst/v/vga_ready_out_i_2/O
                         net (fo=1, routed)           0.316     0.270    vga_contoller_inst/v/vga_ready_out_i_2_n_0
    SLICE_X11Y43         LUT3 (Prop_lut3_I1_O)        0.045     0.315 r  vga_contoller_inst/v/vga_ready_out_i_1/O
                         net (fo=1, routed)           0.000     0.315    vga_contoller_inst/v_n_0
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.836    -0.854    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.218    -0.080    
    SLICE_X11Y43         FDRE (Hold_fdre_C_D)         0.092     0.012    vga_contoller_inst/vga_ready_out_reg
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[0][1165][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.209ns (24.810%)  route 0.633ns (75.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.557    -0.624    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.460 f  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       0.520     0.059    vga_contoller_inst/pingpong
    SLICE_X13Y79         LUT5 (Prop_lut5_I4_O)        0.045     0.104 r  vga_contoller_inst/rgb_buf[0][1165][5]_i_1/O
                         net (fo=6, routed)           0.114     0.218    vga_contoller_inst/rgb_buf[0][1165][5]_i_1_n_0
    SLICE_X15Y79         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][1165][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.822    -0.867    vga_contoller_inst/clk_20
    SLICE_X15Y79         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][1165][0]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.218    -0.094    
    SLICE_X15Y79         FDRE (Hold_fdre_C_CE)       -0.039    -0.133    vga_contoller_inst/rgb_buf_reg[0][1165][0]
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[0][1165][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.209ns (24.810%)  route 0.633ns (75.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.557    -0.624    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.460 f  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       0.520     0.059    vga_contoller_inst/pingpong
    SLICE_X13Y79         LUT5 (Prop_lut5_I4_O)        0.045     0.104 r  vga_contoller_inst/rgb_buf[0][1165][5]_i_1/O
                         net (fo=6, routed)           0.114     0.218    vga_contoller_inst/rgb_buf[0][1165][5]_i_1_n_0
    SLICE_X15Y79         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][1165][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.822    -0.867    vga_contoller_inst/clk_20
    SLICE_X15Y79         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][1165][1]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.218    -0.094    
    SLICE_X15Y79         FDRE (Hold_fdre_C_CE)       -0.039    -0.133    vga_contoller_inst/rgb_buf_reg[0][1165][1]
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1162][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.209ns (24.251%)  route 0.653ns (75.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.557    -0.624    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       0.486     0.026    vga_contoller_inst/pingpong
    SLICE_X13Y80         LUT6 (Prop_lut6_I1_O)        0.045     0.071 r  vga_contoller_inst/rgb_buf[1][1162][5]_i_1/O
                         net (fo=6, routed)           0.167     0.238    vga_contoller_inst/rgb_buf[1][1162][5]_i_1_n_0
    SLICE_X15Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1162][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.823    -0.866    vga_contoller_inst/clk_20
    SLICE_X15Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1162][0]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.218    -0.093    
    SLICE_X15Y80         FDRE (Hold_fdre_C_CE)       -0.039    -0.132    vga_contoller_inst/rgb_buf_reg[1][1162][0]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1162][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.209ns (24.251%)  route 0.653ns (75.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.557    -0.624    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       0.486     0.026    vga_contoller_inst/pingpong
    SLICE_X13Y80         LUT6 (Prop_lut6_I1_O)        0.045     0.071 r  vga_contoller_inst/rgb_buf[1][1162][5]_i_1/O
                         net (fo=6, routed)           0.167     0.238    vga_contoller_inst/rgb_buf[1][1162][5]_i_1_n_0
    SLICE_X15Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1162][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.823    -0.866    vga_contoller_inst/clk_20
    SLICE_X15Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1162][1]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.218    -0.093    
    SLICE_X15Y80         FDRE (Hold_fdre_C_CE)       -0.039    -0.132    vga_contoller_inst/rgb_buf_reg[1][1162][1]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1162][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.209ns (24.251%)  route 0.653ns (75.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.557    -0.624    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       0.486     0.026    vga_contoller_inst/pingpong
    SLICE_X13Y80         LUT6 (Prop_lut6_I1_O)        0.045     0.071 r  vga_contoller_inst/rgb_buf[1][1162][5]_i_1/O
                         net (fo=6, routed)           0.167     0.238    vga_contoller_inst/rgb_buf[1][1162][5]_i_1_n_0
    SLICE_X15Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1162][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.823    -0.866    vga_contoller_inst/clk_20
    SLICE_X15Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1162][2]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.218    -0.093    
    SLICE_X15Y80         FDRE (Hold_fdre_C_CE)       -0.039    -0.132    vga_contoller_inst/rgb_buf_reg[1][1162][2]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1162][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.209ns (24.251%)  route 0.653ns (75.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.557    -0.624    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       0.486     0.026    vga_contoller_inst/pingpong
    SLICE_X13Y80         LUT6 (Prop_lut6_I1_O)        0.045     0.071 r  vga_contoller_inst/rgb_buf[1][1162][5]_i_1/O
                         net (fo=6, routed)           0.167     0.238    vga_contoller_inst/rgb_buf[1][1162][5]_i_1_n_0
    SLICE_X15Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1162][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.823    -0.866    vga_contoller_inst/clk_20
    SLICE_X15Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1162][3]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.218    -0.093    
    SLICE_X15Y80         FDRE (Hold_fdre_C_CE)       -0.039    -0.132    vga_contoller_inst/rgb_buf_reg[1][1162][3]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1162][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.209ns (24.251%)  route 0.653ns (75.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.557    -0.624    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       0.486     0.026    vga_contoller_inst/pingpong
    SLICE_X13Y80         LUT6 (Prop_lut6_I1_O)        0.045     0.071 r  vga_contoller_inst/rgb_buf[1][1162][5]_i_1/O
                         net (fo=6, routed)           0.167     0.238    vga_contoller_inst/rgb_buf[1][1162][5]_i_1_n_0
    SLICE_X15Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1162][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.823    -0.866    vga_contoller_inst/clk_20
    SLICE_X15Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1162][4]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.218    -0.093    
    SLICE_X15Y80         FDRE (Hold_fdre_C_CE)       -0.039    -0.132    vga_contoller_inst/rgb_buf_reg[1][1162][4]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1160][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.213ns (26.553%)  route 0.589ns (73.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.557    -0.624    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       0.470     0.009    vga_contoller_inst/pingpong
    SLICE_X11Y80         LUT5 (Prop_lut5_I4_O)        0.049     0.058 r  vga_contoller_inst/rgb_buf[1][1160][5]_i_1/O
                         net (fo=6, routed)           0.120     0.178    vga_contoller_inst/rgb_buf[1][1160][5]_i_1_n_0
    SLICE_X11Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1160][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.823    -0.866    vga_contoller_inst/clk_20
    SLICE_X11Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1160][0]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.218    -0.093    
    SLICE_X11Y80         FDRE (Hold_fdre_C_CE)       -0.106    -0.199    vga_contoller_inst/rgb_buf_reg[1][1160][0]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.376    





---------------------------------------------------------------------------------------------------
From Clock:  clk_40_clk_wiz_0
  To Clock:  clk_20_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.117ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.117ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1980][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_40_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        16.571ns  (logic 0.580ns (3.500%)  route 15.991ns (96.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 48.615 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 24.046 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.558    24.046    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    24.502 r  gpu/raster1/rgb_reg[5]/Q
                         net (fo=51, routed)         10.547    35.050    gpu/raster1/rgb_reg_n_0_[5]
    SLICE_X44Y133        LUT3 (Prop_lut3_I2_O)        0.124    35.174 r  gpu/raster1/rgb_buf[1][1920][2]_i_1/O
                         net (fo=128, routed)         5.443    40.617    vga_contoller_inst/rgb_buf_reg[0][1933][5]_0[2]
    SLICE_X44Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1980][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.610    48.615    vga_contoller_inst/clk_20
    SLICE_X44Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1980][2]/C
                         clock pessimism              0.398    49.013    
                         clock uncertainty           -0.218    48.795    
    SLICE_X44Y149        FDRE (Setup_fdre_C_D)       -0.061    48.734    vga_contoller_inst/rgb_buf_reg[1][1980][2]
  -------------------------------------------------------------------
                         required time                         48.734    
                         arrival time                         -40.617    
  -------------------------------------------------------------------
                         slack                                  8.117    

Slack (MET) :             8.242ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1942][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_40_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        16.443ns  (logic 0.580ns (3.527%)  route 15.863ns (96.473%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 48.613 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 24.046 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.558    24.046    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    24.502 r  gpu/raster1/rgb_reg[5]/Q
                         net (fo=51, routed)         10.547    35.050    gpu/raster1/rgb_reg_n_0_[5]
    SLICE_X44Y133        LUT3 (Prop_lut3_I2_O)        0.124    35.174 r  gpu/raster1/rgb_buf[1][1920][2]_i_1/O
                         net (fo=128, routed)         5.316    40.489    vga_contoller_inst/rgb_buf_reg[0][1933][5]_0[2]
    SLICE_X45Y142        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1942][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.608    48.613    vga_contoller_inst/clk_20
    SLICE_X45Y142        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1942][2]/C
                         clock pessimism              0.398    49.011    
                         clock uncertainty           -0.218    48.793    
    SLICE_X45Y142        FDRE (Setup_fdre_C_D)       -0.061    48.732    vga_contoller_inst/rgb_buf_reg[1][1942][2]
  -------------------------------------------------------------------
                         required time                         48.732    
                         arrival time                         -40.489    
  -------------------------------------------------------------------
                         slack                                  8.242    

Slack (MET) :             8.306ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1983][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_40_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        16.381ns  (logic 0.580ns (3.541%)  route 15.801ns (96.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 48.615 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 24.046 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.558    24.046    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    24.502 r  gpu/raster1/rgb_reg[5]/Q
                         net (fo=51, routed)         10.547    35.050    gpu/raster1/rgb_reg_n_0_[5]
    SLICE_X44Y133        LUT3 (Prop_lut3_I2_O)        0.124    35.174 r  gpu/raster1/rgb_buf[1][1920][2]_i_1/O
                         net (fo=128, routed)         5.254    40.428    vga_contoller_inst/rgb_buf_reg[0][1933][5]_0[2]
    SLICE_X45Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1983][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.610    48.615    vga_contoller_inst/clk_20
    SLICE_X45Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1983][2]/C
                         clock pessimism              0.398    49.013    
                         clock uncertainty           -0.218    48.795    
    SLICE_X45Y149        FDRE (Setup_fdre_C_D)       -0.061    48.734    vga_contoller_inst/rgb_buf_reg[1][1983][2]
  -------------------------------------------------------------------
                         required time                         48.734    
                         arrival time                         -40.428    
  -------------------------------------------------------------------
                         slack                                  8.306    

Slack (MET) :             8.404ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1963][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_40_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        16.284ns  (logic 0.580ns (3.562%)  route 15.704ns (96.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 48.615 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 24.046 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.558    24.046    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    24.502 r  gpu/raster1/rgb_reg[5]/Q
                         net (fo=51, routed)         10.547    35.050    gpu/raster1/rgb_reg_n_0_[5]
    SLICE_X44Y133        LUT3 (Prop_lut3_I2_O)        0.124    35.174 r  gpu/raster1/rgb_buf[1][1920][2]_i_1/O
                         net (fo=128, routed)         5.156    40.330    vga_contoller_inst/rgb_buf_reg[0][1933][5]_0[2]
    SLICE_X47Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1963][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.610    48.615    vga_contoller_inst/clk_20
    SLICE_X47Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1963][2]/C
                         clock pessimism              0.398    49.013    
                         clock uncertainty           -0.218    48.795    
    SLICE_X47Y149        FDRE (Setup_fdre_C_D)       -0.061    48.734    vga_contoller_inst/rgb_buf_reg[1][1963][2]
  -------------------------------------------------------------------
                         required time                         48.734    
                         arrival time                         -40.330    
  -------------------------------------------------------------------
                         slack                                  8.404    

Slack (MET) :             8.520ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1981][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_40_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        16.183ns  (logic 0.580ns (3.584%)  route 15.603ns (96.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 48.615 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 24.046 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.558    24.046    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    24.502 r  gpu/raster1/rgb_reg[5]/Q
                         net (fo=51, routed)         10.547    35.050    gpu/raster1/rgb_reg_n_0_[5]
    SLICE_X44Y133        LUT3 (Prop_lut3_I2_O)        0.124    35.174 r  gpu/raster1/rgb_buf[1][1920][2]_i_1/O
                         net (fo=128, routed)         5.056    40.230    vga_contoller_inst/rgb_buf_reg[0][1933][5]_0[2]
    SLICE_X46Y147        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1981][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.610    48.615    vga_contoller_inst/clk_20
    SLICE_X46Y147        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1981][2]/C
                         clock pessimism              0.398    49.013    
                         clock uncertainty           -0.218    48.795    
    SLICE_X46Y147        FDRE (Setup_fdre_C_D)       -0.045    48.750    vga_contoller_inst/rgb_buf_reg[1][1981][2]
  -------------------------------------------------------------------
                         required time                         48.750    
                         arrival time                         -40.230    
  -------------------------------------------------------------------
                         slack                                  8.520    

Slack (MET) :             8.572ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1970][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_40_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        16.094ns  (logic 0.580ns (3.604%)  route 15.514ns (96.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 48.614 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 24.046 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.558    24.046    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    24.502 r  gpu/raster1/rgb_reg[5]/Q
                         net (fo=51, routed)         10.547    35.050    gpu/raster1/rgb_reg_n_0_[5]
    SLICE_X44Y133        LUT3 (Prop_lut3_I2_O)        0.124    35.174 r  gpu/raster1/rgb_buf[1][1920][2]_i_1/O
                         net (fo=128, routed)         4.967    40.140    vga_contoller_inst/rgb_buf_reg[0][1933][5]_0[2]
    SLICE_X45Y144        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1970][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.609    48.614    vga_contoller_inst/clk_20
    SLICE_X45Y144        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1970][2]/C
                         clock pessimism              0.398    49.012    
                         clock uncertainty           -0.218    48.794    
    SLICE_X45Y144        FDRE (Setup_fdre_C_D)       -0.081    48.713    vga_contoller_inst/rgb_buf_reg[1][1970][2]
  -------------------------------------------------------------------
                         required time                         48.713    
                         arrival time                         -40.140    
  -------------------------------------------------------------------
                         slack                                  8.572    

Slack (MET) :             8.626ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1962][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_40_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        16.094ns  (logic 0.580ns (3.604%)  route 15.514ns (96.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 48.615 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 24.046 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.558    24.046    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    24.502 r  gpu/raster1/rgb_reg[5]/Q
                         net (fo=51, routed)         10.547    35.050    gpu/raster1/rgb_reg_n_0_[5]
    SLICE_X44Y133        LUT3 (Prop_lut3_I2_O)        0.124    35.174 r  gpu/raster1/rgb_buf[1][1920][2]_i_1/O
                         net (fo=128, routed)         4.967    40.141    vga_contoller_inst/rgb_buf_reg[0][1933][5]_0[2]
    SLICE_X46Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1962][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.610    48.615    vga_contoller_inst/clk_20
    SLICE_X46Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1962][2]/C
                         clock pessimism              0.398    49.013    
                         clock uncertainty           -0.218    48.795    
    SLICE_X46Y149        FDRE (Setup_fdre_C_D)       -0.028    48.767    vga_contoller_inst/rgb_buf_reg[1][1962][2]
  -------------------------------------------------------------------
                         required time                         48.767    
                         arrival time                         -40.141    
  -------------------------------------------------------------------
                         slack                                  8.626    

Slack (MET) :             8.649ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1920][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_40_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        16.005ns  (logic 0.580ns (3.624%)  route 15.425ns (96.376%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 48.613 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 24.046 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.558    24.046    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    24.502 r  gpu/raster1/rgb_reg[5]/Q
                         net (fo=51, routed)         10.547    35.050    gpu/raster1/rgb_reg_n_0_[5]
    SLICE_X44Y133        LUT3 (Prop_lut3_I2_O)        0.124    35.174 r  gpu/raster1/rgb_buf[1][1920][2]_i_1/O
                         net (fo=128, routed)         4.877    40.051    vga_contoller_inst/rgb_buf_reg[0][1933][5]_0[2]
    SLICE_X44Y142        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1920][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.608    48.613    vga_contoller_inst/clk_20
    SLICE_X44Y142        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1920][2]/C
                         clock pessimism              0.398    49.011    
                         clock uncertainty           -0.218    48.793    
    SLICE_X44Y142        FDRE (Setup_fdre_C_D)       -0.093    48.700    vga_contoller_inst/rgb_buf_reg[1][1920][2]
  -------------------------------------------------------------------
                         required time                         48.700    
                         arrival time                         -40.051    
  -------------------------------------------------------------------
                         slack                                  8.649    

Slack (MET) :             8.659ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1921][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_40_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        16.027ns  (logic 0.580ns (3.619%)  route 15.447ns (96.381%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 48.614 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 24.046 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.558    24.046    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    24.502 r  gpu/raster1/rgb_reg[5]/Q
                         net (fo=51, routed)         10.547    35.050    gpu/raster1/rgb_reg_n_0_[5]
    SLICE_X44Y133        LUT3 (Prop_lut3_I2_O)        0.124    35.174 r  gpu/raster1/rgb_buf[1][1920][2]_i_1/O
                         net (fo=128, routed)         4.899    40.073    vga_contoller_inst/rgb_buf_reg[0][1933][5]_0[2]
    SLICE_X44Y145        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1921][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.609    48.614    vga_contoller_inst/clk_20
    SLICE_X44Y145        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1921][2]/C
                         clock pessimism              0.398    49.012    
                         clock uncertainty           -0.218    48.794    
    SLICE_X44Y145        FDRE (Setup_fdre_C_D)       -0.061    48.733    vga_contoller_inst/rgb_buf_reg[1][1921][2]
  -------------------------------------------------------------------
                         required time                         48.733    
                         arrival time                         -40.073    
  -------------------------------------------------------------------
                         slack                                  8.659    

Slack (MET) :             8.665ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[0][1981][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_40_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        16.023ns  (logic 0.580ns (3.620%)  route 15.443ns (96.380%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 48.615 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 24.046 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.558    24.046    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    24.502 r  gpu/raster1/rgb_reg[5]/Q
                         net (fo=51, routed)         10.547    35.050    gpu/raster1/rgb_reg_n_0_[5]
    SLICE_X44Y133        LUT3 (Prop_lut3_I2_O)        0.124    35.174 r  gpu/raster1/rgb_buf[1][1920][2]_i_1/O
                         net (fo=128, routed)         4.895    40.069    vga_contoller_inst/rgb_buf_reg[0][1933][5]_0[2]
    SLICE_X47Y147        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][1981][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.610    48.615    vga_contoller_inst/clk_20
    SLICE_X47Y147        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][1981][2]/C
                         clock pessimism              0.398    49.013    
                         clock uncertainty           -0.218    48.795    
    SLICE_X47Y147        FDRE (Setup_fdre_C_D)       -0.061    48.734    vga_contoller_inst/rgb_buf_reg[0][1981][2]
  -------------------------------------------------------------------
                         required time                         48.734    
                         arrival time                         -40.069    
  -------------------------------------------------------------------
                         slack                                  8.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[0][2498][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.186ns (26.236%)  route 0.523ns (73.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.558    -0.623    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  gpu/raster1/rgb_reg[1]/Q
                         net (fo=51, routed)          0.412    -0.071    gpu/raster1/rgb_reg_n_0_[1]
    SLICE_X41Y31         LUT3 (Prop_lut3_I2_O)        0.045    -0.026 r  gpu/raster1/rgb_buf[1][2497][0]_i_1/O
                         net (fo=8, routed)           0.111     0.086    vga_contoller_inst/rgb_buf_reg[1][2499][5]_0[0]
    SLICE_X42Y31         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2498][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.824    -0.866    vga_contoller_inst/clk_20
    SLICE_X42Y31         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2498][0]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.218    -0.092    
    SLICE_X42Y31         FDRE (Hold_fdre_C_D)         0.059    -0.033    vga_contoller_inst/rgb_buf_reg[0][2498][0]
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][548][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.100%)  route 0.555ns (74.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.558    -0.623    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  gpu/raster1/rgb_reg[4]/Q
                         net (fo=51, routed)          0.360    -0.123    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X43Y34         LUT3 (Prop_lut3_I2_O)        0.045    -0.078 r  gpu/raster1/rgb_buf[0][556][5]_i_2/O
                         net (fo=64, routed)          0.195     0.118    vga_contoller_inst/rgb_buf_reg[0][556][5]_0[5]
    SLICE_X43Y35         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][548][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.828    -0.862    vga_contoller_inst/clk_20
    SLICE_X43Y35         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][548][5]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.218    -0.088    
    SLICE_X43Y35         FDRE (Hold_fdre_C_D)         0.070    -0.018    vga_contoller_inst/rgb_buf_reg[1][548][5]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[0][2306][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.189ns (27.612%)  route 0.495ns (72.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.559    -0.622    gpu/raster1/clk_40
    SLICE_X28Y34         FDRE                                         r  gpu/raster1/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  gpu/raster1/rgb_reg[0]/Q
                         net (fo=51, routed)          0.297    -0.184    gpu/raster1/rgb_reg_n_0_[0]
    SLICE_X29Y42         LUT3 (Prop_lut3_I2_O)        0.048    -0.136 r  gpu/raster1/rgb_buf[1][2304][3]_i_1/O
                         net (fo=128, routed)         0.198     0.062    vga_contoller_inst/rgb_buf_reg[1][2367][5]_0[3]
    SLICE_X28Y41         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2306][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.832    -0.858    vga_contoller_inst/clk_20
    SLICE_X28Y41         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2306][3]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.218    -0.084    
    SLICE_X28Y41         FDRE (Hold_fdre_C_D)         0.010    -0.074    vga_contoller_inst/rgb_buf_reg[0][2306][3]
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[0][2307][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.189ns (26.082%)  route 0.536ns (73.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.559    -0.622    gpu/raster1/clk_40
    SLICE_X28Y34         FDRE                                         r  gpu/raster1/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  gpu/raster1/rgb_reg[0]/Q
                         net (fo=51, routed)          0.297    -0.184    gpu/raster1/rgb_reg_n_0_[0]
    SLICE_X29Y42         LUT3 (Prop_lut3_I2_O)        0.048    -0.136 r  gpu/raster1/rgb_buf[1][2304][3]_i_1/O
                         net (fo=128, routed)         0.239     0.102    vga_contoller_inst/rgb_buf_reg[1][2367][5]_0[3]
    SLICE_X29Y42         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2307][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.832    -0.858    vga_contoller_inst/clk_20
    SLICE_X29Y42         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2307][3]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.218    -0.084    
    SLICE_X29Y42         FDRE (Hold_fdre_C_D)         0.010    -0.074    vga_contoller_inst/rgb_buf_reg[0][2307][3]
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2498][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.741%)  route 0.537ns (74.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.558    -0.623    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  gpu/raster1/rgb_reg[4]/Q
                         net (fo=51, routed)          0.360    -0.123    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X43Y34         LUT3 (Prop_lut3_I2_O)        0.045    -0.078 r  gpu/raster1/rgb_buf[1][2497][5]_i_2/O
                         net (fo=8, routed)           0.177     0.099    vga_contoller_inst/rgb_buf_reg[1][2499][5]_0[5]
    SLICE_X41Y32         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2498][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.825    -0.865    vga_contoller_inst/clk_20
    SLICE_X41Y32         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2498][5]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.218    -0.091    
    SLICE_X41Y32         FDRE (Hold_fdre_C_D)         0.011    -0.080    vga_contoller_inst/rgb_buf_reg[1][2498][5]
  -------------------------------------------------------------------
                         required time                          0.080    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][544][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.186ns (23.418%)  route 0.608ns (76.582%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.558    -0.623    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  gpu/raster1/rgb_reg[4]/Q
                         net (fo=51, routed)          0.360    -0.123    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X43Y34         LUT3 (Prop_lut3_I2_O)        0.045    -0.078 r  gpu/raster1/rgb_buf[0][556][5]_i_2/O
                         net (fo=64, routed)          0.248     0.171    vga_contoller_inst/rgb_buf_reg[0][556][5]_0[5]
    SLICE_X47Y34         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][544][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.828    -0.862    vga_contoller_inst/clk_20
    SLICE_X47Y34         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][544][5]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.218    -0.088    
    SLICE_X47Y34         FDRE (Hold_fdre_C_D)         0.070    -0.018    vga_contoller_inst/rgb_buf_reg[1][544][5]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2310][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.189ns (25.357%)  route 0.556ns (74.644%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.559    -0.622    gpu/raster1/clk_40
    SLICE_X28Y34         FDRE                                         r  gpu/raster1/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  gpu/raster1/rgb_reg[0]/Q
                         net (fo=51, routed)          0.297    -0.184    gpu/raster1/rgb_reg_n_0_[0]
    SLICE_X29Y42         LUT3 (Prop_lut3_I2_O)        0.048    -0.136 r  gpu/raster1/rgb_buf[1][2304][3]_i_1/O
                         net (fo=128, routed)         0.259     0.123    vga_contoller_inst/rgb_buf_reg[1][2367][5]_0[3]
    SLICE_X28Y40         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2310][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.832    -0.858    vga_contoller_inst/clk_20
    SLICE_X28Y40         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2310][3]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.218    -0.084    
    SLICE_X28Y40         FDRE (Hold_fdre_C_D)         0.010    -0.074    vga_contoller_inst/rgb_buf_reg[1][2310][3]
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2311][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.189ns (25.285%)  route 0.558ns (74.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.559    -0.622    gpu/raster1/clk_40
    SLICE_X28Y34         FDRE                                         r  gpu/raster1/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  gpu/raster1/rgb_reg[0]/Q
                         net (fo=51, routed)          0.297    -0.184    gpu/raster1/rgb_reg_n_0_[0]
    SLICE_X29Y42         LUT3 (Prop_lut3_I2_O)        0.048    -0.136 r  gpu/raster1/rgb_buf[1][2304][3]_i_1/O
                         net (fo=128, routed)         0.261     0.125    vga_contoller_inst/rgb_buf_reg[1][2367][5]_0[3]
    SLICE_X31Y40         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2311][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.831    -0.859    vga_contoller_inst/clk_20
    SLICE_X31Y40         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2311][3]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.218    -0.085    
    SLICE_X31Y40         FDRE (Hold_fdre_C_D)         0.010    -0.075    vga_contoller_inst/rgb_buf_reg[1][2311][3]
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2309][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.189ns (25.285%)  route 0.558ns (74.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.559    -0.622    gpu/raster1/clk_40
    SLICE_X28Y34         FDRE                                         r  gpu/raster1/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  gpu/raster1/rgb_reg[0]/Q
                         net (fo=51, routed)          0.297    -0.184    gpu/raster1/rgb_reg_n_0_[0]
    SLICE_X29Y42         LUT3 (Prop_lut3_I2_O)        0.048    -0.136 r  gpu/raster1/rgb_buf[1][2304][3]_i_1/O
                         net (fo=128, routed)         0.261     0.125    vga_contoller_inst/rgb_buf_reg[1][2367][5]_0[3]
    SLICE_X30Y40         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2309][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.831    -0.859    vga_contoller_inst/clk_20
    SLICE_X30Y40         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2309][3]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.218    -0.085    
    SLICE_X30Y40         FDRE (Hold_fdre_C_D)         0.001    -0.084    vga_contoller_inst/rgb_buf_reg[1][2309][3]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[0][2498][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.515%)  route 0.573ns (75.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.558    -0.623    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  gpu/raster1/rgb_reg[4]/Q
                         net (fo=51, routed)          0.360    -0.123    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X43Y34         LUT3 (Prop_lut3_I2_O)        0.045    -0.078 r  gpu/raster1/rgb_buf[1][2497][5]_i_2/O
                         net (fo=8, routed)           0.213     0.135    vga_contoller_inst/rgb_buf_reg[1][2499][5]_0[5]
    SLICE_X42Y31         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2498][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.824    -0.866    vga_contoller_inst/clk_20
    SLICE_X42Y31         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2498][5]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.218    -0.092    
    SLICE_X42Y31         FDRE (Hold_fdre_C_D)        -0.003    -0.095    vga_contoller_inst/rgb_buf_reg[0][2498][5]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.231    





---------------------------------------------------------------------------------------------------
From Clock:  clk_20_clk_wiz_0_1
  To Clock:  clk_20_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.364ns  (required time - arrival time)
  Source:                 gpu/vga_data_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2023][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.226ns  (logic 0.609ns (1.950%)  route 30.617ns (98.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 48.621 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.551    -0.961    gpu/clk_20
    SLICE_X33Y28         FDRE                                         r  gpu/vga_data_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  gpu/vga_data_valid_out_reg/Q
                         net (fo=3606, routed)       29.989    29.484    vga_contoller_inst/vga_data_valid
    SLICE_X14Y146        LUT4 (Prop_lut4_I0_O)        0.153    29.637 r  vga_contoller_inst/rgb_buf[1][2023][5]_i_1/O
                         net (fo=6, routed)           0.628    30.266    vga_contoller_inst/rgb_buf[1][2023][5]_i_1_n_0
    SLICE_X14Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.616    48.621    vga_contoller_inst/clk_20
    SLICE_X14Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][0]/C
                         clock pessimism              0.484    49.104    
                         clock uncertainty           -0.098    49.006    
    SLICE_X14Y149        FDRE (Setup_fdre_C_CE)      -0.376    48.630    vga_contoller_inst/rgb_buf_reg[1][2023][0]
  -------------------------------------------------------------------
                         required time                         48.630    
                         arrival time                         -30.266    
  -------------------------------------------------------------------
                         slack                                 18.364    

Slack (MET) :             18.364ns  (required time - arrival time)
  Source:                 gpu/vga_data_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2023][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.226ns  (logic 0.609ns (1.950%)  route 30.617ns (98.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 48.621 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.551    -0.961    gpu/clk_20
    SLICE_X33Y28         FDRE                                         r  gpu/vga_data_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  gpu/vga_data_valid_out_reg/Q
                         net (fo=3606, routed)       29.989    29.484    vga_contoller_inst/vga_data_valid
    SLICE_X14Y146        LUT4 (Prop_lut4_I0_O)        0.153    29.637 r  vga_contoller_inst/rgb_buf[1][2023][5]_i_1/O
                         net (fo=6, routed)           0.628    30.266    vga_contoller_inst/rgb_buf[1][2023][5]_i_1_n_0
    SLICE_X14Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.616    48.621    vga_contoller_inst/clk_20
    SLICE_X14Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][1]/C
                         clock pessimism              0.484    49.104    
                         clock uncertainty           -0.098    49.006    
    SLICE_X14Y149        FDRE (Setup_fdre_C_CE)      -0.376    48.630    vga_contoller_inst/rgb_buf_reg[1][2023][1]
  -------------------------------------------------------------------
                         required time                         48.630    
                         arrival time                         -30.266    
  -------------------------------------------------------------------
                         slack                                 18.364    

Slack (MET) :             18.364ns  (required time - arrival time)
  Source:                 gpu/vga_data_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2023][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.226ns  (logic 0.609ns (1.950%)  route 30.617ns (98.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 48.621 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.551    -0.961    gpu/clk_20
    SLICE_X33Y28         FDRE                                         r  gpu/vga_data_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  gpu/vga_data_valid_out_reg/Q
                         net (fo=3606, routed)       29.989    29.484    vga_contoller_inst/vga_data_valid
    SLICE_X14Y146        LUT4 (Prop_lut4_I0_O)        0.153    29.637 r  vga_contoller_inst/rgb_buf[1][2023][5]_i_1/O
                         net (fo=6, routed)           0.628    30.266    vga_contoller_inst/rgb_buf[1][2023][5]_i_1_n_0
    SLICE_X14Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.616    48.621    vga_contoller_inst/clk_20
    SLICE_X14Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][3]/C
                         clock pessimism              0.484    49.104    
                         clock uncertainty           -0.098    49.006    
    SLICE_X14Y149        FDRE (Setup_fdre_C_CE)      -0.376    48.630    vga_contoller_inst/rgb_buf_reg[1][2023][3]
  -------------------------------------------------------------------
                         required time                         48.630    
                         arrival time                         -30.266    
  -------------------------------------------------------------------
                         slack                                 18.364    

Slack (MET) :             18.364ns  (required time - arrival time)
  Source:                 gpu/vga_data_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2023][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.226ns  (logic 0.609ns (1.950%)  route 30.617ns (98.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 48.621 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.551    -0.961    gpu/clk_20
    SLICE_X33Y28         FDRE                                         r  gpu/vga_data_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  gpu/vga_data_valid_out_reg/Q
                         net (fo=3606, routed)       29.989    29.484    vga_contoller_inst/vga_data_valid
    SLICE_X14Y146        LUT4 (Prop_lut4_I0_O)        0.153    29.637 r  vga_contoller_inst/rgb_buf[1][2023][5]_i_1/O
                         net (fo=6, routed)           0.628    30.266    vga_contoller_inst/rgb_buf[1][2023][5]_i_1_n_0
    SLICE_X14Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.616    48.621    vga_contoller_inst/clk_20
    SLICE_X14Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][5]/C
                         clock pessimism              0.484    49.104    
                         clock uncertainty           -0.098    49.006    
    SLICE_X14Y149        FDRE (Setup_fdre_C_CE)      -0.376    48.630    vga_contoller_inst/rgb_buf_reg[1][2023][5]
  -------------------------------------------------------------------
                         required time                         48.630    
                         arrival time                         -30.266    
  -------------------------------------------------------------------
                         slack                                 18.364    

Slack (MET) :             18.366ns  (required time - arrival time)
  Source:                 gpu/vga_data_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2023][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.224ns  (logic 0.609ns (1.950%)  route 30.615ns (98.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 48.621 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.551    -0.961    gpu/clk_20
    SLICE_X33Y28         FDRE                                         r  gpu/vga_data_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  gpu/vga_data_valid_out_reg/Q
                         net (fo=3606, routed)       29.989    29.484    vga_contoller_inst/vga_data_valid
    SLICE_X14Y146        LUT4 (Prop_lut4_I0_O)        0.153    29.637 r  vga_contoller_inst/rgb_buf[1][2023][5]_i_1/O
                         net (fo=6, routed)           0.626    30.264    vga_contoller_inst/rgb_buf[1][2023][5]_i_1_n_0
    SLICE_X14Y148        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.616    48.621    vga_contoller_inst/clk_20
    SLICE_X14Y148        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][2]/C
                         clock pessimism              0.484    49.104    
                         clock uncertainty           -0.098    49.006    
    SLICE_X14Y148        FDRE (Setup_fdre_C_CE)      -0.376    48.630    vga_contoller_inst/rgb_buf_reg[1][2023][2]
  -------------------------------------------------------------------
                         required time                         48.630    
                         arrival time                         -30.264    
  -------------------------------------------------------------------
                         slack                                 18.366    

Slack (MET) :             18.366ns  (required time - arrival time)
  Source:                 gpu/vga_data_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2023][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.224ns  (logic 0.609ns (1.950%)  route 30.615ns (98.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 48.621 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.551    -0.961    gpu/clk_20
    SLICE_X33Y28         FDRE                                         r  gpu/vga_data_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  gpu/vga_data_valid_out_reg/Q
                         net (fo=3606, routed)       29.989    29.484    vga_contoller_inst/vga_data_valid
    SLICE_X14Y146        LUT4 (Prop_lut4_I0_O)        0.153    29.637 r  vga_contoller_inst/rgb_buf[1][2023][5]_i_1/O
                         net (fo=6, routed)           0.626    30.264    vga_contoller_inst/rgb_buf[1][2023][5]_i_1_n_0
    SLICE_X14Y148        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.616    48.621    vga_contoller_inst/clk_20
    SLICE_X14Y148        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][4]/C
                         clock pessimism              0.484    49.104    
                         clock uncertainty           -0.098    49.006    
    SLICE_X14Y148        FDRE (Setup_fdre_C_CE)      -0.376    48.630    vga_contoller_inst/rgb_buf_reg[1][2023][4]
  -------------------------------------------------------------------
                         required time                         48.630    
                         arrival time                         -30.264    
  -------------------------------------------------------------------
                         slack                                 18.366    

Slack (MET) :             18.545ns  (required time - arrival time)
  Source:                 gpu/vga_data_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2020][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        30.992ns  (logic 0.606ns (1.955%)  route 30.387ns (98.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 48.621 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.551    -0.961    gpu/clk_20
    SLICE_X33Y28         FDRE                                         r  gpu/vga_data_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  gpu/vga_data_valid_out_reg/Q
                         net (fo=3606, routed)       29.718    29.213    vga_contoller_inst/vga_data_valid
    SLICE_X12Y147        LUT4 (Prop_lut4_I0_O)        0.150    29.363 r  vga_contoller_inst/rgb_buf[1][2020][5]_i_1/O
                         net (fo=6, routed)           0.669    30.032    vga_contoller_inst/rgb_buf[1][2020][5]_i_1_n_0
    SLICE_X11Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2020][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.616    48.621    vga_contoller_inst/clk_20
    SLICE_X11Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2020][5]/C
                         clock pessimism              0.484    49.104    
                         clock uncertainty           -0.098    49.006    
    SLICE_X11Y149        FDRE (Setup_fdre_C_CE)      -0.429    48.577    vga_contoller_inst/rgb_buf_reg[1][2020][5]
  -------------------------------------------------------------------
                         required time                         48.577    
                         arrival time                         -30.032    
  -------------------------------------------------------------------
                         slack                                 18.545    

Slack (MET) :             18.732ns  (required time - arrival time)
  Source:                 gpu/vga_data_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[0][2029][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.028ns  (logic 0.580ns (1.869%)  route 30.448ns (98.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 48.619 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.551    -0.961    gpu/clk_20
    SLICE_X33Y28         FDRE                                         r  gpu/vga_data_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  gpu/vga_data_valid_out_reg/Q
                         net (fo=3606, routed)       29.839    29.334    vga_contoller_inst/vga_data_valid
    SLICE_X20Y147        LUT5 (Prop_lut5_I1_O)        0.124    29.458 r  vga_contoller_inst/rgb_buf[0][2029][5]_i_1/O
                         net (fo=6, routed)           0.609    30.067    vga_contoller_inst/rgb_buf[0][2029][5]_i_1_n_0
    SLICE_X21Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2029][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.614    48.619    vga_contoller_inst/clk_20
    SLICE_X21Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2029][0]/C
                         clock pessimism              0.484    49.102    
                         clock uncertainty           -0.098    49.004    
    SLICE_X21Y149        FDRE (Setup_fdre_C_CE)      -0.205    48.799    vga_contoller_inst/rgb_buf_reg[0][2029][0]
  -------------------------------------------------------------------
                         required time                         48.799    
                         arrival time                         -30.067    
  -------------------------------------------------------------------
                         slack                                 18.732    

Slack (MET) :             18.732ns  (required time - arrival time)
  Source:                 gpu/vga_data_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[0][2029][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.028ns  (logic 0.580ns (1.869%)  route 30.448ns (98.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 48.619 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.551    -0.961    gpu/clk_20
    SLICE_X33Y28         FDRE                                         r  gpu/vga_data_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  gpu/vga_data_valid_out_reg/Q
                         net (fo=3606, routed)       29.839    29.334    vga_contoller_inst/vga_data_valid
    SLICE_X20Y147        LUT5 (Prop_lut5_I1_O)        0.124    29.458 r  vga_contoller_inst/rgb_buf[0][2029][5]_i_1/O
                         net (fo=6, routed)           0.609    30.067    vga_contoller_inst/rgb_buf[0][2029][5]_i_1_n_0
    SLICE_X21Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2029][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.614    48.619    vga_contoller_inst/clk_20
    SLICE_X21Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2029][1]/C
                         clock pessimism              0.484    49.102    
                         clock uncertainty           -0.098    49.004    
    SLICE_X21Y149        FDRE (Setup_fdre_C_CE)      -0.205    48.799    vga_contoller_inst/rgb_buf_reg[0][2029][1]
  -------------------------------------------------------------------
                         required time                         48.799    
                         arrival time                         -30.067    
  -------------------------------------------------------------------
                         slack                                 18.732    

Slack (MET) :             18.732ns  (required time - arrival time)
  Source:                 gpu/vga_data_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[0][2029][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.028ns  (logic 0.580ns (1.869%)  route 30.448ns (98.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 48.619 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.551    -0.961    gpu/clk_20
    SLICE_X33Y28         FDRE                                         r  gpu/vga_data_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  gpu/vga_data_valid_out_reg/Q
                         net (fo=3606, routed)       29.839    29.334    vga_contoller_inst/vga_data_valid
    SLICE_X20Y147        LUT5 (Prop_lut5_I1_O)        0.124    29.458 r  vga_contoller_inst/rgb_buf[0][2029][5]_i_1/O
                         net (fo=6, routed)           0.609    30.067    vga_contoller_inst/rgb_buf[0][2029][5]_i_1_n_0
    SLICE_X21Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2029][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.614    48.619    vga_contoller_inst/clk_20
    SLICE_X21Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2029][2]/C
                         clock pessimism              0.484    49.102    
                         clock uncertainty           -0.098    49.004    
    SLICE_X21Y149        FDRE (Setup_fdre_C_CE)      -0.205    48.799    vga_contoller_inst/rgb_buf_reg[0][2029][2]
  -------------------------------------------------------------------
                         required time                         48.799    
                         arrival time                         -30.067    
  -------------------------------------------------------------------
                         slack                                 18.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/write_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.433%)  route 0.098ns (34.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.564    -0.617    vga_contoller_inst/clk_20
    SLICE_X32Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  vga_contoller_inst/write_y_reg[3]/Q
                         net (fo=11, routed)          0.098    -0.378    vga_contoller_inst/write_y_reg_n_0_[3]
    SLICE_X33Y0          LUT6 (Prop_lut6_I1_O)        0.045    -0.333 r  vga_contoller_inst/write_y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    vga_contoller_inst/write_y[5]_i_1_n_0
    SLICE_X33Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.833    -0.857    vga_contoller_inst/clk_20
    SLICE_X33Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[5]/C
                         clock pessimism              0.252    -0.604    
                         clock uncertainty            0.098    -0.506    
    SLICE_X33Y0          FDRE (Hold_fdre_C_D)         0.092    -0.414    vga_contoller_inst/write_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/write_y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.912%)  route 0.105ns (36.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.564    -0.617    vga_contoller_inst/clk_20
    SLICE_X33Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  vga_contoller_inst/write_y_reg[7]/Q
                         net (fo=6, routed)           0.105    -0.371    vga_contoller_inst/write_y_reg_n_0_[7]
    SLICE_X32Y0          LUT6 (Prop_lut6_I5_O)        0.045    -0.326 r  vga_contoller_inst/write_y[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.326    vga_contoller_inst/write_y[9]_i_2_n_0
    SLICE_X32Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.833    -0.857    vga_contoller_inst/clk_20
    SLICE_X32Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[9]/C
                         clock pessimism              0.252    -0.604    
                         clock uncertainty            0.098    -0.506    
    SLICE_X32Y0          FDRE (Hold_fdre_C_D)         0.091    -0.415    vga_contoller_inst/write_y_reg[9]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/write_x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.258ns (44.676%)  route 0.319ns (55.324%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.564    -0.617    vga_contoller_inst/clk_20
    SLICE_X38Y1          FDRE                                         r  vga_contoller_inst/write_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.453 f  vga_contoller_inst/write_x_reg[3]/Q
                         net (fo=6, routed)           0.173    -0.281    vga_contoller_inst/write_x[3]
    SLICE_X36Y0          LUT6 (Prop_lut6_I4_O)        0.045    -0.236 r  vga_contoller_inst/write_x[7]_i_2/O
                         net (fo=2, routed)           0.147    -0.089    vga_contoller_inst/write_x[7]_i_2_n_0
    SLICE_X35Y0          LUT3 (Prop_lut3_I2_O)        0.049    -0.040 r  vga_contoller_inst/write_x[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.040    vga_contoller_inst/write_x[7]_i_1_n_0
    SLICE_X35Y0          FDRE                                         r  vga_contoller_inst/write_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.832    -0.858    vga_contoller_inst/clk_20
    SLICE_X35Y0          FDRE                                         r  vga_contoller_inst/write_x_reg[7]/C
                         clock pessimism              0.503    -0.354    
                         clock uncertainty            0.098    -0.256    
    SLICE_X35Y0          FDRE (Hold_fdre_C_D)         0.107    -0.149    vga_contoller_inst/write_x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/write_x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.254ns (44.290%)  route 0.319ns (55.710%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.564    -0.617    vga_contoller_inst/clk_20
    SLICE_X38Y1          FDRE                                         r  vga_contoller_inst/write_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.453 f  vga_contoller_inst/write_x_reg[3]/Q
                         net (fo=6, routed)           0.173    -0.281    vga_contoller_inst/write_x[3]
    SLICE_X36Y0          LUT6 (Prop_lut6_I4_O)        0.045    -0.236 r  vga_contoller_inst/write_x[7]_i_2/O
                         net (fo=2, routed)           0.147    -0.089    vga_contoller_inst/write_x[7]_i_2_n_0
    SLICE_X35Y0          LUT2 (Prop_lut2_I0_O)        0.045    -0.044 r  vga_contoller_inst/write_x[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.044    vga_contoller_inst/write_x[6]_i_1_n_0
    SLICE_X35Y0          FDRE                                         r  vga_contoller_inst/write_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.832    -0.858    vga_contoller_inst/clk_20
    SLICE_X35Y0          FDRE                                         r  vga_contoller_inst/write_x_reg[6]/C
                         clock pessimism              0.503    -0.354    
                         clock uncertainty            0.098    -0.256    
    SLICE_X35Y0          FDRE (Hold_fdre_C_D)         0.092    -0.164    vga_contoller_inst/write_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/write_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.874%)  route 0.147ns (44.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.564    -0.617    vga_contoller_inst/clk_20
    SLICE_X31Y0          FDRE                                         r  vga_contoller_inst/write_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  vga_contoller_inst/write_x_reg[5]/Q
                         net (fo=7, routed)           0.147    -0.329    vga_contoller_inst/write_x[5]
    SLICE_X31Y0          LUT6 (Prop_lut6_I0_O)        0.045    -0.284 r  vga_contoller_inst/write_x[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    vga_contoller_inst/write_x[5]_i_1_n_0
    SLICE_X31Y0          FDRE                                         r  vga_contoller_inst/write_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.833    -0.857    vga_contoller_inst/clk_20
    SLICE_X31Y0          FDRE                                         r  vga_contoller_inst/write_x_reg[5]/C
                         clock pessimism              0.239    -0.617    
                         clock uncertainty            0.098    -0.519    
    SLICE_X31Y0          FDRE (Hold_fdre_C_D)         0.092    -0.427    vga_contoller_inst/write_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/write_y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.187ns (50.504%)  route 0.183ns (49.496%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.564    -0.617    vga_contoller_inst/clk_20
    SLICE_X32Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  vga_contoller_inst/write_y_reg[1]/Q
                         net (fo=12, routed)          0.183    -0.293    vga_contoller_inst/write_y_reg_n_0_[1]
    SLICE_X33Y0          LUT4 (Prop_lut4_I1_O)        0.046    -0.247 r  vga_contoller_inst/write_y[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    vga_contoller_inst/write_y[2]_i_1_n_0
    SLICE_X33Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.833    -0.857    vga_contoller_inst/clk_20
    SLICE_X33Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[2]/C
                         clock pessimism              0.252    -0.604    
                         clock uncertainty            0.098    -0.506    
    SLICE_X33Y0          FDRE (Hold_fdre_C_D)         0.107    -0.399    vga_contoller_inst/write_y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 gpu/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (53.997%)  route 0.158ns (46.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.554    -0.627    gpu/clk_20
    SLICE_X39Y20         FDRE                                         r  gpu/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  gpu/x_reg[1]/Q
                         net (fo=9, routed)           0.158    -0.328    gpu/x[1]
    SLICE_X39Y20         LUT6 (Prop_lut6_I3_O)        0.045    -0.283 r  gpu/x[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    gpu/x[5]_i_1_n_0
    SLICE_X39Y20         FDRE                                         r  gpu/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.821    -0.869    gpu/clk_20
    SLICE_X39Y20         FDRE                                         r  gpu/x_reg[5]/C
                         clock pessimism              0.241    -0.627    
                         clock uncertainty            0.098    -0.529    
    SLICE_X39Y20         FDRE (Hold_fdre_C_D)         0.092    -0.437    gpu/x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/write_y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.985%)  route 0.179ns (49.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.564    -0.617    vga_contoller_inst/clk_20
    SLICE_X33Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  vga_contoller_inst/write_y_reg[0]/Q
                         net (fo=12, routed)          0.179    -0.298    vga_contoller_inst/write_y_reg_n_0_[0]
    SLICE_X32Y0          LUT2 (Prop_lut2_I1_O)        0.045    -0.253 r  vga_contoller_inst/write_y[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    vga_contoller_inst/write_y[1]_i_1_n_0
    SLICE_X32Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.833    -0.857    vga_contoller_inst/clk_20
    SLICE_X32Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[1]/C
                         clock pessimism              0.252    -0.604    
                         clock uncertainty            0.098    -0.506    
    SLICE_X32Y0          FDRE (Hold_fdre_C_D)         0.092    -0.414    vga_contoller_inst/write_y_reg[1]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 gpu/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.210ns (54.872%)  route 0.173ns (45.128%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.554    -0.627    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  gpu/x_reg[0]/Q
                         net (fo=11, routed)          0.173    -0.291    gpu/x[0]
    SLICE_X39Y20         LUT3 (Prop_lut3_I1_O)        0.046    -0.245 r  gpu/x[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    gpu/x[2]_i_1_n_0
    SLICE_X39Y20         FDRE                                         r  gpu/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.821    -0.869    gpu/clk_20
    SLICE_X39Y20         FDRE                                         r  gpu/x_reg[2]/C
                         clock pessimism              0.254    -0.614    
                         clock uncertainty            0.098    -0.516    
    SLICE_X39Y20         FDRE (Hold_fdre_C_D)         0.107    -0.409    gpu/x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 gpu/x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.554    -0.627    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  gpu/x_reg[7]/Q
                         net (fo=12, routed)          0.187    -0.276    gpu/x[7]
    SLICE_X38Y20         LUT4 (Prop_lut4_I2_O)        0.043    -0.233 r  gpu/x[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    gpu/x[9]_i_1_n_0
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.821    -0.869    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[9]/C
                         clock pessimism              0.241    -0.627    
                         clock uncertainty            0.098    -0.529    
    SLICE_X38Y20         FDRE (Hold_fdre_C_D)         0.131    -0.398    gpu/x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.165    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25_clk_wiz_0_1
  To Clock:  clk_20_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][228][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_25_clk_wiz_0_1 rise@40.000ns)
  Data Path Delay:        7.228ns  (logic 0.672ns (9.297%)  route 6.556ns (90.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 48.525 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 39.034 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.546    39.034    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518    39.552 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       6.036    45.588    vga_contoller_inst/pingpong
    SLICE_X59Y4          LUT5 (Prop_lut5_I4_O)        0.154    45.742 r  vga_contoller_inst/rgb_buf[1][228][5]_i_1/O
                         net (fo=6, routed)           0.521    46.262    vga_contoller_inst/rgb_buf[1][228][5]_i_1_n_0
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.520    48.525    vga_contoller_inst/clk_20
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][0]/C
                         clock pessimism              0.398    48.923    
                         clock uncertainty           -0.218    48.705    
    SLICE_X65Y0          FDRE (Setup_fdre_C_CE)      -0.408    48.297    vga_contoller_inst/rgb_buf_reg[1][228][0]
  -------------------------------------------------------------------
                         required time                         48.297    
                         arrival time                         -46.262    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][228][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_25_clk_wiz_0_1 rise@40.000ns)
  Data Path Delay:        7.228ns  (logic 0.672ns (9.297%)  route 6.556ns (90.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 48.525 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 39.034 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.546    39.034    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518    39.552 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       6.036    45.588    vga_contoller_inst/pingpong
    SLICE_X59Y4          LUT5 (Prop_lut5_I4_O)        0.154    45.742 r  vga_contoller_inst/rgb_buf[1][228][5]_i_1/O
                         net (fo=6, routed)           0.521    46.262    vga_contoller_inst/rgb_buf[1][228][5]_i_1_n_0
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.520    48.525    vga_contoller_inst/clk_20
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][1]/C
                         clock pessimism              0.398    48.923    
                         clock uncertainty           -0.218    48.705    
    SLICE_X65Y0          FDRE (Setup_fdre_C_CE)      -0.408    48.297    vga_contoller_inst/rgb_buf_reg[1][228][1]
  -------------------------------------------------------------------
                         required time                         48.297    
                         arrival time                         -46.262    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][228][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_25_clk_wiz_0_1 rise@40.000ns)
  Data Path Delay:        7.228ns  (logic 0.672ns (9.297%)  route 6.556ns (90.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 48.525 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 39.034 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.546    39.034    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518    39.552 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       6.036    45.588    vga_contoller_inst/pingpong
    SLICE_X59Y4          LUT5 (Prop_lut5_I4_O)        0.154    45.742 r  vga_contoller_inst/rgb_buf[1][228][5]_i_1/O
                         net (fo=6, routed)           0.521    46.262    vga_contoller_inst/rgb_buf[1][228][5]_i_1_n_0
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.520    48.525    vga_contoller_inst/clk_20
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][2]/C
                         clock pessimism              0.398    48.923    
                         clock uncertainty           -0.218    48.705    
    SLICE_X65Y0          FDRE (Setup_fdre_C_CE)      -0.408    48.297    vga_contoller_inst/rgb_buf_reg[1][228][2]
  -------------------------------------------------------------------
                         required time                         48.297    
                         arrival time                         -46.262    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][228][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_25_clk_wiz_0_1 rise@40.000ns)
  Data Path Delay:        7.228ns  (logic 0.672ns (9.297%)  route 6.556ns (90.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 48.525 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 39.034 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.546    39.034    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518    39.552 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       6.036    45.588    vga_contoller_inst/pingpong
    SLICE_X59Y4          LUT5 (Prop_lut5_I4_O)        0.154    45.742 r  vga_contoller_inst/rgb_buf[1][228][5]_i_1/O
                         net (fo=6, routed)           0.521    46.262    vga_contoller_inst/rgb_buf[1][228][5]_i_1_n_0
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.520    48.525    vga_contoller_inst/clk_20
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][3]/C
                         clock pessimism              0.398    48.923    
                         clock uncertainty           -0.218    48.705    
    SLICE_X65Y0          FDRE (Setup_fdre_C_CE)      -0.408    48.297    vga_contoller_inst/rgb_buf_reg[1][228][3]
  -------------------------------------------------------------------
                         required time                         48.297    
                         arrival time                         -46.262    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][228][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_25_clk_wiz_0_1 rise@40.000ns)
  Data Path Delay:        7.228ns  (logic 0.672ns (9.297%)  route 6.556ns (90.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 48.525 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 39.034 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.546    39.034    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518    39.552 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       6.036    45.588    vga_contoller_inst/pingpong
    SLICE_X59Y4          LUT5 (Prop_lut5_I4_O)        0.154    45.742 r  vga_contoller_inst/rgb_buf[1][228][5]_i_1/O
                         net (fo=6, routed)           0.521    46.262    vga_contoller_inst/rgb_buf[1][228][5]_i_1_n_0
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.520    48.525    vga_contoller_inst/clk_20
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][4]/C
                         clock pessimism              0.398    48.923    
                         clock uncertainty           -0.218    48.705    
    SLICE_X65Y0          FDRE (Setup_fdre_C_CE)      -0.408    48.297    vga_contoller_inst/rgb_buf_reg[1][228][4]
  -------------------------------------------------------------------
                         required time                         48.297    
                         arrival time                         -46.262    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][228][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_25_clk_wiz_0_1 rise@40.000ns)
  Data Path Delay:        7.228ns  (logic 0.672ns (9.297%)  route 6.556ns (90.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 48.525 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 39.034 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.546    39.034    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518    39.552 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       6.036    45.588    vga_contoller_inst/pingpong
    SLICE_X59Y4          LUT5 (Prop_lut5_I4_O)        0.154    45.742 r  vga_contoller_inst/rgb_buf[1][228][5]_i_1/O
                         net (fo=6, routed)           0.521    46.262    vga_contoller_inst/rgb_buf[1][228][5]_i_1_n_0
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.520    48.525    vga_contoller_inst/clk_20
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][5]/C
                         clock pessimism              0.398    48.923    
                         clock uncertainty           -0.218    48.705    
    SLICE_X65Y0          FDRE (Setup_fdre_C_CE)      -0.408    48.297    vga_contoller_inst/rgb_buf_reg[1][228][5]
  -------------------------------------------------------------------
                         required time                         48.297    
                         arrival time                         -46.262    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.097ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][219][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_25_clk_wiz_0_1 rise@40.000ns)
  Data Path Delay:        7.164ns  (logic 0.672ns (9.380%)  route 6.492ns (90.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 48.523 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 39.034 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.546    39.034    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518    39.552 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       6.017    45.569    vga_contoller_inst/pingpong
    SLICE_X59Y2          LUT5 (Prop_lut5_I4_O)        0.154    45.723 r  vga_contoller_inst/rgb_buf[1][219][5]_i_1/O
                         net (fo=6, routed)           0.475    46.198    vga_contoller_inst/rgb_buf[1][219][5]_i_1_n_0
    SLICE_X58Y3          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][219][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.518    48.523    vga_contoller_inst/clk_20
    SLICE_X58Y3          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][219][0]/C
                         clock pessimism              0.398    48.921    
                         clock uncertainty           -0.218    48.703    
    SLICE_X58Y3          FDRE (Setup_fdre_C_CE)      -0.408    48.295    vga_contoller_inst/rgb_buf_reg[1][219][0]
  -------------------------------------------------------------------
                         required time                         48.295    
                         arrival time                         -46.198    
  -------------------------------------------------------------------
                         slack                                  2.097    

Slack (MET) :             2.097ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][219][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_25_clk_wiz_0_1 rise@40.000ns)
  Data Path Delay:        7.164ns  (logic 0.672ns (9.380%)  route 6.492ns (90.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 48.523 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 39.034 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.546    39.034    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518    39.552 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       6.017    45.569    vga_contoller_inst/pingpong
    SLICE_X59Y2          LUT5 (Prop_lut5_I4_O)        0.154    45.723 r  vga_contoller_inst/rgb_buf[1][219][5]_i_1/O
                         net (fo=6, routed)           0.475    46.198    vga_contoller_inst/rgb_buf[1][219][5]_i_1_n_0
    SLICE_X58Y3          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][219][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.518    48.523    vga_contoller_inst/clk_20
    SLICE_X58Y3          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][219][1]/C
                         clock pessimism              0.398    48.921    
                         clock uncertainty           -0.218    48.703    
    SLICE_X58Y3          FDRE (Setup_fdre_C_CE)      -0.408    48.295    vga_contoller_inst/rgb_buf_reg[1][219][1]
  -------------------------------------------------------------------
                         required time                         48.295    
                         arrival time                         -46.198    
  -------------------------------------------------------------------
                         slack                                  2.097    

Slack (MET) :             2.097ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][219][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_25_clk_wiz_0_1 rise@40.000ns)
  Data Path Delay:        7.164ns  (logic 0.672ns (9.380%)  route 6.492ns (90.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 48.523 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 39.034 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.546    39.034    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518    39.552 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       6.017    45.569    vga_contoller_inst/pingpong
    SLICE_X59Y2          LUT5 (Prop_lut5_I4_O)        0.154    45.723 r  vga_contoller_inst/rgb_buf[1][219][5]_i_1/O
                         net (fo=6, routed)           0.475    46.198    vga_contoller_inst/rgb_buf[1][219][5]_i_1_n_0
    SLICE_X58Y3          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][219][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.518    48.523    vga_contoller_inst/clk_20
    SLICE_X58Y3          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][219][2]/C
                         clock pessimism              0.398    48.921    
                         clock uncertainty           -0.218    48.703    
    SLICE_X58Y3          FDRE (Setup_fdre_C_CE)      -0.408    48.295    vga_contoller_inst/rgb_buf_reg[1][219][2]
  -------------------------------------------------------------------
                         required time                         48.295    
                         arrival time                         -46.198    
  -------------------------------------------------------------------
                         slack                                  2.097    

Slack (MET) :             2.097ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][219][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_25_clk_wiz_0_1 rise@40.000ns)
  Data Path Delay:        7.164ns  (logic 0.672ns (9.380%)  route 6.492ns (90.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 48.523 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 39.034 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.546    39.034    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518    39.552 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       6.017    45.569    vga_contoller_inst/pingpong
    SLICE_X59Y2          LUT5 (Prop_lut5_I4_O)        0.154    45.723 r  vga_contoller_inst/rgb_buf[1][219][5]_i_1/O
                         net (fo=6, routed)           0.475    46.198    vga_contoller_inst/rgb_buf[1][219][5]_i_1_n_0
    SLICE_X58Y3          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][219][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.518    48.523    vga_contoller_inst/clk_20
    SLICE_X58Y3          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][219][3]/C
                         clock pessimism              0.398    48.921    
                         clock uncertainty           -0.218    48.703    
    SLICE_X58Y3          FDRE (Setup_fdre_C_CE)      -0.408    48.295    vga_contoller_inst/rgb_buf_reg[1][219][3]
  -------------------------------------------------------------------
                         required time                         48.295    
                         arrival time                         -46.198    
  -------------------------------------------------------------------
                         slack                                  2.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[0][1162][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.209ns (26.968%)  route 0.566ns (73.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.557    -0.624    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.460 f  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       0.378    -0.082    vga_contoller_inst/pingpong
    SLICE_X11Y81         LUT6 (Prop_lut6_I1_O)        0.045    -0.037 r  vga_contoller_inst/rgb_buf[0][1162][5]_i_1/O
                         net (fo=6, routed)           0.188     0.151    vga_contoller_inst/rgb_buf[0][1162][5]_i_1_n_0
    SLICE_X11Y81         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][1162][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.824    -0.865    vga_contoller_inst/clk_20
    SLICE_X11Y81         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][1162][5]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.218    -0.092    
    SLICE_X11Y81         FDRE (Hold_fdre_C_CE)       -0.039    -0.131    vga_contoller_inst/rgb_buf_reg[0][1162][5]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/yc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/vga_ready_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.276ns (30.595%)  route 0.626ns (69.405%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.594    -0.587    vga_contoller_inst/v/clk_25
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.446 f  vga_contoller_inst/v/yc_next_reg[0]/Q
                         net (fo=11, routed)          0.147    -0.299    vga_contoller_inst/v/read_y[0]
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.045    -0.254 r  vga_contoller_inst/v/vga_ready_out_i_5/O
                         net (fo=1, routed)           0.162    -0.092    vga_contoller_inst/v/vga_ready_out_i_5_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I5_O)        0.045    -0.047 r  vga_contoller_inst/v/vga_ready_out_i_2/O
                         net (fo=1, routed)           0.316     0.270    vga_contoller_inst/v/vga_ready_out_i_2_n_0
    SLICE_X11Y43         LUT3 (Prop_lut3_I1_O)        0.045     0.315 r  vga_contoller_inst/v/vga_ready_out_i_1/O
                         net (fo=1, routed)           0.000     0.315    vga_contoller_inst/v_n_0
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.836    -0.854    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.218    -0.080    
    SLICE_X11Y43         FDRE (Hold_fdre_C_D)         0.092     0.012    vga_contoller_inst/vga_ready_out_reg
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[0][1165][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.209ns (24.810%)  route 0.633ns (75.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.557    -0.624    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.460 f  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       0.520     0.059    vga_contoller_inst/pingpong
    SLICE_X13Y79         LUT5 (Prop_lut5_I4_O)        0.045     0.104 r  vga_contoller_inst/rgb_buf[0][1165][5]_i_1/O
                         net (fo=6, routed)           0.114     0.218    vga_contoller_inst/rgb_buf[0][1165][5]_i_1_n_0
    SLICE_X15Y79         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][1165][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.822    -0.867    vga_contoller_inst/clk_20
    SLICE_X15Y79         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][1165][0]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.218    -0.094    
    SLICE_X15Y79         FDRE (Hold_fdre_C_CE)       -0.039    -0.133    vga_contoller_inst/rgb_buf_reg[0][1165][0]
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[0][1165][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.209ns (24.810%)  route 0.633ns (75.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.557    -0.624    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.460 f  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       0.520     0.059    vga_contoller_inst/pingpong
    SLICE_X13Y79         LUT5 (Prop_lut5_I4_O)        0.045     0.104 r  vga_contoller_inst/rgb_buf[0][1165][5]_i_1/O
                         net (fo=6, routed)           0.114     0.218    vga_contoller_inst/rgb_buf[0][1165][5]_i_1_n_0
    SLICE_X15Y79         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][1165][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.822    -0.867    vga_contoller_inst/clk_20
    SLICE_X15Y79         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][1165][1]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.218    -0.094    
    SLICE_X15Y79         FDRE (Hold_fdre_C_CE)       -0.039    -0.133    vga_contoller_inst/rgb_buf_reg[0][1165][1]
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1162][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.209ns (24.251%)  route 0.653ns (75.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.557    -0.624    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       0.486     0.026    vga_contoller_inst/pingpong
    SLICE_X13Y80         LUT6 (Prop_lut6_I1_O)        0.045     0.071 r  vga_contoller_inst/rgb_buf[1][1162][5]_i_1/O
                         net (fo=6, routed)           0.167     0.238    vga_contoller_inst/rgb_buf[1][1162][5]_i_1_n_0
    SLICE_X15Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1162][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.823    -0.866    vga_contoller_inst/clk_20
    SLICE_X15Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1162][0]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.218    -0.093    
    SLICE_X15Y80         FDRE (Hold_fdre_C_CE)       -0.039    -0.132    vga_contoller_inst/rgb_buf_reg[1][1162][0]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1162][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.209ns (24.251%)  route 0.653ns (75.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.557    -0.624    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       0.486     0.026    vga_contoller_inst/pingpong
    SLICE_X13Y80         LUT6 (Prop_lut6_I1_O)        0.045     0.071 r  vga_contoller_inst/rgb_buf[1][1162][5]_i_1/O
                         net (fo=6, routed)           0.167     0.238    vga_contoller_inst/rgb_buf[1][1162][5]_i_1_n_0
    SLICE_X15Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1162][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.823    -0.866    vga_contoller_inst/clk_20
    SLICE_X15Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1162][1]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.218    -0.093    
    SLICE_X15Y80         FDRE (Hold_fdre_C_CE)       -0.039    -0.132    vga_contoller_inst/rgb_buf_reg[1][1162][1]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1162][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.209ns (24.251%)  route 0.653ns (75.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.557    -0.624    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       0.486     0.026    vga_contoller_inst/pingpong
    SLICE_X13Y80         LUT6 (Prop_lut6_I1_O)        0.045     0.071 r  vga_contoller_inst/rgb_buf[1][1162][5]_i_1/O
                         net (fo=6, routed)           0.167     0.238    vga_contoller_inst/rgb_buf[1][1162][5]_i_1_n_0
    SLICE_X15Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1162][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.823    -0.866    vga_contoller_inst/clk_20
    SLICE_X15Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1162][2]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.218    -0.093    
    SLICE_X15Y80         FDRE (Hold_fdre_C_CE)       -0.039    -0.132    vga_contoller_inst/rgb_buf_reg[1][1162][2]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1162][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.209ns (24.251%)  route 0.653ns (75.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.557    -0.624    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       0.486     0.026    vga_contoller_inst/pingpong
    SLICE_X13Y80         LUT6 (Prop_lut6_I1_O)        0.045     0.071 r  vga_contoller_inst/rgb_buf[1][1162][5]_i_1/O
                         net (fo=6, routed)           0.167     0.238    vga_contoller_inst/rgb_buf[1][1162][5]_i_1_n_0
    SLICE_X15Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1162][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.823    -0.866    vga_contoller_inst/clk_20
    SLICE_X15Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1162][3]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.218    -0.093    
    SLICE_X15Y80         FDRE (Hold_fdre_C_CE)       -0.039    -0.132    vga_contoller_inst/rgb_buf_reg[1][1162][3]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1162][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.209ns (24.251%)  route 0.653ns (75.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.557    -0.624    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       0.486     0.026    vga_contoller_inst/pingpong
    SLICE_X13Y80         LUT6 (Prop_lut6_I1_O)        0.045     0.071 r  vga_contoller_inst/rgb_buf[1][1162][5]_i_1/O
                         net (fo=6, routed)           0.167     0.238    vga_contoller_inst/rgb_buf[1][1162][5]_i_1_n_0
    SLICE_X15Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1162][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.823    -0.866    vga_contoller_inst/clk_20
    SLICE_X15Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1162][4]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.218    -0.093    
    SLICE_X15Y80         FDRE (Hold_fdre_C_CE)       -0.039    -0.132    vga_contoller_inst/rgb_buf_reg[1][1162][4]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1160][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.213ns (26.553%)  route 0.589ns (73.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.557    -0.624    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       0.470     0.009    vga_contoller_inst/pingpong
    SLICE_X11Y80         LUT5 (Prop_lut5_I4_O)        0.049     0.058 r  vga_contoller_inst/rgb_buf[1][1160][5]_i_1/O
                         net (fo=6, routed)           0.120     0.178    vga_contoller_inst/rgb_buf[1][1160][5]_i_1_n_0
    SLICE_X11Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1160][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.823    -0.866    vga_contoller_inst/clk_20
    SLICE_X11Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1160][0]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.218    -0.093    
    SLICE_X11Y80         FDRE (Hold_fdre_C_CE)       -0.106    -0.199    vga_contoller_inst/rgb_buf_reg[1][1160][0]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.376    





---------------------------------------------------------------------------------------------------
From Clock:  clk_40_clk_wiz_0_1
  To Clock:  clk_20_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.117ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.117ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1980][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_40_clk_wiz_0_1 rise@25.000ns)
  Data Path Delay:        16.571ns  (logic 0.580ns (3.500%)  route 15.991ns (96.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 48.615 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 24.046 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.558    24.046    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    24.502 r  gpu/raster1/rgb_reg[5]/Q
                         net (fo=51, routed)         10.547    35.050    gpu/raster1/rgb_reg_n_0_[5]
    SLICE_X44Y133        LUT3 (Prop_lut3_I2_O)        0.124    35.174 r  gpu/raster1/rgb_buf[1][1920][2]_i_1/O
                         net (fo=128, routed)         5.443    40.617    vga_contoller_inst/rgb_buf_reg[0][1933][5]_0[2]
    SLICE_X44Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1980][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.610    48.615    vga_contoller_inst/clk_20
    SLICE_X44Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1980][2]/C
                         clock pessimism              0.398    49.013    
                         clock uncertainty           -0.218    48.795    
    SLICE_X44Y149        FDRE (Setup_fdre_C_D)       -0.061    48.734    vga_contoller_inst/rgb_buf_reg[1][1980][2]
  -------------------------------------------------------------------
                         required time                         48.734    
                         arrival time                         -40.617    
  -------------------------------------------------------------------
                         slack                                  8.117    

Slack (MET) :             8.242ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1942][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_40_clk_wiz_0_1 rise@25.000ns)
  Data Path Delay:        16.443ns  (logic 0.580ns (3.527%)  route 15.863ns (96.473%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 48.613 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 24.046 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.558    24.046    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    24.502 r  gpu/raster1/rgb_reg[5]/Q
                         net (fo=51, routed)         10.547    35.050    gpu/raster1/rgb_reg_n_0_[5]
    SLICE_X44Y133        LUT3 (Prop_lut3_I2_O)        0.124    35.174 r  gpu/raster1/rgb_buf[1][1920][2]_i_1/O
                         net (fo=128, routed)         5.316    40.489    vga_contoller_inst/rgb_buf_reg[0][1933][5]_0[2]
    SLICE_X45Y142        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1942][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.608    48.613    vga_contoller_inst/clk_20
    SLICE_X45Y142        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1942][2]/C
                         clock pessimism              0.398    49.011    
                         clock uncertainty           -0.218    48.793    
    SLICE_X45Y142        FDRE (Setup_fdre_C_D)       -0.061    48.732    vga_contoller_inst/rgb_buf_reg[1][1942][2]
  -------------------------------------------------------------------
                         required time                         48.732    
                         arrival time                         -40.489    
  -------------------------------------------------------------------
                         slack                                  8.242    

Slack (MET) :             8.306ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1983][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_40_clk_wiz_0_1 rise@25.000ns)
  Data Path Delay:        16.381ns  (logic 0.580ns (3.541%)  route 15.801ns (96.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 48.615 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 24.046 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.558    24.046    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    24.502 r  gpu/raster1/rgb_reg[5]/Q
                         net (fo=51, routed)         10.547    35.050    gpu/raster1/rgb_reg_n_0_[5]
    SLICE_X44Y133        LUT3 (Prop_lut3_I2_O)        0.124    35.174 r  gpu/raster1/rgb_buf[1][1920][2]_i_1/O
                         net (fo=128, routed)         5.254    40.428    vga_contoller_inst/rgb_buf_reg[0][1933][5]_0[2]
    SLICE_X45Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1983][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.610    48.615    vga_contoller_inst/clk_20
    SLICE_X45Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1983][2]/C
                         clock pessimism              0.398    49.013    
                         clock uncertainty           -0.218    48.795    
    SLICE_X45Y149        FDRE (Setup_fdre_C_D)       -0.061    48.734    vga_contoller_inst/rgb_buf_reg[1][1983][2]
  -------------------------------------------------------------------
                         required time                         48.734    
                         arrival time                         -40.428    
  -------------------------------------------------------------------
                         slack                                  8.306    

Slack (MET) :             8.404ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1963][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_40_clk_wiz_0_1 rise@25.000ns)
  Data Path Delay:        16.284ns  (logic 0.580ns (3.562%)  route 15.704ns (96.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 48.615 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 24.046 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.558    24.046    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    24.502 r  gpu/raster1/rgb_reg[5]/Q
                         net (fo=51, routed)         10.547    35.050    gpu/raster1/rgb_reg_n_0_[5]
    SLICE_X44Y133        LUT3 (Prop_lut3_I2_O)        0.124    35.174 r  gpu/raster1/rgb_buf[1][1920][2]_i_1/O
                         net (fo=128, routed)         5.156    40.330    vga_contoller_inst/rgb_buf_reg[0][1933][5]_0[2]
    SLICE_X47Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1963][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.610    48.615    vga_contoller_inst/clk_20
    SLICE_X47Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1963][2]/C
                         clock pessimism              0.398    49.013    
                         clock uncertainty           -0.218    48.795    
    SLICE_X47Y149        FDRE (Setup_fdre_C_D)       -0.061    48.734    vga_contoller_inst/rgb_buf_reg[1][1963][2]
  -------------------------------------------------------------------
                         required time                         48.734    
                         arrival time                         -40.330    
  -------------------------------------------------------------------
                         slack                                  8.404    

Slack (MET) :             8.520ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1981][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_40_clk_wiz_0_1 rise@25.000ns)
  Data Path Delay:        16.183ns  (logic 0.580ns (3.584%)  route 15.603ns (96.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 48.615 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 24.046 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.558    24.046    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    24.502 r  gpu/raster1/rgb_reg[5]/Q
                         net (fo=51, routed)         10.547    35.050    gpu/raster1/rgb_reg_n_0_[5]
    SLICE_X44Y133        LUT3 (Prop_lut3_I2_O)        0.124    35.174 r  gpu/raster1/rgb_buf[1][1920][2]_i_1/O
                         net (fo=128, routed)         5.056    40.230    vga_contoller_inst/rgb_buf_reg[0][1933][5]_0[2]
    SLICE_X46Y147        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1981][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.610    48.615    vga_contoller_inst/clk_20
    SLICE_X46Y147        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1981][2]/C
                         clock pessimism              0.398    49.013    
                         clock uncertainty           -0.218    48.795    
    SLICE_X46Y147        FDRE (Setup_fdre_C_D)       -0.045    48.750    vga_contoller_inst/rgb_buf_reg[1][1981][2]
  -------------------------------------------------------------------
                         required time                         48.750    
                         arrival time                         -40.230    
  -------------------------------------------------------------------
                         slack                                  8.520    

Slack (MET) :             8.572ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1970][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_40_clk_wiz_0_1 rise@25.000ns)
  Data Path Delay:        16.094ns  (logic 0.580ns (3.604%)  route 15.514ns (96.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 48.614 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 24.046 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.558    24.046    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    24.502 r  gpu/raster1/rgb_reg[5]/Q
                         net (fo=51, routed)         10.547    35.050    gpu/raster1/rgb_reg_n_0_[5]
    SLICE_X44Y133        LUT3 (Prop_lut3_I2_O)        0.124    35.174 r  gpu/raster1/rgb_buf[1][1920][2]_i_1/O
                         net (fo=128, routed)         4.967    40.140    vga_contoller_inst/rgb_buf_reg[0][1933][5]_0[2]
    SLICE_X45Y144        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1970][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.609    48.614    vga_contoller_inst/clk_20
    SLICE_X45Y144        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1970][2]/C
                         clock pessimism              0.398    49.012    
                         clock uncertainty           -0.218    48.794    
    SLICE_X45Y144        FDRE (Setup_fdre_C_D)       -0.081    48.713    vga_contoller_inst/rgb_buf_reg[1][1970][2]
  -------------------------------------------------------------------
                         required time                         48.713    
                         arrival time                         -40.140    
  -------------------------------------------------------------------
                         slack                                  8.572    

Slack (MET) :             8.626ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1962][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_40_clk_wiz_0_1 rise@25.000ns)
  Data Path Delay:        16.094ns  (logic 0.580ns (3.604%)  route 15.514ns (96.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 48.615 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 24.046 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.558    24.046    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    24.502 r  gpu/raster1/rgb_reg[5]/Q
                         net (fo=51, routed)         10.547    35.050    gpu/raster1/rgb_reg_n_0_[5]
    SLICE_X44Y133        LUT3 (Prop_lut3_I2_O)        0.124    35.174 r  gpu/raster1/rgb_buf[1][1920][2]_i_1/O
                         net (fo=128, routed)         4.967    40.141    vga_contoller_inst/rgb_buf_reg[0][1933][5]_0[2]
    SLICE_X46Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1962][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.610    48.615    vga_contoller_inst/clk_20
    SLICE_X46Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1962][2]/C
                         clock pessimism              0.398    49.013    
                         clock uncertainty           -0.218    48.795    
    SLICE_X46Y149        FDRE (Setup_fdre_C_D)       -0.028    48.767    vga_contoller_inst/rgb_buf_reg[1][1962][2]
  -------------------------------------------------------------------
                         required time                         48.767    
                         arrival time                         -40.141    
  -------------------------------------------------------------------
                         slack                                  8.626    

Slack (MET) :             8.649ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1920][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_40_clk_wiz_0_1 rise@25.000ns)
  Data Path Delay:        16.005ns  (logic 0.580ns (3.624%)  route 15.425ns (96.376%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 48.613 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 24.046 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.558    24.046    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    24.502 r  gpu/raster1/rgb_reg[5]/Q
                         net (fo=51, routed)         10.547    35.050    gpu/raster1/rgb_reg_n_0_[5]
    SLICE_X44Y133        LUT3 (Prop_lut3_I2_O)        0.124    35.174 r  gpu/raster1/rgb_buf[1][1920][2]_i_1/O
                         net (fo=128, routed)         4.877    40.051    vga_contoller_inst/rgb_buf_reg[0][1933][5]_0[2]
    SLICE_X44Y142        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1920][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.608    48.613    vga_contoller_inst/clk_20
    SLICE_X44Y142        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1920][2]/C
                         clock pessimism              0.398    49.011    
                         clock uncertainty           -0.218    48.793    
    SLICE_X44Y142        FDRE (Setup_fdre_C_D)       -0.093    48.700    vga_contoller_inst/rgb_buf_reg[1][1920][2]
  -------------------------------------------------------------------
                         required time                         48.700    
                         arrival time                         -40.051    
  -------------------------------------------------------------------
                         slack                                  8.649    

Slack (MET) :             8.659ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1921][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_40_clk_wiz_0_1 rise@25.000ns)
  Data Path Delay:        16.027ns  (logic 0.580ns (3.619%)  route 15.447ns (96.381%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 48.614 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 24.046 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.558    24.046    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    24.502 r  gpu/raster1/rgb_reg[5]/Q
                         net (fo=51, routed)         10.547    35.050    gpu/raster1/rgb_reg_n_0_[5]
    SLICE_X44Y133        LUT3 (Prop_lut3_I2_O)        0.124    35.174 r  gpu/raster1/rgb_buf[1][1920][2]_i_1/O
                         net (fo=128, routed)         4.899    40.073    vga_contoller_inst/rgb_buf_reg[0][1933][5]_0[2]
    SLICE_X44Y145        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1921][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.609    48.614    vga_contoller_inst/clk_20
    SLICE_X44Y145        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1921][2]/C
                         clock pessimism              0.398    49.012    
                         clock uncertainty           -0.218    48.794    
    SLICE_X44Y145        FDRE (Setup_fdre_C_D)       -0.061    48.733    vga_contoller_inst/rgb_buf_reg[1][1921][2]
  -------------------------------------------------------------------
                         required time                         48.733    
                         arrival time                         -40.073    
  -------------------------------------------------------------------
                         slack                                  8.659    

Slack (MET) :             8.665ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[0][1981][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0 rise@50.000ns - clk_40_clk_wiz_0_1 rise@25.000ns)
  Data Path Delay:        16.023ns  (logic 0.580ns (3.620%)  route 15.443ns (96.380%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 48.615 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 24.046 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.558    24.046    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    24.502 r  gpu/raster1/rgb_reg[5]/Q
                         net (fo=51, routed)         10.547    35.050    gpu/raster1/rgb_reg_n_0_[5]
    SLICE_X44Y133        LUT3 (Prop_lut3_I2_O)        0.124    35.174 r  gpu/raster1/rgb_buf[1][1920][2]_i_1/O
                         net (fo=128, routed)         4.895    40.069    vga_contoller_inst/rgb_buf_reg[0][1933][5]_0[2]
    SLICE_X47Y147        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][1981][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.610    48.615    vga_contoller_inst/clk_20
    SLICE_X47Y147        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][1981][2]/C
                         clock pessimism              0.398    49.013    
                         clock uncertainty           -0.218    48.795    
    SLICE_X47Y147        FDRE (Setup_fdre_C_D)       -0.061    48.734    vga_contoller_inst/rgb_buf_reg[0][1981][2]
  -------------------------------------------------------------------
                         required time                         48.734    
                         arrival time                         -40.069    
  -------------------------------------------------------------------
                         slack                                  8.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[0][2498][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.186ns (26.236%)  route 0.523ns (73.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.558    -0.623    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  gpu/raster1/rgb_reg[1]/Q
                         net (fo=51, routed)          0.412    -0.071    gpu/raster1/rgb_reg_n_0_[1]
    SLICE_X41Y31         LUT3 (Prop_lut3_I2_O)        0.045    -0.026 r  gpu/raster1/rgb_buf[1][2497][0]_i_1/O
                         net (fo=8, routed)           0.111     0.086    vga_contoller_inst/rgb_buf_reg[1][2499][5]_0[0]
    SLICE_X42Y31         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2498][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.824    -0.866    vga_contoller_inst/clk_20
    SLICE_X42Y31         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2498][0]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.218    -0.092    
    SLICE_X42Y31         FDRE (Hold_fdre_C_D)         0.059    -0.033    vga_contoller_inst/rgb_buf_reg[0][2498][0]
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][548][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.100%)  route 0.555ns (74.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.558    -0.623    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  gpu/raster1/rgb_reg[4]/Q
                         net (fo=51, routed)          0.360    -0.123    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X43Y34         LUT3 (Prop_lut3_I2_O)        0.045    -0.078 r  gpu/raster1/rgb_buf[0][556][5]_i_2/O
                         net (fo=64, routed)          0.195     0.118    vga_contoller_inst/rgb_buf_reg[0][556][5]_0[5]
    SLICE_X43Y35         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][548][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.828    -0.862    vga_contoller_inst/clk_20
    SLICE_X43Y35         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][548][5]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.218    -0.088    
    SLICE_X43Y35         FDRE (Hold_fdre_C_D)         0.070    -0.018    vga_contoller_inst/rgb_buf_reg[1][548][5]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[0][2306][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.189ns (27.612%)  route 0.495ns (72.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.559    -0.622    gpu/raster1/clk_40
    SLICE_X28Y34         FDRE                                         r  gpu/raster1/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  gpu/raster1/rgb_reg[0]/Q
                         net (fo=51, routed)          0.297    -0.184    gpu/raster1/rgb_reg_n_0_[0]
    SLICE_X29Y42         LUT3 (Prop_lut3_I2_O)        0.048    -0.136 r  gpu/raster1/rgb_buf[1][2304][3]_i_1/O
                         net (fo=128, routed)         0.198     0.062    vga_contoller_inst/rgb_buf_reg[1][2367][5]_0[3]
    SLICE_X28Y41         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2306][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.832    -0.858    vga_contoller_inst/clk_20
    SLICE_X28Y41         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2306][3]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.218    -0.084    
    SLICE_X28Y41         FDRE (Hold_fdre_C_D)         0.010    -0.074    vga_contoller_inst/rgb_buf_reg[0][2306][3]
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[0][2307][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.189ns (26.082%)  route 0.536ns (73.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.559    -0.622    gpu/raster1/clk_40
    SLICE_X28Y34         FDRE                                         r  gpu/raster1/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  gpu/raster1/rgb_reg[0]/Q
                         net (fo=51, routed)          0.297    -0.184    gpu/raster1/rgb_reg_n_0_[0]
    SLICE_X29Y42         LUT3 (Prop_lut3_I2_O)        0.048    -0.136 r  gpu/raster1/rgb_buf[1][2304][3]_i_1/O
                         net (fo=128, routed)         0.239     0.102    vga_contoller_inst/rgb_buf_reg[1][2367][5]_0[3]
    SLICE_X29Y42         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2307][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.832    -0.858    vga_contoller_inst/clk_20
    SLICE_X29Y42         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2307][3]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.218    -0.084    
    SLICE_X29Y42         FDRE (Hold_fdre_C_D)         0.010    -0.074    vga_contoller_inst/rgb_buf_reg[0][2307][3]
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2498][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.741%)  route 0.537ns (74.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.558    -0.623    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  gpu/raster1/rgb_reg[4]/Q
                         net (fo=51, routed)          0.360    -0.123    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X43Y34         LUT3 (Prop_lut3_I2_O)        0.045    -0.078 r  gpu/raster1/rgb_buf[1][2497][5]_i_2/O
                         net (fo=8, routed)           0.177     0.099    vga_contoller_inst/rgb_buf_reg[1][2499][5]_0[5]
    SLICE_X41Y32         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2498][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.825    -0.865    vga_contoller_inst/clk_20
    SLICE_X41Y32         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2498][5]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.218    -0.091    
    SLICE_X41Y32         FDRE (Hold_fdre_C_D)         0.011    -0.080    vga_contoller_inst/rgb_buf_reg[1][2498][5]
  -------------------------------------------------------------------
                         required time                          0.080    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][544][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.186ns (23.418%)  route 0.608ns (76.582%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.558    -0.623    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  gpu/raster1/rgb_reg[4]/Q
                         net (fo=51, routed)          0.360    -0.123    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X43Y34         LUT3 (Prop_lut3_I2_O)        0.045    -0.078 r  gpu/raster1/rgb_buf[0][556][5]_i_2/O
                         net (fo=64, routed)          0.248     0.171    vga_contoller_inst/rgb_buf_reg[0][556][5]_0[5]
    SLICE_X47Y34         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][544][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.828    -0.862    vga_contoller_inst/clk_20
    SLICE_X47Y34         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][544][5]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.218    -0.088    
    SLICE_X47Y34         FDRE (Hold_fdre_C_D)         0.070    -0.018    vga_contoller_inst/rgb_buf_reg[1][544][5]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2310][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.189ns (25.357%)  route 0.556ns (74.644%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.559    -0.622    gpu/raster1/clk_40
    SLICE_X28Y34         FDRE                                         r  gpu/raster1/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  gpu/raster1/rgb_reg[0]/Q
                         net (fo=51, routed)          0.297    -0.184    gpu/raster1/rgb_reg_n_0_[0]
    SLICE_X29Y42         LUT3 (Prop_lut3_I2_O)        0.048    -0.136 r  gpu/raster1/rgb_buf[1][2304][3]_i_1/O
                         net (fo=128, routed)         0.259     0.123    vga_contoller_inst/rgb_buf_reg[1][2367][5]_0[3]
    SLICE_X28Y40         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2310][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.832    -0.858    vga_contoller_inst/clk_20
    SLICE_X28Y40         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2310][3]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.218    -0.084    
    SLICE_X28Y40         FDRE (Hold_fdre_C_D)         0.010    -0.074    vga_contoller_inst/rgb_buf_reg[1][2310][3]
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2311][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.189ns (25.285%)  route 0.558ns (74.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.559    -0.622    gpu/raster1/clk_40
    SLICE_X28Y34         FDRE                                         r  gpu/raster1/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  gpu/raster1/rgb_reg[0]/Q
                         net (fo=51, routed)          0.297    -0.184    gpu/raster1/rgb_reg_n_0_[0]
    SLICE_X29Y42         LUT3 (Prop_lut3_I2_O)        0.048    -0.136 r  gpu/raster1/rgb_buf[1][2304][3]_i_1/O
                         net (fo=128, routed)         0.261     0.125    vga_contoller_inst/rgb_buf_reg[1][2367][5]_0[3]
    SLICE_X31Y40         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2311][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.831    -0.859    vga_contoller_inst/clk_20
    SLICE_X31Y40         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2311][3]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.218    -0.085    
    SLICE_X31Y40         FDRE (Hold_fdre_C_D)         0.010    -0.075    vga_contoller_inst/rgb_buf_reg[1][2311][3]
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2309][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.189ns (25.285%)  route 0.558ns (74.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.559    -0.622    gpu/raster1/clk_40
    SLICE_X28Y34         FDRE                                         r  gpu/raster1/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  gpu/raster1/rgb_reg[0]/Q
                         net (fo=51, routed)          0.297    -0.184    gpu/raster1/rgb_reg_n_0_[0]
    SLICE_X29Y42         LUT3 (Prop_lut3_I2_O)        0.048    -0.136 r  gpu/raster1/rgb_buf[1][2304][3]_i_1/O
                         net (fo=128, routed)         0.261     0.125    vga_contoller_inst/rgb_buf_reg[1][2367][5]_0[3]
    SLICE_X30Y40         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2309][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.831    -0.859    vga_contoller_inst/clk_20
    SLICE_X30Y40         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2309][3]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.218    -0.085    
    SLICE_X30Y40         FDRE (Hold_fdre_C_D)         0.001    -0.084    vga_contoller_inst/rgb_buf_reg[1][2309][3]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[0][2498][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.515%)  route 0.573ns (75.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.558    -0.623    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  gpu/raster1/rgb_reg[4]/Q
                         net (fo=51, routed)          0.360    -0.123    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X43Y34         LUT3 (Prop_lut3_I2_O)        0.045    -0.078 r  gpu/raster1/rgb_buf[1][2497][5]_i_2/O
                         net (fo=8, routed)           0.213     0.135    vga_contoller_inst/rgb_buf_reg[1][2499][5]_0[5]
    SLICE_X42Y31         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2498][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.824    -0.866    vga_contoller_inst/clk_20
    SLICE_X42Y31         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2498][5]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.218    -0.092    
    SLICE_X42Y31         FDRE (Hold_fdre_C_D)        -0.003    -0.095    vga_contoller_inst/rgb_buf_reg[0][2498][5]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.231    





---------------------------------------------------------------------------------------------------
From Clock:  clk_20_clk_wiz_0
  To Clock:  clk_25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.824ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__11/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0 rise@160.000ns - clk_20_clk_wiz_0 rise@150.000ns)
  Data Path Delay:        6.869ns  (logic 0.580ns (8.444%)  route 6.289ns (91.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 158.606 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 149.057 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.569   149.057    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456   149.513 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           2.151   151.664    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124   151.788 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         4.138   155.926    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X50Y130        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__11/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.601   158.606    vga_contoller_inst/clk_25
    SLICE_X50Y130        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__11/C
                         clock pessimism              0.398   159.004    
                         clock uncertainty           -0.218   158.786    
    SLICE_X50Y130        FDRE (Setup_fdre_C_R)       -0.524   158.262    vga_contoller_inst/read_index_reg[0]_rep__11
  -------------------------------------------------------------------
                         required time                        158.262    
                         arrival time                        -155.926    
  -------------------------------------------------------------------
                         slack                                  2.335    

Slack (MET) :             2.376ns  (required time - arrival time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__21/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0 rise@160.000ns - clk_20_clk_wiz_0 rise@150.000ns)
  Data Path Delay:        6.670ns  (logic 0.580ns (8.696%)  route 6.090ns (91.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 158.447 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 149.057 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.569   149.057    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456   149.513 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           2.151   151.664    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124   151.788 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.939   155.727    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__21/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.442   158.447    vga_contoller_inst/clk_25
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__21/C
                         clock pessimism              0.398   158.845    
                         clock uncertainty           -0.218   158.627    
    SLICE_X54Y31         FDRE (Setup_fdre_C_R)       -0.524   158.103    vga_contoller_inst/read_index_reg[0]_rep__21
  -------------------------------------------------------------------
                         required time                        158.103    
                         arrival time                        -155.727    
  -------------------------------------------------------------------
                         slack                                  2.376    

Slack (MET) :             2.376ns  (required time - arrival time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__27/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0 rise@160.000ns - clk_20_clk_wiz_0 rise@150.000ns)
  Data Path Delay:        6.670ns  (logic 0.580ns (8.696%)  route 6.090ns (91.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 158.447 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 149.057 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.569   149.057    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456   149.513 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           2.151   151.664    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124   151.788 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.939   155.727    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__27/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.442   158.447    vga_contoller_inst/clk_25
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__27/C
                         clock pessimism              0.398   158.845    
                         clock uncertainty           -0.218   158.627    
    SLICE_X54Y31         FDRE (Setup_fdre_C_R)       -0.524   158.103    vga_contoller_inst/read_index_reg[0]_rep__27
  -------------------------------------------------------------------
                         required time                        158.103    
                         arrival time                        -155.727    
  -------------------------------------------------------------------
                         slack                                  2.376    

Slack (MET) :             2.376ns  (required time - arrival time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__33/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0 rise@160.000ns - clk_20_clk_wiz_0 rise@150.000ns)
  Data Path Delay:        6.670ns  (logic 0.580ns (8.696%)  route 6.090ns (91.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 158.447 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 149.057 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.569   149.057    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456   149.513 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           2.151   151.664    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124   151.788 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.939   155.727    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__33/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.442   158.447    vga_contoller_inst/clk_25
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__33/C
                         clock pessimism              0.398   158.845    
                         clock uncertainty           -0.218   158.627    
    SLICE_X54Y31         FDRE (Setup_fdre_C_R)       -0.524   158.103    vga_contoller_inst/read_index_reg[0]_rep__33
  -------------------------------------------------------------------
                         required time                        158.103    
                         arrival time                        -155.727    
  -------------------------------------------------------------------
                         slack                                  2.376    

Slack (MET) :             2.376ns  (required time - arrival time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__39/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0 rise@160.000ns - clk_20_clk_wiz_0 rise@150.000ns)
  Data Path Delay:        6.670ns  (logic 0.580ns (8.696%)  route 6.090ns (91.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 158.447 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 149.057 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.569   149.057    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456   149.513 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           2.151   151.664    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124   151.788 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.939   155.727    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__39/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.442   158.447    vga_contoller_inst/clk_25
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__39/C
                         clock pessimism              0.398   158.845    
                         clock uncertainty           -0.218   158.627    
    SLICE_X54Y31         FDRE (Setup_fdre_C_R)       -0.524   158.103    vga_contoller_inst/read_index_reg[0]_rep__39
  -------------------------------------------------------------------
                         required time                        158.103    
                         arrival time                        -155.727    
  -------------------------------------------------------------------
                         slack                                  2.376    

Slack (MET) :             2.440ns  (required time - arrival time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__52/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0 rise@160.000ns - clk_20_clk_wiz_0 rise@150.000ns)
  Data Path Delay:        6.696ns  (logic 0.580ns (8.662%)  route 6.116ns (91.338%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 158.442 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 149.057 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.569   149.057    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456   149.513 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           2.151   151.664    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124   151.788 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.965   155.753    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X43Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__52/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.437   158.442    vga_contoller_inst/clk_25
    SLICE_X43Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__52/C
                         clock pessimism              0.398   158.840    
                         clock uncertainty           -0.218   158.622    
    SLICE_X43Y31         FDRE (Setup_fdre_C_R)       -0.429   158.193    vga_contoller_inst/read_index_reg[0]_rep__52
  -------------------------------------------------------------------
                         required time                        158.193    
                         arrival time                        -155.753    
  -------------------------------------------------------------------
                         slack                                  2.440    

Slack (MET) :             2.626ns  (required time - arrival time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__54/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0 rise@160.000ns - clk_20_clk_wiz_0 rise@150.000ns)
  Data Path Delay:        6.416ns  (logic 0.580ns (9.040%)  route 5.836ns (90.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 158.444 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 149.057 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.569   149.057    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456   149.513 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           2.151   151.664    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124   151.788 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.685   155.474    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X42Y32         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__54/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.439   158.444    vga_contoller_inst/clk_25
    SLICE_X42Y32         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__54/C
                         clock pessimism              0.398   158.842    
                         clock uncertainty           -0.218   158.624    
    SLICE_X42Y32         FDRE (Setup_fdre_C_R)       -0.524   158.100    vga_contoller_inst/read_index_reg[0]_rep__54
  -------------------------------------------------------------------
                         required time                        158.100    
                         arrival time                        -155.474    
  -------------------------------------------------------------------
                         slack                                  2.626    

Slack (MET) :             2.700ns  (required time - arrival time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__12/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0 rise@160.000ns - clk_20_clk_wiz_0 rise@150.000ns)
  Data Path Delay:        6.594ns  (logic 0.580ns (8.797%)  route 6.014ns (91.203%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 158.600 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 149.057 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.569   149.057    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456   149.513 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           2.151   151.664    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124   151.788 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.862   155.651    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X32Y127        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__12/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.595   158.600    vga_contoller_inst/clk_25
    SLICE_X32Y127        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__12/C
                         clock pessimism              0.398   158.998    
                         clock uncertainty           -0.218   158.780    
    SLICE_X32Y127        FDRE (Setup_fdre_C_R)       -0.429   158.351    vga_contoller_inst/read_index_reg[0]_rep__12
  -------------------------------------------------------------------
                         required time                        158.351    
                         arrival time                        -155.651    
  -------------------------------------------------------------------
                         slack                                  2.700    

Slack (MET) :             2.752ns  (required time - arrival time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__10/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0 rise@160.000ns - clk_20_clk_wiz_0 rise@150.000ns)
  Data Path Delay:        6.544ns  (logic 0.580ns (8.863%)  route 5.964ns (91.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 158.603 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 149.057 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.569   149.057    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456   149.513 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           2.151   151.664    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124   151.788 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.813   155.601    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__10/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.598   158.603    vga_contoller_inst/clk_25
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__10/C
                         clock pessimism              0.398   159.001    
                         clock uncertainty           -0.218   158.783    
    SLICE_X44Y129        FDRE (Setup_fdre_C_R)       -0.429   158.354    vga_contoller_inst/read_index_reg[0]_rep__10
  -------------------------------------------------------------------
                         required time                        158.354    
                         arrival time                        -155.601    
  -------------------------------------------------------------------
                         slack                                  2.752    

Slack (MET) :             2.752ns  (required time - arrival time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__13/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0 rise@160.000ns - clk_20_clk_wiz_0 rise@150.000ns)
  Data Path Delay:        6.544ns  (logic 0.580ns (8.863%)  route 5.964ns (91.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 158.603 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 149.057 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.569   149.057    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456   149.513 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           2.151   151.664    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124   151.788 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.813   155.601    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__13/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.598   158.603    vga_contoller_inst/clk_25
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__13/C
                         clock pessimism              0.398   159.001    
                         clock uncertainty           -0.218   158.783    
    SLICE_X44Y129        FDRE (Setup_fdre_C_R)       -0.429   158.354    vga_contoller_inst/read_index_reg[0]_rep__13
  -------------------------------------------------------------------
                         required time                        158.354    
                         arrival time                        -155.601    
  -------------------------------------------------------------------
                         slack                                  2.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__42/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.186ns (14.051%)  route 1.138ns (85.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.566    -0.615    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           0.964     0.490    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.535 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         0.174     0.708    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X31Y79         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__42/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.818    -0.871    vga_contoller_inst/clk_25
    SLICE_X31Y79         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__42/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.218    -0.098    
    SLICE_X31Y79         FDRE (Hold_fdre_C_R)        -0.018    -0.116    vga_contoller_inst/read_index_reg[0]_rep__42
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[1]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.186ns (14.051%)  route 1.138ns (85.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.566    -0.615    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           0.964     0.490    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.535 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         0.174     0.708    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X31Y79         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.818    -0.871    vga_contoller_inst/clk_25
    SLICE_X31Y79         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__0/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.218    -0.098    
    SLICE_X31Y79         FDRE (Hold_fdre_C_R)        -0.018    -0.116    vga_contoller_inst/read_index_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[1]_rep__11/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.402ns  (logic 0.186ns (13.266%)  route 1.216ns (86.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.566    -0.615    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           0.964     0.490    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.535 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         0.252     0.787    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X30Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__11/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.819    -0.870    vga_contoller_inst/clk_25
    SLICE_X30Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__11/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.218    -0.097    
    SLICE_X30Y80         FDRE (Hold_fdre_C_R)         0.009    -0.088    vga_contoller_inst/read_index_reg[1]_rep__11
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[1]_rep__14/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.402ns  (logic 0.186ns (13.266%)  route 1.216ns (86.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.566    -0.615    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           0.964     0.490    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.535 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         0.252     0.787    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X30Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__14/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.819    -0.870    vga_contoller_inst/clk_25
    SLICE_X30Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__14/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.218    -0.097    
    SLICE_X30Y80         FDRE (Hold_fdre_C_R)         0.009    -0.088    vga_contoller_inst/read_index_reg[1]_rep__14
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.933ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__24/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.186ns (12.950%)  route 1.250ns (87.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.566    -0.615    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           0.964     0.490    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.535 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         0.286     0.821    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X35Y83         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__24/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.822    -0.868    vga_contoller_inst/clk_25
    SLICE_X35Y83         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__24/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.218    -0.095    
    SLICE_X35Y83         FDRE (Hold_fdre_C_R)        -0.018    -0.113    vga_contoller_inst/read_index_reg[0]_rep__24
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.967ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__5/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.186ns (12.667%)  route 1.282ns (87.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.566    -0.615    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           0.964     0.490    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.535 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         0.318     0.853    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X29Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__5/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.821    -0.869    vga_contoller_inst/clk_25
    SLICE_X29Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__5/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.218    -0.096    
    SLICE_X29Y80         FDRE (Hold_fdre_C_R)        -0.018    -0.114    vga_contoller_inst/read_index_reg[0]_rep__5
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.967ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__9/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.186ns (12.667%)  route 1.282ns (87.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.566    -0.615    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           0.964     0.490    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.535 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         0.318     0.853    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X29Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__9/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.821    -0.869    vga_contoller_inst/clk_25
    SLICE_X29Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__9/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.218    -0.096    
    SLICE_X29Y80         FDRE (Hold_fdre_C_R)        -0.018    -0.114    vga_contoller_inst/read_index_reg[0]_rep__9
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.967ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[1]_rep__15/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.186ns (12.667%)  route 1.282ns (87.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.566    -0.615    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           0.964     0.490    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.535 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         0.318     0.853    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X29Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__15/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.821    -0.869    vga_contoller_inst/clk_25
    SLICE_X29Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__15/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.218    -0.096    
    SLICE_X29Y80         FDRE (Hold_fdre_C_R)        -0.018    -0.114    vga_contoller_inst/read_index_reg[1]_rep__15
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.967ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[1]_rep__17/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.186ns (12.667%)  route 1.282ns (87.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.566    -0.615    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           0.964     0.490    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.535 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         0.318     0.853    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X29Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__17/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.821    -0.869    vga_contoller_inst/clk_25
    SLICE_X29Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__17/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.218    -0.096    
    SLICE_X29Y80         FDRE (Hold_fdre_C_R)        -0.018    -0.114    vga_contoller_inst/read_index_reg[1]_rep__17
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[1]_rep__18/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.473ns  (logic 0.186ns (12.630%)  route 1.287ns (87.370%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.566    -0.615    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           0.964     0.490    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.535 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         0.323     0.857    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X28Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__18/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.821    -0.869    vga_contoller_inst/clk_25
    SLICE_X28Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__18/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.218    -0.096    
    SLICE_X28Y80         FDRE (Hold_fdre_C_R)        -0.018    -0.114    vga_contoller_inst/read_index_reg[1]_rep__18
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.971    





---------------------------------------------------------------------------------------------------
From Clock:  clk_20_clk_wiz_0_1
  To Clock:  clk_25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.828ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.339ns  (required time - arrival time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__11/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0 rise@160.000ns - clk_20_clk_wiz_0_1 rise@150.000ns)
  Data Path Delay:        6.869ns  (logic 0.580ns (8.444%)  route 6.289ns (91.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 158.606 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 149.057 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.569   149.057    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456   149.513 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           2.151   151.664    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124   151.788 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         4.138   155.926    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X50Y130        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__11/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.601   158.606    vga_contoller_inst/clk_25
    SLICE_X50Y130        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__11/C
                         clock pessimism              0.398   159.004    
                         clock uncertainty           -0.215   158.789    
    SLICE_X50Y130        FDRE (Setup_fdre_C_R)       -0.524   158.265    vga_contoller_inst/read_index_reg[0]_rep__11
  -------------------------------------------------------------------
                         required time                        158.265    
                         arrival time                        -155.926    
  -------------------------------------------------------------------
                         slack                                  2.339    

Slack (MET) :             2.379ns  (required time - arrival time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__21/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0 rise@160.000ns - clk_20_clk_wiz_0_1 rise@150.000ns)
  Data Path Delay:        6.670ns  (logic 0.580ns (8.696%)  route 6.090ns (91.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 158.447 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 149.057 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.569   149.057    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456   149.513 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           2.151   151.664    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124   151.788 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.939   155.727    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__21/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.442   158.447    vga_contoller_inst/clk_25
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__21/C
                         clock pessimism              0.398   158.845    
                         clock uncertainty           -0.215   158.631    
    SLICE_X54Y31         FDRE (Setup_fdre_C_R)       -0.524   158.107    vga_contoller_inst/read_index_reg[0]_rep__21
  -------------------------------------------------------------------
                         required time                        158.107    
                         arrival time                        -155.727    
  -------------------------------------------------------------------
                         slack                                  2.379    

Slack (MET) :             2.379ns  (required time - arrival time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__27/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0 rise@160.000ns - clk_20_clk_wiz_0_1 rise@150.000ns)
  Data Path Delay:        6.670ns  (logic 0.580ns (8.696%)  route 6.090ns (91.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 158.447 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 149.057 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.569   149.057    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456   149.513 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           2.151   151.664    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124   151.788 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.939   155.727    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__27/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.442   158.447    vga_contoller_inst/clk_25
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__27/C
                         clock pessimism              0.398   158.845    
                         clock uncertainty           -0.215   158.631    
    SLICE_X54Y31         FDRE (Setup_fdre_C_R)       -0.524   158.107    vga_contoller_inst/read_index_reg[0]_rep__27
  -------------------------------------------------------------------
                         required time                        158.107    
                         arrival time                        -155.727    
  -------------------------------------------------------------------
                         slack                                  2.379    

Slack (MET) :             2.379ns  (required time - arrival time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__33/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0 rise@160.000ns - clk_20_clk_wiz_0_1 rise@150.000ns)
  Data Path Delay:        6.670ns  (logic 0.580ns (8.696%)  route 6.090ns (91.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 158.447 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 149.057 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.569   149.057    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456   149.513 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           2.151   151.664    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124   151.788 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.939   155.727    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__33/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.442   158.447    vga_contoller_inst/clk_25
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__33/C
                         clock pessimism              0.398   158.845    
                         clock uncertainty           -0.215   158.631    
    SLICE_X54Y31         FDRE (Setup_fdre_C_R)       -0.524   158.107    vga_contoller_inst/read_index_reg[0]_rep__33
  -------------------------------------------------------------------
                         required time                        158.107    
                         arrival time                        -155.727    
  -------------------------------------------------------------------
                         slack                                  2.379    

Slack (MET) :             2.379ns  (required time - arrival time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__39/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0 rise@160.000ns - clk_20_clk_wiz_0_1 rise@150.000ns)
  Data Path Delay:        6.670ns  (logic 0.580ns (8.696%)  route 6.090ns (91.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 158.447 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 149.057 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.569   149.057    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456   149.513 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           2.151   151.664    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124   151.788 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.939   155.727    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__39/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.442   158.447    vga_contoller_inst/clk_25
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__39/C
                         clock pessimism              0.398   158.845    
                         clock uncertainty           -0.215   158.631    
    SLICE_X54Y31         FDRE (Setup_fdre_C_R)       -0.524   158.107    vga_contoller_inst/read_index_reg[0]_rep__39
  -------------------------------------------------------------------
                         required time                        158.107    
                         arrival time                        -155.727    
  -------------------------------------------------------------------
                         slack                                  2.379    

Slack (MET) :             2.443ns  (required time - arrival time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__52/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0 rise@160.000ns - clk_20_clk_wiz_0_1 rise@150.000ns)
  Data Path Delay:        6.696ns  (logic 0.580ns (8.662%)  route 6.116ns (91.338%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 158.442 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 149.057 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.569   149.057    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456   149.513 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           2.151   151.664    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124   151.788 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.965   155.753    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X43Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__52/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.437   158.442    vga_contoller_inst/clk_25
    SLICE_X43Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__52/C
                         clock pessimism              0.398   158.840    
                         clock uncertainty           -0.215   158.626    
    SLICE_X43Y31         FDRE (Setup_fdre_C_R)       -0.429   158.197    vga_contoller_inst/read_index_reg[0]_rep__52
  -------------------------------------------------------------------
                         required time                        158.197    
                         arrival time                        -155.753    
  -------------------------------------------------------------------
                         slack                                  2.443    

Slack (MET) :             2.630ns  (required time - arrival time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__54/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0 rise@160.000ns - clk_20_clk_wiz_0_1 rise@150.000ns)
  Data Path Delay:        6.416ns  (logic 0.580ns (9.040%)  route 5.836ns (90.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 158.444 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 149.057 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.569   149.057    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456   149.513 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           2.151   151.664    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124   151.788 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.685   155.474    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X42Y32         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__54/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.439   158.444    vga_contoller_inst/clk_25
    SLICE_X42Y32         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__54/C
                         clock pessimism              0.398   158.842    
                         clock uncertainty           -0.215   158.628    
    SLICE_X42Y32         FDRE (Setup_fdre_C_R)       -0.524   158.104    vga_contoller_inst/read_index_reg[0]_rep__54
  -------------------------------------------------------------------
                         required time                        158.104    
                         arrival time                        -155.474    
  -------------------------------------------------------------------
                         slack                                  2.630    

Slack (MET) :             2.703ns  (required time - arrival time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__12/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0 rise@160.000ns - clk_20_clk_wiz_0_1 rise@150.000ns)
  Data Path Delay:        6.594ns  (logic 0.580ns (8.797%)  route 6.014ns (91.203%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 158.600 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 149.057 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.569   149.057    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456   149.513 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           2.151   151.664    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124   151.788 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.862   155.651    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X32Y127        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__12/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.595   158.600    vga_contoller_inst/clk_25
    SLICE_X32Y127        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__12/C
                         clock pessimism              0.398   158.998    
                         clock uncertainty           -0.215   158.783    
    SLICE_X32Y127        FDRE (Setup_fdre_C_R)       -0.429   158.354    vga_contoller_inst/read_index_reg[0]_rep__12
  -------------------------------------------------------------------
                         required time                        158.354    
                         arrival time                        -155.651    
  -------------------------------------------------------------------
                         slack                                  2.703    

Slack (MET) :             2.756ns  (required time - arrival time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__10/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0 rise@160.000ns - clk_20_clk_wiz_0_1 rise@150.000ns)
  Data Path Delay:        6.544ns  (logic 0.580ns (8.863%)  route 5.964ns (91.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 158.603 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 149.057 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.569   149.057    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456   149.513 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           2.151   151.664    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124   151.788 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.813   155.601    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__10/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.598   158.603    vga_contoller_inst/clk_25
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__10/C
                         clock pessimism              0.398   159.001    
                         clock uncertainty           -0.215   158.786    
    SLICE_X44Y129        FDRE (Setup_fdre_C_R)       -0.429   158.357    vga_contoller_inst/read_index_reg[0]_rep__10
  -------------------------------------------------------------------
                         required time                        158.357    
                         arrival time                        -155.601    
  -------------------------------------------------------------------
                         slack                                  2.756    

Slack (MET) :             2.756ns  (required time - arrival time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__13/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0 rise@160.000ns - clk_20_clk_wiz_0_1 rise@150.000ns)
  Data Path Delay:        6.544ns  (logic 0.580ns (8.863%)  route 5.964ns (91.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 158.603 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 149.057 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.569   149.057    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456   149.513 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           2.151   151.664    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124   151.788 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.813   155.601    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__13/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.598   158.603    vga_contoller_inst/clk_25
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__13/C
                         clock pessimism              0.398   159.001    
                         clock uncertainty           -0.215   158.786    
    SLICE_X44Y129        FDRE (Setup_fdre_C_R)       -0.429   158.357    vga_contoller_inst/read_index_reg[0]_rep__13
  -------------------------------------------------------------------
                         required time                        158.357    
                         arrival time                        -155.601    
  -------------------------------------------------------------------
                         slack                                  2.756    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__42/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.186ns (14.051%)  route 1.138ns (85.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.566    -0.615    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           0.964     0.490    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.535 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         0.174     0.708    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X31Y79         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__42/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.818    -0.871    vga_contoller_inst/clk_25
    SLICE_X31Y79         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__42/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.215    -0.101    
    SLICE_X31Y79         FDRE (Hold_fdre_C_R)        -0.018    -0.119    vga_contoller_inst/read_index_reg[0]_rep__42
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[1]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.186ns (14.051%)  route 1.138ns (85.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.566    -0.615    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           0.964     0.490    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.535 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         0.174     0.708    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X31Y79         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.818    -0.871    vga_contoller_inst/clk_25
    SLICE_X31Y79         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__0/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.215    -0.101    
    SLICE_X31Y79         FDRE (Hold_fdre_C_R)        -0.018    -0.119    vga_contoller_inst/read_index_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[1]_rep__11/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.402ns  (logic 0.186ns (13.266%)  route 1.216ns (86.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.566    -0.615    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           0.964     0.490    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.535 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         0.252     0.787    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X30Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__11/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.819    -0.870    vga_contoller_inst/clk_25
    SLICE_X30Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__11/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.215    -0.100    
    SLICE_X30Y80         FDRE (Hold_fdre_C_R)         0.009    -0.091    vga_contoller_inst/read_index_reg[1]_rep__11
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[1]_rep__14/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.402ns  (logic 0.186ns (13.266%)  route 1.216ns (86.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.566    -0.615    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           0.964     0.490    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.535 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         0.252     0.787    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X30Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__14/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.819    -0.870    vga_contoller_inst/clk_25
    SLICE_X30Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__14/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.215    -0.100    
    SLICE_X30Y80         FDRE (Hold_fdre_C_R)         0.009    -0.091    vga_contoller_inst/read_index_reg[1]_rep__14
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__24/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.186ns (12.950%)  route 1.250ns (87.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.566    -0.615    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           0.964     0.490    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.535 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         0.286     0.821    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X35Y83         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__24/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.822    -0.868    vga_contoller_inst/clk_25
    SLICE_X35Y83         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__24/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.215    -0.098    
    SLICE_X35Y83         FDRE (Hold_fdre_C_R)        -0.018    -0.116    vga_contoller_inst/read_index_reg[0]_rep__24
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__5/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.186ns (12.667%)  route 1.282ns (87.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.566    -0.615    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           0.964     0.490    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.535 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         0.318     0.853    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X29Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__5/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.821    -0.869    vga_contoller_inst/clk_25
    SLICE_X29Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__5/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.215    -0.099    
    SLICE_X29Y80         FDRE (Hold_fdre_C_R)        -0.018    -0.117    vga_contoller_inst/read_index_reg[0]_rep__5
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__9/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.186ns (12.667%)  route 1.282ns (87.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.566    -0.615    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           0.964     0.490    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.535 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         0.318     0.853    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X29Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__9/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.821    -0.869    vga_contoller_inst/clk_25
    SLICE_X29Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__9/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.215    -0.099    
    SLICE_X29Y80         FDRE (Hold_fdre_C_R)        -0.018    -0.117    vga_contoller_inst/read_index_reg[0]_rep__9
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[1]_rep__15/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.186ns (12.667%)  route 1.282ns (87.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.566    -0.615    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           0.964     0.490    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.535 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         0.318     0.853    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X29Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__15/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.821    -0.869    vga_contoller_inst/clk_25
    SLICE_X29Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__15/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.215    -0.099    
    SLICE_X29Y80         FDRE (Hold_fdre_C_R)        -0.018    -0.117    vga_contoller_inst/read_index_reg[1]_rep__15
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[1]_rep__17/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.186ns (12.667%)  route 1.282ns (87.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.566    -0.615    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           0.964     0.490    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.535 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         0.318     0.853    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X29Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__17/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.821    -0.869    vga_contoller_inst/clk_25
    SLICE_X29Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__17/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.215    -0.099    
    SLICE_X29Y80         FDRE (Hold_fdre_C_R)        -0.018    -0.117    vga_contoller_inst/read_index_reg[1]_rep__17
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.975ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[1]_rep__18/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.473ns  (logic 0.186ns (12.630%)  route 1.287ns (87.370%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.566    -0.615    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           0.964     0.490    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.535 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         0.323     0.857    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X28Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__18/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.821    -0.869    vga_contoller_inst/clk_25
    SLICE_X28Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__18/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.215    -0.099    
    SLICE_X28Y80         FDRE (Hold_fdre_C_R)        -0.018    -0.117    vga_contoller_inst/read_index_reg[1]_rep__18
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.975    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25_clk_wiz_0_1
  To Clock:  clk_25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       29.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.397ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/xc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__15/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.303ns  (logic 0.704ns (6.833%)  route 9.599ns (93.167%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 38.605 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.636    -0.876    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  vga_contoller_inst/v/xc_next_reg[0]/Q
                         net (fo=10, routed)          1.584     1.165    vga_contoller_inst/v/read_x[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     1.289 f  vga_contoller_inst/v/read_index[0]_i_6/O
                         net (fo=1, routed)           1.036     2.325    vga_contoller_inst/v/read_index[0]_i_6_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I2_O)        0.124     2.449 r  vga_contoller_inst/v/read_index[0]_i_2/O
                         net (fo=108, routed)         6.979     9.427    vga_contoller_inst/read_index0
    SLICE_X52Y128        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__15/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.600    38.605    vga_contoller_inst/clk_25
    SLICE_X52Y128        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__15/C
                         clock pessimism              0.484    39.088    
                         clock uncertainty           -0.095    38.994    
    SLICE_X52Y128        FDRE (Setup_fdre_C_CE)      -0.169    38.825    vga_contoller_inst/read_index_reg[0]_rep__15
  -------------------------------------------------------------------
                         required time                         38.825    
                         arrival time                          -9.427    
  -------------------------------------------------------------------
                         slack                                 29.397    

Slack (MET) :             29.418ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/xc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[1]_rep__22/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.250ns  (logic 0.704ns (6.868%)  route 9.546ns (93.132%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 38.609 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.636    -0.876    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  vga_contoller_inst/v/xc_next_reg[0]/Q
                         net (fo=10, routed)          1.584     1.165    vga_contoller_inst/v/read_x[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     1.289 f  vga_contoller_inst/v/read_index[0]_i_6/O
                         net (fo=1, routed)           1.036     2.325    vga_contoller_inst/v/read_index[0]_i_6_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I2_O)        0.124     2.449 r  vga_contoller_inst/v/read_index[0]_i_2/O
                         net (fo=108, routed)         6.926     9.374    vga_contoller_inst/read_index0
    SLICE_X17Y131        FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__22/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.604    38.609    vga_contoller_inst/clk_25
    SLICE_X17Y131        FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__22/C
                         clock pessimism              0.484    39.092    
                         clock uncertainty           -0.095    38.998    
    SLICE_X17Y131        FDRE (Setup_fdre_C_CE)      -0.205    38.793    vga_contoller_inst/read_index_reg[1]_rep__22
  -------------------------------------------------------------------
                         required time                         38.793    
                         arrival time                          -9.374    
  -------------------------------------------------------------------
                         slack                                 29.418    

Slack (MET) :             29.569ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/xc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[1]_rep__23/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.098ns  (logic 0.704ns (6.972%)  route 9.394ns (93.028%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 38.608 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.636    -0.876    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  vga_contoller_inst/v/xc_next_reg[0]/Q
                         net (fo=10, routed)          1.584     1.165    vga_contoller_inst/v/read_x[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     1.289 f  vga_contoller_inst/v/read_index[0]_i_6/O
                         net (fo=1, routed)           1.036     2.325    vga_contoller_inst/v/read_index[0]_i_6_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I2_O)        0.124     2.449 r  vga_contoller_inst/v/read_index[0]_i_2/O
                         net (fo=108, routed)         6.773     9.222    vga_contoller_inst/read_index0
    SLICE_X20Y131        FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__23/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.603    38.608    vga_contoller_inst/clk_25
    SLICE_X20Y131        FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__23/C
                         clock pessimism              0.484    39.091    
                         clock uncertainty           -0.095    38.997    
    SLICE_X20Y131        FDRE (Setup_fdre_C_CE)      -0.205    38.792    vga_contoller_inst/read_index_reg[1]_rep__23
  -------------------------------------------------------------------
                         required time                         38.792    
                         arrival time                          -9.222    
  -------------------------------------------------------------------
                         slack                                 29.569    

Slack (MET) :             29.686ns  (required time - arrival time)
  Source:                 vga_contoller_inst/read_index_reg[0]_rep__52/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__44/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.868ns  (logic 0.827ns (8.380%)  route 9.041ns (91.620%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.555    -0.957    vga_contoller_inst/clk_25
    SLICE_X43Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__52/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga_contoller_inst/read_index_reg[0]_rep__52/Q
                         net (fo=105, routed)         2.639     2.138    vga_contoller_inst/read_index_reg[0]_rep__52_n_0
    SLICE_X35Y52         LUT1 (Prop_lut1_I0_O)        0.124     2.262 r  vga_contoller_inst/read_index[0]_i_9/O
                         net (fo=1, routed)           0.000     2.262    vga_contoller_inst/read_index[0]_i_9_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.509 r  vga_contoller_inst/read_index_reg[0]_i_3/O[0]
                         net (fo=58, routed)          6.402     8.912    vga_contoller_inst/read_index_reg[0]_i_3_n_7
    SLICE_X53Y59         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__44/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.440    38.444    vga_contoller_inst/clk_25
    SLICE_X53Y59         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__44/C
                         clock pessimism              0.484    38.928    
                         clock uncertainty           -0.095    38.833    
    SLICE_X53Y59         FDRE (Setup_fdre_C_D)       -0.236    38.597    vga_contoller_inst/read_index_reg[0]_rep__44
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                          -8.912    
  -------------------------------------------------------------------
                         slack                                 29.686    

Slack (MET) :             29.686ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/xc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__11/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.015ns  (logic 0.704ns (7.029%)  route 9.311ns (92.971%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 38.606 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.636    -0.876    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  vga_contoller_inst/v/xc_next_reg[0]/Q
                         net (fo=10, routed)          1.584     1.165    vga_contoller_inst/v/read_x[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     1.289 f  vga_contoller_inst/v/read_index[0]_i_6/O
                         net (fo=1, routed)           1.036     2.325    vga_contoller_inst/v/read_index[0]_i_6_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I2_O)        0.124     2.449 r  vga_contoller_inst/v/read_index[0]_i_2/O
                         net (fo=108, routed)         6.691     9.139    vga_contoller_inst/read_index0
    SLICE_X50Y130        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__11/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.601    38.606    vga_contoller_inst/clk_25
    SLICE_X50Y130        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__11/C
                         clock pessimism              0.484    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X50Y130        FDRE (Setup_fdre_C_CE)      -0.169    38.826    vga_contoller_inst/read_index_reg[0]_rep__11
  -------------------------------------------------------------------
                         required time                         38.826    
                         arrival time                          -9.139    
  -------------------------------------------------------------------
                         slack                                 29.686    

Slack (MET) :             29.828ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/xc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[1]_rep__24/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.676ns  (logic 0.704ns (7.276%)  route 8.972ns (92.724%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.636    -0.876    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  vga_contoller_inst/v/xc_next_reg[0]/Q
                         net (fo=10, routed)          1.584     1.165    vga_contoller_inst/v/read_x[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     1.289 f  vga_contoller_inst/v/read_index[0]_i_6/O
                         net (fo=1, routed)           1.036     2.325    vga_contoller_inst/v/read_index[0]_i_6_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I2_O)        0.124     2.449 r  vga_contoller_inst/v/read_index[0]_i_2/O
                         net (fo=108, routed)         6.351     8.800    vga_contoller_inst/read_index0
    SLICE_X15Y93         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__24/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.440    38.444    vga_contoller_inst/clk_25
    SLICE_X15Y93         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__24/C
                         clock pessimism              0.484    38.928    
                         clock uncertainty           -0.095    38.833    
    SLICE_X15Y93         FDRE (Setup_fdre_C_CE)      -0.205    38.628    vga_contoller_inst/read_index_reg[1]_rep__24
  -------------------------------------------------------------------
                         required time                         38.628    
                         arrival time                          -8.800    
  -------------------------------------------------------------------
                         slack                                 29.828    

Slack (MET) :             29.855ns  (required time - arrival time)
  Source:                 vga_contoller_inst/read_index_reg[0]_rep__52/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__32/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.679ns  (logic 0.827ns (8.544%)  route 8.852ns (91.456%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.555    -0.957    vga_contoller_inst/clk_25
    SLICE_X43Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__52/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga_contoller_inst/read_index_reg[0]_rep__52/Q
                         net (fo=105, routed)         2.639     2.138    vga_contoller_inst/read_index_reg[0]_rep__52_n_0
    SLICE_X35Y52         LUT1 (Prop_lut1_I0_O)        0.124     2.262 r  vga_contoller_inst/read_index[0]_i_9/O
                         net (fo=1, routed)           0.000     2.262    vga_contoller_inst/read_index[0]_i_9_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.509 r  vga_contoller_inst/read_index_reg[0]_i_3/O[0]
                         net (fo=58, routed)          6.213     8.722    vga_contoller_inst/read_index_reg[0]_i_3_n_7
    SLICE_X53Y59         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.440    38.444    vga_contoller_inst/clk_25
    SLICE_X53Y59         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__32/C
                         clock pessimism              0.484    38.928    
                         clock uncertainty           -0.095    38.833    
    SLICE_X53Y59         FDRE (Setup_fdre_C_D)       -0.256    38.577    vga_contoller_inst/read_index_reg[0]_rep__32
  -------------------------------------------------------------------
                         required time                         38.577    
                         arrival time                          -8.722    
  -------------------------------------------------------------------
                         slack                                 29.855    

Slack (MET) :             29.912ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/xc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__10/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.750ns  (logic 0.704ns (7.220%)  route 9.046ns (92.780%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.636    -0.876    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  vga_contoller_inst/v/xc_next_reg[0]/Q
                         net (fo=10, routed)          1.584     1.165    vga_contoller_inst/v/read_x[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     1.289 f  vga_contoller_inst/v/read_index[0]_i_6/O
                         net (fo=1, routed)           1.036     2.325    vga_contoller_inst/v/read_index[0]_i_6_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I2_O)        0.124     2.449 r  vga_contoller_inst/v/read_index[0]_i_2/O
                         net (fo=108, routed)         6.426     8.875    vga_contoller_inst/read_index0
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__10/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.598    38.603    vga_contoller_inst/clk_25
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__10/C
                         clock pessimism              0.484    39.086    
                         clock uncertainty           -0.095    38.992    
    SLICE_X44Y129        FDRE (Setup_fdre_C_CE)      -0.205    38.787    vga_contoller_inst/read_index_reg[0]_rep__10
  -------------------------------------------------------------------
                         required time                         38.787    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                 29.912    

Slack (MET) :             29.912ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/xc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__13/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.750ns  (logic 0.704ns (7.220%)  route 9.046ns (92.780%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.636    -0.876    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  vga_contoller_inst/v/xc_next_reg[0]/Q
                         net (fo=10, routed)          1.584     1.165    vga_contoller_inst/v/read_x[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     1.289 f  vga_contoller_inst/v/read_index[0]_i_6/O
                         net (fo=1, routed)           1.036     2.325    vga_contoller_inst/v/read_index[0]_i_6_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I2_O)        0.124     2.449 r  vga_contoller_inst/v/read_index[0]_i_2/O
                         net (fo=108, routed)         6.426     8.875    vga_contoller_inst/read_index0
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__13/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.598    38.603    vga_contoller_inst/clk_25
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__13/C
                         clock pessimism              0.484    39.086    
                         clock uncertainty           -0.095    38.992    
    SLICE_X44Y129        FDRE (Setup_fdre_C_CE)      -0.205    38.787    vga_contoller_inst/read_index_reg[0]_rep__13
  -------------------------------------------------------------------
                         required time                         38.787    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                 29.912    

Slack (MET) :             29.912ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/xc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__14/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.750ns  (logic 0.704ns (7.220%)  route 9.046ns (92.780%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.636    -0.876    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  vga_contoller_inst/v/xc_next_reg[0]/Q
                         net (fo=10, routed)          1.584     1.165    vga_contoller_inst/v/read_x[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     1.289 f  vga_contoller_inst/v/read_index[0]_i_6/O
                         net (fo=1, routed)           1.036     2.325    vga_contoller_inst/v/read_index[0]_i_6_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I2_O)        0.124     2.449 r  vga_contoller_inst/v/read_index[0]_i_2/O
                         net (fo=108, routed)         6.426     8.875    vga_contoller_inst/read_index0
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__14/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.598    38.603    vga_contoller_inst/clk_25
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__14/C
                         clock pessimism              0.484    39.086    
                         clock uncertainty           -0.095    38.992    
    SLICE_X44Y129        FDRE (Setup_fdre_C_CE)      -0.205    38.787    vga_contoller_inst/read_index_reg[0]_rep__14
  -------------------------------------------------------------------
                         required time                         38.787    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                 29.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 vga_contoller_inst/read_index_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.251ns (40.435%)  route 0.370ns (59.565%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.561    -0.620    vga_contoller_inst/clk_25
    SLICE_X35Y42         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga_contoller_inst/read_index_reg[1]_rep__4/Q
                         net (fo=127, routed)         0.370    -0.110    vga_contoller_inst/read_index_reg[1]_rep__4_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.000 r  vga_contoller_inst/read_index_reg[0]_i_3/O[1]
                         net (fo=33, routed)          0.000     0.000    vga_contoller_inst/read_index_reg[0]_i_3_n_6
    SLICE_X35Y52         FDRE                                         r  vga_contoller_inst/read_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.829    -0.860    vga_contoller_inst/clk_25
    SLICE_X35Y52         FDRE                                         r  vga_contoller_inst/read_index_reg[1]/C
                         clock pessimism              0.508    -0.351    
                         clock uncertainty            0.095    -0.257    
    SLICE_X35Y52         FDRE (Hold_fdre_C_D)         0.102    -0.155    vga_contoller_inst/read_index_reg[1]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.000    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/xc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/xc_next_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.175%)  route 0.157ns (45.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.594    -0.587    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  vga_contoller_inst/v/xc_next_reg[0]/Q
                         net (fo=10, routed)          0.157    -0.289    vga_contoller_inst/v/read_x[0]
    SLICE_X0Y40          LUT6 (Prop_lut6_I2_O)        0.045    -0.244 r  vga_contoller_inst/v/xc_next[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    vga_contoller_inst/v/xc_next[5]_i_1_n_0
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[5]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.095    -0.493    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.092    -0.401    vga_contoller_inst/v/xc_next_reg[5]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/yc_next_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/yc_next_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.229ns (63.622%)  route 0.131ns (36.378%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.594    -0.587    vga_contoller_inst/v/clk_25
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.128    -0.459 f  vga_contoller_inst/v/yc_next_reg[3]/Q
                         net (fo=11, routed)          0.131    -0.328    vga_contoller_inst/v/read_y[3]
    SLICE_X1Y42          LUT5 (Prop_lut5_I0_O)        0.101    -0.227 r  vga_contoller_inst/v/yc_next[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    vga_contoller_inst/v/yc_next[2]_i_1_n_0
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[2]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.095    -0.493    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.107    -0.386    vga_contoller_inst/v/yc_next_reg[2]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/xc_next_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/xc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (49.109%)  route 0.133ns (50.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.594    -0.587    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.128    -0.459 r  vga_contoller_inst/v/xc_next_reg[4]/Q
                         net (fo=7, routed)           0.133    -0.327    vga_contoller_inst/v/read_x[4]
    SLICE_X1Y40          FDRE                                         r  vga_contoller_inst/v/xc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X1Y40          FDRE                                         r  vga_contoller_inst/v/xc_reg[4]/C
                         clock pessimism              0.250    -0.574    
                         clock uncertainty            0.095    -0.480    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)        -0.007    -0.487    vga_contoller_inst/v/xc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/yc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/yc_next_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.575%)  route 0.168ns (47.425%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.594    -0.587    vga_contoller_inst/v/clk_25
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  vga_contoller_inst/v/yc_next_reg[0]/Q
                         net (fo=11, routed)          0.168    -0.279    vga_contoller_inst/v/read_y[0]
    SLICE_X1Y42          LUT5 (Prop_lut5_I2_O)        0.045    -0.234 r  vga_contoller_inst/v/yc_next[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    vga_contoller_inst/v/yc_next[4]_i_1_n_0
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[4]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.095    -0.493    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.092    -0.401    vga_contoller_inst/v/yc_next_reg[4]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/xc_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/xc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.719%)  route 0.205ns (59.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.594    -0.587    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  vga_contoller_inst/v/xc_next_reg[9]/Q
                         net (fo=5, routed)           0.205    -0.241    vga_contoller_inst/v/read_x[9]
    SLICE_X1Y40          FDRE                                         r  vga_contoller_inst/v/xc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X1Y40          FDRE                                         r  vga_contoller_inst/v/xc_reg[9]/C
                         clock pessimism              0.250    -0.574    
                         clock uncertainty            0.095    -0.480    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)         0.071    -0.409    vga_contoller_inst/v/xc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/yc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/yc_next_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.133%)  route 0.171ns (47.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.594    -0.587    vga_contoller_inst/v/clk_25
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  vga_contoller_inst/v/yc_next_reg[0]/Q
                         net (fo=11, routed)          0.171    -0.276    vga_contoller_inst/v/read_y[0]
    SLICE_X1Y42          LUT6 (Prop_lut6_I2_O)        0.045    -0.231 r  vga_contoller_inst/v/yc_next[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    vga_contoller_inst/v/yc_next[5]_i_1_n_0
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[5]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.095    -0.493    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.092    -0.401    vga_contoller_inst/v/yc_next_reg[5]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/yc_next_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/yc_next_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.226ns (63.317%)  route 0.131ns (36.683%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.594    -0.587    vga_contoller_inst/v/clk_25
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.128    -0.459 f  vga_contoller_inst/v/yc_next_reg[3]/Q
                         net (fo=11, routed)          0.131    -0.328    vga_contoller_inst/v/read_y[3]
    SLICE_X1Y42          LUT5 (Prop_lut5_I1_O)        0.098    -0.230 r  vga_contoller_inst/v/yc_next[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    vga_contoller_inst/v/yc_next[0]_i_1_n_0
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[0]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.095    -0.493    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.091    -0.402    vga_contoller_inst/v/yc_next_reg[0]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/xc_next_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/xc_next_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.167%)  route 0.197ns (51.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.594    -0.587    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  vga_contoller_inst/v/xc_next_reg[1]/Q
                         net (fo=9, routed)           0.197    -0.249    vga_contoller_inst/v/read_x[1]
    SLICE_X0Y40          LUT3 (Prop_lut3_I0_O)        0.042    -0.207 r  vga_contoller_inst/v/xc_next[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    vga_contoller_inst/v/xc_next[2]_i_1_n_0
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[2]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.095    -0.493    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.107    -0.386    vga_contoller_inst/v/xc_next_reg[2]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 vga_contoller_inst/read_index_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.249ns (65.279%)  route 0.132ns (34.721%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.560    -0.621    vga_contoller_inst/clk_25
    SLICE_X35Y54         FDRE                                         r  vga_contoller_inst/read_index_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  vga_contoller_inst/read_index_reg[11]/Q
                         net (fo=8, routed)           0.132    -0.348    vga_contoller_inst/read_index_reg[11]
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.240 r  vga_contoller_inst/read_index_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.240    vga_contoller_inst/read_index_reg[8]_i_1_n_4
    SLICE_X35Y54         FDRE                                         r  vga_contoller_inst/read_index_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.828    -0.861    vga_contoller_inst/clk_25
    SLICE_X35Y54         FDRE                                         r  vga_contoller_inst/read_index_reg[11]/C
                         clock pessimism              0.240    -0.621    
                         clock uncertainty            0.095    -0.527    
    SLICE_X35Y54         FDRE (Hold_fdre_C_D)         0.105    -0.422    vga_contoller_inst/read_index_reg[11]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.182    





---------------------------------------------------------------------------------------------------
From Clock:  clk_20_clk_wiz_0
  To Clock:  clk_40_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.737ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.737ns  (required time - arrival time)
  Source:                 gpu/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/mul_b_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 1.014ns (11.627%)  route 7.707ns (88.373%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 23.524 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.552    -0.960    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  gpu/x_reg[8]/Q
                         net (fo=11, routed)          1.245     0.804    gpu/vs1/x_screen_v3_reg[0]_0[8]
    SLICE_X38Y27         LUT5 (Prop_lut5_I0_O)        0.124     0.928 f  gpu/vs1/intensity[1]_i_3/O
                         net (fo=2, routed)           0.996     1.924    gpu/vs1/intensity[1]_i_3_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.048 f  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8/O
                         net (fo=1, routed)           0.845     2.893    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I3_O)        0.124     3.017 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_3/O
                         net (fo=3, routed)           1.735     4.751    gpu/vs1/mul/mul_b_reg[0]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.124     4.875 r  gpu/vs1/mul/mul_a[21]_i_1/O
                         net (fo=42, routed)          2.886     7.762    gpu/vs1/mul_n_0
    SLICE_X3Y3           FDRE                                         r  gpu/vs1/mul_b_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.519    23.524    gpu/vs1/clk_40
    SLICE_X3Y3           FDRE                                         r  gpu/vs1/mul_b_reg[2]/C
                         clock pessimism              0.398    23.922    
                         clock uncertainty           -0.218    23.704    
    SLICE_X3Y3           FDRE (Setup_fdre_C_CE)      -0.205    23.499    gpu/vs1/mul_b_reg[2]
  -------------------------------------------------------------------
                         required time                         23.499    
                         arrival time                          -7.762    
  -------------------------------------------------------------------
                         slack                                 15.737    

Slack (MET) :             15.737ns  (required time - arrival time)
  Source:                 gpu/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/mul_b_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 1.014ns (11.627%)  route 7.707ns (88.373%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 23.524 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.552    -0.960    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  gpu/x_reg[8]/Q
                         net (fo=11, routed)          1.245     0.804    gpu/vs1/x_screen_v3_reg[0]_0[8]
    SLICE_X38Y27         LUT5 (Prop_lut5_I0_O)        0.124     0.928 f  gpu/vs1/intensity[1]_i_3/O
                         net (fo=2, routed)           0.996     1.924    gpu/vs1/intensity[1]_i_3_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.048 f  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8/O
                         net (fo=1, routed)           0.845     2.893    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I3_O)        0.124     3.017 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_3/O
                         net (fo=3, routed)           1.735     4.751    gpu/vs1/mul/mul_b_reg[0]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.124     4.875 r  gpu/vs1/mul/mul_a[21]_i_1/O
                         net (fo=42, routed)          2.886     7.762    gpu/vs1/mul_n_0
    SLICE_X3Y3           FDRE                                         r  gpu/vs1/mul_b_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.519    23.524    gpu/vs1/clk_40
    SLICE_X3Y3           FDRE                                         r  gpu/vs1/mul_b_reg[4]/C
                         clock pessimism              0.398    23.922    
                         clock uncertainty           -0.218    23.704    
    SLICE_X3Y3           FDRE (Setup_fdre_C_CE)      -0.205    23.499    gpu/vs1/mul_b_reg[4]
  -------------------------------------------------------------------
                         required time                         23.499    
                         arrival time                          -7.762    
  -------------------------------------------------------------------
                         slack                                 15.737    

Slack (MET) :             15.737ns  (required time - arrival time)
  Source:                 gpu/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/mul_b_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 1.014ns (11.627%)  route 7.707ns (88.373%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 23.524 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.552    -0.960    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  gpu/x_reg[8]/Q
                         net (fo=11, routed)          1.245     0.804    gpu/vs1/x_screen_v3_reg[0]_0[8]
    SLICE_X38Y27         LUT5 (Prop_lut5_I0_O)        0.124     0.928 f  gpu/vs1/intensity[1]_i_3/O
                         net (fo=2, routed)           0.996     1.924    gpu/vs1/intensity[1]_i_3_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.048 f  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8/O
                         net (fo=1, routed)           0.845     2.893    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I3_O)        0.124     3.017 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_3/O
                         net (fo=3, routed)           1.735     4.751    gpu/vs1/mul/mul_b_reg[0]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.124     4.875 r  gpu/vs1/mul/mul_a[21]_i_1/O
                         net (fo=42, routed)          2.886     7.762    gpu/vs1/mul_n_0
    SLICE_X3Y3           FDRE                                         r  gpu/vs1/mul_b_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.519    23.524    gpu/vs1/clk_40
    SLICE_X3Y3           FDRE                                         r  gpu/vs1/mul_b_reg[5]/C
                         clock pessimism              0.398    23.922    
                         clock uncertainty           -0.218    23.704    
    SLICE_X3Y3           FDRE (Setup_fdre_C_CE)      -0.205    23.499    gpu/vs1/mul_b_reg[5]
  -------------------------------------------------------------------
                         required time                         23.499    
                         arrival time                          -7.762    
  -------------------------------------------------------------------
                         slack                                 15.737    

Slack (MET) :             15.737ns  (required time - arrival time)
  Source:                 gpu/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/mul_b_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 1.014ns (11.627%)  route 7.707ns (88.373%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 23.524 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.552    -0.960    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  gpu/x_reg[8]/Q
                         net (fo=11, routed)          1.245     0.804    gpu/vs1/x_screen_v3_reg[0]_0[8]
    SLICE_X38Y27         LUT5 (Prop_lut5_I0_O)        0.124     0.928 f  gpu/vs1/intensity[1]_i_3/O
                         net (fo=2, routed)           0.996     1.924    gpu/vs1/intensity[1]_i_3_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.048 f  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8/O
                         net (fo=1, routed)           0.845     2.893    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I3_O)        0.124     3.017 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_3/O
                         net (fo=3, routed)           1.735     4.751    gpu/vs1/mul/mul_b_reg[0]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.124     4.875 r  gpu/vs1/mul/mul_a[21]_i_1/O
                         net (fo=42, routed)          2.886     7.762    gpu/vs1/mul_n_0
    SLICE_X3Y3           FDRE                                         r  gpu/vs1/mul_b_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.519    23.524    gpu/vs1/clk_40
    SLICE_X3Y3           FDRE                                         r  gpu/vs1/mul_b_reg[6]/C
                         clock pessimism              0.398    23.922    
                         clock uncertainty           -0.218    23.704    
    SLICE_X3Y3           FDRE (Setup_fdre_C_CE)      -0.205    23.499    gpu/vs1/mul_b_reg[6]
  -------------------------------------------------------------------
                         required time                         23.499    
                         arrival time                          -7.762    
  -------------------------------------------------------------------
                         slack                                 15.737    

Slack (MET) :             15.895ns  (required time - arrival time)
  Source:                 gpu/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/mul_b_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.565ns  (logic 1.014ns (11.839%)  route 7.551ns (88.161%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 23.525 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.552    -0.960    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  gpu/x_reg[8]/Q
                         net (fo=11, routed)          1.245     0.804    gpu/vs1/x_screen_v3_reg[0]_0[8]
    SLICE_X38Y27         LUT5 (Prop_lut5_I0_O)        0.124     0.928 f  gpu/vs1/intensity[1]_i_3/O
                         net (fo=2, routed)           0.996     1.924    gpu/vs1/intensity[1]_i_3_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.048 f  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8/O
                         net (fo=1, routed)           0.845     2.893    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I3_O)        0.124     3.017 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_3/O
                         net (fo=3, routed)           1.735     4.751    gpu/vs1/mul/mul_b_reg[0]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.124     4.875 r  gpu/vs1/mul/mul_a[21]_i_1/O
                         net (fo=42, routed)          2.730     7.605    gpu/vs1/mul_n_0
    SLICE_X3Y0           FDRE                                         r  gpu/vs1/mul_b_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.520    23.525    gpu/vs1/clk_40
    SLICE_X3Y0           FDRE                                         r  gpu/vs1/mul_b_reg[13]/C
                         clock pessimism              0.398    23.923    
                         clock uncertainty           -0.218    23.705    
    SLICE_X3Y0           FDRE (Setup_fdre_C_CE)      -0.205    23.500    gpu/vs1/mul_b_reg[13]
  -------------------------------------------------------------------
                         required time                         23.500    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                 15.895    

Slack (MET) :             15.895ns  (required time - arrival time)
  Source:                 gpu/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/mul_b_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.565ns  (logic 1.014ns (11.839%)  route 7.551ns (88.161%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 23.525 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.552    -0.960    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  gpu/x_reg[8]/Q
                         net (fo=11, routed)          1.245     0.804    gpu/vs1/x_screen_v3_reg[0]_0[8]
    SLICE_X38Y27         LUT5 (Prop_lut5_I0_O)        0.124     0.928 f  gpu/vs1/intensity[1]_i_3/O
                         net (fo=2, routed)           0.996     1.924    gpu/vs1/intensity[1]_i_3_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.048 f  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8/O
                         net (fo=1, routed)           0.845     2.893    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I3_O)        0.124     3.017 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_3/O
                         net (fo=3, routed)           1.735     4.751    gpu/vs1/mul/mul_b_reg[0]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.124     4.875 r  gpu/vs1/mul/mul_a[21]_i_1/O
                         net (fo=42, routed)          2.730     7.605    gpu/vs1/mul_n_0
    SLICE_X3Y0           FDRE                                         r  gpu/vs1/mul_b_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.520    23.525    gpu/vs1/clk_40
    SLICE_X3Y0           FDRE                                         r  gpu/vs1/mul_b_reg[15]/C
                         clock pessimism              0.398    23.923    
                         clock uncertainty           -0.218    23.705    
    SLICE_X3Y0           FDRE (Setup_fdre_C_CE)      -0.205    23.500    gpu/vs1/mul_b_reg[15]
  -------------------------------------------------------------------
                         required time                         23.500    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                 15.895    

Slack (MET) :             15.895ns  (required time - arrival time)
  Source:                 gpu/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/mul_b_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.565ns  (logic 1.014ns (11.839%)  route 7.551ns (88.161%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 23.525 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.552    -0.960    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  gpu/x_reg[8]/Q
                         net (fo=11, routed)          1.245     0.804    gpu/vs1/x_screen_v3_reg[0]_0[8]
    SLICE_X38Y27         LUT5 (Prop_lut5_I0_O)        0.124     0.928 f  gpu/vs1/intensity[1]_i_3/O
                         net (fo=2, routed)           0.996     1.924    gpu/vs1/intensity[1]_i_3_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.048 f  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8/O
                         net (fo=1, routed)           0.845     2.893    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I3_O)        0.124     3.017 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_3/O
                         net (fo=3, routed)           1.735     4.751    gpu/vs1/mul/mul_b_reg[0]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.124     4.875 r  gpu/vs1/mul/mul_a[21]_i_1/O
                         net (fo=42, routed)          2.730     7.605    gpu/vs1/mul_n_0
    SLICE_X3Y0           FDRE                                         r  gpu/vs1/mul_b_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.520    23.525    gpu/vs1/clk_40
    SLICE_X3Y0           FDRE                                         r  gpu/vs1/mul_b_reg[18]/C
                         clock pessimism              0.398    23.923    
                         clock uncertainty           -0.218    23.705    
    SLICE_X3Y0           FDRE (Setup_fdre_C_CE)      -0.205    23.500    gpu/vs1/mul_b_reg[18]
  -------------------------------------------------------------------
                         required time                         23.500    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                 15.895    

Slack (MET) :             15.895ns  (required time - arrival time)
  Source:                 gpu/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/mul_b_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.565ns  (logic 1.014ns (11.839%)  route 7.551ns (88.161%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 23.525 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.552    -0.960    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  gpu/x_reg[8]/Q
                         net (fo=11, routed)          1.245     0.804    gpu/vs1/x_screen_v3_reg[0]_0[8]
    SLICE_X38Y27         LUT5 (Prop_lut5_I0_O)        0.124     0.928 f  gpu/vs1/intensity[1]_i_3/O
                         net (fo=2, routed)           0.996     1.924    gpu/vs1/intensity[1]_i_3_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.048 f  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8/O
                         net (fo=1, routed)           0.845     2.893    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I3_O)        0.124     3.017 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_3/O
                         net (fo=3, routed)           1.735     4.751    gpu/vs1/mul/mul_b_reg[0]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.124     4.875 r  gpu/vs1/mul/mul_a[21]_i_1/O
                         net (fo=42, routed)          2.730     7.605    gpu/vs1/mul_n_0
    SLICE_X3Y0           FDRE                                         r  gpu/vs1/mul_b_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.520    23.525    gpu/vs1/clk_40
    SLICE_X3Y0           FDRE                                         r  gpu/vs1/mul_b_reg[3]/C
                         clock pessimism              0.398    23.923    
                         clock uncertainty           -0.218    23.705    
    SLICE_X3Y0           FDRE (Setup_fdre_C_CE)      -0.205    23.500    gpu/vs1/mul_b_reg[3]
  -------------------------------------------------------------------
                         required time                         23.500    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                 15.895    

Slack (MET) :             15.931ns  (required time - arrival time)
  Source:                 gpu/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/mul_b_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.565ns  (logic 1.014ns (11.839%)  route 7.551ns (88.161%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 23.525 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.552    -0.960    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  gpu/x_reg[8]/Q
                         net (fo=11, routed)          1.245     0.804    gpu/vs1/x_screen_v3_reg[0]_0[8]
    SLICE_X38Y27         LUT5 (Prop_lut5_I0_O)        0.124     0.928 f  gpu/vs1/intensity[1]_i_3/O
                         net (fo=2, routed)           0.996     1.924    gpu/vs1/intensity[1]_i_3_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.048 f  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8/O
                         net (fo=1, routed)           0.845     2.893    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I3_O)        0.124     3.017 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_3/O
                         net (fo=3, routed)           1.735     4.751    gpu/vs1/mul/mul_b_reg[0]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.124     4.875 r  gpu/vs1/mul/mul_a[21]_i_1/O
                         net (fo=42, routed)          2.730     7.605    gpu/vs1/mul_n_0
    SLICE_X2Y0           FDRE                                         r  gpu/vs1/mul_b_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.520    23.525    gpu/vs1/clk_40
    SLICE_X2Y0           FDRE                                         r  gpu/vs1/mul_b_reg[16]/C
                         clock pessimism              0.398    23.923    
                         clock uncertainty           -0.218    23.705    
    SLICE_X2Y0           FDRE (Setup_fdre_C_CE)      -0.169    23.536    gpu/vs1/mul_b_reg[16]
  -------------------------------------------------------------------
                         required time                         23.536    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                 15.931    

Slack (MET) :             15.931ns  (required time - arrival time)
  Source:                 gpu/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/mul_b_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.565ns  (logic 1.014ns (11.839%)  route 7.551ns (88.161%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 23.525 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.552    -0.960    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  gpu/x_reg[8]/Q
                         net (fo=11, routed)          1.245     0.804    gpu/vs1/x_screen_v3_reg[0]_0[8]
    SLICE_X38Y27         LUT5 (Prop_lut5_I0_O)        0.124     0.928 f  gpu/vs1/intensity[1]_i_3/O
                         net (fo=2, routed)           0.996     1.924    gpu/vs1/intensity[1]_i_3_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.048 f  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8/O
                         net (fo=1, routed)           0.845     2.893    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I3_O)        0.124     3.017 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_3/O
                         net (fo=3, routed)           1.735     4.751    gpu/vs1/mul/mul_b_reg[0]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.124     4.875 r  gpu/vs1/mul/mul_a[21]_i_1/O
                         net (fo=42, routed)          2.730     7.605    gpu/vs1/mul_n_0
    SLICE_X2Y0           FDRE                                         r  gpu/vs1/mul_b_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.520    23.525    gpu/vs1/clk_40
    SLICE_X2Y0           FDRE                                         r  gpu/vs1/mul_b_reg[17]/C
                         clock pessimism              0.398    23.923    
                         clock uncertainty           -0.218    23.705    
    SLICE_X2Y0           FDRE (Setup_fdre_C_CE)      -0.169    23.536    gpu/vs1/mul_b_reg[17]
  -------------------------------------------------------------------
                         required time                         23.536    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                 15.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/bar2_iy_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.359ns (42.990%)  route 0.476ns (57.010%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.553    -0.628    gpu/clk_20
    SLICE_X33Y27         FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          0.181    -0.306    gpu/vs1/tmp_ei_mul2_reg[0]_0[8]
    SLICE_X33Y27         LUT5 (Prop_lut5_I2_O)        0.043    -0.263 r  gpu/vs1/bar_iy_dy[19]_i_2/O
                         net (fo=100, routed)         0.295     0.032    gpu/vs1/mul/bar_iz_dy_reg[0]
    SLICE_X28Y26         LUT4 (Prop_lut4_I2_O)        0.112     0.144 r  gpu/vs1/mul/bar2_iy[16]_i_5/O
                         net (fo=1, routed)           0.000     0.144    gpu/vs1/mul/bar2_iy[16]_i_5_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.207 r  gpu/vs1/mul/bar2_iy_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.207    gpu/vs1/mul_n_135
    SLICE_X28Y26         FDRE                                         r  gpu/vs1/bar2_iy_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.818    -0.872    gpu/vs1/clk_40
    SLICE_X28Y26         FDRE                                         r  gpu/vs1/bar2_iy_reg[19]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.218    -0.098    
    SLICE_X28Y26         FDRE (Hold_fdre_C_D)         0.105     0.007    gpu/vs1/bar2_iy_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 gpu/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/state_ei_line_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.271ns (31.592%)  route 0.587ns (68.408%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.554    -0.627    gpu/clk_20
    SLICE_X39Y20         FDRE                                         r  gpu/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.128    -0.499 r  gpu/x_reg[4]/Q
                         net (fo=6, routed)           0.133    -0.366    gpu/vs1/x_screen_v3_reg[0]_0[4]
    SLICE_X39Y20         LUT6 (Prop_lut6_I2_O)        0.098    -0.268 r  gpu/vs1/e0_init_t1[19]_i_3/O
                         net (fo=11, routed)          0.453     0.185    gpu/vs1/e0_init_t1[19]_i_3_n_0
    SLICE_X31Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.230 r  gpu/vs1/state_ei_line[0]_i_1/O
                         net (fo=1, routed)           0.000     0.230    gpu/vs1/state_ei_line[0]_i_1_n_0
    SLICE_X31Y9          FDSE                                         r  gpu/vs1/state_ei_line_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.831    -0.859    gpu/vs1/clk_40
    SLICE_X31Y9          FDSE                                         r  gpu/vs1/state_ei_line_reg[0]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.218    -0.085    
    SLICE_X31Y9          FDSE (Hold_fdse_C_D)         0.092     0.007    gpu/vs1/state_ei_line_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/bar2_iy_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.361ns (40.560%)  route 0.529ns (59.440%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.553    -0.628    gpu/clk_20
    SLICE_X33Y27         FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          0.181    -0.306    gpu/vs1/tmp_ei_mul2_reg[0]_0[8]
    SLICE_X33Y27         LUT5 (Prop_lut5_I2_O)        0.043    -0.263 r  gpu/vs1/bar_iy_dy[19]_i_2/O
                         net (fo=100, routed)         0.348     0.085    gpu/vs1/mul/bar_iz_dy_reg[0]
    SLICE_X28Y26         LUT4 (Prop_lut4_I2_O)        0.112     0.197 r  gpu/vs1/mul/bar2_iy[16]_i_7/O
                         net (fo=1, routed)           0.000     0.197    gpu/vs1/mul/bar2_iy[16]_i_7_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.262 r  gpu/vs1/mul/bar2_iy_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.262    gpu/vs1/mul_n_137
    SLICE_X28Y26         FDRE                                         r  gpu/vs1/bar2_iy_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.818    -0.872    gpu/vs1/clk_40
    SLICE_X28Y26         FDRE                                         r  gpu/vs1/bar2_iy_reg[17]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.218    -0.098    
    SLICE_X28Y26         FDRE (Hold_fdre_C_D)         0.105     0.007    gpu/vs1/bar2_iy_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/bar_iz_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.359ns (40.006%)  route 0.538ns (59.994%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.553    -0.628    gpu/clk_20
    SLICE_X33Y27         FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          0.181    -0.306    gpu/vs1/tmp_ei_mul2_reg[0]_0[8]
    SLICE_X33Y27         LUT5 (Prop_lut5_I2_O)        0.043    -0.263 r  gpu/vs1/bar_iy_dy[19]_i_2/O
                         net (fo=100, routed)         0.357     0.094    gpu/vs1/mul/bar_iz_dy_reg[0]
    SLICE_X32Y22         LUT4 (Prop_lut4_I2_O)        0.112     0.206 r  gpu/vs1/mul/bar_iz[16]_i_5/O
                         net (fo=1, routed)           0.000     0.206    gpu/vs1/mul/bar_iz[16]_i_5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.269 r  gpu/vs1/mul/bar_iz_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.269    gpu/vs1/mul_n_115
    SLICE_X32Y22         FDRE                                         r  gpu/vs1/bar_iz_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.819    -0.871    gpu/vs1/clk_40
    SLICE_X32Y22         FDRE                                         r  gpu/vs1/bar_iz_reg[19]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.218    -0.097    
    SLICE_X32Y22         FDRE (Hold_fdre_C_D)         0.105     0.008    gpu/vs1/bar_iz_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/bar2_iz_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.367ns (40.918%)  route 0.530ns (59.082%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.553    -0.628    gpu/clk_20
    SLICE_X33Y27         FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          0.168    -0.319    gpu/vs1/tmp_ei_mul2_reg[0]_0[8]
    SLICE_X33Y27         LUT5 (Prop_lut5_I2_O)        0.051    -0.268 r  gpu/vs1/e0_init_t1[19]_i_4/O
                         net (fo=100, routed)         0.362     0.094    gpu/vs1/mul/bar2_iz_dy_reg[0]
    SLICE_X29Y25         LUT4 (Prop_lut4_I2_O)        0.110     0.204 r  gpu/vs1/mul/bar2_iz[16]_i_7/O
                         net (fo=1, routed)           0.000     0.204    gpu/vs1/mul/bar2_iz[16]_i_7_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.269 r  gpu/vs1/mul/bar2_iz_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.269    gpu/vs1/mul_n_157
    SLICE_X29Y25         FDRE                                         r  gpu/vs1/bar2_iz_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.817    -0.873    gpu/vs1/clk_40
    SLICE_X29Y25         FDRE                                         r  gpu/vs1/bar2_iz_reg[17]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.218    -0.099    
    SLICE_X29Y25         FDRE (Hold_fdre_C_D)         0.105     0.006    gpu/vs1/bar2_iz_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/bar_iz_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.362ns (40.042%)  route 0.542ns (59.958%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.553    -0.628    gpu/clk_20
    SLICE_X33Y27         FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          0.181    -0.306    gpu/vs1/tmp_ei_mul2_reg[0]_0[8]
    SLICE_X33Y27         LUT5 (Prop_lut5_I2_O)        0.043    -0.263 r  gpu/vs1/bar_iy_dy[19]_i_2/O
                         net (fo=100, routed)         0.361     0.098    gpu/vs1/mul/bar_iz_dy_reg[0]
    SLICE_X32Y22         LUT4 (Prop_lut4_I2_O)        0.112     0.210 r  gpu/vs1/mul/bar_iz[16]_i_6/O
                         net (fo=1, routed)           0.000     0.210    gpu/vs1/mul/bar_iz[16]_i_6_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.276 r  gpu/vs1/mul/bar_iz_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.276    gpu/vs1/mul_n_116
    SLICE_X32Y22         FDRE                                         r  gpu/vs1/bar_iz_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.819    -0.871    gpu/vs1/clk_40
    SLICE_X32Y22         FDRE                                         r  gpu/vs1/bar_iz_reg[18]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.218    -0.097    
    SLICE_X32Y22         FDRE (Hold_fdre_C_D)         0.105     0.008    gpu/vs1/bar_iz_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/bar_iy_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.360ns (38.244%)  route 0.581ns (61.756%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.553    -0.628    gpu/clk_20
    SLICE_X33Y27         FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          0.181    -0.306    gpu/vs1/tmp_ei_mul2_reg[0]_0[8]
    SLICE_X33Y27         LUT5 (Prop_lut5_I2_O)        0.043    -0.263 r  gpu/vs1/bar_iy_dy[19]_i_2/O
                         net (fo=100, routed)         0.400     0.137    gpu/vs1/mul/bar_iz_dy_reg[0]
    SLICE_X34Y21         LUT4 (Prop_lut4_I2_O)        0.112     0.249 r  gpu/vs1/mul/bar_iy[16]_i_5/O
                         net (fo=1, routed)           0.000     0.249    gpu/vs1/mul/bar_iy[16]_i_5_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.313 r  gpu/vs1/mul/bar_iy_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.313    gpu/vs1/mul_n_95
    SLICE_X34Y21         FDRE                                         r  gpu/vs1/bar_iy_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.819    -0.871    gpu/vs1/clk_40
    SLICE_X34Y21         FDRE                                         r  gpu/vs1/bar_iy_reg[19]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.218    -0.097    
    SLICE_X34Y21         FDRE (Hold_fdre_C_D)         0.134     0.037    gpu/vs1/bar_iy_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/bar2_iy_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.365ns (40.024%)  route 0.547ns (59.976%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.553    -0.628    gpu/clk_20
    SLICE_X33Y27         FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          0.168    -0.319    gpu/vs1/tmp_ei_mul2_reg[0]_0[8]
    SLICE_X33Y27         LUT5 (Prop_lut5_I2_O)        0.051    -0.268 r  gpu/vs1/e0_init_t1[19]_i_4/O
                         net (fo=100, routed)         0.379     0.111    gpu/vs1/mul/bar2_iz_dy_reg[0]
    SLICE_X28Y23         LUT4 (Prop_lut4_I2_O)        0.110     0.221 r  gpu/vs1/mul/bar2_iy[4]_i_6/O
                         net (fo=1, routed)           0.000     0.221    gpu/vs1/mul/bar2_iy[4]_i_6_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.284 r  gpu/vs1/mul/bar2_iy_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.284    gpu/vs1/mul_n_123
    SLICE_X28Y23         FDRE                                         r  gpu/vs1/bar2_iy_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.818    -0.872    gpu/vs1/clk_40
    SLICE_X28Y23         FDRE                                         r  gpu/vs1/bar2_iy_reg[7]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.218    -0.098    
    SLICE_X28Y23         FDRE (Hold_fdre_C_D)         0.105     0.007    gpu/vs1/bar2_iy_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/bar_iz_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.359ns (39.235%)  route 0.556ns (60.765%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.553    -0.628    gpu/clk_20
    SLICE_X33Y27         FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          0.181    -0.306    gpu/vs1/tmp_ei_mul2_reg[0]_0[8]
    SLICE_X33Y27         LUT5 (Prop_lut5_I2_O)        0.043    -0.263 r  gpu/vs1/bar_iy_dy[19]_i_2/O
                         net (fo=100, routed)         0.375     0.112    gpu/vs1/mul/bar_iz_dy_reg[0]
    SLICE_X32Y20         LUT4 (Prop_lut4_I2_O)        0.112     0.224 r  gpu/vs1/mul/bar_iz[8]_i_6/O
                         net (fo=1, routed)           0.000     0.224    gpu/vs1/mul/bar_iz[8]_i_6_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.287 r  gpu/vs1/mul/bar_iz_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.287    gpu/vs1/mul_n_107
    SLICE_X32Y20         FDRE                                         r  gpu/vs1/bar_iz_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.821    -0.869    gpu/vs1/clk_40
    SLICE_X32Y20         FDRE                                         r  gpu/vs1/bar_iz_reg[11]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.218    -0.095    
    SLICE_X32Y20         FDRE (Hold_fdre_C_D)         0.105     0.010    gpu/vs1/bar_iz_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/bar2_iy_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.367ns (40.030%)  route 0.550ns (59.970%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.553    -0.628    gpu/clk_20
    SLICE_X33Y27         FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          0.168    -0.319    gpu/vs1/tmp_ei_mul2_reg[0]_0[8]
    SLICE_X33Y27         LUT5 (Prop_lut5_I2_O)        0.051    -0.268 r  gpu/vs1/e0_init_t1[19]_i_4/O
                         net (fo=100, routed)         0.382     0.113    gpu/vs1/mul/bar2_iz_dy_reg[0]
    SLICE_X28Y24         LUT4 (Prop_lut4_I2_O)        0.110     0.223 r  gpu/vs1/mul/bar2_iy[8]_i_8/O
                         net (fo=1, routed)           0.000     0.223    gpu/vs1/mul/bar2_iy[8]_i_8_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.288 r  gpu/vs1/mul/bar2_iy_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.288    gpu/vs1/mul_n_129
    SLICE_X28Y24         FDRE                                         r  gpu/vs1/bar2_iy_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.817    -0.873    gpu/vs1/clk_40
    SLICE_X28Y24         FDRE                                         r  gpu/vs1/bar2_iy_reg[9]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.218    -0.099    
    SLICE_X28Y24         FDRE (Hold_fdre_C_D)         0.105     0.006    gpu/vs1/bar2_iy_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.283    





---------------------------------------------------------------------------------------------------
From Clock:  clk_20_clk_wiz_0_1
  To Clock:  clk_40_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.741ns  (required time - arrival time)
  Source:                 gpu/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/mul_b_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 1.014ns (11.627%)  route 7.707ns (88.373%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 23.524 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.552    -0.960    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  gpu/x_reg[8]/Q
                         net (fo=11, routed)          1.245     0.804    gpu/vs1/x_screen_v3_reg[0]_0[8]
    SLICE_X38Y27         LUT5 (Prop_lut5_I0_O)        0.124     0.928 f  gpu/vs1/intensity[1]_i_3/O
                         net (fo=2, routed)           0.996     1.924    gpu/vs1/intensity[1]_i_3_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.048 f  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8/O
                         net (fo=1, routed)           0.845     2.893    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I3_O)        0.124     3.017 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_3/O
                         net (fo=3, routed)           1.735     4.751    gpu/vs1/mul/mul_b_reg[0]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.124     4.875 r  gpu/vs1/mul/mul_a[21]_i_1/O
                         net (fo=42, routed)          2.886     7.762    gpu/vs1/mul_n_0
    SLICE_X3Y3           FDRE                                         r  gpu/vs1/mul_b_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.519    23.524    gpu/vs1/clk_40
    SLICE_X3Y3           FDRE                                         r  gpu/vs1/mul_b_reg[2]/C
                         clock pessimism              0.398    23.922    
                         clock uncertainty           -0.214    23.708    
    SLICE_X3Y3           FDRE (Setup_fdre_C_CE)      -0.205    23.503    gpu/vs1/mul_b_reg[2]
  -------------------------------------------------------------------
                         required time                         23.503    
                         arrival time                          -7.762    
  -------------------------------------------------------------------
                         slack                                 15.741    

Slack (MET) :             15.741ns  (required time - arrival time)
  Source:                 gpu/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/mul_b_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 1.014ns (11.627%)  route 7.707ns (88.373%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 23.524 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.552    -0.960    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  gpu/x_reg[8]/Q
                         net (fo=11, routed)          1.245     0.804    gpu/vs1/x_screen_v3_reg[0]_0[8]
    SLICE_X38Y27         LUT5 (Prop_lut5_I0_O)        0.124     0.928 f  gpu/vs1/intensity[1]_i_3/O
                         net (fo=2, routed)           0.996     1.924    gpu/vs1/intensity[1]_i_3_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.048 f  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8/O
                         net (fo=1, routed)           0.845     2.893    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I3_O)        0.124     3.017 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_3/O
                         net (fo=3, routed)           1.735     4.751    gpu/vs1/mul/mul_b_reg[0]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.124     4.875 r  gpu/vs1/mul/mul_a[21]_i_1/O
                         net (fo=42, routed)          2.886     7.762    gpu/vs1/mul_n_0
    SLICE_X3Y3           FDRE                                         r  gpu/vs1/mul_b_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.519    23.524    gpu/vs1/clk_40
    SLICE_X3Y3           FDRE                                         r  gpu/vs1/mul_b_reg[4]/C
                         clock pessimism              0.398    23.922    
                         clock uncertainty           -0.214    23.708    
    SLICE_X3Y3           FDRE (Setup_fdre_C_CE)      -0.205    23.503    gpu/vs1/mul_b_reg[4]
  -------------------------------------------------------------------
                         required time                         23.503    
                         arrival time                          -7.762    
  -------------------------------------------------------------------
                         slack                                 15.741    

Slack (MET) :             15.741ns  (required time - arrival time)
  Source:                 gpu/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/mul_b_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 1.014ns (11.627%)  route 7.707ns (88.373%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 23.524 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.552    -0.960    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  gpu/x_reg[8]/Q
                         net (fo=11, routed)          1.245     0.804    gpu/vs1/x_screen_v3_reg[0]_0[8]
    SLICE_X38Y27         LUT5 (Prop_lut5_I0_O)        0.124     0.928 f  gpu/vs1/intensity[1]_i_3/O
                         net (fo=2, routed)           0.996     1.924    gpu/vs1/intensity[1]_i_3_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.048 f  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8/O
                         net (fo=1, routed)           0.845     2.893    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I3_O)        0.124     3.017 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_3/O
                         net (fo=3, routed)           1.735     4.751    gpu/vs1/mul/mul_b_reg[0]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.124     4.875 r  gpu/vs1/mul/mul_a[21]_i_1/O
                         net (fo=42, routed)          2.886     7.762    gpu/vs1/mul_n_0
    SLICE_X3Y3           FDRE                                         r  gpu/vs1/mul_b_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.519    23.524    gpu/vs1/clk_40
    SLICE_X3Y3           FDRE                                         r  gpu/vs1/mul_b_reg[5]/C
                         clock pessimism              0.398    23.922    
                         clock uncertainty           -0.214    23.708    
    SLICE_X3Y3           FDRE (Setup_fdre_C_CE)      -0.205    23.503    gpu/vs1/mul_b_reg[5]
  -------------------------------------------------------------------
                         required time                         23.503    
                         arrival time                          -7.762    
  -------------------------------------------------------------------
                         slack                                 15.741    

Slack (MET) :             15.741ns  (required time - arrival time)
  Source:                 gpu/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/mul_b_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 1.014ns (11.627%)  route 7.707ns (88.373%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 23.524 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.552    -0.960    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  gpu/x_reg[8]/Q
                         net (fo=11, routed)          1.245     0.804    gpu/vs1/x_screen_v3_reg[0]_0[8]
    SLICE_X38Y27         LUT5 (Prop_lut5_I0_O)        0.124     0.928 f  gpu/vs1/intensity[1]_i_3/O
                         net (fo=2, routed)           0.996     1.924    gpu/vs1/intensity[1]_i_3_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.048 f  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8/O
                         net (fo=1, routed)           0.845     2.893    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I3_O)        0.124     3.017 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_3/O
                         net (fo=3, routed)           1.735     4.751    gpu/vs1/mul/mul_b_reg[0]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.124     4.875 r  gpu/vs1/mul/mul_a[21]_i_1/O
                         net (fo=42, routed)          2.886     7.762    gpu/vs1/mul_n_0
    SLICE_X3Y3           FDRE                                         r  gpu/vs1/mul_b_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.519    23.524    gpu/vs1/clk_40
    SLICE_X3Y3           FDRE                                         r  gpu/vs1/mul_b_reg[6]/C
                         clock pessimism              0.398    23.922    
                         clock uncertainty           -0.214    23.708    
    SLICE_X3Y3           FDRE (Setup_fdre_C_CE)      -0.205    23.503    gpu/vs1/mul_b_reg[6]
  -------------------------------------------------------------------
                         required time                         23.503    
                         arrival time                          -7.762    
  -------------------------------------------------------------------
                         slack                                 15.741    

Slack (MET) :             15.899ns  (required time - arrival time)
  Source:                 gpu/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/mul_b_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.565ns  (logic 1.014ns (11.839%)  route 7.551ns (88.161%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 23.525 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.552    -0.960    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  gpu/x_reg[8]/Q
                         net (fo=11, routed)          1.245     0.804    gpu/vs1/x_screen_v3_reg[0]_0[8]
    SLICE_X38Y27         LUT5 (Prop_lut5_I0_O)        0.124     0.928 f  gpu/vs1/intensity[1]_i_3/O
                         net (fo=2, routed)           0.996     1.924    gpu/vs1/intensity[1]_i_3_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.048 f  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8/O
                         net (fo=1, routed)           0.845     2.893    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I3_O)        0.124     3.017 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_3/O
                         net (fo=3, routed)           1.735     4.751    gpu/vs1/mul/mul_b_reg[0]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.124     4.875 r  gpu/vs1/mul/mul_a[21]_i_1/O
                         net (fo=42, routed)          2.730     7.605    gpu/vs1/mul_n_0
    SLICE_X3Y0           FDRE                                         r  gpu/vs1/mul_b_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.520    23.525    gpu/vs1/clk_40
    SLICE_X3Y0           FDRE                                         r  gpu/vs1/mul_b_reg[13]/C
                         clock pessimism              0.398    23.923    
                         clock uncertainty           -0.214    23.709    
    SLICE_X3Y0           FDRE (Setup_fdre_C_CE)      -0.205    23.504    gpu/vs1/mul_b_reg[13]
  -------------------------------------------------------------------
                         required time                         23.504    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                 15.899    

Slack (MET) :             15.899ns  (required time - arrival time)
  Source:                 gpu/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/mul_b_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.565ns  (logic 1.014ns (11.839%)  route 7.551ns (88.161%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 23.525 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.552    -0.960    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  gpu/x_reg[8]/Q
                         net (fo=11, routed)          1.245     0.804    gpu/vs1/x_screen_v3_reg[0]_0[8]
    SLICE_X38Y27         LUT5 (Prop_lut5_I0_O)        0.124     0.928 f  gpu/vs1/intensity[1]_i_3/O
                         net (fo=2, routed)           0.996     1.924    gpu/vs1/intensity[1]_i_3_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.048 f  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8/O
                         net (fo=1, routed)           0.845     2.893    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I3_O)        0.124     3.017 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_3/O
                         net (fo=3, routed)           1.735     4.751    gpu/vs1/mul/mul_b_reg[0]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.124     4.875 r  gpu/vs1/mul/mul_a[21]_i_1/O
                         net (fo=42, routed)          2.730     7.605    gpu/vs1/mul_n_0
    SLICE_X3Y0           FDRE                                         r  gpu/vs1/mul_b_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.520    23.525    gpu/vs1/clk_40
    SLICE_X3Y0           FDRE                                         r  gpu/vs1/mul_b_reg[15]/C
                         clock pessimism              0.398    23.923    
                         clock uncertainty           -0.214    23.709    
    SLICE_X3Y0           FDRE (Setup_fdre_C_CE)      -0.205    23.504    gpu/vs1/mul_b_reg[15]
  -------------------------------------------------------------------
                         required time                         23.504    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                 15.899    

Slack (MET) :             15.899ns  (required time - arrival time)
  Source:                 gpu/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/mul_b_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.565ns  (logic 1.014ns (11.839%)  route 7.551ns (88.161%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 23.525 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.552    -0.960    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  gpu/x_reg[8]/Q
                         net (fo=11, routed)          1.245     0.804    gpu/vs1/x_screen_v3_reg[0]_0[8]
    SLICE_X38Y27         LUT5 (Prop_lut5_I0_O)        0.124     0.928 f  gpu/vs1/intensity[1]_i_3/O
                         net (fo=2, routed)           0.996     1.924    gpu/vs1/intensity[1]_i_3_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.048 f  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8/O
                         net (fo=1, routed)           0.845     2.893    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I3_O)        0.124     3.017 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_3/O
                         net (fo=3, routed)           1.735     4.751    gpu/vs1/mul/mul_b_reg[0]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.124     4.875 r  gpu/vs1/mul/mul_a[21]_i_1/O
                         net (fo=42, routed)          2.730     7.605    gpu/vs1/mul_n_0
    SLICE_X3Y0           FDRE                                         r  gpu/vs1/mul_b_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.520    23.525    gpu/vs1/clk_40
    SLICE_X3Y0           FDRE                                         r  gpu/vs1/mul_b_reg[18]/C
                         clock pessimism              0.398    23.923    
                         clock uncertainty           -0.214    23.709    
    SLICE_X3Y0           FDRE (Setup_fdre_C_CE)      -0.205    23.504    gpu/vs1/mul_b_reg[18]
  -------------------------------------------------------------------
                         required time                         23.504    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                 15.899    

Slack (MET) :             15.899ns  (required time - arrival time)
  Source:                 gpu/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/mul_b_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.565ns  (logic 1.014ns (11.839%)  route 7.551ns (88.161%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 23.525 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.552    -0.960    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  gpu/x_reg[8]/Q
                         net (fo=11, routed)          1.245     0.804    gpu/vs1/x_screen_v3_reg[0]_0[8]
    SLICE_X38Y27         LUT5 (Prop_lut5_I0_O)        0.124     0.928 f  gpu/vs1/intensity[1]_i_3/O
                         net (fo=2, routed)           0.996     1.924    gpu/vs1/intensity[1]_i_3_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.048 f  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8/O
                         net (fo=1, routed)           0.845     2.893    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I3_O)        0.124     3.017 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_3/O
                         net (fo=3, routed)           1.735     4.751    gpu/vs1/mul/mul_b_reg[0]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.124     4.875 r  gpu/vs1/mul/mul_a[21]_i_1/O
                         net (fo=42, routed)          2.730     7.605    gpu/vs1/mul_n_0
    SLICE_X3Y0           FDRE                                         r  gpu/vs1/mul_b_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.520    23.525    gpu/vs1/clk_40
    SLICE_X3Y0           FDRE                                         r  gpu/vs1/mul_b_reg[3]/C
                         clock pessimism              0.398    23.923    
                         clock uncertainty           -0.214    23.709    
    SLICE_X3Y0           FDRE (Setup_fdre_C_CE)      -0.205    23.504    gpu/vs1/mul_b_reg[3]
  -------------------------------------------------------------------
                         required time                         23.504    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                 15.899    

Slack (MET) :             15.935ns  (required time - arrival time)
  Source:                 gpu/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/mul_b_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.565ns  (logic 1.014ns (11.839%)  route 7.551ns (88.161%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 23.525 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.552    -0.960    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  gpu/x_reg[8]/Q
                         net (fo=11, routed)          1.245     0.804    gpu/vs1/x_screen_v3_reg[0]_0[8]
    SLICE_X38Y27         LUT5 (Prop_lut5_I0_O)        0.124     0.928 f  gpu/vs1/intensity[1]_i_3/O
                         net (fo=2, routed)           0.996     1.924    gpu/vs1/intensity[1]_i_3_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.048 f  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8/O
                         net (fo=1, routed)           0.845     2.893    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I3_O)        0.124     3.017 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_3/O
                         net (fo=3, routed)           1.735     4.751    gpu/vs1/mul/mul_b_reg[0]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.124     4.875 r  gpu/vs1/mul/mul_a[21]_i_1/O
                         net (fo=42, routed)          2.730     7.605    gpu/vs1/mul_n_0
    SLICE_X2Y0           FDRE                                         r  gpu/vs1/mul_b_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.520    23.525    gpu/vs1/clk_40
    SLICE_X2Y0           FDRE                                         r  gpu/vs1/mul_b_reg[16]/C
                         clock pessimism              0.398    23.923    
                         clock uncertainty           -0.214    23.709    
    SLICE_X2Y0           FDRE (Setup_fdre_C_CE)      -0.169    23.540    gpu/vs1/mul_b_reg[16]
  -------------------------------------------------------------------
                         required time                         23.540    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                 15.935    

Slack (MET) :             15.935ns  (required time - arrival time)
  Source:                 gpu/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/mul_b_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.565ns  (logic 1.014ns (11.839%)  route 7.551ns (88.161%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 23.525 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.552    -0.960    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  gpu/x_reg[8]/Q
                         net (fo=11, routed)          1.245     0.804    gpu/vs1/x_screen_v3_reg[0]_0[8]
    SLICE_X38Y27         LUT5 (Prop_lut5_I0_O)        0.124     0.928 f  gpu/vs1/intensity[1]_i_3/O
                         net (fo=2, routed)           0.996     1.924    gpu/vs1/intensity[1]_i_3_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.048 f  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8/O
                         net (fo=1, routed)           0.845     2.893    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I3_O)        0.124     3.017 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_3/O
                         net (fo=3, routed)           1.735     4.751    gpu/vs1/mul/mul_b_reg[0]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.124     4.875 r  gpu/vs1/mul/mul_a[21]_i_1/O
                         net (fo=42, routed)          2.730     7.605    gpu/vs1/mul_n_0
    SLICE_X2Y0           FDRE                                         r  gpu/vs1/mul_b_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.520    23.525    gpu/vs1/clk_40
    SLICE_X2Y0           FDRE                                         r  gpu/vs1/mul_b_reg[17]/C
                         clock pessimism              0.398    23.923    
                         clock uncertainty           -0.214    23.709    
    SLICE_X2Y0           FDRE (Setup_fdre_C_CE)      -0.169    23.540    gpu/vs1/mul_b_reg[17]
  -------------------------------------------------------------------
                         required time                         23.540    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                 15.935    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/bar2_iy_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.359ns (42.990%)  route 0.476ns (57.010%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.553    -0.628    gpu/clk_20
    SLICE_X33Y27         FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          0.181    -0.306    gpu/vs1/tmp_ei_mul2_reg[0]_0[8]
    SLICE_X33Y27         LUT5 (Prop_lut5_I2_O)        0.043    -0.263 r  gpu/vs1/bar_iy_dy[19]_i_2/O
                         net (fo=100, routed)         0.295     0.032    gpu/vs1/mul/bar_iz_dy_reg[0]
    SLICE_X28Y26         LUT4 (Prop_lut4_I2_O)        0.112     0.144 r  gpu/vs1/mul/bar2_iy[16]_i_5/O
                         net (fo=1, routed)           0.000     0.144    gpu/vs1/mul/bar2_iy[16]_i_5_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.207 r  gpu/vs1/mul/bar2_iy_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.207    gpu/vs1/mul_n_135
    SLICE_X28Y26         FDRE                                         r  gpu/vs1/bar2_iy_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.818    -0.872    gpu/vs1/clk_40
    SLICE_X28Y26         FDRE                                         r  gpu/vs1/bar2_iy_reg[19]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.214    -0.102    
    SLICE_X28Y26         FDRE (Hold_fdre_C_D)         0.105     0.003    gpu/vs1/bar2_iy_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 gpu/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/state_ei_line_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.271ns (31.592%)  route 0.587ns (68.408%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.554    -0.627    gpu/clk_20
    SLICE_X39Y20         FDRE                                         r  gpu/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.128    -0.499 r  gpu/x_reg[4]/Q
                         net (fo=6, routed)           0.133    -0.366    gpu/vs1/x_screen_v3_reg[0]_0[4]
    SLICE_X39Y20         LUT6 (Prop_lut6_I2_O)        0.098    -0.268 r  gpu/vs1/e0_init_t1[19]_i_3/O
                         net (fo=11, routed)          0.453     0.185    gpu/vs1/e0_init_t1[19]_i_3_n_0
    SLICE_X31Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.230 r  gpu/vs1/state_ei_line[0]_i_1/O
                         net (fo=1, routed)           0.000     0.230    gpu/vs1/state_ei_line[0]_i_1_n_0
    SLICE_X31Y9          FDSE                                         r  gpu/vs1/state_ei_line_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.831    -0.859    gpu/vs1/clk_40
    SLICE_X31Y9          FDSE                                         r  gpu/vs1/state_ei_line_reg[0]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.214    -0.089    
    SLICE_X31Y9          FDSE (Hold_fdse_C_D)         0.092     0.003    gpu/vs1/state_ei_line_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/bar2_iy_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.361ns (40.560%)  route 0.529ns (59.440%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.553    -0.628    gpu/clk_20
    SLICE_X33Y27         FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          0.181    -0.306    gpu/vs1/tmp_ei_mul2_reg[0]_0[8]
    SLICE_X33Y27         LUT5 (Prop_lut5_I2_O)        0.043    -0.263 r  gpu/vs1/bar_iy_dy[19]_i_2/O
                         net (fo=100, routed)         0.348     0.085    gpu/vs1/mul/bar_iz_dy_reg[0]
    SLICE_X28Y26         LUT4 (Prop_lut4_I2_O)        0.112     0.197 r  gpu/vs1/mul/bar2_iy[16]_i_7/O
                         net (fo=1, routed)           0.000     0.197    gpu/vs1/mul/bar2_iy[16]_i_7_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.262 r  gpu/vs1/mul/bar2_iy_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.262    gpu/vs1/mul_n_137
    SLICE_X28Y26         FDRE                                         r  gpu/vs1/bar2_iy_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.818    -0.872    gpu/vs1/clk_40
    SLICE_X28Y26         FDRE                                         r  gpu/vs1/bar2_iy_reg[17]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.214    -0.102    
    SLICE_X28Y26         FDRE (Hold_fdre_C_D)         0.105     0.003    gpu/vs1/bar2_iy_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/bar_iz_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.359ns (40.006%)  route 0.538ns (59.994%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.553    -0.628    gpu/clk_20
    SLICE_X33Y27         FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          0.181    -0.306    gpu/vs1/tmp_ei_mul2_reg[0]_0[8]
    SLICE_X33Y27         LUT5 (Prop_lut5_I2_O)        0.043    -0.263 r  gpu/vs1/bar_iy_dy[19]_i_2/O
                         net (fo=100, routed)         0.357     0.094    gpu/vs1/mul/bar_iz_dy_reg[0]
    SLICE_X32Y22         LUT4 (Prop_lut4_I2_O)        0.112     0.206 r  gpu/vs1/mul/bar_iz[16]_i_5/O
                         net (fo=1, routed)           0.000     0.206    gpu/vs1/mul/bar_iz[16]_i_5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.269 r  gpu/vs1/mul/bar_iz_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.269    gpu/vs1/mul_n_115
    SLICE_X32Y22         FDRE                                         r  gpu/vs1/bar_iz_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.819    -0.871    gpu/vs1/clk_40
    SLICE_X32Y22         FDRE                                         r  gpu/vs1/bar_iz_reg[19]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.214    -0.101    
    SLICE_X32Y22         FDRE (Hold_fdre_C_D)         0.105     0.004    gpu/vs1/bar_iz_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/bar2_iz_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.367ns (40.918%)  route 0.530ns (59.082%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.553    -0.628    gpu/clk_20
    SLICE_X33Y27         FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          0.168    -0.319    gpu/vs1/tmp_ei_mul2_reg[0]_0[8]
    SLICE_X33Y27         LUT5 (Prop_lut5_I2_O)        0.051    -0.268 r  gpu/vs1/e0_init_t1[19]_i_4/O
                         net (fo=100, routed)         0.362     0.094    gpu/vs1/mul/bar2_iz_dy_reg[0]
    SLICE_X29Y25         LUT4 (Prop_lut4_I2_O)        0.110     0.204 r  gpu/vs1/mul/bar2_iz[16]_i_7/O
                         net (fo=1, routed)           0.000     0.204    gpu/vs1/mul/bar2_iz[16]_i_7_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.269 r  gpu/vs1/mul/bar2_iz_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.269    gpu/vs1/mul_n_157
    SLICE_X29Y25         FDRE                                         r  gpu/vs1/bar2_iz_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.817    -0.873    gpu/vs1/clk_40
    SLICE_X29Y25         FDRE                                         r  gpu/vs1/bar2_iz_reg[17]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.214    -0.103    
    SLICE_X29Y25         FDRE (Hold_fdre_C_D)         0.105     0.002    gpu/vs1/bar2_iz_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/bar_iz_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.362ns (40.042%)  route 0.542ns (59.958%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.553    -0.628    gpu/clk_20
    SLICE_X33Y27         FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          0.181    -0.306    gpu/vs1/tmp_ei_mul2_reg[0]_0[8]
    SLICE_X33Y27         LUT5 (Prop_lut5_I2_O)        0.043    -0.263 r  gpu/vs1/bar_iy_dy[19]_i_2/O
                         net (fo=100, routed)         0.361     0.098    gpu/vs1/mul/bar_iz_dy_reg[0]
    SLICE_X32Y22         LUT4 (Prop_lut4_I2_O)        0.112     0.210 r  gpu/vs1/mul/bar_iz[16]_i_6/O
                         net (fo=1, routed)           0.000     0.210    gpu/vs1/mul/bar_iz[16]_i_6_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.276 r  gpu/vs1/mul/bar_iz_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.276    gpu/vs1/mul_n_116
    SLICE_X32Y22         FDRE                                         r  gpu/vs1/bar_iz_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.819    -0.871    gpu/vs1/clk_40
    SLICE_X32Y22         FDRE                                         r  gpu/vs1/bar_iz_reg[18]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.214    -0.101    
    SLICE_X32Y22         FDRE (Hold_fdre_C_D)         0.105     0.004    gpu/vs1/bar_iz_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/bar_iy_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.360ns (38.244%)  route 0.581ns (61.756%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.553    -0.628    gpu/clk_20
    SLICE_X33Y27         FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          0.181    -0.306    gpu/vs1/tmp_ei_mul2_reg[0]_0[8]
    SLICE_X33Y27         LUT5 (Prop_lut5_I2_O)        0.043    -0.263 r  gpu/vs1/bar_iy_dy[19]_i_2/O
                         net (fo=100, routed)         0.400     0.137    gpu/vs1/mul/bar_iz_dy_reg[0]
    SLICE_X34Y21         LUT4 (Prop_lut4_I2_O)        0.112     0.249 r  gpu/vs1/mul/bar_iy[16]_i_5/O
                         net (fo=1, routed)           0.000     0.249    gpu/vs1/mul/bar_iy[16]_i_5_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.313 r  gpu/vs1/mul/bar_iy_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.313    gpu/vs1/mul_n_95
    SLICE_X34Y21         FDRE                                         r  gpu/vs1/bar_iy_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.819    -0.871    gpu/vs1/clk_40
    SLICE_X34Y21         FDRE                                         r  gpu/vs1/bar_iy_reg[19]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.214    -0.101    
    SLICE_X34Y21         FDRE (Hold_fdre_C_D)         0.134     0.033    gpu/vs1/bar_iy_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/bar2_iy_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.365ns (40.024%)  route 0.547ns (59.976%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.553    -0.628    gpu/clk_20
    SLICE_X33Y27         FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          0.168    -0.319    gpu/vs1/tmp_ei_mul2_reg[0]_0[8]
    SLICE_X33Y27         LUT5 (Prop_lut5_I2_O)        0.051    -0.268 r  gpu/vs1/e0_init_t1[19]_i_4/O
                         net (fo=100, routed)         0.379     0.111    gpu/vs1/mul/bar2_iz_dy_reg[0]
    SLICE_X28Y23         LUT4 (Prop_lut4_I2_O)        0.110     0.221 r  gpu/vs1/mul/bar2_iy[4]_i_6/O
                         net (fo=1, routed)           0.000     0.221    gpu/vs1/mul/bar2_iy[4]_i_6_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.284 r  gpu/vs1/mul/bar2_iy_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.284    gpu/vs1/mul_n_123
    SLICE_X28Y23         FDRE                                         r  gpu/vs1/bar2_iy_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.818    -0.872    gpu/vs1/clk_40
    SLICE_X28Y23         FDRE                                         r  gpu/vs1/bar2_iy_reg[7]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.214    -0.102    
    SLICE_X28Y23         FDRE (Hold_fdre_C_D)         0.105     0.003    gpu/vs1/bar2_iy_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/bar_iz_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.359ns (39.235%)  route 0.556ns (60.765%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.553    -0.628    gpu/clk_20
    SLICE_X33Y27         FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          0.181    -0.306    gpu/vs1/tmp_ei_mul2_reg[0]_0[8]
    SLICE_X33Y27         LUT5 (Prop_lut5_I2_O)        0.043    -0.263 r  gpu/vs1/bar_iy_dy[19]_i_2/O
                         net (fo=100, routed)         0.375     0.112    gpu/vs1/mul/bar_iz_dy_reg[0]
    SLICE_X32Y20         LUT4 (Prop_lut4_I2_O)        0.112     0.224 r  gpu/vs1/mul/bar_iz[8]_i_6/O
                         net (fo=1, routed)           0.000     0.224    gpu/vs1/mul/bar_iz[8]_i_6_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.287 r  gpu/vs1/mul/bar_iz_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.287    gpu/vs1/mul_n_107
    SLICE_X32Y20         FDRE                                         r  gpu/vs1/bar_iz_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.821    -0.869    gpu/vs1/clk_40
    SLICE_X32Y20         FDRE                                         r  gpu/vs1/bar_iz_reg[11]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.214    -0.099    
    SLICE_X32Y20         FDRE (Hold_fdre_C_D)         0.105     0.006    gpu/vs1/bar_iz_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/bar2_iy_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.367ns (40.030%)  route 0.550ns (59.970%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.553    -0.628    gpu/clk_20
    SLICE_X33Y27         FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          0.168    -0.319    gpu/vs1/tmp_ei_mul2_reg[0]_0[8]
    SLICE_X33Y27         LUT5 (Prop_lut5_I2_O)        0.051    -0.268 r  gpu/vs1/e0_init_t1[19]_i_4/O
                         net (fo=100, routed)         0.382     0.113    gpu/vs1/mul/bar2_iz_dy_reg[0]
    SLICE_X28Y24         LUT4 (Prop_lut4_I2_O)        0.110     0.223 r  gpu/vs1/mul/bar2_iy[8]_i_8/O
                         net (fo=1, routed)           0.000     0.223    gpu/vs1/mul/bar2_iy[8]_i_8_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.288 r  gpu/vs1/mul/bar2_iy_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.288    gpu/vs1/mul_n_129
    SLICE_X28Y24         FDRE                                         r  gpu/vs1/bar2_iy_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.817    -0.873    gpu/vs1/clk_40
    SLICE_X28Y24         FDRE                                         r  gpu/vs1/bar2_iy_reg[9]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.214    -0.103    
    SLICE_X28Y24         FDRE (Hold_fdre_C_D)         0.105     0.002    gpu/vs1/bar2_iy_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.287    





---------------------------------------------------------------------------------------------------
From Clock:  clk_40_clk_wiz_0_1
  To Clock:  clk_40_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.559ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.559ns  (required time - arrival time)
  Source:                 gpu/raster1/tri_idx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/raster1/rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.352ns  (logic 2.201ns (17.819%)  route 10.151ns (82.181%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 23.445 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.553    -0.959    gpu/raster1/clk_40
    SLICE_X29Y20         FDRE                                         r  gpu/raster1/tri_idx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  gpu/raster1/tri_idx_reg/Q
                         net (fo=87, routed)          2.745     2.242    gpu/raster1/tri_idx_reg_n_0
    SLICE_X42Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.366 r  gpu/raster1/rgb[5]_i_453/O
                         net (fo=184, routed)         3.252     5.618    gpu/raster1/tex1/rgb[5]_i_105_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I3_O)        0.124     5.742 f  gpu/raster1/tex1/rgb[5]_i_564/O
                         net (fo=1, routed)           0.645     6.387    gpu/raster1/tex1/rgb[5]_i_564_n_0
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.124     6.511 f  gpu/raster1/tex1/rgb[5]_i_357/O
                         net (fo=1, routed)           0.000     6.511    gpu/raster1/tex1/rgb[5]_i_357_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     6.723 f  gpu/raster1/tex1/rgb_reg[5]_i_141/O
                         net (fo=1, routed)           0.000     6.723    gpu/raster1/tex1/rgb_reg[5]_i_141_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     6.817 f  gpu/raster1/tex1/rgb_reg[5]_i_54/O
                         net (fo=1, routed)           1.323     8.140    gpu/raster1/tex1_n_3
    SLICE_X45Y24         LUT6 (Prop_lut6_I1_O)        0.316     8.456 f  gpu/raster1/rgb[5]_i_22/O
                         net (fo=1, routed)           0.000     8.456    gpu/raster1/rgb[5]_i_22_n_0
    SLICE_X45Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     8.673 f  gpu/raster1/rgb_reg[5]_i_13/O
                         net (fo=1, routed)           0.000     8.673    gpu/raster1/rgb_reg[5]_i_13_n_0
    SLICE_X45Y24         MUXF8 (Prop_muxf8_I1_O)      0.094     8.767 f  gpu/raster1/rgb_reg[5]_i_8/O
                         net (fo=6, routed)           1.440    10.207    gpu/raster1/texel1
    SLICE_X32Y33         LUT6 (Prop_lut6_I0_O)        0.316    10.523 r  gpu/raster1/rgb[1]_i_4/O
                         net (fo=1, routed)           0.747    11.270    gpu/raster1/rgb[1]_i_4_n_0
    SLICE_X29Y33         LUT6 (Prop_lut6_I4_O)        0.124    11.394 r  gpu/raster1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    11.394    gpu/raster1/rgb[1]_i_1_n_0
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.440    23.445    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[1]/C
                         clock pessimism              0.564    24.008    
                         clock uncertainty           -0.087    23.921    
    SLICE_X29Y33         FDRE (Setup_fdre_C_D)        0.032    23.953    gpu/raster1/rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         23.953    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                 12.559    

Slack (MET) :             12.564ns  (required time - arrival time)
  Source:                 gpu/raster1/tri_idx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/raster1/rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.345ns  (logic 2.201ns (17.830%)  route 10.144ns (82.170%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 23.445 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.553    -0.959    gpu/raster1/clk_40
    SLICE_X29Y20         FDRE                                         r  gpu/raster1/tri_idx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  gpu/raster1/tri_idx_reg/Q
                         net (fo=87, routed)          2.745     2.242    gpu/raster1/tri_idx_reg_n_0
    SLICE_X42Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.366 r  gpu/raster1/rgb[5]_i_453/O
                         net (fo=184, routed)         3.252     5.618    gpu/raster1/tex1/rgb[5]_i_105_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I3_O)        0.124     5.742 r  gpu/raster1/tex1/rgb[5]_i_564/O
                         net (fo=1, routed)           0.645     6.387    gpu/raster1/tex1/rgb[5]_i_564_n_0
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.124     6.511 r  gpu/raster1/tex1/rgb[5]_i_357/O
                         net (fo=1, routed)           0.000     6.511    gpu/raster1/tex1/rgb[5]_i_357_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     6.723 r  gpu/raster1/tex1/rgb_reg[5]_i_141/O
                         net (fo=1, routed)           0.000     6.723    gpu/raster1/tex1/rgb_reg[5]_i_141_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     6.817 r  gpu/raster1/tex1/rgb_reg[5]_i_54/O
                         net (fo=1, routed)           1.323     8.140    gpu/raster1/tex1_n_3
    SLICE_X45Y24         LUT6 (Prop_lut6_I1_O)        0.316     8.456 r  gpu/raster1/rgb[5]_i_22/O
                         net (fo=1, routed)           0.000     8.456    gpu/raster1/rgb[5]_i_22_n_0
    SLICE_X45Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     8.673 r  gpu/raster1/rgb_reg[5]_i_13/O
                         net (fo=1, routed)           0.000     8.673    gpu/raster1/rgb_reg[5]_i_13_n_0
    SLICE_X45Y24         MUXF8 (Prop_muxf8_I1_O)      0.094     8.767 r  gpu/raster1/rgb_reg[5]_i_8/O
                         net (fo=6, routed)           1.477    10.245    gpu/raster1/texel1
    SLICE_X28Y33         LUT6 (Prop_lut6_I3_O)        0.316    10.561 r  gpu/raster1/rgb[3]_i_2/O
                         net (fo=1, routed)           0.701    11.262    gpu/raster1/rgb[3]_i_2_n_0
    SLICE_X29Y33         LUT6 (Prop_lut6_I0_O)        0.124    11.386 r  gpu/raster1/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    11.386    gpu/raster1/rgb[3]_i_1_n_0
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.440    23.445    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[3]/C
                         clock pessimism              0.564    24.008    
                         clock uncertainty           -0.087    23.921    
    SLICE_X29Y33         FDRE (Setup_fdre_C_D)        0.029    23.950    gpu/raster1/rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         23.950    
                         arrival time                         -11.386    
  -------------------------------------------------------------------
                         slack                                 12.564    

Slack (MET) :             12.813ns  (required time - arrival time)
  Source:                 gpu/raster1/tri_idx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/raster1/rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.099ns  (logic 2.201ns (18.191%)  route 9.898ns (81.809%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 23.446 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.553    -0.959    gpu/raster1/clk_40
    SLICE_X29Y20         FDRE                                         r  gpu/raster1/tri_idx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  gpu/raster1/tri_idx_reg/Q
                         net (fo=87, routed)          2.745     2.242    gpu/raster1/tri_idx_reg_n_0
    SLICE_X42Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.366 r  gpu/raster1/rgb[5]_i_453/O
                         net (fo=184, routed)         3.252     5.618    gpu/raster1/tex1/rgb[5]_i_105_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I3_O)        0.124     5.742 f  gpu/raster1/tex1/rgb[5]_i_564/O
                         net (fo=1, routed)           0.645     6.387    gpu/raster1/tex1/rgb[5]_i_564_n_0
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.124     6.511 f  gpu/raster1/tex1/rgb[5]_i_357/O
                         net (fo=1, routed)           0.000     6.511    gpu/raster1/tex1/rgb[5]_i_357_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     6.723 f  gpu/raster1/tex1/rgb_reg[5]_i_141/O
                         net (fo=1, routed)           0.000     6.723    gpu/raster1/tex1/rgb_reg[5]_i_141_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     6.817 f  gpu/raster1/tex1/rgb_reg[5]_i_54/O
                         net (fo=1, routed)           1.323     8.140    gpu/raster1/tex1_n_3
    SLICE_X45Y24         LUT6 (Prop_lut6_I1_O)        0.316     8.456 f  gpu/raster1/rgb[5]_i_22/O
                         net (fo=1, routed)           0.000     8.456    gpu/raster1/rgb[5]_i_22_n_0
    SLICE_X45Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     8.673 f  gpu/raster1/rgb_reg[5]_i_13/O
                         net (fo=1, routed)           0.000     8.673    gpu/raster1/rgb_reg[5]_i_13_n_0
    SLICE_X45Y24         MUXF8 (Prop_muxf8_I1_O)      0.094     8.767 f  gpu/raster1/rgb_reg[5]_i_8/O
                         net (fo=6, routed)           1.263    10.031    gpu/raster1/texel1
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.316    10.347 r  gpu/raster1/rgb[0]_i_2/O
                         net (fo=1, routed)           0.670    11.017    gpu/raster1/rgb[0]_i_2_n_0
    SLICE_X28Y34         LUT5 (Prop_lut5_I1_O)        0.124    11.141 r  gpu/raster1/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000    11.141    gpu/raster1/rgb[0]_i_1_n_0
    SLICE_X28Y34         FDRE                                         r  gpu/raster1/rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.441    23.446    gpu/raster1/clk_40
    SLICE_X28Y34         FDRE                                         r  gpu/raster1/rgb_reg[0]/C
                         clock pessimism              0.564    24.009    
                         clock uncertainty           -0.087    23.922    
    SLICE_X28Y34         FDRE (Setup_fdre_C_D)        0.031    23.953    gpu/raster1/rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         23.953    
                         arrival time                         -11.141    
  -------------------------------------------------------------------
                         slack                                 12.813    

Slack (MET) :             13.084ns  (required time - arrival time)
  Source:                 gpu/raster1/tri_idx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/raster1/rgb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.827ns  (logic 2.397ns (20.267%)  route 9.430ns (79.733%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 23.445 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.553    -0.959    gpu/raster1/clk_40
    SLICE_X29Y20         FDRE                                         r  gpu/raster1/tri_idx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  gpu/raster1/tri_idx_reg/Q
                         net (fo=87, routed)          2.745     2.242    gpu/raster1/tri_idx_reg_n_0
    SLICE_X42Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.366 r  gpu/raster1/rgb[5]_i_453/O
                         net (fo=184, routed)         3.252     5.618    gpu/raster1/tex1/rgb[5]_i_105_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I3_O)        0.124     5.742 r  gpu/raster1/tex1/rgb[5]_i_564/O
                         net (fo=1, routed)           0.645     6.387    gpu/raster1/tex1/rgb[5]_i_564_n_0
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.124     6.511 r  gpu/raster1/tex1/rgb[5]_i_357/O
                         net (fo=1, routed)           0.000     6.511    gpu/raster1/tex1/rgb[5]_i_357_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     6.723 r  gpu/raster1/tex1/rgb_reg[5]_i_141/O
                         net (fo=1, routed)           0.000     6.723    gpu/raster1/tex1/rgb_reg[5]_i_141_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     6.817 r  gpu/raster1/tex1/rgb_reg[5]_i_54/O
                         net (fo=1, routed)           1.323     8.140    gpu/raster1/tex1_n_3
    SLICE_X45Y24         LUT6 (Prop_lut6_I1_O)        0.316     8.456 r  gpu/raster1/rgb[5]_i_22/O
                         net (fo=1, routed)           0.000     8.456    gpu/raster1/rgb[5]_i_22_n_0
    SLICE_X45Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     8.673 r  gpu/raster1/rgb_reg[5]_i_13/O
                         net (fo=1, routed)           0.000     8.673    gpu/raster1/rgb_reg[5]_i_13_n_0
    SLICE_X45Y24         MUXF8 (Prop_muxf8_I1_O)      0.094     8.767 r  gpu/raster1/rgb_reg[5]_i_8/O
                         net (fo=6, routed)           1.046     9.813    gpu/raster1/texel1
    SLICE_X32Y33         LUT5 (Prop_lut5_I3_O)        0.310    10.123 r  gpu/raster1/rgb[5]_i_3/O
                         net (fo=1, routed)           0.419    10.542    gpu/raster1/rgb[5]_i_3_n_0
    SLICE_X29Y33         LUT6 (Prop_lut6_I0_O)        0.326    10.868 r  gpu/raster1/rgb[5]_i_2/O
                         net (fo=1, routed)           0.000    10.868    gpu/raster1/rgb[5]_i_2_n_0
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.440    23.445    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/C
                         clock pessimism              0.564    24.008    
                         clock uncertainty           -0.087    23.921    
    SLICE_X29Y33         FDRE (Setup_fdre_C_D)        0.031    23.952    gpu/raster1/rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         23.952    
                         arrival time                         -10.868    
  -------------------------------------------------------------------
                         slack                                 13.084    

Slack (MET) :             13.521ns  (required time - arrival time)
  Source:                 gpu/raster1/tri_idx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/raster1/rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.390ns  (logic 2.676ns (23.494%)  route 8.714ns (76.506%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 23.445 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.553    -0.959    gpu/raster1/clk_40
    SLICE_X29Y20         FDRE                                         r  gpu/raster1/tri_idx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  gpu/raster1/tri_idx_reg/Q
                         net (fo=87, routed)          2.893     2.391    gpu/raster1/tri_idx_reg_n_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I1_O)        0.150     2.541 r  gpu/raster1/rgb[5]_i_377/O
                         net (fo=122, routed)         2.588     5.128    gpu/raster1/tex0/u_[2]
    SLICE_X34Y42         LUT6 (Prop_lut6_I5_O)        0.332     5.460 f  gpu/raster1/tex0/rgb[5]_i_404/O
                         net (fo=1, routed)           0.826     6.286    gpu/raster1/tex0/rgb[5]_i_404_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I0_O)        0.124     6.410 f  gpu/raster1/tex0/rgb[5]_i_190/O
                         net (fo=1, routed)           0.000     6.410    gpu/raster1/tex0/rgb[5]_i_190_n_0
    SLICE_X33Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     6.622 f  gpu/raster1/tex0/rgb_reg[5]_i_74/O
                         net (fo=1, routed)           0.000     6.622    gpu/raster1/tex0/rgb_reg[5]_i_74_n_0
    SLICE_X33Y39         MUXF8 (Prop_muxf8_I1_O)      0.094     6.716 f  gpu/raster1/tex0/rgb_reg[5]_i_30/O
                         net (fo=1, routed)           1.286     8.002    gpu/raster1/tex0_n_6
    SLICE_X35Y33         LUT6 (Prop_lut6_I1_O)        0.316     8.318 f  gpu/raster1/rgb[5]_i_16/O
                         net (fo=1, routed)           0.000     8.318    gpu/raster1/rgb[5]_i_16_n_0
    SLICE_X35Y33         MUXF7 (Prop_muxf7_I1_O)      0.245     8.563 f  gpu/raster1/rgb_reg[5]_i_10/O
                         net (fo=1, routed)           0.000     8.563    gpu/raster1/rgb_reg[5]_i_10_n_0
    SLICE_X35Y33         MUXF8 (Prop_muxf8_I0_O)      0.104     8.667 f  gpu/raster1/rgb_reg[5]_i_6/O
                         net (fo=9, routed)           0.649     9.316    gpu/raster1/texel0
    SLICE_X32Y33         LUT4 (Prop_lut4_I1_O)        0.311     9.627 r  gpu/raster1/rgb[4]_i_2/O
                         net (fo=1, routed)           0.473    10.100    gpu/raster1/rgb[4]_i_2_n_0
    SLICE_X29Y33         LUT5 (Prop_lut5_I1_O)        0.332    10.432 r  gpu/raster1/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    10.432    gpu/raster1/rgb[4]_i_1_n_0
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.440    23.445    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[4]/C
                         clock pessimism              0.564    24.008    
                         clock uncertainty           -0.087    23.921    
    SLICE_X29Y33         FDRE (Setup_fdre_C_D)        0.031    23.952    gpu/raster1/rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         23.952    
                         arrival time                         -10.432    
  -------------------------------------------------------------------
                         slack                                 13.521    

Slack (MET) :             13.763ns  (required time - arrival time)
  Source:                 gpu/raster1/tri_idx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/raster1/rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.147ns  (logic 2.473ns (22.186%)  route 8.674ns (77.814%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 23.446 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.553    -0.959    gpu/raster1/clk_40
    SLICE_X29Y20         FDRE                                         r  gpu/raster1/tri_idx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  gpu/raster1/tri_idx_reg/Q
                         net (fo=87, routed)          2.893     2.391    gpu/raster1/tri_idx_reg_n_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I1_O)        0.150     2.541 r  gpu/raster1/rgb[5]_i_377/O
                         net (fo=122, routed)         2.588     5.128    gpu/raster1/tex0/u_[2]
    SLICE_X34Y42         LUT6 (Prop_lut6_I5_O)        0.332     5.460 f  gpu/raster1/tex0/rgb[5]_i_404/O
                         net (fo=1, routed)           0.826     6.286    gpu/raster1/tex0/rgb[5]_i_404_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I0_O)        0.124     6.410 f  gpu/raster1/tex0/rgb[5]_i_190/O
                         net (fo=1, routed)           0.000     6.410    gpu/raster1/tex0/rgb[5]_i_190_n_0
    SLICE_X33Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     6.622 f  gpu/raster1/tex0/rgb_reg[5]_i_74/O
                         net (fo=1, routed)           0.000     6.622    gpu/raster1/tex0/rgb_reg[5]_i_74_n_0
    SLICE_X33Y39         MUXF8 (Prop_muxf8_I1_O)      0.094     6.716 f  gpu/raster1/tex0/rgb_reg[5]_i_30/O
                         net (fo=1, routed)           1.286     8.002    gpu/raster1/tex0_n_6
    SLICE_X35Y33         LUT6 (Prop_lut6_I1_O)        0.316     8.318 f  gpu/raster1/rgb[5]_i_16/O
                         net (fo=1, routed)           0.000     8.318    gpu/raster1/rgb[5]_i_16_n_0
    SLICE_X35Y33         MUXF7 (Prop_muxf7_I1_O)      0.245     8.563 f  gpu/raster1/rgb_reg[5]_i_10/O
                         net (fo=1, routed)           0.000     8.563    gpu/raster1/rgb_reg[5]_i_10_n_0
    SLICE_X35Y33         MUXF8 (Prop_muxf8_I0_O)      0.104     8.667 f  gpu/raster1/rgb_reg[5]_i_6/O
                         net (fo=9, routed)           0.653     9.320    gpu/raster1/texel0
    SLICE_X33Y33         LUT5 (Prop_lut5_I3_O)        0.316     9.636 r  gpu/raster1/rgb[2]_i_2/O
                         net (fo=1, routed)           0.428    10.064    gpu/raster1/rgb[2]_i_2_n_0
    SLICE_X28Y34         LUT5 (Prop_lut5_I1_O)        0.124    10.188 r  gpu/raster1/rgb[2]_i_1/O
                         net (fo=1, routed)           0.000    10.188    gpu/raster1/rgb[2]_i_1_n_0
    SLICE_X28Y34         FDRE                                         r  gpu/raster1/rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.441    23.446    gpu/raster1/clk_40
    SLICE_X28Y34         FDRE                                         r  gpu/raster1/rgb_reg[2]/C
                         clock pessimism              0.564    24.009    
                         clock uncertainty           -0.087    23.922    
    SLICE_X28Y34         FDRE (Setup_fdre_C_D)        0.029    23.951    gpu/raster1/rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         23.951    
                         arrival time                         -10.188    
  -------------------------------------------------------------------
                         slack                                 13.763    

Slack (MET) :             14.285ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/quo_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.397ns  (logic 1.744ns (16.773%)  route 8.653ns (83.227%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 23.449 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.564    -0.948    gpu/vs1/div2/clk_40
    SLICE_X30Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  gpu/vs1/div2/quo_reg[34]/Q
                         net (fo=3, routed)           0.972     0.542    gpu/vs1/div2/quo_reg_n_0_[34]
    SLICE_X31Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.666 f  gpu/vs1/div2/i[6]_i_10/O
                         net (fo=2, routed)           0.860     1.526    gpu/vs1/div2/i[6]_i_10_n_0
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.152     1.678 r  gpu/vs1/div2/i[6]_i_6__0/O
                         net (fo=1, routed)           1.047     2.725    gpu/vs1/div2/i[6]_i_6__0_n_0
    SLICE_X30Y2          LUT6 (Prop_lut6_I5_O)        0.348     3.073 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           0.843     3.916    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X30Y0          LUT4 (Prop_lut4_I0_O)        0.150     4.066 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          2.525     6.591    gpu/vs1/div2/state__1[1]
    SLICE_X5Y2           LUT6 (Prop_lut6_I1_O)        0.328     6.919 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.534     7.453    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X9Y1           LUT4 (Prop_lut4_I3_O)        0.124     7.577 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          1.873     9.450    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X32Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.444    23.449    gpu/vs1/div2/clk_40
    SLICE_X32Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[35]/C
                         clock pessimism              0.579    24.027    
                         clock uncertainty           -0.087    23.940    
    SLICE_X32Y8          FDRE (Setup_fdre_C_CE)      -0.205    23.735    gpu/vs1/div2/quo_reg[35]
  -------------------------------------------------------------------
                         required time                         23.735    
                         arrival time                          -9.450    
  -------------------------------------------------------------------
                         slack                                 14.285    

Slack (MET) :             14.285ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/quo_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.397ns  (logic 1.744ns (16.773%)  route 8.653ns (83.227%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 23.449 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.564    -0.948    gpu/vs1/div2/clk_40
    SLICE_X30Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  gpu/vs1/div2/quo_reg[34]/Q
                         net (fo=3, routed)           0.972     0.542    gpu/vs1/div2/quo_reg_n_0_[34]
    SLICE_X31Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.666 f  gpu/vs1/div2/i[6]_i_10/O
                         net (fo=2, routed)           0.860     1.526    gpu/vs1/div2/i[6]_i_10_n_0
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.152     1.678 r  gpu/vs1/div2/i[6]_i_6__0/O
                         net (fo=1, routed)           1.047     2.725    gpu/vs1/div2/i[6]_i_6__0_n_0
    SLICE_X30Y2          LUT6 (Prop_lut6_I5_O)        0.348     3.073 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           0.843     3.916    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X30Y0          LUT4 (Prop_lut4_I0_O)        0.150     4.066 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          2.525     6.591    gpu/vs1/div2/state__1[1]
    SLICE_X5Y2           LUT6 (Prop_lut6_I1_O)        0.328     6.919 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.534     7.453    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X9Y1           LUT4 (Prop_lut4_I3_O)        0.124     7.577 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          1.873     9.450    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X32Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.444    23.449    gpu/vs1/div2/clk_40
    SLICE_X32Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[36]/C
                         clock pessimism              0.579    24.027    
                         clock uncertainty           -0.087    23.940    
    SLICE_X32Y8          FDRE (Setup_fdre_C_CE)      -0.205    23.735    gpu/vs1/div2/quo_reg[36]
  -------------------------------------------------------------------
                         required time                         23.735    
                         arrival time                          -9.450    
  -------------------------------------------------------------------
                         slack                                 14.285    

Slack (MET) :             14.420ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/quo_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.324ns  (logic 1.744ns (16.893%)  route 8.580ns (83.107%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 23.449 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.564    -0.948    gpu/vs1/div2/clk_40
    SLICE_X30Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  gpu/vs1/div2/quo_reg[34]/Q
                         net (fo=3, routed)           0.972     0.542    gpu/vs1/div2/quo_reg_n_0_[34]
    SLICE_X31Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.666 f  gpu/vs1/div2/i[6]_i_10/O
                         net (fo=2, routed)           0.860     1.526    gpu/vs1/div2/i[6]_i_10_n_0
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.152     1.678 r  gpu/vs1/div2/i[6]_i_6__0/O
                         net (fo=1, routed)           1.047     2.725    gpu/vs1/div2/i[6]_i_6__0_n_0
    SLICE_X30Y2          LUT6 (Prop_lut6_I5_O)        0.348     3.073 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           0.843     3.916    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X30Y0          LUT4 (Prop_lut4_I0_O)        0.150     4.066 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          2.525     6.591    gpu/vs1/div2/state__1[1]
    SLICE_X5Y2           LUT6 (Prop_lut6_I1_O)        0.328     6.919 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.534     7.453    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X9Y1           LUT4 (Prop_lut4_I3_O)        0.124     7.577 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          1.799     9.377    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X30Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.444    23.449    gpu/vs1/div2/clk_40
    SLICE_X30Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[33]/C
                         clock pessimism              0.604    24.052    
                         clock uncertainty           -0.087    23.965    
    SLICE_X30Y8          FDRE (Setup_fdre_C_CE)      -0.169    23.796    gpu/vs1/div2/quo_reg[33]
  -------------------------------------------------------------------
                         required time                         23.796    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                 14.420    

Slack (MET) :             14.420ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/quo_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0 rise@25.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.324ns  (logic 1.744ns (16.893%)  route 8.580ns (83.107%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 23.449 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.564    -0.948    gpu/vs1/div2/clk_40
    SLICE_X30Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  gpu/vs1/div2/quo_reg[34]/Q
                         net (fo=3, routed)           0.972     0.542    gpu/vs1/div2/quo_reg_n_0_[34]
    SLICE_X31Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.666 f  gpu/vs1/div2/i[6]_i_10/O
                         net (fo=2, routed)           0.860     1.526    gpu/vs1/div2/i[6]_i_10_n_0
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.152     1.678 r  gpu/vs1/div2/i[6]_i_6__0/O
                         net (fo=1, routed)           1.047     2.725    gpu/vs1/div2/i[6]_i_6__0_n_0
    SLICE_X30Y2          LUT6 (Prop_lut6_I5_O)        0.348     3.073 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           0.843     3.916    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X30Y0          LUT4 (Prop_lut4_I0_O)        0.150     4.066 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          2.525     6.591    gpu/vs1/div2/state__1[1]
    SLICE_X5Y2           LUT6 (Prop_lut6_I1_O)        0.328     6.919 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.534     7.453    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X9Y1           LUT4 (Prop_lut4_I3_O)        0.124     7.577 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          1.799     9.377    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X30Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.444    23.449    gpu/vs1/div2/clk_40
    SLICE_X30Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[34]/C
                         clock pessimism              0.604    24.052    
                         clock uncertainty           -0.087    23.965    
    SLICE_X30Y8          FDRE (Setup_fdre_C_CE)      -0.169    23.796    gpu/vs1/div2/quo_reg[34]
  -------------------------------------------------------------------
                         required time                         23.796    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                 14.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 gpu/vs1/y_screen_v2_buff2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/y_screen_v2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.190ns (68.075%)  route 0.089ns (31.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.593    -0.588    gpu/vs1/clk_40
    SLICE_X7Y5           FDRE                                         r  gpu/vs1/y_screen_v2_buff2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  gpu/vs1/y_screen_v2_buff2_reg[4]/Q
                         net (fo=1, routed)           0.089    -0.358    gpu/vs1/y_screen_v2_buff2[4]
    SLICE_X6Y5           LUT3 (Prop_lut3_I2_O)        0.049    -0.309 r  gpu/vs1/y_screen_v2[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    gpu/vs1/y_screen_v2[4]_i_1_n_0
    SLICE_X6Y5           FDRE                                         r  gpu/vs1/y_screen_v2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.864    -0.826    gpu/vs1/clk_40
    SLICE_X6Y5           FDRE                                         r  gpu/vs1/y_screen_v2_reg[4]/C
                         clock pessimism              0.250    -0.575    
                         clock uncertainty            0.087    -0.488    
    SLICE_X6Y5           FDRE (Hold_fdre_C_D)         0.131    -0.357    gpu/vs1/y_screen_v2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 gpu/vs1/w_clip_v1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div_b_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.203%)  route 0.099ns (34.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.584    -0.597    gpu/vs1/clk_40
    SLICE_X4Y29          FDRE                                         r  gpu/vs1/w_clip_v1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  gpu/vs1/w_clip_v1_reg[15]/Q
                         net (fo=1, routed)           0.099    -0.357    gpu/vs1/in130
    SLICE_X6Y30          LUT6 (Prop_lut6_I3_O)        0.045    -0.312 r  gpu/vs1/div_b[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    gpu/vs1/div_b[23]
    SLICE_X6Y30          FDRE                                         r  gpu/vs1/div_b_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.854    -0.836    gpu/vs1/clk_40
    SLICE_X6Y30          FDRE                                         r  gpu/vs1/div_b_reg[23]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.087    -0.495    
    SLICE_X6Y30          FDRE (Hold_fdre_C_D)         0.121    -0.374    gpu/vs1/div_b_reg[23]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 gpu/vs1/div2/acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/acc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.463%)  route 0.071ns (27.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.596    -0.585    gpu/vs1/div2/clk_40
    SLICE_X1Y1           FDRE                                         r  gpu/vs1/div2/acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  gpu/vs1/div2/acc_reg[15]/Q
                         net (fo=5, routed)           0.071    -0.374    gpu/vs1/div2/acc_reg_n_0_[15]
    SLICE_X0Y1           LUT4 (Prop_lut4_I1_O)        0.045    -0.329 r  gpu/vs1/div2/acc[16]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.329    gpu/vs1/div2/acc[16]
    SLICE_X0Y1           FDRE                                         r  gpu/vs1/div2/acc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.867    -0.823    gpu/vs1/div2/clk_40
    SLICE_X0Y1           FDRE                                         r  gpu/vs1/div2/acc_reg[16]/C
                         clock pessimism              0.250    -0.572    
                         clock uncertainty            0.087    -0.485    
    SLICE_X0Y1           FDRE (Hold_fdre_C_D)         0.091    -0.394    gpu/vs1/div2/acc_reg[16]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 gpu/vs1/e0_init_t1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/raster1/e0_t1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.889%)  route 0.101ns (35.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.562    -0.619    gpu/vs1/clk_40
    SLICE_X9Y13          FDRE                                         r  gpu/vs1/e0_init_t1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  gpu/vs1/e0_init_t1_reg[0]/Q
                         net (fo=3, routed)           0.101    -0.378    gpu/vs1/e0_init_t1[0]
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.045    -0.333 r  gpu/vs1/e0_t1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    gpu/raster1/e0_t1_reg[19]_0[0]
    SLICE_X8Y13          FDRE                                         r  gpu/raster1/e0_t1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.831    -0.859    gpu/raster1/clk_40
    SLICE_X8Y13          FDRE                                         r  gpu/raster1/e0_t1_reg[0]/C
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.087    -0.519    
    SLICE_X8Y13          FDRE (Hold_fdre_C_D)         0.120    -0.399    gpu/raster1/e0_t1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 gpu/vs1/denom2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/mul_b_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.915%)  route 0.114ns (38.085%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.596    -0.585    gpu/vs1/clk_40
    SLICE_X3Y2           FDRE                                         r  gpu/vs1/denom2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  gpu/vs1/denom2_reg[17]/Q
                         net (fo=1, routed)           0.114    -0.330    gpu/vs1/denom2[17]
    SLICE_X2Y0           LUT6 (Prop_lut6_I2_O)        0.045    -0.285 r  gpu/vs1/mul_b[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    gpu/vs1/mul_b[17]_i_1_n_0
    SLICE_X2Y0           FDRE                                         r  gpu/vs1/mul_b_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.867    -0.823    gpu/vs1/clk_40
    SLICE_X2Y0           FDRE                                         r  gpu/vs1/mul_b_reg[17]/C
                         clock pessimism              0.253    -0.569    
                         clock uncertainty            0.087    -0.482    
    SLICE_X2Y0           FDRE (Hold_fdre_C_D)         0.121    -0.361    gpu/vs1/mul_b_reg[17]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 gpu/vs1/div1/quo_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div1/val_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.558    -0.623    gpu/vs1/div1/clk_40
    SLICE_X9Y30          FDRE                                         r  gpu/vs1/div1/quo_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  gpu/vs1/div1/quo_reg[14]/Q
                         net (fo=6, routed)           0.111    -0.371    gpu/vs1/div1/quo_reg_n_0_[14]
    SLICE_X8Y30          LUT6 (Prop_lut6_I1_O)        0.045    -0.326 r  gpu/vs1/div1/val[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    gpu/vs1/div1/val0_in[14]
    SLICE_X8Y30          FDRE                                         r  gpu/vs1/div1/val_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.826    -0.864    gpu/vs1/div1/clk_40
    SLICE_X8Y30          FDRE                                         r  gpu/vs1/div1/val_reg[14]/C
                         clock pessimism              0.253    -0.610    
                         clock uncertainty            0.087    -0.523    
    SLICE_X8Y30          FDRE (Hold_fdre_C_D)         0.120    -0.403    gpu/vs1/div1/val_reg[14]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 gpu/vs1/div2/acc_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/acc_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.853%)  route 0.115ns (38.147%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.596    -0.585    gpu/vs1/div2/clk_40
    SLICE_X1Y2           FDRE                                         r  gpu/vs1/div2/acc_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  gpu/vs1/div2/acc_reg[21]/Q
                         net (fo=5, routed)           0.115    -0.330    gpu/vs1/div2/acc_reg_n_0_[21]
    SLICE_X2Y2           LUT4 (Prop_lut4_I1_O)        0.045    -0.285 r  gpu/vs1/div2/acc[22]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.285    gpu/vs1/div2/acc[22]
    SLICE_X2Y2           FDRE                                         r  gpu/vs1/div2/acc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.867    -0.823    gpu/vs1/div2/clk_40
    SLICE_X2Y2           FDRE                                         r  gpu/vs1/div2/acc_reg[22]/C
                         clock pessimism              0.253    -0.569    
                         clock uncertainty            0.087    -0.482    
    SLICE_X2Y2           FDRE (Hold_fdre_C_D)         0.120    -0.362    gpu/vs1/div2/acc_reg[22]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 gpu/vs1/mul_a_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/mul/p_a_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.566    -0.615    gpu/vs1/clk_40
    SLICE_X11Y4          FDRE                                         r  gpu/vs1/mul_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  gpu/vs1/mul_a_reg[4]/Q
                         net (fo=1, routed)           0.110    -0.364    gpu/vs1/mul/p_a_reg[21]_0[2]
    SLICE_X11Y3          FDRE                                         r  gpu/vs1/mul/p_a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.836    -0.854    gpu/vs1/mul/clk_40
    SLICE_X11Y3          FDRE                                         r  gpu/vs1/mul/p_a_reg[4]/C
                         clock pessimism              0.254    -0.599    
                         clock uncertainty            0.087    -0.512    
    SLICE_X11Y3          FDRE (Hold_fdre_C_D)         0.070    -0.442    gpu/vs1/mul/p_a_reg[4]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 gpu/vs1/div2/val_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/denom_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.737%)  route 0.126ns (47.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.595    -0.586    gpu/vs1/div2/clk_40
    SLICE_X1Y3           FDRE                                         r  gpu/vs1/div2/val_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  gpu/vs1/div2/val_reg[16]/Q
                         net (fo=2, routed)           0.126    -0.319    gpu/vs1/div2_result[16]
    SLICE_X4Y3           FDRE                                         r  gpu/vs1/denom_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.864    -0.826    gpu/vs1/clk_40
    SLICE_X4Y3           FDRE                                         r  gpu/vs1/denom_reg[16]/C
                         clock pessimism              0.274    -0.551    
                         clock uncertainty            0.087    -0.464    
    SLICE_X4Y3           FDRE (Hold_fdre_C_D)         0.066    -0.398    gpu/vs1/denom_reg[16]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 gpu/vs1/w_clip_v0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div_b_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.915%)  route 0.114ns (38.085%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.588    -0.593    gpu/vs1/clk_40
    SLICE_X7Y33          FDRE                                         r  gpu/vs1/w_clip_v0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  gpu/vs1/w_clip_v0_reg[11]/Q
                         net (fo=1, routed)           0.114    -0.338    gpu/vs1/w_clip_v0_reg_n_0_[11]
    SLICE_X6Y31          LUT6 (Prop_lut6_I5_O)        0.045    -0.293 r  gpu/vs1/div_b[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    gpu/vs1/div_b[19]
    SLICE_X6Y31          FDRE                                         r  gpu/vs1/div_b_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.855    -0.835    gpu/vs1/clk_40
    SLICE_X6Y31          FDRE                                         r  gpu/vs1/div_b_reg[19]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.087    -0.494    
    SLICE_X6Y31          FDRE (Hold_fdre_C_D)         0.121    -0.373    gpu/vs1/div_b_reg[19]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.080    





---------------------------------------------------------------------------------------------------
From Clock:  clk_20_clk_wiz_0
  To Clock:  clk_20_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       18.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.364ns  (required time - arrival time)
  Source:                 gpu/vga_data_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2023][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.226ns  (logic 0.609ns (1.950%)  route 30.617ns (98.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 48.621 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.551    -0.961    gpu/clk_20
    SLICE_X33Y28         FDRE                                         r  gpu/vga_data_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  gpu/vga_data_valid_out_reg/Q
                         net (fo=3606, routed)       29.989    29.484    vga_contoller_inst/vga_data_valid
    SLICE_X14Y146        LUT4 (Prop_lut4_I0_O)        0.153    29.637 r  vga_contoller_inst/rgb_buf[1][2023][5]_i_1/O
                         net (fo=6, routed)           0.628    30.266    vga_contoller_inst/rgb_buf[1][2023][5]_i_1_n_0
    SLICE_X14Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.616    48.621    vga_contoller_inst/clk_20
    SLICE_X14Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][0]/C
                         clock pessimism              0.484    49.104    
                         clock uncertainty           -0.098    49.006    
    SLICE_X14Y149        FDRE (Setup_fdre_C_CE)      -0.376    48.630    vga_contoller_inst/rgb_buf_reg[1][2023][0]
  -------------------------------------------------------------------
                         required time                         48.630    
                         arrival time                         -30.266    
  -------------------------------------------------------------------
                         slack                                 18.364    

Slack (MET) :             18.364ns  (required time - arrival time)
  Source:                 gpu/vga_data_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2023][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.226ns  (logic 0.609ns (1.950%)  route 30.617ns (98.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 48.621 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.551    -0.961    gpu/clk_20
    SLICE_X33Y28         FDRE                                         r  gpu/vga_data_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  gpu/vga_data_valid_out_reg/Q
                         net (fo=3606, routed)       29.989    29.484    vga_contoller_inst/vga_data_valid
    SLICE_X14Y146        LUT4 (Prop_lut4_I0_O)        0.153    29.637 r  vga_contoller_inst/rgb_buf[1][2023][5]_i_1/O
                         net (fo=6, routed)           0.628    30.266    vga_contoller_inst/rgb_buf[1][2023][5]_i_1_n_0
    SLICE_X14Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.616    48.621    vga_contoller_inst/clk_20
    SLICE_X14Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][1]/C
                         clock pessimism              0.484    49.104    
                         clock uncertainty           -0.098    49.006    
    SLICE_X14Y149        FDRE (Setup_fdre_C_CE)      -0.376    48.630    vga_contoller_inst/rgb_buf_reg[1][2023][1]
  -------------------------------------------------------------------
                         required time                         48.630    
                         arrival time                         -30.266    
  -------------------------------------------------------------------
                         slack                                 18.364    

Slack (MET) :             18.364ns  (required time - arrival time)
  Source:                 gpu/vga_data_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2023][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.226ns  (logic 0.609ns (1.950%)  route 30.617ns (98.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 48.621 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.551    -0.961    gpu/clk_20
    SLICE_X33Y28         FDRE                                         r  gpu/vga_data_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  gpu/vga_data_valid_out_reg/Q
                         net (fo=3606, routed)       29.989    29.484    vga_contoller_inst/vga_data_valid
    SLICE_X14Y146        LUT4 (Prop_lut4_I0_O)        0.153    29.637 r  vga_contoller_inst/rgb_buf[1][2023][5]_i_1/O
                         net (fo=6, routed)           0.628    30.266    vga_contoller_inst/rgb_buf[1][2023][5]_i_1_n_0
    SLICE_X14Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.616    48.621    vga_contoller_inst/clk_20
    SLICE_X14Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][3]/C
                         clock pessimism              0.484    49.104    
                         clock uncertainty           -0.098    49.006    
    SLICE_X14Y149        FDRE (Setup_fdre_C_CE)      -0.376    48.630    vga_contoller_inst/rgb_buf_reg[1][2023][3]
  -------------------------------------------------------------------
                         required time                         48.630    
                         arrival time                         -30.266    
  -------------------------------------------------------------------
                         slack                                 18.364    

Slack (MET) :             18.364ns  (required time - arrival time)
  Source:                 gpu/vga_data_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2023][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.226ns  (logic 0.609ns (1.950%)  route 30.617ns (98.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 48.621 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.551    -0.961    gpu/clk_20
    SLICE_X33Y28         FDRE                                         r  gpu/vga_data_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  gpu/vga_data_valid_out_reg/Q
                         net (fo=3606, routed)       29.989    29.484    vga_contoller_inst/vga_data_valid
    SLICE_X14Y146        LUT4 (Prop_lut4_I0_O)        0.153    29.637 r  vga_contoller_inst/rgb_buf[1][2023][5]_i_1/O
                         net (fo=6, routed)           0.628    30.266    vga_contoller_inst/rgb_buf[1][2023][5]_i_1_n_0
    SLICE_X14Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.616    48.621    vga_contoller_inst/clk_20
    SLICE_X14Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][5]/C
                         clock pessimism              0.484    49.104    
                         clock uncertainty           -0.098    49.006    
    SLICE_X14Y149        FDRE (Setup_fdre_C_CE)      -0.376    48.630    vga_contoller_inst/rgb_buf_reg[1][2023][5]
  -------------------------------------------------------------------
                         required time                         48.630    
                         arrival time                         -30.266    
  -------------------------------------------------------------------
                         slack                                 18.364    

Slack (MET) :             18.366ns  (required time - arrival time)
  Source:                 gpu/vga_data_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2023][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.224ns  (logic 0.609ns (1.950%)  route 30.615ns (98.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 48.621 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.551    -0.961    gpu/clk_20
    SLICE_X33Y28         FDRE                                         r  gpu/vga_data_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  gpu/vga_data_valid_out_reg/Q
                         net (fo=3606, routed)       29.989    29.484    vga_contoller_inst/vga_data_valid
    SLICE_X14Y146        LUT4 (Prop_lut4_I0_O)        0.153    29.637 r  vga_contoller_inst/rgb_buf[1][2023][5]_i_1/O
                         net (fo=6, routed)           0.626    30.264    vga_contoller_inst/rgb_buf[1][2023][5]_i_1_n_0
    SLICE_X14Y148        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.616    48.621    vga_contoller_inst/clk_20
    SLICE_X14Y148        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][2]/C
                         clock pessimism              0.484    49.104    
                         clock uncertainty           -0.098    49.006    
    SLICE_X14Y148        FDRE (Setup_fdre_C_CE)      -0.376    48.630    vga_contoller_inst/rgb_buf_reg[1][2023][2]
  -------------------------------------------------------------------
                         required time                         48.630    
                         arrival time                         -30.264    
  -------------------------------------------------------------------
                         slack                                 18.366    

Slack (MET) :             18.366ns  (required time - arrival time)
  Source:                 gpu/vga_data_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2023][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.224ns  (logic 0.609ns (1.950%)  route 30.615ns (98.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 48.621 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.551    -0.961    gpu/clk_20
    SLICE_X33Y28         FDRE                                         r  gpu/vga_data_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  gpu/vga_data_valid_out_reg/Q
                         net (fo=3606, routed)       29.989    29.484    vga_contoller_inst/vga_data_valid
    SLICE_X14Y146        LUT4 (Prop_lut4_I0_O)        0.153    29.637 r  vga_contoller_inst/rgb_buf[1][2023][5]_i_1/O
                         net (fo=6, routed)           0.626    30.264    vga_contoller_inst/rgb_buf[1][2023][5]_i_1_n_0
    SLICE_X14Y148        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.616    48.621    vga_contoller_inst/clk_20
    SLICE_X14Y148        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2023][4]/C
                         clock pessimism              0.484    49.104    
                         clock uncertainty           -0.098    49.006    
    SLICE_X14Y148        FDRE (Setup_fdre_C_CE)      -0.376    48.630    vga_contoller_inst/rgb_buf_reg[1][2023][4]
  -------------------------------------------------------------------
                         required time                         48.630    
                         arrival time                         -30.264    
  -------------------------------------------------------------------
                         slack                                 18.366    

Slack (MET) :             18.545ns  (required time - arrival time)
  Source:                 gpu/vga_data_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2020][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        30.992ns  (logic 0.606ns (1.955%)  route 30.387ns (98.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 48.621 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.551    -0.961    gpu/clk_20
    SLICE_X33Y28         FDRE                                         r  gpu/vga_data_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  gpu/vga_data_valid_out_reg/Q
                         net (fo=3606, routed)       29.718    29.213    vga_contoller_inst/vga_data_valid
    SLICE_X12Y147        LUT4 (Prop_lut4_I0_O)        0.150    29.363 r  vga_contoller_inst/rgb_buf[1][2020][5]_i_1/O
                         net (fo=6, routed)           0.669    30.032    vga_contoller_inst/rgb_buf[1][2020][5]_i_1_n_0
    SLICE_X11Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2020][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.616    48.621    vga_contoller_inst/clk_20
    SLICE_X11Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2020][5]/C
                         clock pessimism              0.484    49.104    
                         clock uncertainty           -0.098    49.006    
    SLICE_X11Y149        FDRE (Setup_fdre_C_CE)      -0.429    48.577    vga_contoller_inst/rgb_buf_reg[1][2020][5]
  -------------------------------------------------------------------
                         required time                         48.577    
                         arrival time                         -30.032    
  -------------------------------------------------------------------
                         slack                                 18.545    

Slack (MET) :             18.732ns  (required time - arrival time)
  Source:                 gpu/vga_data_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[0][2029][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.028ns  (logic 0.580ns (1.869%)  route 30.448ns (98.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 48.619 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.551    -0.961    gpu/clk_20
    SLICE_X33Y28         FDRE                                         r  gpu/vga_data_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  gpu/vga_data_valid_out_reg/Q
                         net (fo=3606, routed)       29.839    29.334    vga_contoller_inst/vga_data_valid
    SLICE_X20Y147        LUT5 (Prop_lut5_I1_O)        0.124    29.458 r  vga_contoller_inst/rgb_buf[0][2029][5]_i_1/O
                         net (fo=6, routed)           0.609    30.067    vga_contoller_inst/rgb_buf[0][2029][5]_i_1_n_0
    SLICE_X21Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2029][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.614    48.619    vga_contoller_inst/clk_20
    SLICE_X21Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2029][0]/C
                         clock pessimism              0.484    49.102    
                         clock uncertainty           -0.098    49.004    
    SLICE_X21Y149        FDRE (Setup_fdre_C_CE)      -0.205    48.799    vga_contoller_inst/rgb_buf_reg[0][2029][0]
  -------------------------------------------------------------------
                         required time                         48.799    
                         arrival time                         -30.067    
  -------------------------------------------------------------------
                         slack                                 18.732    

Slack (MET) :             18.732ns  (required time - arrival time)
  Source:                 gpu/vga_data_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[0][2029][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.028ns  (logic 0.580ns (1.869%)  route 30.448ns (98.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 48.619 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.551    -0.961    gpu/clk_20
    SLICE_X33Y28         FDRE                                         r  gpu/vga_data_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  gpu/vga_data_valid_out_reg/Q
                         net (fo=3606, routed)       29.839    29.334    vga_contoller_inst/vga_data_valid
    SLICE_X20Y147        LUT5 (Prop_lut5_I1_O)        0.124    29.458 r  vga_contoller_inst/rgb_buf[0][2029][5]_i_1/O
                         net (fo=6, routed)           0.609    30.067    vga_contoller_inst/rgb_buf[0][2029][5]_i_1_n_0
    SLICE_X21Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2029][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.614    48.619    vga_contoller_inst/clk_20
    SLICE_X21Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2029][1]/C
                         clock pessimism              0.484    49.102    
                         clock uncertainty           -0.098    49.004    
    SLICE_X21Y149        FDRE (Setup_fdre_C_CE)      -0.205    48.799    vga_contoller_inst/rgb_buf_reg[0][2029][1]
  -------------------------------------------------------------------
                         required time                         48.799    
                         arrival time                         -30.067    
  -------------------------------------------------------------------
                         slack                                 18.732    

Slack (MET) :             18.732ns  (required time - arrival time)
  Source:                 gpu/vga_data_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[0][2029][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.028ns  (logic 0.580ns (1.869%)  route 30.448ns (98.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 48.619 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.551    -0.961    gpu/clk_20
    SLICE_X33Y28         FDRE                                         r  gpu/vga_data_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  gpu/vga_data_valid_out_reg/Q
                         net (fo=3606, routed)       29.839    29.334    vga_contoller_inst/vga_data_valid
    SLICE_X20Y147        LUT5 (Prop_lut5_I1_O)        0.124    29.458 r  vga_contoller_inst/rgb_buf[0][2029][5]_i_1/O
                         net (fo=6, routed)           0.609    30.067    vga_contoller_inst/rgb_buf[0][2029][5]_i_1_n_0
    SLICE_X21Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2029][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.614    48.619    vga_contoller_inst/clk_20
    SLICE_X21Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2029][2]/C
                         clock pessimism              0.484    49.102    
                         clock uncertainty           -0.098    49.004    
    SLICE_X21Y149        FDRE (Setup_fdre_C_CE)      -0.205    48.799    vga_contoller_inst/rgb_buf_reg[0][2029][2]
  -------------------------------------------------------------------
                         required time                         48.799    
                         arrival time                         -30.067    
  -------------------------------------------------------------------
                         slack                                 18.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/write_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.433%)  route 0.098ns (34.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.564    -0.617    vga_contoller_inst/clk_20
    SLICE_X32Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  vga_contoller_inst/write_y_reg[3]/Q
                         net (fo=11, routed)          0.098    -0.378    vga_contoller_inst/write_y_reg_n_0_[3]
    SLICE_X33Y0          LUT6 (Prop_lut6_I1_O)        0.045    -0.333 r  vga_contoller_inst/write_y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    vga_contoller_inst/write_y[5]_i_1_n_0
    SLICE_X33Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.833    -0.857    vga_contoller_inst/clk_20
    SLICE_X33Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[5]/C
                         clock pessimism              0.252    -0.604    
                         clock uncertainty            0.098    -0.506    
    SLICE_X33Y0          FDRE (Hold_fdre_C_D)         0.092    -0.414    vga_contoller_inst/write_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/write_y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.912%)  route 0.105ns (36.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.564    -0.617    vga_contoller_inst/clk_20
    SLICE_X33Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  vga_contoller_inst/write_y_reg[7]/Q
                         net (fo=6, routed)           0.105    -0.371    vga_contoller_inst/write_y_reg_n_0_[7]
    SLICE_X32Y0          LUT6 (Prop_lut6_I5_O)        0.045    -0.326 r  vga_contoller_inst/write_y[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.326    vga_contoller_inst/write_y[9]_i_2_n_0
    SLICE_X32Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.833    -0.857    vga_contoller_inst/clk_20
    SLICE_X32Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[9]/C
                         clock pessimism              0.252    -0.604    
                         clock uncertainty            0.098    -0.506    
    SLICE_X32Y0          FDRE (Hold_fdre_C_D)         0.091    -0.415    vga_contoller_inst/write_y_reg[9]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/write_x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.258ns (44.676%)  route 0.319ns (55.324%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.564    -0.617    vga_contoller_inst/clk_20
    SLICE_X38Y1          FDRE                                         r  vga_contoller_inst/write_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.453 f  vga_contoller_inst/write_x_reg[3]/Q
                         net (fo=6, routed)           0.173    -0.281    vga_contoller_inst/write_x[3]
    SLICE_X36Y0          LUT6 (Prop_lut6_I4_O)        0.045    -0.236 r  vga_contoller_inst/write_x[7]_i_2/O
                         net (fo=2, routed)           0.147    -0.089    vga_contoller_inst/write_x[7]_i_2_n_0
    SLICE_X35Y0          LUT3 (Prop_lut3_I2_O)        0.049    -0.040 r  vga_contoller_inst/write_x[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.040    vga_contoller_inst/write_x[7]_i_1_n_0
    SLICE_X35Y0          FDRE                                         r  vga_contoller_inst/write_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.832    -0.858    vga_contoller_inst/clk_20
    SLICE_X35Y0          FDRE                                         r  vga_contoller_inst/write_x_reg[7]/C
                         clock pessimism              0.503    -0.354    
                         clock uncertainty            0.098    -0.256    
    SLICE_X35Y0          FDRE (Hold_fdre_C_D)         0.107    -0.149    vga_contoller_inst/write_x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/write_x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.254ns (44.290%)  route 0.319ns (55.710%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.564    -0.617    vga_contoller_inst/clk_20
    SLICE_X38Y1          FDRE                                         r  vga_contoller_inst/write_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.453 f  vga_contoller_inst/write_x_reg[3]/Q
                         net (fo=6, routed)           0.173    -0.281    vga_contoller_inst/write_x[3]
    SLICE_X36Y0          LUT6 (Prop_lut6_I4_O)        0.045    -0.236 r  vga_contoller_inst/write_x[7]_i_2/O
                         net (fo=2, routed)           0.147    -0.089    vga_contoller_inst/write_x[7]_i_2_n_0
    SLICE_X35Y0          LUT2 (Prop_lut2_I0_O)        0.045    -0.044 r  vga_contoller_inst/write_x[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.044    vga_contoller_inst/write_x[6]_i_1_n_0
    SLICE_X35Y0          FDRE                                         r  vga_contoller_inst/write_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.832    -0.858    vga_contoller_inst/clk_20
    SLICE_X35Y0          FDRE                                         r  vga_contoller_inst/write_x_reg[6]/C
                         clock pessimism              0.503    -0.354    
                         clock uncertainty            0.098    -0.256    
    SLICE_X35Y0          FDRE (Hold_fdre_C_D)         0.092    -0.164    vga_contoller_inst/write_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/write_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.874%)  route 0.147ns (44.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.564    -0.617    vga_contoller_inst/clk_20
    SLICE_X31Y0          FDRE                                         r  vga_contoller_inst/write_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  vga_contoller_inst/write_x_reg[5]/Q
                         net (fo=7, routed)           0.147    -0.329    vga_contoller_inst/write_x[5]
    SLICE_X31Y0          LUT6 (Prop_lut6_I0_O)        0.045    -0.284 r  vga_contoller_inst/write_x[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    vga_contoller_inst/write_x[5]_i_1_n_0
    SLICE_X31Y0          FDRE                                         r  vga_contoller_inst/write_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.833    -0.857    vga_contoller_inst/clk_20
    SLICE_X31Y0          FDRE                                         r  vga_contoller_inst/write_x_reg[5]/C
                         clock pessimism              0.239    -0.617    
                         clock uncertainty            0.098    -0.519    
    SLICE_X31Y0          FDRE (Hold_fdre_C_D)         0.092    -0.427    vga_contoller_inst/write_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/write_y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.187ns (50.504%)  route 0.183ns (49.496%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.564    -0.617    vga_contoller_inst/clk_20
    SLICE_X32Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  vga_contoller_inst/write_y_reg[1]/Q
                         net (fo=12, routed)          0.183    -0.293    vga_contoller_inst/write_y_reg_n_0_[1]
    SLICE_X33Y0          LUT4 (Prop_lut4_I1_O)        0.046    -0.247 r  vga_contoller_inst/write_y[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    vga_contoller_inst/write_y[2]_i_1_n_0
    SLICE_X33Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.833    -0.857    vga_contoller_inst/clk_20
    SLICE_X33Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[2]/C
                         clock pessimism              0.252    -0.604    
                         clock uncertainty            0.098    -0.506    
    SLICE_X33Y0          FDRE (Hold_fdre_C_D)         0.107    -0.399    vga_contoller_inst/write_y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 gpu/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (53.997%)  route 0.158ns (46.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.554    -0.627    gpu/clk_20
    SLICE_X39Y20         FDRE                                         r  gpu/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  gpu/x_reg[1]/Q
                         net (fo=9, routed)           0.158    -0.328    gpu/x[1]
    SLICE_X39Y20         LUT6 (Prop_lut6_I3_O)        0.045    -0.283 r  gpu/x[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    gpu/x[5]_i_1_n_0
    SLICE_X39Y20         FDRE                                         r  gpu/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.821    -0.869    gpu/clk_20
    SLICE_X39Y20         FDRE                                         r  gpu/x_reg[5]/C
                         clock pessimism              0.241    -0.627    
                         clock uncertainty            0.098    -0.529    
    SLICE_X39Y20         FDRE (Hold_fdre_C_D)         0.092    -0.437    gpu/x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 vga_contoller_inst/write_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/write_y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.985%)  route 0.179ns (49.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.564    -0.617    vga_contoller_inst/clk_20
    SLICE_X33Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  vga_contoller_inst/write_y_reg[0]/Q
                         net (fo=12, routed)          0.179    -0.298    vga_contoller_inst/write_y_reg_n_0_[0]
    SLICE_X32Y0          LUT2 (Prop_lut2_I1_O)        0.045    -0.253 r  vga_contoller_inst/write_y[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    vga_contoller_inst/write_y[1]_i_1_n_0
    SLICE_X32Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.833    -0.857    vga_contoller_inst/clk_20
    SLICE_X32Y0          FDRE                                         r  vga_contoller_inst/write_y_reg[1]/C
                         clock pessimism              0.252    -0.604    
                         clock uncertainty            0.098    -0.506    
    SLICE_X32Y0          FDRE (Hold_fdre_C_D)         0.092    -0.414    vga_contoller_inst/write_y_reg[1]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 gpu/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.210ns (54.872%)  route 0.173ns (45.128%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.554    -0.627    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  gpu/x_reg[0]/Q
                         net (fo=11, routed)          0.173    -0.291    gpu/x[0]
    SLICE_X39Y20         LUT3 (Prop_lut3_I1_O)        0.046    -0.245 r  gpu/x[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    gpu/x[2]_i_1_n_0
    SLICE_X39Y20         FDRE                                         r  gpu/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.821    -0.869    gpu/clk_20
    SLICE_X39Y20         FDRE                                         r  gpu/x_reg[2]/C
                         clock pessimism              0.254    -0.614    
                         clock uncertainty            0.098    -0.516    
    SLICE_X39Y20         FDRE (Hold_fdre_C_D)         0.107    -0.409    gpu/x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 gpu/x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.554    -0.627    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  gpu/x_reg[7]/Q
                         net (fo=12, routed)          0.187    -0.276    gpu/x[7]
    SLICE_X38Y20         LUT4 (Prop_lut4_I2_O)        0.043    -0.233 r  gpu/x[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    gpu/x[9]_i_1_n_0
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.821    -0.869    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[9]/C
                         clock pessimism              0.241    -0.627    
                         clock uncertainty            0.098    -0.529    
    SLICE_X38Y20         FDRE (Hold_fdre_C_D)         0.131    -0.398    gpu/x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.165    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25_clk_wiz_0
  To Clock:  clk_20_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.038ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][228][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        7.228ns  (logic 0.672ns (9.297%)  route 6.556ns (90.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 48.525 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 39.034 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.546    39.034    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518    39.552 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       6.036    45.588    vga_contoller_inst/pingpong
    SLICE_X59Y4          LUT5 (Prop_lut5_I4_O)        0.154    45.742 r  vga_contoller_inst/rgb_buf[1][228][5]_i_1/O
                         net (fo=6, routed)           0.521    46.262    vga_contoller_inst/rgb_buf[1][228][5]_i_1_n_0
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.520    48.525    vga_contoller_inst/clk_20
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][0]/C
                         clock pessimism              0.398    48.923    
                         clock uncertainty           -0.215    48.709    
    SLICE_X65Y0          FDRE (Setup_fdre_C_CE)      -0.408    48.301    vga_contoller_inst/rgb_buf_reg[1][228][0]
  -------------------------------------------------------------------
                         required time                         48.301    
                         arrival time                         -46.262    
  -------------------------------------------------------------------
                         slack                                  2.038    

Slack (MET) :             2.038ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][228][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        7.228ns  (logic 0.672ns (9.297%)  route 6.556ns (90.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 48.525 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 39.034 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.546    39.034    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518    39.552 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       6.036    45.588    vga_contoller_inst/pingpong
    SLICE_X59Y4          LUT5 (Prop_lut5_I4_O)        0.154    45.742 r  vga_contoller_inst/rgb_buf[1][228][5]_i_1/O
                         net (fo=6, routed)           0.521    46.262    vga_contoller_inst/rgb_buf[1][228][5]_i_1_n_0
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.520    48.525    vga_contoller_inst/clk_20
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][1]/C
                         clock pessimism              0.398    48.923    
                         clock uncertainty           -0.215    48.709    
    SLICE_X65Y0          FDRE (Setup_fdre_C_CE)      -0.408    48.301    vga_contoller_inst/rgb_buf_reg[1][228][1]
  -------------------------------------------------------------------
                         required time                         48.301    
                         arrival time                         -46.262    
  -------------------------------------------------------------------
                         slack                                  2.038    

Slack (MET) :             2.038ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][228][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        7.228ns  (logic 0.672ns (9.297%)  route 6.556ns (90.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 48.525 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 39.034 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.546    39.034    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518    39.552 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       6.036    45.588    vga_contoller_inst/pingpong
    SLICE_X59Y4          LUT5 (Prop_lut5_I4_O)        0.154    45.742 r  vga_contoller_inst/rgb_buf[1][228][5]_i_1/O
                         net (fo=6, routed)           0.521    46.262    vga_contoller_inst/rgb_buf[1][228][5]_i_1_n_0
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.520    48.525    vga_contoller_inst/clk_20
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][2]/C
                         clock pessimism              0.398    48.923    
                         clock uncertainty           -0.215    48.709    
    SLICE_X65Y0          FDRE (Setup_fdre_C_CE)      -0.408    48.301    vga_contoller_inst/rgb_buf_reg[1][228][2]
  -------------------------------------------------------------------
                         required time                         48.301    
                         arrival time                         -46.262    
  -------------------------------------------------------------------
                         slack                                  2.038    

Slack (MET) :             2.038ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][228][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        7.228ns  (logic 0.672ns (9.297%)  route 6.556ns (90.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 48.525 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 39.034 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.546    39.034    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518    39.552 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       6.036    45.588    vga_contoller_inst/pingpong
    SLICE_X59Y4          LUT5 (Prop_lut5_I4_O)        0.154    45.742 r  vga_contoller_inst/rgb_buf[1][228][5]_i_1/O
                         net (fo=6, routed)           0.521    46.262    vga_contoller_inst/rgb_buf[1][228][5]_i_1_n_0
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.520    48.525    vga_contoller_inst/clk_20
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][3]/C
                         clock pessimism              0.398    48.923    
                         clock uncertainty           -0.215    48.709    
    SLICE_X65Y0          FDRE (Setup_fdre_C_CE)      -0.408    48.301    vga_contoller_inst/rgb_buf_reg[1][228][3]
  -------------------------------------------------------------------
                         required time                         48.301    
                         arrival time                         -46.262    
  -------------------------------------------------------------------
                         slack                                  2.038    

Slack (MET) :             2.038ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][228][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        7.228ns  (logic 0.672ns (9.297%)  route 6.556ns (90.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 48.525 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 39.034 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.546    39.034    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518    39.552 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       6.036    45.588    vga_contoller_inst/pingpong
    SLICE_X59Y4          LUT5 (Prop_lut5_I4_O)        0.154    45.742 r  vga_contoller_inst/rgb_buf[1][228][5]_i_1/O
                         net (fo=6, routed)           0.521    46.262    vga_contoller_inst/rgb_buf[1][228][5]_i_1_n_0
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.520    48.525    vga_contoller_inst/clk_20
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][4]/C
                         clock pessimism              0.398    48.923    
                         clock uncertainty           -0.215    48.709    
    SLICE_X65Y0          FDRE (Setup_fdre_C_CE)      -0.408    48.301    vga_contoller_inst/rgb_buf_reg[1][228][4]
  -------------------------------------------------------------------
                         required time                         48.301    
                         arrival time                         -46.262    
  -------------------------------------------------------------------
                         slack                                  2.038    

Slack (MET) :             2.038ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][228][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        7.228ns  (logic 0.672ns (9.297%)  route 6.556ns (90.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 48.525 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 39.034 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.546    39.034    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518    39.552 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       6.036    45.588    vga_contoller_inst/pingpong
    SLICE_X59Y4          LUT5 (Prop_lut5_I4_O)        0.154    45.742 r  vga_contoller_inst/rgb_buf[1][228][5]_i_1/O
                         net (fo=6, routed)           0.521    46.262    vga_contoller_inst/rgb_buf[1][228][5]_i_1_n_0
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.520    48.525    vga_contoller_inst/clk_20
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][5]/C
                         clock pessimism              0.398    48.923    
                         clock uncertainty           -0.215    48.709    
    SLICE_X65Y0          FDRE (Setup_fdre_C_CE)      -0.408    48.301    vga_contoller_inst/rgb_buf_reg[1][228][5]
  -------------------------------------------------------------------
                         required time                         48.301    
                         arrival time                         -46.262    
  -------------------------------------------------------------------
                         slack                                  2.038    

Slack (MET) :             2.100ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][219][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        7.164ns  (logic 0.672ns (9.380%)  route 6.492ns (90.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 48.523 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 39.034 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.546    39.034    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518    39.552 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       6.017    45.569    vga_contoller_inst/pingpong
    SLICE_X59Y2          LUT5 (Prop_lut5_I4_O)        0.154    45.723 r  vga_contoller_inst/rgb_buf[1][219][5]_i_1/O
                         net (fo=6, routed)           0.475    46.198    vga_contoller_inst/rgb_buf[1][219][5]_i_1_n_0
    SLICE_X58Y3          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][219][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.518    48.523    vga_contoller_inst/clk_20
    SLICE_X58Y3          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][219][0]/C
                         clock pessimism              0.398    48.921    
                         clock uncertainty           -0.215    48.707    
    SLICE_X58Y3          FDRE (Setup_fdre_C_CE)      -0.408    48.299    vga_contoller_inst/rgb_buf_reg[1][219][0]
  -------------------------------------------------------------------
                         required time                         48.299    
                         arrival time                         -46.198    
  -------------------------------------------------------------------
                         slack                                  2.100    

Slack (MET) :             2.100ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][219][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        7.164ns  (logic 0.672ns (9.380%)  route 6.492ns (90.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 48.523 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 39.034 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.546    39.034    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518    39.552 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       6.017    45.569    vga_contoller_inst/pingpong
    SLICE_X59Y2          LUT5 (Prop_lut5_I4_O)        0.154    45.723 r  vga_contoller_inst/rgb_buf[1][219][5]_i_1/O
                         net (fo=6, routed)           0.475    46.198    vga_contoller_inst/rgb_buf[1][219][5]_i_1_n_0
    SLICE_X58Y3          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][219][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.518    48.523    vga_contoller_inst/clk_20
    SLICE_X58Y3          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][219][1]/C
                         clock pessimism              0.398    48.921    
                         clock uncertainty           -0.215    48.707    
    SLICE_X58Y3          FDRE (Setup_fdre_C_CE)      -0.408    48.299    vga_contoller_inst/rgb_buf_reg[1][219][1]
  -------------------------------------------------------------------
                         required time                         48.299    
                         arrival time                         -46.198    
  -------------------------------------------------------------------
                         slack                                  2.100    

Slack (MET) :             2.100ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][219][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        7.164ns  (logic 0.672ns (9.380%)  route 6.492ns (90.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 48.523 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 39.034 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.546    39.034    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518    39.552 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       6.017    45.569    vga_contoller_inst/pingpong
    SLICE_X59Y2          LUT5 (Prop_lut5_I4_O)        0.154    45.723 r  vga_contoller_inst/rgb_buf[1][219][5]_i_1/O
                         net (fo=6, routed)           0.475    46.198    vga_contoller_inst/rgb_buf[1][219][5]_i_1_n_0
    SLICE_X58Y3          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][219][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.518    48.523    vga_contoller_inst/clk_20
    SLICE_X58Y3          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][219][2]/C
                         clock pessimism              0.398    48.921    
                         clock uncertainty           -0.215    48.707    
    SLICE_X58Y3          FDRE (Setup_fdre_C_CE)      -0.408    48.299    vga_contoller_inst/rgb_buf_reg[1][219][2]
  -------------------------------------------------------------------
                         required time                         48.299    
                         arrival time                         -46.198    
  -------------------------------------------------------------------
                         slack                                  2.100    

Slack (MET) :             2.100ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][219][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_25_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        7.164ns  (logic 0.672ns (9.380%)  route 6.492ns (90.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 48.523 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 39.034 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.546    39.034    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518    39.552 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       6.017    45.569    vga_contoller_inst/pingpong
    SLICE_X59Y2          LUT5 (Prop_lut5_I4_O)        0.154    45.723 r  vga_contoller_inst/rgb_buf[1][219][5]_i_1/O
                         net (fo=6, routed)           0.475    46.198    vga_contoller_inst/rgb_buf[1][219][5]_i_1_n_0
    SLICE_X58Y3          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][219][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.518    48.523    vga_contoller_inst/clk_20
    SLICE_X58Y3          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][219][3]/C
                         clock pessimism              0.398    48.921    
                         clock uncertainty           -0.215    48.707    
    SLICE_X58Y3          FDRE (Setup_fdre_C_CE)      -0.408    48.299    vga_contoller_inst/rgb_buf_reg[1][219][3]
  -------------------------------------------------------------------
                         required time                         48.299    
                         arrival time                         -46.198    
  -------------------------------------------------------------------
                         slack                                  2.100    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[0][1162][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.209ns (26.968%)  route 0.566ns (73.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.557    -0.624    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.460 f  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       0.378    -0.082    vga_contoller_inst/pingpong
    SLICE_X11Y81         LUT6 (Prop_lut6_I1_O)        0.045    -0.037 r  vga_contoller_inst/rgb_buf[0][1162][5]_i_1/O
                         net (fo=6, routed)           0.188     0.151    vga_contoller_inst/rgb_buf[0][1162][5]_i_1_n_0
    SLICE_X11Y81         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][1162][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.824    -0.865    vga_contoller_inst/clk_20
    SLICE_X11Y81         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][1162][5]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.215    -0.095    
    SLICE_X11Y81         FDRE (Hold_fdre_C_CE)       -0.039    -0.134    vga_contoller_inst/rgb_buf_reg[0][1162][5]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/yc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/vga_ready_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.276ns (30.595%)  route 0.626ns (69.405%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.594    -0.587    vga_contoller_inst/v/clk_25
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.446 f  vga_contoller_inst/v/yc_next_reg[0]/Q
                         net (fo=11, routed)          0.147    -0.299    vga_contoller_inst/v/read_y[0]
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.045    -0.254 r  vga_contoller_inst/v/vga_ready_out_i_5/O
                         net (fo=1, routed)           0.162    -0.092    vga_contoller_inst/v/vga_ready_out_i_5_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I5_O)        0.045    -0.047 r  vga_contoller_inst/v/vga_ready_out_i_2/O
                         net (fo=1, routed)           0.316     0.270    vga_contoller_inst/v/vga_ready_out_i_2_n_0
    SLICE_X11Y43         LUT3 (Prop_lut3_I1_O)        0.045     0.315 r  vga_contoller_inst/v/vga_ready_out_i_1/O
                         net (fo=1, routed)           0.000     0.315    vga_contoller_inst/v_n_0
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.836    -0.854    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.215    -0.084    
    SLICE_X11Y43         FDRE (Hold_fdre_C_D)         0.092     0.008    vga_contoller_inst/vga_ready_out_reg
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[0][1165][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.209ns (24.810%)  route 0.633ns (75.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.557    -0.624    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.460 f  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       0.520     0.059    vga_contoller_inst/pingpong
    SLICE_X13Y79         LUT5 (Prop_lut5_I4_O)        0.045     0.104 r  vga_contoller_inst/rgb_buf[0][1165][5]_i_1/O
                         net (fo=6, routed)           0.114     0.218    vga_contoller_inst/rgb_buf[0][1165][5]_i_1_n_0
    SLICE_X15Y79         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][1165][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.822    -0.867    vga_contoller_inst/clk_20
    SLICE_X15Y79         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][1165][0]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.215    -0.097    
    SLICE_X15Y79         FDRE (Hold_fdre_C_CE)       -0.039    -0.136    vga_contoller_inst/rgb_buf_reg[0][1165][0]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[0][1165][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.209ns (24.810%)  route 0.633ns (75.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.557    -0.624    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.460 f  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       0.520     0.059    vga_contoller_inst/pingpong
    SLICE_X13Y79         LUT5 (Prop_lut5_I4_O)        0.045     0.104 r  vga_contoller_inst/rgb_buf[0][1165][5]_i_1/O
                         net (fo=6, routed)           0.114     0.218    vga_contoller_inst/rgb_buf[0][1165][5]_i_1_n_0
    SLICE_X15Y79         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][1165][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.822    -0.867    vga_contoller_inst/clk_20
    SLICE_X15Y79         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][1165][1]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.215    -0.097    
    SLICE_X15Y79         FDRE (Hold_fdre_C_CE)       -0.039    -0.136    vga_contoller_inst/rgb_buf_reg[0][1165][1]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1162][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.209ns (24.251%)  route 0.653ns (75.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.557    -0.624    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       0.486     0.026    vga_contoller_inst/pingpong
    SLICE_X13Y80         LUT6 (Prop_lut6_I1_O)        0.045     0.071 r  vga_contoller_inst/rgb_buf[1][1162][5]_i_1/O
                         net (fo=6, routed)           0.167     0.238    vga_contoller_inst/rgb_buf[1][1162][5]_i_1_n_0
    SLICE_X15Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1162][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.823    -0.866    vga_contoller_inst/clk_20
    SLICE_X15Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1162][0]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.215    -0.096    
    SLICE_X15Y80         FDRE (Hold_fdre_C_CE)       -0.039    -0.135    vga_contoller_inst/rgb_buf_reg[1][1162][0]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1162][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.209ns (24.251%)  route 0.653ns (75.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.557    -0.624    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       0.486     0.026    vga_contoller_inst/pingpong
    SLICE_X13Y80         LUT6 (Prop_lut6_I1_O)        0.045     0.071 r  vga_contoller_inst/rgb_buf[1][1162][5]_i_1/O
                         net (fo=6, routed)           0.167     0.238    vga_contoller_inst/rgb_buf[1][1162][5]_i_1_n_0
    SLICE_X15Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1162][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.823    -0.866    vga_contoller_inst/clk_20
    SLICE_X15Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1162][1]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.215    -0.096    
    SLICE_X15Y80         FDRE (Hold_fdre_C_CE)       -0.039    -0.135    vga_contoller_inst/rgb_buf_reg[1][1162][1]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1162][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.209ns (24.251%)  route 0.653ns (75.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.557    -0.624    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       0.486     0.026    vga_contoller_inst/pingpong
    SLICE_X13Y80         LUT6 (Prop_lut6_I1_O)        0.045     0.071 r  vga_contoller_inst/rgb_buf[1][1162][5]_i_1/O
                         net (fo=6, routed)           0.167     0.238    vga_contoller_inst/rgb_buf[1][1162][5]_i_1_n_0
    SLICE_X15Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1162][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.823    -0.866    vga_contoller_inst/clk_20
    SLICE_X15Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1162][2]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.215    -0.096    
    SLICE_X15Y80         FDRE (Hold_fdre_C_CE)       -0.039    -0.135    vga_contoller_inst/rgb_buf_reg[1][1162][2]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1162][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.209ns (24.251%)  route 0.653ns (75.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.557    -0.624    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       0.486     0.026    vga_contoller_inst/pingpong
    SLICE_X13Y80         LUT6 (Prop_lut6_I1_O)        0.045     0.071 r  vga_contoller_inst/rgb_buf[1][1162][5]_i_1/O
                         net (fo=6, routed)           0.167     0.238    vga_contoller_inst/rgb_buf[1][1162][5]_i_1_n_0
    SLICE_X15Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1162][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.823    -0.866    vga_contoller_inst/clk_20
    SLICE_X15Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1162][3]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.215    -0.096    
    SLICE_X15Y80         FDRE (Hold_fdre_C_CE)       -0.039    -0.135    vga_contoller_inst/rgb_buf_reg[1][1162][3]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1162][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.209ns (24.251%)  route 0.653ns (75.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.557    -0.624    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       0.486     0.026    vga_contoller_inst/pingpong
    SLICE_X13Y80         LUT6 (Prop_lut6_I1_O)        0.045     0.071 r  vga_contoller_inst/rgb_buf[1][1162][5]_i_1/O
                         net (fo=6, routed)           0.167     0.238    vga_contoller_inst/rgb_buf[1][1162][5]_i_1_n_0
    SLICE_X15Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1162][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.823    -0.866    vga_contoller_inst/clk_20
    SLICE_X15Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1162][4]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.215    -0.096    
    SLICE_X15Y80         FDRE (Hold_fdre_C_CE)       -0.039    -0.135    vga_contoller_inst/rgb_buf_reg[1][1162][4]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1160][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.213ns (26.553%)  route 0.589ns (73.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.557    -0.624    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       0.470     0.009    vga_contoller_inst/pingpong
    SLICE_X11Y80         LUT5 (Prop_lut5_I4_O)        0.049     0.058 r  vga_contoller_inst/rgb_buf[1][1160][5]_i_1/O
                         net (fo=6, routed)           0.120     0.178    vga_contoller_inst/rgb_buf[1][1160][5]_i_1_n_0
    SLICE_X11Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1160][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.823    -0.866    vga_contoller_inst/clk_20
    SLICE_X11Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1160][0]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.215    -0.096    
    SLICE_X11Y80         FDRE (Hold_fdre_C_CE)       -0.106    -0.202    vga_contoller_inst/rgb_buf_reg[1][1160][0]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.380    





---------------------------------------------------------------------------------------------------
From Clock:  clk_40_clk_wiz_0
  To Clock:  clk_20_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.120ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1980][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_40_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        16.571ns  (logic 0.580ns (3.500%)  route 15.991ns (96.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 48.615 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 24.046 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.558    24.046    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    24.502 r  gpu/raster1/rgb_reg[5]/Q
                         net (fo=51, routed)         10.547    35.050    gpu/raster1/rgb_reg_n_0_[5]
    SLICE_X44Y133        LUT3 (Prop_lut3_I2_O)        0.124    35.174 r  gpu/raster1/rgb_buf[1][1920][2]_i_1/O
                         net (fo=128, routed)         5.443    40.617    vga_contoller_inst/rgb_buf_reg[0][1933][5]_0[2]
    SLICE_X44Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1980][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.610    48.615    vga_contoller_inst/clk_20
    SLICE_X44Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1980][2]/C
                         clock pessimism              0.398    49.013    
                         clock uncertainty           -0.214    48.798    
    SLICE_X44Y149        FDRE (Setup_fdre_C_D)       -0.061    48.737    vga_contoller_inst/rgb_buf_reg[1][1980][2]
  -------------------------------------------------------------------
                         required time                         48.737    
                         arrival time                         -40.617    
  -------------------------------------------------------------------
                         slack                                  8.120    

Slack (MET) :             8.246ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1942][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_40_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        16.443ns  (logic 0.580ns (3.527%)  route 15.863ns (96.473%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 48.613 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 24.046 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.558    24.046    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    24.502 r  gpu/raster1/rgb_reg[5]/Q
                         net (fo=51, routed)         10.547    35.050    gpu/raster1/rgb_reg_n_0_[5]
    SLICE_X44Y133        LUT3 (Prop_lut3_I2_O)        0.124    35.174 r  gpu/raster1/rgb_buf[1][1920][2]_i_1/O
                         net (fo=128, routed)         5.316    40.489    vga_contoller_inst/rgb_buf_reg[0][1933][5]_0[2]
    SLICE_X45Y142        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1942][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.608    48.613    vga_contoller_inst/clk_20
    SLICE_X45Y142        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1942][2]/C
                         clock pessimism              0.398    49.011    
                         clock uncertainty           -0.214    48.796    
    SLICE_X45Y142        FDRE (Setup_fdre_C_D)       -0.061    48.735    vga_contoller_inst/rgb_buf_reg[1][1942][2]
  -------------------------------------------------------------------
                         required time                         48.735    
                         arrival time                         -40.489    
  -------------------------------------------------------------------
                         slack                                  8.246    

Slack (MET) :             8.310ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1983][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_40_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        16.381ns  (logic 0.580ns (3.541%)  route 15.801ns (96.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 48.615 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 24.046 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.558    24.046    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    24.502 r  gpu/raster1/rgb_reg[5]/Q
                         net (fo=51, routed)         10.547    35.050    gpu/raster1/rgb_reg_n_0_[5]
    SLICE_X44Y133        LUT3 (Prop_lut3_I2_O)        0.124    35.174 r  gpu/raster1/rgb_buf[1][1920][2]_i_1/O
                         net (fo=128, routed)         5.254    40.428    vga_contoller_inst/rgb_buf_reg[0][1933][5]_0[2]
    SLICE_X45Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1983][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.610    48.615    vga_contoller_inst/clk_20
    SLICE_X45Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1983][2]/C
                         clock pessimism              0.398    49.013    
                         clock uncertainty           -0.214    48.798    
    SLICE_X45Y149        FDRE (Setup_fdre_C_D)       -0.061    48.737    vga_contoller_inst/rgb_buf_reg[1][1983][2]
  -------------------------------------------------------------------
                         required time                         48.737    
                         arrival time                         -40.428    
  -------------------------------------------------------------------
                         slack                                  8.310    

Slack (MET) :             8.407ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1963][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_40_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        16.284ns  (logic 0.580ns (3.562%)  route 15.704ns (96.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 48.615 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 24.046 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.558    24.046    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    24.502 r  gpu/raster1/rgb_reg[5]/Q
                         net (fo=51, routed)         10.547    35.050    gpu/raster1/rgb_reg_n_0_[5]
    SLICE_X44Y133        LUT3 (Prop_lut3_I2_O)        0.124    35.174 r  gpu/raster1/rgb_buf[1][1920][2]_i_1/O
                         net (fo=128, routed)         5.156    40.330    vga_contoller_inst/rgb_buf_reg[0][1933][5]_0[2]
    SLICE_X47Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1963][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.610    48.615    vga_contoller_inst/clk_20
    SLICE_X47Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1963][2]/C
                         clock pessimism              0.398    49.013    
                         clock uncertainty           -0.214    48.798    
    SLICE_X47Y149        FDRE (Setup_fdre_C_D)       -0.061    48.737    vga_contoller_inst/rgb_buf_reg[1][1963][2]
  -------------------------------------------------------------------
                         required time                         48.737    
                         arrival time                         -40.330    
  -------------------------------------------------------------------
                         slack                                  8.407    

Slack (MET) :             8.524ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1981][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_40_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        16.183ns  (logic 0.580ns (3.584%)  route 15.603ns (96.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 48.615 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 24.046 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.558    24.046    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    24.502 r  gpu/raster1/rgb_reg[5]/Q
                         net (fo=51, routed)         10.547    35.050    gpu/raster1/rgb_reg_n_0_[5]
    SLICE_X44Y133        LUT3 (Prop_lut3_I2_O)        0.124    35.174 r  gpu/raster1/rgb_buf[1][1920][2]_i_1/O
                         net (fo=128, routed)         5.056    40.230    vga_contoller_inst/rgb_buf_reg[0][1933][5]_0[2]
    SLICE_X46Y147        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1981][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.610    48.615    vga_contoller_inst/clk_20
    SLICE_X46Y147        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1981][2]/C
                         clock pessimism              0.398    49.013    
                         clock uncertainty           -0.214    48.798    
    SLICE_X46Y147        FDRE (Setup_fdre_C_D)       -0.045    48.753    vga_contoller_inst/rgb_buf_reg[1][1981][2]
  -------------------------------------------------------------------
                         required time                         48.753    
                         arrival time                         -40.230    
  -------------------------------------------------------------------
                         slack                                  8.524    

Slack (MET) :             8.576ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1970][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_40_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        16.094ns  (logic 0.580ns (3.604%)  route 15.514ns (96.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 48.614 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 24.046 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.558    24.046    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    24.502 r  gpu/raster1/rgb_reg[5]/Q
                         net (fo=51, routed)         10.547    35.050    gpu/raster1/rgb_reg_n_0_[5]
    SLICE_X44Y133        LUT3 (Prop_lut3_I2_O)        0.124    35.174 r  gpu/raster1/rgb_buf[1][1920][2]_i_1/O
                         net (fo=128, routed)         4.967    40.140    vga_contoller_inst/rgb_buf_reg[0][1933][5]_0[2]
    SLICE_X45Y144        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1970][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.609    48.614    vga_contoller_inst/clk_20
    SLICE_X45Y144        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1970][2]/C
                         clock pessimism              0.398    49.012    
                         clock uncertainty           -0.214    48.797    
    SLICE_X45Y144        FDRE (Setup_fdre_C_D)       -0.081    48.716    vga_contoller_inst/rgb_buf_reg[1][1970][2]
  -------------------------------------------------------------------
                         required time                         48.716    
                         arrival time                         -40.140    
  -------------------------------------------------------------------
                         slack                                  8.576    

Slack (MET) :             8.630ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1962][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_40_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        16.094ns  (logic 0.580ns (3.604%)  route 15.514ns (96.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 48.615 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 24.046 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.558    24.046    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    24.502 r  gpu/raster1/rgb_reg[5]/Q
                         net (fo=51, routed)         10.547    35.050    gpu/raster1/rgb_reg_n_0_[5]
    SLICE_X44Y133        LUT3 (Prop_lut3_I2_O)        0.124    35.174 r  gpu/raster1/rgb_buf[1][1920][2]_i_1/O
                         net (fo=128, routed)         4.967    40.141    vga_contoller_inst/rgb_buf_reg[0][1933][5]_0[2]
    SLICE_X46Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1962][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.610    48.615    vga_contoller_inst/clk_20
    SLICE_X46Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1962][2]/C
                         clock pessimism              0.398    49.013    
                         clock uncertainty           -0.214    48.798    
    SLICE_X46Y149        FDRE (Setup_fdre_C_D)       -0.028    48.770    vga_contoller_inst/rgb_buf_reg[1][1962][2]
  -------------------------------------------------------------------
                         required time                         48.770    
                         arrival time                         -40.141    
  -------------------------------------------------------------------
                         slack                                  8.630    

Slack (MET) :             8.652ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1920][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_40_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        16.005ns  (logic 0.580ns (3.624%)  route 15.425ns (96.376%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 48.613 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 24.046 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.558    24.046    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    24.502 r  gpu/raster1/rgb_reg[5]/Q
                         net (fo=51, routed)         10.547    35.050    gpu/raster1/rgb_reg_n_0_[5]
    SLICE_X44Y133        LUT3 (Prop_lut3_I2_O)        0.124    35.174 r  gpu/raster1/rgb_buf[1][1920][2]_i_1/O
                         net (fo=128, routed)         4.877    40.051    vga_contoller_inst/rgb_buf_reg[0][1933][5]_0[2]
    SLICE_X44Y142        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1920][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.608    48.613    vga_contoller_inst/clk_20
    SLICE_X44Y142        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1920][2]/C
                         clock pessimism              0.398    49.011    
                         clock uncertainty           -0.214    48.796    
    SLICE_X44Y142        FDRE (Setup_fdre_C_D)       -0.093    48.703    vga_contoller_inst/rgb_buf_reg[1][1920][2]
  -------------------------------------------------------------------
                         required time                         48.703    
                         arrival time                         -40.051    
  -------------------------------------------------------------------
                         slack                                  8.652    

Slack (MET) :             8.663ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1921][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_40_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        16.027ns  (logic 0.580ns (3.619%)  route 15.447ns (96.381%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 48.614 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 24.046 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.558    24.046    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    24.502 r  gpu/raster1/rgb_reg[5]/Q
                         net (fo=51, routed)         10.547    35.050    gpu/raster1/rgb_reg_n_0_[5]
    SLICE_X44Y133        LUT3 (Prop_lut3_I2_O)        0.124    35.174 r  gpu/raster1/rgb_buf[1][1920][2]_i_1/O
                         net (fo=128, routed)         4.899    40.073    vga_contoller_inst/rgb_buf_reg[0][1933][5]_0[2]
    SLICE_X44Y145        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1921][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.609    48.614    vga_contoller_inst/clk_20
    SLICE_X44Y145        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1921][2]/C
                         clock pessimism              0.398    49.012    
                         clock uncertainty           -0.214    48.797    
    SLICE_X44Y145        FDRE (Setup_fdre_C_D)       -0.061    48.736    vga_contoller_inst/rgb_buf_reg[1][1921][2]
  -------------------------------------------------------------------
                         required time                         48.736    
                         arrival time                         -40.073    
  -------------------------------------------------------------------
                         slack                                  8.663    

Slack (MET) :             8.668ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[0][1981][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_40_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        16.023ns  (logic 0.580ns (3.620%)  route 15.443ns (96.380%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 48.615 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 24.046 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.558    24.046    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    24.502 r  gpu/raster1/rgb_reg[5]/Q
                         net (fo=51, routed)         10.547    35.050    gpu/raster1/rgb_reg_n_0_[5]
    SLICE_X44Y133        LUT3 (Prop_lut3_I2_O)        0.124    35.174 r  gpu/raster1/rgb_buf[1][1920][2]_i_1/O
                         net (fo=128, routed)         4.895    40.069    vga_contoller_inst/rgb_buf_reg[0][1933][5]_0[2]
    SLICE_X47Y147        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][1981][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.610    48.615    vga_contoller_inst/clk_20
    SLICE_X47Y147        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][1981][2]/C
                         clock pessimism              0.398    49.013    
                         clock uncertainty           -0.214    48.798    
    SLICE_X47Y147        FDRE (Setup_fdre_C_D)       -0.061    48.737    vga_contoller_inst/rgb_buf_reg[0][1981][2]
  -------------------------------------------------------------------
                         required time                         48.737    
                         arrival time                         -40.069    
  -------------------------------------------------------------------
                         slack                                  8.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[0][2498][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.186ns (26.236%)  route 0.523ns (73.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.558    -0.623    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  gpu/raster1/rgb_reg[1]/Q
                         net (fo=51, routed)          0.412    -0.071    gpu/raster1/rgb_reg_n_0_[1]
    SLICE_X41Y31         LUT3 (Prop_lut3_I2_O)        0.045    -0.026 r  gpu/raster1/rgb_buf[1][2497][0]_i_1/O
                         net (fo=8, routed)           0.111     0.086    vga_contoller_inst/rgb_buf_reg[1][2499][5]_0[0]
    SLICE_X42Y31         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2498][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.824    -0.866    vga_contoller_inst/clk_20
    SLICE_X42Y31         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2498][0]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.214    -0.096    
    SLICE_X42Y31         FDRE (Hold_fdre_C_D)         0.059    -0.037    vga_contoller_inst/rgb_buf_reg[0][2498][0]
  -------------------------------------------------------------------
                         required time                          0.037    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][548][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.100%)  route 0.555ns (74.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.558    -0.623    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  gpu/raster1/rgb_reg[4]/Q
                         net (fo=51, routed)          0.360    -0.123    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X43Y34         LUT3 (Prop_lut3_I2_O)        0.045    -0.078 r  gpu/raster1/rgb_buf[0][556][5]_i_2/O
                         net (fo=64, routed)          0.195     0.118    vga_contoller_inst/rgb_buf_reg[0][556][5]_0[5]
    SLICE_X43Y35         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][548][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.828    -0.862    vga_contoller_inst/clk_20
    SLICE_X43Y35         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][548][5]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.214    -0.092    
    SLICE_X43Y35         FDRE (Hold_fdre_C_D)         0.070    -0.022    vga_contoller_inst/rgb_buf_reg[1][548][5]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[0][2306][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.189ns (27.612%)  route 0.495ns (72.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.559    -0.622    gpu/raster1/clk_40
    SLICE_X28Y34         FDRE                                         r  gpu/raster1/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  gpu/raster1/rgb_reg[0]/Q
                         net (fo=51, routed)          0.297    -0.184    gpu/raster1/rgb_reg_n_0_[0]
    SLICE_X29Y42         LUT3 (Prop_lut3_I2_O)        0.048    -0.136 r  gpu/raster1/rgb_buf[1][2304][3]_i_1/O
                         net (fo=128, routed)         0.198     0.062    vga_contoller_inst/rgb_buf_reg[1][2367][5]_0[3]
    SLICE_X28Y41         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2306][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.832    -0.858    vga_contoller_inst/clk_20
    SLICE_X28Y41         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2306][3]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.214    -0.088    
    SLICE_X28Y41         FDRE (Hold_fdre_C_D)         0.010    -0.078    vga_contoller_inst/rgb_buf_reg[0][2306][3]
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[0][2307][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.189ns (26.082%)  route 0.536ns (73.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.559    -0.622    gpu/raster1/clk_40
    SLICE_X28Y34         FDRE                                         r  gpu/raster1/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  gpu/raster1/rgb_reg[0]/Q
                         net (fo=51, routed)          0.297    -0.184    gpu/raster1/rgb_reg_n_0_[0]
    SLICE_X29Y42         LUT3 (Prop_lut3_I2_O)        0.048    -0.136 r  gpu/raster1/rgb_buf[1][2304][3]_i_1/O
                         net (fo=128, routed)         0.239     0.102    vga_contoller_inst/rgb_buf_reg[1][2367][5]_0[3]
    SLICE_X29Y42         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2307][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.832    -0.858    vga_contoller_inst/clk_20
    SLICE_X29Y42         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2307][3]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.214    -0.088    
    SLICE_X29Y42         FDRE (Hold_fdre_C_D)         0.010    -0.078    vga_contoller_inst/rgb_buf_reg[0][2307][3]
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2498][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.741%)  route 0.537ns (74.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.558    -0.623    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  gpu/raster1/rgb_reg[4]/Q
                         net (fo=51, routed)          0.360    -0.123    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X43Y34         LUT3 (Prop_lut3_I2_O)        0.045    -0.078 r  gpu/raster1/rgb_buf[1][2497][5]_i_2/O
                         net (fo=8, routed)           0.177     0.099    vga_contoller_inst/rgb_buf_reg[1][2499][5]_0[5]
    SLICE_X41Y32         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2498][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.825    -0.865    vga_contoller_inst/clk_20
    SLICE_X41Y32         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2498][5]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.214    -0.095    
    SLICE_X41Y32         FDRE (Hold_fdre_C_D)         0.011    -0.084    vga_contoller_inst/rgb_buf_reg[1][2498][5]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][544][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.186ns (23.418%)  route 0.608ns (76.582%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.558    -0.623    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  gpu/raster1/rgb_reg[4]/Q
                         net (fo=51, routed)          0.360    -0.123    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X43Y34         LUT3 (Prop_lut3_I2_O)        0.045    -0.078 r  gpu/raster1/rgb_buf[0][556][5]_i_2/O
                         net (fo=64, routed)          0.248     0.171    vga_contoller_inst/rgb_buf_reg[0][556][5]_0[5]
    SLICE_X47Y34         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][544][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.828    -0.862    vga_contoller_inst/clk_20
    SLICE_X47Y34         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][544][5]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.214    -0.092    
    SLICE_X47Y34         FDRE (Hold_fdre_C_D)         0.070    -0.022    vga_contoller_inst/rgb_buf_reg[1][544][5]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2310][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.189ns (25.357%)  route 0.556ns (74.644%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.559    -0.622    gpu/raster1/clk_40
    SLICE_X28Y34         FDRE                                         r  gpu/raster1/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  gpu/raster1/rgb_reg[0]/Q
                         net (fo=51, routed)          0.297    -0.184    gpu/raster1/rgb_reg_n_0_[0]
    SLICE_X29Y42         LUT3 (Prop_lut3_I2_O)        0.048    -0.136 r  gpu/raster1/rgb_buf[1][2304][3]_i_1/O
                         net (fo=128, routed)         0.259     0.123    vga_contoller_inst/rgb_buf_reg[1][2367][5]_0[3]
    SLICE_X28Y40         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2310][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.832    -0.858    vga_contoller_inst/clk_20
    SLICE_X28Y40         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2310][3]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.214    -0.088    
    SLICE_X28Y40         FDRE (Hold_fdre_C_D)         0.010    -0.078    vga_contoller_inst/rgb_buf_reg[1][2310][3]
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2311][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.189ns (25.285%)  route 0.558ns (74.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.559    -0.622    gpu/raster1/clk_40
    SLICE_X28Y34         FDRE                                         r  gpu/raster1/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  gpu/raster1/rgb_reg[0]/Q
                         net (fo=51, routed)          0.297    -0.184    gpu/raster1/rgb_reg_n_0_[0]
    SLICE_X29Y42         LUT3 (Prop_lut3_I2_O)        0.048    -0.136 r  gpu/raster1/rgb_buf[1][2304][3]_i_1/O
                         net (fo=128, routed)         0.261     0.125    vga_contoller_inst/rgb_buf_reg[1][2367][5]_0[3]
    SLICE_X31Y40         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2311][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.831    -0.859    vga_contoller_inst/clk_20
    SLICE_X31Y40         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2311][3]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.214    -0.089    
    SLICE_X31Y40         FDRE (Hold_fdre_C_D)         0.010    -0.079    vga_contoller_inst/rgb_buf_reg[1][2311][3]
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2309][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.189ns (25.285%)  route 0.558ns (74.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.559    -0.622    gpu/raster1/clk_40
    SLICE_X28Y34         FDRE                                         r  gpu/raster1/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  gpu/raster1/rgb_reg[0]/Q
                         net (fo=51, routed)          0.297    -0.184    gpu/raster1/rgb_reg_n_0_[0]
    SLICE_X29Y42         LUT3 (Prop_lut3_I2_O)        0.048    -0.136 r  gpu/raster1/rgb_buf[1][2304][3]_i_1/O
                         net (fo=128, routed)         0.261     0.125    vga_contoller_inst/rgb_buf_reg[1][2367][5]_0[3]
    SLICE_X30Y40         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2309][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.831    -0.859    vga_contoller_inst/clk_20
    SLICE_X30Y40         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2309][3]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.214    -0.089    
    SLICE_X30Y40         FDRE (Hold_fdre_C_D)         0.001    -0.088    vga_contoller_inst/rgb_buf_reg[1][2309][3]
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[0][2498][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.515%)  route 0.573ns (75.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.558    -0.623    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  gpu/raster1/rgb_reg[4]/Q
                         net (fo=51, routed)          0.360    -0.123    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X43Y34         LUT3 (Prop_lut3_I2_O)        0.045    -0.078 r  gpu/raster1/rgb_buf[1][2497][5]_i_2/O
                         net (fo=8, routed)           0.213     0.135    vga_contoller_inst/rgb_buf_reg[1][2499][5]_0[5]
    SLICE_X42Y31         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2498][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.824    -0.866    vga_contoller_inst/clk_20
    SLICE_X42Y31         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2498][5]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.214    -0.096    
    SLICE_X42Y31         FDRE (Hold_fdre_C_D)        -0.003    -0.099    vga_contoller_inst/rgb_buf_reg[0][2498][5]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.235    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25_clk_wiz_0_1
  To Clock:  clk_20_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.038ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][228][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_25_clk_wiz_0_1 rise@40.000ns)
  Data Path Delay:        7.228ns  (logic 0.672ns (9.297%)  route 6.556ns (90.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 48.525 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 39.034 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.546    39.034    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518    39.552 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       6.036    45.588    vga_contoller_inst/pingpong
    SLICE_X59Y4          LUT5 (Prop_lut5_I4_O)        0.154    45.742 r  vga_contoller_inst/rgb_buf[1][228][5]_i_1/O
                         net (fo=6, routed)           0.521    46.262    vga_contoller_inst/rgb_buf[1][228][5]_i_1_n_0
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.520    48.525    vga_contoller_inst/clk_20
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][0]/C
                         clock pessimism              0.398    48.923    
                         clock uncertainty           -0.214    48.709    
    SLICE_X65Y0          FDRE (Setup_fdre_C_CE)      -0.408    48.301    vga_contoller_inst/rgb_buf_reg[1][228][0]
  -------------------------------------------------------------------
                         required time                         48.301    
                         arrival time                         -46.262    
  -------------------------------------------------------------------
                         slack                                  2.038    

Slack (MET) :             2.038ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][228][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_25_clk_wiz_0_1 rise@40.000ns)
  Data Path Delay:        7.228ns  (logic 0.672ns (9.297%)  route 6.556ns (90.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 48.525 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 39.034 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.546    39.034    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518    39.552 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       6.036    45.588    vga_contoller_inst/pingpong
    SLICE_X59Y4          LUT5 (Prop_lut5_I4_O)        0.154    45.742 r  vga_contoller_inst/rgb_buf[1][228][5]_i_1/O
                         net (fo=6, routed)           0.521    46.262    vga_contoller_inst/rgb_buf[1][228][5]_i_1_n_0
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.520    48.525    vga_contoller_inst/clk_20
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][1]/C
                         clock pessimism              0.398    48.923    
                         clock uncertainty           -0.214    48.709    
    SLICE_X65Y0          FDRE (Setup_fdre_C_CE)      -0.408    48.301    vga_contoller_inst/rgb_buf_reg[1][228][1]
  -------------------------------------------------------------------
                         required time                         48.301    
                         arrival time                         -46.262    
  -------------------------------------------------------------------
                         slack                                  2.038    

Slack (MET) :             2.038ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][228][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_25_clk_wiz_0_1 rise@40.000ns)
  Data Path Delay:        7.228ns  (logic 0.672ns (9.297%)  route 6.556ns (90.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 48.525 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 39.034 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.546    39.034    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518    39.552 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       6.036    45.588    vga_contoller_inst/pingpong
    SLICE_X59Y4          LUT5 (Prop_lut5_I4_O)        0.154    45.742 r  vga_contoller_inst/rgb_buf[1][228][5]_i_1/O
                         net (fo=6, routed)           0.521    46.262    vga_contoller_inst/rgb_buf[1][228][5]_i_1_n_0
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.520    48.525    vga_contoller_inst/clk_20
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][2]/C
                         clock pessimism              0.398    48.923    
                         clock uncertainty           -0.214    48.709    
    SLICE_X65Y0          FDRE (Setup_fdre_C_CE)      -0.408    48.301    vga_contoller_inst/rgb_buf_reg[1][228][2]
  -------------------------------------------------------------------
                         required time                         48.301    
                         arrival time                         -46.262    
  -------------------------------------------------------------------
                         slack                                  2.038    

Slack (MET) :             2.038ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][228][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_25_clk_wiz_0_1 rise@40.000ns)
  Data Path Delay:        7.228ns  (logic 0.672ns (9.297%)  route 6.556ns (90.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 48.525 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 39.034 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.546    39.034    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518    39.552 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       6.036    45.588    vga_contoller_inst/pingpong
    SLICE_X59Y4          LUT5 (Prop_lut5_I4_O)        0.154    45.742 r  vga_contoller_inst/rgb_buf[1][228][5]_i_1/O
                         net (fo=6, routed)           0.521    46.262    vga_contoller_inst/rgb_buf[1][228][5]_i_1_n_0
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.520    48.525    vga_contoller_inst/clk_20
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][3]/C
                         clock pessimism              0.398    48.923    
                         clock uncertainty           -0.214    48.709    
    SLICE_X65Y0          FDRE (Setup_fdre_C_CE)      -0.408    48.301    vga_contoller_inst/rgb_buf_reg[1][228][3]
  -------------------------------------------------------------------
                         required time                         48.301    
                         arrival time                         -46.262    
  -------------------------------------------------------------------
                         slack                                  2.038    

Slack (MET) :             2.038ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][228][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_25_clk_wiz_0_1 rise@40.000ns)
  Data Path Delay:        7.228ns  (logic 0.672ns (9.297%)  route 6.556ns (90.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 48.525 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 39.034 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.546    39.034    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518    39.552 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       6.036    45.588    vga_contoller_inst/pingpong
    SLICE_X59Y4          LUT5 (Prop_lut5_I4_O)        0.154    45.742 r  vga_contoller_inst/rgb_buf[1][228][5]_i_1/O
                         net (fo=6, routed)           0.521    46.262    vga_contoller_inst/rgb_buf[1][228][5]_i_1_n_0
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.520    48.525    vga_contoller_inst/clk_20
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][4]/C
                         clock pessimism              0.398    48.923    
                         clock uncertainty           -0.214    48.709    
    SLICE_X65Y0          FDRE (Setup_fdre_C_CE)      -0.408    48.301    vga_contoller_inst/rgb_buf_reg[1][228][4]
  -------------------------------------------------------------------
                         required time                         48.301    
                         arrival time                         -46.262    
  -------------------------------------------------------------------
                         slack                                  2.038    

Slack (MET) :             2.038ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][228][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_25_clk_wiz_0_1 rise@40.000ns)
  Data Path Delay:        7.228ns  (logic 0.672ns (9.297%)  route 6.556ns (90.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 48.525 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 39.034 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.546    39.034    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518    39.552 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       6.036    45.588    vga_contoller_inst/pingpong
    SLICE_X59Y4          LUT5 (Prop_lut5_I4_O)        0.154    45.742 r  vga_contoller_inst/rgb_buf[1][228][5]_i_1/O
                         net (fo=6, routed)           0.521    46.262    vga_contoller_inst/rgb_buf[1][228][5]_i_1_n_0
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.520    48.525    vga_contoller_inst/clk_20
    SLICE_X65Y0          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][228][5]/C
                         clock pessimism              0.398    48.923    
                         clock uncertainty           -0.214    48.709    
    SLICE_X65Y0          FDRE (Setup_fdre_C_CE)      -0.408    48.301    vga_contoller_inst/rgb_buf_reg[1][228][5]
  -------------------------------------------------------------------
                         required time                         48.301    
                         arrival time                         -46.262    
  -------------------------------------------------------------------
                         slack                                  2.038    

Slack (MET) :             2.100ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][219][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_25_clk_wiz_0_1 rise@40.000ns)
  Data Path Delay:        7.164ns  (logic 0.672ns (9.380%)  route 6.492ns (90.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 48.523 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 39.034 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.546    39.034    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518    39.552 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       6.017    45.569    vga_contoller_inst/pingpong
    SLICE_X59Y2          LUT5 (Prop_lut5_I4_O)        0.154    45.723 r  vga_contoller_inst/rgb_buf[1][219][5]_i_1/O
                         net (fo=6, routed)           0.475    46.198    vga_contoller_inst/rgb_buf[1][219][5]_i_1_n_0
    SLICE_X58Y3          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][219][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.518    48.523    vga_contoller_inst/clk_20
    SLICE_X58Y3          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][219][0]/C
                         clock pessimism              0.398    48.921    
                         clock uncertainty           -0.214    48.707    
    SLICE_X58Y3          FDRE (Setup_fdre_C_CE)      -0.408    48.299    vga_contoller_inst/rgb_buf_reg[1][219][0]
  -------------------------------------------------------------------
                         required time                         48.299    
                         arrival time                         -46.198    
  -------------------------------------------------------------------
                         slack                                  2.100    

Slack (MET) :             2.100ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][219][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_25_clk_wiz_0_1 rise@40.000ns)
  Data Path Delay:        7.164ns  (logic 0.672ns (9.380%)  route 6.492ns (90.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 48.523 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 39.034 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.546    39.034    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518    39.552 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       6.017    45.569    vga_contoller_inst/pingpong
    SLICE_X59Y2          LUT5 (Prop_lut5_I4_O)        0.154    45.723 r  vga_contoller_inst/rgb_buf[1][219][5]_i_1/O
                         net (fo=6, routed)           0.475    46.198    vga_contoller_inst/rgb_buf[1][219][5]_i_1_n_0
    SLICE_X58Y3          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][219][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.518    48.523    vga_contoller_inst/clk_20
    SLICE_X58Y3          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][219][1]/C
                         clock pessimism              0.398    48.921    
                         clock uncertainty           -0.214    48.707    
    SLICE_X58Y3          FDRE (Setup_fdre_C_CE)      -0.408    48.299    vga_contoller_inst/rgb_buf_reg[1][219][1]
  -------------------------------------------------------------------
                         required time                         48.299    
                         arrival time                         -46.198    
  -------------------------------------------------------------------
                         slack                                  2.100    

Slack (MET) :             2.100ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][219][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_25_clk_wiz_0_1 rise@40.000ns)
  Data Path Delay:        7.164ns  (logic 0.672ns (9.380%)  route 6.492ns (90.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 48.523 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 39.034 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.546    39.034    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518    39.552 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       6.017    45.569    vga_contoller_inst/pingpong
    SLICE_X59Y2          LUT5 (Prop_lut5_I4_O)        0.154    45.723 r  vga_contoller_inst/rgb_buf[1][219][5]_i_1/O
                         net (fo=6, routed)           0.475    46.198    vga_contoller_inst/rgb_buf[1][219][5]_i_1_n_0
    SLICE_X58Y3          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][219][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.518    48.523    vga_contoller_inst/clk_20
    SLICE_X58Y3          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][219][2]/C
                         clock pessimism              0.398    48.921    
                         clock uncertainty           -0.214    48.707    
    SLICE_X58Y3          FDRE (Setup_fdre_C_CE)      -0.408    48.299    vga_contoller_inst/rgb_buf_reg[1][219][2]
  -------------------------------------------------------------------
                         required time                         48.299    
                         arrival time                         -46.198    
  -------------------------------------------------------------------
                         slack                                  2.100    

Slack (MET) :             2.100ns  (required time - arrival time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][219][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_25_clk_wiz_0_1 rise@40.000ns)
  Data Path Delay:        7.164ns  (logic 0.672ns (9.380%)  route 6.492ns (90.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 48.523 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 39.034 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    35.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    37.392    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    37.488 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.546    39.034    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.518    39.552 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       6.017    45.569    vga_contoller_inst/pingpong
    SLICE_X59Y2          LUT5 (Prop_lut5_I4_O)        0.154    45.723 r  vga_contoller_inst/rgb_buf[1][219][5]_i_1/O
                         net (fo=6, routed)           0.475    46.198    vga_contoller_inst/rgb_buf[1][219][5]_i_1_n_0
    SLICE_X58Y3          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][219][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.518    48.523    vga_contoller_inst/clk_20
    SLICE_X58Y3          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][219][3]/C
                         clock pessimism              0.398    48.921    
                         clock uncertainty           -0.214    48.707    
    SLICE_X58Y3          FDRE (Setup_fdre_C_CE)      -0.408    48.299    vga_contoller_inst/rgb_buf_reg[1][219][3]
  -------------------------------------------------------------------
                         required time                         48.299    
                         arrival time                         -46.198    
  -------------------------------------------------------------------
                         slack                                  2.100    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[0][1162][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.209ns (26.968%)  route 0.566ns (73.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.557    -0.624    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.460 f  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       0.378    -0.082    vga_contoller_inst/pingpong
    SLICE_X11Y81         LUT6 (Prop_lut6_I1_O)        0.045    -0.037 r  vga_contoller_inst/rgb_buf[0][1162][5]_i_1/O
                         net (fo=6, routed)           0.188     0.151    vga_contoller_inst/rgb_buf[0][1162][5]_i_1_n_0
    SLICE_X11Y81         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][1162][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.824    -0.865    vga_contoller_inst/clk_20
    SLICE_X11Y81         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][1162][5]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.214    -0.095    
    SLICE_X11Y81         FDRE (Hold_fdre_C_CE)       -0.039    -0.134    vga_contoller_inst/rgb_buf_reg[0][1162][5]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/yc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/vga_ready_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.276ns (30.595%)  route 0.626ns (69.405%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.594    -0.587    vga_contoller_inst/v/clk_25
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.446 f  vga_contoller_inst/v/yc_next_reg[0]/Q
                         net (fo=11, routed)          0.147    -0.299    vga_contoller_inst/v/read_y[0]
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.045    -0.254 r  vga_contoller_inst/v/vga_ready_out_i_5/O
                         net (fo=1, routed)           0.162    -0.092    vga_contoller_inst/v/vga_ready_out_i_5_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I5_O)        0.045    -0.047 r  vga_contoller_inst/v/vga_ready_out_i_2/O
                         net (fo=1, routed)           0.316     0.270    vga_contoller_inst/v/vga_ready_out_i_2_n_0
    SLICE_X11Y43         LUT3 (Prop_lut3_I1_O)        0.045     0.315 r  vga_contoller_inst/v/vga_ready_out_i_1/O
                         net (fo=1, routed)           0.000     0.315    vga_contoller_inst/v_n_0
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.836    -0.854    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.214    -0.084    
    SLICE_X11Y43         FDRE (Hold_fdre_C_D)         0.092     0.008    vga_contoller_inst/vga_ready_out_reg
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[0][1165][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.209ns (24.810%)  route 0.633ns (75.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.557    -0.624    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.460 f  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       0.520     0.059    vga_contoller_inst/pingpong
    SLICE_X13Y79         LUT5 (Prop_lut5_I4_O)        0.045     0.104 r  vga_contoller_inst/rgb_buf[0][1165][5]_i_1/O
                         net (fo=6, routed)           0.114     0.218    vga_contoller_inst/rgb_buf[0][1165][5]_i_1_n_0
    SLICE_X15Y79         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][1165][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.822    -0.867    vga_contoller_inst/clk_20
    SLICE_X15Y79         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][1165][0]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.214    -0.097    
    SLICE_X15Y79         FDRE (Hold_fdre_C_CE)       -0.039    -0.136    vga_contoller_inst/rgb_buf_reg[0][1165][0]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[0][1165][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.209ns (24.810%)  route 0.633ns (75.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.557    -0.624    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.460 f  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       0.520     0.059    vga_contoller_inst/pingpong
    SLICE_X13Y79         LUT5 (Prop_lut5_I4_O)        0.045     0.104 r  vga_contoller_inst/rgb_buf[0][1165][5]_i_1/O
                         net (fo=6, routed)           0.114     0.218    vga_contoller_inst/rgb_buf[0][1165][5]_i_1_n_0
    SLICE_X15Y79         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][1165][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.822    -0.867    vga_contoller_inst/clk_20
    SLICE_X15Y79         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][1165][1]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.214    -0.097    
    SLICE_X15Y79         FDRE (Hold_fdre_C_CE)       -0.039    -0.136    vga_contoller_inst/rgb_buf_reg[0][1165][1]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1162][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.209ns (24.251%)  route 0.653ns (75.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.557    -0.624    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       0.486     0.026    vga_contoller_inst/pingpong
    SLICE_X13Y80         LUT6 (Prop_lut6_I1_O)        0.045     0.071 r  vga_contoller_inst/rgb_buf[1][1162][5]_i_1/O
                         net (fo=6, routed)           0.167     0.238    vga_contoller_inst/rgb_buf[1][1162][5]_i_1_n_0
    SLICE_X15Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1162][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.823    -0.866    vga_contoller_inst/clk_20
    SLICE_X15Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1162][0]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.214    -0.096    
    SLICE_X15Y80         FDRE (Hold_fdre_C_CE)       -0.039    -0.135    vga_contoller_inst/rgb_buf_reg[1][1162][0]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1162][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.209ns (24.251%)  route 0.653ns (75.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.557    -0.624    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       0.486     0.026    vga_contoller_inst/pingpong
    SLICE_X13Y80         LUT6 (Prop_lut6_I1_O)        0.045     0.071 r  vga_contoller_inst/rgb_buf[1][1162][5]_i_1/O
                         net (fo=6, routed)           0.167     0.238    vga_contoller_inst/rgb_buf[1][1162][5]_i_1_n_0
    SLICE_X15Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1162][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.823    -0.866    vga_contoller_inst/clk_20
    SLICE_X15Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1162][1]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.214    -0.096    
    SLICE_X15Y80         FDRE (Hold_fdre_C_CE)       -0.039    -0.135    vga_contoller_inst/rgb_buf_reg[1][1162][1]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1162][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.209ns (24.251%)  route 0.653ns (75.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.557    -0.624    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       0.486     0.026    vga_contoller_inst/pingpong
    SLICE_X13Y80         LUT6 (Prop_lut6_I1_O)        0.045     0.071 r  vga_contoller_inst/rgb_buf[1][1162][5]_i_1/O
                         net (fo=6, routed)           0.167     0.238    vga_contoller_inst/rgb_buf[1][1162][5]_i_1_n_0
    SLICE_X15Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1162][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.823    -0.866    vga_contoller_inst/clk_20
    SLICE_X15Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1162][2]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.214    -0.096    
    SLICE_X15Y80         FDRE (Hold_fdre_C_CE)       -0.039    -0.135    vga_contoller_inst/rgb_buf_reg[1][1162][2]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1162][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.209ns (24.251%)  route 0.653ns (75.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.557    -0.624    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       0.486     0.026    vga_contoller_inst/pingpong
    SLICE_X13Y80         LUT6 (Prop_lut6_I1_O)        0.045     0.071 r  vga_contoller_inst/rgb_buf[1][1162][5]_i_1/O
                         net (fo=6, routed)           0.167     0.238    vga_contoller_inst/rgb_buf[1][1162][5]_i_1_n_0
    SLICE_X15Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1162][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.823    -0.866    vga_contoller_inst/clk_20
    SLICE_X15Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1162][3]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.214    -0.096    
    SLICE_X15Y80         FDRE (Hold_fdre_C_CE)       -0.039    -0.135    vga_contoller_inst/rgb_buf_reg[1][1162][3]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1162][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.209ns (24.251%)  route 0.653ns (75.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.557    -0.624    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       0.486     0.026    vga_contoller_inst/pingpong
    SLICE_X13Y80         LUT6 (Prop_lut6_I1_O)        0.045     0.071 r  vga_contoller_inst/rgb_buf[1][1162][5]_i_1/O
                         net (fo=6, routed)           0.167     0.238    vga_contoller_inst/rgb_buf[1][1162][5]_i_1_n_0
    SLICE_X15Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1162][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.823    -0.866    vga_contoller_inst/clk_20
    SLICE_X15Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1162][4]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.214    -0.096    
    SLICE_X15Y80         FDRE (Hold_fdre_C_CE)       -0.039    -0.135    vga_contoller_inst/rgb_buf_reg[1][1162][4]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 vga_contoller_inst/pingpong_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1160][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.213ns (26.553%)  route 0.589ns (73.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.557    -0.624    vga_contoller_inst/clk_25
    SLICE_X10Y81         FDRE                                         r  vga_contoller_inst/pingpong_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  vga_contoller_inst/pingpong_reg/Q
                         net (fo=17101, routed)       0.470     0.009    vga_contoller_inst/pingpong
    SLICE_X11Y80         LUT5 (Prop_lut5_I4_O)        0.049     0.058 r  vga_contoller_inst/rgb_buf[1][1160][5]_i_1/O
                         net (fo=6, routed)           0.120     0.178    vga_contoller_inst/rgb_buf[1][1160][5]_i_1_n_0
    SLICE_X11Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1160][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.823    -0.866    vga_contoller_inst/clk_20
    SLICE_X11Y80         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1160][0]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.214    -0.096    
    SLICE_X11Y80         FDRE (Hold_fdre_C_CE)       -0.106    -0.202    vga_contoller_inst/rgb_buf_reg[1][1160][0]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.380    





---------------------------------------------------------------------------------------------------
From Clock:  clk_40_clk_wiz_0_1
  To Clock:  clk_20_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.120ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1980][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_40_clk_wiz_0_1 rise@25.000ns)
  Data Path Delay:        16.571ns  (logic 0.580ns (3.500%)  route 15.991ns (96.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 48.615 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 24.046 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.558    24.046    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    24.502 r  gpu/raster1/rgb_reg[5]/Q
                         net (fo=51, routed)         10.547    35.050    gpu/raster1/rgb_reg_n_0_[5]
    SLICE_X44Y133        LUT3 (Prop_lut3_I2_O)        0.124    35.174 r  gpu/raster1/rgb_buf[1][1920][2]_i_1/O
                         net (fo=128, routed)         5.443    40.617    vga_contoller_inst/rgb_buf_reg[0][1933][5]_0[2]
    SLICE_X44Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1980][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.610    48.615    vga_contoller_inst/clk_20
    SLICE_X44Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1980][2]/C
                         clock pessimism              0.398    49.013    
                         clock uncertainty           -0.214    48.798    
    SLICE_X44Y149        FDRE (Setup_fdre_C_D)       -0.061    48.737    vga_contoller_inst/rgb_buf_reg[1][1980][2]
  -------------------------------------------------------------------
                         required time                         48.737    
                         arrival time                         -40.617    
  -------------------------------------------------------------------
                         slack                                  8.120    

Slack (MET) :             8.246ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1942][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_40_clk_wiz_0_1 rise@25.000ns)
  Data Path Delay:        16.443ns  (logic 0.580ns (3.527%)  route 15.863ns (96.473%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 48.613 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 24.046 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.558    24.046    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    24.502 r  gpu/raster1/rgb_reg[5]/Q
                         net (fo=51, routed)         10.547    35.050    gpu/raster1/rgb_reg_n_0_[5]
    SLICE_X44Y133        LUT3 (Prop_lut3_I2_O)        0.124    35.174 r  gpu/raster1/rgb_buf[1][1920][2]_i_1/O
                         net (fo=128, routed)         5.316    40.489    vga_contoller_inst/rgb_buf_reg[0][1933][5]_0[2]
    SLICE_X45Y142        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1942][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.608    48.613    vga_contoller_inst/clk_20
    SLICE_X45Y142        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1942][2]/C
                         clock pessimism              0.398    49.011    
                         clock uncertainty           -0.214    48.796    
    SLICE_X45Y142        FDRE (Setup_fdre_C_D)       -0.061    48.735    vga_contoller_inst/rgb_buf_reg[1][1942][2]
  -------------------------------------------------------------------
                         required time                         48.735    
                         arrival time                         -40.489    
  -------------------------------------------------------------------
                         slack                                  8.246    

Slack (MET) :             8.310ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1983][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_40_clk_wiz_0_1 rise@25.000ns)
  Data Path Delay:        16.381ns  (logic 0.580ns (3.541%)  route 15.801ns (96.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 48.615 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 24.046 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.558    24.046    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    24.502 r  gpu/raster1/rgb_reg[5]/Q
                         net (fo=51, routed)         10.547    35.050    gpu/raster1/rgb_reg_n_0_[5]
    SLICE_X44Y133        LUT3 (Prop_lut3_I2_O)        0.124    35.174 r  gpu/raster1/rgb_buf[1][1920][2]_i_1/O
                         net (fo=128, routed)         5.254    40.428    vga_contoller_inst/rgb_buf_reg[0][1933][5]_0[2]
    SLICE_X45Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1983][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.610    48.615    vga_contoller_inst/clk_20
    SLICE_X45Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1983][2]/C
                         clock pessimism              0.398    49.013    
                         clock uncertainty           -0.214    48.798    
    SLICE_X45Y149        FDRE (Setup_fdre_C_D)       -0.061    48.737    vga_contoller_inst/rgb_buf_reg[1][1983][2]
  -------------------------------------------------------------------
                         required time                         48.737    
                         arrival time                         -40.428    
  -------------------------------------------------------------------
                         slack                                  8.310    

Slack (MET) :             8.407ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1963][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_40_clk_wiz_0_1 rise@25.000ns)
  Data Path Delay:        16.284ns  (logic 0.580ns (3.562%)  route 15.704ns (96.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 48.615 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 24.046 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.558    24.046    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    24.502 r  gpu/raster1/rgb_reg[5]/Q
                         net (fo=51, routed)         10.547    35.050    gpu/raster1/rgb_reg_n_0_[5]
    SLICE_X44Y133        LUT3 (Prop_lut3_I2_O)        0.124    35.174 r  gpu/raster1/rgb_buf[1][1920][2]_i_1/O
                         net (fo=128, routed)         5.156    40.330    vga_contoller_inst/rgb_buf_reg[0][1933][5]_0[2]
    SLICE_X47Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1963][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.610    48.615    vga_contoller_inst/clk_20
    SLICE_X47Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1963][2]/C
                         clock pessimism              0.398    49.013    
                         clock uncertainty           -0.214    48.798    
    SLICE_X47Y149        FDRE (Setup_fdre_C_D)       -0.061    48.737    vga_contoller_inst/rgb_buf_reg[1][1963][2]
  -------------------------------------------------------------------
                         required time                         48.737    
                         arrival time                         -40.330    
  -------------------------------------------------------------------
                         slack                                  8.407    

Slack (MET) :             8.524ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1981][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_40_clk_wiz_0_1 rise@25.000ns)
  Data Path Delay:        16.183ns  (logic 0.580ns (3.584%)  route 15.603ns (96.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 48.615 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 24.046 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.558    24.046    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    24.502 r  gpu/raster1/rgb_reg[5]/Q
                         net (fo=51, routed)         10.547    35.050    gpu/raster1/rgb_reg_n_0_[5]
    SLICE_X44Y133        LUT3 (Prop_lut3_I2_O)        0.124    35.174 r  gpu/raster1/rgb_buf[1][1920][2]_i_1/O
                         net (fo=128, routed)         5.056    40.230    vga_contoller_inst/rgb_buf_reg[0][1933][5]_0[2]
    SLICE_X46Y147        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1981][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.610    48.615    vga_contoller_inst/clk_20
    SLICE_X46Y147        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1981][2]/C
                         clock pessimism              0.398    49.013    
                         clock uncertainty           -0.214    48.798    
    SLICE_X46Y147        FDRE (Setup_fdre_C_D)       -0.045    48.753    vga_contoller_inst/rgb_buf_reg[1][1981][2]
  -------------------------------------------------------------------
                         required time                         48.753    
                         arrival time                         -40.230    
  -------------------------------------------------------------------
                         slack                                  8.524    

Slack (MET) :             8.576ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1970][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_40_clk_wiz_0_1 rise@25.000ns)
  Data Path Delay:        16.094ns  (logic 0.580ns (3.604%)  route 15.514ns (96.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 48.614 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 24.046 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.558    24.046    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    24.502 r  gpu/raster1/rgb_reg[5]/Q
                         net (fo=51, routed)         10.547    35.050    gpu/raster1/rgb_reg_n_0_[5]
    SLICE_X44Y133        LUT3 (Prop_lut3_I2_O)        0.124    35.174 r  gpu/raster1/rgb_buf[1][1920][2]_i_1/O
                         net (fo=128, routed)         4.967    40.140    vga_contoller_inst/rgb_buf_reg[0][1933][5]_0[2]
    SLICE_X45Y144        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1970][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.609    48.614    vga_contoller_inst/clk_20
    SLICE_X45Y144        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1970][2]/C
                         clock pessimism              0.398    49.012    
                         clock uncertainty           -0.214    48.797    
    SLICE_X45Y144        FDRE (Setup_fdre_C_D)       -0.081    48.716    vga_contoller_inst/rgb_buf_reg[1][1970][2]
  -------------------------------------------------------------------
                         required time                         48.716    
                         arrival time                         -40.140    
  -------------------------------------------------------------------
                         slack                                  8.576    

Slack (MET) :             8.630ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1962][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_40_clk_wiz_0_1 rise@25.000ns)
  Data Path Delay:        16.094ns  (logic 0.580ns (3.604%)  route 15.514ns (96.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 48.615 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 24.046 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.558    24.046    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    24.502 r  gpu/raster1/rgb_reg[5]/Q
                         net (fo=51, routed)         10.547    35.050    gpu/raster1/rgb_reg_n_0_[5]
    SLICE_X44Y133        LUT3 (Prop_lut3_I2_O)        0.124    35.174 r  gpu/raster1/rgb_buf[1][1920][2]_i_1/O
                         net (fo=128, routed)         4.967    40.141    vga_contoller_inst/rgb_buf_reg[0][1933][5]_0[2]
    SLICE_X46Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1962][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.610    48.615    vga_contoller_inst/clk_20
    SLICE_X46Y149        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1962][2]/C
                         clock pessimism              0.398    49.013    
                         clock uncertainty           -0.214    48.798    
    SLICE_X46Y149        FDRE (Setup_fdre_C_D)       -0.028    48.770    vga_contoller_inst/rgb_buf_reg[1][1962][2]
  -------------------------------------------------------------------
                         required time                         48.770    
                         arrival time                         -40.141    
  -------------------------------------------------------------------
                         slack                                  8.630    

Slack (MET) :             8.652ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1920][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_40_clk_wiz_0_1 rise@25.000ns)
  Data Path Delay:        16.005ns  (logic 0.580ns (3.624%)  route 15.425ns (96.376%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 48.613 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 24.046 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.558    24.046    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    24.502 r  gpu/raster1/rgb_reg[5]/Q
                         net (fo=51, routed)         10.547    35.050    gpu/raster1/rgb_reg_n_0_[5]
    SLICE_X44Y133        LUT3 (Prop_lut3_I2_O)        0.124    35.174 r  gpu/raster1/rgb_buf[1][1920][2]_i_1/O
                         net (fo=128, routed)         4.877    40.051    vga_contoller_inst/rgb_buf_reg[0][1933][5]_0[2]
    SLICE_X44Y142        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1920][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.608    48.613    vga_contoller_inst/clk_20
    SLICE_X44Y142        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1920][2]/C
                         clock pessimism              0.398    49.011    
                         clock uncertainty           -0.214    48.796    
    SLICE_X44Y142        FDRE (Setup_fdre_C_D)       -0.093    48.703    vga_contoller_inst/rgb_buf_reg[1][1920][2]
  -------------------------------------------------------------------
                         required time                         48.703    
                         arrival time                         -40.051    
  -------------------------------------------------------------------
                         slack                                  8.652    

Slack (MET) :             8.663ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][1921][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_40_clk_wiz_0_1 rise@25.000ns)
  Data Path Delay:        16.027ns  (logic 0.580ns (3.619%)  route 15.447ns (96.381%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 48.614 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 24.046 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.558    24.046    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    24.502 r  gpu/raster1/rgb_reg[5]/Q
                         net (fo=51, routed)         10.547    35.050    gpu/raster1/rgb_reg_n_0_[5]
    SLICE_X44Y133        LUT3 (Prop_lut3_I2_O)        0.124    35.174 r  gpu/raster1/rgb_buf[1][1920][2]_i_1/O
                         net (fo=128, routed)         4.899    40.073    vga_contoller_inst/rgb_buf_reg[0][1933][5]_0[2]
    SLICE_X44Y145        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1921][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.609    48.614    vga_contoller_inst/clk_20
    SLICE_X44Y145        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][1921][2]/C
                         clock pessimism              0.398    49.012    
                         clock uncertainty           -0.214    48.797    
    SLICE_X44Y145        FDRE (Setup_fdre_C_D)       -0.061    48.736    vga_contoller_inst/rgb_buf_reg[1][1921][2]
  -------------------------------------------------------------------
                         required time                         48.736    
                         arrival time                         -40.073    
  -------------------------------------------------------------------
                         slack                                  8.663    

Slack (MET) :             8.668ns  (required time - arrival time)
  Source:                 gpu/raster1/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[0][1981][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_20_clk_wiz_0_1 rise@50.000ns - clk_40_clk_wiz_0_1 rise@25.000ns)
  Data Path Delay:        16.023ns  (logic 0.580ns (3.620%)  route 15.443ns (96.380%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 48.615 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 24.046 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    20.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    22.392    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    22.488 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.558    24.046    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    24.502 r  gpu/raster1/rgb_reg[5]/Q
                         net (fo=51, routed)         10.547    35.050    gpu/raster1/rgb_reg_n_0_[5]
    SLICE_X44Y133        LUT3 (Prop_lut3_I2_O)        0.124    35.174 r  gpu/raster1/rgb_buf[1][1920][2]_i_1/O
                         net (fo=128, routed)         4.895    40.069    vga_contoller_inst/rgb_buf_reg[0][1933][5]_0[2]
    SLICE_X47Y147        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][1981][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    45.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.610    48.615    vga_contoller_inst/clk_20
    SLICE_X47Y147        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][1981][2]/C
                         clock pessimism              0.398    49.013    
                         clock uncertainty           -0.214    48.798    
    SLICE_X47Y147        FDRE (Setup_fdre_C_D)       -0.061    48.737    vga_contoller_inst/rgb_buf_reg[0][1981][2]
  -------------------------------------------------------------------
                         required time                         48.737    
                         arrival time                         -40.069    
  -------------------------------------------------------------------
                         slack                                  8.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[0][2498][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.186ns (26.236%)  route 0.523ns (73.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.558    -0.623    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  gpu/raster1/rgb_reg[1]/Q
                         net (fo=51, routed)          0.412    -0.071    gpu/raster1/rgb_reg_n_0_[1]
    SLICE_X41Y31         LUT3 (Prop_lut3_I2_O)        0.045    -0.026 r  gpu/raster1/rgb_buf[1][2497][0]_i_1/O
                         net (fo=8, routed)           0.111     0.086    vga_contoller_inst/rgb_buf_reg[1][2499][5]_0[0]
    SLICE_X42Y31         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2498][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.824    -0.866    vga_contoller_inst/clk_20
    SLICE_X42Y31         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2498][0]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.214    -0.096    
    SLICE_X42Y31         FDRE (Hold_fdre_C_D)         0.059    -0.037    vga_contoller_inst/rgb_buf_reg[0][2498][0]
  -------------------------------------------------------------------
                         required time                          0.037    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][548][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.100%)  route 0.555ns (74.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.558    -0.623    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  gpu/raster1/rgb_reg[4]/Q
                         net (fo=51, routed)          0.360    -0.123    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X43Y34         LUT3 (Prop_lut3_I2_O)        0.045    -0.078 r  gpu/raster1/rgb_buf[0][556][5]_i_2/O
                         net (fo=64, routed)          0.195     0.118    vga_contoller_inst/rgb_buf_reg[0][556][5]_0[5]
    SLICE_X43Y35         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][548][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.828    -0.862    vga_contoller_inst/clk_20
    SLICE_X43Y35         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][548][5]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.214    -0.092    
    SLICE_X43Y35         FDRE (Hold_fdre_C_D)         0.070    -0.022    vga_contoller_inst/rgb_buf_reg[1][548][5]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[0][2306][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.189ns (27.612%)  route 0.495ns (72.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.559    -0.622    gpu/raster1/clk_40
    SLICE_X28Y34         FDRE                                         r  gpu/raster1/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  gpu/raster1/rgb_reg[0]/Q
                         net (fo=51, routed)          0.297    -0.184    gpu/raster1/rgb_reg_n_0_[0]
    SLICE_X29Y42         LUT3 (Prop_lut3_I2_O)        0.048    -0.136 r  gpu/raster1/rgb_buf[1][2304][3]_i_1/O
                         net (fo=128, routed)         0.198     0.062    vga_contoller_inst/rgb_buf_reg[1][2367][5]_0[3]
    SLICE_X28Y41         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2306][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.832    -0.858    vga_contoller_inst/clk_20
    SLICE_X28Y41         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2306][3]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.214    -0.088    
    SLICE_X28Y41         FDRE (Hold_fdre_C_D)         0.010    -0.078    vga_contoller_inst/rgb_buf_reg[0][2306][3]
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[0][2307][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.189ns (26.082%)  route 0.536ns (73.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.559    -0.622    gpu/raster1/clk_40
    SLICE_X28Y34         FDRE                                         r  gpu/raster1/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  gpu/raster1/rgb_reg[0]/Q
                         net (fo=51, routed)          0.297    -0.184    gpu/raster1/rgb_reg_n_0_[0]
    SLICE_X29Y42         LUT3 (Prop_lut3_I2_O)        0.048    -0.136 r  gpu/raster1/rgb_buf[1][2304][3]_i_1/O
                         net (fo=128, routed)         0.239     0.102    vga_contoller_inst/rgb_buf_reg[1][2367][5]_0[3]
    SLICE_X29Y42         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2307][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.832    -0.858    vga_contoller_inst/clk_20
    SLICE_X29Y42         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2307][3]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.214    -0.088    
    SLICE_X29Y42         FDRE (Hold_fdre_C_D)         0.010    -0.078    vga_contoller_inst/rgb_buf_reg[0][2307][3]
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2498][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.741%)  route 0.537ns (74.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.558    -0.623    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  gpu/raster1/rgb_reg[4]/Q
                         net (fo=51, routed)          0.360    -0.123    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X43Y34         LUT3 (Prop_lut3_I2_O)        0.045    -0.078 r  gpu/raster1/rgb_buf[1][2497][5]_i_2/O
                         net (fo=8, routed)           0.177     0.099    vga_contoller_inst/rgb_buf_reg[1][2499][5]_0[5]
    SLICE_X41Y32         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2498][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.825    -0.865    vga_contoller_inst/clk_20
    SLICE_X41Y32         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2498][5]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.214    -0.095    
    SLICE_X41Y32         FDRE (Hold_fdre_C_D)         0.011    -0.084    vga_contoller_inst/rgb_buf_reg[1][2498][5]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][544][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.186ns (23.418%)  route 0.608ns (76.582%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.558    -0.623    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  gpu/raster1/rgb_reg[4]/Q
                         net (fo=51, routed)          0.360    -0.123    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X43Y34         LUT3 (Prop_lut3_I2_O)        0.045    -0.078 r  gpu/raster1/rgb_buf[0][556][5]_i_2/O
                         net (fo=64, routed)          0.248     0.171    vga_contoller_inst/rgb_buf_reg[0][556][5]_0[5]
    SLICE_X47Y34         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][544][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.828    -0.862    vga_contoller_inst/clk_20
    SLICE_X47Y34         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][544][5]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.214    -0.092    
    SLICE_X47Y34         FDRE (Hold_fdre_C_D)         0.070    -0.022    vga_contoller_inst/rgb_buf_reg[1][544][5]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2310][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.189ns (25.357%)  route 0.556ns (74.644%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.559    -0.622    gpu/raster1/clk_40
    SLICE_X28Y34         FDRE                                         r  gpu/raster1/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  gpu/raster1/rgb_reg[0]/Q
                         net (fo=51, routed)          0.297    -0.184    gpu/raster1/rgb_reg_n_0_[0]
    SLICE_X29Y42         LUT3 (Prop_lut3_I2_O)        0.048    -0.136 r  gpu/raster1/rgb_buf[1][2304][3]_i_1/O
                         net (fo=128, routed)         0.259     0.123    vga_contoller_inst/rgb_buf_reg[1][2367][5]_0[3]
    SLICE_X28Y40         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2310][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.832    -0.858    vga_contoller_inst/clk_20
    SLICE_X28Y40         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2310][3]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.214    -0.088    
    SLICE_X28Y40         FDRE (Hold_fdre_C_D)         0.010    -0.078    vga_contoller_inst/rgb_buf_reg[1][2310][3]
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2311][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.189ns (25.285%)  route 0.558ns (74.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.559    -0.622    gpu/raster1/clk_40
    SLICE_X28Y34         FDRE                                         r  gpu/raster1/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  gpu/raster1/rgb_reg[0]/Q
                         net (fo=51, routed)          0.297    -0.184    gpu/raster1/rgb_reg_n_0_[0]
    SLICE_X29Y42         LUT3 (Prop_lut3_I2_O)        0.048    -0.136 r  gpu/raster1/rgb_buf[1][2304][3]_i_1/O
                         net (fo=128, routed)         0.261     0.125    vga_contoller_inst/rgb_buf_reg[1][2367][5]_0[3]
    SLICE_X31Y40         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2311][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.831    -0.859    vga_contoller_inst/clk_20
    SLICE_X31Y40         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2311][3]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.214    -0.089    
    SLICE_X31Y40         FDRE (Hold_fdre_C_D)         0.010    -0.079    vga_contoller_inst/rgb_buf_reg[1][2311][3]
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2309][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.189ns (25.285%)  route 0.558ns (74.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.559    -0.622    gpu/raster1/clk_40
    SLICE_X28Y34         FDRE                                         r  gpu/raster1/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  gpu/raster1/rgb_reg[0]/Q
                         net (fo=51, routed)          0.297    -0.184    gpu/raster1/rgb_reg_n_0_[0]
    SLICE_X29Y42         LUT3 (Prop_lut3_I2_O)        0.048    -0.136 r  gpu/raster1/rgb_buf[1][2304][3]_i_1/O
                         net (fo=128, routed)         0.261     0.125    vga_contoller_inst/rgb_buf_reg[1][2367][5]_0[3]
    SLICE_X30Y40         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2309][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.831    -0.859    vga_contoller_inst/clk_20
    SLICE_X30Y40         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2309][3]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.214    -0.089    
    SLICE_X30Y40         FDRE (Hold_fdre_C_D)         0.001    -0.088    vga_contoller_inst/rgb_buf_reg[1][2309][3]
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 gpu/raster1/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_contoller_inst/rgb_buf_reg[0][2498][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.515%)  route 0.573ns (75.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.558    -0.623    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  gpu/raster1/rgb_reg[4]/Q
                         net (fo=51, routed)          0.360    -0.123    gpu/raster1/rgb_reg_n_0_[4]
    SLICE_X43Y34         LUT3 (Prop_lut3_I2_O)        0.045    -0.078 r  gpu/raster1/rgb_buf[1][2497][5]_i_2/O
                         net (fo=8, routed)           0.213     0.135    vga_contoller_inst/rgb_buf_reg[1][2499][5]_0[5]
    SLICE_X42Y31         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2498][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.824    -0.866    vga_contoller_inst/clk_20
    SLICE_X42Y31         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2498][5]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.214    -0.096    
    SLICE_X42Y31         FDRE (Hold_fdre_C_D)        -0.003    -0.099    vga_contoller_inst/rgb_buf_reg[0][2498][5]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.235    





---------------------------------------------------------------------------------------------------
From Clock:  clk_20_clk_wiz_0
  To Clock:  clk_25_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.824ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__11/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0_1 rise@160.000ns - clk_20_clk_wiz_0 rise@150.000ns)
  Data Path Delay:        6.869ns  (logic 0.580ns (8.444%)  route 6.289ns (91.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 158.606 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 149.057 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.569   149.057    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456   149.513 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           2.151   151.664    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124   151.788 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         4.138   155.926    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X50Y130        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__11/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.601   158.606    vga_contoller_inst/clk_25
    SLICE_X50Y130        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__11/C
                         clock pessimism              0.398   159.004    
                         clock uncertainty           -0.218   158.786    
    SLICE_X50Y130        FDRE (Setup_fdre_C_R)       -0.524   158.262    vga_contoller_inst/read_index_reg[0]_rep__11
  -------------------------------------------------------------------
                         required time                        158.262    
                         arrival time                        -155.926    
  -------------------------------------------------------------------
                         slack                                  2.335    

Slack (MET) :             2.376ns  (required time - arrival time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__21/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0_1 rise@160.000ns - clk_20_clk_wiz_0 rise@150.000ns)
  Data Path Delay:        6.670ns  (logic 0.580ns (8.696%)  route 6.090ns (91.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 158.447 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 149.057 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.569   149.057    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456   149.513 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           2.151   151.664    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124   151.788 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.939   155.727    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__21/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.442   158.447    vga_contoller_inst/clk_25
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__21/C
                         clock pessimism              0.398   158.845    
                         clock uncertainty           -0.218   158.627    
    SLICE_X54Y31         FDRE (Setup_fdre_C_R)       -0.524   158.103    vga_contoller_inst/read_index_reg[0]_rep__21
  -------------------------------------------------------------------
                         required time                        158.103    
                         arrival time                        -155.727    
  -------------------------------------------------------------------
                         slack                                  2.376    

Slack (MET) :             2.376ns  (required time - arrival time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__27/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0_1 rise@160.000ns - clk_20_clk_wiz_0 rise@150.000ns)
  Data Path Delay:        6.670ns  (logic 0.580ns (8.696%)  route 6.090ns (91.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 158.447 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 149.057 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.569   149.057    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456   149.513 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           2.151   151.664    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124   151.788 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.939   155.727    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__27/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.442   158.447    vga_contoller_inst/clk_25
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__27/C
                         clock pessimism              0.398   158.845    
                         clock uncertainty           -0.218   158.627    
    SLICE_X54Y31         FDRE (Setup_fdre_C_R)       -0.524   158.103    vga_contoller_inst/read_index_reg[0]_rep__27
  -------------------------------------------------------------------
                         required time                        158.103    
                         arrival time                        -155.727    
  -------------------------------------------------------------------
                         slack                                  2.376    

Slack (MET) :             2.376ns  (required time - arrival time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__33/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0_1 rise@160.000ns - clk_20_clk_wiz_0 rise@150.000ns)
  Data Path Delay:        6.670ns  (logic 0.580ns (8.696%)  route 6.090ns (91.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 158.447 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 149.057 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.569   149.057    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456   149.513 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           2.151   151.664    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124   151.788 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.939   155.727    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__33/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.442   158.447    vga_contoller_inst/clk_25
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__33/C
                         clock pessimism              0.398   158.845    
                         clock uncertainty           -0.218   158.627    
    SLICE_X54Y31         FDRE (Setup_fdre_C_R)       -0.524   158.103    vga_contoller_inst/read_index_reg[0]_rep__33
  -------------------------------------------------------------------
                         required time                        158.103    
                         arrival time                        -155.727    
  -------------------------------------------------------------------
                         slack                                  2.376    

Slack (MET) :             2.376ns  (required time - arrival time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__39/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0_1 rise@160.000ns - clk_20_clk_wiz_0 rise@150.000ns)
  Data Path Delay:        6.670ns  (logic 0.580ns (8.696%)  route 6.090ns (91.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 158.447 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 149.057 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.569   149.057    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456   149.513 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           2.151   151.664    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124   151.788 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.939   155.727    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__39/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.442   158.447    vga_contoller_inst/clk_25
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__39/C
                         clock pessimism              0.398   158.845    
                         clock uncertainty           -0.218   158.627    
    SLICE_X54Y31         FDRE (Setup_fdre_C_R)       -0.524   158.103    vga_contoller_inst/read_index_reg[0]_rep__39
  -------------------------------------------------------------------
                         required time                        158.103    
                         arrival time                        -155.727    
  -------------------------------------------------------------------
                         slack                                  2.376    

Slack (MET) :             2.440ns  (required time - arrival time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__52/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0_1 rise@160.000ns - clk_20_clk_wiz_0 rise@150.000ns)
  Data Path Delay:        6.696ns  (logic 0.580ns (8.662%)  route 6.116ns (91.338%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 158.442 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 149.057 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.569   149.057    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456   149.513 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           2.151   151.664    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124   151.788 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.965   155.753    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X43Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__52/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.437   158.442    vga_contoller_inst/clk_25
    SLICE_X43Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__52/C
                         clock pessimism              0.398   158.840    
                         clock uncertainty           -0.218   158.622    
    SLICE_X43Y31         FDRE (Setup_fdre_C_R)       -0.429   158.193    vga_contoller_inst/read_index_reg[0]_rep__52
  -------------------------------------------------------------------
                         required time                        158.193    
                         arrival time                        -155.753    
  -------------------------------------------------------------------
                         slack                                  2.440    

Slack (MET) :             2.626ns  (required time - arrival time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__54/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0_1 rise@160.000ns - clk_20_clk_wiz_0 rise@150.000ns)
  Data Path Delay:        6.416ns  (logic 0.580ns (9.040%)  route 5.836ns (90.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 158.444 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 149.057 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.569   149.057    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456   149.513 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           2.151   151.664    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124   151.788 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.685   155.474    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X42Y32         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__54/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.439   158.444    vga_contoller_inst/clk_25
    SLICE_X42Y32         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__54/C
                         clock pessimism              0.398   158.842    
                         clock uncertainty           -0.218   158.624    
    SLICE_X42Y32         FDRE (Setup_fdre_C_R)       -0.524   158.100    vga_contoller_inst/read_index_reg[0]_rep__54
  -------------------------------------------------------------------
                         required time                        158.100    
                         arrival time                        -155.474    
  -------------------------------------------------------------------
                         slack                                  2.626    

Slack (MET) :             2.700ns  (required time - arrival time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__12/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0_1 rise@160.000ns - clk_20_clk_wiz_0 rise@150.000ns)
  Data Path Delay:        6.594ns  (logic 0.580ns (8.797%)  route 6.014ns (91.203%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 158.600 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 149.057 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.569   149.057    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456   149.513 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           2.151   151.664    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124   151.788 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.862   155.651    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X32Y127        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__12/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.595   158.600    vga_contoller_inst/clk_25
    SLICE_X32Y127        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__12/C
                         clock pessimism              0.398   158.998    
                         clock uncertainty           -0.218   158.780    
    SLICE_X32Y127        FDRE (Setup_fdre_C_R)       -0.429   158.351    vga_contoller_inst/read_index_reg[0]_rep__12
  -------------------------------------------------------------------
                         required time                        158.351    
                         arrival time                        -155.651    
  -------------------------------------------------------------------
                         slack                                  2.700    

Slack (MET) :             2.752ns  (required time - arrival time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__10/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0_1 rise@160.000ns - clk_20_clk_wiz_0 rise@150.000ns)
  Data Path Delay:        6.544ns  (logic 0.580ns (8.863%)  route 5.964ns (91.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 158.603 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 149.057 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.569   149.057    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456   149.513 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           2.151   151.664    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124   151.788 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.813   155.601    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__10/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.598   158.603    vga_contoller_inst/clk_25
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__10/C
                         clock pessimism              0.398   159.001    
                         clock uncertainty           -0.218   158.783    
    SLICE_X44Y129        FDRE (Setup_fdre_C_R)       -0.429   158.354    vga_contoller_inst/read_index_reg[0]_rep__10
  -------------------------------------------------------------------
                         required time                        158.354    
                         arrival time                        -155.601    
  -------------------------------------------------------------------
                         slack                                  2.752    

Slack (MET) :             2.752ns  (required time - arrival time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__13/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0_1 rise@160.000ns - clk_20_clk_wiz_0 rise@150.000ns)
  Data Path Delay:        6.544ns  (logic 0.580ns (8.863%)  route 5.964ns (91.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 158.603 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 149.057 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.569   149.057    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456   149.513 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           2.151   151.664    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124   151.788 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.813   155.601    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__13/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.598   158.603    vga_contoller_inst/clk_25
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__13/C
                         clock pessimism              0.398   159.001    
                         clock uncertainty           -0.218   158.783    
    SLICE_X44Y129        FDRE (Setup_fdre_C_R)       -0.429   158.354    vga_contoller_inst/read_index_reg[0]_rep__13
  -------------------------------------------------------------------
                         required time                        158.354    
                         arrival time                        -155.601    
  -------------------------------------------------------------------
                         slack                                  2.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__42/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.186ns (14.051%)  route 1.138ns (85.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.566    -0.615    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           0.964     0.490    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.535 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         0.174     0.708    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X31Y79         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__42/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.818    -0.871    vga_contoller_inst/clk_25
    SLICE_X31Y79         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__42/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.218    -0.098    
    SLICE_X31Y79         FDRE (Hold_fdre_C_R)        -0.018    -0.116    vga_contoller_inst/read_index_reg[0]_rep__42
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[1]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.186ns (14.051%)  route 1.138ns (85.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.566    -0.615    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           0.964     0.490    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.535 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         0.174     0.708    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X31Y79         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.818    -0.871    vga_contoller_inst/clk_25
    SLICE_X31Y79         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__0/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.218    -0.098    
    SLICE_X31Y79         FDRE (Hold_fdre_C_R)        -0.018    -0.116    vga_contoller_inst/read_index_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[1]_rep__11/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.402ns  (logic 0.186ns (13.266%)  route 1.216ns (86.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.566    -0.615    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           0.964     0.490    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.535 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         0.252     0.787    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X30Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__11/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.819    -0.870    vga_contoller_inst/clk_25
    SLICE_X30Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__11/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.218    -0.097    
    SLICE_X30Y80         FDRE (Hold_fdre_C_R)         0.009    -0.088    vga_contoller_inst/read_index_reg[1]_rep__11
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[1]_rep__14/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.402ns  (logic 0.186ns (13.266%)  route 1.216ns (86.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.566    -0.615    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           0.964     0.490    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.535 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         0.252     0.787    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X30Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__14/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.819    -0.870    vga_contoller_inst/clk_25
    SLICE_X30Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__14/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.218    -0.097    
    SLICE_X30Y80         FDRE (Hold_fdre_C_R)         0.009    -0.088    vga_contoller_inst/read_index_reg[1]_rep__14
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.933ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__24/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.186ns (12.950%)  route 1.250ns (87.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.566    -0.615    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           0.964     0.490    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.535 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         0.286     0.821    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X35Y83         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__24/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.822    -0.868    vga_contoller_inst/clk_25
    SLICE_X35Y83         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__24/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.218    -0.095    
    SLICE_X35Y83         FDRE (Hold_fdre_C_R)        -0.018    -0.113    vga_contoller_inst/read_index_reg[0]_rep__24
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.967ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__5/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.186ns (12.667%)  route 1.282ns (87.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.566    -0.615    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           0.964     0.490    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.535 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         0.318     0.853    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X29Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__5/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.821    -0.869    vga_contoller_inst/clk_25
    SLICE_X29Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__5/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.218    -0.096    
    SLICE_X29Y80         FDRE (Hold_fdre_C_R)        -0.018    -0.114    vga_contoller_inst/read_index_reg[0]_rep__5
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.967ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__9/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.186ns (12.667%)  route 1.282ns (87.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.566    -0.615    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           0.964     0.490    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.535 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         0.318     0.853    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X29Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__9/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.821    -0.869    vga_contoller_inst/clk_25
    SLICE_X29Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__9/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.218    -0.096    
    SLICE_X29Y80         FDRE (Hold_fdre_C_R)        -0.018    -0.114    vga_contoller_inst/read_index_reg[0]_rep__9
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.967ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[1]_rep__15/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.186ns (12.667%)  route 1.282ns (87.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.566    -0.615    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           0.964     0.490    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.535 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         0.318     0.853    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X29Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__15/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.821    -0.869    vga_contoller_inst/clk_25
    SLICE_X29Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__15/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.218    -0.096    
    SLICE_X29Y80         FDRE (Hold_fdre_C_R)        -0.018    -0.114    vga_contoller_inst/read_index_reg[1]_rep__15
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.967ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[1]_rep__17/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.186ns (12.667%)  route 1.282ns (87.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.566    -0.615    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           0.964     0.490    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.535 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         0.318     0.853    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X29Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__17/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.821    -0.869    vga_contoller_inst/clk_25
    SLICE_X29Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__17/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.218    -0.096    
    SLICE_X29Y80         FDRE (Hold_fdre_C_R)        -0.018    -0.114    vga_contoller_inst/read_index_reg[1]_rep__17
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[1]_rep__18/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.473ns  (logic 0.186ns (12.630%)  route 1.287ns (87.370%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.566    -0.615    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           0.964     0.490    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.535 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         0.323     0.857    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X28Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__18/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.821    -0.869    vga_contoller_inst/clk_25
    SLICE_X28Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__18/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.218    -0.096    
    SLICE_X28Y80         FDRE (Hold_fdre_C_R)        -0.018    -0.114    vga_contoller_inst/read_index_reg[1]_rep__18
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.971    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25_clk_wiz_0
  To Clock:  clk_25_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       29.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.397ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/xc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__15/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0_1 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.303ns  (logic 0.704ns (6.833%)  route 9.599ns (93.167%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 38.605 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.636    -0.876    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  vga_contoller_inst/v/xc_next_reg[0]/Q
                         net (fo=10, routed)          1.584     1.165    vga_contoller_inst/v/read_x[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     1.289 f  vga_contoller_inst/v/read_index[0]_i_6/O
                         net (fo=1, routed)           1.036     2.325    vga_contoller_inst/v/read_index[0]_i_6_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I2_O)        0.124     2.449 r  vga_contoller_inst/v/read_index[0]_i_2/O
                         net (fo=108, routed)         6.979     9.427    vga_contoller_inst/read_index0
    SLICE_X52Y128        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__15/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.600    38.605    vga_contoller_inst/clk_25
    SLICE_X52Y128        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__15/C
                         clock pessimism              0.484    39.088    
                         clock uncertainty           -0.095    38.994    
    SLICE_X52Y128        FDRE (Setup_fdre_C_CE)      -0.169    38.825    vga_contoller_inst/read_index_reg[0]_rep__15
  -------------------------------------------------------------------
                         required time                         38.825    
                         arrival time                          -9.427    
  -------------------------------------------------------------------
                         slack                                 29.397    

Slack (MET) :             29.418ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/xc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[1]_rep__22/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0_1 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.250ns  (logic 0.704ns (6.868%)  route 9.546ns (93.132%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 38.609 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.636    -0.876    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  vga_contoller_inst/v/xc_next_reg[0]/Q
                         net (fo=10, routed)          1.584     1.165    vga_contoller_inst/v/read_x[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     1.289 f  vga_contoller_inst/v/read_index[0]_i_6/O
                         net (fo=1, routed)           1.036     2.325    vga_contoller_inst/v/read_index[0]_i_6_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I2_O)        0.124     2.449 r  vga_contoller_inst/v/read_index[0]_i_2/O
                         net (fo=108, routed)         6.926     9.374    vga_contoller_inst/read_index0
    SLICE_X17Y131        FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__22/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.604    38.609    vga_contoller_inst/clk_25
    SLICE_X17Y131        FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__22/C
                         clock pessimism              0.484    39.092    
                         clock uncertainty           -0.095    38.998    
    SLICE_X17Y131        FDRE (Setup_fdre_C_CE)      -0.205    38.793    vga_contoller_inst/read_index_reg[1]_rep__22
  -------------------------------------------------------------------
                         required time                         38.793    
                         arrival time                          -9.374    
  -------------------------------------------------------------------
                         slack                                 29.418    

Slack (MET) :             29.569ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/xc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[1]_rep__23/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0_1 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.098ns  (logic 0.704ns (6.972%)  route 9.394ns (93.028%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 38.608 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.636    -0.876    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  vga_contoller_inst/v/xc_next_reg[0]/Q
                         net (fo=10, routed)          1.584     1.165    vga_contoller_inst/v/read_x[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     1.289 f  vga_contoller_inst/v/read_index[0]_i_6/O
                         net (fo=1, routed)           1.036     2.325    vga_contoller_inst/v/read_index[0]_i_6_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I2_O)        0.124     2.449 r  vga_contoller_inst/v/read_index[0]_i_2/O
                         net (fo=108, routed)         6.773     9.222    vga_contoller_inst/read_index0
    SLICE_X20Y131        FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__23/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.603    38.608    vga_contoller_inst/clk_25
    SLICE_X20Y131        FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__23/C
                         clock pessimism              0.484    39.091    
                         clock uncertainty           -0.095    38.997    
    SLICE_X20Y131        FDRE (Setup_fdre_C_CE)      -0.205    38.792    vga_contoller_inst/read_index_reg[1]_rep__23
  -------------------------------------------------------------------
                         required time                         38.792    
                         arrival time                          -9.222    
  -------------------------------------------------------------------
                         slack                                 29.569    

Slack (MET) :             29.686ns  (required time - arrival time)
  Source:                 vga_contoller_inst/read_index_reg[0]_rep__52/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__44/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0_1 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.868ns  (logic 0.827ns (8.380%)  route 9.041ns (91.620%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.555    -0.957    vga_contoller_inst/clk_25
    SLICE_X43Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__52/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga_contoller_inst/read_index_reg[0]_rep__52/Q
                         net (fo=105, routed)         2.639     2.138    vga_contoller_inst/read_index_reg[0]_rep__52_n_0
    SLICE_X35Y52         LUT1 (Prop_lut1_I0_O)        0.124     2.262 r  vga_contoller_inst/read_index[0]_i_9/O
                         net (fo=1, routed)           0.000     2.262    vga_contoller_inst/read_index[0]_i_9_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.509 r  vga_contoller_inst/read_index_reg[0]_i_3/O[0]
                         net (fo=58, routed)          6.402     8.912    vga_contoller_inst/read_index_reg[0]_i_3_n_7
    SLICE_X53Y59         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__44/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.440    38.444    vga_contoller_inst/clk_25
    SLICE_X53Y59         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__44/C
                         clock pessimism              0.484    38.928    
                         clock uncertainty           -0.095    38.833    
    SLICE_X53Y59         FDRE (Setup_fdre_C_D)       -0.236    38.597    vga_contoller_inst/read_index_reg[0]_rep__44
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                          -8.912    
  -------------------------------------------------------------------
                         slack                                 29.686    

Slack (MET) :             29.686ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/xc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__11/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0_1 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.015ns  (logic 0.704ns (7.029%)  route 9.311ns (92.971%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 38.606 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.636    -0.876    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  vga_contoller_inst/v/xc_next_reg[0]/Q
                         net (fo=10, routed)          1.584     1.165    vga_contoller_inst/v/read_x[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     1.289 f  vga_contoller_inst/v/read_index[0]_i_6/O
                         net (fo=1, routed)           1.036     2.325    vga_contoller_inst/v/read_index[0]_i_6_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I2_O)        0.124     2.449 r  vga_contoller_inst/v/read_index[0]_i_2/O
                         net (fo=108, routed)         6.691     9.139    vga_contoller_inst/read_index0
    SLICE_X50Y130        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__11/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.601    38.606    vga_contoller_inst/clk_25
    SLICE_X50Y130        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__11/C
                         clock pessimism              0.484    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X50Y130        FDRE (Setup_fdre_C_CE)      -0.169    38.826    vga_contoller_inst/read_index_reg[0]_rep__11
  -------------------------------------------------------------------
                         required time                         38.826    
                         arrival time                          -9.139    
  -------------------------------------------------------------------
                         slack                                 29.686    

Slack (MET) :             29.828ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/xc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[1]_rep__24/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0_1 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.676ns  (logic 0.704ns (7.276%)  route 8.972ns (92.724%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.636    -0.876    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  vga_contoller_inst/v/xc_next_reg[0]/Q
                         net (fo=10, routed)          1.584     1.165    vga_contoller_inst/v/read_x[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     1.289 f  vga_contoller_inst/v/read_index[0]_i_6/O
                         net (fo=1, routed)           1.036     2.325    vga_contoller_inst/v/read_index[0]_i_6_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I2_O)        0.124     2.449 r  vga_contoller_inst/v/read_index[0]_i_2/O
                         net (fo=108, routed)         6.351     8.800    vga_contoller_inst/read_index0
    SLICE_X15Y93         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__24/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.440    38.444    vga_contoller_inst/clk_25
    SLICE_X15Y93         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__24/C
                         clock pessimism              0.484    38.928    
                         clock uncertainty           -0.095    38.833    
    SLICE_X15Y93         FDRE (Setup_fdre_C_CE)      -0.205    38.628    vga_contoller_inst/read_index_reg[1]_rep__24
  -------------------------------------------------------------------
                         required time                         38.628    
                         arrival time                          -8.800    
  -------------------------------------------------------------------
                         slack                                 29.828    

Slack (MET) :             29.855ns  (required time - arrival time)
  Source:                 vga_contoller_inst/read_index_reg[0]_rep__52/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__32/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0_1 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.679ns  (logic 0.827ns (8.544%)  route 8.852ns (91.456%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.555    -0.957    vga_contoller_inst/clk_25
    SLICE_X43Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__52/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  vga_contoller_inst/read_index_reg[0]_rep__52/Q
                         net (fo=105, routed)         2.639     2.138    vga_contoller_inst/read_index_reg[0]_rep__52_n_0
    SLICE_X35Y52         LUT1 (Prop_lut1_I0_O)        0.124     2.262 r  vga_contoller_inst/read_index[0]_i_9/O
                         net (fo=1, routed)           0.000     2.262    vga_contoller_inst/read_index[0]_i_9_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.509 r  vga_contoller_inst/read_index_reg[0]_i_3/O[0]
                         net (fo=58, routed)          6.213     8.722    vga_contoller_inst/read_index_reg[0]_i_3_n_7
    SLICE_X53Y59         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.440    38.444    vga_contoller_inst/clk_25
    SLICE_X53Y59         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__32/C
                         clock pessimism              0.484    38.928    
                         clock uncertainty           -0.095    38.833    
    SLICE_X53Y59         FDRE (Setup_fdre_C_D)       -0.256    38.577    vga_contoller_inst/read_index_reg[0]_rep__32
  -------------------------------------------------------------------
                         required time                         38.577    
                         arrival time                          -8.722    
  -------------------------------------------------------------------
                         slack                                 29.855    

Slack (MET) :             29.912ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/xc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__10/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0_1 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.750ns  (logic 0.704ns (7.220%)  route 9.046ns (92.780%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.636    -0.876    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  vga_contoller_inst/v/xc_next_reg[0]/Q
                         net (fo=10, routed)          1.584     1.165    vga_contoller_inst/v/read_x[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     1.289 f  vga_contoller_inst/v/read_index[0]_i_6/O
                         net (fo=1, routed)           1.036     2.325    vga_contoller_inst/v/read_index[0]_i_6_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I2_O)        0.124     2.449 r  vga_contoller_inst/v/read_index[0]_i_2/O
                         net (fo=108, routed)         6.426     8.875    vga_contoller_inst/read_index0
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__10/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.598    38.603    vga_contoller_inst/clk_25
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__10/C
                         clock pessimism              0.484    39.086    
                         clock uncertainty           -0.095    38.992    
    SLICE_X44Y129        FDRE (Setup_fdre_C_CE)      -0.205    38.787    vga_contoller_inst/read_index_reg[0]_rep__10
  -------------------------------------------------------------------
                         required time                         38.787    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                 29.912    

Slack (MET) :             29.912ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/xc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__13/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0_1 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.750ns  (logic 0.704ns (7.220%)  route 9.046ns (92.780%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.636    -0.876    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  vga_contoller_inst/v/xc_next_reg[0]/Q
                         net (fo=10, routed)          1.584     1.165    vga_contoller_inst/v/read_x[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     1.289 f  vga_contoller_inst/v/read_index[0]_i_6/O
                         net (fo=1, routed)           1.036     2.325    vga_contoller_inst/v/read_index[0]_i_6_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I2_O)        0.124     2.449 r  vga_contoller_inst/v/read_index[0]_i_2/O
                         net (fo=108, routed)         6.426     8.875    vga_contoller_inst/read_index0
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__13/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.598    38.603    vga_contoller_inst/clk_25
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__13/C
                         clock pessimism              0.484    39.086    
                         clock uncertainty           -0.095    38.992    
    SLICE_X44Y129        FDRE (Setup_fdre_C_CE)      -0.205    38.787    vga_contoller_inst/read_index_reg[0]_rep__13
  -------------------------------------------------------------------
                         required time                         38.787    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                 29.912    

Slack (MET) :             29.912ns  (required time - arrival time)
  Source:                 vga_contoller_inst/v/xc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__14/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0_1 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.750ns  (logic 0.704ns (7.220%)  route 9.046ns (92.780%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.636    -0.876    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.420 f  vga_contoller_inst/v/xc_next_reg[0]/Q
                         net (fo=10, routed)          1.584     1.165    vga_contoller_inst/v/read_x[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     1.289 f  vga_contoller_inst/v/read_index[0]_i_6/O
                         net (fo=1, routed)           1.036     2.325    vga_contoller_inst/v/read_index[0]_i_6_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I2_O)        0.124     2.449 r  vga_contoller_inst/v/read_index[0]_i_2/O
                         net (fo=108, routed)         6.426     8.875    vga_contoller_inst/read_index0
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__14/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.598    38.603    vga_contoller_inst/clk_25
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__14/C
                         clock pessimism              0.484    39.086    
                         clock uncertainty           -0.095    38.992    
    SLICE_X44Y129        FDRE (Setup_fdre_C_CE)      -0.205    38.787    vga_contoller_inst/read_index_reg[0]_rep__14
  -------------------------------------------------------------------
                         required time                         38.787    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                 29.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 vga_contoller_inst/read_index_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.251ns (40.435%)  route 0.370ns (59.565%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.561    -0.620    vga_contoller_inst/clk_25
    SLICE_X35Y42         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga_contoller_inst/read_index_reg[1]_rep__4/Q
                         net (fo=127, routed)         0.370    -0.110    vga_contoller_inst/read_index_reg[1]_rep__4_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.000 r  vga_contoller_inst/read_index_reg[0]_i_3/O[1]
                         net (fo=33, routed)          0.000     0.000    vga_contoller_inst/read_index_reg[0]_i_3_n_6
    SLICE_X35Y52         FDRE                                         r  vga_contoller_inst/read_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.829    -0.860    vga_contoller_inst/clk_25
    SLICE_X35Y52         FDRE                                         r  vga_contoller_inst/read_index_reg[1]/C
                         clock pessimism              0.508    -0.351    
                         clock uncertainty            0.095    -0.257    
    SLICE_X35Y52         FDRE (Hold_fdre_C_D)         0.102    -0.155    vga_contoller_inst/read_index_reg[1]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.000    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/xc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/xc_next_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.175%)  route 0.157ns (45.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.594    -0.587    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  vga_contoller_inst/v/xc_next_reg[0]/Q
                         net (fo=10, routed)          0.157    -0.289    vga_contoller_inst/v/read_x[0]
    SLICE_X0Y40          LUT6 (Prop_lut6_I2_O)        0.045    -0.244 r  vga_contoller_inst/v/xc_next[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    vga_contoller_inst/v/xc_next[5]_i_1_n_0
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[5]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.095    -0.493    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.092    -0.401    vga_contoller_inst/v/xc_next_reg[5]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/yc_next_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/yc_next_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.229ns (63.622%)  route 0.131ns (36.378%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.594    -0.587    vga_contoller_inst/v/clk_25
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.128    -0.459 f  vga_contoller_inst/v/yc_next_reg[3]/Q
                         net (fo=11, routed)          0.131    -0.328    vga_contoller_inst/v/read_y[3]
    SLICE_X1Y42          LUT5 (Prop_lut5_I0_O)        0.101    -0.227 r  vga_contoller_inst/v/yc_next[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    vga_contoller_inst/v/yc_next[2]_i_1_n_0
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[2]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.095    -0.493    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.107    -0.386    vga_contoller_inst/v/yc_next_reg[2]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/xc_next_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/xc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (49.109%)  route 0.133ns (50.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.594    -0.587    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.128    -0.459 r  vga_contoller_inst/v/xc_next_reg[4]/Q
                         net (fo=7, routed)           0.133    -0.327    vga_contoller_inst/v/read_x[4]
    SLICE_X1Y40          FDRE                                         r  vga_contoller_inst/v/xc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X1Y40          FDRE                                         r  vga_contoller_inst/v/xc_reg[4]/C
                         clock pessimism              0.250    -0.574    
                         clock uncertainty            0.095    -0.480    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)        -0.007    -0.487    vga_contoller_inst/v/xc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/yc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/yc_next_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.575%)  route 0.168ns (47.425%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.594    -0.587    vga_contoller_inst/v/clk_25
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  vga_contoller_inst/v/yc_next_reg[0]/Q
                         net (fo=11, routed)          0.168    -0.279    vga_contoller_inst/v/read_y[0]
    SLICE_X1Y42          LUT5 (Prop_lut5_I2_O)        0.045    -0.234 r  vga_contoller_inst/v/yc_next[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    vga_contoller_inst/v/yc_next[4]_i_1_n_0
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[4]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.095    -0.493    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.092    -0.401    vga_contoller_inst/v/yc_next_reg[4]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/xc_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/xc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.719%)  route 0.205ns (59.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.594    -0.587    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  vga_contoller_inst/v/xc_next_reg[9]/Q
                         net (fo=5, routed)           0.205    -0.241    vga_contoller_inst/v/read_x[9]
    SLICE_X1Y40          FDRE                                         r  vga_contoller_inst/v/xc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X1Y40          FDRE                                         r  vga_contoller_inst/v/xc_reg[9]/C
                         clock pessimism              0.250    -0.574    
                         clock uncertainty            0.095    -0.480    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)         0.071    -0.409    vga_contoller_inst/v/xc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/yc_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/yc_next_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.133%)  route 0.171ns (47.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.594    -0.587    vga_contoller_inst/v/clk_25
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  vga_contoller_inst/v/yc_next_reg[0]/Q
                         net (fo=11, routed)          0.171    -0.276    vga_contoller_inst/v/read_y[0]
    SLICE_X1Y42          LUT6 (Prop_lut6_I2_O)        0.045    -0.231 r  vga_contoller_inst/v/yc_next[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    vga_contoller_inst/v/yc_next[5]_i_1_n_0
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[5]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.095    -0.493    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.092    -0.401    vga_contoller_inst/v/yc_next_reg[5]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/yc_next_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/yc_next_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.226ns (63.317%)  route 0.131ns (36.683%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.594    -0.587    vga_contoller_inst/v/clk_25
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.128    -0.459 f  vga_contoller_inst/v/yc_next_reg[3]/Q
                         net (fo=11, routed)          0.131    -0.328    vga_contoller_inst/v/read_y[3]
    SLICE_X1Y42          LUT5 (Prop_lut5_I1_O)        0.098    -0.230 r  vga_contoller_inst/v/yc_next[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    vga_contoller_inst/v/yc_next[0]_i_1_n_0
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[0]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.095    -0.493    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.091    -0.402    vga_contoller_inst/v/yc_next_reg[0]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vga_contoller_inst/v/xc_next_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/v/xc_next_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.167%)  route 0.197ns (51.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.594    -0.587    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  vga_contoller_inst/v/xc_next_reg[1]/Q
                         net (fo=9, routed)           0.197    -0.249    vga_contoller_inst/v/read_x[1]
    SLICE_X0Y40          LUT3 (Prop_lut3_I0_O)        0.042    -0.207 r  vga_contoller_inst/v/xc_next[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    vga_contoller_inst/v/xc_next[2]_i_1_n_0
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X0Y40          FDRE                                         r  vga_contoller_inst/v/xc_next_reg[2]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.095    -0.493    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.107    -0.386    vga_contoller_inst/v/xc_next_reg[2]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 vga_contoller_inst/read_index_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_contoller_inst/read_index_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.249ns (65.279%)  route 0.132ns (34.721%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.560    -0.621    vga_contoller_inst/clk_25
    SLICE_X35Y54         FDRE                                         r  vga_contoller_inst/read_index_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  vga_contoller_inst/read_index_reg[11]/Q
                         net (fo=8, routed)           0.132    -0.348    vga_contoller_inst/read_index_reg[11]
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.240 r  vga_contoller_inst/read_index_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.240    vga_contoller_inst/read_index_reg[8]_i_1_n_4
    SLICE_X35Y54         FDRE                                         r  vga_contoller_inst/read_index_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.828    -0.861    vga_contoller_inst/clk_25
    SLICE_X35Y54         FDRE                                         r  vga_contoller_inst/read_index_reg[11]/C
                         clock pessimism              0.240    -0.621    
                         clock uncertainty            0.095    -0.527    
    SLICE_X35Y54         FDRE (Hold_fdre_C_D)         0.105    -0.422    vga_contoller_inst/read_index_reg[11]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.182    





---------------------------------------------------------------------------------------------------
From Clock:  clk_20_clk_wiz_0_1
  To Clock:  clk_25_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.828ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.339ns  (required time - arrival time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__11/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0_1 rise@160.000ns - clk_20_clk_wiz_0_1 rise@150.000ns)
  Data Path Delay:        6.869ns  (logic 0.580ns (8.444%)  route 6.289ns (91.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 158.606 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 149.057 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.569   149.057    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456   149.513 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           2.151   151.664    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124   151.788 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         4.138   155.926    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X50Y130        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__11/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.601   158.606    vga_contoller_inst/clk_25
    SLICE_X50Y130        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__11/C
                         clock pessimism              0.398   159.004    
                         clock uncertainty           -0.214   158.789    
    SLICE_X50Y130        FDRE (Setup_fdre_C_R)       -0.524   158.265    vga_contoller_inst/read_index_reg[0]_rep__11
  -------------------------------------------------------------------
                         required time                        158.265    
                         arrival time                        -155.926    
  -------------------------------------------------------------------
                         slack                                  2.339    

Slack (MET) :             2.380ns  (required time - arrival time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__21/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0_1 rise@160.000ns - clk_20_clk_wiz_0_1 rise@150.000ns)
  Data Path Delay:        6.670ns  (logic 0.580ns (8.696%)  route 6.090ns (91.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 158.447 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 149.057 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.569   149.057    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456   149.513 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           2.151   151.664    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124   151.788 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.939   155.727    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__21/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.442   158.447    vga_contoller_inst/clk_25
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__21/C
                         clock pessimism              0.398   158.845    
                         clock uncertainty           -0.214   158.631    
    SLICE_X54Y31         FDRE (Setup_fdre_C_R)       -0.524   158.107    vga_contoller_inst/read_index_reg[0]_rep__21
  -------------------------------------------------------------------
                         required time                        158.107    
                         arrival time                        -155.727    
  -------------------------------------------------------------------
                         slack                                  2.380    

Slack (MET) :             2.380ns  (required time - arrival time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__27/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0_1 rise@160.000ns - clk_20_clk_wiz_0_1 rise@150.000ns)
  Data Path Delay:        6.670ns  (logic 0.580ns (8.696%)  route 6.090ns (91.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 158.447 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 149.057 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.569   149.057    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456   149.513 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           2.151   151.664    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124   151.788 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.939   155.727    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__27/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.442   158.447    vga_contoller_inst/clk_25
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__27/C
                         clock pessimism              0.398   158.845    
                         clock uncertainty           -0.214   158.631    
    SLICE_X54Y31         FDRE (Setup_fdre_C_R)       -0.524   158.107    vga_contoller_inst/read_index_reg[0]_rep__27
  -------------------------------------------------------------------
                         required time                        158.107    
                         arrival time                        -155.727    
  -------------------------------------------------------------------
                         slack                                  2.380    

Slack (MET) :             2.380ns  (required time - arrival time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__33/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0_1 rise@160.000ns - clk_20_clk_wiz_0_1 rise@150.000ns)
  Data Path Delay:        6.670ns  (logic 0.580ns (8.696%)  route 6.090ns (91.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 158.447 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 149.057 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.569   149.057    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456   149.513 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           2.151   151.664    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124   151.788 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.939   155.727    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__33/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.442   158.447    vga_contoller_inst/clk_25
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__33/C
                         clock pessimism              0.398   158.845    
                         clock uncertainty           -0.214   158.631    
    SLICE_X54Y31         FDRE (Setup_fdre_C_R)       -0.524   158.107    vga_contoller_inst/read_index_reg[0]_rep__33
  -------------------------------------------------------------------
                         required time                        158.107    
                         arrival time                        -155.727    
  -------------------------------------------------------------------
                         slack                                  2.380    

Slack (MET) :             2.380ns  (required time - arrival time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__39/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0_1 rise@160.000ns - clk_20_clk_wiz_0_1 rise@150.000ns)
  Data Path Delay:        6.670ns  (logic 0.580ns (8.696%)  route 6.090ns (91.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 158.447 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 149.057 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.569   149.057    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456   149.513 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           2.151   151.664    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124   151.788 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.939   155.727    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__39/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.442   158.447    vga_contoller_inst/clk_25
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__39/C
                         clock pessimism              0.398   158.845    
                         clock uncertainty           -0.214   158.631    
    SLICE_X54Y31         FDRE (Setup_fdre_C_R)       -0.524   158.107    vga_contoller_inst/read_index_reg[0]_rep__39
  -------------------------------------------------------------------
                         required time                        158.107    
                         arrival time                        -155.727    
  -------------------------------------------------------------------
                         slack                                  2.380    

Slack (MET) :             2.444ns  (required time - arrival time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__52/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0_1 rise@160.000ns - clk_20_clk_wiz_0_1 rise@150.000ns)
  Data Path Delay:        6.696ns  (logic 0.580ns (8.662%)  route 6.116ns (91.338%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 158.442 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 149.057 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.569   149.057    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456   149.513 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           2.151   151.664    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124   151.788 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.965   155.753    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X43Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__52/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.437   158.442    vga_contoller_inst/clk_25
    SLICE_X43Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__52/C
                         clock pessimism              0.398   158.840    
                         clock uncertainty           -0.214   158.626    
    SLICE_X43Y31         FDRE (Setup_fdre_C_R)       -0.429   158.197    vga_contoller_inst/read_index_reg[0]_rep__52
  -------------------------------------------------------------------
                         required time                        158.197    
                         arrival time                        -155.753    
  -------------------------------------------------------------------
                         slack                                  2.444    

Slack (MET) :             2.630ns  (required time - arrival time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__54/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0_1 rise@160.000ns - clk_20_clk_wiz_0_1 rise@150.000ns)
  Data Path Delay:        6.416ns  (logic 0.580ns (9.040%)  route 5.836ns (90.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 158.444 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 149.057 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.569   149.057    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456   149.513 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           2.151   151.664    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124   151.788 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.685   155.474    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X42Y32         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__54/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.439   158.444    vga_contoller_inst/clk_25
    SLICE_X42Y32         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__54/C
                         clock pessimism              0.398   158.842    
                         clock uncertainty           -0.214   158.628    
    SLICE_X42Y32         FDRE (Setup_fdre_C_R)       -0.524   158.104    vga_contoller_inst/read_index_reg[0]_rep__54
  -------------------------------------------------------------------
                         required time                        158.104    
                         arrival time                        -155.474    
  -------------------------------------------------------------------
                         slack                                  2.630    

Slack (MET) :             2.703ns  (required time - arrival time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__12/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0_1 rise@160.000ns - clk_20_clk_wiz_0_1 rise@150.000ns)
  Data Path Delay:        6.594ns  (logic 0.580ns (8.797%)  route 6.014ns (91.203%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 158.600 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 149.057 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.569   149.057    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456   149.513 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           2.151   151.664    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124   151.788 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.862   155.651    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X32Y127        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__12/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.595   158.600    vga_contoller_inst/clk_25
    SLICE_X32Y127        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__12/C
                         clock pessimism              0.398   158.998    
                         clock uncertainty           -0.214   158.783    
    SLICE_X32Y127        FDRE (Setup_fdre_C_R)       -0.429   158.354    vga_contoller_inst/read_index_reg[0]_rep__12
  -------------------------------------------------------------------
                         required time                        158.354    
                         arrival time                        -155.651    
  -------------------------------------------------------------------
                         slack                                  2.703    

Slack (MET) :             2.756ns  (required time - arrival time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__10/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0_1 rise@160.000ns - clk_20_clk_wiz_0_1 rise@150.000ns)
  Data Path Delay:        6.544ns  (logic 0.580ns (8.863%)  route 5.964ns (91.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 158.603 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 149.057 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.569   149.057    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456   149.513 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           2.151   151.664    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124   151.788 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.813   155.601    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__10/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.598   158.603    vga_contoller_inst/clk_25
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__10/C
                         clock pessimism              0.398   159.001    
                         clock uncertainty           -0.214   158.786    
    SLICE_X44Y129        FDRE (Setup_fdre_C_R)       -0.429   158.357    vga_contoller_inst/read_index_reg[0]_rep__10
  -------------------------------------------------------------------
                         required time                        158.357    
                         arrival time                        -155.601    
  -------------------------------------------------------------------
                         slack                                  2.756    

Slack (MET) :             2.756ns  (required time - arrival time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__13/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25_clk_wiz_0_1 rise@160.000ns - clk_20_clk_wiz_0_1 rise@150.000ns)
  Data Path Delay:        6.544ns  (logic 0.580ns (8.863%)  route 5.964ns (91.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 158.603 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 149.057 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  clk (IN)
                         net (fo=0)                   0.000   150.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458   151.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.731 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   147.392    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   147.488 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.569   149.057    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456   149.513 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           2.151   151.664    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124   151.788 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.813   155.601    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__13/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   155.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   156.914    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   157.005 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.598   158.603    vga_contoller_inst/clk_25
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__13/C
                         clock pessimism              0.398   159.001    
                         clock uncertainty           -0.214   158.786    
    SLICE_X44Y129        FDRE (Setup_fdre_C_R)       -0.429   158.357    vga_contoller_inst/read_index_reg[0]_rep__13
  -------------------------------------------------------------------
                         required time                        158.357    
                         arrival time                        -155.601    
  -------------------------------------------------------------------
                         slack                                  2.756    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__42/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.186ns (14.051%)  route 1.138ns (85.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.566    -0.615    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           0.964     0.490    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.535 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         0.174     0.708    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X31Y79         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__42/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.818    -0.871    vga_contoller_inst/clk_25
    SLICE_X31Y79         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__42/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.214    -0.101    
    SLICE_X31Y79         FDRE (Hold_fdre_C_R)        -0.018    -0.119    vga_contoller_inst/read_index_reg[0]_rep__42
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[1]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.186ns (14.051%)  route 1.138ns (85.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.566    -0.615    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           0.964     0.490    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.535 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         0.174     0.708    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X31Y79         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.818    -0.871    vga_contoller_inst/clk_25
    SLICE_X31Y79         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__0/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.214    -0.101    
    SLICE_X31Y79         FDRE (Hold_fdre_C_R)        -0.018    -0.119    vga_contoller_inst/read_index_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[1]_rep__11/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.402ns  (logic 0.186ns (13.266%)  route 1.216ns (86.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.566    -0.615    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           0.964     0.490    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.535 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         0.252     0.787    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X30Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__11/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.819    -0.870    vga_contoller_inst/clk_25
    SLICE_X30Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__11/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.214    -0.100    
    SLICE_X30Y80         FDRE (Hold_fdre_C_R)         0.009    -0.091    vga_contoller_inst/read_index_reg[1]_rep__11
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[1]_rep__14/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.402ns  (logic 0.186ns (13.266%)  route 1.216ns (86.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.566    -0.615    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           0.964     0.490    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.535 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         0.252     0.787    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X30Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__14/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.819    -0.870    vga_contoller_inst/clk_25
    SLICE_X30Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__14/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.214    -0.100    
    SLICE_X30Y80         FDRE (Hold_fdre_C_R)         0.009    -0.091    vga_contoller_inst/read_index_reg[1]_rep__14
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__24/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.186ns (12.950%)  route 1.250ns (87.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.566    -0.615    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           0.964     0.490    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.535 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         0.286     0.821    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X35Y83         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__24/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.822    -0.868    vga_contoller_inst/clk_25
    SLICE_X35Y83         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__24/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.214    -0.098    
    SLICE_X35Y83         FDRE (Hold_fdre_C_R)        -0.018    -0.116    vga_contoller_inst/read_index_reg[0]_rep__24
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__5/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.186ns (12.667%)  route 1.282ns (87.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.566    -0.615    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           0.964     0.490    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.535 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         0.318     0.853    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X29Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__5/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.821    -0.869    vga_contoller_inst/clk_25
    SLICE_X29Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__5/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.214    -0.099    
    SLICE_X29Y80         FDRE (Hold_fdre_C_R)        -0.018    -0.117    vga_contoller_inst/read_index_reg[0]_rep__5
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__9/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.186ns (12.667%)  route 1.282ns (87.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.566    -0.615    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           0.964     0.490    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.535 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         0.318     0.853    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X29Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__9/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.821    -0.869    vga_contoller_inst/clk_25
    SLICE_X29Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__9/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.214    -0.099    
    SLICE_X29Y80         FDRE (Hold_fdre_C_R)        -0.018    -0.117    vga_contoller_inst/read_index_reg[0]_rep__9
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[1]_rep__15/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.186ns (12.667%)  route 1.282ns (87.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.566    -0.615    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           0.964     0.490    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.535 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         0.318     0.853    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X29Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__15/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.821    -0.869    vga_contoller_inst/clk_25
    SLICE_X29Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__15/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.214    -0.099    
    SLICE_X29Y80         FDRE (Hold_fdre_C_R)        -0.018    -0.117    vga_contoller_inst/read_index_reg[1]_rep__15
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[1]_rep__17/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.186ns (12.667%)  route 1.282ns (87.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.566    -0.615    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           0.964     0.490    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.535 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         0.318     0.853    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X29Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__17/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.821    -0.869    vga_contoller_inst/clk_25
    SLICE_X29Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__17/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.214    -0.099    
    SLICE_X29Y80         FDRE (Hold_fdre_C_R)        -0.018    -0.117    vga_contoller_inst/read_index_reg[1]_rep__17
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.975ns  (arrival time - required time)
  Source:                 vga_contoller_inst/vga_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_contoller_inst/read_index_reg[1]_rep__18/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.473ns  (logic 0.186ns (12.630%)  route 1.287ns (87.370%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.566    -0.615    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga_contoller_inst/vga_ready_out_reg/Q
                         net (fo=4, routed)           0.964     0.490    vga_contoller_inst/vga_ready
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.535 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         0.323     0.857    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X28Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__18/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.821    -0.869    vga_contoller_inst/clk_25
    SLICE_X28Y80         FDRE                                         r  vga_contoller_inst/read_index_reg[1]_rep__18/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.214    -0.099    
    SLICE_X28Y80         FDRE (Hold_fdre_C_R)        -0.018    -0.117    vga_contoller_inst/read_index_reg[1]_rep__18
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.975    





---------------------------------------------------------------------------------------------------
From Clock:  clk_20_clk_wiz_0
  To Clock:  clk_40_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.737ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.737ns  (required time - arrival time)
  Source:                 gpu/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/mul_b_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 1.014ns (11.627%)  route 7.707ns (88.373%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 23.524 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.552    -0.960    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  gpu/x_reg[8]/Q
                         net (fo=11, routed)          1.245     0.804    gpu/vs1/x_screen_v3_reg[0]_0[8]
    SLICE_X38Y27         LUT5 (Prop_lut5_I0_O)        0.124     0.928 f  gpu/vs1/intensity[1]_i_3/O
                         net (fo=2, routed)           0.996     1.924    gpu/vs1/intensity[1]_i_3_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.048 f  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8/O
                         net (fo=1, routed)           0.845     2.893    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I3_O)        0.124     3.017 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_3/O
                         net (fo=3, routed)           1.735     4.751    gpu/vs1/mul/mul_b_reg[0]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.124     4.875 r  gpu/vs1/mul/mul_a[21]_i_1/O
                         net (fo=42, routed)          2.886     7.762    gpu/vs1/mul_n_0
    SLICE_X3Y3           FDRE                                         r  gpu/vs1/mul_b_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.519    23.524    gpu/vs1/clk_40
    SLICE_X3Y3           FDRE                                         r  gpu/vs1/mul_b_reg[2]/C
                         clock pessimism              0.398    23.922    
                         clock uncertainty           -0.218    23.704    
    SLICE_X3Y3           FDRE (Setup_fdre_C_CE)      -0.205    23.499    gpu/vs1/mul_b_reg[2]
  -------------------------------------------------------------------
                         required time                         23.499    
                         arrival time                          -7.762    
  -------------------------------------------------------------------
                         slack                                 15.737    

Slack (MET) :             15.737ns  (required time - arrival time)
  Source:                 gpu/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/mul_b_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 1.014ns (11.627%)  route 7.707ns (88.373%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 23.524 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.552    -0.960    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  gpu/x_reg[8]/Q
                         net (fo=11, routed)          1.245     0.804    gpu/vs1/x_screen_v3_reg[0]_0[8]
    SLICE_X38Y27         LUT5 (Prop_lut5_I0_O)        0.124     0.928 f  gpu/vs1/intensity[1]_i_3/O
                         net (fo=2, routed)           0.996     1.924    gpu/vs1/intensity[1]_i_3_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.048 f  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8/O
                         net (fo=1, routed)           0.845     2.893    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I3_O)        0.124     3.017 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_3/O
                         net (fo=3, routed)           1.735     4.751    gpu/vs1/mul/mul_b_reg[0]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.124     4.875 r  gpu/vs1/mul/mul_a[21]_i_1/O
                         net (fo=42, routed)          2.886     7.762    gpu/vs1/mul_n_0
    SLICE_X3Y3           FDRE                                         r  gpu/vs1/mul_b_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.519    23.524    gpu/vs1/clk_40
    SLICE_X3Y3           FDRE                                         r  gpu/vs1/mul_b_reg[4]/C
                         clock pessimism              0.398    23.922    
                         clock uncertainty           -0.218    23.704    
    SLICE_X3Y3           FDRE (Setup_fdre_C_CE)      -0.205    23.499    gpu/vs1/mul_b_reg[4]
  -------------------------------------------------------------------
                         required time                         23.499    
                         arrival time                          -7.762    
  -------------------------------------------------------------------
                         slack                                 15.737    

Slack (MET) :             15.737ns  (required time - arrival time)
  Source:                 gpu/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/mul_b_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 1.014ns (11.627%)  route 7.707ns (88.373%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 23.524 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.552    -0.960    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  gpu/x_reg[8]/Q
                         net (fo=11, routed)          1.245     0.804    gpu/vs1/x_screen_v3_reg[0]_0[8]
    SLICE_X38Y27         LUT5 (Prop_lut5_I0_O)        0.124     0.928 f  gpu/vs1/intensity[1]_i_3/O
                         net (fo=2, routed)           0.996     1.924    gpu/vs1/intensity[1]_i_3_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.048 f  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8/O
                         net (fo=1, routed)           0.845     2.893    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I3_O)        0.124     3.017 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_3/O
                         net (fo=3, routed)           1.735     4.751    gpu/vs1/mul/mul_b_reg[0]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.124     4.875 r  gpu/vs1/mul/mul_a[21]_i_1/O
                         net (fo=42, routed)          2.886     7.762    gpu/vs1/mul_n_0
    SLICE_X3Y3           FDRE                                         r  gpu/vs1/mul_b_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.519    23.524    gpu/vs1/clk_40
    SLICE_X3Y3           FDRE                                         r  gpu/vs1/mul_b_reg[5]/C
                         clock pessimism              0.398    23.922    
                         clock uncertainty           -0.218    23.704    
    SLICE_X3Y3           FDRE (Setup_fdre_C_CE)      -0.205    23.499    gpu/vs1/mul_b_reg[5]
  -------------------------------------------------------------------
                         required time                         23.499    
                         arrival time                          -7.762    
  -------------------------------------------------------------------
                         slack                                 15.737    

Slack (MET) :             15.737ns  (required time - arrival time)
  Source:                 gpu/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/mul_b_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 1.014ns (11.627%)  route 7.707ns (88.373%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 23.524 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.552    -0.960    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  gpu/x_reg[8]/Q
                         net (fo=11, routed)          1.245     0.804    gpu/vs1/x_screen_v3_reg[0]_0[8]
    SLICE_X38Y27         LUT5 (Prop_lut5_I0_O)        0.124     0.928 f  gpu/vs1/intensity[1]_i_3/O
                         net (fo=2, routed)           0.996     1.924    gpu/vs1/intensity[1]_i_3_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.048 f  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8/O
                         net (fo=1, routed)           0.845     2.893    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I3_O)        0.124     3.017 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_3/O
                         net (fo=3, routed)           1.735     4.751    gpu/vs1/mul/mul_b_reg[0]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.124     4.875 r  gpu/vs1/mul/mul_a[21]_i_1/O
                         net (fo=42, routed)          2.886     7.762    gpu/vs1/mul_n_0
    SLICE_X3Y3           FDRE                                         r  gpu/vs1/mul_b_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.519    23.524    gpu/vs1/clk_40
    SLICE_X3Y3           FDRE                                         r  gpu/vs1/mul_b_reg[6]/C
                         clock pessimism              0.398    23.922    
                         clock uncertainty           -0.218    23.704    
    SLICE_X3Y3           FDRE (Setup_fdre_C_CE)      -0.205    23.499    gpu/vs1/mul_b_reg[6]
  -------------------------------------------------------------------
                         required time                         23.499    
                         arrival time                          -7.762    
  -------------------------------------------------------------------
                         slack                                 15.737    

Slack (MET) :             15.895ns  (required time - arrival time)
  Source:                 gpu/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/mul_b_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.565ns  (logic 1.014ns (11.839%)  route 7.551ns (88.161%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 23.525 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.552    -0.960    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  gpu/x_reg[8]/Q
                         net (fo=11, routed)          1.245     0.804    gpu/vs1/x_screen_v3_reg[0]_0[8]
    SLICE_X38Y27         LUT5 (Prop_lut5_I0_O)        0.124     0.928 f  gpu/vs1/intensity[1]_i_3/O
                         net (fo=2, routed)           0.996     1.924    gpu/vs1/intensity[1]_i_3_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.048 f  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8/O
                         net (fo=1, routed)           0.845     2.893    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I3_O)        0.124     3.017 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_3/O
                         net (fo=3, routed)           1.735     4.751    gpu/vs1/mul/mul_b_reg[0]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.124     4.875 r  gpu/vs1/mul/mul_a[21]_i_1/O
                         net (fo=42, routed)          2.730     7.605    gpu/vs1/mul_n_0
    SLICE_X3Y0           FDRE                                         r  gpu/vs1/mul_b_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.520    23.525    gpu/vs1/clk_40
    SLICE_X3Y0           FDRE                                         r  gpu/vs1/mul_b_reg[13]/C
                         clock pessimism              0.398    23.923    
                         clock uncertainty           -0.218    23.705    
    SLICE_X3Y0           FDRE (Setup_fdre_C_CE)      -0.205    23.500    gpu/vs1/mul_b_reg[13]
  -------------------------------------------------------------------
                         required time                         23.500    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                 15.895    

Slack (MET) :             15.895ns  (required time - arrival time)
  Source:                 gpu/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/mul_b_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.565ns  (logic 1.014ns (11.839%)  route 7.551ns (88.161%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 23.525 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.552    -0.960    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  gpu/x_reg[8]/Q
                         net (fo=11, routed)          1.245     0.804    gpu/vs1/x_screen_v3_reg[0]_0[8]
    SLICE_X38Y27         LUT5 (Prop_lut5_I0_O)        0.124     0.928 f  gpu/vs1/intensity[1]_i_3/O
                         net (fo=2, routed)           0.996     1.924    gpu/vs1/intensity[1]_i_3_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.048 f  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8/O
                         net (fo=1, routed)           0.845     2.893    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I3_O)        0.124     3.017 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_3/O
                         net (fo=3, routed)           1.735     4.751    gpu/vs1/mul/mul_b_reg[0]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.124     4.875 r  gpu/vs1/mul/mul_a[21]_i_1/O
                         net (fo=42, routed)          2.730     7.605    gpu/vs1/mul_n_0
    SLICE_X3Y0           FDRE                                         r  gpu/vs1/mul_b_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.520    23.525    gpu/vs1/clk_40
    SLICE_X3Y0           FDRE                                         r  gpu/vs1/mul_b_reg[15]/C
                         clock pessimism              0.398    23.923    
                         clock uncertainty           -0.218    23.705    
    SLICE_X3Y0           FDRE (Setup_fdre_C_CE)      -0.205    23.500    gpu/vs1/mul_b_reg[15]
  -------------------------------------------------------------------
                         required time                         23.500    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                 15.895    

Slack (MET) :             15.895ns  (required time - arrival time)
  Source:                 gpu/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/mul_b_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.565ns  (logic 1.014ns (11.839%)  route 7.551ns (88.161%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 23.525 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.552    -0.960    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  gpu/x_reg[8]/Q
                         net (fo=11, routed)          1.245     0.804    gpu/vs1/x_screen_v3_reg[0]_0[8]
    SLICE_X38Y27         LUT5 (Prop_lut5_I0_O)        0.124     0.928 f  gpu/vs1/intensity[1]_i_3/O
                         net (fo=2, routed)           0.996     1.924    gpu/vs1/intensity[1]_i_3_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.048 f  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8/O
                         net (fo=1, routed)           0.845     2.893    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I3_O)        0.124     3.017 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_3/O
                         net (fo=3, routed)           1.735     4.751    gpu/vs1/mul/mul_b_reg[0]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.124     4.875 r  gpu/vs1/mul/mul_a[21]_i_1/O
                         net (fo=42, routed)          2.730     7.605    gpu/vs1/mul_n_0
    SLICE_X3Y0           FDRE                                         r  gpu/vs1/mul_b_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.520    23.525    gpu/vs1/clk_40
    SLICE_X3Y0           FDRE                                         r  gpu/vs1/mul_b_reg[18]/C
                         clock pessimism              0.398    23.923    
                         clock uncertainty           -0.218    23.705    
    SLICE_X3Y0           FDRE (Setup_fdre_C_CE)      -0.205    23.500    gpu/vs1/mul_b_reg[18]
  -------------------------------------------------------------------
                         required time                         23.500    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                 15.895    

Slack (MET) :             15.895ns  (required time - arrival time)
  Source:                 gpu/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/mul_b_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.565ns  (logic 1.014ns (11.839%)  route 7.551ns (88.161%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 23.525 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.552    -0.960    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  gpu/x_reg[8]/Q
                         net (fo=11, routed)          1.245     0.804    gpu/vs1/x_screen_v3_reg[0]_0[8]
    SLICE_X38Y27         LUT5 (Prop_lut5_I0_O)        0.124     0.928 f  gpu/vs1/intensity[1]_i_3/O
                         net (fo=2, routed)           0.996     1.924    gpu/vs1/intensity[1]_i_3_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.048 f  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8/O
                         net (fo=1, routed)           0.845     2.893    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I3_O)        0.124     3.017 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_3/O
                         net (fo=3, routed)           1.735     4.751    gpu/vs1/mul/mul_b_reg[0]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.124     4.875 r  gpu/vs1/mul/mul_a[21]_i_1/O
                         net (fo=42, routed)          2.730     7.605    gpu/vs1/mul_n_0
    SLICE_X3Y0           FDRE                                         r  gpu/vs1/mul_b_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.520    23.525    gpu/vs1/clk_40
    SLICE_X3Y0           FDRE                                         r  gpu/vs1/mul_b_reg[3]/C
                         clock pessimism              0.398    23.923    
                         clock uncertainty           -0.218    23.705    
    SLICE_X3Y0           FDRE (Setup_fdre_C_CE)      -0.205    23.500    gpu/vs1/mul_b_reg[3]
  -------------------------------------------------------------------
                         required time                         23.500    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                 15.895    

Slack (MET) :             15.931ns  (required time - arrival time)
  Source:                 gpu/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/mul_b_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.565ns  (logic 1.014ns (11.839%)  route 7.551ns (88.161%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 23.525 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.552    -0.960    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  gpu/x_reg[8]/Q
                         net (fo=11, routed)          1.245     0.804    gpu/vs1/x_screen_v3_reg[0]_0[8]
    SLICE_X38Y27         LUT5 (Prop_lut5_I0_O)        0.124     0.928 f  gpu/vs1/intensity[1]_i_3/O
                         net (fo=2, routed)           0.996     1.924    gpu/vs1/intensity[1]_i_3_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.048 f  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8/O
                         net (fo=1, routed)           0.845     2.893    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I3_O)        0.124     3.017 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_3/O
                         net (fo=3, routed)           1.735     4.751    gpu/vs1/mul/mul_b_reg[0]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.124     4.875 r  gpu/vs1/mul/mul_a[21]_i_1/O
                         net (fo=42, routed)          2.730     7.605    gpu/vs1/mul_n_0
    SLICE_X2Y0           FDRE                                         r  gpu/vs1/mul_b_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.520    23.525    gpu/vs1/clk_40
    SLICE_X2Y0           FDRE                                         r  gpu/vs1/mul_b_reg[16]/C
                         clock pessimism              0.398    23.923    
                         clock uncertainty           -0.218    23.705    
    SLICE_X2Y0           FDRE (Setup_fdre_C_CE)      -0.169    23.536    gpu/vs1/mul_b_reg[16]
  -------------------------------------------------------------------
                         required time                         23.536    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                 15.931    

Slack (MET) :             15.931ns  (required time - arrival time)
  Source:                 gpu/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/mul_b_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.565ns  (logic 1.014ns (11.839%)  route 7.551ns (88.161%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 23.525 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.552    -0.960    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  gpu/x_reg[8]/Q
                         net (fo=11, routed)          1.245     0.804    gpu/vs1/x_screen_v3_reg[0]_0[8]
    SLICE_X38Y27         LUT5 (Prop_lut5_I0_O)        0.124     0.928 f  gpu/vs1/intensity[1]_i_3/O
                         net (fo=2, routed)           0.996     1.924    gpu/vs1/intensity[1]_i_3_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.048 f  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8/O
                         net (fo=1, routed)           0.845     2.893    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I3_O)        0.124     3.017 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_3/O
                         net (fo=3, routed)           1.735     4.751    gpu/vs1/mul/mul_b_reg[0]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.124     4.875 r  gpu/vs1/mul/mul_a[21]_i_1/O
                         net (fo=42, routed)          2.730     7.605    gpu/vs1/mul_n_0
    SLICE_X2Y0           FDRE                                         r  gpu/vs1/mul_b_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.520    23.525    gpu/vs1/clk_40
    SLICE_X2Y0           FDRE                                         r  gpu/vs1/mul_b_reg[17]/C
                         clock pessimism              0.398    23.923    
                         clock uncertainty           -0.218    23.705    
    SLICE_X2Y0           FDRE (Setup_fdre_C_CE)      -0.169    23.536    gpu/vs1/mul_b_reg[17]
  -------------------------------------------------------------------
                         required time                         23.536    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                 15.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/bar2_iy_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.359ns (42.990%)  route 0.476ns (57.010%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.553    -0.628    gpu/clk_20
    SLICE_X33Y27         FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          0.181    -0.306    gpu/vs1/tmp_ei_mul2_reg[0]_0[8]
    SLICE_X33Y27         LUT5 (Prop_lut5_I2_O)        0.043    -0.263 r  gpu/vs1/bar_iy_dy[19]_i_2/O
                         net (fo=100, routed)         0.295     0.032    gpu/vs1/mul/bar_iz_dy_reg[0]
    SLICE_X28Y26         LUT4 (Prop_lut4_I2_O)        0.112     0.144 r  gpu/vs1/mul/bar2_iy[16]_i_5/O
                         net (fo=1, routed)           0.000     0.144    gpu/vs1/mul/bar2_iy[16]_i_5_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.207 r  gpu/vs1/mul/bar2_iy_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.207    gpu/vs1/mul_n_135
    SLICE_X28Y26         FDRE                                         r  gpu/vs1/bar2_iy_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.818    -0.872    gpu/vs1/clk_40
    SLICE_X28Y26         FDRE                                         r  gpu/vs1/bar2_iy_reg[19]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.218    -0.098    
    SLICE_X28Y26         FDRE (Hold_fdre_C_D)         0.105     0.007    gpu/vs1/bar2_iy_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 gpu/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/state_ei_line_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.271ns (31.592%)  route 0.587ns (68.408%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.554    -0.627    gpu/clk_20
    SLICE_X39Y20         FDRE                                         r  gpu/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.128    -0.499 r  gpu/x_reg[4]/Q
                         net (fo=6, routed)           0.133    -0.366    gpu/vs1/x_screen_v3_reg[0]_0[4]
    SLICE_X39Y20         LUT6 (Prop_lut6_I2_O)        0.098    -0.268 r  gpu/vs1/e0_init_t1[19]_i_3/O
                         net (fo=11, routed)          0.453     0.185    gpu/vs1/e0_init_t1[19]_i_3_n_0
    SLICE_X31Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.230 r  gpu/vs1/state_ei_line[0]_i_1/O
                         net (fo=1, routed)           0.000     0.230    gpu/vs1/state_ei_line[0]_i_1_n_0
    SLICE_X31Y9          FDSE                                         r  gpu/vs1/state_ei_line_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.831    -0.859    gpu/vs1/clk_40
    SLICE_X31Y9          FDSE                                         r  gpu/vs1/state_ei_line_reg[0]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.218    -0.085    
    SLICE_X31Y9          FDSE (Hold_fdse_C_D)         0.092     0.007    gpu/vs1/state_ei_line_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/bar2_iy_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.361ns (40.560%)  route 0.529ns (59.440%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.553    -0.628    gpu/clk_20
    SLICE_X33Y27         FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          0.181    -0.306    gpu/vs1/tmp_ei_mul2_reg[0]_0[8]
    SLICE_X33Y27         LUT5 (Prop_lut5_I2_O)        0.043    -0.263 r  gpu/vs1/bar_iy_dy[19]_i_2/O
                         net (fo=100, routed)         0.348     0.085    gpu/vs1/mul/bar_iz_dy_reg[0]
    SLICE_X28Y26         LUT4 (Prop_lut4_I2_O)        0.112     0.197 r  gpu/vs1/mul/bar2_iy[16]_i_7/O
                         net (fo=1, routed)           0.000     0.197    gpu/vs1/mul/bar2_iy[16]_i_7_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.262 r  gpu/vs1/mul/bar2_iy_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.262    gpu/vs1/mul_n_137
    SLICE_X28Y26         FDRE                                         r  gpu/vs1/bar2_iy_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.818    -0.872    gpu/vs1/clk_40
    SLICE_X28Y26         FDRE                                         r  gpu/vs1/bar2_iy_reg[17]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.218    -0.098    
    SLICE_X28Y26         FDRE (Hold_fdre_C_D)         0.105     0.007    gpu/vs1/bar2_iy_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/bar_iz_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.359ns (40.006%)  route 0.538ns (59.994%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.553    -0.628    gpu/clk_20
    SLICE_X33Y27         FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          0.181    -0.306    gpu/vs1/tmp_ei_mul2_reg[0]_0[8]
    SLICE_X33Y27         LUT5 (Prop_lut5_I2_O)        0.043    -0.263 r  gpu/vs1/bar_iy_dy[19]_i_2/O
                         net (fo=100, routed)         0.357     0.094    gpu/vs1/mul/bar_iz_dy_reg[0]
    SLICE_X32Y22         LUT4 (Prop_lut4_I2_O)        0.112     0.206 r  gpu/vs1/mul/bar_iz[16]_i_5/O
                         net (fo=1, routed)           0.000     0.206    gpu/vs1/mul/bar_iz[16]_i_5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.269 r  gpu/vs1/mul/bar_iz_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.269    gpu/vs1/mul_n_115
    SLICE_X32Y22         FDRE                                         r  gpu/vs1/bar_iz_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.819    -0.871    gpu/vs1/clk_40
    SLICE_X32Y22         FDRE                                         r  gpu/vs1/bar_iz_reg[19]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.218    -0.097    
    SLICE_X32Y22         FDRE (Hold_fdre_C_D)         0.105     0.008    gpu/vs1/bar_iz_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/bar2_iz_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.367ns (40.918%)  route 0.530ns (59.082%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.553    -0.628    gpu/clk_20
    SLICE_X33Y27         FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          0.168    -0.319    gpu/vs1/tmp_ei_mul2_reg[0]_0[8]
    SLICE_X33Y27         LUT5 (Prop_lut5_I2_O)        0.051    -0.268 r  gpu/vs1/e0_init_t1[19]_i_4/O
                         net (fo=100, routed)         0.362     0.094    gpu/vs1/mul/bar2_iz_dy_reg[0]
    SLICE_X29Y25         LUT4 (Prop_lut4_I2_O)        0.110     0.204 r  gpu/vs1/mul/bar2_iz[16]_i_7/O
                         net (fo=1, routed)           0.000     0.204    gpu/vs1/mul/bar2_iz[16]_i_7_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.269 r  gpu/vs1/mul/bar2_iz_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.269    gpu/vs1/mul_n_157
    SLICE_X29Y25         FDRE                                         r  gpu/vs1/bar2_iz_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.817    -0.873    gpu/vs1/clk_40
    SLICE_X29Y25         FDRE                                         r  gpu/vs1/bar2_iz_reg[17]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.218    -0.099    
    SLICE_X29Y25         FDRE (Hold_fdre_C_D)         0.105     0.006    gpu/vs1/bar2_iz_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/bar_iz_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.362ns (40.042%)  route 0.542ns (59.958%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.553    -0.628    gpu/clk_20
    SLICE_X33Y27         FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          0.181    -0.306    gpu/vs1/tmp_ei_mul2_reg[0]_0[8]
    SLICE_X33Y27         LUT5 (Prop_lut5_I2_O)        0.043    -0.263 r  gpu/vs1/bar_iy_dy[19]_i_2/O
                         net (fo=100, routed)         0.361     0.098    gpu/vs1/mul/bar_iz_dy_reg[0]
    SLICE_X32Y22         LUT4 (Prop_lut4_I2_O)        0.112     0.210 r  gpu/vs1/mul/bar_iz[16]_i_6/O
                         net (fo=1, routed)           0.000     0.210    gpu/vs1/mul/bar_iz[16]_i_6_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.276 r  gpu/vs1/mul/bar_iz_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.276    gpu/vs1/mul_n_116
    SLICE_X32Y22         FDRE                                         r  gpu/vs1/bar_iz_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.819    -0.871    gpu/vs1/clk_40
    SLICE_X32Y22         FDRE                                         r  gpu/vs1/bar_iz_reg[18]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.218    -0.097    
    SLICE_X32Y22         FDRE (Hold_fdre_C_D)         0.105     0.008    gpu/vs1/bar_iz_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/bar_iy_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.360ns (38.244%)  route 0.581ns (61.756%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.553    -0.628    gpu/clk_20
    SLICE_X33Y27         FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          0.181    -0.306    gpu/vs1/tmp_ei_mul2_reg[0]_0[8]
    SLICE_X33Y27         LUT5 (Prop_lut5_I2_O)        0.043    -0.263 r  gpu/vs1/bar_iy_dy[19]_i_2/O
                         net (fo=100, routed)         0.400     0.137    gpu/vs1/mul/bar_iz_dy_reg[0]
    SLICE_X34Y21         LUT4 (Prop_lut4_I2_O)        0.112     0.249 r  gpu/vs1/mul/bar_iy[16]_i_5/O
                         net (fo=1, routed)           0.000     0.249    gpu/vs1/mul/bar_iy[16]_i_5_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.313 r  gpu/vs1/mul/bar_iy_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.313    gpu/vs1/mul_n_95
    SLICE_X34Y21         FDRE                                         r  gpu/vs1/bar_iy_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.819    -0.871    gpu/vs1/clk_40
    SLICE_X34Y21         FDRE                                         r  gpu/vs1/bar_iy_reg[19]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.218    -0.097    
    SLICE_X34Y21         FDRE (Hold_fdre_C_D)         0.134     0.037    gpu/vs1/bar_iy_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/bar2_iy_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.365ns (40.024%)  route 0.547ns (59.976%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.553    -0.628    gpu/clk_20
    SLICE_X33Y27         FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          0.168    -0.319    gpu/vs1/tmp_ei_mul2_reg[0]_0[8]
    SLICE_X33Y27         LUT5 (Prop_lut5_I2_O)        0.051    -0.268 r  gpu/vs1/e0_init_t1[19]_i_4/O
                         net (fo=100, routed)         0.379     0.111    gpu/vs1/mul/bar2_iz_dy_reg[0]
    SLICE_X28Y23         LUT4 (Prop_lut4_I2_O)        0.110     0.221 r  gpu/vs1/mul/bar2_iy[4]_i_6/O
                         net (fo=1, routed)           0.000     0.221    gpu/vs1/mul/bar2_iy[4]_i_6_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.284 r  gpu/vs1/mul/bar2_iy_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.284    gpu/vs1/mul_n_123
    SLICE_X28Y23         FDRE                                         r  gpu/vs1/bar2_iy_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.818    -0.872    gpu/vs1/clk_40
    SLICE_X28Y23         FDRE                                         r  gpu/vs1/bar2_iy_reg[7]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.218    -0.098    
    SLICE_X28Y23         FDRE (Hold_fdre_C_D)         0.105     0.007    gpu/vs1/bar2_iy_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/bar_iz_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.359ns (39.235%)  route 0.556ns (60.765%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.553    -0.628    gpu/clk_20
    SLICE_X33Y27         FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          0.181    -0.306    gpu/vs1/tmp_ei_mul2_reg[0]_0[8]
    SLICE_X33Y27         LUT5 (Prop_lut5_I2_O)        0.043    -0.263 r  gpu/vs1/bar_iy_dy[19]_i_2/O
                         net (fo=100, routed)         0.375     0.112    gpu/vs1/mul/bar_iz_dy_reg[0]
    SLICE_X32Y20         LUT4 (Prop_lut4_I2_O)        0.112     0.224 r  gpu/vs1/mul/bar_iz[8]_i_6/O
                         net (fo=1, routed)           0.000     0.224    gpu/vs1/mul/bar_iz[8]_i_6_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.287 r  gpu/vs1/mul/bar_iz_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.287    gpu/vs1/mul_n_107
    SLICE_X32Y20         FDRE                                         r  gpu/vs1/bar_iz_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.821    -0.869    gpu/vs1/clk_40
    SLICE_X32Y20         FDRE                                         r  gpu/vs1/bar_iz_reg[11]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.218    -0.095    
    SLICE_X32Y20         FDRE (Hold_fdre_C_D)         0.105     0.010    gpu/vs1/bar_iz_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/bar2_iy_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.367ns (40.030%)  route 0.550ns (59.970%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.553    -0.628    gpu/clk_20
    SLICE_X33Y27         FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          0.168    -0.319    gpu/vs1/tmp_ei_mul2_reg[0]_0[8]
    SLICE_X33Y27         LUT5 (Prop_lut5_I2_O)        0.051    -0.268 r  gpu/vs1/e0_init_t1[19]_i_4/O
                         net (fo=100, routed)         0.382     0.113    gpu/vs1/mul/bar2_iz_dy_reg[0]
    SLICE_X28Y24         LUT4 (Prop_lut4_I2_O)        0.110     0.223 r  gpu/vs1/mul/bar2_iy[8]_i_8/O
                         net (fo=1, routed)           0.000     0.223    gpu/vs1/mul/bar2_iy[8]_i_8_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.288 r  gpu/vs1/mul/bar2_iy_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.288    gpu/vs1/mul_n_129
    SLICE_X28Y24         FDRE                                         r  gpu/vs1/bar2_iy_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.817    -0.873    gpu/vs1/clk_40
    SLICE_X28Y24         FDRE                                         r  gpu/vs1/bar2_iy_reg[9]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.218    -0.099    
    SLICE_X28Y24         FDRE (Hold_fdre_C_D)         0.105     0.006    gpu/vs1/bar2_iy_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.283    





---------------------------------------------------------------------------------------------------
From Clock:  clk_40_clk_wiz_0
  To Clock:  clk_40_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.559ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.559ns  (required time - arrival time)
  Source:                 gpu/raster1/tri_idx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/raster1/rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.352ns  (logic 2.201ns (17.819%)  route 10.151ns (82.181%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 23.445 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.553    -0.959    gpu/raster1/clk_40
    SLICE_X29Y20         FDRE                                         r  gpu/raster1/tri_idx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  gpu/raster1/tri_idx_reg/Q
                         net (fo=87, routed)          2.745     2.242    gpu/raster1/tri_idx_reg_n_0
    SLICE_X42Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.366 r  gpu/raster1/rgb[5]_i_453/O
                         net (fo=184, routed)         3.252     5.618    gpu/raster1/tex1/rgb[5]_i_105_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I3_O)        0.124     5.742 f  gpu/raster1/tex1/rgb[5]_i_564/O
                         net (fo=1, routed)           0.645     6.387    gpu/raster1/tex1/rgb[5]_i_564_n_0
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.124     6.511 f  gpu/raster1/tex1/rgb[5]_i_357/O
                         net (fo=1, routed)           0.000     6.511    gpu/raster1/tex1/rgb[5]_i_357_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     6.723 f  gpu/raster1/tex1/rgb_reg[5]_i_141/O
                         net (fo=1, routed)           0.000     6.723    gpu/raster1/tex1/rgb_reg[5]_i_141_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     6.817 f  gpu/raster1/tex1/rgb_reg[5]_i_54/O
                         net (fo=1, routed)           1.323     8.140    gpu/raster1/tex1_n_3
    SLICE_X45Y24         LUT6 (Prop_lut6_I1_O)        0.316     8.456 f  gpu/raster1/rgb[5]_i_22/O
                         net (fo=1, routed)           0.000     8.456    gpu/raster1/rgb[5]_i_22_n_0
    SLICE_X45Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     8.673 f  gpu/raster1/rgb_reg[5]_i_13/O
                         net (fo=1, routed)           0.000     8.673    gpu/raster1/rgb_reg[5]_i_13_n_0
    SLICE_X45Y24         MUXF8 (Prop_muxf8_I1_O)      0.094     8.767 f  gpu/raster1/rgb_reg[5]_i_8/O
                         net (fo=6, routed)           1.440    10.207    gpu/raster1/texel1
    SLICE_X32Y33         LUT6 (Prop_lut6_I0_O)        0.316    10.523 r  gpu/raster1/rgb[1]_i_4/O
                         net (fo=1, routed)           0.747    11.270    gpu/raster1/rgb[1]_i_4_n_0
    SLICE_X29Y33         LUT6 (Prop_lut6_I4_O)        0.124    11.394 r  gpu/raster1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    11.394    gpu/raster1/rgb[1]_i_1_n_0
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.440    23.445    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[1]/C
                         clock pessimism              0.564    24.008    
                         clock uncertainty           -0.087    23.921    
    SLICE_X29Y33         FDRE (Setup_fdre_C_D)        0.032    23.953    gpu/raster1/rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         23.953    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                 12.559    

Slack (MET) :             12.564ns  (required time - arrival time)
  Source:                 gpu/raster1/tri_idx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/raster1/rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.345ns  (logic 2.201ns (17.830%)  route 10.144ns (82.170%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 23.445 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.553    -0.959    gpu/raster1/clk_40
    SLICE_X29Y20         FDRE                                         r  gpu/raster1/tri_idx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  gpu/raster1/tri_idx_reg/Q
                         net (fo=87, routed)          2.745     2.242    gpu/raster1/tri_idx_reg_n_0
    SLICE_X42Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.366 r  gpu/raster1/rgb[5]_i_453/O
                         net (fo=184, routed)         3.252     5.618    gpu/raster1/tex1/rgb[5]_i_105_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I3_O)        0.124     5.742 r  gpu/raster1/tex1/rgb[5]_i_564/O
                         net (fo=1, routed)           0.645     6.387    gpu/raster1/tex1/rgb[5]_i_564_n_0
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.124     6.511 r  gpu/raster1/tex1/rgb[5]_i_357/O
                         net (fo=1, routed)           0.000     6.511    gpu/raster1/tex1/rgb[5]_i_357_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     6.723 r  gpu/raster1/tex1/rgb_reg[5]_i_141/O
                         net (fo=1, routed)           0.000     6.723    gpu/raster1/tex1/rgb_reg[5]_i_141_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     6.817 r  gpu/raster1/tex1/rgb_reg[5]_i_54/O
                         net (fo=1, routed)           1.323     8.140    gpu/raster1/tex1_n_3
    SLICE_X45Y24         LUT6 (Prop_lut6_I1_O)        0.316     8.456 r  gpu/raster1/rgb[5]_i_22/O
                         net (fo=1, routed)           0.000     8.456    gpu/raster1/rgb[5]_i_22_n_0
    SLICE_X45Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     8.673 r  gpu/raster1/rgb_reg[5]_i_13/O
                         net (fo=1, routed)           0.000     8.673    gpu/raster1/rgb_reg[5]_i_13_n_0
    SLICE_X45Y24         MUXF8 (Prop_muxf8_I1_O)      0.094     8.767 r  gpu/raster1/rgb_reg[5]_i_8/O
                         net (fo=6, routed)           1.477    10.245    gpu/raster1/texel1
    SLICE_X28Y33         LUT6 (Prop_lut6_I3_O)        0.316    10.561 r  gpu/raster1/rgb[3]_i_2/O
                         net (fo=1, routed)           0.701    11.262    gpu/raster1/rgb[3]_i_2_n_0
    SLICE_X29Y33         LUT6 (Prop_lut6_I0_O)        0.124    11.386 r  gpu/raster1/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    11.386    gpu/raster1/rgb[3]_i_1_n_0
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.440    23.445    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[3]/C
                         clock pessimism              0.564    24.008    
                         clock uncertainty           -0.087    23.921    
    SLICE_X29Y33         FDRE (Setup_fdre_C_D)        0.029    23.950    gpu/raster1/rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         23.950    
                         arrival time                         -11.386    
  -------------------------------------------------------------------
                         slack                                 12.564    

Slack (MET) :             12.813ns  (required time - arrival time)
  Source:                 gpu/raster1/tri_idx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/raster1/rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.099ns  (logic 2.201ns (18.191%)  route 9.898ns (81.809%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 23.446 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.553    -0.959    gpu/raster1/clk_40
    SLICE_X29Y20         FDRE                                         r  gpu/raster1/tri_idx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  gpu/raster1/tri_idx_reg/Q
                         net (fo=87, routed)          2.745     2.242    gpu/raster1/tri_idx_reg_n_0
    SLICE_X42Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.366 r  gpu/raster1/rgb[5]_i_453/O
                         net (fo=184, routed)         3.252     5.618    gpu/raster1/tex1/rgb[5]_i_105_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I3_O)        0.124     5.742 f  gpu/raster1/tex1/rgb[5]_i_564/O
                         net (fo=1, routed)           0.645     6.387    gpu/raster1/tex1/rgb[5]_i_564_n_0
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.124     6.511 f  gpu/raster1/tex1/rgb[5]_i_357/O
                         net (fo=1, routed)           0.000     6.511    gpu/raster1/tex1/rgb[5]_i_357_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     6.723 f  gpu/raster1/tex1/rgb_reg[5]_i_141/O
                         net (fo=1, routed)           0.000     6.723    gpu/raster1/tex1/rgb_reg[5]_i_141_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     6.817 f  gpu/raster1/tex1/rgb_reg[5]_i_54/O
                         net (fo=1, routed)           1.323     8.140    gpu/raster1/tex1_n_3
    SLICE_X45Y24         LUT6 (Prop_lut6_I1_O)        0.316     8.456 f  gpu/raster1/rgb[5]_i_22/O
                         net (fo=1, routed)           0.000     8.456    gpu/raster1/rgb[5]_i_22_n_0
    SLICE_X45Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     8.673 f  gpu/raster1/rgb_reg[5]_i_13/O
                         net (fo=1, routed)           0.000     8.673    gpu/raster1/rgb_reg[5]_i_13_n_0
    SLICE_X45Y24         MUXF8 (Prop_muxf8_I1_O)      0.094     8.767 f  gpu/raster1/rgb_reg[5]_i_8/O
                         net (fo=6, routed)           1.263    10.031    gpu/raster1/texel1
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.316    10.347 r  gpu/raster1/rgb[0]_i_2/O
                         net (fo=1, routed)           0.670    11.017    gpu/raster1/rgb[0]_i_2_n_0
    SLICE_X28Y34         LUT5 (Prop_lut5_I1_O)        0.124    11.141 r  gpu/raster1/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000    11.141    gpu/raster1/rgb[0]_i_1_n_0
    SLICE_X28Y34         FDRE                                         r  gpu/raster1/rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.441    23.446    gpu/raster1/clk_40
    SLICE_X28Y34         FDRE                                         r  gpu/raster1/rgb_reg[0]/C
                         clock pessimism              0.564    24.009    
                         clock uncertainty           -0.087    23.922    
    SLICE_X28Y34         FDRE (Setup_fdre_C_D)        0.031    23.953    gpu/raster1/rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         23.953    
                         arrival time                         -11.141    
  -------------------------------------------------------------------
                         slack                                 12.813    

Slack (MET) :             13.084ns  (required time - arrival time)
  Source:                 gpu/raster1/tri_idx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/raster1/rgb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.827ns  (logic 2.397ns (20.267%)  route 9.430ns (79.733%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 23.445 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.553    -0.959    gpu/raster1/clk_40
    SLICE_X29Y20         FDRE                                         r  gpu/raster1/tri_idx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  gpu/raster1/tri_idx_reg/Q
                         net (fo=87, routed)          2.745     2.242    gpu/raster1/tri_idx_reg_n_0
    SLICE_X42Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.366 r  gpu/raster1/rgb[5]_i_453/O
                         net (fo=184, routed)         3.252     5.618    gpu/raster1/tex1/rgb[5]_i_105_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I3_O)        0.124     5.742 r  gpu/raster1/tex1/rgb[5]_i_564/O
                         net (fo=1, routed)           0.645     6.387    gpu/raster1/tex1/rgb[5]_i_564_n_0
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.124     6.511 r  gpu/raster1/tex1/rgb[5]_i_357/O
                         net (fo=1, routed)           0.000     6.511    gpu/raster1/tex1/rgb[5]_i_357_n_0
    SLICE_X48Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     6.723 r  gpu/raster1/tex1/rgb_reg[5]_i_141/O
                         net (fo=1, routed)           0.000     6.723    gpu/raster1/tex1/rgb_reg[5]_i_141_n_0
    SLICE_X48Y15         MUXF8 (Prop_muxf8_I1_O)      0.094     6.817 r  gpu/raster1/tex1/rgb_reg[5]_i_54/O
                         net (fo=1, routed)           1.323     8.140    gpu/raster1/tex1_n_3
    SLICE_X45Y24         LUT6 (Prop_lut6_I1_O)        0.316     8.456 r  gpu/raster1/rgb[5]_i_22/O
                         net (fo=1, routed)           0.000     8.456    gpu/raster1/rgb[5]_i_22_n_0
    SLICE_X45Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     8.673 r  gpu/raster1/rgb_reg[5]_i_13/O
                         net (fo=1, routed)           0.000     8.673    gpu/raster1/rgb_reg[5]_i_13_n_0
    SLICE_X45Y24         MUXF8 (Prop_muxf8_I1_O)      0.094     8.767 r  gpu/raster1/rgb_reg[5]_i_8/O
                         net (fo=6, routed)           1.046     9.813    gpu/raster1/texel1
    SLICE_X32Y33         LUT5 (Prop_lut5_I3_O)        0.310    10.123 r  gpu/raster1/rgb[5]_i_3/O
                         net (fo=1, routed)           0.419    10.542    gpu/raster1/rgb[5]_i_3_n_0
    SLICE_X29Y33         LUT6 (Prop_lut6_I0_O)        0.326    10.868 r  gpu/raster1/rgb[5]_i_2/O
                         net (fo=1, routed)           0.000    10.868    gpu/raster1/rgb[5]_i_2_n_0
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.440    23.445    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[5]/C
                         clock pessimism              0.564    24.008    
                         clock uncertainty           -0.087    23.921    
    SLICE_X29Y33         FDRE (Setup_fdre_C_D)        0.031    23.952    gpu/raster1/rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         23.952    
                         arrival time                         -10.868    
  -------------------------------------------------------------------
                         slack                                 13.084    

Slack (MET) :             13.521ns  (required time - arrival time)
  Source:                 gpu/raster1/tri_idx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/raster1/rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.390ns  (logic 2.676ns (23.494%)  route 8.714ns (76.506%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 23.445 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.553    -0.959    gpu/raster1/clk_40
    SLICE_X29Y20         FDRE                                         r  gpu/raster1/tri_idx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  gpu/raster1/tri_idx_reg/Q
                         net (fo=87, routed)          2.893     2.391    gpu/raster1/tri_idx_reg_n_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I1_O)        0.150     2.541 r  gpu/raster1/rgb[5]_i_377/O
                         net (fo=122, routed)         2.588     5.128    gpu/raster1/tex0/u_[2]
    SLICE_X34Y42         LUT6 (Prop_lut6_I5_O)        0.332     5.460 f  gpu/raster1/tex0/rgb[5]_i_404/O
                         net (fo=1, routed)           0.826     6.286    gpu/raster1/tex0/rgb[5]_i_404_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I0_O)        0.124     6.410 f  gpu/raster1/tex0/rgb[5]_i_190/O
                         net (fo=1, routed)           0.000     6.410    gpu/raster1/tex0/rgb[5]_i_190_n_0
    SLICE_X33Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     6.622 f  gpu/raster1/tex0/rgb_reg[5]_i_74/O
                         net (fo=1, routed)           0.000     6.622    gpu/raster1/tex0/rgb_reg[5]_i_74_n_0
    SLICE_X33Y39         MUXF8 (Prop_muxf8_I1_O)      0.094     6.716 f  gpu/raster1/tex0/rgb_reg[5]_i_30/O
                         net (fo=1, routed)           1.286     8.002    gpu/raster1/tex0_n_6
    SLICE_X35Y33         LUT6 (Prop_lut6_I1_O)        0.316     8.318 f  gpu/raster1/rgb[5]_i_16/O
                         net (fo=1, routed)           0.000     8.318    gpu/raster1/rgb[5]_i_16_n_0
    SLICE_X35Y33         MUXF7 (Prop_muxf7_I1_O)      0.245     8.563 f  gpu/raster1/rgb_reg[5]_i_10/O
                         net (fo=1, routed)           0.000     8.563    gpu/raster1/rgb_reg[5]_i_10_n_0
    SLICE_X35Y33         MUXF8 (Prop_muxf8_I0_O)      0.104     8.667 f  gpu/raster1/rgb_reg[5]_i_6/O
                         net (fo=9, routed)           0.649     9.316    gpu/raster1/texel0
    SLICE_X32Y33         LUT4 (Prop_lut4_I1_O)        0.311     9.627 r  gpu/raster1/rgb[4]_i_2/O
                         net (fo=1, routed)           0.473    10.100    gpu/raster1/rgb[4]_i_2_n_0
    SLICE_X29Y33         LUT5 (Prop_lut5_I1_O)        0.332    10.432 r  gpu/raster1/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    10.432    gpu/raster1/rgb[4]_i_1_n_0
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.440    23.445    gpu/raster1/clk_40
    SLICE_X29Y33         FDRE                                         r  gpu/raster1/rgb_reg[4]/C
                         clock pessimism              0.564    24.008    
                         clock uncertainty           -0.087    23.921    
    SLICE_X29Y33         FDRE (Setup_fdre_C_D)        0.031    23.952    gpu/raster1/rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         23.952    
                         arrival time                         -10.432    
  -------------------------------------------------------------------
                         slack                                 13.521    

Slack (MET) :             13.763ns  (required time - arrival time)
  Source:                 gpu/raster1/tri_idx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/raster1/rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.147ns  (logic 2.473ns (22.186%)  route 8.674ns (77.814%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 23.446 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.553    -0.959    gpu/raster1/clk_40
    SLICE_X29Y20         FDRE                                         r  gpu/raster1/tri_idx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  gpu/raster1/tri_idx_reg/Q
                         net (fo=87, routed)          2.893     2.391    gpu/raster1/tri_idx_reg_n_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I1_O)        0.150     2.541 r  gpu/raster1/rgb[5]_i_377/O
                         net (fo=122, routed)         2.588     5.128    gpu/raster1/tex0/u_[2]
    SLICE_X34Y42         LUT6 (Prop_lut6_I5_O)        0.332     5.460 f  gpu/raster1/tex0/rgb[5]_i_404/O
                         net (fo=1, routed)           0.826     6.286    gpu/raster1/tex0/rgb[5]_i_404_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I0_O)        0.124     6.410 f  gpu/raster1/tex0/rgb[5]_i_190/O
                         net (fo=1, routed)           0.000     6.410    gpu/raster1/tex0/rgb[5]_i_190_n_0
    SLICE_X33Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     6.622 f  gpu/raster1/tex0/rgb_reg[5]_i_74/O
                         net (fo=1, routed)           0.000     6.622    gpu/raster1/tex0/rgb_reg[5]_i_74_n_0
    SLICE_X33Y39         MUXF8 (Prop_muxf8_I1_O)      0.094     6.716 f  gpu/raster1/tex0/rgb_reg[5]_i_30/O
                         net (fo=1, routed)           1.286     8.002    gpu/raster1/tex0_n_6
    SLICE_X35Y33         LUT6 (Prop_lut6_I1_O)        0.316     8.318 f  gpu/raster1/rgb[5]_i_16/O
                         net (fo=1, routed)           0.000     8.318    gpu/raster1/rgb[5]_i_16_n_0
    SLICE_X35Y33         MUXF7 (Prop_muxf7_I1_O)      0.245     8.563 f  gpu/raster1/rgb_reg[5]_i_10/O
                         net (fo=1, routed)           0.000     8.563    gpu/raster1/rgb_reg[5]_i_10_n_0
    SLICE_X35Y33         MUXF8 (Prop_muxf8_I0_O)      0.104     8.667 f  gpu/raster1/rgb_reg[5]_i_6/O
                         net (fo=9, routed)           0.653     9.320    gpu/raster1/texel0
    SLICE_X33Y33         LUT5 (Prop_lut5_I3_O)        0.316     9.636 r  gpu/raster1/rgb[2]_i_2/O
                         net (fo=1, routed)           0.428    10.064    gpu/raster1/rgb[2]_i_2_n_0
    SLICE_X28Y34         LUT5 (Prop_lut5_I1_O)        0.124    10.188 r  gpu/raster1/rgb[2]_i_1/O
                         net (fo=1, routed)           0.000    10.188    gpu/raster1/rgb[2]_i_1_n_0
    SLICE_X28Y34         FDRE                                         r  gpu/raster1/rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.441    23.446    gpu/raster1/clk_40
    SLICE_X28Y34         FDRE                                         r  gpu/raster1/rgb_reg[2]/C
                         clock pessimism              0.564    24.009    
                         clock uncertainty           -0.087    23.922    
    SLICE_X28Y34         FDRE (Setup_fdre_C_D)        0.029    23.951    gpu/raster1/rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         23.951    
                         arrival time                         -10.188    
  -------------------------------------------------------------------
                         slack                                 13.763    

Slack (MET) :             14.285ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/quo_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.397ns  (logic 1.744ns (16.773%)  route 8.653ns (83.227%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 23.449 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.564    -0.948    gpu/vs1/div2/clk_40
    SLICE_X30Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  gpu/vs1/div2/quo_reg[34]/Q
                         net (fo=3, routed)           0.972     0.542    gpu/vs1/div2/quo_reg_n_0_[34]
    SLICE_X31Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.666 f  gpu/vs1/div2/i[6]_i_10/O
                         net (fo=2, routed)           0.860     1.526    gpu/vs1/div2/i[6]_i_10_n_0
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.152     1.678 r  gpu/vs1/div2/i[6]_i_6__0/O
                         net (fo=1, routed)           1.047     2.725    gpu/vs1/div2/i[6]_i_6__0_n_0
    SLICE_X30Y2          LUT6 (Prop_lut6_I5_O)        0.348     3.073 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           0.843     3.916    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X30Y0          LUT4 (Prop_lut4_I0_O)        0.150     4.066 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          2.525     6.591    gpu/vs1/div2/state__1[1]
    SLICE_X5Y2           LUT6 (Prop_lut6_I1_O)        0.328     6.919 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.534     7.453    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X9Y1           LUT4 (Prop_lut4_I3_O)        0.124     7.577 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          1.873     9.450    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X32Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.444    23.449    gpu/vs1/div2/clk_40
    SLICE_X32Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[35]/C
                         clock pessimism              0.579    24.027    
                         clock uncertainty           -0.087    23.940    
    SLICE_X32Y8          FDRE (Setup_fdre_C_CE)      -0.205    23.735    gpu/vs1/div2/quo_reg[35]
  -------------------------------------------------------------------
                         required time                         23.735    
                         arrival time                          -9.450    
  -------------------------------------------------------------------
                         slack                                 14.285    

Slack (MET) :             14.285ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/quo_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.397ns  (logic 1.744ns (16.773%)  route 8.653ns (83.227%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 23.449 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.564    -0.948    gpu/vs1/div2/clk_40
    SLICE_X30Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  gpu/vs1/div2/quo_reg[34]/Q
                         net (fo=3, routed)           0.972     0.542    gpu/vs1/div2/quo_reg_n_0_[34]
    SLICE_X31Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.666 f  gpu/vs1/div2/i[6]_i_10/O
                         net (fo=2, routed)           0.860     1.526    gpu/vs1/div2/i[6]_i_10_n_0
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.152     1.678 r  gpu/vs1/div2/i[6]_i_6__0/O
                         net (fo=1, routed)           1.047     2.725    gpu/vs1/div2/i[6]_i_6__0_n_0
    SLICE_X30Y2          LUT6 (Prop_lut6_I5_O)        0.348     3.073 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           0.843     3.916    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X30Y0          LUT4 (Prop_lut4_I0_O)        0.150     4.066 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          2.525     6.591    gpu/vs1/div2/state__1[1]
    SLICE_X5Y2           LUT6 (Prop_lut6_I1_O)        0.328     6.919 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.534     7.453    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X9Y1           LUT4 (Prop_lut4_I3_O)        0.124     7.577 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          1.873     9.450    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X32Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.444    23.449    gpu/vs1/div2/clk_40
    SLICE_X32Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[36]/C
                         clock pessimism              0.579    24.027    
                         clock uncertainty           -0.087    23.940    
    SLICE_X32Y8          FDRE (Setup_fdre_C_CE)      -0.205    23.735    gpu/vs1/div2/quo_reg[36]
  -------------------------------------------------------------------
                         required time                         23.735    
                         arrival time                          -9.450    
  -------------------------------------------------------------------
                         slack                                 14.285    

Slack (MET) :             14.420ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/quo_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.324ns  (logic 1.744ns (16.893%)  route 8.580ns (83.107%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 23.449 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.564    -0.948    gpu/vs1/div2/clk_40
    SLICE_X30Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  gpu/vs1/div2/quo_reg[34]/Q
                         net (fo=3, routed)           0.972     0.542    gpu/vs1/div2/quo_reg_n_0_[34]
    SLICE_X31Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.666 f  gpu/vs1/div2/i[6]_i_10/O
                         net (fo=2, routed)           0.860     1.526    gpu/vs1/div2/i[6]_i_10_n_0
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.152     1.678 r  gpu/vs1/div2/i[6]_i_6__0/O
                         net (fo=1, routed)           1.047     2.725    gpu/vs1/div2/i[6]_i_6__0_n_0
    SLICE_X30Y2          LUT6 (Prop_lut6_I5_O)        0.348     3.073 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           0.843     3.916    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X30Y0          LUT4 (Prop_lut4_I0_O)        0.150     4.066 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          2.525     6.591    gpu/vs1/div2/state__1[1]
    SLICE_X5Y2           LUT6 (Prop_lut6_I1_O)        0.328     6.919 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.534     7.453    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X9Y1           LUT4 (Prop_lut4_I3_O)        0.124     7.577 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          1.799     9.377    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X30Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.444    23.449    gpu/vs1/div2/clk_40
    SLICE_X30Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[33]/C
                         clock pessimism              0.604    24.052    
                         clock uncertainty           -0.087    23.965    
    SLICE_X30Y8          FDRE (Setup_fdre_C_CE)      -0.169    23.796    gpu/vs1/div2/quo_reg[33]
  -------------------------------------------------------------------
                         required time                         23.796    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                 14.420    

Slack (MET) :             14.420ns  (required time - arrival time)
  Source:                 gpu/vs1/div2/quo_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/quo_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.324ns  (logic 1.744ns (16.893%)  route 8.580ns (83.107%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 23.449 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.564    -0.948    gpu/vs1/div2/clk_40
    SLICE_X30Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  gpu/vs1/div2/quo_reg[34]/Q
                         net (fo=3, routed)           0.972     0.542    gpu/vs1/div2/quo_reg_n_0_[34]
    SLICE_X31Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.666 f  gpu/vs1/div2/i[6]_i_10/O
                         net (fo=2, routed)           0.860     1.526    gpu/vs1/div2/i[6]_i_10_n_0
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.152     1.678 r  gpu/vs1/div2/i[6]_i_6__0/O
                         net (fo=1, routed)           1.047     2.725    gpu/vs1/div2/i[6]_i_6__0_n_0
    SLICE_X30Y2          LUT6 (Prop_lut6_I5_O)        0.348     3.073 r  gpu/vs1/div2/i[6]_i_2__0/O
                         net (fo=9, routed)           0.843     3.916    gpu/vs1/div2/i[6]_i_2__0_n_0
    SLICE_X30Y0          LUT4 (Prop_lut4_I0_O)        0.150     4.066 r  gpu/vs1/div2/acc[39]_i_1/O
                         net (fo=42, routed)          2.525     6.591    gpu/vs1/div2/state__1[1]
    SLICE_X5Y2           LUT6 (Prop_lut6_I1_O)        0.328     6.919 r  gpu/vs1/div2/quo[38]_i_6/O
                         net (fo=1, routed)           0.534     7.453    gpu/vs1/div2/quo[38]_i_6_n_0
    SLICE_X9Y1           LUT4 (Prop_lut4_I3_O)        0.124     7.577 r  gpu/vs1/div2/quo[38]_i_1/O
                         net (fo=39, routed)          1.799     9.377    gpu/vs1/div2/quo[38]_i_1_n_0
    SLICE_X30Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.444    23.449    gpu/vs1/div2/clk_40
    SLICE_X30Y8          FDRE                                         r  gpu/vs1/div2/quo_reg[34]/C
                         clock pessimism              0.604    24.052    
                         clock uncertainty           -0.087    23.965    
    SLICE_X30Y8          FDRE (Setup_fdre_C_CE)      -0.169    23.796    gpu/vs1/div2/quo_reg[34]
  -------------------------------------------------------------------
                         required time                         23.796    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                 14.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 gpu/vs1/y_screen_v2_buff2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/y_screen_v2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.190ns (68.075%)  route 0.089ns (31.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.593    -0.588    gpu/vs1/clk_40
    SLICE_X7Y5           FDRE                                         r  gpu/vs1/y_screen_v2_buff2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  gpu/vs1/y_screen_v2_buff2_reg[4]/Q
                         net (fo=1, routed)           0.089    -0.358    gpu/vs1/y_screen_v2_buff2[4]
    SLICE_X6Y5           LUT3 (Prop_lut3_I2_O)        0.049    -0.309 r  gpu/vs1/y_screen_v2[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    gpu/vs1/y_screen_v2[4]_i_1_n_0
    SLICE_X6Y5           FDRE                                         r  gpu/vs1/y_screen_v2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.864    -0.826    gpu/vs1/clk_40
    SLICE_X6Y5           FDRE                                         r  gpu/vs1/y_screen_v2_reg[4]/C
                         clock pessimism              0.250    -0.575    
                         clock uncertainty            0.087    -0.488    
    SLICE_X6Y5           FDRE (Hold_fdre_C_D)         0.131    -0.357    gpu/vs1/y_screen_v2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 gpu/vs1/w_clip_v1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div_b_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.203%)  route 0.099ns (34.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.584    -0.597    gpu/vs1/clk_40
    SLICE_X4Y29          FDRE                                         r  gpu/vs1/w_clip_v1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  gpu/vs1/w_clip_v1_reg[15]/Q
                         net (fo=1, routed)           0.099    -0.357    gpu/vs1/in130
    SLICE_X6Y30          LUT6 (Prop_lut6_I3_O)        0.045    -0.312 r  gpu/vs1/div_b[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    gpu/vs1/div_b[23]
    SLICE_X6Y30          FDRE                                         r  gpu/vs1/div_b_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.854    -0.836    gpu/vs1/clk_40
    SLICE_X6Y30          FDRE                                         r  gpu/vs1/div_b_reg[23]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.087    -0.495    
    SLICE_X6Y30          FDRE (Hold_fdre_C_D)         0.121    -0.374    gpu/vs1/div_b_reg[23]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 gpu/vs1/div2/acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/acc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.463%)  route 0.071ns (27.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.596    -0.585    gpu/vs1/div2/clk_40
    SLICE_X1Y1           FDRE                                         r  gpu/vs1/div2/acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  gpu/vs1/div2/acc_reg[15]/Q
                         net (fo=5, routed)           0.071    -0.374    gpu/vs1/div2/acc_reg_n_0_[15]
    SLICE_X0Y1           LUT4 (Prop_lut4_I1_O)        0.045    -0.329 r  gpu/vs1/div2/acc[16]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.329    gpu/vs1/div2/acc[16]
    SLICE_X0Y1           FDRE                                         r  gpu/vs1/div2/acc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.867    -0.823    gpu/vs1/div2/clk_40
    SLICE_X0Y1           FDRE                                         r  gpu/vs1/div2/acc_reg[16]/C
                         clock pessimism              0.250    -0.572    
                         clock uncertainty            0.087    -0.485    
    SLICE_X0Y1           FDRE (Hold_fdre_C_D)         0.091    -0.394    gpu/vs1/div2/acc_reg[16]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 gpu/vs1/e0_init_t1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/raster1/e0_t1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.889%)  route 0.101ns (35.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.562    -0.619    gpu/vs1/clk_40
    SLICE_X9Y13          FDRE                                         r  gpu/vs1/e0_init_t1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  gpu/vs1/e0_init_t1_reg[0]/Q
                         net (fo=3, routed)           0.101    -0.378    gpu/vs1/e0_init_t1[0]
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.045    -0.333 r  gpu/vs1/e0_t1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    gpu/raster1/e0_t1_reg[19]_0[0]
    SLICE_X8Y13          FDRE                                         r  gpu/raster1/e0_t1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.831    -0.859    gpu/raster1/clk_40
    SLICE_X8Y13          FDRE                                         r  gpu/raster1/e0_t1_reg[0]/C
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.087    -0.519    
    SLICE_X8Y13          FDRE (Hold_fdre_C_D)         0.120    -0.399    gpu/raster1/e0_t1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 gpu/vs1/denom2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/mul_b_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.915%)  route 0.114ns (38.085%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.596    -0.585    gpu/vs1/clk_40
    SLICE_X3Y2           FDRE                                         r  gpu/vs1/denom2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  gpu/vs1/denom2_reg[17]/Q
                         net (fo=1, routed)           0.114    -0.330    gpu/vs1/denom2[17]
    SLICE_X2Y0           LUT6 (Prop_lut6_I2_O)        0.045    -0.285 r  gpu/vs1/mul_b[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    gpu/vs1/mul_b[17]_i_1_n_0
    SLICE_X2Y0           FDRE                                         r  gpu/vs1/mul_b_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.867    -0.823    gpu/vs1/clk_40
    SLICE_X2Y0           FDRE                                         r  gpu/vs1/mul_b_reg[17]/C
                         clock pessimism              0.253    -0.569    
                         clock uncertainty            0.087    -0.482    
    SLICE_X2Y0           FDRE (Hold_fdre_C_D)         0.121    -0.361    gpu/vs1/mul_b_reg[17]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 gpu/vs1/div1/quo_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div1/val_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.558    -0.623    gpu/vs1/div1/clk_40
    SLICE_X9Y30          FDRE                                         r  gpu/vs1/div1/quo_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  gpu/vs1/div1/quo_reg[14]/Q
                         net (fo=6, routed)           0.111    -0.371    gpu/vs1/div1/quo_reg_n_0_[14]
    SLICE_X8Y30          LUT6 (Prop_lut6_I1_O)        0.045    -0.326 r  gpu/vs1/div1/val[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    gpu/vs1/div1/val0_in[14]
    SLICE_X8Y30          FDRE                                         r  gpu/vs1/div1/val_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.826    -0.864    gpu/vs1/div1/clk_40
    SLICE_X8Y30          FDRE                                         r  gpu/vs1/div1/val_reg[14]/C
                         clock pessimism              0.253    -0.610    
                         clock uncertainty            0.087    -0.523    
    SLICE_X8Y30          FDRE (Hold_fdre_C_D)         0.120    -0.403    gpu/vs1/div1/val_reg[14]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 gpu/vs1/div2/acc_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div2/acc_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.853%)  route 0.115ns (38.147%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.596    -0.585    gpu/vs1/div2/clk_40
    SLICE_X1Y2           FDRE                                         r  gpu/vs1/div2/acc_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  gpu/vs1/div2/acc_reg[21]/Q
                         net (fo=5, routed)           0.115    -0.330    gpu/vs1/div2/acc_reg_n_0_[21]
    SLICE_X2Y2           LUT4 (Prop_lut4_I1_O)        0.045    -0.285 r  gpu/vs1/div2/acc[22]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.285    gpu/vs1/div2/acc[22]
    SLICE_X2Y2           FDRE                                         r  gpu/vs1/div2/acc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.867    -0.823    gpu/vs1/div2/clk_40
    SLICE_X2Y2           FDRE                                         r  gpu/vs1/div2/acc_reg[22]/C
                         clock pessimism              0.253    -0.569    
                         clock uncertainty            0.087    -0.482    
    SLICE_X2Y2           FDRE (Hold_fdre_C_D)         0.120    -0.362    gpu/vs1/div2/acc_reg[22]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 gpu/vs1/mul_a_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/mul/p_a_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.566    -0.615    gpu/vs1/clk_40
    SLICE_X11Y4          FDRE                                         r  gpu/vs1/mul_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  gpu/vs1/mul_a_reg[4]/Q
                         net (fo=1, routed)           0.110    -0.364    gpu/vs1/mul/p_a_reg[21]_0[2]
    SLICE_X11Y3          FDRE                                         r  gpu/vs1/mul/p_a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.836    -0.854    gpu/vs1/mul/clk_40
    SLICE_X11Y3          FDRE                                         r  gpu/vs1/mul/p_a_reg[4]/C
                         clock pessimism              0.254    -0.599    
                         clock uncertainty            0.087    -0.512    
    SLICE_X11Y3          FDRE (Hold_fdre_C_D)         0.070    -0.442    gpu/vs1/mul/p_a_reg[4]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 gpu/vs1/div2/val_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/denom_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.737%)  route 0.126ns (47.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.595    -0.586    gpu/vs1/div2/clk_40
    SLICE_X1Y3           FDRE                                         r  gpu/vs1/div2/val_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  gpu/vs1/div2/val_reg[16]/Q
                         net (fo=2, routed)           0.126    -0.319    gpu/vs1/div2_result[16]
    SLICE_X4Y3           FDRE                                         r  gpu/vs1/denom_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.864    -0.826    gpu/vs1/clk_40
    SLICE_X4Y3           FDRE                                         r  gpu/vs1/denom_reg[16]/C
                         clock pessimism              0.274    -0.551    
                         clock uncertainty            0.087    -0.464    
    SLICE_X4Y3           FDRE (Hold_fdre_C_D)         0.066    -0.398    gpu/vs1/denom_reg[16]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 gpu/vs1/w_clip_v0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            gpu/vs1/div_b_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.915%)  route 0.114ns (38.085%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.588    -0.593    gpu/vs1/clk_40
    SLICE_X7Y33          FDRE                                         r  gpu/vs1/w_clip_v0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  gpu/vs1/w_clip_v0_reg[11]/Q
                         net (fo=1, routed)           0.114    -0.338    gpu/vs1/w_clip_v0_reg_n_0_[11]
    SLICE_X6Y31          LUT6 (Prop_lut6_I5_O)        0.045    -0.293 r  gpu/vs1/div_b[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    gpu/vs1/div_b[19]
    SLICE_X6Y31          FDRE                                         r  gpu/vs1/div_b_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.855    -0.835    gpu/vs1/clk_40
    SLICE_X6Y31          FDRE                                         r  gpu/vs1/div_b_reg[19]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.087    -0.494    
    SLICE_X6Y31          FDRE (Hold_fdre_C_D)         0.121    -0.373    gpu/vs1/div_b_reg[19]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.080    





---------------------------------------------------------------------------------------------------
From Clock:  clk_20_clk_wiz_0_1
  To Clock:  clk_40_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.741ns  (required time - arrival time)
  Source:                 gpu/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/mul_b_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 1.014ns (11.627%)  route 7.707ns (88.373%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 23.524 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.552    -0.960    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  gpu/x_reg[8]/Q
                         net (fo=11, routed)          1.245     0.804    gpu/vs1/x_screen_v3_reg[0]_0[8]
    SLICE_X38Y27         LUT5 (Prop_lut5_I0_O)        0.124     0.928 f  gpu/vs1/intensity[1]_i_3/O
                         net (fo=2, routed)           0.996     1.924    gpu/vs1/intensity[1]_i_3_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.048 f  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8/O
                         net (fo=1, routed)           0.845     2.893    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I3_O)        0.124     3.017 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_3/O
                         net (fo=3, routed)           1.735     4.751    gpu/vs1/mul/mul_b_reg[0]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.124     4.875 r  gpu/vs1/mul/mul_a[21]_i_1/O
                         net (fo=42, routed)          2.886     7.762    gpu/vs1/mul_n_0
    SLICE_X3Y3           FDRE                                         r  gpu/vs1/mul_b_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.519    23.524    gpu/vs1/clk_40
    SLICE_X3Y3           FDRE                                         r  gpu/vs1/mul_b_reg[2]/C
                         clock pessimism              0.398    23.922    
                         clock uncertainty           -0.214    23.708    
    SLICE_X3Y3           FDRE (Setup_fdre_C_CE)      -0.205    23.503    gpu/vs1/mul_b_reg[2]
  -------------------------------------------------------------------
                         required time                         23.503    
                         arrival time                          -7.762    
  -------------------------------------------------------------------
                         slack                                 15.741    

Slack (MET) :             15.741ns  (required time - arrival time)
  Source:                 gpu/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/mul_b_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 1.014ns (11.627%)  route 7.707ns (88.373%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 23.524 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.552    -0.960    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  gpu/x_reg[8]/Q
                         net (fo=11, routed)          1.245     0.804    gpu/vs1/x_screen_v3_reg[0]_0[8]
    SLICE_X38Y27         LUT5 (Prop_lut5_I0_O)        0.124     0.928 f  gpu/vs1/intensity[1]_i_3/O
                         net (fo=2, routed)           0.996     1.924    gpu/vs1/intensity[1]_i_3_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.048 f  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8/O
                         net (fo=1, routed)           0.845     2.893    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I3_O)        0.124     3.017 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_3/O
                         net (fo=3, routed)           1.735     4.751    gpu/vs1/mul/mul_b_reg[0]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.124     4.875 r  gpu/vs1/mul/mul_a[21]_i_1/O
                         net (fo=42, routed)          2.886     7.762    gpu/vs1/mul_n_0
    SLICE_X3Y3           FDRE                                         r  gpu/vs1/mul_b_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.519    23.524    gpu/vs1/clk_40
    SLICE_X3Y3           FDRE                                         r  gpu/vs1/mul_b_reg[4]/C
                         clock pessimism              0.398    23.922    
                         clock uncertainty           -0.214    23.708    
    SLICE_X3Y3           FDRE (Setup_fdre_C_CE)      -0.205    23.503    gpu/vs1/mul_b_reg[4]
  -------------------------------------------------------------------
                         required time                         23.503    
                         arrival time                          -7.762    
  -------------------------------------------------------------------
                         slack                                 15.741    

Slack (MET) :             15.741ns  (required time - arrival time)
  Source:                 gpu/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/mul_b_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 1.014ns (11.627%)  route 7.707ns (88.373%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 23.524 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.552    -0.960    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  gpu/x_reg[8]/Q
                         net (fo=11, routed)          1.245     0.804    gpu/vs1/x_screen_v3_reg[0]_0[8]
    SLICE_X38Y27         LUT5 (Prop_lut5_I0_O)        0.124     0.928 f  gpu/vs1/intensity[1]_i_3/O
                         net (fo=2, routed)           0.996     1.924    gpu/vs1/intensity[1]_i_3_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.048 f  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8/O
                         net (fo=1, routed)           0.845     2.893    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I3_O)        0.124     3.017 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_3/O
                         net (fo=3, routed)           1.735     4.751    gpu/vs1/mul/mul_b_reg[0]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.124     4.875 r  gpu/vs1/mul/mul_a[21]_i_1/O
                         net (fo=42, routed)          2.886     7.762    gpu/vs1/mul_n_0
    SLICE_X3Y3           FDRE                                         r  gpu/vs1/mul_b_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.519    23.524    gpu/vs1/clk_40
    SLICE_X3Y3           FDRE                                         r  gpu/vs1/mul_b_reg[5]/C
                         clock pessimism              0.398    23.922    
                         clock uncertainty           -0.214    23.708    
    SLICE_X3Y3           FDRE (Setup_fdre_C_CE)      -0.205    23.503    gpu/vs1/mul_b_reg[5]
  -------------------------------------------------------------------
                         required time                         23.503    
                         arrival time                          -7.762    
  -------------------------------------------------------------------
                         slack                                 15.741    

Slack (MET) :             15.741ns  (required time - arrival time)
  Source:                 gpu/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/mul_b_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 1.014ns (11.627%)  route 7.707ns (88.373%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 23.524 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.552    -0.960    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  gpu/x_reg[8]/Q
                         net (fo=11, routed)          1.245     0.804    gpu/vs1/x_screen_v3_reg[0]_0[8]
    SLICE_X38Y27         LUT5 (Prop_lut5_I0_O)        0.124     0.928 f  gpu/vs1/intensity[1]_i_3/O
                         net (fo=2, routed)           0.996     1.924    gpu/vs1/intensity[1]_i_3_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.048 f  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8/O
                         net (fo=1, routed)           0.845     2.893    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I3_O)        0.124     3.017 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_3/O
                         net (fo=3, routed)           1.735     4.751    gpu/vs1/mul/mul_b_reg[0]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.124     4.875 r  gpu/vs1/mul/mul_a[21]_i_1/O
                         net (fo=42, routed)          2.886     7.762    gpu/vs1/mul_n_0
    SLICE_X3Y3           FDRE                                         r  gpu/vs1/mul_b_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.519    23.524    gpu/vs1/clk_40
    SLICE_X3Y3           FDRE                                         r  gpu/vs1/mul_b_reg[6]/C
                         clock pessimism              0.398    23.922    
                         clock uncertainty           -0.214    23.708    
    SLICE_X3Y3           FDRE (Setup_fdre_C_CE)      -0.205    23.503    gpu/vs1/mul_b_reg[6]
  -------------------------------------------------------------------
                         required time                         23.503    
                         arrival time                          -7.762    
  -------------------------------------------------------------------
                         slack                                 15.741    

Slack (MET) :             15.899ns  (required time - arrival time)
  Source:                 gpu/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/mul_b_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.565ns  (logic 1.014ns (11.839%)  route 7.551ns (88.161%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 23.525 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.552    -0.960    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  gpu/x_reg[8]/Q
                         net (fo=11, routed)          1.245     0.804    gpu/vs1/x_screen_v3_reg[0]_0[8]
    SLICE_X38Y27         LUT5 (Prop_lut5_I0_O)        0.124     0.928 f  gpu/vs1/intensity[1]_i_3/O
                         net (fo=2, routed)           0.996     1.924    gpu/vs1/intensity[1]_i_3_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.048 f  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8/O
                         net (fo=1, routed)           0.845     2.893    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I3_O)        0.124     3.017 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_3/O
                         net (fo=3, routed)           1.735     4.751    gpu/vs1/mul/mul_b_reg[0]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.124     4.875 r  gpu/vs1/mul/mul_a[21]_i_1/O
                         net (fo=42, routed)          2.730     7.605    gpu/vs1/mul_n_0
    SLICE_X3Y0           FDRE                                         r  gpu/vs1/mul_b_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.520    23.525    gpu/vs1/clk_40
    SLICE_X3Y0           FDRE                                         r  gpu/vs1/mul_b_reg[13]/C
                         clock pessimism              0.398    23.923    
                         clock uncertainty           -0.214    23.709    
    SLICE_X3Y0           FDRE (Setup_fdre_C_CE)      -0.205    23.504    gpu/vs1/mul_b_reg[13]
  -------------------------------------------------------------------
                         required time                         23.504    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                 15.899    

Slack (MET) :             15.899ns  (required time - arrival time)
  Source:                 gpu/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/mul_b_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.565ns  (logic 1.014ns (11.839%)  route 7.551ns (88.161%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 23.525 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.552    -0.960    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  gpu/x_reg[8]/Q
                         net (fo=11, routed)          1.245     0.804    gpu/vs1/x_screen_v3_reg[0]_0[8]
    SLICE_X38Y27         LUT5 (Prop_lut5_I0_O)        0.124     0.928 f  gpu/vs1/intensity[1]_i_3/O
                         net (fo=2, routed)           0.996     1.924    gpu/vs1/intensity[1]_i_3_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.048 f  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8/O
                         net (fo=1, routed)           0.845     2.893    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I3_O)        0.124     3.017 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_3/O
                         net (fo=3, routed)           1.735     4.751    gpu/vs1/mul/mul_b_reg[0]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.124     4.875 r  gpu/vs1/mul/mul_a[21]_i_1/O
                         net (fo=42, routed)          2.730     7.605    gpu/vs1/mul_n_0
    SLICE_X3Y0           FDRE                                         r  gpu/vs1/mul_b_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.520    23.525    gpu/vs1/clk_40
    SLICE_X3Y0           FDRE                                         r  gpu/vs1/mul_b_reg[15]/C
                         clock pessimism              0.398    23.923    
                         clock uncertainty           -0.214    23.709    
    SLICE_X3Y0           FDRE (Setup_fdre_C_CE)      -0.205    23.504    gpu/vs1/mul_b_reg[15]
  -------------------------------------------------------------------
                         required time                         23.504    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                 15.899    

Slack (MET) :             15.899ns  (required time - arrival time)
  Source:                 gpu/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/mul_b_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.565ns  (logic 1.014ns (11.839%)  route 7.551ns (88.161%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 23.525 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.552    -0.960    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  gpu/x_reg[8]/Q
                         net (fo=11, routed)          1.245     0.804    gpu/vs1/x_screen_v3_reg[0]_0[8]
    SLICE_X38Y27         LUT5 (Prop_lut5_I0_O)        0.124     0.928 f  gpu/vs1/intensity[1]_i_3/O
                         net (fo=2, routed)           0.996     1.924    gpu/vs1/intensity[1]_i_3_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.048 f  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8/O
                         net (fo=1, routed)           0.845     2.893    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I3_O)        0.124     3.017 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_3/O
                         net (fo=3, routed)           1.735     4.751    gpu/vs1/mul/mul_b_reg[0]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.124     4.875 r  gpu/vs1/mul/mul_a[21]_i_1/O
                         net (fo=42, routed)          2.730     7.605    gpu/vs1/mul_n_0
    SLICE_X3Y0           FDRE                                         r  gpu/vs1/mul_b_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.520    23.525    gpu/vs1/clk_40
    SLICE_X3Y0           FDRE                                         r  gpu/vs1/mul_b_reg[18]/C
                         clock pessimism              0.398    23.923    
                         clock uncertainty           -0.214    23.709    
    SLICE_X3Y0           FDRE (Setup_fdre_C_CE)      -0.205    23.504    gpu/vs1/mul_b_reg[18]
  -------------------------------------------------------------------
                         required time                         23.504    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                 15.899    

Slack (MET) :             15.899ns  (required time - arrival time)
  Source:                 gpu/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/mul_b_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.565ns  (logic 1.014ns (11.839%)  route 7.551ns (88.161%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 23.525 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.552    -0.960    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  gpu/x_reg[8]/Q
                         net (fo=11, routed)          1.245     0.804    gpu/vs1/x_screen_v3_reg[0]_0[8]
    SLICE_X38Y27         LUT5 (Prop_lut5_I0_O)        0.124     0.928 f  gpu/vs1/intensity[1]_i_3/O
                         net (fo=2, routed)           0.996     1.924    gpu/vs1/intensity[1]_i_3_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.048 f  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8/O
                         net (fo=1, routed)           0.845     2.893    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I3_O)        0.124     3.017 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_3/O
                         net (fo=3, routed)           1.735     4.751    gpu/vs1/mul/mul_b_reg[0]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.124     4.875 r  gpu/vs1/mul/mul_a[21]_i_1/O
                         net (fo=42, routed)          2.730     7.605    gpu/vs1/mul_n_0
    SLICE_X3Y0           FDRE                                         r  gpu/vs1/mul_b_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.520    23.525    gpu/vs1/clk_40
    SLICE_X3Y0           FDRE                                         r  gpu/vs1/mul_b_reg[3]/C
                         clock pessimism              0.398    23.923    
                         clock uncertainty           -0.214    23.709    
    SLICE_X3Y0           FDRE (Setup_fdre_C_CE)      -0.205    23.504    gpu/vs1/mul_b_reg[3]
  -------------------------------------------------------------------
                         required time                         23.504    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                 15.899    

Slack (MET) :             15.935ns  (required time - arrival time)
  Source:                 gpu/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/mul_b_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.565ns  (logic 1.014ns (11.839%)  route 7.551ns (88.161%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 23.525 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.552    -0.960    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  gpu/x_reg[8]/Q
                         net (fo=11, routed)          1.245     0.804    gpu/vs1/x_screen_v3_reg[0]_0[8]
    SLICE_X38Y27         LUT5 (Prop_lut5_I0_O)        0.124     0.928 f  gpu/vs1/intensity[1]_i_3/O
                         net (fo=2, routed)           0.996     1.924    gpu/vs1/intensity[1]_i_3_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.048 f  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8/O
                         net (fo=1, routed)           0.845     2.893    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I3_O)        0.124     3.017 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_3/O
                         net (fo=3, routed)           1.735     4.751    gpu/vs1/mul/mul_b_reg[0]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.124     4.875 r  gpu/vs1/mul/mul_a[21]_i_1/O
                         net (fo=42, routed)          2.730     7.605    gpu/vs1/mul_n_0
    SLICE_X2Y0           FDRE                                         r  gpu/vs1/mul_b_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.520    23.525    gpu/vs1/clk_40
    SLICE_X2Y0           FDRE                                         r  gpu/vs1/mul_b_reg[16]/C
                         clock pessimism              0.398    23.923    
                         clock uncertainty           -0.214    23.709    
    SLICE_X2Y0           FDRE (Setup_fdre_C_CE)      -0.169    23.540    gpu/vs1/mul_b_reg[16]
  -------------------------------------------------------------------
                         required time                         23.540    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                 15.935    

Slack (MET) :             15.935ns  (required time - arrival time)
  Source:                 gpu/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/mul_b_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_clk_wiz_0_1 rise@25.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.565ns  (logic 1.014ns (11.839%)  route 7.551ns (88.161%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 23.525 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.552    -0.960    gpu/clk_20
    SLICE_X38Y20         FDRE                                         r  gpu/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  gpu/x_reg[8]/Q
                         net (fo=11, routed)          1.245     0.804    gpu/vs1/x_screen_v3_reg[0]_0[8]
    SLICE_X38Y27         LUT5 (Prop_lut5_I0_O)        0.124     0.928 f  gpu/vs1/intensity[1]_i_3/O
                         net (fo=2, routed)           0.996     1.924    gpu/vs1/intensity[1]_i_3_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.048 f  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8/O
                         net (fo=1, routed)           0.845     2.893    gpu/vs1/FSM_onehot_state_ei_frame[50]_i_8_n_0
    SLICE_X31Y28         LUT4 (Prop_lut4_I3_O)        0.124     3.017 r  gpu/vs1/FSM_onehot_state_ei_frame[50]_i_3/O
                         net (fo=3, routed)           1.735     4.751    gpu/vs1/mul/mul_b_reg[0]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.124     4.875 r  gpu/vs1/mul/mul_a[21]_i_1/O
                         net (fo=42, routed)          2.730     7.605    gpu/vs1/mul_n_0
    SLICE_X2Y0           FDRE                                         r  gpu/vs1/mul_b_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    20.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.914    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    22.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.520    23.525    gpu/vs1/clk_40
    SLICE_X2Y0           FDRE                                         r  gpu/vs1/mul_b_reg[17]/C
                         clock pessimism              0.398    23.923    
                         clock uncertainty           -0.214    23.709    
    SLICE_X2Y0           FDRE (Setup_fdre_C_CE)      -0.169    23.540    gpu/vs1/mul_b_reg[17]
  -------------------------------------------------------------------
                         required time                         23.540    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                 15.935    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/bar2_iy_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.359ns (42.990%)  route 0.476ns (57.010%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.553    -0.628    gpu/clk_20
    SLICE_X33Y27         FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          0.181    -0.306    gpu/vs1/tmp_ei_mul2_reg[0]_0[8]
    SLICE_X33Y27         LUT5 (Prop_lut5_I2_O)        0.043    -0.263 r  gpu/vs1/bar_iy_dy[19]_i_2/O
                         net (fo=100, routed)         0.295     0.032    gpu/vs1/mul/bar_iz_dy_reg[0]
    SLICE_X28Y26         LUT4 (Prop_lut4_I2_O)        0.112     0.144 r  gpu/vs1/mul/bar2_iy[16]_i_5/O
                         net (fo=1, routed)           0.000     0.144    gpu/vs1/mul/bar2_iy[16]_i_5_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.207 r  gpu/vs1/mul/bar2_iy_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.207    gpu/vs1/mul_n_135
    SLICE_X28Y26         FDRE                                         r  gpu/vs1/bar2_iy_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.818    -0.872    gpu/vs1/clk_40
    SLICE_X28Y26         FDRE                                         r  gpu/vs1/bar2_iy_reg[19]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.214    -0.102    
    SLICE_X28Y26         FDRE (Hold_fdre_C_D)         0.105     0.003    gpu/vs1/bar2_iy_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 gpu/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/state_ei_line_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.271ns (31.592%)  route 0.587ns (68.408%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.554    -0.627    gpu/clk_20
    SLICE_X39Y20         FDRE                                         r  gpu/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.128    -0.499 r  gpu/x_reg[4]/Q
                         net (fo=6, routed)           0.133    -0.366    gpu/vs1/x_screen_v3_reg[0]_0[4]
    SLICE_X39Y20         LUT6 (Prop_lut6_I2_O)        0.098    -0.268 r  gpu/vs1/e0_init_t1[19]_i_3/O
                         net (fo=11, routed)          0.453     0.185    gpu/vs1/e0_init_t1[19]_i_3_n_0
    SLICE_X31Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.230 r  gpu/vs1/state_ei_line[0]_i_1/O
                         net (fo=1, routed)           0.000     0.230    gpu/vs1/state_ei_line[0]_i_1_n_0
    SLICE_X31Y9          FDSE                                         r  gpu/vs1/state_ei_line_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.831    -0.859    gpu/vs1/clk_40
    SLICE_X31Y9          FDSE                                         r  gpu/vs1/state_ei_line_reg[0]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.214    -0.089    
    SLICE_X31Y9          FDSE (Hold_fdse_C_D)         0.092     0.003    gpu/vs1/state_ei_line_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/bar2_iy_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.361ns (40.560%)  route 0.529ns (59.440%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.553    -0.628    gpu/clk_20
    SLICE_X33Y27         FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          0.181    -0.306    gpu/vs1/tmp_ei_mul2_reg[0]_0[8]
    SLICE_X33Y27         LUT5 (Prop_lut5_I2_O)        0.043    -0.263 r  gpu/vs1/bar_iy_dy[19]_i_2/O
                         net (fo=100, routed)         0.348     0.085    gpu/vs1/mul/bar_iz_dy_reg[0]
    SLICE_X28Y26         LUT4 (Prop_lut4_I2_O)        0.112     0.197 r  gpu/vs1/mul/bar2_iy[16]_i_7/O
                         net (fo=1, routed)           0.000     0.197    gpu/vs1/mul/bar2_iy[16]_i_7_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.262 r  gpu/vs1/mul/bar2_iy_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.262    gpu/vs1/mul_n_137
    SLICE_X28Y26         FDRE                                         r  gpu/vs1/bar2_iy_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.818    -0.872    gpu/vs1/clk_40
    SLICE_X28Y26         FDRE                                         r  gpu/vs1/bar2_iy_reg[17]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.214    -0.102    
    SLICE_X28Y26         FDRE (Hold_fdre_C_D)         0.105     0.003    gpu/vs1/bar2_iy_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/bar_iz_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.359ns (40.006%)  route 0.538ns (59.994%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.553    -0.628    gpu/clk_20
    SLICE_X33Y27         FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          0.181    -0.306    gpu/vs1/tmp_ei_mul2_reg[0]_0[8]
    SLICE_X33Y27         LUT5 (Prop_lut5_I2_O)        0.043    -0.263 r  gpu/vs1/bar_iy_dy[19]_i_2/O
                         net (fo=100, routed)         0.357     0.094    gpu/vs1/mul/bar_iz_dy_reg[0]
    SLICE_X32Y22         LUT4 (Prop_lut4_I2_O)        0.112     0.206 r  gpu/vs1/mul/bar_iz[16]_i_5/O
                         net (fo=1, routed)           0.000     0.206    gpu/vs1/mul/bar_iz[16]_i_5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.269 r  gpu/vs1/mul/bar_iz_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.269    gpu/vs1/mul_n_115
    SLICE_X32Y22         FDRE                                         r  gpu/vs1/bar_iz_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.819    -0.871    gpu/vs1/clk_40
    SLICE_X32Y22         FDRE                                         r  gpu/vs1/bar_iz_reg[19]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.214    -0.101    
    SLICE_X32Y22         FDRE (Hold_fdre_C_D)         0.105     0.004    gpu/vs1/bar_iz_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/bar2_iz_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.367ns (40.918%)  route 0.530ns (59.082%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.553    -0.628    gpu/clk_20
    SLICE_X33Y27         FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          0.168    -0.319    gpu/vs1/tmp_ei_mul2_reg[0]_0[8]
    SLICE_X33Y27         LUT5 (Prop_lut5_I2_O)        0.051    -0.268 r  gpu/vs1/e0_init_t1[19]_i_4/O
                         net (fo=100, routed)         0.362     0.094    gpu/vs1/mul/bar2_iz_dy_reg[0]
    SLICE_X29Y25         LUT4 (Prop_lut4_I2_O)        0.110     0.204 r  gpu/vs1/mul/bar2_iz[16]_i_7/O
                         net (fo=1, routed)           0.000     0.204    gpu/vs1/mul/bar2_iz[16]_i_7_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.269 r  gpu/vs1/mul/bar2_iz_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.269    gpu/vs1/mul_n_157
    SLICE_X29Y25         FDRE                                         r  gpu/vs1/bar2_iz_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.817    -0.873    gpu/vs1/clk_40
    SLICE_X29Y25         FDRE                                         r  gpu/vs1/bar2_iz_reg[17]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.214    -0.103    
    SLICE_X29Y25         FDRE (Hold_fdre_C_D)         0.105     0.002    gpu/vs1/bar2_iz_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/bar_iz_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.362ns (40.042%)  route 0.542ns (59.958%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.553    -0.628    gpu/clk_20
    SLICE_X33Y27         FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          0.181    -0.306    gpu/vs1/tmp_ei_mul2_reg[0]_0[8]
    SLICE_X33Y27         LUT5 (Prop_lut5_I2_O)        0.043    -0.263 r  gpu/vs1/bar_iy_dy[19]_i_2/O
                         net (fo=100, routed)         0.361     0.098    gpu/vs1/mul/bar_iz_dy_reg[0]
    SLICE_X32Y22         LUT4 (Prop_lut4_I2_O)        0.112     0.210 r  gpu/vs1/mul/bar_iz[16]_i_6/O
                         net (fo=1, routed)           0.000     0.210    gpu/vs1/mul/bar_iz[16]_i_6_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.276 r  gpu/vs1/mul/bar_iz_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.276    gpu/vs1/mul_n_116
    SLICE_X32Y22         FDRE                                         r  gpu/vs1/bar_iz_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.819    -0.871    gpu/vs1/clk_40
    SLICE_X32Y22         FDRE                                         r  gpu/vs1/bar_iz_reg[18]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.214    -0.101    
    SLICE_X32Y22         FDRE (Hold_fdre_C_D)         0.105     0.004    gpu/vs1/bar_iz_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/bar_iy_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.360ns (38.244%)  route 0.581ns (61.756%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.553    -0.628    gpu/clk_20
    SLICE_X33Y27         FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          0.181    -0.306    gpu/vs1/tmp_ei_mul2_reg[0]_0[8]
    SLICE_X33Y27         LUT5 (Prop_lut5_I2_O)        0.043    -0.263 r  gpu/vs1/bar_iy_dy[19]_i_2/O
                         net (fo=100, routed)         0.400     0.137    gpu/vs1/mul/bar_iz_dy_reg[0]
    SLICE_X34Y21         LUT4 (Prop_lut4_I2_O)        0.112     0.249 r  gpu/vs1/mul/bar_iy[16]_i_5/O
                         net (fo=1, routed)           0.000     0.249    gpu/vs1/mul/bar_iy[16]_i_5_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.313 r  gpu/vs1/mul/bar_iy_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.313    gpu/vs1/mul_n_95
    SLICE_X34Y21         FDRE                                         r  gpu/vs1/bar_iy_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.819    -0.871    gpu/vs1/clk_40
    SLICE_X34Y21         FDRE                                         r  gpu/vs1/bar_iy_reg[19]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.214    -0.101    
    SLICE_X34Y21         FDRE (Hold_fdre_C_D)         0.134     0.033    gpu/vs1/bar_iy_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/bar2_iy_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.365ns (40.024%)  route 0.547ns (59.976%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.553    -0.628    gpu/clk_20
    SLICE_X33Y27         FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          0.168    -0.319    gpu/vs1/tmp_ei_mul2_reg[0]_0[8]
    SLICE_X33Y27         LUT5 (Prop_lut5_I2_O)        0.051    -0.268 r  gpu/vs1/e0_init_t1[19]_i_4/O
                         net (fo=100, routed)         0.379     0.111    gpu/vs1/mul/bar2_iz_dy_reg[0]
    SLICE_X28Y23         LUT4 (Prop_lut4_I2_O)        0.110     0.221 r  gpu/vs1/mul/bar2_iy[4]_i_6/O
                         net (fo=1, routed)           0.000     0.221    gpu/vs1/mul/bar2_iy[4]_i_6_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.284 r  gpu/vs1/mul/bar2_iy_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.284    gpu/vs1/mul_n_123
    SLICE_X28Y23         FDRE                                         r  gpu/vs1/bar2_iy_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.818    -0.872    gpu/vs1/clk_40
    SLICE_X28Y23         FDRE                                         r  gpu/vs1/bar2_iy_reg[7]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.214    -0.102    
    SLICE_X28Y23         FDRE (Hold_fdre_C_D)         0.105     0.003    gpu/vs1/bar2_iy_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/bar_iz_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.359ns (39.235%)  route 0.556ns (60.765%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.553    -0.628    gpu/clk_20
    SLICE_X33Y27         FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          0.181    -0.306    gpu/vs1/tmp_ei_mul2_reg[0]_0[8]
    SLICE_X33Y27         LUT5 (Prop_lut5_I2_O)        0.043    -0.263 r  gpu/vs1/bar_iy_dy[19]_i_2/O
                         net (fo=100, routed)         0.375     0.112    gpu/vs1/mul/bar_iz_dy_reg[0]
    SLICE_X32Y20         LUT4 (Prop_lut4_I2_O)        0.112     0.224 r  gpu/vs1/mul/bar_iz[8]_i_6/O
                         net (fo=1, routed)           0.000     0.224    gpu/vs1/mul/bar_iz[8]_i_6_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.287 r  gpu/vs1/mul/bar_iz_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.287    gpu/vs1/mul_n_107
    SLICE_X32Y20         FDRE                                         r  gpu/vs1/bar_iz_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.821    -0.869    gpu/vs1/clk_40
    SLICE_X32Y20         FDRE                                         r  gpu/vs1/bar_iz_reg[11]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.214    -0.099    
    SLICE_X32Y20         FDRE (Hold_fdre_C_D)         0.105     0.006    gpu/vs1/bar_iz_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 gpu/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpu/vs1/bar2_iy_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_clk_wiz_0_1 rise@0.000ns - clk_20_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.367ns (40.030%)  route 0.550ns (59.970%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.553    -0.628    gpu/clk_20
    SLICE_X33Y27         FDRE                                         r  gpu/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  gpu/y_reg[8]/Q
                         net (fo=13, routed)          0.168    -0.319    gpu/vs1/tmp_ei_mul2_reg[0]_0[8]
    SLICE_X33Y27         LUT5 (Prop_lut5_I2_O)        0.051    -0.268 r  gpu/vs1/e0_init_t1[19]_i_4/O
                         net (fo=100, routed)         0.382     0.113    gpu/vs1/mul/bar2_iz_dy_reg[0]
    SLICE_X28Y24         LUT4 (Prop_lut4_I2_O)        0.110     0.223 r  gpu/vs1/mul/bar2_iy[8]_i_8/O
                         net (fo=1, routed)           0.000     0.223    gpu/vs1/mul/bar2_iy[8]_i_8_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.288 r  gpu/vs1/mul/bar2_iy_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.288    gpu/vs1/mul_n_129
    SLICE_X28Y24         FDRE                                         r  gpu/vs1/bar2_iy_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.817    -0.873    gpu/vs1/clk_40
    SLICE_X28Y24         FDRE                                         r  gpu/vs1/bar2_iy_reg[9]/C
                         clock pessimism              0.555    -0.318    
                         clock uncertainty            0.214    -0.103    
    SLICE_X28Y24         FDRE (Hold_fdre_C_D)         0.105     0.002    gpu/vs1/bar2_iy_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.287    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_20_clk_wiz_0
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_contoller_inst/rgb_buf_reg[1][2035][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uio_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.263ns  (logic 5.807ns (30.146%)  route 13.456ns (69.854%))
  Logic Levels:           10  (LUT3=2 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.735    -0.777    vga_contoller_inst/clk_20
    SLICE_X18Y136        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2035][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y136        FDRE (Prop_fdre_C_Q)         0.456    -0.321 r  vga_contoller_inst/rgb_buf_reg[1][2035][0]/Q
                         net (fo=1, routed)           1.903     1.582    vga_contoller_inst/rgb_buf_reg_n_0_[1][2035][0]
    SLICE_X15Y108        LUT3 (Prop_lut3_I2_O)        0.150     1.732 r  vga_contoller_inst/uio_out_OBUF[4]_inst_i_1270/O
                         net (fo=1, routed)           1.594     3.326    vga_contoller_inst/uio_out_OBUF[4]_inst_i_1270_n_0
    SLICE_X21Y138        LUT6 (Prop_lut6_I0_O)        0.326     3.652 r  vga_contoller_inst/uio_out_OBUF[4]_inst_i_720/O
                         net (fo=1, routed)           0.949     4.601    vga_contoller_inst/uio_out_OBUF[4]_inst_i_720_n_0
    SLICE_X25Y142        LUT6 (Prop_lut6_I5_O)        0.124     4.725 r  vga_contoller_inst/uio_out_OBUF[4]_inst_i_248/O
                         net (fo=1, routed)           0.000     4.725    vga_contoller_inst/uio_out_OBUF[4]_inst_i_248_n_0
    SLICE_X25Y142        MUXF7 (Prop_muxf7_I1_O)      0.217     4.942 r  vga_contoller_inst/uio_out_OBUF[4]_inst_i_92/O
                         net (fo=1, routed)           0.000     4.942    vga_contoller_inst/uio_out_OBUF[4]_inst_i_92_n_0
    SLICE_X25Y142        MUXF8 (Prop_muxf8_I1_O)      0.094     5.036 r  vga_contoller_inst/uio_out_OBUF[4]_inst_i_31/O
                         net (fo=1, routed)           0.967     6.003    vga_contoller_inst/uio_out_OBUF[4]_inst_i_31_n_0
    SLICE_X38Y139        LUT6 (Prop_lut6_I0_O)        0.316     6.319 r  vga_contoller_inst/uio_out_OBUF[4]_inst_i_11/O
                         net (fo=1, routed)           1.694     8.014    vga_contoller_inst/uio_out_OBUF[4]_inst_i_11_n_0
    SLICE_X33Y111        LUT6 (Prop_lut6_I0_O)        0.124     8.138 r  vga_contoller_inst/uio_out_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           2.762    10.899    vga_contoller_inst/uio_out_OBUF[4]_inst_i_5_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I3_O)        0.124    11.023 r  vga_contoller_inst/uio_out_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.972    11.995    vga_contoller_inst/v/rgb_buf[0]
    SLICE_X29Y45         LUT3 (Prop_lut3_I2_O)        0.150    12.145 r  vga_contoller_inst/v/uio_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.615    14.760    uio_out_OBUF[4]
    J19                  OBUF (Prop_obuf_I_O)         3.726    18.486 r  uio_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.486    uio_out[4]
    J19                                                               r  uio_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/rgb_buf_reg[0][2008][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uio_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.040ns  (logic 5.390ns (28.308%)  route 13.650ns (71.692%))
  Logic Levels:           10  (LUT3=2 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.739    -0.773    vga_contoller_inst/clk_20
    SLICE_X20Y143        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2008][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y143        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  vga_contoller_inst/rgb_buf_reg[0][2008][5]/Q
                         net (fo=1, routed)           1.184     0.867    vga_contoller_inst/rgb_buf_reg_n_0_[0][2008][5]
    SLICE_X24Y140        LUT3 (Prop_lut3_I0_O)        0.124     0.991 r  vga_contoller_inst/uio_out_OBUF[2]_inst_i_1249/O
                         net (fo=1, routed)           0.978     1.970    vga_contoller_inst/uio_out_OBUF[2]_inst_i_1249_n_0
    SLICE_X21Y144        LUT6 (Prop_lut6_I5_O)        0.124     2.094 r  vga_contoller_inst/uio_out_OBUF[2]_inst_i_710/O
                         net (fo=1, routed)           0.868     2.961    vga_contoller_inst/uio_out_OBUF[2]_inst_i_710_n_0
    SLICE_X22Y141        LUT6 (Prop_lut6_I1_O)        0.124     3.085 r  vga_contoller_inst/uio_out_OBUF[2]_inst_i_246/O
                         net (fo=1, routed)           0.000     3.085    vga_contoller_inst/uio_out_OBUF[2]_inst_i_246_n_0
    SLICE_X22Y141        MUXF7 (Prop_muxf7_I1_O)      0.245     3.330 r  vga_contoller_inst/uio_out_OBUF[2]_inst_i_91/O
                         net (fo=1, routed)           0.000     3.330    vga_contoller_inst/uio_out_OBUF[2]_inst_i_91_n_0
    SLICE_X22Y141        MUXF8 (Prop_muxf8_I0_O)      0.104     3.434 r  vga_contoller_inst/uio_out_OBUF[2]_inst_i_31/O
                         net (fo=1, routed)           1.622     5.056    vga_contoller_inst/uio_out_OBUF[2]_inst_i_31_n_0
    SLICE_X38Y140        LUT6 (Prop_lut6_I0_O)        0.316     5.372 r  vga_contoller_inst/uio_out_OBUF[2]_inst_i_11/O
                         net (fo=1, routed)           1.982     7.354    vga_contoller_inst/uio_out_OBUF[2]_inst_i_11_n_0
    SLICE_X33Y116        LUT6 (Prop_lut6_I0_O)        0.124     7.478 r  vga_contoller_inst/uio_out_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           2.698    10.176    vga_contoller_inst/uio_out_OBUF[2]_inst_i_5_n_0
    SLICE_X33Y55         LUT6 (Prop_lut6_I3_O)        0.124    10.300 r  vga_contoller_inst/uio_out_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           1.544    11.843    vga_contoller_inst/v/rgb_buf[5]
    SLICE_X28Y45         LUT3 (Prop_lut3_I1_O)        0.124    11.967 r  vga_contoller_inst/v/uio_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.775    14.743    uio_out_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.525    18.267 r  uio_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.267    uio_out[2]
    J18                                                               r  uio_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/rgb_buf_reg[0][1501][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uio_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.036ns  (logic 6.323ns (33.214%)  route 12.714ns (66.786%))
  Logic Levels:           11  (LUT3=2 LUT6=4 MUXF7=2 MUXF8=2 OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.737    -0.775    vga_contoller_inst/clk_20
    SLICE_X16Y138        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][1501][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y138        FDRE (Prop_fdre_C_Q)         0.419    -0.356 r  vga_contoller_inst/rgb_buf_reg[0][1501][4]/Q
                         net (fo=1, routed)           1.141     0.785    vga_contoller_inst/rgb_buf_reg_n_0_[0][1501][4]
    SLICE_X16Y135        LUT3 (Prop_lut3_I0_O)        0.326     1.111 r  vga_contoller_inst/uio_out_OBUF[6]_inst_i_2710/O
                         net (fo=1, routed)           1.152     2.263    vga_contoller_inst/uio_out_OBUF[6]_inst_i_2710_n_0
    SLICE_X13Y140        LUT6 (Prop_lut6_I3_O)        0.327     2.590 r  vga_contoller_inst/uio_out_OBUF[6]_inst_i_1517/O
                         net (fo=1, routed)           0.000     2.590    vga_contoller_inst/uio_out_OBUF[6]_inst_i_1517_n_0
    SLICE_X13Y140        MUXF7 (Prop_muxf7_I1_O)      0.217     2.807 r  vga_contoller_inst/uio_out_OBUF[6]_inst_i_832/O
                         net (fo=1, routed)           0.000     2.807    vga_contoller_inst/uio_out_OBUF[6]_inst_i_832_n_0
    SLICE_X13Y140        MUXF8 (Prop_muxf8_I1_O)      0.094     2.901 r  vga_contoller_inst/uio_out_OBUF[6]_inst_i_293/O
                         net (fo=1, routed)           2.056     4.957    vga_contoller_inst/uio_out_OBUF[6]_inst_i_293_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I3_O)        0.316     5.273 r  vga_contoller_inst/uio_out_OBUF[6]_inst_i_108/O
                         net (fo=1, routed)           0.000     5.273    vga_contoller_inst/uio_out_OBUF[6]_inst_i_108_n_0
    SLICE_X7Y118         MUXF7 (Prop_muxf7_I1_O)      0.217     5.490 r  vga_contoller_inst/uio_out_OBUF[6]_inst_i_40/O
                         net (fo=1, routed)           0.000     5.490    vga_contoller_inst/uio_out_OBUF[6]_inst_i_40_n_0
    SLICE_X7Y118         MUXF8 (Prop_muxf8_I1_O)      0.094     5.584 r  vga_contoller_inst/uio_out_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.966     7.550    vga_contoller_inst/uio_out_OBUF[6]_inst_i_15_n_0
    SLICE_X33Y112        LUT6 (Prop_lut6_I3_O)        0.316     7.866 r  vga_contoller_inst/uio_out_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           2.519    10.385    vga_contoller_inst/uio_out_OBUF[6]_inst_i_6_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I3_O)        0.124    10.509 r  vga_contoller_inst/uio_out_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           1.217    11.726    vga_contoller_inst/v/rgb_buf[4]
    SLICE_X28Y45         LUT3 (Prop_lut3_I2_O)        0.152    11.878 r  vga_contoller_inst/v/uio_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.663    14.541    uio_out_OBUF[6]
    K18                  OBUF (Prop_obuf_I_O)         3.721    18.262 r  uio_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.262    uio_out[6]
    K18                                                               r  uio_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/rgb_buf_reg[0][1974][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uio_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.734ns  (logic 5.357ns (28.597%)  route 13.377ns (71.403%))
  Logic Levels:           10  (LUT3=2 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.731    -0.781    vga_contoller_inst/clk_20
    SLICE_X45Y135        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][1974][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y135        FDRE (Prop_fdre_C_Q)         0.456    -0.325 r  vga_contoller_inst/rgb_buf_reg[0][1974][3]/Q
                         net (fo=1, routed)           1.186     0.862    vga_contoller_inst/rgb_buf_reg_n_0_[0][1974][3]
    SLICE_X45Y136        LUT3 (Prop_lut3_I0_O)        0.124     0.986 r  vga_contoller_inst/uio_out_OBUF[1]_inst_i_1307/O
                         net (fo=1, routed)           1.509     2.495    vga_contoller_inst/uio_out_OBUF[1]_inst_i_1307_n_0
    SLICE_X45Y139        LUT6 (Prop_lut6_I1_O)        0.124     2.619 r  vga_contoller_inst/uio_out_OBUF[1]_inst_i_735/O
                         net (fo=1, routed)           1.309     3.928    vga_contoller_inst/uio_out_OBUF[1]_inst_i_735_n_0
    SLICE_X53Y141        LUT6 (Prop_lut6_I3_O)        0.124     4.052 r  vga_contoller_inst/uio_out_OBUF[1]_inst_i_252/O
                         net (fo=1, routed)           0.000     4.052    vga_contoller_inst/uio_out_OBUF[1]_inst_i_252_n_0
    SLICE_X53Y141        MUXF7 (Prop_muxf7_I1_O)      0.217     4.269 r  vga_contoller_inst/uio_out_OBUF[1]_inst_i_94/O
                         net (fo=1, routed)           0.000     4.269    vga_contoller_inst/uio_out_OBUF[1]_inst_i_94_n_0
    SLICE_X53Y141        MUXF8 (Prop_muxf8_I1_O)      0.094     4.363 r  vga_contoller_inst/uio_out_OBUF[1]_inst_i_32/O
                         net (fo=1, routed)           1.421     5.784    vga_contoller_inst/uio_out_OBUF[1]_inst_i_32_n_0
    SLICE_X33Y142        LUT6 (Prop_lut6_I1_O)        0.316     6.100 r  vga_contoller_inst/uio_out_OBUF[1]_inst_i_11/O
                         net (fo=1, routed)           1.959     8.059    vga_contoller_inst/uio_out_OBUF[1]_inst_i_11_n_0
    SLICE_X33Y112        LUT6 (Prop_lut6_I0_O)        0.124     8.183 r  vga_contoller_inst/uio_out_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           2.800    10.983    vga_contoller_inst/uio_out_OBUF[1]_inst_i_5_n_0
    SLICE_X33Y55         LUT6 (Prop_lut6_I3_O)        0.124    11.107 r  vga_contoller_inst/uio_out_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.771    11.878    vga_contoller_inst/v/rgb_buf[3]
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.124    12.002 r  vga_contoller_inst/v/uio_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.422    14.423    uio_out_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         3.530    17.954 r  uio_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.954    uio_out[1]
    D17                                                               r  uio_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/rgb_buf_reg[0][2024][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uio_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.301ns  (logic 5.324ns (29.095%)  route 12.976ns (70.905%))
  Logic Levels:           10  (LUT3=2 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.737    -0.775    vga_contoller_inst/clk_20
    SLICE_X28Y143        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2024][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y143        FDRE (Prop_fdre_C_Q)         0.456    -0.319 r  vga_contoller_inst/rgb_buf_reg[0][2024][1]/Q
                         net (fo=1, routed)           0.827     0.509    vga_contoller_inst/rgb_buf_reg_n_0_[0][2024][1]
    SLICE_X28Y142        LUT3 (Prop_lut3_I2_O)        0.124     0.633 r  vga_contoller_inst/uio_out_OBUF[0]_inst_i_1259/O
                         net (fo=1, routed)           1.177     1.809    vga_contoller_inst/uio_out_OBUF[0]_inst_i_1259_n_0
    SLICE_X22Y143        LUT6 (Prop_lut6_I5_O)        0.124     1.933 r  vga_contoller_inst/uio_out_OBUF[0]_inst_i_714/O
                         net (fo=1, routed)           1.098     3.031    vga_contoller_inst/uio_out_OBUF[0]_inst_i_714_n_0
    SLICE_X18Y142        LUT6 (Prop_lut6_I1_O)        0.124     3.155 r  vga_contoller_inst/uio_out_OBUF[0]_inst_i_247/O
                         net (fo=1, routed)           0.000     3.155    vga_contoller_inst/uio_out_OBUF[0]_inst_i_247_n_0
    SLICE_X18Y142        MUXF7 (Prop_muxf7_I0_O)      0.212     3.367 r  vga_contoller_inst/uio_out_OBUF[0]_inst_i_92/O
                         net (fo=1, routed)           0.000     3.367    vga_contoller_inst/uio_out_OBUF[0]_inst_i_92_n_0
    SLICE_X18Y142        MUXF8 (Prop_muxf8_I1_O)      0.094     3.461 r  vga_contoller_inst/uio_out_OBUF[0]_inst_i_31/O
                         net (fo=1, routed)           1.311     4.773    vga_contoller_inst/uio_out_OBUF[0]_inst_i_31_n_0
    SLICE_X37Y141        LUT6 (Prop_lut6_I0_O)        0.316     5.089 r  vga_contoller_inst/uio_out_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           1.824     6.912    vga_contoller_inst/uio_out_OBUF[0]_inst_i_11_n_0
    SLICE_X33Y116        LUT6 (Prop_lut6_I0_O)        0.124     7.036 r  vga_contoller_inst/uio_out_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           2.864     9.900    vga_contoller_inst/uio_out_OBUF[0]_inst_i_5_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I3_O)        0.124    10.024 r  vga_contoller_inst/uio_out_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           1.031    11.055    vga_contoller_inst/v/rgb_buf[1]
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    11.179 r  vga_contoller_inst/v/uio_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.845    14.024    uio_out_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    17.526 r  uio_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.526    uio_out[0]
    N19                                                               r  uio_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/rgb_buf_reg[0][1355][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uio_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.376ns  (logic 6.239ns (33.953%)  route 12.137ns (66.047%))
  Logic Levels:           11  (LUT3=2 LUT6=4 MUXF7=2 MUXF8=2 OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.624    -0.888    vga_contoller_inst/clk_20
    SLICE_X5Y97          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][1355][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  vga_contoller_inst/rgb_buf_reg[0][1355][2]/Q
                         net (fo=1, routed)           1.251     0.819    vga_contoller_inst/rgb_buf_reg_n_0_[0][1355][2]
    SLICE_X4Y97          LUT3 (Prop_lut3_I0_O)        0.152     0.971 r  vga_contoller_inst/uio_out_OBUF[5]_inst_i_2590/O
                         net (fo=1, routed)           1.237     2.208    vga_contoller_inst/uio_out_OBUF[5]_inst_i_2590_n_0
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.332     2.540 r  vga_contoller_inst/uio_out_OBUF[5]_inst_i_1486/O
                         net (fo=1, routed)           0.000     2.540    vga_contoller_inst/uio_out_OBUF[5]_inst_i_1486_n_0
    SLICE_X3Y93          MUXF7 (Prop_muxf7_I0_O)      0.212     2.752 r  vga_contoller_inst/uio_out_OBUF[5]_inst_i_816/O
                         net (fo=1, routed)           0.000     2.752    vga_contoller_inst/uio_out_OBUF[5]_inst_i_816_n_0
    SLICE_X3Y93          MUXF8 (Prop_muxf8_I1_O)      0.094     2.846 r  vga_contoller_inst/uio_out_OBUF[5]_inst_i_284/O
                         net (fo=1, routed)           1.943     4.789    vga_contoller_inst/uio_out_OBUF[5]_inst_i_284_n_0
    SLICE_X6Y115         LUT6 (Prop_lut6_I5_O)        0.316     5.105 r  vga_contoller_inst/uio_out_OBUF[5]_inst_i_104/O
                         net (fo=1, routed)           0.000     5.105    vga_contoller_inst/uio_out_OBUF[5]_inst_i_104_n_0
    SLICE_X6Y115         MUXF7 (Prop_muxf7_I1_O)      0.247     5.352 r  vga_contoller_inst/uio_out_OBUF[5]_inst_i_37/O
                         net (fo=1, routed)           0.000     5.352    vga_contoller_inst/uio_out_OBUF[5]_inst_i_37_n_0
    SLICE_X6Y115         MUXF8 (Prop_muxf8_I0_O)      0.098     5.450 r  vga_contoller_inst/uio_out_OBUF[5]_inst_i_13/O
                         net (fo=1, routed)           1.937     7.387    vga_contoller_inst/uio_out_OBUF[5]_inst_i_13_n_0
    SLICE_X32Y110        LUT6 (Prop_lut6_I3_O)        0.319     7.706 r  vga_contoller_inst/uio_out_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           2.287     9.993    vga_contoller_inst/uio_out_OBUF[5]_inst_i_5_n_0
    SLICE_X33Y55         LUT6 (Prop_lut6_I3_O)        0.124    10.117 r  vga_contoller_inst/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           1.028    11.145    vga_contoller_inst/v/rgb_buf[2]
    SLICE_X28Y49         LUT3 (Prop_lut3_I2_O)        0.152    11.297 r  vga_contoller_inst/v/uio_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.454    13.751    uio_out_OBUF[5]
    G17                  OBUF (Prop_obuf_I_O)         3.737    17.488 r  uio_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.488    uio_out[5]
    G17                                                               r  uio_out[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_contoller_inst/rgb_buf_reg[1][2498][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uio_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.597ns  (logic 1.703ns (47.354%)  route 1.894ns (52.646%))
  Logic Levels:           7  (LUT3=2 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.557    -0.624    vga_contoller_inst/clk_20
    SLICE_X41Y32         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2498][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  vga_contoller_inst/rgb_buf_reg[1][2498][3]/Q
                         net (fo=1, routed)           0.191    -0.292    vga_contoller_inst/rgb_buf_reg_n_0_[1][2498][3]
    SLICE_X41Y32         LUT3 (Prop_lut3_I2_O)        0.045    -0.247 r  vga_contoller_inst/uio_out_OBUF[1]_inst_i_68/O
                         net (fo=1, routed)           0.137    -0.110    vga_contoller_inst/uio_out_OBUF[1]_inst_i_68_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I1_O)        0.045    -0.065 r  vga_contoller_inst/uio_out_OBUF[1]_inst_i_22/O
                         net (fo=1, routed)           0.000    -0.065    vga_contoller_inst/uio_out_OBUF[1]_inst_i_22_n_0
    SLICE_X41Y33         MUXF7 (Prop_muxf7_I1_O)      0.065     0.000 r  vga_contoller_inst/uio_out_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           0.000     0.000    vga_contoller_inst/uio_out_OBUF[1]_inst_i_8_n_0
    SLICE_X41Y33         MUXF8 (Prop_muxf8_I1_O)      0.019     0.019 r  vga_contoller_inst/uio_out_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.511     0.530    vga_contoller_inst/uio_out_OBUF[1]_inst_i_3_n_0
    SLICE_X33Y55         LUT6 (Prop_lut6_I0_O)        0.112     0.642 r  vga_contoller_inst/uio_out_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.278     0.920    vga_contoller_inst/v/rgb_buf[3]
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.045     0.965 r  vga_contoller_inst/v/uio_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.777     1.741    uio_out_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         1.231     2.973 r  uio_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.973    uio_out[1]
    D17                                                               r  uio_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/rgb_buf_reg[0][2497][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uio_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.946ns  (logic 1.819ns (46.091%)  route 2.127ns (53.909%))
  Logic Levels:           7  (LUT3=2 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.554    -0.627    vga_contoller_inst/clk_20
    SLICE_X43Y29         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2497][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  vga_contoller_inst/rgb_buf_reg[0][2497][0]/Q
                         net (fo=1, routed)           0.156    -0.330    vga_contoller_inst/rgb_buf_reg_n_0_[0][2497][0]
    SLICE_X43Y29         LUT3 (Prop_lut3_I2_O)        0.042    -0.288 r  vga_contoller_inst/uio_out_OBUF[4]_inst_i_69/O
                         net (fo=1, routed)           0.180    -0.108    vga_contoller_inst/uio_out_OBUF[4]_inst_i_69_n_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I3_O)        0.107    -0.001 r  vga_contoller_inst/uio_out_OBUF[4]_inst_i_22/O
                         net (fo=1, routed)           0.000    -0.001    vga_contoller_inst/uio_out_OBUF[4]_inst_i_22_n_0
    SLICE_X42Y33         MUXF7 (Prop_muxf7_I1_O)      0.064     0.063 r  vga_contoller_inst/uio_out_OBUF[4]_inst_i_8/O
                         net (fo=1, routed)           0.000     0.063    vga_contoller_inst/uio_out_OBUF[4]_inst_i_8_n_0
    SLICE_X42Y33         MUXF8 (Prop_muxf8_I1_O)      0.019     0.082 r  vga_contoller_inst/uio_out_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.583     0.665    vga_contoller_inst/uio_out_OBUF[4]_inst_i_3_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I0_O)        0.113     0.778 r  vga_contoller_inst/uio_out_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.356     1.134    vga_contoller_inst/v/rgb_buf[0]
    SLICE_X29Y45         LUT3 (Prop_lut3_I2_O)        0.046     1.180 r  vga_contoller_inst/v/uio_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.852     2.032    uio_out_OBUF[4]
    J19                  OBUF (Prop_obuf_I_O)         1.287     3.319 r  uio_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.319    uio_out[4]
    J19                                                               r  uio_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/rgb_buf_reg[0][2496][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uio_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.062ns  (logic 1.830ns (45.047%)  route 2.232ns (54.953%))
  Logic Levels:           7  (LUT3=2 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.556    -0.625    vga_contoller_inst/clk_20
    SLICE_X41Y31         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2496][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  vga_contoller_inst/rgb_buf_reg[0][2496][2]/Q
                         net (fo=1, routed)           0.219    -0.265    vga_contoller_inst/rgb_buf_reg_n_0_[0][2496][2]
    SLICE_X41Y31         LUT3 (Prop_lut3_I0_O)        0.044    -0.221 r  vga_contoller_inst/uio_out_OBUF[5]_inst_i_70/O
                         net (fo=1, routed)           0.186    -0.035    vga_contoller_inst/uio_out_OBUF[5]_inst_i_70_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I5_O)        0.107     0.072 r  vga_contoller_inst/uio_out_OBUF[5]_inst_i_22/O
                         net (fo=1, routed)           0.000     0.072    vga_contoller_inst/uio_out_OBUF[5]_inst_i_22_n_0
    SLICE_X43Y28         MUXF7 (Prop_muxf7_I1_O)      0.065     0.137 r  vga_contoller_inst/uio_out_OBUF[5]_inst_i_8/O
                         net (fo=1, routed)           0.000     0.137    vga_contoller_inst/uio_out_OBUF[5]_inst_i_8_n_0
    SLICE_X43Y28         MUXF8 (Prop_muxf8_I1_O)      0.019     0.156 r  vga_contoller_inst/uio_out_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.668     0.824    vga_contoller_inst/uio_out_OBUF[5]_inst_i_3_n_0
    SLICE_X33Y55         LUT6 (Prop_lut6_I0_O)        0.112     0.936 r  vga_contoller_inst/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.373     1.309    vga_contoller_inst/v/rgb_buf[2]
    SLICE_X28Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.354 r  vga_contoller_inst/v/uio_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.786     2.140    uio_out_OBUF[5]
    G17                  OBUF (Prop_obuf_I_O)         1.297     3.437 r  uio_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.437    uio_out[5]
    G17                                                               r  uio_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/rgb_buf_reg[1][2497][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uio_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.097ns  (logic 1.676ns (40.895%)  route 2.422ns (59.105%))
  Logic Levels:           7  (LUT3=2 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.555    -0.626    vga_contoller_inst/clk_20
    SLICE_X43Y30         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2497][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  vga_contoller_inst/rgb_buf_reg[1][2497][1]/Q
                         net (fo=1, routed)           0.189    -0.296    vga_contoller_inst/rgb_buf_reg_n_0_[1][2497][1]
    SLICE_X43Y29         LUT3 (Prop_lut3_I1_O)        0.045    -0.251 r  vga_contoller_inst/uio_out_OBUF[0]_inst_i_69/O
                         net (fo=1, routed)           0.162    -0.089    vga_contoller_inst/uio_out_OBUF[0]_inst_i_69_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I3_O)        0.045    -0.044 r  vga_contoller_inst/uio_out_OBUF[0]_inst_i_22/O
                         net (fo=1, routed)           0.000    -0.044    vga_contoller_inst/uio_out_OBUF[0]_inst_i_22_n_0
    SLICE_X42Y29         MUXF7 (Prop_muxf7_I1_O)      0.064     0.020 r  vga_contoller_inst/uio_out_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.000     0.020    vga_contoller_inst/uio_out_OBUF[0]_inst_i_8_n_0
    SLICE_X42Y29         MUXF8 (Prop_muxf8_I1_O)      0.019     0.039 r  vga_contoller_inst/uio_out_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.748     0.787    vga_contoller_inst/uio_out_OBUF[0]_inst_i_3_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I0_O)        0.113     0.900 r  vga_contoller_inst/uio_out_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.376     1.277    vga_contoller_inst/v/rgb_buf[1]
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.045     1.322 r  vga_contoller_inst/v/uio_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.946     2.267    uio_out_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     3.471 r  uio_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.471    uio_out[0]
    N19                                                               r  uio_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/rgb_buf_reg[0][2499][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uio_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.125ns  (logic 1.738ns (42.121%)  route 2.388ns (57.879%))
  Logic Levels:           7  (LUT3=2 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.557    -0.624    vga_contoller_inst/clk_20
    SLICE_X44Y31         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2499][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.128    -0.496 r  vga_contoller_inst/rgb_buf_reg[0][2499][5]/Q
                         net (fo=1, routed)           0.143    -0.354    vga_contoller_inst/rgb_buf_reg_n_0_[0][2499][5]
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.098    -0.256 r  vga_contoller_inst/uio_out_OBUF[2]_inst_i_67/O
                         net (fo=1, routed)           0.141    -0.114    vga_contoller_inst/uio_out_OBUF[2]_inst_i_67_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.045    -0.069 r  vga_contoller_inst/uio_out_OBUF[2]_inst_i_22/O
                         net (fo=1, routed)           0.000    -0.069    vga_contoller_inst/uio_out_OBUF[2]_inst_i_22_n_0
    SLICE_X43Y31         MUXF7 (Prop_muxf7_I1_O)      0.065    -0.004 r  vga_contoller_inst/uio_out_OBUF[2]_inst_i_8/O
                         net (fo=1, routed)           0.000    -0.004    vga_contoller_inst/uio_out_OBUF[2]_inst_i_8_n_0
    SLICE_X43Y31         MUXF8 (Prop_muxf8_I1_O)      0.019     0.015 r  vga_contoller_inst/uio_out_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.619     0.633    vga_contoller_inst/uio_out_OBUF[2]_inst_i_3_n_0
    SLICE_X33Y55         LUT6 (Prop_lut6_I0_O)        0.112     0.745 r  vga_contoller_inst/uio_out_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.581     1.326    vga_contoller_inst/v/rgb_buf[5]
    SLICE_X28Y45         LUT3 (Prop_lut3_I1_O)        0.045     1.371 r  vga_contoller_inst/v/uio_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.904     2.275    uio_out_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.501 r  uio_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.501    uio_out[2]
    J18                                                               r  uio_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/rgb_buf_reg[1][2498][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uio_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.135ns  (logic 1.858ns (44.931%)  route 2.277ns (55.069%))
  Logic Levels:           7  (LUT3=2 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.557    -0.624    vga_contoller_inst/clk_20
    SLICE_X41Y32         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2498][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.128    -0.496 r  vga_contoller_inst/rgb_buf_reg[1][2498][4]/Q
                         net (fo=1, routed)           0.085    -0.411    vga_contoller_inst/rgb_buf_reg_n_0_[1][2498][4]
    SLICE_X41Y32         LUT3 (Prop_lut3_I2_O)        0.101    -0.310 r  vga_contoller_inst/uio_out_OBUF[6]_inst_i_70/O
                         net (fo=1, routed)           0.189    -0.121    vga_contoller_inst/uio_out_OBUF[6]_inst_i_70_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I1_O)        0.107    -0.014 r  vga_contoller_inst/uio_out_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.000    -0.014    vga_contoller_inst/uio_out_OBUF[6]_inst_i_24_n_0
    SLICE_X42Y32         MUXF7 (Prop_muxf7_I1_O)      0.064     0.050 r  vga_contoller_inst/uio_out_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     0.050    vga_contoller_inst/uio_out_OBUF[6]_inst_i_10_n_0
    SLICE_X42Y32         MUXF8 (Prop_muxf8_I1_O)      0.019     0.069 r  vga_contoller_inst/uio_out_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.673     0.741    vga_contoller_inst/uio_out_OBUF[6]_inst_i_4_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I0_O)        0.113     0.854 r  vga_contoller_inst/uio_out_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.455     1.310    vga_contoller_inst/v/rgb_buf[4]
    SLICE_X28Y45         LUT3 (Prop_lut3_I2_O)        0.044     1.354 r  vga_contoller_inst/v/uio_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.875     2.229    uio_out_OBUF[6]
    K18                  OBUF (Prop_obuf_I_O)         1.282     3.510 r  uio_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.510    uio_out[6]
    K18                                                               r  uio_out[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_20_clk_wiz_0_1
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_contoller_inst/rgb_buf_reg[1][2035][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uio_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.263ns  (logic 5.807ns (30.146%)  route 13.456ns (69.854%))
  Logic Levels:           10  (LUT3=2 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.735    -0.777    vga_contoller_inst/clk_20
    SLICE_X18Y136        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2035][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y136        FDRE (Prop_fdre_C_Q)         0.456    -0.321 r  vga_contoller_inst/rgb_buf_reg[1][2035][0]/Q
                         net (fo=1, routed)           1.903     1.582    vga_contoller_inst/rgb_buf_reg_n_0_[1][2035][0]
    SLICE_X15Y108        LUT3 (Prop_lut3_I2_O)        0.150     1.732 r  vga_contoller_inst/uio_out_OBUF[4]_inst_i_1270/O
                         net (fo=1, routed)           1.594     3.326    vga_contoller_inst/uio_out_OBUF[4]_inst_i_1270_n_0
    SLICE_X21Y138        LUT6 (Prop_lut6_I0_O)        0.326     3.652 r  vga_contoller_inst/uio_out_OBUF[4]_inst_i_720/O
                         net (fo=1, routed)           0.949     4.601    vga_contoller_inst/uio_out_OBUF[4]_inst_i_720_n_0
    SLICE_X25Y142        LUT6 (Prop_lut6_I5_O)        0.124     4.725 r  vga_contoller_inst/uio_out_OBUF[4]_inst_i_248/O
                         net (fo=1, routed)           0.000     4.725    vga_contoller_inst/uio_out_OBUF[4]_inst_i_248_n_0
    SLICE_X25Y142        MUXF7 (Prop_muxf7_I1_O)      0.217     4.942 r  vga_contoller_inst/uio_out_OBUF[4]_inst_i_92/O
                         net (fo=1, routed)           0.000     4.942    vga_contoller_inst/uio_out_OBUF[4]_inst_i_92_n_0
    SLICE_X25Y142        MUXF8 (Prop_muxf8_I1_O)      0.094     5.036 r  vga_contoller_inst/uio_out_OBUF[4]_inst_i_31/O
                         net (fo=1, routed)           0.967     6.003    vga_contoller_inst/uio_out_OBUF[4]_inst_i_31_n_0
    SLICE_X38Y139        LUT6 (Prop_lut6_I0_O)        0.316     6.319 r  vga_contoller_inst/uio_out_OBUF[4]_inst_i_11/O
                         net (fo=1, routed)           1.694     8.014    vga_contoller_inst/uio_out_OBUF[4]_inst_i_11_n_0
    SLICE_X33Y111        LUT6 (Prop_lut6_I0_O)        0.124     8.138 r  vga_contoller_inst/uio_out_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           2.762    10.899    vga_contoller_inst/uio_out_OBUF[4]_inst_i_5_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I3_O)        0.124    11.023 r  vga_contoller_inst/uio_out_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.972    11.995    vga_contoller_inst/v/rgb_buf[0]
    SLICE_X29Y45         LUT3 (Prop_lut3_I2_O)        0.150    12.145 r  vga_contoller_inst/v/uio_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.615    14.760    uio_out_OBUF[4]
    J19                  OBUF (Prop_obuf_I_O)         3.726    18.486 r  uio_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.486    uio_out[4]
    J19                                                               r  uio_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/rgb_buf_reg[0][2008][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uio_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.040ns  (logic 5.390ns (28.308%)  route 13.650ns (71.692%))
  Logic Levels:           10  (LUT3=2 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.739    -0.773    vga_contoller_inst/clk_20
    SLICE_X20Y143        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2008][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y143        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  vga_contoller_inst/rgb_buf_reg[0][2008][5]/Q
                         net (fo=1, routed)           1.184     0.867    vga_contoller_inst/rgb_buf_reg_n_0_[0][2008][5]
    SLICE_X24Y140        LUT3 (Prop_lut3_I0_O)        0.124     0.991 r  vga_contoller_inst/uio_out_OBUF[2]_inst_i_1249/O
                         net (fo=1, routed)           0.978     1.970    vga_contoller_inst/uio_out_OBUF[2]_inst_i_1249_n_0
    SLICE_X21Y144        LUT6 (Prop_lut6_I5_O)        0.124     2.094 r  vga_contoller_inst/uio_out_OBUF[2]_inst_i_710/O
                         net (fo=1, routed)           0.868     2.961    vga_contoller_inst/uio_out_OBUF[2]_inst_i_710_n_0
    SLICE_X22Y141        LUT6 (Prop_lut6_I1_O)        0.124     3.085 r  vga_contoller_inst/uio_out_OBUF[2]_inst_i_246/O
                         net (fo=1, routed)           0.000     3.085    vga_contoller_inst/uio_out_OBUF[2]_inst_i_246_n_0
    SLICE_X22Y141        MUXF7 (Prop_muxf7_I1_O)      0.245     3.330 r  vga_contoller_inst/uio_out_OBUF[2]_inst_i_91/O
                         net (fo=1, routed)           0.000     3.330    vga_contoller_inst/uio_out_OBUF[2]_inst_i_91_n_0
    SLICE_X22Y141        MUXF8 (Prop_muxf8_I0_O)      0.104     3.434 r  vga_contoller_inst/uio_out_OBUF[2]_inst_i_31/O
                         net (fo=1, routed)           1.622     5.056    vga_contoller_inst/uio_out_OBUF[2]_inst_i_31_n_0
    SLICE_X38Y140        LUT6 (Prop_lut6_I0_O)        0.316     5.372 r  vga_contoller_inst/uio_out_OBUF[2]_inst_i_11/O
                         net (fo=1, routed)           1.982     7.354    vga_contoller_inst/uio_out_OBUF[2]_inst_i_11_n_0
    SLICE_X33Y116        LUT6 (Prop_lut6_I0_O)        0.124     7.478 r  vga_contoller_inst/uio_out_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           2.698    10.176    vga_contoller_inst/uio_out_OBUF[2]_inst_i_5_n_0
    SLICE_X33Y55         LUT6 (Prop_lut6_I3_O)        0.124    10.300 r  vga_contoller_inst/uio_out_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           1.544    11.843    vga_contoller_inst/v/rgb_buf[5]
    SLICE_X28Y45         LUT3 (Prop_lut3_I1_O)        0.124    11.967 r  vga_contoller_inst/v/uio_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.775    14.743    uio_out_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.525    18.267 r  uio_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.267    uio_out[2]
    J18                                                               r  uio_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/rgb_buf_reg[0][1501][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uio_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.036ns  (logic 6.323ns (33.214%)  route 12.714ns (66.786%))
  Logic Levels:           11  (LUT3=2 LUT6=4 MUXF7=2 MUXF8=2 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.737    -0.775    vga_contoller_inst/clk_20
    SLICE_X16Y138        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][1501][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y138        FDRE (Prop_fdre_C_Q)         0.419    -0.356 r  vga_contoller_inst/rgb_buf_reg[0][1501][4]/Q
                         net (fo=1, routed)           1.141     0.785    vga_contoller_inst/rgb_buf_reg_n_0_[0][1501][4]
    SLICE_X16Y135        LUT3 (Prop_lut3_I0_O)        0.326     1.111 r  vga_contoller_inst/uio_out_OBUF[6]_inst_i_2710/O
                         net (fo=1, routed)           1.152     2.263    vga_contoller_inst/uio_out_OBUF[6]_inst_i_2710_n_0
    SLICE_X13Y140        LUT6 (Prop_lut6_I3_O)        0.327     2.590 r  vga_contoller_inst/uio_out_OBUF[6]_inst_i_1517/O
                         net (fo=1, routed)           0.000     2.590    vga_contoller_inst/uio_out_OBUF[6]_inst_i_1517_n_0
    SLICE_X13Y140        MUXF7 (Prop_muxf7_I1_O)      0.217     2.807 r  vga_contoller_inst/uio_out_OBUF[6]_inst_i_832/O
                         net (fo=1, routed)           0.000     2.807    vga_contoller_inst/uio_out_OBUF[6]_inst_i_832_n_0
    SLICE_X13Y140        MUXF8 (Prop_muxf8_I1_O)      0.094     2.901 r  vga_contoller_inst/uio_out_OBUF[6]_inst_i_293/O
                         net (fo=1, routed)           2.056     4.957    vga_contoller_inst/uio_out_OBUF[6]_inst_i_293_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I3_O)        0.316     5.273 r  vga_contoller_inst/uio_out_OBUF[6]_inst_i_108/O
                         net (fo=1, routed)           0.000     5.273    vga_contoller_inst/uio_out_OBUF[6]_inst_i_108_n_0
    SLICE_X7Y118         MUXF7 (Prop_muxf7_I1_O)      0.217     5.490 r  vga_contoller_inst/uio_out_OBUF[6]_inst_i_40/O
                         net (fo=1, routed)           0.000     5.490    vga_contoller_inst/uio_out_OBUF[6]_inst_i_40_n_0
    SLICE_X7Y118         MUXF8 (Prop_muxf8_I1_O)      0.094     5.584 r  vga_contoller_inst/uio_out_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.966     7.550    vga_contoller_inst/uio_out_OBUF[6]_inst_i_15_n_0
    SLICE_X33Y112        LUT6 (Prop_lut6_I3_O)        0.316     7.866 r  vga_contoller_inst/uio_out_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           2.519    10.385    vga_contoller_inst/uio_out_OBUF[6]_inst_i_6_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I3_O)        0.124    10.509 r  vga_contoller_inst/uio_out_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           1.217    11.726    vga_contoller_inst/v/rgb_buf[4]
    SLICE_X28Y45         LUT3 (Prop_lut3_I2_O)        0.152    11.878 r  vga_contoller_inst/v/uio_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.663    14.541    uio_out_OBUF[6]
    K18                  OBUF (Prop_obuf_I_O)         3.721    18.262 r  uio_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.262    uio_out[6]
    K18                                                               r  uio_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/rgb_buf_reg[0][1974][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uio_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.734ns  (logic 5.357ns (28.597%)  route 13.377ns (71.403%))
  Logic Levels:           10  (LUT3=2 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.731    -0.781    vga_contoller_inst/clk_20
    SLICE_X45Y135        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][1974][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y135        FDRE (Prop_fdre_C_Q)         0.456    -0.325 r  vga_contoller_inst/rgb_buf_reg[0][1974][3]/Q
                         net (fo=1, routed)           1.186     0.862    vga_contoller_inst/rgb_buf_reg_n_0_[0][1974][3]
    SLICE_X45Y136        LUT3 (Prop_lut3_I0_O)        0.124     0.986 r  vga_contoller_inst/uio_out_OBUF[1]_inst_i_1307/O
                         net (fo=1, routed)           1.509     2.495    vga_contoller_inst/uio_out_OBUF[1]_inst_i_1307_n_0
    SLICE_X45Y139        LUT6 (Prop_lut6_I1_O)        0.124     2.619 r  vga_contoller_inst/uio_out_OBUF[1]_inst_i_735/O
                         net (fo=1, routed)           1.309     3.928    vga_contoller_inst/uio_out_OBUF[1]_inst_i_735_n_0
    SLICE_X53Y141        LUT6 (Prop_lut6_I3_O)        0.124     4.052 r  vga_contoller_inst/uio_out_OBUF[1]_inst_i_252/O
                         net (fo=1, routed)           0.000     4.052    vga_contoller_inst/uio_out_OBUF[1]_inst_i_252_n_0
    SLICE_X53Y141        MUXF7 (Prop_muxf7_I1_O)      0.217     4.269 r  vga_contoller_inst/uio_out_OBUF[1]_inst_i_94/O
                         net (fo=1, routed)           0.000     4.269    vga_contoller_inst/uio_out_OBUF[1]_inst_i_94_n_0
    SLICE_X53Y141        MUXF8 (Prop_muxf8_I1_O)      0.094     4.363 r  vga_contoller_inst/uio_out_OBUF[1]_inst_i_32/O
                         net (fo=1, routed)           1.421     5.784    vga_contoller_inst/uio_out_OBUF[1]_inst_i_32_n_0
    SLICE_X33Y142        LUT6 (Prop_lut6_I1_O)        0.316     6.100 r  vga_contoller_inst/uio_out_OBUF[1]_inst_i_11/O
                         net (fo=1, routed)           1.959     8.059    vga_contoller_inst/uio_out_OBUF[1]_inst_i_11_n_0
    SLICE_X33Y112        LUT6 (Prop_lut6_I0_O)        0.124     8.183 r  vga_contoller_inst/uio_out_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           2.800    10.983    vga_contoller_inst/uio_out_OBUF[1]_inst_i_5_n_0
    SLICE_X33Y55         LUT6 (Prop_lut6_I3_O)        0.124    11.107 r  vga_contoller_inst/uio_out_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.771    11.878    vga_contoller_inst/v/rgb_buf[3]
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.124    12.002 r  vga_contoller_inst/v/uio_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.422    14.423    uio_out_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         3.530    17.954 r  uio_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.954    uio_out[1]
    D17                                                               r  uio_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/rgb_buf_reg[0][2024][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uio_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.301ns  (logic 5.324ns (29.095%)  route 12.976ns (70.905%))
  Logic Levels:           10  (LUT3=2 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.737    -0.775    vga_contoller_inst/clk_20
    SLICE_X28Y143        FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2024][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y143        FDRE (Prop_fdre_C_Q)         0.456    -0.319 r  vga_contoller_inst/rgb_buf_reg[0][2024][1]/Q
                         net (fo=1, routed)           0.827     0.509    vga_contoller_inst/rgb_buf_reg_n_0_[0][2024][1]
    SLICE_X28Y142        LUT3 (Prop_lut3_I2_O)        0.124     0.633 r  vga_contoller_inst/uio_out_OBUF[0]_inst_i_1259/O
                         net (fo=1, routed)           1.177     1.809    vga_contoller_inst/uio_out_OBUF[0]_inst_i_1259_n_0
    SLICE_X22Y143        LUT6 (Prop_lut6_I5_O)        0.124     1.933 r  vga_contoller_inst/uio_out_OBUF[0]_inst_i_714/O
                         net (fo=1, routed)           1.098     3.031    vga_contoller_inst/uio_out_OBUF[0]_inst_i_714_n_0
    SLICE_X18Y142        LUT6 (Prop_lut6_I1_O)        0.124     3.155 r  vga_contoller_inst/uio_out_OBUF[0]_inst_i_247/O
                         net (fo=1, routed)           0.000     3.155    vga_contoller_inst/uio_out_OBUF[0]_inst_i_247_n_0
    SLICE_X18Y142        MUXF7 (Prop_muxf7_I0_O)      0.212     3.367 r  vga_contoller_inst/uio_out_OBUF[0]_inst_i_92/O
                         net (fo=1, routed)           0.000     3.367    vga_contoller_inst/uio_out_OBUF[0]_inst_i_92_n_0
    SLICE_X18Y142        MUXF8 (Prop_muxf8_I1_O)      0.094     3.461 r  vga_contoller_inst/uio_out_OBUF[0]_inst_i_31/O
                         net (fo=1, routed)           1.311     4.773    vga_contoller_inst/uio_out_OBUF[0]_inst_i_31_n_0
    SLICE_X37Y141        LUT6 (Prop_lut6_I0_O)        0.316     5.089 r  vga_contoller_inst/uio_out_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           1.824     6.912    vga_contoller_inst/uio_out_OBUF[0]_inst_i_11_n_0
    SLICE_X33Y116        LUT6 (Prop_lut6_I0_O)        0.124     7.036 r  vga_contoller_inst/uio_out_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           2.864     9.900    vga_contoller_inst/uio_out_OBUF[0]_inst_i_5_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I3_O)        0.124    10.024 r  vga_contoller_inst/uio_out_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           1.031    11.055    vga_contoller_inst/v/rgb_buf[1]
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    11.179 r  vga_contoller_inst/v/uio_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.845    14.024    uio_out_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    17.526 r  uio_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.526    uio_out[0]
    N19                                                               r  uio_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/rgb_buf_reg[0][1355][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uio_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.376ns  (logic 6.239ns (33.953%)  route 12.137ns (66.047%))
  Logic Levels:           11  (LUT3=2 LUT6=4 MUXF7=2 MUXF8=2 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.624    -0.888    vga_contoller_inst/clk_20
    SLICE_X5Y97          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][1355][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  vga_contoller_inst/rgb_buf_reg[0][1355][2]/Q
                         net (fo=1, routed)           1.251     0.819    vga_contoller_inst/rgb_buf_reg_n_0_[0][1355][2]
    SLICE_X4Y97          LUT3 (Prop_lut3_I0_O)        0.152     0.971 r  vga_contoller_inst/uio_out_OBUF[5]_inst_i_2590/O
                         net (fo=1, routed)           1.237     2.208    vga_contoller_inst/uio_out_OBUF[5]_inst_i_2590_n_0
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.332     2.540 r  vga_contoller_inst/uio_out_OBUF[5]_inst_i_1486/O
                         net (fo=1, routed)           0.000     2.540    vga_contoller_inst/uio_out_OBUF[5]_inst_i_1486_n_0
    SLICE_X3Y93          MUXF7 (Prop_muxf7_I0_O)      0.212     2.752 r  vga_contoller_inst/uio_out_OBUF[5]_inst_i_816/O
                         net (fo=1, routed)           0.000     2.752    vga_contoller_inst/uio_out_OBUF[5]_inst_i_816_n_0
    SLICE_X3Y93          MUXF8 (Prop_muxf8_I1_O)      0.094     2.846 r  vga_contoller_inst/uio_out_OBUF[5]_inst_i_284/O
                         net (fo=1, routed)           1.943     4.789    vga_contoller_inst/uio_out_OBUF[5]_inst_i_284_n_0
    SLICE_X6Y115         LUT6 (Prop_lut6_I5_O)        0.316     5.105 r  vga_contoller_inst/uio_out_OBUF[5]_inst_i_104/O
                         net (fo=1, routed)           0.000     5.105    vga_contoller_inst/uio_out_OBUF[5]_inst_i_104_n_0
    SLICE_X6Y115         MUXF7 (Prop_muxf7_I1_O)      0.247     5.352 r  vga_contoller_inst/uio_out_OBUF[5]_inst_i_37/O
                         net (fo=1, routed)           0.000     5.352    vga_contoller_inst/uio_out_OBUF[5]_inst_i_37_n_0
    SLICE_X6Y115         MUXF8 (Prop_muxf8_I0_O)      0.098     5.450 r  vga_contoller_inst/uio_out_OBUF[5]_inst_i_13/O
                         net (fo=1, routed)           1.937     7.387    vga_contoller_inst/uio_out_OBUF[5]_inst_i_13_n_0
    SLICE_X32Y110        LUT6 (Prop_lut6_I3_O)        0.319     7.706 r  vga_contoller_inst/uio_out_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           2.287     9.993    vga_contoller_inst/uio_out_OBUF[5]_inst_i_5_n_0
    SLICE_X33Y55         LUT6 (Prop_lut6_I3_O)        0.124    10.117 r  vga_contoller_inst/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           1.028    11.145    vga_contoller_inst/v/rgb_buf[2]
    SLICE_X28Y49         LUT3 (Prop_lut3_I2_O)        0.152    11.297 r  vga_contoller_inst/v/uio_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.454    13.751    uio_out_OBUF[5]
    G17                  OBUF (Prop_obuf_I_O)         3.737    17.488 r  uio_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.488    uio_out[5]
    G17                                                               r  uio_out[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_contoller_inst/rgb_buf_reg[1][2498][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uio_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.597ns  (logic 1.703ns (47.354%)  route 1.894ns (52.646%))
  Logic Levels:           7  (LUT3=2 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.557    -0.624    vga_contoller_inst/clk_20
    SLICE_X41Y32         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2498][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  vga_contoller_inst/rgb_buf_reg[1][2498][3]/Q
                         net (fo=1, routed)           0.191    -0.292    vga_contoller_inst/rgb_buf_reg_n_0_[1][2498][3]
    SLICE_X41Y32         LUT3 (Prop_lut3_I2_O)        0.045    -0.247 r  vga_contoller_inst/uio_out_OBUF[1]_inst_i_68/O
                         net (fo=1, routed)           0.137    -0.110    vga_contoller_inst/uio_out_OBUF[1]_inst_i_68_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I1_O)        0.045    -0.065 r  vga_contoller_inst/uio_out_OBUF[1]_inst_i_22/O
                         net (fo=1, routed)           0.000    -0.065    vga_contoller_inst/uio_out_OBUF[1]_inst_i_22_n_0
    SLICE_X41Y33         MUXF7 (Prop_muxf7_I1_O)      0.065     0.000 r  vga_contoller_inst/uio_out_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           0.000     0.000    vga_contoller_inst/uio_out_OBUF[1]_inst_i_8_n_0
    SLICE_X41Y33         MUXF8 (Prop_muxf8_I1_O)      0.019     0.019 r  vga_contoller_inst/uio_out_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.511     0.530    vga_contoller_inst/uio_out_OBUF[1]_inst_i_3_n_0
    SLICE_X33Y55         LUT6 (Prop_lut6_I0_O)        0.112     0.642 r  vga_contoller_inst/uio_out_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.278     0.920    vga_contoller_inst/v/rgb_buf[3]
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.045     0.965 r  vga_contoller_inst/v/uio_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.777     1.741    uio_out_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         1.231     2.973 r  uio_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.973    uio_out[1]
    D17                                                               r  uio_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/rgb_buf_reg[0][2497][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uio_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.946ns  (logic 1.819ns (46.091%)  route 2.127ns (53.909%))
  Logic Levels:           7  (LUT3=2 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.554    -0.627    vga_contoller_inst/clk_20
    SLICE_X43Y29         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2497][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  vga_contoller_inst/rgb_buf_reg[0][2497][0]/Q
                         net (fo=1, routed)           0.156    -0.330    vga_contoller_inst/rgb_buf_reg_n_0_[0][2497][0]
    SLICE_X43Y29         LUT3 (Prop_lut3_I2_O)        0.042    -0.288 r  vga_contoller_inst/uio_out_OBUF[4]_inst_i_69/O
                         net (fo=1, routed)           0.180    -0.108    vga_contoller_inst/uio_out_OBUF[4]_inst_i_69_n_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I3_O)        0.107    -0.001 r  vga_contoller_inst/uio_out_OBUF[4]_inst_i_22/O
                         net (fo=1, routed)           0.000    -0.001    vga_contoller_inst/uio_out_OBUF[4]_inst_i_22_n_0
    SLICE_X42Y33         MUXF7 (Prop_muxf7_I1_O)      0.064     0.063 r  vga_contoller_inst/uio_out_OBUF[4]_inst_i_8/O
                         net (fo=1, routed)           0.000     0.063    vga_contoller_inst/uio_out_OBUF[4]_inst_i_8_n_0
    SLICE_X42Y33         MUXF8 (Prop_muxf8_I1_O)      0.019     0.082 r  vga_contoller_inst/uio_out_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.583     0.665    vga_contoller_inst/uio_out_OBUF[4]_inst_i_3_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I0_O)        0.113     0.778 r  vga_contoller_inst/uio_out_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.356     1.134    vga_contoller_inst/v/rgb_buf[0]
    SLICE_X29Y45         LUT3 (Prop_lut3_I2_O)        0.046     1.180 r  vga_contoller_inst/v/uio_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.852     2.032    uio_out_OBUF[4]
    J19                  OBUF (Prop_obuf_I_O)         1.287     3.319 r  uio_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.319    uio_out[4]
    J19                                                               r  uio_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/rgb_buf_reg[0][2496][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uio_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.062ns  (logic 1.830ns (45.047%)  route 2.232ns (54.953%))
  Logic Levels:           7  (LUT3=2 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.556    -0.625    vga_contoller_inst/clk_20
    SLICE_X41Y31         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2496][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  vga_contoller_inst/rgb_buf_reg[0][2496][2]/Q
                         net (fo=1, routed)           0.219    -0.265    vga_contoller_inst/rgb_buf_reg_n_0_[0][2496][2]
    SLICE_X41Y31         LUT3 (Prop_lut3_I0_O)        0.044    -0.221 r  vga_contoller_inst/uio_out_OBUF[5]_inst_i_70/O
                         net (fo=1, routed)           0.186    -0.035    vga_contoller_inst/uio_out_OBUF[5]_inst_i_70_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I5_O)        0.107     0.072 r  vga_contoller_inst/uio_out_OBUF[5]_inst_i_22/O
                         net (fo=1, routed)           0.000     0.072    vga_contoller_inst/uio_out_OBUF[5]_inst_i_22_n_0
    SLICE_X43Y28         MUXF7 (Prop_muxf7_I1_O)      0.065     0.137 r  vga_contoller_inst/uio_out_OBUF[5]_inst_i_8/O
                         net (fo=1, routed)           0.000     0.137    vga_contoller_inst/uio_out_OBUF[5]_inst_i_8_n_0
    SLICE_X43Y28         MUXF8 (Prop_muxf8_I1_O)      0.019     0.156 r  vga_contoller_inst/uio_out_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.668     0.824    vga_contoller_inst/uio_out_OBUF[5]_inst_i_3_n_0
    SLICE_X33Y55         LUT6 (Prop_lut6_I0_O)        0.112     0.936 r  vga_contoller_inst/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.373     1.309    vga_contoller_inst/v/rgb_buf[2]
    SLICE_X28Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.354 r  vga_contoller_inst/v/uio_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.786     2.140    uio_out_OBUF[5]
    G17                  OBUF (Prop_obuf_I_O)         1.297     3.437 r  uio_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.437    uio_out[5]
    G17                                                               r  uio_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/rgb_buf_reg[1][2497][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uio_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.097ns  (logic 1.676ns (40.895%)  route 2.422ns (59.105%))
  Logic Levels:           7  (LUT3=2 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.555    -0.626    vga_contoller_inst/clk_20
    SLICE_X43Y30         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2497][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  vga_contoller_inst/rgb_buf_reg[1][2497][1]/Q
                         net (fo=1, routed)           0.189    -0.296    vga_contoller_inst/rgb_buf_reg_n_0_[1][2497][1]
    SLICE_X43Y29         LUT3 (Prop_lut3_I1_O)        0.045    -0.251 r  vga_contoller_inst/uio_out_OBUF[0]_inst_i_69/O
                         net (fo=1, routed)           0.162    -0.089    vga_contoller_inst/uio_out_OBUF[0]_inst_i_69_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I3_O)        0.045    -0.044 r  vga_contoller_inst/uio_out_OBUF[0]_inst_i_22/O
                         net (fo=1, routed)           0.000    -0.044    vga_contoller_inst/uio_out_OBUF[0]_inst_i_22_n_0
    SLICE_X42Y29         MUXF7 (Prop_muxf7_I1_O)      0.064     0.020 r  vga_contoller_inst/uio_out_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.000     0.020    vga_contoller_inst/uio_out_OBUF[0]_inst_i_8_n_0
    SLICE_X42Y29         MUXF8 (Prop_muxf8_I1_O)      0.019     0.039 r  vga_contoller_inst/uio_out_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.748     0.787    vga_contoller_inst/uio_out_OBUF[0]_inst_i_3_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I0_O)        0.113     0.900 r  vga_contoller_inst/uio_out_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.376     1.277    vga_contoller_inst/v/rgb_buf[1]
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.045     1.322 r  vga_contoller_inst/v/uio_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.946     2.267    uio_out_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     3.471 r  uio_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.471    uio_out[0]
    N19                                                               r  uio_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/rgb_buf_reg[0][2499][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uio_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.125ns  (logic 1.738ns (42.121%)  route 2.388ns (57.879%))
  Logic Levels:           7  (LUT3=2 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.557    -0.624    vga_contoller_inst/clk_20
    SLICE_X44Y31         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2499][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.128    -0.496 r  vga_contoller_inst/rgb_buf_reg[0][2499][5]/Q
                         net (fo=1, routed)           0.143    -0.354    vga_contoller_inst/rgb_buf_reg_n_0_[0][2499][5]
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.098    -0.256 r  vga_contoller_inst/uio_out_OBUF[2]_inst_i_67/O
                         net (fo=1, routed)           0.141    -0.114    vga_contoller_inst/uio_out_OBUF[2]_inst_i_67_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.045    -0.069 r  vga_contoller_inst/uio_out_OBUF[2]_inst_i_22/O
                         net (fo=1, routed)           0.000    -0.069    vga_contoller_inst/uio_out_OBUF[2]_inst_i_22_n_0
    SLICE_X43Y31         MUXF7 (Prop_muxf7_I1_O)      0.065    -0.004 r  vga_contoller_inst/uio_out_OBUF[2]_inst_i_8/O
                         net (fo=1, routed)           0.000    -0.004    vga_contoller_inst/uio_out_OBUF[2]_inst_i_8_n_0
    SLICE_X43Y31         MUXF8 (Prop_muxf8_I1_O)      0.019     0.015 r  vga_contoller_inst/uio_out_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.619     0.633    vga_contoller_inst/uio_out_OBUF[2]_inst_i_3_n_0
    SLICE_X33Y55         LUT6 (Prop_lut6_I0_O)        0.112     0.745 r  vga_contoller_inst/uio_out_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.581     1.326    vga_contoller_inst/v/rgb_buf[5]
    SLICE_X28Y45         LUT3 (Prop_lut3_I1_O)        0.045     1.371 r  vga_contoller_inst/v/uio_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.904     2.275    uio_out_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.501 r  uio_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.501    uio_out[2]
    J18                                                               r  uio_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/rgb_buf_reg[1][2498][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            uio_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.135ns  (logic 1.858ns (44.931%)  route 2.277ns (55.069%))
  Logic Levels:           7  (LUT3=2 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.557    -0.624    vga_contoller_inst/clk_20
    SLICE_X41Y32         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2498][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.128    -0.496 r  vga_contoller_inst/rgb_buf_reg[1][2498][4]/Q
                         net (fo=1, routed)           0.085    -0.411    vga_contoller_inst/rgb_buf_reg_n_0_[1][2498][4]
    SLICE_X41Y32         LUT3 (Prop_lut3_I2_O)        0.101    -0.310 r  vga_contoller_inst/uio_out_OBUF[6]_inst_i_70/O
                         net (fo=1, routed)           0.189    -0.121    vga_contoller_inst/uio_out_OBUF[6]_inst_i_70_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I1_O)        0.107    -0.014 r  vga_contoller_inst/uio_out_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.000    -0.014    vga_contoller_inst/uio_out_OBUF[6]_inst_i_24_n_0
    SLICE_X42Y32         MUXF7 (Prop_muxf7_I1_O)      0.064     0.050 r  vga_contoller_inst/uio_out_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     0.050    vga_contoller_inst/uio_out_OBUF[6]_inst_i_10_n_0
    SLICE_X42Y32         MUXF8 (Prop_muxf8_I1_O)      0.019     0.069 r  vga_contoller_inst/uio_out_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.673     0.741    vga_contoller_inst/uio_out_OBUF[6]_inst_i_4_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I0_O)        0.113     0.854 r  vga_contoller_inst/uio_out_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.455     1.310    vga_contoller_inst/v/rgb_buf[4]
    SLICE_X28Y45         LUT3 (Prop_lut3_I2_O)        0.044     1.354 r  vga_contoller_inst/v/uio_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.875     2.229    uio_out_OBUF[6]
    K18                  OBUF (Prop_obuf_I_O)         1.282     3.510 r  uio_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.510    uio_out[6]
    K18                                                               r  uio_out[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_contoller_inst/read_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.968ns  (logic 5.761ns (16.960%)  route 28.207ns (83.040%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=2 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.553    -0.959    vga_contoller_inst/clk_25
    SLICE_X35Y52         FDRE                                         r  vga_contoller_inst/read_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  vga_contoller_inst/read_index_reg[2]/Q
                         net (fo=1657, routed)       18.477    17.974    vga_contoller_inst/read_index_reg[2]
    SLICE_X3Y128         MUXF7 (Prop_muxf7_S_O)       0.276    18.250 r  vga_contoller_inst/uio_out_OBUF[6]_inst_i_820/O
                         net (fo=1, routed)           0.000    18.250    vga_contoller_inst/uio_out_OBUF[6]_inst_i_820_n_0
    SLICE_X3Y128         MUXF8 (Prop_muxf8_I1_O)      0.094    18.344 r  vga_contoller_inst/uio_out_OBUF[6]_inst_i_287/O
                         net (fo=1, routed)           1.365    19.709    vga_contoller_inst/uio_out_OBUF[6]_inst_i_287_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I0_O)        0.316    20.025 r  vga_contoller_inst/uio_out_OBUF[6]_inst_i_107/O
                         net (fo=1, routed)           0.000    20.025    vga_contoller_inst/uio_out_OBUF[6]_inst_i_107_n_0
    SLICE_X7Y118         MUXF7 (Prop_muxf7_I0_O)      0.212    20.237 r  vga_contoller_inst/uio_out_OBUF[6]_inst_i_40/O
                         net (fo=1, routed)           0.000    20.237    vga_contoller_inst/uio_out_OBUF[6]_inst_i_40_n_0
    SLICE_X7Y118         MUXF8 (Prop_muxf8_I1_O)      0.094    20.331 r  vga_contoller_inst/uio_out_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.966    22.297    vga_contoller_inst/uio_out_OBUF[6]_inst_i_15_n_0
    SLICE_X33Y112        LUT6 (Prop_lut6_I3_O)        0.316    22.613 r  vga_contoller_inst/uio_out_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           2.519    25.132    vga_contoller_inst/uio_out_OBUF[6]_inst_i_6_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I3_O)        0.124    25.256 r  vga_contoller_inst/uio_out_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           1.217    26.473    vga_contoller_inst/v/rgb_buf[4]
    SLICE_X28Y45         LUT3 (Prop_lut3_I2_O)        0.152    26.625 r  vga_contoller_inst/v/uio_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.663    29.288    uio_out_OBUF[6]
    K18                  OBUF (Prop_obuf_I_O)         3.721    33.009 r  uio_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    33.009    uio_out[6]
    K18                                                               r  uio_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/read_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.888ns  (logic 5.814ns (17.156%)  route 28.074ns (82.844%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=2 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.553    -0.959    vga_contoller_inst/clk_25
    SLICE_X35Y52         FDRE                                         r  vga_contoller_inst/read_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  vga_contoller_inst/read_index_reg[2]/Q
                         net (fo=1657, routed)       18.306    17.803    vga_contoller_inst/read_index_reg[2]
    SLICE_X14Y124        MUXF7 (Prop_muxf7_S_O)       0.314    18.117 r  vga_contoller_inst/uio_out_OBUF[4]_inst_i_825/O
                         net (fo=1, routed)           0.000    18.117    vga_contoller_inst/uio_out_OBUF[4]_inst_i_825_n_0
    SLICE_X14Y124        MUXF8 (Prop_muxf8_I0_O)      0.098    18.215 r  vga_contoller_inst/uio_out_OBUF[4]_inst_i_289/O
                         net (fo=1, routed)           1.393    19.608    vga_contoller_inst/uio_out_OBUF[4]_inst_i_289_n_0
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.319    19.927 r  vga_contoller_inst/uio_out_OBUF[4]_inst_i_106/O
                         net (fo=1, routed)           0.000    19.927    vga_contoller_inst/uio_out_OBUF[4]_inst_i_106_n_0
    SLICE_X7Y120         MUXF7 (Prop_muxf7_I1_O)      0.217    20.144 r  vga_contoller_inst/uio_out_OBUF[4]_inst_i_38/O
                         net (fo=1, routed)           0.000    20.144    vga_contoller_inst/uio_out_OBUF[4]_inst_i_38_n_0
    SLICE_X7Y120         MUXF8 (Prop_muxf8_I1_O)      0.094    20.238 r  vga_contoller_inst/uio_out_OBUF[4]_inst_i_13/O
                         net (fo=1, routed)           2.026    22.264    vga_contoller_inst/uio_out_OBUF[4]_inst_i_13_n_0
    SLICE_X33Y111        LUT6 (Prop_lut6_I3_O)        0.316    22.580 r  vga_contoller_inst/uio_out_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           2.762    25.342    vga_contoller_inst/uio_out_OBUF[4]_inst_i_5_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I3_O)        0.124    25.466 r  vga_contoller_inst/uio_out_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.972    26.438    vga_contoller_inst/v/rgb_buf[0]
    SLICE_X29Y45         LUT3 (Prop_lut3_I2_O)        0.150    26.588 r  vga_contoller_inst/v/uio_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.615    29.203    uio_out_OBUF[4]
    J19                  OBUF (Prop_obuf_I_O)         3.726    32.929 r  uio_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    32.929    uio_out[4]
    J19                                                               r  uio_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/read_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.657ns  (logic 5.771ns (17.147%)  route 27.886ns (82.853%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=2 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.553    -0.959    vga_contoller_inst/clk_25
    SLICE_X35Y52         FDRE                                         r  vga_contoller_inst/read_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  vga_contoller_inst/read_index_reg[2]/Q
                         net (fo=1657, routed)       18.598    18.095    vga_contoller_inst/read_index_reg[2]
    SLICE_X3Y130         MUXF7 (Prop_muxf7_S_O)       0.276    18.371 r  vga_contoller_inst/uio_out_OBUF[5]_inst_i_818/O
                         net (fo=1, routed)           0.000    18.371    vga_contoller_inst/uio_out_OBUF[5]_inst_i_818_n_0
    SLICE_X3Y130         MUXF8 (Prop_muxf8_I1_O)      0.094    18.465 r  vga_contoller_inst/uio_out_OBUF[5]_inst_i_285/O
                         net (fo=1, routed)           1.583    20.048    vga_contoller_inst/uio_out_OBUF[5]_inst_i_285_n_0
    SLICE_X6Y115         LUT6 (Prop_lut6_I0_O)        0.316    20.364 r  vga_contoller_inst/uio_out_OBUF[5]_inst_i_105/O
                         net (fo=1, routed)           0.000    20.364    vga_contoller_inst/uio_out_OBUF[5]_inst_i_105_n_0
    SLICE_X6Y115         MUXF7 (Prop_muxf7_I0_O)      0.209    20.573 r  vga_contoller_inst/uio_out_OBUF[5]_inst_i_38/O
                         net (fo=1, routed)           0.000    20.573    vga_contoller_inst/uio_out_OBUF[5]_inst_i_38_n_0
    SLICE_X6Y115         MUXF8 (Prop_muxf8_I1_O)      0.088    20.661 r  vga_contoller_inst/uio_out_OBUF[5]_inst_i_13/O
                         net (fo=1, routed)           1.937    22.598    vga_contoller_inst/uio_out_OBUF[5]_inst_i_13_n_0
    SLICE_X32Y110        LUT6 (Prop_lut6_I3_O)        0.319    22.917 r  vga_contoller_inst/uio_out_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           2.287    25.203    vga_contoller_inst/uio_out_OBUF[5]_inst_i_5_n_0
    SLICE_X33Y55         LUT6 (Prop_lut6_I3_O)        0.124    25.327 r  vga_contoller_inst/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           1.028    26.355    vga_contoller_inst/v/rgb_buf[2]
    SLICE_X28Y49         LUT3 (Prop_lut3_I2_O)        0.152    26.507 r  vga_contoller_inst/v/uio_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.454    28.961    uio_out_OBUF[5]
    G17                  OBUF (Prop_obuf_I_O)         3.737    32.698 r  uio_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    32.698    uio_out[5]
    G17                                                               r  uio_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/read_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.496ns  (logic 5.550ns (16.568%)  route 27.946ns (83.432%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=2 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.553    -0.959    vga_contoller_inst/clk_25
    SLICE_X35Y52         FDRE                                         r  vga_contoller_inst/read_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  vga_contoller_inst/read_index_reg[2]/Q
                         net (fo=1657, routed)       18.598    18.095    vga_contoller_inst/read_index_reg[2]
    SLICE_X2Y129         MUXF7 (Prop_muxf7_S_O)       0.292    18.387 r  vga_contoller_inst/uio_out_OBUF[2]_inst_i_818/O
                         net (fo=1, routed)           0.000    18.387    vga_contoller_inst/uio_out_OBUF[2]_inst_i_818_n_0
    SLICE_X2Y129         MUXF8 (Prop_muxf8_I1_O)      0.088    18.475 r  vga_contoller_inst/uio_out_OBUF[2]_inst_i_285/O
                         net (fo=1, routed)           0.940    19.415    vga_contoller_inst/uio_out_OBUF[2]_inst_i_285_n_0
    SLICE_X7Y121         LUT6 (Prop_lut6_I0_O)        0.319    19.734 r  vga_contoller_inst/uio_out_OBUF[2]_inst_i_105/O
                         net (fo=1, routed)           0.000    19.734    vga_contoller_inst/uio_out_OBUF[2]_inst_i_105_n_0
    SLICE_X7Y121         MUXF7 (Prop_muxf7_I0_O)      0.212    19.946 r  vga_contoller_inst/uio_out_OBUF[2]_inst_i_38/O
                         net (fo=1, routed)           0.000    19.946    vga_contoller_inst/uio_out_OBUF[2]_inst_i_38_n_0
    SLICE_X7Y121         MUXF8 (Prop_muxf8_I1_O)      0.094    20.040 r  vga_contoller_inst/uio_out_OBUF[2]_inst_i_13/O
                         net (fo=1, routed)           1.391    21.431    vga_contoller_inst/uio_out_OBUF[2]_inst_i_13_n_0
    SLICE_X33Y116        LUT6 (Prop_lut6_I3_O)        0.316    21.747 r  vga_contoller_inst/uio_out_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           2.698    24.445    vga_contoller_inst/uio_out_OBUF[2]_inst_i_5_n_0
    SLICE_X33Y55         LUT6 (Prop_lut6_I3_O)        0.124    24.569 r  vga_contoller_inst/uio_out_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           1.544    26.113    vga_contoller_inst/v/rgb_buf[5]
    SLICE_X28Y45         LUT3 (Prop_lut3_I1_O)        0.124    26.237 r  vga_contoller_inst/v/uio_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.775    29.012    uio_out_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.525    32.537 r  uio_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    32.537    uio_out[2]
    J18                                                               r  uio_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/read_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.880ns  (logic 5.519ns (16.787%)  route 27.360ns (83.213%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=2 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.553    -0.959    vga_contoller_inst/clk_25
    SLICE_X35Y52         FDRE                                         r  vga_contoller_inst/read_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  vga_contoller_inst/read_index_reg[2]/Q
                         net (fo=1657, routed)       17.691    17.189    vga_contoller_inst/read_index_reg[2]
    SLICE_X9Y131         MUXF7 (Prop_muxf7_S_O)       0.276    17.465 r  vga_contoller_inst/uio_out_OBUF[0]_inst_i_828/O
                         net (fo=1, routed)           0.000    17.465    vga_contoller_inst/uio_out_OBUF[0]_inst_i_828_n_0
    SLICE_X9Y131         MUXF8 (Prop_muxf8_I1_O)      0.094    17.559 r  vga_contoller_inst/uio_out_OBUF[0]_inst_i_290/O
                         net (fo=1, routed)           1.462    19.020    vga_contoller_inst/uio_out_OBUF[0]_inst_i_290_n_0
    SLICE_X7Y119         LUT6 (Prop_lut6_I1_O)        0.316    19.336 r  vga_contoller_inst/uio_out_OBUF[0]_inst_i_106/O
                         net (fo=1, routed)           0.000    19.336    vga_contoller_inst/uio_out_OBUF[0]_inst_i_106_n_0
    SLICE_X7Y119         MUXF7 (Prop_muxf7_I1_O)      0.217    19.553 r  vga_contoller_inst/uio_out_OBUF[0]_inst_i_38/O
                         net (fo=1, routed)           0.000    19.553    vga_contoller_inst/uio_out_OBUF[0]_inst_i_38_n_0
    SLICE_X7Y119         MUXF8 (Prop_muxf8_I1_O)      0.094    19.647 r  vga_contoller_inst/uio_out_OBUF[0]_inst_i_13/O
                         net (fo=1, routed)           1.468    21.115    vga_contoller_inst/uio_out_OBUF[0]_inst_i_13_n_0
    SLICE_X33Y116        LUT6 (Prop_lut6_I3_O)        0.316    21.431 r  vga_contoller_inst/uio_out_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           2.864    24.294    vga_contoller_inst/uio_out_OBUF[0]_inst_i_5_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I3_O)        0.124    24.418 r  vga_contoller_inst/uio_out_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           1.031    25.450    vga_contoller_inst/v/rgb_buf[1]
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    25.574 r  vga_contoller_inst/v/uio_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.845    28.418    uio_out_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    31.921 r  uio_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    31.921    uio_out[0]
    N19                                                               r  uio_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/read_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.725ns  (logic 5.592ns (17.089%)  route 27.133ns (82.911%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=2 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.553    -0.959    vga_contoller_inst/clk_25
    SLICE_X35Y52         FDRE                                         r  vga_contoller_inst/read_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  vga_contoller_inst/read_index_reg[2]/Q
                         net (fo=1657, routed)       17.965    17.462    vga_contoller_inst/read_index_reg[2]
    SLICE_X12Y127        MUXF7 (Prop_muxf7_S_O)       0.314    17.776 r  vga_contoller_inst/uio_out_OBUF[1]_inst_i_827/O
                         net (fo=1, routed)           0.000    17.776    vga_contoller_inst/uio_out_OBUF[1]_inst_i_827_n_0
    SLICE_X12Y127        MUXF8 (Prop_muxf8_I0_O)      0.098    17.874 r  vga_contoller_inst/uio_out_OBUF[1]_inst_i_290/O
                         net (fo=1, routed)           1.231    19.105    vga_contoller_inst/uio_out_OBUF[1]_inst_i_290_n_0
    SLICE_X7Y117         LUT6 (Prop_lut6_I1_O)        0.319    19.424 r  vga_contoller_inst/uio_out_OBUF[1]_inst_i_106/O
                         net (fo=1, routed)           0.000    19.424    vga_contoller_inst/uio_out_OBUF[1]_inst_i_106_n_0
    SLICE_X7Y117         MUXF7 (Prop_muxf7_I1_O)      0.217    19.641 r  vga_contoller_inst/uio_out_OBUF[1]_inst_i_38/O
                         net (fo=1, routed)           0.000    19.641    vga_contoller_inst/uio_out_OBUF[1]_inst_i_38_n_0
    SLICE_X7Y117         MUXF8 (Prop_muxf8_I1_O)      0.094    19.735 r  vga_contoller_inst/uio_out_OBUF[1]_inst_i_13/O
                         net (fo=1, routed)           1.945    21.680    vga_contoller_inst/uio_out_OBUF[1]_inst_i_13_n_0
    SLICE_X33Y112        LUT6 (Prop_lut6_I3_O)        0.316    21.996 r  vga_contoller_inst/uio_out_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           2.800    24.795    vga_contoller_inst/uio_out_OBUF[1]_inst_i_5_n_0
    SLICE_X33Y55         LUT6 (Prop_lut6_I3_O)        0.124    24.919 r  vga_contoller_inst/uio_out_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.771    25.690    vga_contoller_inst/v/rgb_buf[3]
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.124    25.814 r  vga_contoller_inst/v/uio_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.422    28.236    uio_out_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         3.530    31.766 r  uio_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    31.766    uio_out[1]
    D17                                                               r  uio_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/v/yc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.568ns  (logic 4.345ns (57.414%)  route 3.223ns (42.586%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.637    -0.875    vga_contoller_inst/v/clk_25
    SLICE_X1Y41          FDRE                                         r  vga_contoller_inst/v/yc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.419    -0.456 f  vga_contoller_inst/v/yc_reg[7]/Q
                         net (fo=1, routed)           0.849     0.393    vga_contoller_inst/v/yc[7]
    SLICE_X1Y41          LUT4 (Prop_lut4_I1_O)        0.299     0.692 r  vga_contoller_inst/v/uio_out_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.303     0.995    vga_contoller_inst/v/uio_out_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I0_O)        0.124     1.119 r  vga_contoller_inst/v/uio_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.071     3.191    uio_out_OBUF[3]
    R19                  OBUF (Prop_obuf_I_O)         3.503     6.694 r  uio_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.694    uio_out[3]
    R19                                                               r  uio_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/v/xc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.244ns  (logic 4.215ns (58.182%)  route 3.029ns (41.818%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.636    -0.876    vga_contoller_inst/v/clk_25
    SLICE_X1Y40          FDRE                                         r  vga_contoller_inst/v/xc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.419    -0.457 r  vga_contoller_inst/v/xc_reg[8]/Q
                         net (fo=2, routed)           0.976     0.520    vga_contoller_inst/v/xc[8]
    SLICE_X2Y40          LUT6 (Prop_lut6_I1_O)        0.299     0.819 r  vga_contoller_inst/v/uio_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.053     2.872    uio_out_OBUF[7]
    P19                  OBUF (Prop_obuf_I_O)         3.497     6.368 r  uio_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.368    uio_out[7]
    P19                                                               r  uio_out[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_contoller_inst/v/xc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.967ns  (logic 1.384ns (70.355%)  route 0.583ns (29.645%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.594    -0.587    vga_contoller_inst/v/clk_25
    SLICE_X1Y40          FDRE                                         r  vga_contoller_inst/v/xc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  vga_contoller_inst/v/xc_reg[4]/Q
                         net (fo=1, routed)           0.098    -0.348    vga_contoller_inst/v/xc[4]
    SLICE_X2Y40          LUT6 (Prop_lut6_I4_O)        0.045    -0.303 r  vga_contoller_inst/v/uio_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.485     0.182    uio_out_OBUF[7]
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.379 r  uio_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.379    uio_out[7]
    P19                                                               r  uio_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/v/yc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.023ns  (logic 1.390ns (68.733%)  route 0.633ns (31.267%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.594    -0.587    vga_contoller_inst/v/clk_25
    SLICE_X1Y41          FDRE                                         r  vga_contoller_inst/v/yc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.446 f  vga_contoller_inst/v/yc_reg[3]/Q
                         net (fo=1, routed)           0.132    -0.314    vga_contoller_inst/v/yc[3]
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.045    -0.269 r  vga_contoller_inst/v/uio_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.500     0.231    uio_out_OBUF[3]
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.436 r  uio_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.436    uio_out[3]
    R19                                                               r  uio_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/read_index_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.798ns  (logic 1.462ns (52.269%)  route 1.335ns (47.731%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.560    -0.621    vga_contoller_inst/clk_25
    SLICE_X35Y54         FDRE                                         r  vga_contoller_inst/read_index_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  vga_contoller_inst/read_index_reg[11]/Q
                         net (fo=8, routed)           0.281    -0.199    vga_contoller_inst/read_index_reg[11]
    SLICE_X33Y55         LUT6 (Prop_lut6_I2_O)        0.045    -0.154 r  vga_contoller_inst/uio_out_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.278     0.124    vga_contoller_inst/v/rgb_buf[3]
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.045     0.169 r  vga_contoller_inst/v/uio_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.777     0.945    uio_out_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         1.231     2.177 r  uio_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.177    uio_out[1]
    D17                                                               r  uio_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/read_index_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.911ns  (logic 1.435ns (49.290%)  route 1.476ns (50.710%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.560    -0.621    vga_contoller_inst/clk_25
    SLICE_X35Y54         FDRE                                         r  vga_contoller_inst/read_index_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  vga_contoller_inst/read_index_reg[11]/Q
                         net (fo=8, routed)           0.154    -0.326    vga_contoller_inst/read_index_reg[11]
    SLICE_X33Y54         LUT6 (Prop_lut6_I2_O)        0.045    -0.281 r  vga_contoller_inst/uio_out_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.376     0.095    vga_contoller_inst/v/rgb_buf[1]
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.045     0.140 r  vga_contoller_inst/v/uio_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.946     1.086    uio_out_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     2.289 r  uio_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.289    uio_out[0]
    N19                                                               r  uio_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/read_index_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.108ns  (logic 1.528ns (49.162%)  route 1.580ns (50.838%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.560    -0.621    vga_contoller_inst/clk_25
    SLICE_X35Y54         FDRE                                         r  vga_contoller_inst/read_index_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  vga_contoller_inst/read_index_reg[11]/Q
                         net (fo=8, routed)           0.421    -0.059    vga_contoller_inst/read_index_reg[11]
    SLICE_X33Y55         LUT6 (Prop_lut6_I2_O)        0.045    -0.014 r  vga_contoller_inst/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.373     0.359    vga_contoller_inst/v/rgb_buf[2]
    SLICE_X28Y49         LUT3 (Prop_lut3_I2_O)        0.045     0.404 r  vga_contoller_inst/v/uio_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.786     1.190    uio_out_OBUF[5]
    G17                  OBUF (Prop_obuf_I_O)         1.297     2.487 r  uio_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.487    uio_out[5]
    G17                                                               r  uio_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/read_index_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.145ns  (logic 1.519ns (48.295%)  route 1.626ns (51.705%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.560    -0.621    vga_contoller_inst/clk_25
    SLICE_X35Y54         FDRE                                         r  vga_contoller_inst/read_index_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  vga_contoller_inst/read_index_reg[11]/Q
                         net (fo=8, routed)           0.418    -0.062    vga_contoller_inst/read_index_reg[11]
    SLICE_X32Y54         LUT6 (Prop_lut6_I2_O)        0.045    -0.017 r  vga_contoller_inst/uio_out_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.356     0.339    vga_contoller_inst/v/rgb_buf[0]
    SLICE_X29Y45         LUT3 (Prop_lut3_I2_O)        0.046     0.385 r  vga_contoller_inst/v/uio_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.852     1.237    uio_out_OBUF[4]
    J19                  OBUF (Prop_obuf_I_O)         1.287     2.524 r  uio_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.524    uio_out[4]
    J19                                                               r  uio_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/read_index_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.165ns  (logic 1.512ns (47.767%)  route 1.653ns (52.233%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.560    -0.621    vga_contoller_inst/clk_25
    SLICE_X35Y54         FDRE                                         r  vga_contoller_inst/read_index_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  vga_contoller_inst/read_index_reg[11]/Q
                         net (fo=8, routed)           0.323    -0.157    vga_contoller_inst/read_index_reg[11]
    SLICE_X33Y54         LUT6 (Prop_lut6_I2_O)        0.045    -0.112 r  vga_contoller_inst/uio_out_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.455     0.343    vga_contoller_inst/v/rgb_buf[4]
    SLICE_X28Y45         LUT3 (Prop_lut3_I2_O)        0.044     0.387 r  vga_contoller_inst/v/uio_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.875     1.262    uio_out_OBUF[6]
    K18                  OBUF (Prop_obuf_I_O)         1.282     2.544 r  uio_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.544    uio_out[6]
    K18                                                               r  uio_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/read_index_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.362ns  (logic 1.457ns (43.334%)  route 1.905ns (56.666%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.560    -0.621    vga_contoller_inst/clk_25
    SLICE_X35Y54         FDRE                                         r  vga_contoller_inst/read_index_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  vga_contoller_inst/read_index_reg[11]/Q
                         net (fo=8, routed)           0.420    -0.060    vga_contoller_inst/read_index_reg[11]
    SLICE_X33Y55         LUT6 (Prop_lut6_I2_O)        0.045    -0.015 r  vga_contoller_inst/uio_out_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.581     0.565    vga_contoller_inst/v/rgb_buf[5]
    SLICE_X28Y45         LUT3 (Prop_lut3_I1_O)        0.045     0.610 r  vga_contoller_inst/v/uio_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.904     1.515    uio_out_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         1.226     2.740 r  uio_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.740    uio_out[2]
    J18                                                               r  uio_out[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25_clk_wiz_0_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_contoller_inst/read_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.968ns  (logic 5.761ns (16.960%)  route 28.207ns (83.040%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=2 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.553    -0.959    vga_contoller_inst/clk_25
    SLICE_X35Y52         FDRE                                         r  vga_contoller_inst/read_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  vga_contoller_inst/read_index_reg[2]/Q
                         net (fo=1657, routed)       18.477    17.974    vga_contoller_inst/read_index_reg[2]
    SLICE_X3Y128         MUXF7 (Prop_muxf7_S_O)       0.276    18.250 r  vga_contoller_inst/uio_out_OBUF[6]_inst_i_820/O
                         net (fo=1, routed)           0.000    18.250    vga_contoller_inst/uio_out_OBUF[6]_inst_i_820_n_0
    SLICE_X3Y128         MUXF8 (Prop_muxf8_I1_O)      0.094    18.344 r  vga_contoller_inst/uio_out_OBUF[6]_inst_i_287/O
                         net (fo=1, routed)           1.365    19.709    vga_contoller_inst/uio_out_OBUF[6]_inst_i_287_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I0_O)        0.316    20.025 r  vga_contoller_inst/uio_out_OBUF[6]_inst_i_107/O
                         net (fo=1, routed)           0.000    20.025    vga_contoller_inst/uio_out_OBUF[6]_inst_i_107_n_0
    SLICE_X7Y118         MUXF7 (Prop_muxf7_I0_O)      0.212    20.237 r  vga_contoller_inst/uio_out_OBUF[6]_inst_i_40/O
                         net (fo=1, routed)           0.000    20.237    vga_contoller_inst/uio_out_OBUF[6]_inst_i_40_n_0
    SLICE_X7Y118         MUXF8 (Prop_muxf8_I1_O)      0.094    20.331 r  vga_contoller_inst/uio_out_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.966    22.297    vga_contoller_inst/uio_out_OBUF[6]_inst_i_15_n_0
    SLICE_X33Y112        LUT6 (Prop_lut6_I3_O)        0.316    22.613 r  vga_contoller_inst/uio_out_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           2.519    25.132    vga_contoller_inst/uio_out_OBUF[6]_inst_i_6_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I3_O)        0.124    25.256 r  vga_contoller_inst/uio_out_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           1.217    26.473    vga_contoller_inst/v/rgb_buf[4]
    SLICE_X28Y45         LUT3 (Prop_lut3_I2_O)        0.152    26.625 r  vga_contoller_inst/v/uio_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.663    29.288    uio_out_OBUF[6]
    K18                  OBUF (Prop_obuf_I_O)         3.721    33.009 r  uio_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    33.009    uio_out[6]
    K18                                                               r  uio_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/read_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.888ns  (logic 5.814ns (17.156%)  route 28.074ns (82.844%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=2 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.553    -0.959    vga_contoller_inst/clk_25
    SLICE_X35Y52         FDRE                                         r  vga_contoller_inst/read_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  vga_contoller_inst/read_index_reg[2]/Q
                         net (fo=1657, routed)       18.306    17.803    vga_contoller_inst/read_index_reg[2]
    SLICE_X14Y124        MUXF7 (Prop_muxf7_S_O)       0.314    18.117 r  vga_contoller_inst/uio_out_OBUF[4]_inst_i_825/O
                         net (fo=1, routed)           0.000    18.117    vga_contoller_inst/uio_out_OBUF[4]_inst_i_825_n_0
    SLICE_X14Y124        MUXF8 (Prop_muxf8_I0_O)      0.098    18.215 r  vga_contoller_inst/uio_out_OBUF[4]_inst_i_289/O
                         net (fo=1, routed)           1.393    19.608    vga_contoller_inst/uio_out_OBUF[4]_inst_i_289_n_0
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.319    19.927 r  vga_contoller_inst/uio_out_OBUF[4]_inst_i_106/O
                         net (fo=1, routed)           0.000    19.927    vga_contoller_inst/uio_out_OBUF[4]_inst_i_106_n_0
    SLICE_X7Y120         MUXF7 (Prop_muxf7_I1_O)      0.217    20.144 r  vga_contoller_inst/uio_out_OBUF[4]_inst_i_38/O
                         net (fo=1, routed)           0.000    20.144    vga_contoller_inst/uio_out_OBUF[4]_inst_i_38_n_0
    SLICE_X7Y120         MUXF8 (Prop_muxf8_I1_O)      0.094    20.238 r  vga_contoller_inst/uio_out_OBUF[4]_inst_i_13/O
                         net (fo=1, routed)           2.026    22.264    vga_contoller_inst/uio_out_OBUF[4]_inst_i_13_n_0
    SLICE_X33Y111        LUT6 (Prop_lut6_I3_O)        0.316    22.580 r  vga_contoller_inst/uio_out_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           2.762    25.342    vga_contoller_inst/uio_out_OBUF[4]_inst_i_5_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I3_O)        0.124    25.466 r  vga_contoller_inst/uio_out_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.972    26.438    vga_contoller_inst/v/rgb_buf[0]
    SLICE_X29Y45         LUT3 (Prop_lut3_I2_O)        0.150    26.588 r  vga_contoller_inst/v/uio_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.615    29.203    uio_out_OBUF[4]
    J19                  OBUF (Prop_obuf_I_O)         3.726    32.929 r  uio_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    32.929    uio_out[4]
    J19                                                               r  uio_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/read_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.657ns  (logic 5.771ns (17.147%)  route 27.886ns (82.853%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=2 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.553    -0.959    vga_contoller_inst/clk_25
    SLICE_X35Y52         FDRE                                         r  vga_contoller_inst/read_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  vga_contoller_inst/read_index_reg[2]/Q
                         net (fo=1657, routed)       18.598    18.095    vga_contoller_inst/read_index_reg[2]
    SLICE_X3Y130         MUXF7 (Prop_muxf7_S_O)       0.276    18.371 r  vga_contoller_inst/uio_out_OBUF[5]_inst_i_818/O
                         net (fo=1, routed)           0.000    18.371    vga_contoller_inst/uio_out_OBUF[5]_inst_i_818_n_0
    SLICE_X3Y130         MUXF8 (Prop_muxf8_I1_O)      0.094    18.465 r  vga_contoller_inst/uio_out_OBUF[5]_inst_i_285/O
                         net (fo=1, routed)           1.583    20.048    vga_contoller_inst/uio_out_OBUF[5]_inst_i_285_n_0
    SLICE_X6Y115         LUT6 (Prop_lut6_I0_O)        0.316    20.364 r  vga_contoller_inst/uio_out_OBUF[5]_inst_i_105/O
                         net (fo=1, routed)           0.000    20.364    vga_contoller_inst/uio_out_OBUF[5]_inst_i_105_n_0
    SLICE_X6Y115         MUXF7 (Prop_muxf7_I0_O)      0.209    20.573 r  vga_contoller_inst/uio_out_OBUF[5]_inst_i_38/O
                         net (fo=1, routed)           0.000    20.573    vga_contoller_inst/uio_out_OBUF[5]_inst_i_38_n_0
    SLICE_X6Y115         MUXF8 (Prop_muxf8_I1_O)      0.088    20.661 r  vga_contoller_inst/uio_out_OBUF[5]_inst_i_13/O
                         net (fo=1, routed)           1.937    22.598    vga_contoller_inst/uio_out_OBUF[5]_inst_i_13_n_0
    SLICE_X32Y110        LUT6 (Prop_lut6_I3_O)        0.319    22.917 r  vga_contoller_inst/uio_out_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           2.287    25.203    vga_contoller_inst/uio_out_OBUF[5]_inst_i_5_n_0
    SLICE_X33Y55         LUT6 (Prop_lut6_I3_O)        0.124    25.327 r  vga_contoller_inst/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           1.028    26.355    vga_contoller_inst/v/rgb_buf[2]
    SLICE_X28Y49         LUT3 (Prop_lut3_I2_O)        0.152    26.507 r  vga_contoller_inst/v/uio_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.454    28.961    uio_out_OBUF[5]
    G17                  OBUF (Prop_obuf_I_O)         3.737    32.698 r  uio_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    32.698    uio_out[5]
    G17                                                               r  uio_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/read_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.496ns  (logic 5.550ns (16.568%)  route 27.946ns (83.432%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=2 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.553    -0.959    vga_contoller_inst/clk_25
    SLICE_X35Y52         FDRE                                         r  vga_contoller_inst/read_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  vga_contoller_inst/read_index_reg[2]/Q
                         net (fo=1657, routed)       18.598    18.095    vga_contoller_inst/read_index_reg[2]
    SLICE_X2Y129         MUXF7 (Prop_muxf7_S_O)       0.292    18.387 r  vga_contoller_inst/uio_out_OBUF[2]_inst_i_818/O
                         net (fo=1, routed)           0.000    18.387    vga_contoller_inst/uio_out_OBUF[2]_inst_i_818_n_0
    SLICE_X2Y129         MUXF8 (Prop_muxf8_I1_O)      0.088    18.475 r  vga_contoller_inst/uio_out_OBUF[2]_inst_i_285/O
                         net (fo=1, routed)           0.940    19.415    vga_contoller_inst/uio_out_OBUF[2]_inst_i_285_n_0
    SLICE_X7Y121         LUT6 (Prop_lut6_I0_O)        0.319    19.734 r  vga_contoller_inst/uio_out_OBUF[2]_inst_i_105/O
                         net (fo=1, routed)           0.000    19.734    vga_contoller_inst/uio_out_OBUF[2]_inst_i_105_n_0
    SLICE_X7Y121         MUXF7 (Prop_muxf7_I0_O)      0.212    19.946 r  vga_contoller_inst/uio_out_OBUF[2]_inst_i_38/O
                         net (fo=1, routed)           0.000    19.946    vga_contoller_inst/uio_out_OBUF[2]_inst_i_38_n_0
    SLICE_X7Y121         MUXF8 (Prop_muxf8_I1_O)      0.094    20.040 r  vga_contoller_inst/uio_out_OBUF[2]_inst_i_13/O
                         net (fo=1, routed)           1.391    21.431    vga_contoller_inst/uio_out_OBUF[2]_inst_i_13_n_0
    SLICE_X33Y116        LUT6 (Prop_lut6_I3_O)        0.316    21.747 r  vga_contoller_inst/uio_out_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           2.698    24.445    vga_contoller_inst/uio_out_OBUF[2]_inst_i_5_n_0
    SLICE_X33Y55         LUT6 (Prop_lut6_I3_O)        0.124    24.569 r  vga_contoller_inst/uio_out_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           1.544    26.113    vga_contoller_inst/v/rgb_buf[5]
    SLICE_X28Y45         LUT3 (Prop_lut3_I1_O)        0.124    26.237 r  vga_contoller_inst/v/uio_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.775    29.012    uio_out_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.525    32.537 r  uio_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    32.537    uio_out[2]
    J18                                                               r  uio_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/read_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.880ns  (logic 5.519ns (16.787%)  route 27.360ns (83.213%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=2 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.553    -0.959    vga_contoller_inst/clk_25
    SLICE_X35Y52         FDRE                                         r  vga_contoller_inst/read_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  vga_contoller_inst/read_index_reg[2]/Q
                         net (fo=1657, routed)       17.691    17.189    vga_contoller_inst/read_index_reg[2]
    SLICE_X9Y131         MUXF7 (Prop_muxf7_S_O)       0.276    17.465 r  vga_contoller_inst/uio_out_OBUF[0]_inst_i_828/O
                         net (fo=1, routed)           0.000    17.465    vga_contoller_inst/uio_out_OBUF[0]_inst_i_828_n_0
    SLICE_X9Y131         MUXF8 (Prop_muxf8_I1_O)      0.094    17.559 r  vga_contoller_inst/uio_out_OBUF[0]_inst_i_290/O
                         net (fo=1, routed)           1.462    19.020    vga_contoller_inst/uio_out_OBUF[0]_inst_i_290_n_0
    SLICE_X7Y119         LUT6 (Prop_lut6_I1_O)        0.316    19.336 r  vga_contoller_inst/uio_out_OBUF[0]_inst_i_106/O
                         net (fo=1, routed)           0.000    19.336    vga_contoller_inst/uio_out_OBUF[0]_inst_i_106_n_0
    SLICE_X7Y119         MUXF7 (Prop_muxf7_I1_O)      0.217    19.553 r  vga_contoller_inst/uio_out_OBUF[0]_inst_i_38/O
                         net (fo=1, routed)           0.000    19.553    vga_contoller_inst/uio_out_OBUF[0]_inst_i_38_n_0
    SLICE_X7Y119         MUXF8 (Prop_muxf8_I1_O)      0.094    19.647 r  vga_contoller_inst/uio_out_OBUF[0]_inst_i_13/O
                         net (fo=1, routed)           1.468    21.115    vga_contoller_inst/uio_out_OBUF[0]_inst_i_13_n_0
    SLICE_X33Y116        LUT6 (Prop_lut6_I3_O)        0.316    21.431 r  vga_contoller_inst/uio_out_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           2.864    24.294    vga_contoller_inst/uio_out_OBUF[0]_inst_i_5_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I3_O)        0.124    24.418 r  vga_contoller_inst/uio_out_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           1.031    25.450    vga_contoller_inst/v/rgb_buf[1]
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    25.574 r  vga_contoller_inst/v/uio_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.845    28.418    uio_out_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    31.921 r  uio_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    31.921    uio_out[0]
    N19                                                               r  uio_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/read_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.725ns  (logic 5.592ns (17.089%)  route 27.133ns (82.911%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=2 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.553    -0.959    vga_contoller_inst/clk_25
    SLICE_X35Y52         FDRE                                         r  vga_contoller_inst/read_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  vga_contoller_inst/read_index_reg[2]/Q
                         net (fo=1657, routed)       17.965    17.462    vga_contoller_inst/read_index_reg[2]
    SLICE_X12Y127        MUXF7 (Prop_muxf7_S_O)       0.314    17.776 r  vga_contoller_inst/uio_out_OBUF[1]_inst_i_827/O
                         net (fo=1, routed)           0.000    17.776    vga_contoller_inst/uio_out_OBUF[1]_inst_i_827_n_0
    SLICE_X12Y127        MUXF8 (Prop_muxf8_I0_O)      0.098    17.874 r  vga_contoller_inst/uio_out_OBUF[1]_inst_i_290/O
                         net (fo=1, routed)           1.231    19.105    vga_contoller_inst/uio_out_OBUF[1]_inst_i_290_n_0
    SLICE_X7Y117         LUT6 (Prop_lut6_I1_O)        0.319    19.424 r  vga_contoller_inst/uio_out_OBUF[1]_inst_i_106/O
                         net (fo=1, routed)           0.000    19.424    vga_contoller_inst/uio_out_OBUF[1]_inst_i_106_n_0
    SLICE_X7Y117         MUXF7 (Prop_muxf7_I1_O)      0.217    19.641 r  vga_contoller_inst/uio_out_OBUF[1]_inst_i_38/O
                         net (fo=1, routed)           0.000    19.641    vga_contoller_inst/uio_out_OBUF[1]_inst_i_38_n_0
    SLICE_X7Y117         MUXF8 (Prop_muxf8_I1_O)      0.094    19.735 r  vga_contoller_inst/uio_out_OBUF[1]_inst_i_13/O
                         net (fo=1, routed)           1.945    21.680    vga_contoller_inst/uio_out_OBUF[1]_inst_i_13_n_0
    SLICE_X33Y112        LUT6 (Prop_lut6_I3_O)        0.316    21.996 r  vga_contoller_inst/uio_out_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           2.800    24.795    vga_contoller_inst/uio_out_OBUF[1]_inst_i_5_n_0
    SLICE_X33Y55         LUT6 (Prop_lut6_I3_O)        0.124    24.919 r  vga_contoller_inst/uio_out_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.771    25.690    vga_contoller_inst/v/rgb_buf[3]
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.124    25.814 r  vga_contoller_inst/v/uio_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.422    28.236    uio_out_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         3.530    31.766 r  uio_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    31.766    uio_out[1]
    D17                                                               r  uio_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/v/yc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.568ns  (logic 4.345ns (57.414%)  route 3.223ns (42.586%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.637    -0.875    vga_contoller_inst/v/clk_25
    SLICE_X1Y41          FDRE                                         r  vga_contoller_inst/v/yc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.419    -0.456 f  vga_contoller_inst/v/yc_reg[7]/Q
                         net (fo=1, routed)           0.849     0.393    vga_contoller_inst/v/yc[7]
    SLICE_X1Y41          LUT4 (Prop_lut4_I1_O)        0.299     0.692 r  vga_contoller_inst/v/uio_out_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.303     0.995    vga_contoller_inst/v/uio_out_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I0_O)        0.124     1.119 r  vga_contoller_inst/v/uio_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.071     3.191    uio_out_OBUF[3]
    R19                  OBUF (Prop_obuf_I_O)         3.503     6.694 r  uio_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.694    uio_out[3]
    R19                                                               r  uio_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/v/xc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.244ns  (logic 4.215ns (58.182%)  route 3.029ns (41.818%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.636    -0.876    vga_contoller_inst/v/clk_25
    SLICE_X1Y40          FDRE                                         r  vga_contoller_inst/v/xc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.419    -0.457 r  vga_contoller_inst/v/xc_reg[8]/Q
                         net (fo=2, routed)           0.976     0.520    vga_contoller_inst/v/xc[8]
    SLICE_X2Y40          LUT6 (Prop_lut6_I1_O)        0.299     0.819 r  vga_contoller_inst/v/uio_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.053     2.872    uio_out_OBUF[7]
    P19                  OBUF (Prop_obuf_I_O)         3.497     6.368 r  uio_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.368    uio_out[7]
    P19                                                               r  uio_out[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_contoller_inst/v/xc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.967ns  (logic 1.384ns (70.355%)  route 0.583ns (29.645%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.594    -0.587    vga_contoller_inst/v/clk_25
    SLICE_X1Y40          FDRE                                         r  vga_contoller_inst/v/xc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  vga_contoller_inst/v/xc_reg[4]/Q
                         net (fo=1, routed)           0.098    -0.348    vga_contoller_inst/v/xc[4]
    SLICE_X2Y40          LUT6 (Prop_lut6_I4_O)        0.045    -0.303 r  vga_contoller_inst/v/uio_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.485     0.182    uio_out_OBUF[7]
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.379 r  uio_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.379    uio_out[7]
    P19                                                               r  uio_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/v/yc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.023ns  (logic 1.390ns (68.733%)  route 0.633ns (31.267%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.594    -0.587    vga_contoller_inst/v/clk_25
    SLICE_X1Y41          FDRE                                         r  vga_contoller_inst/v/yc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.446 f  vga_contoller_inst/v/yc_reg[3]/Q
                         net (fo=1, routed)           0.132    -0.314    vga_contoller_inst/v/yc[3]
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.045    -0.269 r  vga_contoller_inst/v/uio_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.500     0.231    uio_out_OBUF[3]
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.436 r  uio_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.436    uio_out[3]
    R19                                                               r  uio_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/read_index_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.798ns  (logic 1.462ns (52.269%)  route 1.335ns (47.731%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.560    -0.621    vga_contoller_inst/clk_25
    SLICE_X35Y54         FDRE                                         r  vga_contoller_inst/read_index_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  vga_contoller_inst/read_index_reg[11]/Q
                         net (fo=8, routed)           0.281    -0.199    vga_contoller_inst/read_index_reg[11]
    SLICE_X33Y55         LUT6 (Prop_lut6_I2_O)        0.045    -0.154 r  vga_contoller_inst/uio_out_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.278     0.124    vga_contoller_inst/v/rgb_buf[3]
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.045     0.169 r  vga_contoller_inst/v/uio_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.777     0.945    uio_out_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         1.231     2.177 r  uio_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.177    uio_out[1]
    D17                                                               r  uio_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/read_index_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.911ns  (logic 1.435ns (49.290%)  route 1.476ns (50.710%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.560    -0.621    vga_contoller_inst/clk_25
    SLICE_X35Y54         FDRE                                         r  vga_contoller_inst/read_index_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  vga_contoller_inst/read_index_reg[11]/Q
                         net (fo=8, routed)           0.154    -0.326    vga_contoller_inst/read_index_reg[11]
    SLICE_X33Y54         LUT6 (Prop_lut6_I2_O)        0.045    -0.281 r  vga_contoller_inst/uio_out_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.376     0.095    vga_contoller_inst/v/rgb_buf[1]
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.045     0.140 r  vga_contoller_inst/v/uio_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.946     1.086    uio_out_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     2.289 r  uio_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.289    uio_out[0]
    N19                                                               r  uio_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/read_index_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.108ns  (logic 1.528ns (49.162%)  route 1.580ns (50.838%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.560    -0.621    vga_contoller_inst/clk_25
    SLICE_X35Y54         FDRE                                         r  vga_contoller_inst/read_index_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  vga_contoller_inst/read_index_reg[11]/Q
                         net (fo=8, routed)           0.421    -0.059    vga_contoller_inst/read_index_reg[11]
    SLICE_X33Y55         LUT6 (Prop_lut6_I2_O)        0.045    -0.014 r  vga_contoller_inst/uio_out_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.373     0.359    vga_contoller_inst/v/rgb_buf[2]
    SLICE_X28Y49         LUT3 (Prop_lut3_I2_O)        0.045     0.404 r  vga_contoller_inst/v/uio_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.786     1.190    uio_out_OBUF[5]
    G17                  OBUF (Prop_obuf_I_O)         1.297     2.487 r  uio_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.487    uio_out[5]
    G17                                                               r  uio_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/read_index_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.145ns  (logic 1.519ns (48.295%)  route 1.626ns (51.705%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.560    -0.621    vga_contoller_inst/clk_25
    SLICE_X35Y54         FDRE                                         r  vga_contoller_inst/read_index_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  vga_contoller_inst/read_index_reg[11]/Q
                         net (fo=8, routed)           0.418    -0.062    vga_contoller_inst/read_index_reg[11]
    SLICE_X32Y54         LUT6 (Prop_lut6_I2_O)        0.045    -0.017 r  vga_contoller_inst/uio_out_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.356     0.339    vga_contoller_inst/v/rgb_buf[0]
    SLICE_X29Y45         LUT3 (Prop_lut3_I2_O)        0.046     0.385 r  vga_contoller_inst/v/uio_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.852     1.237    uio_out_OBUF[4]
    J19                  OBUF (Prop_obuf_I_O)         1.287     2.524 r  uio_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.524    uio_out[4]
    J19                                                               r  uio_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/read_index_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.165ns  (logic 1.512ns (47.767%)  route 1.653ns (52.233%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.560    -0.621    vga_contoller_inst/clk_25
    SLICE_X35Y54         FDRE                                         r  vga_contoller_inst/read_index_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  vga_contoller_inst/read_index_reg[11]/Q
                         net (fo=8, routed)           0.323    -0.157    vga_contoller_inst/read_index_reg[11]
    SLICE_X33Y54         LUT6 (Prop_lut6_I2_O)        0.045    -0.112 r  vga_contoller_inst/uio_out_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.455     0.343    vga_contoller_inst/v/rgb_buf[4]
    SLICE_X28Y45         LUT3 (Prop_lut3_I2_O)        0.044     0.387 r  vga_contoller_inst/v/uio_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.875     1.262    uio_out_OBUF[6]
    K18                  OBUF (Prop_obuf_I_O)         1.282     2.544 r  uio_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.544    uio_out[6]
    K18                                                               r  uio_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_contoller_inst/read_index_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uio_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.362ns  (logic 1.457ns (43.334%)  route 1.905ns (56.666%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.560    -0.621    vga_contoller_inst/clk_25
    SLICE_X35Y54         FDRE                                         r  vga_contoller_inst/read_index_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  vga_contoller_inst/read_index_reg[11]/Q
                         net (fo=8, routed)           0.420    -0.060    vga_contoller_inst/read_index_reg[11]
    SLICE_X33Y55         LUT6 (Prop_lut6_I2_O)        0.045    -0.015 r  vga_contoller_inst/uio_out_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.581     0.565    vga_contoller_inst/v/rgb_buf[5]
    SLICE_X28Y45         LUT3 (Prop_lut3_I1_O)        0.045     0.610 r  vga_contoller_inst/v/uio_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.904     1.515    uio_out_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         1.226     2.740 r  uio_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.740    uio_out[2]
    J18                                                               r  uio_out[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    instance_name/inst/clk_100_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.311 f  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    instance_name/inst/clk_100_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.311 f  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_20_clk_wiz_0

Max Delay         30080 Endpoints
Min Delay         30080 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/rgb_buf_reg[0][39][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.976ns  (logic 1.606ns (7.656%)  route 19.370ns (92.344%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_n_IBUF_inst/O
                         net (fo=317, routed)        12.383    13.835    gpu/raster1/rst_n_IBUF
    SLICE_X55Y29         LUT3 (Prop_lut3_I1_O)        0.153    13.988 r  gpu/raster1/rgb_buf[0][2][3]_i_1/O
                         net (fo=128, routed)         6.988    20.976    vga_contoller_inst/rgb_buf_reg[0][2][5]_0[3]
    SLICE_X38Y4          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][39][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.445    -1.550    vga_contoller_inst/clk_20
    SLICE_X38Y4          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][39][3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/rgb_buf_reg[1][34][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.876ns  (logic 1.606ns (7.692%)  route 19.270ns (92.308%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_n_IBUF_inst/O
                         net (fo=317, routed)        12.383    13.835    gpu/raster1/rst_n_IBUF
    SLICE_X55Y29         LUT3 (Prop_lut3_I1_O)        0.153    13.988 r  gpu/raster1/rgb_buf[0][2][3]_i_1/O
                         net (fo=128, routed)         6.888    20.876    vga_contoller_inst/rgb_buf_reg[0][2][5]_0[3]
    SLICE_X37Y5          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][34][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.445    -1.550    vga_contoller_inst/clk_20
    SLICE_X37Y5          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][34][3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/rgb_buf_reg[0][38][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.847ns  (logic 1.606ns (7.703%)  route 19.241ns (92.297%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_n_IBUF_inst/O
                         net (fo=317, routed)        12.383    13.835    gpu/raster1/rst_n_IBUF
    SLICE_X55Y29         LUT3 (Prop_lut3_I1_O)        0.153    13.988 r  gpu/raster1/rgb_buf[0][2][3]_i_1/O
                         net (fo=128, routed)         6.858    20.847    vga_contoller_inst/rgb_buf_reg[0][2][5]_0[3]
    SLICE_X34Y2          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][38][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.445    -1.550    vga_contoller_inst/clk_20
    SLICE_X34Y2          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][38][3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/rgb_buf_reg[0][47][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.830ns  (logic 1.606ns (7.709%)  route 19.224ns (92.291%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_n_IBUF_inst/O
                         net (fo=317, routed)        12.383    13.835    gpu/raster1/rst_n_IBUF
    SLICE_X55Y29         LUT3 (Prop_lut3_I1_O)        0.153    13.988 r  gpu/raster1/rgb_buf[0][2][3]_i_1/O
                         net (fo=128, routed)         6.841    20.830    vga_contoller_inst/rgb_buf_reg[0][2][5]_0[3]
    SLICE_X35Y2          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][47][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.445    -1.550    vga_contoller_inst/clk_20
    SLICE_X35Y2          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][47][3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/rgb_buf_reg[1][35][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.789ns  (logic 1.606ns (7.724%)  route 19.184ns (92.276%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_n_IBUF_inst/O
                         net (fo=317, routed)        12.383    13.835    gpu/raster1/rst_n_IBUF
    SLICE_X55Y29         LUT3 (Prop_lut3_I1_O)        0.153    13.988 r  gpu/raster1/rgb_buf[0][2][3]_i_1/O
                         net (fo=128, routed)         6.801    20.789    vga_contoller_inst/rgb_buf_reg[0][2][5]_0[3]
    SLICE_X35Y5          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][35][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.444    -1.551    vga_contoller_inst/clk_20
    SLICE_X35Y5          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][35][3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/rgb_buf_reg[1][42][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.762ns  (logic 1.606ns (7.735%)  route 19.156ns (92.265%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_n_IBUF_inst/O
                         net (fo=317, routed)        12.383    13.835    gpu/raster1/rst_n_IBUF
    SLICE_X55Y29         LUT3 (Prop_lut3_I1_O)        0.153    13.988 r  gpu/raster1/rgb_buf[0][2][3]_i_1/O
                         net (fo=128, routed)         6.774    20.762    vga_contoller_inst/rgb_buf_reg[0][2][5]_0[3]
    SLICE_X34Y5          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][42][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.444    -1.551    vga_contoller_inst/clk_20
    SLICE_X34Y5          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][42][3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/rgb_buf_reg[1][46][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.760ns  (logic 1.606ns (7.735%)  route 19.154ns (92.265%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_n_IBUF_inst/O
                         net (fo=317, routed)        12.383    13.835    gpu/raster1/rst_n_IBUF
    SLICE_X55Y29         LUT3 (Prop_lut3_I1_O)        0.153    13.988 r  gpu/raster1/rgb_buf[0][2][3]_i_1/O
                         net (fo=128, routed)         6.772    20.760    vga_contoller_inst/rgb_buf_reg[0][2][5]_0[3]
    SLICE_X37Y3          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][46][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.445    -1.550    vga_contoller_inst/clk_20
    SLICE_X37Y3          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][46][3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/rgb_buf_reg[0][42][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.734ns  (logic 1.606ns (7.745%)  route 19.128ns (92.255%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_n_IBUF_inst/O
                         net (fo=317, routed)        12.383    13.835    gpu/raster1/rst_n_IBUF
    SLICE_X55Y29         LUT3 (Prop_lut3_I1_O)        0.153    13.988 r  gpu/raster1/rgb_buf[0][2][3]_i_1/O
                         net (fo=128, routed)         6.745    20.734    vga_contoller_inst/rgb_buf_reg[0][2][5]_0[3]
    SLICE_X33Y5          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][42][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.445    -1.550    vga_contoller_inst/clk_20
    SLICE_X33Y5          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][42][3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/rgb_buf_reg[0][45][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.705ns  (logic 1.606ns (7.756%)  route 19.099ns (92.244%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_n_IBUF_inst/O
                         net (fo=317, routed)        12.383    13.835    gpu/raster1/rst_n_IBUF
    SLICE_X55Y29         LUT3 (Prop_lut3_I1_O)        0.153    13.988 r  gpu/raster1/rgb_buf[0][2][3]_i_1/O
                         net (fo=128, routed)         6.717    20.705    vga_contoller_inst/rgb_buf_reg[0][2][5]_0[3]
    SLICE_X32Y3          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][45][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.445    -1.550    vga_contoller_inst/clk_20
    SLICE_X32Y3          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][45][3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/rgb_buf_reg[0][36][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.676ns  (logic 1.606ns (7.767%)  route 19.070ns (92.233%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_n_IBUF_inst/O
                         net (fo=317, routed)        12.383    13.835    gpu/raster1/rst_n_IBUF
    SLICE_X55Y29         LUT3 (Prop_lut3_I1_O)        0.153    13.988 r  gpu/raster1/rgb_buf[0][2][3]_i_1/O
                         net (fo=128, routed)         6.688    20.676    vga_contoller_inst/rgb_buf_reg[0][2][5]_0[3]
    SLICE_X34Y1          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][36][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.445    -1.550    vga_contoller_inst/clk_20
    SLICE_X34Y1          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][36][3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/vga_ready_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.395ns  (logic 0.266ns (19.068%)  route 1.129ns (80.932%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.129     1.350    vga_contoller_inst/v/rst_n_IBUF
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.045     1.395 r  vga_contoller_inst/v/vga_ready_out_i_1/O
                         net (fo=1, routed)           0.000     1.395    vga_contoller_inst/v_n_0
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.836    -0.854    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2275][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.697ns  (logic 0.266ns (15.672%)  route 1.431ns (84.328%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.302     1.523    gpu/raster1/rst_n_IBUF
    SLICE_X15Y44         LUT3 (Prop_lut3_I1_O)        0.045     1.568 r  gpu/raster1/rgb_buf[1][2273][2]_i_1/O
                         net (fo=64, routed)          0.129     1.697    vga_contoller_inst/rgb_buf_reg[1][2303][5]_0[2]
    SLICE_X15Y44         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2275][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.836    -0.854    vga_contoller_inst/clk_20
    SLICE_X15Y44         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2275][2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2272][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.697ns  (logic 0.266ns (15.669%)  route 1.431ns (84.331%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.302     1.523    gpu/raster1/rst_n_IBUF
    SLICE_X15Y44         LUT3 (Prop_lut3_I1_O)        0.045     1.568 r  gpu/raster1/rgb_buf[1][2273][2]_i_1/O
                         net (fo=64, routed)          0.129     1.697    vga_contoller_inst/rgb_buf_reg[1][2303][5]_0[2]
    SLICE_X13Y44         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2272][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.836    -0.854    vga_contoller_inst/clk_20
    SLICE_X13Y44         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2272][2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2272][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.702ns  (logic 0.266ns (15.629%)  route 1.436ns (84.371%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.302     1.523    gpu/raster1/rst_n_IBUF
    SLICE_X15Y44         LUT3 (Prop_lut3_I1_O)        0.045     1.568 r  gpu/raster1/rgb_buf[1][2273][0]_i_1/O
                         net (fo=64, routed)          0.133     1.702    vga_contoller_inst/rgb_buf_reg[1][2303][5]_0[0]
    SLICE_X13Y44         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2272][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.836    -0.854    vga_contoller_inst/clk_20
    SLICE_X13Y44         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2272][0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2275][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.708ns  (logic 0.266ns (15.569%)  route 1.442ns (84.431%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.302     1.523    gpu/raster1/rst_n_IBUF
    SLICE_X15Y44         LUT3 (Prop_lut3_I1_O)        0.045     1.568 r  gpu/raster1/rgb_buf[1][2273][0]_i_1/O
                         net (fo=64, routed)          0.140     1.708    vga_contoller_inst/rgb_buf_reg[1][2303][5]_0[0]
    SLICE_X15Y44         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2275][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.836    -0.854    vga_contoller_inst/clk_20
    SLICE_X15Y44         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2275][0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2167][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.726ns  (logic 0.269ns (15.586%)  route 1.457ns (84.414%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.457     1.678    gpu/raster1/rst_n_IBUF
    SLICE_X11Y54         LUT3 (Prop_lut3_I1_O)        0.048     1.726 r  gpu/raster1/rgb_buf[1][2145][0]_i_1/O
                         net (fo=64, routed)          0.000     1.726    vga_contoller_inst/rgb_buf_reg[1][2175][5]_0[0]
    SLICE_X11Y54         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2167][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.833    -0.856    vga_contoller_inst/clk_20
    SLICE_X11Y54         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2167][0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2278][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.757ns  (logic 0.266ns (15.140%)  route 1.491ns (84.860%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.302     1.523    gpu/raster1/rst_n_IBUF
    SLICE_X15Y44         LUT3 (Prop_lut3_I1_O)        0.045     1.568 r  gpu/raster1/rgb_buf[1][2273][0]_i_1/O
                         net (fo=64, routed)          0.188     1.757    vga_contoller_inst/rgb_buf_reg[1][2303][5]_0[0]
    SLICE_X13Y43         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2278][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.836    -0.854    vga_contoller_inst/clk_20
    SLICE_X13Y43         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2278][0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2292][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.757ns  (logic 0.265ns (15.081%)  route 1.492ns (84.919%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.341     1.562    gpu/raster1/rst_n_IBUF
    SLICE_X8Y45          LUT3 (Prop_lut3_I1_O)        0.044     1.606 r  gpu/raster1/rgb_buf[1][2273][4]_i_1/O
                         net (fo=64, routed)          0.151     1.757    vga_contoller_inst/rgb_buf_reg[1][2303][5]_0[4]
    SLICE_X9Y44          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2292][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.836    -0.854    vga_contoller_inst/clk_20
    SLICE_X9Y44          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2292][4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2130][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.768ns  (logic 0.266ns (15.039%)  route 1.502ns (84.961%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.269     1.490    gpu/raster1/rst_n_IBUF
    SLICE_X10Y46         LUT3 (Prop_lut3_I1_O)        0.045     1.535 r  gpu/raster1/rgb_buf[1][2114][4]_i_1/O
                         net (fo=64, routed)          0.234     1.768    vga_contoller_inst/rgb_buf_reg[1][2142][5]_0[4]
    SLICE_X13Y49         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2130][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.837    -0.853    vga_contoller_inst/clk_20
    SLICE_X13Y49         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2130][4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/rgb_buf_reg[0][2278][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.769ns  (logic 0.266ns (15.038%)  route 1.503ns (84.962%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.302     1.523    gpu/raster1/rst_n_IBUF
    SLICE_X15Y44         LUT3 (Prop_lut3_I1_O)        0.045     1.568 r  gpu/raster1/rgb_buf[1][2273][0]_i_1/O
                         net (fo=64, routed)          0.200     1.769    vga_contoller_inst/rgb_buf_reg[1][2303][5]_0[0]
    SLICE_X14Y44         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2278][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.836    -0.854    vga_contoller_inst/clk_20
    SLICE_X14Y44         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2278][0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_20_clk_wiz_0_1

Max Delay         30080 Endpoints
Min Delay         30080 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/rgb_buf_reg[0][39][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.976ns  (logic 1.606ns (7.656%)  route 19.370ns (92.344%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_n_IBUF_inst/O
                         net (fo=317, routed)        12.383    13.835    gpu/raster1/rst_n_IBUF
    SLICE_X55Y29         LUT3 (Prop_lut3_I1_O)        0.153    13.988 r  gpu/raster1/rgb_buf[0][2][3]_i_1/O
                         net (fo=128, routed)         6.988    20.976    vga_contoller_inst/rgb_buf_reg[0][2][5]_0[3]
    SLICE_X38Y4          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][39][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.445    -1.550    vga_contoller_inst/clk_20
    SLICE_X38Y4          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][39][3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/rgb_buf_reg[1][34][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.876ns  (logic 1.606ns (7.692%)  route 19.270ns (92.308%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_n_IBUF_inst/O
                         net (fo=317, routed)        12.383    13.835    gpu/raster1/rst_n_IBUF
    SLICE_X55Y29         LUT3 (Prop_lut3_I1_O)        0.153    13.988 r  gpu/raster1/rgb_buf[0][2][3]_i_1/O
                         net (fo=128, routed)         6.888    20.876    vga_contoller_inst/rgb_buf_reg[0][2][5]_0[3]
    SLICE_X37Y5          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][34][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.445    -1.550    vga_contoller_inst/clk_20
    SLICE_X37Y5          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][34][3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/rgb_buf_reg[0][38][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.847ns  (logic 1.606ns (7.703%)  route 19.241ns (92.297%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_n_IBUF_inst/O
                         net (fo=317, routed)        12.383    13.835    gpu/raster1/rst_n_IBUF
    SLICE_X55Y29         LUT3 (Prop_lut3_I1_O)        0.153    13.988 r  gpu/raster1/rgb_buf[0][2][3]_i_1/O
                         net (fo=128, routed)         6.858    20.847    vga_contoller_inst/rgb_buf_reg[0][2][5]_0[3]
    SLICE_X34Y2          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][38][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.445    -1.550    vga_contoller_inst/clk_20
    SLICE_X34Y2          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][38][3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/rgb_buf_reg[0][47][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.830ns  (logic 1.606ns (7.709%)  route 19.224ns (92.291%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_n_IBUF_inst/O
                         net (fo=317, routed)        12.383    13.835    gpu/raster1/rst_n_IBUF
    SLICE_X55Y29         LUT3 (Prop_lut3_I1_O)        0.153    13.988 r  gpu/raster1/rgb_buf[0][2][3]_i_1/O
                         net (fo=128, routed)         6.841    20.830    vga_contoller_inst/rgb_buf_reg[0][2][5]_0[3]
    SLICE_X35Y2          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][47][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.445    -1.550    vga_contoller_inst/clk_20
    SLICE_X35Y2          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][47][3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/rgb_buf_reg[1][35][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.789ns  (logic 1.606ns (7.724%)  route 19.184ns (92.276%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_n_IBUF_inst/O
                         net (fo=317, routed)        12.383    13.835    gpu/raster1/rst_n_IBUF
    SLICE_X55Y29         LUT3 (Prop_lut3_I1_O)        0.153    13.988 r  gpu/raster1/rgb_buf[0][2][3]_i_1/O
                         net (fo=128, routed)         6.801    20.789    vga_contoller_inst/rgb_buf_reg[0][2][5]_0[3]
    SLICE_X35Y5          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][35][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.444    -1.551    vga_contoller_inst/clk_20
    SLICE_X35Y5          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][35][3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/rgb_buf_reg[1][42][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.762ns  (logic 1.606ns (7.735%)  route 19.156ns (92.265%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_n_IBUF_inst/O
                         net (fo=317, routed)        12.383    13.835    gpu/raster1/rst_n_IBUF
    SLICE_X55Y29         LUT3 (Prop_lut3_I1_O)        0.153    13.988 r  gpu/raster1/rgb_buf[0][2][3]_i_1/O
                         net (fo=128, routed)         6.774    20.762    vga_contoller_inst/rgb_buf_reg[0][2][5]_0[3]
    SLICE_X34Y5          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][42][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.444    -1.551    vga_contoller_inst/clk_20
    SLICE_X34Y5          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][42][3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/rgb_buf_reg[1][46][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.760ns  (logic 1.606ns (7.735%)  route 19.154ns (92.265%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_n_IBUF_inst/O
                         net (fo=317, routed)        12.383    13.835    gpu/raster1/rst_n_IBUF
    SLICE_X55Y29         LUT3 (Prop_lut3_I1_O)        0.153    13.988 r  gpu/raster1/rgb_buf[0][2][3]_i_1/O
                         net (fo=128, routed)         6.772    20.760    vga_contoller_inst/rgb_buf_reg[0][2][5]_0[3]
    SLICE_X37Y3          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][46][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.445    -1.550    vga_contoller_inst/clk_20
    SLICE_X37Y3          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][46][3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/rgb_buf_reg[0][42][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.734ns  (logic 1.606ns (7.745%)  route 19.128ns (92.255%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_n_IBUF_inst/O
                         net (fo=317, routed)        12.383    13.835    gpu/raster1/rst_n_IBUF
    SLICE_X55Y29         LUT3 (Prop_lut3_I1_O)        0.153    13.988 r  gpu/raster1/rgb_buf[0][2][3]_i_1/O
                         net (fo=128, routed)         6.745    20.734    vga_contoller_inst/rgb_buf_reg[0][2][5]_0[3]
    SLICE_X33Y5          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][42][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.445    -1.550    vga_contoller_inst/clk_20
    SLICE_X33Y5          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][42][3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/rgb_buf_reg[0][45][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.705ns  (logic 1.606ns (7.756%)  route 19.099ns (92.244%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_n_IBUF_inst/O
                         net (fo=317, routed)        12.383    13.835    gpu/raster1/rst_n_IBUF
    SLICE_X55Y29         LUT3 (Prop_lut3_I1_O)        0.153    13.988 r  gpu/raster1/rgb_buf[0][2][3]_i_1/O
                         net (fo=128, routed)         6.717    20.705    vga_contoller_inst/rgb_buf_reg[0][2][5]_0[3]
    SLICE_X32Y3          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][45][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.445    -1.550    vga_contoller_inst/clk_20
    SLICE_X32Y3          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][45][3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/rgb_buf_reg[0][36][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.676ns  (logic 1.606ns (7.767%)  route 19.070ns (92.233%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rst_n_IBUF_inst/O
                         net (fo=317, routed)        12.383    13.835    gpu/raster1/rst_n_IBUF
    SLICE_X55Y29         LUT3 (Prop_lut3_I1_O)        0.153    13.988 r  gpu/raster1/rgb_buf[0][2][3]_i_1/O
                         net (fo=128, routed)         6.688    20.676    vga_contoller_inst/rgb_buf_reg[0][2][5]_0[3]
    SLICE_X34Y1          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][36][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       1.445    -1.550    vga_contoller_inst/clk_20
    SLICE_X34Y1          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][36][3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/vga_ready_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.395ns  (logic 0.266ns (19.068%)  route 1.129ns (80.932%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.129     1.350    vga_contoller_inst/v/rst_n_IBUF
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.045     1.395 r  vga_contoller_inst/v/vga_ready_out_i_1/O
                         net (fo=1, routed)           0.000     1.395    vga_contoller_inst/v_n_0
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.836    -0.854    vga_contoller_inst/clk_20
    SLICE_X11Y43         FDRE                                         r  vga_contoller_inst/vga_ready_out_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2275][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.697ns  (logic 0.266ns (15.672%)  route 1.431ns (84.328%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.302     1.523    gpu/raster1/rst_n_IBUF
    SLICE_X15Y44         LUT3 (Prop_lut3_I1_O)        0.045     1.568 r  gpu/raster1/rgb_buf[1][2273][2]_i_1/O
                         net (fo=64, routed)          0.129     1.697    vga_contoller_inst/rgb_buf_reg[1][2303][5]_0[2]
    SLICE_X15Y44         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2275][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.836    -0.854    vga_contoller_inst/clk_20
    SLICE_X15Y44         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2275][2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2272][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.697ns  (logic 0.266ns (15.669%)  route 1.431ns (84.331%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.302     1.523    gpu/raster1/rst_n_IBUF
    SLICE_X15Y44         LUT3 (Prop_lut3_I1_O)        0.045     1.568 r  gpu/raster1/rgb_buf[1][2273][2]_i_1/O
                         net (fo=64, routed)          0.129     1.697    vga_contoller_inst/rgb_buf_reg[1][2303][5]_0[2]
    SLICE_X13Y44         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2272][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.836    -0.854    vga_contoller_inst/clk_20
    SLICE_X13Y44         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2272][2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2272][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.702ns  (logic 0.266ns (15.629%)  route 1.436ns (84.371%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.302     1.523    gpu/raster1/rst_n_IBUF
    SLICE_X15Y44         LUT3 (Prop_lut3_I1_O)        0.045     1.568 r  gpu/raster1/rgb_buf[1][2273][0]_i_1/O
                         net (fo=64, routed)          0.133     1.702    vga_contoller_inst/rgb_buf_reg[1][2303][5]_0[0]
    SLICE_X13Y44         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2272][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.836    -0.854    vga_contoller_inst/clk_20
    SLICE_X13Y44         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2272][0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2275][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.708ns  (logic 0.266ns (15.569%)  route 1.442ns (84.431%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.302     1.523    gpu/raster1/rst_n_IBUF
    SLICE_X15Y44         LUT3 (Prop_lut3_I1_O)        0.045     1.568 r  gpu/raster1/rgb_buf[1][2273][0]_i_1/O
                         net (fo=64, routed)          0.140     1.708    vga_contoller_inst/rgb_buf_reg[1][2303][5]_0[0]
    SLICE_X15Y44         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2275][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.836    -0.854    vga_contoller_inst/clk_20
    SLICE_X15Y44         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2275][0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2167][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.726ns  (logic 0.269ns (15.586%)  route 1.457ns (84.414%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.457     1.678    gpu/raster1/rst_n_IBUF
    SLICE_X11Y54         LUT3 (Prop_lut3_I1_O)        0.048     1.726 r  gpu/raster1/rgb_buf[1][2145][0]_i_1/O
                         net (fo=64, routed)          0.000     1.726    vga_contoller_inst/rgb_buf_reg[1][2175][5]_0[0]
    SLICE_X11Y54         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2167][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.833    -0.856    vga_contoller_inst/clk_20
    SLICE_X11Y54         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2167][0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2278][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.757ns  (logic 0.266ns (15.140%)  route 1.491ns (84.860%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.302     1.523    gpu/raster1/rst_n_IBUF
    SLICE_X15Y44         LUT3 (Prop_lut3_I1_O)        0.045     1.568 r  gpu/raster1/rgb_buf[1][2273][0]_i_1/O
                         net (fo=64, routed)          0.188     1.757    vga_contoller_inst/rgb_buf_reg[1][2303][5]_0[0]
    SLICE_X13Y43         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2278][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.836    -0.854    vga_contoller_inst/clk_20
    SLICE_X13Y43         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2278][0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2292][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.757ns  (logic 0.265ns (15.081%)  route 1.492ns (84.919%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.341     1.562    gpu/raster1/rst_n_IBUF
    SLICE_X8Y45          LUT3 (Prop_lut3_I1_O)        0.044     1.606 r  gpu/raster1/rgb_buf[1][2273][4]_i_1/O
                         net (fo=64, routed)          0.151     1.757    vga_contoller_inst/rgb_buf_reg[1][2303][5]_0[4]
    SLICE_X9Y44          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2292][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.836    -0.854    vga_contoller_inst/clk_20
    SLICE_X9Y44          FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2292][4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/rgb_buf_reg[1][2130][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.768ns  (logic 0.266ns (15.039%)  route 1.502ns (84.961%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.269     1.490    gpu/raster1/rst_n_IBUF
    SLICE_X10Y46         LUT3 (Prop_lut3_I1_O)        0.045     1.535 r  gpu/raster1/rgb_buf[1][2114][4]_i_1/O
                         net (fo=64, routed)          0.234     1.768    vga_contoller_inst/rgb_buf_reg[1][2142][5]_0[4]
    SLICE_X13Y49         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2130][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.837    -0.853    vga_contoller_inst/clk_20
    SLICE_X13Y49         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[1][2130][4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/rgb_buf_reg[0][2278][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_20_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.769ns  (logic 0.266ns (15.038%)  route 1.503ns (84.962%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.302     1.523    gpu/raster1/rst_n_IBUF
    SLICE_X15Y44         LUT3 (Prop_lut3_I1_O)        0.045     1.568 r  gpu/raster1/rgb_buf[1][2273][0]_i_1/O
                         net (fo=64, routed)          0.200     1.769    vga_contoller_inst/rgb_buf_reg[1][2303][5]_0[0]
    SLICE_X14Y44         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2278][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_20_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout2_buf/O
                         net (fo=30080, routed)       0.836    -0.854    vga_contoller_inst/clk_20
    SLICE_X14Y44         FDRE                                         r  vga_contoller_inst/rgb_buf_reg[0][2278][0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_25_clk_wiz_0

Max Delay           138 Endpoints
Min Delay           138 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__11/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.774ns  (logic 1.577ns (13.393%)  route 10.197ns (86.607%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         6.059     7.512    vga_contoller_inst/rst_n_IBUF
    SLICE_X30Y79         LUT2 (Prop_lut2_I0_O)        0.124     7.636 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         4.138    11.774    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X50Y130        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__11/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.601    -1.394    vga_contoller_inst/clk_25
    SLICE_X50Y130        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__11/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__52/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.600ns  (logic 1.577ns (13.593%)  route 10.024ns (86.407%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         6.059     7.512    vga_contoller_inst/rst_n_IBUF
    SLICE_X30Y79         LUT2 (Prop_lut2_I0_O)        0.124     7.636 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.965    11.600    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X43Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__52/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.437    -1.558    vga_contoller_inst/clk_25
    SLICE_X43Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__52/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__21/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.574ns  (logic 1.577ns (13.624%)  route 9.998ns (86.376%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         6.059     7.512    vga_contoller_inst/rst_n_IBUF
    SLICE_X30Y79         LUT2 (Prop_lut2_I0_O)        0.124     7.636 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.939    11.574    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__21/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.442    -1.553    vga_contoller_inst/clk_25
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__21/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__27/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.574ns  (logic 1.577ns (13.624%)  route 9.998ns (86.376%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         6.059     7.512    vga_contoller_inst/rst_n_IBUF
    SLICE_X30Y79         LUT2 (Prop_lut2_I0_O)        0.124     7.636 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.939    11.574    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__27/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.442    -1.553    vga_contoller_inst/clk_25
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__27/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__33/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.574ns  (logic 1.577ns (13.624%)  route 9.998ns (86.376%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         6.059     7.512    vga_contoller_inst/rst_n_IBUF
    SLICE_X30Y79         LUT2 (Prop_lut2_I0_O)        0.124     7.636 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.939    11.574    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__33/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.442    -1.553    vga_contoller_inst/clk_25
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__33/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__39/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.574ns  (logic 1.577ns (13.624%)  route 9.998ns (86.376%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         6.059     7.512    vga_contoller_inst/rst_n_IBUF
    SLICE_X30Y79         LUT2 (Prop_lut2_I0_O)        0.124     7.636 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.939    11.574    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__39/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.442    -1.553    vga_contoller_inst/clk_25
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__39/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__12/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.498ns  (logic 1.577ns (13.714%)  route 9.921ns (86.286%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         6.059     7.512    vga_contoller_inst/rst_n_IBUF
    SLICE_X30Y79         LUT2 (Prop_lut2_I0_O)        0.124     7.636 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.862    11.498    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X32Y127        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__12/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.595    -1.400    vga_contoller_inst/clk_25
    SLICE_X32Y127        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__12/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__10/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.449ns  (logic 1.577ns (13.773%)  route 9.872ns (86.227%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         6.059     7.512    vga_contoller_inst/rst_n_IBUF
    SLICE_X30Y79         LUT2 (Prop_lut2_I0_O)        0.124     7.636 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.813    11.449    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__10/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.598    -1.397    vga_contoller_inst/clk_25
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__10/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__13/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.449ns  (logic 1.577ns (13.773%)  route 9.872ns (86.227%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         6.059     7.512    vga_contoller_inst/rst_n_IBUF
    SLICE_X30Y79         LUT2 (Prop_lut2_I0_O)        0.124     7.636 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.813    11.449    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__13/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.598    -1.397    vga_contoller_inst/clk_25
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__13/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__14/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.449ns  (logic 1.577ns (13.773%)  route 9.872ns (86.227%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         6.059     7.512    vga_contoller_inst/rst_n_IBUF
    SLICE_X30Y79         LUT2 (Prop_lut2_I0_O)        0.124     7.636 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.813    11.449    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__14/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.598    -1.397    vga_contoller_inst/clk_25
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__14/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/yc_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.265ns (16.869%)  route 1.306ns (83.131%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.085     1.306    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.044     1.350 r  gpu/vs1/dot/mul2/xc[9]_i_1/O
                         net (fo=2142, routed)        0.221     1.571    vga_contoller_inst/v/SR[0]
    SLICE_X1Y41          FDRE                                         r  vga_contoller_inst/v/yc_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X1Y41          FDRE                                         r  vga_contoller_inst/v/yc_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/yc_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.265ns (16.869%)  route 1.306ns (83.131%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.085     1.306    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.044     1.350 r  gpu/vs1/dot/mul2/xc[9]_i_1/O
                         net (fo=2142, routed)        0.221     1.571    vga_contoller_inst/v/SR[0]
    SLICE_X1Y41          FDRE                                         r  vga_contoller_inst/v/yc_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X1Y41          FDRE                                         r  vga_contoller_inst/v/yc_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/yc_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.265ns (16.869%)  route 1.306ns (83.131%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.085     1.306    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.044     1.350 r  gpu/vs1/dot/mul2/xc[9]_i_1/O
                         net (fo=2142, routed)        0.221     1.571    vga_contoller_inst/v/SR[0]
    SLICE_X1Y41          FDRE                                         r  vga_contoller_inst/v/yc_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X1Y41          FDRE                                         r  vga_contoller_inst/v/yc_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/yc_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.265ns (16.869%)  route 1.306ns (83.131%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.085     1.306    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.044     1.350 r  gpu/vs1/dot/mul2/xc[9]_i_1/O
                         net (fo=2142, routed)        0.221     1.571    vga_contoller_inst/v/SR[0]
    SLICE_X1Y41          FDRE                                         r  vga_contoller_inst/v/yc_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X1Y41          FDRE                                         r  vga_contoller_inst/v/yc_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/yc_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.265ns (16.869%)  route 1.306ns (83.131%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.085     1.306    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.044     1.350 r  gpu/vs1/dot/mul2/xc[9]_i_1/O
                         net (fo=2142, routed)        0.221     1.571    vga_contoller_inst/v/SR[0]
    SLICE_X1Y41          FDRE                                         r  vga_contoller_inst/v/yc_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X1Y41          FDRE                                         r  vga_contoller_inst/v/yc_reg[7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/yc_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.265ns (16.869%)  route 1.306ns (83.131%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.085     1.306    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.044     1.350 r  gpu/vs1/dot/mul2/xc[9]_i_1/O
                         net (fo=2142, routed)        0.221     1.571    vga_contoller_inst/v/SR[0]
    SLICE_X1Y41          FDRE                                         r  vga_contoller_inst/v/yc_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X1Y41          FDRE                                         r  vga_contoller_inst/v/yc_reg[8]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/yc_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.265ns (16.869%)  route 1.306ns (83.131%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.085     1.306    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.044     1.350 r  gpu/vs1/dot/mul2/xc[9]_i_1/O
                         net (fo=2142, routed)        0.221     1.571    vga_contoller_inst/v/SR[0]
    SLICE_X1Y41          FDRE                                         r  vga_contoller_inst/v/yc_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X1Y41          FDRE                                         r  vga_contoller_inst/v/yc_reg[9]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/yc_next_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.576ns  (logic 0.265ns (16.817%)  route 1.311ns (83.183%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.085     1.306    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.044     1.350 r  gpu/vs1/dot/mul2/xc[9]_i_1/O
                         net (fo=2142, routed)        0.226     1.576    vga_contoller_inst/v/SR[0]
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/yc_next_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.576ns  (logic 0.265ns (16.817%)  route 1.311ns (83.183%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.085     1.306    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.044     1.350 r  gpu/vs1/dot/mul2/xc[9]_i_1/O
                         net (fo=2142, routed)        0.226     1.576    vga_contoller_inst/v/SR[0]
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/yc_next_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.576ns  (logic 0.265ns (16.817%)  route 1.311ns (83.183%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.085     1.306    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.044     1.350 r  gpu/vs1/dot/mul2/xc[9]_i_1/O
                         net (fo=2142, routed)        0.226     1.576    vga_contoller_inst/v/SR[0]
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_25_clk_wiz_0_1

Max Delay           138 Endpoints
Min Delay           138 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__11/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.774ns  (logic 1.577ns (13.393%)  route 10.197ns (86.607%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         6.059     7.512    vga_contoller_inst/rst_n_IBUF
    SLICE_X30Y79         LUT2 (Prop_lut2_I0_O)        0.124     7.636 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         4.138    11.774    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X50Y130        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__11/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.601    -1.394    vga_contoller_inst/clk_25
    SLICE_X50Y130        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__11/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__52/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.600ns  (logic 1.577ns (13.593%)  route 10.024ns (86.407%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         6.059     7.512    vga_contoller_inst/rst_n_IBUF
    SLICE_X30Y79         LUT2 (Prop_lut2_I0_O)        0.124     7.636 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.965    11.600    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X43Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__52/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.437    -1.558    vga_contoller_inst/clk_25
    SLICE_X43Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__52/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__21/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.574ns  (logic 1.577ns (13.624%)  route 9.998ns (86.376%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         6.059     7.512    vga_contoller_inst/rst_n_IBUF
    SLICE_X30Y79         LUT2 (Prop_lut2_I0_O)        0.124     7.636 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.939    11.574    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__21/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.442    -1.553    vga_contoller_inst/clk_25
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__21/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__27/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.574ns  (logic 1.577ns (13.624%)  route 9.998ns (86.376%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         6.059     7.512    vga_contoller_inst/rst_n_IBUF
    SLICE_X30Y79         LUT2 (Prop_lut2_I0_O)        0.124     7.636 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.939    11.574    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__27/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.442    -1.553    vga_contoller_inst/clk_25
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__27/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__33/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.574ns  (logic 1.577ns (13.624%)  route 9.998ns (86.376%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         6.059     7.512    vga_contoller_inst/rst_n_IBUF
    SLICE_X30Y79         LUT2 (Prop_lut2_I0_O)        0.124     7.636 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.939    11.574    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__33/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.442    -1.553    vga_contoller_inst/clk_25
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__33/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__39/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.574ns  (logic 1.577ns (13.624%)  route 9.998ns (86.376%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         6.059     7.512    vga_contoller_inst/rst_n_IBUF
    SLICE_X30Y79         LUT2 (Prop_lut2_I0_O)        0.124     7.636 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.939    11.574    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__39/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.442    -1.553    vga_contoller_inst/clk_25
    SLICE_X54Y31         FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__39/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__12/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.498ns  (logic 1.577ns (13.714%)  route 9.921ns (86.286%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         6.059     7.512    vga_contoller_inst/rst_n_IBUF
    SLICE_X30Y79         LUT2 (Prop_lut2_I0_O)        0.124     7.636 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.862    11.498    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X32Y127        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__12/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.595    -1.400    vga_contoller_inst/clk_25
    SLICE_X32Y127        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__12/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__10/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.449ns  (logic 1.577ns (13.773%)  route 9.872ns (86.227%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         6.059     7.512    vga_contoller_inst/rst_n_IBUF
    SLICE_X30Y79         LUT2 (Prop_lut2_I0_O)        0.124     7.636 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.813    11.449    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__10/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.598    -1.397    vga_contoller_inst/clk_25
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__10/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__13/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.449ns  (logic 1.577ns (13.773%)  route 9.872ns (86.227%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         6.059     7.512    vga_contoller_inst/rst_n_IBUF
    SLICE_X30Y79         LUT2 (Prop_lut2_I0_O)        0.124     7.636 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.813    11.449    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__13/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.598    -1.397    vga_contoller_inst/clk_25
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__13/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/read_index_reg[0]_rep__14/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.449ns  (logic 1.577ns (13.773%)  route 9.872ns (86.227%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         6.059     7.512    vga_contoller_inst/rst_n_IBUF
    SLICE_X30Y79         LUT2 (Prop_lut2_I0_O)        0.124     7.636 r  vga_contoller_inst/read_index[0]_i_1/O
                         net (fo=102, routed)         3.813    11.449    vga_contoller_inst/read_index[0]_i_1_n_0
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__14/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         1.598    -1.397    vga_contoller_inst/clk_25
    SLICE_X44Y129        FDRE                                         r  vga_contoller_inst/read_index_reg[0]_rep__14/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/yc_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.265ns (16.869%)  route 1.306ns (83.131%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.085     1.306    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.044     1.350 r  gpu/vs1/dot/mul2/xc[9]_i_1/O
                         net (fo=2142, routed)        0.221     1.571    vga_contoller_inst/v/SR[0]
    SLICE_X1Y41          FDRE                                         r  vga_contoller_inst/v/yc_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X1Y41          FDRE                                         r  vga_contoller_inst/v/yc_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/yc_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.265ns (16.869%)  route 1.306ns (83.131%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.085     1.306    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.044     1.350 r  gpu/vs1/dot/mul2/xc[9]_i_1/O
                         net (fo=2142, routed)        0.221     1.571    vga_contoller_inst/v/SR[0]
    SLICE_X1Y41          FDRE                                         r  vga_contoller_inst/v/yc_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X1Y41          FDRE                                         r  vga_contoller_inst/v/yc_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/yc_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.265ns (16.869%)  route 1.306ns (83.131%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.085     1.306    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.044     1.350 r  gpu/vs1/dot/mul2/xc[9]_i_1/O
                         net (fo=2142, routed)        0.221     1.571    vga_contoller_inst/v/SR[0]
    SLICE_X1Y41          FDRE                                         r  vga_contoller_inst/v/yc_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X1Y41          FDRE                                         r  vga_contoller_inst/v/yc_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/yc_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.265ns (16.869%)  route 1.306ns (83.131%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.085     1.306    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.044     1.350 r  gpu/vs1/dot/mul2/xc[9]_i_1/O
                         net (fo=2142, routed)        0.221     1.571    vga_contoller_inst/v/SR[0]
    SLICE_X1Y41          FDRE                                         r  vga_contoller_inst/v/yc_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X1Y41          FDRE                                         r  vga_contoller_inst/v/yc_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/yc_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.265ns (16.869%)  route 1.306ns (83.131%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.085     1.306    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.044     1.350 r  gpu/vs1/dot/mul2/xc[9]_i_1/O
                         net (fo=2142, routed)        0.221     1.571    vga_contoller_inst/v/SR[0]
    SLICE_X1Y41          FDRE                                         r  vga_contoller_inst/v/yc_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X1Y41          FDRE                                         r  vga_contoller_inst/v/yc_reg[7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/yc_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.265ns (16.869%)  route 1.306ns (83.131%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.085     1.306    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.044     1.350 r  gpu/vs1/dot/mul2/xc[9]_i_1/O
                         net (fo=2142, routed)        0.221     1.571    vga_contoller_inst/v/SR[0]
    SLICE_X1Y41          FDRE                                         r  vga_contoller_inst/v/yc_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X1Y41          FDRE                                         r  vga_contoller_inst/v/yc_reg[8]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/yc_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.265ns (16.869%)  route 1.306ns (83.131%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.085     1.306    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.044     1.350 r  gpu/vs1/dot/mul2/xc[9]_i_1/O
                         net (fo=2142, routed)        0.221     1.571    vga_contoller_inst/v/SR[0]
    SLICE_X1Y41          FDRE                                         r  vga_contoller_inst/v/yc_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X1Y41          FDRE                                         r  vga_contoller_inst/v/yc_reg[9]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/yc_next_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.576ns  (logic 0.265ns (16.817%)  route 1.311ns (83.183%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.085     1.306    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.044     1.350 r  gpu/vs1/dot/mul2/xc[9]_i_1/O
                         net (fo=2142, routed)        0.226     1.576    vga_contoller_inst/v/SR[0]
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/yc_next_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.576ns  (logic 0.265ns (16.817%)  route 1.311ns (83.183%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.085     1.306    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.044     1.350 r  gpu/vs1/dot/mul2/xc[9]_i_1/O
                         net (fo=2142, routed)        0.226     1.576    vga_contoller_inst/v/SR[0]
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            vga_contoller_inst/v/yc_next_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.576ns  (logic 0.265ns (16.817%)  route 1.311ns (83.183%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.085     1.306    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.044     1.350 r  gpu/vs1/dot/mul2/xc[9]_i_1/O
                         net (fo=2142, routed)        0.226     1.576    vga_contoller_inst/v/SR[0]
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout3_buf/O
                         net (fo=138, routed)         0.865    -0.825    vga_contoller_inst/v/clk_25
    SLICE_X1Y42          FDRE                                         r  vga_contoller_inst/v/yc_next_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_40_clk_wiz_0

Max Delay          2095 Endpoints
Min Delay          2095 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/y_screen_v0_buff1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.841ns  (logic 1.605ns (10.131%)  route 14.236ns (89.869%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         2.621     4.073    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.152     4.225 r  gpu/vs1/dot/mul2/xc[9]_i_1/O
                         net (fo=2142, routed)       11.615    15.841    gpu/vs1/SR[0]
    SLICE_X0Y13          FDRE                                         r  gpu/vs1/y_screen_v0_buff1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.514    -1.481    gpu/vs1/clk_40
    SLICE_X0Y13          FDRE                                         r  gpu/vs1/y_screen_v0_buff1_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/y_screen_v0_buff1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.841ns  (logic 1.605ns (10.131%)  route 14.236ns (89.869%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         2.621     4.073    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.152     4.225 r  gpu/vs1/dot/mul2/xc[9]_i_1/O
                         net (fo=2142, routed)       11.615    15.841    gpu/vs1/SR[0]
    SLICE_X0Y13          FDRE                                         r  gpu/vs1/y_screen_v0_buff1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.514    -1.481    gpu/vs1/clk_40
    SLICE_X0Y13          FDRE                                         r  gpu/vs1/y_screen_v0_buff1_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/y_screen_v2_buff1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.841ns  (logic 1.605ns (10.131%)  route 14.236ns (89.869%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         2.621     4.073    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.152     4.225 r  gpu/vs1/dot/mul2/xc[9]_i_1/O
                         net (fo=2142, routed)       11.615    15.841    gpu/vs1/SR[0]
    SLICE_X0Y13          FDRE                                         r  gpu/vs1/y_screen_v2_buff1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.514    -1.481    gpu/vs1/clk_40
    SLICE_X0Y13          FDRE                                         r  gpu/vs1/y_screen_v2_buff1_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/x_screen_v1_buff2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.837ns  (logic 1.605ns (10.134%)  route 14.232ns (89.866%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         2.621     4.073    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.152     4.225 r  gpu/vs1/dot/mul2/xc[9]_i_1/O
                         net (fo=2142, routed)       11.611    15.837    gpu/vs1/SR[0]
    SLICE_X3Y16          FDRE                                         r  gpu/vs1/x_screen_v1_buff2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.512    -1.483    gpu/vs1/clk_40
    SLICE_X3Y16          FDRE                                         r  gpu/vs1/x_screen_v1_buff2_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/e1_init_t2_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.836ns  (logic 1.605ns (10.134%)  route 14.231ns (89.866%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         2.621     4.073    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.152     4.225 r  gpu/vs1/dot/mul2/xc[9]_i_1/O
                         net (fo=2142, routed)       11.611    15.836    gpu/vs1/SR[0]
    SLICE_X1Y13          FDRE                                         r  gpu/vs1/e1_init_t2_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.514    -1.481    gpu/vs1/clk_40
    SLICE_X1Y13          FDRE                                         r  gpu/vs1/e1_init_t2_reg[13]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/e1_init_t2_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.836ns  (logic 1.605ns (10.134%)  route 14.231ns (89.866%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         2.621     4.073    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.152     4.225 r  gpu/vs1/dot/mul2/xc[9]_i_1/O
                         net (fo=2142, routed)       11.611    15.836    gpu/vs1/SR[0]
    SLICE_X1Y13          FDRE                                         r  gpu/vs1/e1_init_t2_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.514    -1.481    gpu/vs1/clk_40
    SLICE_X1Y13          FDRE                                         r  gpu/vs1/e1_init_t2_reg[15]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/e1_init_t2_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.836ns  (logic 1.605ns (10.134%)  route 14.231ns (89.866%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         2.621     4.073    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.152     4.225 r  gpu/vs1/dot/mul2/xc[9]_i_1/O
                         net (fo=2142, routed)       11.611    15.836    gpu/vs1/SR[0]
    SLICE_X1Y13          FDRE                                         r  gpu/vs1/e1_init_t2_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.514    -1.481    gpu/vs1/clk_40
    SLICE_X1Y13          FDRE                                         r  gpu/vs1/e1_init_t2_reg[16]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/e1_init_t2_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.836ns  (logic 1.605ns (10.134%)  route 14.231ns (89.866%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         2.621     4.073    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.152     4.225 r  gpu/vs1/dot/mul2/xc[9]_i_1/O
                         net (fo=2142, routed)       11.611    15.836    gpu/vs1/SR[0]
    SLICE_X1Y13          FDRE                                         r  gpu/vs1/e1_init_t2_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.514    -1.481    gpu/vs1/clk_40
    SLICE_X1Y13          FDRE                                         r  gpu/vs1/e1_init_t2_reg[17]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/e1_init_t2_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.836ns  (logic 1.605ns (10.134%)  route 14.231ns (89.866%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         2.621     4.073    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.152     4.225 r  gpu/vs1/dot/mul2/xc[9]_i_1/O
                         net (fo=2142, routed)       11.611    15.836    gpu/vs1/SR[0]
    SLICE_X1Y13          FDRE                                         r  gpu/vs1/e1_init_t2_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.514    -1.481    gpu/vs1/clk_40
    SLICE_X1Y13          FDRE                                         r  gpu/vs1/e1_init_t2_reg[18]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/e1_init_t2_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.836ns  (logic 1.605ns (10.134%)  route 14.231ns (89.866%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         2.621     4.073    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.152     4.225 r  gpu/vs1/dot/mul2/xc[9]_i_1/O
                         net (fo=2142, routed)       11.611    15.836    gpu/vs1/SR[0]
    SLICE_X1Y13          FDRE                                         r  gpu/vs1/e1_init_t2_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.514    -1.481    gpu/vs1/clk_40
    SLICE_X1Y13          FDRE                                         r  gpu/vs1/e1_init_t2_reg[19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/mul/o_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.266ns (31.824%)  route 0.570ns (68.176%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_n_IBUF_inst/O
                         net (fo=317, routed)         0.570     0.791    gpu/vs1/mul/rst_n_IBUF
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.045     0.836 r  gpu/vs1/mul/o_done_i_1/O
                         net (fo=1, routed)           0.000     0.836    gpu/vs1/mul/o_done_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  gpu/vs1/mul/o_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.866    -0.824    gpu/vs1/mul/clk_40
    SLICE_X0Y3           FDRE                                         r  gpu/vs1/mul/o_done_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/dot/mul2/o_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.108ns  (logic 0.266ns (24.013%)  route 0.842ns (75.987%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_n_IBUF_inst/O
                         net (fo=317, routed)         0.842     1.063    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X6Y34          LUT3 (Prop_lut3_I2_O)        0.045     1.108 r  gpu/vs1/dot/mul2/o_done_i_1__0/O
                         net (fo=1, routed)           0.000     1.108    gpu/vs1/dot/mul2/o_done_i_1__0_n_0
    SLICE_X6Y34          FDRE                                         r  gpu/vs1/dot/mul2/o_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.858    -0.832    gpu/vs1/dot/mul2/clk_40
    SLICE_X6Y34          FDRE                                         r  gpu/vs1/dot/mul2/o_done_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/dot_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.108ns  (logic 0.266ns (24.013%)  route 0.842ns (75.987%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_n_IBUF_inst/O
                         net (fo=317, routed)         0.842     1.063    gpu/vs1/dot/rst_n_IBUF
    SLICE_X6Y34          LUT6 (Prop_lut6_I4_O)        0.045     1.108 r  gpu/vs1/dot/dot_start_i_1/O
                         net (fo=1, routed)           0.000     1.108    gpu/vs1/dot_n_18
    SLICE_X6Y34          FDRE                                         r  gpu/vs1/dot_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.858    -0.832    gpu/vs1/clk_40
    SLICE_X6Y34          FDRE                                         r  gpu/vs1/dot_start_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.467ns  (logic 0.266ns (18.128%)  route 1.201ns (81.872%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.022     1.243    gpu/ia1/UART_UNIT/BAUD_RATE_GEN/rst_n_IBUF
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.045     1.288 r  gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter[4]_i_1/O
                         net (fo=5, routed)           0.180     1.467    gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter[4]_i_1_n_0
    SLICE_X0Y43          FDRE                                         r  gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.866    -0.824    gpu/ia1/UART_UNIT/BAUD_RATE_GEN/clk_40
    SLICE_X0Y43          FDRE                                         r  gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.467ns  (logic 0.266ns (18.128%)  route 1.201ns (81.872%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.022     1.243    gpu/ia1/UART_UNIT/BAUD_RATE_GEN/rst_n_IBUF
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.045     1.288 r  gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter[4]_i_1/O
                         net (fo=5, routed)           0.180     1.467    gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter[4]_i_1_n_0
    SLICE_X0Y43          FDRE                                         r  gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.866    -0.824    gpu/ia1/UART_UNIT/BAUD_RATE_GEN/clk_40
    SLICE_X0Y43          FDRE                                         r  gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.467ns  (logic 0.266ns (18.128%)  route 1.201ns (81.872%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.022     1.243    gpu/ia1/UART_UNIT/BAUD_RATE_GEN/rst_n_IBUF
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.045     1.288 r  gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter[4]_i_1/O
                         net (fo=5, routed)           0.180     1.467    gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter[4]_i_1_n_0
    SLICE_X0Y43          FDRE                                         r  gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.866    -0.824    gpu/ia1/UART_UNIT/BAUD_RATE_GEN/clk_40
    SLICE_X0Y43          FDRE                                         r  gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.467ns  (logic 0.266ns (18.128%)  route 1.201ns (81.872%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.022     1.243    gpu/ia1/UART_UNIT/BAUD_RATE_GEN/rst_n_IBUF
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.045     1.288 r  gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter[4]_i_1/O
                         net (fo=5, routed)           0.180     1.467    gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter[4]_i_1_n_0
    SLICE_X0Y43          FDRE                                         r  gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.866    -0.824    gpu/ia1/UART_UNIT/BAUD_RATE_GEN/clk_40
    SLICE_X0Y43          FDRE                                         r  gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.467ns  (logic 0.266ns (18.128%)  route 1.201ns (81.872%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.022     1.243    gpu/ia1/UART_UNIT/BAUD_RATE_GEN/rst_n_IBUF
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.045     1.288 r  gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter[4]_i_1/O
                         net (fo=5, routed)           0.180     1.467    gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter[4]_i_1_n_0
    SLICE_X0Y43          FDRE                                         r  gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.866    -0.824    gpu/ia1/UART_UNIT/BAUD_RATE_GEN/clk_40
    SLICE_X0Y43          FDRE                                         r  gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/ia1/idx_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.648ns  (logic 0.265ns (16.076%)  route 1.383ns (83.924%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.085     1.306    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.044     1.350 r  gpu/vs1/dot/mul2/xc[9]_i_1/O
                         net (fo=2142, routed)        0.299     1.648    gpu/ia1/SR[0]
    SLICE_X1Y39          FDRE                                         r  gpu/ia1/idx_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.864    -0.826    gpu/ia1/clk_40
    SLICE_X1Y39          FDRE                                         r  gpu/ia1/idx_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/ia1/read_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.648ns  (logic 0.265ns (16.076%)  route 1.383ns (83.924%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.085     1.306    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.044     1.350 r  gpu/vs1/dot/mul2/xc[9]_i_1/O
                         net (fo=2142, routed)        0.299     1.648    gpu/ia1/SR[0]
    SLICE_X1Y39          FDRE                                         r  gpu/ia1/read_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.864    -0.826    gpu/ia1/clk_40
    SLICE_X1Y39          FDRE                                         r  gpu/ia1/read_data_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_40_clk_wiz_0_1

Max Delay          2095 Endpoints
Min Delay          2095 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/y_screen_v0_buff1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.841ns  (logic 1.605ns (10.131%)  route 14.236ns (89.869%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         2.621     4.073    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.152     4.225 r  gpu/vs1/dot/mul2/xc[9]_i_1/O
                         net (fo=2142, routed)       11.615    15.841    gpu/vs1/SR[0]
    SLICE_X0Y13          FDRE                                         r  gpu/vs1/y_screen_v0_buff1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.514    -1.481    gpu/vs1/clk_40
    SLICE_X0Y13          FDRE                                         r  gpu/vs1/y_screen_v0_buff1_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/y_screen_v0_buff1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.841ns  (logic 1.605ns (10.131%)  route 14.236ns (89.869%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         2.621     4.073    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.152     4.225 r  gpu/vs1/dot/mul2/xc[9]_i_1/O
                         net (fo=2142, routed)       11.615    15.841    gpu/vs1/SR[0]
    SLICE_X0Y13          FDRE                                         r  gpu/vs1/y_screen_v0_buff1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.514    -1.481    gpu/vs1/clk_40
    SLICE_X0Y13          FDRE                                         r  gpu/vs1/y_screen_v0_buff1_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/y_screen_v2_buff1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.841ns  (logic 1.605ns (10.131%)  route 14.236ns (89.869%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         2.621     4.073    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.152     4.225 r  gpu/vs1/dot/mul2/xc[9]_i_1/O
                         net (fo=2142, routed)       11.615    15.841    gpu/vs1/SR[0]
    SLICE_X0Y13          FDRE                                         r  gpu/vs1/y_screen_v2_buff1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.514    -1.481    gpu/vs1/clk_40
    SLICE_X0Y13          FDRE                                         r  gpu/vs1/y_screen_v2_buff1_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/x_screen_v1_buff2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.837ns  (logic 1.605ns (10.134%)  route 14.232ns (89.866%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         2.621     4.073    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.152     4.225 r  gpu/vs1/dot/mul2/xc[9]_i_1/O
                         net (fo=2142, routed)       11.611    15.837    gpu/vs1/SR[0]
    SLICE_X3Y16          FDRE                                         r  gpu/vs1/x_screen_v1_buff2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.512    -1.483    gpu/vs1/clk_40
    SLICE_X3Y16          FDRE                                         r  gpu/vs1/x_screen_v1_buff2_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/e1_init_t2_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.836ns  (logic 1.605ns (10.134%)  route 14.231ns (89.866%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         2.621     4.073    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.152     4.225 r  gpu/vs1/dot/mul2/xc[9]_i_1/O
                         net (fo=2142, routed)       11.611    15.836    gpu/vs1/SR[0]
    SLICE_X1Y13          FDRE                                         r  gpu/vs1/e1_init_t2_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.514    -1.481    gpu/vs1/clk_40
    SLICE_X1Y13          FDRE                                         r  gpu/vs1/e1_init_t2_reg[13]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/e1_init_t2_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.836ns  (logic 1.605ns (10.134%)  route 14.231ns (89.866%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         2.621     4.073    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.152     4.225 r  gpu/vs1/dot/mul2/xc[9]_i_1/O
                         net (fo=2142, routed)       11.611    15.836    gpu/vs1/SR[0]
    SLICE_X1Y13          FDRE                                         r  gpu/vs1/e1_init_t2_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.514    -1.481    gpu/vs1/clk_40
    SLICE_X1Y13          FDRE                                         r  gpu/vs1/e1_init_t2_reg[15]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/e1_init_t2_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.836ns  (logic 1.605ns (10.134%)  route 14.231ns (89.866%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         2.621     4.073    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.152     4.225 r  gpu/vs1/dot/mul2/xc[9]_i_1/O
                         net (fo=2142, routed)       11.611    15.836    gpu/vs1/SR[0]
    SLICE_X1Y13          FDRE                                         r  gpu/vs1/e1_init_t2_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.514    -1.481    gpu/vs1/clk_40
    SLICE_X1Y13          FDRE                                         r  gpu/vs1/e1_init_t2_reg[16]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/e1_init_t2_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.836ns  (logic 1.605ns (10.134%)  route 14.231ns (89.866%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         2.621     4.073    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.152     4.225 r  gpu/vs1/dot/mul2/xc[9]_i_1/O
                         net (fo=2142, routed)       11.611    15.836    gpu/vs1/SR[0]
    SLICE_X1Y13          FDRE                                         r  gpu/vs1/e1_init_t2_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.514    -1.481    gpu/vs1/clk_40
    SLICE_X1Y13          FDRE                                         r  gpu/vs1/e1_init_t2_reg[17]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/e1_init_t2_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.836ns  (logic 1.605ns (10.134%)  route 14.231ns (89.866%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         2.621     4.073    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.152     4.225 r  gpu/vs1/dot/mul2/xc[9]_i_1/O
                         net (fo=2142, routed)       11.611    15.836    gpu/vs1/SR[0]
    SLICE_X1Y13          FDRE                                         r  gpu/vs1/e1_init_t2_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.514    -1.481    gpu/vs1/clk_40
    SLICE_X1Y13          FDRE                                         r  gpu/vs1/e1_init_t2_reg[18]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/e1_init_t2_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.836ns  (logic 1.605ns (10.134%)  route 14.231ns (89.866%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         2.621     4.073    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.152     4.225 r  gpu/vs1/dot/mul2/xc[9]_i_1/O
                         net (fo=2142, routed)       11.611    15.836    gpu/vs1/SR[0]
    SLICE_X1Y13          FDRE                                         r  gpu/vs1/e1_init_t2_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        1.514    -1.481    gpu/vs1/clk_40
    SLICE_X1Y13          FDRE                                         r  gpu/vs1/e1_init_t2_reg[19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/mul/o_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.266ns (31.824%)  route 0.570ns (68.176%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_n_IBUF_inst/O
                         net (fo=317, routed)         0.570     0.791    gpu/vs1/mul/rst_n_IBUF
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.045     0.836 r  gpu/vs1/mul/o_done_i_1/O
                         net (fo=1, routed)           0.000     0.836    gpu/vs1/mul/o_done_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  gpu/vs1/mul/o_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.866    -0.824    gpu/vs1/mul/clk_40
    SLICE_X0Y3           FDRE                                         r  gpu/vs1/mul/o_done_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/dot/mul2/o_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.108ns  (logic 0.266ns (24.013%)  route 0.842ns (75.987%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_n_IBUF_inst/O
                         net (fo=317, routed)         0.842     1.063    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X6Y34          LUT3 (Prop_lut3_I2_O)        0.045     1.108 r  gpu/vs1/dot/mul2/o_done_i_1__0/O
                         net (fo=1, routed)           0.000     1.108    gpu/vs1/dot/mul2/o_done_i_1__0_n_0
    SLICE_X6Y34          FDRE                                         r  gpu/vs1/dot/mul2/o_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.858    -0.832    gpu/vs1/dot/mul2/clk_40
    SLICE_X6Y34          FDRE                                         r  gpu/vs1/dot/mul2/o_done_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/vs1/dot_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.108ns  (logic 0.266ns (24.013%)  route 0.842ns (75.987%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_n_IBUF_inst/O
                         net (fo=317, routed)         0.842     1.063    gpu/vs1/dot/rst_n_IBUF
    SLICE_X6Y34          LUT6 (Prop_lut6_I4_O)        0.045     1.108 r  gpu/vs1/dot/dot_start_i_1/O
                         net (fo=1, routed)           0.000     1.108    gpu/vs1/dot_n_18
    SLICE_X6Y34          FDRE                                         r  gpu/vs1/dot_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.858    -0.832    gpu/vs1/clk_40
    SLICE_X6Y34          FDRE                                         r  gpu/vs1/dot_start_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.467ns  (logic 0.266ns (18.128%)  route 1.201ns (81.872%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.022     1.243    gpu/ia1/UART_UNIT/BAUD_RATE_GEN/rst_n_IBUF
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.045     1.288 r  gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter[4]_i_1/O
                         net (fo=5, routed)           0.180     1.467    gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter[4]_i_1_n_0
    SLICE_X0Y43          FDRE                                         r  gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.866    -0.824    gpu/ia1/UART_UNIT/BAUD_RATE_GEN/clk_40
    SLICE_X0Y43          FDRE                                         r  gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.467ns  (logic 0.266ns (18.128%)  route 1.201ns (81.872%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.022     1.243    gpu/ia1/UART_UNIT/BAUD_RATE_GEN/rst_n_IBUF
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.045     1.288 r  gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter[4]_i_1/O
                         net (fo=5, routed)           0.180     1.467    gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter[4]_i_1_n_0
    SLICE_X0Y43          FDRE                                         r  gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.866    -0.824    gpu/ia1/UART_UNIT/BAUD_RATE_GEN/clk_40
    SLICE_X0Y43          FDRE                                         r  gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.467ns  (logic 0.266ns (18.128%)  route 1.201ns (81.872%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.022     1.243    gpu/ia1/UART_UNIT/BAUD_RATE_GEN/rst_n_IBUF
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.045     1.288 r  gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter[4]_i_1/O
                         net (fo=5, routed)           0.180     1.467    gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter[4]_i_1_n_0
    SLICE_X0Y43          FDRE                                         r  gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.866    -0.824    gpu/ia1/UART_UNIT/BAUD_RATE_GEN/clk_40
    SLICE_X0Y43          FDRE                                         r  gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.467ns  (logic 0.266ns (18.128%)  route 1.201ns (81.872%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.022     1.243    gpu/ia1/UART_UNIT/BAUD_RATE_GEN/rst_n_IBUF
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.045     1.288 r  gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter[4]_i_1/O
                         net (fo=5, routed)           0.180     1.467    gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter[4]_i_1_n_0
    SLICE_X0Y43          FDRE                                         r  gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.866    -0.824    gpu/ia1/UART_UNIT/BAUD_RATE_GEN/clk_40
    SLICE_X0Y43          FDRE                                         r  gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.467ns  (logic 0.266ns (18.128%)  route 1.201ns (81.872%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.022     1.243    gpu/ia1/UART_UNIT/BAUD_RATE_GEN/rst_n_IBUF
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.045     1.288 r  gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter[4]_i_1/O
                         net (fo=5, routed)           0.180     1.467    gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter[4]_i_1_n_0
    SLICE_X0Y43          FDRE                                         r  gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.866    -0.824    gpu/ia1/UART_UNIT/BAUD_RATE_GEN/clk_40
    SLICE_X0Y43          FDRE                                         r  gpu/ia1/UART_UNIT/BAUD_RATE_GEN/counter_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/ia1/idx_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.648ns  (logic 0.265ns (16.076%)  route 1.383ns (83.924%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.085     1.306    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.044     1.350 r  gpu/vs1/dot/mul2/xc[9]_i_1/O
                         net (fo=2142, routed)        0.299     1.648    gpu/ia1/SR[0]
    SLICE_X1Y39          FDRE                                         r  gpu/ia1/idx_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.864    -0.826    gpu/ia1/clk_40
    SLICE_X1Y39          FDRE                                         r  gpu/ia1/idx_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            gpu/ia1/read_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.648ns  (logic 0.265ns (16.076%)  route 1.383ns (83.924%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_IBUF_inst/O
                         net (fo=317, routed)         1.085     1.306    gpu/vs1/dot/mul2/rst_n_IBUF
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.044     1.350 r  gpu/vs1/dot/mul2/xc[9]_i_1/O
                         net (fo=2142, routed)        0.299     1.648    gpu/ia1/SR[0]
    SLICE_X1Y39          FDRE                                         r  gpu/ia1/read_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_40_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=2482, routed)        0.864    -0.826    gpu/ia1/clk_40
    SLICE_X1Y39          FDRE                                         r  gpu/ia1/read_data_reg[0]/C





