{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741938561977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741938561980 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 14 15:49:21 2025 " "Processing started: Fri Mar 14 15:49:21 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741938561980 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741938561980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_chess_self -c vga_chess_self " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_chess_self -c vga_chess_self" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741938561980 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741938562176 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741938562176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_chess_self.v 6 6 " "Found 6 design units, including 6 entities, in source file vga_chess_self.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_RST " "Found entity 1: CLK_RST" {  } { { "vga_chess_self.v" "" { Text "F:/fp/q2/vga_chess_self/vga_chess_self.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741938567788 ""} { "Info" "ISGN_ENTITY_NAME" "2 VGA_HVCnt " "Found entity 2: VGA_HVCnt" {  } { { "vga_chess_self.v" "" { Text "F:/fp/q2/vga_chess_self/vga_chess_self.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741938567788 ""} { "Info" "ISGN_ENTITY_NAME" "3 VGA_BarGen " "Found entity 3: VGA_BarGen" {  } { { "vga_chess_self.v" "" { Text "F:/fp/q2/vga_chess_self/vga_chess_self.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741938567788 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mux_XY " "Found entity 4: Mux_XY" {  } { { "vga_chess_self.v" "" { Text "F:/fp/q2/vga_chess_self/vga_chess_self.v" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741938567788 ""} { "Info" "ISGN_ENTITY_NAME" "5 DA_IF " "Found entity 5: DA_IF" {  } { { "vga_chess_self.v" "" { Text "F:/fp/q2/vga_chess_self/vga_chess_self.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741938567788 ""} { "Info" "ISGN_ENTITY_NAME" "6 vga_chess_self " "Found entity 6: vga_chess_self" {  } { { "vga_chess_self.v" "" { Text "F:/fp/q2/vga_chess_self/vga_chess_self.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741938567788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741938567788 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rRst vga_chess_self.v(196) " "Verilog HDL Implicit Net warning at vga_chess_self.v(196): created implicit net for \"rRst\"" {  } { { "vga_chess_self.v" "" { Text "F:/fp/q2/vga_chess_self/vga_chess_self.v" 196 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741938567788 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_chess_self " "Elaborating entity \"vga_chess_self\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741938567801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_RST CLK_RST:CLK_RST_inst " "Elaborating entity \"CLK_RST\" for hierarchy \"CLK_RST:CLK_RST_inst\"" {  } { { "vga_chess_self.v" "CLK_RST_inst" { Text "F:/fp/q2/vga_chess_self/vga_chess_self.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741938567819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_HVCnt VGA_HVCnt:VGA_HVCnt_inst " "Elaborating entity \"VGA_HVCnt\" for hierarchy \"VGA_HVCnt:VGA_HVCnt_inst\"" {  } { { "vga_chess_self.v" "VGA_HVCnt_inst" { Text "F:/fp/q2/vga_chess_self/vga_chess_self.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741938567824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_BarGen VGA_BarGen:VGA_BarGen_inst " "Elaborating entity \"VGA_BarGen\" for hierarchy \"VGA_BarGen:VGA_BarGen_inst\"" {  } { { "vga_chess_self.v" "VGA_BarGen_inst" { Text "F:/fp/q2/vga_chess_self/vga_chess_self.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741938567830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_XY Mux_XY:Mux_XY_inst " "Elaborating entity \"Mux_XY\" for hierarchy \"Mux_XY:Mux_XY_inst\"" {  } { { "vga_chess_self.v" "Mux_XY_inst" { Text "F:/fp/q2/vga_chess_self/vga_chess_self.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741938567837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DA_IF DA_IF:DA_IF_inst " "Elaborating entity \"DA_IF\" for hierarchy \"DA_IF:DA_IF_inst\"" {  } { { "vga_chess_self.v" "DA_IF_inst" { Text "F:/fp/q2/vga_chess_self/vga_chess_self.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741938567839 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MY_PLL_inst MY_PLL " "Node instance \"MY_PLL_inst\" instantiates undefined entity \"MY_PLL\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "vga_chess_self.v" "MY_PLL_inst" { Text "F:/fp/q2/vga_chess_self/vga_chess_self.v" 13 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1741938567842 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741938567871 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 14 15:49:27 2025 " "Processing ended: Fri Mar 14 15:49:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741938567871 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741938567871 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741938567871 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741938567871 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741938568443 ""}
