# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../Lab3_Problem2/Lab3_Problem2.srcs/sources_1/new/L3P2_MUX.sv" \
"../../../../Lab4.srcs/sources_1/new/L4P1_FullAdder.sv" \
"../../../../Lab4.srcs/sources_1/new/L4P3_RCA5out.sv" \
"../../../../Lab4.srcs/sim_1/new/L4P3_Sim.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
