

# Banck 15 : 1.8 v   ,   Banck 14 : 3.3 v    ,    Bancj 34 ; 1.8 v



# Clock_______________________________________________________________ 



set_property -dict { PACKAGE_PIN B13   IOSTANDARD LVCMOS18 } [get_ports { Clock_100MHz }]; 



#   Input Port_________________________________________________________
set_property -dict { PACKAGE_PIN A5   IOSTANDARD LVCMOS18 } [get_ports { Input_Signal[0] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN B6   IOSTANDARD LVCMOS18 } [get_ports { Input_Signal[01] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN A6   IOSTANDARD LVCMOS18 } [get_ports { Input_Signal[02] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN A7   IOSTANDARD LVCMOS18 } [get_ports { Input_Signal[03] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN C8   IOSTANDARD LVCMOS18 } [get_ports { Input_Signal[04] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN A8   IOSTANDARD LVCMOS18 } [get_ports { Input_Signal[05] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN C9   IOSTANDARD LVCMOS18 } [get_ports { Input_Signal[06] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN B9   IOSTANDARD LVCMOS18 } [get_ports { Input_Signal[07] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN A9   IOSTANDARD LVCMOS18 } [get_ports { Input_Signal[08] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN B10  IOSTANDARD LVCMOS18 } [get_ports { Input_Signal[09] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN A10  IOSTANDARD LVCMOS18 } [get_ports { Input_Signal[10] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]


set_property -dict { PACKAGE_PIN B11  IOSTANDARD LVCMOS18 } [get_ports { Input_Signal[11] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN D10  IOSTANDARD LVCMOS18 } [get_ports { Input_Signal[12] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN C10  IOSTANDARD LVCMOS18 } [get_ports { Input_Signal[13] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN D11  IOSTANDARD LVCMOS18 } [get_ports { Input_Signal[14] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN E11  IOSTANDARD LVCMOS18 } [get_ports { Input_Signal[15] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN D12  IOSTANDARD LVCMOS18 } [get_ports { Input_Signal[16] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN C13  IOSTANDARD LVCMOS18 } [get_ports { Input_Signal[17] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN B12  IOSTANDARD LVCMOS18 } [get_ports { Input_Signal[18] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN A11  IOSTANDARD LVCMOS18 } [get_ports { Input_Signal[19] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN A14  IOSTANDARD LVCMOS18 } [get_ports { Input_Signal[20] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]



set_property -dict { PACKAGE_PIN B14  IOSTANDARD LVCMOS18 } [get_ports { Input_Signal[21] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN A13  IOSTANDARD LVCMOS18 } [get_ports { Input_Signal[22] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN A12  IOSTANDARD LVCMOS18 } [get_ports { Input_Signal[23] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]


# Output Port_________________________________________________________
set_property -dict { PACKAGE_PIN M13  IOSTANDARD LVCMOSS33 } [get_ports { Output_Signal[0] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN N14  IOSTANDARD LVCMOSS33 } [get_ports { Output_Signal[1] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN N15  IOSTANDARD LVCMOSS33 } [get_ports { Output_Signal[2] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN P15  IOSTANDARD LVCMOSS33 } [get_ports { Output_Signal[3] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN P14  IOSTANDARD LVCMOSS33 } [get_ports { Output_Signal[4] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN R14  IOSTANDARD LVCMOSS33 } [get_ports { Output_Signal[5] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN N13  IOSTANDARD LVCMOSS33 } [get_ports { Output_Signal[6] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN L13  IOSTANDARD LVCMOSS33 } [get_ports { Output_Signal[7] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN N12  IOSTANDARD LVCMOSS33 } [get_ports { Output_Signal[8] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN L12  IOSTANDARD LVCMOSS33 } [get_ports { Output_Signal[9] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN N11  IOSTANDARD LVCMOSS33 } [get_ports { Output_Signal[10] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]


set_property -dict { PACKAGE_PIN L10  IOSTANDARD LVCMOSS33 } [get_ports { Output_Signal[11] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN R13  IOSTANDARD LVCMOSS33 } [get_ports { Output_Signal[12] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN P12  IOSTANDARD LVCMOSS33 } [get_ports { Output_Signal[13] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN R12  IOSTANDARD LVCMOSS33 } [get_ports { Output_Signal[14] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN P11  IOSTANDARD LVCMOSS33 } [get_ports { Output_Signal[15] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN R11  IOSTANDARD LVCMOSS33 } [get_ports { Output_Signal[16] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN P10  IOSTANDARD LVCMOSS33 } [get_ports { Output_Signal[17] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN P1   IOSTANDARD LVCMOSS33 } [get_ports { Output_Signal[18] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN R2   IOSTANDARD LVCMOSS33 } [get_ports { Output_Signal[19] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN R3   IOSTANDARD LVCMOSS33 } [get_ports { Output_Signal[20] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]



set_property -dict { PACKAGE_PIN R4   IOSTANDARD LVCMOSS33 } [get_ports { Output_Signal[21] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN N6   IOSTANDARD LVCMOSS33 } [get_ports { Output_Signal[22] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN M7   IOSTANDARD LVCMOSS33 } [get_ports { Output_Signal[23] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN M8   IOSTANDARD LVCMOSS33 } [get_ports { Output_Signal[24] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN N7   IOSTANDARD LVCMOSS33 } [get_ports { Output_Signal[25] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN N8   IOSTANDARD LVCMOSS33 } [get_ports { Output_Signal[26] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN N9   IOSTANDARD LVCMOSS33 } [get_ports { Output_Signal[27] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN R9   IOSTANDARD LVCMOSS33 } [get_ports { Output_Signal[28] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN R10  IOSTANDARD LVCMOSS33 } [get_ports { Output_Signal[29] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN M10  IOSTANDARD LVCMOSS33 } [get_ports { Output_Signal[30] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]


set_property -dict { PACKAGE_PIN N10  IOSTANDARD LVCMOSS33 } [get_ports { Output_Signal[31] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN R7   IOSTANDARD LVCMOSS33 } [get_ports { Output_Signal[32] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN R8   IOSTANDARD LVCMOSS33 } [get_ports { Output_Signal[33] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]



#   ID__________________________________________________________________

set_property -dict { PACKAGE_PIN C6   IOSTANDARD LVCMOSS33 } [get_ports { Output_Signal[0] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN C7   IOSTANDARD LVCMOSS33 } [get_ports { Output_Signal[1] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN D7   IOSTANDARD LVCMOSS33 } [get_ports { Output_Signal[2] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN D8   IOSTANDARD LVCMOSS33 } [get_ports { Output_Signal[3] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN D9   IOSTANDARD LVCMOSS33 } [get_ports { Output_Signal[4] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]



#   AD7386(4Channel,4MSPS,16bit/14bit/12bit)______________________________
set_property -dict { PACKAGE_PIN H13   IOSTANDARD LVCMOSS18 } [get_ports { AD7386_SCLK[0] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN H12   IOSTANDARD LVCMOSS18 } [get_ports { AD7386_SDI[0] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN G11   IOSTANDARD LVCMOSS18 } [get_ports { AD7386_SDOA[0] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN H11   IOSTANDARD LVCMOSS18 } [get_ports { AD7386_SDOB[0] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN G13   IOSTANDARD LVCMOSS18 } [get_ports { AD7386_CS[0] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]

set_property -dict { PACKAGE_PIN G12   IOSTANDARD LVCMOSS18 } [get_ports { AD7386_SCLK[1] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN F11   IOSTANDARD LVCMOSS18 } [get_ports { AD7386_SDI[1] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN E12   IOSTANDARD LVCMOSS18 } [get_ports { AD7386_SDOA[1] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN E13   IOSTANDARD LVCMOSS18 } [get_ports { AD7386_SDOB[1] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN D13   IOSTANDARD LVCMOSS18 } [get_ports { AD7386_CS[1] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]


set_property -dict { PACKAGE_PIN G15   IOSTANDARD LVCMOSS18 } [get_ports { AD7386_SCLK[2] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN G14   IOSTANDARD LVCMOSS18 } [get_ports { AD7386_SDI[2] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN F14   IOSTANDARD LVCMOSS18 } [get_ports { AD7386_SDOA[2] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN F15   IOSTANDARD LVCMOSS18 } [get_ports { AD7386_SDOB[2] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN E15   IOSTANDARD LVCMOSS18 } [get_ports { AD7386_CS[2] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]

set_property -dict { PACKAGE_PIN E14   IOSTANDARD LVCMOSS18 } [get_ports { AD7386_SCLK[3] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN D15   IOSTANDARD LVCMOSS18 } [get_ports { AD7386_SDI[3] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN C14   IOSTANDARD LVCMOSS18 } [get_ports { AD7386_SDOA[3] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN C15   IOSTANDARD LVCMOSS18 } [get_ports { AD7386_SDOB[3] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN B15   IOSTANDARD LVCMOSS18 } [get_ports { AD7386_CS[3] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]



#   AD7490(16Channel,1MSPS,12bit) ________________________________
set_property -dict { PACKAGE_PIN P6   IOSTANDARD LVCMOSS33 } [get_ports { AD7490_DIN }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN P7   IOSTANDARD LVCMOSS33 } [get_ports { AD7490_DOUT }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN R5   IOSTANDARD LVCMOSS33 } [get_ports { AD7490_CS }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN R6   IOSTANDARD LVCMOSS33 } [get_ports { AD7490_SCLK }]; #IO_L24N_T3_RS0_15 Sch=sw[0]



#   Rs485_________________________________________________________
set_property -dict { PACKAGE_PIN J11   IOSTANDARD LVCMOSS33 } [get_ports { RS485_1_RXD }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN K11   IOSTANDARD LVCMOSS33 } [get_ports { RS485_1_TXD }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN K12   IOSTANDARD LVCMOSS33 } [get_ports { RS485_1_DE }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN J15   IOSTANDARD LVCMOSS33 } [get_ports { RS485_2_RXD }]; #IO_L24N_T3_RS0_15 Sch=sw[0]


#   CAN-______________________________________________________
#set_property PACKAGE_PIN K14 [get_ports CAN_SCLK]
#set_property PACKAGE_PIN K15 [get_ports CAN_RST]
#set_property PACKAGE_PIN L14 [get_ports CAN_SDO]
#set_property PACKAGE_PIN L15 [get_ports CAN_SDI]
#set_property PACKAGE_PIN M14 [get_ports CAN_INT]
#set_property PACKAGE_PIN M15 [get_ports CAN_CS]


#   Flash_____________________________________________________
set_property -dict { PACKAGE_PIN  D2   IOSTANDARD LVCMOSS18 } [get_ports { NORFlash_DQ[0] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN  B1   IOSTANDARD LVCMOSS18 } [get_ports { NORFlash_DQ[1] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN  A2   IOSTANDARD LVCMOSS18 } [get_ports { NORFlash_DQ[2] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN  A4   IOSTANDARD LVCMOSS18 } [get_ports { NORFlash_DQ[3] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN  B4   IOSTANDARD LVCMOSS18 } [get_ports { NORFlash_DQ[4] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN  C5   IOSTANDARD LVCMOSS18 } [get_ports { NORFlash_DQ[5] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN  D3   IOSTANDARD LVCMOSS18 } [get_ports { NORFlash_DQ[6] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN  E3   IOSTANDARD LVCMOSS18 } [get_ports { NORFlash_DQ[7] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN  C1   IOSTANDARD LVCMOSS18 } [get_ports { NORFlash_DQ[8] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN  B2   IOSTANDARD LVCMOSS18 } [get_ports { NORFlash_DQ[9] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN  A3   IOSTANDARD LVCMOSS18 } [get_ports { NORFlash_DQ[10] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]


set_property -dict { PACKAGE_PIN  B5   IOSTANDARD LVCMOSS18 } [get_ports { NORFlash_DQ[11] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN  B3   IOSTANDARD LVCMOSS18 } [get_ports { NORFlash_DQ[12] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN  C4   IOSTANDARD LVCMOSS18 } [get_ports { NORFlash_DQ[13] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN  D4   IOSTANDARD LVCMOSS18 } [get_ports { NORFlash_DQ[14] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN  G4   IOSTANDARD LVCMOSS18 } [get_ports { NORFlash_DQ[15] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]



set_property -dict { PACKAGE_PIN  D1   IOSTANDARD LVCMOSS18 } [get_ports { NORFlash_A[0] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN  P2   IOSTANDARD LVCMOSS18 } [get_ports { NORFlash_A[1] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN  P3   IOSTANDARD LVCMOSS18 } [get_ports { NORFlash_A[2] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN  N3   IOSTANDARD LVCMOSS18 } [get_ports { NORFlash_A[3] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN  N4   IOSTANDARD LVCMOSS18 } [get_ports { NORFlash_A[4] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN  M3   IOSTANDARD LVCMOSS18 } [get_ports { NORFlash_A[5] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN  M4   IOSTANDARD LVCMOSS18 } [get_ports { NORFlash_A[6] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN  N2   IOSTANDARD LVCMOSS18 } [get_ports { NORFlash_A[7] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN  H2   IOSTANDARD LVCMOSS18 } [get_ports { NORFlash_A[8] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN  H1   IOSTANDARD LVCMOSS18 } [get_ports { NORFlash_A[9] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN  G1   IOSTANDARD LVCMOSS18 } [get_ports { NORFlash_A[10] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]

set_property -dict { PACKAGE_PIN  F1   IOSTANDARD LVCMOSS18 } [get_ports { NORFlash_A[11] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN  F2   IOSTANDARD LVCMOSS18 } [get_ports { NORFlash_A[12] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN  K3   IOSTANDARD LVCMOSS18 } [get_ports { NORFlash_A[13] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN  J3   IOSTANDARD LVCMOSS18 } [get_ports { NORFlash_A[14] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN  J4   IOSTANDARD LVCMOSS18 } [get_ports { NORFlash_A[15] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN  F3   IOSTANDARD LVCMOSS18 } [get_ports { NORFlash_A[16] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN  N1   IOSTANDARD LVCMOSS18 } [get_ports { NORFlash_A[17] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN  M2   IOSTANDARD LVCMOSS18 } [get_ports { NORFlash_A[18] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN  J1   IOSTANDARD LVCMOSS18 } [get_ports { NORFlash_A[19] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN  J2   IOSTANDARD LVCMOSS18 } [get_ports { NORFlash_A[20] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]


set_property -dict { PACKAGE_PIN  L1   IOSTANDARD LVCMOSS18 } [get_ports { NORFlash_A[21] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN  H3   IOSTANDARD LVCMOSS18 } [get_ports { NORFlash_A[22] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN  H4   IOSTANDARD LVCMOSS18 } [get_ports { NORFlash_A[23] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN  F4   IOSTANDARD LVCMOSS18 } [get_ports { NORFlash_A[24] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]

set_property -dict { PACKAGE_PIN  E1   IOSTANDARD LVCMOSS18 } [get_ports { NORFlash_OE }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN  E2   IOSTANDARD LVCMOSS18 } [get_ports { NORFlash_CE] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN  K1   IOSTANDARD LVCMOSS18 } [get_ports { NORFlash_WE }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN  K2   IOSTANDARD LVCMOSS18 } [get_ports { NORFlash_RST }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN  M1   IOSTANDARD LVCMOSS18 } [get_ports { NORFlash_RY_BY }]; #IO_L24N_T3_RS0_15 Sch=sw[0]






