# Hardware Trojan dataset

- A hardware trojan dataset containing HT-free and HT-infected chips.

---

## Synthesis

- You can find test synthesized files in `synth_test` branch.

  > ### Environment
  >
  > Synthesis tool: <a href='https://github.com/YosysHQ/yosys' target='_blank'>Yosys</a> 0.32+74 (git sha1 `b739213d9`, x86_64-w64-mingw32-g++ 9.2.1)<br/>
  > Library: <a href='http://www.vlsitechnology.org/synopsys/vsclib013.lib' target='_blank'>vsclib013.lib</a>

---

## References

- HT-Infected chips<br/>

  > ### <a href='https://trust-hub.org/' target='_blank'>TrustHub</a></br>

- HT-Free chips

  > ### AES
  >
  > AES-1: <a href='https://trust-hub.org/' target='_blank'>TrustHub</a></br>
  > AES-2: <a href='https://github.com/aliaagheisX/AES' target='_blank'>aliaagheisX/AES</a></br>
  > AES-3: <a href='https://github.com/michaelehab/AES-Verilog' target='_blank'>michaelehab/AES-Verilog</a></br>
  > AES-4: <a href='https://github.com/freecores/tiny_aes' target='_blank'>freecores/tiny_aes</a></br>
  > AES-5: <a href='https://github.com/crypt-xie/XCryptCore' target='_blank'>crypt-xie/XCryptCore</a></br>

  > ### DES
  >
  > DES-1: <a href='https://github.com/freecores/des' target='_blank'>freecores/des</a></br>
  > DES-2: <a href='https://github.com/zyad224/Data-Encryption-Standard-Verilog' target='_blank'>zyad224/Data-Encryption-Standard-Verilog</a> </br>
  > DES-3: <a href='https://github.com/ppashakhanloo/verilog-DES' target='_blank'>ppashakhanloo/verilog-DES</a></br>
  > DES-4: <a href='https://github.com/crypt-xie/XCryptCore' target='_blank'>crypt-xie/XCryptCore</a></br>

  > ### DET
  >
  > DET-1: <a href='https://github.com/dsesami/Det' target='_blank'>dsesami/Det</a></br>
  > DET-2: <a href='https://github.com/NekoSilverFox/VHDL/tree/77d5afe2824e09b70057a01aefecf511540d6b22' target='_blank'>NekoSilverFox/VHDL</a></br>
  > DET-3: <a href='https://github.com/1103105303/FPGA_Design/tree/ed8b7ae2bf77d12e462abfdf6aa4f7a2cad0a261' target='_blank'>1103105303/FPGA_Design</a></br>

  > ### PIC
  >
  > PIC-1: <a href='https://trust-hub.org/' target='_blank'>TrustHub</a></br>
  > PIC-2: <a href='https://github.com/Featherweight-IP/fwgpio' target='_blank'>Featherweight-IP/fwgpio</a></br>
  > PIC-3: <a href='https://github.com/MorrisMA/PIC16C5x' target='_blank'>MorrisMA/PIC16C5x</a></br>
  > PIC-4: <a href='https://github.com/himingway/PIC16C5x' target='_blank'>himingway/PIC16C5x</a></br>
  > PIC-5: <a href='https://github.com/hsyhsw/PIC16C57'>hsyhsw/PIC16C57</a></br>
  > PIC-6: <a href='https://github.com/hcyang1012/PIC16C57-Verilog'>hcyang1012/PIC16C57-Verilog</a></br>
  > PIC-7: <a href='https://github.com/EttusResearch/uhd' target='_blank'>EttusResearch/uhd</a></br>

  > ### RC5
  >
  > RC5-1: <a href='https://github.com/crypt-xie/XCryptCore' target='_blank'>crypt-xie/XCryptCore</a></br>

  > ### RC6
  >
  > RC6-1: <a href='https://github.com/crypt-xie/XCryptCore' target='_blank'>crypt-xie/XCryptCore</a></br>

  > ### RS232
  >
  > RS232-1: <a href='https://trust-hub.org/' target='_blank'>TrustHub</a></br>
  > RS232-2: <a href='https://github.com/Zyy438/FPGAudio' target='_blank'>Zyy438/FPGAudio</a></br>
  > RS232-3: <a href='https://github.com/pmonta/FPGA-netlist-tools' target='_blank'>pmonta/FPGA-netlist-tools</a></br>
  > RS232-4: <a href='https://github.com/gilron31/rs232'>gilron31/rs232</a></br>
  > RS232-5: <a href='https://github.com/anch83/RS232'>anch83/RS232</a></br>
  > RS232-6: <a href='https://github.com/UnstoppableFish/rs232'>UnstoppableFish/rs232</a></br>
  > RS232-7: <a href='https://github.com/bharathrao64/RS232'>bharathrao64/RS232</a></br>
  > RS232-8: <a href='https://github.com/Biabia-o/UART_RS232'>Biabia-o/UART_RS232</a></br>
  > RS232-9: <a href='https://github.com/Emilian21iu/UART-RS232'>Emilian21iu/UART-RS232</a></br>
  > RS232-10: <a href='https://github.com/KaihaoYuHW/Verilog-RS232'>KaihaoYuHW/Verilog-RS232</a></br>

  > ### SPI
  >
  > SPI-1: <a href='https://github.com/janschiefer/verilog_spi' target='_blank'>janschiefer/verilog_spi</a></br>
  > SPI-2: <a href='https://github.com/halftop/Interface-Protocol-in-Verilog' target='_blank'>halftop/Interface-Protocol-in-Verilog</a></br>
  > SPI-3: <a href='https://github.com/DaveVaishnavi/SPI' target='_blank'>DaveVaishnavi/SPI</a></br>
  > SPI-4: <a href='https://github.com/maheshbhatk/spi' target='_blank'>maheshbhatk/spi</a></br>

  > ### SYN-SRAM
  >
  > SYN-SRAM-1: <a href='https://github.com/S-E-N-S-O-H-A-M/Synchronous-Single-Port-SRAM-' target='_blank'>S-E-N-S-O-H-A-M/Synchronous-Single-Port-SRAM-</a></br>
  > SYN-SRAM-2: <a href='https://github.com/souhardyadey2001/16x8_synchronous_dual_port_ram' target='_blank'>souhardyadey2001/16x8_synchronous_dual_port_ram</a></br>
  > SYN-SRAM-3: <a href='https://github.com/IamDestruction/DualPortSynchronousRAM' target='_blank'>IamDestruction/DualPortSynchronousRAM</a></br>
  > SYN-SRAM-4: <a href='https://github.com/tusharshenoy/RTL-Day-26-Dual-Port-Synchronous-RAM' target='_blank'>tusharshenoy/RTL-Day-26-Dual-Port-Synchronous-RAM</a></br>
  > SYN-SRAM-5: <a href='https://github.com/S-E-N-S-O-H-A-M/Synchronous-Dual-Port-SRAM' target='_blank'>S-E-N-S-O-H-A-M/Synchronous-Dual-Port-SRAM</a></br>
  > SYN-SRAM-6: <a href='https://github.com/rohangowdamr/single_port_synchronous_ram' target='_blank'>rohangowdamr/single_port_synchronous_ram</a></br>
  > SYN-SRAM-7: <a href='https://github.com/prajapati93/Synchronous-FIFO' target='_blank'>prajapati93/Synchronous-FIFO</a></br>
  > SYN-SRAM-8: <a href='https://github.com/muhammad-maarij-zeeshan/synchronous-ram' target='_blank'>muhammad-maarij-zeeshan/synchronous-ram</a></br>

  > ### VGA
  >
  > VGA-1: <a href='https://github.com/mstump/verilog-vga-controller' target='_blank'>mstump/verilog-vga-controller</a></br>
  > VGA-2: <a href='https://github.com/freecores/vga_lcd' target='_blank'>freecores/vga_lcd</a></br>
  > VGA-3: <a href='https://github.com/kendimce/vga_controller' target='_blank'>kendimce/vga_controller</a></br>
  > VGA-5: <a href='https://github.com/areyes309/fpgaproject' target='_blank'>areyes309/fpgaproject</a></br>
  > VGA-6: <a href='https://github.com/mazaczysko/vga_controller' target='_blank'>mazaczysko/vga_controller</a></br>
  > VGA-7: <a href='https://github.com/andrade824/VGA-Controller-IP' target='_blank'>andrade824/VGA-Controller-IP</a></br>
  > VGA-8: <a href='https://github.com/danellis/vga' target='_blank'>danellis/vga</a></br>
  > VGA-9: <a href='https://github.com/patmarc/VGA' target='_blank'>patmarc/VGA</a></br>

  > ### XTEA
  >
  > XTEA-1: <a href='https://github.com/freecores/xtea' target='_blank'>freecores/xtea</a></br>
  > XTEA-2: <a href='https://github.com/crypt-xie/XCryptCore' target='_blank'>crypt-xie/XCryptCore</a></br>
  > XTEA-3: <a href='https://github.com/secworks/xtea' target='_blank'>secworks/xtea</a></br>
  > XTEA-4: <a href='https://github.com/LucasDamo22/xtea-verilog' target='_blank'>LucasDamo22/xtea-verilog</a></br>

---
