part=xcvu9p-flga2104-2-i

[hls]
clock=25
flow_target=vitis
syn.file=loop_var.cpp
syn.top=loop_var
tb.file=loop_var_test.cpp
tb.file=result.golden.dat
syn.directive.unroll=loop_var/LOOP_X
package.output.format=xo
package.output.syn=false

