ARM GAS  /tmp/cckx5Vu0.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gpio.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_GPIO_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_GPIO_Init:
  27              	.LFB130:
  28              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /* USER CODE END 0 */
  27:Core/Src/gpio.c **** 
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  30:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
ARM GAS  /tmp/cckx5Vu0.s 			page 2


  31:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  32:Core/Src/gpio.c **** 
  33:Core/Src/gpio.c **** /* USER CODE END 1 */
  34:Core/Src/gpio.c **** 
  35:Core/Src/gpio.c **** /** Configure pins as
  36:Core/Src/gpio.c ****         * Analog
  37:Core/Src/gpio.c ****         * Input
  38:Core/Src/gpio.c ****         * Output
  39:Core/Src/gpio.c ****         * EVENT_OUT
  40:Core/Src/gpio.c ****         * EXTI
  41:Core/Src/gpio.c **** */
  42:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  43:Core/Src/gpio.c **** {
  29              		.loc 1 43 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 32
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 30B5     		push	{r4, r5, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 12
  36              		.cfi_offset 4, -12
  37              		.cfi_offset 5, -8
  38              		.cfi_offset 14, -4
  39 0002 89B0     		sub	sp, sp, #36
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 48
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  42              		.loc 1 45 3 view .LVU1
  43              		.loc 1 45 20 is_stmt 0 view .LVU2
  44 0004 0024     		movs	r4, #0
  45 0006 0394     		str	r4, [sp, #12]
  46 0008 0494     		str	r4, [sp, #16]
  47 000a 0594     		str	r4, [sp, #20]
  48 000c 0694     		str	r4, [sp, #24]
  49 000e 0794     		str	r4, [sp, #28]
  46:Core/Src/gpio.c **** 
  47:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  50              		.loc 1 48 3 is_stmt 1 view .LVU3
  51              	.LBB2:
  52              		.loc 1 48 3 view .LVU4
  53              		.loc 1 48 3 view .LVU5
  54 0010 174B     		ldr	r3, .L3
  55 0012 5A69     		ldr	r2, [r3, #20]
  56 0014 42F48002 		orr	r2, r2, #4194304
  57 0018 5A61     		str	r2, [r3, #20]
  58              		.loc 1 48 3 view .LVU6
  59 001a 5A69     		ldr	r2, [r3, #20]
  60 001c 02F48002 		and	r2, r2, #4194304
  61 0020 0092     		str	r2, [sp]
  62              		.loc 1 48 3 view .LVU7
  63 0022 009A     		ldr	r2, [sp]
  64              	.LBE2:
  65              		.loc 1 48 3 view .LVU8
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  66              		.loc 1 49 3 view .LVU9
ARM GAS  /tmp/cckx5Vu0.s 			page 3


  67              	.LBB3:
  68              		.loc 1 49 3 view .LVU10
  69              		.loc 1 49 3 view .LVU11
  70 0024 5A69     		ldr	r2, [r3, #20]
  71 0026 42F40012 		orr	r2, r2, #2097152
  72 002a 5A61     		str	r2, [r3, #20]
  73              		.loc 1 49 3 view .LVU12
  74 002c 5A69     		ldr	r2, [r3, #20]
  75 002e 02F40012 		and	r2, r2, #2097152
  76 0032 0192     		str	r2, [sp, #4]
  77              		.loc 1 49 3 view .LVU13
  78 0034 019A     		ldr	r2, [sp, #4]
  79              	.LBE3:
  80              		.loc 1 49 3 view .LVU14
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  81              		.loc 1 50 3 view .LVU15
  82              	.LBB4:
  83              		.loc 1 50 3 view .LVU16
  84              		.loc 1 50 3 view .LVU17
  85 0036 5A69     		ldr	r2, [r3, #20]
  86 0038 42F40032 		orr	r2, r2, #131072
  87 003c 5A61     		str	r2, [r3, #20]
  88              		.loc 1 50 3 view .LVU18
  89 003e 5B69     		ldr	r3, [r3, #20]
  90 0040 03F40033 		and	r3, r3, #131072
  91 0044 0293     		str	r3, [sp, #8]
  92              		.loc 1 50 3 view .LVU19
  93 0046 029B     		ldr	r3, [sp, #8]
  94              	.LBE4:
  95              		.loc 1 50 3 view .LVU20
  51:Core/Src/gpio.c **** 
  52:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  53:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
  96              		.loc 1 53 3 view .LVU21
  97 0048 0A4D     		ldr	r5, .L3+4
  98 004a 2246     		mov	r2, r4
  99 004c 4FF47F41 		mov	r1, #65280
 100 0050 2846     		mov	r0, r5
 101 0052 FFF7FEFF 		bl	HAL_GPIO_WritePin
 102              	.LVL0:
  54:Core/Src/gpio.c ****                           |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
  55:Core/Src/gpio.c **** 
  56:Core/Src/gpio.c ****   /*Configure GPIO pins : PE8 PE9 PE10 PE11
  57:Core/Src/gpio.c ****                            PE12 PE13 PE14 PE15 */
  58:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 103              		.loc 1 58 3 view .LVU22
 104              		.loc 1 58 23 is_stmt 0 view .LVU23
 105 0056 4FF47F43 		mov	r3, #65280
 106 005a 0393     		str	r3, [sp, #12]
  59:Core/Src/gpio.c ****                           |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  60:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 107              		.loc 1 60 3 is_stmt 1 view .LVU24
 108              		.loc 1 60 24 is_stmt 0 view .LVU25
 109 005c 0123     		movs	r3, #1
 110 005e 0493     		str	r3, [sp, #16]
  61:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 111              		.loc 1 61 3 is_stmt 1 view .LVU26
ARM GAS  /tmp/cckx5Vu0.s 			page 4


 112              		.loc 1 61 24 is_stmt 0 view .LVU27
 113 0060 0594     		str	r4, [sp, #20]
  62:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 114              		.loc 1 62 3 is_stmt 1 view .LVU28
 115              		.loc 1 62 25 is_stmt 0 view .LVU29
 116 0062 0694     		str	r4, [sp, #24]
  63:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 117              		.loc 1 63 3 is_stmt 1 view .LVU30
 118 0064 03A9     		add	r1, sp, #12
 119 0066 2846     		mov	r0, r5
 120 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 121              	.LVL1:
  64:Core/Src/gpio.c **** 
  65:Core/Src/gpio.c **** }
 122              		.loc 1 65 1 is_stmt 0 view .LVU31
 123 006c 09B0     		add	sp, sp, #36
 124              	.LCFI2:
 125              		.cfi_def_cfa_offset 12
 126              		@ sp needed
 127 006e 30BD     		pop	{r4, r5, pc}
 128              	.L4:
 129              		.align	2
 130              	.L3:
 131 0070 00100240 		.word	1073876992
 132 0074 00100048 		.word	1207963648
 133              		.cfi_endproc
 134              	.LFE130:
 136              		.text
 137              	.Letext0:
 138              		.file 2 "/opt/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 139              		.file 3 "/opt/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 140              		.file 4 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xc.h"
 141              		.file 5 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
ARM GAS  /tmp/cckx5Vu0.s 			page 5


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
     /tmp/cckx5Vu0.s:20     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/cckx5Vu0.s:26     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/cckx5Vu0.s:131    .text.MX_GPIO_Init:0000000000000070 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
