library verilog;
use verilog.vl_types.all;
entity ram_vtf is
end ram_vtf;
