#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri Apr 14 21:41:12 2017
# Process ID: 13244
# Current directory: C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3280 C:\Users\tmcphill\GitRepos\ultrazed-eg-platforms\starter-kit-demo\starter-kit-demo.xpr
# Log file: C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/vivado.log
# Journal file: C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Xilinx/Vivado/2016.4/scripts/init.tcl'
200 Beta devices matching pattern found, 24 enabled.
start_gui
open_project C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1118.332 ; gain = 395.223
open_bd_design {C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.srcs/sources_1/bd/starter_kit_demo_design/starter_kit_demo_design.bd}
Adding cell -- xilinx.com:ip:zynq_ultra_ps_e:2.0 - zynq_ultra_ps_e_0
Successfully read diagram <starter_kit_demo_design> from BD file <C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.srcs/sources_1/bd/starter_kit_demo_design/starter_kit_demo_design.bd>
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/zynq_ultra_ps_e_0/maxihpm0_lpd_aclk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
set_property location {0.5 142 32} [get_bd_cells zynq_ultra_ps_e_0]
set_property location {1 96 27} [get_bd_cells zynq_ultra_ps_e_0]
set_property location {1 84 29} [get_bd_cells zynq_ultra_ps_e_0]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
apply_board_connection -board_interface "dip_switches_8bits" -ip_intf "axi_gpio_0/GPIO" -diagram "starter_kit_demo_design" 
INFO: [board_interface 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /axi_gpio_0]
INFO: [board_interface 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE dip_switches_8bits [get_bd_cells -quiet /axi_gpio_0]
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 dip_switches_8bits
INFO: [board_interface 100-100] connect_bd_intf_net /dip_switches_8bits /axi_gpio_0/GPIO
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_board_connection -board_interface "dip_switches_8bits" -ip_intf "axi_gpio_0/GPIO" -diagram "starter_kit_demo_design" '
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0'
INFO: [Common 17-17] undo 'startgroup'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
apply_board_connection -board_interface "dip_switches_8bits" -ip_intf "axi_gpio_0/GPIO" -diagram "starter_kit_demo_design" 
INFO: [board_interface 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /axi_gpio_0]
INFO: [board_interface 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE dip_switches_8bits [get_bd_cells -quiet /axi_gpio_0]
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 dip_switches_8bits
INFO: [board_interface 100-100] connect_bd_intf_net /dip_switches_8bits /axi_gpio_0/GPIO
endgroup
set_property location {530 -118} [get_bd_intf_ports dip_switches_8bits]
set_property location {491 -110} [get_bd_intf_ports dip_switches_8bits]
set_property location {1 133 -170} [get_bd_cells axi_gpio_0]
set_property location {348 -168} [get_bd_intf_ports dip_switches_8bits]
set_property location {383 -168} [get_bd_intf_ports dip_switches_8bits]
undo
INFO: [Common 17-17] undo 'set_property location {383 -168} [get_bd_intf_ports dip_switches_8bits]'
undo
INFO: [Common 17-17] undo 'set_property location {348 -168} [get_bd_intf_ports dip_switches_8bits]'
undo
INFO: [Common 17-17] undo 'set_property location {1 133 -170} [get_bd_cells axi_gpio_0]'
set_property location {426 63} [get_bd_intf_ports dip_switches_8bits]
set_property location {536 61} [get_bd_intf_ports dip_switches_8bits]
set_property location {1.5 375 70} [get_bd_cells axi_gpio_0]
undo
INFO: [Common 17-17] undo 'set_property location {1.5 375 70} [get_bd_cells axi_gpio_0]'
set_property location {1 86 60} [get_bd_cells axi_gpio_0]
set_property location {479 59} [get_bd_intf_ports dip_switches_8bits]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD" Clk "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
</axi_gpio_0/S_AXI/Reg> is being mapped into </zynq_ultra_ps_e_0/Data> at <0x80000000 [ 64K ]>
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
WARNING: [BD 17-145] Zynq UltraScale IP doesn't support simulation
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
validate_bd_design -force
WARNING: [BD 17-145] Zynq UltraScale IP doesn't support simulation
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
save_bd_design
Wrote  : <C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.srcs/sources_1/bd/starter_kit_demo_design/starter_kit_demo_design.bd> 
Wrote  : <C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.srcs/sources_1/bd/starter_kit_demo_design/ui/bd_7f069ac1.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 14 23:35:54 2017...
