Analysis & Elaboration report for ALU
Thu Apr 23 22:54:18 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: multiplicador:mul
  5. Analysis & Elaboration Settings
  6. Port Connectivity Checks: "display:dp"
  7. Port Connectivity Checks: "multiplicador:mul"
  8. Port Connectivity Checks: "sum4b:sum"
  9. Analysis & Elaboration Messages
 10. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Thu Apr 23 22:54:18 2020       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; ALU                                         ;
; Top-level Entity Name              ; ALU                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiplicador:mul ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; START          ; 0     ; Signed Integer                        ;
; CHECK          ; 1     ; Signed Integer                        ;
; ADD            ; 2     ; Signed Integer                        ;
; SHIFT          ; 3     ; Signed Integer                        ;
; END1           ; 4     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; ALU                ; ALU                ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------+
; Port Connectivity Checks: "display:dp"       ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; num[15..6] ; Input ; Info     ; Stuck at GND ;
+------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplicador:mul"                                                                                       ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; done ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sum4b:sum"                                                                                                ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; xi[3] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; yi[3] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; co    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Thu Apr 23 22:53:24 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file sum1bcc.v
    Info (12023): Found entity 1: sum1bcc File: C:/Users/paula nikol/Documents/proyectos quartus/alu/sum1bcc.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file sum4b.v
    Info (12023): Found entity 1: sum4b File: C:/Users/paula nikol/Documents/proyectos quartus/alu/sum4b.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file multiplicador.v
    Info (12023): Found entity 1: multiplicador File: C:/Users/paula nikol/Documents/proyectos quartus/alu/multiplicador.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file bcdtosseg.v
    Info (12023): Found entity 1: BCDtoSSeg File: C:/Users/paula nikol/Documents/proyectos quartus/alu/BCDtoSSeg.v Line: 1
Warning (12019): Can't analyze file -- file display dp.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/paula nikol/Documents/proyectos quartus/alu/alu.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file testbench.v
    Info (12023): Found entity 1: testbench File: C:/Users/paula nikol/Documents/proyectos quartus/alu/testbench.v Line: 25
Warning (10261): Verilog HDL Event Control warning at Res3b.v(13): Event Control contains a complex event expression File: C:/Users/paula nikol/Documents/proyectos quartus/alu/Res3b.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file res3b.v
    Info (12023): Found entity 1: Res3b File: C:/Users/paula nikol/Documents/proyectos quartus/alu/Res3b.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sum1b.v
    Info (12023): Found entity 1: Sum1b File: C:/Users/paula nikol/Documents/proyectos quartus/alu/Sum1b.v Line: 3
Warning (10236): Verilog HDL Implicit Net warning at sum4b.v(14): created implicit net for "Cout" File: C:/Users/paula nikol/Documents/proyectos quartus/alu/sum4b.v Line: 14
Info (12127): Elaborating entity "ALU" for the top level hierarchy
Warning (10858): Verilog HDL warning at alu.v(17): object sal_div used but never assigned File: C:/Users/paula nikol/Documents/proyectos quartus/alu/alu.v Line: 17
Warning (10036): Verilog HDL or VHDL warning at alu.v(26): object "init_div" assigned a value but never read File: C:/Users/paula nikol/Documents/proyectos quartus/alu/alu.v Line: 26
Warning (10030): Net "sal_div" at alu.v(17) has no driver or initial value, using a default initial value '0' File: C:/Users/paula nikol/Documents/proyectos quartus/alu/alu.v Line: 17
Info (12128): Elaborating entity "sum4b" for hierarchy "sum4b:sum" File: C:/Users/paula nikol/Documents/proyectos quartus/alu/alu.v Line: 67
Warning (10036): Verilog HDL or VHDL warning at sum4b.v(14): object "Cout" assigned a value but never read File: C:/Users/paula nikol/Documents/proyectos quartus/alu/sum4b.v Line: 14
Warning (10034): Output port "co" at sum4b.v(8) has no driver File: C:/Users/paula nikol/Documents/proyectos quartus/alu/sum4b.v Line: 8
Info (12128): Elaborating entity "multiplicador" for hierarchy "multiplicador:mul" File: C:/Users/paula nikol/Documents/proyectos quartus/alu/alu.v Line: 68
Warning (10230): Verilog HDL assignment warning at multiplicador.v(39): truncated value with size 32 to match size of target (1) File: C:/Users/paula nikol/Documents/proyectos quartus/alu/multiplicador.v Line: 39
Warning (12125): Using design file display.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: display File: C:/Users/paula nikol/Documents/proyectos quartus/alu/display.v Line: 3
Warning (10236): Verilog HDL Implicit Net warning at display.v(13): created implicit net for "led" File: C:/Users/paula nikol/Documents/proyectos quartus/alu/display.v Line: 13
Info (12128): Elaborating entity "display" for hierarchy "display:dp" File: C:/Users/paula nikol/Documents/proyectos quartus/alu/alu.v Line: 69
Warning (10036): Verilog HDL or VHDL warning at display.v(13): object "led" assigned a value but never read File: C:/Users/paula nikol/Documents/proyectos quartus/alu/display.v Line: 13
Warning (10230): Verilog HDL assignment warning at display.v(18): truncated value with size 32 to match size of target (27) File: C:/Users/paula nikol/Documents/proyectos quartus/alu/display.v Line: 18
Warning (10230): Verilog HDL assignment warning at display.v(30): truncated value with size 32 to match size of target (2) File: C:/Users/paula nikol/Documents/proyectos quartus/alu/display.v Line: 30
Info (12128): Elaborating entity "BCDtoSSeg" for hierarchy "display:dp|BCDtoSSeg:bcdtosseg" File: C:/Users/paula nikol/Documents/proyectos quartus/alu/display.v Line: 6
Info (12128): Elaborating entity "Res3b" for hierarchy "Res3b:res" File: C:/Users/paula nikol/Documents/proyectos quartus/alu/alu.v Line: 70
Warning (10036): Verilog HDL or VHDL warning at Res3b.v(9): object "A" assigned a value but never read File: C:/Users/paula nikol/Documents/proyectos quartus/alu/Res3b.v Line: 9
Warning (10036): Verilog HDL or VHDL warning at Res3b.v(10): object "B" assigned a value but never read File: C:/Users/paula nikol/Documents/proyectos quartus/alu/Res3b.v Line: 10
Warning (10240): Verilog HDL Always Construct warning at Res3b.v(13): inferring latch(es) for variable "S", which holds its previous value in one or more paths through the always construct File: C:/Users/paula nikol/Documents/proyectos quartus/alu/Res3b.v Line: 13
Info (10041): Inferred latch for "S[0]" at Res3b.v(23) File: C:/Users/paula nikol/Documents/proyectos quartus/alu/Res3b.v Line: 23
Info (10041): Inferred latch for "S[1]" at Res3b.v(23) File: C:/Users/paula nikol/Documents/proyectos quartus/alu/Res3b.v Line: 23
Info (10041): Inferred latch for "S[2]" at Res3b.v(23) File: C:/Users/paula nikol/Documents/proyectos quartus/alu/Res3b.v Line: 23
Info (10041): Inferred latch for "S[3]" at Res3b.v(23) File: C:/Users/paula nikol/Documents/proyectos quartus/alu/Res3b.v Line: 23
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/paula nikol/Documents/proyectos quartus/alu/output_files/ALU.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 4708 megabytes
    Info: Processing ended: Thu Apr 23 22:54:19 2020
    Info: Elapsed time: 00:00:55
    Info: Total CPU time (on all processors): 00:00:49


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/paula nikol/Documents/proyectos quartus/alu/output_files/ALU.map.smsg.


