
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns -0.64

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns -0.08

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack -0.08

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: uart_tx_inst.txd_reg$_SDFFE_PP1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: uart_tx_inst.txd_reg$_SDFFE_PP1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ uart_tx_inst.txd_reg$_SDFFE_PP1P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.04    0.28    0.28 ^ uart_tx_inst.txd_reg$_SDFFE_PP1P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         txd (net)
                  0.04    0.00    0.28 ^ _849_/A1 (sky130_fd_sc_hd__a211o_1)
     1    0.00    0.03    0.10    0.38 ^ _849_/X (sky130_fd_sc_hd__a211o_1)
                                         _080_ (net)
                  0.03    0.00    0.38 ^ uart_tx_inst.txd_reg$_SDFFE_PP1P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.38   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ uart_tx_inst.txd_reg$_SDFFE_PP1P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.41   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: uart_rx_inst.prescale_reg[13]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: uart_rx_inst.data_reg[0]$_SDFFCE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ uart_rx_inst.prescale_reg[13]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.04    0.29    0.29 v uart_rx_inst.prescale_reg[13]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         uart_rx_inst.prescale_reg[13] (net)
                  0.04    0.00    0.29 v _439_/A (sky130_fd_sc_hd__or4_4)
     3    0.01    0.09    0.53    0.82 v _439_/X (sky130_fd_sc_hd__or4_4)
                                         _088_ (net)
                  0.09    0.00    0.82 v _440_/C (sky130_fd_sc_hd__or3_4)
     5    0.01    0.08    0.36    1.18 v _440_/X (sky130_fd_sc_hd__or3_4)
                                         _089_ (net)
                  0.08    0.00    1.18 v _446_/A (sky130_fd_sc_hd__or3_4)
     2    0.01    0.07    0.40    1.57 v _446_/X (sky130_fd_sc_hd__or3_4)
                                         _095_ (net)
                  0.07    0.00    1.57 v _447_/A (sky130_fd_sc_hd__buf_6)
     5    0.03    0.04    0.15    1.72 v _447_/X (sky130_fd_sc_hd__buf_6)
                                         _096_ (net)
                  0.04    0.00    1.72 v _450_/B (sky130_fd_sc_hd__or3_4)
     3    0.02    0.10    0.41    2.13 v _450_/X (sky130_fd_sc_hd__or3_4)
                                         _099_ (net)
                  0.10    0.00    2.13 v _451_/B (sky130_fd_sc_hd__nor2_8)
     8    0.03    0.14    0.15    2.27 ^ _451_/Y (sky130_fd_sc_hd__nor2_8)
                                         _001_ (net)
                  0.14    0.00    2.27 ^ uart_rx_inst.data_reg[0]$_SDFFCE_PP0P_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  2.27   data arrival time

                  0.00    2.50    2.50   clock core_clock (rise edge)
                          0.00    2.50   clock network delay (ideal)
                          0.00    2.50   clock reconvergence pessimism
                                  2.50 ^ uart_rx_inst.data_reg[0]$_SDFFCE_PP0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
                         -0.31    2.19   library setup time
                                  2.19   data required time
-----------------------------------------------------------------------------
                                  2.19   data required time
                                 -2.27   data arrival time
-----------------------------------------------------------------------------
                                 -0.08   slack (VIOLATED)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: uart_rx_inst.prescale_reg[13]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: uart_rx_inst.data_reg[0]$_SDFFCE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ uart_rx_inst.prescale_reg[13]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.04    0.29    0.29 v uart_rx_inst.prescale_reg[13]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         uart_rx_inst.prescale_reg[13] (net)
                  0.04    0.00    0.29 v _439_/A (sky130_fd_sc_hd__or4_4)
     3    0.01    0.09    0.53    0.82 v _439_/X (sky130_fd_sc_hd__or4_4)
                                         _088_ (net)
                  0.09    0.00    0.82 v _440_/C (sky130_fd_sc_hd__or3_4)
     5    0.01    0.08    0.36    1.18 v _440_/X (sky130_fd_sc_hd__or3_4)
                                         _089_ (net)
                  0.08    0.00    1.18 v _446_/A (sky130_fd_sc_hd__or3_4)
     2    0.01    0.07    0.40    1.57 v _446_/X (sky130_fd_sc_hd__or3_4)
                                         _095_ (net)
                  0.07    0.00    1.57 v _447_/A (sky130_fd_sc_hd__buf_6)
     5    0.03    0.04    0.15    1.72 v _447_/X (sky130_fd_sc_hd__buf_6)
                                         _096_ (net)
                  0.04    0.00    1.72 v _450_/B (sky130_fd_sc_hd__or3_4)
     3    0.02    0.10    0.41    2.13 v _450_/X (sky130_fd_sc_hd__or3_4)
                                         _099_ (net)
                  0.10    0.00    2.13 v _451_/B (sky130_fd_sc_hd__nor2_8)
     8    0.03    0.14    0.15    2.27 ^ _451_/Y (sky130_fd_sc_hd__nor2_8)
                                         _001_ (net)
                  0.14    0.00    2.27 ^ uart_rx_inst.data_reg[0]$_SDFFCE_PP0P_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  2.27   data arrival time

                  0.00    2.50    2.50   clock core_clock (rise edge)
                          0.00    2.50   clock network delay (ideal)
                          0.00    2.50   clock reconvergence pessimism
                                  2.50 ^ uart_rx_inst.data_reg[0]$_SDFFCE_PP0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
                         -0.31    2.19   library setup time
                                  2.19   data required time
-----------------------------------------------------------------------------
                                  2.19   data required time
                                 -2.27   data arrival time
-----------------------------------------------------------------------------
                                 -0.08   slack (VIOLATED)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.78e-03   2.53e-04   6.61e-10   2.03e-03  44.1%
Combinational          1.35e-03   1.22e-03   8.72e-10   2.57e-03  55.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.12e-03   1.47e-03   1.53e-09   4.60e-03 100.0%
                          67.9%      32.1%       0.0%
