<h3 id=x265><a href=PreExecution_IR.html#x265>x265</a> = DRAMHostNew(dims=[100, 3],zero=0)</h3>
<text><strong>Name</strong>: A_dram<br></text>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:15:25<br></text>
<text><strong>Type</strong>: DRAM2[Fix[TRUE,_10,_22]]<br></text>
<text><strong>Aliases</strong>: 0028: x13<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x266>x266</a>, <a href=PreExecution_IR.html#x285>x285</a>, <a href=PreExecution_IR.html#x288>x288</a>, <a href=PreExecution_IR.html#x293>x293</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x265>x265</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x267><a href=PreExecution_IR.html#x267>x267</a> = DRAMHostNew(dims=[100, 3],zero=0)</h3>
<text><strong>Name</strong>: out_host<br></text>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:17:27<br></text>
<text><strong>Type</strong>: DRAM2[Fix[TRUE,_10,_22]]<br></text>
<text><strong>Aliases</strong>: 0028: x15<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x416>x416</a>, <a href=PreExecution_IR.html#x419>x419</a>, <a href=PreExecution_IR.html#x439>x439</a>, <a href=PreExecution_IR.html#x446>x446</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x267>x267</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x268><a href=PreExecution_IR.html#x268>x268</a> = SRAMNew(dims=[100, 3],evidence$1=SRAM2[Fix[TRUE,_10,_22]])</h3>
<text><strong>Name</strong>: A_sram<br></text>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:19:27<br></text>
<text><strong>Type</strong>: SRAM2[Fix[TRUE,_10,_22]]<br></text>
<text><strong>Aliases</strong>: 0028: x16<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x332>x332</a>, <a href=PreExecution_IR.html#x392>x392</a>, <a href=PreExecution_IR.html#x317>x317</a>, <a href=PreExecution_IR.html#x333>x333</a>, <a href=PreExecution_IR.html#x444>x444</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x268>x268</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x444>x444</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x444>x444</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 0<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x444>x444</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0,1}: Cyclic: N=1, B=1, alpha=<1,1>, P=<1,1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0,1}: Cyclic: N=1, B=1, alpha=<1,1>, P=<1,1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0,1}: Cyclic: N=1, B=1, alpha=<1,1>, P=<1,1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x332>x332</a>, <a href=PreExecution_IR.html#x333>x333</a>, <a href=PreExecution_IR.html#x392>x392</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x317>x317</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x317><a href=PreExecution_IR.html#x317>x317</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x268>x268</a>,data=<a href=PreExecution_IR.html#x316>x316</a>,addr=[<a href=PreExecution_IR.html#b251>b251</a>, <a href=PreExecution_IR.html#x315>x315</a>],ens=[<a href=PreExecution_IR.html#x314>x314</a>])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:21:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0028: x160<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x318>x318</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x268}, writes={x268})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x317>x317</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b251>b251</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b251>b251</a>:[<a href=PreExecution_IR.html#b251>b251</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b251>b251</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b146>b146</a>)],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x300>x300</a>],m=-1)],b=0),allIters={<a href=PreExecution_IR.html#x300>x300</a>:[],<a href=PreExecution_IR.html#b146>b146</a>:[<a href=PreExecution_IR.html#b146>b146</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b146>b146</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x317>x317</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b251>b251</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b146>b146</a>:1,<a href=PreExecution_IR.html#b460>b460</a>:-1},c=0,allIters={<a href=PreExecution_IR.html#b460>b460</a>:[]})],isReader=false),unroll=[0, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x316>x316</a>, <a href=PreExecution_IR.html#x310>x310</a>, <a href=PreExecution_IR.html#x312>x312</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x318>x318</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x318>x318</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 52<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x318>x318</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0, 1, 2]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])},1:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])},2:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(3)</th>
<td>
<h3 id=x332><a href=PreExecution_IR.html#x332>x332</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x268>x268</a>,addr=[<a href=PreExecution_IR.html#b20>b20</a>, <a href=PreExecution_IR.html#b33>b33</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:35:51<br></text>
<text><strong>Type</strong>: Fix[TRUE,_10,_22]<br></text>
<text><strong>Aliases</strong>: 0028: x35<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x334>x334</a>, <a href=PreExecution_IR.html#x336>x336</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x268})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x332>x332</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b20>b20</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b20>b20</a>:[<a href=PreExecution_IR.html#b20>b20</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b20>b20</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b33>b33</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b33>b33</a>:[<a href=PreExecution_IR.html#b33>b33</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b33>b33</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x332>x332</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b20>b20</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b33>b33</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x332>x332</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x336>x336</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x336>x336</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 67<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x336>x336</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x333><a href=PreExecution_IR.html#x333>x333</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x268>x268</a>,addr=[<a href=PreExecution_IR.html#b27>b27</a>, <a href=PreExecution_IR.html#b33>b33</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:35:65<br></text>
<text><strong>Type</strong>: Fix[TRUE,_10,_22]<br></text>
<text><strong>Aliases</strong>: 0028: x36<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x334>x334</a>, <a href=PreExecution_IR.html#x336>x336</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x268})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x333>x333</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b27>b27</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b27>b27</a>:[<a href=PreExecution_IR.html#b27>b27</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b27>b27</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b33>b33</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b33>b33</a>:[<a href=PreExecution_IR.html#b33>b33</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b33>b33</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x333>x333</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b27>b27</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b33>b33</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x333>x333</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x336>x336</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x336>x336</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 68<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x336>x336</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0, 0]:[1]}<br></text>
<text><strong>GroupId</strong>: {[0, 0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {1:{[0, 0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x392><a href=PreExecution_IR.html#x392>x392</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x268>x268</a>,addr=[<a href=PreExecution_IR.html#b20>b20</a>, <a href=PreExecution_IR.html#b81>b81</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:51:47<br></text>
<text><strong>Type</strong>: Fix[TRUE,_10,_22]<br></text>
<text><strong>Aliases</strong>: 0028: x84<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x393>x393</a>, <a href=PreExecution_IR.html#x395>x395</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x268})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x392>x392</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b20>b20</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b20>b20</a>:[<a href=PreExecution_IR.html#b20>b20</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b20>b20</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b81>b81</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b81>b81</a>:[<a href=PreExecution_IR.html#b81>b81</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b81>b81</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x392>x392</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b20>b20</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b81>b81</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x392>x392</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x395>x395</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x395>x395</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 126<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x395>x395</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[2]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {2:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x269><a href=PreExecution_IR.html#x269>x269</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:21:14<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0028: x110<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x289>x289</a>, <a href=PreExecution_IR.html#x293>x293</a>, <a href=PreExecution_IR.html#x320>x320</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x269>x269</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x320>x320</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x320>x320</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 2<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x320>x320</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x289>x289</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x289><a href=PreExecution_IR.html#x289>x289</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x269>x269</a>,data=<a href=PreExecution_IR.html#x287>x287</a>,ens=[<a href=PreExecution_IR.html#x288>x288</a>])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:21:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0028: x128<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x292>x292</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x269}, writes={x269})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x289>x289</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b247>b247</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b247>b247</a>:[<a href=PreExecution_IR.html#b247>b247</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b247>b247</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x289>x289</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b247>b247</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x292>x292</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x292>x292</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 23<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x292>x292</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 9.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x270><a href=PreExecution_IR.html#x270>x270</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:21:14<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0028: x111<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x291>x291</a>, <a href=PreExecution_IR.html#x299>x299</a>, <a href=PreExecution_IR.html#x320>x320</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x270>x270</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x320>x320</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x320>x320</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 3<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x320>x320</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x299>x299</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x291>x291</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x291><a href=PreExecution_IR.html#x291>x291</a> = FIFOEnq(mem=<a href=PreExecution_IR.html#x270>x270</a>,data=<a href=PreExecution_IR.html#x290>x290</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:21:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0028: x130<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x292>x292</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x270}, writes={x270})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x291>x291</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b247>b247</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b247>b247</a>:[<a href=PreExecution_IR.html#b247>b247</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b247>b247</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x291>x291</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b247>b247</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x292>x292</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x292>x292</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 25<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x292>x292</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 8.8<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x299><a href=PreExecution_IR.html#x299>x299</a> = FIFODeq(mem=<a href=PreExecution_IR.html#x270>x270</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:21:14<br></text>
<text><strong>Type</strong>: IssuedCmd<br></text>
<text><strong>Aliases</strong>: 0028: x136<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x300>x300</a>, <a href=PreExecution_IR.html#x302>x302</a>, <a href=PreExecution_IR.html#x304>x304</a>, <a href=PreExecution_IR.html#x306>x306</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x270}, writes={x270})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x299>x299</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b251>b251</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b251>b251</a>:[<a href=PreExecution_IR.html#b251>b251</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b251>b251</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x299>x299</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b251>b251</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x299>x299</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x306>x306</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x306>x306</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 34<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x306>x306</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x271><a href=PreExecution_IR.html#x271>x271</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:21:14<br></text>
<text><strong>Type</strong>: StreamIn[Fix[TRUE,_10,_22]]<br></text>
<text><strong>Aliases</strong>: 0028: x112<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x293>x293</a>, <a href=PreExecution_IR.html#x316>x316</a>, <a href=PreExecution_IR.html#x320>x320</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x271>x271</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x320>x320</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x320>x320</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 4<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x320>x320</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x316>x316</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x316><a href=PreExecution_IR.html#x316>x316</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x271>x271</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:21:14<br></text>
<text><strong>Type</strong>: Fix[TRUE,_10,_22]<br></text>
<text><strong>Aliases</strong>: 0028: x159<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x317>x317</a>, <a href=PreExecution_IR.html#x318>x318</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x271}, writes={x271})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x316>x316</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b251>b251</a>), AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b146>b146</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b251>b251</a>:[<a href=PreExecution_IR.html#b251>b251</a>],<a href=PreExecution_IR.html#b146>b146</a>:[<a href=PreExecution_IR.html#b146>b146</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b251>b251</a>:0,<a href=PreExecution_IR.html#b146>b146</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x316>x316</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b251>b251</a>:1,<a href=PreExecution_IR.html#b146>b146</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x316>x316</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x318>x318</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x318>x318</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 51<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x318>x318</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x296><a href=PreExecution_IR.html#x296>x296</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:21:14<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0028: x133<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x301>x301</a>, <a href=PreExecution_IR.html#x310>x310</a>, <a href=PreExecution_IR.html#x319>x319</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x296>x296</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x319>x319</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x319>x319</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 30<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x319>x319</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x310>x310</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x301>x301</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x301><a href=PreExecution_IR.html#x301>x301</a> = RegWrite(mem=<a href=PreExecution_IR.html#x296>x296</a>,data=<a href=PreExecution_IR.html#x300>x300</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:21:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0028: x138<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x306>x306</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x296}, writes={x296})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x301>x301</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x301>x301</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x299>x299</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x306>x306</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x306>x306</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 36<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x306>x306</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x310><a href=PreExecution_IR.html#x310>x310</a> = RegRead(mem=<a href=PreExecution_IR.html#x296>x296</a>)</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:21:14<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0028: x152<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x311>x311</a>, <a href=PreExecution_IR.html#x315>x315</a>, <a href=PreExecution_IR.html#x318>x318</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x296})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x310>x310</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x310>x310</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x310>x310</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x318>x318</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x318>x318</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 45<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x318>x318</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x297><a href=PreExecution_IR.html#x297>x297</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:21:14<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0028: x134<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x303>x303</a>, <a href=PreExecution_IR.html#x312>x312</a>, <a href=PreExecution_IR.html#x319>x319</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x297>x297</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x319>x319</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x319>x319</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 31<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x319>x319</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x312>x312</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x303>x303</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x303><a href=PreExecution_IR.html#x303>x303</a> = RegWrite(mem=<a href=PreExecution_IR.html#x297>x297</a>,data=<a href=PreExecution_IR.html#x302>x302</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:21:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0028: x140<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x306>x306</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x297}, writes={x297})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x303>x303</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x303>x303</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x299>x299</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x306>x306</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x306>x306</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 38<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x306>x306</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x312><a href=PreExecution_IR.html#x312>x312</a> = RegRead(mem=<a href=PreExecution_IR.html#x297>x297</a>)</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:21:14<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0028: x154<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x313>x313</a>, <a href=PreExecution_IR.html#x318>x318</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x297})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x312>x312</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x312>x312</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x312>x312</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x318>x318</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x318>x318</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 47<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x318>x318</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x298><a href=PreExecution_IR.html#x298>x298</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:21:14<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0028: x135<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x305>x305</a>, <a href=PreExecution_IR.html#x307>x307</a>, <a href=PreExecution_IR.html#x319>x319</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x298>x298</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x319>x319</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x319>x319</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 32<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x319>x319</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x307>x307</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x305>x305</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x305><a href=PreExecution_IR.html#x305>x305</a> = RegWrite(mem=<a href=PreExecution_IR.html#x298>x298</a>,data=<a href=PreExecution_IR.html#x304>x304</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:21:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0028: x142<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x306>x306</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x298}, writes={x298})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x305>x305</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x305>x305</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x299>x299</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x306>x306</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x306>x306</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 40<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x306>x306</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x307><a href=PreExecution_IR.html#x307>x307</a> = RegRead(mem=<a href=PreExecution_IR.html#x298>x298</a>)</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:21:14<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0028: x240, 0024: x144<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x308>x308</a>, <a href=PreExecution_IR.html#x319>x319</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x298})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x307>x307</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x304>x304</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x304>x304</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x307>x307</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x307>x307</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x319>x319</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x318>x318</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 41<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x318>x318</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x321><a href=PreExecution_IR.html#x321>x321</a> = SRAMNew(dims=[100, 3],evidence$1=SRAM2[Fix[TRUE,_10,_22]])</h3>
<text><strong>Name</strong>: out_sram<br></text>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:23:29<br></text>
<text><strong>Type</strong>: SRAM2[Fix[TRUE,_10,_22]]<br></text>
<text><strong>Aliases</strong>: 0028: x18<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x394>x394</a>, <a href=PreExecution_IR.html#x434>x434</a>, <a href=PreExecution_IR.html#x444>x444</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x321>x321</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x444>x444</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x444>x444</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 53<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x444>x444</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0,1}: Cyclic: N=1, B=1, alpha=<1,1>, P=<1,1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x434>x434</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x394>x394</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x394><a href=PreExecution_IR.html#x394>x394</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x321>x321</a>,data=<a href=PreExecution_IR.html#x393>x393</a>,addr=[<a href=PreExecution_IR.html#b20>b20</a>, <a href=PreExecution_IR.html#b81>b81</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:51:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0028: x86<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x395>x395</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x321}, writes={x321})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x394>x394</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b20>b20</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b20>b20</a>:[<a href=PreExecution_IR.html#b20>b20</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b20>b20</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b81>b81</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b81>b81</a>:[<a href=PreExecution_IR.html#b81>b81</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b81>b81</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x394>x394</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b20>b20</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b81>b81</a>:1},c=0,allIters={})],isReader=false),unroll=[0, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x391>x391</a>, <a href=PreExecution_IR.html#x392>x392</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x395>x395</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x395>x395</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 128<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x395>x395</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 5.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x434><a href=PreExecution_IR.html#x434>x434</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x321>x321</a>,addr=[<a href=PreExecution_IR.html#b256>b256</a>, <a href=PreExecution_IR.html#x433>x433</a>],ens=[<a href=PreExecution_IR.html#x432>x432</a>])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:54:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_10,_22]<br></text>
<text><strong>Aliases</strong>: 0028: x208<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x435>x435</a>, <a href=PreExecution_IR.html#x437>x437</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x321})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x434>x434</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b256>b256</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b256>b256</a>:[<a href=PreExecution_IR.html#b256>b256</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b256>b256</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=-3)],b=0),i=<a href=PreExecution_IR.html#b256>b256</a>), AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b195>b195</a>)],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x406>x406</a>],m=16)],b=0),allIters={<a href=PreExecution_IR.html#x406>x406</a>:[<a href=PreExecution_IR.html#b256>b256</a>],<a href=PreExecution_IR.html#b256>b256</a>:[<a href=PreExecution_IR.html#b256>b256</a>],<a href=PreExecution_IR.html#b195>b195</a>:[<a href=PreExecution_IR.html#b195>b195</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b256>b256</a>:0,<a href=PreExecution_IR.html#b195>b195</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x434>x434</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b256>b256</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b256>b256</a>:-3,<a href=PreExecution_IR.html#b195>b195</a>:1,<a href=PreExecution_IR.html#b461>b461</a>:16},c=0,allIters={<a href=PreExecution_IR.html#b461>b461</a>:[<a href=PreExecution_IR.html#b256>b256</a>]})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x434>x434</a>, <a href=PreExecution_IR.html#x428>x428</a>, <a href=PreExecution_IR.html#x430>x430</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x437>x437</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x437>x437</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 170<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x437>x437</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x324><a href=PreExecution_IR.html#x324>x324</a> = SRAMNew(dims=[3],evidence$1=SRAM1[Fix[TRUE,_10,_22]])</h3>
<text><strong>Name</strong>: accum<br></text>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:30:30<br></text>
<text><strong>Type</strong>: SRAM1[Fix[TRUE,_10,_22]]<br></text>
<text><strong>Aliases</strong>: 0028: x22<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x385>x385</a>, <a href=PreExecution_IR.html#x391>x391</a>, <a href=PreExecution_IR.html#x388>x388</a>, <a href=PreExecution_IR.html#x387>x387</a>, <a href=PreExecution_IR.html#x396>x396</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x324>x324</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x396>x396</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x396>x396</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 57<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x396>x396</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>IterDiff</strong>: 0<br></text>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x385>x385</a>, <a href=PreExecution_IR.html#x391>x391</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x387>x387</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x387><a href=PreExecution_IR.html#x387>x387</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x324>x324</a>,data=<a href=PreExecution_IR.html#x386>x386</a>,addr=[<a href=PreExecution_IR.html#b28>b28</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:49:10<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0028: x78<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x388>x388</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x324}, writes={x324})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x387>x387</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b28>b28</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b28>b28</a>:[<a href=PreExecution_IR.html#b28>b28</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b28>b28</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x387>x387</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b28>b28</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x388>x388</a>), block=4)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x388>x388</a>), stage=1)<br></text>
<text><strong>ProgramOrder</strong>: 121<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x388>x388</a>), stage=1, block=3)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0, 1]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])},1:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x385><a href=PreExecution_IR.html#x385>x385</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x324>x324</a>,addr=[<a href=PreExecution_IR.html#b28>b28</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:49:10<br></text>
<text><strong>Type</strong>: Fix[TRUE,_10,_22]<br></text>
<text><strong>Aliases</strong>: 0028: x77<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x388>x388</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x324})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x385>x385</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b28>b28</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b28>b28</a>:[<a href=PreExecution_IR.html#b28>b28</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b28>b28</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x385>x385</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b28>b28</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x385>x385</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x388>x388</a>), block=2)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x388>x388</a>), stage=1)<br></text>
<text><strong>ProgramOrder</strong>: 119<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x388>x388</a>), stage=1, block=1)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>IterDiff</strong>: 0<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x391><a href=PreExecution_IR.html#x391>x391</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x324>x324</a>,addr=[<a href=PreExecution_IR.html#b81>b81</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:51:35<br></text>
<text><strong>Type</strong>: Fix[TRUE,_10,_22]<br></text>
<text><strong>Aliases</strong>: 0028: x83<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x393>x393</a>, <a href=PreExecution_IR.html#x395>x395</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x324})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x391>x391</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b81>b81</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b81>b81</a>:[<a href=PreExecution_IR.html#b81>b81</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b81>b81</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x391>x391</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b81>b81</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x391>x391</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x395>x395</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x395>x395</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 125<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x395>x395</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[1]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {1:{[0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x329><a href=PreExecution_IR.html#x329>x329</a> = SRAMNew(dims=[3],evidence$1=SRAM1[Fix[TRUE,_10,_22]])</h3>
<text><strong>Name</strong>: tmp<br></text>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:34:30<br></text>
<text><strong>Type</strong>: SRAM1[Fix[TRUE,_10,_22]]<br></text>
<text><strong>Aliases</strong>: 0028: x31<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x384>x384</a>, <a href=PreExecution_IR.html#x335>x335</a>, <a href=PreExecution_IR.html#x340>x340</a>, <a href=PreExecution_IR.html#x338>x338</a>, <a href=PreExecution_IR.html#x382>x382</a>, <a href=PreExecution_IR.html#x343>x343</a>, <a href=PreExecution_IR.html#x388>x388</a>, <a href=PreExecution_IR.html#x378>x378</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x329>x329</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x388>x388</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x388>x388</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 63<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x388>x388</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 6<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: Fold()<br></text>
</li>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 6<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: Fold()<br></text>
</li>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 6<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: Fold()<br></text>
</li>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 6<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: Fold()<br></text>
</li>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 7<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: Fold()<br></text>
</li>
</ul>
<text><strong>EnableWriteBuffer</strong>: true<br></text>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x384>x384</a>, <a href=PreExecution_IR.html#x340>x340</a>, <a href=PreExecution_IR.html#x338>x338</a>, <a href=PreExecution_IR.html#x343>x343</a>, <a href=PreExecution_IR.html#x378>x378</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x335>x335</a>, <a href=PreExecution_IR.html#x382>x382</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(2)</th>
<td>
<h3 id=x335><a href=PreExecution_IR.html#x335>x335</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x329>x329</a>,data=<a href=PreExecution_IR.html#x334>x334</a>,addr=[<a href=PreExecution_IR.html#b33>b33</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:35:43<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0028: x38<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x336>x336</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x329}, writes={x329})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x335>x335</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b33>b33</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b33>b33</a>:[<a href=PreExecution_IR.html#b33>b33</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b33>b33</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x335>x335</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b33>b33</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x332>x332</a>, <a href=PreExecution_IR.html#x333>x333</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x336>x336</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x336>x336</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 70<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x336>x336</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[4, 1, 0, 2, 3]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])},1:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])},2:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])},3:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])},4:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 5.0<br></text>
</td>
<td>
<h3 id=x382><a href=PreExecution_IR.html#x382>x382</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x329>x329</a>,data=<a href=PreExecution_IR.html#x381>x381</a>,addr=[<a href=PreExecution_IR.html#b67>b67</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:46:21<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0028: x73<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x383>x383</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x329}, writes={x329})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x382>x382</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b67>b67</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b67>b67</a>:[<a href=PreExecution_IR.html#b67>b67</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b67>b67</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x382>x382</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b67>b67</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x378>x378</a>, <a href=PreExecution_IR.html#x380>x380</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x383>x383</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x383>x383</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 117<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x383>x383</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Dispatch</strong>: {[0]:[4, 1, 0, 2, 3]}<br></text>
<text><strong>GroupId</strong>: {[0]:[1]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(5),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])},1:{[0]:Port(bufferPort=Some(5),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])},2:{[0]:Port(bufferPort=Some(5),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])},3:{[0]:Port(bufferPort=Some(5),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])},4:{[0]:Port(bufferPort=Some(5),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 16.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(5)</th>
<td>
<h3 id=x384><a href=PreExecution_IR.html#x384>x384</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x329>x329</a>,addr=[<a href=PreExecution_IR.html#b28>b28</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:49:10<br></text>
<text><strong>Type</strong>: Fix[TRUE,_10,_22]<br></text>
<text><strong>Aliases</strong>: 0028: x76<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x388>x388</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x329})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x384>x384</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b28>b28</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b28>b28</a>:[<a href=PreExecution_IR.html#b28>b28</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b28>b28</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x384>x384</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b28>b28</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x384>x384</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x388>x388</a>), block=1)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x388>x388</a>), stage=1)<br></text>
<text><strong>ProgramOrder</strong>: 118<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x388>x388</a>), stage=1, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[4]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {4:{[0]:Port(bufferPort=Some(6),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x340><a href=PreExecution_IR.html#x340>x340</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x329>x329</a>,addr=[1],ens=[])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:37:42<br></text>
<text><strong>Type</strong>: Fix[TRUE,_10,_22]<br></text>
<text><strong>Aliases</strong>: 0028: x43<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x341>x341</a>, <a href=PreExecution_IR.html#x347>x347</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x329})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x340>x340</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=1),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x340>x340</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=1,allIters={})],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x340>x340</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x347>x347</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x347>x347</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 75<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x347>x347</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[1]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {1:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x343><a href=PreExecution_IR.html#x343>x343</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x329>x329</a>,addr=[2],ens=[])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:37:60<br></text>
<text><strong>Type</strong>: Fix[TRUE,_10,_22]<br></text>
<text><strong>Aliases</strong>: 0028: x46<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x344>x344</a>, <a href=PreExecution_IR.html#x347>x347</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x329})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x343>x343</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=2),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x343>x343</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=2,allIters={})],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x343>x343</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x347>x347</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x347>x347</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 78<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x347>x347</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[2]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {2:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x338><a href=PreExecution_IR.html#x338>x338</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x329>x329</a>,addr=[0],ens=[])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:37:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_10,_22]<br></text>
<text><strong>Aliases</strong>: 0028: x41<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x339>x339</a>, <a href=PreExecution_IR.html#x347>x347</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x329})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x338>x338</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x338>x338</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x338>x338</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x347>x347</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x347>x347</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 73<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x347>x347</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x378><a href=PreExecution_IR.html#x378>x378</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x329>x329</a>,addr=[<a href=PreExecution_IR.html#b67>b67</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:46:26<br></text>
<text><strong>Type</strong>: Fix[TRUE,_10,_22]<br></text>
<text><strong>Aliases</strong>: 0028: x69<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x379>x379</a>, <a href=PreExecution_IR.html#x383>x383</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x329})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x378>x378</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b67>b67</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b67>b67</a>:[<a href=PreExecution_IR.html#b67>b67</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b67>b67</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x378>x378</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b67>b67</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x378>x378</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x383>x383</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x383>x383</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 113<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x383>x383</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>Dispatch</strong>: {[0]:[3]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {3:{[0]:Port(bufferPort=Some(5),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x337><a href=PreExecution_IR.html#x337>x337</a> = SRAMNew(dims=[1],evidence$1=SRAM1[Fix[TRUE,_10,_22]])</h3>
<text><strong>Name</strong>: r<br></text>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:36:28<br></text>
<text><strong>Type</strong>: SRAM1[Fix[TRUE,_10,_22]]<br></text>
<text><strong>Aliases</strong>: 0028: x40<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x346>x346</a>, <a href=PreExecution_IR.html#x351>x351</a>, <a href=PreExecution_IR.html#x362>x362</a>, <a href=PreExecution_IR.html#x388>x388</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x337>x337</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x388>x388</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x388>x388</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 71<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x388>x388</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 3<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x351>x351</a>, <a href=PreExecution_IR.html#x362>x362</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x346>x346</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x346><a href=PreExecution_IR.html#x346>x346</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x337>x337</a>,data=<a href=PreExecution_IR.html#x345>x345</a>,addr=[0],ens=[])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:37:18<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0028: x49<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x347>x347</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x337}, writes={x337})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x346>x346</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x346>x346</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x338>x338</a>, <a href=PreExecution_IR.html#x340>x340</a>, <a href=PreExecution_IR.html#x343>x343</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x347>x347</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x347>x347</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 81<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x347>x347</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 12.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x351><a href=PreExecution_IR.html#x351>x351</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x337>x337</a>,addr=[0],ens=[])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:44:29<br></text>
<text><strong>Type</strong>: Fix[TRUE,_10,_22]<br></text>
<text><strong>Aliases</strong>: 0028: x51<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x352>x352</a>, <a href=PreExecution_IR.html#x353>x353</a>, <a href=PreExecution_IR.html#x358>x358</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x337})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x351>x351</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x351>x351</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x351>x351</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x358>x358</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x358>x358</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 86<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x358>x358</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x362><a href=PreExecution_IR.html#x362>x362</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x337>x337</a>,addr=[0],ens=[<a href=PreExecution_IR.html#x361>x361</a>])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:44:77<br></text>
<text><strong>Type</strong>: Fix[TRUE,_10,_22]<br></text>
<text><strong>Aliases</strong>: 0028: x55<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x364>x364</a>, <a href=PreExecution_IR.html#x369>x369</a>, <a href=PreExecution_IR.html#x365>x365</a>, <a href=PreExecution_IR.html#x367>x367</a>, <a href=PreExecution_IR.html#x366>x366</a>, <a href=PreExecution_IR.html#x363>x363</a>, <a href=PreExecution_IR.html#x371>x371</a>, <a href=PreExecution_IR.html#x368>x368</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x337})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x362>x362</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x362>x362</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x362>x362</a>, <a href=PreExecution_IR.html#x361>x361</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x371>x371</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x371>x371</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 98<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x371>x371</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x348><a href=PreExecution_IR.html#x348>x348</a> = SRAMNew(dims=[1],evidence$1=SRAM1[Fix[TRUE,_10,_22]])</h3>
<text><strong>Name</strong>: force<br></text>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:40:32<br></text>
<text><strong>Type</strong>: SRAM1[Fix[TRUE,_10,_22]]<br></text>
<text><strong>Aliases</strong>: 0028: x50<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x374>x374</a>, <a href=PreExecution_IR.html#x380>x380</a>, <a href=PreExecution_IR.html#x388>x388</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x348>x348</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x388>x388</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x388>x388</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 82<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x388>x388</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x380>x380</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x374>x374</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x374><a href=PreExecution_IR.html#x374>x374</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x348>x348</a>,data=<a href=PreExecution_IR.html#x373>x373</a>,addr=[0],ens=[])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:44:22<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0028: x65<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x375>x375</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x348}, writes={x348})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x374>x374</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x374>x374</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x360>x360</a>, <a href=PreExecution_IR.html#x359>x359</a>, <a href=PreExecution_IR.html#x362>x362</a>, <a href=PreExecution_IR.html#x361>x361</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x375>x375</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x375>x375</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 109<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x375>x375</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x380><a href=PreExecution_IR.html#x380>x380</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x348>x348</a>,addr=[0],ens=[])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:46:38<br></text>
<text><strong>Type</strong>: Fix[TRUE,_10,_22]<br></text>
<text><strong>Aliases</strong>: 0028: x71<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x381>x381</a>, <a href=PreExecution_IR.html#x383>x383</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x348})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x380>x380</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x380>x380</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x380>x380</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x383>x383</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x383>x383</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 115<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x383>x383</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x349><a href=PreExecution_IR.html#x349>x349</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:44:43<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0028: x230<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x356>x356</a>, <a href=PreExecution_IR.html#x360>x360</a>, <a href=PreExecution_IR.html#x361>x361</a>, <a href=PreExecution_IR.html#x388>x388</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x349>x349</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x388>x388</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x388>x388</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 83<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x388>x388</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x360>x360</a>, <a href=PreExecution_IR.html#x361>x361</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x356>x356</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x356><a href=PreExecution_IR.html#x356>x356</a> = RegWrite(mem=<a href=PreExecution_IR.html#x349>x349</a>,data=<a href=PreExecution_IR.html#x354>x354</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:44:43<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0028: x233<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x358>x358</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x349}, writes={x349})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x356>x356</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x356>x356</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x351>x351</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x358>x358</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x358>x358</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 91<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x358>x358</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 4.6<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x360><a href=PreExecution_IR.html#x360>x360</a> = RegRead(mem=<a href=PreExecution_IR.html#x349>x349</a>)</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:44:43<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0028: x242, 0024: x237<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x373>x373</a>, <a href=PreExecution_IR.html#x388>x388</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x349})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x360>x360</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x360>x360</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x360>x360</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x388>x388</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x373>x373</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 94<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x373>x373</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x361><a href=PreExecution_IR.html#x361>x361</a> = RegRead(mem=<a href=PreExecution_IR.html#x349>x349</a>)</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:44:43<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0028: x243, 0024: x237<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x362>x362</a>, <a href=PreExecution_IR.html#x371>x371</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x349})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x361>x361</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x361>x361</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x361>x361</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x371>x371</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x371>x371</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 97<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x371>x371</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x350><a href=PreExecution_IR.html#x350>x350</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:44:24<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0028: x231<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x357>x357</a>, <a href=PreExecution_IR.html#x359>x359</a>, <a href=PreExecution_IR.html#x388>x388</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x350>x350</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x388>x388</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x388>x388</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 84<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x388>x388</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x359>x359</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x357>x357</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x357><a href=PreExecution_IR.html#x357>x357</a> = RegWrite(mem=<a href=PreExecution_IR.html#x350>x350</a>,data=<a href=PreExecution_IR.html#x355>x355</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:44:24<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0028: x234<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x358>x358</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x350}, writes={x350})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x357>x357</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x357>x357</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x351>x351</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x358>x358</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x358>x358</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 92<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x358>x358</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 4.8<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x359><a href=PreExecution_IR.html#x359>x359</a> = RegRead(mem=<a href=PreExecution_IR.html#x350>x350</a>)</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:44:24<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0028: x241, 0024: x238<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x373>x373</a>, <a href=PreExecution_IR.html#x388>x388</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x350})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x359>x359</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x359>x359</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x359>x359</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x388>x388</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x373>x373</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 93<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x373>x373</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x397><a href=PreExecution_IR.html#x397>x397</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:54:16<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0028: x167<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x420>x420</a>, <a href=PreExecution_IR.html#x439>x439</a>, <a href=PreExecution_IR.html#x443>x443</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x397>x397</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x443>x443</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x443>x443</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 130<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x443>x443</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x420>x420</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x420><a href=PreExecution_IR.html#x420>x420</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x397>x397</a>,data=<a href=PreExecution_IR.html#x418>x418</a>,ens=[<a href=PreExecution_IR.html#x419>x419</a>])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:54:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0028: x188<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x424>x424</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x397}, writes={x397})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x420>x420</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b256>b256</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b256>b256</a>:[<a href=PreExecution_IR.html#b256>b256</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b256>b256</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x420>x420</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b256>b256</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x424>x424</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x424>x424</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 156<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x424>x424</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 9.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x398><a href=PreExecution_IR.html#x398>x398</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:54:16<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Fix[TRUE,_10,_22],Bit]]<br></text>
<text><strong>Aliases</strong>: 0028: x168<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x436>x436</a>, <a href=PreExecution_IR.html#x439>x439</a>, <a href=PreExecution_IR.html#x443>x443</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x398>x398</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x443>x443</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x443>x443</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 131<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x443>x443</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x436>x436</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x436><a href=PreExecution_IR.html#x436>x436</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x398>x398</a>,data=<a href=PreExecution_IR.html#x435>x435</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:54:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0028: x210<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x437>x437</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x398}, writes={x398})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x436>x436</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b256>b256</a>), AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b195>b195</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b256>b256</a>:[<a href=PreExecution_IR.html#b256>b256</a>],<a href=PreExecution_IR.html#b195>b195</a>:[<a href=PreExecution_IR.html#b195>b195</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b256>b256</a>:0,<a href=PreExecution_IR.html#b195>b195</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x436>x436</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b256>b256</a>:1,<a href=PreExecution_IR.html#b195>b195</a>:1},c=0,allIters={})],isReader=false),unroll=[0, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x434>x434</a>, <a href=PreExecution_IR.html#x428>x428</a>, <a href=PreExecution_IR.html#x430>x430</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x437>x437</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x437>x437</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 172<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x437>x437</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 5.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x399><a href=PreExecution_IR.html#x399>x399</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:54:16<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0028: x169<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x439>x439</a>, <a href=PreExecution_IR.html#x440>x440</a>, <a href=PreExecution_IR.html#x443>x443</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x399>x399</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x443>x443</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x443>x443</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 132<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x443>x443</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x440>x440</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x440><a href=PreExecution_IR.html#x440>x440</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x399>x399</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:54:16<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0028: x214<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x441>x441</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x399}, writes={x399})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x440>x440</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b256>b256</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b256>b256</a>:[<a href=PreExecution_IR.html#b256>b256</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b256>b256</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x440>x440</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b256>b256</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x440>x440</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x441>x441</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x441>x441</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 175<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x441>x441</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x402><a href=PreExecution_IR.html#x402>x402</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:54:16<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0028: x170<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x421>x421</a>, <a href=PreExecution_IR.html#x428>x428</a>, <a href=PreExecution_IR.html#x438>x438</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x402>x402</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x438>x438</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x438>x438</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 137<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x438>x438</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x428>x428</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x421>x421</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x421><a href=PreExecution_IR.html#x421>x421</a> = RegWrite(mem=<a href=PreExecution_IR.html#x402>x402</a>,data=<a href=PreExecution_IR.html#x409>x409</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:54:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0028: x189<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x424>x424</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x402}, writes={x402})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x421>x421</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x421>x421</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x424>x424</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x424>x424</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 157<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x424>x424</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 7.4<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x428><a href=PreExecution_IR.html#x428>x428</a> = RegRead(mem=<a href=PreExecution_IR.html#x402>x402</a>)</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:54:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0028: x201<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x429>x429</a>, <a href=PreExecution_IR.html#x433>x433</a>, <a href=PreExecution_IR.html#x437>x437</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x402})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x428>x428</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x428>x428</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x428>x428</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x437>x437</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x437>x437</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 164<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x437>x437</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x403><a href=PreExecution_IR.html#x403>x403</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:54:16<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0028: x171<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x422>x422</a>, <a href=PreExecution_IR.html#x430>x430</a>, <a href=PreExecution_IR.html#x438>x438</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x403>x403</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x438>x438</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x438>x438</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 138<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x438>x438</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x430>x430</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x422>x422</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x422><a href=PreExecution_IR.html#x422>x422</a> = RegWrite(mem=<a href=PreExecution_IR.html#x403>x403</a>,data=<a href=PreExecution_IR.html#x410>x410</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:54:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0028: x190<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x424>x424</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x403}, writes={x403})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x422>x422</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x422>x422</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x424>x424</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x424>x424</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 158<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x424>x424</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 8.4<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x430><a href=PreExecution_IR.html#x430>x430</a> = RegRead(mem=<a href=PreExecution_IR.html#x403>x403</a>)</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:54:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0028: x203<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x431>x431</a>, <a href=PreExecution_IR.html#x437>x437</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x403})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x430>x430</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x430>x430</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x430>x430</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x437>x437</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x437>x437</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 166<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x437>x437</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x404><a href=PreExecution_IR.html#x404>x404</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:54:16<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0028: x172<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x423>x423</a>, <a href=PreExecution_IR.html#x425>x425</a>, <a href=PreExecution_IR.html#x438>x438</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x404>x404</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x438>x438</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x438>x438</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 139<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x438>x438</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x425>x425</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x423>x423</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x423><a href=PreExecution_IR.html#x423>x423</a> = RegWrite(mem=<a href=PreExecution_IR.html#x404>x404</a>,data=<a href=PreExecution_IR.html#x413>x413</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:54:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0028: x191<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x424>x424</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x404}, writes={x404})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x423>x423</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x423>x423</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x424>x424</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x424>x424</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 159<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x424>x424</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 8.8<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x425><a href=PreExecution_IR.html#x425>x425</a> = RegRead(mem=<a href=PreExecution_IR.html#x404>x404</a>)</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:54:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0028: x244, 0024: x193<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x426>x426</a>, <a href=PreExecution_IR.html#x438>x438</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x404})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x425>x425</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x412>x412</a>],m=16)],b=0),allIters={<a href=PreExecution_IR.html#x412>x412</a>:[<a href=PreExecution_IR.html#b256>b256</a>]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x425>x425</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x425>x425</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x438>x438</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x437>x437</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 160<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x437>x437</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x468><a href=IR.html#x468>x468</a> = DRAMHostNew(dims=[100, 3],zero=0)</h3>
<text><strong>Name</strong>: A_dram<br></text>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:15:25<br></text>
<text><strong>Type</strong>: DRAM2[Fix[TRUE,_10,_22]]<br></text>
<text><strong>Aliases</strong>: 0045: x265, 0028: x13<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x469>x469</a>, <a href=IR.html#x492>x492</a>, <a href=IR.html#x495>x495</a>, <a href=IR.html#x500>x500</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x468>x468</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<h3 id=x470><a href=IR.html#x470>x470</a> = DRAMHostNew(dims=[100, 3],zero=0)</h3>
<text><strong>Name</strong>: out_host<br></text>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:17:27<br></text>
<text><strong>Type</strong>: DRAM2[Fix[TRUE,_10,_22]]<br></text>
<text><strong>Aliases</strong>: 0045: x267, 0028: x15<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x690>x690</a>, <a href=IR.html#x693>x693</a>, <a href=IR.html#x719>x719</a>, <a href=IR.html#x726>x726</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x470>x470</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<h3 id=x471><a href=IR.html#x471>x471</a> = SRAMNew(dims=[100, 3],evidence$1=SRAM2[Fix[TRUE,_10,_22]])</h3>
<text><strong>Name</strong>: A_sram_0<br></text>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:19:27<br></text>
<text><strong>Type</strong>: SRAM2[Fix[TRUE,_10,_22]]<br></text>
<text><strong>Aliases</strong>: 0045: x268, 0028: x16<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x534>x534</a>, <a href=IR.html#x566>x566</a>, <a href=IR.html#x444>x444</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x471>x471</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x444>x444</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x444>x444</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 0<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x444>x444</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0,1}: Cyclic: N=1, B=1, alpha=<1,1>, P=<1,1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x268>x268</a><br></text>
<text><strong>Padding</strong>: [0, 0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x566>x566</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x534>x534</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x534><a href=IR.html#x534>x534</a> = SRAMBankedWrite(mem=<a href=IR.html#x471>x471</a>,data=[<a href=IR.html#x766>x766</a>],bank=[[0]],ofs=[<a href=IR.html#x532>x532</a>],enss=[[<a href=IR.html#x767>x767</a>, <a href=IR.html#x768>x768</a>, <a href=IR.html#x765>x765</a>]])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:21:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x536>x536</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x471}, writes={x471})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x534>x534</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x528>x528</a>, <a href=IR.html#x522>x522</a>, <a href=IR.html#x524>x524</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x536>x536</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x536>x536</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 52<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x536>x536</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x317>x317</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 2.2<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x566><a href=IR.html#x566>x566</a> = SRAMBankedRead(mem=<a href=IR.html#x471>x471</a>,bank=[[0]],ofs=[<a href=IR.html#x565>x565</a>],enss=[[<a href=IR.html#x772>x772</a>, <a href=IR.html#x771>x771</a>, <a href=IR.html#x770>x770</a>]],evidence$4=Vec[Fix[TRUE,_10,_22]])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:35:51<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_10,_22]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x567>x567</a>, <a href=IR.html#x579>x579</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x471})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x566>x566</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x566>x566</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x579>x579</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x579>x579</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 67<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x579>x579</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x332>x332</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 2.2<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x472><a href=IR.html#x472>x472</a> = SRAMNew(dims=[100, 3],evidence$1=SRAM2[Fix[TRUE,_10,_22]])</h3>
<text><strong>Name</strong>: A_sram_1<br></text>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:19:27<br></text>
<text><strong>Type</strong>: SRAM2[Fix[TRUE,_10,_22]]<br></text>
<text><strong>Aliases</strong>: 0045: x268, 0028: x16<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x533>x533</a>, <a href=IR.html#x571>x571</a>, <a href=IR.html#x444>x444</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x472>x472</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x444>x444</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x444>x444</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 0<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x444>x444</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0,1}: Cyclic: N=1, B=1, alpha=<1,1>, P=<1,1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x268>x268</a><br></text>
<text><strong>Padding</strong>: [0, 0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x571>x571</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x533>x533</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x533><a href=IR.html#x533>x533</a> = SRAMBankedWrite(mem=<a href=IR.html#x472>x472</a>,data=[<a href=IR.html#x766>x766</a>],bank=[[0]],ofs=[<a href=IR.html#x532>x532</a>],enss=[[<a href=IR.html#x767>x767</a>, <a href=IR.html#x768>x768</a>, <a href=IR.html#x765>x765</a>]])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:21:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x536>x536</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x472}, writes={x472})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x533>x533</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x528>x528</a>, <a href=IR.html#x522>x522</a>, <a href=IR.html#x524>x524</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x536>x536</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x536>x536</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 52<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x536>x536</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x317>x317</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 2.2<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x571><a href=IR.html#x571>x571</a> = SRAMBankedRead(mem=<a href=IR.html#x472>x472</a>,bank=[[0]],ofs=[<a href=IR.html#x570>x570</a>],enss=[[<a href=IR.html#x772>x772</a>, <a href=IR.html#x771>x771</a>, <a href=IR.html#x770>x770</a>]],evidence$4=Vec[Fix[TRUE,_10,_22]])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:35:65<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_10,_22]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x572>x572</a>, <a href=IR.html#x579>x579</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x472})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x571>x571</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x571>x571</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x579>x579</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x579>x579</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 68<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x579>x579</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x333>x333</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 2.2<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x473><a href=IR.html#x473>x473</a> = SRAMNew(dims=[100, 3],evidence$1=SRAM2[Fix[TRUE,_10,_22]])</h3>
<text><strong>Name</strong>: A_sram_2<br></text>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:19:27<br></text>
<text><strong>Type</strong>: SRAM2[Fix[TRUE,_10,_22]]<br></text>
<text><strong>Aliases</strong>: 0045: x268, 0028: x16<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x535>x535</a>, <a href=IR.html#x663>x663</a>, <a href=IR.html#x444>x444</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x473>x473</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x444>x444</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x444>x444</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 0<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x444>x444</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0,1}: Cyclic: N=1, B=1, alpha=<1,1>, P=<1,1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x268>x268</a><br></text>
<text><strong>Padding</strong>: [0, 0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x663>x663</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x535>x535</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x535><a href=IR.html#x535>x535</a> = SRAMBankedWrite(mem=<a href=IR.html#x473>x473</a>,data=[<a href=IR.html#x766>x766</a>],bank=[[0]],ofs=[<a href=IR.html#x532>x532</a>],enss=[[<a href=IR.html#x767>x767</a>, <a href=IR.html#x768>x768</a>, <a href=IR.html#x765>x765</a>]])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:21:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x536>x536</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x473}, writes={x473})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x535>x535</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x528>x528</a>, <a href=IR.html#x522>x522</a>, <a href=IR.html#x524>x524</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x536>x536</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x536>x536</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 52<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x536>x536</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x317>x317</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 2.2<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x663><a href=IR.html#x663>x663</a> = SRAMBankedRead(mem=<a href=IR.html#x473>x473</a>,bank=[[0]],ofs=[<a href=IR.html#x662>x662</a>],enss=[[<a href=IR.html#x796>x796</a>, <a href=IR.html#x795>x795</a>]],evidence$4=Vec[Fix[TRUE,_10,_22]])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:51:47<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_10,_22]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x664>x664</a>, <a href=IR.html#x667>x667</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x473})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x663>x663</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x663>x663</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x667>x667</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x667>x667</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 126<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x667>x667</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x392>x392</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 2.2<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x474><a href=IR.html#x474>x474</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:21:14<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0045: x269, 0028: x110<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x496>x496</a>, <a href=IR.html#x500>x500</a>, <a href=IR.html#x538>x538</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x474>x474</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x538>x538</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x538>x538</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 2<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x538>x538</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x496>x496</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x496><a href=IR.html#x496>x496</a> = StreamOutBankedWrite(mem=<a href=IR.html#x474>x474</a>,data=[<a href=IR.html#x494>x494</a>],enss=[[<a href=IR.html#x760>x760</a>, <a href=IR.html#x761>x761</a>]])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:21:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x499>x499</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x474}, writes={x474})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x474>x474</a>, <a href=IR.html#x494>x494</a>, <a href=IR.html#x760>x760</a>, <a href=IR.html#x761>x761</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x496>x496</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x499>x499</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x499>x499</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 23<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x499>x499</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x289>x289</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 4.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x475><a href=IR.html#x475>x475</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:21:14<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0045: x270, 0028: x111<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x498>x498</a>, <a href=IR.html#x508>x508</a>, <a href=IR.html#x538>x538</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x475>x475</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x538>x538</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x538>x538</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 3<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x538>x538</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x270>x270</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x508>x508</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x498>x498</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x498><a href=IR.html#x498>x498</a> = FIFOBankedEnq(mem=<a href=IR.html#x475>x475</a>,data=[<a href=IR.html#x497>x497</a>],enss=[[true, <a href=IR.html#x761>x761</a>]])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:21:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x499>x499</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x475}, writes={x475})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x475>x475</a>, <a href=IR.html#x497>x497</a>, <a href=IR.html#x761>x761</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x498>x498</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x499>x499</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x499>x499</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 25<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x499>x499</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x291>x291</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 4.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x508><a href=IR.html#x508>x508</a> = FIFOBankedDeq(mem=<a href=IR.html#x475>x475</a>,enss=[[true]],evidence$15=Vec[IssuedCmd])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:21:14<br></text>
<text><strong>Type</strong>: Vec[IssuedCmd]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x509>x509</a>, <a href=IR.html#x516>x516</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x475}, writes={x475})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x475>x475</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x508>x508</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x508>x508</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x516>x516</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x516>x516</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 34<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x516>x516</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x299>x299</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x476><a href=IR.html#x476>x476</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:21:14<br></text>
<text><strong>Type</strong>: StreamIn[Fix[TRUE,_10,_22]]<br></text>
<text><strong>Aliases</strong>: 0045: x271, 0028: x112<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x500>x500</a>, <a href=IR.html#x528>x528</a>, <a href=IR.html#x538>x538</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x476>x476</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x538>x538</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x538>x538</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 4<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x538>x538</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x528>x528</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x528><a href=IR.html#x528>x528</a> = StreamInBankedRead(mem=<a href=IR.html#x476>x476</a>,enss=[[<a href=IR.html#b521>b521</a>, <a href=IR.html#b504>b504</a>]])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:21:14<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_10,_22]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x764>x764</a>, <a href=IR.html#x536>x536</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x476}, writes={x476})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x476>x476</a>, <a href=IR.html#b521>b521</a>, <a href=IR.html#b504>b504</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x528>x528</a>, <a href=IR.html#x764>x764</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x528>x528</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x536>x536</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x536>x536</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 51<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x536>x536</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x316>x316</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x505><a href=IR.html#x505>x505</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:21:14<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0045: x296, 0028: x133<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x511>x511</a>, <a href=IR.html#x522>x522</a>, <a href=IR.html#x537>x537</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x505>x505</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x537>x537</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x537>x537</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 30<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x537>x537</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x296>x296</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x522>x522</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x511>x511</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x511><a href=IR.html#x511>x511</a> = RegWrite(mem=<a href=IR.html#x505>x505</a>,data=<a href=IR.html#x510>x510</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:21:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x516>x516</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x505}, writes={x505})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x505>x505</a>, <a href=IR.html#x510>x510</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x511>x511</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x508>x508</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x516>x516</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x516>x516</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 36<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x516>x516</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x301>x301</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x522><a href=IR.html#x522>x522</a> = RegRead(mem=<a href=IR.html#x505>x505</a>)</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:21:14<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x523>x523</a>, <a href=IR.html#x527>x527</a>, <a href=IR.html#x536>x536</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x505})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x505>x505</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x522>x522</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x522>x522</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x536>x536</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x536>x536</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 45<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x536>x536</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x310>x310</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x506><a href=IR.html#x506>x506</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:21:14<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0045: x297, 0028: x134<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x513>x513</a>, <a href=IR.html#x524>x524</a>, <a href=IR.html#x537>x537</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x506>x506</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x537>x537</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x537>x537</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 31<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x537>x537</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x297>x297</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x524>x524</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x513>x513</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x513><a href=IR.html#x513>x513</a> = RegWrite(mem=<a href=IR.html#x506>x506</a>,data=<a href=IR.html#x512>x512</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:21:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x516>x516</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x506}, writes={x506})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x506>x506</a>, <a href=IR.html#x512>x512</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x513>x513</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x508>x508</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x516>x516</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x516>x516</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 38<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x516>x516</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x303>x303</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x524><a href=IR.html#x524>x524</a> = RegRead(mem=<a href=IR.html#x506>x506</a>)</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:21:14<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x525>x525</a>, <a href=IR.html#x536>x536</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x506})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x506>x506</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x524>x524</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x524>x524</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x536>x536</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x536>x536</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 47<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x536>x536</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x312>x312</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x507><a href=IR.html#x507>x507</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:21:14<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0045: x298, 0028: x135<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x515>x515</a>, <a href=IR.html#x734>x734</a>, <a href=IR.html#x537>x537</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x507>x507</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x537>x537</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x537>x537</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 32<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x537>x537</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x298>x298</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x734>x734</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x515>x515</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x515><a href=IR.html#x515>x515</a> = RegWrite(mem=<a href=IR.html#x507>x507</a>,data=<a href=IR.html#x514>x514</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:21:14<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x516>x516</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x507}, writes={x507})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x507>x507</a>, <a href=IR.html#x514>x514</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x515>x515</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x508>x508</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x516>x516</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x516>x516</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 40<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x516>x516</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x305>x305</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x734><a href=IR.html#x734>x734</a> = RegRead(mem=<a href=IR.html#x507>x507</a>)</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:21:14<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0049: x517<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x518>x518</a>, <a href=IR.html#x537>x537</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x507})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x734>x734</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x734>x734</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x537>x537</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x536>x536</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 41<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x536>x536</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x307>x307</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x539><a href=IR.html#x539>x539</a> = SRAMNew(dims=[100, 3],evidence$1=SRAM2[Fix[TRUE,_10,_22]])</h3>
<text><strong>Name</strong>: out_sram_0<br></text>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:23:29<br></text>
<text><strong>Type</strong>: SRAM2[Fix[TRUE,_10,_22]]<br></text>
<text><strong>Aliases</strong>: 0045: x321, 0028: x18<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x666>x666</a>, <a href=IR.html#x713>x713</a>, <a href=IR.html#x444>x444</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x539>x539</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x444>x444</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x444>x444</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 53<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x444>x444</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0,1}: Cyclic: N=1, B=1, alpha=<1,1>, P=<1,1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x321>x321</a><br></text>
<text><strong>Padding</strong>: [0, 0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x713>x713</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x666>x666</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x666><a href=IR.html#x666>x666</a> = SRAMBankedWrite(mem=<a href=IR.html#x539>x539</a>,data=[<a href=IR.html#x665>x665</a>],bank=[[0]],ofs=[<a href=IR.html#x799>x799</a>],enss=[[<a href=IR.html#x800>x800</a>, <a href=IR.html#x798>x798</a>]])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:51:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x667>x667</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x539}, writes={x539})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x666>x666</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x658>x658</a>, <a href=IR.html#x663>x663</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x667>x667</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x667>x667</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 128<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x667>x667</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x394>x394</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 5.2<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x713><a href=IR.html#x713>x713</a> = SRAMBankedRead(mem=<a href=IR.html#x539>x539</a>,bank=[[0]],ofs=[<a href=IR.html#x712>x712</a>],enss=[[<a href=IR.html#x805>x805</a>, <a href=IR.html#x804>x804</a>]],evidence$4=Vec[Fix[TRUE,_10,_22]])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:54:16<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_10,_22]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x714>x714</a>, <a href=IR.html#x717>x717</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x539})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x713>x713</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x713>x713</a>, <a href=IR.html#x704>x704</a>, <a href=IR.html#x706>x706</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x717>x717</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x717>x717</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 170<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x717>x717</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x434>x434</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 2.2<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x544><a href=IR.html#x544>x544</a> = SRAMNew(dims=[3],evidence$1=SRAM1[Fix[TRUE,_10,_22]])</h3>
<text><strong>Name</strong>: accum_0<br></text>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:30:30<br></text>
<text><strong>Type</strong>: SRAM1[Fix[TRUE,_10,_22]]<br></text>
<text><strong>Aliases</strong>: 0045: x324, 0028: x22<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x642>x642</a>, <a href=IR.html#x651>x651</a>, <a href=IR.html#x668>x668</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x544>x544</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x668>x668</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x668>x668</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 57<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x668>x668</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>IterDiff</strong>: 0<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x324>x324</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x642>x642</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x651>x651</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x651><a href=IR.html#x651>x651</a> = SRAMBankedWrite(mem=<a href=IR.html#x544>x544</a>,data=[<a href=IR.html#x649>x649</a>],bank=[[0]],ofs=[<a href=IR.html#x793>x793</a>],enss=[[<a href=IR.html#x792>x792</a>, <a href=IR.html#x791>x791</a>]])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:49:10<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x652>x652</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x544}, writes={x544})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x651>x651</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x640>x640</a>, <a href=IR.html#x642>x642</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x652>x652</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x652>x652</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 121<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x652>x652</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x387>x387</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 3.5<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x642><a href=IR.html#x642>x642</a> = SRAMBankedRead(mem=<a href=IR.html#x544>x544</a>,bank=[[0]],ofs=[<a href=IR.html#b551>b551</a>],enss=[[<a href=IR.html#b553>b553</a>, <a href=IR.html#b543>b543</a>]],evidence$4=Vec[Fix[TRUE,_10,_22]])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:49:10<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_10,_22]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x643>x643</a>, <a href=IR.html#x652>x652</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x544})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x642>x642</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x642>x642</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x652>x652</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x652>x652</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 119<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x652>x652</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>IterDiff</strong>: 0<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x385>x385</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x545><a href=IR.html#x545>x545</a> = SRAMNew(dims=[3],evidence$1=SRAM1[Fix[TRUE,_10,_22]])</h3>
<text><strong>Name</strong>: accum_1<br></text>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:30:30<br></text>
<text><strong>Type</strong>: SRAM1[Fix[TRUE,_10,_22]]<br></text>
<text><strong>Aliases</strong>: 0045: x324, 0028: x22<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x650>x650</a>, <a href=IR.html#x658>x658</a>, <a href=IR.html#x668>x668</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x545>x545</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x668>x668</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x668>x668</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 57<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x668>x668</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>IterDiff</strong>: 0<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x324>x324</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x658>x658</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x650>x650</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x650><a href=IR.html#x650>x650</a> = SRAMBankedWrite(mem=<a href=IR.html#x545>x545</a>,data=[<a href=IR.html#x649>x649</a>],bank=[[0]],ofs=[<a href=IR.html#x793>x793</a>],enss=[[<a href=IR.html#x792>x792</a>, <a href=IR.html#x791>x791</a>]])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:49:10<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x652>x652</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x545}, writes={x545})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x650>x650</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x640>x640</a>, <a href=IR.html#x642>x642</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x652>x652</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x652>x652</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 121<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x652>x652</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x387>x387</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 3.5<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x658><a href=IR.html#x658>x658</a> = SRAMBankedRead(mem=<a href=IR.html#x545>x545</a>,bank=[[0]],ofs=[<a href=IR.html#b656>b656</a>],enss=[[<a href=IR.html#b657>b657</a>, <a href=IR.html#b543>b543</a>]],evidence$4=Vec[Fix[TRUE,_10,_22]])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:51:35<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_10,_22]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x659>x659</a>, <a href=IR.html#x667>x667</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x545})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x658>x658</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x658>x658</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x667>x667</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x667>x667</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 125<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x667>x667</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x391>x391</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x554><a href=IR.html#x554>x554</a> = SRAMNew(dims=[3],evidence$1=SRAM1[Fix[TRUE,_10,_22]])</h3>
<text><strong>Name</strong>: tmp_0<br></text>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:34:30<br></text>
<text><strong>Type</strong>: SRAM1[Fix[TRUE,_10,_22]]<br></text>
<text><strong>Aliases</strong>: 0045: x329, 0028: x31<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x575>x575</a>, <a href=IR.html#x581>x581</a>, <a href=IR.html#x635>x635</a>, <a href=IR.html#x653>x653</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x554>x554</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x653>x653</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x653>x653</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 63<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x653>x653</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 6<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: Fold()<br></text>
</li>
</ul>
<text><strong>EnableWriteBuffer</strong>: true<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x329>x329</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x581>x581</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x575>x575</a>, <a href=IR.html#x635>x635</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(2)</th>
<td>
<h3 id=x575><a href=IR.html#x575>x575</a> = SRAMBankedWrite(mem=<a href=IR.html#x554>x554</a>,data=[<a href=IR.html#x573>x573</a>],bank=[[0]],ofs=[<a href=IR.html#x773>x773</a>],enss=[[<a href=IR.html#x774>x774</a>, <a href=IR.html#x775>x775</a>, <a href=IR.html#x776>x776</a>]])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:35:43<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x579>x579</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x554}, writes={x554})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x575>x575</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x566>x566</a>, <a href=IR.html#x571>x571</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x579>x579</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x579>x579</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 70<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x579>x579</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x335>x335</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 5.2<br></text>
</td>
<td>
<h3 id=x635><a href=IR.html#x635>x635</a> = SRAMBankedWrite(mem=<a href=IR.html#x554>x554</a>,data=[<a href=IR.html#x633>x633</a>],bank=[[0]],ofs=[<a href=IR.html#x786>x786</a>],enss=[[<a href=IR.html#x787>x787</a>, <a href=IR.html#x785>x785</a>, <a href=IR.html#x788>x788</a>]])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:46:21<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x639>x639</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x554}, writes={x554})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x635>x635</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x628>x628</a>, <a href=IR.html#x631>x631</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 117<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x382>x382</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(5),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 14.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x581><a href=IR.html#x581>x581</a> = SRAMBankedRead(mem=<a href=IR.html#x554>x554</a>,bank=[[0]],ofs=[0],enss=[[]],evidence$4=Vec[Fix[TRUE,_10,_22]])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:37:24<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_10,_22]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x582>x582</a>, <a href=IR.html#x593>x593</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x554})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x581>x581</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x581>x581</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x593>x593</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x593>x593</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 73<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x593>x593</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x338>x338</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x555><a href=IR.html#x555>x555</a> = SRAMNew(dims=[3],evidence$1=SRAM1[Fix[TRUE,_10,_22]])</h3>
<text><strong>Name</strong>: tmp_1<br></text>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:34:30<br></text>
<text><strong>Type</strong>: SRAM1[Fix[TRUE,_10,_22]]<br></text>
<text><strong>Aliases</strong>: 0045: x329, 0028: x31<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x574>x574</a>, <a href=IR.html#x584>x584</a>, <a href=IR.html#x634>x634</a>, <a href=IR.html#x653>x653</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x555>x555</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x653>x653</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x653>x653</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 63<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x653>x653</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 6<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: Fold()<br></text>
</li>
</ul>
<text><strong>EnableWriteBuffer</strong>: true<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x329>x329</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x584>x584</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x574>x574</a>, <a href=IR.html#x634>x634</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(2)</th>
<td>
<h3 id=x574><a href=IR.html#x574>x574</a> = SRAMBankedWrite(mem=<a href=IR.html#x555>x555</a>,data=[<a href=IR.html#x573>x573</a>],bank=[[0]],ofs=[<a href=IR.html#x773>x773</a>],enss=[[<a href=IR.html#x774>x774</a>, <a href=IR.html#x775>x775</a>, <a href=IR.html#x776>x776</a>]])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:35:43<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x579>x579</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x555}, writes={x555})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x574>x574</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x566>x566</a>, <a href=IR.html#x571>x571</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x579>x579</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x579>x579</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 70<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x579>x579</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x335>x335</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 5.2<br></text>
</td>
<td>
<h3 id=x634><a href=IR.html#x634>x634</a> = SRAMBankedWrite(mem=<a href=IR.html#x555>x555</a>,data=[<a href=IR.html#x633>x633</a>],bank=[[0]],ofs=[<a href=IR.html#x786>x786</a>],enss=[[<a href=IR.html#x787>x787</a>, <a href=IR.html#x785>x785</a>, <a href=IR.html#x788>x788</a>]])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:46:21<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x639>x639</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x555}, writes={x555})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x634>x634</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x628>x628</a>, <a href=IR.html#x631>x631</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 117<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x382>x382</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(5),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 14.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x584><a href=IR.html#x584>x584</a> = SRAMBankedRead(mem=<a href=IR.html#x555>x555</a>,bank=[[0]],ofs=[1],enss=[[]],evidence$4=Vec[Fix[TRUE,_10,_22]])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:37:42<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_10,_22]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x585>x585</a>, <a href=IR.html#x593>x593</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x555})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x584>x584</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x584>x584</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x593>x593</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x593>x593</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 75<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x593>x593</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x340>x340</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x556><a href=IR.html#x556>x556</a> = SRAMNew(dims=[3],evidence$1=SRAM1[Fix[TRUE,_10,_22]])</h3>
<text><strong>Name</strong>: tmp_2<br></text>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:34:30<br></text>
<text><strong>Type</strong>: SRAM1[Fix[TRUE,_10,_22]]<br></text>
<text><strong>Aliases</strong>: 0045: x329, 0028: x31<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x578>x578</a>, <a href=IR.html#x588>x588</a>, <a href=IR.html#x638>x638</a>, <a href=IR.html#x653>x653</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x556>x556</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x653>x653</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x653>x653</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 63<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x653>x653</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 6<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: Fold()<br></text>
</li>
</ul>
<text><strong>EnableWriteBuffer</strong>: true<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x329>x329</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x588>x588</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x578>x578</a>, <a href=IR.html#x638>x638</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(2)</th>
<td>
<h3 id=x578><a href=IR.html#x578>x578</a> = SRAMBankedWrite(mem=<a href=IR.html#x556>x556</a>,data=[<a href=IR.html#x573>x573</a>],bank=[[0]],ofs=[<a href=IR.html#x773>x773</a>],enss=[[<a href=IR.html#x774>x774</a>, <a href=IR.html#x775>x775</a>, <a href=IR.html#x776>x776</a>]])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:35:43<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x579>x579</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x556}, writes={x556})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x578>x578</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x566>x566</a>, <a href=IR.html#x571>x571</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x579>x579</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x579>x579</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 70<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x579>x579</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x335>x335</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 5.2<br></text>
</td>
<td>
<h3 id=x638><a href=IR.html#x638>x638</a> = SRAMBankedWrite(mem=<a href=IR.html#x556>x556</a>,data=[<a href=IR.html#x633>x633</a>],bank=[[0]],ofs=[<a href=IR.html#x786>x786</a>],enss=[[<a href=IR.html#x787>x787</a>, <a href=IR.html#x785>x785</a>, <a href=IR.html#x788>x788</a>]])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:46:21<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x639>x639</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x556}, writes={x556})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x638>x638</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x628>x628</a>, <a href=IR.html#x631>x631</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 117<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x382>x382</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(5),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 14.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x588><a href=IR.html#x588>x588</a> = SRAMBankedRead(mem=<a href=IR.html#x556>x556</a>,bank=[[0]],ofs=[2],enss=[[]],evidence$4=Vec[Fix[TRUE,_10,_22]])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:37:60<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_10,_22]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x589>x589</a>, <a href=IR.html#x593>x593</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x556})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x588>x588</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x588>x588</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x593>x593</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x593>x593</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 78<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x593>x593</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x343>x343</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x557><a href=IR.html#x557>x557</a> = SRAMNew(dims=[3],evidence$1=SRAM1[Fix[TRUE,_10,_22]])</h3>
<text><strong>Name</strong>: tmp_3<br></text>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:34:30<br></text>
<text><strong>Type</strong>: SRAM1[Fix[TRUE,_10,_22]]<br></text>
<text><strong>Aliases</strong>: 0045: x329, 0028: x31<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x577>x577</a>, <a href=IR.html#x628>x628</a>, <a href=IR.html#x637>x637</a>, <a href=IR.html#x653>x653</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x557>x557</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x653>x653</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x653>x653</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 63<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x653>x653</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 6<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: Fold()<br></text>
</li>
</ul>
<text><strong>EnableWriteBuffer</strong>: true<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x329>x329</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x628>x628</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x577>x577</a>, <a href=IR.html#x637>x637</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(2)</th>
<td>
<h3 id=x577><a href=IR.html#x577>x577</a> = SRAMBankedWrite(mem=<a href=IR.html#x557>x557</a>,data=[<a href=IR.html#x573>x573</a>],bank=[[0]],ofs=[<a href=IR.html#x773>x773</a>],enss=[[<a href=IR.html#x774>x774</a>, <a href=IR.html#x775>x775</a>, <a href=IR.html#x776>x776</a>]])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:35:43<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x579>x579</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x557}, writes={x557})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x577>x577</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x566>x566</a>, <a href=IR.html#x571>x571</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x579>x579</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x579>x579</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 70<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x579>x579</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x335>x335</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 5.2<br></text>
</td>
<td>
<h3 id=x637><a href=IR.html#x637>x637</a> = SRAMBankedWrite(mem=<a href=IR.html#x557>x557</a>,data=[<a href=IR.html#x633>x633</a>],bank=[[0]],ofs=[<a href=IR.html#x786>x786</a>],enss=[[<a href=IR.html#x787>x787</a>, <a href=IR.html#x785>x785</a>, <a href=IR.html#x788>x788</a>]])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:46:21<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x639>x639</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x557}, writes={x557})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x637>x637</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x628>x628</a>, <a href=IR.html#x631>x631</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 117<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x382>x382</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(5),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 14.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x628><a href=IR.html#x628>x628</a> = SRAMBankedRead(mem=<a href=IR.html#x557>x557</a>,bank=[[0]],ofs=[<a href=IR.html#b626>b626</a>],enss=[[<a href=IR.html#b627>b627</a>, <a href=IR.html#b552>b552</a>, <a href=IR.html#b543>b543</a>]],evidence$4=Vec[Fix[TRUE,_10,_22]])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:46:26<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_10,_22]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x629>x629</a>, <a href=IR.html#x639>x639</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x557})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x628>x628</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x628>x628</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 113<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x378>x378</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(5),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x558><a href=IR.html#x558>x558</a> = SRAMNew(dims=[3],evidence$1=SRAM1[Fix[TRUE,_10,_22]])</h3>
<text><strong>Name</strong>: tmp_4<br></text>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:34:30<br></text>
<text><strong>Type</strong>: SRAM1[Fix[TRUE,_10,_22]]<br></text>
<text><strong>Aliases</strong>: 0045: x329, 0028: x31<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x576>x576</a>, <a href=IR.html#x636>x636</a>, <a href=IR.html#x640>x640</a>, <a href=IR.html#x653>x653</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x558>x558</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x653>x653</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x653>x653</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 63<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x653>x653</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 7<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: Fold()<br></text>
</li>
</ul>
<text><strong>EnableWriteBuffer</strong>: true<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x329>x329</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x640>x640</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x576>x576</a>, <a href=IR.html#x636>x636</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(2)</th>
<td>
<h3 id=x576><a href=IR.html#x576>x576</a> = SRAMBankedWrite(mem=<a href=IR.html#x558>x558</a>,data=[<a href=IR.html#x573>x573</a>],bank=[[0]],ofs=[<a href=IR.html#x773>x773</a>],enss=[[<a href=IR.html#x774>x774</a>, <a href=IR.html#x775>x775</a>, <a href=IR.html#x776>x776</a>]])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:35:43<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x579>x579</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x558}, writes={x558})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x576>x576</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x566>x566</a>, <a href=IR.html#x571>x571</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x579>x579</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x579>x579</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 70<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x579>x579</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x335>x335</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 5.2<br></text>
</td>
<td>
<h3 id=x636><a href=IR.html#x636>x636</a> = SRAMBankedWrite(mem=<a href=IR.html#x558>x558</a>,data=[<a href=IR.html#x633>x633</a>],bank=[[0]],ofs=[<a href=IR.html#x786>x786</a>],enss=[[<a href=IR.html#x787>x787</a>, <a href=IR.html#x785>x785</a>, <a href=IR.html#x788>x788</a>]])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:46:21<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x639>x639</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x558}, writes={x558})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x636>x636</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x628>x628</a>, <a href=IR.html#x631>x631</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 117<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x382>x382</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(5),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 14.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x640><a href=IR.html#x640>x640</a> = SRAMBankedRead(mem=<a href=IR.html#x558>x558</a>,bank=[[0]],ofs=[<a href=IR.html#b551>b551</a>],enss=[[<a href=IR.html#b553>b553</a>, <a href=IR.html#b543>b543</a>]],evidence$4=Vec[Fix[TRUE,_10,_22]])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:49:10<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_10,_22]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x641>x641</a>, <a href=IR.html#x652>x652</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x558})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x640>x640</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x640>x640</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x652>x652</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x652>x652</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 118<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x652>x652</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x384>x384</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(6),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x580><a href=IR.html#x580>x580</a> = SRAMNew(dims=[1],evidence$1=SRAM1[Fix[TRUE,_10,_22]])</h3>
<text><strong>Name</strong>: r_0<br></text>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:36:28<br></text>
<text><strong>Type</strong>: SRAM1[Fix[TRUE,_10,_22]]<br></text>
<text><strong>Aliases</strong>: 0045: x337, 0028: x40<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x592>x592</a>, <a href=IR.html#x597>x597</a>, <a href=IR.html#x609>x609</a>, <a href=IR.html#x653>x653</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x580>x580</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x653>x653</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x653>x653</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 71<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x653>x653</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 3<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x337>x337</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x597>x597</a>, <a href=IR.html#x609>x609</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x592>x592</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x592><a href=IR.html#x592>x592</a> = SRAMBankedWrite(mem=<a href=IR.html#x580>x580</a>,data=[<a href=IR.html#x749>x749</a>],bank=[[0]],ofs=[0],enss=[[]])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:37:18<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x593>x593</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x580}, writes={x580})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x592>x592</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x588>x588</a>, <a href=IR.html#x581>x581</a>, <a href=IR.html#x584>x584</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x593>x593</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x593>x593</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 81<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x593>x593</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x346>x346</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 20.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x597><a href=IR.html#x597>x597</a> = SRAMBankedRead(mem=<a href=IR.html#x580>x580</a>,bank=[[0]],ofs=[0],enss=[[]],evidence$4=Vec[Fix[TRUE,_10,_22]])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:44:29<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_10,_22]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x598>x598</a>, <a href=IR.html#x605>x605</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x580})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x597>x597</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x597>x597</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x605>x605</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x605>x605</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 86<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x605>x605</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x351>x351</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x609><a href=IR.html#x609>x609</a> = SRAMBankedRead(mem=<a href=IR.html#x580>x580</a>,bank=[[0]],ofs=[0],enss=[[<a href=IR.html#x608>x608</a>]],evidence$4=Vec[Fix[TRUE,_10,_22]])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:44:77<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_10,_22]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x610>x610</a>, <a href=IR.html#x619>x619</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x580})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x580>x580</a>, <a href=IR.html#x608>x608</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x609>x609</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x609>x609</a>, <a href=IR.html#x608>x608</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x619>x619</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x619>x619</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 98<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x619>x619</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x362>x362</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x594><a href=IR.html#x594>x594</a> = SRAMNew(dims=[1],evidence$1=SRAM1[Fix[TRUE,_10,_22]])</h3>
<text><strong>Name</strong>: force_0<br></text>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:40:32<br></text>
<text><strong>Type</strong>: SRAM1[Fix[TRUE,_10,_22]]<br></text>
<text><strong>Aliases</strong>: 0045: x348, 0028: x50<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x622>x622</a>, <a href=IR.html#x631>x631</a>, <a href=IR.html#x653>x653</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x594>x594</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x653>x653</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x653>x653</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 82<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x653>x653</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x348>x348</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x631>x631</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x622>x622</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x622><a href=IR.html#x622>x622</a> = SRAMBankedWrite(mem=<a href=IR.html#x594>x594</a>,data=[<a href=IR.html#x621>x621</a>],bank=[[0]],ofs=[0],enss=[[]])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:44:22<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x623>x623</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x594}, writes={x594})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x622>x622</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x735>x735</a>, <a href=IR.html#x736>x736</a>, <a href=IR.html#x609>x609</a>, <a href=IR.html#x608>x608</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x623>x623</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x623>x623</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 109<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x623>x623</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x374>x374</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x631><a href=IR.html#x631>x631</a> = SRAMBankedRead(mem=<a href=IR.html#x594>x594</a>,bank=[[0]],ofs=[0],enss=[[<a href=IR.html#b627>b627</a>, <a href=IR.html#b552>b552</a>, <a href=IR.html#b543>b543</a>]],evidence$4=Vec[Fix[TRUE,_10,_22]])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:46:38<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_10,_22]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x632>x632</a>, <a href=IR.html#x639>x639</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x594})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x631>x631</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x631>x631</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x639>x639</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x639>x639</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 115<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x639>x639</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x380>x380</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x595><a href=IR.html#x595>x595</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:44:43<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0045: x349, 0028: x230<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x603>x603</a>, <a href=IR.html#x735>x735</a>, <a href=IR.html#x608>x608</a>, <a href=IR.html#x653>x653</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x595>x595</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x653>x653</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x653>x653</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 83<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x653>x653</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x349>x349</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x735>x735</a>, <a href=IR.html#x608>x608</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x603>x603</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x603><a href=IR.html#x603>x603</a> = RegWrite(mem=<a href=IR.html#x595>x595</a>,data=<a href=IR.html#x601>x601</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:44:43<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x605>x605</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x595}, writes={x595})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x595>x595</a>, <a href=IR.html#x601>x601</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x603>x603</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x597>x597</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x605>x605</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x605>x605</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 91<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x605>x605</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x356>x356</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 2.6<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x735><a href=IR.html#x735>x735</a> = RegRead(mem=<a href=IR.html#x595>x595</a>)</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:44:43<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0049: x607<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x621>x621</a>, <a href=IR.html#x653>x653</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x595})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x735>x735</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x735>x735</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x653>x653</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x621>x621</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 94<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x621>x621</a>), stage=-1, block=-1)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x360>x360</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x608><a href=IR.html#x608>x608</a> = RegRead(mem=<a href=IR.html#x595>x595</a>)</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:44:43<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x609>x609</a>, <a href=IR.html#x619>x619</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x595})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x595>x595</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x608>x608</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x608>x608</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x619>x619</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x619>x619</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 97<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x619>x619</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x361>x361</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x596><a href=IR.html#x596>x596</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:44:24<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0045: x350, 0028: x231<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x604>x604</a>, <a href=IR.html#x736>x736</a>, <a href=IR.html#x653>x653</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x596>x596</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x653>x653</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x653>x653</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 84<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x653>x653</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x350>x350</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x736>x736</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x604>x604</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x604><a href=IR.html#x604>x604</a> = RegWrite(mem=<a href=IR.html#x596>x596</a>,data=<a href=IR.html#x602>x602</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:44:24<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x605>x605</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x596}, writes={x596})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x596>x596</a>, <a href=IR.html#x602>x602</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x604>x604</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x597>x597</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x605>x605</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x605>x605</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 92<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x605>x605</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x357>x357</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 2.8<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x736><a href=IR.html#x736>x736</a> = RegRead(mem=<a href=IR.html#x596>x596</a>)</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:44:24<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0049: x606<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x621>x621</a>, <a href=IR.html#x653>x653</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x596})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x736>x736</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x736>x736</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x653>x653</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x621>x621</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 93<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x621>x621</a>), stage=-1, block=-1)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x359>x359</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x669><a href=IR.html#x669>x669</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:54:16<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0045: x397, 0028: x167<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x694>x694</a>, <a href=IR.html#x719>x719</a>, <a href=IR.html#x724>x724</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x669>x669</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x724>x724</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x724>x724</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 130<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x724>x724</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x694>x694</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x694><a href=IR.html#x694>x694</a> = StreamOutBankedWrite(mem=<a href=IR.html#x669>x669</a>,data=[<a href=IR.html#x692>x692</a>],enss=[[<a href=IR.html#x803>x803</a>]])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:54:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x698>x698</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x669}, writes={x669})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x669>x669</a>, <a href=IR.html#x692>x692</a>, <a href=IR.html#x803>x803</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x694>x694</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x698>x698</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x698>x698</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 156<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x698>x698</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x420>x420</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 4.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x670><a href=IR.html#x670>x670</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:54:16<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Fix[TRUE,_10,_22],Bit]]<br></text>
<text><strong>Aliases</strong>: 0045: x398, 0028: x168<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x716>x716</a>, <a href=IR.html#x719>x719</a>, <a href=IR.html#x724>x724</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x670>x670</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x724>x724</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x724>x724</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 131<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x724>x724</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x716>x716</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x716><a href=IR.html#x716>x716</a> = StreamOutBankedWrite(mem=<a href=IR.html#x670>x670</a>,data=[<a href=IR.html#x715>x715</a>],enss=[[<a href=IR.html#x807>x807</a>]])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:54:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x717>x717</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x670}, writes={x670})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x670>x670</a>, <a href=IR.html#x715>x715</a>, <a href=IR.html#x807>x807</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x716>x716</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x713>x713</a>, <a href=IR.html#x704>x704</a>, <a href=IR.html#x706>x706</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x717>x717</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x717>x717</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 172<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x717>x717</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x436>x436</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 4.2<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x671><a href=IR.html#x671>x671</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:54:16<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0045: x399, 0028: x169<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x719>x719</a>, <a href=IR.html#x720>x720</a>, <a href=IR.html#x724>x724</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x671>x671</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x724>x724</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x724>x724</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 132<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x724>x724</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x720>x720</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x720><a href=IR.html#x720>x720</a> = StreamInBankedRead(mem=<a href=IR.html#x671>x671</a>,enss=[[]])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:54:16<br></text>
<text><strong>Type</strong>: Vec[Bit]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x722>x722</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x671}, writes={x671})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x671>x671</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x720>x720</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x720>x720</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x722>x722</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x722>x722</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 175<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x722>x722</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x440>x440</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x676><a href=IR.html#x676>x676</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:54:16<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0045: x402, 0028: x170<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x695>x695</a>, <a href=IR.html#x704>x704</a>, <a href=IR.html#x718>x718</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x676>x676</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x718>x718</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x718>x718</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 137<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x718>x718</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x402>x402</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x704>x704</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x695>x695</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x695><a href=IR.html#x695>x695</a> = RegWrite(mem=<a href=IR.html#x676>x676</a>,data=<a href=IR.html#x683>x683</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:54:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x698>x698</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x676}, writes={x676})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x676>x676</a>, <a href=IR.html#x683>x683</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x695>x695</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x698>x698</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x698>x698</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 157<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x698>x698</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x421>x421</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 2.6<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x704><a href=IR.html#x704>x704</a> = RegRead(mem=<a href=IR.html#x676>x676</a>)</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:54:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x705>x705</a>, <a href=IR.html#x709>x709</a>, <a href=IR.html#x717>x717</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x676})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x676>x676</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x704>x704</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x704>x704</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x717>x717</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x717>x717</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 164<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x717>x717</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x428>x428</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x677><a href=IR.html#x677>x677</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:54:16<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0045: x403, 0028: x171<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x696>x696</a>, <a href=IR.html#x706>x706</a>, <a href=IR.html#x718>x718</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x677>x677</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x718>x718</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x718>x718</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 138<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x718>x718</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x403>x403</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x706>x706</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x696>x696</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x696><a href=IR.html#x696>x696</a> = RegWrite(mem=<a href=IR.html#x677>x677</a>,data=<a href=IR.html#x684>x684</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:54:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x698>x698</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x677}, writes={x677})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x677>x677</a>, <a href=IR.html#x684>x684</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x696>x696</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x698>x698</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x698>x698</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 158<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x698>x698</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x422>x422</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 3.6<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x706><a href=IR.html#x706>x706</a> = RegRead(mem=<a href=IR.html#x677>x677</a>)</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:54:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x707>x707</a>, <a href=IR.html#x717>x717</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x677})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x677>x677</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x706>x706</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x706>x706</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x717>x717</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x717>x717</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 166<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x717>x717</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x430>x430</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x678><a href=IR.html#x678>x678</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:54:16<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0045: x404, 0028: x172<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x697>x697</a>, <a href=IR.html#x737>x737</a>, <a href=IR.html#x718>x718</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x678>x678</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x718>x718</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x718>x718</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 139<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x718>x718</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x404>x404</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x737>x737</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x697>x697</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x697><a href=IR.html#x697>x697</a> = RegWrite(mem=<a href=IR.html#x678>x678</a>,data=<a href=IR.html#x687>x687</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:54:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x698>x698</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x678}, writes={x678})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x678>x678</a>, <a href=IR.html#x687>x687</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x697>x697</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x698>x698</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x698>x698</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 159<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x698>x698</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x423>x423</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 4.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x737><a href=IR.html#x737>x737</a> = RegRead(mem=<a href=IR.html#x678>x678</a>)</h3>
<text><strong>SrcCtx</strong>: ProjectTemplate.scala:54:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0049: x699<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x700>x700</a>, <a href=IR.html#x718>x718</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x678})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x737>x737</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x737>x737</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x718>x718</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x717>x717</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 160<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x717>x717</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x425>x425</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
