Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Calculator.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Calculator.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Calculator"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : Calculator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "FourBitAdderSubstractor.v" in library work
Compiling verilog file "HalfAdder.v" in library work
Module <FourBitAdderSubstractor> compiled
Compiling verilog file "FullAdder.v" in library work
Module <HalfAdder> compiled
Compiling verilog file "FourBitAdder.v" in library work
Module <FullAdder> compiled
Compiling verilog file "Division.v" in library work
Module <FourBitAdder> compiled
Compiling verilog file "Calculator.v" in library work
Module <Division> compiled
Module <Calculator> compiled
No errors in compilation
Analysis of file <"Calculator.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Calculator> in library <work>.

Analyzing hierarchy for module <Division> in library <work>.

Analyzing hierarchy for module <FourBitAdder> in library <work>.

Analyzing hierarchy for module <HalfAdder> in library <work>.

Analyzing hierarchy for module <FullAdder> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Calculator>.
Module <Calculator> is correct for synthesis.
 
Analyzing module <Division> in library <work>.
Module <Division> is correct for synthesis.
 
Analyzing module <FourBitAdder> in library <work>.
Module <FourBitAdder> is correct for synthesis.
 
Analyzing module <HalfAdder> in library <work>.
Module <HalfAdder> is correct for synthesis.
 
Analyzing module <FullAdder> in library <work>.
Module <FullAdder> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i> in unit <Division> has a constant value of 100 during circuit operation. The register is replaced by logic.

Synthesizing Unit <Division>.
    Related source file is "Division.v".
WARNING:Xst:646 - Signal <b1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <a1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <A> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <Quotient>.
    Found 8-bit register for signal <Reminder>.
    Found 4-bit adder for signal <old_A_12$addsub0000> created at line 53.
    Found 4-bit adder for signal <old_A_3$addsub0000> created at line 53.
    Found 4-bit adder for signal <old_A_6$addsub0000> created at line 53.
    Found 4-bit adder for signal <old_A_9$addsub0000> created at line 53.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   8 Adder/Subtractor(s).
Unit <Division> synthesized.


Synthesizing Unit <HalfAdder>.
    Related source file is "HalfAdder.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit xor2 for signal <s>.
Unit <HalfAdder> synthesized.


Synthesizing Unit <FullAdder>.
    Related source file is "FullAdder.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit xor2 for signal <s>.
    Found 1-bit xor2 for signal <cout$xor0000> created at line 33.
Unit <FullAdder> synthesized.


Synthesizing Unit <FourBitAdder>.
    Related source file is "FourBitAdder.v".
Unit <FourBitAdder> synthesized.


Synthesizing Unit <Calculator>.
    Related source file is "Calculator.v".
WARNING:Xst:646 - Signal <cout> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addition> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Reminder> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4x4-bit multiplier for signal <multiplication>.
    Found 6-bit subtractor for signal <substraction$sub0000> created at line 42.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
Unit <Calculator> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 4x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 9
 4-bit adder                                           : 4
 4-bit subtractor                                      : 4
 6-bit subtractor                                      : 1
# Registers                                            : 2
 8-bit register                                        : 2
# Xors                                                 : 7
 1-bit xor2                                            : 7

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <Quotient_4> in Unit <b1> is equivalent to the following 3 FFs/Latches, which will be removed : <Quotient_5> <Quotient_6> <Quotient_7> 

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 4x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 9
 3-bit adder                                           : 3
 4-bit adder                                           : 1
 4-bit subtractor                                      : 4
 6-bit subtractor                                      : 1
# Registers                                            : 16
 Flip-Flops                                            : 16
# Xors                                                 : 7
 1-bit xor2                                            : 7

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <Reminder_4> has a constant value of 0 in block <Division>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Reminder_5> has a constant value of 0 in block <Division>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Reminder_6> has a constant value of 0 in block <Division>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Reminder_7> has a constant value of 0 in block <Division>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Quotient_4> in Unit <Division> is equivalent to the following 3 FFs/Latches, which will be removed : <Quotient_5> <Quotient_6> <Quotient_7> 

Optimizing unit <Calculator> ...

Optimizing unit <Division> ...
WARNING:Xst:2677 - Node <b1/Reminder_3> of sequential type is unconnected in block <Calculator>.
WARNING:Xst:2677 - Node <b1/Reminder_2> of sequential type is unconnected in block <Calculator>.
WARNING:Xst:2677 - Node <b1/Reminder_1> of sequential type is unconnected in block <Calculator>.
WARNING:Xst:2677 - Node <b1/Reminder_0> of sequential type is unconnected in block <Calculator>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Calculator, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 5
 Flip-Flops                                            : 5

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Calculator.ngr
Top Level Output File Name         : Calculator
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 19

Cell Usage :
# BELS                             : 66
#      GND                         : 1
#      LUT2                        : 8
#      LUT3                        : 21
#      LUT4                        : 29
#      MUXF5                       : 7
# FlipFlops/Latches                : 5
#      FDS                         : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 10
#      OBUF                        : 8
# MULTs                            : 1
#      MULT18X18SIO                : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                       33  out of    960     3%  
 Number of Slice Flip Flops:              5  out of   1920     0%  
 Number of 4 input LUTs:                 58  out of   1920     3%  
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of     83    22%  
 Number of MULT18X18SIOs:                 1  out of      4    25%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 5     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: 15.241ns
   Maximum output required time after clock: 6.281ns
   Maximum combinational path delay: 10.636ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 875 / 9
-------------------------------------------------------------------------
Offset:              15.241ns (Levels of Logic = 14)
  Source:            sw<0> (PAD)
  Destination:       b1/Quotient_0 (FF)
  Destination Clock: clk rising

  Data Path: sw<0> to b1/Quotient_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   1.106   1.111  sw_0_IBUF (sw_0_IBUF)
     LUT3:I0->O            2   0.612   0.410  b1/Msub__old_A_2_cy<1>11 (b1/Msub__old_A_2_cy<1>)
     LUT3:I2->O            2   0.612   0.410  b1/Msub__old_A_2_xor<3>11 (b1/_old_A_2<3>)
     LUT3:I2->O            2   0.612   0.449  b1/_old_A_3<0>1 (b1/_old_A_3<0>)
     LUT4:I1->O            3   0.612   0.481  b1/Msub__old_A_5_cy<1>11 (b1/Msub__old_A_5_cy<1>)
     LUT4:I2->O            4   0.612   0.529  b1/Msub__old_A_5_xor<3>11 (b1/_old_A_5<3>)
     LUT3:I2->O            2   0.612   0.449  b1/_old_A_6<0>1 (b1/_old_A_6<0>)
     LUT4:I1->O            2   0.612   0.410  b1/Msub__old_A_8_cy<1>11 (b1/Msub__old_A_8_cy<1>)
     LUT4:I2->O            2   0.612   0.532  b1/Msub__old_A_8_xor<3>11_SW0 (N30)
     LUT4:I0->O            4   0.612   0.651  b1/Msub__old_A_8_xor<3>11 (b1/_old_A_8<3>)
     LUT4:I0->O            1   0.612   0.000  b1/Msub__old_A_11_cy<1>111 (b1/Msub__old_A_11_cy<1>11)
     MUXF5:I1->O           1   0.278   0.387  b1/Msub__old_A_11_cy<1>11_f5 (b1/Msub__old_A_11_cy<1>)
     LUT4:I2->O            1   0.612   0.426  b1/Quotient_mux00001_SW0 (N28)
     LUT4:I1->O            1   0.612   0.000  b1/Quotient_mux00001 (b1/Quotient_mux0000)
     FDS:D                     0.268          b1/Quotient_0
    ----------------------------------------
    Total                     15.241ns (8.996ns logic, 6.245ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 12 / 8
-------------------------------------------------------------------------
Offset:              6.281ns (Levels of Logic = 3)
  Source:            b1/Quotient_4 (FF)
  Destination:       led<7> (PAD)
  Source Clock:      clk rising

  Data Path: b1/Quotient_4 to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.514   0.449  b1/Quotient_4 (b1/Quotient_4)
     LUT4:I1->O            4   0.612   0.568  led<5>1_SW1 (N3)
     LUT3:I1->O            1   0.612   0.357  led<5>1 (led_5_OBUF)
     OBUF:I->O                 3.169          led_5_OBUF (led<5>)
    ----------------------------------------
    Total                      6.281ns (4.907ns logic, 1.374ns route)
                                       (78.1% logic, 21.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 188 / 8
-------------------------------------------------------------------------
Delay:               10.636ns (Levels of Logic = 4)
  Source:            sw<1> (PAD)
  Destination:       led<7> (PAD)

  Data Path: sw<1> to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   1.106   1.022  sw_1_IBUF (sw_1_IBUF)
     MULT18X18SIO:B1->P7    1   3.861   0.509  Mmult_multiplication (multiplication<7>)
     LUT3:I0->O            1   0.612   0.357  led<7>1 (led_7_OBUF)
     OBUF:I->O                 3.169          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                     10.636ns (8.748ns logic, 1.888ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.30 secs
 
--> 

Total memory usage is 4513628 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :    3 (   0 filtered)

