<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p18" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_18{left:566px;bottom:1140px;letter-spacing:-0.14px;}
#t2_18{left:592px;bottom:1140px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3_18{left:82px;bottom:81px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t4_18{left:837px;bottom:81px;letter-spacing:-0.16px;}
#t5_18{left:83px;bottom:677px;letter-spacing:0.17px;}
#t6_18{left:123px;bottom:677px;letter-spacing:0.15px;word-spacing:0.03px;}
#t7_18{left:138px;bottom:635px;letter-spacing:0.09px;}
#t8_18{left:670px;bottom:635px;letter-spacing:0.11px;word-spacing:-0.06px;}
#t9_18{left:727px;bottom:635px;}
#ta_18{left:109px;bottom:1027px;letter-spacing:-0.14px;}
#tb_18{left:242px;bottom:1027px;letter-spacing:-0.11px;word-spacing:-0.49px;}
#tc_18{left:242px;bottom:1010px;letter-spacing:-0.11px;word-spacing:0.01px;}
#td_18{left:242px;bottom:993px;letter-spacing:-0.11px;}
#te_18{left:242px;bottom:976px;letter-spacing:-0.14px;word-spacing:0.02px;}
#tf_18{left:242px;bottom:943px;letter-spacing:-0.11px;word-spacing:-0.33px;}
#tg_18{left:460px;bottom:943px;letter-spacing:-0.14px;}
#th_18{left:581px;bottom:943px;letter-spacing:-0.13px;word-spacing:-0.29px;}
#ti_18{left:242px;bottom:926px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tj_18{left:242px;bottom:909px;letter-spacing:-0.12px;word-spacing:0.07px;}
#tk_18{left:308px;bottom:909px;letter-spacing:-0.14px;}
#tl_18{left:424px;bottom:909px;letter-spacing:-0.1px;}
#tm_18{left:617px;bottom:909px;letter-spacing:-0.11px;}
#tn_18{left:654px;bottom:909px;letter-spacing:-0.13px;word-spacing:0.06px;}
#to_18{left:242px;bottom:892px;letter-spacing:-0.1px;}
#tp_18{left:242px;bottom:858px;letter-spacing:-0.14px;}
#tq_18{left:315px;bottom:858px;letter-spacing:-0.14px;}
#tr_18{left:437px;bottom:858px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ts_18{left:630px;bottom:858px;letter-spacing:-0.11px;}
#tt_18{left:667px;bottom:858px;letter-spacing:-0.21px;}
#tu_18{left:99px;bottom:834px;letter-spacing:-0.12px;}
#tv_18{left:146px;bottom:817px;letter-spacing:-0.12px;}
#tw_18{left:242px;bottom:834px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tx_18{left:242px;bottom:817px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#ty_18{left:440px;bottom:817px;letter-spacing:-0.13px;}
#tz_18{left:490px;bottom:817px;letter-spacing:-0.1px;}
#t10_18{left:660px;bottom:817px;letter-spacing:-0.09px;}
#t11_18{left:693px;bottom:817px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t12_18{left:242px;bottom:800px;letter-spacing:-0.11px;word-spacing:-0.35px;}
#t13_18{left:242px;bottom:784px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t14_18{left:99px;bottom:759px;letter-spacing:-0.12px;}
#t15_18{left:123px;bottom:742px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#t16_18{left:242px;bottom:759px;letter-spacing:-0.12px;word-spacing:-0.16px;}
#t17_18{left:242px;bottom:742px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t18_18{left:242px;bottom:726px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t19_18{left:308px;bottom:611px;letter-spacing:0.09px;word-spacing:0.03px;}
#t1a_18{left:133px;bottom:582px;letter-spacing:-0.13px;}
#t1b_18{left:141px;bottom:565px;letter-spacing:-0.14px;}
#t1c_18{left:293px;bottom:565px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t1d_18{left:594px;bottom:565px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1e_18{left:156px;bottom:538px;letter-spacing:-0.18px;}
#t1f_18{left:228px;bottom:538px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t1g_18{left:228px;bottom:521px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1h_18{left:228px;bottom:504px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#t1i_18{left:228px;bottom:470px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t1j_18{left:228px;bottom:454px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1k_18{left:228px;bottom:437px;letter-spacing:-0.18px;}
#t1l_18{left:313px;bottom:437px;letter-spacing:-0.24px;}
#t1m_18{left:164px;bottom:412px;}
#t1n_18{left:228px;bottom:412px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1o_18{left:228px;bottom:396px;letter-spacing:-0.13px;}
#t1p_18{left:228px;bottom:362px;letter-spacing:-0.16px;word-spacing:0.05px;}
#t1q_18{left:228px;bottom:345px;letter-spacing:-0.17px;word-spacing:0.09px;}
#t1r_18{left:228px;bottom:328px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1s_18{left:228px;bottom:312px;letter-spacing:-0.2px;word-spacing:0.11px;}
#t1t_18{left:228px;bottom:295px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1u_18{left:228px;bottom:278px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t1v_18{left:228px;bottom:261px;letter-spacing:-0.1px;}
#t1w_18{left:228px;bottom:244px;letter-spacing:-0.1px;word-spacing:-0.4px;}
#t1x_18{left:228px;bottom:228px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1y_18{left:228px;bottom:211px;letter-spacing:-0.11px;}
#t1z_18{left:228px;bottom:194px;letter-spacing:-0.12px;}
#t20_18{left:228px;bottom:160px;letter-spacing:-0.16px;word-spacing:0.04px;}
#t21_18{left:228px;bottom:143px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t22_18{left:228px;bottom:127px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t23_18{left:521px;bottom:412px;letter-spacing:-0.12px;}
#t24_18{left:521px;bottom:396px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t25_18{left:521px;bottom:379px;letter-spacing:-0.15px;word-spacing:0.05px;}
#t26_18{left:521px;bottom:362px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t27_18{left:521px;bottom:345px;letter-spacing:-0.14px;word-spacing:-0.02px;}
#t28_18{left:521px;bottom:312px;letter-spacing:-0.16px;word-spacing:0.09px;}
#t29_18{left:521px;bottom:295px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t2a_18{left:714px;bottom:295px;letter-spacing:-0.16px;}
#t2b_18{left:521px;bottom:278px;letter-spacing:-0.18px;}
#t2c_18{left:562px;bottom:278px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2d_18{left:521px;bottom:261px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t2e_18{left:521px;bottom:244px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t2f_18{left:204px;bottom:1083px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2g_18{left:140px;bottom:1054px;letter-spacing:-0.15px;}
#t2h_18{left:514px;bottom:1054px;letter-spacing:-0.15px;}

.s1_18{font-size:14px;font-family:Helvetica-Bold_7mg;color:#000;}
.s2_18{font-size:14px;font-family:Helvetica_av;color:#000;}
.s3_18{font-size:21px;font-family:Helvetica-Bold_7mg;color:#000;}
.s4_18{font-size:15px;font-family:Times-Roman_au;color:#000;}
.s5_18{font-size:15px;font-family:Times-Roman_au;color:#00F;}
.s6_18{font-size:14px;font-family:Times-Roman_au;color:#000;}
.s7_18{font-size:14px;font-family:Times-Bold_7mf;color:#000;}
.s8_18{font-size:14px;font-family:Times-Italic_ay;color:#000;}
.s9_18{font-size:15px;font-family:Helvetica-Bold_7mg;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts18" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_7mg;
	src: url("fonts/Helvetica-Bold_7mg.woff") format("woff");
}

@font-face {
	font-family: Helvetica_av;
	src: url("fonts/Helvetica_av.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_7mf;
	src: url("fonts/Times-Bold_7mf.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_ay;
	src: url("fonts/Times-Italic_ay.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_au;
	src: url("fonts/Times-Roman_au.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg18Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg18" style="-webkit-user-select: none;"><object width="935" height="1210" data="18/18.svg" type="image/svg+xml" id="pdf18" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_18" class="t s1_18">1.4 </span><span id="t2_18" class="t s1_18">Notation for Register Field Accessibility </span>
<span id="t3_18" class="t s2_18">MIPS® Architecture For Programmers Volume I-A: Introduction to the MIPS64® Architecture, Revision 6.01 </span><span id="t4_18" class="t s2_18">18 </span>
<span id="t5_18" class="t s3_18">1.4 </span><span id="t6_18" class="t s3_18">Notation for Register Field Accessibility </span>
<span id="t7_18" class="t s4_18">In this document, the read/write properties of register fields use the notations shown in </span><span id="t8_18" class="t s5_18">Table 1.2</span><span id="t9_18" class="t s4_18">. </span>
<span id="ta_18" class="t s6_18">FP32RegistersMode </span><span id="tb_18" class="t s6_18">Indicates whether the FPU has 32-bit or 64-bit floating point registers (FPRs). In MIPS32 Release 1, the FPU </span>
<span id="tc_18" class="t s6_18">has 32, 32-bit FPRs, in which 64-bit data types are stored in even-odd pairs of FPRs. In MIPS64, (and </span>
<span id="td_18" class="t s6_18">optionally in MIPS32 Release 2 and Release 3) the FPU has 32 64-bit FPRs in which 64-bit data types are </span>
<span id="te_18" class="t s6_18">stored in any FPR. </span>
<span id="tf_18" class="t s6_18">In MIPS32 Release 1 implementations, </span><span id="tg_18" class="t s7_18">FP32RegistersMode </span><span id="th_18" class="t s6_18">is always a 0. MIPS64 implementations have a </span>
<span id="ti_18" class="t s6_18">compatibility mode in which the processor references the FPRs as if it were a MIPS32 implementation. In </span>
<span id="tj_18" class="t s6_18">such a case </span><span id="tk_18" class="t s7_18">FP32RegisterMode </span><span id="tl_18" class="t s6_18">is computed from the FR bit in the </span><span id="tm_18" class="t s8_18">Status </span><span id="tn_18" class="t s6_18">register. If this bit is a 0, the pro- </span>
<span id="to_18" class="t s6_18">cessor operates as if it had 32, 32-bit FPRs. If this bit is a 1, the processor operates with 32 64-bit FPRs. </span>
<span id="tp_18" class="t s6_18">The value of </span><span id="tq_18" class="t s7_18">FP32RegistersMode </span><span id="tr_18" class="t s6_18">is computed from the FR bit in the </span><span id="ts_18" class="t s8_18">Status </span><span id="tt_18" class="t s6_18">register. </span>
<span id="tu_18" class="t s6_18">InstructionInBranchDe- </span>
<span id="tv_18" class="t s6_18">laySlot </span>
<span id="tw_18" class="t s6_18">Indicates whether the instruction at the Program Counter address was executed in the delay slot of a branch </span>
<span id="tx_18" class="t s6_18">or jump. This condition reflects the </span><span id="ty_18" class="t s8_18">dynamic </span><span id="tz_18" class="t s6_18">state of the instruction, not the </span><span id="t10_18" class="t s8_18">static </span><span id="t11_18" class="t s6_18">state. That is, the value is </span>
<span id="t12_18" class="t s6_18">false if a branch or jump occurs to an instruction whose PC immediately follows a branch or jump, but which </span>
<span id="t13_18" class="t s6_18">is not executed in the delay slot of a branch or jump. </span>
<span id="t14_18" class="t s6_18">SignalException(excep- </span>
<span id="t15_18" class="t s6_18">tion, argument) </span>
<span id="t16_18" class="t s6_18">Causes an exception to be signaled, using the exception parameter as the type of exception and the argument </span>
<span id="t17_18" class="t s6_18">parameter as an exception-specific argument). Control does not return from this pseudocode function—the </span>
<span id="t18_18" class="t s6_18">exception is signaled at the point of the call. </span>
<span id="t19_18" class="t s9_18">Table 1.2 Read/Write Register Field Notation </span>
<span id="t1a_18" class="t s1_18">Read/Write </span>
<span id="t1b_18" class="t s1_18">Notation </span><span id="t1c_18" class="t s1_18">Hardware Interpretation </span><span id="t1d_18" class="t s1_18">Software Interpretation </span>
<span id="t1e_18" class="t s6_18">R/W </span><span id="t1f_18" class="t s6_18">A field in which all bits are readable and writable by software and, potentially, by hardware. </span>
<span id="t1g_18" class="t s6_18">Hardware updates of this field are visible by software read. Software updates of this field are visible by </span>
<span id="t1h_18" class="t s6_18">hardware read. </span>
<span id="t1i_18" class="t s6_18">If the Reset State of this field is ‘‘Undefined’’, either software or hardware must initialize the value before </span>
<span id="t1j_18" class="t s6_18">the first read will return a predictable value. This should not be confused with the formal definition of </span>
<span id="t1k_18" class="t s7_18">UNDEFINED </span><span id="t1l_18" class="t s6_18">behavior. </span>
<span id="t1m_18" class="t s6_18">R </span><span id="t1n_18" class="t s6_18">A field which is either static or is updated only by </span>
<span id="t1o_18" class="t s6_18">hardware. </span>
<span id="t1p_18" class="t s6_18">If the Reset State of this field is either ‘‘0’’, ‘‘Pre- </span>
<span id="t1q_18" class="t s6_18">set’’, or ‘‘Externally Set’’, hardware initializes this </span>
<span id="t1r_18" class="t s6_18">field to zero or to the appropriate state, respec- </span>
<span id="t1s_18" class="t s6_18">tively, on power-up. The term ‘‘Preset’’ is used to </span>
<span id="t1t_18" class="t s6_18">suggest that the processor establishes the appropri- </span>
<span id="t1u_18" class="t s6_18">ate state, whereas the term ‘‘Externally Set’’ is used </span>
<span id="t1v_18" class="t s6_18">to suggest that the state is established via an exter- </span>
<span id="t1w_18" class="t s6_18">nal source (e.g., personality pins or initialization bit </span>
<span id="t1x_18" class="t s6_18">stream). These terms are suggestions only, and are </span>
<span id="t1y_18" class="t s6_18">not intended to act as a requirement on the imple- </span>
<span id="t1z_18" class="t s6_18">mentation. </span>
<span id="t20_18" class="t s6_18">If the Reset State of this field is ‘‘Undefined’’, </span>
<span id="t21_18" class="t s6_18">hardware updates this field only under those condi- </span>
<span id="t22_18" class="t s6_18">tions specified in the description of the field. </span>
<span id="t23_18" class="t s6_18">A field to which the value written by software is </span>
<span id="t24_18" class="t s6_18">ignored by hardware. Software may write any value </span>
<span id="t25_18" class="t s6_18">to this field without affecting hardware behavior. </span>
<span id="t26_18" class="t s6_18">Software reads of this field return the last value </span>
<span id="t27_18" class="t s6_18">updated by hardware. </span>
<span id="t28_18" class="t s6_18">If the Reset State of this field is ‘‘Undefined’’, soft- </span>
<span id="t29_18" class="t s6_18">ware reads of this field result in an </span><span id="t2a_18" class="t s7_18">UNPREDICT- </span>
<span id="t2b_18" class="t s7_18">ABLE </span><span id="t2c_18" class="t s6_18">value except after a hardware update done </span>
<span id="t2d_18" class="t s6_18">under the conditions specified in the description of </span>
<span id="t2e_18" class="t s6_18">the field. </span>
<span id="t2f_18" class="t s9_18">Table 1.1 Symbols Used in Instruction Operation Statements (Continued) </span>
<span id="t2g_18" class="t s1_18">Symbol </span><span id="t2h_18" class="t s1_18">Meaning </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
