<def f='llvm/llvm/include/llvm/ADT/APInt.h' l='824' ll='832' type='llvm::APInt &amp; llvm::APInt::operator&amp;=(uint64_t RHS)'/>
<use f='llvm/llvm/include/llvm/ADT/APInt.h' l='2058' u='c' c='_ZN4llvmanENS_5APIntEm'/>
<use f='llvm/llvm/include/llvm/ADT/APInt.h' l='2063' u='c' c='_ZN4llvmanEmNS_5APIntE'/>
<doc f='llvm/llvm/include/llvm/ADT/APInt.h' l='819'>/// Bitwise AND assignment operator.
  ///
  /// Performs a bitwise AND operation on this APInt and RHS. RHS is
  /// logically zero-extended or truncated to match the bit-width of
  /// the LHS.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstCombineIntrinsic.cpp' l='967' u='c' c='_ZL37simplifyAMDGCNMemoryIntrinsicDemandedRN4llvm12InstCombinerERNS_13IntrinsicInstENS_5APIntEi'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstCombineIntrinsic.cpp' l='984' u='c' c='_ZL37simplifyAMDGCNMemoryIntrinsicDemandedRN4llvm12InstCombinerERNS_13IntrinsicInstENS_5APIntEi'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='4567' u='c' c='_ZNK4llvm12PPCInstrInfo12simplifyToLIERNS_12MachineInstrES2_jPPS1_'/>
