Protel Design System Design Rule Check
PCB File : E:\Downloads\STM32F4\STM32F446RE_REG\27.1-STM32F401CCU6_NRF24L01_TX\PCB\TX_NRF24\PCB.PcbDoc
Date     : 5/21/2023
Time     : 1:55:13 PM

WARNING: Unplated multi-layer pad(s) detected
   Pad J9-1(95.397mm,77.724mm) on Multi-Layer on Net GND
   Pad J3-1(54.523mm,37.211mm) on Multi-Layer on Net GND
   Pad J4-1(54.376mm,29.21mm) on Multi-Layer on Net GND
   Pad J5-1(113.558mm,20.701mm) on Multi-Layer on Net GND
   Pad J6-1(106.172mm,27.96mm) on Multi-Layer on Net GND
   Pad J7-1(95.397mm,67.056mm) on Multi-Layer on Net GND
   Pad J8-1(95.417mm,72.263mm) on Multi-Layer on Net GND
   Pad LM1-1(136.652mm,87.935mm) on Multi-Layer on Net Net*1_1
   Pad *1-1(154.813mm,93.345mm) on Multi-Layer on Net Net*1_1
   Pad *1-2(154.813mm,90.845mm) on Multi-Layer on Net BAT
   Pad *2-1(154.94mm,84.669mm) on Multi-Layer on Net BAT
   Pad *2-2(154.94mm,82.169mm) on Multi-Layer on Net GND
   Pad LM2-1(37.846mm,86.919mm) on Multi-Layer on Net Net*1_1

Processing Rule : Clearance Constraint (Gap=0.4mm) (All),(All)
   Violation between Clearance Constraint: (0.302mm < 0.4mm) Between Pad LM1-1(136.652mm,87.935mm) on Multi-Layer And Pad LM1-2(136.652mm,86.233mm) on Multi-Layer 
   Violation between Clearance Constraint: (0.302mm < 0.4mm) Between Pad LM1-2(136.652mm,86.233mm) on Multi-Layer And Pad LM1-3(136.652mm,84.531mm) on Multi-Layer 
   Violation between Clearance Constraint: (0.302mm < 0.4mm) Between Pad LM1-3(136.652mm,84.531mm) on Multi-Layer And Pad LM1-4(136.652mm,82.829mm) on Multi-Layer 
   Violation between Clearance Constraint: (0.302mm < 0.4mm) Between Pad LM1-4(136.652mm,82.829mm) on Multi-Layer And Pad LM1-5(136.652mm,81.127mm) on Multi-Layer 
   Violation between Clearance Constraint: (0.302mm < 0.4mm) Between Pad LM2-1(37.846mm,86.919mm) on Multi-Layer And Pad LM2-2(37.846mm,85.217mm) on Multi-Layer 
   Violation between Clearance Constraint: (0.302mm < 0.4mm) Between Pad LM2-2(37.846mm,85.217mm) on Multi-Layer And Pad LM2-3(37.846mm,83.515mm) on Multi-Layer 
   Violation between Clearance Constraint: (0.302mm < 0.4mm) Between Pad LM2-3(37.846mm,83.515mm) on Multi-Layer And Pad LM2-4(37.846mm,81.813mm) on Multi-Layer 
   Violation between Clearance Constraint: (0.302mm < 0.4mm) Between Pad LM2-4(37.846mm,81.813mm) on Multi-Layer And Pad LM2-5(37.846mm,80.111mm) on Multi-Layer 
Rule Violations :8

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint:  
   Violation between Un-Routed Net Constraint: Net GND Between Pad R12-1(96.774mm,29.952mm) on Multi-Layer And Track (106.172mm,27.96mm)(106.817mm,27.96mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Pad R16-2(107.442mm,72.41mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Track (54.376mm,29.291mm)(54.523mm,29.438mm) on Bottom Layer And Pad R4-1(62.992mm,30.206mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Track (106.172mm,27.96mm)(106.817mm,27.96mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Track (136.652mm,87.935mm)(143.05mm,87.935mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Track (143.05mm,87.935mm)(144.145mm,86.84mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Track (145.316mm,82.169mm)(154.94mm,82.169mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Track (37.846mm,86.919mm)(45.006mm,86.919mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Track (46.355mm,45.379mm)(54.523mm,37.211mm) on Top Layer And Track (54.523mm,29.438mm)(54.523mm,37.211mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Track (93.822mm,76.149mm)(95.397mm,77.724mm) on Bottom Layer And Track (93.314mm,79.807mm)(95.397mm,77.724mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Track (93.822mm,72.263mm)(93.822mm,75.026mm) on Top Layer And Track (93.822mm,75.026mm)(93.822mm,76.149mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Track (95.397mm,67.056mm)(95.407mm,67.066mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (93.822mm,72.263mm) from Top Layer to Bottom Layer And Track (95.417mm,71.438mm)(95.417mm,72.263mm) on Top Layer 
Rule Violations :14

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.2mm) (Max=1mm) (Preferred=0.5mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad J3-1(54.523mm,37.211mm) on Multi-Layer And Pad J3-2(55.773mm,37.211mm) on Multi-Layer [Top Solder] Mask Sliver [0.247mm] / [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad J3-2(55.773mm,37.211mm) on Multi-Layer And Pad J3-3(57.023mm,37.211mm) on Multi-Layer [Top Solder] Mask Sliver [0.247mm] / [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad J4-1(54.376mm,29.21mm) on Multi-Layer And Pad J4-2(55.626mm,29.21mm) on Multi-Layer [Top Solder] Mask Sliver [0.247mm] / [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad J4-2(55.626mm,29.21mm) on Multi-Layer And Pad J4-3(56.876mm,29.21mm) on Multi-Layer [Top Solder] Mask Sliver [0.247mm] / [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad J5-1(113.558mm,20.701mm) on Multi-Layer And Pad J5-2(114.808mm,20.701mm) on Multi-Layer [Top Solder] Mask Sliver [0.247mm] / [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad J5-2(114.808mm,20.701mm) on Multi-Layer And Pad J5-3(116.058mm,20.701mm) on Multi-Layer [Top Solder] Mask Sliver [0.247mm] / [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad J6-1(106.172mm,27.96mm) on Multi-Layer And Pad J6-2(106.172mm,29.21mm) on Multi-Layer [Top Solder] Mask Sliver [0.247mm] / [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad J6-2(106.172mm,29.21mm) on Multi-Layer And Pad J6-3(106.172mm,30.46mm) on Multi-Layer [Top Solder] Mask Sliver [0.247mm] / [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad J7-1(95.397mm,67.056mm) on Multi-Layer And Pad J7-2(96.647mm,67.056mm) on Multi-Layer [Top Solder] Mask Sliver [0.247mm] / [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad J7-2(96.647mm,67.056mm) on Multi-Layer And Pad J7-3(97.897mm,67.056mm) on Multi-Layer [Top Solder] Mask Sliver [0.247mm] / [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad J8-1(95.417mm,72.263mm) on Multi-Layer And Pad J8-2(96.667mm,72.263mm) on Multi-Layer [Top Solder] Mask Sliver [0.247mm] / [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad J8-2(96.667mm,72.263mm) on Multi-Layer And Pad J8-3(97.917mm,72.263mm) on Multi-Layer [Top Solder] Mask Sliver [0.247mm] / [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad J9-1(95.397mm,77.724mm) on Multi-Layer And Pad J9-2(96.647mm,77.724mm) on Multi-Layer [Top Solder] Mask Sliver [0.247mm] / [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad J9-2(96.647mm,77.724mm) on Multi-Layer And Pad J9-3(97.897mm,77.724mm) on Multi-Layer [Top Solder] Mask Sliver [0.247mm] / [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.099mm < 0.254mm) Between Pad LM1-1(136.652mm,87.935mm) on Multi-Layer And Pad LM1-2(136.652mm,86.233mm) on Multi-Layer [Top Solder] Mask Sliver [0.099mm] / [Bottom Solder] Mask Sliver [0.099mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.099mm < 0.254mm) Between Pad LM1-2(136.652mm,86.233mm) on Multi-Layer And Pad LM1-3(136.652mm,84.531mm) on Multi-Layer [Top Solder] Mask Sliver [0.099mm] / [Bottom Solder] Mask Sliver [0.099mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.099mm < 0.254mm) Between Pad LM1-3(136.652mm,84.531mm) on Multi-Layer And Pad LM1-4(136.652mm,82.829mm) on Multi-Layer [Top Solder] Mask Sliver [0.099mm] / [Bottom Solder] Mask Sliver [0.099mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.099mm < 0.254mm) Between Pad LM1-4(136.652mm,82.829mm) on Multi-Layer And Pad LM1-5(136.652mm,81.127mm) on Multi-Layer [Top Solder] Mask Sliver [0.099mm] / [Bottom Solder] Mask Sliver [0.099mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.099mm < 0.254mm) Between Pad LM2-1(37.846mm,86.919mm) on Multi-Layer And Pad LM2-2(37.846mm,85.217mm) on Multi-Layer [Top Solder] Mask Sliver [0.099mm] / [Bottom Solder] Mask Sliver [0.099mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.099mm < 0.254mm) Between Pad LM2-2(37.846mm,85.217mm) on Multi-Layer And Pad LM2-3(37.846mm,83.515mm) on Multi-Layer [Top Solder] Mask Sliver [0.099mm] / [Bottom Solder] Mask Sliver [0.099mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.099mm < 0.254mm) Between Pad LM2-3(37.846mm,83.515mm) on Multi-Layer And Pad LM2-4(37.846mm,81.813mm) on Multi-Layer [Top Solder] Mask Sliver [0.099mm] / [Bottom Solder] Mask Sliver [0.099mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.099mm < 0.254mm) Between Pad LM2-4(37.846mm,81.813mm) on Multi-Layer And Pad LM2-5(37.846mm,80.111mm) on Multi-Layer [Top Solder] Mask Sliver [0.099mm] / [Bottom Solder] Mask Sliver [0.099mm]
Rule Violations :22

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (106.045mm,43.917mm) on Top Overlay And Pad C12-1(106.045mm,43.942mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (106.045mm,46.482mm) on Top Overlay And Pad C12-2(106.045mm,46.482mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (106.172mm,53.823mm) on Top Overlay And Pad C10-1(106.172mm,53.848mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (106.172mm,56.388mm) on Top Overlay And Pad C10-2(106.172mm,56.388mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Arc (11.303mm,83.185mm) on Top Overlay And Pad LED2-1(11.303mm,81.915mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Arc (111.76mm,82.169mm) on Top Overlay And Pad LED1-1(113.03mm,82.169mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (115.57mm,-18.415mm) on Top Overlay And Pad C13-2(115.57mm,-18.415mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (115.57mm,-20.98mm) on Top Overlay And Pad C13-1(115.57mm,-20.955mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (115.57mm,-3.556mm) on Top Overlay And Pad C11-2(115.57mm,-3.556mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (115.57mm,-6.121mm) on Top Overlay And Pad C11-1(115.57mm,-6.096mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (126.238mm,20.828mm) on Top Overlay And Pad C14-2(126.238mm,20.828mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (128.803mm,20.828mm) on Top Overlay And Pad C14-1(128.778mm,20.828mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (129.159mm,83.312mm) on Top Overlay And Pad L1-2(129.159mm,81.407mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (129.159mm,83.947mm) on Top Overlay And Pad L1-1(129.159mm,86.487mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (129.159mm,83.947mm) on Top Overlay And Pad L1-2(129.159mm,81.407mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (129.159mm,84.582mm) on Top Overlay And Pad L1-1(129.159mm,86.487mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (136.017mm,20.828mm) on Top Overlay And Pad C16-2(136.017mm,20.828mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (136.652mm,89.185mm) on Top Overlay And Pad LM1-1(136.652mm,87.935mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (138.582mm,20.828mm) on Top Overlay And Pad C16-1(138.557mm,20.828mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (16.637mm,13.818mm) on Top Overlay And Pad C6-1(16.637mm,13.843mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (16.637mm,16.383mm) on Top Overlay And Pad C6-2(16.637mm,16.383mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (30.226mm,82.296mm) on Top Overlay And Pad L2-2(30.226mm,80.391mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (30.226mm,82.931mm) on Top Overlay And Pad L2-1(30.226mm,85.471mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (30.226mm,82.931mm) on Top Overlay And Pad L2-2(30.226mm,80.391mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (30.226mm,83.566mm) on Top Overlay And Pad L2-1(30.226mm,85.471mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (32.258mm,-11.176mm) on Top Overlay And Pad C7-2(32.258mm,-11.176mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (32.258mm,-13.741mm) on Top Overlay And Pad C7-1(32.258mm,-13.716mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (37.846mm,88.169mm) on Top Overlay And Pad LM2-1(37.846mm,86.919mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (38.1mm,13.818mm) on Top Overlay And Pad C8-1(38.1mm,13.843mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (38.1mm,16.383mm) on Top Overlay And Pad C8-2(38.1mm,16.383mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (43.815mm,-18.923mm) on Top Overlay And Pad C5-2(43.815mm,-18.923mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (43.815mm,-21.488mm) on Top Overlay And Pad C5-1(43.815mm,-21.463mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (53.34mm,53.696mm) on Top Overlay And Pad C2-1(53.34mm,53.721mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (53.34mm,56.261mm) on Top Overlay And Pad C2-2(53.34mm,56.261mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (53.594mm,43.536mm) on Top Overlay And Pad C4-1(53.594mm,43.561mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (53.594mm,46.101mm) on Top Overlay And Pad C4-2(53.594mm,46.101mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (55.626mm,-3.556mm) on Top Overlay And Pad C3-2(55.626mm,-3.556mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (55.626mm,-6.121mm) on Top Overlay And Pad C3-1(55.626mm,-6.096mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (68.072mm,-11.43mm) on Top Overlay And Pad C9-2(68.072mm,-11.43mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (68.072mm,-13.995mm) on Top Overlay And Pad C9-1(68.072mm,-13.97mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (7.239mm,-1.651mm) on Top Overlay And Pad C15-2(7.239mm,-1.651mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (7.239mm,-4.216mm) on Top Overlay And Pad C15-1(7.239mm,-4.191mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C10-1(106.172mm,53.848mm) on Multi-Layer And Track (105.207mm,53.848mm)(105.207mm,56.388mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C10-1(106.172mm,53.848mm) on Multi-Layer And Track (107.137mm,53.873mm)(107.137mm,56.312mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C10-2(106.172mm,56.388mm) on Multi-Layer And Track (105.207mm,53.848mm)(105.207mm,56.388mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad C10-2(106.172mm,56.388mm) on Multi-Layer And Track (107.137mm,53.873mm)(107.137mm,56.312mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C11-1(115.57mm,-6.096mm) on Multi-Layer And Track (114.605mm,-6.096mm)(114.605mm,-3.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C11-1(115.57mm,-6.096mm) on Multi-Layer And Track (116.535mm,-6.071mm)(116.535mm,-3.632mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C11-2(115.57mm,-3.556mm) on Multi-Layer And Track (114.605mm,-6.096mm)(114.605mm,-3.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad C11-2(115.57mm,-3.556mm) on Multi-Layer And Track (116.535mm,-6.071mm)(116.535mm,-3.632mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C1-2(70.866mm,83.82mm) on Multi-Layer And Track (68.504mm,85.09mm)(71.018mm,82.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C1-2(70.866mm,83.82mm) on Multi-Layer And Track (69.342mm,85.09mm)(71.704mm,82.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C1-2(70.866mm,83.82mm) on Multi-Layer And Track (70.231mm,85.09mm)(72.238mm,83.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad C1-2(70.866mm,83.82mm) on Multi-Layer And Track (71.069mm,85.09mm)(72.72mm,83.439mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C12-1(106.045mm,43.942mm) on Multi-Layer And Track (105.08mm,43.942mm)(105.08mm,46.482mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C12-1(106.045mm,43.942mm) on Multi-Layer And Track (107.01mm,43.967mm)(107.01mm,46.406mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C12-2(106.045mm,46.482mm) on Multi-Layer And Track (105.08mm,43.942mm)(105.08mm,46.482mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad C12-2(106.045mm,46.482mm) on Multi-Layer And Track (107.01mm,43.967mm)(107.01mm,46.406mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C13-1(115.57mm,-20.955mm) on Multi-Layer And Track (114.605mm,-20.955mm)(114.605mm,-18.415mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C13-1(115.57mm,-20.955mm) on Multi-Layer And Track (116.535mm,-20.93mm)(116.535mm,-18.491mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C13-2(115.57mm,-18.415mm) on Multi-Layer And Track (114.605mm,-20.955mm)(114.605mm,-18.415mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad C13-2(115.57mm,-18.415mm) on Multi-Layer And Track (116.535mm,-20.93mm)(116.535mm,-18.491mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C14-1(128.778mm,20.828mm) on Multi-Layer And Track (126.238mm,19.863mm)(128.778mm,19.863mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C14-1(128.778mm,20.828mm) on Multi-Layer And Track (126.314mm,21.793mm)(128.753mm,21.793mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C14-2(126.238mm,20.828mm) on Multi-Layer And Track (126.238mm,19.863mm)(128.778mm,19.863mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad C14-2(126.238mm,20.828mm) on Multi-Layer And Track (126.314mm,21.793mm)(128.753mm,21.793mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C15-1(7.239mm,-4.191mm) on Multi-Layer And Track (6.274mm,-4.191mm)(6.274mm,-1.651mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C15-1(7.239mm,-4.191mm) on Multi-Layer And Track (8.204mm,-4.166mm)(8.204mm,-1.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C15-2(7.239mm,-1.651mm) on Multi-Layer And Track (6.274mm,-4.191mm)(6.274mm,-1.651mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad C15-2(7.239mm,-1.651mm) on Multi-Layer And Track (8.204mm,-4.166mm)(8.204mm,-1.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C16-1(138.557mm,20.828mm) on Multi-Layer And Track (136.017mm,19.863mm)(138.557mm,19.863mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C16-1(138.557mm,20.828mm) on Multi-Layer And Track (136.093mm,21.793mm)(138.532mm,21.793mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C16-2(136.017mm,20.828mm) on Multi-Layer And Track (136.017mm,19.863mm)(138.557mm,19.863mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad C16-2(136.017mm,20.828mm) on Multi-Layer And Track (136.093mm,21.793mm)(138.532mm,21.793mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C17-2(144.145mm,83.34mm) on Multi-Layer And Track (140.945mm,85.09mm)(144.831mm,81.204mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C17-2(144.145mm,83.34mm) on Multi-Layer And Track (141.961mm,85.09mm)(145.644mm,81.407mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C17-2(144.145mm,83.34mm) on Multi-Layer And Track (142.977mm,85.09mm)(146.304mm,81.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C17-2(144.145mm,83.34mm) on Multi-Layer And Track (144.018mm,85.09mm)(146.888mm,82.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C18-2(119.38mm,85.697mm) on Multi-Layer And Track (116.637mm,86.817mm)(119.507mm,83.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C18-2(119.38mm,85.697mm) on Multi-Layer And Track (117.221mm,87.274mm)(120.548mm,83.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C18-2(119.38mm,85.697mm) on Multi-Layer And Track (117.881mm,87.63mm)(121.564mm,83.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C18-2(119.38mm,85.697mm) on Multi-Layer And Track (118.694mm,87.833mm)(122.58mm,83.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C19-2(46.355mm,82.07mm) on Multi-Layer And Track (43.155mm,83.82mm)(47.041mm,79.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C19-2(46.355mm,82.07mm) on Multi-Layer And Track (44.171mm,83.82mm)(47.854mm,80.137mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C19-2(46.355mm,82.07mm) on Multi-Layer And Track (45.187mm,83.82mm)(48.514mm,80.493mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C19-2(46.355mm,82.07mm) on Multi-Layer And Track (46.228mm,83.82mm)(49.098mm,80.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C20-2(19.939mm,84.907mm) on Multi-Layer And Track (17.196mm,86.027mm)(20.066mm,83.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C20-2(19.939mm,84.907mm) on Multi-Layer And Track (17.78mm,86.484mm)(21.107mm,83.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C20-2(19.939mm,84.907mm) on Multi-Layer And Track (18.44mm,86.84mm)(22.123mm,83.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C20-2(19.939mm,84.907mm) on Multi-Layer And Track (19.253mm,87.043mm)(23.139mm,83.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C2-1(53.34mm,53.721mm) on Multi-Layer And Track (52.375mm,53.721mm)(52.375mm,56.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C2-1(53.34mm,53.721mm) on Multi-Layer And Track (54.305mm,53.746mm)(54.305mm,56.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C2-2(53.34mm,56.261mm) on Multi-Layer And Track (52.375mm,53.721mm)(52.375mm,56.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad C2-2(53.34mm,56.261mm) on Multi-Layer And Track (54.305mm,53.746mm)(54.305mm,56.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C3-1(55.626mm,-6.096mm) on Multi-Layer And Track (54.661mm,-6.096mm)(54.661mm,-3.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C3-1(55.626mm,-6.096mm) on Multi-Layer And Track (56.591mm,-6.071mm)(56.591mm,-3.632mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C3-2(55.626mm,-3.556mm) on Multi-Layer And Track (54.661mm,-6.096mm)(54.661mm,-3.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad C3-2(55.626mm,-3.556mm) on Multi-Layer And Track (56.591mm,-6.071mm)(56.591mm,-3.632mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C4-1(53.594mm,43.561mm) on Multi-Layer And Track (52.629mm,43.561mm)(52.629mm,46.101mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C4-1(53.594mm,43.561mm) on Multi-Layer And Track (54.559mm,43.586mm)(54.559mm,46.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C4-2(53.594mm,46.101mm) on Multi-Layer And Track (52.629mm,43.561mm)(52.629mm,46.101mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad C4-2(53.594mm,46.101mm) on Multi-Layer And Track (54.559mm,43.586mm)(54.559mm,46.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C5-1(43.815mm,-21.463mm) on Multi-Layer And Track (42.85mm,-21.463mm)(42.85mm,-18.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C5-1(43.815mm,-21.463mm) on Multi-Layer And Track (44.78mm,-21.438mm)(44.78mm,-18.999mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C5-2(43.815mm,-18.923mm) on Multi-Layer And Track (42.85mm,-21.463mm)(42.85mm,-18.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad C5-2(43.815mm,-18.923mm) on Multi-Layer And Track (44.78mm,-21.438mm)(44.78mm,-18.999mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C6-1(16.637mm,13.843mm) on Multi-Layer And Text "SW5" (13.717mm,14.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C6-1(16.637mm,13.843mm) on Multi-Layer And Track (15.672mm,13.843mm)(15.672mm,16.383mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C6-1(16.637mm,13.843mm) on Multi-Layer And Track (17.602mm,13.868mm)(17.602mm,16.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C6-2(16.637mm,16.383mm) on Multi-Layer And Text "SW5" (13.717mm,14.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C6-2(16.637mm,16.383mm) on Multi-Layer And Track (15.672mm,13.843mm)(15.672mm,16.383mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad C6-2(16.637mm,16.383mm) on Multi-Layer And Track (17.602mm,13.868mm)(17.602mm,16.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C7-1(32.258mm,-13.716mm) on Multi-Layer And Track (31.293mm,-13.716mm)(31.293mm,-11.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C7-1(32.258mm,-13.716mm) on Multi-Layer And Track (33.223mm,-13.691mm)(33.223mm,-11.252mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C7-2(32.258mm,-11.176mm) on Multi-Layer And Track (31.293mm,-13.716mm)(31.293mm,-11.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad C7-2(32.258mm,-11.176mm) on Multi-Layer And Track (33.223mm,-13.691mm)(33.223mm,-11.252mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C8-1(38.1mm,13.843mm) on Multi-Layer And Text "SW7" (37.466mm,14.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C8-1(38.1mm,13.843mm) on Multi-Layer And Track (37.135mm,13.843mm)(37.135mm,16.383mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C8-1(38.1mm,13.843mm) on Multi-Layer And Track (39.065mm,13.868mm)(39.065mm,16.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C8-2(38.1mm,16.383mm) on Multi-Layer And Text "SW7" (37.466mm,14.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C8-2(38.1mm,16.383mm) on Multi-Layer And Track (37.135mm,13.843mm)(37.135mm,16.383mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad C8-2(38.1mm,16.383mm) on Multi-Layer And Track (39.065mm,13.868mm)(39.065mm,16.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C9-1(68.072mm,-13.97mm) on Multi-Layer And Track (67.107mm,-13.97mm)(67.107mm,-11.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C9-1(68.072mm,-13.97mm) on Multi-Layer And Track (69.037mm,-13.945mm)(69.037mm,-11.506mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C9-2(68.072mm,-11.43mm) on Multi-Layer And Track (67.107mm,-13.97mm)(67.107mm,-11.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad C9-2(68.072mm,-11.43mm) on Multi-Layer And Track (69.037mm,-13.945mm)(69.037mm,-11.506mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad D1-1(126.746mm,93.218mm) on Multi-Layer And Track (128.778mm,93.218mm)(129.743mm,93.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-2(140.716mm,93.218mm) on Multi-Layer And Text "C17" (140.261mm,89.967mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad D1-2(140.716mm,93.218mm) on Multi-Layer And Track (137.719mm,93.218mm)(138.684mm,93.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad D2-1(24.257mm,92.583mm) on Multi-Layer And Track (26.289mm,92.583mm)(27.254mm,92.583mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D2-2(38.227mm,92.583mm) on Multi-Layer And Text "LM2" (36.248mm,89.281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad D2-2(38.227mm,92.583mm) on Multi-Layer And Track (35.23mm,92.583mm)(36.195mm,92.583mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-1(78.359mm,-14.478mm) on Multi-Layer And Track (77.089mm,-15.748mm)(97.409mm,-15.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-10(93.599mm,-6.858mm) on Multi-Layer And Track (77.114mm,-5.588mm)(97.409mm,-5.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-11(91.059mm,-6.858mm) on Multi-Layer And Track (77.114mm,-5.588mm)(97.409mm,-5.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-12(88.519mm,-6.858mm) on Multi-Layer And Track (77.114mm,-5.588mm)(97.409mm,-5.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-13(85.979mm,-6.858mm) on Multi-Layer And Track (77.114mm,-5.588mm)(97.409mm,-5.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-14(83.439mm,-6.858mm) on Multi-Layer And Track (77.114mm,-5.588mm)(97.409mm,-5.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-15(80.899mm,-6.858mm) on Multi-Layer And Track (77.114mm,-5.588mm)(97.409mm,-5.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-16(78.359mm,-6.858mm) on Multi-Layer And Track (77.114mm,-5.588mm)(97.409mm,-5.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-2(80.899mm,-14.478mm) on Multi-Layer And Track (77.089mm,-15.748mm)(97.409mm,-15.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-3(83.439mm,-14.478mm) on Multi-Layer And Track (77.089mm,-15.748mm)(97.409mm,-15.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-4(85.979mm,-14.478mm) on Multi-Layer And Track (77.089mm,-15.748mm)(97.409mm,-15.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-5(88.519mm,-14.478mm) on Multi-Layer And Track (77.089mm,-15.748mm)(97.409mm,-15.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-6(91.059mm,-14.478mm) on Multi-Layer And Track (77.089mm,-15.748mm)(97.409mm,-15.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-7(93.599mm,-14.478mm) on Multi-Layer And Track (77.089mm,-15.748mm)(97.409mm,-15.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-8(96.139mm,-14.478mm) on Multi-Layer And Track (77.089mm,-15.748mm)(97.409mm,-15.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-9(96.139mm,-6.858mm) on Multi-Layer And Track (77.114mm,-5.588mm)(97.409mm,-5.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC2-1(62.738mm,61.722mm) on Multi-Layer And Track (64.008mm,60.452mm)(64.008mm,80.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC2-10(55.118mm,76.962mm) on Multi-Layer And Track (53.848mm,60.477mm)(53.848mm,80.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC2-11(55.118mm,74.422mm) on Multi-Layer And Track (53.848mm,60.477mm)(53.848mm,80.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC2-12(55.118mm,71.882mm) on Multi-Layer And Track (53.848mm,60.477mm)(53.848mm,80.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC2-13(55.118mm,69.342mm) on Multi-Layer And Track (53.848mm,60.477mm)(53.848mm,80.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC2-14(55.118mm,66.802mm) on Multi-Layer And Track (53.848mm,60.477mm)(53.848mm,80.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC2-15(55.118mm,64.262mm) on Multi-Layer And Track (53.848mm,60.477mm)(53.848mm,80.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC2-16(55.118mm,61.722mm) on Multi-Layer And Track (53.848mm,60.477mm)(53.848mm,80.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC2-2(62.738mm,64.262mm) on Multi-Layer And Track (64.008mm,60.452mm)(64.008mm,80.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC2-3(62.738mm,66.802mm) on Multi-Layer And Track (64.008mm,60.452mm)(64.008mm,80.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC2-4(62.738mm,69.342mm) on Multi-Layer And Track (64.008mm,60.452mm)(64.008mm,80.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC2-5(62.738mm,71.882mm) on Multi-Layer And Track (64.008mm,60.452mm)(64.008mm,80.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC2-6(62.738mm,74.422mm) on Multi-Layer And Track (64.008mm,60.452mm)(64.008mm,80.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC2-7(62.738mm,76.962mm) on Multi-Layer And Track (64.008mm,60.452mm)(64.008mm,80.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC2-8(62.738mm,79.502mm) on Multi-Layer And Track (64.008mm,60.452mm)(64.008mm,80.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC2-9(55.118mm,79.502mm) on Multi-Layer And Track (53.848mm,60.477mm)(53.848mm,80.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC3-1(140.843mm,-4.318mm) on Multi-Layer And Track (139.573mm,-23.368mm)(139.573mm,-3.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC3-10(148.463mm,-19.558mm) on Multi-Layer And Track (149.733mm,-23.368mm)(149.733mm,-3.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC3-11(148.463mm,-17.018mm) on Multi-Layer And Track (149.733mm,-23.368mm)(149.733mm,-3.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC3-12(148.463mm,-14.478mm) on Multi-Layer And Track (149.733mm,-23.368mm)(149.733mm,-3.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC3-13(148.463mm,-11.938mm) on Multi-Layer And Track (149.733mm,-23.368mm)(149.733mm,-3.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC3-14(148.463mm,-9.398mm) on Multi-Layer And Track (149.733mm,-23.368mm)(149.733mm,-3.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC3-15(148.463mm,-6.858mm) on Multi-Layer And Track (149.733mm,-23.368mm)(149.733mm,-3.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC3-16(148.463mm,-4.318mm) on Multi-Layer And Track (149.733mm,-23.368mm)(149.733mm,-3.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC3-2(140.843mm,-6.858mm) on Multi-Layer And Track (139.573mm,-23.368mm)(139.573mm,-3.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC3-3(140.843mm,-9.398mm) on Multi-Layer And Track (139.573mm,-23.368mm)(139.573mm,-3.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC3-4(140.843mm,-11.938mm) on Multi-Layer And Track (139.573mm,-23.368mm)(139.573mm,-3.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC3-5(140.843mm,-14.478mm) on Multi-Layer And Track (139.573mm,-23.368mm)(139.573mm,-3.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC3-6(140.843mm,-17.018mm) on Multi-Layer And Track (139.573mm,-23.368mm)(139.573mm,-3.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC3-7(140.843mm,-19.558mm) on Multi-Layer And Track (139.573mm,-23.368mm)(139.573mm,-3.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad IC3-8(140.843mm,-22.098mm) on Multi-Layer And Text "R20" (140.287mm,-24.536mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC3-8(140.843mm,-22.098mm) on Multi-Layer And Track (139.573mm,-23.368mm)(139.573mm,-3.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC3-9(148.463mm,-22.098mm) on Multi-Layer And Track (149.733mm,-23.368mm)(149.733mm,-3.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad J1-1(67.818mm,53.619mm) on Multi-Layer And Track (66.548mm,52.349mm)(66.548mm,62.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad J1-1(67.818mm,53.619mm) on Multi-Layer And Track (66.573mm,54.762mm)(69.088mm,54.762mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad J1-1(67.818mm,53.619mm) on Multi-Layer And Track (69.088mm,52.349mm)(69.088mm,62.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad J1-2(67.818mm,56.185mm) on Multi-Layer And Track (66.548mm,52.349mm)(66.548mm,62.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad J1-2(67.818mm,56.185mm) on Multi-Layer And Track (69.088mm,52.349mm)(69.088mm,62.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad J1-3(67.818mm,58.674mm) on Multi-Layer And Track (66.548mm,52.349mm)(66.548mm,62.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad J1-3(67.818mm,58.674mm) on Multi-Layer And Track (69.088mm,52.349mm)(69.088mm,62.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad J1-4(67.818mm,61.239mm) on Multi-Layer And Track (66.548mm,52.349mm)(66.548mm,62.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad J1-4(67.818mm,61.239mm) on Multi-Layer And Track (69.088mm,52.349mm)(69.088mm,62.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad J2-1(67.818mm,18.796mm) on Multi-Layer And Track (58.928mm,17.526mm)(69.088mm,17.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad J2-1(67.818mm,18.796mm) on Multi-Layer And Track (58.928mm,20.066mm)(69.088mm,20.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad J2-1(67.818mm,18.796mm) on Multi-Layer And Track (66.675mm,17.551mm)(66.675mm,20.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad J2-2(65.253mm,18.796mm) on Multi-Layer And Track (58.928mm,17.526mm)(69.088mm,17.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad J2-2(65.253mm,18.796mm) on Multi-Layer And Track (58.928mm,20.066mm)(69.088mm,20.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad J2-3(62.763mm,18.796mm) on Multi-Layer And Track (58.928mm,17.526mm)(69.088mm,17.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad J2-3(62.763mm,18.796mm) on Multi-Layer And Track (58.928mm,20.066mm)(69.088mm,20.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad J2-4(60.198mm,18.796mm) on Multi-Layer And Track (58.928mm,17.526mm)(69.088mm,17.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad J2-4(60.198mm,18.796mm) on Multi-Layer And Track (58.928mm,20.066mm)(69.088mm,20.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad JP1-1(155.194mm,-21.971mm) on Multi-Layer And Track (153.746mm,-23.393mm)(153.746mm,-2.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad JP1-2(155.194mm,-19.431mm) on Multi-Layer And Track (153.746mm,-23.393mm)(153.746mm,-2.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad JP1-3(155.194mm,-16.891mm) on Multi-Layer And Track (153.746mm,-23.393mm)(153.746mm,-2.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad JP1-4(155.194mm,-14.351mm) on Multi-Layer And Track (153.746mm,-23.393mm)(153.746mm,-2.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad JP1-5(155.194mm,-11.811mm) on Multi-Layer And Track (153.746mm,-23.393mm)(153.746mm,-2.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad JP1-6(155.194mm,-9.271mm) on Multi-Layer And Track (153.746mm,-23.393mm)(153.746mm,-2.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad JP1-7(155.194mm,-6.731mm) on Multi-Layer And Track (153.746mm,-23.393mm)(153.746mm,-2.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad JP1-8(155.194mm,-4.191mm) on Multi-Layer And Track (153.746mm,-23.393mm)(153.746mm,-2.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad LED1-2(110.49mm,82.169mm) on Multi-Layer And Track (109.474mm,81.153mm)(109.474mm,83.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED2-1(11.303mm,81.915mm) on Multi-Layer And Text "C20" (13.182mm,79.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad LED2-2(11.303mm,84.455mm) on Multi-Layer And Track (10.287mm,85.471mm)(12.319mm,85.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R10-1(93.726mm,62.758mm) on Multi-Layer And Track (93.726mm,60.731mm)(93.726mm,62.052mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R10-2(93.726mm,52.558mm) on Multi-Layer And Track (93.726mm,53.238mm)(93.726mm,54.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1-1(43.688mm,-7.64mm) on Multi-Layer And Track (43.688mm,-6.934mm)(43.688mm,-5.613mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R11-1(117.709mm,-21.082mm) on Multi-Layer And Track (118.415mm,-21.082mm)(119.736mm,-21.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R11-2(127.909mm,-21.082mm) on Multi-Layer And Track (125.908mm,-21.082mm)(127.229mm,-21.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1-2(43.688mm,2.56mm) on Multi-Layer And Track (43.688mm,0.559mm)(43.688mm,1.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R12-1(96.774mm,29.952mm) on Multi-Layer And Track (96.774mm,30.658mm)(96.774mm,31.979mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R12-2(96.774mm,40.152mm) on Multi-Layer And Track (96.774mm,38.151mm)(96.774mm,39.472mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R13-1(18.034mm,1.925mm) on Multi-Layer And Track (18.034mm,-0.102mm)(18.034mm,1.219mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R13-2(18.034mm,-8.275mm) on Multi-Layer And Track (18.034mm,-7.595mm)(18.034mm,-6.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R14-1(131.465mm,8.89mm) on Multi-Layer And Track (129.438mm,8.89mm)(130.759mm,8.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R14-2(121.265mm,8.89mm) on Multi-Layer And Track (121.945mm,8.89mm)(123.266mm,8.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R15-1(133.838mm,8.89mm) on Multi-Layer And Track (134.544mm,8.89mm)(135.865mm,8.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R15-2(144.038mm,8.89mm) on Multi-Layer And Track (142.037mm,8.89mm)(143.358mm,8.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R16-1(107.442mm,62.21mm) on Multi-Layer And Track (107.442mm,62.916mm)(107.442mm,64.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R16-2(107.442mm,72.41mm) on Multi-Layer And Track (107.442mm,70.409mm)(107.442mm,71.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R17-1(104.013mm,72.41mm) on Multi-Layer And Track (104.013mm,70.383mm)(104.013mm,71.704mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R17-2(104.013mm,62.21mm) on Multi-Layer And Track (104.013mm,62.89mm)(104.013mm,64.211mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R18-1(107.188mm,82.149mm) on Multi-Layer And Track (107.188mm,82.855mm)(107.188mm,84.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R18-2(107.188mm,92.349mm) on Multi-Layer And Track (107.188mm,90.348mm)(107.188mm,91.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R19-1(10.775mm,89.535mm) on Multi-Layer And Track (11.481mm,89.535mm)(12.802mm,89.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R19-2(20.975mm,89.535mm) on Multi-Layer And Track (18.974mm,89.535mm)(20.295mm,89.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R20-1(140.823mm,-26.67mm) on Multi-Layer And Track (141.529mm,-26.67mm)(142.85mm,-26.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R20-2(151.023mm,-26.67mm) on Multi-Layer And Track (149.022mm,-26.67mm)(150.343mm,-26.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R2-1(56.876mm,50.038mm) on Multi-Layer And Text "SW3" (56.086mm,49.327mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R2-1(56.876mm,50.038mm) on Multi-Layer And Track (57.582mm,50.038mm)(58.903mm,50.038mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R21-1(154.94mm,12.847mm) on Multi-Layer And Track (154.94mm,10.82mm)(154.94mm,12.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R21-2(154.94mm,2.647mm) on Multi-Layer And Track (154.94mm,3.327mm)(154.94mm,4.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R2-2(67.076mm,50.038mm) on Multi-Layer And Track (65.075mm,50.038mm)(66.396mm,50.038mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R22-1(151.765mm,12.72mm) on Multi-Layer And Track (151.765mm,10.693mm)(151.765mm,12.014mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R22-2(151.765mm,2.52mm) on Multi-Layer And Track (151.765mm,3.2mm)(151.765mm,4.521mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R23-1(148.59mm,12.847mm) on Multi-Layer And Track (148.59mm,10.82mm)(148.59mm,12.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R23-2(148.59mm,2.647mm) on Multi-Layer And Track (148.59mm,3.327mm)(148.59mm,4.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R24-1(127.742mm,-9.398mm) on Multi-Layer And Text "R25" (127.206mm,-10.312mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R24-1(127.742mm,-9.398mm) on Multi-Layer And Track (128.448mm,-9.398mm)(129.769mm,-9.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R24-2(137.942mm,-9.398mm) on Multi-Layer And Track (135.941mm,-9.398mm)(137.262mm,-9.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R25-1(127.742mm,-12.446mm) on Multi-Layer And Text "R26" (127.206mm,-13.36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R25-1(127.742mm,-12.446mm) on Multi-Layer And Track (128.448mm,-12.446mm)(129.769mm,-12.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R25-2(137.942mm,-12.446mm) on Multi-Layer And Track (135.941mm,-12.446mm)(137.262mm,-12.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R26-1(127.742mm,-15.494mm) on Multi-Layer And Track (128.448mm,-15.494mm)(129.769mm,-15.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R26-2(137.942mm,-15.494mm) on Multi-Layer And Track (135.941mm,-15.494mm)(137.262mm,-15.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R3-1(43.795mm,-25.4mm) on Multi-Layer And Track (44.501mm,-25.4mm)(45.822mm,-25.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R3-2(53.995mm,-25.4mm) on Multi-Layer And Track (51.994mm,-25.4mm)(53.315mm,-25.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R4-1(62.992mm,30.206mm) on Multi-Layer And Track (62.992mm,30.912mm)(62.992mm,32.233mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R4-2(62.992mm,40.406mm) on Multi-Layer And Track (62.992mm,38.405mm)(62.992mm,39.726mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R5-1(41.168mm,-17.907mm) on Multi-Layer And Track (39.141mm,-17.907mm)(40.462mm,-17.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R5-2(30.968mm,-17.907mm) on Multi-Layer And Track (31.648mm,-17.907mm)(32.969mm,-17.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R6-1(25.801mm,8.128mm) on Multi-Layer And Track (23.774mm,8.128mm)(25.095mm,8.128mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R6-2(15.601mm,8.128mm) on Multi-Layer And Track (16.281mm,8.128mm)(17.602mm,8.128mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R7-1(67.965mm,-21.082mm) on Multi-Layer And Track (65.938mm,-21.082mm)(67.259mm,-21.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R7-2(57.765mm,-21.082mm) on Multi-Layer And Track (58.445mm,-21.082mm)(59.766mm,-21.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R8-1(28.174mm,8.128mm) on Multi-Layer And Track (28.88mm,8.128mm)(30.201mm,8.128mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R8-2(38.374mm,8.128mm) on Multi-Layer And Track (36.373mm,8.128mm)(37.694mm,8.128mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R9-1(117.836mm,-5.969mm) on Multi-Layer And Track (118.542mm,-5.969mm)(119.863mm,-5.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R9-2(128.036mm,-5.969mm) on Multi-Layer And Text "R24" (127.206mm,-7.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R9-2(128.036mm,-5.969mm) on Multi-Layer And Track (126.035mm,-5.969mm)(127.356mm,-5.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad SW10-1(106.888mm,-2.5mm) on Multi-Layer And Track (108.031mm,-2.5mm)(111.968mm,-2.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad SW10-2(113.111mm,-7.453mm) on Multi-Layer And Track (108.057mm,-7.58mm)(111.968mm,-7.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW10-2(113.111mm,-7.453mm) on Multi-Layer And Track (112.959mm,-7.961mm)(112.984mm,-7.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad SW10-2(113.111mm,-7.453mm) on Multi-Layer And Track (113.085mm,-6.21mm)(113.085mm,-3.797mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad SW10-3(113.088mm,-2.5mm) on Multi-Layer And Track (108.031mm,-2.5mm)(111.968mm,-2.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad SW10-4(106.888mm,-7.5mm) on Multi-Layer And Track (108.057mm,-7.58mm)(111.968mm,-7.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad SW1-1(56.888mm,57.5mm) on Multi-Layer And Track (58.031mm,57.5mm)(61.968mm,57.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad SW11-1(96.889mm,47.5mm) on Multi-Layer And Track (98.032mm,47.5mm)(101.969mm,47.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW11-2(103.112mm,42.547mm) on Multi-Layer And Track (102.959mm,42.039mm)(102.985mm,42.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad SW11-2(103.112mm,42.547mm) on Multi-Layer And Track (103.084mm,43.79mm)(103.084mm,46.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad SW11-2(103.112mm,42.547mm) on Multi-Layer And Track (98.057mm,42.42mm)(101.969mm,42.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad SW11-3(103.089mm,47.5mm) on Multi-Layer And Track (98.032mm,47.5mm)(101.969mm,47.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW11-4(96.889mm,42.5mm) on Multi-Layer And Text "R12" (95.659mm,41.707mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad SW11-4(96.889mm,42.5mm) on Multi-Layer And Track (98.057mm,42.42mm)(101.969mm,42.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad SW1-2(63.111mm,52.547mm) on Multi-Layer And Track (58.057mm,52.42mm)(61.968mm,52.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad SW1-2(63.111mm,52.547mm) on Multi-Layer And Track (58.928mm,51.288mm)(65.024mm,51.288mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW1-2(63.111mm,52.547mm) on Multi-Layer And Track (62.959mm,52.039mm)(62.984mm,52.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad SW1-2(63.111mm,52.547mm) on Multi-Layer And Track (63.085mm,53.79mm)(63.085mm,56.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad SW12-1(106.888mm,-17.5mm) on Multi-Layer And Track (108.031mm,-17.5mm)(111.968mm,-17.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad SW12-2(113.111mm,-22.453mm) on Multi-Layer And Track (108.057mm,-22.58mm)(111.968mm,-22.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW12-2(113.111mm,-22.453mm) on Multi-Layer And Track (112.959mm,-22.961mm)(112.984mm,-22.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad SW12-2(113.111mm,-22.453mm) on Multi-Layer And Track (113.085mm,-21.21mm)(113.085mm,-18.797mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad SW12-3(113.088mm,-17.5mm) on Multi-Layer And Track (108.031mm,-17.5mm)(111.968mm,-17.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad SW12-4(106.888mm,-22.5mm) on Multi-Layer And Track (108.057mm,-22.58mm)(111.968mm,-22.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad SW1-3(63.088mm,57.5mm) on Multi-Layer And Track (58.031mm,57.5mm)(61.968mm,57.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad SW13-1(9.946mm,-6.287mm) on Multi-Layer And Track (9.946mm,-5.144mm)(9.946mm,-1.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad SW13-2(14.899mm,-0.064mm) on Multi-Layer And Track (11.243mm,-0.09mm)(13.656mm,-0.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad SW13-2(14.899mm,-0.064mm) on Multi-Layer And Track (15.026mm,-5.118mm)(15.026mm,-1.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW13-2(14.899mm,-0.064mm) on Multi-Layer And Track (15.382mm,-0.19mm)(15.407mm,-0.216mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad SW13-3(9.946mm,-0.087mm) on Multi-Layer And Track (9.946mm,-5.144mm)(9.946mm,-1.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad SW13-4(14.946mm,-6.287mm) on Multi-Layer And Track (15.026mm,-5.118mm)(15.026mm,-1.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW1-4(56.888mm,52.5mm) on Multi-Layer And Text "R2" (56.34mm,52.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad SW1-4(56.888mm,52.5mm) on Multi-Layer And Track (58.057mm,52.42mm)(61.968mm,52.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad SW14-1(124.388mm,17.5mm) on Multi-Layer And Track (125.531mm,17.5mm)(129.468mm,17.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad SW14-2(130.611mm,12.547mm) on Multi-Layer And Track (125.557mm,12.42mm)(129.468mm,12.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW14-2(130.611mm,12.547mm) on Multi-Layer And Track (130.459mm,12.039mm)(130.484mm,12.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad SW14-2(130.611mm,12.547mm) on Multi-Layer And Track (130.585mm,13.79mm)(130.585mm,16.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad SW14-3(130.589mm,17.5mm) on Multi-Layer And Track (125.531mm,17.5mm)(129.468mm,17.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW14-4(124.388mm,12.5mm) on Multi-Layer And Text "R14" (120.729mm,11.024mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad SW14-4(124.388mm,12.5mm) on Multi-Layer And Track (125.557mm,12.42mm)(129.468mm,12.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad SW15-1(134.389mm,17.5mm) on Multi-Layer And Track (135.532mm,17.5mm)(139.469mm,17.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad SW15-2(140.612mm,12.547mm) on Multi-Layer And Track (135.557mm,12.42mm)(139.469mm,12.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW15-2(140.612mm,12.547mm) on Multi-Layer And Track (140.459mm,12.039mm)(140.485mm,12.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad SW15-2(140.612mm,12.547mm) on Multi-Layer And Track (140.584mm,13.79mm)(140.584mm,16.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad SW15-3(140.589mm,17.5mm) on Multi-Layer And Track (135.532mm,17.5mm)(139.469mm,17.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW15-4(134.389mm,12.5mm) on Multi-Layer And Text "R15" (133.302mm,11.024mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad SW15-4(134.389mm,12.5mm) on Multi-Layer And Track (135.557mm,12.42mm)(139.469mm,12.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad SW2-1(46.889mm,-2.5mm) on Multi-Layer And Track (48.032mm,-2.5mm)(51.969mm,-2.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad SW2-2(53.112mm,-7.453mm) on Multi-Layer And Track (48.057mm,-7.58mm)(51.969mm,-7.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW2-2(53.112mm,-7.453mm) on Multi-Layer And Track (52.959mm,-7.961mm)(52.985mm,-7.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad SW2-2(53.112mm,-7.453mm) on Multi-Layer And Track (53.084mm,-6.21mm)(53.084mm,-3.797mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad SW2-3(53.088mm,-2.5mm) on Multi-Layer And Track (48.032mm,-2.5mm)(51.969mm,-2.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad SW2-4(46.889mm,-7.5mm) on Multi-Layer And Track (48.057mm,-7.58mm)(51.969mm,-7.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad SW3-1(56.888mm,47.5mm) on Multi-Layer And Track (58.031mm,47.5mm)(61.968mm,47.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW3-2(63.111mm,42.547mm) on Multi-Layer And Text "R4" (61.877mm,41.961mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad SW3-2(63.111mm,42.547mm) on Multi-Layer And Track (58.057mm,42.42mm)(61.968mm,42.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW3-2(63.111mm,42.547mm) on Multi-Layer And Track (62.959mm,42.039mm)(62.984mm,42.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad SW3-2(63.111mm,42.547mm) on Multi-Layer And Track (63.085mm,43.79mm)(63.085mm,46.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad SW3-3(63.088mm,47.5mm) on Multi-Layer And Track (58.031mm,47.5mm)(61.968mm,47.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad SW3-3(63.088mm,47.5mm) on Multi-Layer And Track (58.928mm,48.788mm)(65.024mm,48.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad SW3-4(56.888mm,42.5mm) on Multi-Layer And Track (58.057mm,42.42mm)(61.968mm,42.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad SW4-1(46.889mm,-17.5mm) on Multi-Layer And Track (48.032mm,-17.5mm)(51.969mm,-17.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad SW4-2(53.112mm,-22.453mm) on Multi-Layer And Track (48.057mm,-22.58mm)(51.969mm,-22.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW4-2(53.112mm,-22.453mm) on Multi-Layer And Track (52.959mm,-22.961mm)(52.985mm,-22.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad SW4-2(53.112mm,-22.453mm) on Multi-Layer And Track (53.084mm,-21.21mm)(53.084mm,-18.797mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad SW4-3(53.088mm,-17.5mm) on Multi-Layer And Track (48.032mm,-17.5mm)(51.969mm,-17.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad SW4-4(46.889mm,-22.5mm) on Multi-Layer And Track (48.057mm,-22.58mm)(51.969mm,-22.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad SW5-1(19.388mm,17.5mm) on Multi-Layer And Track (20.531mm,17.5mm)(24.468mm,17.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad SW5-2(25.611mm,12.547mm) on Multi-Layer And Track (20.557mm,12.42mm)(24.468mm,12.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW5-2(25.611mm,12.547mm) on Multi-Layer And Track (25.459mm,12.039mm)(25.484mm,12.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad SW5-2(25.611mm,12.547mm) on Multi-Layer And Track (25.585mm,13.79mm)(25.585mm,16.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad SW5-3(25.588mm,17.5mm) on Multi-Layer And Track (20.531mm,17.5mm)(24.468mm,17.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad SW5-4(19.388mm,12.5mm) on Multi-Layer And Track (20.557mm,12.42mm)(24.468mm,12.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad SW6-1(34.888mm,-10mm) on Multi-Layer And Track (36.031mm,-10mm)(39.968mm,-10mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad SW6-2(41.111mm,-14.953mm) on Multi-Layer And Track (36.057mm,-15.08mm)(39.968mm,-15.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW6-2(41.111mm,-14.953mm) on Multi-Layer And Track (40.959mm,-15.461mm)(40.984mm,-15.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad SW6-2(41.111mm,-14.953mm) on Multi-Layer And Track (41.085mm,-13.71mm)(41.085mm,-11.297mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad SW6-3(41.089mm,-10mm) on Multi-Layer And Track (36.031mm,-10mm)(39.968mm,-10mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad SW6-4(34.888mm,-15mm) on Multi-Layer And Track (36.057mm,-15.08mm)(39.968mm,-15.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad SW7-1(29.389mm,17.5mm) on Multi-Layer And Track (30.532mm,17.5mm)(34.469mm,17.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad SW7-2(35.612mm,12.547mm) on Multi-Layer And Track (30.557mm,12.42mm)(34.469mm,12.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW7-2(35.612mm,12.547mm) on Multi-Layer And Track (35.459mm,12.039mm)(35.485mm,12.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad SW7-2(35.612mm,12.547mm) on Multi-Layer And Track (35.584mm,13.79mm)(35.584mm,16.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad SW7-3(35.589mm,17.5mm) on Multi-Layer And Track (30.532mm,17.5mm)(34.469mm,17.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW7-4(29.389mm,12.5mm) on Multi-Layer And Text "R8" (27.638mm,10.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad SW7-4(29.389mm,12.5mm) on Multi-Layer And Track (30.557mm,12.42mm)(34.469mm,12.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad SW8-1(58.888mm,-10mm) on Multi-Layer And Track (60.031mm,-10mm)(63.968mm,-10mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad SW8-2(65.111mm,-14.953mm) on Multi-Layer And Track (60.057mm,-15.08mm)(63.968mm,-15.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW8-2(65.111mm,-14.953mm) on Multi-Layer And Track (64.959mm,-15.461mm)(64.984mm,-15.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad SW8-2(65.111mm,-14.953mm) on Multi-Layer And Track (65.085mm,-13.71mm)(65.085mm,-11.297mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad SW8-3(65.089mm,-10mm) on Multi-Layer And Track (60.031mm,-10mm)(63.968mm,-10mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad SW8-4(58.888mm,-15mm) on Multi-Layer And Track (60.057mm,-15.08mm)(63.968mm,-15.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad SW9-1(96.889mm,57.5mm) on Multi-Layer And Track (98.032mm,57.5mm)(101.969mm,57.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW9-2(103.112mm,52.547mm) on Multi-Layer And Track (102.959mm,52.039mm)(102.985mm,52.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad SW9-2(103.112mm,52.547mm) on Multi-Layer And Track (103.084mm,53.79mm)(103.084mm,56.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad SW9-2(103.112mm,52.547mm) on Multi-Layer And Track (98.057mm,52.42mm)(101.969mm,52.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad SW9-3(103.089mm,57.5mm) on Multi-Layer And Track (98.032mm,57.5mm)(101.969mm,57.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad SW9-4(96.889mm,52.5mm) on Multi-Layer And Track (98.057mm,52.42mm)(101.969mm,52.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
Rule Violations :364

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (11.303mm,83.185mm) on Top Overlay And Text "C20" (13.182mm,79.32mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (16.637mm,16.383mm) on Top Overlay And Text "SW5" (13.717mm,14.605mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (38.1mm,16.383mm) on Top Overlay And Text "SW7" (37.466mm,14.605mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (58.928mm,60.485mm) on Top Overlay And Text "SW1" (56.086mm,59.309mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Area Fill (136.906mm,90.678mm) (137.668mm,95.758mm) on Top Overlay And Text "LM1" (135.054mm,90.297mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.149mm < 0.254mm) Between Text "*2" (153.444mm,87.427mm) on Top Overlay And Track (153.178mm,89mm)(153.178mm,95.21mm) on Top Overlay Silk Text to Silk Clearance [0.149mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "*2" (153.444mm,87.427mm) on Top Overlay And Track (153.178mm,89mm)(156.448mm,89mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.039mm < 0.254mm) Between Text "C2" (52.504mm,58.674mm) on Top Overlay And Track (53.848mm,60.452mm)(57.633mm,60.452mm) on Top Overlay Silk Text to Silk Clearance [0.039mm]
   Violation between Silk To Silk Clearance Constraint: (0.253mm < 0.254mm) Between Text "C2" (52.504mm,58.674mm) on Top Overlay And Track (53.848mm,60.477mm)(53.873mm,60.452mm) on Top Overlay Silk Text to Silk Clearance [0.253mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C20" (13.182mm,79.32mm) on Top Overlay And Track (10.795mm,79.883mm)(11.811mm,79.883mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.254mm) Between Text "C20" (13.182mm,79.32mm) on Top Overlay And Track (11.303mm,79.375mm)(11.303mm,80.391mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C7" (31.422mm,-8.763mm) on Top Overlay And Text "SW6" (34.089mm,-8.179mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "J5" (110.67mm,23.571mm) on Top Overlay And Track (110mm,25mm)(155mm,25mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "J7" (92.509mm,69.926mm) on Top Overlay And Track (94.417mm,71.013mm)(94.417mm,73.513mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "J7" (92.509mm,69.926mm) on Top Overlay And Track (94.417mm,71.013mm)(98.917mm,71.013mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "J8" (92.509mm,75.133mm) on Top Overlay And Track (94.397mm,76.474mm)(94.397mm,78.974mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "J8" (92.509mm,75.133mm) on Top Overlay And Track (94.397mm,76.474mm)(98.897mm,76.474mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.16mm < 0.254mm) Between Text "LED2" (8.918mm,86.36mm) on Top Overlay And Track (12.827mm,88.285mm)(12.827mm,90.785mm) on Top Overlay Silk Text to Silk Clearance [0.16mm]
   Violation between Silk To Silk Clearance Constraint: (0.148mm < 0.254mm) Between Text "LED2" (8.918mm,86.36mm) on Top Overlay And Track (12.827mm,88.285mm)(18.923mm,88.285mm) on Top Overlay Silk Text to Silk Clearance [0.148mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LM1" (135.054mm,90.297mm) on Top Overlay And Track (129.743mm,90.678mm)(137.719mm,90.678mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LM1" (135.054mm,90.297mm) on Top Overlay And Track (136.423mm,90.678mm)(136.423mm,95.733mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LM1" (135.054mm,90.297mm) on Top Overlay And Track (137.719mm,90.678mm)(137.719mm,95.758mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.045mm < 0.254mm) Between Text "LM1" (135.054mm,90.297mm) on Top Overlay And Track (137.719mm,92.05mm)(137.719mm,93.218mm) on Top Overlay Silk Text to Silk Clearance [0.045mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R10" (92.611mm,64.313mm) on Top Overlay And Track (94.397mm,65.806mm)(94.397mm,68.306mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R10" (92.611mm,64.313mm) on Top Overlay And Track (94.397mm,65.806mm)(98.897mm,65.806mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R12" (95.659mm,41.707mm) on Top Overlay And Track (98.057mm,42.42mm)(101.969mm,42.42mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R15" (133.302mm,11.024mm) on Top Overlay And Track (135.557mm,12.42mm)(139.469mm,12.42mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R16" (106.327mm,73.965mm) on Top Overlay And Text "R17" (102.898mm,73.965mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R16" (106.327mm,73.965mm) on Top Overlay And Track (110mm,25mm)(110mm,75mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.044mm < 0.254mm) Between Text "R16" (106.327mm,73.965mm) on Top Overlay And Track (110mm,75mm)(155mm,75mm) on Top Overlay Silk Text to Silk Clearance [0.044mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R2" (56.34mm,52.172mm) on Top Overlay And Track (56.869mm,53.79mm)(56.869mm,56.203mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R2" (56.34mm,52.172mm) on Top Overlay And Track (58.057mm,52.42mm)(61.968mm,52.42mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R20" (140.287mm,-24.536mm) on Top Overlay And Track (139.573mm,-23.368mm)(149.733mm,-23.368mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R21" (153.825mm,14.402mm) on Top Overlay And Text "R22" (150.65mm,14.275mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R22" (150.65mm,14.275mm) on Top Overlay And Text "R23" (147.475mm,14.402mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R23" (147.475mm,14.402mm) on Top Overlay And Text "SW15" (142.368mm,14.859mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R24" (127.206mm,-7.264mm) on Top Overlay And Track (126.035mm,-5.969mm)(127.356mm,-5.969mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R25" (127.206mm,-10.312mm) on Top Overlay And Track (128.448mm,-9.398mm)(129.769mm,-9.398mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R25" (127.206mm,-10.312mm) on Top Overlay And Track (129.794mm,-10.648mm)(129.794mm,-8.148mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.082mm < 0.254mm) Between Text "R25" (127.206mm,-10.312mm) on Top Overlay And Track (129.794mm,-10.648mm)(135.89mm,-10.648mm) on Top Overlay Silk Text to Silk Clearance [0.082mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R26" (127.206mm,-13.36mm) on Top Overlay And Track (128.448mm,-12.446mm)(129.769mm,-12.446mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R26" (127.206mm,-13.36mm) on Top Overlay And Track (129.794mm,-13.696mm)(129.794mm,-11.196mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.082mm < 0.254mm) Between Text "R26" (127.206mm,-13.36mm) on Top Overlay And Track (129.794mm,-13.696mm)(135.89mm,-13.696mm) on Top Overlay Silk Text to Silk Clearance [0.082mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R4" (61.877mm,41.961mm) on Top Overlay And Track (58.057mm,42.42mm)(61.968mm,42.42mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R4" (61.877mm,41.961mm) on Top Overlay And Track (62.959mm,42.039mm)(62.984mm,42.064mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "SW1" (56.086mm,59.309mm) on Top Overlay And Track (53.848mm,60.452mm)(57.633mm,60.452mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "SW3" (56.086mm,49.327mm) on Top Overlay And Track (57.582mm,50.038mm)(58.903mm,50.038mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "SW3" (56.086mm,49.327mm) on Top Overlay And Track (58.928mm,48.788mm)(58.928mm,51.288mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.184mm < 0.254mm) Between Text "SW3" (56.086mm,49.327mm) on Top Overlay And Track (58.928mm,51.288mm)(65.024mm,51.288mm) on Top Overlay Silk Text to Silk Clearance [0.184mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "SW5" (13.717mm,14.605mm) on Top Overlay And Track (15.672mm,13.843mm)(15.672mm,16.383mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "SW5" (13.717mm,14.605mm) on Top Overlay And Track (17.602mm,13.868mm)(17.602mm,16.307mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.077mm < 0.254mm) Between Text "SW7" (37.466mm,14.605mm) on Top Overlay And Track (37.135mm,13.843mm)(37.135mm,16.383mm) on Top Overlay Silk Text to Silk Clearance [0.077mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "SW7" (37.466mm,14.605mm) on Top Overlay And Track (39.065mm,13.868mm)(39.065mm,16.307mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :53

Processing Rule : Net Antennae (Tolerance=0mm) (All)
   Violation between Net Antennae: Track (93.822mm,72.263mm)(93.822mm,75.026mm) on Top Layer 
   Violation between Net Antennae: Track (93.822mm,75.026mm)(93.822mm,76.149mm) on Bottom Layer 
Rule Violations :2

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 463
Waived Violations : 0
Time Elapsed        : 00:00:02