{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734884138393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734884138393 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 22 21:45:38 2024 " "Processing started: Sun Dec 22 21:45:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734884138393 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734884138393 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ESM -c ESM " "Command: quartus_map --read_settings_files=on --write_settings_files=off ESM -c ESM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734884138393 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734884138600 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734884138600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "esm.v 1 1 " "Found 1 design units, including 1 entities, in source file esm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ESM " "Found entity 1: ESM" {  } { { "ESM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734884144640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734884144640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "esm_core_ida.v 1 1 " "Found 1 design units, including 1 entities, in source file esm_core_ida.v" { { "Info" "ISGN_ENTITY_NAME" "1 ESM_core_IDA " "Found entity 1: ESM_core_IDA" {  } { { "ESM_core_IDA.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IDA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734884144655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734884144655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "esm_core_iim.v 1 1 " "Found 1 design units, including 1 entities, in source file esm_core_iim.v" { { "Info" "ISGN_ENTITY_NAME" "1 ESM_core_IIM " "Found entity 1: ESM_core_IIM" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734884144655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734884144655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "esm_core.v 1 1 " "Found 1 design units, including 1 entities, in source file esm_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 ESM_core " "Found entity 1: ESM_core" {  } { { "ESM_core.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734884144655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734884144655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irt.v 1 1 " "Found 1 design units, including 1 entities, in source file irt.v" { { "Info" "ISGN_ENTITY_NAME" "1 IRT " "Found entity 1: IRT" {  } { { "IRT.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/IRT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734884144655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734884144655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prng.v 1 1 " "Found 1 design units, including 1 entities, in source file prng.v" { { "Info" "ISGN_ENTITY_NAME" "1 PRNG " "Found entity 1: PRNG" {  } { { "PRNG.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/PRNG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734884144655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734884144655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instr_Buffer " "Found entity 1: Instr_Buffer" {  } { { "Instr_Buffer.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/Instr_Buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734884144655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734884144655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idt.v 1 1 " "Found 1 design units, including 1 entities, in source file idt.v" { { "Info" "ISGN_ENTITY_NAME" "1 IDT " "Found entity 1: IDT" {  } { { "IDT.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/IDT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734884144655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734884144655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "candidate_list.v 1 1 " "Found 1 design units, including 1 entities, in source file candidate_list.v" { { "Info" "ISGN_ENTITY_NAME" "1 candidate_list " "Found entity 1: candidate_list" {  } { { "candidate_list.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/candidate_list.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734884144655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734884144655 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mapping_table.v(16) " "Verilog HDL information at mapping_table.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "mapping_table.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/mapping_table.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1734884144655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapping_table.v 1 1 " "Found 1 design units, including 1 entities, in source file mapping_table.v" { { "Info" "ISGN_ENTITY_NAME" "1 mapping_table " "Found entity 1: mapping_table" {  } { { "mapping_table.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/mapping_table.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734884144655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734884144655 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ESM " "Elaborating entity \"ESM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734884144686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Buffer Instr_Buffer:buffer " "Elaborating entity \"Instr_Buffer\" for hierarchy \"Instr_Buffer:buffer\"" {  } { { "ESM.v" "buffer" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734884144686 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i Instr_Buffer.v(21) " "Verilog HDL Always Construct warning at Instr_Buffer.v(21): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "Instr_Buffer.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/Instr_Buffer.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734884144686 "|ESM|Instr_Buffer:buffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ESM_core ESM_core:core " "Elaborating entity \"ESM_core\" for hierarchy \"ESM_core:core\"" {  } { { "ESM.v" "core" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734884144702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ESM_core_IDA ESM_core:core\|ESM_core_IDA:IDA_core " "Elaborating entity \"ESM_core_IDA\" for hierarchy \"ESM_core:core\|ESM_core_IDA:IDA_core\"" {  } { { "ESM_core.v" "IDA_core" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734884144702 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ESM_core_IDA.v(15) " "Verilog HDL assignment warning at ESM_core_IDA.v(15): truncated value with size 32 to match size of target (5)" {  } { { "ESM_core_IDA.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IDA.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734884144702 "|ESM|ESM_core:core|ESM_core_IDA:IDA_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ESM_core_IDA.v(16) " "Verilog HDL assignment warning at ESM_core_IDA.v(16): truncated value with size 32 to match size of target (5)" {  } { { "ESM_core_IDA.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IDA.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734884144702 "|ESM|ESM_core:core|ESM_core_IDA:IDA_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IRT ESM_core:core\|ESM_core_IDA:IDA_core\|IRT:irt " "Elaborating entity \"IRT\" for hierarchy \"ESM_core:core\|ESM_core_IDA:IDA_core\|IRT:irt\"" {  } { { "ESM_core_IDA.v" "irt" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IDA.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734884144702 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i IRT.v(20) " "Verilog HDL Always Construct warning at IRT.v(20): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "IRT.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/IRT.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734884144702 "|ESM|ESM_core:core|ESM_core_IDA:IDA_core|IRT:irt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 IRT.v(47) " "Verilog HDL assignment warning at IRT.v(47): truncated value with size 32 to match size of target (16)" {  } { { "IRT.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/IRT.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734884144702 "|ESM|ESM_core:core|ESM_core_IDA:IDA_core|IRT:irt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDT ESM_core:core\|ESM_core_IDA:IDA_core\|IDT:idt " "Elaborating entity \"IDT\" for hierarchy \"ESM_core:core\|ESM_core_IDA:IDA_core\|IDT:idt\"" {  } { { "ESM_core_IDA.v" "idt" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IDA.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734884144702 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j IDT.v(16) " "Verilog HDL Always Construct warning at IDT.v(16): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "IDT.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/IDT.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734884144715 "|ESM|ESM_core:core|ESM_core_IDA:IDA_core|IDT:idt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 IDT.v(28) " "Verilog HDL assignment warning at IDT.v(28): truncated value with size 32 to match size of target (4)" {  } { { "IDT.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/IDT.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734884144715 "|ESM|ESM_core:core|ESM_core_IDA:IDA_core|IDT:idt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ESM_core_IIM ESM_core:core\|ESM_core_IIM:IIM_core " "Elaborating entity \"ESM_core_IIM\" for hierarchy \"ESM_core:core\|ESM_core_IIM:IIM_core\"" {  } { { "ESM_core.v" "IIM_core" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734884144715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "candidate_list ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list:c_list " "Elaborating entity \"candidate_list\" for hierarchy \"ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list:c_list\"" {  } { { "ESM_core_IIM.v" "c_list" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734884144718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapping_table ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table:m_table " "Elaborating entity \"mapping_table\" for hierarchy \"ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table:m_table\"" {  } { { "ESM_core_IIM.v" "m_table" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734884144718 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mapping_table.v(23) " "Verilog HDL assignment warning at mapping_table.v(23): truncated value with size 32 to match size of target (4)" {  } { { "mapping_table.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/mapping_table.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734884144718 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core|mapping_table:m_table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mapping_table.v(24) " "Verilog HDL assignment warning at mapping_table.v(24): truncated value with size 32 to match size of target (4)" {  } { { "mapping_table.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/mapping_table.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734884144718 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core|mapping_table:m_table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mapping_table.v(45) " "Verilog HDL assignment warning at mapping_table.v(45): truncated value with size 32 to match size of target (4)" {  } { { "mapping_table.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/mapping_table.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734884144734 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core|mapping_table:m_table"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "buffer_index\[3\] mapping_table.v(38) " "Can't resolve multiple constant drivers for net \"buffer_index\[3\]\" at mapping_table.v(38)" {  } { { "mapping_table.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/mapping_table.v" 38 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734884144765 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "mapping_table.v(31) " "Constant driver at mapping_table.v(31)" {  } { { "mapping_table.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/mapping_table.v" 31 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734884144765 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "buffer_index\[2\] mapping_table.v(38) " "Can't resolve multiple constant drivers for net \"buffer_index\[2\]\" at mapping_table.v(38)" {  } { { "mapping_table.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/mapping_table.v" 38 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734884144765 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "buffer_index\[1\] mapping_table.v(38) " "Can't resolve multiple constant drivers for net \"buffer_index\[1\]\" at mapping_table.v(38)" {  } { { "mapping_table.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/mapping_table.v" 38 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734884144765 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "buffer_index\[0\] mapping_table.v(38) " "Can't resolve multiple constant drivers for net \"buffer_index\[0\]\" at mapping_table.v(38)" {  } { { "mapping_table.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/mapping_table.v" 38 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734884144765 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table:m_table " "Can't elaborate user hierarchy \"ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table:m_table\"" {  } { { "ESM_core_IIM.v" "m_table" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 13 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734884144765 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/output_files/ESM.map.smsg " "Generated suppressed messages file C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/output_files/ESM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734884144796 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4716 " "Peak virtual memory: 4716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734884144843 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 22 21:45:44 2024 " "Processing ended: Sun Dec 22 21:45:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734884144843 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734884144843 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734884144843 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734884144843 ""}
