# Out-of-Order Processor

## Folder - src

This folder includes the source files for the out-of-order cpu, which includes these files:

### fetch.v

This module fetch instruction from instruction memory.

### decode.v

This module pre-assign resource.

## Folder - test

This folder includes the testbenches for the submodules of out-of-order cpu

## Folder - sim_iverilog

This folder includes Makefile for simulation with iverilog + gtkwave

## Folder - sim_vcs

This folder includes Makefile for simulation with vcs