
4YP_Software.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008558  00400000  00400000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000021c  20400000  00408558  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000005d0  2040021c  00408774  0002021c  2**2
                  ALLOC
  3 .heap         00000204  204007ec  00408d44  0002021c  2**0
                  ALLOC
  4 .stack        00000400  204009f0  00408f48  0002021c  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY
  6 .comment      000000c7  00000000  00000000  0002024a  2**0
                  CONTENTS, READONLY
  7 .debug_info   0002f6f3  00000000  00000000  00020311  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00005ef0  00000000  00000000  0004fa04  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000d69a  00000000  00000000  000558f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000f58  00000000  00000000  00062f8e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000de8  00000000  00000000  00063ee6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0004a40a  00000000  00000000  00064cce  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00023200  00000000  00000000  000af0d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00159494  00000000  00000000  000d22d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00003650  00000000  00000000  0022b76c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	f0 0d 40 20 35 13 40 00 31 13 40 00 31 13 40 00     ..@ 5.@.1.@.1.@.
  400010:	31 13 40 00 31 13 40 00 31 13 40 00 00 00 00 00     1.@.1.@.1.@.....
	...
  40002c:	31 13 40 00 31 13 40 00 00 00 00 00 31 13 40 00     1.@.1.@.....1.@.
  40003c:	31 13 40 00 31 13 40 00 31 13 40 00 31 13 40 00     1.@.1.@.1.@.1.@.
  40004c:	31 13 40 00 31 13 40 00 31 13 40 00 31 13 40 00     1.@.1.@.1.@.1.@.
  40005c:	31 13 40 00 31 13 40 00 00 00 00 00 d1 27 40 00     1.@.1.@......'@.
  40006c:	c5 27 40 00 31 13 40 00 31 13 40 00 31 13 40 00     .'@.1.@.1.@.1.@.
  40007c:	31 13 40 00 b9 27 40 00 31 13 40 00 31 13 40 00     1.@..'@.1.@.1.@.
  40008c:	31 13 40 00 31 13 40 00 31 13 40 00 31 13 40 00     1.@.1.@.1.@.1.@.
  40009c:	f5 2d 40 00 31 13 40 00 31 13 40 00 31 13 40 00     .-@.1.@.1.@.1.@.
  4000ac:	31 13 40 00 31 13 40 00 81 23 40 00 31 13 40 00     1.@.1.@..#@.1.@.
  4000bc:	85 29 40 00 31 13 40 00 31 13 40 00 31 13 40 00     .)@.1.@.1.@.1.@.
  4000cc:	31 13 40 00 31 13 40 00 69 25 40 00 31 13 40 00     1.@.1.@.i%@.1.@.
  4000dc:	31 13 40 00 95 23 40 00 31 13 40 00 31 13 40 00     1.@..#@.1.@.1.@.
  4000ec:	31 13 40 00 31 13 40 00 31 13 40 00 31 13 40 00     1.@.1.@.1.@.1.@.
  4000fc:	31 13 40 00 31 13 40 00 31 13 40 00 09 2e 40 00     1.@.1.@.1.@...@.
  40010c:	31 13 40 00 31 13 40 00 00 00 00 00 00 00 00 00     1.@.1.@.........
  40011c:	00 00 00 00 31 13 40 00 31 13 40 00 65 31 40 00     ....1.@.1.@.e1@.
  40012c:	31 13 40 00 99 29 40 00 31 13 40 00 31 13 40 00     1.@..)@.1.@.1.@.
  40013c:	31 13 40 00 31 13 40 00 31 13 40 00 31 13 40 00     1.@.1.@.1.@.1.@.
  40014c:	31 13 40 00 31 13 40 00 31 13 40 00 31 13 40 00     1.@.1.@.1.@.1.@.
  40015c:	31 13 40 00 31 13 40 00 31 13 40 00                 1.@.1.@.1.@.

00400168 <__do_global_dtors_aux>:
  400168:	b510      	push	{r4, lr}
  40016a:	4c05      	ldr	r4, [pc, #20]	; (400180 <__do_global_dtors_aux+0x18>)
  40016c:	7823      	ldrb	r3, [r4, #0]
  40016e:	b933      	cbnz	r3, 40017e <__do_global_dtors_aux+0x16>
  400170:	4b04      	ldr	r3, [pc, #16]	; (400184 <__do_global_dtors_aux+0x1c>)
  400172:	b113      	cbz	r3, 40017a <__do_global_dtors_aux+0x12>
  400174:	4804      	ldr	r0, [pc, #16]	; (400188 <__do_global_dtors_aux+0x20>)
  400176:	f3af 8000 	nop.w
  40017a:	2301      	movs	r3, #1
  40017c:	7023      	strb	r3, [r4, #0]
  40017e:	bd10      	pop	{r4, pc}
  400180:	2040021c 	.word	0x2040021c
  400184:	00000000 	.word	0x00000000
  400188:	00408558 	.word	0x00408558

0040018c <frame_dummy>:
  40018c:	4b0c      	ldr	r3, [pc, #48]	; (4001c0 <frame_dummy+0x34>)
  40018e:	b143      	cbz	r3, 4001a2 <frame_dummy+0x16>
  400190:	480c      	ldr	r0, [pc, #48]	; (4001c4 <frame_dummy+0x38>)
  400192:	490d      	ldr	r1, [pc, #52]	; (4001c8 <frame_dummy+0x3c>)
  400194:	b510      	push	{r4, lr}
  400196:	f3af 8000 	nop.w
  40019a:	480c      	ldr	r0, [pc, #48]	; (4001cc <frame_dummy+0x40>)
  40019c:	6803      	ldr	r3, [r0, #0]
  40019e:	b923      	cbnz	r3, 4001aa <frame_dummy+0x1e>
  4001a0:	bd10      	pop	{r4, pc}
  4001a2:	480a      	ldr	r0, [pc, #40]	; (4001cc <frame_dummy+0x40>)
  4001a4:	6803      	ldr	r3, [r0, #0]
  4001a6:	b933      	cbnz	r3, 4001b6 <frame_dummy+0x2a>
  4001a8:	4770      	bx	lr
  4001aa:	4b09      	ldr	r3, [pc, #36]	; (4001d0 <frame_dummy+0x44>)
  4001ac:	2b00      	cmp	r3, #0
  4001ae:	d0f7      	beq.n	4001a0 <frame_dummy+0x14>
  4001b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4001b4:	4718      	bx	r3
  4001b6:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <frame_dummy+0x44>)
  4001b8:	2b00      	cmp	r3, #0
  4001ba:	d0f5      	beq.n	4001a8 <frame_dummy+0x1c>
  4001bc:	4718      	bx	r3
  4001be:	bf00      	nop
  4001c0:	00000000 	.word	0x00000000
  4001c4:	00408558 	.word	0x00408558
  4001c8:	20400220 	.word	0x20400220
  4001cc:	00408558 	.word	0x00408558
  4001d0:	00000000 	.word	0x00000000

004001d4 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
  4001d4:	b508      	push	{r3, lr}
	system_init();
  4001d6:	4b02      	ldr	r3, [pc, #8]	; (4001e0 <atmel_start_init+0xc>)
  4001d8:	4798      	blx	r3
	stdio_redirect_init();
  4001da:	4b02      	ldr	r3, [pc, #8]	; (4001e4 <atmel_start_init+0x10>)
  4001dc:	4798      	blx	r3
  4001de:	bd08      	pop	{r3, pc}
  4001e0:	0040180d 	.word	0x0040180d
  4001e4:	0040337d 	.word	0x0040337d

004001e8 <Init_Control>:
#include "ControlStartup.h"
#include "EstimateTheta.h"

#include <atmel_start.h>

void Init_Control(void) {
  4001e8:	b570      	push	{r4, r5, r6, lr}
  4001ea:	b082      	sub	sp, #8
	arm_mat_init_f32 (&A,A_rows,A_cols,(float32_t *)A_data);    //MATRIX EXAMPLE
  4001ec:	4b11      	ldr	r3, [pc, #68]	; (400234 <Init_Control+0x4c>)
  4001ee:	2202      	movs	r2, #2
  4001f0:	2103      	movs	r1, #3
  4001f2:	4811      	ldr	r0, [pc, #68]	; (400238 <Init_Control+0x50>)
  4001f4:	4c11      	ldr	r4, [pc, #68]	; (40023c <Init_Control+0x54>)
  4001f6:	47a0      	blx	r4
	arm_mat_init_f32 (&I,I_rows,I_cols,(float32_t *)control_currents);    //create current vector
  4001f8:	4b11      	ldr	r3, [pc, #68]	; (400240 <Init_Control+0x58>)
  4001fa:	2201      	movs	r2, #1
  4001fc:	2103      	movs	r1, #3
  4001fe:	4811      	ldr	r0, [pc, #68]	; (400244 <Init_Control+0x5c>)
  400200:	47a0      	blx	r4
	arm_mat_init_f32 (&PWM,PWM_rows,PWM_cols,(float32_t *)PWM_data);    //create pwm vector
  400202:	4b11      	ldr	r3, [pc, #68]	; (400248 <Init_Control+0x60>)
  400204:	2201      	movs	r2, #1
  400206:	2103      	movs	r1, #3
  400208:	4810      	ldr	r0, [pc, #64]	; (40024c <Init_Control+0x64>)
  40020a:	47a0      	blx	r4
	
	PID_init_cts(&PID_d, PID_d_Kp, PID_d_Ki, PID_d_Kd,(float)1/15000);		//initialise the PID controller for d and q values
  40020c:	2400      	movs	r4, #0
  40020e:	4e10      	ldr	r6, [pc, #64]	; (400250 <Init_Control+0x68>)
  400210:	9600      	str	r6, [sp, #0]
  400212:	4623      	mov	r3, r4
  400214:	4a0f      	ldr	r2, [pc, #60]	; (400254 <Init_Control+0x6c>)
  400216:	4910      	ldr	r1, [pc, #64]	; (400258 <Init_Control+0x70>)
  400218:	4810      	ldr	r0, [pc, #64]	; (40025c <Init_Control+0x74>)
  40021a:	4d11      	ldr	r5, [pc, #68]	; (400260 <Init_Control+0x78>)
  40021c:	47a8      	blx	r5
	PID_init_cts(&PID_q, PID_q_Kp, PID_q_Ki, PID_q_Kd,(float)1/15000);
  40021e:	9600      	str	r6, [sp, #0]
  400220:	4623      	mov	r3, r4
  400222:	4a10      	ldr	r2, [pc, #64]	; (400264 <Init_Control+0x7c>)
  400224:	4910      	ldr	r1, [pc, #64]	; (400268 <Init_Control+0x80>)
  400226:	4811      	ldr	r0, [pc, #68]	; (40026c <Init_Control+0x84>)
  400228:	47a8      	blx	r5
	
	oldtorquerequest = 0;
  40022a:	4b11      	ldr	r3, [pc, #68]	; (400270 <Init_Control+0x88>)
  40022c:	601c      	str	r4, [r3, #0]
}
  40022e:	b002      	add	sp, #8
  400230:	bd70      	pop	{r4, r5, r6, pc}
  400232:	bf00      	nop
  400234:	204004dc 	.word	0x204004dc
  400238:	204004f4 	.word	0x204004f4
  40023c:	004049b5 	.word	0x004049b5
  400240:	20400580 	.word	0x20400580
  400244:	20400558 	.word	0x20400558
  400248:	20400564 	.word	0x20400564
  40024c:	20400548 	.word	0x20400548
  400250:	388bcf65 	.word	0x388bcf65
  400254:	431a2794 	.word	0x431a2794
  400258:	3f1aa32f 	.word	0x3f1aa32f
  40025c:	20400528 	.word	0x20400528
  400260:	00400745 	.word	0x00400745
  400264:	43227a93 	.word	0x43227a93
  400268:	3f29dbab 	.word	0x3f29dbab
  40026c:	20400500 	.word	0x20400500
  400270:	20400544 	.word	0x20400544
  400274:	00000000 	.word	0x00000000

00400278 <getIqId_r>:


void getIqId_r(float torquerequest, float* Iq_r, float* Id_r, float V_dc) {		//Calculates reference currents based on the torque requests 
  400278:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40027c:	ed2d 8b02 	vpush	{d8}
  400280:	460f      	mov	r7, r1
  400282:	4690      	mov	r8, r2
	
	//float omega_base_e = V_dc*LST_SQ_OMEGA_BASE_E				//FIELD WEAKENING PART TO FINISH
	//if(omega_e > omega_base_e ){}
		
	float I_m = 2*torquerequest/(3*PP*FLUX_PM);
  400284:	ee07 0a90 	vmov	s15, r0
  400288:	ee77 7aa7 	vadd.f32	s15, s15, s15
  40028c:	ee17 0a90 	vmov	r0, s15
  400290:	4b27      	ldr	r3, [pc, #156]	; (400330 <getIqId_r+0xb8>)
  400292:	4798      	blx	r3
  400294:	a320      	add	r3, pc, #128	; (adr r3, 400318 <getIqId_r+0xa0>)
  400296:	e9d3 2300 	ldrd	r2, r3, [r3]
  40029a:	4c26      	ldr	r4, [pc, #152]	; (400334 <getIqId_r+0xbc>)
  40029c:	47a0      	blx	r4
  40029e:	4b26      	ldr	r3, [pc, #152]	; (400338 <getIqId_r+0xc0>)
  4002a0:	4798      	blx	r3
  4002a2:	ee07 0a90 	vmov	s15, r0
	if (I_m > I_MAX){I_m = I_MAX;}
  4002a6:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
  4002aa:	eef4 7ac7 	vcmpe.f32	s15, s14
  4002ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4002b2:	dd01      	ble.n	4002b8 <getIqId_r+0x40>
  4002b4:	eef0 7a47 	vmov.f32	s15, s14
	*Id_r = C1 - sqrt(C1_SQR - 0.5*(I_m*I_m));
  4002b8:	ee27 8aa7 	vmul.f32	s16, s15, s15
  4002bc:	4e1c      	ldr	r6, [pc, #112]	; (400330 <getIqId_r+0xb8>)
  4002be:	ee18 0a10 	vmov	r0, s16
  4002c2:	47b0      	blx	r6
  4002c4:	2200      	movs	r2, #0
  4002c6:	4b1d      	ldr	r3, [pc, #116]	; (40033c <getIqId_r+0xc4>)
  4002c8:	4c1d      	ldr	r4, [pc, #116]	; (400340 <getIqId_r+0xc8>)
  4002ca:	47a0      	blx	r4
  4002cc:	4c1d      	ldr	r4, [pc, #116]	; (400344 <getIqId_r+0xcc>)
  4002ce:	4602      	mov	r2, r0
  4002d0:	460b      	mov	r3, r1
  4002d2:	a113      	add	r1, pc, #76	; (adr r1, 400320 <getIqId_r+0xa8>)
  4002d4:	e9d1 0100 	ldrd	r0, r1, [r1]
  4002d8:	47a0      	blx	r4
  4002da:	4d1b      	ldr	r5, [pc, #108]	; (400348 <getIqId_r+0xd0>)
  4002dc:	47a8      	blx	r5
  4002de:	4602      	mov	r2, r0
  4002e0:	460b      	mov	r3, r1
  4002e2:	a111      	add	r1, pc, #68	; (adr r1, 400328 <getIqId_r+0xb0>)
  4002e4:	e9d1 0100 	ldrd	r0, r1, [r1]
  4002e8:	47a0      	blx	r4
  4002ea:	4c13      	ldr	r4, [pc, #76]	; (400338 <getIqId_r+0xc0>)
  4002ec:	47a0      	blx	r4
  4002ee:	ee07 0a90 	vmov	s15, r0
  4002f2:	f8c8 0000 	str.w	r0, [r8]
	*Iq_r = sqrt(I_m*I_m - (*Id_r)*(*Id_r));
  4002f6:	ee67 7aa7 	vmul.f32	s15, s15, s15
  4002fa:	ee78 7a67 	vsub.f32	s15, s16, s15
  4002fe:	ee17 0a90 	vmov	r0, s15
  400302:	47b0      	blx	r6
  400304:	47a8      	blx	r5
  400306:	47a0      	blx	r4
  400308:	6038      	str	r0, [r7, #0]
}	
  40030a:	ecbd 8b02 	vpop	{d8}
  40030e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400312:	bf00      	nop
  400314:	f3af 8000 	nop.w
  400318:	47ae147b 	.word	0x47ae147b
  40031c:	3fd87ae1 	.word	0x3fd87ae1
  400320:	00000000 	.word	0x00000000
  400324:	40f06550 	.word	0x40f06550
  400328:	3eab367a 	.word	0x3eab367a
  40032c:	40703257 	.word	0x40703257
  400330:	00404c85 	.word	0x00404c85
  400334:	00404f81 	.word	0x00404f81
  400338:	004052dd 	.word	0x004052dd
  40033c:	3fe00000 	.word	0x3fe00000
  400340:	00404d2d 	.word	0x00404d2d
  400344:	004049c5 	.word	0x004049c5
  400348:	004034b9 	.word	0x004034b9

0040034c <SVPWM>:
int cntrrar;
void SVPWM(float Va_aim, float Vb_aim, float* PWM, float V_dc) {							//Space Vector Modulation Function
  40034c:	ee07 0a10 	vmov	s14, r0
  400350:	ee07 1a90 	vmov	s15, r1
  400354:	ee06 3a90 	vmov	s13, r3
	float Vc_aim;
	Vc_aim = -Vb_aim - Va_aim;										//Calculates third voltage aim
  400358:	eeb1 6a67 	vneg.f32	s12, s15
  40035c:	ee36 6a47 	vsub.f32	s12, s12, s14
	
	float Va_comp, Vb_comp, Vc_comp;
	Va_comp = (V_dc-Va_aim)/V_dc;									//normalise 
  400360:	ee76 5ac7 	vsub.f32	s11, s13, s14
  400364:	ee85 7aa6 	vdiv.f32	s14, s11, s13
	Vb_comp = (V_dc-Vb_aim)/V_dc;	
  400368:	ee76 5ae7 	vsub.f32	s11, s13, s15
  40036c:	eec5 7aa6 	vdiv.f32	s15, s11, s13
	Vc_comp = (V_dc-Vc_aim)/V_dc;
  400370:	ee36 6ac6 	vsub.f32	s12, s13, s12
  400374:	eec6 5a26 	vdiv.f32	s11, s12, s13
	
	float V_min;
	
	if((Va_comp<Vb_comp)&&(Va_comp<Vc_comp)) {					//Finds minimum 
  400378:	eeb4 7ae7 	vcmpe.f32	s14, s15
  40037c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400380:	d504      	bpl.n	40038c <SVPWM+0x40>
  400382:	eeb4 7ae5 	vcmpe.f32	s14, s11
  400386:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40038a:	d423      	bmi.n	4003d4 <SVPWM+0x88>
		V_min = Va_comp;
	}else{
		if(Vb_comp<Vc_comp){
  40038c:	eef4 7ae5 	vcmpe.f32	s15, s11
  400390:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400394:	d521      	bpl.n	4003da <SVPWM+0x8e>
			V_min = Vb_comp;
  400396:	eeb0 6a67 	vmov.f32	s12, s15
			V_min = Vc_comp;
		}
	}
	
	float Va_dc, Vb_dc, Vc_dc;					//does down clamping and sets minimum to zero, subtracting minimum from all three
	PWM[0] = 1 - (Va_comp - V_min);
  40039a:	ee37 7a46 	vsub.f32	s14, s14, s12
  40039e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
  4003a2:	ee36 7ac7 	vsub.f32	s14, s13, s14
  4003a6:	ed82 7a00 	vstr	s14, [r2]
	PWM[1] = 1 - (Vb_comp - V_min);
  4003aa:	ee77 7ac6 	vsub.f32	s15, s15, s12
  4003ae:	ee76 7ae7 	vsub.f32	s15, s13, s15
  4003b2:	edc2 7a01 	vstr	s15, [r2, #4]
	PWM[2] = 1 - (Vc_comp - V_min);
  4003b6:	ee75 5ac6 	vsub.f32	s11, s11, s12
  4003ba:	ee76 6ae5 	vsub.f32	s13, s13, s11
  4003be:	edc2 6a02 	vstr	s13, [r2, #8]
	cntrrar++;
  4003c2:	4a09      	ldr	r2, [pc, #36]	; (4003e8 <SVPWM+0x9c>)
  4003c4:	6813      	ldr	r3, [r2, #0]
  4003c6:	3301      	adds	r3, #1
  4003c8:	6013      	str	r3, [r2, #0]
	if(cntrrar == 15000){
  4003ca:	f643 2298 	movw	r2, #15000	; 0x3a98
  4003ce:	4293      	cmp	r3, r2
  4003d0:	d006      	beq.n	4003e0 <SVPWM+0x94>
  4003d2:	4770      	bx	lr
		V_min = Va_comp;
  4003d4:	eeb0 6a47 	vmov.f32	s12, s14
  4003d8:	e7df      	b.n	40039a <SVPWM+0x4e>
			V_min = Vc_comp;
  4003da:	eeb0 6a65 	vmov.f32	s12, s11
  4003de:	e7dc      	b.n	40039a <SVPWM+0x4e>
		cntrrar = 0;
  4003e0:	2200      	movs	r2, #0
  4003e2:	4b01      	ldr	r3, [pc, #4]	; (4003e8 <SVPWM+0x9c>)
  4003e4:	601a      	str	r2, [r3, #0]
		
		//printf("\n PWM A = %f \t PWM B = %f \t PWM C - %f ", PWM[0], PWM[1], PWM[2]);
	}

}
  4003e6:	e7f4      	b.n	4003d2 <SVPWM+0x86>
  4003e8:	20400560 	.word	0x20400560

004003ec <update_PWM>:
	}
}



void update_PWM(float* PWM){
  4003ec:	b570      	push	{r4, r5, r6, lr}
  4003ee:	ed2d 8b02 	vpush	{d8}
  4003f2:	4605      	mov	r5, r0
	pwm_set_duty(PWM_PHASE_A, (int) ((PWM_PERIOD-1) * PWM[2]));
  4003f4:	edd0 7a02 	vldr	s15, [r0, #8]
  4003f8:	ed9f 8a12 	vldr	s16, [pc, #72]	; 400444 <update_PWM+0x58>
  4003fc:	ee67 7a88 	vmul.f32	s15, s15, s16
  400400:	4e11      	ldr	r6, [pc, #68]	; (400448 <update_PWM+0x5c>)
  400402:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  400406:	ee17 2a90 	vmov	r2, s15
  40040a:	2100      	movs	r1, #0
  40040c:	4630      	mov	r0, r6
  40040e:	4c0f      	ldr	r4, [pc, #60]	; (40044c <update_PWM+0x60>)
  400410:	47a0      	blx	r4
	pwm_set_duty(PWM_PHASE_B, (int) ((PWM_PERIOD-1) * PWM[1]));
  400412:	edd5 7a01 	vldr	s15, [r5, #4]
  400416:	ee67 7a88 	vmul.f32	s15, s15, s16
  40041a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  40041e:	ee17 2a90 	vmov	r2, s15
  400422:	2102      	movs	r1, #2
  400424:	4630      	mov	r0, r6
  400426:	47a0      	blx	r4
	pwm_set_duty(PWM_PHASE_C, (int) ((PWM_PERIOD-1) * PWM[0]));
  400428:	edd5 7a00 	vldr	s15, [r5]
  40042c:	ee67 7a88 	vmul.f32	s15, s15, s16
  400430:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  400434:	ee17 2a90 	vmov	r2, s15
  400438:	2100      	movs	r1, #0
  40043a:	4805      	ldr	r0, [pc, #20]	; (400450 <update_PWM+0x64>)
  40043c:	47a0      	blx	r4
	
  40043e:	ecbd 8b02 	vpop	{d8}
  400442:	bd70      	pop	{r4, r5, r6, pc}
  400444:	4479c000 	.word	0x4479c000
  400448:	204005fc 	.word	0x204005fc
  40044c:	00401325 	.word	0x00401325
  400450:	204007a0 	.word	0x204007a0
  400454:	00000000 	.word	0x00000000

00400458 <Control>:
void Control(float torquerequest, float V_dc, int pos_HS_state, float pos_HS_t1, float *pos_HS_dts, float pos_ENC_angle) {
  400458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40045c:	ed2d 8b04 	vpush	{d8-d9}
  400460:	b083      	sub	sp, #12
  400462:	4604      	mov	r4, r0
  400464:	4692      	mov	sl, r2
  400466:	469b      	mov	fp, r3
	if (torquerequest - T_RATE_UP > oldtorquerequest){torquerequest = oldtorquerequest + T_RATE_UP;} //Limit Increase Rate
  400468:	4d5f      	ldr	r5, [pc, #380]	; (4005e8 <Control+0x190>)
  40046a:	47a8      	blx	r5
  40046c:	a35c      	add	r3, pc, #368	; (adr r3, 4005e0 <Control+0x188>)
  40046e:	e9d3 2300 	ldrd	r2, r3, [r3]
  400472:	4e5e      	ldr	r6, [pc, #376]	; (4005ec <Control+0x194>)
  400474:	47b0      	blx	r6
  400476:	4680      	mov	r8, r0
  400478:	4689      	mov	r9, r1
  40047a:	4b5d      	ldr	r3, [pc, #372]	; (4005f0 <Control+0x198>)
  40047c:	6818      	ldr	r0, [r3, #0]
  40047e:	47a8      	blx	r5
  400480:	4606      	mov	r6, r0
  400482:	460f      	mov	r7, r1
  400484:	4602      	mov	r2, r0
  400486:	460b      	mov	r3, r1
  400488:	4640      	mov	r0, r8
  40048a:	4649      	mov	r1, r9
  40048c:	4d59      	ldr	r5, [pc, #356]	; (4005f4 <Control+0x19c>)
  40048e:	47a8      	blx	r5
  400490:	b148      	cbz	r0, 4004a6 <Control+0x4e>
  400492:	a353      	add	r3, pc, #332	; (adr r3, 4005e0 <Control+0x188>)
  400494:	e9d3 2300 	ldrd	r2, r3, [r3]
  400498:	4630      	mov	r0, r6
  40049a:	4639      	mov	r1, r7
  40049c:	4c56      	ldr	r4, [pc, #344]	; (4005f8 <Control+0x1a0>)
  40049e:	47a0      	blx	r4
  4004a0:	4b56      	ldr	r3, [pc, #344]	; (4005fc <Control+0x1a4>)
  4004a2:	4798      	blx	r3
  4004a4:	4604      	mov	r4, r0
	if (torquerequest + T_RATE_DOWN < oldtorquerequest){torquerequest = oldtorquerequest - T_RATE_DOWN;} //Limit Decrease Rate
  4004a6:	4620      	mov	r0, r4
  4004a8:	4b4f      	ldr	r3, [pc, #316]	; (4005e8 <Control+0x190>)
  4004aa:	4798      	blx	r3
  4004ac:	a34c      	add	r3, pc, #304	; (adr r3, 4005e0 <Control+0x188>)
  4004ae:	e9d3 2300 	ldrd	r2, r3, [r3]
  4004b2:	4d51      	ldr	r5, [pc, #324]	; (4005f8 <Control+0x1a0>)
  4004b4:	47a8      	blx	r5
  4004b6:	4602      	mov	r2, r0
  4004b8:	460b      	mov	r3, r1
  4004ba:	4630      	mov	r0, r6
  4004bc:	4639      	mov	r1, r7
  4004be:	4d4d      	ldr	r5, [pc, #308]	; (4005f4 <Control+0x19c>)
  4004c0:	47a8      	blx	r5
  4004c2:	b148      	cbz	r0, 4004d8 <Control+0x80>
  4004c4:	a346      	add	r3, pc, #280	; (adr r3, 4005e0 <Control+0x188>)
  4004c6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4004ca:	4630      	mov	r0, r6
  4004cc:	4639      	mov	r1, r7
  4004ce:	4c47      	ldr	r4, [pc, #284]	; (4005ec <Control+0x194>)
  4004d0:	47a0      	blx	r4
  4004d2:	4b4a      	ldr	r3, [pc, #296]	; (4005fc <Control+0x1a4>)
  4004d4:	4798      	blx	r3
  4004d6:	4604      	mov	r4, r0
	oldtorquerequest = torquerequest;	//Update the new old value
  4004d8:	4b45      	ldr	r3, [pc, #276]	; (4005f0 <Control+0x198>)
  4004da:	601c      	str	r4, [r3, #0]
	getIqId_r(torquerequest, &Iq_r, &Id_r, V_dc);	//Get the id and iq requested current
  4004dc:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
  4004e0:	466a      	mov	r2, sp
  4004e2:	a901      	add	r1, sp, #4
  4004e4:	4620      	mov	r0, r4
  4004e6:	4c46      	ldr	r4, [pc, #280]	; (400600 <Control+0x1a8>)
  4004e8:	47a0      	blx	r4
	theta_e = EstimateTheta(pos_HS_state, pos_HS_t1, &pos_HS_dts, pos_ENC_angle);
  4004ea:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4004ec:	aa10      	add	r2, sp, #64	; 0x40
  4004ee:	4659      	mov	r1, fp
  4004f0:	4650      	mov	r0, sl
  4004f2:	4c44      	ldr	r4, [pc, #272]	; (400604 <Control+0x1ac>)
  4004f4:	47a0      	blx	r4
  4004f6:	4b44      	ldr	r3, [pc, #272]	; (400608 <Control+0x1b0>)
  4004f8:	6018      	str	r0, [r3, #0]
	float sintheta_e = sin(theta_e);
  4004fa:	4b3b      	ldr	r3, [pc, #236]	; (4005e8 <Control+0x190>)
  4004fc:	4798      	blx	r3
  4004fe:	4606      	mov	r6, r0
  400500:	460f      	mov	r7, r1
  400502:	4b42      	ldr	r3, [pc, #264]	; (40060c <Control+0x1b4>)
  400504:	4798      	blx	r3
  400506:	4c3d      	ldr	r4, [pc, #244]	; (4005fc <Control+0x1a4>)
  400508:	47a0      	blx	r4
  40050a:	ee08 0a10 	vmov	s16, r0
	float costheta_e = cos(theta_e);	//(Currently uses fast sin and cosine)
  40050e:	4630      	mov	r0, r6
  400510:	4639      	mov	r1, r7
  400512:	4b3f      	ldr	r3, [pc, #252]	; (400610 <Control+0x1b8>)
  400514:	4798      	blx	r3
  400516:	47a0      	blx	r4
  400518:	ee09 0a10 	vmov	s18, r0
	arm_clarke_f32(control_currents[0],control_currents[1],&I_alpha,&I_beta); //Does clarke transform
  40051c:	4b3d      	ldr	r3, [pc, #244]	; (400614 <Control+0x1bc>)
  40051e:	ed93 7a00 	vldr	s14, [r3]
  400522:	edd3 6a01 	vldr	s13, [r3, #4]
  {
    /* Calculate pIalpha using the equation, pIalpha = Ia */
    *pIalpha = Ia;

    /* Calculate pIbeta using the equation, pIbeta = (1/sqrt(3)) * Ia + (2/sqrt(3)) * Ib */
    *pIbeta = ((float32_t) 0.57735026919 * Ia + (float32_t) 1.15470053838 * Ib);
  400526:	eddf 7a3c 	vldr	s15, [pc, #240]	; 400618 <Control+0x1c0>
  40052a:	ee67 7a27 	vmul.f32	s15, s14, s15
  40052e:	ed9f 6a3b 	vldr	s12, [pc, #236]	; 40061c <Control+0x1c4>
  400532:	ee66 6a86 	vmul.f32	s13, s13, s12
  400536:	ee77 7aa6 	vadd.f32	s15, s15, s13
  float32_t * pIq,
  float32_t sinVal,
  float32_t cosVal)
  {
    /* Calculate pId using the equation, pId = Ialpha * cosVal + Ibeta * sinVal */
    *pId = Ialpha * cosVal + Ibeta * sinVal;
  40053a:	ee29 6a07 	vmul.f32	s12, s18, s14
  40053e:	ee68 6a27 	vmul.f32	s13, s16, s15

    /* Calculate pIq using the equation, pIq = - Ialpha * sinVal + Ibeta * cosVal */
    *pIq = -Ialpha * sinVal + Ibeta * cosVal;
  400542:	ee27 7a48 	vnmul.f32	s14, s14, s16
  400546:	ee69 7a27 	vmul.f32	s15, s18, s15
  40054a:	ee77 8a27 	vadd.f32	s17, s14, s15
	Vd_aim = runPID(&PID_d, Id_r, I_d);								//PID 
  40054e:	ee76 7a26 	vadd.f32	s15, s12, s13
  400552:	ee17 2a90 	vmov	r2, s15
  400556:	9900      	ldr	r1, [sp, #0]
  400558:	4831      	ldr	r0, [pc, #196]	; (400620 <Control+0x1c8>)
  40055a:	4d32      	ldr	r5, [pc, #200]	; (400624 <Control+0x1cc>)
  40055c:	47a8      	blx	r5
  40055e:	4c32      	ldr	r4, [pc, #200]	; (400628 <Control+0x1d0>)
  400560:	6020      	str	r0, [r4, #0]
	Vq_aim = runPID(&PID_q, Iq_r, I_q);
  400562:	ee18 2a90 	vmov	r2, s17
  400566:	9901      	ldr	r1, [sp, #4]
  400568:	4830      	ldr	r0, [pc, #192]	; (40062c <Control+0x1d4>)
  40056a:	47a8      	blx	r5
  40056c:	ee07 0a10 	vmov	s14, r0
  400570:	4b2f      	ldr	r3, [pc, #188]	; (400630 <Control+0x1d8>)
  400572:	6018      	str	r0, [r3, #0]
	arm_inv_park_f32(Vd_aim,Vq_aim,&Valpha_aim,&Vbeta_aim,sintheta_e,costheta_e);	//Inverse Park transform
  400574:	edd4 6a00 	vldr	s13, [r4]
  float32_t * pIbeta,
  float32_t sinVal,
  float32_t cosVal)
  {
    /* Calculate pIalpha using the equation, pIalpha = Id * cosVal - Iq * sinVal */
    *pIalpha = Id * cosVal - Iq * sinVal;
  400578:	ee69 7a26 	vmul.f32	s15, s18, s13
  40057c:	ee28 6a07 	vmul.f32	s12, s16, s14
  400580:	ee77 7ac6 	vsub.f32	s15, s15, s12

    /* Calculate pIbeta using the equation, pIbeta = Id * sinVal + Iq * cosVal */
    *pIbeta = Id * sinVal + Iq * cosVal;
  400584:	ee28 8a26 	vmul.f32	s16, s16, s13
  400588:	ee29 9a07 	vmul.f32	s18, s18, s14
  40058c:	ee38 8a09 	vadd.f32	s16, s16, s18
    *pIb = -0.5f * Ialpha + 0.8660254039f * Ibeta;
  400590:	eebe 7a00 	vmov.f32	s14, #224	; 0xbf000000 -0.5
  400594:	ee27 7a87 	vmul.f32	s14, s15, s14
  400598:	eddf 6a26 	vldr	s13, [pc, #152]	; 400634 <Control+0x1dc>
  40059c:	ee28 8a26 	vmul.f32	s16, s16, s13
	SVPWM(Va_aim, Vb_aim, (float32_t *)PWM_data, V_dc);										//Updates PWM values using space vector PWM
  4005a0:	4c25      	ldr	r4, [pc, #148]	; (400638 <Control+0x1e0>)
  4005a2:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
  4005a6:	4622      	mov	r2, r4
  4005a8:	ee37 7a08 	vadd.f32	s14, s14, s16
  4005ac:	ee17 1a10 	vmov	r1, s14
  4005b0:	ee17 0a90 	vmov	r0, s15
  4005b4:	4d21      	ldr	r5, [pc, #132]	; (40063c <Control+0x1e4>)
  4005b6:	47a8      	blx	r5
	update_PWM((float32_t *)PWM_data);
  4005b8:	4620      	mov	r0, r4
  4005ba:	4b21      	ldr	r3, [pc, #132]	; (400640 <Control+0x1e8>)
  4005bc:	4798      	blx	r3
	cntrrr++;
  4005be:	4a21      	ldr	r2, [pc, #132]	; (400644 <Control+0x1ec>)
  4005c0:	6813      	ldr	r3, [r2, #0]
  4005c2:	3301      	adds	r3, #1
  4005c4:	6013      	str	r3, [r2, #0]
	if(cntrrr == 15000){
  4005c6:	f643 2298 	movw	r2, #15000	; 0x3a98
  4005ca:	4293      	cmp	r3, r2
  4005cc:	d004      	beq.n	4005d8 <Control+0x180>
}
  4005ce:	b003      	add	sp, #12
  4005d0:	ecbd 8b04 	vpop	{d8-d9}
  4005d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		cntrrr = 0;
  4005d8:	2200      	movs	r2, #0
  4005da:	4b1a      	ldr	r3, [pc, #104]	; (400644 <Control+0x1ec>)
  4005dc:	601a      	str	r2, [r3, #0]
}
  4005de:	e7f6      	b.n	4005ce <Control+0x176>
  4005e0:	eb1c432d 	.word	0xeb1c432d
  4005e4:	3f1a36e2 	.word	0x3f1a36e2
  4005e8:	00404c85 	.word	0x00404c85
  4005ec:	004049c5 	.word	0x004049c5
  4005f0:	20400544 	.word	0x20400544
  4005f4:	0040524d 	.word	0x0040524d
  4005f8:	004049c9 	.word	0x004049c9
  4005fc:	004052dd 	.word	0x004052dd
  400600:	00400279 	.word	0x00400279
  400604:	00400709 	.word	0x00400709
  400608:	2040051c 	.word	0x2040051c
  40060c:	00403431 	.word	0x00403431
  400610:	0040339d 	.word	0x0040339d
  400614:	20400580 	.word	0x20400580
  400618:	3f13cd3a 	.word	0x3f13cd3a
  40061c:	3f93cd3a 	.word	0x3f93cd3a
  400620:	20400528 	.word	0x20400528
  400624:	0040075b 	.word	0x0040075b
  400628:	20400574 	.word	0x20400574
  40062c:	20400500 	.word	0x20400500
  400630:	20400578 	.word	0x20400578
  400634:	3f5db3d7 	.word	0x3f5db3d7
  400638:	20400564 	.word	0x20400564
  40063c:	0040034d 	.word	0x0040034d
  400640:	004003ed 	.word	0x004003ed
  400644:	20400238 	.word	0x20400238

00400648 <gather_control_data>:




//get position data, timing and torque request
void gather_control_data(void){
  400648:	b508      	push	{r3, lr}
	//get torque request
	control_torque_request = 0;
  40064a:	2200      	movs	r2, #0
  40064c:	4b05      	ldr	r3, [pc, #20]	; (400664 <gather_control_data+0x1c>)
  40064e:	601a      	str	r2, [r3, #0]
	
	get_Data_Pos(&(control_pos_sens_deltas[0]), &control_pos_sens_sector, &control_pos_sens_time_in_current_sector);
  400650:	4a05      	ldr	r2, [pc, #20]	; (400668 <gather_control_data+0x20>)
  400652:	4906      	ldr	r1, [pc, #24]	; (40066c <gather_control_data+0x24>)
  400654:	4806      	ldr	r0, [pc, #24]	; (400670 <gather_control_data+0x28>)
  400656:	4b07      	ldr	r3, [pc, #28]	; (400674 <gather_control_data+0x2c>)
  400658:	4798      	blx	r3
	
	
	//do last as this is the most frequently updated data
	encoder_get_angle(& control_encoder_angle);
  40065a:	4807      	ldr	r0, [pc, #28]	; (400678 <gather_control_data+0x30>)
  40065c:	4b07      	ldr	r3, [pc, #28]	; (40067c <gather_control_data+0x34>)
  40065e:	4798      	blx	r3
  400660:	bd08      	pop	{r3, pc}
  400662:	bf00      	nop
  400664:	2040057c 	.word	0x2040057c
  400668:	204004d8 	.word	0x204004d8
  40066c:	20400524 	.word	0x20400524
  400670:	20400550 	.word	0x20400550
  400674:	00400db1 	.word	0x00400db1
  400678:	204004d4 	.word	0x204004d4
  40067c:	00400b99 	.word	0x00400b99

00400680 <start_control_loop_dummy>:
}


//process ADC data and start the control loop
//this is being called from the ADC DMA, so we know that the analog sensor values passed are not going to change, hence use pointers instead of copyin data
void start_control_loop_dummy(int * raw_currents, int raw_voltage){
  400680:	b570      	push	{r4, r5, r6, lr}
  400682:	b082      	sub	sp, #8
  400684:	4605      	mov	r5, r0
  400686:	460e      	mov	r6, r1
	control_currents[0] = reconstruct_curr_A(raw_currents[0]);
  400688:	6800      	ldr	r0, [r0, #0]
  40068a:	4b11      	ldr	r3, [pc, #68]	; (4006d0 <start_control_loop_dummy+0x50>)
  40068c:	4798      	blx	r3
  40068e:	4c11      	ldr	r4, [pc, #68]	; (4006d4 <start_control_loop_dummy+0x54>)
  400690:	6020      	str	r0, [r4, #0]
	control_currents[1] = reconstruct_curr_B(raw_currents[1]);
  400692:	6868      	ldr	r0, [r5, #4]
  400694:	4b10      	ldr	r3, [pc, #64]	; (4006d8 <start_control_loop_dummy+0x58>)
  400696:	4798      	blx	r3
  400698:	6060      	str	r0, [r4, #4]
	control_currents[2] = reconstruct_curr_C(raw_currents[2]);
  40069a:	68a8      	ldr	r0, [r5, #8]
  40069c:	4b0f      	ldr	r3, [pc, #60]	; (4006dc <start_control_loop_dummy+0x5c>)
  40069e:	4798      	blx	r3
  4006a0:	60a0      	str	r0, [r4, #8]
	
	control_supply_voltage = reconstruct_bus_voltage(raw_voltage);
  4006a2:	4630      	mov	r0, r6
  4006a4:	4b0e      	ldr	r3, [pc, #56]	; (4006e0 <start_control_loop_dummy+0x60>)
  4006a6:	4798      	blx	r3
  4006a8:	4601      	mov	r1, r0
  4006aa:	4b0e      	ldr	r3, [pc, #56]	; (4006e4 <start_control_loop_dummy+0x64>)
  4006ac:	6018      	str	r0, [r3, #0]
	
	//for testing
	control_torque_request = 2.5;
  4006ae:	480e      	ldr	r0, [pc, #56]	; (4006e8 <start_control_loop_dummy+0x68>)
  4006b0:	4b0e      	ldr	r3, [pc, #56]	; (4006ec <start_control_loop_dummy+0x6c>)
  4006b2:	6018      	str	r0, [r3, #0]
	
	//start control loop below
	Control(control_torque_request, control_supply_voltage, control_pos_sens_sector, control_pos_sens_time_in_current_sector, &control_pos_sens_deltas, control_encoder_angle);
  4006b4:	4b0e      	ldr	r3, [pc, #56]	; (4006f0 <start_control_loop_dummy+0x70>)
  4006b6:	681b      	ldr	r3, [r3, #0]
  4006b8:	4a0e      	ldr	r2, [pc, #56]	; (4006f4 <start_control_loop_dummy+0x74>)
  4006ba:	6812      	ldr	r2, [r2, #0]
  4006bc:	4c0e      	ldr	r4, [pc, #56]	; (4006f8 <start_control_loop_dummy+0x78>)
  4006be:	6824      	ldr	r4, [r4, #0]
  4006c0:	9401      	str	r4, [sp, #4]
  4006c2:	4c0e      	ldr	r4, [pc, #56]	; (4006fc <start_control_loop_dummy+0x7c>)
  4006c4:	9400      	str	r4, [sp, #0]
  4006c6:	4c0e      	ldr	r4, [pc, #56]	; (400700 <start_control_loop_dummy+0x80>)
  4006c8:	47a0      	blx	r4
	//controlV(control_torque_request, control_supply_voltage, control_pos_sens_sector, control_pos_sens_time_in_current_sector, &control_pos_sens_deltas, control_encoder_angle);
  4006ca:	b002      	add	sp, #8
  4006cc:	bd70      	pop	{r4, r5, r6, pc}
  4006ce:	bf00      	nop
  4006d0:	004008c1 	.word	0x004008c1
  4006d4:	20400580 	.word	0x20400580
  4006d8:	00400911 	.word	0x00400911
  4006dc:	00400961 	.word	0x00400961
  4006e0:	00400795 	.word	0x00400795
  4006e4:	204004fc 	.word	0x204004fc
  4006e8:	40200000 	.word	0x40200000
  4006ec:	2040057c 	.word	0x2040057c
  4006f0:	204004d8 	.word	0x204004d8
  4006f4:	20400524 	.word	0x20400524
  4006f8:	204004d4 	.word	0x204004d4
  4006fc:	20400550 	.word	0x20400550
  400700:	00400459 	.word	0x00400459

00400704 <EstimateThetaHS>:
}

float EstimateThetaHS(int pos_HS_state, float pos_HS_t1, float *pos_HS_dts){
//Estimate angle from hall sensors
return 0;
}
  400704:	2000      	movs	r0, #0
  400706:	4770      	bx	lr

00400708 <EstimateTheta>:
float EstimateTheta(int pos_HS_state, float pos_HS_t1, float *pos_HS_dts, float pos_ENC_angle){
  400708:	b508      	push	{r3, lr}
  40070a:	ed2d 8b02 	vpush	{d8}
  40070e:	ee08 3a10 	vmov	s16, r3
	theta_e_HS = EstimateThetaHS(pos_HS_state, pos_HS_t1, pos_HS_dts);
  400712:	4b08      	ldr	r3, [pc, #32]	; (400734 <EstimateTheta+0x2c>)
  400714:	4798      	blx	r3
  400716:	4b08      	ldr	r3, [pc, #32]	; (400738 <EstimateTheta+0x30>)
  400718:	6018      	str	r0, [r3, #0]
	theta_e_ENC = pos_ENC_angle*(PP*GR);
  40071a:	eddf 7a08 	vldr	s15, [pc, #32]	; 40073c <EstimateTheta+0x34>
  40071e:	ee68 7a27 	vmul.f32	s15, s16, s15
  400722:	4b07      	ldr	r3, [pc, #28]	; (400740 <EstimateTheta+0x38>)
  400724:	edc3 7a00 	vstr	s15, [r3]
}
  400728:	ee17 0a90 	vmov	r0, s15
  40072c:	ecbd 8b02 	vpop	{d8}
  400730:	bd08      	pop	{r3, pc}
  400732:	bf00      	nop
  400734:	00400705 	.word	0x00400705
  400738:	20400570 	.word	0x20400570
  40073c:	42960000 	.word	0x42960000
  400740:	20400520 	.word	0x20400520

00400744 <PID_init_cts>:




void PID_init_cts(struct PID_instance* PID,float Kp,float Ki,float Kd, float time_step){
	PID->Kd = Kd;
  400744:	6083      	str	r3, [r0, #8]
	PID->Ki = Ki;
  400746:	6042      	str	r2, [r0, #4]
	PID->Kp = Kp;							//sets gains
  400748:	6001      	str	r1, [r0, #0]
	PID->integral_v = 0;
  40074a:	2300      	movs	r3, #0
  40074c:	6103      	str	r3, [r0, #16]
	PID->previous_error = 0;
  40074e:	60c3      	str	r3, [r0, #12]
	PID->is_using_constant_timestep = true;
  400750:	2301      	movs	r3, #1
  400752:	7603      	strb	r3, [r0, #24]
	PID->time_step = time_step;
  400754:	9b00      	ldr	r3, [sp, #0]
  400756:	6143      	str	r3, [r0, #20]
  400758:	4770      	bx	lr

0040075a <runPID>:
	//if(!PID->is_using_constant_timestep){
		//PID->time_step = getTimeStep();
	//}
	
	float Ap, Ad, Ai;
	float error = ref - feedback;
  40075a:	ee07 1a90 	vmov	s15, r1
  40075e:	ee07 2a10 	vmov	s14, r2
  400762:	ee77 6ac7 	vsub.f32	s13, s15, s14
	
	Ap = error*PID->Kp;
  400766:	ed90 7a00 	vldr	s14, [r0]
  40076a:	ee26 7a87 	vmul.f32	s14, s13, s14
	//Ad = PID->Kd*(error - PID->previous_error)/PID->time_step;
	Ai = PID->Ki*(error*PID->time_step) + PID->integral_v;
  40076e:	edd0 7a01 	vldr	s15, [r0, #4]
  400772:	ed90 6a05 	vldr	s12, [r0, #20]
  400776:	ee26 6a86 	vmul.f32	s12, s13, s12
  40077a:	ee67 7a86 	vmul.f32	s15, s15, s12
  40077e:	ed90 6a04 	vldr	s12, [r0, #16]
  400782:	ee77 7a86 	vadd.f32	s15, s15, s12
	
	//if( ((Ai>=Ap) & (Ap>=0)) | ((Ai<=Ap) & (Ap<=0)) )   Ai = Ap;		//set anti-windup for integral action
	
	PID->previous_error = error;
  400786:	edc0 6a03 	vstr	s13, [r0, #12]
	return (Ap + Ai);		//+optional Ad


	
  40078a:	ee77 7a27 	vadd.f32	s15, s14, s15
  40078e:	ee17 0a90 	vmov	r0, s15
  400792:	4770      	bx	lr

00400794 <reconstruct_bus_voltage>:


float reconstruct_bus_voltage(uint32_t raw_voltage_data){
	
	return 0;
}
  400794:	2000      	movs	r0, #0
  400796:	4770      	bx	lr

00400798 <raw_data_to_voltage>:
	
	return 0;
}


float raw_data_to_voltage(uint32_t analog_data){
  400798:	b510      	push	{r4, lr}
	//12 bit ADCs
	//Vref = 3.3V
	float voltage = (((float) analog_data) / (4096)) * 3.3;
  40079a:	ee07 0a90 	vmov	s15, r0
  40079e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
  4007a2:	eddf 7a0b 	vldr	s15, [pc, #44]	; 4007d0 <raw_data_to_voltage+0x38>
  4007a6:	ee67 7a27 	vmul.f32	s15, s14, s15
  4007aa:	ee17 0a90 	vmov	r0, s15
  4007ae:	4b09      	ldr	r3, [pc, #36]	; (4007d4 <raw_data_to_voltage+0x3c>)
  4007b0:	4798      	blx	r3
  4007b2:	a305      	add	r3, pc, #20	; (adr r3, 4007c8 <raw_data_to_voltage+0x30>)
  4007b4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4007b8:	4c07      	ldr	r4, [pc, #28]	; (4007d8 <raw_data_to_voltage+0x40>)
  4007ba:	47a0      	blx	r4
  4007bc:	4b07      	ldr	r3, [pc, #28]	; (4007dc <raw_data_to_voltage+0x44>)
  4007be:	4798      	blx	r3
	//printf("raw data - %i \t voltage - %f \n",(int) analog_data, voltage);
	return voltage;
  4007c0:	bd10      	pop	{r4, pc}
  4007c2:	bf00      	nop
  4007c4:	f3af 8000 	nop.w
  4007c8:	66666666 	.word	0x66666666
  4007cc:	400a6666 	.word	0x400a6666
  4007d0:	39800000 	.word	0x39800000
  4007d4:	00404c85 	.word	0x00404c85
  4007d8:	00404d2d 	.word	0x00404d2d
  4007dc:	004052dd 	.word	0x004052dd

004007e0 <calibrate_curr_sensors>:
void calibrate_curr_sensors(void){
  4007e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	dma_adc_0_enable_for_one_transaction();
  4007e2:	4b2c      	ldr	r3, [pc, #176]	; (400894 <calibrate_curr_sensors+0xb4>)
  4007e4:	4798      	blx	r3
	dma_adc_1_enable_for_one_transaction();
  4007e6:	4b2c      	ldr	r3, [pc, #176]	; (400898 <calibrate_curr_sensors+0xb8>)
  4007e8:	4798      	blx	r3
	delay_ms(1);
  4007ea:	2001      	movs	r0, #1
  4007ec:	4b2b      	ldr	r3, [pc, #172]	; (40089c <calibrate_curr_sensors+0xbc>)
  4007ee:	4798      	blx	r3
	curr_A_offset = 0;
  4007f0:	2300      	movs	r3, #0
  4007f2:	4a2b      	ldr	r2, [pc, #172]	; (4008a0 <calibrate_curr_sensors+0xc0>)
  4007f4:	6013      	str	r3, [r2, #0]
	curr_B_offset = 0;
  4007f6:	4a2b      	ldr	r2, [pc, #172]	; (4008a4 <calibrate_curr_sensors+0xc4>)
  4007f8:	6013      	str	r3, [r2, #0]
	curr_C_offset = 0;
  4007fa:	4a2b      	ldr	r2, [pc, #172]	; (4008a8 <calibrate_curr_sensors+0xc8>)
  4007fc:	6013      	str	r3, [r2, #0]
	for(int i =0; i<10; i++){
  4007fe:	2600      	movs	r6, #0
  400800:	e02d      	b.n	40085e <calibrate_curr_sensors+0x7e>
		curr_A_offset += raw_data_to_voltage(adc_read(ADC_CURRENT_A));
  400802:	4f2a      	ldr	r7, [pc, #168]	; (4008ac <calibrate_curr_sensors+0xcc>)
  400804:	2108      	movs	r1, #8
  400806:	4638      	mov	r0, r7
  400808:	4d29      	ldr	r5, [pc, #164]	; (4008b0 <calibrate_curr_sensors+0xd0>)
  40080a:	47a8      	blx	r5
  40080c:	4c29      	ldr	r4, [pc, #164]	; (4008b4 <calibrate_curr_sensors+0xd4>)
  40080e:	47a0      	blx	r4
  400810:	4b23      	ldr	r3, [pc, #140]	; (4008a0 <calibrate_curr_sensors+0xc0>)
  400812:	edd3 7a00 	vldr	s15, [r3]
  400816:	ee07 0a10 	vmov	s14, r0
  40081a:	ee77 7a87 	vadd.f32	s15, s15, s14
  40081e:	edc3 7a00 	vstr	s15, [r3]
		curr_B_offset += raw_data_to_voltage(adc_read(ADC_CURRENT_B));
  400822:	2102      	movs	r1, #2
  400824:	4638      	mov	r0, r7
  400826:	47a8      	blx	r5
  400828:	47a0      	blx	r4
  40082a:	4b1e      	ldr	r3, [pc, #120]	; (4008a4 <calibrate_curr_sensors+0xc4>)
  40082c:	edd3 7a00 	vldr	s15, [r3]
  400830:	ee07 0a10 	vmov	s14, r0
  400834:	ee77 7a87 	vadd.f32	s15, s15, s14
  400838:	edc3 7a00 	vstr	s15, [r3]
		curr_C_offset += raw_data_to_voltage(adc_read(ADC_CURRENT_C));
  40083c:	2101      	movs	r1, #1
  40083e:	481e      	ldr	r0, [pc, #120]	; (4008b8 <calibrate_curr_sensors+0xd8>)
  400840:	47a8      	blx	r5
  400842:	47a0      	blx	r4
  400844:	4b18      	ldr	r3, [pc, #96]	; (4008a8 <calibrate_curr_sensors+0xc8>)
  400846:	edd3 7a00 	vldr	s15, [r3]
  40084a:	ee07 0a10 	vmov	s14, r0
  40084e:	ee77 7a87 	vadd.f32	s15, s15, s14
  400852:	edc3 7a00 	vstr	s15, [r3]
		delay_ms(1);
  400856:	2001      	movs	r0, #1
  400858:	4b10      	ldr	r3, [pc, #64]	; (40089c <calibrate_curr_sensors+0xbc>)
  40085a:	4798      	blx	r3
	for(int i =0; i<10; i++){
  40085c:	3601      	adds	r6, #1
  40085e:	2e09      	cmp	r6, #9
  400860:	ddcf      	ble.n	400802 <calibrate_curr_sensors+0x22>
	curr_A_offset /= 10;
  400862:	4b0f      	ldr	r3, [pc, #60]	; (4008a0 <calibrate_curr_sensors+0xc0>)
  400864:	edd3 6a00 	vldr	s13, [r3]
  400868:	eef2 7a04 	vmov.f32	s15, #36	; 0x41200000  10.0
  40086c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
  400870:	ed83 7a00 	vstr	s14, [r3]
	curr_B_offset /= 10;
  400874:	4b0b      	ldr	r3, [pc, #44]	; (4008a4 <calibrate_curr_sensors+0xc4>)
  400876:	edd3 6a00 	vldr	s13, [r3]
  40087a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
  40087e:	ed83 7a00 	vstr	s14, [r3]
	curr_C_offset /= 10;
  400882:	4b09      	ldr	r3, [pc, #36]	; (4008a8 <calibrate_curr_sensors+0xc8>)
  400884:	edd3 6a00 	vldr	s13, [r3]
  400888:	ee86 7aa7 	vdiv.f32	s14, s13, s15
  40088c:	ed83 7a00 	vstr	s14, [r3]
  400890:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400892:	bf00      	nop
  400894:	00400e55 	.word	0x00400e55
  400898:	00400f1d 	.word	0x00400f1d
  40089c:	00401b6d 	.word	0x00401b6d
  4008a0:	204005d4 	.word	0x204005d4
  4008a4:	204005dc 	.word	0x204005dc
  4008a8:	204005b4 	.word	0x204005b4
  4008ac:	204006e4 	.word	0x204006e4
  4008b0:	0040116d 	.word	0x0040116d
  4008b4:	00400799 	.word	0x00400799
  4008b8:	204007bc 	.word	0x204007bc
  4008bc:	00000000 	.word	0x00000000

004008c0 <reconstruct_curr_A>:
float reconstruct_curr_A(uint32_t raw_current_data){
  4008c0:	b510      	push	{r4, lr}
	float I = (raw_data_to_voltage(raw_current_data)   -   curr_A_offset)/CURR_A_SLOPE;
  4008c2:	4b0d      	ldr	r3, [pc, #52]	; (4008f8 <reconstruct_curr_A+0x38>)
  4008c4:	4798      	blx	r3
  4008c6:	4b0d      	ldr	r3, [pc, #52]	; (4008fc <reconstruct_curr_A+0x3c>)
  4008c8:	edd3 7a00 	vldr	s15, [r3]
  4008cc:	ee07 0a10 	vmov	s14, r0
  4008d0:	ee77 7a67 	vsub.f32	s15, s14, s15
  4008d4:	ee17 0a90 	vmov	r0, s15
  4008d8:	4b09      	ldr	r3, [pc, #36]	; (400900 <reconstruct_curr_A+0x40>)
  4008da:	4798      	blx	r3
  4008dc:	a304      	add	r3, pc, #16	; (adr r3, 4008f0 <reconstruct_curr_A+0x30>)
  4008de:	e9d3 2300 	ldrd	r2, r3, [r3]
  4008e2:	4c08      	ldr	r4, [pc, #32]	; (400904 <reconstruct_curr_A+0x44>)
  4008e4:	47a0      	blx	r4
  4008e6:	4b08      	ldr	r3, [pc, #32]	; (400908 <reconstruct_curr_A+0x48>)
  4008e8:	4798      	blx	r3
}
  4008ea:	bd10      	pop	{r4, pc}
  4008ec:	f3af 8000 	nop.w
  4008f0:	47ae147b 	.word	0x47ae147b
  4008f4:	3f747ae1 	.word	0x3f747ae1
  4008f8:	00400799 	.word	0x00400799
  4008fc:	204005d4 	.word	0x204005d4
  400900:	00404c85 	.word	0x00404c85
  400904:	00404f81 	.word	0x00404f81
  400908:	004052dd 	.word	0x004052dd
  40090c:	00000000 	.word	0x00000000

00400910 <reconstruct_curr_B>:
float reconstruct_curr_B(uint32_t raw_current_data){
  400910:	b510      	push	{r4, lr}
	float I = (raw_data_to_voltage(raw_current_data)   -   curr_B_offset)/CURR_B_SLOPE;
  400912:	4b0d      	ldr	r3, [pc, #52]	; (400948 <reconstruct_curr_B+0x38>)
  400914:	4798      	blx	r3
  400916:	4b0d      	ldr	r3, [pc, #52]	; (40094c <reconstruct_curr_B+0x3c>)
  400918:	edd3 7a00 	vldr	s15, [r3]
  40091c:	ee07 0a10 	vmov	s14, r0
  400920:	ee77 7a67 	vsub.f32	s15, s14, s15
  400924:	ee17 0a90 	vmov	r0, s15
  400928:	4b09      	ldr	r3, [pc, #36]	; (400950 <reconstruct_curr_B+0x40>)
  40092a:	4798      	blx	r3
  40092c:	a304      	add	r3, pc, #16	; (adr r3, 400940 <reconstruct_curr_B+0x30>)
  40092e:	e9d3 2300 	ldrd	r2, r3, [r3]
  400932:	4c08      	ldr	r4, [pc, #32]	; (400954 <reconstruct_curr_B+0x44>)
  400934:	47a0      	blx	r4
  400936:	4b08      	ldr	r3, [pc, #32]	; (400958 <reconstruct_curr_B+0x48>)
  400938:	4798      	blx	r3
}
  40093a:	bd10      	pop	{r4, pc}
  40093c:	f3af 8000 	nop.w
  400940:	47ae147b 	.word	0x47ae147b
  400944:	3f747ae1 	.word	0x3f747ae1
  400948:	00400799 	.word	0x00400799
  40094c:	204005dc 	.word	0x204005dc
  400950:	00404c85 	.word	0x00404c85
  400954:	00404f81 	.word	0x00404f81
  400958:	004052dd 	.word	0x004052dd
  40095c:	00000000 	.word	0x00000000

00400960 <reconstruct_curr_C>:
float reconstruct_curr_C(uint32_t raw_current_data){		
  400960:	b510      	push	{r4, lr}
	float I = (raw_data_to_voltage(raw_current_data)   -   curr_C_offset)/CURR_C_SLOPE;
  400962:	4b0d      	ldr	r3, [pc, #52]	; (400998 <reconstruct_curr_C+0x38>)
  400964:	4798      	blx	r3
  400966:	4b0d      	ldr	r3, [pc, #52]	; (40099c <reconstruct_curr_C+0x3c>)
  400968:	edd3 7a00 	vldr	s15, [r3]
  40096c:	ee07 0a10 	vmov	s14, r0
  400970:	ee77 7a67 	vsub.f32	s15, s14, s15
  400974:	ee17 0a90 	vmov	r0, s15
  400978:	4b09      	ldr	r3, [pc, #36]	; (4009a0 <reconstruct_curr_C+0x40>)
  40097a:	4798      	blx	r3
  40097c:	a304      	add	r3, pc, #16	; (adr r3, 400990 <reconstruct_curr_C+0x30>)
  40097e:	e9d3 2300 	ldrd	r2, r3, [r3]
  400982:	4c08      	ldr	r4, [pc, #32]	; (4009a4 <reconstruct_curr_C+0x44>)
  400984:	47a0      	blx	r4
  400986:	4b08      	ldr	r3, [pc, #32]	; (4009a8 <reconstruct_curr_C+0x48>)
  400988:	4798      	blx	r3
}
  40098a:	bd10      	pop	{r4, pc}
  40098c:	f3af 8000 	nop.w
  400990:	47ae147b 	.word	0x47ae147b
  400994:	3f747ae1 	.word	0x3f747ae1
  400998:	00400799 	.word	0x00400799
  40099c:	204005b4 	.word	0x204005b4
  4009a0:	00404c85 	.word	0x00404c85
  4009a4:	00404f81 	.word	0x00404f81
  4009a8:	004052dd 	.word	0x004052dd

004009ac <encoder_init>:
		encoder_num_Z_interrupts ++;
	}
	encoder_last_count = encoder_counter_no_offset;
}

void encoder_init(void){
  4009ac:	b508      	push	{r3, lr}
}

static inline hri_pmc_pcsr0_reg_t hri_pmc_get_PCSR0_reg(const void *const hw, hri_pmc_pcsr0_reg_t mask)
{
	uint32_t tmp;
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  4009ae:	4b56      	ldr	r3, [pc, #344]	; (400b08 <encoder_init+0x15c>)
  4009b0:	699b      	ldr	r3, [r3, #24]
 *
 */
static inline void _pmc_enable_periph_clock(uint32_t periph_id)
{
	if (periph_id < 32) {
		if (!hri_pmc_get_PCSR0_reg(PMC, (1 << periph_id))) {
  4009b2:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
  4009b6:	d103      	bne.n	4009c0 <encoder_init+0x14>
	((Pmc *)hw)->PMC_PCER0 = mask;
  4009b8:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  4009bc:	4b52      	ldr	r3, [pc, #328]	; (400b08 <encoder_init+0x15c>)
  4009be:	611a      	str	r2, [r3, #16]
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  4009c0:	4b51      	ldr	r3, [pc, #324]	; (400b08 <encoder_init+0x15c>)
  4009c2:	699b      	ldr	r3, [r3, #24]
  4009c4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4009c8:	d103      	bne.n	4009d2 <encoder_init+0x26>
	((Pmc *)hw)->PMC_PCER0 = mask;
  4009ca:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  4009ce:	4b4e      	ldr	r3, [pc, #312]	; (400b08 <encoder_init+0x15c>)
  4009d0:	611a      	str	r2, [r3, #16]
}

static inline hri_pmc_pcsr1_reg_t hri_pmc_get_PCSR1_reg(const void *const hw, hri_pmc_pcsr1_reg_t mask)
{
	uint32_t tmp;
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  4009d2:	4b4d      	ldr	r3, [pc, #308]	; (400b08 <encoder_init+0x15c>)
  4009d4:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
			hri_pmc_set_PCSR0_reg(PMC, (1 << periph_id));
		}
	} else if (periph_id < 64) {
		periph_id -= 32;
		if (!hri_pmc_get_PCSR1_reg(PMC, (1 << periph_id))) {
  4009d8:	f413 2f80 	tst.w	r3, #262144	; 0x40000
  4009dc:	d104      	bne.n	4009e8 <encoder_init+0x3c>
	((Pmc *)hw)->PMC_PCER1 = mask;
  4009de:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  4009e2:	4b49      	ldr	r3, [pc, #292]	; (400b08 <encoder_init+0x15c>)
  4009e4:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  4009e8:	4b47      	ldr	r3, [pc, #284]	; (400b08 <encoder_init+0x15c>)
  4009ea:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  4009ee:	f413 2f00 	tst.w	r3, #524288	; 0x80000
  4009f2:	d104      	bne.n	4009fe <encoder_init+0x52>
	((Pmc *)hw)->PMC_PCER1 = mask;
  4009f4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4009f8:	4b43      	ldr	r3, [pc, #268]	; (400b08 <encoder_init+0x15c>)
  4009fa:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	_pmc_enable_periph_clock(ID_TC3_CHANNEL0);
	_pmc_enable_periph_clock(ID_TC3_CHANNEL1);
	
	
	//enable external interrupt on the Z line 
	ext_irq_register(PIO_PB13_IDX,Encoder_Z_Interrupt);
  4009fe:	4943      	ldr	r1, [pc, #268]	; (400b0c <encoder_init+0x160>)
  400a00:	202d      	movs	r0, #45	; 0x2d
  400a02:	4b43      	ldr	r3, [pc, #268]	; (400b10 <encoder_init+0x164>)
  400a04:	4798      	blx	r3
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400a06:	4b43      	ldr	r3, [pc, #268]	; (400b14 <encoder_init+0x168>)
  400a08:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400a0c:	601a      	str	r2, [r3, #0]
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  400a0e:	2240      	movs	r2, #64	; 0x40
  400a10:	f883 230b 	strb.w	r2, [r3, #779]	; 0x30b
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400a14:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  400a18:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
  400a1c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400a20:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400a24:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400a28:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  400a2c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  400a30:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400a34:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400a38:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400a3c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400a40:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  400a44:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400a48:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400a4c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400a50:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400a54:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  400a58:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400a5c:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400a60:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400a64:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400a68:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  400a6c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400a70:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400a74:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400a78:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400a7c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  400a80:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400a84:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400a88:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400a8c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400a90:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  400a94:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400a98:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400a9c:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400aa0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  400aa4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  400aa8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400aac:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400ab0:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400ab4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  400ab8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  400abc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400ac0:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400ac4:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400ac8:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  400acc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  400ad0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400ad4:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400ad8:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400adc:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400ae0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  400ae4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400ae8:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400aec:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400af0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  400af4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  400af8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400afc:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400b00:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
  400b04:	bd08      	pop	{r3, pc}
  400b06:	bf00      	nop
  400b08:	400e0600 	.word	0x400e0600
  400b0c:	00400b35 	.word	0x00400b35
  400b10:	00401c05 	.word	0x00401c05
  400b14:	e000e100 	.word	0xe000e100

00400b18 <encoder_get_counter>:
	return (((Tc *)hw)->TcChannel[submodule_index].TC_CV & TC_CV_CV(mask)) >> TC_CV_CV_Pos;
}

static inline hri_tc_cv_reg_t hri_tc_read_CV_CV_bf(const void *const hw, uint8_t submodule_index)
{
	return (((Tc *)hw)->TcChannel[submodule_index].TC_CV & TC_CV_CV_Msk) >> TC_CV_CV_Pos;
  400b18:	4a05      	ldr	r2, [pc, #20]	; (400b30 <encoder_get_counter+0x18>)
  400b1a:	6913      	ldr	r3, [r2, #16]
  400b1c:	6d10      	ldr	r0, [r2, #80]	; 0x50
	//if starting offset is 0 (which is the case before it was recorded) then it returns the actual counter
	
	
	//get A (first line) and B (second line) counters
	//note that rising and falling edges could be the other way round. It doesn't matter for the current implementation
	int encoder_counter_no_offset =	  ( int) hri_tc_read_CV_CV_bf(TC0,0) + ( int) hri_tc_read_CV_CV_bf(TC0,1) \
  400b1e:	4403      	add	r3, r0
  400b20:	f502 2290 	add.w	r2, r2, #294912	; 0x48000
  400b24:	6910      	ldr	r0, [r2, #16]
									+ ( int) hri_tc_read_CV_CV_bf(TC3,0) + ( int) hri_tc_read_CV_CV_bf(TC3,1);						
  400b26:	4403      	add	r3, r0
  400b28:	6d10      	ldr	r0, [r2, #80]	; 0x50
	
	return encoder_counter_no_offset;
}
  400b2a:	4418      	add	r0, r3
  400b2c:	4770      	bx	lr
  400b2e:	bf00      	nop
  400b30:	4000c000 	.word	0x4000c000

00400b34 <Encoder_Z_Interrupt>:
static void Encoder_Z_Interrupt (void){
  400b34:	b538      	push	{r3, r4, r5, lr}
	int encoder_counter_no_offset = encoder_get_counter();
  400b36:	4b13      	ldr	r3, [pc, #76]	; (400b84 <Encoder_Z_Interrupt+0x50>)
  400b38:	4798      	blx	r3
	if(encoder_counter_no_offset - encoder_last_count > ENCODER_MIN_Z_DELTA || encoder_counter_no_offset - encoder_last_count < -ENCODER_MIN_Z_DELTA){
  400b3a:	4b13      	ldr	r3, [pc, #76]	; (400b88 <Encoder_Z_Interrupt+0x54>)
  400b3c:	681b      	ldr	r3, [r3, #0]
  400b3e:	1ac3      	subs	r3, r0, r3
  400b40:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  400b44:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
  400b48:	d907      	bls.n	400b5a <Encoder_Z_Interrupt+0x26>
		if(encoder_num_Z_interrupts == 0){
  400b4a:	4b10      	ldr	r3, [pc, #64]	; (400b8c <Encoder_Z_Interrupt+0x58>)
  400b4c:	681b      	ldr	r3, [r3, #0]
  400b4e:	b93b      	cbnz	r3, 400b60 <Encoder_Z_Interrupt+0x2c>
			encoder_Z_offset = encoder_counter_no_offset;
  400b50:	4a0f      	ldr	r2, [pc, #60]	; (400b90 <Encoder_Z_Interrupt+0x5c>)
  400b52:	6010      	str	r0, [r2, #0]
		encoder_num_Z_interrupts ++;
  400b54:	3301      	adds	r3, #1
  400b56:	4a0d      	ldr	r2, [pc, #52]	; (400b8c <Encoder_Z_Interrupt+0x58>)
  400b58:	6013      	str	r3, [r2, #0]
	encoder_last_count = encoder_counter_no_offset;
  400b5a:	4b0b      	ldr	r3, [pc, #44]	; (400b88 <Encoder_Z_Interrupt+0x54>)
  400b5c:	6018      	str	r0, [r3, #0]
  400b5e:	bd38      	pop	{r3, r4, r5, pc}
			unsigned int delta = (encoder_counter_no_offset - encoder_Z_offset) & (ENCODER_STEPS - 1);
  400b60:	4a0b      	ldr	r2, [pc, #44]	; (400b90 <Encoder_Z_Interrupt+0x5c>)
  400b62:	6811      	ldr	r1, [r2, #0]
  400b64:	1a42      	subs	r2, r0, r1
  400b66:	f3c2 020d 	ubfx	r2, r2, #0, #14
			if( (delta <= ENCODER_MAX_DELTA) || (delta >= ENCODER_STEPS-1 - ENCODER_MAX_DELTA) ){
  400b6a:	1f95      	subs	r5, r2, #6
  400b6c:	f643 74f3 	movw	r4, #16371	; 0x3ff3
  400b70:	42a5      	cmp	r5, r4
  400b72:	d8ef      	bhi.n	400b54 <Encoder_Z_Interrupt+0x20>
				encoder_Z_offset += delta;
  400b74:	4411      	add	r1, r2
  400b76:	4c06      	ldr	r4, [pc, #24]	; (400b90 <Encoder_Z_Interrupt+0x5c>)
  400b78:	6021      	str	r1, [r4, #0]
				encoder_Daxis_offset += delta;
  400b7a:	4c06      	ldr	r4, [pc, #24]	; (400b94 <Encoder_Z_Interrupt+0x60>)
  400b7c:	6821      	ldr	r1, [r4, #0]
  400b7e:	440a      	add	r2, r1
  400b80:	6022      	str	r2, [r4, #0]
  400b82:	e7e7      	b.n	400b54 <Encoder_Z_Interrupt+0x20>
  400b84:	00400b19 	.word	0x00400b19
  400b88:	204005e0 	.word	0x204005e0
  400b8c:	204005bc 	.word	0x204005bc
  400b90:	204005c4 	.word	0x204005c4
  400b94:	204005e4 	.word	0x204005e4

00400b98 <encoder_get_angle>:
void encoder_get_angle(float * angl){
  400b98:	b510      	push	{r4, lr}
  400b9a:	4604      	mov	r4, r0
	int encoder_counter_no_offset = encoder_get_counter();
  400b9c:	4b0a      	ldr	r3, [pc, #40]	; (400bc8 <encoder_get_angle+0x30>)
  400b9e:	4798      	blx	r3
	int current_counter = (encoder_counter_no_offset - encoder_Daxis_offset) & (ENCODER_STEPS - 1);
  400ba0:	4b0a      	ldr	r3, [pc, #40]	; (400bcc <encoder_get_angle+0x34>)
  400ba2:	681b      	ldr	r3, [r3, #0]
  400ba4:	1ac0      	subs	r0, r0, r3
  400ba6:	f3c0 030d 	ubfx	r3, r0, #0, #14
  400baa:	ee07 3a90 	vmov	s15, r3
	float current_counter_float = (float) current_counter;
  400bae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	*angl  = (2 * PI * current_counter_float / (ENCODER_STEPS));
  400bb2:	ed9f 7a07 	vldr	s14, [pc, #28]	; 400bd0 <encoder_get_angle+0x38>
  400bb6:	ee67 7a87 	vmul.f32	s15, s15, s14
  400bba:	ed9f 7a06 	vldr	s14, [pc, #24]	; 400bd4 <encoder_get_angle+0x3c>
  400bbe:	ee67 7a87 	vmul.f32	s15, s15, s14
  400bc2:	edc4 7a00 	vstr	s15, [r4]
  400bc6:	bd10      	pop	{r4, pc}
  400bc8:	00400b19 	.word	0x00400b19
  400bcc:	204005e4 	.word	0x204005e4
  400bd0:	40c90fdb 	.word	0x40c90fdb
  400bd4:	38800000 	.word	0x38800000

00400bd8 <encoder_record_Daxis_offset>:
	
}



void encoder_record_Daxis_offset(void){
  400bd8:	b508      	push	{r3, lr}
	//records the value at which we have a D axis
	encoder_Daxis_offset = encoder_get_counter();
  400bda:	4b02      	ldr	r3, [pc, #8]	; (400be4 <encoder_record_Daxis_offset+0xc>)
  400bdc:	4798      	blx	r3
  400bde:	4b02      	ldr	r3, [pc, #8]	; (400be8 <encoder_record_Daxis_offset+0x10>)
  400be0:	6018      	str	r0, [r3, #0]
  400be2:	bd08      	pop	{r3, pc}
  400be4:	00400b19 	.word	0x00400b19
  400be8:	204005e4 	.word	0x204005e4

00400bec <Position_2_Interrupt>:
static void Position_1_Interrupt (void){
	Position_General_Interrupt();
	//printf("POS 1\n");
}

static void Position_2_Interrupt (void){
  400bec:	b430      	push	{r4, r5}
	has_triggered = true;
  400bee:	2201      	movs	r2, #1
  400bf0:	4b13      	ldr	r3, [pc, #76]	; (400c40 <Position_2_Interrupt+0x54>)
  400bf2:	701a      	strb	r2, [r3, #0]
	int current_systick = SysTick->VAL;
  400bf4:	4b13      	ldr	r3, [pc, #76]	; (400c44 <Position_2_Interrupt+0x58>)
  400bf6:	6898      	ldr	r0, [r3, #8]
	int delta = pos_sens_last_SysTick_count - current_systick;	//systick decrements
  400bf8:	4b13      	ldr	r3, [pc, #76]	; (400c48 <Position_2_Interrupt+0x5c>)
  400bfa:	681b      	ldr	r3, [r3, #0]
  400bfc:	1a1b      	subs	r3, r3, r0
	if(delta <= 0) delta += (1<<24);	//systick is 24 bit counter
  400bfe:	2b00      	cmp	r3, #0
  400c00:	dd11      	ble.n	400c26 <Position_2_Interrupt+0x3a>
	for (int i = POS_SENS_DELTAS_SIZE-1 ; i > 0; i--){
  400c02:	2201      	movs	r2, #1
  400c04:	2a00      	cmp	r2, #0
  400c06:	dc11      	bgt.n	400c2c <Position_2_Interrupt+0x40>
	pos_sens_deltas [0] = (float) delta / 300;
  400c08:	ee07 3a90 	vmov	s15, r3
  400c0c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  400c10:	eddf 6a0e 	vldr	s13, [pc, #56]	; 400c4c <Position_2_Interrupt+0x60>
  400c14:	ee87 7aa6 	vdiv.f32	s14, s15, s13
  400c18:	4b0d      	ldr	r3, [pc, #52]	; (400c50 <Position_2_Interrupt+0x64>)
  400c1a:	ed83 7a00 	vstr	s14, [r3]
	pos_sens_last_SysTick_count = current_systick;
  400c1e:	4b0a      	ldr	r3, [pc, #40]	; (400c48 <Position_2_Interrupt+0x5c>)
  400c20:	6018      	str	r0, [r3, #0]
	Position_General_Interrupt();
	//printf("POS 2\n");
}
  400c22:	bc30      	pop	{r4, r5}
  400c24:	4770      	bx	lr
	if(delta <= 0) delta += (1<<24);	//systick is 24 bit counter
  400c26:	f103 7380 	add.w	r3, r3, #16777216	; 0x1000000
  400c2a:	e7ea      	b.n	400c02 <Position_2_Interrupt+0x16>
		pos_sens_deltas[i] = pos_sens_deltas[i-1];
  400c2c:	1e54      	subs	r4, r2, #1
  400c2e:	4908      	ldr	r1, [pc, #32]	; (400c50 <Position_2_Interrupt+0x64>)
  400c30:	eb01 0584 	add.w	r5, r1, r4, lsl #2
  400c34:	682d      	ldr	r5, [r5, #0]
  400c36:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  400c3a:	6015      	str	r5, [r2, #0]
	for (int i = POS_SENS_DELTAS_SIZE-1 ; i > 0; i--){
  400c3c:	4622      	mov	r2, r4
  400c3e:	e7e1      	b.n	400c04 <Position_2_Interrupt+0x18>
  400c40:	204005b8 	.word	0x204005b8
  400c44:	e000e010 	.word	0xe000e010
  400c48:	204005d0 	.word	0x204005d0
  400c4c:	43960000 	.word	0x43960000
  400c50:	204005c8 	.word	0x204005c8

00400c54 <Position_3_Interrupt>:
int cntr = 0;
static void Position_3_Interrupt (void){
  400c54:	b430      	push	{r4, r5}
	has_triggered = true;
  400c56:	2201      	movs	r2, #1
  400c58:	4b13      	ldr	r3, [pc, #76]	; (400ca8 <Position_3_Interrupt+0x54>)
  400c5a:	701a      	strb	r2, [r3, #0]
	int current_systick = SysTick->VAL;
  400c5c:	4b13      	ldr	r3, [pc, #76]	; (400cac <Position_3_Interrupt+0x58>)
  400c5e:	6898      	ldr	r0, [r3, #8]
	int delta = pos_sens_last_SysTick_count - current_systick;	//systick decrements
  400c60:	4b13      	ldr	r3, [pc, #76]	; (400cb0 <Position_3_Interrupt+0x5c>)
  400c62:	681b      	ldr	r3, [r3, #0]
  400c64:	1a1b      	subs	r3, r3, r0
	if(delta <= 0) delta += (1<<24);	//systick is 24 bit counter
  400c66:	2b00      	cmp	r3, #0
  400c68:	dd11      	ble.n	400c8e <Position_3_Interrupt+0x3a>
	for (int i = POS_SENS_DELTAS_SIZE-1 ; i > 0; i--){
  400c6a:	2201      	movs	r2, #1
  400c6c:	2a00      	cmp	r2, #0
  400c6e:	dc11      	bgt.n	400c94 <Position_3_Interrupt+0x40>
	pos_sens_deltas [0] = (float) delta / 300;
  400c70:	ee07 3a90 	vmov	s15, r3
  400c74:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  400c78:	eddf 6a0e 	vldr	s13, [pc, #56]	; 400cb4 <Position_3_Interrupt+0x60>
  400c7c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
  400c80:	4b0d      	ldr	r3, [pc, #52]	; (400cb8 <Position_3_Interrupt+0x64>)
  400c82:	ed83 7a00 	vstr	s14, [r3]
	pos_sens_last_SysTick_count = current_systick;
  400c86:	4b0a      	ldr	r3, [pc, #40]	; (400cb0 <Position_3_Interrupt+0x5c>)
  400c88:	6018      	str	r0, [r3, #0]
		
			printf("%f\n",angleee);
		}
	}
	*/
}
  400c8a:	bc30      	pop	{r4, r5}
  400c8c:	4770      	bx	lr
	if(delta <= 0) delta += (1<<24);	//systick is 24 bit counter
  400c8e:	f103 7380 	add.w	r3, r3, #16777216	; 0x1000000
  400c92:	e7ea      	b.n	400c6a <Position_3_Interrupt+0x16>
		pos_sens_deltas[i] = pos_sens_deltas[i-1];
  400c94:	1e54      	subs	r4, r2, #1
  400c96:	4908      	ldr	r1, [pc, #32]	; (400cb8 <Position_3_Interrupt+0x64>)
  400c98:	eb01 0584 	add.w	r5, r1, r4, lsl #2
  400c9c:	682d      	ldr	r5, [r5, #0]
  400c9e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  400ca2:	6015      	str	r5, [r2, #0]
	for (int i = POS_SENS_DELTAS_SIZE-1 ; i > 0; i--){
  400ca4:	4622      	mov	r2, r4
  400ca6:	e7e1      	b.n	400c6c <Position_3_Interrupt+0x18>
  400ca8:	204005b8 	.word	0x204005b8
  400cac:	e000e010 	.word	0xe000e010
  400cb0:	204005d0 	.word	0x204005d0
  400cb4:	43960000 	.word	0x43960000
  400cb8:	204005c8 	.word	0x204005c8

00400cbc <Position_1_Interrupt>:
static void Position_1_Interrupt (void){
  400cbc:	b430      	push	{r4, r5}
	has_triggered = true;
  400cbe:	2201      	movs	r2, #1
  400cc0:	4b13      	ldr	r3, [pc, #76]	; (400d10 <Position_1_Interrupt+0x54>)
  400cc2:	701a      	strb	r2, [r3, #0]
	int current_systick = SysTick->VAL;
  400cc4:	4b13      	ldr	r3, [pc, #76]	; (400d14 <Position_1_Interrupt+0x58>)
  400cc6:	6898      	ldr	r0, [r3, #8]
	int delta = pos_sens_last_SysTick_count - current_systick;	//systick decrements
  400cc8:	4b13      	ldr	r3, [pc, #76]	; (400d18 <Position_1_Interrupt+0x5c>)
  400cca:	681b      	ldr	r3, [r3, #0]
  400ccc:	1a1b      	subs	r3, r3, r0
	if(delta <= 0) delta += (1<<24);	//systick is 24 bit counter
  400cce:	2b00      	cmp	r3, #0
  400cd0:	dd11      	ble.n	400cf6 <Position_1_Interrupt+0x3a>
	for (int i = POS_SENS_DELTAS_SIZE-1 ; i > 0; i--){
  400cd2:	2201      	movs	r2, #1
  400cd4:	2a00      	cmp	r2, #0
  400cd6:	dc11      	bgt.n	400cfc <Position_1_Interrupt+0x40>
	pos_sens_deltas [0] = (float) delta / 300;
  400cd8:	ee07 3a90 	vmov	s15, r3
  400cdc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  400ce0:	eddf 6a0e 	vldr	s13, [pc, #56]	; 400d1c <Position_1_Interrupt+0x60>
  400ce4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
  400ce8:	4b0d      	ldr	r3, [pc, #52]	; (400d20 <Position_1_Interrupt+0x64>)
  400cea:	ed83 7a00 	vstr	s14, [r3]
	pos_sens_last_SysTick_count = current_systick;
  400cee:	4b0a      	ldr	r3, [pc, #40]	; (400d18 <Position_1_Interrupt+0x5c>)
  400cf0:	6018      	str	r0, [r3, #0]
}
  400cf2:	bc30      	pop	{r4, r5}
  400cf4:	4770      	bx	lr
	if(delta <= 0) delta += (1<<24);	//systick is 24 bit counter
  400cf6:	f103 7380 	add.w	r3, r3, #16777216	; 0x1000000
  400cfa:	e7ea      	b.n	400cd2 <Position_1_Interrupt+0x16>
		pos_sens_deltas[i] = pos_sens_deltas[i-1];
  400cfc:	1e54      	subs	r4, r2, #1
  400cfe:	4908      	ldr	r1, [pc, #32]	; (400d20 <Position_1_Interrupt+0x64>)
  400d00:	eb01 0584 	add.w	r5, r1, r4, lsl #2
  400d04:	682d      	ldr	r5, [r5, #0]
  400d06:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  400d0a:	6015      	str	r5, [r2, #0]
	for (int i = POS_SENS_DELTAS_SIZE-1 ; i > 0; i--){
  400d0c:	4622      	mov	r2, r4
  400d0e:	e7e1      	b.n	400cd4 <Position_1_Interrupt+0x18>
  400d10:	204005b8 	.word	0x204005b8
  400d14:	e000e010 	.word	0xe000e010
  400d18:	204005d0 	.word	0x204005d0
  400d1c:	43960000 	.word	0x43960000
  400d20:	204005c8 	.word	0x204005c8

00400d24 <pos_sens_init>:

void pos_sens_init (void){
  400d24:	b510      	push	{r4, lr}
	//set interrupt handlers
	ext_irq_register(PIO_PD19_IDX, Position_3_Interrupt);		//POS 3
  400d26:	4919      	ldr	r1, [pc, #100]	; (400d8c <pos_sens_init+0x68>)
  400d28:	2073      	movs	r0, #115	; 0x73
  400d2a:	4c19      	ldr	r4, [pc, #100]	; (400d90 <pos_sens_init+0x6c>)
  400d2c:	47a0      	blx	r4
	ext_irq_register(PIO_PA2_IDX, Position_2_Interrupt);		//POS 2
  400d2e:	4919      	ldr	r1, [pc, #100]	; (400d94 <pos_sens_init+0x70>)
  400d30:	2002      	movs	r0, #2
  400d32:	47a0      	blx	r4
	ext_irq_register(PIO_PA5_IDX, Position_1_Interrupt);		//POS 1
  400d34:	4918      	ldr	r1, [pc, #96]	; (400d98 <pos_sens_init+0x74>)
  400d36:	2005      	movs	r0, #5
  400d38:	47a0      	blx	r4
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400d3a:	4b18      	ldr	r3, [pc, #96]	; (400d9c <pos_sens_init+0x78>)
  400d3c:	f44f 6280 	mov.w	r2, #1024	; 0x400
  400d40:	601a      	str	r2, [r3, #0]
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  400d42:	2220      	movs	r2, #32
  400d44:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400d48:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  400d4c:	6019      	str	r1, [r3, #0]
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  400d4e:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310
	NVIC_EnableIRQ	(PIOD_IRQn);
	NVIC_SetPriority(PIOD_IRQn, IRQ_PRIORITY_POSITION_SENS);

	
	//SysTick starting from 0
	pos_sens_last_SysTick_count = 0;
  400d52:	2200      	movs	r2, #0
  400d54:	4b12      	ldr	r3, [pc, #72]	; (400da0 <pos_sens_init+0x7c>)
  400d56:	601a      	str	r2, [r3, #0]
	SysTick->VAL = 0;
  400d58:	4b12      	ldr	r3, [pc, #72]	; (400da4 <pos_sens_init+0x80>)
  400d5a:	609a      	str	r2, [r3, #8]
	//make the load value max, so that the overflows are as rare as possible
	SysTick->LOAD = (0xFFFFFF);
  400d5c:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
  400d60:	6059      	str	r1, [r3, #4]

	this means that the moment we transition to state (POS1=1, POS2=0 POS3=0) we are at 0 electrical degrees
	*/

	// sector_lookup_table[POS3][POS2][POS1];
	sector_lookup_table[0][0][1] = 1;
  400d62:	4b11      	ldr	r3, [pc, #68]	; (400da8 <pos_sens_init+0x84>)
  400d64:	2101      	movs	r1, #1
  400d66:	6059      	str	r1, [r3, #4]
	sector_lookup_table[0][1][1] = 2;
  400d68:	2102      	movs	r1, #2
  400d6a:	60d9      	str	r1, [r3, #12]
	sector_lookup_table[0][1][0] = 3;
  400d6c:	2103      	movs	r1, #3
  400d6e:	6099      	str	r1, [r3, #8]
	sector_lookup_table[1][1][0] = 4;
  400d70:	2104      	movs	r1, #4
  400d72:	6199      	str	r1, [r3, #24]
	sector_lookup_table[1][0][0] = 5;
  400d74:	2105      	movs	r1, #5
  400d76:	6119      	str	r1, [r3, #16]
	sector_lookup_table[1][0][1] = 6;
  400d78:	2106      	movs	r1, #6
  400d7a:	6159      	str	r1, [r3, #20]
	//Error states
	sector_lookup_table[0][0][0] = -1;
  400d7c:	f04f 31ff 	mov.w	r1, #4294967295
  400d80:	6019      	str	r1, [r3, #0]
	sector_lookup_table[1][1][1] = -1;
  400d82:	61d9      	str	r1, [r3, #28]
	
	has_triggered = false;
  400d84:	4b09      	ldr	r3, [pc, #36]	; (400dac <pos_sens_init+0x88>)
  400d86:	701a      	strb	r2, [r3, #0]
  400d88:	bd10      	pop	{r4, pc}
  400d8a:	bf00      	nop
  400d8c:	00400c55 	.word	0x00400c55
  400d90:	00401c05 	.word	0x00401c05
  400d94:	00400bed 	.word	0x00400bed
  400d98:	00400cbd 	.word	0x00400cbd
  400d9c:	e000e100 	.word	0xe000e100
  400da0:	204005d0 	.word	0x204005d0
  400da4:	e000e010 	.word	0xe000e010
  400da8:	20400590 	.word	0x20400590
  400dac:	204005b8 	.word	0x204005b8

00400db0 <get_Data_Pos>:
}

//returns time spent in previous sectors
// which sector we are at currently (see above for position convention)
// how much time has elapsed since we entered this sector
void get_Data_Pos (float * previous_deltas, int * current_sector, float * time_in_current_sector){
  400db0:	b570      	push	{r4, r5, r6, lr}
	//null checking variable to see if a write has occurred
	has_triggered = false;
  400db2:	2400      	movs	r4, #0
  400db4:	4b1d      	ldr	r3, [pc, #116]	; (400e2c <get_Data_Pos+0x7c>)
  400db6:	701c      	strb	r4, [r3, #0]
	
	
	//get systick value immediately for most accurate result
	int current_systick = SysTick->VAL;
  400db8:	4b1d      	ldr	r3, [pc, #116]	; (400e30 <get_Data_Pos+0x80>)
  400dba:	689c      	ldr	r4, [r3, #8]
	int delta = pos_sens_last_SysTick_count - current_systick;	//systick decrements
  400dbc:	4b1d      	ldr	r3, [pc, #116]	; (400e34 <get_Data_Pos+0x84>)
  400dbe:	681b      	ldr	r3, [r3, #0]
  400dc0:	1b1b      	subs	r3, r3, r4
	
	//if there was an overflow, account for it
	//NB this can only handle one overflow at max <=> if systick frequency < interrupt frequency timing will be very inaccurate
	if(delta <= 0) delta += (1<<24);	//systick is 24 bit counter
  400dc2:	2b00      	cmp	r3, #0
  400dc4:	dd0b      	ble.n	400dde <get_Data_Pos+0x2e>
	
	//systick clock frequency equals MCU clock at 300MHz
	(*time_in_current_sector) = (float) delta / 300;
  400dc6:	ee07 3a90 	vmov	s15, r3
  400dca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  400dce:	eddf 6a1a 	vldr	s13, [pc, #104]	; 400e38 <get_Data_Pos+0x88>
  400dd2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
  400dd6:	ed82 7a00 	vstr	s14, [r2]
	
	
	//copy data over
	for (int i = 0 ; i < POS_SENS_DELTAS_SIZE; i++){
  400dda:	2300      	movs	r3, #0
  400ddc:	e009      	b.n	400df2 <get_Data_Pos+0x42>
	if(delta <= 0) delta += (1<<24);	//systick is 24 bit counter
  400dde:	f103 7380 	add.w	r3, r3, #16777216	; 0x1000000
  400de2:	e7f0      	b.n	400dc6 <get_Data_Pos+0x16>
		previous_deltas[i] = pos_sens_deltas[i];
  400de4:	009d      	lsls	r5, r3, #2
  400de6:	1946      	adds	r6, r0, r5
  400de8:	4c14      	ldr	r4, [pc, #80]	; (400e3c <get_Data_Pos+0x8c>)
  400dea:	442c      	add	r4, r5
  400dec:	6824      	ldr	r4, [r4, #0]
  400dee:	6034      	str	r4, [r6, #0]
	for (int i = 0 ; i < POS_SENS_DELTAS_SIZE; i++){
  400df0:	3301      	adds	r3, #1
  400df2:	2b01      	cmp	r3, #1
  400df4:	ddf6      	ble.n	400de4 <get_Data_Pos+0x34>
	return tmp;
}

static inline hri_pio_pdsr_reg_t hri_pio_read_PDSR_reg(const void *const hw)
{
	return ((Pio *)hw)->PIO_PDSR;
  400df6:	4b12      	ldr	r3, [pc, #72]	; (400e40 <get_Data_Pos+0x90>)
  400df8:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
 *
 * \param[in] pin       The pin number for device
 */
static inline bool gpio_get_pin_level(const uint8_t pin)
{
	return (bool)(_gpio_get_level((enum gpio_port)GPIO_PORT(pin)) & (0x01U << GPIO_PIN(pin)));
  400dfa:	f3c5 45c0 	ubfx	r5, r5, #19, #1
  400dfe:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  400e02:	6bdc      	ldr	r4, [r3, #60]	; 0x3c
  400e04:	f3c4 0480 	ubfx	r4, r4, #2, #1
  400e08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  400e0a:	f3c3 1340 	ubfx	r3, r3, #5, #1
	}
	
	//get which sector we are in
	(*current_sector) = sector_lookup_table	[gpio_get_pin_level(PIN_GPIO_POS_3)]\
											[gpio_get_pin_level(PIN_GPIO_POS_2)]\
											[gpio_get_pin_level(PIN_GPIO_POS_1)];
  400e0e:	eb04 0445 	add.w	r4, r4, r5, lsl #1
  400e12:	eb03 0344 	add.w	r3, r3, r4, lsl #1
  400e16:	4c0b      	ldr	r4, [pc, #44]	; (400e44 <get_Data_Pos+0x94>)
  400e18:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
	(*current_sector) = sector_lookup_table	[gpio_get_pin_level(PIN_GPIO_POS_3)]\
  400e1c:	600b      	str	r3, [r1, #0]
											
											
	if(has_triggered){
  400e1e:	4b03      	ldr	r3, [pc, #12]	; (400e2c <get_Data_Pos+0x7c>)
  400e20:	781b      	ldrb	r3, [r3, #0]
  400e22:	b903      	cbnz	r3, 400e26 <get_Data_Pos+0x76>
  400e24:	bd70      	pop	{r4, r5, r6, pc}
		// this means the value of has_triggered was modified while we were reading the data <=> retake reading
		// since data writes are rare there is no chance of a long wait on the recursive function
		get_Data_Pos (previous_deltas, current_sector, time_in_current_sector);
  400e26:	f7ff ffc3 	bl	400db0 <get_Data_Pos>
	}

  400e2a:	e7fb      	b.n	400e24 <get_Data_Pos+0x74>
  400e2c:	204005b8 	.word	0x204005b8
  400e30:	e000e010 	.word	0xe000e010
  400e34:	204005d0 	.word	0x204005d0
  400e38:	43960000 	.word	0x43960000
  400e3c:	204005c8 	.word	0x204005c8
  400e40:	400e1400 	.word	0x400e1400
  400e44:	20400590 	.word	0x20400590

00400e48 <enable_control>:



//enables calling the control loop from the DMA
void enable_control(void){
	is_control_enabled = true;
  400e48:	2201      	movs	r2, #1
  400e4a:	4b01      	ldr	r3, [pc, #4]	; (400e50 <enable_control+0x8>)
  400e4c:	701a      	strb	r2, [r3, #0]
  400e4e:	4770      	bx	lr
  400e50:	204005b0 	.word	0x204005b0

00400e54 <dma_adc_0_enable_for_one_transaction>:
	
	has_0_triggered = false;
	has_1_triggered = false;
}

void dma_adc_0_enable_for_one_transaction(void){
  400e54:	b508      	push	{r3, lr}
	//reset to base address
	_dma_set_destination_address	(DMA_ADC_0_CHANNEL, dma_adc_0_buff);
  400e56:	4906      	ldr	r1, [pc, #24]	; (400e70 <dma_adc_0_enable_for_one_transaction+0x1c>)
  400e58:	2000      	movs	r0, #0
  400e5a:	4b06      	ldr	r3, [pc, #24]	; (400e74 <dma_adc_0_enable_for_one_transaction+0x20>)
  400e5c:	4798      	blx	r3
	//set how much data to move (in bytes)
	_dma_set_data_amount			(DMA_ADC_0_CHANNEL, ADC_0_SIZE_OF_GENERATED_DATA);
  400e5e:	2118      	movs	r1, #24
  400e60:	2000      	movs	r0, #0
  400e62:	4b05      	ldr	r3, [pc, #20]	; (400e78 <dma_adc_0_enable_for_one_transaction+0x24>)
  400e64:	4798      	blx	r3
	//enable for one transaction
	_dma_enable_transaction			(DMA_ADC_0_CHANNEL, true);
  400e66:	2101      	movs	r1, #1
  400e68:	2000      	movs	r0, #0
  400e6a:	4b04      	ldr	r3, [pc, #16]	; (400e7c <dma_adc_0_enable_for_one_transaction+0x28>)
  400e6c:	4798      	blx	r3
  400e6e:	bd08      	pop	{r3, pc}
  400e70:	2040023c 	.word	0x2040023c
  400e74:	004030a9 	.word	0x004030a9
  400e78:	004030c9 	.word	0x004030c9
  400e7c:	004030e1 	.word	0x004030e1

00400e80 <dma_adc_0_callback>:
static void dma_adc_0_callback(struct _dma_resource *resource){
  400e80:	b508      	push	{r3, lr}
	has_0_triggered = true;
  400e82:	2201      	movs	r2, #1
  400e84:	4b1d      	ldr	r3, [pc, #116]	; (400efc <dma_adc_0_callback+0x7c>)
  400e86:	701a      	strb	r2, [r3, #0]
	for (int i =0; i<ADC_0_NUM_ACTIVE_CHANNELS; i++){
  400e88:	2300      	movs	r3, #0
  400e8a:	e008      	b.n	400e9e <dma_adc_0_callback+0x1e>
				raw_currents[1] = (int) (dma_adc_0_buff[i] & AFEC_LCDR_LDATA_Msk);
  400e8c:	b292      	uxth	r2, r2
  400e8e:	491c      	ldr	r1, [pc, #112]	; (400f00 <dma_adc_0_callback+0x80>)
  400e90:	604a      	str	r2, [r1, #4]
				ready_values |= (1<<1);
  400e92:	491c      	ldr	r1, [pc, #112]	; (400f04 <dma_adc_0_callback+0x84>)
  400e94:	7e0a      	ldrb	r2, [r1, #24]
  400e96:	f042 0202 	orr.w	r2, r2, #2
  400e9a:	760a      	strb	r2, [r1, #24]
	for (int i =0; i<ADC_0_NUM_ACTIVE_CHANNELS; i++){
  400e9c:	3301      	adds	r3, #1
  400e9e:	2b05      	cmp	r3, #5
  400ea0:	dc13      	bgt.n	400eca <dma_adc_0_callback+0x4a>
		switch((dma_adc_0_buff[i] & AFEC_LCDR_CHNB_Msk)){
  400ea2:	4a18      	ldr	r2, [pc, #96]	; (400f04 <dma_adc_0_callback+0x84>)
  400ea4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  400ea8:	f002 6170 	and.w	r1, r2, #251658240	; 0xf000000
  400eac:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
  400eb0:	d0ec      	beq.n	400e8c <dma_adc_0_callback+0xc>
  400eb2:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400eb6:	d1f1      	bne.n	400e9c <dma_adc_0_callback+0x1c>
				raw_currents[0] = (int) (dma_adc_0_buff[i] & AFEC_LCDR_LDATA_Msk);
  400eb8:	b292      	uxth	r2, r2
  400eba:	4911      	ldr	r1, [pc, #68]	; (400f00 <dma_adc_0_callback+0x80>)
  400ebc:	600a      	str	r2, [r1, #0]
				ready_values |= (1<<0);
  400ebe:	4911      	ldr	r1, [pc, #68]	; (400f04 <dma_adc_0_callback+0x84>)
  400ec0:	7e0a      	ldrb	r2, [r1, #24]
  400ec2:	f042 0201 	orr.w	r2, r2, #1
  400ec6:	760a      	strb	r2, [r1, #24]
				break;
  400ec8:	e7e8      	b.n	400e9c <dma_adc_0_callback+0x1c>
	if(is_dma_adc_0_continuous){
  400eca:	4b0f      	ldr	r3, [pc, #60]	; (400f08 <dma_adc_0_callback+0x88>)
  400ecc:	781b      	ldrb	r3, [r3, #0]
  400ece:	b923      	cbnz	r3, 400eda <dma_adc_0_callback+0x5a>
	if(ready_values == ALL_VALUES_READY && is_control_enabled){
  400ed0:	4b0c      	ldr	r3, [pc, #48]	; (400f04 <dma_adc_0_callback+0x84>)
  400ed2:	7e1b      	ldrb	r3, [r3, #24]
  400ed4:	2b0f      	cmp	r3, #15
  400ed6:	d003      	beq.n	400ee0 <dma_adc_0_callback+0x60>
  400ed8:	bd08      	pop	{r3, pc}
		dma_adc_0_enable_for_one_transaction();
  400eda:	4b0c      	ldr	r3, [pc, #48]	; (400f0c <dma_adc_0_callback+0x8c>)
  400edc:	4798      	blx	r3
  400ede:	e7f7      	b.n	400ed0 <dma_adc_0_callback+0x50>
	if(ready_values == ALL_VALUES_READY && is_control_enabled){
  400ee0:	4b0b      	ldr	r3, [pc, #44]	; (400f10 <dma_adc_0_callback+0x90>)
  400ee2:	781b      	ldrb	r3, [r3, #0]
  400ee4:	2b00      	cmp	r3, #0
  400ee6:	d0f7      	beq.n	400ed8 <dma_adc_0_callback+0x58>
		ready_values = 0;
  400ee8:	2200      	movs	r2, #0
  400eea:	4b06      	ldr	r3, [pc, #24]	; (400f04 <dma_adc_0_callback+0x84>)
  400eec:	761a      	strb	r2, [r3, #24]
		start_control_loop_dummy((int *) &raw_currents, raw_voltage);
  400eee:	4b09      	ldr	r3, [pc, #36]	; (400f14 <dma_adc_0_callback+0x94>)
  400ef0:	6819      	ldr	r1, [r3, #0]
  400ef2:	4803      	ldr	r0, [pc, #12]	; (400f00 <dma_adc_0_callback+0x80>)
  400ef4:	4b08      	ldr	r3, [pc, #32]	; (400f18 <dma_adc_0_callback+0x98>)
  400ef6:	4798      	blx	r3
}
  400ef8:	e7ee      	b.n	400ed8 <dma_adc_0_callback+0x58>
  400efa:	bf00      	nop
  400efc:	204005d8 	.word	0x204005d8
  400f00:	204005ec 	.word	0x204005ec
  400f04:	2040023c 	.word	0x2040023c
  400f08:	204005e9 	.word	0x204005e9
  400f0c:	00400e55 	.word	0x00400e55
  400f10:	204005b0 	.word	0x204005b0
  400f14:	204005f8 	.word	0x204005f8
  400f18:	00400681 	.word	0x00400681

00400f1c <dma_adc_1_enable_for_one_transaction>:
}

void dma_adc_1_enable_for_one_transaction(void){
  400f1c:	b508      	push	{r3, lr}
	//reset to base address
	_dma_set_destination_address	(DMA_ADC_1_CHANNEL, dma_adc_1_buff);
  400f1e:	4906      	ldr	r1, [pc, #24]	; (400f38 <dma_adc_1_enable_for_one_transaction+0x1c>)
  400f20:	2001      	movs	r0, #1
  400f22:	4b06      	ldr	r3, [pc, #24]	; (400f3c <dma_adc_1_enable_for_one_transaction+0x20>)
  400f24:	4798      	blx	r3
	//set how much data to move (in bytes)
	_dma_set_data_amount			(DMA_ADC_1_CHANNEL, ADC_1_SIZE_OF_GENERATED_DATA);
  400f26:	2110      	movs	r1, #16
  400f28:	2001      	movs	r0, #1
  400f2a:	4b05      	ldr	r3, [pc, #20]	; (400f40 <dma_adc_1_enable_for_one_transaction+0x24>)
  400f2c:	4798      	blx	r3
	//enable for one transaction
	_dma_enable_transaction			(DMA_ADC_1_CHANNEL, true);
  400f2e:	2101      	movs	r1, #1
  400f30:	4608      	mov	r0, r1
  400f32:	4b04      	ldr	r3, [pc, #16]	; (400f44 <dma_adc_1_enable_for_one_transaction+0x28>)
  400f34:	4798      	blx	r3
  400f36:	bd08      	pop	{r3, pc}
  400f38:	20400258 	.word	0x20400258
  400f3c:	004030a9 	.word	0x004030a9
  400f40:	004030c9 	.word	0x004030c9
  400f44:	004030e1 	.word	0x004030e1

00400f48 <dma_adc_1_callback>:
static void dma_adc_1_callback(struct _dma_resource *resource){
  400f48:	b508      	push	{r3, lr}
	has_1_triggered = true;
  400f4a:	2201      	movs	r2, #1
  400f4c:	4b1d      	ldr	r3, [pc, #116]	; (400fc4 <dma_adc_1_callback+0x7c>)
  400f4e:	701a      	strb	r2, [r3, #0]
	for (int i =0; i < ADC_1_NUM_ACTIVE_CHANNELS; i++){
  400f50:	2300      	movs	r3, #0
  400f52:	e008      	b.n	400f66 <dma_adc_1_callback+0x1e>
				raw_currents[2] = (int) (dma_adc_1_buff[i] & AFEC_LCDR_LDATA_Msk);
  400f54:	b292      	uxth	r2, r2
  400f56:	491c      	ldr	r1, [pc, #112]	; (400fc8 <dma_adc_1_callback+0x80>)
  400f58:	608a      	str	r2, [r1, #8]
				ready_values |= (1<<2);
  400f5a:	491c      	ldr	r1, [pc, #112]	; (400fcc <dma_adc_1_callback+0x84>)
  400f5c:	7e0a      	ldrb	r2, [r1, #24]
  400f5e:	f042 0204 	orr.w	r2, r2, #4
  400f62:	760a      	strb	r2, [r1, #24]
	for (int i =0; i < ADC_1_NUM_ACTIVE_CHANNELS; i++){
  400f64:	3301      	adds	r3, #1
  400f66:	2b03      	cmp	r3, #3
  400f68:	dc14      	bgt.n	400f94 <dma_adc_1_callback+0x4c>
		switch((dma_adc_1_buff[i] & AFEC_LCDR_CHNB_Msk)){
  400f6a:	4a18      	ldr	r2, [pc, #96]	; (400fcc <dma_adc_1_callback+0x84>)
  400f6c:	eb02 0283 	add.w	r2, r2, r3, lsl #2
  400f70:	69d2      	ldr	r2, [r2, #28]
  400f72:	f002 6170 	and.w	r1, r2, #251658240	; 0xf000000
  400f76:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
  400f7a:	d0eb      	beq.n	400f54 <dma_adc_1_callback+0xc>
  400f7c:	f1b1 6fc0 	cmp.w	r1, #100663296	; 0x6000000
  400f80:	d1f0      	bne.n	400f64 <dma_adc_1_callback+0x1c>
				raw_voltage = (int) (dma_adc_1_buff[i] & AFEC_LCDR_LDATA_Msk);
  400f82:	b292      	uxth	r2, r2
  400f84:	4912      	ldr	r1, [pc, #72]	; (400fd0 <dma_adc_1_callback+0x88>)
  400f86:	600a      	str	r2, [r1, #0]
				ready_values |= (1<<3);
  400f88:	4910      	ldr	r1, [pc, #64]	; (400fcc <dma_adc_1_callback+0x84>)
  400f8a:	7e0a      	ldrb	r2, [r1, #24]
  400f8c:	f042 0208 	orr.w	r2, r2, #8
  400f90:	760a      	strb	r2, [r1, #24]
				break;
  400f92:	e7e7      	b.n	400f64 <dma_adc_1_callback+0x1c>
	if(is_dma_adc_1_continuous){
  400f94:	4b0f      	ldr	r3, [pc, #60]	; (400fd4 <dma_adc_1_callback+0x8c>)
  400f96:	781b      	ldrb	r3, [r3, #0]
  400f98:	b923      	cbnz	r3, 400fa4 <dma_adc_1_callback+0x5c>
	if(ready_values == ALL_VALUES_READY && is_control_enabled){
  400f9a:	4b0c      	ldr	r3, [pc, #48]	; (400fcc <dma_adc_1_callback+0x84>)
  400f9c:	7e1b      	ldrb	r3, [r3, #24]
  400f9e:	2b0f      	cmp	r3, #15
  400fa0:	d003      	beq.n	400faa <dma_adc_1_callback+0x62>
  400fa2:	bd08      	pop	{r3, pc}
		dma_adc_1_enable_for_one_transaction();
  400fa4:	4b0c      	ldr	r3, [pc, #48]	; (400fd8 <dma_adc_1_callback+0x90>)
  400fa6:	4798      	blx	r3
  400fa8:	e7f7      	b.n	400f9a <dma_adc_1_callback+0x52>
	if(ready_values == ALL_VALUES_READY && is_control_enabled){
  400faa:	4b0c      	ldr	r3, [pc, #48]	; (400fdc <dma_adc_1_callback+0x94>)
  400fac:	781b      	ldrb	r3, [r3, #0]
  400fae:	2b00      	cmp	r3, #0
  400fb0:	d0f7      	beq.n	400fa2 <dma_adc_1_callback+0x5a>
		ready_values = 0;
  400fb2:	2200      	movs	r2, #0
  400fb4:	4b05      	ldr	r3, [pc, #20]	; (400fcc <dma_adc_1_callback+0x84>)
  400fb6:	761a      	strb	r2, [r3, #24]
		start_control_loop_dummy((int *) &raw_currents, raw_voltage);
  400fb8:	4b05      	ldr	r3, [pc, #20]	; (400fd0 <dma_adc_1_callback+0x88>)
  400fba:	6819      	ldr	r1, [r3, #0]
  400fbc:	4802      	ldr	r0, [pc, #8]	; (400fc8 <dma_adc_1_callback+0x80>)
  400fbe:	4b08      	ldr	r3, [pc, #32]	; (400fe0 <dma_adc_1_callback+0x98>)
  400fc0:	4798      	blx	r3
}
  400fc2:	e7ee      	b.n	400fa2 <dma_adc_1_callback+0x5a>
  400fc4:	204005b1 	.word	0x204005b1
  400fc8:	204005ec 	.word	0x204005ec
  400fcc:	2040023c 	.word	0x2040023c
  400fd0:	204005f8 	.word	0x204005f8
  400fd4:	204005e8 	.word	0x204005e8
  400fd8:	00400f1d 	.word	0x00400f1d
  400fdc:	204005b0 	.word	0x204005b0
  400fe0:	00400681 	.word	0x00400681

00400fe4 <dma_adc_0_enable_continuously>:
}

void dma_adc_0_enable_continuously(void){
  400fe4:	b508      	push	{r3, lr}
	is_dma_adc_0_continuous = true;
  400fe6:	2201      	movs	r2, #1
  400fe8:	4b02      	ldr	r3, [pc, #8]	; (400ff4 <dma_adc_0_enable_continuously+0x10>)
  400fea:	701a      	strb	r2, [r3, #0]
	dma_adc_0_enable_for_one_transaction();
  400fec:	4b02      	ldr	r3, [pc, #8]	; (400ff8 <dma_adc_0_enable_continuously+0x14>)
  400fee:	4798      	blx	r3
  400ff0:	bd08      	pop	{r3, pc}
  400ff2:	bf00      	nop
  400ff4:	204005e9 	.word	0x204005e9
  400ff8:	00400e55 	.word	0x00400e55

00400ffc <dma_adc_1_enable_continuously>:
}
void dma_adc_1_enable_continuously(void){
  400ffc:	b508      	push	{r3, lr}
	is_dma_adc_1_continuous = true;
  400ffe:	2201      	movs	r2, #1
  401000:	4b02      	ldr	r3, [pc, #8]	; (40100c <dma_adc_1_enable_continuously+0x10>)
  401002:	701a      	strb	r2, [r3, #0]
	dma_adc_1_enable_for_one_transaction();
  401004:	4b02      	ldr	r3, [pc, #8]	; (401010 <dma_adc_1_enable_continuously+0x14>)
  401006:	4798      	blx	r3
  401008:	bd08      	pop	{r3, pc}
  40100a:	bf00      	nop
  40100c:	204005e8 	.word	0x204005e8
  401010:	00400f1d 	.word	0x00400f1d

00401014 <dma_adc_0_disable_continuously>:
}

void dma_adc_0_disable_continuously(void){
	is_dma_adc_0_continuous = false;
  401014:	2200      	movs	r2, #0
  401016:	4b01      	ldr	r3, [pc, #4]	; (40101c <dma_adc_0_disable_continuously+0x8>)
  401018:	701a      	strb	r2, [r3, #0]
  40101a:	4770      	bx	lr
  40101c:	204005e9 	.word	0x204005e9

00401020 <dma_adc_1_disable_continuously>:
}
void dma_adc_1_disable_continuously(void){
	is_dma_adc_1_continuous = false;
  401020:	2200      	movs	r2, #0
  401022:	4b01      	ldr	r3, [pc, #4]	; (401028 <dma_adc_1_disable_continuously+0x8>)
  401024:	701a      	strb	r2, [r3, #0]
  401026:	4770      	bx	lr
  401028:	204005e8 	.word	0x204005e8

0040102c <dma_adc_init>:
void dma_adc_init(void){
  40102c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	_dma_set_source_address			(DMA_ADC_0_CHANNEL,(void *)0x4003C020);	//there is a more adequate way of defining this, but I coundt get it to work
  401030:	492a      	ldr	r1, [pc, #168]	; (4010dc <dma_adc_init+0xb0>)
  401032:	2000      	movs	r0, #0
  401034:	f8df 90d8 	ldr.w	r9, [pc, #216]	; 401110 <dma_adc_init+0xe4>
  401038:	47c8      	blx	r9
	_dma_set_destination_address	(DMA_ADC_0_CHANNEL, dma_adc_0_buff);
  40103a:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 401114 <dma_adc_init+0xe8>
  40103e:	4641      	mov	r1, r8
  401040:	2000      	movs	r0, #0
  401042:	4f27      	ldr	r7, [pc, #156]	; (4010e0 <dma_adc_init+0xb4>)
  401044:	47b8      	blx	r7
	_dma_set_data_amount			(DMA_ADC_0_CHANNEL , ADC_0_SIZE_OF_GENERATED_DATA);
  401046:	2118      	movs	r1, #24
  401048:	2000      	movs	r0, #0
  40104a:	4d26      	ldr	r5, [pc, #152]	; (4010e4 <dma_adc_init+0xb8>)
  40104c:	47a8      	blx	r5
	_dma_get_channel_resource(res0, DMA_ADC_0_CHANNEL);
  40104e:	2100      	movs	r1, #0
  401050:	460c      	mov	r4, r1
  401052:	4608      	mov	r0, r1
  401054:	4e24      	ldr	r6, [pc, #144]	; (4010e8 <dma_adc_init+0xbc>)
  401056:	47b0      	blx	r6
	(*res0)->dma_cb.transfer_done = dma_adc_0_callback;
  401058:	6823      	ldr	r3, [r4, #0]
  40105a:	4a24      	ldr	r2, [pc, #144]	; (4010ec <dma_adc_init+0xc0>)
  40105c:	601a      	str	r2, [r3, #0]
	_dma_set_irq_state(DMA_ADC_0_CHANNEL, DMA_TRANSFER_COMPLETE_CB, true);
  40105e:	2201      	movs	r2, #1
  401060:	4621      	mov	r1, r4
  401062:	4620      	mov	r0, r4
  401064:	4c22      	ldr	r4, [pc, #136]	; (4010f0 <dma_adc_init+0xc4>)
  401066:	47a0      	blx	r4
	_dma_set_source_address			(DMA_ADC_1_CHANNEL,(void *)0x40064020);	//there is a more adequate way of defining this, but I coundt get it to work
  401068:	4922      	ldr	r1, [pc, #136]	; (4010f4 <dma_adc_init+0xc8>)
  40106a:	2001      	movs	r0, #1
  40106c:	47c8      	blx	r9
	_dma_set_destination_address	(DMA_ADC_1_CHANNEL, dma_adc_1_buff);
  40106e:	f108 011c 	add.w	r1, r8, #28
  401072:	2001      	movs	r0, #1
  401074:	47b8      	blx	r7
	_dma_set_data_amount			(DMA_ADC_1_CHANNEL , ADC_1_SIZE_OF_GENERATED_DATA);
  401076:	2110      	movs	r1, #16
  401078:	2001      	movs	r0, #1
  40107a:	47a8      	blx	r5
	_dma_get_channel_resource(res1, DMA_ADC_1_CHANNEL);
  40107c:	2101      	movs	r1, #1
  40107e:	2500      	movs	r5, #0
  401080:	4628      	mov	r0, r5
  401082:	47b0      	blx	r6
	(*res1)->dma_cb.transfer_done = dma_adc_1_callback;
  401084:	682b      	ldr	r3, [r5, #0]
  401086:	4a1c      	ldr	r2, [pc, #112]	; (4010f8 <dma_adc_init+0xcc>)
  401088:	601a      	str	r2, [r3, #0]
	_dma_set_irq_state(DMA_ADC_1_CHANNEL, DMA_TRANSFER_COMPLETE_CB, true);
  40108a:	2201      	movs	r2, #1
  40108c:	4629      	mov	r1, r5
  40108e:	4610      	mov	r0, r2
  401090:	47a0      	blx	r4
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401092:	4b1a      	ldr	r3, [pc, #104]	; (4010fc <dma_adc_init+0xd0>)
  401094:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401098:	605a      	str	r2, [r3, #4]
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  40109a:	2280      	movs	r2, #128	; 0x80
  40109c:	f883 233a 	strb.w	r2, [r3, #826]	; 0x33a
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4010a0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4010a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  4010a8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4010ac:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4010b0:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4010b4:	f44f 7280 	mov.w	r2, #256	; 0x100
  4010b8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  4010bc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4010c0:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4010c4:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
	dma_adc_0_disable_continuously();
  4010c8:	4b0d      	ldr	r3, [pc, #52]	; (401100 <dma_adc_init+0xd4>)
  4010ca:	4798      	blx	r3
	dma_adc_1_disable_continuously();
  4010cc:	4b0d      	ldr	r3, [pc, #52]	; (401104 <dma_adc_init+0xd8>)
  4010ce:	4798      	blx	r3
	has_0_triggered = false;
  4010d0:	4a0d      	ldr	r2, [pc, #52]	; (401108 <dma_adc_init+0xdc>)
  4010d2:	7015      	strb	r5, [r2, #0]
	has_1_triggered = false;
  4010d4:	4a0d      	ldr	r2, [pc, #52]	; (40110c <dma_adc_init+0xe0>)
  4010d6:	7015      	strb	r5, [r2, #0]
  4010d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4010dc:	4003c020 	.word	0x4003c020
  4010e0:	004030a9 	.word	0x004030a9
  4010e4:	004030c9 	.word	0x004030c9
  4010e8:	004030f9 	.word	0x004030f9
  4010ec:	00400e81 	.word	0x00400e81
  4010f0:	0040310d 	.word	0x0040310d
  4010f4:	40064020 	.word	0x40064020
  4010f8:	00400f49 	.word	0x00400f49
  4010fc:	e000e100 	.word	0xe000e100
  401100:	00401015 	.word	0x00401015
  401104:	00401021 	.word	0x00401021
  401108:	204005d8 	.word	0x204005d8
  40110c:	204005b1 	.word	0x204005b1
  401110:	004030b9 	.word	0x004030b9
  401114:	2040023c 	.word	0x2040023c

00401118 <adc_enable_all>:
const uint16_t length);
*/


//enables/disables all AFECs
void adc_enable_all(void){
  401118:	b570      	push	{r4, r5, r6, lr}
	//note that it is possible to enable individual channels
	//functions from hal_adc_sync.h
	adc_async_enable_channel(ADC_CURRENT_A);
  40111a:	4d11      	ldr	r5, [pc, #68]	; (401160 <adc_enable_all+0x48>)
  40111c:	2108      	movs	r1, #8
  40111e:	4628      	mov	r0, r5
  401120:	4c10      	ldr	r4, [pc, #64]	; (401164 <adc_enable_all+0x4c>)
  401122:	47a0      	blx	r4
	adc_async_enable_channel(ADC_CURRENT_B);
  401124:	2102      	movs	r1, #2
  401126:	4628      	mov	r0, r5
  401128:	47a0      	blx	r4
	adc_async_enable_channel(ADC_CURRENT_C);
  40112a:	4e0f      	ldr	r6, [pc, #60]	; (401168 <adc_enable_all+0x50>)
  40112c:	2101      	movs	r1, #1
  40112e:	4630      	mov	r0, r6
  401130:	47a0      	blx	r4
	
	adc_async_enable_channel(ADC_SUPPL_VOLTAGE);
  401132:	2106      	movs	r1, #6
  401134:	4630      	mov	r0, r6
  401136:	47a0      	blx	r4
	
	adc_async_enable_channel(ADC_TEMP_1);
  401138:	2105      	movs	r1, #5
  40113a:	4630      	mov	r0, r6
  40113c:	47a0      	blx	r4
	adc_async_enable_channel(ADC_TEMP_2);
  40113e:	2106      	movs	r1, #6
  401140:	4628      	mov	r0, r5
  401142:	47a0      	blx	r4
	//adc_sync_enable_channel(ADC_TEMP_3);
	adc_async_enable_channel(ADC_TEMP_4);
  401144:	210a      	movs	r1, #10
  401146:	4628      	mov	r0, r5
  401148:	47a0      	blx	r4
	adc_async_enable_channel(ADC_TEMP_5);
  40114a:	2100      	movs	r1, #0
  40114c:	4630      	mov	r0, r6
  40114e:	47a0      	blx	r4
	adc_async_enable_channel(ADC_TEMP_6);
  401150:	2105      	movs	r1, #5
  401152:	4628      	mov	r0, r5
  401154:	47a0      	blx	r4
	adc_async_enable_channel(ADC_TEMP_MOTOR);
  401156:	2100      	movs	r1, #0
  401158:	4628      	mov	r0, r5
  40115a:	47a0      	blx	r4
  40115c:	bd70      	pop	{r4, r5, r6, pc}
  40115e:	bf00      	nop
  401160:	204006e4 	.word	0x204006e4
  401164:	00401afd 	.word	0x00401afd
  401168:	204007bc 	.word	0x204007bc

0040116c <adc_read>:
	adc_async_disable_channel(ADC_TEMP_MOTOR);
}


//reads data from the DMA buffers
int adc_read(struct adc_async_descriptor *const descr, const uint8_t channel){
  40116c:	b410      	push	{r4}
	//null checking variable to see if a write has occured
	has_0_triggered = false;
  40116e:	2300      	movs	r3, #0
  401170:	4a17      	ldr	r2, [pc, #92]	; (4011d0 <adc_read+0x64>)
  401172:	7013      	strb	r3, [r2, #0]
	has_1_triggered = false;
  401174:	4a17      	ldr	r2, [pc, #92]	; (4011d4 <adc_read+0x68>)
  401176:	7013      	strb	r3, [r2, #0]
	
		
	if (descr == (&ADC_0)){
  401178:	4b17      	ldr	r3, [pc, #92]	; (4011d8 <adc_read+0x6c>)
  40117a:	4298      	cmp	r0, r3
  40117c:	d008      	beq.n	401190 <adc_read+0x24>
				return temp;
			}
		}
	}
	
	if (descr == (&ADC_1)){
  40117e:	4b17      	ldr	r3, [pc, #92]	; (4011dc <adc_read+0x70>)
  401180:	4298      	cmp	r0, r3
  401182:	d014      	beq.n	4011ae <adc_read+0x42>
			}
		}
	}
	
	
	return 0;
  401184:	2000      	movs	r0, #0
  401186:	f85d 4b04 	ldr.w	r4, [sp], #4
  40118a:	4770      	bx	lr
				int temp = (int) (dma_adc_0_buff[i] & AFEC_LCDR_LDATA_Msk);
  40118c:	b298      	uxth	r0, r3
  40118e:	e7fa      	b.n	401186 <adc_read+0x1a>
  401190:	2200      	movs	r2, #0
		for (int i =0; i<ADC_0_NUM_ACTIVE_CHANNELS; i++){
  401192:	2a05      	cmp	r2, #5
  401194:	dcf3      	bgt.n	40117e <adc_read+0x12>
			if((dma_adc_0_buff[i] & AFEC_LCDR_CHNB_Msk) == AFEC_LCDR_CHNB(channel)){
  401196:	4b12      	ldr	r3, [pc, #72]	; (4011e0 <adc_read+0x74>)
  401198:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40119c:	ea83 6401 	eor.w	r4, r3, r1, lsl #24
  4011a0:	f014 6f70 	tst.w	r4, #251658240	; 0xf000000
  4011a4:	d0f2      	beq.n	40118c <adc_read+0x20>
		for (int i =0; i<ADC_0_NUM_ACTIVE_CHANNELS; i++){
  4011a6:	3201      	adds	r2, #1
  4011a8:	e7f3      	b.n	401192 <adc_read+0x26>
				int temp = (int) (dma_adc_1_buff[i] & AFEC_LCDR_LDATA_Msk);
  4011aa:	b280      	uxth	r0, r0
  4011ac:	e7eb      	b.n	401186 <adc_read+0x1a>
  4011ae:	2300      	movs	r3, #0
		for (int i =0; i<ADC_1_NUM_ACTIVE_CHANNELS; i++){
  4011b0:	2b03      	cmp	r3, #3
  4011b2:	dc0a      	bgt.n	4011ca <adc_read+0x5e>
			if((dma_adc_1_buff[i] & AFEC_LCDR_CHNB_Msk) == AFEC_LCDR_CHNB(channel)){
  4011b4:	4a0a      	ldr	r2, [pc, #40]	; (4011e0 <adc_read+0x74>)
  4011b6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
  4011ba:	69d0      	ldr	r0, [r2, #28]
  4011bc:	ea80 6201 	eor.w	r2, r0, r1, lsl #24
  4011c0:	f012 6f70 	tst.w	r2, #251658240	; 0xf000000
  4011c4:	d0f1      	beq.n	4011aa <adc_read+0x3e>
		for (int i =0; i<ADC_1_NUM_ACTIVE_CHANNELS; i++){
  4011c6:	3301      	adds	r3, #1
  4011c8:	e7f2      	b.n	4011b0 <adc_read+0x44>
	return 0;
  4011ca:	2000      	movs	r0, #0
  4011cc:	e7db      	b.n	401186 <adc_read+0x1a>
  4011ce:	bf00      	nop
  4011d0:	204005d8 	.word	0x204005d8
  4011d4:	204005b1 	.word	0x204005b1
  4011d8:	204006e4 	.word	0x204006e4
  4011dc:	204007bc 	.word	0x204007bc
  4011e0:	2040023c 	.word	0x2040023c

004011e4 <pwm_0_callback>:
#include <hpl_pwm.h>
#include <hpl_pwm_config.h>

int counter = 0;

void pwm_0_callback(const struct pwm_descriptor *const descr){
  4011e4:	b508      	push	{r3, lr}
	
	gather_control_data();
  4011e6:	4b01      	ldr	r3, [pc, #4]	; (4011ec <pwm_0_callback+0x8>)
  4011e8:	4798      	blx	r3
  4011ea:	bd08      	pop	{r3, pc}
  4011ec:	00400649 	.word	0x00400649

004011f0 <pwm_init_user>:
	}
	*/
}


void pwm_init_user(void){
  4011f0:	b508      	push	{r3, lr}
}

static inline void hri_pwm_set_CMR_reg(const void *const hw, uint8_t submodule_index, hri_pwm_cmr_reg_t mask)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CMR |= mask;
  4011f2:	4b2e      	ldr	r3, [pc, #184]	; (4012ac <pwm_init_user+0xbc>)
  4011f4:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
  4011f8:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  4011fc:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}

static inline void hri_pwm_set_DT_DTH_bf(const void *const hw, uint8_t submodule_index, hri_pwm_dt_reg_t mask)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTH(mask);
  401200:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
  401204:	f042 020a 	orr.w	r2, r2, #10
  401208:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
}

static inline void hri_pwm_set_DT_DTL_bf(const void *const hw, uint8_t submodule_index, hri_pwm_dt_reg_t mask)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTL(mask);
  40120c:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
  401210:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
  401214:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CMR |= mask;
  401218:	f8d3 2240 	ldr.w	r2, [r3, #576]	; 0x240
  40121c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  401220:	f8c3 2240 	str.w	r2, [r3, #576]	; 0x240
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTH(mask);
  401224:	f8d3 2258 	ldr.w	r2, [r3, #600]	; 0x258
  401228:	f042 020a 	orr.w	r2, r2, #10
  40122c:	f8c3 2258 	str.w	r2, [r3, #600]	; 0x258
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTL(mask);
  401230:	f8d3 2258 	ldr.w	r2, [r3, #600]	; 0x258
  401234:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
  401238:	f8c3 2258 	str.w	r2, [r3, #600]	; 0x258
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CMR |= mask;
  40123c:	4a1c      	ldr	r2, [pc, #112]	; (4012b0 <pwm_init_user+0xc0>)
  40123e:	f8d2 1200 	ldr.w	r1, [r2, #512]	; 0x200
  401242:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
  401246:	f8c2 1200 	str.w	r1, [r2, #512]	; 0x200
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTH(mask);
  40124a:	f8d2 1218 	ldr.w	r1, [r2, #536]	; 0x218
  40124e:	f041 010a 	orr.w	r1, r1, #10
  401252:	f8c2 1218 	str.w	r1, [r2, #536]	; 0x218
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTL(mask);
  401256:	f8d2 1218 	ldr.w	r1, [r2, #536]	; 0x218
  40125a:	f441 2120 	orr.w	r1, r1, #655360	; 0xa0000
  40125e:	f8c2 1218 	str.w	r1, [r2, #536]	; 0x218
}

static inline void hri_pwm_set_CMPV_reg(const void *const hw, uint8_t submodule_index, hri_pwm_cmpv_reg_t mask)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PwmCmp[submodule_index].PWM_CMPV |= mask;
  401262:	f8d3 1130 	ldr.w	r1, [r3, #304]	; 0x130
  401266:	f041 0101 	orr.w	r1, r1, #1
  40126a:	f8c3 1130 	str.w	r1, [r3, #304]	; 0x130
  40126e:	f8d2 1130 	ldr.w	r1, [r2, #304]	; 0x130
  401272:	f041 0101 	orr.w	r1, r1, #1
  401276:	f8c2 1130 	str.w	r1, [r2, #304]	; 0x130
	return ((Pwm *)hw)->PWM_ISR2;
}

static inline void hri_pwm_set_IMR1_CHID0_bit(const void *const hw)
{
	((Pwm *)hw)->PWM_IER1 = PWM_IMR1_CHID0;
  40127a:	2201      	movs	r2, #1
  40127c:	611a      	str	r2, [r3, #16]
	
	
	//we want interrupt from one of the PWMs so that we can start the control loop
	//interrupt on PWM 0, channel 0 is enabled ; on PWM 1 is disabled
	hri_pwm_set_IMR1_CHID0_bit(PWM0);									//enable the interrupt from ADC 0, channel 0
	pwm_register_callback(&PWM_0, PWM_PERIOD_CB, pwm_0_callback);
  40127e:	4a0d      	ldr	r2, [pc, #52]	; (4012b4 <pwm_init_user+0xc4>)
  401280:	2100      	movs	r1, #0
  401282:	480d      	ldr	r0, [pc, #52]	; (4012b8 <pwm_init_user+0xc8>)
  401284:	4b0d      	ldr	r3, [pc, #52]	; (4012bc <pwm_init_user+0xcc>)
  401286:	4798      	blx	r3
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401288:	4b0d      	ldr	r3, [pc, #52]	; (4012c0 <pwm_init_user+0xd0>)
  40128a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  40128e:	601a      	str	r2, [r3, #0]
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  401290:	2260      	movs	r2, #96	; 0x60
  401292:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401296:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40129a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  40129e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4012a2:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4012a6:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
  4012aa:	bd08      	pop	{r3, pc}
  4012ac:	40020000 	.word	0x40020000
  4012b0:	4005c000 	.word	0x4005c000
  4012b4:	004011e5 	.word	0x004011e5
  4012b8:	204005fc 	.word	0x204005fc
  4012bc:	00401dc9 	.word	0x00401dc9
  4012c0:	e000e100 	.word	0xe000e100

004012c4 <pwm_enable_all>:
}


//enable/disable pwm pins
//also sets periods and other variables which might not have been set at initialization
void pwm_enable_all(void){
  4012c4:	b570      	push	{r4, r5, r6, lr}
	((Pwm *)hw)->PwmCmp[submodule_index].PWM_CMPM |= mask;
  4012c6:	4a12      	ldr	r2, [pc, #72]	; (401310 <pwm_enable_all+0x4c>)
  4012c8:	f8d2 3138 	ldr.w	r3, [r2, #312]	; 0x138
  4012cc:	f043 0301 	orr.w	r3, r3, #1
  4012d0:	f8c2 3138 	str.w	r3, [r2, #312]	; 0x138
  4012d4:	f502 3270 	add.w	r2, r2, #245760	; 0x3c000
  4012d8:	f8d2 3138 	ldr.w	r3, [r2, #312]	; 0x138
  4012dc:	f043 0301 	orr.w	r3, r3, #1
  4012e0:	f8c2 3138 	str.w	r3, [r2, #312]	; 0x138
	hri_pwm_set_CMPM_reg(PWM0, PWM_COMPARISON_UNIT_CHANNEL, PWM_CMPM_CEN_Msk);
	hri_pwm_set_CMPM_reg(PWM1, PWM_COMPARISON_UNIT_CHANNEL, PWM_CMPM_CEN_Msk);
	
	
	//enable PWM0 and PWM1
	pwm_enable(&PWM_0);
  4012e4:	4c0b      	ldr	r4, [pc, #44]	; (401314 <pwm_enable_all+0x50>)
  4012e6:	4620      	mov	r0, r4
  4012e8:	4e0b      	ldr	r6, [pc, #44]	; (401318 <pwm_enable_all+0x54>)
  4012ea:	47b0      	blx	r6
	pwm_enable(&PWM_1);
  4012ec:	4d0b      	ldr	r5, [pc, #44]	; (40131c <pwm_enable_all+0x58>)
  4012ee:	4628      	mov	r0, r5
  4012f0:	47b0      	blx	r6
		
	//set period and initial duty cycle
	//initial duty cycle = 0.5 * period <=> no current output for an H-bridge type driver
	pwm_set_parameters(&PWM_0, PWM_PERIOD, PWM_PERIOD-1);
  4012f2:	f240 32e7 	movw	r2, #999	; 0x3e7
  4012f6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
  4012fa:	4620      	mov	r0, r4
  4012fc:	4c08      	ldr	r4, [pc, #32]	; (401320 <pwm_enable_all+0x5c>)
  4012fe:	47a0      	blx	r4
	pwm_set_parameters(&PWM_1, PWM_PERIOD, PWM_PERIOD-1);
  401300:	f240 32e7 	movw	r2, #999	; 0x3e7
  401304:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
  401308:	4628      	mov	r0, r5
  40130a:	47a0      	blx	r4
  40130c:	bd70      	pop	{r4, r5, r6, pc}
  40130e:	bf00      	nop
  401310:	40020000 	.word	0x40020000
  401314:	204005fc 	.word	0x204005fc
  401318:	00401d8d 	.word	0x00401d8d
  40131c:	204007a0 	.word	0x204007a0
  401320:	00401e11 	.word	0x00401e11

00401324 <pwm_set_duty>:
//sets individual channel pwm duty cycle
void pwm_set_duty(struct  pwm_descriptor * const descr, const uint8_t channel, const pwm_period_t duty_cycle){
	// based on available code from <hpl_pwm.h>
	// the default function doesn't allow to set the PWM cycle on individual channels
	
	hri_pwm_write_CDTYUPD_reg(descr->device.hw, channel, duty_cycle);
  401324:	6903      	ldr	r3, [r0, #16]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CDTYUPD = data;
  401326:	eb03 1141 	add.w	r1, r3, r1, lsl #5
  40132a:	f8c1 2208 	str.w	r2, [r1, #520]	; 0x208
  40132e:	4770      	bx	lr

00401330 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401330:	e7fe      	b.n	401330 <Dummy_Handler>
	...

00401334 <Reset_Handler>:
{
  401334:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
  401336:	4b10      	ldr	r3, [pc, #64]	; (401378 <Reset_Handler+0x44>)
  401338:	4a10      	ldr	r2, [pc, #64]	; (40137c <Reset_Handler+0x48>)
  40133a:	429a      	cmp	r2, r3
  40133c:	d009      	beq.n	401352 <Reset_Handler+0x1e>
  40133e:	4b0e      	ldr	r3, [pc, #56]	; (401378 <Reset_Handler+0x44>)
  401340:	4a0e      	ldr	r2, [pc, #56]	; (40137c <Reset_Handler+0x48>)
  401342:	e003      	b.n	40134c <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
  401344:	6811      	ldr	r1, [r2, #0]
  401346:	6019      	str	r1, [r3, #0]
  401348:	3304      	adds	r3, #4
  40134a:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
  40134c:	490c      	ldr	r1, [pc, #48]	; (401380 <Reset_Handler+0x4c>)
  40134e:	428b      	cmp	r3, r1
  401350:	d3f8      	bcc.n	401344 <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
  401352:	4b0c      	ldr	r3, [pc, #48]	; (401384 <Reset_Handler+0x50>)
  401354:	e002      	b.n	40135c <Reset_Handler+0x28>
                *pDest++ = 0;
  401356:	2200      	movs	r2, #0
  401358:	601a      	str	r2, [r3, #0]
  40135a:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
  40135c:	4a0a      	ldr	r2, [pc, #40]	; (401388 <Reset_Handler+0x54>)
  40135e:	4293      	cmp	r3, r2
  401360:	d3f9      	bcc.n	401356 <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401362:	4a0a      	ldr	r2, [pc, #40]	; (40138c <Reset_Handler+0x58>)
  401364:	4b0a      	ldr	r3, [pc, #40]	; (401390 <Reset_Handler+0x5c>)
  401366:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  40136a:	6093      	str	r3, [r2, #8]
        __libc_init_array();
  40136c:	4b09      	ldr	r3, [pc, #36]	; (401394 <Reset_Handler+0x60>)
  40136e:	4798      	blx	r3
        main();
  401370:	4b09      	ldr	r3, [pc, #36]	; (401398 <Reset_Handler+0x64>)
  401372:	4798      	blx	r3
  401374:	e7fe      	b.n	401374 <Reset_Handler+0x40>
  401376:	bf00      	nop
  401378:	20400000 	.word	0x20400000
  40137c:	00408558 	.word	0x00408558
  401380:	2040021c 	.word	0x2040021c
  401384:	2040021c 	.word	0x2040021c
  401388:	204007ec 	.word	0x204007ec
  40138c:	e000ed00 	.word	0xe000ed00
  401390:	00400000 	.word	0x00400000
  401394:	00405389 	.word	0x00405389
  401398:	004031d1 	.word	0x004031d1

0040139c <ADC_1_init>:
 * \brief ADC initialization function
 *
 * Enables ADC peripheral, clocks and initializes ADC driver
 */
static void ADC_1_init(void)
{
  40139c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40139e:	b085      	sub	sp, #20
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  4013a0:	4b20      	ldr	r3, [pc, #128]	; (401424 <ADC_1_init+0x88>)
  4013a2:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  4013a6:	f413 7f80 	tst.w	r3, #256	; 0x100
  4013aa:	d104      	bne.n	4013b6 <ADC_1_init+0x1a>
	((Pmc *)hw)->PMC_PCER1 = mask;
  4013ac:	f44f 7280 	mov.w	r2, #256	; 0x100
  4013b0:	4b1c      	ldr	r3, [pc, #112]	; (401424 <ADC_1_init+0x88>)
  4013b2:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	_pmc_enable_periph_clock(ID_AFEC1);
#ifdef ADC_1_CH_MAX
	adc_async_init(&ADC_1, AFEC1, ADC_1_map, ADC_1_CH_MAX, ADC_1_CH_AMOUNT, &ADC_1_ch[0], (void *)NULL);
  4013b6:	4d1c      	ldr	r5, [pc, #112]	; (401428 <ADC_1_init+0x8c>)
  4013b8:	4c1c      	ldr	r4, [pc, #112]	; (40142c <ADC_1_init+0x90>)
  4013ba:	2600      	movs	r6, #0
  4013bc:	9602      	str	r6, [sp, #8]
  4013be:	4b1c      	ldr	r3, [pc, #112]	; (401430 <ADC_1_init+0x94>)
  4013c0:	9301      	str	r3, [sp, #4]
  4013c2:	2304      	movs	r3, #4
  4013c4:	9300      	str	r3, [sp, #0]
  4013c6:	2306      	movs	r3, #6
  4013c8:	462a      	mov	r2, r5
  4013ca:	491a      	ldr	r1, [pc, #104]	; (401434 <ADC_1_init+0x98>)
  4013cc:	4620      	mov	r0, r4
  4013ce:	4f1a      	ldr	r7, [pc, #104]	; (401438 <ADC_1_init+0x9c>)
  4013d0:	47b8      	blx	r7
#endif
	adc_async_register_channel_buffer(&ADC_1, CONF_ADC_1_CHANNEL_0, ADC_1_ch0_buf, ADC_1_CH0_BUF_SIZE);
  4013d2:	2310      	movs	r3, #16
  4013d4:	f105 0208 	add.w	r2, r5, #8
  4013d8:	4631      	mov	r1, r6
  4013da:	4620      	mov	r0, r4
  4013dc:	4e17      	ldr	r6, [pc, #92]	; (40143c <ADC_1_init+0xa0>)
  4013de:	47b0      	blx	r6

	adc_async_register_channel_buffer(&ADC_1, CONF_ADC_1_CHANNEL_1, ADC_1_ch1_buf, ADC_1_CH1_BUF_SIZE);
  4013e0:	2310      	movs	r3, #16
  4013e2:	f105 0218 	add.w	r2, r5, #24
  4013e6:	2101      	movs	r1, #1
  4013e8:	4620      	mov	r0, r4
  4013ea:	47b0      	blx	r6

	adc_async_register_channel_buffer(&ADC_1, CONF_ADC_1_CHANNEL_5, ADC_1_ch5_buf, ADC_1_CH5_BUF_SIZE);
  4013ec:	2310      	movs	r3, #16
  4013ee:	f105 0228 	add.w	r2, r5, #40	; 0x28
  4013f2:	2105      	movs	r1, #5
  4013f4:	4620      	mov	r0, r4
  4013f6:	47b0      	blx	r6

	adc_async_register_channel_buffer(&ADC_1, CONF_ADC_1_CHANNEL_6, ADC_1_ch6_buf, ADC_1_CH6_BUF_SIZE);
  4013f8:	2310      	movs	r3, #16
  4013fa:	f105 0238 	add.w	r2, r5, #56	; 0x38
  4013fe:	2106      	movs	r1, #6
  401400:	4620      	mov	r0, r4
  401402:	47b0      	blx	r6
	((Pio *)hw)->PIO_PER = mask;
  401404:	2202      	movs	r2, #2
  401406:	4b0e      	ldr	r3, [pc, #56]	; (401440 <ADC_1_init+0xa4>)
  401408:	601a      	str	r2, [r3, #0]
  40140a:	f503 7300 	add.w	r3, r3, #512	; 0x200
  40140e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  401412:	601a      	str	r2, [r3, #0]
  401414:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  401418:	601a      	str	r2, [r3, #0]
  40141a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  40141e:	601a      	str	r2, [r3, #0]
	gpio_set_pin_function(PIN_ADC_CURR_C, GPIO_PIN_FUNCTION_OFF);

	gpio_set_pin_function(PIN_ADC_TEMP_1, GPIO_PIN_FUNCTION_OFF);

	gpio_set_pin_function(PIN_ADC_SUPPL_VOLTAGE, GPIO_PIN_FUNCTION_OFF);
}
  401420:	b005      	add	sp, #20
  401422:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401424:	400e0600 	.word	0x400e0600
  401428:	20400268 	.word	0x20400268
  40142c:	204007bc 	.word	0x204007bc
  401430:	2040065c 	.word	0x2040065c
  401434:	40064000 	.word	0x40064000
  401438:	0040199d 	.word	0x0040199d
  40143c:	00401a45 	.word	0x00401a45
  401440:	400e1000 	.word	0x400e1000

00401444 <ADC_0_init>:
{
  401444:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401448:	b084      	sub	sp, #16
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  40144a:	4b2a      	ldr	r3, [pc, #168]	; (4014f4 <ADC_0_init+0xb0>)
  40144c:	699b      	ldr	r3, [r3, #24]
		if (!hri_pmc_get_PCSR0_reg(PMC, (1 << periph_id))) {
  40144e:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
  401452:	d103      	bne.n	40145c <ADC_0_init+0x18>
	((Pmc *)hw)->PMC_PCER0 = mask;
  401454:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401458:	4b26      	ldr	r3, [pc, #152]	; (4014f4 <ADC_0_init+0xb0>)
  40145a:	611a      	str	r2, [r3, #16]
	adc_async_init(&ADC_0, AFEC0, ADC_0_map, ADC_0_CH_MAX, ADC_0_CH_AMOUNT, &ADC_0_ch[0], (void *)NULL);
  40145c:	4d26      	ldr	r5, [pc, #152]	; (4014f8 <ADC_0_init+0xb4>)
  40145e:	4c27      	ldr	r4, [pc, #156]	; (4014fc <ADC_0_init+0xb8>)
  401460:	2600      	movs	r6, #0
  401462:	9602      	str	r6, [sp, #8]
  401464:	4b26      	ldr	r3, [pc, #152]	; (401500 <ADC_0_init+0xbc>)
  401466:	9301      	str	r3, [sp, #4]
  401468:	2706      	movs	r7, #6
  40146a:	9700      	str	r7, [sp, #0]
  40146c:	230a      	movs	r3, #10
  40146e:	f105 0248 	add.w	r2, r5, #72	; 0x48
  401472:	4924      	ldr	r1, [pc, #144]	; (401504 <ADC_0_init+0xc0>)
  401474:	4620      	mov	r0, r4
  401476:	f8df 809c 	ldr.w	r8, [pc, #156]	; 401514 <ADC_0_init+0xd0>
  40147a:	47c0      	blx	r8
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_0, ADC_0_ch0_buf, ADC_0_CH0_BUF_SIZE);
  40147c:	2310      	movs	r3, #16
  40147e:	f105 0254 	add.w	r2, r5, #84	; 0x54
  401482:	4631      	mov	r1, r6
  401484:	4620      	mov	r0, r4
  401486:	4e20      	ldr	r6, [pc, #128]	; (401508 <ADC_0_init+0xc4>)
  401488:	47b0      	blx	r6
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_2, ADC_0_ch2_buf, ADC_0_CH2_BUF_SIZE);
  40148a:	2310      	movs	r3, #16
  40148c:	f105 0264 	add.w	r2, r5, #100	; 0x64
  401490:	2102      	movs	r1, #2
  401492:	4620      	mov	r0, r4
  401494:	47b0      	blx	r6
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_5, ADC_0_ch5_buf, ADC_0_CH5_BUF_SIZE);
  401496:	2310      	movs	r3, #16
  401498:	f105 0274 	add.w	r2, r5, #116	; 0x74
  40149c:	2105      	movs	r1, #5
  40149e:	4620      	mov	r0, r4
  4014a0:	47b0      	blx	r6
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_6, ADC_0_ch6_buf, ADC_0_CH6_BUF_SIZE);
  4014a2:	2310      	movs	r3, #16
  4014a4:	f105 0284 	add.w	r2, r5, #132	; 0x84
  4014a8:	4639      	mov	r1, r7
  4014aa:	4620      	mov	r0, r4
  4014ac:	47b0      	blx	r6
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_8, ADC_0_ch8_buf, ADC_0_CH8_BUF_SIZE);
  4014ae:	2310      	movs	r3, #16
  4014b0:	f105 0294 	add.w	r2, r5, #148	; 0x94
  4014b4:	2108      	movs	r1, #8
  4014b6:	4620      	mov	r0, r4
  4014b8:	47b0      	blx	r6
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_10, ADC_0_ch10_buf, ADC_0_CH10_BUF_SIZE);
  4014ba:	2310      	movs	r3, #16
  4014bc:	f105 02a4 	add.w	r2, r5, #164	; 0xa4
  4014c0:	210a      	movs	r1, #10
  4014c2:	4620      	mov	r0, r4
  4014c4:	47b0      	blx	r6
  4014c6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  4014ca:	4b10      	ldr	r3, [pc, #64]	; (40150c <ADC_0_init+0xc8>)
  4014cc:	601a      	str	r2, [r3, #0]
  4014ce:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  4014d2:	2208      	movs	r2, #8
  4014d4:	601a      	str	r2, [r3, #0]
  4014d6:	2204      	movs	r2, #4
  4014d8:	601a      	str	r2, [r3, #0]
  4014da:	4a0d      	ldr	r2, [pc, #52]	; (401510 <ADC_0_init+0xcc>)
  4014dc:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  4014e0:	6011      	str	r1, [r2, #0]
  4014e2:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  4014e6:	6011      	str	r1, [r2, #0]
  4014e8:	2201      	movs	r2, #1
  4014ea:	601a      	str	r2, [r3, #0]
}
  4014ec:	b004      	add	sp, #16
  4014ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4014f2:	bf00      	nop
  4014f4:	400e0600 	.word	0x400e0600
  4014f8:	20400268 	.word	0x20400268
  4014fc:	204006e4 	.word	0x204006e4
  401500:	20400710 	.word	0x20400710
  401504:	4003c000 	.word	0x4003c000
  401508:	00401a45 	.word	0x00401a45
  40150c:	400e1400 	.word	0x400e1400
  401510:	400e0e00 	.word	0x400e0e00
  401514:	0040199d 	.word	0x0040199d

00401518 <EXTERNAL_IRQ_D_init>:
	((Pio *)hw)->PIO_ODR = mask;
  401518:	4b04      	ldr	r3, [pc, #16]	; (40152c <EXTERNAL_IRQ_D_init+0x14>)
  40151a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  40151e:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PUDR = mask;
  401520:	661a      	str	r2, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = mask;
  401522:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  401526:	601a      	str	r2, [r3, #0]
  401528:	4770      	bx	lr
  40152a:	bf00      	nop
  40152c:	400e1400 	.word	0x400e1400

00401530 <EXTERNAL_IRQ_B_init>:
	((Pio *)hw)->PIO_ODR = mask;
  401530:	4b04      	ldr	r3, [pc, #16]	; (401544 <EXTERNAL_IRQ_B_init+0x14>)
  401532:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  401536:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PUDR = mask;
  401538:	661a      	str	r2, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = mask;
  40153a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  40153e:	601a      	str	r2, [r3, #0]
  401540:	4770      	bx	lr
  401542:	bf00      	nop
  401544:	400e1000 	.word	0x400e1000

00401548 <EXTERNAL_IRQ_A_init>:
	((Pio *)hw)->PIO_ODR = mask;
  401548:	4b06      	ldr	r3, [pc, #24]	; (401564 <EXTERNAL_IRQ_A_init+0x1c>)
  40154a:	2204      	movs	r2, #4
  40154c:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PUDR = mask;
  40154e:	661a      	str	r2, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = mask;
  401550:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  401554:	601a      	str	r2, [r3, #0]
	((Pio *)hw)->PIO_ODR = mask;
  401556:	2220      	movs	r2, #32
  401558:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PUDR = mask;
  40155a:	661a      	str	r2, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = mask;
  40155c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  401560:	601a      	str	r2, [r3, #0]
  401562:	4770      	bx	lr
  401564:	400e0e00 	.word	0x400e0e00

00401568 <PWM_0_PORT_init>:
}

static inline void hri_pio_set_ABCDSR_reg(const void *const hw, uint8_t index, hri_pio_abcdsr_reg_t mask)
{
	PIO_CRITICAL_SECTION_ENTER();
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  401568:	4b16      	ldr	r3, [pc, #88]	; (4015c4 <PWM_0_PORT_init+0x5c>)
  40156a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40156c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
  401570:	671a      	str	r2, [r3, #112]	; 0x70
}

static inline void hri_pio_clear_ABCDSR_reg(const void *const hw, uint8_t index, hri_pio_abcdsr_reg_t mask)
{
	PIO_CRITICAL_SECTION_ENTER();
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  401572:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401574:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
  401578:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  40157a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  40157e:	605a      	str	r2, [r3, #4]
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  401580:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401582:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
  401586:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  401588:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40158a:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
  40158e:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  401590:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  401594:	605a      	str	r2, [r3, #4]
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  401596:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401598:	f022 0202 	bic.w	r2, r2, #2
  40159c:	671a      	str	r2, [r3, #112]	; 0x70
  40159e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4015a0:	f022 0202 	bic.w	r2, r2, #2
  4015a4:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  4015a6:	2202      	movs	r2, #2
  4015a8:	605a      	str	r2, [r3, #4]
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  4015aa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4015ac:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
  4015b0:	671a      	str	r2, [r3, #112]	; 0x70
  4015b2:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4015b4:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
  4015b8:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  4015ba:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  4015be:	605a      	str	r2, [r3, #4]
  4015c0:	4770      	bx	lr
  4015c2:	bf00      	nop
  4015c4:	400e0e00 	.word	0x400e0e00

004015c8 <PWM_0_CLOCK_init>:
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  4015c8:	4b04      	ldr	r3, [pc, #16]	; (4015dc <PWM_0_CLOCK_init+0x14>)
  4015ca:	699b      	ldr	r3, [r3, #24]
  4015cc:	2b00      	cmp	r3, #0
  4015ce:	db03      	blt.n	4015d8 <PWM_0_CLOCK_init+0x10>
	((Pmc *)hw)->PMC_PCER0 = mask;
  4015d0:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  4015d4:	4b01      	ldr	r3, [pc, #4]	; (4015dc <PWM_0_CLOCK_init+0x14>)
  4015d6:	611a      	str	r2, [r3, #16]
  4015d8:	4770      	bx	lr
  4015da:	bf00      	nop
  4015dc:	400e0600 	.word	0x400e0600

004015e0 <PWM_0_init>:
{
	_pmc_enable_periph_clock(ID_PWM0);
}

void PWM_0_init(void)
{
  4015e0:	b508      	push	{r3, lr}
	PWM_0_CLOCK_init();
  4015e2:	4b06      	ldr	r3, [pc, #24]	; (4015fc <PWM_0_init+0x1c>)
  4015e4:	4798      	blx	r3
	PWM_0_PORT_init();
  4015e6:	4b06      	ldr	r3, [pc, #24]	; (401600 <PWM_0_init+0x20>)
  4015e8:	4798      	blx	r3
	pwm_init(&PWM_0, PWM0, _pwm_get_pwm());
  4015ea:	4b06      	ldr	r3, [pc, #24]	; (401604 <PWM_0_init+0x24>)
  4015ec:	4798      	blx	r3
  4015ee:	4602      	mov	r2, r0
  4015f0:	4905      	ldr	r1, [pc, #20]	; (401608 <PWM_0_init+0x28>)
  4015f2:	4806      	ldr	r0, [pc, #24]	; (40160c <PWM_0_init+0x2c>)
  4015f4:	4b06      	ldr	r3, [pc, #24]	; (401610 <PWM_0_init+0x30>)
  4015f6:	4798      	blx	r3
  4015f8:	bd08      	pop	{r3, pc}
  4015fa:	bf00      	nop
  4015fc:	004015c9 	.word	0x004015c9
  401600:	00401569 	.word	0x00401569
  401604:	00402c19 	.word	0x00402c19
  401608:	40020000 	.word	0x40020000
  40160c:	204005fc 	.word	0x204005fc
  401610:	00401d49 	.word	0x00401d49

00401614 <PWM_1_PORT_init>:
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  401614:	4b0c      	ldr	r3, [pc, #48]	; (401648 <PWM_1_PORT_init+0x34>)
  401616:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401618:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  40161c:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  40161e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401620:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
  401624:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  401626:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  40162a:	605a      	str	r2, [r3, #4]
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  40162c:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
  401630:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401632:	f042 0201 	orr.w	r2, r2, #1
  401636:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  401638:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40163a:	f022 0201 	bic.w	r2, r2, #1
  40163e:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  401640:	2201      	movs	r2, #1
  401642:	605a      	str	r2, [r3, #4]
  401644:	4770      	bx	lr
  401646:	bf00      	nop
  401648:	400e0e00 	.word	0x400e0e00

0040164c <PWM_1_CLOCK_init>:
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  40164c:	4b05      	ldr	r3, [pc, #20]	; (401664 <PWM_1_CLOCK_init+0x18>)
  40164e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
		if (!hri_pmc_get_PCSR1_reg(PMC, (1 << periph_id))) {
  401652:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
  401656:	d104      	bne.n	401662 <PWM_1_CLOCK_init+0x16>
	((Pmc *)hw)->PMC_PCER1 = mask;
  401658:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40165c:	4b01      	ldr	r3, [pc, #4]	; (401664 <PWM_1_CLOCK_init+0x18>)
  40165e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  401662:	4770      	bx	lr
  401664:	400e0600 	.word	0x400e0600

00401668 <PWM_1_init>:
{
	_pmc_enable_periph_clock(ID_PWM1);
}

void PWM_1_init(void)
{
  401668:	b508      	push	{r3, lr}
	PWM_1_CLOCK_init();
  40166a:	4b06      	ldr	r3, [pc, #24]	; (401684 <PWM_1_init+0x1c>)
  40166c:	4798      	blx	r3
	PWM_1_PORT_init();
  40166e:	4b06      	ldr	r3, [pc, #24]	; (401688 <PWM_1_init+0x20>)
  401670:	4798      	blx	r3
	pwm_init(&PWM_1, PWM1, _pwm_get_pwm());
  401672:	4b06      	ldr	r3, [pc, #24]	; (40168c <PWM_1_init+0x24>)
  401674:	4798      	blx	r3
  401676:	4602      	mov	r2, r0
  401678:	4905      	ldr	r1, [pc, #20]	; (401690 <PWM_1_init+0x28>)
  40167a:	4806      	ldr	r0, [pc, #24]	; (401694 <PWM_1_init+0x2c>)
  40167c:	4b06      	ldr	r3, [pc, #24]	; (401698 <PWM_1_init+0x30>)
  40167e:	4798      	blx	r3
  401680:	bd08      	pop	{r3, pc}
  401682:	bf00      	nop
  401684:	0040164d 	.word	0x0040164d
  401688:	00401615 	.word	0x00401615
  40168c:	00402c19 	.word	0x00402c19
  401690:	4005c000 	.word	0x4005c000
  401694:	204007a0 	.word	0x204007a0
  401698:	00401d49 	.word	0x00401d49

0040169c <ENCODER_A_PORT_init>:
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  40169c:	4b06      	ldr	r3, [pc, #24]	; (4016b8 <ENCODER_A_PORT_init+0x1c>)
  40169e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4016a0:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  4016a4:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  4016a6:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4016a8:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
  4016ac:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  4016ae:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4016b2:	605a      	str	r2, [r3, #4]
  4016b4:	4770      	bx	lr
  4016b6:	bf00      	nop
  4016b8:	400e0e00 	.word	0x400e0e00

004016bc <ENCODER_A_init>:
 * \brief Timer initialization function
 *
 * Enables Timer peripheral, clocks and initializes Timer driver
 */
static void ENCODER_A_init(void)
{
  4016bc:	b508      	push	{r3, lr}
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  4016be:	4b09      	ldr	r3, [pc, #36]	; (4016e4 <ENCODER_A_init+0x28>)
  4016c0:	699b      	ldr	r3, [r3, #24]
		if (!hri_pmc_get_PCSR0_reg(PMC, (1 << periph_id))) {
  4016c2:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
  4016c6:	d103      	bne.n	4016d0 <ENCODER_A_init+0x14>
	((Pmc *)hw)->PMC_PCER0 = mask;
  4016c8:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  4016cc:	4b05      	ldr	r3, [pc, #20]	; (4016e4 <ENCODER_A_init+0x28>)
  4016ce:	611a      	str	r2, [r3, #16]
	_pmc_enable_periph_clock(ID_TC0_CHANNEL0);
	ENCODER_A_PORT_init();
  4016d0:	4b05      	ldr	r3, [pc, #20]	; (4016e8 <ENCODER_A_init+0x2c>)
  4016d2:	4798      	blx	r3
	timer_init(&ENCODER_A, TC0, _tc_get_timer());
  4016d4:	4b05      	ldr	r3, [pc, #20]	; (4016ec <ENCODER_A_init+0x30>)
  4016d6:	4798      	blx	r3
  4016d8:	4602      	mov	r2, r0
  4016da:	4905      	ldr	r1, [pc, #20]	; (4016f0 <ENCODER_A_init+0x34>)
  4016dc:	4805      	ldr	r0, [pc, #20]	; (4016f4 <ENCODER_A_init+0x38>)
  4016de:	4b06      	ldr	r3, [pc, #24]	; (4016f8 <ENCODER_A_init+0x3c>)
  4016e0:	4798      	blx	r3
  4016e2:	bd08      	pop	{r3, pc}
  4016e4:	400e0600 	.word	0x400e0600
  4016e8:	0040169d 	.word	0x0040169d
  4016ec:	00402def 	.word	0x00402def
  4016f0:	4000c000 	.word	0x4000c000
  4016f4:	204006c8 	.word	0x204006c8
  4016f8:	00401ef9 	.word	0x00401ef9

004016fc <ENCODER_B_PORT_init>:
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  4016fc:	4b06      	ldr	r3, [pc, #24]	; (401718 <ENCODER_B_PORT_init+0x1c>)
  4016fe:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401700:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  401704:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  401706:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401708:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
  40170c:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  40170e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  401712:	605a      	str	r2, [r3, #4]
  401714:	4770      	bx	lr
  401716:	bf00      	nop
  401718:	400e1400 	.word	0x400e1400

0040171c <ENCODER_B_init>:
 * \brief Timer initialization function
 *
 * Enables Timer peripheral, clocks and initializes Timer driver
 */
static void ENCODER_B_init(void)
{
  40171c:	b508      	push	{r3, lr}
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  40171e:	4b0a      	ldr	r3, [pc, #40]	; (401748 <ENCODER_B_init+0x2c>)
  401720:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
		if (!hri_pmc_get_PCSR1_reg(PMC, (1 << periph_id))) {
  401724:	f413 2f80 	tst.w	r3, #262144	; 0x40000
  401728:	d104      	bne.n	401734 <ENCODER_B_init+0x18>
	((Pmc *)hw)->PMC_PCER1 = mask;
  40172a:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  40172e:	4b06      	ldr	r3, [pc, #24]	; (401748 <ENCODER_B_init+0x2c>)
  401730:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	_pmc_enable_periph_clock(ID_TC3_CHANNEL0);
	ENCODER_B_PORT_init();
  401734:	4b05      	ldr	r3, [pc, #20]	; (40174c <ENCODER_B_init+0x30>)
  401736:	4798      	blx	r3
	timer_init(&ENCODER_B, TC3, _tc_get_timer());
  401738:	4b05      	ldr	r3, [pc, #20]	; (401750 <ENCODER_B_init+0x34>)
  40173a:	4798      	blx	r3
  40173c:	4602      	mov	r2, r0
  40173e:	4905      	ldr	r1, [pc, #20]	; (401754 <ENCODER_B_init+0x38>)
  401740:	4805      	ldr	r0, [pc, #20]	; (401758 <ENCODER_B_init+0x3c>)
  401742:	4b06      	ldr	r3, [pc, #24]	; (40175c <ENCODER_B_init+0x40>)
  401744:	4798      	blx	r3
  401746:	bd08      	pop	{r3, pc}
  401748:	400e0600 	.word	0x400e0600
  40174c:	004016fd 	.word	0x004016fd
  401750:	00402def 	.word	0x00402def
  401754:	40054000 	.word	0x40054000
  401758:	20400618 	.word	0x20400618
  40175c:	00401ef9 	.word	0x00401ef9

00401760 <delay_driver_init>:
}

void delay_driver_init(void)
{
  401760:	b508      	push	{r3, lr}
	delay_init(SysTick);
  401762:	4802      	ldr	r0, [pc, #8]	; (40176c <delay_driver_init+0xc>)
  401764:	4b02      	ldr	r3, [pc, #8]	; (401770 <delay_driver_init+0x10>)
  401766:	4798      	blx	r3
  401768:	bd08      	pop	{r3, pc}
  40176a:	bf00      	nop
  40176c:	e000e010 	.word	0xe000e010
  401770:	00401b59 	.word	0x00401b59

00401774 <EDBG_COM_PORT_init>:
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  401774:	4b0f      	ldr	r3, [pc, #60]	; (4017b4 <EDBG_COM_PORT_init+0x40>)
  401776:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401778:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  40177c:	671a      	str	r2, [r3, #112]	; 0x70
  40177e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401780:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  401784:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  401786:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  40178a:	605a      	str	r2, [r3, #4]
}

static inline void hri_matrix_set_CCFG_SYSIO_reg(const void *const hw, hri_matrix_ccfg_sysio_reg_t mask)
{
	MATRIX_CRITICAL_SECTION_ENTER();
	((Matrix *)hw)->CCFG_SYSIO |= mask;
  40178c:	4a0a      	ldr	r2, [pc, #40]	; (4017b8 <EDBG_COM_PORT_init+0x44>)
  40178e:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  401792:	f043 0310 	orr.w	r3, r3, #16
  401796:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  40179a:	4b08      	ldr	r3, [pc, #32]	; (4017bc <EDBG_COM_PORT_init+0x48>)
  40179c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40179e:	f042 0210 	orr.w	r2, r2, #16
  4017a2:	671a      	str	r2, [r3, #112]	; 0x70
  4017a4:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4017a6:	f042 0210 	orr.w	r2, r2, #16
  4017aa:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  4017ac:	2210      	movs	r2, #16
  4017ae:	605a      	str	r2, [r3, #4]
  4017b0:	4770      	bx	lr
  4017b2:	bf00      	nop
  4017b4:	400e0e00 	.word	0x400e0e00
  4017b8:	40088000 	.word	0x40088000
  4017bc:	400e1000 	.word	0x400e1000

004017c0 <EDBG_COM_CLOCK_init>:
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  4017c0:	4b04      	ldr	r3, [pc, #16]	; (4017d4 <EDBG_COM_CLOCK_init+0x14>)
  4017c2:	699b      	ldr	r3, [r3, #24]
		if (!hri_pmc_get_PCSR0_reg(PMC, (1 << periph_id))) {
  4017c4:	f413 4f80 	tst.w	r3, #16384	; 0x4000
  4017c8:	d103      	bne.n	4017d2 <EDBG_COM_CLOCK_init+0x12>
	((Pmc *)hw)->PMC_PCER0 = mask;
  4017ca:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  4017ce:	4b01      	ldr	r3, [pc, #4]	; (4017d4 <EDBG_COM_CLOCK_init+0x14>)
  4017d0:	611a      	str	r2, [r3, #16]
  4017d2:	4770      	bx	lr
  4017d4:	400e0600 	.word	0x400e0600

004017d8 <EDBG_COM_init>:
{
	_pmc_enable_periph_clock(ID_USART1);
}

void EDBG_COM_init(void)
{
  4017d8:	b508      	push	{r3, lr}
	EDBG_COM_CLOCK_init();
  4017da:	4b06      	ldr	r3, [pc, #24]	; (4017f4 <EDBG_COM_init+0x1c>)
  4017dc:	4798      	blx	r3
	EDBG_COM_PORT_init();
  4017de:	4b06      	ldr	r3, [pc, #24]	; (4017f8 <EDBG_COM_init+0x20>)
  4017e0:	4798      	blx	r3
	usart_sync_init(&EDBG_COM, USART1, _usart_get_usart_sync());
  4017e2:	4b06      	ldr	r3, [pc, #24]	; (4017fc <EDBG_COM_init+0x24>)
  4017e4:	4798      	blx	r3
  4017e6:	4602      	mov	r2, r0
  4017e8:	4905      	ldr	r1, [pc, #20]	; (401800 <EDBG_COM_init+0x28>)
  4017ea:	4806      	ldr	r0, [pc, #24]	; (401804 <EDBG_COM_init+0x2c>)
  4017ec:	4b06      	ldr	r3, [pc, #24]	; (401808 <EDBG_COM_init+0x30>)
  4017ee:	4798      	blx	r3
  4017f0:	bd08      	pop	{r3, pc}
  4017f2:	bf00      	nop
  4017f4:	004017c1 	.word	0x004017c1
  4017f8:	00401775 	.word	0x00401775
  4017fc:	00403031 	.word	0x00403031
  401800:	40028000 	.word	0x40028000
  401804:	204006bc 	.word	0x204006bc
  401808:	00402041 	.word	0x00402041

0040180c <system_init>:
	CAN_1_PORT_init();
	can_async_init(&CAN_1, MCAN1);
}

void system_init(void)
{
  40180c:	b508      	push	{r3, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
  40180e:	4b37      	ldr	r3, [pc, #220]	; (4018ec <system_init+0xe0>)
  401810:	4798      	blx	r3
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  401812:	4b37      	ldr	r3, [pc, #220]	; (4018f0 <system_init+0xe4>)
  401814:	699b      	ldr	r3, [r3, #24]
  401816:	f413 6f80 	tst.w	r3, #1024	; 0x400
  40181a:	d103      	bne.n	401824 <system_init+0x18>
	((Pmc *)hw)->PMC_PCER0 = mask;
  40181c:	f44f 6280 	mov.w	r2, #1024	; 0x400
  401820:	4b33      	ldr	r3, [pc, #204]	; (4018f0 <system_init+0xe4>)
  401822:	611a      	str	r2, [r3, #16]
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  401824:	4b32      	ldr	r3, [pc, #200]	; (4018f0 <system_init+0xe4>)
  401826:	699b      	ldr	r3, [r3, #24]
  401828:	f413 6f00 	tst.w	r3, #2048	; 0x800
  40182c:	d103      	bne.n	401836 <system_init+0x2a>
	((Pmc *)hw)->PMC_PCER0 = mask;
  40182e:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401832:	4b2f      	ldr	r3, [pc, #188]	; (4018f0 <system_init+0xe4>)
  401834:	611a      	str	r2, [r3, #16]
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  401836:	4b2e      	ldr	r3, [pc, #184]	; (4018f0 <system_init+0xe4>)
  401838:	699b      	ldr	r3, [r3, #24]
  40183a:	f413 5f80 	tst.w	r3, #4096	; 0x1000
  40183e:	d103      	bne.n	401848 <system_init+0x3c>
	((Pmc *)hw)->PMC_PCER0 = mask;
  401840:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  401844:	4b2a      	ldr	r3, [pc, #168]	; (4018f0 <system_init+0xe4>)
  401846:	611a      	str	r2, [r3, #16]
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  401848:	4b29      	ldr	r3, [pc, #164]	; (4018f0 <system_init+0xe4>)
  40184a:	699b      	ldr	r3, [r3, #24]
  40184c:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  401850:	d103      	bne.n	40185a <system_init+0x4e>
	((Pmc *)hw)->PMC_PCER0 = mask;
  401852:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  401856:	4b26      	ldr	r3, [pc, #152]	; (4018f0 <system_init+0xe4>)
  401858:	611a      	str	r2, [r3, #16]
}

static inline void hri_wdt_set_MR_WDDIS_bit(const void *const hw)
{
	WDT_CRITICAL_SECTION_ENTER();
	((Wdt *)hw)->WDT_MR |= WDT_MR_WDDIS;
  40185a:	4a26      	ldr	r2, [pc, #152]	; (4018f4 <system_init+0xe8>)
  40185c:	6853      	ldr	r3, [r2, #4]
  40185e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  401862:	6053      	str	r3, [r2, #4]
	((Pio *)hw)->PIO_ODR = mask;
  401864:	4b24      	ldr	r3, [pc, #144]	; (4018f8 <system_init+0xec>)
  401866:	f44f 6200 	mov.w	r2, #2048	; 0x800
  40186a:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PPDDR = mask;
  40186c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PUER = mask;
  401870:	665a      	str	r2, [r3, #100]	; 0x64
	((Pio *)hw)->PIO_PER = mask;
  401872:	601a      	str	r2, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  401874:	f44f 2180 	mov.w	r1, #262144	; 0x40000
  401878:	6359      	str	r1, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  40187a:	6119      	str	r1, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  40187c:	6019      	str	r1, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  40187e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401882:	635a      	str	r2, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  401884:	611a      	str	r2, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  401886:	601a      	str	r2, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  401888:	f503 6380 	add.w	r3, r3, #1024	; 0x400
  40188c:	f44f 7080 	mov.w	r0, #256	; 0x100
  401890:	6358      	str	r0, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  401892:	6118      	str	r0, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  401894:	6018      	str	r0, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  401896:	f44f 7000 	mov.w	r0, #512	; 0x200
  40189a:	6358      	str	r0, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  40189c:	6118      	str	r0, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  40189e:	6018      	str	r0, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  4018a0:	f503 7300 	add.w	r3, r3, #512	; 0x200
  4018a4:	6359      	str	r1, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  4018a6:	6119      	str	r1, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  4018a8:	6019      	str	r1, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  4018aa:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4018ae:	6359      	str	r1, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  4018b0:	6119      	str	r1, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  4018b2:	6019      	str	r1, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  4018b4:	635a      	str	r2, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  4018b6:	611a      	str	r2, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  4018b8:	601a      	str	r2, [r3, #0]
	// Set pin direction to output
	gpio_set_pin_direction(PIN_GPIO_6, GPIO_DIRECTION_OUT);

	gpio_set_pin_function(PIN_GPIO_6, GPIO_PIN_FUNCTION_OFF);

	ADC_0_init();
  4018ba:	4b10      	ldr	r3, [pc, #64]	; (4018fc <system_init+0xf0>)
  4018bc:	4798      	blx	r3
	ADC_1_init();
  4018be:	4b10      	ldr	r3, [pc, #64]	; (401900 <system_init+0xf4>)
  4018c0:	4798      	blx	r3
	EXTERNAL_IRQ_D_init();
  4018c2:	4b10      	ldr	r3, [pc, #64]	; (401904 <system_init+0xf8>)
  4018c4:	4798      	blx	r3
	EXTERNAL_IRQ_B_init();
  4018c6:	4b10      	ldr	r3, [pc, #64]	; (401908 <system_init+0xfc>)
  4018c8:	4798      	blx	r3
	EXTERNAL_IRQ_A_init();
  4018ca:	4b10      	ldr	r3, [pc, #64]	; (40190c <system_init+0x100>)
  4018cc:	4798      	blx	r3

	PWM_0_init();
  4018ce:	4b10      	ldr	r3, [pc, #64]	; (401910 <system_init+0x104>)
  4018d0:	4798      	blx	r3

	PWM_1_init();
  4018d2:	4b10      	ldr	r3, [pc, #64]	; (401914 <system_init+0x108>)
  4018d4:	4798      	blx	r3
	ENCODER_A_init();
  4018d6:	4b10      	ldr	r3, [pc, #64]	; (401918 <system_init+0x10c>)
  4018d8:	4798      	blx	r3
	ENCODER_B_init();
  4018da:	4b10      	ldr	r3, [pc, #64]	; (40191c <system_init+0x110>)
  4018dc:	4798      	blx	r3

	delay_driver_init();
  4018de:	4b10      	ldr	r3, [pc, #64]	; (401920 <system_init+0x114>)
  4018e0:	4798      	blx	r3

	EDBG_COM_init();
  4018e2:	4b10      	ldr	r3, [pc, #64]	; (401924 <system_init+0x118>)
  4018e4:	4798      	blx	r3

	//CAN_1_init();

	ext_irq_init();
  4018e6:	4b10      	ldr	r3, [pc, #64]	; (401928 <system_init+0x11c>)
  4018e8:	4798      	blx	r3
  4018ea:	bd08      	pop	{r3, pc}
  4018ec:	00402481 	.word	0x00402481
  4018f0:	400e0600 	.word	0x400e0600
  4018f4:	400e1850 	.word	0x400e1850
  4018f8:	400e0e00 	.word	0x400e0e00
  4018fc:	00401445 	.word	0x00401445
  401900:	0040139d 	.word	0x0040139d
  401904:	00401519 	.word	0x00401519
  401908:	00401531 	.word	0x00401531
  40190c:	00401549 	.word	0x00401549
  401910:	004015e1 	.word	0x004015e1
  401914:	00401669 	.word	0x00401669
  401918:	004016bd 	.word	0x004016bd
  40191c:	0040171d 	.word	0x0040171d
  401920:	00401761 	.word	0x00401761
  401924:	004017d9 	.word	0x004017d9
  401928:	00401bd1 	.word	0x00401bd1

0040192c <adc_async_window_threshold_reached>:
		descr_ch->adc_async_ch_cb.convert_done(descr, channel);
	}
}

static void adc_async_window_threshold_reached(struct _adc_async_device *device, const uint8_t channel)
{
  40192c:	b508      	push	{r3, lr}
	struct adc_async_descriptor *const descr = CONTAINER_OF(device, struct adc_async_descriptor, device);

	if (descr->adc_async_cb.monitor) {
  40192e:	6983      	ldr	r3, [r0, #24]
  401930:	b103      	cbz	r3, 401934 <adc_async_window_threshold_reached+0x8>
		descr->adc_async_cb.monitor(descr, channel);
  401932:	4798      	blx	r3
  401934:	bd08      	pop	{r3, pc}

00401936 <adc_async_error_occured>:
	}
}

static void adc_async_error_occured(struct _adc_async_device *device, const uint8_t channel)
{
  401936:	b508      	push	{r3, lr}
	struct adc_async_descriptor *const descr = CONTAINER_OF(device, struct adc_async_descriptor, device);

	if (descr->adc_async_cb.error) {
  401938:	69c3      	ldr	r3, [r0, #28]
  40193a:	b103      	cbz	r3, 40193e <adc_async_error_occured+0x8>
		descr->adc_async_cb.error(descr, channel);
  40193c:	4798      	blx	r3
  40193e:	bd08      	pop	{r3, pc}

00401940 <adc_async_channel_conversion_done>:
{
  401940:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401944:	4605      	mov	r5, r0
  401946:	4688      	mov	r8, r1
  401948:	4691      	mov	r9, r2
	uint8_t                              index    = descr->channel_map[channel];
  40194a:	6a03      	ldr	r3, [r0, #32]
  40194c:	5c5b      	ldrb	r3, [r3, r1]
	struct adc_async_channel_descriptor *descr_ch = &descr->descr_ch[index];
  40194e:	6a87      	ldr	r7, [r0, #40]	; 0x28
  401950:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  401954:	00de      	lsls	r6, r3, #3
  401956:	19bc      	adds	r4, r7, r6
	ringbuffer_put(&descr_ch->convert, data);
  401958:	f104 0a04 	add.w	sl, r4, #4
  40195c:	b2d1      	uxtb	r1, r2
  40195e:	4650      	mov	r0, sl
  401960:	4b0c      	ldr	r3, [pc, #48]	; (401994 <adc_async_channel_conversion_done+0x54>)
  401962:	4798      	blx	r3
	if (1 < _adc_async_get_data_size(&descr->device)) {
  401964:	4628      	mov	r0, r5
  401966:	4b0c      	ldr	r3, [pc, #48]	; (401998 <adc_async_channel_conversion_done+0x58>)
  401968:	4798      	blx	r3
  40196a:	2801      	cmp	r0, #1
  40196c:	d907      	bls.n	40197e <adc_async_channel_conversion_done+0x3e>
		ringbuffer_put(&descr_ch->convert, data >> 8);
  40196e:	ea4f 2119 	mov.w	r1, r9, lsr #8
  401972:	4650      	mov	r0, sl
  401974:	4b07      	ldr	r3, [pc, #28]	; (401994 <adc_async_channel_conversion_done+0x54>)
  401976:	4798      	blx	r3
		++descr_ch->bytes_in_buffer;
  401978:	8aa3      	ldrh	r3, [r4, #20]
  40197a:	3301      	adds	r3, #1
  40197c:	82a3      	strh	r3, [r4, #20]
	++descr_ch->bytes_in_buffer;
  40197e:	8aa3      	ldrh	r3, [r4, #20]
  401980:	3301      	adds	r3, #1
  401982:	82a3      	strh	r3, [r4, #20]
	if (descr_ch->adc_async_ch_cb.convert_done) {
  401984:	59bb      	ldr	r3, [r7, r6]
  401986:	b113      	cbz	r3, 40198e <adc_async_channel_conversion_done+0x4e>
		descr_ch->adc_async_ch_cb.convert_done(descr, channel);
  401988:	4641      	mov	r1, r8
  40198a:	4628      	mov	r0, r5
  40198c:	4798      	blx	r3
  40198e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401992:	bf00      	nop
  401994:	00402159 	.word	0x00402159
  401998:	00402469 	.word	0x00402469

0040199c <adc_async_init>:
{
  40199c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4019a0:	4616      	mov	r6, r2
  4019a2:	461c      	mov	r4, r3
  4019a4:	f89d 8028 	ldrb.w	r8, [sp, #40]	; 0x28
  4019a8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
	ASSERT(descr && hw && channel_map && channel_amount && descr_ch);
  4019aa:	4607      	mov	r7, r0
  4019ac:	4689      	mov	r9, r1
  4019ae:	2800      	cmp	r0, #0
  4019b0:	bf18      	it	ne
  4019b2:	2900      	cmpne	r1, #0
  4019b4:	d00b      	beq.n	4019ce <adc_async_init+0x32>
  4019b6:	1c13      	adds	r3, r2, #0
  4019b8:	bf18      	it	ne
  4019ba:	2301      	movne	r3, #1
  4019bc:	f1b8 0f00 	cmp.w	r8, #0
  4019c0:	d017      	beq.n	4019f2 <adc_async_init+0x56>
  4019c2:	b1b3      	cbz	r3, 4019f2 <adc_async_init+0x56>
  4019c4:	b10d      	cbz	r5, 4019ca <adc_async_init+0x2e>
  4019c6:	2001      	movs	r0, #1
  4019c8:	e002      	b.n	4019d0 <adc_async_init+0x34>
  4019ca:	2000      	movs	r0, #0
  4019cc:	e000      	b.n	4019d0 <adc_async_init+0x34>
  4019ce:	2000      	movs	r0, #0
  4019d0:	f8df b068 	ldr.w	fp, [pc, #104]	; 401a3c <adc_async_init+0xa0>
  4019d4:	223f      	movs	r2, #63	; 0x3f
  4019d6:	4659      	mov	r1, fp
  4019d8:	f8df a064 	ldr.w	sl, [pc, #100]	; 401a40 <adc_async_init+0xa4>
  4019dc:	47d0      	blx	sl
	ASSERT(channel_amount <= (channel_max + 1));
  4019de:	1c60      	adds	r0, r4, #1
  4019e0:	2240      	movs	r2, #64	; 0x40
  4019e2:	4659      	mov	r1, fp
  4019e4:	4580      	cmp	r8, r0
  4019e6:	bfcc      	ite	gt
  4019e8:	2000      	movgt	r0, #0
  4019ea:	2001      	movle	r0, #1
  4019ec:	47d0      	blx	sl
	for (uint8_t i = 0; i <= channel_max; i++) {
  4019ee:	2300      	movs	r3, #0
  4019f0:	e005      	b.n	4019fe <adc_async_init+0x62>
	ASSERT(descr && hw && channel_map && channel_amount && descr_ch);
  4019f2:	2000      	movs	r0, #0
  4019f4:	e7ec      	b.n	4019d0 <adc_async_init+0x34>
		channel_map[i] = 0xFF;
  4019f6:	22ff      	movs	r2, #255	; 0xff
  4019f8:	54f2      	strb	r2, [r6, r3]
	for (uint8_t i = 0; i <= channel_max; i++) {
  4019fa:	3301      	adds	r3, #1
  4019fc:	b2db      	uxtb	r3, r3
  4019fe:	42a3      	cmp	r3, r4
  401a00:	d9f9      	bls.n	4019f6 <adc_async_init+0x5a>
	descr->channel_map    = channel_map;
  401a02:	623e      	str	r6, [r7, #32]
	descr->channel_max    = channel_max;
  401a04:	f887 4024 	strb.w	r4, [r7, #36]	; 0x24
	descr->channel_amount = channel_amount;
  401a08:	f887 8025 	strb.w	r8, [r7, #37]	; 0x25
	descr->descr_ch       = descr_ch;
  401a0c:	62bd      	str	r5, [r7, #40]	; 0x28
	init_status           = _adc_async_init(device, hw);
  401a0e:	4649      	mov	r1, r9
  401a10:	4638      	mov	r0, r7
  401a12:	4b06      	ldr	r3, [pc, #24]	; (401a2c <adc_async_init+0x90>)
  401a14:	4798      	blx	r3
	if (init_status) {
  401a16:	4603      	mov	r3, r0
  401a18:	b928      	cbnz	r0, 401a26 <adc_async_init+0x8a>
	device->adc_async_ch_cb.convert_done = adc_async_channel_conversion_done;
  401a1a:	4a05      	ldr	r2, [pc, #20]	; (401a30 <adc_async_init+0x94>)
  401a1c:	60ba      	str	r2, [r7, #8]
	device->adc_async_cb.window_cb       = adc_async_window_threshold_reached;
  401a1e:	4a05      	ldr	r2, [pc, #20]	; (401a34 <adc_async_init+0x98>)
  401a20:	603a      	str	r2, [r7, #0]
	device->adc_async_cb.error_cb        = adc_async_error_occured;
  401a22:	4a05      	ldr	r2, [pc, #20]	; (401a38 <adc_async_init+0x9c>)
  401a24:	607a      	str	r2, [r7, #4]
}
  401a26:	4618      	mov	r0, r3
  401a28:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401a2c:	004023a9 	.word	0x004023a9
  401a30:	00401941 	.word	0x00401941
  401a34:	0040192d 	.word	0x0040192d
  401a38:	00401937 	.word	0x00401937
  401a3c:	00407c7c 	.word	0x00407c7c
  401a40:	004020b5 	.word	0x004020b5

00401a44 <adc_async_register_channel_buffer>:
{
  401a44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401a48:	460e      	mov	r6, r1
  401a4a:	461f      	mov	r7, r3
	ASSERT(descr && convert_buffer && convert_buffer_length);
  401a4c:	4605      	mov	r5, r0
  401a4e:	4690      	mov	r8, r2
  401a50:	2800      	cmp	r0, #0
  401a52:	bf18      	it	ne
  401a54:	2a00      	cmpne	r2, #0
  401a56:	d002      	beq.n	401a5e <adc_async_register_channel_buffer+0x1a>
  401a58:	b9c3      	cbnz	r3, 401a8c <adc_async_register_channel_buffer+0x48>
  401a5a:	2000      	movs	r0, #0
  401a5c:	e000      	b.n	401a60 <adc_async_register_channel_buffer+0x1c>
  401a5e:	2000      	movs	r0, #0
  401a60:	f8df 9094 	ldr.w	r9, [pc, #148]	; 401af8 <adc_async_register_channel_buffer+0xb4>
  401a64:	2266      	movs	r2, #102	; 0x66
  401a66:	4649      	mov	r1, r9
  401a68:	4c21      	ldr	r4, [pc, #132]	; (401af0 <adc_async_register_channel_buffer+0xac>)
  401a6a:	47a0      	blx	r4
	ASSERT(descr->channel_max >= channel);
  401a6c:	f895 0024 	ldrb.w	r0, [r5, #36]	; 0x24
  401a70:	2267      	movs	r2, #103	; 0x67
  401a72:	4649      	mov	r1, r9
  401a74:	42b0      	cmp	r0, r6
  401a76:	bf34      	ite	cc
  401a78:	2000      	movcc	r0, #0
  401a7a:	2001      	movcs	r0, #1
  401a7c:	47a0      	blx	r4
	if (descr->channel_map[channel] != 0xFF) {
  401a7e:	6a29      	ldr	r1, [r5, #32]
  401a80:	5d8b      	ldrb	r3, [r1, r6]
  401a82:	2bff      	cmp	r3, #255	; 0xff
  401a84:	d12b      	bne.n	401ade <adc_async_register_channel_buffer+0x9a>
  401a86:	2400      	movs	r4, #0
  401a88:	4623      	mov	r3, r4
  401a8a:	e003      	b.n	401a94 <adc_async_register_channel_buffer+0x50>
	ASSERT(descr && convert_buffer && convert_buffer_length);
  401a8c:	2001      	movs	r0, #1
  401a8e:	e7e7      	b.n	401a60 <adc_async_register_channel_buffer+0x1c>
	for (i = 0; i <= descr->channel_max; i++) {
  401a90:	3301      	adds	r3, #1
  401a92:	b2db      	uxtb	r3, r3
  401a94:	f895 2024 	ldrb.w	r2, [r5, #36]	; 0x24
  401a98:	4293      	cmp	r3, r2
  401a9a:	d805      	bhi.n	401aa8 <adc_async_register_channel_buffer+0x64>
		if (descr->channel_map[i] != 0xFF) {
  401a9c:	5cca      	ldrb	r2, [r1, r3]
  401a9e:	2aff      	cmp	r2, #255	; 0xff
  401aa0:	d0f6      	beq.n	401a90 <adc_async_register_channel_buffer+0x4c>
			index++;
  401aa2:	3401      	adds	r4, #1
  401aa4:	b2e4      	uxtb	r4, r4
  401aa6:	e7f3      	b.n	401a90 <adc_async_register_channel_buffer+0x4c>
	if (index > descr->channel_amount) {
  401aa8:	f895 3025 	ldrb.w	r3, [r5, #37]	; 0x25
  401aac:	429c      	cmp	r4, r3
  401aae:	d819      	bhi.n	401ae4 <adc_async_register_channel_buffer+0xa0>
	if (ERR_NONE != ringbuffer_init(&descr->descr_ch[index].convert, convert_buffer, convert_buffer_length)) {
  401ab0:	6aa8      	ldr	r0, [r5, #40]	; 0x28
  401ab2:	eb04 0344 	add.w	r3, r4, r4, lsl #1
  401ab6:	ea4f 09c3 	mov.w	r9, r3, lsl #3
  401aba:	4448      	add	r0, r9
  401abc:	463a      	mov	r2, r7
  401abe:	4641      	mov	r1, r8
  401ac0:	3004      	adds	r0, #4
  401ac2:	4b0c      	ldr	r3, [pc, #48]	; (401af4 <adc_async_register_channel_buffer+0xb0>)
  401ac4:	4798      	blx	r3
  401ac6:	4602      	mov	r2, r0
  401ac8:	b978      	cbnz	r0, 401aea <adc_async_register_channel_buffer+0xa6>
	descr->channel_map[channel]            = index;
  401aca:	6a2b      	ldr	r3, [r5, #32]
  401acc:	559c      	strb	r4, [r3, r6]
	descr->descr_ch[index].bytes_in_buffer = 0;
  401ace:	6aab      	ldr	r3, [r5, #40]	; 0x28
  401ad0:	4499      	add	r9, r3
  401ad2:	2300      	movs	r3, #0
  401ad4:	f8a9 3014 	strh.w	r3, [r9, #20]
}
  401ad8:	4610      	mov	r0, r2
  401ada:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		return ERR_INVALID_ARG;
  401ade:	f06f 020c 	mvn.w	r2, #12
  401ae2:	e7f9      	b.n	401ad8 <adc_async_register_channel_buffer+0x94>
		return ERR_NO_RESOURCE;
  401ae4:	f06f 021b 	mvn.w	r2, #27
  401ae8:	e7f6      	b.n	401ad8 <adc_async_register_channel_buffer+0x94>
		return ERR_INVALID_ARG;
  401aea:	f06f 020c 	mvn.w	r2, #12
  401aee:	e7f3      	b.n	401ad8 <adc_async_register_channel_buffer+0x94>
  401af0:	004020b5 	.word	0x004020b5
  401af4:	00402115 	.word	0x00402115
  401af8:	00407c7c 	.word	0x00407c7c

00401afc <adc_async_enable_channel>:
{
  401afc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401afe:	460d      	mov	r5, r1
	ASSERT(descr);
  401b00:	4f0b      	ldr	r7, [pc, #44]	; (401b30 <adc_async_enable_channel+0x34>)
  401b02:	4604      	mov	r4, r0
  401b04:	2283      	movs	r2, #131	; 0x83
  401b06:	4639      	mov	r1, r7
  401b08:	3000      	adds	r0, #0
  401b0a:	bf18      	it	ne
  401b0c:	2001      	movne	r0, #1
  401b0e:	4e09      	ldr	r6, [pc, #36]	; (401b34 <adc_async_enable_channel+0x38>)
  401b10:	47b0      	blx	r6
	ASSERT(descr->channel_max >= channel);
  401b12:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
  401b16:	2284      	movs	r2, #132	; 0x84
  401b18:	4639      	mov	r1, r7
  401b1a:	42a8      	cmp	r0, r5
  401b1c:	bf34      	ite	cc
  401b1e:	2000      	movcc	r0, #0
  401b20:	2001      	movcs	r0, #1
  401b22:	47b0      	blx	r6
	_adc_async_enable_channel(&descr->device, channel);
  401b24:	4629      	mov	r1, r5
  401b26:	4620      	mov	r0, r4
  401b28:	4b03      	ldr	r3, [pc, #12]	; (401b38 <adc_async_enable_channel+0x3c>)
  401b2a:	4798      	blx	r3
}
  401b2c:	2000      	movs	r0, #0
  401b2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401b30:	00407c7c 	.word	0x00407c7c
  401b34:	004020b5 	.word	0x004020b5
  401b38:	0040245d 	.word	0x0040245d

00401b3c <atomic_enter_critical>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  401b3c:	f3ef 8310 	mrs	r3, PRIMASK
/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
	*atomic = __get_PRIMASK();
  401b40:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  401b42:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
  401b44:	f3bf 8f5f 	dmb	sy
  401b48:	4770      	bx	lr

00401b4a <atomic_leave_critical>:
  401b4a:	f3bf 8f5f 	dmb	sy
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
	__DMB();
	__set_PRIMASK(*atomic);
  401b4e:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
  401b50:	f383 8810 	msr	PRIMASK, r3
  401b54:	4770      	bx	lr
	...

00401b58 <delay_init>:

/**
 * \brief Initialize Delay driver
 */
void delay_init(void *const hw)
{
  401b58:	b508      	push	{r3, lr}
	_delay_init(hardware = hw);
  401b5a:	4b02      	ldr	r3, [pc, #8]	; (401b64 <delay_init+0xc>)
  401b5c:	6018      	str	r0, [r3, #0]
  401b5e:	4b02      	ldr	r3, [pc, #8]	; (401b68 <delay_init+0x10>)
  401b60:	4798      	blx	r3
  401b62:	bd08      	pop	{r3, pc}
  401b64:	2040031c 	.word	0x2040031c
  401b68:	00402c31 	.word	0x00402c31

00401b6c <delay_ms>:

/**
 * \brief Perform delay in ms
 */
void delay_ms(const uint16_t ms)
{
  401b6c:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_ms(ms));
  401b6e:	4b04      	ldr	r3, [pc, #16]	; (401b80 <delay_ms+0x14>)
  401b70:	681c      	ldr	r4, [r3, #0]
  401b72:	4b04      	ldr	r3, [pc, #16]	; (401b84 <delay_ms+0x18>)
  401b74:	4798      	blx	r3
  401b76:	4601      	mov	r1, r0
  401b78:	4620      	mov	r0, r4
  401b7a:	4b03      	ldr	r3, [pc, #12]	; (401b88 <delay_ms+0x1c>)
  401b7c:	4798      	blx	r3
  401b7e:	bd10      	pop	{r4, pc}
  401b80:	2040031c 	.word	0x2040031c
  401b84:	0040246d 	.word	0x0040246d
  401b88:	00402c3d 	.word	0x00402c3d

00401b8c <process_ext_irq>:
 * \brief Interrupt processing routine
 *
 * \param[in] pin The pin which triggered the interrupt
 */
static void process_ext_irq(const uint32_t pin)
{
  401b8c:	b538      	push	{r3, r4, r5, lr}
	uint8_t lower = 0, middle, upper = EXT_IRQ_AMOUNT;
  401b8e:	2504      	movs	r5, #4
  401b90:	2400      	movs	r4, #0

	while (upper >= lower) {
  401b92:	e007      	b.n	401ba4 <process_ext_irq+0x18>
		if (middle >= EXT_IRQ_AMOUNT) {
			return;
		}

		if (ext_irqs[middle].pin == pin) {
			if (ext_irqs[middle].cb) {
  401b94:	4a0d      	ldr	r2, [pc, #52]	; (401bcc <process_ext_irq+0x40>)
  401b96:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
  401b9a:	b1b3      	cbz	r3, 401bca <process_ext_irq+0x3e>
				ext_irqs[middle].cb();
  401b9c:	4798      	blx	r3
  401b9e:	bd38      	pop	{r3, r4, r5, pc}
		}

		if (ext_irqs[middle].pin < pin) {
			lower = middle + 1;
		} else {
			upper = middle - 1;
  401ba0:	3a01      	subs	r2, #1
  401ba2:	b2d5      	uxtb	r5, r2
	while (upper >= lower) {
  401ba4:	42ac      	cmp	r4, r5
  401ba6:	d810      	bhi.n	401bca <process_ext_irq+0x3e>
		middle = (upper + lower) >> 1;
  401ba8:	192b      	adds	r3, r5, r4
  401baa:	105b      	asrs	r3, r3, #1
  401bac:	b2da      	uxtb	r2, r3
		if (middle >= EXT_IRQ_AMOUNT) {
  401bae:	2a03      	cmp	r2, #3
  401bb0:	d80b      	bhi.n	401bca <process_ext_irq+0x3e>
  401bb2:	4613      	mov	r3, r2
		if (ext_irqs[middle].pin == pin) {
  401bb4:	4905      	ldr	r1, [pc, #20]	; (401bcc <process_ext_irq+0x40>)
  401bb6:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
  401bba:	6849      	ldr	r1, [r1, #4]
  401bbc:	4281      	cmp	r1, r0
  401bbe:	d0e9      	beq.n	401b94 <process_ext_irq+0x8>
		if (ext_irqs[middle].pin < pin) {
  401bc0:	4281      	cmp	r1, r0
  401bc2:	d2ed      	bcs.n	401ba0 <process_ext_irq+0x14>
			lower = middle + 1;
  401bc4:	3201      	adds	r2, #1
  401bc6:	b2d4      	uxtb	r4, r2
  401bc8:	e7ec      	b.n	401ba4 <process_ext_irq+0x18>
  401bca:	bd38      	pop	{r3, r4, r5, pc}
  401bcc:	20400320 	.word	0x20400320

00401bd0 <ext_irq_init>:
{
  401bd0:	b508      	push	{r3, lr}
	for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
  401bd2:	2300      	movs	r3, #0
  401bd4:	e00a      	b.n	401bec <ext_irq_init+0x1c>
		ext_irqs[i].pin = 0xFFFFFFFF;
  401bd6:	4a08      	ldr	r2, [pc, #32]	; (401bf8 <ext_irq_init+0x28>)
  401bd8:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
  401bdc:	f04f 30ff 	mov.w	r0, #4294967295
  401be0:	6048      	str	r0, [r1, #4]
		ext_irqs[i].cb  = NULL;
  401be2:	2100      	movs	r1, #0
  401be4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
	for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
  401be8:	3301      	adds	r3, #1
  401bea:	b29b      	uxth	r3, r3
  401bec:	2b03      	cmp	r3, #3
  401bee:	d9f2      	bls.n	401bd6 <ext_irq_init+0x6>
	return _ext_irq_init(process_ext_irq);
  401bf0:	4802      	ldr	r0, [pc, #8]	; (401bfc <ext_irq_init+0x2c>)
  401bf2:	4b03      	ldr	r3, [pc, #12]	; (401c00 <ext_irq_init+0x30>)
  401bf4:	4798      	blx	r3
}
  401bf6:	bd08      	pop	{r3, pc}
  401bf8:	20400320 	.word	0x20400320
  401bfc:	00401b8d 	.word	0x00401b8d
  401c00:	004027dd 	.word	0x004027dd

00401c04 <ext_irq_register>:
{
  401c04:	b5f0      	push	{r4, r5, r6, r7, lr}
  401c06:	b083      	sub	sp, #12
  401c08:	4605      	mov	r5, r0
	uint8_t i = 0, j = 0;
  401c0a:	2300      	movs	r3, #0
	for (; i < EXT_IRQ_AMOUNT; i++) {
  401c0c:	2b03      	cmp	r3, #3
  401c0e:	d80e      	bhi.n	401c2e <ext_irq_register+0x2a>
		if (ext_irqs[i].pin == pin) {
  401c10:	4618      	mov	r0, r3
  401c12:	4a2e      	ldr	r2, [pc, #184]	; (401ccc <ext_irq_register+0xc8>)
  401c14:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
  401c18:	6852      	ldr	r2, [r2, #4]
  401c1a:	42aa      	cmp	r2, r5
  401c1c:	d002      	beq.n	401c24 <ext_irq_register+0x20>
	for (; i < EXT_IRQ_AMOUNT; i++) {
  401c1e:	3301      	adds	r3, #1
  401c20:	b2db      	uxtb	r3, r3
  401c22:	e7f3      	b.n	401c0c <ext_irq_register+0x8>
			ext_irqs[i].cb = cb;
  401c24:	4b29      	ldr	r3, [pc, #164]	; (401ccc <ext_irq_register+0xc8>)
  401c26:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
			found          = true;
  401c2a:	2701      	movs	r7, #1
			break;
  401c2c:	e000      	b.n	401c30 <ext_irq_register+0x2c>
	bool    found = false;
  401c2e:	2700      	movs	r7, #0
	if (NULL == cb) {
  401c30:	b159      	cbz	r1, 401c4a <ext_irq_register+0x46>
	if (!found) {
  401c32:	2f00      	cmp	r7, #0
  401c34:	d13d      	bne.n	401cb2 <ext_irq_register+0xae>
  401c36:	2600      	movs	r6, #0
		for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
  401c38:	2e03      	cmp	r6, #3
  401c3a:	d813      	bhi.n	401c64 <ext_irq_register+0x60>
			if (NULL == ext_irqs[i].cb) {
  401c3c:	4b23      	ldr	r3, [pc, #140]	; (401ccc <ext_irq_register+0xc8>)
  401c3e:	f853 3036 	ldr.w	r3, [r3, r6, lsl #3]
  401c42:	b143      	cbz	r3, 401c56 <ext_irq_register+0x52>
		for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
  401c44:	3601      	adds	r6, #1
  401c46:	b2f6      	uxtb	r6, r6
  401c48:	e7f6      	b.n	401c38 <ext_irq_register+0x34>
		if (!found) {
  401c4a:	2f00      	cmp	r7, #0
  401c4c:	d038      	beq.n	401cc0 <ext_irq_register+0xbc>
		return _ext_irq_enable(pin, false);
  401c4e:	4628      	mov	r0, r5
  401c50:	4b1f      	ldr	r3, [pc, #124]	; (401cd0 <ext_irq_register+0xcc>)
  401c52:	4798      	blx	r3
  401c54:	e032      	b.n	401cbc <ext_irq_register+0xb8>
				ext_irqs[i].cb  = cb;
  401c56:	4b1d      	ldr	r3, [pc, #116]	; (401ccc <ext_irq_register+0xc8>)
  401c58:	f843 1036 	str.w	r1, [r3, r6, lsl #3]
				ext_irqs[i].pin = pin;
  401c5c:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  401c60:	605d      	str	r5, [r3, #4]
				found           = true;
  401c62:	2701      	movs	r7, #1
  401c64:	2300      	movs	r3, #0
  401c66:	e001      	b.n	401c6c <ext_irq_register+0x68>
		for (; (j < EXT_IRQ_AMOUNT) && (i < EXT_IRQ_AMOUNT); j++) {
  401c68:	3301      	adds	r3, #1
  401c6a:	b2db      	uxtb	r3, r3
  401c6c:	2b03      	cmp	r3, #3
  401c6e:	bf98      	it	ls
  401c70:	2e03      	cmpls	r6, #3
  401c72:	d81e      	bhi.n	401cb2 <ext_irq_register+0xae>
			if ((ext_irqs[i].pin < ext_irqs[j].pin) && (ext_irqs[j].pin != 0xFFFFFFFF)) {
  401c74:	46b6      	mov	lr, r6
  401c76:	4a15      	ldr	r2, [pc, #84]	; (401ccc <ext_irq_register+0xc8>)
  401c78:	eb02 01c6 	add.w	r1, r2, r6, lsl #3
  401c7c:	6848      	ldr	r0, [r1, #4]
  401c7e:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
  401c82:	6852      	ldr	r2, [r2, #4]
  401c84:	4290      	cmp	r0, r2
  401c86:	d2ef      	bcs.n	401c68 <ext_irq_register+0x64>
  401c88:	f1b2 3fff 	cmp.w	r2, #4294967295
  401c8c:	d0ec      	beq.n	401c68 <ext_irq_register+0x64>
				struct ext_irq tmp = ext_irqs[j];
  401c8e:	4c0f      	ldr	r4, [pc, #60]	; (401ccc <ext_irq_register+0xc8>)
  401c90:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
  401c94:	e892 0003 	ldmia.w	r2, {r0, r1}
  401c98:	e88d 0003 	stmia.w	sp, {r0, r1}
				ext_irqs[j] = ext_irqs[i];
  401c9c:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
  401ca0:	e894 0003 	ldmia.w	r4, {r0, r1}
  401ca4:	e882 0003 	stmia.w	r2, {r0, r1}
				ext_irqs[i] = tmp;
  401ca8:	e89d 0003 	ldmia.w	sp, {r0, r1}
  401cac:	e884 0003 	stmia.w	r4, {r0, r1}
  401cb0:	e7da      	b.n	401c68 <ext_irq_register+0x64>
	if (!found) {
  401cb2:	b147      	cbz	r7, 401cc6 <ext_irq_register+0xc2>
	return _ext_irq_enable(pin, true);
  401cb4:	2101      	movs	r1, #1
  401cb6:	4628      	mov	r0, r5
  401cb8:	4b05      	ldr	r3, [pc, #20]	; (401cd0 <ext_irq_register+0xcc>)
  401cba:	4798      	blx	r3
}
  401cbc:	b003      	add	sp, #12
  401cbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return ERR_INVALID_ARG;
  401cc0:	f06f 000c 	mvn.w	r0, #12
  401cc4:	e7fa      	b.n	401cbc <ext_irq_register+0xb8>
		return ERR_INVALID_ARG;
  401cc6:	f06f 000c 	mvn.w	r0, #12
  401cca:	e7f7      	b.n	401cbc <ext_irq_register+0xb8>
  401ccc:	20400320 	.word	0x20400320
  401cd0:	0040280d 	.word	0x0040280d

00401cd4 <io_write>:

/**
 * \brief I/O write interface
 */
int32_t io_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
  401cd4:	b570      	push	{r4, r5, r6, lr}
  401cd6:	4616      	mov	r6, r2
	ASSERT(io_descr && buf);
  401cd8:	4604      	mov	r4, r0
  401cda:	460d      	mov	r5, r1
  401cdc:	2800      	cmp	r0, #0
  401cde:	bf18      	it	ne
  401ce0:	2900      	cmpne	r1, #0
  401ce2:	bf14      	ite	ne
  401ce4:	2001      	movne	r0, #1
  401ce6:	2000      	moveq	r0, #0
  401ce8:	2234      	movs	r2, #52	; 0x34
  401cea:	4904      	ldr	r1, [pc, #16]	; (401cfc <io_write+0x28>)
  401cec:	4b04      	ldr	r3, [pc, #16]	; (401d00 <io_write+0x2c>)
  401cee:	4798      	blx	r3
	return io_descr->write(io_descr, buf, length);
  401cf0:	6823      	ldr	r3, [r4, #0]
  401cf2:	4632      	mov	r2, r6
  401cf4:	4629      	mov	r1, r5
  401cf6:	4620      	mov	r0, r4
  401cf8:	4798      	blx	r3
}
  401cfa:	bd70      	pop	{r4, r5, r6, pc}
  401cfc:	00407c98 	.word	0x00407c98
  401d00:	004020b5 	.word	0x004020b5

00401d04 <io_read>:

/**
 * \brief I/O read interface
 */
int32_t io_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
  401d04:	b570      	push	{r4, r5, r6, lr}
  401d06:	4616      	mov	r6, r2
	ASSERT(io_descr && buf);
  401d08:	4604      	mov	r4, r0
  401d0a:	460d      	mov	r5, r1
  401d0c:	2800      	cmp	r0, #0
  401d0e:	bf18      	it	ne
  401d10:	2900      	cmpne	r1, #0
  401d12:	bf14      	ite	ne
  401d14:	2001      	movne	r0, #1
  401d16:	2000      	moveq	r0, #0
  401d18:	223d      	movs	r2, #61	; 0x3d
  401d1a:	4904      	ldr	r1, [pc, #16]	; (401d2c <io_read+0x28>)
  401d1c:	4b04      	ldr	r3, [pc, #16]	; (401d30 <io_read+0x2c>)
  401d1e:	4798      	blx	r3
	return io_descr->read(io_descr, buf, length);
  401d20:	6863      	ldr	r3, [r4, #4]
  401d22:	4632      	mov	r2, r6
  401d24:	4629      	mov	r1, r5
  401d26:	4620      	mov	r0, r4
  401d28:	4798      	blx	r3
}
  401d2a:	bd70      	pop	{r4, r5, r6, pc}
  401d2c:	00407c98 	.word	0x00407c98
  401d30:	004020b5 	.word	0x004020b5

00401d34 <pwm_period_expired>:

/**
 * \internal Process interrupts caused by period experied
 */
static void pwm_period_expired(struct _pwm_device *device)
{
  401d34:	b508      	push	{r3, lr}
	struct pwm_descriptor *const descr = CONTAINER_OF(device, struct pwm_descriptor, device);

	if (descr->pwm_cb.period) {
  401d36:	6943      	ldr	r3, [r0, #20]
  401d38:	b103      	cbz	r3, 401d3c <pwm_period_expired+0x8>
		descr->pwm_cb.period(descr);
  401d3a:	4798      	blx	r3
  401d3c:	bd08      	pop	{r3, pc}

00401d3e <pwm_detect_fault>:

/**
 * \internal Process interrupts caused by pwm fault
 */
static void pwm_detect_fault(struct _pwm_device *device)
{
  401d3e:	b508      	push	{r3, lr}
	struct pwm_descriptor *const descr = CONTAINER_OF(device, struct pwm_descriptor, device);

	if (descr->pwm_cb.error) {
  401d40:	6983      	ldr	r3, [r0, #24]
  401d42:	b103      	cbz	r3, 401d46 <pwm_detect_fault+0x8>
		descr->pwm_cb.error(descr);
  401d44:	4798      	blx	r3
  401d46:	bd08      	pop	{r3, pc}

00401d48 <pwm_init>:
{
  401d48:	b538      	push	{r3, r4, r5, lr}
	ASSERT(descr && hw);
  401d4a:	4604      	mov	r4, r0
  401d4c:	460d      	mov	r5, r1
  401d4e:	2800      	cmp	r0, #0
  401d50:	bf18      	it	ne
  401d52:	2900      	cmpne	r1, #0
  401d54:	bf14      	ite	ne
  401d56:	2001      	movne	r0, #1
  401d58:	2000      	moveq	r0, #0
  401d5a:	2233      	movs	r2, #51	; 0x33
  401d5c:	4906      	ldr	r1, [pc, #24]	; (401d78 <pwm_init+0x30>)
  401d5e:	4b07      	ldr	r3, [pc, #28]	; (401d7c <pwm_init+0x34>)
  401d60:	4798      	blx	r3
	_pwm_init(&descr->device, hw);
  401d62:	4629      	mov	r1, r5
  401d64:	4620      	mov	r0, r4
  401d66:	4b06      	ldr	r3, [pc, #24]	; (401d80 <pwm_init+0x38>)
  401d68:	4798      	blx	r3
	descr->device.callback.pwm_period_cb = pwm_period_expired;
  401d6a:	4b06      	ldr	r3, [pc, #24]	; (401d84 <pwm_init+0x3c>)
  401d6c:	6023      	str	r3, [r4, #0]
	descr->device.callback.pwm_error_cb  = pwm_detect_fault;
  401d6e:	4b06      	ldr	r3, [pc, #24]	; (401d88 <pwm_init+0x40>)
  401d70:	6063      	str	r3, [r4, #4]
}
  401d72:	2000      	movs	r0, #0
  401d74:	bd38      	pop	{r3, r4, r5, pc}
  401d76:	bf00      	nop
  401d78:	00407cac 	.word	0x00407cac
  401d7c:	004020b5 	.word	0x004020b5
  401d80:	004029ad 	.word	0x004029ad
  401d84:	00401d35 	.word	0x00401d35
  401d88:	00401d3f 	.word	0x00401d3f

00401d8c <pwm_enable>:
{
  401d8c:	b510      	push	{r4, lr}
	ASSERT(descr);
  401d8e:	4604      	mov	r4, r0
  401d90:	224a      	movs	r2, #74	; 0x4a
  401d92:	4909      	ldr	r1, [pc, #36]	; (401db8 <pwm_enable+0x2c>)
  401d94:	3000      	adds	r0, #0
  401d96:	bf18      	it	ne
  401d98:	2001      	movne	r0, #1
  401d9a:	4b08      	ldr	r3, [pc, #32]	; (401dbc <pwm_enable+0x30>)
  401d9c:	4798      	blx	r3
	if (_pwm_is_enabled(&descr->device)) {
  401d9e:	4620      	mov	r0, r4
  401da0:	4b07      	ldr	r3, [pc, #28]	; (401dc0 <pwm_enable+0x34>)
  401da2:	4798      	blx	r3
  401da4:	b920      	cbnz	r0, 401db0 <pwm_enable+0x24>
	_pwm_enable(&descr->device);
  401da6:	4620      	mov	r0, r4
  401da8:	4b06      	ldr	r3, [pc, #24]	; (401dc4 <pwm_enable+0x38>)
  401daa:	4798      	blx	r3
	return ERR_NONE;
  401dac:	2000      	movs	r0, #0
  401dae:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
  401db0:	f06f 0010 	mvn.w	r0, #16
}
  401db4:	bd10      	pop	{r4, pc}
  401db6:	bf00      	nop
  401db8:	00407cac 	.word	0x00407cac
  401dbc:	004020b5 	.word	0x004020b5
  401dc0:	00402b89 	.word	0x00402b89
  401dc4:	00402ae5 	.word	0x00402ae5

00401dc8 <pwm_register_callback>:
{
  401dc8:	b570      	push	{r4, r5, r6, lr}
	switch (type) {
  401dca:	460d      	mov	r5, r1
  401dcc:	b121      	cbz	r1, 401dd8 <pwm_register_callback+0x10>
  401dce:	2901      	cmp	r1, #1
  401dd0:	d015      	beq.n	401dfe <pwm_register_callback+0x36>
		return ERR_INVALID_ARG;
  401dd2:	f06f 000c 	mvn.w	r0, #12
}
  401dd6:	bd70      	pop	{r4, r5, r6, pc}
		descr->pwm_cb.period = cb;
  401dd8:	6142      	str	r2, [r0, #20]
  401dda:	4616      	mov	r6, r2
  401ddc:	4604      	mov	r4, r0
	ASSERT(descr);
  401dde:	2272      	movs	r2, #114	; 0x72
  401de0:	4908      	ldr	r1, [pc, #32]	; (401e04 <pwm_register_callback+0x3c>)
  401de2:	3000      	adds	r0, #0
  401de4:	bf18      	it	ne
  401de6:	2001      	movne	r0, #1
  401de8:	4b07      	ldr	r3, [pc, #28]	; (401e08 <pwm_register_callback+0x40>)
  401dea:	4798      	blx	r3
	_pwm_set_irq_state(&descr->device, (enum _pwm_callback_type)type, NULL != cb);
  401dec:	1c32      	adds	r2, r6, #0
  401dee:	bf18      	it	ne
  401df0:	2201      	movne	r2, #1
  401df2:	4629      	mov	r1, r5
  401df4:	4620      	mov	r0, r4
  401df6:	4b05      	ldr	r3, [pc, #20]	; (401e0c <pwm_register_callback+0x44>)
  401df8:	4798      	blx	r3
	return ERR_NONE;
  401dfa:	2000      	movs	r0, #0
  401dfc:	bd70      	pop	{r4, r5, r6, pc}
		descr->pwm_cb.error = cb;
  401dfe:	6182      	str	r2, [r0, #24]
		break;
  401e00:	e7eb      	b.n	401dda <pwm_register_callback+0x12>
  401e02:	bf00      	nop
  401e04:	00407cac 	.word	0x00407cac
  401e08:	004020b5 	.word	0x004020b5
  401e0c:	00402bb9 	.word	0x00402bb9

00401e10 <pwm_set_parameters>:
{
  401e10:	b570      	push	{r4, r5, r6, lr}
  401e12:	460d      	mov	r5, r1
  401e14:	4616      	mov	r6, r2
	ASSERT(descr);
  401e16:	4604      	mov	r4, r0
  401e18:	227c      	movs	r2, #124	; 0x7c
  401e1a:	4906      	ldr	r1, [pc, #24]	; (401e34 <pwm_set_parameters+0x24>)
  401e1c:	3000      	adds	r0, #0
  401e1e:	bf18      	it	ne
  401e20:	2001      	movne	r0, #1
  401e22:	4b05      	ldr	r3, [pc, #20]	; (401e38 <pwm_set_parameters+0x28>)
  401e24:	4798      	blx	r3
	_pwm_set_param(&descr->device, period, duty_cycle);
  401e26:	4632      	mov	r2, r6
  401e28:	4629      	mov	r1, r5
  401e2a:	4620      	mov	r0, r4
  401e2c:	4b03      	ldr	r3, [pc, #12]	; (401e3c <pwm_set_parameters+0x2c>)
  401e2e:	4798      	blx	r3
}
  401e30:	2000      	movs	r0, #0
  401e32:	bd70      	pop	{r4, r5, r6, pc}
  401e34:	00407cac 	.word	0x00407cac
  401e38:	004020b5 	.word	0x004020b5
  401e3c:	00402b29 	.word	0x00402b29

00401e40 <timer_add_timer_task>:
 * \param[in] head The pointer to the head of timer task list
 * \param[in] task The pointer to task to add
 * \param[in] time Current timer time
 */
static void timer_add_timer_task(struct list_descriptor *list, struct timer_task *const new_task, const uint32_t time)
{
  401e40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 * \return A pointer to the head of the given list or NULL if the list is
 * empty
 */
static inline void *list_get_head(const struct list_descriptor *const list)
{
	return (void *)list->head;
  401e42:	6807      	ldr	r7, [r0, #0]
	struct timer_task *it, *prev = NULL, *head = (struct timer_task *)list_get_head(list);

	if (!head) {
  401e44:	b117      	cbz	r7, 401e4c <timer_add_timer_task+0xc>
  401e46:	463c      	mov	r4, r7
  401e48:	2600      	movs	r6, #0
  401e4a:	e00b      	b.n	401e64 <timer_add_timer_task+0x24>
		list_insert_as_head(list, new_task);
  401e4c:	4b0e      	ldr	r3, [pc, #56]	; (401e88 <timer_add_timer_task+0x48>)
  401e4e:	4798      	blx	r3
		return;
  401e50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t time_left;

		if (it->time_label <= time) {
			time_left = it->interval - (time - it->time_label);
		} else {
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
  401e52:	68a5      	ldr	r5, [r4, #8]
  401e54:	442b      	add	r3, r5
  401e56:	1a9b      	subs	r3, r3, r2
  401e58:	3301      	adds	r3, #1
		}
		if (time_left >= new_task->interval)
  401e5a:	688d      	ldr	r5, [r1, #8]
  401e5c:	42ab      	cmp	r3, r5
  401e5e:	d209      	bcs.n	401e74 <timer_add_timer_task+0x34>
			break;
		prev = it;
  401e60:	4626      	mov	r6, r4
	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
  401e62:	6824      	ldr	r4, [r4, #0]
  401e64:	b134      	cbz	r4, 401e74 <timer_add_timer_task+0x34>
		if (it->time_label <= time) {
  401e66:	6863      	ldr	r3, [r4, #4]
  401e68:	4293      	cmp	r3, r2
  401e6a:	d8f2      	bhi.n	401e52 <timer_add_timer_task+0x12>
			time_left = it->interval - (time - it->time_label);
  401e6c:	68a5      	ldr	r5, [r4, #8]
  401e6e:	1a9b      	subs	r3, r3, r2
  401e70:	442b      	add	r3, r5
  401e72:	e7f2      	b.n	401e5a <timer_add_timer_task+0x1a>
	}

	if (it == head) {
  401e74:	42bc      	cmp	r4, r7
  401e76:	d003      	beq.n	401e80 <timer_add_timer_task+0x40>
		list_insert_as_head(list, new_task);
	} else {
		list_insert_after(prev, new_task);
  401e78:	4630      	mov	r0, r6
  401e7a:	4b04      	ldr	r3, [pc, #16]	; (401e8c <timer_add_timer_task+0x4c>)
  401e7c:	4798      	blx	r3
  401e7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		list_insert_as_head(list, new_task);
  401e80:	4b01      	ldr	r3, [pc, #4]	; (401e88 <timer_add_timer_task+0x48>)
  401e82:	4798      	blx	r3
  401e84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401e86:	bf00      	nop
  401e88:	004020d1 	.word	0x004020d1
  401e8c:	004020fd 	.word	0x004020fd

00401e90 <timer_process_counted>:

/**
 * \internal Process interrupts
 */
static void timer_process_counted(struct _timer_device *device)
{
  401e90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401e92:	6944      	ldr	r4, [r0, #20]
	struct timer_descriptor *timer = CONTAINER_OF(device, struct timer_descriptor, device);
	struct timer_task *      it    = (struct timer_task *)list_get_head(&timer->tasks);
	uint32_t                 time  = ++timer->time;
  401e94:	6906      	ldr	r6, [r0, #16]
  401e96:	3601      	adds	r6, #1
  401e98:	6106      	str	r6, [r0, #16]

	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
  401e9a:	7e03      	ldrb	r3, [r0, #24]
  401e9c:	f013 0f01 	tst.w	r3, #1
  401ea0:	d105      	bne.n	401eae <timer_process_counted+0x1e>
  401ea2:	7e03      	ldrb	r3, [r0, #24]
  401ea4:	f013 0f02 	tst.w	r3, #2
  401ea8:	d101      	bne.n	401eae <timer_process_counted+0x1e>
  401eaa:	4605      	mov	r5, r0
  401eac:	e009      	b.n	401ec2 <timer_process_counted+0x32>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
  401eae:	7e03      	ldrb	r3, [r0, #24]
  401eb0:	f043 0302 	orr.w	r3, r3, #2
  401eb4:	7603      	strb	r3, [r0, #24]
		return;
  401eb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401eb8:	696f      	ldr	r7, [r5, #20]
			tmp->time_label = time;
			timer_add_timer_task(&timer->tasks, tmp, time);
		}
		it = (struct timer_task *)list_get_head(&timer->tasks);

		tmp->cb(tmp);
  401eba:	68e3      	ldr	r3, [r4, #12]
  401ebc:	4620      	mov	r0, r4
  401ebe:	4798      	blx	r3
		it = (struct timer_task *)list_get_head(&timer->tasks);
  401ec0:	463c      	mov	r4, r7
	while (it && ((time - it->time_label) >= it->interval)) {
  401ec2:	b19c      	cbz	r4, 401eec <timer_process_counted+0x5c>
  401ec4:	6863      	ldr	r3, [r4, #4]
  401ec6:	1af3      	subs	r3, r6, r3
  401ec8:	68a2      	ldr	r2, [r4, #8]
  401eca:	4293      	cmp	r3, r2
  401ecc:	d30e      	bcc.n	401eec <timer_process_counted+0x5c>
		list_remove_head(&timer->tasks);
  401ece:	f105 0714 	add.w	r7, r5, #20
  401ed2:	4638      	mov	r0, r7
  401ed4:	4b06      	ldr	r3, [pc, #24]	; (401ef0 <timer_process_counted+0x60>)
  401ed6:	4798      	blx	r3
		if (TIMER_TASK_REPEAT == tmp->mode) {
  401ed8:	7c23      	ldrb	r3, [r4, #16]
  401eda:	2b01      	cmp	r3, #1
  401edc:	d1ec      	bne.n	401eb8 <timer_process_counted+0x28>
			tmp->time_label = time;
  401ede:	6066      	str	r6, [r4, #4]
			timer_add_timer_task(&timer->tasks, tmp, time);
  401ee0:	4632      	mov	r2, r6
  401ee2:	4621      	mov	r1, r4
  401ee4:	4638      	mov	r0, r7
  401ee6:	4b03      	ldr	r3, [pc, #12]	; (401ef4 <timer_process_counted+0x64>)
  401ee8:	4798      	blx	r3
  401eea:	e7e5      	b.n	401eb8 <timer_process_counted+0x28>
  401eec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401eee:	bf00      	nop
  401ef0:	00402105 	.word	0x00402105
  401ef4:	00401e41 	.word	0x00401e41

00401ef8 <timer_init>:
{
  401ef8:	b538      	push	{r3, r4, r5, lr}
	ASSERT(descr && hw);
  401efa:	4604      	mov	r4, r0
  401efc:	460d      	mov	r5, r1
  401efe:	2800      	cmp	r0, #0
  401f00:	bf18      	it	ne
  401f02:	2900      	cmpne	r1, #0
  401f04:	bf14      	ite	ne
  401f06:	2001      	movne	r0, #1
  401f08:	2000      	moveq	r0, #0
  401f0a:	223b      	movs	r2, #59	; 0x3b
  401f0c:	4905      	ldr	r1, [pc, #20]	; (401f24 <timer_init+0x2c>)
  401f0e:	4b06      	ldr	r3, [pc, #24]	; (401f28 <timer_init+0x30>)
  401f10:	4798      	blx	r3
	_timer_init(&descr->device, hw);
  401f12:	4629      	mov	r1, r5
  401f14:	4620      	mov	r0, r4
  401f16:	4b05      	ldr	r3, [pc, #20]	; (401f2c <timer_init+0x34>)
  401f18:	4798      	blx	r3
	descr->time                           = 0;
  401f1a:	2000      	movs	r0, #0
  401f1c:	6120      	str	r0, [r4, #16]
	descr->device.timer_cb.period_expired = timer_process_counted;
  401f1e:	4b04      	ldr	r3, [pc, #16]	; (401f30 <timer_init+0x38>)
  401f20:	6023      	str	r3, [r4, #0]
}
  401f22:	bd38      	pop	{r3, r4, r5, pc}
  401f24:	00407cc4 	.word	0x00407cc4
  401f28:	004020b5 	.word	0x004020b5
  401f2c:	00402cf5 	.word	0x00402cf5
  401f30:	00401e91 	.word	0x00401e91

00401f34 <timer_start>:
{
  401f34:	b510      	push	{r4, lr}
	ASSERT(descr);
  401f36:	4604      	mov	r4, r0
  401f38:	2253      	movs	r2, #83	; 0x53
  401f3a:	4909      	ldr	r1, [pc, #36]	; (401f60 <timer_start+0x2c>)
  401f3c:	3000      	adds	r0, #0
  401f3e:	bf18      	it	ne
  401f40:	2001      	movne	r0, #1
  401f42:	4b08      	ldr	r3, [pc, #32]	; (401f64 <timer_start+0x30>)
  401f44:	4798      	blx	r3
	if (_timer_is_started(&descr->device)) {
  401f46:	4620      	mov	r0, r4
  401f48:	4b07      	ldr	r3, [pc, #28]	; (401f68 <timer_start+0x34>)
  401f4a:	4798      	blx	r3
  401f4c:	b920      	cbnz	r0, 401f58 <timer_start+0x24>
	_timer_start(&descr->device);
  401f4e:	4620      	mov	r0, r4
  401f50:	4b06      	ldr	r3, [pc, #24]	; (401f6c <timer_start+0x38>)
  401f52:	4798      	blx	r3
	return ERR_NONE;
  401f54:	2000      	movs	r0, #0
  401f56:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
  401f58:	f06f 0010 	mvn.w	r0, #16
}
  401f5c:	bd10      	pop	{r4, pc}
  401f5e:	bf00      	nop
  401f60:	00407cc4 	.word	0x00407cc4
  401f64:	004020b5 	.word	0x004020b5
  401f68:	00402ddd 	.word	0x00402ddd
  401f6c:	00402dd1 	.word	0x00402dd1

00401f70 <usart_sync_write>:
 * \param[in] length The number of bytes to write
 *
 * \return The number of bytes written.
 */
static int32_t usart_sync_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
  401f70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401f72:	4616      	mov	r6, r2
	uint32_t                      offset = 0;
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
  401f74:	4605      	mov	r5, r0
  401f76:	460f      	mov	r7, r1
  401f78:	2800      	cmp	r0, #0
  401f7a:	bf18      	it	ne
  401f7c:	2900      	cmpne	r1, #0
  401f7e:	d002      	beq.n	401f86 <usart_sync_write+0x16>
  401f80:	bb0a      	cbnz	r2, 401fc6 <usart_sync_write+0x56>
  401f82:	2000      	movs	r0, #0
  401f84:	e000      	b.n	401f88 <usart_sync_write+0x18>
  401f86:	2000      	movs	r0, #0
  401f88:	22f1      	movs	r2, #241	; 0xf1
  401f8a:	4910      	ldr	r1, [pc, #64]	; (401fcc <usart_sync_write+0x5c>)
  401f8c:	4b10      	ldr	r3, [pc, #64]	; (401fd0 <usart_sync_write+0x60>)
  401f8e:	4798      	blx	r3
	while (!_usart_sync_is_ready_to_send(&descr->device))
  401f90:	f105 0408 	add.w	r4, r5, #8
  401f94:	4620      	mov	r0, r4
  401f96:	4b0f      	ldr	r3, [pc, #60]	; (401fd4 <usart_sync_write+0x64>)
  401f98:	4798      	blx	r3
  401f9a:	2800      	cmp	r0, #0
  401f9c:	d0f8      	beq.n	401f90 <usart_sync_write+0x20>
  401f9e:	2500      	movs	r5, #0
		;
	do {
		_usart_sync_write_byte(&descr->device, buf[offset]);
  401fa0:	5d79      	ldrb	r1, [r7, r5]
  401fa2:	4620      	mov	r0, r4
  401fa4:	4b0c      	ldr	r3, [pc, #48]	; (401fd8 <usart_sync_write+0x68>)
  401fa6:	4798      	blx	r3
		while (!_usart_sync_is_ready_to_send(&descr->device))
  401fa8:	4620      	mov	r0, r4
  401faa:	4b0a      	ldr	r3, [pc, #40]	; (401fd4 <usart_sync_write+0x64>)
  401fac:	4798      	blx	r3
  401fae:	2800      	cmp	r0, #0
  401fb0:	d0fa      	beq.n	401fa8 <usart_sync_write+0x38>
			;
	} while (++offset < length);
  401fb2:	3501      	adds	r5, #1
  401fb4:	42b5      	cmp	r5, r6
  401fb6:	d3f3      	bcc.n	401fa0 <usart_sync_write+0x30>
	while (!_usart_sync_is_transmit_done(&descr->device))
  401fb8:	4620      	mov	r0, r4
  401fba:	4b08      	ldr	r3, [pc, #32]	; (401fdc <usart_sync_write+0x6c>)
  401fbc:	4798      	blx	r3
  401fbe:	2800      	cmp	r0, #0
  401fc0:	d0fa      	beq.n	401fb8 <usart_sync_write+0x48>
		;
	return (int32_t)offset;
}
  401fc2:	4628      	mov	r0, r5
  401fc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ASSERT(io_descr && buf && length);
  401fc6:	2001      	movs	r0, #1
  401fc8:	e7de      	b.n	401f88 <usart_sync_write+0x18>
  401fca:	bf00      	nop
  401fcc:	00407cdc 	.word	0x00407cdc
  401fd0:	004020b5 	.word	0x004020b5
  401fd4:	00402fb9 	.word	0x00402fb9
  401fd8:	00402f71 	.word	0x00402f71
  401fdc:	00402fe1 	.word	0x00402fe1

00401fe0 <usart_sync_read>:
 * \param[in] length The size of a buffer
 *
 * \return The number of bytes read.
 */
static int32_t usart_sync_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
  401fe0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401fe4:	4617      	mov	r7, r2
	uint32_t                      offset = 0;
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
  401fe6:	4605      	mov	r5, r0
  401fe8:	4688      	mov	r8, r1
  401fea:	2800      	cmp	r0, #0
  401fec:	bf18      	it	ne
  401fee:	2900      	cmpne	r1, #0
  401ff0:	d002      	beq.n	401ff8 <usart_sync_read+0x18>
  401ff2:	b9d2      	cbnz	r2, 40202a <usart_sync_read+0x4a>
  401ff4:	2000      	movs	r0, #0
  401ff6:	e000      	b.n	401ffa <usart_sync_read+0x1a>
  401ff8:	2000      	movs	r0, #0
  401ffa:	f44f 7286 	mov.w	r2, #268	; 0x10c
  401ffe:	490c      	ldr	r1, [pc, #48]	; (402030 <usart_sync_read+0x50>)
  402000:	4b0c      	ldr	r3, [pc, #48]	; (402034 <usart_sync_read+0x54>)
  402002:	4798      	blx	r3
	uint32_t                      offset = 0;
  402004:	2600      	movs	r6, #0
	do {
		while (!_usart_sync_is_byte_received(&descr->device))
  402006:	f105 0408 	add.w	r4, r5, #8
  40200a:	4620      	mov	r0, r4
  40200c:	4b0a      	ldr	r3, [pc, #40]	; (402038 <usart_sync_read+0x58>)
  40200e:	4798      	blx	r3
  402010:	2800      	cmp	r0, #0
  402012:	d0f8      	beq.n	402006 <usart_sync_read+0x26>
			;
		buf[offset] = _usart_sync_read_byte(&descr->device);
  402014:	4620      	mov	r0, r4
  402016:	4b09      	ldr	r3, [pc, #36]	; (40203c <usart_sync_read+0x5c>)
  402018:	4798      	blx	r3
  40201a:	f808 0006 	strb.w	r0, [r8, r6]
	} while (++offset < length);
  40201e:	3601      	adds	r6, #1
  402020:	42be      	cmp	r6, r7
  402022:	d3f0      	bcc.n	402006 <usart_sync_read+0x26>

	return (int32_t)offset;
}
  402024:	4630      	mov	r0, r6
  402026:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	ASSERT(io_descr && buf && length);
  40202a:	2001      	movs	r0, #1
  40202c:	e7e5      	b.n	401ffa <usart_sync_read+0x1a>
  40202e:	bf00      	nop
  402030:	00407cdc 	.word	0x00407cdc
  402034:	004020b5 	.word	0x004020b5
  402038:	00403009 	.word	0x00403009
  40203c:	00402f95 	.word	0x00402f95

00402040 <usart_sync_init>:
{
  402040:	b538      	push	{r3, r4, r5, lr}
	ASSERT(descr && hw);
  402042:	4604      	mov	r4, r0
  402044:	460d      	mov	r5, r1
  402046:	2800      	cmp	r0, #0
  402048:	bf18      	it	ne
  40204a:	2900      	cmpne	r1, #0
  40204c:	bf14      	ite	ne
  40204e:	2001      	movne	r0, #1
  402050:	2000      	moveq	r0, #0
  402052:	2234      	movs	r2, #52	; 0x34
  402054:	4907      	ldr	r1, [pc, #28]	; (402074 <usart_sync_init+0x34>)
  402056:	4b08      	ldr	r3, [pc, #32]	; (402078 <usart_sync_init+0x38>)
  402058:	4798      	blx	r3
	init_status = _usart_sync_init(&descr->device, hw);
  40205a:	4629      	mov	r1, r5
  40205c:	f104 0008 	add.w	r0, r4, #8
  402060:	4b06      	ldr	r3, [pc, #24]	; (40207c <usart_sync_init+0x3c>)
  402062:	4798      	blx	r3
	if (init_status) {
  402064:	4603      	mov	r3, r0
  402066:	b918      	cbnz	r0, 402070 <usart_sync_init+0x30>
	descr->io.read  = usart_sync_read;
  402068:	4a05      	ldr	r2, [pc, #20]	; (402080 <usart_sync_init+0x40>)
  40206a:	6062      	str	r2, [r4, #4]
	descr->io.write = usart_sync_write;
  40206c:	4a05      	ldr	r2, [pc, #20]	; (402084 <usart_sync_init+0x44>)
  40206e:	6022      	str	r2, [r4, #0]
}
  402070:	4618      	mov	r0, r3
  402072:	bd38      	pop	{r3, r4, r5, pc}
  402074:	00407cdc 	.word	0x00407cdc
  402078:	004020b5 	.word	0x004020b5
  40207c:	00402f05 	.word	0x00402f05
  402080:	00401fe1 	.word	0x00401fe1
  402084:	00401f71 	.word	0x00401f71

00402088 <usart_sync_enable>:
{
  402088:	b510      	push	{r4, lr}
	ASSERT(descr);
  40208a:	4604      	mov	r4, r0
  40208c:	2253      	movs	r2, #83	; 0x53
  40208e:	4906      	ldr	r1, [pc, #24]	; (4020a8 <usart_sync_enable+0x20>)
  402090:	3000      	adds	r0, #0
  402092:	bf18      	it	ne
  402094:	2001      	movne	r0, #1
  402096:	4b05      	ldr	r3, [pc, #20]	; (4020ac <usart_sync_enable+0x24>)
  402098:	4798      	blx	r3
	_usart_sync_enable(&descr->device);
  40209a:	f104 0008 	add.w	r0, r4, #8
  40209e:	4b04      	ldr	r3, [pc, #16]	; (4020b0 <usart_sync_enable+0x28>)
  4020a0:	4798      	blx	r3
}
  4020a2:	2000      	movs	r0, #0
  4020a4:	bd10      	pop	{r4, pc}
  4020a6:	bf00      	nop
  4020a8:	00407cdc 	.word	0x00407cdc
  4020ac:	004020b5 	.word	0x004020b5
  4020b0:	00402f3d 	.word	0x00402f3d

004020b4 <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
  4020b4:	b900      	cbnz	r0, 4020b8 <assert+0x4>
		__asm("BKPT #0");
  4020b6:	be00      	bkpt	0x0000
  4020b8:	4770      	bx	lr

004020ba <is_list_element>:
 * \brief Check whether element belongs to list
 */
bool is_list_element(const struct list_descriptor *const list, const void *const element)
{
	struct list_element *it;
	for (it = list->head; it; it = it->next) {
  4020ba:	6803      	ldr	r3, [r0, #0]
  4020bc:	b11b      	cbz	r3, 4020c6 <is_list_element+0xc>
		if (it == element) {
  4020be:	428b      	cmp	r3, r1
  4020c0:	d003      	beq.n	4020ca <is_list_element+0x10>
	for (it = list->head; it; it = it->next) {
  4020c2:	681b      	ldr	r3, [r3, #0]
  4020c4:	e7fa      	b.n	4020bc <is_list_element+0x2>
			return true;
		}
	}

	return false;
  4020c6:	2000      	movs	r0, #0
  4020c8:	4770      	bx	lr
			return true;
  4020ca:	2001      	movs	r0, #1
}
  4020cc:	4770      	bx	lr
	...

004020d0 <list_insert_as_head>:

/**
 * \brief Insert an element as list head
 */
void list_insert_as_head(struct list_descriptor *const list, void *const element)
{
  4020d0:	b538      	push	{r3, r4, r5, lr}
  4020d2:	4604      	mov	r4, r0
  4020d4:	460d      	mov	r5, r1
	ASSERT(!is_list_element(list, element));
  4020d6:	4b06      	ldr	r3, [pc, #24]	; (4020f0 <list_insert_as_head+0x20>)
  4020d8:	4798      	blx	r3
  4020da:	f080 0001 	eor.w	r0, r0, #1
  4020de:	2239      	movs	r2, #57	; 0x39
  4020e0:	4904      	ldr	r1, [pc, #16]	; (4020f4 <list_insert_as_head+0x24>)
  4020e2:	b2c0      	uxtb	r0, r0
  4020e4:	4b04      	ldr	r3, [pc, #16]	; (4020f8 <list_insert_as_head+0x28>)
  4020e6:	4798      	blx	r3

	((struct list_element *)element)->next = list->head;
  4020e8:	6823      	ldr	r3, [r4, #0]
  4020ea:	602b      	str	r3, [r5, #0]
	list->head                             = (struct list_element *)element;
  4020ec:	6025      	str	r5, [r4, #0]
  4020ee:	bd38      	pop	{r3, r4, r5, pc}
  4020f0:	004020bb 	.word	0x004020bb
  4020f4:	00407cf8 	.word	0x00407cf8
  4020f8:	004020b5 	.word	0x004020b5

004020fc <list_insert_after>:
/**
 * \brief Insert an element after the given list element
 */
void list_insert_after(void *const after, void *const element)
{
	((struct list_element *)element)->next = ((struct list_element *)after)->next;
  4020fc:	6803      	ldr	r3, [r0, #0]
  4020fe:	600b      	str	r3, [r1, #0]
	((struct list_element *)after)->next   = (struct list_element *)element;
  402100:	6001      	str	r1, [r0, #0]
  402102:	4770      	bx	lr

00402104 <list_remove_head>:
/**
 * \brief Removes list head
 */
void *list_remove_head(struct list_descriptor *const list)
{
	if (list->head) {
  402104:	6803      	ldr	r3, [r0, #0]
  402106:	b11b      	cbz	r3, 402110 <list_remove_head+0xc>
		struct list_element *tmp = list->head;

		list->head = list->head->next;
  402108:	681a      	ldr	r2, [r3, #0]
  40210a:	6002      	str	r2, [r0, #0]
		return (void *)tmp;
  40210c:	4618      	mov	r0, r3
  40210e:	4770      	bx	lr
	}

	return NULL;
  402110:	2000      	movs	r0, #0
}
  402112:	4770      	bx	lr

00402114 <ringbuffer_init>:

/**
 * \brief Ringbuffer init
 */
int32_t ringbuffer_init(struct ringbuffer *const rb, void *buf, uint32_t size)
{
  402114:	b570      	push	{r4, r5, r6, lr}
  402116:	4615      	mov	r5, r2
	ASSERT(rb && buf && size);
  402118:	4604      	mov	r4, r0
  40211a:	460e      	mov	r6, r1
  40211c:	2800      	cmp	r0, #0
  40211e:	bf18      	it	ne
  402120:	2900      	cmpne	r1, #0
  402122:	d002      	beq.n	40212a <ringbuffer_init+0x16>
  402124:	b97a      	cbnz	r2, 402146 <ringbuffer_init+0x32>
  402126:	2000      	movs	r0, #0
  402128:	e000      	b.n	40212c <ringbuffer_init+0x18>
  40212a:	2000      	movs	r0, #0
  40212c:	2228      	movs	r2, #40	; 0x28
  40212e:	4908      	ldr	r1, [pc, #32]	; (402150 <ringbuffer_init+0x3c>)
  402130:	4b08      	ldr	r3, [pc, #32]	; (402154 <ringbuffer_init+0x40>)
  402132:	4798      	blx	r3

	/*
	 * buf size must be aligned to power of 2
	 */
	if ((size & (size - 1)) != 0) {
  402134:	1e6b      	subs	r3, r5, #1
  402136:	421d      	tst	r5, r3
  402138:	d107      	bne.n	40214a <ringbuffer_init+0x36>
		return ERR_INVALID_ARG;
	}

	/* size - 1 is faster in calculation */
	rb->size        = size - 1;
  40213a:	6063      	str	r3, [r4, #4]
	rb->read_index  = 0;
  40213c:	2000      	movs	r0, #0
  40213e:	60a0      	str	r0, [r4, #8]
	rb->write_index = rb->read_index;
  402140:	60e0      	str	r0, [r4, #12]
	rb->buf         = (uint8_t *)buf;
  402142:	6026      	str	r6, [r4, #0]

	return ERR_NONE;
  402144:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && buf && size);
  402146:	2001      	movs	r0, #1
  402148:	e7f0      	b.n	40212c <ringbuffer_init+0x18>
		return ERR_INVALID_ARG;
  40214a:	f06f 000c 	mvn.w	r0, #12
}
  40214e:	bd70      	pop	{r4, r5, r6, pc}
  402150:	00407d18 	.word	0x00407d18
  402154:	004020b5 	.word	0x004020b5

00402158 <ringbuffer_put>:
/**
 * \brief Put one byte to ringbuffer
 *
 */
int32_t ringbuffer_put(struct ringbuffer *const rb, uint8_t data)
{
  402158:	b538      	push	{r3, r4, r5, lr}
  40215a:	460d      	mov	r5, r1
	ASSERT(rb);
  40215c:	4604      	mov	r4, r0
  40215e:	2251      	movs	r2, #81	; 0x51
  402160:	490b      	ldr	r1, [pc, #44]	; (402190 <ringbuffer_put+0x38>)
  402162:	3000      	adds	r0, #0
  402164:	bf18      	it	ne
  402166:	2001      	movne	r0, #1
  402168:	4b0a      	ldr	r3, [pc, #40]	; (402194 <ringbuffer_put+0x3c>)
  40216a:	4798      	blx	r3

	rb->buf[rb->write_index & rb->size] = data;
  40216c:	6822      	ldr	r2, [r4, #0]
  40216e:	68e3      	ldr	r3, [r4, #12]
  402170:	6861      	ldr	r1, [r4, #4]
  402172:	400b      	ands	r3, r1
  402174:	54d5      	strb	r5, [r2, r3]

	/*
	 * buffer full strategy: new data will overwrite the oldest data in
	 * the buffer
	 */
	if ((rb->write_index - rb->read_index) > rb->size) {
  402176:	68e3      	ldr	r3, [r4, #12]
  402178:	68a2      	ldr	r2, [r4, #8]
  40217a:	1a9a      	subs	r2, r3, r2
  40217c:	6861      	ldr	r1, [r4, #4]
  40217e:	428a      	cmp	r2, r1
  402180:	d901      	bls.n	402186 <ringbuffer_put+0x2e>
		rb->read_index = rb->write_index - rb->size;
  402182:	1a59      	subs	r1, r3, r1
  402184:	60a1      	str	r1, [r4, #8]
	}

	rb->write_index++;
  402186:	3301      	adds	r3, #1
  402188:	60e3      	str	r3, [r4, #12]

	return ERR_NONE;
}
  40218a:	2000      	movs	r0, #0
  40218c:	bd38      	pop	{r3, r4, r5, pc}
  40218e:	bf00      	nop
  402190:	00407d18 	.word	0x00407d18
  402194:	004020b5 	.word	0x004020b5

00402198 <_sbrk>:

/**
 * \brief Replacement of C library of _sbrk
 */
extern caddr_t _sbrk(int incr)
{
  402198:	4603      	mov	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *       prev_heap;

	if (heap == NULL) {
  40219a:	4a06      	ldr	r2, [pc, #24]	; (4021b4 <_sbrk+0x1c>)
  40219c:	6812      	ldr	r2, [r2, #0]
  40219e:	b122      	cbz	r2, 4021aa <_sbrk+0x12>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  4021a0:	4a04      	ldr	r2, [pc, #16]	; (4021b4 <_sbrk+0x1c>)
  4021a2:	6810      	ldr	r0, [r2, #0]

	heap += incr;
  4021a4:	4403      	add	r3, r0
  4021a6:	6013      	str	r3, [r2, #0]

	return (caddr_t)prev_heap;
}
  4021a8:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  4021aa:	4903      	ldr	r1, [pc, #12]	; (4021b8 <_sbrk+0x20>)
  4021ac:	4a01      	ldr	r2, [pc, #4]	; (4021b4 <_sbrk+0x1c>)
  4021ae:	6011      	str	r1, [r2, #0]
  4021b0:	e7f6      	b.n	4021a0 <_sbrk+0x8>
  4021b2:	bf00      	nop
  4021b4:	20400340 	.word	0x20400340
  4021b8:	20400df0 	.word	0x20400df0

004021bc <_close>:
 */
extern int _close(int file)
{
	(void)file;
	return -1;
}
  4021bc:	f04f 30ff 	mov.w	r0, #4294967295
  4021c0:	4770      	bx	lr

004021c2 <_fstat>:
 * \brief Replacement of C library of _fstat
 */
extern int _fstat(int file, struct stat *st)
{
	(void)file;
	st->st_mode = S_IFCHR;
  4021c2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  4021c6:	604b      	str	r3, [r1, #4]

	return 0;
}
  4021c8:	2000      	movs	r0, #0
  4021ca:	4770      	bx	lr

004021cc <_isatty>:
 */
extern int _isatty(int file)
{
	(void)file;
	return 1;
}
  4021cc:	2001      	movs	r0, #1
  4021ce:	4770      	bx	lr

004021d0 <_lseek>:
 */
extern int _lseek(int file, int ptr, int dir)
{
	(void)file, (void)ptr, (void)dir;
	return 0;
}
  4021d0:	2000      	movs	r0, #0
  4021d2:	4770      	bx	lr

004021d4 <_afec_get_irq_num>:
/**
 * \brief Retrieve IRQ number for the given hardware instance
 */
static IRQn_Type _afec_get_irq_num(const struct _adc_async_device *const device)
{
	if (device->hw == AFEC0) {
  4021d4:	6943      	ldr	r3, [r0, #20]
  4021d6:	4a07      	ldr	r2, [pc, #28]	; (4021f4 <_afec_get_irq_num+0x20>)
  4021d8:	4293      	cmp	r3, r2
  4021da:	d005      	beq.n	4021e8 <_afec_get_irq_num+0x14>
		return AFEC0_IRQn;
	} else if (device->hw == AFEC1) {
  4021dc:	f502 3220 	add.w	r2, r2, #163840	; 0x28000
  4021e0:	4293      	cmp	r3, r2
  4021e2:	d103      	bne.n	4021ec <_afec_get_irq_num+0x18>
		return AFEC1_IRQn;
  4021e4:	2028      	movs	r0, #40	; 0x28
  4021e6:	4770      	bx	lr
		return AFEC0_IRQn;
  4021e8:	201d      	movs	r0, #29
  4021ea:	4770      	bx	lr
	}

	return (IRQn_Type)-1;
  4021ec:	f04f 30ff 	mov.w	r0, #4294967295
}
  4021f0:	4770      	bx	lr
  4021f2:	bf00      	nop
  4021f4:	4003c000 	.word	0x4003c000

004021f8 <_afec_init_irq_param>:
/**
 * \brief Init irq param with the given afec hardware instance
 */
static void _afec_init_irq_param(const void *const hw, struct _adc_async_device *dev)
{
	if (hw == AFEC0) {
  4021f8:	4b06      	ldr	r3, [pc, #24]	; (402214 <_afec_init_irq_param+0x1c>)
  4021fa:	4298      	cmp	r0, r3
  4021fc:	d003      	beq.n	402206 <_afec_init_irq_param+0xe>
		_afec0_dev = dev;
	}
	if (hw == AFEC1) {
  4021fe:	4b06      	ldr	r3, [pc, #24]	; (402218 <_afec_init_irq_param+0x20>)
  402200:	4298      	cmp	r0, r3
  402202:	d003      	beq.n	40220c <_afec_init_irq_param+0x14>
  402204:	4770      	bx	lr
		_afec0_dev = dev;
  402206:	4b05      	ldr	r3, [pc, #20]	; (40221c <_afec_init_irq_param+0x24>)
  402208:	6019      	str	r1, [r3, #0]
  40220a:	e7f8      	b.n	4021fe <_afec_init_irq_param+0x6>
		_afec1_dev = dev;
  40220c:	4b03      	ldr	r3, [pc, #12]	; (40221c <_afec_init_irq_param+0x24>)
  40220e:	6059      	str	r1, [r3, #4]
	}
}
  402210:	e7f8      	b.n	402204 <_afec_init_irq_param+0xc>
  402212:	bf00      	nop
  402214:	4003c000 	.word	0x4003c000
  402218:	40064000 	.word	0x40064000
  40221c:	20400344 	.word	0x20400344

00402220 <_afec_init>:
 */
static int32_t _afec_init(void *const hw, const uint8_t i)
{
	uint8_t cnt;

	hri_afec_write_MR_reg(hw, _afecs[i].mr);
  402220:	2364      	movs	r3, #100	; 0x64
  402222:	4a1d      	ldr	r2, [pc, #116]	; (402298 <_afec_init+0x78>)
  402224:	fb03 2301 	mla	r3, r3, r1, r2
  402228:	685a      	ldr	r2, [r3, #4]
}

static inline void hri_afec_write_MR_reg(const void *const hw, hri_afec_mr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_MR = data;
  40222a:	6042      	str	r2, [r0, #4]
	hri_afec_write_EMR_reg(hw, _afecs[i].emr);
  40222c:	689a      	ldr	r2, [r3, #8]
}

static inline void hri_afec_write_EMR_reg(const void *const hw, hri_afec_emr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_EMR = data;
  40222e:	6082      	str	r2, [r0, #8]
	hri_afec_write_SEQ1R_reg(hw, _afecs[i].seq1r);
  402230:	68da      	ldr	r2, [r3, #12]
}

static inline void hri_afec_write_SEQ1R_reg(const void *const hw, hri_afec_seq1r_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_SEQ1R = data;
  402232:	60c2      	str	r2, [r0, #12]
	hri_afec_write_SEQ2R_reg(hw, _afecs[i].seq2r);
  402234:	691a      	ldr	r2, [r3, #16]
}

static inline void hri_afec_write_SEQ2R_reg(const void *const hw, hri_afec_seq2r_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_SEQ2R = data;
  402236:	6102      	str	r2, [r0, #16]
	hri_afec_write_CWR_reg(hw, _afecs[i].cwr);
  402238:	695a      	ldr	r2, [r3, #20]
}

static inline void hri_afec_write_CWR_reg(const void *const hw, hri_afec_cwr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_CWR = data;
  40223a:	6502      	str	r2, [r0, #80]	; 0x50
	hri_afec_write_CGR_reg(hw, _afecs[i].cgr);
  40223c:	699a      	ldr	r2, [r3, #24]
}

static inline void hri_afec_write_CGR_reg(const void *const hw, hri_afec_cgr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_CGR = data;
  40223e:	6542      	str	r2, [r0, #84]	; 0x54
	hri_afec_write_DIFFR_reg(hw, _afecs[i].diffr);
  402240:	69da      	ldr	r2, [r3, #28]
}

static inline void hri_afec_write_DIFFR_reg(const void *const hw, hri_afec_diffr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_DIFFR = data;
  402242:	6602      	str	r2, [r0, #96]	; 0x60
	hri_afec_write_ACR_reg(hw, _afecs[i].acr);
  402244:	6a1a      	ldr	r2, [r3, #32]
}

static inline void hri_afec_write_ACR_reg(const void *const hw, hri_afec_acr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_ACR = data;
  402246:	f8c0 2094 	str.w	r2, [r0, #148]	; 0x94
	hri_afec_write_SHMR_reg(hw, _afecs[i].shmr);
  40224a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
}

static inline void hri_afec_write_SHMR_reg(const void *const hw, hri_afec_shmr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_SHMR = data;
  40224c:	f8c0 20a0 	str.w	r2, [r0, #160]	; 0xa0
	hri_afec_write_COSR_reg(hw, _afecs[i].cosr);
  402250:	6a9a      	ldr	r2, [r3, #40]	; 0x28
}

static inline void hri_afec_write_COSR_reg(const void *const hw, hri_afec_cosr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_COSR = data;
  402252:	f8c0 20d0 	str.w	r2, [r0, #208]	; 0xd0
	hri_afec_write_CVR_reg(hw, _afecs[i].cvr);
  402256:	6ada      	ldr	r2, [r3, #44]	; 0x2c
}

static inline void hri_afec_write_CVR_reg(const void *const hw, hri_afec_cvr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_CVR = data;
  402258:	f8c0 20d4 	str.w	r2, [r0, #212]	; 0xd4
	hri_afec_write_CECR_reg(hw, _afecs[i].cecr);
  40225c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}

static inline void hri_afec_write_CECR_reg(const void *const hw, hri_afec_cecr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_CECR = data;
  40225e:	f8c0 30d8 	str.w	r3, [r0, #216]	; 0xd8

	for (cnt = 0; cnt < AFEC_CHANNEL_AMOUNT; cnt++) {
  402262:	2200      	movs	r2, #0
  402264:	2a0b      	cmp	r2, #11
  402266:	d814      	bhi.n	402292 <_afec_init+0x72>
{
  402268:	b410      	push	{r4}
	((Afec *)hw)->AFEC_CSELR = data;
  40226a:	6642      	str	r2, [r0, #100]	; 0x64
		hri_afec_write_CSELR_reg(hw, cnt);
		hri_afec_write_COCR_reg(hw, _afecs[i].cocr[cnt]);
  40226c:	eb01 0381 	add.w	r3, r1, r1, lsl #2
  402270:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  402274:	4413      	add	r3, r2
  402276:	330c      	adds	r3, #12
  402278:	4c07      	ldr	r4, [pc, #28]	; (402298 <_afec_init+0x78>)
  40227a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
  40227e:	685b      	ldr	r3, [r3, #4]
	((Afec *)hw)->AFEC_COCR = data;
  402280:	66c3      	str	r3, [r0, #108]	; 0x6c
	for (cnt = 0; cnt < AFEC_CHANNEL_AMOUNT; cnt++) {
  402282:	3201      	adds	r2, #1
  402284:	b2d2      	uxtb	r2, r2
  402286:	2a0b      	cmp	r2, #11
  402288:	d9ef      	bls.n	40226a <_afec_init+0x4a>
	}

	return ERR_NONE;
}
  40228a:	2000      	movs	r0, #0
  40228c:	f85d 4b04 	ldr.w	r4, [sp], #4
  402290:	4770      	bx	lr
  402292:	2000      	movs	r0, #0
  402294:	4770      	bx	lr
  402296:	bf00      	nop
  402298:	00407d3c 	.word	0x00407d3c

0040229c <_afec_interrupt_handler>:
 * \internal ADC interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _afec_interrupt_handler(struct _adc_async_device *device)
{
  40229c:	b530      	push	{r4, r5, lr}
  40229e:	b083      	sub	sp, #12
  4022a0:	4605      	mov	r5, r0
	void *const       hw = device->hw;
  4022a2:	6942      	ldr	r2, [r0, #20]
	return ((Afec *)hw)->AFEC_ISR;
  4022a4:	6b11      	ldr	r1, [r2, #48]	; 0x30
	return ((Afec *)hw)->AFEC_IMR;
  4022a6:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
	volatile uint32_t status;
	uint8_t           cnt = 0;

	status = hri_afec_read_ISR_reg(hw) & hri_afec_read_IMR_reg(hw);
  4022a8:	400b      	ands	r3, r1
  4022aa:	9301      	str	r3, [sp, #4]
	if (status & AFEC_IMR_COMPE) {
  4022ac:	9b01      	ldr	r3, [sp, #4]
  4022ae:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
  4022b2:	d10e      	bne.n	4022d2 <_afec_interrupt_handler+0x36>
		device->adc_async_cb.window_cb(device, cnt);
	}
	if (status & AFEC_IMR_GOVRE) {
  4022b4:	9b01      	ldr	r3, [sp, #4]
  4022b6:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
  4022ba:	d10e      	bne.n	4022da <_afec_interrupt_handler+0x3e>
		device->adc_async_cb.error_cb(device, cnt);
	}
	status &= 0xFFFu;
  4022bc:	9b01      	ldr	r3, [sp, #4]
  4022be:	f3c3 030b 	ubfx	r3, r3, #0, #12
  4022c2:	9301      	str	r3, [sp, #4]
	cnt = 32 - clz(status);
  4022c4:	9c01      	ldr	r4, [sp, #4]
  4022c6:	fab4 f484 	clz	r4, r4
  4022ca:	f1c4 0420 	rsb	r4, r4, #32
  4022ce:	b2e4      	uxtb	r4, r4
	while (cnt) {
  4022d0:	e01f      	b.n	402312 <_afec_interrupt_handler+0x76>
		device->adc_async_cb.window_cb(device, cnt);
  4022d2:	6803      	ldr	r3, [r0, #0]
  4022d4:	2100      	movs	r1, #0
  4022d6:	4798      	blx	r3
  4022d8:	e7ec      	b.n	4022b4 <_afec_interrupt_handler+0x18>
		device->adc_async_cb.error_cb(device, cnt);
  4022da:	686b      	ldr	r3, [r5, #4]
  4022dc:	2100      	movs	r1, #0
  4022de:	4628      	mov	r0, r5
  4022e0:	4798      	blx	r3
  4022e2:	e7eb      	b.n	4022bc <_afec_interrupt_handler+0x20>
		cnt--;
  4022e4:	3c01      	subs	r4, #1
  4022e6:	b2e4      	uxtb	r4, r4
		hri_afec_write_CSELR_reg(device->hw, cnt);
  4022e8:	696b      	ldr	r3, [r5, #20]
	((Afec *)hw)->AFEC_CSELR = data;
  4022ea:	665c      	str	r4, [r3, #100]	; 0x64
		device->adc_async_ch_cb.convert_done(device, cnt, hri_afec_read_CDR_reg(device->hw));
  4022ec:	68ab      	ldr	r3, [r5, #8]
  4022ee:	696a      	ldr	r2, [r5, #20]
	return ((Afec *)hw)->AFEC_CDR;
  4022f0:	6e92      	ldr	r2, [r2, #104]	; 0x68
  4022f2:	b292      	uxth	r2, r2
  4022f4:	4621      	mov	r1, r4
  4022f6:	4628      	mov	r0, r5
  4022f8:	4798      	blx	r3
		status &= ~(1 << cnt);
  4022fa:	2301      	movs	r3, #1
  4022fc:	40a3      	lsls	r3, r4
  4022fe:	9c01      	ldr	r4, [sp, #4]
  402300:	ea24 0403 	bic.w	r4, r4, r3
  402304:	9401      	str	r4, [sp, #4]
		cnt = 32 - clz(status);
  402306:	9c01      	ldr	r4, [sp, #4]
  402308:	fab4 f484 	clz	r4, r4
  40230c:	f1c4 0420 	rsb	r4, r4, #32
  402310:	b2e4      	uxtb	r4, r4
	while (cnt) {
  402312:	2c00      	cmp	r4, #0
  402314:	d1e6      	bne.n	4022e4 <_afec_interrupt_handler+0x48>
	}
}
  402316:	b003      	add	sp, #12
  402318:	bd30      	pop	{r4, r5, pc}
	...

0040231c <_afec_get_hardware_index>:
{
  40231c:	b508      	push	{r3, lr}
	if (hw == AFEC0) {
  40231e:	4b09      	ldr	r3, [pc, #36]	; (402344 <_afec_get_hardware_index+0x28>)
  402320:	4298      	cmp	r0, r3
  402322:	d00a      	beq.n	40233a <_afec_get_hardware_index+0x1e>
	} else if (hw == AFEC1) {
  402324:	f503 3320 	add.w	r3, r3, #163840	; 0x28000
  402328:	4298      	cmp	r0, r3
  40232a:	d008      	beq.n	40233e <_afec_get_hardware_index+0x22>
	ASSERT(false);
  40232c:	22a7      	movs	r2, #167	; 0xa7
  40232e:	4906      	ldr	r1, [pc, #24]	; (402348 <_afec_get_hardware_index+0x2c>)
  402330:	2000      	movs	r0, #0
  402332:	4b06      	ldr	r3, [pc, #24]	; (40234c <_afec_get_hardware_index+0x30>)
  402334:	4798      	blx	r3
	return 0;
  402336:	2000      	movs	r0, #0
  402338:	bd08      	pop	{r3, pc}
		return 0;
  40233a:	2000      	movs	r0, #0
  40233c:	bd08      	pop	{r3, pc}
		return 1;
  40233e:	2001      	movs	r0, #1
}
  402340:	bd08      	pop	{r3, pc}
  402342:	bf00      	nop
  402344:	4003c000 	.word	0x4003c000
  402348:	00407e04 	.word	0x00407e04
  40234c:	004020b5 	.word	0x004020b5

00402350 <_afec_get_regs>:
{
  402350:	b508      	push	{r3, lr}
	uint8_t n = _afec_get_hardware_index((const void *)hw_addr);
  402352:	4b09      	ldr	r3, [pc, #36]	; (402378 <_afec_get_regs+0x28>)
  402354:	4798      	blx	r3
	for (i = 0; i < sizeof(_afecs) / sizeof(struct afec_configuration); i++) {
  402356:	2300      	movs	r3, #0
  402358:	2b01      	cmp	r3, #1
  40235a:	d809      	bhi.n	402370 <_afec_get_regs+0x20>
		if (_afecs[i].number == n) {
  40235c:	2264      	movs	r2, #100	; 0x64
  40235e:	fb02 f203 	mul.w	r2, r2, r3
  402362:	4906      	ldr	r1, [pc, #24]	; (40237c <_afec_get_regs+0x2c>)
  402364:	5c8a      	ldrb	r2, [r1, r2]
  402366:	4290      	cmp	r0, r2
  402368:	d003      	beq.n	402372 <_afec_get_regs+0x22>
	for (i = 0; i < sizeof(_afecs) / sizeof(struct afec_configuration); i++) {
  40236a:	3301      	adds	r3, #1
  40236c:	b2db      	uxtb	r3, r3
  40236e:	e7f3      	b.n	402358 <_afec_get_regs+0x8>
	return 0;
  402370:	2300      	movs	r3, #0
}
  402372:	4618      	mov	r0, r3
  402374:	bd08      	pop	{r3, pc}
  402376:	bf00      	nop
  402378:	0040231d 	.word	0x0040231d
  40237c:	00407d3c 	.word	0x00407d3c

00402380 <AFEC0_Handler>:

/**
 * \internal ADC interrupt handler
 */
void AFEC0_Handler(void)
{
  402380:	b508      	push	{r3, lr}
	_afec_interrupt_handler(_afec0_dev);
  402382:	4b02      	ldr	r3, [pc, #8]	; (40238c <AFEC0_Handler+0xc>)
  402384:	6818      	ldr	r0, [r3, #0]
  402386:	4b02      	ldr	r3, [pc, #8]	; (402390 <AFEC0_Handler+0x10>)
  402388:	4798      	blx	r3
  40238a:	bd08      	pop	{r3, pc}
  40238c:	20400344 	.word	0x20400344
  402390:	0040229d 	.word	0x0040229d

00402394 <AFEC1_Handler>:

/**
 * \internal ADC interrupt handler
 */
void AFEC1_Handler(void)
{
  402394:	b508      	push	{r3, lr}
	_afec_interrupt_handler(_afec1_dev);
  402396:	4b02      	ldr	r3, [pc, #8]	; (4023a0 <AFEC1_Handler+0xc>)
  402398:	6858      	ldr	r0, [r3, #4]
  40239a:	4b02      	ldr	r3, [pc, #8]	; (4023a4 <AFEC1_Handler+0x10>)
  40239c:	4798      	blx	r3
  40239e:	bd08      	pop	{r3, pc}
  4023a0:	20400344 	.word	0x20400344
  4023a4:	0040229d 	.word	0x0040229d

004023a8 <_adc_async_init>:

/**
 * \brief Initialize ADC
 */
int32_t _adc_async_init(struct _adc_async_device *const device, void *const hw)
{
  4023a8:	b570      	push	{r4, r5, r6, lr}
  4023aa:	460c      	mov	r4, r1
	int32_t init_status;

	ASSERT(device);
  4023ac:	4605      	mov	r5, r0
  4023ae:	f44f 72a1 	mov.w	r2, #322	; 0x142
  4023b2:	4923      	ldr	r1, [pc, #140]	; (402440 <_adc_async_init+0x98>)
  4023b4:	3000      	adds	r0, #0
  4023b6:	bf18      	it	ne
  4023b8:	2001      	movne	r0, #1
  4023ba:	4b22      	ldr	r3, [pc, #136]	; (402444 <_adc_async_init+0x9c>)
  4023bc:	4798      	blx	r3

	init_status = _afec_init(hw, _afec_get_regs((uint32_t)hw));
  4023be:	4620      	mov	r0, r4
  4023c0:	4b21      	ldr	r3, [pc, #132]	; (402448 <_adc_async_init+0xa0>)
  4023c2:	4798      	blx	r3
  4023c4:	4601      	mov	r1, r0
  4023c6:	4620      	mov	r0, r4
  4023c8:	4b20      	ldr	r3, [pc, #128]	; (40244c <_adc_async_init+0xa4>)
  4023ca:	4798      	blx	r3
	if (init_status) {
  4023cc:	4606      	mov	r6, r0
  4023ce:	b108      	cbz	r0, 4023d4 <_adc_async_init+0x2c>
	NVIC_DisableIRQ(_afec_get_irq_num(device));
	NVIC_ClearPendingIRQ(_afec_get_irq_num(device));
	NVIC_EnableIRQ(_afec_get_irq_num(device));

	return ERR_NONE;
}
  4023d0:	4630      	mov	r0, r6
  4023d2:	bd70      	pop	{r4, r5, r6, pc}
	device->hw = hw;
  4023d4:	616c      	str	r4, [r5, #20]
	_afec_init_irq_param(hw, device);
  4023d6:	4629      	mov	r1, r5
  4023d8:	4620      	mov	r0, r4
  4023da:	4b1d      	ldr	r3, [pc, #116]	; (402450 <_adc_async_init+0xa8>)
  4023dc:	4798      	blx	r3
	NVIC_DisableIRQ(_afec_get_irq_num(device));
  4023de:	4628      	mov	r0, r5
  4023e0:	4b1c      	ldr	r3, [pc, #112]	; (402454 <_adc_async_init+0xac>)
  4023e2:	4798      	blx	r3
  if ((int32_t)(IRQn) >= 0)
  4023e4:	2800      	cmp	r0, #0
  4023e6:	db0d      	blt.n	402404 <_adc_async_init+0x5c>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4023e8:	0943      	lsrs	r3, r0, #5
  4023ea:	f000 001f 	and.w	r0, r0, #31
  4023ee:	2201      	movs	r2, #1
  4023f0:	fa02 f000 	lsl.w	r0, r2, r0
  4023f4:	3320      	adds	r3, #32
  4023f6:	4a18      	ldr	r2, [pc, #96]	; (402458 <_adc_async_init+0xb0>)
  4023f8:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  4023fc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  402400:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_afec_get_irq_num(device));
  402404:	4628      	mov	r0, r5
  402406:	4b13      	ldr	r3, [pc, #76]	; (402454 <_adc_async_init+0xac>)
  402408:	4798      	blx	r3
  if ((int32_t)(IRQn) >= 0)
  40240a:	2800      	cmp	r0, #0
  40240c:	db09      	blt.n	402422 <_adc_async_init+0x7a>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40240e:	0943      	lsrs	r3, r0, #5
  402410:	f000 001f 	and.w	r0, r0, #31
  402414:	2201      	movs	r2, #1
  402416:	fa02 f000 	lsl.w	r0, r2, r0
  40241a:	3360      	adds	r3, #96	; 0x60
  40241c:	4a0e      	ldr	r2, [pc, #56]	; (402458 <_adc_async_init+0xb0>)
  40241e:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
	NVIC_EnableIRQ(_afec_get_irq_num(device));
  402422:	4628      	mov	r0, r5
  402424:	4b0b      	ldr	r3, [pc, #44]	; (402454 <_adc_async_init+0xac>)
  402426:	4798      	blx	r3
  if ((int32_t)(IRQn) >= 0)
  402428:	2800      	cmp	r0, #0
  40242a:	dbd1      	blt.n	4023d0 <_adc_async_init+0x28>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40242c:	0942      	lsrs	r2, r0, #5
  40242e:	f000 001f 	and.w	r0, r0, #31
  402432:	2301      	movs	r3, #1
  402434:	fa03 f000 	lsl.w	r0, r3, r0
  402438:	4b07      	ldr	r3, [pc, #28]	; (402458 <_adc_async_init+0xb0>)
  40243a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  40243e:	e7c7      	b.n	4023d0 <_adc_async_init+0x28>
  402440:	00407e04 	.word	0x00407e04
  402444:	004020b5 	.word	0x004020b5
  402448:	00402351 	.word	0x00402351
  40244c:	00402221 	.word	0x00402221
  402450:	004021f9 	.word	0x004021f9
  402454:	004021d5 	.word	0x004021d5
  402458:	e000e100 	.word	0xe000e100

0040245c <_adc_async_enable_channel>:
/**
 * \brief Enable ADC
 */
void _adc_async_enable_channel(struct _adc_async_device *const device, const uint8_t channel)
{
	hri_afec_set_CHSR_reg(device->hw, (1 << channel));
  40245c:	6942      	ldr	r2, [r0, #20]
  40245e:	2301      	movs	r3, #1
  402460:	fa03 f101 	lsl.w	r1, r3, r1
	((Afec *)hw)->AFEC_CHER = mask;
  402464:	6151      	str	r1, [r2, #20]
  402466:	4770      	bx	lr

00402468 <_adc_async_get_data_size>:
uint8_t _adc_async_get_data_size(const struct _adc_async_device *const device)
{
	(void)device;

	return 2;
}
  402468:	2002      	movs	r0, #2
  40246a:	4770      	bx	lr

0040246c <_get_cycles_for_ms>:
 */
static inline uint32_t _get_cycles_for_ms_internal(const uint16_t ms, const uint32_t freq, const uint8_t power)
{
	switch (power) {
	case 9:
		return (ms * (freq / 1000000)) * 1000;
  40246c:	f44f 7396 	mov.w	r3, #300	; 0x12c
  402470:	fb03 f000 	mul.w	r0, r3, r0
 * \brief Retrieve the amount of cycles to delay for the given amount of ms
 */
uint32_t _get_cycles_for_ms(const uint16_t ms)
{
	return _get_cycles_for_ms_internal(ms, CONF_HCLK_FREQUENCY, HCLK_FREQ_POWER);
}
  402474:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  402478:	fb03 f000 	mul.w	r0, r3, r0
  40247c:	4770      	bx	lr
	...

00402480 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
  402480:	b500      	push	{lr}
  402482:	b083      	sub	sp, #12
/**
 * \brief Enable FPU
 */
static inline void _fpu_enable(void)
{
	CRITICAL_SECTION_ENTER()
  402484:	a801      	add	r0, sp, #4
  402486:	4b14      	ldr	r3, [pc, #80]	; (4024d8 <_init_chip+0x58>)
  402488:	4798      	blx	r3
	/** Set bits 20-23 to enable CP10 and CP11 coprocessors */
	SCB->CPACR |= (0xFu << 20);
  40248a:	4a14      	ldr	r2, [pc, #80]	; (4024dc <_init_chip+0x5c>)
  40248c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
  402490:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  402494:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  __ASM volatile ("dsb 0xF":::"memory");
  402498:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  40249c:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	CRITICAL_SECTION_LEAVE()
  4024a0:	a801      	add	r0, sp, #4
  4024a2:	4b0f      	ldr	r3, [pc, #60]	; (4024e0 <_init_chip+0x60>)
  4024a4:	4798      	blx	r3

static inline void hri_efc_write_EEFC_FMR_FWS_bf(const void *const hw, hri_efc_eefc_fmr_reg_t data)
{
	uint32_t tmp;
	EFC_CRITICAL_SECTION_ENTER();
	tmp = ((Efc *)hw)->EEFC_FMR;
  4024a6:	4a0f      	ldr	r2, [pc, #60]	; (4024e4 <_init_chip+0x64>)
  4024a8:	6813      	ldr	r3, [r2, #0]
	tmp &= ~EEFC_FMR_FWS_Msk;
  4024aa:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
	tmp |= EEFC_FMR_FWS(data);
  4024ae:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
	((Efc *)hw)->EEFC_FMR = tmp;
  4024b2:	6013      	str	r3, [r2, #0]
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  4024b4:	4b0c      	ldr	r3, [pc, #48]	; (4024e8 <_init_chip+0x68>)
  4024b6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
		if (!hri_pmc_get_PCSR1_reg(PMC, (1 << periph_id))) {
  4024ba:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
  4024be:	d104      	bne.n	4024ca <_init_chip+0x4a>
	((Pmc *)hw)->PMC_PCER1 = mask;
  4024c0:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4024c4:	4b08      	ldr	r3, [pc, #32]	; (4024e8 <_init_chip+0x68>)
  4024c6:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	_fpu_enable();
	hri_efc_write_EEFC_FMR_FWS_bf(EFC, CONF_EFC_WAIT_STATE);

#if CONF_DMA_ENABLE
	_pmc_enable_periph_clock(ID_XDMAC);
	_dma_init();
  4024ca:	4b08      	ldr	r3, [pc, #32]	; (4024ec <_init_chip+0x6c>)
  4024cc:	4798      	blx	r3

#endif
	_pmc_init();
  4024ce:	4b08      	ldr	r3, [pc, #32]	; (4024f0 <_init_chip+0x70>)
  4024d0:	4798      	blx	r3
}
  4024d2:	b003      	add	sp, #12
  4024d4:	f85d fb04 	ldr.w	pc, [sp], #4
  4024d8:	00401b3d 	.word	0x00401b3d
  4024dc:	e000ed00 	.word	0xe000ed00
  4024e0:	00401b4b 	.word	0x00401b4b
  4024e4:	400e0c00 	.word	0x400e0c00
  4024e8:	400e0600 	.word	0x400e0600
  4024ec:	00403035 	.word	0x00403035
  4024f0:	00402909 	.word	0x00402909

004024f4 <_can_irq_handler>:
 * \brief CAN interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _can_irq_handler(struct _can_async_device *dev)
{
  4024f4:	b538      	push	{r3, r4, r5, lr}
  4024f6:	4605      	mov	r5, r0
	uint32_t ir;
	ir = hri_mcan_read_IR_reg(dev->hw);
  4024f8:	6803      	ldr	r3, [r0, #0]
	MCAN_CRITICAL_SECTION_LEAVE();
}

static inline hri_mcan_ir_reg_t hri_mcan_read_IR_reg(const void *const hw)
{
	return ((Mcan *)hw)->MCAN_IR;
  4024fa:	6d1c      	ldr	r4, [r3, #80]	; 0x50

	if (ir & MCAN_IR_RF0N) {
  4024fc:	f014 0f01 	tst.w	r4, #1
  402500:	d11a      	bne.n	402538 <_can_irq_handler+0x44>
		dev->cb.rx_done(dev);
	}

	if (ir & MCAN_IR_TC) {
  402502:	f414 7f00 	tst.w	r4, #512	; 0x200
  402506:	d11a      	bne.n	40253e <_can_irq_handler+0x4a>
		dev->cb.tx_done(dev);
	}

	if (ir & MCAN_IR_BO) {
  402508:	f014 7f00 	tst.w	r4, #33554432	; 0x2000000
  40250c:	d11b      	bne.n	402546 <_can_irq_handler+0x52>
		dev->cb.irq_handler(dev, CAN_IRQ_BO);
	}

	if (ir & MCAN_IR_EW) {
  40250e:	f014 7f80 	tst.w	r4, #16777216	; 0x1000000
  402512:	d11d      	bne.n	402550 <_can_irq_handler+0x5c>
		dev->cb.irq_handler(dev, CAN_IRQ_EW);
	}

	if (ir & MCAN_IR_EP) {
  402514:	f414 0f00 	tst.w	r4, #8388608	; 0x800000
  402518:	d008      	beq.n	40252c <_can_irq_handler+0x38>
		dev->cb.irq_handler(dev, hri_mcan_get_PSR_EP_bit(dev->hw) ? CAN_IRQ_EP : CAN_IRQ_EA);
  40251a:	68eb      	ldr	r3, [r5, #12]
  40251c:	682a      	ldr	r2, [r5, #0]
	return (((Mcan *)hw)->MCAN_PSR & MCAN_PSR_EP) > 0;
  40251e:	6c52      	ldr	r2, [r2, #68]	; 0x44
  402520:	f012 0f20 	tst.w	r2, #32
  402524:	d019      	beq.n	40255a <_can_irq_handler+0x66>
  402526:	2102      	movs	r1, #2
  402528:	4628      	mov	r0, r5
  40252a:	4798      	blx	r3
	}

	if (ir & MCAN_IR_RF0L) {
  40252c:	f014 0f08 	tst.w	r4, #8
  402530:	d115      	bne.n	40255e <_can_irq_handler+0x6a>
		dev->cb.irq_handler(dev, CAN_IRQ_DO);
	}

	hri_mcan_write_IR_reg(dev->hw, ir);
  402532:	682b      	ldr	r3, [r5, #0]
	((Mcan *)hw)->MCAN_IR = data;
  402534:	651c      	str	r4, [r3, #80]	; 0x50
  402536:	bd38      	pop	{r3, r4, r5, pc}
		dev->cb.rx_done(dev);
  402538:	6883      	ldr	r3, [r0, #8]
  40253a:	4798      	blx	r3
  40253c:	e7e1      	b.n	402502 <_can_irq_handler+0xe>
		dev->cb.tx_done(dev);
  40253e:	686b      	ldr	r3, [r5, #4]
  402540:	4628      	mov	r0, r5
  402542:	4798      	blx	r3
  402544:	e7e0      	b.n	402508 <_can_irq_handler+0x14>
		dev->cb.irq_handler(dev, CAN_IRQ_BO);
  402546:	68eb      	ldr	r3, [r5, #12]
  402548:	2103      	movs	r1, #3
  40254a:	4628      	mov	r0, r5
  40254c:	4798      	blx	r3
  40254e:	e7de      	b.n	40250e <_can_irq_handler+0x1a>
		dev->cb.irq_handler(dev, CAN_IRQ_EW);
  402550:	68eb      	ldr	r3, [r5, #12]
  402552:	2100      	movs	r1, #0
  402554:	4628      	mov	r0, r5
  402556:	4798      	blx	r3
  402558:	e7dc      	b.n	402514 <_can_irq_handler+0x20>
		dev->cb.irq_handler(dev, hri_mcan_get_PSR_EP_bit(dev->hw) ? CAN_IRQ_EP : CAN_IRQ_EA);
  40255a:	2101      	movs	r1, #1
  40255c:	e7e4      	b.n	402528 <_can_irq_handler+0x34>
		dev->cb.irq_handler(dev, CAN_IRQ_DO);
  40255e:	68eb      	ldr	r3, [r5, #12]
  402560:	2104      	movs	r1, #4
  402562:	4628      	mov	r0, r5
  402564:	4798      	blx	r3
  402566:	e7e4      	b.n	402532 <_can_irq_handler+0x3e>

00402568 <MCAN1_INT0_Handler>:

/**
 * \internal CAN interrupt handler
 */
void MCAN1_INT0_Handler(void)
{
  402568:	b508      	push	{r3, lr}
	_can_irq_handler(_can1_dev);
  40256a:	4b02      	ldr	r3, [pc, #8]	; (402574 <MCAN1_INT0_Handler+0xc>)
  40256c:	6a98      	ldr	r0, [r3, #40]	; 0x28
  40256e:	4b02      	ldr	r3, [pc, #8]	; (402578 <MCAN1_INT0_Handler+0x10>)
  402570:	4798      	blx	r3
  402572:	bd08      	pop	{r3, pc}
  402574:	2040034c 	.word	0x2040034c
  402578:	004024f5 	.word	0x004024f5

0040257c <_ffs>:
};
#endif

/* Find the first bit set */
static int _ffs(uint32_t *v, uint8_t len)
{
  40257c:	b430      	push	{r4, r5}
	uint32_t i, j, bit;

	for (i = 0; i < len; i++) {
  40257e:	2500      	movs	r5, #0
  402580:	428d      	cmp	r5, r1
  402582:	d210      	bcs.n	4025a6 <_ffs+0x2a>
  402584:	2201      	movs	r2, #1
  402586:	2300      	movs	r3, #0
		bit = 1;
		for (j = 0; j < sizeof(uint32_t) * 8; j++) {
  402588:	2b1f      	cmp	r3, #31
  40258a:	d80a      	bhi.n	4025a2 <_ffs+0x26>
			if (v[i] & bit) {
  40258c:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
  402590:	4222      	tst	r2, r4
  402592:	d102      	bne.n	40259a <_ffs+0x1e>
				return i * 32 + j;
			}
			bit <<= 1;
  402594:	0052      	lsls	r2, r2, #1
		for (j = 0; j < sizeof(uint32_t) * 8; j++) {
  402596:	3301      	adds	r3, #1
  402598:	e7f6      	b.n	402588 <_ffs+0xc>
				return i * 32 + j;
  40259a:	eb03 1045 	add.w	r0, r3, r5, lsl #5
		}
	}

	return -1;
}
  40259e:	bc30      	pop	{r4, r5}
  4025a0:	4770      	bx	lr
	for (i = 0; i < len; i++) {
  4025a2:	3501      	adds	r5, #1
  4025a4:	e7ec      	b.n	402580 <_ffs+0x4>
	return -1;
  4025a6:	f04f 30ff 	mov.w	r0, #4294967295
  4025aa:	e7f8      	b.n	40259e <_ffs+0x22>

004025ac <_ext_irq_handler>:

/**
 * \brief External interrupt handler
 */
static void _ext_irq_handler(void)
{
  4025ac:	b510      	push	{r4, lr}
  4025ae:	b086      	sub	sp, #24
	uint32_t flag_total = 0, flags[5] = {
  4025b0:	2300      	movs	r3, #0
  4025b2:	9301      	str	r3, [sp, #4]
  4025b4:	9302      	str	r3, [sp, #8]
  4025b6:	9303      	str	r3, [sp, #12]
  4025b8:	9304      	str	r3, [sp, #16]
  4025ba:	9305      	str	r3, [sp, #20]
	                             0,
	                         };
	int pos;

	ASSERT(callback);
  4025bc:	4b28      	ldr	r3, [pc, #160]	; (402660 <_ext_irq_handler+0xb4>)
  4025be:	6818      	ldr	r0, [r3, #0]
  4025c0:	22f8      	movs	r2, #248	; 0xf8
  4025c2:	4928      	ldr	r1, [pc, #160]	; (402664 <_ext_irq_handler+0xb8>)
  4025c4:	3000      	adds	r0, #0
  4025c6:	bf18      	it	ne
  4025c8:	2001      	movne	r0, #1
  4025ca:	4b27      	ldr	r3, [pc, #156]	; (402668 <_ext_irq_handler+0xbc>)
  4025cc:	4798      	blx	r3
	return ((Pio *)hw)->PIO_ISR;
  4025ce:	4b27      	ldr	r3, [pc, #156]	; (40266c <_ext_irq_handler+0xc0>)
  4025d0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  4025d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48

#if CONF_EXTIRQ_0_ENABLE == 1 && defined(PIOA)
	flags[0] = hri_pio_read_ISR_reg(PIOA);
	flags[0] &= hri_pio_read_IMR_reg(PIOA);
  4025d4:	4013      	ands	r3, r2
  4025d6:	9301      	str	r3, [sp, #4]
	return ((Pio *)hw)->PIO_ISR;
  4025d8:	4a25      	ldr	r2, [pc, #148]	; (402670 <_ext_irq_handler+0xc4>)
  4025da:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  4025dc:	6c92      	ldr	r2, [r2, #72]	; 0x48
	flag_total |= flags[0];
#endif

#if CONF_EXTIRQ_1_ENABLE == 1 && defined(PIOB)
	flags[1] = hri_pio_read_ISR_reg(PIOB);
	flags[1] &= hri_pio_read_IMR_reg(PIOB);
  4025de:	400a      	ands	r2, r1
  4025e0:	9202      	str	r2, [sp, #8]
	flag_total |= flags[1];
  4025e2:	4313      	orrs	r3, r2
	return ((Pio *)hw)->PIO_ISR;
  4025e4:	4923      	ldr	r1, [pc, #140]	; (402674 <_ext_irq_handler+0xc8>)
  4025e6:	6cca      	ldr	r2, [r1, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  4025e8:	6c89      	ldr	r1, [r1, #72]	; 0x48
	flag_total |= flags[2];
#endif

#if CONF_EXTIRQ_3_ENABLE == 1 && defined(PIOD)
	flags[3] = hri_pio_read_ISR_reg(PIOD);
	flags[3] &= hri_pio_read_IMR_reg(PIOD);
  4025ea:	400a      	ands	r2, r1
  4025ec:	9204      	str	r2, [sp, #16]
	flag_total |= flags[3];
  4025ee:	4313      	orrs	r3, r2
	flags[4] = hri_pio_read_ISR_reg(PIOE);
	flags[4] &= hri_pio_read_IMR_reg(PIOE);
	flag_total |= flags[4];
#endif

	while (flag_total) {
  4025f0:	e02c      	b.n	40264c <_ext_irq_handler+0xa0>
		pos = _ffs(flags, 5);
		while (-1 != pos) {
			callback(pos);
  4025f2:	4b1b      	ldr	r3, [pc, #108]	; (402660 <_ext_irq_handler+0xb4>)
  4025f4:	681b      	ldr	r3, [r3, #0]
  4025f6:	4620      	mov	r0, r4
  4025f8:	4798      	blx	r3

			flags[pos >> 5] &= ~(1 << (pos & 31));
  4025fa:	1163      	asrs	r3, r4, #5
  4025fc:	f004 041f 	and.w	r4, r4, #31
  402600:	2201      	movs	r2, #1
  402602:	fa02 f404 	lsl.w	r4, r2, r4
  402606:	aa06      	add	r2, sp, #24
  402608:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  40260c:	f853 2c14 	ldr.w	r2, [r3, #-20]
  402610:	ea22 0204 	bic.w	r2, r2, r4
  402614:	f843 2c14 	str.w	r2, [r3, #-20]
			pos = _ffs(flags, 5);
  402618:	2105      	movs	r1, #5
  40261a:	a801      	add	r0, sp, #4
  40261c:	4b16      	ldr	r3, [pc, #88]	; (402678 <_ext_irq_handler+0xcc>)
  40261e:	4798      	blx	r3
  402620:	4604      	mov	r4, r0
		while (-1 != pos) {
  402622:	f1b4 3fff 	cmp.w	r4, #4294967295
  402626:	d1e4      	bne.n	4025f2 <_ext_irq_handler+0x46>
	return ((Pio *)hw)->PIO_ISR;
  402628:	4a10      	ldr	r2, [pc, #64]	; (40266c <_ext_irq_handler+0xc0>)
  40262a:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  40262c:	6c93      	ldr	r3, [r2, #72]	; 0x48
		}
		flag_total = 0;

#if CONF_EXTIRQ_0_ENABLE == 1 && defined(PIOA)
		flags[0] = hri_pio_read_ISR_reg(PIOA);
		flags[0] &= hri_pio_read_IMR_reg(PIOA);
  40262e:	400b      	ands	r3, r1
  402630:	9301      	str	r3, [sp, #4]
	return ((Pio *)hw)->PIO_ISR;
  402632:	490f      	ldr	r1, [pc, #60]	; (402670 <_ext_irq_handler+0xc4>)
  402634:	6cc8      	ldr	r0, [r1, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  402636:	6c8a      	ldr	r2, [r1, #72]	; 0x48
		flag_total |= flags[0];
#endif

#if CONF_EXTIRQ_1_ENABLE == 1 && defined(PIOB)
		flags[1] = hri_pio_read_ISR_reg(PIOB);
		flags[1] &= hri_pio_read_IMR_reg(PIOB);
  402638:	4002      	ands	r2, r0
  40263a:	9202      	str	r2, [sp, #8]
		flag_total |= flags[1];
  40263c:	4313      	orrs	r3, r2
	return ((Pio *)hw)->PIO_ISR;
  40263e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
  402642:	6cc8      	ldr	r0, [r1, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  402644:	6c8a      	ldr	r2, [r1, #72]	; 0x48
		flag_total |= flags[2];
#endif

#if CONF_EXTIRQ_3_ENABLE == 1 && defined(PIOD)
		flags[3] = hri_pio_read_ISR_reg(PIOD);
		flags[3] &= hri_pio_read_IMR_reg(PIOD);
  402646:	4002      	ands	r2, r0
  402648:	9204      	str	r2, [sp, #16]
		flag_total |= flags[3];
  40264a:	4313      	orrs	r3, r2
	while (flag_total) {
  40264c:	b12b      	cbz	r3, 40265a <_ext_irq_handler+0xae>
		pos = _ffs(flags, 5);
  40264e:	2105      	movs	r1, #5
  402650:	a801      	add	r0, sp, #4
  402652:	4b09      	ldr	r3, [pc, #36]	; (402678 <_ext_irq_handler+0xcc>)
  402654:	4798      	blx	r3
  402656:	4604      	mov	r4, r0
		while (-1 != pos) {
  402658:	e7e3      	b.n	402622 <_ext_irq_handler+0x76>
		flags[4] = hri_pio_read_ISR_reg(PIOE);
		flags[4] &= hri_pio_read_IMR_reg(PIOE);
		flag_total |= flags[4];
#endif
	}
}
  40265a:	b006      	add	sp, #24
  40265c:	bd10      	pop	{r4, pc}
  40265e:	bf00      	nop
  402660:	20400378 	.word	0x20400378
  402664:	00407e78 	.word	0x00407e78
  402668:	004020b5 	.word	0x004020b5
  40266c:	400e0e00 	.word	0x400e0e00
  402670:	400e1000 	.word	0x400e1000
  402674:	400e1400 	.word	0x400e1400
  402678:	0040257d 	.word	0x0040257d

0040267c <_pio_get_hardware_index>:
{
  40267c:	b510      	push	{r4, lr}
	ASSERT(hw);
  40267e:	4604      	mov	r4, r0
  402680:	22d2      	movs	r2, #210	; 0xd2
  402682:	4905      	ldr	r1, [pc, #20]	; (402698 <_pio_get_hardware_index+0x1c>)
  402684:	3000      	adds	r0, #0
  402686:	bf18      	it	ne
  402688:	2001      	movne	r0, #1
  40268a:	4b04      	ldr	r3, [pc, #16]	; (40269c <_pio_get_hardware_index+0x20>)
  40268c:	4798      	blx	r3
	return ((uint32_t)hw - (uint32_t)PIOA) >> 9;
  40268e:	4804      	ldr	r0, [pc, #16]	; (4026a0 <_pio_get_hardware_index+0x24>)
  402690:	4420      	add	r0, r4
}
  402692:	f3c0 2047 	ubfx	r0, r0, #9, #8
  402696:	bd10      	pop	{r4, pc}
  402698:	00407e78 	.word	0x00407e78
  40269c:	004020b5 	.word	0x004020b5
  4026a0:	bff1f200 	.word	0xbff1f200

004026a4 <_pio_get_index>:
{
  4026a4:	b510      	push	{r4, lr}
	ASSERT(hw);
  4026a6:	4604      	mov	r4, r0
  4026a8:	22e0      	movs	r2, #224	; 0xe0
  4026aa:	490d      	ldr	r1, [pc, #52]	; (4026e0 <_pio_get_index+0x3c>)
  4026ac:	3000      	adds	r0, #0
  4026ae:	bf18      	it	ne
  4026b0:	2001      	movne	r0, #1
  4026b2:	4b0c      	ldr	r3, [pc, #48]	; (4026e4 <_pio_get_index+0x40>)
  4026b4:	4798      	blx	r3
	uint8_t offset = _pio_get_hardware_index(hw);
  4026b6:	4620      	mov	r0, r4
  4026b8:	4b0b      	ldr	r3, [pc, #44]	; (4026e8 <_pio_get_index+0x44>)
  4026ba:	4798      	blx	r3
	for (i = 0; i < ARRAY_SIZE(_ext_irq); i++) {
  4026bc:	2300      	movs	r3, #0
  4026be:	2b02      	cmp	r3, #2
  4026c0:	d80b      	bhi.n	4026da <_pio_get_index+0x36>
		if (_ext_irq[i].number == offset) {
  4026c2:	ebc3 01c3 	rsb	r1, r3, r3, lsl #3
  4026c6:	008a      	lsls	r2, r1, #2
  4026c8:	4908      	ldr	r1, [pc, #32]	; (4026ec <_pio_get_index+0x48>)
  4026ca:	5c8a      	ldrb	r2, [r1, r2]
  4026cc:	4290      	cmp	r0, r2
  4026ce:	d002      	beq.n	4026d6 <_pio_get_index+0x32>
	for (i = 0; i < ARRAY_SIZE(_ext_irq); i++) {
  4026d0:	3301      	adds	r3, #1
  4026d2:	b2db      	uxtb	r3, r3
  4026d4:	e7f3      	b.n	4026be <_pio_get_index+0x1a>
			return i;
  4026d6:	b258      	sxtb	r0, r3
  4026d8:	bd10      	pop	{r4, pc}
	return ERR_INVALID_DATA;
  4026da:	f04f 30ff 	mov.w	r0, #4294967295
}
  4026de:	bd10      	pop	{r4, pc}
  4026e0:	00407e78 	.word	0x00407e78
  4026e4:	004020b5 	.word	0x004020b5
  4026e8:	0040267d 	.word	0x0040267d
  4026ec:	00407e1c 	.word	0x00407e1c

004026f0 <_pio_init>:
 * \return The status of instance initial
 * \retval ERR_NONE Initial status OK
 * \retval ERR_DENIED No need to initial
 */
static int32_t _pio_init(void *const hw)
{
  4026f0:	b538      	push	{r3, r4, r5, lr}
	int8_t i;

	ASSERT(hw);
  4026f2:	4604      	mov	r4, r0
  4026f4:	f44f 72af 	mov.w	r2, #350	; 0x15e
  4026f8:	4929      	ldr	r1, [pc, #164]	; (4027a0 <_pio_init+0xb0>)
  4026fa:	3000      	adds	r0, #0
  4026fc:	bf18      	it	ne
  4026fe:	2001      	movne	r0, #1
  402700:	4b28      	ldr	r3, [pc, #160]	; (4027a4 <_pio_init+0xb4>)
  402702:	4798      	blx	r3

	i = _pio_get_index(hw);
  402704:	4620      	mov	r0, r4
  402706:	4b28      	ldr	r3, [pc, #160]	; (4027a8 <_pio_init+0xb8>)
  402708:	4798      	blx	r3
	if (i < 0) {
  40270a:	2800      	cmp	r0, #0
  40270c:	db43      	blt.n	402796 <_pio_init+0xa6>
		return ERR_DENIED;
	}

	hri_pio_set_AIMMR_reg(hw, _ext_irq[i].add_irq_enable);
  40270e:	4d27      	ldr	r5, [pc, #156]	; (4027ac <_pio_init+0xbc>)
  402710:	00c2      	lsls	r2, r0, #3
  402712:	1a11      	subs	r1, r2, r0
  402714:	008b      	lsls	r3, r1, #2
  402716:	442b      	add	r3, r5
  402718:	6899      	ldr	r1, [r3, #8]
	((Pio *)hw)->PIO_AIMER = mask;
  40271a:	f8c4 10b0 	str.w	r1, [r4, #176]	; 0xb0
	hri_pio_clear_ELSR_reg(hw, _ext_irq[i].esr);
  40271e:	68d9      	ldr	r1, [r3, #12]
	((Pio *)hw)->PIO_ESR = mask;
  402720:	f8c4 10c0 	str.w	r1, [r4, #192]	; 0xc0
	hri_pio_set_ELSR_reg(hw, _ext_irq[i].lsr);
  402724:	6919      	ldr	r1, [r3, #16]
	((Pio *)hw)->PIO_LSR = mask;
  402726:	f8c4 10c4 	str.w	r1, [r4, #196]	; 0xc4
	hri_pio_clear_FRLHSR_reg(hw, _ext_irq[i].fellsr);
  40272a:	699b      	ldr	r3, [r3, #24]
	((Pio *)hw)->PIO_FELLSR = mask;
  40272c:	f8c4 30d0 	str.w	r3, [r4, #208]	; 0xd0
	hri_pio_set_FRLHSR_reg(hw, _ext_irq[i].rehlsr);
  402730:	1a10      	subs	r0, r2, r0
  402732:	0083      	lsls	r3, r0, #2
  402734:	442b      	add	r3, r5
  402736:	695b      	ldr	r3, [r3, #20]
	((Pio *)hw)->PIO_REHLSR = mask;
  402738:	f8c4 30d4 	str.w	r3, [r4, #212]	; 0xd4

	i = _pio_irq_n[_pio_get_hardware_index(hw)];
  40273c:	4620      	mov	r0, r4
  40273e:	4b1c      	ldr	r3, [pc, #112]	; (4027b0 <_pio_init+0xc0>)
  402740:	4798      	blx	r3
  402742:	4428      	add	r0, r5
  402744:	f990 3054 	ldrsb.w	r3, [r0, #84]	; 0x54
  if ((int32_t)(IRQn) >= 0)
  402748:	2b00      	cmp	r3, #0
  40274a:	db0c      	blt.n	402766 <_pio_init+0x76>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40274c:	095a      	lsrs	r2, r3, #5
  40274e:	f003 001f 	and.w	r0, r3, #31
  402752:	2101      	movs	r1, #1
  402754:	4081      	lsls	r1, r0
  402756:	3220      	adds	r2, #32
  402758:	4816      	ldr	r0, [pc, #88]	; (4027b4 <_pio_init+0xc4>)
  40275a:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  40275e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  402762:	f3bf 8f6f 	isb	sy
  if ((int32_t)(IRQn) >= 0)
  402766:	2b00      	cmp	r3, #0
  402768:	db08      	blt.n	40277c <_pio_init+0x8c>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40276a:	095a      	lsrs	r2, r3, #5
  40276c:	f003 001f 	and.w	r0, r3, #31
  402770:	2101      	movs	r1, #1
  402772:	4081      	lsls	r1, r0
  402774:	3260      	adds	r2, #96	; 0x60
  402776:	480f      	ldr	r0, [pc, #60]	; (4027b4 <_pio_init+0xc4>)
  402778:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
  if ((int32_t)(IRQn) >= 0)
  40277c:	2b00      	cmp	r3, #0
  40277e:	db0d      	blt.n	40279c <_pio_init+0xac>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402780:	0959      	lsrs	r1, r3, #5
  402782:	f003 031f 	and.w	r3, r3, #31
  402786:	2201      	movs	r2, #1
  402788:	fa02 f303 	lsl.w	r3, r2, r3
  40278c:	4a09      	ldr	r2, [pc, #36]	; (4027b4 <_pio_init+0xc4>)
  40278e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	NVIC_DisableIRQ((IRQn_Type)i);
	NVIC_ClearPendingIRQ((IRQn_Type)i);
	NVIC_EnableIRQ((IRQn_Type)i);

	return ERR_NONE;
  402792:	2000      	movs	r0, #0
  402794:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_DENIED;
  402796:	f06f 0010 	mvn.w	r0, #16
  40279a:	bd38      	pop	{r3, r4, r5, pc}
	return ERR_NONE;
  40279c:	2000      	movs	r0, #0
}
  40279e:	bd38      	pop	{r3, r4, r5, pc}
  4027a0:	00407e78 	.word	0x00407e78
  4027a4:	004020b5 	.word	0x004020b5
  4027a8:	004026a5 	.word	0x004026a5
  4027ac:	00407e1c 	.word	0x00407e1c
  4027b0:	0040267d 	.word	0x0040267d
  4027b4:	e000e100 	.word	0xe000e100

004027b8 <PIOD_Handler>:
{
  4027b8:	b508      	push	{r3, lr}
	_ext_irq_handler();
  4027ba:	4b01      	ldr	r3, [pc, #4]	; (4027c0 <PIOD_Handler+0x8>)
  4027bc:	4798      	blx	r3
  4027be:	bd08      	pop	{r3, pc}
  4027c0:	004025ad 	.word	0x004025ad

004027c4 <PIOB_Handler>:
{
  4027c4:	b508      	push	{r3, lr}
	_ext_irq_handler();
  4027c6:	4b01      	ldr	r3, [pc, #4]	; (4027cc <PIOB_Handler+0x8>)
  4027c8:	4798      	blx	r3
  4027ca:	bd08      	pop	{r3, pc}
  4027cc:	004025ad 	.word	0x004025ad

004027d0 <PIOA_Handler>:
{
  4027d0:	b508      	push	{r3, lr}
	_ext_irq_handler();
  4027d2:	4b01      	ldr	r3, [pc, #4]	; (4027d8 <PIOA_Handler+0x8>)
  4027d4:	4798      	blx	r3
  4027d6:	bd08      	pop	{r3, pc}
  4027d8:	004025ad 	.word	0x004025ad

004027dc <_ext_irq_init>:

int32_t _ext_irq_init(void (*cb)(const uint32_t pin))
{
  4027dc:	b538      	push	{r3, r4, r5, lr}
  4027de:	4605      	mov	r5, r0

#if CONF_EXTIRQ_0_ENABLE == 1 && defined(PIOA)
	_pio_init(PIOA);
  4027e0:	4805      	ldr	r0, [pc, #20]	; (4027f8 <_ext_irq_init+0x1c>)
  4027e2:	4c06      	ldr	r4, [pc, #24]	; (4027fc <_ext_irq_init+0x20>)
  4027e4:	47a0      	blx	r4
#endif

#if CONF_EXTIRQ_1_ENABLE == 1 && defined(PIOB)
	_pio_init(PIOB);
  4027e6:	4806      	ldr	r0, [pc, #24]	; (402800 <_ext_irq_init+0x24>)
  4027e8:	47a0      	blx	r4
#if CONF_EXTIRQ_2_ENABLE == 1 && defined(PIOC)
	_pio_init(PIOC);
#endif

#if CONF_EXTIRQ_3_ENABLE == 1 && defined(PIOD)
	_pio_init(PIOD);
  4027ea:	4806      	ldr	r0, [pc, #24]	; (402804 <_ext_irq_init+0x28>)
  4027ec:	47a0      	blx	r4

#if CONF_EXTIRQ_4_ENABLE == 1 && defined(PIOE)
	_pio_init(PIOE);
#endif

	callback = cb;
  4027ee:	4b06      	ldr	r3, [pc, #24]	; (402808 <_ext_irq_init+0x2c>)
  4027f0:	601d      	str	r5, [r3, #0]

	return ERR_NONE;
}
  4027f2:	2000      	movs	r0, #0
  4027f4:	bd38      	pop	{r3, r4, r5, pc}
  4027f6:	bf00      	nop
  4027f8:	400e0e00 	.word	0x400e0e00
  4027fc:	004026f1 	.word	0x004026f1
  402800:	400e1000 	.word	0x400e1000
  402804:	400e1400 	.word	0x400e1400
  402808:	20400378 	.word	0x20400378

0040280c <_ext_irq_enable>:

	return ERR_NONE;
}

int32_t _ext_irq_enable(const uint32_t pin, const bool enable)
{
  40280c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402810:	4604      	mov	r4, r0
  402812:	460f      	mov	r7, r1
	void *   hw   = PIOA;
	uint32_t temp = 0;

	ASSERT(pin < 160);
  402814:	f8df 8050 	ldr.w	r8, [pc, #80]	; 402868 <_ext_irq_enable+0x5c>
  402818:	f240 12ab 	movw	r2, #427	; 0x1ab
  40281c:	4641      	mov	r1, r8
  40281e:	289f      	cmp	r0, #159	; 0x9f
  402820:	bf8c      	ite	hi
  402822:	2000      	movhi	r0, #0
  402824:	2001      	movls	r0, #1
  402826:	4e0e      	ldr	r6, [pc, #56]	; (402860 <_ext_irq_enable+0x54>)
  402828:	47b0      	blx	r6

	hw   = _get_hardware_instance(pin);
  40282a:	b2e5      	uxtb	r5, r4
	ASSERT(pin < 160);
  40282c:	22c3      	movs	r2, #195	; 0xc3
  40282e:	4641      	mov	r1, r8
  402830:	2d9f      	cmp	r5, #159	; 0x9f
  402832:	bf8c      	ite	hi
  402834:	2000      	movhi	r0, #0
  402836:	2001      	movls	r0, #1
  402838:	47b0      	blx	r6
	return (void *)((uint32_t)PIOA + (pin >> 5) * 0x200);
  40283a:	096d      	lsrs	r5, r5, #5
  40283c:	4b09      	ldr	r3, [pc, #36]	; (402864 <_ext_irq_enable+0x58>)
  40283e:	eb03 2545 	add.w	r5, r3, r5, lsl #9
	temp = pin & 31;
  402842:	f004 041f 	and.w	r4, r4, #31

	if (enable) {
  402846:	b937      	cbnz	r7, 402856 <_ext_irq_enable+0x4a>
		hri_pio_set_IMR_reg(hw, 1ul << temp);
	} else {
		hri_pio_clear_IMR_reg(hw, 1ul << temp);
  402848:	2301      	movs	r3, #1
  40284a:	fa03 f404 	lsl.w	r4, r3, r4
	((Pio *)hw)->PIO_IDR = mask;
  40284e:	646c      	str	r4, [r5, #68]	; 0x44
	}

	return ERR_NONE;
}
  402850:	2000      	movs	r0, #0
  402852:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		hri_pio_set_IMR_reg(hw, 1ul << temp);
  402856:	2301      	movs	r3, #1
  402858:	fa03 f404 	lsl.w	r4, r3, r4
	((Pio *)hw)->PIO_IER = mask;
  40285c:	642c      	str	r4, [r5, #64]	; 0x40
  40285e:	e7f7      	b.n	402850 <_ext_irq_enable+0x44>
  402860:	004020b5 	.word	0x004020b5
  402864:	400e0e00 	.word	0x400e0e00
  402868:	00407e78 	.word	0x00407e78

0040286c <_pmc_init_sources>:
	PMC_CRITICAL_SECTION_LEAVE();
}

static inline hri_pmc_ckgr_mor_reg_t hri_pmc_read_CKGR_MOR_reg(const void *const hw)
{
	return ((Pmc *)hw)->CKGR_MOR;
  40286c:	490e      	ldr	r1, [pc, #56]	; (4028a8 <_pmc_init_sources+0x3c>)
  40286e:	6a0a      	ldr	r2, [r1, #32]
	/* Enable Main XTAL oscillator */
	data = hri_pmc_read_CKGR_MOR_reg(PMC) & ~CKGR_MOR_MOSCXTEN;
	data |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY | CKGR_MOR_MOSCSEL;
	hri_pmc_write_CKGR_MOR_reg(PMC, data);
#else
	data = hri_pmc_read_CKGR_MOR_reg(PMC) & ~CKGR_MOR_MOSCXTBY;
  402870:	f022 0202 	bic.w	r2, r2, #2
	data |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCXTST(CONF_XOSC20M_STARTUP_TIME);
  402874:	4b0d      	ldr	r3, [pc, #52]	; (4028ac <_pmc_init_sources+0x40>)
  402876:	4313      	orrs	r3, r2
	((Pmc *)hw)->CKGR_MOR = data;
  402878:	620b      	str	r3, [r1, #32]
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MOSCXTS) > 0;
  40287a:	4b0b      	ldr	r3, [pc, #44]	; (4028a8 <_pmc_init_sources+0x3c>)
  40287c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
	hri_pmc_write_CKGR_MOR_reg(PMC, data);
	while (!hri_pmc_get_SR_MOSCXTS_bit(PMC)) {
  40287e:	f013 0f01 	tst.w	r3, #1
  402882:	d0fa      	beq.n	40287a <_pmc_init_sources+0xe>
	((Pmc *)hw)->CKGR_MOR |= mask;
  402884:	4b08      	ldr	r3, [pc, #32]	; (4028a8 <_pmc_init_sources+0x3c>)
  402886:	6a19      	ldr	r1, [r3, #32]
  402888:	4a09      	ldr	r2, [pc, #36]	; (4028b0 <_pmc_init_sources+0x44>)
  40288a:	430a      	orrs	r2, r1
  40288c:	621a      	str	r2, [r3, #32]

static inline void hri_pmc_write_CKGR_PLLAR_MULA_bf(const void *const hw, hri_pmc_ckgr_pllar_reg_t data)
{
	uint32_t tmp;
	PMC_CRITICAL_SECTION_ENTER();
	tmp = ((Pmc *)hw)->CKGR_PLLAR;
  40288e:	6a99      	ldr	r1, [r3, #40]	; 0x28
	tmp &= ~CKGR_PLLAR_MULA_Msk;
  402890:	4a08      	ldr	r2, [pc, #32]	; (4028b4 <_pmc_init_sources+0x48>)
  402892:	400a      	ands	r2, r1
	tmp |= CKGR_PLLAR_MULA(data);
	((Pmc *)hw)->CKGR_PLLAR = tmp;
  402894:	629a      	str	r2, [r3, #40]	; 0x28
}

static inline void hri_pmc_write_CKGR_PLLAR_reg(const void *const hw, hri_pmc_ckgr_pllar_reg_t data)
{
	PMC_CRITICAL_SECTION_ENTER();
	((Pmc *)hw)->CKGR_PLLAR = data;
  402896:	4a08      	ldr	r2, [pc, #32]	; (4028b8 <_pmc_init_sources+0x4c>)
  402898:	629a      	str	r2, [r3, #40]	; 0x28
	return (((Pmc *)hw)->PMC_SR & PMC_SR_LOCKA) > 0;
  40289a:	4b03      	ldr	r3, [pc, #12]	; (4028a8 <_pmc_init_sources+0x3c>)
  40289c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
#if (CONF_PLLACK_ENABLE == 1)
	data = CKGR_PLLAR_MULA(CONF_PLLACK_MUL - 1) | CKGR_PLLAR_DIVA(CONF_PLLACK_DIV) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
	/* Stop PLL first */
	hri_pmc_write_CKGR_PLLAR_MULA_bf(PMC, 0);
	hri_pmc_write_CKGR_PLLAR_reg(PMC, (CKGR_PLLAR_ONE | data));
	while (!hri_pmc_get_SR_LOCKA_bit(PMC)) {
  40289e:	f013 0f02 	tst.w	r3, #2
  4028a2:	d0fa      	beq.n	40289a <_pmc_init_sources+0x2e>
#if (CONF_CLK_CFDEN_ENABLE == 1)
	/* Enable main clock failure detection */
	hri_pmc_set_CKGR_MOR_CFDEN_bit(PMC);
#endif
#endif
}
  4028a4:	4770      	bx	lr
  4028a6:	bf00      	nop
  4028a8:	400e0600 	.word	0x400e0600
  4028ac:	00373e01 	.word	0x00373e01
  4028b0:	01370000 	.word	0x01370000
  4028b4:	f800ffff 	.word	0xf800ffff
  4028b8:	20183f01 	.word	0x20183f01

004028bc <_pmc_init_master_clock>:

static inline void hri_pmc_write_MCKR_PRES_bf(const void *const hw, hri_pmc_mckr_reg_t data)
{
	uint32_t tmp;
	PMC_CRITICAL_SECTION_ENTER();
	tmp = ((Pmc *)hw)->PMC_MCKR;
  4028bc:	4a11      	ldr	r2, [pc, #68]	; (402904 <_pmc_init_master_clock+0x48>)
  4028be:	6b13      	ldr	r3, [r2, #48]	; 0x30
	tmp &= ~PMC_MCKR_PRES_Msk;
  4028c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
	tmp |= PMC_MCKR_PRES(data);
	((Pmc *)hw)->PMC_MCKR = tmp;
  4028c4:	6313      	str	r3, [r2, #48]	; 0x30
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MCKRDY) > 0;
  4028c6:	4b0f      	ldr	r3, [pc, #60]	; (402904 <_pmc_init_master_clock+0x48>)
  4028c8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
		/* Wait until master clock is ready */
	}
#elif ((CONF_CLK_GEN_MCKR_SRC == CLK_SRC_OPTION_PLLACK) || (CONF_CLK_GEN_MCKR_SRC == CLK_SRC_OPTION_UPLLCKDIV))
	hri_pmc_write_MCKR_PRES_bf(PMC, CONF_MCKR_PRESC);
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
  4028ca:	f013 0f08 	tst.w	r3, #8
  4028ce:	d0fa      	beq.n	4028c6 <_pmc_init_master_clock+0xa>

static inline void hri_pmc_write_MCKR_MDIV_bf(const void *const hw, hri_pmc_mckr_reg_t data)
{
	uint32_t tmp;
	PMC_CRITICAL_SECTION_ENTER();
	tmp = ((Pmc *)hw)->PMC_MCKR;
  4028d0:	4a0c      	ldr	r2, [pc, #48]	; (402904 <_pmc_init_master_clock+0x48>)
  4028d2:	6b13      	ldr	r3, [r2, #48]	; 0x30
	tmp &= ~PMC_MCKR_MDIV_Msk;
  4028d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
	tmp |= PMC_MCKR_MDIV(data);
  4028d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
	((Pmc *)hw)->PMC_MCKR = tmp;
  4028dc:	6313      	str	r3, [r2, #48]	; 0x30
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MCKRDY) > 0;
  4028de:	4b09      	ldr	r3, [pc, #36]	; (402904 <_pmc_init_master_clock+0x48>)
  4028e0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
		/* Wait until master clock is ready */
	}
	hri_pmc_write_MCKR_MDIV_bf(PMC, CONF_MCK_DIV);
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
  4028e2:	f013 0f08 	tst.w	r3, #8
  4028e6:	d0fa      	beq.n	4028de <_pmc_init_master_clock+0x22>
	tmp = ((Pmc *)hw)->PMC_MCKR;
  4028e8:	4a06      	ldr	r2, [pc, #24]	; (402904 <_pmc_init_master_clock+0x48>)
  4028ea:	6b13      	ldr	r3, [r2, #48]	; 0x30
	tmp &= ~PMC_MCKR_CSS_Msk;
  4028ec:	f023 0303 	bic.w	r3, r3, #3
	tmp |= PMC_MCKR_CSS(data);
  4028f0:	f043 0302 	orr.w	r3, r3, #2
	((Pmc *)hw)->PMC_MCKR = tmp;
  4028f4:	6313      	str	r3, [r2, #48]	; 0x30
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MCKRDY) > 0;
  4028f6:	4b03      	ldr	r3, [pc, #12]	; (402904 <_pmc_init_master_clock+0x48>)
  4028f8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
		/* Wait until master clock is ready */
	}
	hri_pmc_write_MCKR_CSS_bf(PMC, CONF_CLK_GEN_MCKR_SRC);
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
  4028fa:	f013 0f08 	tst.w	r3, #8
  4028fe:	d0fa      	beq.n	4028f6 <_pmc_init_master_clock+0x3a>
		/* Wait until master clock is ready */
	}
#endif
#endif
}
  402900:	4770      	bx	lr
  402902:	bf00      	nop
  402904:	400e0600 	.word	0x400e0600

00402908 <_pmc_init>:
/**
 * \brief Initializes cortex M7 core clock
 *
 */
void _pmc_init(void)
{
  402908:	b508      	push	{r3, lr}
	_pmc_init_sources();
  40290a:	4b02      	ldr	r3, [pc, #8]	; (402914 <_pmc_init+0xc>)
  40290c:	4798      	blx	r3
	_pmc_init_master_clock();
  40290e:	4b02      	ldr	r3, [pc, #8]	; (402918 <_pmc_init+0x10>)
  402910:	4798      	blx	r3
  402912:	bd08      	pop	{r3, pc}
  402914:	0040286d 	.word	0x0040286d
  402918:	004028bd 	.word	0x004028bd

0040291c <_pwm_get_cfg>:
 */
static const struct _pwm_cfg *_pwm_get_cfg(void *const hw)
{
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_pwms); i++) {
  40291c:	2300      	movs	r3, #0
  40291e:	2b01      	cmp	r3, #1
  402920:	d80f      	bhi.n	402942 <_pwm_get_cfg+0x26>
		if (_pwms[i].hw == hw) {
  402922:	ebc3 1103 	rsb	r1, r3, r3, lsl #4
  402926:	008a      	lsls	r2, r1, #2
  402928:	4907      	ldr	r1, [pc, #28]	; (402948 <_pwm_get_cfg+0x2c>)
  40292a:	588a      	ldr	r2, [r1, r2]
  40292c:	4282      	cmp	r2, r0
  40292e:	d002      	beq.n	402936 <_pwm_get_cfg+0x1a>
	for (i = 0; i < ARRAY_SIZE(_pwms); i++) {
  402930:	3301      	adds	r3, #1
  402932:	b2db      	uxtb	r3, r3
  402934:	e7f3      	b.n	40291e <_pwm_get_cfg+0x2>
			return (_pwms + i);
  402936:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
  40293a:	009a      	lsls	r2, r3, #2
  40293c:	4608      	mov	r0, r1
  40293e:	4410      	add	r0, r2
  402940:	4770      	bx	lr
		}
	}

	return NULL;
  402942:	2000      	movs	r0, #0
}
  402944:	4770      	bx	lr
  402946:	bf00      	nop
  402948:	00407e94 	.word	0x00407e94

0040294c <_pwm_init_irq_param>:
/**
 * \brief Init irq param with the given pwm hardware instance
 */
static void _pwm_init_irq_param(const void *const hw, struct _pwm_device *dev)
{
	if (hw == PWM0) {
  40294c:	4b06      	ldr	r3, [pc, #24]	; (402968 <_pwm_init_irq_param+0x1c>)
  40294e:	4298      	cmp	r0, r3
  402950:	d003      	beq.n	40295a <_pwm_init_irq_param+0xe>
		_pwm0_dev = dev;
	}
	if (hw == PWM1) {
  402952:	4b06      	ldr	r3, [pc, #24]	; (40296c <_pwm_init_irq_param+0x20>)
  402954:	4298      	cmp	r0, r3
  402956:	d003      	beq.n	402960 <_pwm_init_irq_param+0x14>
  402958:	4770      	bx	lr
		_pwm0_dev = dev;
  40295a:	4b05      	ldr	r3, [pc, #20]	; (402970 <_pwm_init_irq_param+0x24>)
  40295c:	6019      	str	r1, [r3, #0]
  40295e:	e7f8      	b.n	402952 <_pwm_init_irq_param+0x6>
		_pwm1_dev = dev;
  402960:	4b03      	ldr	r3, [pc, #12]	; (402970 <_pwm_init_irq_param+0x24>)
  402962:	6059      	str	r1, [r3, #4]
	}
}
  402964:	e7f8      	b.n	402958 <_pwm_init_irq_param+0xc>
  402966:	bf00      	nop
  402968:	40020000 	.word	0x40020000
  40296c:	4005c000 	.word	0x4005c000
  402970:	2040037c 	.word	0x2040037c

00402974 <_pwm_interrupt_handler>:
 * \internal interrupt handler for PWM
 *
 * \param[in] instance PWM instance number
 */
static void _pwm_interrupt_handler(struct _pwm_device *device)
{
  402974:	b508      	push	{r3, lr}
	if (hri_pwm_read_ISR1_reg(device->hw)) {
  402976:	6903      	ldr	r3, [r0, #16]
	return ((Pwm *)hw)->PWM_ISR1;
  402978:	69db      	ldr	r3, [r3, #28]
  40297a:	b113      	cbz	r3, 402982 <_pwm_interrupt_handler+0xe>
		if (NULL != device->callback.pwm_period_cb) {
  40297c:	6803      	ldr	r3, [r0, #0]
  40297e:	b103      	cbz	r3, 402982 <_pwm_interrupt_handler+0xe>
			device->callback.pwm_period_cb(device);
  402980:	4798      	blx	r3
  402982:	bd08      	pop	{r3, pc}

00402984 <PWM0_Handler>:

/**
 * \internal PWM interrupt handler
 */
void PWM0_Handler(void)
{
  402984:	b508      	push	{r3, lr}
	_pwm_interrupt_handler(_pwm0_dev);
  402986:	4b02      	ldr	r3, [pc, #8]	; (402990 <PWM0_Handler+0xc>)
  402988:	6818      	ldr	r0, [r3, #0]
  40298a:	4b02      	ldr	r3, [pc, #8]	; (402994 <PWM0_Handler+0x10>)
  40298c:	4798      	blx	r3
  40298e:	bd08      	pop	{r3, pc}
  402990:	2040037c 	.word	0x2040037c
  402994:	00402975 	.word	0x00402975

00402998 <PWM1_Handler>:

/**
 * \internal PWM interrupt handler
 */
void PWM1_Handler(void)
{
  402998:	b508      	push	{r3, lr}
	_pwm_interrupt_handler(_pwm1_dev);
  40299a:	4b02      	ldr	r3, [pc, #8]	; (4029a4 <PWM1_Handler+0xc>)
  40299c:	6858      	ldr	r0, [r3, #4]
  40299e:	4b02      	ldr	r3, [pc, #8]	; (4029a8 <PWM1_Handler+0x10>)
  4029a0:	4798      	blx	r3
  4029a2:	bd08      	pop	{r3, pc}
  4029a4:	2040037c 	.word	0x2040037c
  4029a8:	00402975 	.word	0x00402975

004029ac <_pwm_init>:
}

int32_t _pwm_init(struct _pwm_device *const device, void *const hw)
{
  4029ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4029ae:	4606      	mov	r6, r0
	ASSERT(hw);
  4029b0:	460c      	mov	r4, r1
  4029b2:	1c08      	adds	r0, r1, #0
  4029b4:	bf18      	it	ne
  4029b6:	2001      	movne	r0, #1
  4029b8:	f44f 72bf 	mov.w	r2, #382	; 0x17e
  4029bc:	4944      	ldr	r1, [pc, #272]	; (402ad0 <_pwm_init+0x124>)
  4029be:	4b45      	ldr	r3, [pc, #276]	; (402ad4 <_pwm_init+0x128>)
  4029c0:	4798      	blx	r3
	int8_t                      i;
	const struct _pwm_cfg *     cfg;
	const struct _pwm_ch_cfg *  ch;
	const struct _pwm_comp_cfg *comp;

	cfg = _pwm_get_cfg(hw);
  4029c2:	4620      	mov	r0, r4
  4029c4:	4b44      	ldr	r3, [pc, #272]	; (402ad8 <_pwm_init+0x12c>)
  4029c6:	4798      	blx	r3
  4029c8:	4605      	mov	r5, r0

	device->hw = hw;
  4029ca:	6134      	str	r4, [r6, #16]
	/* Init PMW */
	hri_pwm_write_CLK_reg(hw, cfg->pwm_clk);
  4029cc:	6883      	ldr	r3, [r0, #8]
}

static inline void hri_pwm_write_CLK_reg(const void *const hw, hri_pwm_clk_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_CLK = data;
  4029ce:	6023      	str	r3, [r4, #0]
	hri_pwm_write_ELMR_reg(hw, 0, cfg->pwm_elmr0);
  4029d0:	68c3      	ldr	r3, [r0, #12]
}

static inline void hri_pwm_write_ELMR_reg(const void *const hw, uint8_t index, hri_pwm_elmr_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_ELMR[index] = data;
  4029d2:	67e3      	str	r3, [r4, #124]	; 0x7c
	hri_pwm_write_ELMR_reg(hw, 1, cfg->pwm_elmr1);
  4029d4:	6903      	ldr	r3, [r0, #16]
  4029d6:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
	hri_pwm_write_FMR_reg(hw, cfg->pwm_fmr);
  4029da:	6943      	ldr	r3, [r0, #20]
	((Pwm *)hw)->PWM_FMR = data;
  4029dc:	65e3      	str	r3, [r4, #92]	; 0x5c
	hri_pwm_write_FPV1_reg(hw, cfg->pwm_fpv1);
  4029de:	6983      	ldr	r3, [r0, #24]
	((Pwm *)hw)->PWM_FPV1 = data;
  4029e0:	66a3      	str	r3, [r4, #104]	; 0x68
	hri_pwm_write_FPV2_reg(hw, cfg->pwm_fpv2);
  4029e2:	69c3      	ldr	r3, [r0, #28]
}

static inline void hri_pwm_write_FPV2_reg(const void *const hw, hri_pwm_fpv2_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_FPV2 = data;
  4029e4:	f8c4 30c0 	str.w	r3, [r4, #192]	; 0xc0
	hri_pwm_write_FPE_reg(hw, cfg->pwm_fpe);
  4029e8:	6a03      	ldr	r3, [r0, #32]
	((Pwm *)hw)->PWM_FPE = data;
  4029ea:	66e3      	str	r3, [r4, #108]	; 0x6c
	hri_pwm_write_ETRG1_reg(hw, cfg->pwm_etrg1);
  4029ec:	6a43      	ldr	r3, [r0, #36]	; 0x24
}

static inline void hri_pwm_write_ETRG1_reg(const void *const hw, hri_pwm_etrg1_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_ETRG1 = data;
  4029ee:	f8c4 342c 	str.w	r3, [r4, #1068]	; 0x42c
	hri_pwm_write_ETRG2_reg(hw, cfg->pwm_etrg2);
  4029f2:	6a83      	ldr	r3, [r0, #40]	; 0x28
}

static inline void hri_pwm_write_ETRG2_reg(const void *const hw, hri_pwm_etrg2_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_ETRG2 = data;
  4029f4:	f8c4 344c 	str.w	r3, [r4, #1100]	; 0x44c

	/* Init Channel */
	for (i = 0; i < cfg->ch_num; i++) {
  4029f8:	2300      	movs	r3, #0
  4029fa:	e019      	b.n	402a30 <_pwm_init+0x84>
		ch = cfg->ch + i;
  4029fc:	6b2f      	ldr	r7, [r5, #48]	; 0x30
  4029fe:	0118      	lsls	r0, r3, #4
  402a00:	eb07 0e00 	add.w	lr, r7, r0
		hri_pwm_write_CMR_reg(hw, ch->index, ch->mode);
  402a04:	5c3a      	ldrb	r2, [r7, r0]
  402a06:	f8de 1004 	ldr.w	r1, [lr, #4]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CMR = data;
  402a0a:	3210      	adds	r2, #16
  402a0c:	0152      	lsls	r2, r2, #5
  402a0e:	50a1      	str	r1, [r4, r2]
		hri_pwm_write_CDTY_reg(hw, ch->index, ch->duty_cycle);
  402a10:	5c3a      	ldrb	r2, [r7, r0]
  402a12:	f8de 100c 	ldr.w	r1, [lr, #12]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CDTY = data;
  402a16:	3210      	adds	r2, #16
  402a18:	eb04 1242 	add.w	r2, r4, r2, lsl #5
  402a1c:	6051      	str	r1, [r2, #4]
		hri_pwm_write_CPRD_reg(hw, ch->index, ch->period);
  402a1e:	5c3a      	ldrb	r2, [r7, r0]
  402a20:	f8de 1008 	ldr.w	r1, [lr, #8]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CPRD = data;
  402a24:	eb04 1242 	add.w	r2, r4, r2, lsl #5
  402a28:	f8c2 120c 	str.w	r1, [r2, #524]	; 0x20c
	for (i = 0; i < cfg->ch_num; i++) {
  402a2c:	3301      	adds	r3, #1
  402a2e:	b25b      	sxtb	r3, r3
  402a30:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  402a32:	4293      	cmp	r3, r2
  402a34:	d3e2      	bcc.n	4029fc <_pwm_init+0x50>
  402a36:	2300      	movs	r3, #0
  402a38:	e014      	b.n	402a64 <_pwm_init+0xb8>
	}
	/* Init comparison */
	for (i = 0; i < cfg->comp_num; i++) {
		comp = cfg->comp + i;
  402a3a:	6ba9      	ldr	r1, [r5, #56]	; 0x38
  402a3c:	eb03 0043 	add.w	r0, r3, r3, lsl #1
  402a40:	0082      	lsls	r2, r0, #2
  402a42:	eb01 0e02 	add.w	lr, r1, r2
		hri_pwm_write_CMPM_reg(hw, comp->index, comp->comp_cmpm);
  402a46:	5c88      	ldrb	r0, [r1, r2]
  402a48:	f8de 7004 	ldr.w	r7, [lr, #4]
	((Pwm *)hw)->PwmCmp[submodule_index].PWM_CMPM = data;
  402a4c:	eb04 1000 	add.w	r0, r4, r0, lsl #4
  402a50:	f8c0 7138 	str.w	r7, [r0, #312]	; 0x138
		hri_pwm_write_CMPV_reg(hw, comp->index, comp->comp_cmpv);
  402a54:	5c8a      	ldrb	r2, [r1, r2]
  402a56:	f8de 1008 	ldr.w	r1, [lr, #8]
	((Pwm *)hw)->PwmCmp[submodule_index].PWM_CMPV = data;
  402a5a:	3213      	adds	r2, #19
  402a5c:	0112      	lsls	r2, r2, #4
  402a5e:	50a1      	str	r1, [r4, r2]
	for (i = 0; i < cfg->comp_num; i++) {
  402a60:	3301      	adds	r3, #1
  402a62:	b25b      	sxtb	r3, r3
  402a64:	6b6a      	ldr	r2, [r5, #52]	; 0x34
  402a66:	4293      	cmp	r3, r2
  402a68:	d3e7      	bcc.n	402a3a <_pwm_init+0x8e>
	}

	_pwm_init_irq_param(hw, device);
  402a6a:	4631      	mov	r1, r6
  402a6c:	4620      	mov	r0, r4
  402a6e:	4b1b      	ldr	r3, [pc, #108]	; (402adc <_pwm_init+0x130>)
  402a70:	4798      	blx	r3
	NVIC_DisableIRQ(cfg->irq);
  402a72:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  402a76:	2b00      	cmp	r3, #0
  402a78:	db0d      	blt.n	402a96 <_pwm_init+0xea>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402a7a:	095a      	lsrs	r2, r3, #5
  402a7c:	f003 031f 	and.w	r3, r3, #31
  402a80:	2101      	movs	r1, #1
  402a82:	fa01 f303 	lsl.w	r3, r1, r3
  402a86:	3220      	adds	r2, #32
  402a88:	4915      	ldr	r1, [pc, #84]	; (402ae0 <_pwm_init+0x134>)
  402a8a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  402a8e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  402a92:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(cfg->irq);
  402a96:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  402a9a:	2b00      	cmp	r3, #0
  402a9c:	db09      	blt.n	402ab2 <_pwm_init+0x106>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402a9e:	095a      	lsrs	r2, r3, #5
  402aa0:	f003 031f 	and.w	r3, r3, #31
  402aa4:	2101      	movs	r1, #1
  402aa6:	fa01 f303 	lsl.w	r3, r1, r3
  402aaa:	3260      	adds	r2, #96	; 0x60
  402aac:	490c      	ldr	r1, [pc, #48]	; (402ae0 <_pwm_init+0x134>)
  402aae:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
	NVIC_EnableIRQ(cfg->irq);
  402ab2:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  402ab6:	2b00      	cmp	r3, #0
  402ab8:	db08      	blt.n	402acc <_pwm_init+0x120>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402aba:	0959      	lsrs	r1, r3, #5
  402abc:	f003 031f 	and.w	r3, r3, #31
  402ac0:	2201      	movs	r2, #1
  402ac2:	fa02 f303 	lsl.w	r3, r2, r3
  402ac6:	4a06      	ldr	r2, [pc, #24]	; (402ae0 <_pwm_init+0x134>)
  402ac8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

	return ERR_NONE;
}
  402acc:	2000      	movs	r0, #0
  402ace:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402ad0:	00407f3c 	.word	0x00407f3c
  402ad4:	004020b5 	.word	0x004020b5
  402ad8:	0040291d 	.word	0x0040291d
  402adc:	0040294d 	.word	0x0040294d
  402ae0:	e000e100 	.word	0xe000e100

00402ae4 <_pwm_enable>:

	hri_pwm_write_DIS_reg(device->hw, PWM_DIS_MASK);
}

void _pwm_enable(struct _pwm_device *const device)
{
  402ae4:	b538      	push	{r3, r4, r5, lr}
	ASSERT(device);
  402ae6:	4604      	mov	r4, r0
  402ae8:	f240 12b5 	movw	r2, #437	; 0x1b5
  402aec:	490b      	ldr	r1, [pc, #44]	; (402b1c <_pwm_enable+0x38>)
  402aee:	3000      	adds	r0, #0
  402af0:	bf18      	it	ne
  402af2:	2001      	movne	r0, #1
  402af4:	4b0a      	ldr	r3, [pc, #40]	; (402b20 <_pwm_enable+0x3c>)
  402af6:	4798      	blx	r3
	int8_t                 i;
	const struct _pwm_cfg *cfg;

	cfg = _pwm_get_cfg(device->hw);
  402af8:	6920      	ldr	r0, [r4, #16]
  402afa:	4b0a      	ldr	r3, [pc, #40]	; (402b24 <_pwm_enable+0x40>)
  402afc:	4798      	blx	r3

	for (i = 0; i < cfg->ch_num; i++) {
  402afe:	2300      	movs	r3, #0
  402b00:	e008      	b.n	402b14 <_pwm_enable+0x30>
		hri_pwm_write_ENA_reg(device->hw, 0x1u << cfg->ch[i].index);
  402b02:	6921      	ldr	r1, [r4, #16]
  402b04:	6b05      	ldr	r5, [r0, #48]	; 0x30
  402b06:	011a      	lsls	r2, r3, #4
  402b08:	5cad      	ldrb	r5, [r5, r2]
  402b0a:	2201      	movs	r2, #1
  402b0c:	40aa      	lsls	r2, r5
}

static inline void hri_pwm_write_ENA_reg(const void *const hw, hri_pwm_ena_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_ENA = data;
  402b0e:	604a      	str	r2, [r1, #4]
	for (i = 0; i < cfg->ch_num; i++) {
  402b10:	3301      	adds	r3, #1
  402b12:	b25b      	sxtb	r3, r3
  402b14:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  402b16:	4293      	cmp	r3, r2
  402b18:	d3f3      	bcc.n	402b02 <_pwm_enable+0x1e>
	}
}
  402b1a:	bd38      	pop	{r3, r4, r5, pc}
  402b1c:	00407f3c 	.word	0x00407f3c
  402b20:	004020b5 	.word	0x004020b5
  402b24:	0040291d 	.word	0x0040291d

00402b28 <_pwm_set_param>:
		hri_pwm_write_DIS_reg(device->hw, 0x1u << cfg->ch[i].index);
	}
}

void _pwm_set_param(struct _pwm_device *const device, const pwm_period_t period, const pwm_period_t duty_cycle)
{
  402b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402b2a:	460d      	mov	r5, r1
  402b2c:	4616      	mov	r6, r2
	uint8_t                i;
	const struct _pwm_cfg *cfg;

	ASSERT(device && (duty_cycle < period));
  402b2e:	4604      	mov	r4, r0
  402b30:	f44f 72e9 	mov.w	r2, #466	; 0x1d2
  402b34:	4911      	ldr	r1, [pc, #68]	; (402b7c <_pwm_set_param+0x54>)
  402b36:	2800      	cmp	r0, #0
  402b38:	bf18      	it	ne
  402b3a:	42ae      	cmpne	r6, r5
  402b3c:	bf34      	ite	cc
  402b3e:	2001      	movcc	r0, #1
  402b40:	2000      	movcs	r0, #0
  402b42:	4b0f      	ldr	r3, [pc, #60]	; (402b80 <_pwm_set_param+0x58>)
  402b44:	4798      	blx	r3

	cfg = _pwm_get_cfg(device->hw);
  402b46:	6920      	ldr	r0, [r4, #16]
  402b48:	4b0e      	ldr	r3, [pc, #56]	; (402b84 <_pwm_set_param+0x5c>)
  402b4a:	4798      	blx	r3

	for (i = 0; i < cfg->ch_num; i++) {
  402b4c:	2300      	movs	r3, #0
  402b4e:	e010      	b.n	402b72 <_pwm_set_param+0x4a>
		hri_pwm_write_CDTYUPD_reg(device->hw, cfg->ch[i].index, duty_cycle);
  402b50:	6922      	ldr	r2, [r4, #16]
  402b52:	6b07      	ldr	r7, [r0, #48]	; 0x30
  402b54:	0119      	lsls	r1, r3, #4
  402b56:	5c7f      	ldrb	r7, [r7, r1]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CDTYUPD = data;
  402b58:	eb02 1247 	add.w	r2, r2, r7, lsl #5
  402b5c:	f8c2 6208 	str.w	r6, [r2, #520]	; 0x208
		hri_pwm_write_CPRDUPD_reg(device->hw, cfg->ch[i].index, period);
  402b60:	6922      	ldr	r2, [r4, #16]
  402b62:	6b07      	ldr	r7, [r0, #48]	; 0x30
  402b64:	5c79      	ldrb	r1, [r7, r1]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CPRDUPD = data;
  402b66:	eb02 1241 	add.w	r2, r2, r1, lsl #5
  402b6a:	f8c2 5210 	str.w	r5, [r2, #528]	; 0x210
	for (i = 0; i < cfg->ch_num; i++) {
  402b6e:	3301      	adds	r3, #1
  402b70:	b2db      	uxtb	r3, r3
  402b72:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  402b74:	4293      	cmp	r3, r2
  402b76:	d3eb      	bcc.n	402b50 <_pwm_set_param+0x28>
	}
}
  402b78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402b7a:	bf00      	nop
  402b7c:	00407f3c 	.word	0x00407f3c
  402b80:	004020b5 	.word	0x004020b5
  402b84:	0040291d 	.word	0x0040291d

00402b88 <_pwm_is_enabled>:

bool _pwm_is_enabled(const struct _pwm_device *const device)
{
  402b88:	b510      	push	{r4, lr}
	ASSERT(device);
  402b8a:	4604      	mov	r4, r0
  402b8c:	f44f 72ef 	mov.w	r2, #478	; 0x1de
  402b90:	4907      	ldr	r1, [pc, #28]	; (402bb0 <_pwm_is_enabled+0x28>)
  402b92:	3000      	adds	r0, #0
  402b94:	bf18      	it	ne
  402b96:	2001      	movne	r0, #1
  402b98:	4b06      	ldr	r3, [pc, #24]	; (402bb4 <_pwm_is_enabled+0x2c>)
  402b9a:	4798      	blx	r3
	uint8_t status = hri_pwm_get_SR_reg(device->hw, 0x0F);
  402b9c:	6923      	ldr	r3, [r4, #16]
	tmp = ((Pwm *)hw)->PWM_SR;
  402b9e:	68db      	ldr	r3, [r3, #12]
	if (status == 0) {
  402ba0:	f013 0f0f 	tst.w	r3, #15
  402ba4:	d001      	beq.n	402baa <_pwm_is_enabled+0x22>
		return false;
	} else {
		return true;
  402ba6:	2001      	movs	r0, #1
	}
}
  402ba8:	bd10      	pop	{r4, pc}
		return false;
  402baa:	2000      	movs	r0, #0
  402bac:	bd10      	pop	{r4, pc}
  402bae:	bf00      	nop
  402bb0:	00407f3c 	.word	0x00407f3c
  402bb4:	004020b5 	.word	0x004020b5

00402bb8 <_pwm_set_irq_state>:

	return hri_pwm_read_CDTY_reg(device->hw, cfg->ch[0].index);
}

void _pwm_set_irq_state(struct _pwm_device *const device, const enum _pwm_callback_type type, const bool disable)
{
  402bb8:	b538      	push	{r3, r4, r5, lr}
  402bba:	460d      	mov	r5, r1
	uint8_t                i;
	const struct _pwm_cfg *cfg;

	ASSERT(device);
  402bbc:	4604      	mov	r4, r0
  402bbe:	f44f 7200 	mov.w	r2, #512	; 0x200
  402bc2:	4912      	ldr	r1, [pc, #72]	; (402c0c <_pwm_set_irq_state+0x54>)
  402bc4:	3000      	adds	r0, #0
  402bc6:	bf18      	it	ne
  402bc8:	2001      	movne	r0, #1
  402bca:	4b11      	ldr	r3, [pc, #68]	; (402c10 <_pwm_set_irq_state+0x58>)
  402bcc:	4798      	blx	r3

	cfg = _pwm_get_cfg(device->hw);
  402bce:	6920      	ldr	r0, [r4, #16]
  402bd0:	4b10      	ldr	r3, [pc, #64]	; (402c14 <_pwm_set_irq_state+0x5c>)
  402bd2:	4798      	blx	r3

	if (PWM_DEVICE_PERIOD_CB == type) {
  402bd4:	b18d      	cbz	r5, 402bfa <_pwm_set_irq_state+0x42>
		for (i = 0; i < cfg->ch_num; i++) {
			hri_pwm_write_IMR1_reg(device->hw, 0x1u << cfg->ch[i].index);
		}
	} else if (PWM_DEVICE_ERROR_CB == type) {
  402bd6:	2d01      	cmp	r5, #1
  402bd8:	d011      	beq.n	402bfe <_pwm_set_irq_state+0x46>
  402bda:	bd38      	pop	{r3, r4, r5, pc}
			hri_pwm_write_IMR1_reg(device->hw, 0x1u << cfg->ch[i].index);
  402bdc:	6921      	ldr	r1, [r4, #16]
  402bde:	6b05      	ldr	r5, [r0, #48]	; 0x30
  402be0:	0113      	lsls	r3, r2, #4
  402be2:	5ced      	ldrb	r5, [r5, r3]
  402be4:	2301      	movs	r3, #1
  402be6:	40ab      	lsls	r3, r5
	((Pwm *)hw)->PWM_IER1 = data;
  402be8:	610b      	str	r3, [r1, #16]
	((Pwm *)hw)->PWM_IDR1 = ~data;
  402bea:	43db      	mvns	r3, r3
  402bec:	614b      	str	r3, [r1, #20]
		for (i = 0; i < cfg->ch_num; i++) {
  402bee:	3201      	adds	r2, #1
  402bf0:	b2d2      	uxtb	r2, r2
  402bf2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  402bf4:	429a      	cmp	r2, r3
  402bf6:	d3f1      	bcc.n	402bdc <_pwm_set_irq_state+0x24>
  402bf8:	bd38      	pop	{r3, r4, r5, pc}
  402bfa:	2200      	movs	r2, #0
  402bfc:	e7f9      	b.n	402bf2 <_pwm_set_irq_state+0x3a>
		ASSERT(false);
  402bfe:	f240 2209 	movw	r2, #521	; 0x209
  402c02:	4902      	ldr	r1, [pc, #8]	; (402c0c <_pwm_set_irq_state+0x54>)
  402c04:	2000      	movs	r0, #0
  402c06:	4b02      	ldr	r3, [pc, #8]	; (402c10 <_pwm_set_irq_state+0x58>)
  402c08:	4798      	blx	r3
	}
}
  402c0a:	e7e6      	b.n	402bda <_pwm_set_irq_state+0x22>
  402c0c:	00407f3c 	.word	0x00407f3c
  402c10:	004020b5 	.word	0x004020b5
  402c14:	0040291d 	.word	0x0040291d

00402c18 <_pwm_get_pwm>:
 * \brief Retrieve pwm helper functions
 */
struct _pwm_hpl_interface *_pwm_get_pwm(void)
{
	return NULL;
}
  402c18:	2000      	movs	r0, #0
  402c1a:	4770      	bx	lr

00402c1c <_system_time_init>:
 * \brief Initialize system time module
 */
void _system_time_init(void *const hw)
{
	(void)hw;
	SysTick->LOAD = (0xFFFFFF << SysTick_LOAD_RELOAD_Pos);
  402c1c:	4b03      	ldr	r3, [pc, #12]	; (402c2c <_system_time_init+0x10>)
  402c1e:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
  402c22:	605a      	str	r2, [r3, #4]
	SysTick->CTRL = (1 << SysTick_CTRL_ENABLE_Pos) | (CONF_SYSTICK_TICKINT << SysTick_CTRL_TICKINT_Pos)
  402c24:	2205      	movs	r2, #5
  402c26:	601a      	str	r2, [r3, #0]
  402c28:	4770      	bx	lr
  402c2a:	bf00      	nop
  402c2c:	e000e010 	.word	0xe000e010

00402c30 <_delay_init>:
}
/**
 * \brief Initialize delay functionality
 */
void _delay_init(void *const hw)
{
  402c30:	b508      	push	{r3, lr}
	_system_time_init(hw);
  402c32:	4b01      	ldr	r3, [pc, #4]	; (402c38 <_delay_init+0x8>)
  402c34:	4798      	blx	r3
  402c36:	bd08      	pop	{r3, pc}
  402c38:	00402c1d 	.word	0x00402c1d

00402c3c <_delay_cycles>:
 * \brief Delay loop to delay n number of cycles
 */
void _delay_cycles(void *const hw, uint32_t cycles)
{
	(void)hw;
	uint8_t  n   = cycles >> 24;
  402c3c:	0e08      	lsrs	r0, r1, #24
	uint32_t buf = cycles;

	while (n--) {
  402c3e:	e00d      	b.n	402c5c <_delay_cycles+0x20>
		SysTick->LOAD = 0xFFFFFF;
  402c40:	4b0d      	ldr	r3, [pc, #52]	; (402c78 <_delay_cycles+0x3c>)
  402c42:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  402c46:	6058      	str	r0, [r3, #4]
		SysTick->VAL  = 0xFFFFFF;
  402c48:	6098      	str	r0, [r3, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
  402c4a:	4b0b      	ldr	r3, [pc, #44]	; (402c78 <_delay_cycles+0x3c>)
  402c4c:	681b      	ldr	r3, [r3, #0]
  402c4e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  402c52:	d0fa      	beq.n	402c4a <_delay_cycles+0xe>
			;
		buf -= 0xFFFFFF;
  402c54:	f101 417f 	add.w	r1, r1, #4278190080	; 0xff000000
  402c58:	3101      	adds	r1, #1
	while (n--) {
  402c5a:	4610      	mov	r0, r2
  402c5c:	1e43      	subs	r3, r0, #1
  402c5e:	b2da      	uxtb	r2, r3
  402c60:	2800      	cmp	r0, #0
  402c62:	d1ed      	bne.n	402c40 <_delay_cycles+0x4>
	}

	SysTick->LOAD = buf;
  402c64:	4b04      	ldr	r3, [pc, #16]	; (402c78 <_delay_cycles+0x3c>)
  402c66:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
  402c68:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
  402c6a:	4b03      	ldr	r3, [pc, #12]	; (402c78 <_delay_cycles+0x3c>)
  402c6c:	681b      	ldr	r3, [r3, #0]
  402c6e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  402c72:	d0fa      	beq.n	402c6a <_delay_cycles+0x2e>
		;
}
  402c74:	4770      	bx	lr
  402c76:	bf00      	nop
  402c78:	e000e010 	.word	0xe000e010

00402c7c <get_cfg>:

static struct tc_configuration *get_cfg(void *hw)
{
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
  402c7c:	2300      	movs	r3, #0
  402c7e:	2b01      	cmp	r3, #1
  402c80:	d815      	bhi.n	402cae <get_cfg+0x32>
{
  402c82:	b410      	push	{r4}
		if (_tcs[i].hw == hw) {
  402c84:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
  402c88:	008a      	lsls	r2, r1, #2
  402c8a:	490a      	ldr	r1, [pc, #40]	; (402cb4 <get_cfg+0x38>)
  402c8c:	588a      	ldr	r2, [r1, r2]
  402c8e:	4282      	cmp	r2, r0
  402c90:	d007      	beq.n	402ca2 <get_cfg+0x26>
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
  402c92:	3301      	adds	r3, #1
  402c94:	b2db      	uxtb	r3, r3
  402c96:	2b01      	cmp	r3, #1
  402c98:	d9f4      	bls.n	402c84 <get_cfg+0x8>
			return &(_tcs[i]);
		}
	}

	return NULL;
  402c9a:	2000      	movs	r0, #0
}
  402c9c:	f85d 4b04 	ldr.w	r4, [sp], #4
  402ca0:	4770      	bx	lr
			return &(_tcs[i]);
  402ca2:	eb03 04c3 	add.w	r4, r3, r3, lsl #3
  402ca6:	00a3      	lsls	r3, r4, #2
  402ca8:	4608      	mov	r0, r1
  402caa:	4418      	add	r0, r3
  402cac:	e7f6      	b.n	402c9c <get_cfg+0x20>
	return NULL;
  402cae:	2000      	movs	r0, #0
  402cb0:	4770      	bx	lr
  402cb2:	bf00      	nop
  402cb4:	20400000 	.word	0x20400000

00402cb8 <_tc_init_irq_param>:
/**
 * \brief Init irq param with the given tc hardware instance
 */
static void _tc_init_irq_param(const void *const hw, void *dev)
{
	if (hw == TC0) {
  402cb8:	4b06      	ldr	r3, [pc, #24]	; (402cd4 <_tc_init_irq_param+0x1c>)
  402cba:	4298      	cmp	r0, r3
  402cbc:	d003      	beq.n	402cc6 <_tc_init_irq_param+0xe>
		_tc0_dev = (struct _timer_device *)dev;
	}
	if (hw == TC3) {
  402cbe:	4b06      	ldr	r3, [pc, #24]	; (402cd8 <_tc_init_irq_param+0x20>)
  402cc0:	4298      	cmp	r0, r3
  402cc2:	d003      	beq.n	402ccc <_tc_init_irq_param+0x14>
  402cc4:	4770      	bx	lr
		_tc0_dev = (struct _timer_device *)dev;
  402cc6:	4b05      	ldr	r3, [pc, #20]	; (402cdc <_tc_init_irq_param+0x24>)
  402cc8:	6019      	str	r1, [r3, #0]
  402cca:	e7f8      	b.n	402cbe <_tc_init_irq_param+0x6>
		_tc3_dev = (struct _timer_device *)dev;
  402ccc:	4b03      	ldr	r3, [pc, #12]	; (402cdc <_tc_init_irq_param+0x24>)
  402cce:	6059      	str	r1, [r3, #4]
	}
}
  402cd0:	e7f8      	b.n	402cc4 <_tc_init_irq_param+0xc>
  402cd2:	bf00      	nop
  402cd4:	4000c000 	.word	0x4000c000
  402cd8:	40054000 	.word	0x40054000
  402cdc:	2040039c 	.word	0x2040039c

00402ce0 <tc_interrupt_handler>:
 * \internal TC interrupt handler
 *
 * \param[in] instance TC instance number
 */
static void tc_interrupt_handler(struct _timer_device *device)
{
  402ce0:	b508      	push	{r3, lr}
	void *const hw = device->hw;
  402ce2:	68c3      	ldr	r3, [r0, #12]
	return (((Tc *)hw)->TcChannel[submodule_index].TC_SR & TC_SR_CPBS) > 0;
}

static inline bool hri_tc_get_SR_CPCS_bit(const void *const hw, uint8_t submodule_index)
{
	return (((Tc *)hw)->TcChannel[submodule_index].TC_SR & TC_SR_CPCS) > 0;
  402ce4:	6a1b      	ldr	r3, [r3, #32]

	if (hri_tc_get_SR_CPCS_bit(hw, 0)) {
  402ce6:	f013 0f10 	tst.w	r3, #16
  402cea:	d100      	bne.n	402cee <tc_interrupt_handler+0xe>
  402cec:	bd08      	pop	{r3, pc}
		device->timer_cb.period_expired(device);
  402cee:	6803      	ldr	r3, [r0, #0]
  402cf0:	4798      	blx	r3
	}
}
  402cf2:	e7fb      	b.n	402cec <tc_interrupt_handler+0xc>

00402cf4 <_timer_init>:
{
  402cf4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402cf8:	4606      	mov	r6, r0
  402cfa:	460c      	mov	r4, r1
		struct tc_configuration *cfg     = get_cfg(hw);
  402cfc:	4608      	mov	r0, r1
  402cfe:	4b2f      	ldr	r3, [pc, #188]	; (402dbc <_timer_init+0xc8>)
  402d00:	4798      	blx	r3
  402d02:	4605      	mov	r5, r0
		uint32_t ra = cfg->ra;
  402d04:	f8d0 a014 	ldr.w	sl, [r0, #20]
		uint32_t rb = cfg->rb;
  402d08:	f8d0 9018 	ldr.w	r9, [r0, #24]
		uint32_t rc = cfg->rc;
  402d0c:	69c7      	ldr	r7, [r0, #28]
		uint32_t ext_mode = cfg->ext_mode;
  402d0e:	f8d0 800c 	ldr.w	r8, [r0, #12]
		device->hw = hw;
  402d12:	60f4      	str	r4, [r6, #12]
		ASSERT(ARRAY_SIZE(_tcs));
  402d14:	22c3      	movs	r2, #195	; 0xc3
  402d16:	492a      	ldr	r1, [pc, #168]	; (402dc0 <_timer_init+0xcc>)
  402d18:	2001      	movs	r0, #1
  402d1a:	4b2a      	ldr	r3, [pc, #168]	; (402dc4 <_timer_init+0xd0>)
  402d1c:	4798      	blx	r3
}

static inline void hri_tc_write_CMR_reg(const void *const hw, uint8_t submodule_index, hri_tc_cmr_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TcChannel[submodule_index].TC_CMR = data;
  402d1e:	f248 0307 	movw	r3, #32775	; 0x8007
  402d22:	6063      	str	r3, [r4, #4]
}

static inline void hri_tc_write_RA_reg(const void *const hw, uint8_t submodule_index, hri_tc_ra_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TcChannel[submodule_index].TC_RA = data;
  402d24:	f8c4 a014 	str.w	sl, [r4, #20]
}

static inline void hri_tc_write_RB_reg(const void *const hw, uint8_t submodule_index, hri_tc_rb_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TcChannel[submodule_index].TC_RB = data;
  402d28:	f8c4 9018 	str.w	r9, [r4, #24]
}

static inline void hri_tc_write_EMR_reg(const void *const hw, uint8_t submodule_index, hri_tc_emr_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TcChannel[submodule_index].TC_EMR = data;
  402d2c:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
	((Tc *)hw)->TcChannel[submodule_index].TC_RC = data;
  402d30:	61e7      	str	r7, [r4, #28]
	((Tc *)hw)->TcChannel[submodule_index].TC_IER = mask;
  402d32:	2300      	movs	r3, #0
  402d34:	6263      	str	r3, [r4, #36]	; 0x24
	((Tc *)hw)->TcChannel[submodule_index].TC_CMR = data;
  402d36:	f248 020f 	movw	r2, #32783	; 0x800f
  402d3a:	6462      	str	r2, [r4, #68]	; 0x44
	((Tc *)hw)->TcChannel[submodule_index].TC_RA = data;
  402d3c:	f8c4 a054 	str.w	sl, [r4, #84]	; 0x54
	((Tc *)hw)->TcChannel[submodule_index].TC_RB = data;
  402d40:	f8c4 9058 	str.w	r9, [r4, #88]	; 0x58
	((Tc *)hw)->TcChannel[submodule_index].TC_EMR = data;
  402d44:	f8c4 8070 	str.w	r8, [r4, #112]	; 0x70
	((Tc *)hw)->TcChannel[submodule_index].TC_RC = data;
  402d48:	65e7      	str	r7, [r4, #92]	; 0x5c
	((Tc *)hw)->TcChannel[submodule_index].TC_IER = mask;
  402d4a:	6663      	str	r3, [r4, #100]	; 0x64
		hri_tc_write_FMR_reg(hw, cfg->fmr);
  402d4c:	692b      	ldr	r3, [r5, #16]
}

static inline void hri_tc_write_FMR_reg(const void *const hw, hri_tc_fmr_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TC_FMR = data;
  402d4e:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
		_tc_init_irq_param(hw, device);
  402d52:	4631      	mov	r1, r6
  402d54:	4620      	mov	r0, r4
  402d56:	4b1c      	ldr	r3, [pc, #112]	; (402dc8 <_timer_init+0xd4>)
  402d58:	4798      	blx	r3
		NVIC_DisableIRQ(cfg->irq);
  402d5a:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  402d5e:	2b00      	cmp	r3, #0
  402d60:	db0d      	blt.n	402d7e <_timer_init+0x8a>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402d62:	095a      	lsrs	r2, r3, #5
  402d64:	f003 031f 	and.w	r3, r3, #31
  402d68:	2101      	movs	r1, #1
  402d6a:	fa01 f303 	lsl.w	r3, r1, r3
  402d6e:	3220      	adds	r2, #32
  402d70:	4916      	ldr	r1, [pc, #88]	; (402dcc <_timer_init+0xd8>)
  402d72:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  402d76:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  402d7a:	f3bf 8f6f 	isb	sy
		NVIC_ClearPendingIRQ(cfg->irq);
  402d7e:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  402d82:	2b00      	cmp	r3, #0
  402d84:	db09      	blt.n	402d9a <_timer_init+0xa6>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402d86:	095a      	lsrs	r2, r3, #5
  402d88:	f003 031f 	and.w	r3, r3, #31
  402d8c:	2101      	movs	r1, #1
  402d8e:	fa01 f303 	lsl.w	r3, r1, r3
  402d92:	3260      	adds	r2, #96	; 0x60
  402d94:	490d      	ldr	r1, [pc, #52]	; (402dcc <_timer_init+0xd8>)
  402d96:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
		NVIC_EnableIRQ(cfg->irq);
  402d9a:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  402d9e:	2b00      	cmp	r3, #0
  402da0:	db08      	blt.n	402db4 <_timer_init+0xc0>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402da2:	0959      	lsrs	r1, r3, #5
  402da4:	f003 031f 	and.w	r3, r3, #31
  402da8:	2201      	movs	r2, #1
  402daa:	fa02 f303 	lsl.w	r3, r2, r3
  402dae:	4a07      	ldr	r2, [pc, #28]	; (402dcc <_timer_init+0xd8>)
  402db0:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
  402db4:	2000      	movs	r0, #0
  402db6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402dba:	bf00      	nop
  402dbc:	00402c7d 	.word	0x00402c7d
  402dc0:	00407f54 	.word	0x00407f54
  402dc4:	004020b5 	.word	0x004020b5
  402dc8:	00402cb9 	.word	0x00402cb9
  402dcc:	e000e100 	.word	0xe000e100

00402dd0 <_timer_start>:
	hri_tc_write_CCR_reg(device->hw, 0, TC_CCR_CLKEN | TC_CCR_SWTRG);
  402dd0:	68c2      	ldr	r2, [r0, #12]
	((Tc *)hw)->TcChannel[submodule_index].TC_CCR = data;
  402dd2:	2305      	movs	r3, #5
  402dd4:	6013      	str	r3, [r2, #0]
	hri_tc_write_CCR_reg(device->hw, 1, TC_CCR_CLKEN | TC_CCR_SWTRG);
  402dd6:	68c2      	ldr	r2, [r0, #12]
  402dd8:	6413      	str	r3, [r2, #64]	; 0x40
  402dda:	4770      	bx	lr

00402ddc <_timer_is_started>:
	return hri_tc_get_SR_CLKSTA_bit(device->hw, 0) | hri_tc_get_SR_CLKSTA_bit(device->hw, 1);
  402ddc:	68c2      	ldr	r2, [r0, #12]
	return (((Tc *)hw)->TcChannel[submodule_index].TC_SR & TC_SR_CLKSTA) > 0;
  402dde:	6a13      	ldr	r3, [r2, #32]
  402de0:	f3c3 4300 	ubfx	r3, r3, #16, #1
  402de4:	6e10      	ldr	r0, [r2, #96]	; 0x60
  402de6:	f3c0 4000 	ubfx	r0, r0, #16, #1
}
  402dea:	4318      	orrs	r0, r3
  402dec:	4770      	bx	lr

00402dee <_tc_get_timer>:
 * \brief Retrieve timer helper functions
 */
struct _timer_hpl_interface *_tc_get_timer(void)
{
	return NULL;
}
  402dee:	2000      	movs	r0, #0
  402df0:	4770      	bx	lr
	...

00402df4 <TC0_Handler>:

/**
 * \brief TC interrupt handler
 */
void TC0_Handler(void)
{
  402df4:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc0_dev);
  402df6:	4b02      	ldr	r3, [pc, #8]	; (402e00 <TC0_Handler+0xc>)
  402df8:	6818      	ldr	r0, [r3, #0]
  402dfa:	4b02      	ldr	r3, [pc, #8]	; (402e04 <TC0_Handler+0x10>)
  402dfc:	4798      	blx	r3
  402dfe:	bd08      	pop	{r3, pc}
  402e00:	2040039c 	.word	0x2040039c
  402e04:	00402ce1 	.word	0x00402ce1

00402e08 <TC9_Handler>:

/**
 * \brief TC interrupt handler
 */
void TC9_Handler(void)
{
  402e08:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc3_dev);
  402e0a:	4b02      	ldr	r3, [pc, #8]	; (402e14 <TC9_Handler+0xc>)
  402e0c:	6858      	ldr	r0, [r3, #4]
  402e0e:	4b02      	ldr	r3, [pc, #8]	; (402e18 <TC9_Handler+0x10>)
  402e10:	4798      	blx	r3
  402e12:	bd08      	pop	{r3, pc}
  402e14:	2040039c 	.word	0x2040039c
  402e18:	00402ce1 	.word	0x00402ce1

00402e1c <_usart_get_hardware_index>:

/**
 * \brief Retrieve ordinal number of the given usart hardware instance
 */
static uint8_t _usart_get_hardware_index(const void *const hw)
{
  402e1c:	b510      	push	{r4, lr}
	ASSERT(hw);
  402e1e:	4604      	mov	r4, r0
  402e20:	f240 222b 	movw	r2, #555	; 0x22b
  402e24:	4905      	ldr	r1, [pc, #20]	; (402e3c <_usart_get_hardware_index+0x20>)
  402e26:	3000      	adds	r0, #0
  402e28:	bf18      	it	ne
  402e2a:	2001      	movne	r0, #1
  402e2c:	4b04      	ldr	r3, [pc, #16]	; (402e40 <_usart_get_hardware_index+0x24>)
  402e2e:	4798      	blx	r3

#ifdef _UNIT_TEST_
	return ((uint32_t)hw - (uint32_t)USART0) / sizeof(Usart);
#endif

	return ((uint32_t)hw - (uint32_t)USART0) >> 14;
  402e30:	4804      	ldr	r0, [pc, #16]	; (402e44 <_usart_get_hardware_index+0x28>)
  402e32:	4420      	add	r0, r4
}
  402e34:	f3c0 3087 	ubfx	r0, r0, #14, #8
  402e38:	bd10      	pop	{r4, pc}
  402e3a:	bf00      	nop
  402e3c:	00407f74 	.word	0x00407f74
  402e40:	004020b5 	.word	0x004020b5
  402e44:	bffdc000 	.word	0xbffdc000

00402e48 <_get_usart_index>:
 * \param[in] hw The pointer to hardware instance

 * \return The ordinal number of the given usart hardware instance
 */
static uint8_t _get_usart_index(const void *const hw)
{
  402e48:	b510      	push	{r4, lr}
	ASSERT(hw);
  402e4a:	4604      	mov	r4, r0
  402e4c:	f240 2287 	movw	r2, #647	; 0x287
  402e50:	490e      	ldr	r1, [pc, #56]	; (402e8c <_get_usart_index+0x44>)
  402e52:	3000      	adds	r0, #0
  402e54:	bf18      	it	ne
  402e56:	2001      	movne	r0, #1
  402e58:	4b0d      	ldr	r3, [pc, #52]	; (402e90 <_get_usart_index+0x48>)
  402e5a:	4798      	blx	r3
	uint8_t usart_offset = _usart_get_hardware_index(hw);
  402e5c:	4620      	mov	r0, r4
  402e5e:	4b0d      	ldr	r3, [pc, #52]	; (402e94 <_get_usart_index+0x4c>)
  402e60:	4798      	blx	r3
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
  402e62:	2300      	movs	r3, #0
  402e64:	b143      	cbz	r3, 402e78 <_get_usart_index+0x30>
		if (_usarts[i].number == usart_offset) {
			return i;
		}
	}

	ASSERT(false);
  402e66:	f240 2291 	movw	r2, #657	; 0x291
  402e6a:	4908      	ldr	r1, [pc, #32]	; (402e8c <_get_usart_index+0x44>)
  402e6c:	2000      	movs	r0, #0
  402e6e:	4b08      	ldr	r3, [pc, #32]	; (402e90 <_get_usart_index+0x48>)
  402e70:	4798      	blx	r3
	return 0;
  402e72:	2300      	movs	r3, #0
}
  402e74:	4618      	mov	r0, r3
  402e76:	bd10      	pop	{r4, pc}
		if (_usarts[i].number == usart_offset) {
  402e78:	eb03 0143 	add.w	r1, r3, r3, lsl #1
  402e7c:	008a      	lsls	r2, r1, #2
  402e7e:	4906      	ldr	r1, [pc, #24]	; (402e98 <_get_usart_index+0x50>)
  402e80:	5c8a      	ldrb	r2, [r1, r2]
  402e82:	4290      	cmp	r0, r2
  402e84:	d0f6      	beq.n	402e74 <_get_usart_index+0x2c>
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
  402e86:	3301      	adds	r3, #1
  402e88:	b2db      	uxtb	r3, r3
  402e8a:	e7eb      	b.n	402e64 <_get_usart_index+0x1c>
  402e8c:	00407f74 	.word	0x00407f74
  402e90:	004020b5 	.word	0x004020b5
  402e94:	00402e1d 	.word	0x00402e1d
  402e98:	00407f68 	.word	0x00407f68

00402e9c <_usart_init>:
 * \param[in] hw The pointer to hardware instance
 *
 * \return The status of initialization
 */
static int32_t _usart_init(void *const hw)
{
  402e9c:	b510      	push	{r4, lr}
	ASSERT(hw);
  402e9e:	4604      	mov	r4, r0
  402ea0:	f240 229e 	movw	r2, #670	; 0x29e
  402ea4:	4911      	ldr	r1, [pc, #68]	; (402eec <_usart_init+0x50>)
  402ea6:	3000      	adds	r0, #0
  402ea8:	bf18      	it	ne
  402eaa:	2001      	movne	r0, #1
  402eac:	4b10      	ldr	r3, [pc, #64]	; (402ef0 <_usart_init+0x54>)
  402eae:	4798      	blx	r3
	uint8_t i = _get_usart_index(hw);
  402eb0:	4620      	mov	r0, r4
  402eb2:	4b10      	ldr	r3, [pc, #64]	; (402ef4 <_usart_init+0x58>)
  402eb4:	4798      	blx	r3
}

static inline void hri_usart_write_US_WPMR_reg(const void *const hw, hri_usart_us_wpmr_reg_t data)
{
	USART_CRITICAL_SECTION_ENTER();
	((Usart *)hw)->US_WPMR = data;
  402eb6:	4b10      	ldr	r3, [pc, #64]	; (402ef8 <_usart_init+0x5c>)
  402eb8:	f8c4 30e4 	str.w	r3, [r4, #228]	; 0xe4
	((Usart *)hw)->US_MR = data;
  402ebc:	2300      	movs	r3, #0
  402ebe:	6063      	str	r3, [r4, #4]
	((Usart *)hw)->US_RTOR = data;
  402ec0:	6263      	str	r3, [r4, #36]	; 0x24
	((Usart *)hw)->US_TTGR = data;
  402ec2:	62a3      	str	r3, [r4, #40]	; 0x28
}

static inline void hri_usart_write_US_CR_reg(const void *const hw, hri_usart_us_cr_reg_t data)
{
	USART_CRITICAL_SECTION_ENTER();
	((Usart *)hw)->US_CR = data;
  402ec4:	22ac      	movs	r2, #172	; 0xac
  402ec6:	6022      	str	r2, [r4, #0]
  402ec8:	f44f 7280 	mov.w	r2, #256	; 0x100
  402ecc:	6022      	str	r2, [r4, #0]
  402ece:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  402ed2:	6022      	str	r2, [r4, #0]
	/* Reset status bits. */
	hri_usart_write_US_CR_reg(hw, US_CR_RSTSTA);
	/* Turn off RTS and DTR if exist. */
	hri_usart_write_US_CR_reg(hw, US_CR_USART_RTSDIS);

	hri_usart_write_US_MR_reg(hw, _usarts[i].us_mr);
  402ed4:	eb00 0040 	add.w	r0, r0, r0, lsl #1
  402ed8:	0081      	lsls	r1, r0, #2
  402eda:	4a08      	ldr	r2, [pc, #32]	; (402efc <_usart_init+0x60>)
  402edc:	440a      	add	r2, r1
  402ede:	6852      	ldr	r2, [r2, #4]
	((Usart *)hw)->US_MR = data;
  402ee0:	6062      	str	r2, [r4, #4]
	((Usart *)hw)->US_BRGR = data;
  402ee2:	4a07      	ldr	r2, [pc, #28]	; (402f00 <_usart_init+0x64>)
  402ee4:	6222      	str	r2, [r4, #32]
	hri_usart_write_US_BRGR_reg(hw, _usarts[i].us_brgr);

	return ERR_NONE;
}
  402ee6:	4618      	mov	r0, r3
  402ee8:	bd10      	pop	{r4, pc}
  402eea:	bf00      	nop
  402eec:	00407f74 	.word	0x00407f74
  402ef0:	004020b5 	.word	0x004020b5
  402ef4:	00402e49 	.word	0x00402e49
  402ef8:	55534100 	.word	0x55534100
  402efc:	00407f68 	.word	0x00407f68
  402f00:	000100f4 	.word	0x000100f4

00402f04 <_usart_sync_init>:
{
  402f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402f06:	460c      	mov	r4, r1
	ASSERT(device);
  402f08:	4e09      	ldr	r6, [pc, #36]	; (402f30 <_usart_sync_init+0x2c>)
  402f0a:	4607      	mov	r7, r0
  402f0c:	22bd      	movs	r2, #189	; 0xbd
  402f0e:	4631      	mov	r1, r6
  402f10:	3000      	adds	r0, #0
  402f12:	bf18      	it	ne
  402f14:	2001      	movne	r0, #1
  402f16:	4d07      	ldr	r5, [pc, #28]	; (402f34 <_usart_sync_init+0x30>)
  402f18:	47a8      	blx	r5
	ASSERT(hw);
  402f1a:	22be      	movs	r2, #190	; 0xbe
  402f1c:	4631      	mov	r1, r6
  402f1e:	1c20      	adds	r0, r4, #0
  402f20:	bf18      	it	ne
  402f22:	2001      	movne	r0, #1
  402f24:	47a8      	blx	r5
	device->hw = hw;
  402f26:	603c      	str	r4, [r7, #0]
	return _usart_init(hw);
  402f28:	4620      	mov	r0, r4
  402f2a:	4b03      	ldr	r3, [pc, #12]	; (402f38 <_usart_sync_init+0x34>)
  402f2c:	4798      	blx	r3
}
  402f2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402f30:	00407f74 	.word	0x00407f74
  402f34:	004020b5 	.word	0x004020b5
  402f38:	00402e9d 	.word	0x00402e9d

00402f3c <_usart_sync_enable>:
{
  402f3c:	b570      	push	{r4, r5, r6, lr}
	ASSERT(device);
  402f3e:	4e0a      	ldr	r6, [pc, #40]	; (402f68 <_usart_sync_enable+0x2c>)
  402f40:	4604      	mov	r4, r0
  402f42:	f240 1205 	movw	r2, #261	; 0x105
  402f46:	4631      	mov	r1, r6
  402f48:	3000      	adds	r0, #0
  402f4a:	bf18      	it	ne
  402f4c:	2001      	movne	r0, #1
  402f4e:	4d07      	ldr	r5, [pc, #28]	; (402f6c <_usart_sync_enable+0x30>)
  402f50:	47a8      	blx	r5
	_usart_enable(device->hw);
  402f52:	6824      	ldr	r4, [r4, #0]
 *
 * \param[in] hw The pointer to hardware instance
 */
static inline void _usart_enable(void *const hw)
{
	ASSERT(hw);
  402f54:	f240 22c7 	movw	r2, #711	; 0x2c7
  402f58:	4631      	mov	r1, r6
  402f5a:	1c20      	adds	r0, r4, #0
  402f5c:	bf18      	it	ne
  402f5e:	2001      	movne	r0, #1
  402f60:	47a8      	blx	r5
	((Usart *)hw)->US_CR = data;
  402f62:	2350      	movs	r3, #80	; 0x50
  402f64:	6023      	str	r3, [r4, #0]
  402f66:	bd70      	pop	{r4, r5, r6, pc}
  402f68:	00407f74 	.word	0x00407f74
  402f6c:	004020b5 	.word	0x004020b5

00402f70 <_usart_sync_write_byte>:
{
  402f70:	b538      	push	{r3, r4, r5, lr}
  402f72:	460c      	mov	r4, r1
	ASSERT(device);
  402f74:	4605      	mov	r5, r0
  402f76:	f44f 72d4 	mov.w	r2, #424	; 0x1a8
  402f7a:	4904      	ldr	r1, [pc, #16]	; (402f8c <_usart_sync_write_byte+0x1c>)
  402f7c:	3000      	adds	r0, #0
  402f7e:	bf18      	it	ne
  402f80:	2001      	movne	r0, #1
  402f82:	4b03      	ldr	r3, [pc, #12]	; (402f90 <_usart_sync_write_byte+0x20>)
  402f84:	4798      	blx	r3
	hri_usart_write_US_THR_reg(device->hw, (hri_usart_us_thr_reg_t)data);
  402f86:	682b      	ldr	r3, [r5, #0]
}

static inline void hri_usart_write_US_THR_reg(const void *const hw, hri_usart_us_thr_reg_t data)
{
	USART_CRITICAL_SECTION_ENTER();
	((Usart *)hw)->US_THR = data;
  402f88:	61dc      	str	r4, [r3, #28]
  402f8a:	bd38      	pop	{r3, r4, r5, pc}
  402f8c:	00407f74 	.word	0x00407f74
  402f90:	004020b5 	.word	0x004020b5

00402f94 <_usart_sync_read_byte>:
{
  402f94:	b510      	push	{r4, lr}
	ASSERT(device);
  402f96:	4604      	mov	r4, r0
  402f98:	f44f 72dd 	mov.w	r2, #442	; 0x1ba
  402f9c:	4904      	ldr	r1, [pc, #16]	; (402fb0 <_usart_sync_read_byte+0x1c>)
  402f9e:	3000      	adds	r0, #0
  402fa0:	bf18      	it	ne
  402fa2:	2001      	movne	r0, #1
  402fa4:	4b03      	ldr	r3, [pc, #12]	; (402fb4 <_usart_sync_read_byte+0x20>)
  402fa6:	4798      	blx	r3
	return (uint8_t)(hri_usart_read_US_RHR_reg(device->hw) & 0xff);
  402fa8:	6823      	ldr	r3, [r4, #0]
	return ((Usart *)hw)->US_RHR;
  402faa:	6998      	ldr	r0, [r3, #24]
}
  402fac:	b2c0      	uxtb	r0, r0
  402fae:	bd10      	pop	{r4, pc}
  402fb0:	00407f74 	.word	0x00407f74
  402fb4:	004020b5 	.word	0x004020b5

00402fb8 <_usart_sync_is_ready_to_send>:
{
  402fb8:	b510      	push	{r4, lr}
	ASSERT(device);
  402fba:	4604      	mov	r4, r0
  402fbc:	f240 12c3 	movw	r2, #451	; 0x1c3
  402fc0:	4905      	ldr	r1, [pc, #20]	; (402fd8 <_usart_sync_is_ready_to_send+0x20>)
  402fc2:	3000      	adds	r0, #0
  402fc4:	bf18      	it	ne
  402fc6:	2001      	movne	r0, #1
  402fc8:	4b04      	ldr	r3, [pc, #16]	; (402fdc <_usart_sync_is_ready_to_send+0x24>)
  402fca:	4798      	blx	r3
	return hri_usart_get_US_CSR_TXRDY_bit(device->hw);
  402fcc:	6823      	ldr	r3, [r4, #0]
	return (((Usart *)hw)->US_CSR & US_CSR_TXRDY) > 0;
  402fce:	6958      	ldr	r0, [r3, #20]
}
  402fd0:	f3c0 0040 	ubfx	r0, r0, #1, #1
  402fd4:	bd10      	pop	{r4, pc}
  402fd6:	bf00      	nop
  402fd8:	00407f74 	.word	0x00407f74
  402fdc:	004020b5 	.word	0x004020b5

00402fe0 <_usart_sync_is_transmit_done>:
{
  402fe0:	b510      	push	{r4, lr}
	ASSERT(device);
  402fe2:	4604      	mov	r4, r0
  402fe4:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
  402fe8:	4905      	ldr	r1, [pc, #20]	; (403000 <_usart_sync_is_transmit_done+0x20>)
  402fea:	3000      	adds	r0, #0
  402fec:	bf18      	it	ne
  402fee:	2001      	movne	r0, #1
  402ff0:	4b04      	ldr	r3, [pc, #16]	; (403004 <_usart_sync_is_transmit_done+0x24>)
  402ff2:	4798      	blx	r3
	return hri_usart_get_US_CSR_TXEMPTY_bit(device->hw);
  402ff4:	6823      	ldr	r3, [r4, #0]
	return (((Usart *)hw)->US_CSR & US_CSR_TXEMPTY) > 0;
  402ff6:	6958      	ldr	r0, [r3, #20]
}
  402ff8:	f3c0 2040 	ubfx	r0, r0, #9, #1
  402ffc:	bd10      	pop	{r4, pc}
  402ffe:	bf00      	nop
  403000:	00407f74 	.word	0x00407f74
  403004:	004020b5 	.word	0x004020b5

00403008 <_usart_sync_is_byte_received>:
{
  403008:	b510      	push	{r4, lr}
	ASSERT(device);
  40300a:	4604      	mov	r4, r0
  40300c:	f44f 72ef 	mov.w	r2, #478	; 0x1de
  403010:	4905      	ldr	r1, [pc, #20]	; (403028 <_usart_sync_is_byte_received+0x20>)
  403012:	3000      	adds	r0, #0
  403014:	bf18      	it	ne
  403016:	2001      	movne	r0, #1
  403018:	4b04      	ldr	r3, [pc, #16]	; (40302c <_usart_sync_is_byte_received+0x24>)
  40301a:	4798      	blx	r3
	return hri_usart_get_US_CSR_RXRDY_bit(device->hw);
  40301c:	6823      	ldr	r3, [r4, #0]
	return (((Usart *)hw)->US_CSR & US_CSR_RXRDY) > 0;
  40301e:	6958      	ldr	r0, [r3, #20]
  403020:	f000 0001 	and.w	r0, r0, #1
}
  403024:	bd10      	pop	{r4, pc}
  403026:	bf00      	nop
  403028:	00407f74 	.word	0x00407f74
  40302c:	004020b5 	.word	0x004020b5

00403030 <_usart_get_usart_sync>:
}
  403030:	2000      	movs	r0, #0
  403032:	4770      	bx	lr

00403034 <_dma_init>:

/* DMAC channel configurations */
const static struct dmac_channel_cfg _cfgs[] = {REPEAT_MACRO(DMAC_CHANNEL_CFG, i, DMAC_CH_NUM)};

int32_t _dma_init(void)
{
  403034:	b430      	push	{r4, r5}
	uint8_t i;

	/* Clear the pending Interrupt Status bit */
	for (i = 0; i < DMAC_CH_NUM; i++) {
  403036:	2300      	movs	r3, #0
  403038:	e004      	b.n	403044 <_dma_init+0x10>
	return tmp;
}

static inline hri_xdmac_cis_reg_t hri_xdmac_read_CIS_reg(const void *const hw, uint8_t submodule_index)
{
	return ((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CIS;
  40303a:	0199      	lsls	r1, r3, #6
  40303c:	4a16      	ldr	r2, [pc, #88]	; (403098 <_dma_init+0x64>)
  40303e:	5852      	ldr	r2, [r2, r1]
  403040:	3301      	adds	r3, #1
  403042:	b2db      	uxtb	r3, r3
  403044:	2b17      	cmp	r3, #23
  403046:	d9f8      	bls.n	40303a <_dma_init+0x6>
  403048:	2300      	movs	r3, #0
  40304a:	e014      	b.n	403076 <_dma_init+0x42>
}

static inline void hri_xdmac_write_CNDC_reg(const void *const hw, uint8_t submodule_index, hri_xdmac_cndc_reg_t data)
{
	XDMAC_CRITICAL_SECTION_ENTER();
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CNDC = data;
  40304c:	4c13      	ldr	r4, [pc, #76]	; (40309c <_dma_init+0x68>)
  40304e:	eb04 1283 	add.w	r2, r4, r3, lsl #6
  403052:	2100      	movs	r1, #0
  403054:	66d1      	str	r1, [r2, #108]	; 0x6c
}

static inline void hri_xdmac_write_CBC_reg(const void *const hw, uint8_t submodule_index, hri_xdmac_cbc_reg_t data)
{
	XDMAC_CRITICAL_SECTION_ENTER();
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CBC = data;
  403056:	6751      	str	r1, [r2, #116]	; 0x74
}

static inline void hri_xdmac_write_CSUS_reg(const void *const hw, uint8_t submodule_index, hri_xdmac_csus_reg_t data)
{
	XDMAC_CRITICAL_SECTION_ENTER();
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CSUS = data;
  403058:	1c98      	adds	r0, r3, #2
  40305a:	0180      	lsls	r0, r0, #6
  40305c:	1825      	adds	r5, r4, r0
  40305e:	5021      	str	r1, [r4, r0]
}

static inline void hri_xdmac_write_CDUS_reg(const void *const hw, uint8_t submodule_index, hri_xdmac_cdus_reg_t data)
{
	XDMAC_CRITICAL_SECTION_ENTER();
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CDUS = data;
  403060:	6069      	str	r1, [r5, #4]
	for (i = 0; i < DMAC_CH_NUM; i++) {
		hri_xdmac_write_CNDC_reg(XDMAC, i, 0x0);
		hri_xdmac_write_CBC_reg(XDMAC, i, 0x0);
		hri_xdmac_write_CSUS_reg(XDMAC, i, 0x0);
		hri_xdmac_write_CDUS_reg(XDMAC, i, 0x0);
		hri_xdmac_write_CC_reg(XDMAC, i, _cfgs[i].config_reg);
  403062:	490f      	ldr	r1, [pc, #60]	; (4030a0 <_dma_init+0x6c>)
  403064:	f851 0033 	ldr.w	r0, [r1, r3, lsl #3]
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CC = data;
  403068:	6790      	str	r0, [r2, #120]	; 0x78
		hri_xdmac_write_CDS_MSP_reg(XDMAC, i, _cfgs[i].cds_msp);
  40306a:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  40306e:	6849      	ldr	r1, [r1, #4]
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CDS_MSP = data;
  403070:	67d1      	str	r1, [r2, #124]	; 0x7c
	for (i = 0; i < DMAC_CH_NUM; i++) {
  403072:	3301      	adds	r3, #1
  403074:	b2db      	uxtb	r3, r3
  403076:	2b17      	cmp	r3, #23
  403078:	d9e8      	bls.n	40304c <_dma_init+0x18>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40307a:	4b0a      	ldr	r3, [pc, #40]	; (4030a4 <_dma_init+0x70>)
  40307c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  403080:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  403084:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  403088:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40308c:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  403090:	605a      	str	r2, [r3, #4]
	NVIC_DisableIRQ(XDMAC_IRQn);
	NVIC_ClearPendingIRQ(XDMAC_IRQn);
	NVIC_EnableIRQ(XDMAC_IRQn);

	return ERR_NONE;
}
  403092:	2000      	movs	r0, #0
  403094:	bc30      	pop	{r4, r5}
  403096:	4770      	bx	lr
  403098:	4007805c 	.word	0x4007805c
  40309c:	40078000 	.word	0x40078000
  4030a0:	00407f90 	.word	0x00407f90
  4030a4:	e000e100 	.word	0xe000e100

004030a8 <_dma_set_destination_address>:
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CDA = data;
  4030a8:	0180      	lsls	r0, r0, #6
  4030aa:	4b02      	ldr	r3, [pc, #8]	; (4030b4 <_dma_set_destination_address+0xc>)
  4030ac:	5019      	str	r1, [r3, r0]
int32_t _dma_set_destination_address(const uint8_t channel, const void *const dst)
{
	hri_xdmac_write_CDA_reg(XDMAC, channel, (uint32_t)dst);

	return ERR_NONE;
}
  4030ae:	2000      	movs	r0, #0
  4030b0:	4770      	bx	lr
  4030b2:	bf00      	nop
  4030b4:	40078064 	.word	0x40078064

004030b8 <_dma_set_source_address>:
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CSA = data;
  4030b8:	0180      	lsls	r0, r0, #6
  4030ba:	4b02      	ldr	r3, [pc, #8]	; (4030c4 <_dma_set_source_address+0xc>)
  4030bc:	5019      	str	r1, [r3, r0]
int32_t _dma_set_source_address(const uint8_t channel, const void *const src)
{
	hri_xdmac_write_CSA_reg(XDMAC, channel, (uint32_t)src);

	return ERR_NONE;
}
  4030be:	2000      	movs	r0, #0
  4030c0:	4770      	bx	lr
  4030c2:	bf00      	nop
  4030c4:	40078060 	.word	0x40078060

004030c8 <_dma_set_data_amount>:
	tmp = ((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CC;
  4030c8:	0180      	lsls	r0, r0, #6
  4030ca:	4a04      	ldr	r2, [pc, #16]	; (4030dc <_dma_set_data_amount+0x14>)
  4030cc:	4402      	add	r2, r0
  4030ce:	6f93      	ldr	r3, [r2, #120]	; 0x78
	tmp = (tmp & XDMAC_CC_DWIDTH(mask)) >> XDMAC_CC_DWIDTH_Pos;
  4030d0:	f3c3 23c1 	ubfx	r3, r3, #11, #2
int32_t _dma_set_data_amount(const uint8_t channel, const uint32_t amount)
{
	uint8_t width;

	width = hri_xdmac_get_CC_DWIDTH_bf(XDMAC, channel, 0x3);
	hri_xdmac_write_CUBC_reg(XDMAC, channel, amount >> width);
  4030d4:	40d9      	lsrs	r1, r3
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CUBC = data;
  4030d6:	6711      	str	r1, [r2, #112]	; 0x70

	return ERR_NONE;
}
  4030d8:	2000      	movs	r0, #0
  4030da:	4770      	bx	lr
  4030dc:	40078000 	.word	0x40078000

004030e0 <_dma_enable_transaction>:

int32_t _dma_enable_transaction(const uint8_t channel, const bool software_trigger)
{
	hri_xdmac_set_GS_reg(XDMAC, 1 << channel);
  4030e0:	2301      	movs	r3, #1
  4030e2:	fa03 f000 	lsl.w	r0, r3, r0
	((Xdmac *)hw)->XDMAC_GD = XDMAC_GS_ST23;
}

static inline void hri_xdmac_set_GS_reg(const void *const hw, hri_xdmac_gs_reg_t mask)
{
	((Xdmac *)hw)->XDMAC_GE = mask;
  4030e6:	4b03      	ldr	r3, [pc, #12]	; (4030f4 <_dma_enable_transaction+0x14>)
  4030e8:	61d8      	str	r0, [r3, #28]

	if (software_trigger) {
  4030ea:	b101      	cbz	r1, 4030ee <_dma_enable_transaction+0xe>
}

static inline void hri_xdmac_write_GSWR_reg(const void *const hw, hri_xdmac_gswr_reg_t data)
{
	XDMAC_CRITICAL_SECTION_ENTER();
	((Xdmac *)hw)->XDMAC_GSWR = data;
  4030ec:	6398      	str	r0, [r3, #56]	; 0x38
		hri_xdmac_write_GSWR_reg(XDMAC, 1 << channel);
	}

	return ERR_NONE;
}
  4030ee:	2000      	movs	r0, #0
  4030f0:	4770      	bx	lr
  4030f2:	bf00      	nop
  4030f4:	40078000 	.word	0x40078000

004030f8 <_dma_get_channel_resource>:

int32_t _dma_get_channel_resource(struct _dma_resource **resource, const uint8_t channel)
{
	*resource = &_resources[channel];
  4030f8:	eb01 0141 	add.w	r1, r1, r1, lsl #1
  4030fc:	008a      	lsls	r2, r1, #2
  4030fe:	4b02      	ldr	r3, [pc, #8]	; (403108 <_dma_get_channel_resource+0x10>)
  403100:	4413      	add	r3, r2
  403102:	6003      	str	r3, [r0, #0]

	return ERR_NONE;
}
  403104:	2000      	movs	r0, #0
  403106:	4770      	bx	lr
  403108:	204003a4 	.word	0x204003a4

0040310c <_dma_set_irq_state>:

void _dma_set_irq_state(const uint8_t channel, const enum _dma_callback_type type, const bool state)
{
	if (state) {
  40310c:	b19a      	cbz	r2, 403136 <_dma_set_irq_state+0x2a>
		if (type == DMA_TRANSFER_COMPLETE_CB) {
  40310e:	b951      	cbnz	r1, 403126 <_dma_set_irq_state+0x1a>
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CIE = mask;
  403110:	0182      	lsls	r2, r0, #6
  403112:	4b13      	ldr	r3, [pc, #76]	; (403160 <_dma_set_irq_state+0x54>)
  403114:	4413      	add	r3, r2
  403116:	2201      	movs	r2, #1
  403118:	651a      	str	r2, [r3, #80]	; 0x50
			hri_xdmac_set_CIM_reg(XDMAC, channel, XDMAC_CIE_BIE);
		} else if (type == DMA_TRANSFER_ERROR_CB) {
			hri_xdmac_set_CIM_reg(XDMAC, channel, XDMAC_CIE_RBIE | XDMAC_CIE_WBIE | XDMAC_CIE_ROIE);
		}
		hri_xdmac_set_GIM_reg(XDMAC, (1 << channel));
  40311a:	2301      	movs	r3, #1
  40311c:	fa03 f000 	lsl.w	r0, r3, r0
	((Xdmac *)hw)->XDMAC_GIE = mask;
  403120:	4b0f      	ldr	r3, [pc, #60]	; (403160 <_dma_set_irq_state+0x54>)
  403122:	60d8      	str	r0, [r3, #12]
  403124:	4770      	bx	lr
		} else if (type == DMA_TRANSFER_ERROR_CB) {
  403126:	2901      	cmp	r1, #1
  403128:	d1f7      	bne.n	40311a <_dma_set_irq_state+0xe>
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CIE = mask;
  40312a:	0182      	lsls	r2, r0, #6
  40312c:	4b0c      	ldr	r3, [pc, #48]	; (403160 <_dma_set_irq_state+0x54>)
  40312e:	4413      	add	r3, r2
  403130:	2270      	movs	r2, #112	; 0x70
  403132:	651a      	str	r2, [r3, #80]	; 0x50
  403134:	e7f1      	b.n	40311a <_dma_set_irq_state+0xe>
	} else {
		if (type == DMA_TRANSFER_COMPLETE_CB) {
  403136:	b951      	cbnz	r1, 40314e <_dma_set_irq_state+0x42>
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CID = mask;
  403138:	0182      	lsls	r2, r0, #6
  40313a:	4b09      	ldr	r3, [pc, #36]	; (403160 <_dma_set_irq_state+0x54>)
  40313c:	4413      	add	r3, r2
  40313e:	2201      	movs	r2, #1
  403140:	655a      	str	r2, [r3, #84]	; 0x54
			hri_xdmac_clear_CIM_reg(XDMAC, channel, XDMAC_CID_BID);
		} else if (type == DMA_TRANSFER_ERROR_CB) {
			hri_xdmac_clear_CIM_reg(XDMAC, channel, XDMAC_CID_RBEID | XDMAC_CID_WBEID | XDMAC_CID_ROID);
		}
		hri_xdmac_clear_GIM_reg(XDMAC, (1 << channel));
  403142:	2301      	movs	r3, #1
  403144:	fa03 f000 	lsl.w	r0, r3, r0
	((Xdmac *)hw)->XDMAC_GID = mask;
  403148:	4b05      	ldr	r3, [pc, #20]	; (403160 <_dma_set_irq_state+0x54>)
  40314a:	6118      	str	r0, [r3, #16]
  40314c:	4770      	bx	lr
		} else if (type == DMA_TRANSFER_ERROR_CB) {
  40314e:	2901      	cmp	r1, #1
  403150:	d1f7      	bne.n	403142 <_dma_set_irq_state+0x36>
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CID = mask;
  403152:	0182      	lsls	r2, r0, #6
  403154:	4b02      	ldr	r3, [pc, #8]	; (403160 <_dma_set_irq_state+0x54>)
  403156:	4413      	add	r3, r2
  403158:	2270      	movs	r2, #112	; 0x70
  40315a:	655a      	str	r2, [r3, #84]	; 0x54
  40315c:	e7f1      	b.n	403142 <_dma_set_irq_state+0x36>
  40315e:	bf00      	nop
  403160:	40078000 	.word	0x40078000

00403164 <XDMAC_Handler>:
	return ((Xdmac *)hw)->XDMAC_GIS;
  403164:	4b17      	ldr	r3, [pc, #92]	; (4031c4 <XDMAC_Handler+0x60>)
  403166:	6999      	ldr	r1, [r3, #24]
	uint32_t              pend;

	pend = hri_xdmac_read_GIS_reg(XDMAC);

	/* Get the first pending channel ID */
	for (uint8_t i = 0; i < DMAC_CH_NUM; i++) {
  403168:	2300      	movs	r3, #0
  40316a:	2b17      	cmp	r3, #23
  40316c:	d81b      	bhi.n	4031a6 <XDMAC_Handler+0x42>
		if ((pend >> i) & 1) {
  40316e:	fa21 f203 	lsr.w	r2, r1, r3
  403172:	f012 0f01 	tst.w	r2, #1
  403176:	d102      	bne.n	40317e <XDMAC_Handler+0x1a>
	for (uint8_t i = 0; i < DMAC_CH_NUM; i++) {
  403178:	3301      	adds	r3, #1
  40317a:	b2db      	uxtb	r3, r3
  40317c:	e7f5      	b.n	40316a <XDMAC_Handler+0x6>
			channel = i;
  40317e:	b25b      	sxtb	r3, r3
			break;
		}
	}

	if (channel < 0) {
  403180:	2b00      	cmp	r3, #0
  403182:	db1d      	blt.n	4031c0 <XDMAC_Handler+0x5c>
{
  403184:	b510      	push	{r4, lr}
		return;
	}

	tmp_resource = &_resources[channel];
  403186:	eb03 0243 	add.w	r2, r3, r3, lsl #1
  40318a:	0090      	lsls	r0, r2, #2
  40318c:	4a0e      	ldr	r2, [pc, #56]	; (4031c8 <XDMAC_Handler+0x64>)
  40318e:	4410      	add	r0, r2
	status       = hri_xdmac_read_CIS_reg(XDMAC, channel);
  403190:	b2d9      	uxtb	r1, r3
	return ((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CIS;
  403192:	0189      	lsls	r1, r1, #6
  403194:	4a0d      	ldr	r2, [pc, #52]	; (4031cc <XDMAC_Handler+0x68>)
  403196:	5852      	ldr	r2, [r2, r1]

	if (status & (XDMAC_CIS_RBEIS | XDMAC_CIS_WBEIS | XDMAC_CIS_ROIS)) {
  403198:	f012 0f70 	tst.w	r2, #112	; 0x70
  40319c:	d106      	bne.n	4031ac <XDMAC_Handler+0x48>
		tmp_resource->dma_cb.error(tmp_resource);
	} else if (status & XDMAC_CIS_BIS) {
  40319e:	f012 0f01 	tst.w	r2, #1
  4031a2:	d106      	bne.n	4031b2 <XDMAC_Handler+0x4e>
  4031a4:	bd10      	pop	{r4, pc}
	int8_t                channel = -1;
  4031a6:	f04f 33ff 	mov.w	r3, #4294967295
  4031aa:	e7e9      	b.n	403180 <XDMAC_Handler+0x1c>
		tmp_resource->dma_cb.error(tmp_resource);
  4031ac:	6843      	ldr	r3, [r0, #4]
  4031ae:	4798      	blx	r3
  4031b0:	bd10      	pop	{r4, pc}
		tmp_resource->dma_cb.transfer_done(tmp_resource);
  4031b2:	eb03 0443 	add.w	r4, r3, r3, lsl #1
  4031b6:	00a3      	lsls	r3, r4, #2
  4031b8:	4a03      	ldr	r2, [pc, #12]	; (4031c8 <XDMAC_Handler+0x64>)
  4031ba:	58d3      	ldr	r3, [r2, r3]
  4031bc:	4798      	blx	r3
  4031be:	e7f1      	b.n	4031a4 <XDMAC_Handler+0x40>
  4031c0:	4770      	bx	lr
  4031c2:	bf00      	nop
  4031c4:	40078000 	.word	0x40078000
  4031c8:	204003a4 	.word	0x204003a4
  4031cc:	4007805c 	.word	0x4007805c

004031d0 <main>:




int main(void)
{
  4031d0:	b580      	push	{r7, lr}
	
	
	
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
  4031d2:	4b21      	ldr	r3, [pc, #132]	; (403258 <main+0x88>)
  4031d4:	4798      	blx	r3
	//CAN is currently disabled
	//Temp 3 currently disabled as pin is shared with edbg com
	
	/* Additional User initialisation */
	dma_adc_init();
  4031d6:	4b21      	ldr	r3, [pc, #132]	; (40325c <main+0x8c>)
  4031d8:	4798      	blx	r3
	pwm_init_user();
  4031da:	4b21      	ldr	r3, [pc, #132]	; (403260 <main+0x90>)
  4031dc:	4798      	blx	r3
	encoder_init();
  4031de:	4b21      	ldr	r3, [pc, #132]	; (403264 <main+0x94>)
  4031e0:	4798      	blx	r3
	pos_sens_init();
  4031e2:	4b21      	ldr	r3, [pc, #132]	; (403268 <main+0x98>)
  4031e4:	4798      	blx	r3
	
	/* Enable all devices */
	pwm_enable_all();
  4031e6:	4b21      	ldr	r3, [pc, #132]	; (40326c <main+0x9c>)
  4031e8:	4798      	blx	r3
	adc_enable_all();
  4031ea:	4b21      	ldr	r3, [pc, #132]	; (403270 <main+0xa0>)
  4031ec:	4798      	blx	r3
	calibrate_curr_sensors();	//both PWM and ADC need to be enabled to calibrate the current sensors
  4031ee:	4b21      	ldr	r3, [pc, #132]	; (403274 <main+0xa4>)
  4031f0:	4798      	blx	r3
	((Pio *)hw)->PIO_SODR = mask;
  4031f2:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  4031f6:	4b20      	ldr	r3, [pc, #128]	; (403278 <main+0xa8>)
  4031f8:	631a      	str	r2, [r3, #48]	; 0x30
	gpio_set_pin_level(PIN_GPIO_DCDC_ON_OFF, true);		//enables the DC-DC converter for the HV side
	
	timer_start(&ENCODER_A);
  4031fa:	4820      	ldr	r0, [pc, #128]	; (40327c <main+0xac>)
  4031fc:	4c20      	ldr	r4, [pc, #128]	; (403280 <main+0xb0>)
  4031fe:	47a0      	blx	r4
	timer_start(&ENCODER_B);
  403200:	4820      	ldr	r0, [pc, #128]	; (403284 <main+0xb4>)
  403202:	47a0      	blx	r4
	
	dma_adc_0_enable_continuously();
  403204:	4b20      	ldr	r3, [pc, #128]	; (403288 <main+0xb8>)
  403206:	4798      	blx	r3
	dma_adc_1_enable_continuously();
  403208:	4b20      	ldr	r3, [pc, #128]	; (40328c <main+0xbc>)
  40320a:	4798      	blx	r3
	
	Init_Control();
  40320c:	4b20      	ldr	r3, [pc, #128]	; (403290 <main+0xc0>)
  40320e:	4798      	blx	r3
	//enable_control();
	//----------------------------------------End of Startup Code--------------------------------------------------
	
	
	delay_ms(500);
  403210:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  403214:	4e1f      	ldr	r6, [pc, #124]	; (403294 <main+0xc4>)
  403216:	47b0      	blx	r6
	printf("Initiated \n");
  403218:	481f      	ldr	r0, [pc, #124]	; (403298 <main+0xc8>)
  40321a:	4c20      	ldr	r4, [pc, #128]	; (40329c <main+0xcc>)
  40321c:	47a0      	blx	r4
	//first_slow_spin();
	
	printf("Starting D axis alignment \n");
  40321e:	4820      	ldr	r0, [pc, #128]	; (4032a0 <main+0xd0>)
  403220:	47a0      	blx	r4
	pwm_set_duty(PWM_PHASE_A, 0);
  403222:	4f20      	ldr	r7, [pc, #128]	; (4032a4 <main+0xd4>)
  403224:	2200      	movs	r2, #0
  403226:	4611      	mov	r1, r2
  403228:	4638      	mov	r0, r7
  40322a:	4d1f      	ldr	r5, [pc, #124]	; (4032a8 <main+0xd8>)
  40322c:	47a8      	blx	r5
	pwm_set_duty(PWM_PHASE_B, (PWM_PERIOD-1));
  40322e:	f240 32e7 	movw	r2, #999	; 0x3e7
  403232:	2102      	movs	r1, #2
  403234:	4638      	mov	r0, r7
  403236:	47a8      	blx	r5
	pwm_set_duty(PWM_PHASE_C, (PWM_PERIOD-1));
  403238:	f240 32e7 	movw	r2, #999	; 0x3e7
  40323c:	2100      	movs	r1, #0
  40323e:	481b      	ldr	r0, [pc, #108]	; (4032ac <main+0xdc>)
  403240:	47a8      	blx	r5
	
	

	delay_ms(2000);
  403242:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
  403246:	47b0      	blx	r6
	encoder_record_Daxis_offset();
  403248:	4b19      	ldr	r3, [pc, #100]	; (4032b0 <main+0xe0>)
  40324a:	4798      	blx	r3
	printf("Finished D axis alignment \n");
  40324c:	4819      	ldr	r0, [pc, #100]	; (4032b4 <main+0xe4>)
  40324e:	47a0      	blx	r4
		Vq_aim +=0.1;
		delay_us(100);
	}
	printf("Vq aim - %f \n",Vq_aim);
	*/
	enable_control();
  403250:	4b19      	ldr	r3, [pc, #100]	; (4032b8 <main+0xe8>)
  403252:	4798      	blx	r3
  403254:	e7fe      	b.n	403254 <main+0x84>
  403256:	bf00      	nop
  403258:	004001d5 	.word	0x004001d5
  40325c:	0040102d 	.word	0x0040102d
  403260:	004011f1 	.word	0x004011f1
  403264:	004009ad 	.word	0x004009ad
  403268:	00400d25 	.word	0x00400d25
  40326c:	004012c5 	.word	0x004012c5
  403270:	00401119 	.word	0x00401119
  403274:	004007e1 	.word	0x004007e1
  403278:	400e0e00 	.word	0x400e0e00
  40327c:	204006c8 	.word	0x204006c8
  403280:	00401f35 	.word	0x00401f35
  403284:	20400618 	.word	0x20400618
  403288:	00400fe5 	.word	0x00400fe5
  40328c:	00400ffd 	.word	0x00400ffd
  403290:	004001e9 	.word	0x004001e9
  403294:	00401b6d 	.word	0x00401b6d
  403298:	00408050 	.word	0x00408050
  40329c:	00405cb5 	.word	0x00405cb5
  4032a0:	0040805c 	.word	0x0040805c
  4032a4:	204005fc 	.word	0x204005fc
  4032a8:	00401325 	.word	0x00401325
  4032ac:	204007a0 	.word	0x204007a0
  4032b0:	00400bd9 	.word	0x00400bd9
  4032b4:	00408078 	.word	0x00408078
  4032b8:	00400e49 	.word	0x00400e49

004032bc <_read>:

int __attribute__((weak)) _read(int file, char *ptr, int len)
{
	int n = 0;

	if (file != 0) {
  4032bc:	b958      	cbnz	r0, 4032d6 <_read+0x1a>
{
  4032be:	b508      	push	{r3, lr}
  4032c0:	460b      	mov	r3, r1
  4032c2:	4611      	mov	r1, r2
  4032c4:	4618      	mov	r0, r3
		return -1;
	}

	n = stdio_io_read((uint8_t *)ptr, len);
  4032c6:	4b05      	ldr	r3, [pc, #20]	; (4032dc <_read+0x20>)
  4032c8:	4798      	blx	r3
	if (n < 0) {
  4032ca:	2800      	cmp	r0, #0
  4032cc:	db00      	blt.n	4032d0 <_read+0x14>
		return -1;
	}

	return n;
}
  4032ce:	bd08      	pop	{r3, pc}
		return -1;
  4032d0:	f04f 30ff 	mov.w	r0, #4294967295
  4032d4:	bd08      	pop	{r3, pc}
		return -1;
  4032d6:	f04f 30ff 	mov.w	r0, #4294967295
  4032da:	4770      	bx	lr
  4032dc:	00403335 	.word	0x00403335

004032e0 <_write>:

int __attribute__((weak)) _write(int file, char *ptr, int len)
{
	int n = 0;

	if ((file != 1) && (file != 2) && (file != 3)) {
  4032e0:	3801      	subs	r0, #1
  4032e2:	2802      	cmp	r0, #2
  4032e4:	d80b      	bhi.n	4032fe <_write+0x1e>
{
  4032e6:	b508      	push	{r3, lr}
  4032e8:	460b      	mov	r3, r1
  4032ea:	4611      	mov	r1, r2
  4032ec:	4618      	mov	r0, r3
		return -1;
	}

	n = stdio_io_write((const uint8_t *)ptr, len);
  4032ee:	4b05      	ldr	r3, [pc, #20]	; (403304 <_write+0x24>)
  4032f0:	4798      	blx	r3
	if (n < 0) {
  4032f2:	2800      	cmp	r0, #0
  4032f4:	db00      	blt.n	4032f8 <_write+0x18>
		return -1;
	}

	return n;
}
  4032f6:	bd08      	pop	{r3, pc}
		return -1;
  4032f8:	f04f 30ff 	mov.w	r0, #4294967295
  4032fc:	bd08      	pop	{r3, pc}
		return -1;
  4032fe:	f04f 30ff 	mov.w	r0, #4294967295
  403302:	4770      	bx	lr
  403304:	00403359 	.word	0x00403359

00403308 <stdio_io_init>:

/** IO descriptor for STDIO access. */
static struct io_descriptor *stdio_io = NULL;

void stdio_io_init(struct io_descriptor *io)
{
  403308:	b570      	push	{r4, r5, r6, lr}
  40330a:	4606      	mov	r6, r0
#if defined(__GNUC__)
	/* Specify that stdout and stdin should not be buffered. */
	setbuf(stdout, NULL);
  40330c:	4d06      	ldr	r5, [pc, #24]	; (403328 <stdio_io_init+0x20>)
  40330e:	682b      	ldr	r3, [r5, #0]
  403310:	2100      	movs	r1, #0
  403312:	6898      	ldr	r0, [r3, #8]
  403314:	4c05      	ldr	r4, [pc, #20]	; (40332c <stdio_io_init+0x24>)
  403316:	47a0      	blx	r4
	setbuf(stdin, NULL);
  403318:	682b      	ldr	r3, [r5, #0]
  40331a:	2100      	movs	r1, #0
  40331c:	6858      	ldr	r0, [r3, #4]
  40331e:	47a0      	blx	r4
	 * and AVR GCC library:
	 * - printf() emits one character at a time.
	 * - getchar() requests only 1 byte to exit.
	 */
#endif
	stdio_io = io;
  403320:	4b03      	ldr	r3, [pc, #12]	; (403330 <stdio_io_init+0x28>)
  403322:	601e      	str	r6, [r3, #0]
  403324:	bd70      	pop	{r4, r5, r6, pc}
  403326:	bf00      	nop
  403328:	2040004c 	.word	0x2040004c
  40332c:	00405ce5 	.word	0x00405ce5
  403330:	204004c4 	.word	0x204004c4

00403334 <stdio_io_read>:
{
	stdio_io = io;
}

int32_t stdio_io_read(uint8_t *buf, const int32_t len)
{
  403334:	b508      	push	{r3, lr}
	if (stdio_io == NULL) {
  403336:	4b06      	ldr	r3, [pc, #24]	; (403350 <stdio_io_read+0x1c>)
  403338:	681b      	ldr	r3, [r3, #0]
  40333a:	b133      	cbz	r3, 40334a <stdio_io_read+0x16>
  40333c:	460a      	mov	r2, r1
  40333e:	4601      	mov	r1, r0
		return 0;
	}
	return io_read(stdio_io, buf, len);
  403340:	b292      	uxth	r2, r2
  403342:	4618      	mov	r0, r3
  403344:	4b03      	ldr	r3, [pc, #12]	; (403354 <stdio_io_read+0x20>)
  403346:	4798      	blx	r3
  403348:	bd08      	pop	{r3, pc}
		return 0;
  40334a:	2000      	movs	r0, #0
}
  40334c:	bd08      	pop	{r3, pc}
  40334e:	bf00      	nop
  403350:	204004c4 	.word	0x204004c4
  403354:	00401d05 	.word	0x00401d05

00403358 <stdio_io_write>:

int32_t stdio_io_write(const uint8_t *buf, const int32_t len)
{
  403358:	b508      	push	{r3, lr}
	if (stdio_io == NULL) {
  40335a:	4b06      	ldr	r3, [pc, #24]	; (403374 <stdio_io_write+0x1c>)
  40335c:	681b      	ldr	r3, [r3, #0]
  40335e:	b133      	cbz	r3, 40336e <stdio_io_write+0x16>
  403360:	460a      	mov	r2, r1
  403362:	4601      	mov	r1, r0
		return 0;
	}
	return io_write(stdio_io, buf, len);
  403364:	b292      	uxth	r2, r2
  403366:	4618      	mov	r0, r3
  403368:	4b03      	ldr	r3, [pc, #12]	; (403378 <stdio_io_write+0x20>)
  40336a:	4798      	blx	r3
  40336c:	bd08      	pop	{r3, pc}
		return 0;
  40336e:	2000      	movs	r0, #0
}
  403370:	bd08      	pop	{r3, pc}
  403372:	bf00      	nop
  403374:	204004c4 	.word	0x204004c4
  403378:	00401cd5 	.word	0x00401cd5

0040337c <stdio_redirect_init>:
	/* Print welcome message */
	printf("\r\nHello ATMEL World!\r\n");
}

void stdio_redirect_init(void)
{
  40337c:	b510      	push	{r4, lr}

	usart_sync_enable(&EDBG_COM);
  40337e:	4c04      	ldr	r4, [pc, #16]	; (403390 <stdio_redirect_init+0x14>)
  403380:	4620      	mov	r0, r4
  403382:	4b04      	ldr	r3, [pc, #16]	; (403394 <stdio_redirect_init+0x18>)
  403384:	4798      	blx	r3
	stdio_io_init(&EDBG_COM.io);
  403386:	4620      	mov	r0, r4
  403388:	4b03      	ldr	r3, [pc, #12]	; (403398 <stdio_redirect_init+0x1c>)
  40338a:	4798      	blx	r3
  40338c:	bd10      	pop	{r4, pc}
  40338e:	bf00      	nop
  403390:	204006bc 	.word	0x204006bc
  403394:	00402089 	.word	0x00402089
  403398:	00403309 	.word	0x00403309

0040339c <cos>:
  40339c:	b530      	push	{r4, r5, lr}
  40339e:	4a22      	ldr	r2, [pc, #136]	; (403428 <cos+0x8c>)
  4033a0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  4033a4:	4293      	cmp	r3, r2
  4033a6:	b087      	sub	sp, #28
  4033a8:	dd1b      	ble.n	4033e2 <cos+0x46>
  4033aa:	4a20      	ldr	r2, [pc, #128]	; (40342c <cos+0x90>)
  4033ac:	4293      	cmp	r3, r2
  4033ae:	dd05      	ble.n	4033bc <cos+0x20>
  4033b0:	4602      	mov	r2, r0
  4033b2:	460b      	mov	r3, r1
  4033b4:	f001 fb06 	bl	4049c4 <__aeabi_dsub>
  4033b8:	b007      	add	sp, #28
  4033ba:	bd30      	pop	{r4, r5, pc}
  4033bc:	aa02      	add	r2, sp, #8
  4033be:	f000 f8db 	bl	403578 <__ieee754_rem_pio2>
  4033c2:	f000 0303 	and.w	r3, r0, #3
  4033c6:	2b01      	cmp	r3, #1
  4033c8:	d01a      	beq.n	403400 <cos+0x64>
  4033ca:	2b02      	cmp	r3, #2
  4033cc:	d00f      	beq.n	4033ee <cos+0x52>
  4033ce:	b31b      	cbz	r3, 403418 <cos+0x7c>
  4033d0:	2401      	movs	r4, #1
  4033d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  4033d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4033da:	9400      	str	r4, [sp, #0]
  4033dc:	f001 f918 	bl	404610 <__kernel_sin>
  4033e0:	e7ea      	b.n	4033b8 <cos+0x1c>
  4033e2:	2200      	movs	r2, #0
  4033e4:	2300      	movs	r3, #0
  4033e6:	f000 fba7 	bl	403b38 <__kernel_cos>
  4033ea:	b007      	add	sp, #28
  4033ec:	bd30      	pop	{r4, r5, pc}
  4033ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  4033f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4033f6:	f000 fb9f 	bl	403b38 <__kernel_cos>
  4033fa:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  4033fe:	e7db      	b.n	4033b8 <cos+0x1c>
  403400:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
  403404:	9300      	str	r3, [sp, #0]
  403406:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40340a:	4622      	mov	r2, r4
  40340c:	462b      	mov	r3, r5
  40340e:	f001 f8ff 	bl	404610 <__kernel_sin>
  403412:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  403416:	e7cf      	b.n	4033b8 <cos+0x1c>
  403418:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40341c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403420:	f000 fb8a 	bl	403b38 <__kernel_cos>
  403424:	e7c8      	b.n	4033b8 <cos+0x1c>
  403426:	bf00      	nop
  403428:	3fe921fb 	.word	0x3fe921fb
  40342c:	7fefffff 	.word	0x7fefffff

00403430 <sin>:
  403430:	b530      	push	{r4, r5, lr}
  403432:	4a1f      	ldr	r2, [pc, #124]	; (4034b0 <sin+0x80>)
  403434:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  403438:	4293      	cmp	r3, r2
  40343a:	b087      	sub	sp, #28
  40343c:	dd1b      	ble.n	403476 <sin+0x46>
  40343e:	4a1d      	ldr	r2, [pc, #116]	; (4034b4 <sin+0x84>)
  403440:	4293      	cmp	r3, r2
  403442:	dd05      	ble.n	403450 <sin+0x20>
  403444:	4602      	mov	r2, r0
  403446:	460b      	mov	r3, r1
  403448:	f001 fabc 	bl	4049c4 <__aeabi_dsub>
  40344c:	b007      	add	sp, #28
  40344e:	bd30      	pop	{r4, r5, pc}
  403450:	aa02      	add	r2, sp, #8
  403452:	f000 f891 	bl	403578 <__ieee754_rem_pio2>
  403456:	f000 0003 	and.w	r0, r0, #3
  40345a:	2801      	cmp	r0, #1
  40345c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  403460:	d01a      	beq.n	403498 <sin+0x68>
  403462:	2802      	cmp	r0, #2
  403464:	d00f      	beq.n	403486 <sin+0x56>
  403466:	b1e0      	cbz	r0, 4034a2 <sin+0x72>
  403468:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40346c:	f000 fb64 	bl	403b38 <__kernel_cos>
  403470:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  403474:	e7ea      	b.n	40344c <sin+0x1c>
  403476:	2300      	movs	r3, #0
  403478:	9300      	str	r3, [sp, #0]
  40347a:	2200      	movs	r2, #0
  40347c:	2300      	movs	r3, #0
  40347e:	f001 f8c7 	bl	404610 <__kernel_sin>
  403482:	b007      	add	sp, #28
  403484:	bd30      	pop	{r4, r5, pc}
  403486:	2401      	movs	r4, #1
  403488:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40348c:	9400      	str	r4, [sp, #0]
  40348e:	f001 f8bf 	bl	404610 <__kernel_sin>
  403492:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  403496:	e7d9      	b.n	40344c <sin+0x1c>
  403498:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40349c:	f000 fb4c 	bl	403b38 <__kernel_cos>
  4034a0:	e7d4      	b.n	40344c <sin+0x1c>
  4034a2:	2401      	movs	r4, #1
  4034a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4034a8:	9400      	str	r4, [sp, #0]
  4034aa:	f001 f8b1 	bl	404610 <__kernel_sin>
  4034ae:	e7cd      	b.n	40344c <sin+0x1c>
  4034b0:	3fe921fb 	.word	0x3fe921fb
  4034b4:	7fefffff 	.word	0x7fefffff

004034b8 <sqrt>:
  4034b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4034bc:	b08b      	sub	sp, #44	; 0x2c
  4034be:	4604      	mov	r4, r0
  4034c0:	460d      	mov	r5, r1
  4034c2:	f000 fa7b 	bl	4039bc <__ieee754_sqrt>
  4034c6:	4b29      	ldr	r3, [pc, #164]	; (40356c <sqrt+0xb4>)
  4034c8:	f993 a000 	ldrsb.w	sl, [r3]
  4034cc:	f1ba 3fff 	cmp.w	sl, #4294967295
  4034d0:	4606      	mov	r6, r0
  4034d2:	460f      	mov	r7, r1
  4034d4:	d012      	beq.n	4034fc <sqrt+0x44>
  4034d6:	4622      	mov	r2, r4
  4034d8:	462b      	mov	r3, r5
  4034da:	4620      	mov	r0, r4
  4034dc:	4629      	mov	r1, r5
  4034de:	f001 febf 	bl	405260 <__aeabi_dcmpun>
  4034e2:	4683      	mov	fp, r0
  4034e4:	b950      	cbnz	r0, 4034fc <sqrt+0x44>
  4034e6:	f04f 0800 	mov.w	r8, #0
  4034ea:	f04f 0900 	mov.w	r9, #0
  4034ee:	4642      	mov	r2, r8
  4034f0:	464b      	mov	r3, r9
  4034f2:	4620      	mov	r0, r4
  4034f4:	4629      	mov	r1, r5
  4034f6:	f001 fe8b 	bl	405210 <__aeabi_dcmplt>
  4034fa:	b920      	cbnz	r0, 403506 <sqrt+0x4e>
  4034fc:	4630      	mov	r0, r6
  4034fe:	4639      	mov	r1, r7
  403500:	b00b      	add	sp, #44	; 0x2c
  403502:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403506:	4b1a      	ldr	r3, [pc, #104]	; (403570 <sqrt+0xb8>)
  403508:	f8cd b020 	str.w	fp, [sp, #32]
  40350c:	2201      	movs	r2, #1
  40350e:	e9cd 4504 	strd	r4, r5, [sp, #16]
  403512:	e9cd 4502 	strd	r4, r5, [sp, #8]
  403516:	e88d 000c 	stmia.w	sp, {r2, r3}
  40351a:	f1ba 0f00 	cmp.w	sl, #0
  40351e:	d017      	beq.n	403550 <sqrt+0x98>
  403520:	4642      	mov	r2, r8
  403522:	464b      	mov	r3, r9
  403524:	4640      	mov	r0, r8
  403526:	4649      	mov	r1, r9
  403528:	f001 fd2a 	bl	404f80 <__aeabi_ddiv>
  40352c:	f1ba 0f02 	cmp.w	sl, #2
  403530:	e9cd 0106 	strd	r0, r1, [sp, #24]
  403534:	d10e      	bne.n	403554 <sqrt+0x9c>
  403536:	f001 ff21 	bl	40537c <__errno>
  40353a:	2321      	movs	r3, #33	; 0x21
  40353c:	6003      	str	r3, [r0, #0]
  40353e:	9b08      	ldr	r3, [sp, #32]
  403540:	b973      	cbnz	r3, 403560 <sqrt+0xa8>
  403542:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
  403546:	4630      	mov	r0, r6
  403548:	4639      	mov	r1, r7
  40354a:	b00b      	add	sp, #44	; 0x2c
  40354c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403550:	e9cd 8906 	strd	r8, r9, [sp, #24]
  403554:	4668      	mov	r0, sp
  403556:	f001 f9a3 	bl	4048a0 <matherr>
  40355a:	2800      	cmp	r0, #0
  40355c:	d1ef      	bne.n	40353e <sqrt+0x86>
  40355e:	e7ea      	b.n	403536 <sqrt+0x7e>
  403560:	f001 ff0c 	bl	40537c <__errno>
  403564:	9b08      	ldr	r3, [sp, #32]
  403566:	6003      	str	r3, [r0, #0]
  403568:	e7eb      	b.n	403542 <sqrt+0x8a>
  40356a:	bf00      	nop
  40356c:	20400048 	.word	0x20400048
  403570:	00408094 	.word	0x00408094
  403574:	00000000 	.word	0x00000000

00403578 <__ieee754_rem_pio2>:
  403578:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40357c:	4e9a      	ldr	r6, [pc, #616]	; (4037e8 <__ieee754_rem_pio2+0x270>)
  40357e:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
  403582:	42b7      	cmp	r7, r6
  403584:	b091      	sub	sp, #68	; 0x44
  403586:	f340 808e 	ble.w	4036a6 <__ieee754_rem_pio2+0x12e>
  40358a:	4692      	mov	sl, r2
  40358c:	4a97      	ldr	r2, [pc, #604]	; (4037ec <__ieee754_rem_pio2+0x274>)
  40358e:	4297      	cmp	r7, r2
  403590:	460c      	mov	r4, r1
  403592:	dc26      	bgt.n	4035e2 <__ieee754_rem_pio2+0x6a>
  403594:	2900      	cmp	r1, #0
  403596:	a38a      	add	r3, pc, #552	; (adr r3, 4037c0 <__ieee754_rem_pio2+0x248>)
  403598:	e9d3 2300 	ldrd	r2, r3, [r3]
  40359c:	f340 81b4 	ble.w	403908 <__ieee754_rem_pio2+0x390>
  4035a0:	f001 fa10 	bl	4049c4 <__aeabi_dsub>
  4035a4:	4b92      	ldr	r3, [pc, #584]	; (4037f0 <__ieee754_rem_pio2+0x278>)
  4035a6:	429f      	cmp	r7, r3
  4035a8:	4604      	mov	r4, r0
  4035aa:	460d      	mov	r5, r1
  4035ac:	f000 8090 	beq.w	4036d0 <__ieee754_rem_pio2+0x158>
  4035b0:	a385      	add	r3, pc, #532	; (adr r3, 4037c8 <__ieee754_rem_pio2+0x250>)
  4035b2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4035b6:	f001 fa05 	bl	4049c4 <__aeabi_dsub>
  4035ba:	4602      	mov	r2, r0
  4035bc:	460b      	mov	r3, r1
  4035be:	e9ca 2300 	strd	r2, r3, [sl]
  4035c2:	4620      	mov	r0, r4
  4035c4:	4629      	mov	r1, r5
  4035c6:	f001 f9fd 	bl	4049c4 <__aeabi_dsub>
  4035ca:	a37f      	add	r3, pc, #508	; (adr r3, 4037c8 <__ieee754_rem_pio2+0x250>)
  4035cc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4035d0:	f001 f9f8 	bl	4049c4 <__aeabi_dsub>
  4035d4:	2501      	movs	r5, #1
  4035d6:	e9ca 0102 	strd	r0, r1, [sl, #8]
  4035da:	4628      	mov	r0, r5
  4035dc:	b011      	add	sp, #68	; 0x44
  4035de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4035e2:	4a84      	ldr	r2, [pc, #528]	; (4037f4 <__ieee754_rem_pio2+0x27c>)
  4035e4:	4297      	cmp	r7, r2
  4035e6:	f340 8090 	ble.w	40370a <__ieee754_rem_pio2+0x192>
  4035ea:	4a83      	ldr	r2, [pc, #524]	; (4037f8 <__ieee754_rem_pio2+0x280>)
  4035ec:	4297      	cmp	r7, r2
  4035ee:	dc65      	bgt.n	4036bc <__ieee754_rem_pio2+0x144>
  4035f0:	153d      	asrs	r5, r7, #20
  4035f2:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
  4035f6:	eba7 5305 	sub.w	r3, r7, r5, lsl #20
  4035fa:	4619      	mov	r1, r3
  4035fc:	461f      	mov	r7, r3
  4035fe:	4606      	mov	r6, r0
  403600:	f001 fe44 	bl	40528c <__aeabi_d2iz>
  403604:	f001 fb2c 	bl	404c60 <__aeabi_i2d>
  403608:	4680      	mov	r8, r0
  40360a:	4689      	mov	r9, r1
  40360c:	4602      	mov	r2, r0
  40360e:	460b      	mov	r3, r1
  403610:	4630      	mov	r0, r6
  403612:	4639      	mov	r1, r7
  403614:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
  403618:	f001 f9d4 	bl	4049c4 <__aeabi_dsub>
  40361c:	2200      	movs	r2, #0
  40361e:	4b77      	ldr	r3, [pc, #476]	; (4037fc <__ieee754_rem_pio2+0x284>)
  403620:	f001 fb84 	bl	404d2c <__aeabi_dmul>
  403624:	4689      	mov	r9, r1
  403626:	4680      	mov	r8, r0
  403628:	f001 fe30 	bl	40528c <__aeabi_d2iz>
  40362c:	f001 fb18 	bl	404c60 <__aeabi_i2d>
  403630:	4602      	mov	r2, r0
  403632:	460b      	mov	r3, r1
  403634:	4606      	mov	r6, r0
  403636:	460f      	mov	r7, r1
  403638:	4640      	mov	r0, r8
  40363a:	4649      	mov	r1, r9
  40363c:	e9cd 670c 	strd	r6, r7, [sp, #48]	; 0x30
  403640:	f001 f9c0 	bl	4049c4 <__aeabi_dsub>
  403644:	2200      	movs	r2, #0
  403646:	4b6d      	ldr	r3, [pc, #436]	; (4037fc <__ieee754_rem_pio2+0x284>)
  403648:	f001 fb70 	bl	404d2c <__aeabi_dmul>
  40364c:	2200      	movs	r2, #0
  40364e:	2300      	movs	r3, #0
  403650:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
  403654:	f001 fdd2 	bl	4051fc <__aeabi_dcmpeq>
  403658:	2800      	cmp	r0, #0
  40365a:	f000 8173 	beq.w	403944 <__ieee754_rem_pio2+0x3cc>
  40365e:	2300      	movs	r3, #0
  403660:	4630      	mov	r0, r6
  403662:	4639      	mov	r1, r7
  403664:	2200      	movs	r2, #0
  403666:	f001 fdc9 	bl	4051fc <__aeabi_dcmpeq>
  40366a:	2800      	cmp	r0, #0
  40366c:	bf14      	ite	ne
  40366e:	2301      	movne	r3, #1
  403670:	2302      	moveq	r3, #2
  403672:	4a63      	ldr	r2, [pc, #396]	; (403800 <__ieee754_rem_pio2+0x288>)
  403674:	9201      	str	r2, [sp, #4]
  403676:	2102      	movs	r1, #2
  403678:	462a      	mov	r2, r5
  40367a:	9100      	str	r1, [sp, #0]
  40367c:	a80a      	add	r0, sp, #40	; 0x28
  40367e:	4651      	mov	r1, sl
  403680:	f000 fb7e 	bl	403d80 <__kernel_rem_pio2>
  403684:	2c00      	cmp	r4, #0
  403686:	4605      	mov	r5, r0
  403688:	da14      	bge.n	4036b4 <__ieee754_rem_pio2+0x13c>
  40368a:	f8da 2004 	ldr.w	r2, [sl, #4]
  40368e:	f8da 300c 	ldr.w	r3, [sl, #12]
  403692:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  403696:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  40369a:	4245      	negs	r5, r0
  40369c:	f8ca 2004 	str.w	r2, [sl, #4]
  4036a0:	f8ca 300c 	str.w	r3, [sl, #12]
  4036a4:	e006      	b.n	4036b4 <__ieee754_rem_pio2+0x13c>
  4036a6:	e9c2 0100 	strd	r0, r1, [r2]
  4036aa:	2500      	movs	r5, #0
  4036ac:	2400      	movs	r4, #0
  4036ae:	e9c2 4502 	strd	r4, r5, [r2, #8]
  4036b2:	2500      	movs	r5, #0
  4036b4:	4628      	mov	r0, r5
  4036b6:	b011      	add	sp, #68	; 0x44
  4036b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4036bc:	4602      	mov	r2, r0
  4036be:	460b      	mov	r3, r1
  4036c0:	f001 f980 	bl	4049c4 <__aeabi_dsub>
  4036c4:	2500      	movs	r5, #0
  4036c6:	e9ca 0102 	strd	r0, r1, [sl, #8]
  4036ca:	e9ca 0100 	strd	r0, r1, [sl]
  4036ce:	e7f1      	b.n	4036b4 <__ieee754_rem_pio2+0x13c>
  4036d0:	a33f      	add	r3, pc, #252	; (adr r3, 4037d0 <__ieee754_rem_pio2+0x258>)
  4036d2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4036d6:	f001 f975 	bl	4049c4 <__aeabi_dsub>
  4036da:	a33f      	add	r3, pc, #252	; (adr r3, 4037d8 <__ieee754_rem_pio2+0x260>)
  4036dc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4036e0:	460d      	mov	r5, r1
  4036e2:	4604      	mov	r4, r0
  4036e4:	f001 f96e 	bl	4049c4 <__aeabi_dsub>
  4036e8:	4602      	mov	r2, r0
  4036ea:	460b      	mov	r3, r1
  4036ec:	e9ca 2300 	strd	r2, r3, [sl]
  4036f0:	4629      	mov	r1, r5
  4036f2:	4620      	mov	r0, r4
  4036f4:	f001 f966 	bl	4049c4 <__aeabi_dsub>
  4036f8:	a337      	add	r3, pc, #220	; (adr r3, 4037d8 <__ieee754_rem_pio2+0x260>)
  4036fa:	e9d3 2300 	ldrd	r2, r3, [r3]
  4036fe:	f001 f961 	bl	4049c4 <__aeabi_dsub>
  403702:	2501      	movs	r5, #1
  403704:	e9ca 0102 	strd	r0, r1, [sl, #8]
  403708:	e7d4      	b.n	4036b4 <__ieee754_rem_pio2+0x13c>
  40370a:	f001 f837 	bl	40477c <fabs>
  40370e:	a334      	add	r3, pc, #208	; (adr r3, 4037e0 <__ieee754_rem_pio2+0x268>)
  403710:	e9d3 2300 	ldrd	r2, r3, [r3]
  403714:	4680      	mov	r8, r0
  403716:	4689      	mov	r9, r1
  403718:	f001 fb08 	bl	404d2c <__aeabi_dmul>
  40371c:	2200      	movs	r2, #0
  40371e:	4b39      	ldr	r3, [pc, #228]	; (403804 <__ieee754_rem_pio2+0x28c>)
  403720:	f001 f952 	bl	4049c8 <__adddf3>
  403724:	f001 fdb2 	bl	40528c <__aeabi_d2iz>
  403728:	4605      	mov	r5, r0
  40372a:	f001 fa99 	bl	404c60 <__aeabi_i2d>
  40372e:	a324      	add	r3, pc, #144	; (adr r3, 4037c0 <__ieee754_rem_pio2+0x248>)
  403730:	e9d3 2300 	ldrd	r2, r3, [r3]
  403734:	e9cd 0104 	strd	r0, r1, [sp, #16]
  403738:	f001 faf8 	bl	404d2c <__aeabi_dmul>
  40373c:	4602      	mov	r2, r0
  40373e:	460b      	mov	r3, r1
  403740:	4640      	mov	r0, r8
  403742:	4649      	mov	r1, r9
  403744:	f001 f93e 	bl	4049c4 <__aeabi_dsub>
  403748:	a31f      	add	r3, pc, #124	; (adr r3, 4037c8 <__ieee754_rem_pio2+0x250>)
  40374a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40374e:	4680      	mov	r8, r0
  403750:	4689      	mov	r9, r1
  403752:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403756:	f001 fae9 	bl	404d2c <__aeabi_dmul>
  40375a:	2d1f      	cmp	r5, #31
  40375c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403760:	dc54      	bgt.n	40380c <__ieee754_rem_pio2+0x294>
  403762:	4b29      	ldr	r3, [pc, #164]	; (403808 <__ieee754_rem_pio2+0x290>)
  403764:	1e6a      	subs	r2, r5, #1
  403766:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40376a:	429f      	cmp	r7, r3
  40376c:	d04e      	beq.n	40380c <__ieee754_rem_pio2+0x294>
  40376e:	4602      	mov	r2, r0
  403770:	460b      	mov	r3, r1
  403772:	4640      	mov	r0, r8
  403774:	4649      	mov	r1, r9
  403776:	f001 f925 	bl	4049c4 <__aeabi_dsub>
  40377a:	4602      	mov	r2, r0
  40377c:	460b      	mov	r3, r1
  40377e:	e9ca 2300 	strd	r2, r3, [sl]
  403782:	4683      	mov	fp, r0
  403784:	460e      	mov	r6, r1
  403786:	465a      	mov	r2, fp
  403788:	4633      	mov	r3, r6
  40378a:	4640      	mov	r0, r8
  40378c:	4649      	mov	r1, r9
  40378e:	f001 f919 	bl	4049c4 <__aeabi_dsub>
  403792:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403796:	f001 f915 	bl	4049c4 <__aeabi_dsub>
  40379a:	2c00      	cmp	r4, #0
  40379c:	4602      	mov	r2, r0
  40379e:	460b      	mov	r3, r1
  4037a0:	e9ca 2302 	strd	r2, r3, [sl, #8]
  4037a4:	da86      	bge.n	4036b4 <__ieee754_rem_pio2+0x13c>
  4037a6:	465b      	mov	r3, fp
  4037a8:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
  4037ac:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  4037b0:	e88a 0048 	stmia.w	sl, {r3, r6}
  4037b4:	f8ca 100c 	str.w	r1, [sl, #12]
  4037b8:	f8ca 0008 	str.w	r0, [sl, #8]
  4037bc:	426d      	negs	r5, r5
  4037be:	e779      	b.n	4036b4 <__ieee754_rem_pio2+0x13c>
  4037c0:	54400000 	.word	0x54400000
  4037c4:	3ff921fb 	.word	0x3ff921fb
  4037c8:	1a626331 	.word	0x1a626331
  4037cc:	3dd0b461 	.word	0x3dd0b461
  4037d0:	1a600000 	.word	0x1a600000
  4037d4:	3dd0b461 	.word	0x3dd0b461
  4037d8:	2e037073 	.word	0x2e037073
  4037dc:	3ba3198a 	.word	0x3ba3198a
  4037e0:	6dc9c883 	.word	0x6dc9c883
  4037e4:	3fe45f30 	.word	0x3fe45f30
  4037e8:	3fe921fb 	.word	0x3fe921fb
  4037ec:	4002d97b 	.word	0x4002d97b
  4037f0:	3ff921fb 	.word	0x3ff921fb
  4037f4:	413921fb 	.word	0x413921fb
  4037f8:	7fefffff 	.word	0x7fefffff
  4037fc:	41700000 	.word	0x41700000
  403800:	0040811c 	.word	0x0040811c
  403804:	3fe00000 	.word	0x3fe00000
  403808:	0040809c 	.word	0x0040809c
  40380c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403810:	4640      	mov	r0, r8
  403812:	4649      	mov	r1, r9
  403814:	f001 f8d6 	bl	4049c4 <__aeabi_dsub>
  403818:	153a      	asrs	r2, r7, #20
  40381a:	f3c1 530a 	ubfx	r3, r1, #20, #11
  40381e:	1ad3      	subs	r3, r2, r3
  403820:	2b10      	cmp	r3, #16
  403822:	4683      	mov	fp, r0
  403824:	460e      	mov	r6, r1
  403826:	9209      	str	r2, [sp, #36]	; 0x24
  403828:	e9ca 0100 	strd	r0, r1, [sl]
  40382c:	ddab      	ble.n	403786 <__ieee754_rem_pio2+0x20e>
  40382e:	a358      	add	r3, pc, #352	; (adr r3, 403990 <__ieee754_rem_pio2+0x418>)
  403830:	e9d3 2300 	ldrd	r2, r3, [r3]
  403834:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403838:	f001 fa78 	bl	404d2c <__aeabi_dmul>
  40383c:	4606      	mov	r6, r0
  40383e:	460f      	mov	r7, r1
  403840:	4602      	mov	r2, r0
  403842:	460b      	mov	r3, r1
  403844:	4640      	mov	r0, r8
  403846:	4649      	mov	r1, r9
  403848:	f001 f8bc 	bl	4049c4 <__aeabi_dsub>
  40384c:	e9cd 0106 	strd	r0, r1, [sp, #24]
  403850:	4602      	mov	r2, r0
  403852:	460b      	mov	r3, r1
  403854:	4640      	mov	r0, r8
  403856:	4649      	mov	r1, r9
  403858:	f001 f8b4 	bl	4049c4 <__aeabi_dsub>
  40385c:	4632      	mov	r2, r6
  40385e:	463b      	mov	r3, r7
  403860:	f001 f8b0 	bl	4049c4 <__aeabi_dsub>
  403864:	a34c      	add	r3, pc, #304	; (adr r3, 403998 <__ieee754_rem_pio2+0x420>)
  403866:	e9d3 2300 	ldrd	r2, r3, [r3]
  40386a:	4606      	mov	r6, r0
  40386c:	460f      	mov	r7, r1
  40386e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403872:	f001 fa5b 	bl	404d2c <__aeabi_dmul>
  403876:	4632      	mov	r2, r6
  403878:	463b      	mov	r3, r7
  40387a:	f001 f8a3 	bl	4049c4 <__aeabi_dsub>
  40387e:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
  403882:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403886:	4602      	mov	r2, r0
  403888:	460b      	mov	r3, r1
  40388a:	4640      	mov	r0, r8
  40388c:	4649      	mov	r1, r9
  40388e:	f001 f899 	bl	4049c4 <__aeabi_dsub>
  403892:	460b      	mov	r3, r1
  403894:	f3c1 570a 	ubfx	r7, r1, #20, #11
  403898:	460e      	mov	r6, r1
  40389a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40389c:	1bcf      	subs	r7, r1, r7
  40389e:	4602      	mov	r2, r0
  4038a0:	2f31      	cmp	r7, #49	; 0x31
  4038a2:	4683      	mov	fp, r0
  4038a4:	e9ca 2300 	strd	r2, r3, [sl]
  4038a8:	dd6c      	ble.n	403984 <__ieee754_rem_pio2+0x40c>
  4038aa:	a33d      	add	r3, pc, #244	; (adr r3, 4039a0 <__ieee754_rem_pio2+0x428>)
  4038ac:	e9d3 2300 	ldrd	r2, r3, [r3]
  4038b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4038b4:	f001 fa3a 	bl	404d2c <__aeabi_dmul>
  4038b8:	4606      	mov	r6, r0
  4038ba:	460f      	mov	r7, r1
  4038bc:	4602      	mov	r2, r0
  4038be:	460b      	mov	r3, r1
  4038c0:	4640      	mov	r0, r8
  4038c2:	4649      	mov	r1, r9
  4038c4:	e9cd 8906 	strd	r8, r9, [sp, #24]
  4038c8:	f001 f87c 	bl	4049c4 <__aeabi_dsub>
  4038cc:	4602      	mov	r2, r0
  4038ce:	460b      	mov	r3, r1
  4038d0:	4680      	mov	r8, r0
  4038d2:	4689      	mov	r9, r1
  4038d4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  4038d8:	f001 f874 	bl	4049c4 <__aeabi_dsub>
  4038dc:	4632      	mov	r2, r6
  4038de:	463b      	mov	r3, r7
  4038e0:	f001 f870 	bl	4049c4 <__aeabi_dsub>
  4038e4:	a330      	add	r3, pc, #192	; (adr r3, 4039a8 <__ieee754_rem_pio2+0x430>)
  4038e6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4038ea:	4606      	mov	r6, r0
  4038ec:	460f      	mov	r7, r1
  4038ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4038f2:	f001 fa1b 	bl	404d2c <__aeabi_dmul>
  4038f6:	4632      	mov	r2, r6
  4038f8:	463b      	mov	r3, r7
  4038fa:	f001 f863 	bl	4049c4 <__aeabi_dsub>
  4038fe:	4602      	mov	r2, r0
  403900:	460b      	mov	r3, r1
  403902:	e9cd 2302 	strd	r2, r3, [sp, #8]
  403906:	e734      	b.n	403772 <__ieee754_rem_pio2+0x1fa>
  403908:	f001 f85e 	bl	4049c8 <__adddf3>
  40390c:	4b2a      	ldr	r3, [pc, #168]	; (4039b8 <__ieee754_rem_pio2+0x440>)
  40390e:	429f      	cmp	r7, r3
  403910:	4604      	mov	r4, r0
  403912:	460d      	mov	r5, r1
  403914:	d018      	beq.n	403948 <__ieee754_rem_pio2+0x3d0>
  403916:	a326      	add	r3, pc, #152	; (adr r3, 4039b0 <__ieee754_rem_pio2+0x438>)
  403918:	e9d3 2300 	ldrd	r2, r3, [r3]
  40391c:	f001 f854 	bl	4049c8 <__adddf3>
  403920:	4602      	mov	r2, r0
  403922:	460b      	mov	r3, r1
  403924:	e9ca 2300 	strd	r2, r3, [sl]
  403928:	4629      	mov	r1, r5
  40392a:	4620      	mov	r0, r4
  40392c:	f001 f84a 	bl	4049c4 <__aeabi_dsub>
  403930:	a31f      	add	r3, pc, #124	; (adr r3, 4039b0 <__ieee754_rem_pio2+0x438>)
  403932:	e9d3 2300 	ldrd	r2, r3, [r3]
  403936:	f001 f847 	bl	4049c8 <__adddf3>
  40393a:	f04f 35ff 	mov.w	r5, #4294967295
  40393e:	e9ca 0102 	strd	r0, r1, [sl, #8]
  403942:	e6b7      	b.n	4036b4 <__ieee754_rem_pio2+0x13c>
  403944:	2303      	movs	r3, #3
  403946:	e694      	b.n	403672 <__ieee754_rem_pio2+0xfa>
  403948:	a311      	add	r3, pc, #68	; (adr r3, 403990 <__ieee754_rem_pio2+0x418>)
  40394a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40394e:	f001 f83b 	bl	4049c8 <__adddf3>
  403952:	a311      	add	r3, pc, #68	; (adr r3, 403998 <__ieee754_rem_pio2+0x420>)
  403954:	e9d3 2300 	ldrd	r2, r3, [r3]
  403958:	460d      	mov	r5, r1
  40395a:	4604      	mov	r4, r0
  40395c:	f001 f834 	bl	4049c8 <__adddf3>
  403960:	4602      	mov	r2, r0
  403962:	460b      	mov	r3, r1
  403964:	e9ca 2300 	strd	r2, r3, [sl]
  403968:	4629      	mov	r1, r5
  40396a:	4620      	mov	r0, r4
  40396c:	f001 f82a 	bl	4049c4 <__aeabi_dsub>
  403970:	a309      	add	r3, pc, #36	; (adr r3, 403998 <__ieee754_rem_pio2+0x420>)
  403972:	e9d3 2300 	ldrd	r2, r3, [r3]
  403976:	f001 f827 	bl	4049c8 <__adddf3>
  40397a:	f04f 35ff 	mov.w	r5, #4294967295
  40397e:	e9ca 0102 	strd	r0, r1, [sl, #8]
  403982:	e697      	b.n	4036b4 <__ieee754_rem_pio2+0x13c>
  403984:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
  403988:	e6fd      	b.n	403786 <__ieee754_rem_pio2+0x20e>
  40398a:	bf00      	nop
  40398c:	f3af 8000 	nop.w
  403990:	1a600000 	.word	0x1a600000
  403994:	3dd0b461 	.word	0x3dd0b461
  403998:	2e037073 	.word	0x2e037073
  40399c:	3ba3198a 	.word	0x3ba3198a
  4039a0:	2e000000 	.word	0x2e000000
  4039a4:	3ba3198a 	.word	0x3ba3198a
  4039a8:	252049c1 	.word	0x252049c1
  4039ac:	397b839a 	.word	0x397b839a
  4039b0:	1a626331 	.word	0x1a626331
  4039b4:	3dd0b461 	.word	0x3dd0b461
  4039b8:	3ff921fb 	.word	0x3ff921fb

004039bc <__ieee754_sqrt>:
  4039bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4039c0:	4f5b      	ldr	r7, [pc, #364]	; (403b30 <__ieee754_sqrt+0x174>)
  4039c2:	438f      	bics	r7, r1
  4039c4:	4605      	mov	r5, r0
  4039c6:	460c      	mov	r4, r1
  4039c8:	f000 8092 	beq.w	403af0 <__ieee754_sqrt+0x134>
  4039cc:	2900      	cmp	r1, #0
  4039ce:	460b      	mov	r3, r1
  4039d0:	4602      	mov	r2, r0
  4039d2:	dd6f      	ble.n	403ab4 <__ieee754_sqrt+0xf8>
  4039d4:	150f      	asrs	r7, r1, #20
  4039d6:	d07b      	beq.n	403ad0 <__ieee754_sqrt+0x114>
  4039d8:	f2a7 37ff 	subw	r7, r7, #1023	; 0x3ff
  4039dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
  4039e0:	07f8      	lsls	r0, r7, #31
  4039e2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4039e6:	d45c      	bmi.n	403aa2 <__ieee754_sqrt+0xe6>
  4039e8:	eb03 71d2 	add.w	r1, r3, r2, lsr #31
  4039ec:	2600      	movs	r6, #0
  4039ee:	440b      	add	r3, r1
  4039f0:	107f      	asrs	r7, r7, #1
  4039f2:	0052      	lsls	r2, r2, #1
  4039f4:	46b6      	mov	lr, r6
  4039f6:	2016      	movs	r0, #22
  4039f8:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  4039fc:	eb0e 0401 	add.w	r4, lr, r1
  403a00:	429c      	cmp	r4, r3
  403a02:	ea4f 75d2 	mov.w	r5, r2, lsr #31
  403a06:	ea4f 0242 	mov.w	r2, r2, lsl #1
  403a0a:	dc03      	bgt.n	403a14 <__ieee754_sqrt+0x58>
  403a0c:	1b1b      	subs	r3, r3, r4
  403a0e:	eb04 0e01 	add.w	lr, r4, r1
  403a12:	440e      	add	r6, r1
  403a14:	3801      	subs	r0, #1
  403a16:	eb05 0343 	add.w	r3, r5, r3, lsl #1
  403a1a:	ea4f 0151 	mov.w	r1, r1, lsr #1
  403a1e:	d1ed      	bne.n	4039fc <__ieee754_sqrt+0x40>
  403a20:	4684      	mov	ip, r0
  403a22:	2420      	movs	r4, #32
  403a24:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  403a28:	e009      	b.n	403a3e <__ieee754_sqrt+0x82>
  403a2a:	d020      	beq.n	403a6e <__ieee754_sqrt+0xb2>
  403a2c:	eb03 75d2 	add.w	r5, r3, r2, lsr #31
  403a30:	3c01      	subs	r4, #1
  403a32:	ea4f 0151 	mov.w	r1, r1, lsr #1
  403a36:	442b      	add	r3, r5
  403a38:	ea4f 0242 	mov.w	r2, r2, lsl #1
  403a3c:	d020      	beq.n	403a80 <__ieee754_sqrt+0xc4>
  403a3e:	4573      	cmp	r3, lr
  403a40:	eb01 050c 	add.w	r5, r1, ip
  403a44:	ddf1      	ble.n	403a2a <__ieee754_sqrt+0x6e>
  403a46:	2d00      	cmp	r5, #0
  403a48:	eb05 0c01 	add.w	ip, r5, r1
  403a4c:	db09      	blt.n	403a62 <__ieee754_sqrt+0xa6>
  403a4e:	46f0      	mov	r8, lr
  403a50:	4295      	cmp	r5, r2
  403a52:	eba3 030e 	sub.w	r3, r3, lr
  403a56:	d900      	bls.n	403a5a <__ieee754_sqrt+0x9e>
  403a58:	3b01      	subs	r3, #1
  403a5a:	1b52      	subs	r2, r2, r5
  403a5c:	4408      	add	r0, r1
  403a5e:	46c6      	mov	lr, r8
  403a60:	e7e4      	b.n	403a2c <__ieee754_sqrt+0x70>
  403a62:	f1bc 0f00 	cmp.w	ip, #0
  403a66:	dbf2      	blt.n	403a4e <__ieee754_sqrt+0x92>
  403a68:	f10e 0801 	add.w	r8, lr, #1
  403a6c:	e7f0      	b.n	403a50 <__ieee754_sqrt+0x94>
  403a6e:	4295      	cmp	r5, r2
  403a70:	d8dc      	bhi.n	403a2c <__ieee754_sqrt+0x70>
  403a72:	2d00      	cmp	r5, #0
  403a74:	eb05 0c01 	add.w	ip, r5, r1
  403a78:	db44      	blt.n	403b04 <__ieee754_sqrt+0x148>
  403a7a:	4698      	mov	r8, r3
  403a7c:	2300      	movs	r3, #0
  403a7e:	e7ec      	b.n	403a5a <__ieee754_sqrt+0x9e>
  403a80:	4313      	orrs	r3, r2
  403a82:	d113      	bne.n	403aac <__ieee754_sqrt+0xf0>
  403a84:	0840      	lsrs	r0, r0, #1
  403a86:	1073      	asrs	r3, r6, #1
  403a88:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
  403a8c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  403a90:	07f2      	lsls	r2, r6, #31
  403a92:	eb03 5907 	add.w	r9, r3, r7, lsl #20
  403a96:	bf48      	it	mi
  403a98:	f040 4000 	orrmi.w	r0, r0, #2147483648	; 0x80000000
  403a9c:	4649      	mov	r1, r9
  403a9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403aa2:	005b      	lsls	r3, r3, #1
  403aa4:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
  403aa8:	0052      	lsls	r2, r2, #1
  403aaa:	e79d      	b.n	4039e8 <__ieee754_sqrt+0x2c>
  403aac:	1c41      	adds	r1, r0, #1
  403aae:	d02d      	beq.n	403b0c <__ieee754_sqrt+0x150>
  403ab0:	3001      	adds	r0, #1
  403ab2:	e7e7      	b.n	403a84 <__ieee754_sqrt+0xc8>
  403ab4:	4606      	mov	r6, r0
  403ab6:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
  403aba:	433e      	orrs	r6, r7
  403abc:	d0ef      	beq.n	403a9e <__ieee754_sqrt+0xe2>
  403abe:	bb69      	cbnz	r1, 403b1c <__ieee754_sqrt+0x160>
  403ac0:	460f      	mov	r7, r1
  403ac2:	0ad3      	lsrs	r3, r2, #11
  403ac4:	3f15      	subs	r7, #21
  403ac6:	0552      	lsls	r2, r2, #21
  403ac8:	2b00      	cmp	r3, #0
  403aca:	d0fa      	beq.n	403ac2 <__ieee754_sqrt+0x106>
  403acc:	02de      	lsls	r6, r3, #11
  403ace:	d420      	bmi.n	403b12 <__ieee754_sqrt+0x156>
  403ad0:	2400      	movs	r4, #0
  403ad2:	e000      	b.n	403ad6 <__ieee754_sqrt+0x11a>
  403ad4:	4604      	mov	r4, r0
  403ad6:	005b      	lsls	r3, r3, #1
  403ad8:	02dd      	lsls	r5, r3, #11
  403ada:	f104 0001 	add.w	r0, r4, #1
  403ade:	d5f9      	bpl.n	403ad4 <__ieee754_sqrt+0x118>
  403ae0:	f1c0 0120 	rsb	r1, r0, #32
  403ae4:	fa22 f101 	lsr.w	r1, r2, r1
  403ae8:	430b      	orrs	r3, r1
  403aea:	1b3f      	subs	r7, r7, r4
  403aec:	4082      	lsls	r2, r0
  403aee:	e773      	b.n	4039d8 <__ieee754_sqrt+0x1c>
  403af0:	4602      	mov	r2, r0
  403af2:	460b      	mov	r3, r1
  403af4:	f001 f91a 	bl	404d2c <__aeabi_dmul>
  403af8:	462a      	mov	r2, r5
  403afa:	4623      	mov	r3, r4
  403afc:	f000 ff64 	bl	4049c8 <__adddf3>
  403b00:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403b04:	f1bc 0f00 	cmp.w	ip, #0
  403b08:	daae      	bge.n	403a68 <__ieee754_sqrt+0xac>
  403b0a:	e7b6      	b.n	403a7a <__ieee754_sqrt+0xbe>
  403b0c:	3601      	adds	r6, #1
  403b0e:	4620      	mov	r0, r4
  403b10:	e7b9      	b.n	403a86 <__ieee754_sqrt+0xca>
  403b12:	2000      	movs	r0, #0
  403b14:	2120      	movs	r1, #32
  403b16:	f04f 34ff 	mov.w	r4, #4294967295
  403b1a:	e7e3      	b.n	403ae4 <__ieee754_sqrt+0x128>
  403b1c:	4602      	mov	r2, r0
  403b1e:	460b      	mov	r3, r1
  403b20:	f000 ff50 	bl	4049c4 <__aeabi_dsub>
  403b24:	4602      	mov	r2, r0
  403b26:	460b      	mov	r3, r1
  403b28:	f001 fa2a 	bl	404f80 <__aeabi_ddiv>
  403b2c:	e7b7      	b.n	403a9e <__ieee754_sqrt+0xe2>
  403b2e:	bf00      	nop
  403b30:	7ff00000 	.word	0x7ff00000
  403b34:	00000000 	.word	0x00000000

00403b38 <__kernel_cos>:
  403b38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403b3c:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  403b40:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
  403b44:	b085      	sub	sp, #20
  403b46:	460c      	mov	r4, r1
  403b48:	4692      	mov	sl, r2
  403b4a:	469b      	mov	fp, r3
  403b4c:	4605      	mov	r5, r0
  403b4e:	da6b      	bge.n	403c28 <__kernel_cos+0xf0>
  403b50:	f001 fb9c 	bl	40528c <__aeabi_d2iz>
  403b54:	2800      	cmp	r0, #0
  403b56:	f000 80e8 	beq.w	403d2a <__kernel_cos+0x1f2>
  403b5a:	462a      	mov	r2, r5
  403b5c:	4623      	mov	r3, r4
  403b5e:	4628      	mov	r0, r5
  403b60:	4621      	mov	r1, r4
  403b62:	f001 f8e3 	bl	404d2c <__aeabi_dmul>
  403b66:	a374      	add	r3, pc, #464	; (adr r3, 403d38 <__kernel_cos+0x200>)
  403b68:	e9d3 2300 	ldrd	r2, r3, [r3]
  403b6c:	4680      	mov	r8, r0
  403b6e:	4689      	mov	r9, r1
  403b70:	f001 f8dc 	bl	404d2c <__aeabi_dmul>
  403b74:	a372      	add	r3, pc, #456	; (adr r3, 403d40 <__kernel_cos+0x208>)
  403b76:	e9d3 2300 	ldrd	r2, r3, [r3]
  403b7a:	f000 ff25 	bl	4049c8 <__adddf3>
  403b7e:	4642      	mov	r2, r8
  403b80:	464b      	mov	r3, r9
  403b82:	f001 f8d3 	bl	404d2c <__aeabi_dmul>
  403b86:	a370      	add	r3, pc, #448	; (adr r3, 403d48 <__kernel_cos+0x210>)
  403b88:	e9d3 2300 	ldrd	r2, r3, [r3]
  403b8c:	f000 ff1a 	bl	4049c4 <__aeabi_dsub>
  403b90:	4642      	mov	r2, r8
  403b92:	464b      	mov	r3, r9
  403b94:	f001 f8ca 	bl	404d2c <__aeabi_dmul>
  403b98:	a36d      	add	r3, pc, #436	; (adr r3, 403d50 <__kernel_cos+0x218>)
  403b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
  403b9e:	f000 ff13 	bl	4049c8 <__adddf3>
  403ba2:	4642      	mov	r2, r8
  403ba4:	464b      	mov	r3, r9
  403ba6:	f001 f8c1 	bl	404d2c <__aeabi_dmul>
  403baa:	a36b      	add	r3, pc, #428	; (adr r3, 403d58 <__kernel_cos+0x220>)
  403bac:	e9d3 2300 	ldrd	r2, r3, [r3]
  403bb0:	f000 ff08 	bl	4049c4 <__aeabi_dsub>
  403bb4:	4642      	mov	r2, r8
  403bb6:	464b      	mov	r3, r9
  403bb8:	f001 f8b8 	bl	404d2c <__aeabi_dmul>
  403bbc:	a368      	add	r3, pc, #416	; (adr r3, 403d60 <__kernel_cos+0x228>)
  403bbe:	e9d3 2300 	ldrd	r2, r3, [r3]
  403bc2:	f000 ff01 	bl	4049c8 <__adddf3>
  403bc6:	4642      	mov	r2, r8
  403bc8:	464b      	mov	r3, r9
  403bca:	f001 f8af 	bl	404d2c <__aeabi_dmul>
  403bce:	e9cd 0100 	strd	r0, r1, [sp]
  403bd2:	2200      	movs	r2, #0
  403bd4:	4b64      	ldr	r3, [pc, #400]	; (403d68 <__kernel_cos+0x230>)
  403bd6:	4640      	mov	r0, r8
  403bd8:	4649      	mov	r1, r9
  403bda:	f001 f8a7 	bl	404d2c <__aeabi_dmul>
  403bde:	e9dd 2300 	ldrd	r2, r3, [sp]
  403be2:	4606      	mov	r6, r0
  403be4:	460f      	mov	r7, r1
  403be6:	4640      	mov	r0, r8
  403be8:	4649      	mov	r1, r9
  403bea:	f001 f89f 	bl	404d2c <__aeabi_dmul>
  403bee:	4652      	mov	r2, sl
  403bf0:	4680      	mov	r8, r0
  403bf2:	4689      	mov	r9, r1
  403bf4:	465b      	mov	r3, fp
  403bf6:	4628      	mov	r0, r5
  403bf8:	4621      	mov	r1, r4
  403bfa:	f001 f897 	bl	404d2c <__aeabi_dmul>
  403bfe:	4602      	mov	r2, r0
  403c00:	460b      	mov	r3, r1
  403c02:	4640      	mov	r0, r8
  403c04:	4649      	mov	r1, r9
  403c06:	f000 fedd 	bl	4049c4 <__aeabi_dsub>
  403c0a:	4602      	mov	r2, r0
  403c0c:	460b      	mov	r3, r1
  403c0e:	4630      	mov	r0, r6
  403c10:	4639      	mov	r1, r7
  403c12:	f000 fed7 	bl	4049c4 <__aeabi_dsub>
  403c16:	4602      	mov	r2, r0
  403c18:	460b      	mov	r3, r1
  403c1a:	2000      	movs	r0, #0
  403c1c:	4953      	ldr	r1, [pc, #332]	; (403d6c <__kernel_cos+0x234>)
  403c1e:	f000 fed1 	bl	4049c4 <__aeabi_dsub>
  403c22:	b005      	add	sp, #20
  403c24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403c28:	4602      	mov	r2, r0
  403c2a:	460b      	mov	r3, r1
  403c2c:	f001 f87e 	bl	404d2c <__aeabi_dmul>
  403c30:	a341      	add	r3, pc, #260	; (adr r3, 403d38 <__kernel_cos+0x200>)
  403c32:	e9d3 2300 	ldrd	r2, r3, [r3]
  403c36:	4680      	mov	r8, r0
  403c38:	4689      	mov	r9, r1
  403c3a:	f001 f877 	bl	404d2c <__aeabi_dmul>
  403c3e:	a340      	add	r3, pc, #256	; (adr r3, 403d40 <__kernel_cos+0x208>)
  403c40:	e9d3 2300 	ldrd	r2, r3, [r3]
  403c44:	f000 fec0 	bl	4049c8 <__adddf3>
  403c48:	4642      	mov	r2, r8
  403c4a:	464b      	mov	r3, r9
  403c4c:	f001 f86e 	bl	404d2c <__aeabi_dmul>
  403c50:	a33d      	add	r3, pc, #244	; (adr r3, 403d48 <__kernel_cos+0x210>)
  403c52:	e9d3 2300 	ldrd	r2, r3, [r3]
  403c56:	f000 feb5 	bl	4049c4 <__aeabi_dsub>
  403c5a:	4642      	mov	r2, r8
  403c5c:	464b      	mov	r3, r9
  403c5e:	f001 f865 	bl	404d2c <__aeabi_dmul>
  403c62:	a33b      	add	r3, pc, #236	; (adr r3, 403d50 <__kernel_cos+0x218>)
  403c64:	e9d3 2300 	ldrd	r2, r3, [r3]
  403c68:	f000 feae 	bl	4049c8 <__adddf3>
  403c6c:	4642      	mov	r2, r8
  403c6e:	464b      	mov	r3, r9
  403c70:	f001 f85c 	bl	404d2c <__aeabi_dmul>
  403c74:	a338      	add	r3, pc, #224	; (adr r3, 403d58 <__kernel_cos+0x220>)
  403c76:	e9d3 2300 	ldrd	r2, r3, [r3]
  403c7a:	f000 fea3 	bl	4049c4 <__aeabi_dsub>
  403c7e:	4642      	mov	r2, r8
  403c80:	464b      	mov	r3, r9
  403c82:	f001 f853 	bl	404d2c <__aeabi_dmul>
  403c86:	a336      	add	r3, pc, #216	; (adr r3, 403d60 <__kernel_cos+0x228>)
  403c88:	e9d3 2300 	ldrd	r2, r3, [r3]
  403c8c:	f000 fe9c 	bl	4049c8 <__adddf3>
  403c90:	464b      	mov	r3, r9
  403c92:	4642      	mov	r2, r8
  403c94:	f001 f84a 	bl	404d2c <__aeabi_dmul>
  403c98:	4b35      	ldr	r3, [pc, #212]	; (403d70 <__kernel_cos+0x238>)
  403c9a:	429e      	cmp	r6, r3
  403c9c:	e9cd 0100 	strd	r0, r1, [sp]
  403ca0:	dd97      	ble.n	403bd2 <__kernel_cos+0x9a>
  403ca2:	4b34      	ldr	r3, [pc, #208]	; (403d74 <__kernel_cos+0x23c>)
  403ca4:	429e      	cmp	r6, r3
  403ca6:	f04f 0200 	mov.w	r2, #0
  403caa:	dc38      	bgt.n	403d1e <__kernel_cos+0x1e6>
  403cac:	f5a6 1300 	sub.w	r3, r6, #2097152	; 0x200000
  403cb0:	2000      	movs	r0, #0
  403cb2:	492e      	ldr	r1, [pc, #184]	; (403d6c <__kernel_cos+0x234>)
  403cb4:	4616      	mov	r6, r2
  403cb6:	461f      	mov	r7, r3
  403cb8:	f000 fe84 	bl	4049c4 <__aeabi_dsub>
  403cbc:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403cc0:	2200      	movs	r2, #0
  403cc2:	4b29      	ldr	r3, [pc, #164]	; (403d68 <__kernel_cos+0x230>)
  403cc4:	4640      	mov	r0, r8
  403cc6:	4649      	mov	r1, r9
  403cc8:	f001 f830 	bl	404d2c <__aeabi_dmul>
  403ccc:	4632      	mov	r2, r6
  403cce:	463b      	mov	r3, r7
  403cd0:	f000 fe78 	bl	4049c4 <__aeabi_dsub>
  403cd4:	e9dd 2300 	ldrd	r2, r3, [sp]
  403cd8:	4606      	mov	r6, r0
  403cda:	460f      	mov	r7, r1
  403cdc:	4640      	mov	r0, r8
  403cde:	4649      	mov	r1, r9
  403ce0:	f001 f824 	bl	404d2c <__aeabi_dmul>
  403ce4:	4652      	mov	r2, sl
  403ce6:	4680      	mov	r8, r0
  403ce8:	4689      	mov	r9, r1
  403cea:	465b      	mov	r3, fp
  403cec:	4628      	mov	r0, r5
  403cee:	4621      	mov	r1, r4
  403cf0:	f001 f81c 	bl	404d2c <__aeabi_dmul>
  403cf4:	4602      	mov	r2, r0
  403cf6:	460b      	mov	r3, r1
  403cf8:	4640      	mov	r0, r8
  403cfa:	4649      	mov	r1, r9
  403cfc:	f000 fe62 	bl	4049c4 <__aeabi_dsub>
  403d00:	4602      	mov	r2, r0
  403d02:	460b      	mov	r3, r1
  403d04:	4630      	mov	r0, r6
  403d06:	4639      	mov	r1, r7
  403d08:	f000 fe5c 	bl	4049c4 <__aeabi_dsub>
  403d0c:	4602      	mov	r2, r0
  403d0e:	460b      	mov	r3, r1
  403d10:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403d14:	f000 fe56 	bl	4049c4 <__aeabi_dsub>
  403d18:	b005      	add	sp, #20
  403d1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403d1e:	4b16      	ldr	r3, [pc, #88]	; (403d78 <__kernel_cos+0x240>)
  403d20:	4f16      	ldr	r7, [pc, #88]	; (403d7c <__kernel_cos+0x244>)
  403d22:	e9cd 2302 	strd	r2, r3, [sp, #8]
  403d26:	2600      	movs	r6, #0
  403d28:	e7ca      	b.n	403cc0 <__kernel_cos+0x188>
  403d2a:	4910      	ldr	r1, [pc, #64]	; (403d6c <__kernel_cos+0x234>)
  403d2c:	2000      	movs	r0, #0
  403d2e:	b005      	add	sp, #20
  403d30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403d34:	f3af 8000 	nop.w
  403d38:	be8838d4 	.word	0xbe8838d4
  403d3c:	bda8fae9 	.word	0xbda8fae9
  403d40:	bdb4b1c4 	.word	0xbdb4b1c4
  403d44:	3e21ee9e 	.word	0x3e21ee9e
  403d48:	809c52ad 	.word	0x809c52ad
  403d4c:	3e927e4f 	.word	0x3e927e4f
  403d50:	19cb1590 	.word	0x19cb1590
  403d54:	3efa01a0 	.word	0x3efa01a0
  403d58:	16c15177 	.word	0x16c15177
  403d5c:	3f56c16c 	.word	0x3f56c16c
  403d60:	5555554c 	.word	0x5555554c
  403d64:	3fa55555 	.word	0x3fa55555
  403d68:	3fe00000 	.word	0x3fe00000
  403d6c:	3ff00000 	.word	0x3ff00000
  403d70:	3fd33332 	.word	0x3fd33332
  403d74:	3fe90000 	.word	0x3fe90000
  403d78:	3fe70000 	.word	0x3fe70000
  403d7c:	3fd20000 	.word	0x3fd20000

00403d80 <__kernel_rem_pio2>:
  403d80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403d84:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
  403d88:	4c9c      	ldr	r4, [pc, #624]	; (403ffc <__kernel_rem_pio2+0x27c>)
  403d8a:	9ea2      	ldr	r6, [sp, #648]	; 0x288
  403d8c:	4d9c      	ldr	r5, [pc, #624]	; (404000 <__kernel_rem_pio2+0x280>)
  403d8e:	f854 4026 	ldr.w	r4, [r4, r6, lsl #2]
  403d92:	9405      	str	r4, [sp, #20]
  403d94:	4626      	mov	r6, r4
  403d96:	1ed4      	subs	r4, r2, #3
  403d98:	fb85 7504 	smull	r7, r5, r5, r4
  403d9c:	17e4      	asrs	r4, r4, #31
  403d9e:	ebc4 04a5 	rsb	r4, r4, r5, asr #2
  403da2:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
  403da6:	461d      	mov	r5, r3
  403da8:	9308      	str	r3, [sp, #32]
  403daa:	1c63      	adds	r3, r4, #1
  403dac:	eba3 0383 	sub.w	r3, r3, r3, lsl #2
  403db0:	3d01      	subs	r5, #1
  403db2:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  403db6:	9304      	str	r3, [sp, #16]
  403db8:	462b      	mov	r3, r5
  403dba:	9409      	str	r4, [sp, #36]	; 0x24
  403dbc:	9502      	str	r5, [sp, #8]
  403dbe:	1b65      	subs	r5, r4, r5
  403dc0:	18f4      	adds	r4, r6, r3
  403dc2:	9003      	str	r0, [sp, #12]
  403dc4:	9106      	str	r1, [sp, #24]
  403dc6:	d41a      	bmi.n	403dfe <__kernel_rem_pio2+0x7e>
  403dc8:	442c      	add	r4, r5
  403dca:	3401      	adds	r4, #1
  403dcc:	f10d 0878 	add.w	r8, sp, #120	; 0x78
  403dd0:	2600      	movs	r6, #0
  403dd2:	2700      	movs	r7, #0
  403dd4:	f8dd 928c 	ldr.w	r9, [sp, #652]	; 0x28c
  403dd8:	e008      	b.n	403dec <__kernel_rem_pio2+0x6c>
  403dda:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
  403dde:	f000 ff3f 	bl	404c60 <__aeabi_i2d>
  403de2:	3501      	adds	r5, #1
  403de4:	42a5      	cmp	r5, r4
  403de6:	e9e8 0102 	strd	r0, r1, [r8, #8]!
  403dea:	d008      	beq.n	403dfe <__kernel_rem_pio2+0x7e>
  403dec:	2d00      	cmp	r5, #0
  403dee:	daf4      	bge.n	403dda <__kernel_rem_pio2+0x5a>
  403df0:	3501      	adds	r5, #1
  403df2:	4630      	mov	r0, r6
  403df4:	4639      	mov	r1, r7
  403df6:	42a5      	cmp	r5, r4
  403df8:	e9e8 0102 	strd	r0, r1, [r8, #8]!
  403dfc:	d1f6      	bne.n	403dec <__kernel_rem_pio2+0x6c>
  403dfe:	9b05      	ldr	r3, [sp, #20]
  403e00:	2b00      	cmp	r3, #0
  403e02:	db2e      	blt.n	403e62 <__kernel_rem_pio2+0xe2>
  403e04:	9b08      	ldr	r3, [sp, #32]
  403e06:	ea4f 09c3 	mov.w	r9, r3, lsl #3
  403e0a:	9b03      	ldr	r3, [sp, #12]
  403e0c:	f1a9 0808 	sub.w	r8, r9, #8
  403e10:	4498      	add	r8, r3
  403e12:	ab20      	add	r3, sp, #128	; 0x80
  403e14:	4499      	add	r9, r3
  403e16:	9b05      	ldr	r3, [sp, #20]
  403e18:	aa70      	add	r2, sp, #448	; 0x1c0
  403e1a:	eb02 0bc3 	add.w	fp, r2, r3, lsl #3
  403e1e:	f50d 7adc 	add.w	sl, sp, #440	; 0x1b8
  403e22:	9b02      	ldr	r3, [sp, #8]
  403e24:	2b00      	cmp	r3, #0
  403e26:	f2c0 830f 	blt.w	404448 <__kernel_rem_pio2+0x6c8>
  403e2a:	9b03      	ldr	r3, [sp, #12]
  403e2c:	464d      	mov	r5, r9
  403e2e:	f1a3 0408 	sub.w	r4, r3, #8
  403e32:	2600      	movs	r6, #0
  403e34:	2700      	movs	r7, #0
  403e36:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
  403e3a:	e9f4 0102 	ldrd	r0, r1, [r4, #8]!
  403e3e:	f000 ff75 	bl	404d2c <__aeabi_dmul>
  403e42:	4602      	mov	r2, r0
  403e44:	460b      	mov	r3, r1
  403e46:	4630      	mov	r0, r6
  403e48:	4639      	mov	r1, r7
  403e4a:	f000 fdbd 	bl	4049c8 <__adddf3>
  403e4e:	4544      	cmp	r4, r8
  403e50:	4606      	mov	r6, r0
  403e52:	460f      	mov	r7, r1
  403e54:	d1ef      	bne.n	403e36 <__kernel_rem_pio2+0xb6>
  403e56:	e9ea 6702 	strd	r6, r7, [sl, #8]!
  403e5a:	45da      	cmp	sl, fp
  403e5c:	f109 0908 	add.w	r9, r9, #8
  403e60:	d1df      	bne.n	403e22 <__kernel_rem_pio2+0xa2>
  403e62:	9805      	ldr	r0, [sp, #20]
  403e64:	9a08      	ldr	r2, [sp, #32]
  403e66:	9000      	str	r0, [sp, #0]
  403e68:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
  403e6c:	3b01      	subs	r3, #1
  403e6e:	009b      	lsls	r3, r3, #2
  403e70:	ac0c      	add	r4, sp, #48	; 0x30
  403e72:	1f19      	subs	r1, r3, #4
  403e74:	4423      	add	r3, r4
  403e76:	f102 5200 	add.w	r2, r2, #536870912	; 0x20000000
  403e7a:	930b      	str	r3, [sp, #44]	; 0x2c
  403e7c:	9b03      	ldr	r3, [sp, #12]
  403e7e:	3a01      	subs	r2, #1
  403e80:	4421      	add	r1, r4
  403e82:	910a      	str	r1, [sp, #40]	; 0x28
  403e84:	eb03 0bc2 	add.w	fp, r3, r2, lsl #3
  403e88:	9a00      	ldr	r2, [sp, #0]
  403e8a:	a998      	add	r1, sp, #608	; 0x260
  403e8c:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
  403e90:	2a00      	cmp	r2, #0
  403e92:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
  403e96:	4613      	mov	r3, r2
  403e98:	dd2b      	ble.n	403ef2 <__kernel_rem_pio2+0x172>
  403e9a:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
  403e9e:	f1a8 08a8 	sub.w	r8, r8, #168	; 0xa8
  403ea2:	f10d 092c 	add.w	r9, sp, #44	; 0x2c
  403ea6:	f50d 7adc 	add.w	sl, sp, #440	; 0x1b8
  403eaa:	2200      	movs	r2, #0
  403eac:	4b55      	ldr	r3, [pc, #340]	; (404004 <__kernel_rem_pio2+0x284>)
  403eae:	4620      	mov	r0, r4
  403eb0:	4629      	mov	r1, r5
  403eb2:	f000 ff3b 	bl	404d2c <__aeabi_dmul>
  403eb6:	f001 f9e9 	bl	40528c <__aeabi_d2iz>
  403eba:	f000 fed1 	bl	404c60 <__aeabi_i2d>
  403ebe:	2200      	movs	r2, #0
  403ec0:	4b51      	ldr	r3, [pc, #324]	; (404008 <__kernel_rem_pio2+0x288>)
  403ec2:	4606      	mov	r6, r0
  403ec4:	460f      	mov	r7, r1
  403ec6:	f000 ff31 	bl	404d2c <__aeabi_dmul>
  403eca:	4602      	mov	r2, r0
  403ecc:	460b      	mov	r3, r1
  403ece:	4620      	mov	r0, r4
  403ed0:	4629      	mov	r1, r5
  403ed2:	f000 fd77 	bl	4049c4 <__aeabi_dsub>
  403ed6:	f001 f9d9 	bl	40528c <__aeabi_d2iz>
  403eda:	e878 2302 	ldrd	r2, r3, [r8], #-8
  403ede:	f849 0f04 	str.w	r0, [r9, #4]!
  403ee2:	4639      	mov	r1, r7
  403ee4:	4630      	mov	r0, r6
  403ee6:	f000 fd6f 	bl	4049c8 <__adddf3>
  403eea:	45d0      	cmp	r8, sl
  403eec:	4604      	mov	r4, r0
  403eee:	460d      	mov	r5, r1
  403ef0:	d1db      	bne.n	403eaa <__kernel_rem_pio2+0x12a>
  403ef2:	f8dd 9010 	ldr.w	r9, [sp, #16]
  403ef6:	4620      	mov	r0, r4
  403ef8:	4629      	mov	r1, r5
  403efa:	464a      	mov	r2, r9
  403efc:	f000 fcd4 	bl	4048a8 <scalbn>
  403f00:	2200      	movs	r2, #0
  403f02:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
  403f06:	4604      	mov	r4, r0
  403f08:	460d      	mov	r5, r1
  403f0a:	f000 ff0f 	bl	404d2c <__aeabi_dmul>
  403f0e:	f000 fc3b 	bl	404788 <floor>
  403f12:	2200      	movs	r2, #0
  403f14:	4b3d      	ldr	r3, [pc, #244]	; (40400c <__kernel_rem_pio2+0x28c>)
  403f16:	f000 ff09 	bl	404d2c <__aeabi_dmul>
  403f1a:	4602      	mov	r2, r0
  403f1c:	460b      	mov	r3, r1
  403f1e:	4620      	mov	r0, r4
  403f20:	4629      	mov	r1, r5
  403f22:	f000 fd4f 	bl	4049c4 <__aeabi_dsub>
  403f26:	460d      	mov	r5, r1
  403f28:	4604      	mov	r4, r0
  403f2a:	f001 f9af 	bl	40528c <__aeabi_d2iz>
  403f2e:	4680      	mov	r8, r0
  403f30:	f000 fe96 	bl	404c60 <__aeabi_i2d>
  403f34:	460b      	mov	r3, r1
  403f36:	4602      	mov	r2, r0
  403f38:	4629      	mov	r1, r5
  403f3a:	4620      	mov	r0, r4
  403f3c:	f000 fd42 	bl	4049c4 <__aeabi_dsub>
  403f40:	464b      	mov	r3, r9
  403f42:	2b00      	cmp	r3, #0
  403f44:	4606      	mov	r6, r0
  403f46:	460f      	mov	r7, r1
  403f48:	f340 80f7 	ble.w	40413a <__kernel_rem_pio2+0x3ba>
  403f4c:	9a00      	ldr	r2, [sp, #0]
  403f4e:	a90c      	add	r1, sp, #48	; 0x30
  403f50:	3a01      	subs	r2, #1
  403f52:	f1c9 0318 	rsb	r3, r9, #24
  403f56:	f851 5022 	ldr.w	r5, [r1, r2, lsl #2]
  403f5a:	fa45 f103 	asr.w	r1, r5, r3
  403f5e:	fa01 f303 	lsl.w	r3, r1, r3
  403f62:	a80c      	add	r0, sp, #48	; 0x30
  403f64:	1aeb      	subs	r3, r5, r3
  403f66:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
  403f6a:	f1c9 0517 	rsb	r5, r9, #23
  403f6e:	4488      	add	r8, r1
  403f70:	fa43 f505 	asr.w	r5, r3, r5
  403f74:	2d00      	cmp	r5, #0
  403f76:	dd63      	ble.n	404040 <__kernel_rem_pio2+0x2c0>
  403f78:	9b00      	ldr	r3, [sp, #0]
  403f7a:	2b00      	cmp	r3, #0
  403f7c:	f108 0801 	add.w	r8, r8, #1
  403f80:	f340 8281 	ble.w	404486 <__kernel_rem_pio2+0x706>
  403f84:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403f86:	2c00      	cmp	r4, #0
  403f88:	f000 8318 	beq.w	4045bc <__kernel_rem_pio2+0x83c>
  403f8c:	2001      	movs	r0, #1
  403f8e:	2300      	movs	r3, #0
  403f90:	aa0c      	add	r2, sp, #48	; 0x30
  403f92:	f1c4 7480 	rsb	r4, r4, #16777216	; 0x1000000
  403f96:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
  403f9a:	9a00      	ldr	r2, [sp, #0]
  403f9c:	4282      	cmp	r2, r0
  403f9e:	dd19      	ble.n	403fd4 <__kernel_rem_pio2+0x254>
  403fa0:	aa0c      	add	r2, sp, #48	; 0x30
  403fa2:	ac0c      	add	r4, sp, #48	; 0x30
  403fa4:	f852 1020 	ldr.w	r1, [r2, r0, lsl #2]
  403fa8:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
  403fac:	1a51      	subs	r1, r2, r1
  403fae:	f844 1020 	str.w	r1, [r4, r0, lsl #2]
  403fb2:	9900      	ldr	r1, [sp, #0]
  403fb4:	3302      	adds	r3, #2
  403fb6:	4299      	cmp	r1, r3
  403fb8:	dd0c      	ble.n	403fd4 <__kernel_rem_pio2+0x254>
  403fba:	4610      	mov	r0, r2
  403fbc:	9a00      	ldr	r2, [sp, #0]
  403fbe:	a90c      	add	r1, sp, #48	; 0x30
  403fc0:	eb01 0383 	add.w	r3, r1, r3, lsl #2
  403fc4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
  403fc8:	681a      	ldr	r2, [r3, #0]
  403fca:	1a82      	subs	r2, r0, r2
  403fcc:	f843 2b04 	str.w	r2, [r3], #4
  403fd0:	428b      	cmp	r3, r1
  403fd2:	d1f9      	bne.n	403fc8 <__kernel_rem_pio2+0x248>
  403fd4:	9b04      	ldr	r3, [sp, #16]
  403fd6:	2b00      	cmp	r3, #0
  403fd8:	dd1a      	ble.n	404010 <__kernel_rem_pio2+0x290>
  403fda:	9b04      	ldr	r3, [sp, #16]
  403fdc:	2b01      	cmp	r3, #1
  403fde:	f04f 0401 	mov.w	r4, #1
  403fe2:	f040 8258 	bne.w	404496 <__kernel_rem_pio2+0x716>
  403fe6:	9b00      	ldr	r3, [sp, #0]
  403fe8:	1e5a      	subs	r2, r3, #1
  403fea:	ab0c      	add	r3, sp, #48	; 0x30
  403fec:	a90c      	add	r1, sp, #48	; 0x30
  403fee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403ff2:	f3c3 0316 	ubfx	r3, r3, #0, #23
  403ff6:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  403ffa:	e258      	b.n	4044ae <__kernel_rem_pio2+0x72e>
  403ffc:	00408268 	.word	0x00408268
  404000:	2aaaaaab 	.word	0x2aaaaaab
  404004:	3e700000 	.word	0x3e700000
  404008:	41700000 	.word	0x41700000
  40400c:	40200000 	.word	0x40200000
  404010:	2d02      	cmp	r5, #2
  404012:	d115      	bne.n	404040 <__kernel_rem_pio2+0x2c0>
  404014:	4632      	mov	r2, r6
  404016:	463b      	mov	r3, r7
  404018:	2000      	movs	r0, #0
  40401a:	4997      	ldr	r1, [pc, #604]	; (404278 <__kernel_rem_pio2+0x4f8>)
  40401c:	f000 fcd2 	bl	4049c4 <__aeabi_dsub>
  404020:	4606      	mov	r6, r0
  404022:	460f      	mov	r7, r1
  404024:	9a04      	ldr	r2, [sp, #16]
  404026:	4994      	ldr	r1, [pc, #592]	; (404278 <__kernel_rem_pio2+0x4f8>)
  404028:	2000      	movs	r0, #0
  40402a:	f000 fc3d 	bl	4048a8 <scalbn>
  40402e:	4602      	mov	r2, r0
  404030:	460b      	mov	r3, r1
  404032:	4630      	mov	r0, r6
  404034:	4639      	mov	r1, r7
  404036:	f000 fcc5 	bl	4049c4 <__aeabi_dsub>
  40403a:	2502      	movs	r5, #2
  40403c:	4606      	mov	r6, r0
  40403e:	460f      	mov	r7, r1
  404040:	2200      	movs	r2, #0
  404042:	2300      	movs	r3, #0
  404044:	4630      	mov	r0, r6
  404046:	4639      	mov	r1, r7
  404048:	f001 f8d8 	bl	4051fc <__aeabi_dcmpeq>
  40404c:	2800      	cmp	r0, #0
  40404e:	f000 8252 	beq.w	4044f6 <__kernel_rem_pio2+0x776>
  404052:	9a00      	ldr	r2, [sp, #0]
  404054:	9b05      	ldr	r3, [sp, #20]
  404056:	1e50      	subs	r0, r2, #1
  404058:	4283      	cmp	r3, r0
  40405a:	dc0f      	bgt.n	40407c <__kernel_rem_pio2+0x2fc>
  40405c:	f102 4380 	add.w	r3, r2, #1073741824	; 0x40000000
  404060:	3b01      	subs	r3, #1
  404062:	aa0c      	add	r2, sp, #48	; 0x30
  404064:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  404066:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  40406a:	2200      	movs	r2, #0
  40406c:	f853 1904 	ldr.w	r1, [r3], #-4
  404070:	42a3      	cmp	r3, r4
  404072:	ea42 0201 	orr.w	r2, r2, r1
  404076:	d1f9      	bne.n	40406c <__kernel_rem_pio2+0x2ec>
  404078:	2a00      	cmp	r2, #0
  40407a:	d16f      	bne.n	40415c <__kernel_rem_pio2+0x3dc>
  40407c:	9b05      	ldr	r3, [sp, #20]
  40407e:	aa0c      	add	r2, sp, #48	; 0x30
  404080:	3b01      	subs	r3, #1
  404082:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  404086:	2b00      	cmp	r3, #0
  404088:	f040 8233 	bne.w	4044f2 <__kernel_rem_pio2+0x772>
  40408c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40408e:	2301      	movs	r3, #1
  404090:	f852 1904 	ldr.w	r1, [r2], #-4
  404094:	3301      	adds	r3, #1
  404096:	2900      	cmp	r1, #0
  404098:	d0fa      	beq.n	404090 <__kernel_rem_pio2+0x310>
  40409a:	9a00      	ldr	r2, [sp, #0]
  40409c:	18d3      	adds	r3, r2, r3
  40409e:	f102 0a01 	add.w	sl, r2, #1
  4040a2:	459a      	cmp	sl, r3
  4040a4:	9307      	str	r3, [sp, #28]
  4040a6:	dc3d      	bgt.n	404124 <__kernel_rem_pio2+0x3a4>
  4040a8:	9b00      	ldr	r3, [sp, #0]
  4040aa:	9908      	ldr	r1, [sp, #32]
  4040ac:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4040ae:	440b      	add	r3, r1
  4040b0:	9907      	ldr	r1, [sp, #28]
  4040b2:	eb0a 0802 	add.w	r8, sl, r2
  4040b6:	4699      	mov	r9, r3
  4040b8:	ab20      	add	r3, sp, #128	; 0x80
  4040ba:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
  4040be:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
  4040c2:	188b      	adds	r3, r1, r2
  4040c4:	9aa3      	ldr	r2, [sp, #652]	; 0x28c
  4040c6:	f108 38ff 	add.w	r8, r8, #4294967295
  4040ca:	eb02 0888 	add.w	r8, r2, r8, lsl #2
  4040ce:	aa70      	add	r2, sp, #448	; 0x1c0
  4040d0:	eb02 0aca 	add.w	sl, r2, sl, lsl #3
  4040d4:	9aa3      	ldr	r2, [sp, #652]	; 0x28c
  4040d6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  4040da:	9300      	str	r3, [sp, #0]
  4040dc:	f858 0f04 	ldr.w	r0, [r8, #4]!
  4040e0:	f000 fdbe 	bl	404c60 <__aeabi_i2d>
  4040e4:	9b02      	ldr	r3, [sp, #8]
  4040e6:	2b00      	cmp	r3, #0
  4040e8:	e8e9 0102 	strd	r0, r1, [r9], #8
  4040ec:	db1d      	blt.n	40412a <__kernel_rem_pio2+0x3aa>
  4040ee:	9b03      	ldr	r3, [sp, #12]
  4040f0:	464d      	mov	r5, r9
  4040f2:	f1a3 0408 	sub.w	r4, r3, #8
  4040f6:	2600      	movs	r6, #0
  4040f8:	2700      	movs	r7, #0
  4040fa:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
  4040fe:	e9f4 0102 	ldrd	r0, r1, [r4, #8]!
  404102:	f000 fe13 	bl	404d2c <__aeabi_dmul>
  404106:	4602      	mov	r2, r0
  404108:	460b      	mov	r3, r1
  40410a:	4630      	mov	r0, r6
  40410c:	4639      	mov	r1, r7
  40410e:	f000 fc5b 	bl	4049c8 <__adddf3>
  404112:	455c      	cmp	r4, fp
  404114:	4606      	mov	r6, r0
  404116:	460f      	mov	r7, r1
  404118:	d1ef      	bne.n	4040fa <__kernel_rem_pio2+0x37a>
  40411a:	9b00      	ldr	r3, [sp, #0]
  40411c:	4598      	cmp	r8, r3
  40411e:	e8ea 6702 	strd	r6, r7, [sl], #8
  404122:	d1db      	bne.n	4040dc <__kernel_rem_pio2+0x35c>
  404124:	9b07      	ldr	r3, [sp, #28]
  404126:	9300      	str	r3, [sp, #0]
  404128:	e6ae      	b.n	403e88 <__kernel_rem_pio2+0x108>
  40412a:	9b00      	ldr	r3, [sp, #0]
  40412c:	2600      	movs	r6, #0
  40412e:	2700      	movs	r7, #0
  404130:	4598      	cmp	r8, r3
  404132:	e8ea 6702 	strd	r6, r7, [sl], #8
  404136:	d1d1      	bne.n	4040dc <__kernel_rem_pio2+0x35c>
  404138:	e7f4      	b.n	404124 <__kernel_rem_pio2+0x3a4>
  40413a:	d106      	bne.n	40414a <__kernel_rem_pio2+0x3ca>
  40413c:	9b00      	ldr	r3, [sp, #0]
  40413e:	aa0c      	add	r2, sp, #48	; 0x30
  404140:	3b01      	subs	r3, #1
  404142:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
  404146:	15ed      	asrs	r5, r5, #23
  404148:	e714      	b.n	403f74 <__kernel_rem_pio2+0x1f4>
  40414a:	2200      	movs	r2, #0
  40414c:	4b4b      	ldr	r3, [pc, #300]	; (40427c <__kernel_rem_pio2+0x4fc>)
  40414e:	f001 f873 	bl	405238 <__aeabi_dcmpge>
  404152:	2800      	cmp	r0, #0
  404154:	f040 8182 	bne.w	40445c <__kernel_rem_pio2+0x6dc>
  404158:	4605      	mov	r5, r0
  40415a:	e771      	b.n	404040 <__kernel_rem_pio2+0x2c0>
  40415c:	a90c      	add	r1, sp, #48	; 0x30
  40415e:	9502      	str	r5, [sp, #8]
  404160:	f851 3020 	ldr.w	r3, [r1, r0, lsl #2]
  404164:	9904      	ldr	r1, [sp, #16]
  404166:	f8cd 801c 	str.w	r8, [sp, #28]
  40416a:	3918      	subs	r1, #24
  40416c:	4602      	mov	r2, r0
  40416e:	9000      	str	r0, [sp, #0]
  404170:	9104      	str	r1, [sp, #16]
  404172:	b96b      	cbnz	r3, 404190 <__kernel_rem_pio2+0x410>
  404174:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
  404178:	3b01      	subs	r3, #1
  40417a:	a80c      	add	r0, sp, #48	; 0x30
  40417c:	eb00 0383 	add.w	r3, r0, r3, lsl #2
  404180:	f853 0904 	ldr.w	r0, [r3], #-4
  404184:	3a01      	subs	r2, #1
  404186:	3918      	subs	r1, #24
  404188:	2800      	cmp	r0, #0
  40418a:	d0f9      	beq.n	404180 <__kernel_rem_pio2+0x400>
  40418c:	9200      	str	r2, [sp, #0]
  40418e:	9104      	str	r1, [sp, #16]
  404190:	9a04      	ldr	r2, [sp, #16]
  404192:	4939      	ldr	r1, [pc, #228]	; (404278 <__kernel_rem_pio2+0x4f8>)
  404194:	2000      	movs	r0, #0
  404196:	f000 fb87 	bl	4048a8 <scalbn>
  40419a:	9b00      	ldr	r3, [sp, #0]
  40419c:	2b00      	cmp	r3, #0
  40419e:	4604      	mov	r4, r0
  4041a0:	460d      	mov	r5, r1
  4041a2:	f2c0 8203 	blt.w	4045ac <__kernel_rem_pio2+0x82c>
  4041a6:	00da      	lsls	r2, r3, #3
  4041a8:	a970      	add	r1, sp, #448	; 0x1c0
  4041aa:	eb01 0b02 	add.w	fp, r1, r2
  4041ae:	9204      	str	r2, [sp, #16]
  4041b0:	aa0c      	add	r2, sp, #48	; 0x30
  4041b2:	eb02 0683 	add.w	r6, r2, r3, lsl #2
  4041b6:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 404280 <__kernel_rem_pio2+0x500>
  4041ba:	f10b 0708 	add.w	r7, fp, #8
  4041be:	3604      	adds	r6, #4
  4041c0:	f04f 0800 	mov.w	r8, #0
  4041c4:	f856 0d04 	ldr.w	r0, [r6, #-4]!
  4041c8:	f000 fd4a 	bl	404c60 <__aeabi_i2d>
  4041cc:	4622      	mov	r2, r4
  4041ce:	462b      	mov	r3, r5
  4041d0:	f000 fdac 	bl	404d2c <__aeabi_dmul>
  4041d4:	464b      	mov	r3, r9
  4041d6:	e967 0102 	strd	r0, r1, [r7, #-8]!
  4041da:	4642      	mov	r2, r8
  4041dc:	4620      	mov	r0, r4
  4041de:	4629      	mov	r1, r5
  4041e0:	f000 fda4 	bl	404d2c <__aeabi_dmul>
  4041e4:	ab0c      	add	r3, sp, #48	; 0x30
  4041e6:	429e      	cmp	r6, r3
  4041e8:	4604      	mov	r4, r0
  4041ea:	460d      	mov	r5, r1
  4041ec:	d1ea      	bne.n	4041c4 <__kernel_rem_pio2+0x444>
  4041ee:	f50d 7a90 	add.w	sl, sp, #288	; 0x120
  4041f2:	f8cd a00c 	str.w	sl, [sp, #12]
  4041f6:	f8dd a014 	ldr.w	sl, [sp, #20]
  4041fa:	f04f 0900 	mov.w	r9, #0
  4041fe:	f1ba 0f00 	cmp.w	sl, #0
  404202:	f2c0 813d 	blt.w	404480 <__kernel_rem_pio2+0x700>
  404206:	f8df 807c 	ldr.w	r8, [pc, #124]	; 404284 <__kernel_rem_pio2+0x504>
  40420a:	465d      	mov	r5, fp
  40420c:	a118      	add	r1, pc, #96	; (adr r1, 404270 <__kernel_rem_pio2+0x4f0>)
  40420e:	e9d1 0100 	ldrd	r0, r1, [r1]
  404212:	2600      	movs	r6, #0
  404214:	2700      	movs	r7, #0
  404216:	2400      	movs	r4, #0
  404218:	e003      	b.n	404222 <__kernel_rem_pio2+0x4a2>
  40421a:	454c      	cmp	r4, r9
  40421c:	dc10      	bgt.n	404240 <__kernel_rem_pio2+0x4c0>
  40421e:	e8f8 0102 	ldrd	r0, r1, [r8], #8
  404222:	e8f5 2302 	ldrd	r2, r3, [r5], #8
  404226:	f000 fd81 	bl	404d2c <__aeabi_dmul>
  40422a:	4602      	mov	r2, r0
  40422c:	460b      	mov	r3, r1
  40422e:	4630      	mov	r0, r6
  404230:	4639      	mov	r1, r7
  404232:	f000 fbc9 	bl	4049c8 <__adddf3>
  404236:	3401      	adds	r4, #1
  404238:	45a2      	cmp	sl, r4
  40423a:	4606      	mov	r6, r0
  40423c:	460f      	mov	r7, r1
  40423e:	daec      	bge.n	40421a <__kernel_rem_pio2+0x49a>
  404240:	9b03      	ldr	r3, [sp, #12]
  404242:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
  404246:	f1ab 0b08 	sub.w	fp, fp, #8
  40424a:	e9c3 6700 	strd	r6, r7, [r3]
  40424e:	ab6e      	add	r3, sp, #440	; 0x1b8
  404250:	455b      	cmp	r3, fp
  404252:	f109 0901 	add.w	r9, r9, #1
  404256:	d1d2      	bne.n	4041fe <__kernel_rem_pio2+0x47e>
  404258:	9ba2      	ldr	r3, [sp, #648]	; 0x288
  40425a:	f8dd a00c 	ldr.w	sl, [sp, #12]
  40425e:	2b03      	cmp	r3, #3
  404260:	f200 808b 	bhi.w	40437a <__kernel_rem_pio2+0x5fa>
  404264:	e8df f013 	tbh	[pc, r3, lsl #1]
  404268:	009000d1 	.word	0x009000d1
  40426c:	00100090 	.word	0x00100090
  404270:	40000000 	.word	0x40000000
  404274:	3ff921fb 	.word	0x3ff921fb
  404278:	3ff00000 	.word	0x3ff00000
  40427c:	3fe00000 	.word	0x3fe00000
  404280:	3e700000 	.word	0x3e700000
  404284:	00408230 	.word	0x00408230
  404288:	9b00      	ldr	r3, [sp, #0]
  40428a:	2b00      	cmp	r3, #0
  40428c:	f340 81a4 	ble.w	4045d8 <__kernel_rem_pio2+0x858>
  404290:	9b04      	ldr	r3, [sp, #16]
  404292:	eb0a 0803 	add.w	r8, sl, r3
  404296:	e9d8 6700 	ldrd	r6, r7, [r8]
  40429a:	46d3      	mov	fp, sl
  40429c:	e958 9a02 	ldrd	r9, sl, [r8, #-8]
  4042a0:	4632      	mov	r2, r6
  4042a2:	463b      	mov	r3, r7
  4042a4:	4648      	mov	r0, r9
  4042a6:	4651      	mov	r1, sl
  4042a8:	f000 fb8e 	bl	4049c8 <__adddf3>
  4042ac:	4604      	mov	r4, r0
  4042ae:	460d      	mov	r5, r1
  4042b0:	4602      	mov	r2, r0
  4042b2:	460b      	mov	r3, r1
  4042b4:	4648      	mov	r0, r9
  4042b6:	4651      	mov	r1, sl
  4042b8:	f000 fb84 	bl	4049c4 <__aeabi_dsub>
  4042bc:	4632      	mov	r2, r6
  4042be:	463b      	mov	r3, r7
  4042c0:	f000 fb82 	bl	4049c8 <__adddf3>
  4042c4:	e9c8 0100 	strd	r0, r1, [r8]
  4042c8:	e968 4502 	strd	r4, r5, [r8, #-8]!
  4042cc:	45c3      	cmp	fp, r8
  4042ce:	4626      	mov	r6, r4
  4042d0:	462f      	mov	r7, r5
  4042d2:	d1e3      	bne.n	40429c <__kernel_rem_pio2+0x51c>
  4042d4:	9b00      	ldr	r3, [sp, #0]
  4042d6:	2b01      	cmp	r3, #1
  4042d8:	46da      	mov	sl, fp
  4042da:	f340 817d 	ble.w	4045d8 <__kernel_rem_pio2+0x858>
  4042de:	9b04      	ldr	r3, [sp, #16]
  4042e0:	445b      	add	r3, fp
  4042e2:	e9d3 6700 	ldrd	r6, r7, [r3]
  4042e6:	4698      	mov	r8, r3
  4042e8:	4699      	mov	r9, r3
  4042ea:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
  4042ee:	e959 3402 	ldrd	r3, r4, [r9, #-8]
  4042f2:	4632      	mov	r2, r6
  4042f4:	4618      	mov	r0, r3
  4042f6:	4621      	mov	r1, r4
  4042f8:	463b      	mov	r3, r7
  4042fa:	e9cd 0100 	strd	r0, r1, [sp]
  4042fe:	f000 fb63 	bl	4049c8 <__adddf3>
  404302:	4604      	mov	r4, r0
  404304:	460d      	mov	r5, r1
  404306:	4602      	mov	r2, r0
  404308:	460b      	mov	r3, r1
  40430a:	e9dd 0100 	ldrd	r0, r1, [sp]
  40430e:	f000 fb59 	bl	4049c4 <__aeabi_dsub>
  404312:	4632      	mov	r2, r6
  404314:	463b      	mov	r3, r7
  404316:	f000 fb57 	bl	4049c8 <__adddf3>
  40431a:	e9c9 0100 	strd	r0, r1, [r9]
  40431e:	e969 4502 	strd	r4, r5, [r9, #-8]!
  404322:	45cb      	cmp	fp, r9
  404324:	4626      	mov	r6, r4
  404326:	462f      	mov	r7, r5
  404328:	d1e1      	bne.n	4042ee <__kernel_rem_pio2+0x56e>
  40432a:	2300      	movs	r3, #0
  40432c:	f108 0808 	add.w	r8, r8, #8
  404330:	461d      	mov	r5, r3
  404332:	ac4c      	add	r4, sp, #304	; 0x130
  404334:	4618      	mov	r0, r3
  404336:	4629      	mov	r1, r5
  404338:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
  40433c:	f000 fb44 	bl	4049c8 <__adddf3>
  404340:	4544      	cmp	r4, r8
  404342:	4603      	mov	r3, r0
  404344:	460d      	mov	r5, r1
  404346:	d1f5      	bne.n	404334 <__kernel_rem_pio2+0x5b4>
  404348:	9a02      	ldr	r2, [sp, #8]
  40434a:	2a00      	cmp	r2, #0
  40434c:	f000 8120 	beq.w	404590 <__kernel_rem_pio2+0x810>
  404350:	f8da 4004 	ldr.w	r4, [sl, #4]
  404354:	f8da 200c 	ldr.w	r2, [sl, #12]
  404358:	9f06      	ldr	r7, [sp, #24]
  40435a:	f8da 1000 	ldr.w	r1, [sl]
  40435e:	f8da 0008 	ldr.w	r0, [sl, #8]
  404362:	613b      	str	r3, [r7, #16]
  404364:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
  404368:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
  40436c:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  404370:	617d      	str	r5, [r7, #20]
  404372:	607c      	str	r4, [r7, #4]
  404374:	60fa      	str	r2, [r7, #12]
  404376:	6039      	str	r1, [r7, #0]
  404378:	60b8      	str	r0, [r7, #8]
  40437a:	9b07      	ldr	r3, [sp, #28]
  40437c:	f003 0007 	and.w	r0, r3, #7
  404380:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
  404384:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404388:	9c04      	ldr	r4, [sp, #16]
  40438a:	2600      	movs	r6, #0
  40438c:	3408      	adds	r4, #8
  40438e:	4454      	add	r4, sl
  404390:	4633      	mov	r3, r6
  404392:	4630      	mov	r0, r6
  404394:	4619      	mov	r1, r3
  404396:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
  40439a:	f000 fb15 	bl	4049c8 <__adddf3>
  40439e:	4554      	cmp	r4, sl
  4043a0:	4606      	mov	r6, r0
  4043a2:	460b      	mov	r3, r1
  4043a4:	d1f5      	bne.n	404392 <__kernel_rem_pio2+0x612>
  4043a6:	9a02      	ldr	r2, [sp, #8]
  4043a8:	4630      	mov	r0, r6
  4043aa:	4619      	mov	r1, r3
  4043ac:	2a00      	cmp	r2, #0
  4043ae:	f000 80da 	beq.w	404566 <__kernel_rem_pio2+0x7e6>
  4043b2:	9806      	ldr	r0, [sp, #24]
  4043b4:	f103 4400 	add.w	r4, r3, #2147483648	; 0x80000000
  4043b8:	4632      	mov	r2, r6
  4043ba:	6044      	str	r4, [r0, #4]
  4043bc:	6006      	str	r6, [r0, #0]
  4043be:	e9da 0100 	ldrd	r0, r1, [sl]
  4043c2:	f000 faff 	bl	4049c4 <__aeabi_dsub>
  4043c6:	460b      	mov	r3, r1
  4043c8:	9900      	ldr	r1, [sp, #0]
  4043ca:	2900      	cmp	r1, #0
  4043cc:	4602      	mov	r2, r0
  4043ce:	dd0e      	ble.n	4043ee <__kernel_rem_pio2+0x66e>
  4043d0:	2401      	movs	r4, #1
  4043d2:	4610      	mov	r0, r2
  4043d4:	4619      	mov	r1, r3
  4043d6:	e9fa 2302 	ldrd	r2, r3, [sl, #8]!
  4043da:	f000 faf5 	bl	4049c8 <__adddf3>
  4043de:	460b      	mov	r3, r1
  4043e0:	9900      	ldr	r1, [sp, #0]
  4043e2:	3401      	adds	r4, #1
  4043e4:	42a1      	cmp	r1, r4
  4043e6:	4602      	mov	r2, r0
  4043e8:	daf3      	bge.n	4043d2 <__kernel_rem_pio2+0x652>
  4043ea:	9902      	ldr	r1, [sp, #8]
  4043ec:	b109      	cbz	r1, 4043f2 <__kernel_rem_pio2+0x672>
  4043ee:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  4043f2:	4619      	mov	r1, r3
  4043f4:	9b06      	ldr	r3, [sp, #24]
  4043f6:	4610      	mov	r0, r2
  4043f8:	e9c3 0102 	strd	r0, r1, [r3, #8]
  4043fc:	9b07      	ldr	r3, [sp, #28]
  4043fe:	f003 0007 	and.w	r0, r3, #7
  404402:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
  404406:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40440a:	9c04      	ldr	r4, [sp, #16]
  40440c:	2200      	movs	r2, #0
  40440e:	3408      	adds	r4, #8
  404410:	4454      	add	r4, sl
  404412:	4613      	mov	r3, r2
  404414:	4610      	mov	r0, r2
  404416:	4619      	mov	r1, r3
  404418:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
  40441c:	f000 fad4 	bl	4049c8 <__adddf3>
  404420:	45a2      	cmp	sl, r4
  404422:	4602      	mov	r2, r0
  404424:	460b      	mov	r3, r1
  404426:	d1f5      	bne.n	404414 <__kernel_rem_pio2+0x694>
  404428:	9902      	ldr	r1, [sp, #8]
  40442a:	b109      	cbz	r1, 404430 <__kernel_rem_pio2+0x6b0>
  40442c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  404430:	4619      	mov	r1, r3
  404432:	9b06      	ldr	r3, [sp, #24]
  404434:	4610      	mov	r0, r2
  404436:	e9c3 0100 	strd	r0, r1, [r3]
  40443a:	9b07      	ldr	r3, [sp, #28]
  40443c:	f003 0007 	and.w	r0, r3, #7
  404440:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
  404444:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404448:	2600      	movs	r6, #0
  40444a:	2700      	movs	r7, #0
  40444c:	e9ea 6702 	strd	r6, r7, [sl, #8]!
  404450:	45da      	cmp	sl, fp
  404452:	f109 0908 	add.w	r9, r9, #8
  404456:	f47f ace4 	bne.w	403e22 <__kernel_rem_pio2+0xa2>
  40445a:	e502      	b.n	403e62 <__kernel_rem_pio2+0xe2>
  40445c:	9b00      	ldr	r3, [sp, #0]
  40445e:	2b00      	cmp	r3, #0
  404460:	f108 0801 	add.w	r8, r8, #1
  404464:	bfc8      	it	gt
  404466:	2502      	movgt	r5, #2
  404468:	f73f ad8c 	bgt.w	403f84 <__kernel_rem_pio2+0x204>
  40446c:	4632      	mov	r2, r6
  40446e:	463b      	mov	r3, r7
  404470:	2000      	movs	r0, #0
  404472:	4963      	ldr	r1, [pc, #396]	; (404600 <__kernel_rem_pio2+0x880>)
  404474:	f000 faa6 	bl	4049c4 <__aeabi_dsub>
  404478:	2502      	movs	r5, #2
  40447a:	4606      	mov	r6, r0
  40447c:	460f      	mov	r7, r1
  40447e:	e5df      	b.n	404040 <__kernel_rem_pio2+0x2c0>
  404480:	2600      	movs	r6, #0
  404482:	2700      	movs	r7, #0
  404484:	e6dc      	b.n	404240 <__kernel_rem_pio2+0x4c0>
  404486:	9b04      	ldr	r3, [sp, #16]
  404488:	2b00      	cmp	r3, #0
  40448a:	dd26      	ble.n	4044da <__kernel_rem_pio2+0x75a>
  40448c:	2400      	movs	r4, #0
  40448e:	9b04      	ldr	r3, [sp, #16]
  404490:	2b01      	cmp	r3, #1
  404492:	f43f ada8 	beq.w	403fe6 <__kernel_rem_pio2+0x266>
  404496:	2b02      	cmp	r3, #2
  404498:	d109      	bne.n	4044ae <__kernel_rem_pio2+0x72e>
  40449a:	9b00      	ldr	r3, [sp, #0]
  40449c:	1e5a      	subs	r2, r3, #1
  40449e:	ab0c      	add	r3, sp, #48	; 0x30
  4044a0:	a90c      	add	r1, sp, #48	; 0x30
  4044a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4044a6:	f3c3 0315 	ubfx	r3, r3, #0, #22
  4044aa:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  4044ae:	2d02      	cmp	r5, #2
  4044b0:	f47f adc6 	bne.w	404040 <__kernel_rem_pio2+0x2c0>
  4044b4:	4632      	mov	r2, r6
  4044b6:	463b      	mov	r3, r7
  4044b8:	2000      	movs	r0, #0
  4044ba:	4951      	ldr	r1, [pc, #324]	; (404600 <__kernel_rem_pio2+0x880>)
  4044bc:	f000 fa82 	bl	4049c4 <__aeabi_dsub>
  4044c0:	4606      	mov	r6, r0
  4044c2:	460f      	mov	r7, r1
  4044c4:	2c00      	cmp	r4, #0
  4044c6:	f43f adbb 	beq.w	404040 <__kernel_rem_pio2+0x2c0>
  4044ca:	e5ab      	b.n	404024 <__kernel_rem_pio2+0x2a4>
  4044cc:	9900      	ldr	r1, [sp, #0]
  4044ce:	3301      	adds	r3, #1
  4044d0:	4299      	cmp	r1, r3
  4044d2:	d178      	bne.n	4045c6 <__kernel_rem_pio2+0x846>
  4044d4:	9b04      	ldr	r3, [sp, #16]
  4044d6:	2b00      	cmp	r3, #0
  4044d8:	dcd9      	bgt.n	40448e <__kernel_rem_pio2+0x70e>
  4044da:	2d02      	cmp	r5, #2
  4044dc:	f47f adb0 	bne.w	404040 <__kernel_rem_pio2+0x2c0>
  4044e0:	4632      	mov	r2, r6
  4044e2:	463b      	mov	r3, r7
  4044e4:	2000      	movs	r0, #0
  4044e6:	4946      	ldr	r1, [pc, #280]	; (404600 <__kernel_rem_pio2+0x880>)
  4044e8:	f000 fa6c 	bl	4049c4 <__aeabi_dsub>
  4044ec:	4606      	mov	r6, r0
  4044ee:	460f      	mov	r7, r1
  4044f0:	e5a6      	b.n	404040 <__kernel_rem_pio2+0x2c0>
  4044f2:	2301      	movs	r3, #1
  4044f4:	e5d1      	b.n	40409a <__kernel_rem_pio2+0x31a>
  4044f6:	4639      	mov	r1, r7
  4044f8:	9f04      	ldr	r7, [sp, #16]
  4044fa:	9502      	str	r5, [sp, #8]
  4044fc:	427a      	negs	r2, r7
  4044fe:	4630      	mov	r0, r6
  404500:	f8cd 801c 	str.w	r8, [sp, #28]
  404504:	f000 f9d0 	bl	4048a8 <scalbn>
  404508:	2200      	movs	r2, #0
  40450a:	4b3e      	ldr	r3, [pc, #248]	; (404604 <__kernel_rem_pio2+0x884>)
  40450c:	4604      	mov	r4, r0
  40450e:	460d      	mov	r5, r1
  404510:	f000 fe92 	bl	405238 <__aeabi_dcmpge>
  404514:	2800      	cmp	r0, #0
  404516:	d062      	beq.n	4045de <__kernel_rem_pio2+0x85e>
  404518:	2200      	movs	r2, #0
  40451a:	4b3b      	ldr	r3, [pc, #236]	; (404608 <__kernel_rem_pio2+0x888>)
  40451c:	4620      	mov	r0, r4
  40451e:	4629      	mov	r1, r5
  404520:	f000 fc04 	bl	404d2c <__aeabi_dmul>
  404524:	f000 feb2 	bl	40528c <__aeabi_d2iz>
  404528:	4606      	mov	r6, r0
  40452a:	f000 fb99 	bl	404c60 <__aeabi_i2d>
  40452e:	2200      	movs	r2, #0
  404530:	4b34      	ldr	r3, [pc, #208]	; (404604 <__kernel_rem_pio2+0x884>)
  404532:	f000 fbfb 	bl	404d2c <__aeabi_dmul>
  404536:	4602      	mov	r2, r0
  404538:	460b      	mov	r3, r1
  40453a:	4620      	mov	r0, r4
  40453c:	4629      	mov	r1, r5
  40453e:	f000 fa41 	bl	4049c4 <__aeabi_dsub>
  404542:	f000 fea3 	bl	40528c <__aeabi_d2iz>
  404546:	9900      	ldr	r1, [sp, #0]
  404548:	460b      	mov	r3, r1
  40454a:	3301      	adds	r3, #1
  40454c:	461a      	mov	r2, r3
  40454e:	9300      	str	r3, [sp, #0]
  404550:	463b      	mov	r3, r7
  404552:	3318      	adds	r3, #24
  404554:	9304      	str	r3, [sp, #16]
  404556:	460b      	mov	r3, r1
  404558:	a90c      	add	r1, sp, #48	; 0x30
  40455a:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
  40455e:	4613      	mov	r3, r2
  404560:	f841 6023 	str.w	r6, [r1, r3, lsl #2]
  404564:	e614      	b.n	404190 <__kernel_rem_pio2+0x410>
  404566:	9b06      	ldr	r3, [sp, #24]
  404568:	4632      	mov	r2, r6
  40456a:	e9c3 0100 	strd	r0, r1, [r3]
  40456e:	460b      	mov	r3, r1
  404570:	e9da 0100 	ldrd	r0, r1, [sl]
  404574:	f000 fa26 	bl	4049c4 <__aeabi_dsub>
  404578:	460b      	mov	r3, r1
  40457a:	9900      	ldr	r1, [sp, #0]
  40457c:	2900      	cmp	r1, #0
  40457e:	4602      	mov	r2, r0
  404580:	f73f af26 	bgt.w	4043d0 <__kernel_rem_pio2+0x650>
  404584:	4619      	mov	r1, r3
  404586:	9b06      	ldr	r3, [sp, #24]
  404588:	4610      	mov	r0, r2
  40458a:	e9c3 0102 	strd	r0, r1, [r3, #8]
  40458e:	e735      	b.n	4043fc <__kernel_rem_pio2+0x67c>
  404590:	4618      	mov	r0, r3
  404592:	4629      	mov	r1, r5
  404594:	e9da 2300 	ldrd	r2, r3, [sl]
  404598:	e9da 4502 	ldrd	r4, r5, [sl, #8]
  40459c:	9f06      	ldr	r7, [sp, #24]
  40459e:	e9c7 0104 	strd	r0, r1, [r7, #16]
  4045a2:	e9c7 2300 	strd	r2, r3, [r7]
  4045a6:	e9c7 4502 	strd	r4, r5, [r7, #8]
  4045aa:	e6e6      	b.n	40437a <__kernel_rem_pio2+0x5fa>
  4045ac:	9ba2      	ldr	r3, [sp, #648]	; 0x288
  4045ae:	2b03      	cmp	r3, #3
  4045b0:	f63f aee3 	bhi.w	40437a <__kernel_rem_pio2+0x5fa>
  4045b4:	e8df f003 	tbb	[pc, r3]
  4045b8:	0e1c1c21 	.word	0x0e1c1c21
  4045bc:	9b00      	ldr	r3, [sp, #0]
  4045be:	2b01      	cmp	r3, #1
  4045c0:	dd88      	ble.n	4044d4 <__kernel_rem_pio2+0x754>
  4045c2:	aa0c      	add	r2, sp, #48	; 0x30
  4045c4:	2301      	movs	r3, #1
  4045c6:	f852 4f04 	ldr.w	r4, [r2, #4]!
  4045ca:	2c00      	cmp	r4, #0
  4045cc:	f43f af7e 	beq.w	4044cc <__kernel_rem_pio2+0x74c>
  4045d0:	1c58      	adds	r0, r3, #1
  4045d2:	e4dd      	b.n	403f90 <__kernel_rem_pio2+0x210>
  4045d4:	f50d 7a90 	add.w	sl, sp, #288	; 0x120
  4045d8:	2300      	movs	r3, #0
  4045da:	461d      	mov	r5, r3
  4045dc:	e6b4      	b.n	404348 <__kernel_rem_pio2+0x5c8>
  4045de:	4629      	mov	r1, r5
  4045e0:	4620      	mov	r0, r4
  4045e2:	f000 fe53 	bl	40528c <__aeabi_d2iz>
  4045e6:	9a00      	ldr	r2, [sp, #0]
  4045e8:	a90c      	add	r1, sp, #48	; 0x30
  4045ea:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
  4045ee:	e5cf      	b.n	404190 <__kernel_rem_pio2+0x410>
  4045f0:	2600      	movs	r6, #0
  4045f2:	4633      	mov	r3, r6
  4045f4:	f50d 7a90 	add.w	sl, sp, #288	; 0x120
  4045f8:	e6d5      	b.n	4043a6 <__kernel_rem_pio2+0x626>
  4045fa:	2200      	movs	r2, #0
  4045fc:	4613      	mov	r3, r2
  4045fe:	e713      	b.n	404428 <__kernel_rem_pio2+0x6a8>
  404600:	3ff00000 	.word	0x3ff00000
  404604:	41700000 	.word	0x41700000
  404608:	3e700000 	.word	0x3e700000
  40460c:	00000000 	.word	0x00000000

00404610 <__kernel_sin>:
  404610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404614:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  404618:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
  40461c:	b085      	sub	sp, #20
  40461e:	460c      	mov	r4, r1
  404620:	4690      	mov	r8, r2
  404622:	4699      	mov	r9, r3
  404624:	4605      	mov	r5, r0
  404626:	da04      	bge.n	404632 <__kernel_sin+0x22>
  404628:	f000 fe30 	bl	40528c <__aeabi_d2iz>
  40462c:	2800      	cmp	r0, #0
  40462e:	f000 8085 	beq.w	40473c <__kernel_sin+0x12c>
  404632:	462a      	mov	r2, r5
  404634:	4623      	mov	r3, r4
  404636:	4628      	mov	r0, r5
  404638:	4621      	mov	r1, r4
  40463a:	f000 fb77 	bl	404d2c <__aeabi_dmul>
  40463e:	4606      	mov	r6, r0
  404640:	460f      	mov	r7, r1
  404642:	4602      	mov	r2, r0
  404644:	460b      	mov	r3, r1
  404646:	4628      	mov	r0, r5
  404648:	4621      	mov	r1, r4
  40464a:	f000 fb6f 	bl	404d2c <__aeabi_dmul>
  40464e:	a33e      	add	r3, pc, #248	; (adr r3, 404748 <__kernel_sin+0x138>)
  404650:	e9d3 2300 	ldrd	r2, r3, [r3]
  404654:	4682      	mov	sl, r0
  404656:	468b      	mov	fp, r1
  404658:	4630      	mov	r0, r6
  40465a:	4639      	mov	r1, r7
  40465c:	f000 fb66 	bl	404d2c <__aeabi_dmul>
  404660:	a33b      	add	r3, pc, #236	; (adr r3, 404750 <__kernel_sin+0x140>)
  404662:	e9d3 2300 	ldrd	r2, r3, [r3]
  404666:	f000 f9ad 	bl	4049c4 <__aeabi_dsub>
  40466a:	4632      	mov	r2, r6
  40466c:	463b      	mov	r3, r7
  40466e:	f000 fb5d 	bl	404d2c <__aeabi_dmul>
  404672:	a339      	add	r3, pc, #228	; (adr r3, 404758 <__kernel_sin+0x148>)
  404674:	e9d3 2300 	ldrd	r2, r3, [r3]
  404678:	f000 f9a6 	bl	4049c8 <__adddf3>
  40467c:	4632      	mov	r2, r6
  40467e:	463b      	mov	r3, r7
  404680:	f000 fb54 	bl	404d2c <__aeabi_dmul>
  404684:	a336      	add	r3, pc, #216	; (adr r3, 404760 <__kernel_sin+0x150>)
  404686:	e9d3 2300 	ldrd	r2, r3, [r3]
  40468a:	f000 f99b 	bl	4049c4 <__aeabi_dsub>
  40468e:	4632      	mov	r2, r6
  404690:	463b      	mov	r3, r7
  404692:	f000 fb4b 	bl	404d2c <__aeabi_dmul>
  404696:	a334      	add	r3, pc, #208	; (adr r3, 404768 <__kernel_sin+0x158>)
  404698:	e9d3 2300 	ldrd	r2, r3, [r3]
  40469c:	f000 f994 	bl	4049c8 <__adddf3>
  4046a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4046a2:	e9cd 0100 	strd	r0, r1, [sp]
  4046a6:	b39b      	cbz	r3, 404710 <__kernel_sin+0x100>
  4046a8:	2200      	movs	r2, #0
  4046aa:	4b33      	ldr	r3, [pc, #204]	; (404778 <__kernel_sin+0x168>)
  4046ac:	4640      	mov	r0, r8
  4046ae:	4649      	mov	r1, r9
  4046b0:	f000 fb3c 	bl	404d2c <__aeabi_dmul>
  4046b4:	e9dd 2300 	ldrd	r2, r3, [sp]
  4046b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4046bc:	4650      	mov	r0, sl
  4046be:	4659      	mov	r1, fp
  4046c0:	f000 fb34 	bl	404d2c <__aeabi_dmul>
  4046c4:	4602      	mov	r2, r0
  4046c6:	460b      	mov	r3, r1
  4046c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4046cc:	f000 f97a 	bl	4049c4 <__aeabi_dsub>
  4046d0:	4632      	mov	r2, r6
  4046d2:	463b      	mov	r3, r7
  4046d4:	f000 fb2a 	bl	404d2c <__aeabi_dmul>
  4046d8:	4642      	mov	r2, r8
  4046da:	464b      	mov	r3, r9
  4046dc:	f000 f972 	bl	4049c4 <__aeabi_dsub>
  4046e0:	a323      	add	r3, pc, #140	; (adr r3, 404770 <__kernel_sin+0x160>)
  4046e2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4046e6:	4606      	mov	r6, r0
  4046e8:	460f      	mov	r7, r1
  4046ea:	4650      	mov	r0, sl
  4046ec:	4659      	mov	r1, fp
  4046ee:	f000 fb1d 	bl	404d2c <__aeabi_dmul>
  4046f2:	4602      	mov	r2, r0
  4046f4:	460b      	mov	r3, r1
  4046f6:	4630      	mov	r0, r6
  4046f8:	4639      	mov	r1, r7
  4046fa:	f000 f965 	bl	4049c8 <__adddf3>
  4046fe:	4602      	mov	r2, r0
  404700:	460b      	mov	r3, r1
  404702:	4628      	mov	r0, r5
  404704:	4621      	mov	r1, r4
  404706:	f000 f95d 	bl	4049c4 <__aeabi_dsub>
  40470a:	b005      	add	sp, #20
  40470c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404710:	4602      	mov	r2, r0
  404712:	460b      	mov	r3, r1
  404714:	4630      	mov	r0, r6
  404716:	4639      	mov	r1, r7
  404718:	f000 fb08 	bl	404d2c <__aeabi_dmul>
  40471c:	a314      	add	r3, pc, #80	; (adr r3, 404770 <__kernel_sin+0x160>)
  40471e:	e9d3 2300 	ldrd	r2, r3, [r3]
  404722:	f000 f94f 	bl	4049c4 <__aeabi_dsub>
  404726:	4652      	mov	r2, sl
  404728:	465b      	mov	r3, fp
  40472a:	f000 faff 	bl	404d2c <__aeabi_dmul>
  40472e:	462a      	mov	r2, r5
  404730:	4623      	mov	r3, r4
  404732:	f000 f949 	bl	4049c8 <__adddf3>
  404736:	b005      	add	sp, #20
  404738:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40473c:	4628      	mov	r0, r5
  40473e:	4621      	mov	r1, r4
  404740:	b005      	add	sp, #20
  404742:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404746:	bf00      	nop
  404748:	5acfd57c 	.word	0x5acfd57c
  40474c:	3de5d93a 	.word	0x3de5d93a
  404750:	8a2b9ceb 	.word	0x8a2b9ceb
  404754:	3e5ae5e6 	.word	0x3e5ae5e6
  404758:	57b1fe7d 	.word	0x57b1fe7d
  40475c:	3ec71de3 	.word	0x3ec71de3
  404760:	19c161d5 	.word	0x19c161d5
  404764:	3f2a01a0 	.word	0x3f2a01a0
  404768:	1110f8a6 	.word	0x1110f8a6
  40476c:	3f811111 	.word	0x3f811111
  404770:	55555549 	.word	0x55555549
  404774:	3fc55555 	.word	0x3fc55555
  404778:	3fe00000 	.word	0x3fe00000

0040477c <fabs>:
  40477c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  404780:	4770      	bx	lr
  404782:	bf00      	nop
  404784:	0000      	movs	r0, r0
	...

00404788 <floor>:
  404788:	f3c1 520a 	ubfx	r2, r1, #20, #11
  40478c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404790:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
  404794:	2e13      	cmp	r6, #19
  404796:	460b      	mov	r3, r1
  404798:	460d      	mov	r5, r1
  40479a:	4604      	mov	r4, r0
  40479c:	4688      	mov	r8, r1
  40479e:	4607      	mov	r7, r0
  4047a0:	dc1d      	bgt.n	4047de <floor+0x56>
  4047a2:	2e00      	cmp	r6, #0
  4047a4:	db40      	blt.n	404828 <floor+0xa0>
  4047a6:	4a3c      	ldr	r2, [pc, #240]	; (404898 <floor+0x110>)
  4047a8:	fa42 f906 	asr.w	r9, r2, r6
  4047ac:	ea01 0209 	and.w	r2, r1, r9
  4047b0:	4302      	orrs	r2, r0
  4047b2:	4686      	mov	lr, r0
  4047b4:	d018      	beq.n	4047e8 <floor+0x60>
  4047b6:	a336      	add	r3, pc, #216	; (adr r3, 404890 <floor+0x108>)
  4047b8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4047bc:	f000 f904 	bl	4049c8 <__adddf3>
  4047c0:	2200      	movs	r2, #0
  4047c2:	2300      	movs	r3, #0
  4047c4:	f000 fd42 	bl	40524c <__aeabi_dcmpgt>
  4047c8:	b120      	cbz	r0, 4047d4 <floor+0x4c>
  4047ca:	2d00      	cmp	r5, #0
  4047cc:	db42      	blt.n	404854 <floor+0xcc>
  4047ce:	ea28 0509 	bic.w	r5, r8, r9
  4047d2:	2700      	movs	r7, #0
  4047d4:	463c      	mov	r4, r7
  4047d6:	4629      	mov	r1, r5
  4047d8:	4620      	mov	r0, r4
  4047da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4047de:	2e33      	cmp	r6, #51	; 0x33
  4047e0:	dd06      	ble.n	4047f0 <floor+0x68>
  4047e2:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
  4047e6:	d02f      	beq.n	404848 <floor+0xc0>
  4047e8:	4619      	mov	r1, r3
  4047ea:	4620      	mov	r0, r4
  4047ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4047f0:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
  4047f4:	f04f 39ff 	mov.w	r9, #4294967295
  4047f8:	fa29 f902 	lsr.w	r9, r9, r2
  4047fc:	ea10 0f09 	tst.w	r0, r9
  404800:	d0f2      	beq.n	4047e8 <floor+0x60>
  404802:	a323      	add	r3, pc, #140	; (adr r3, 404890 <floor+0x108>)
  404804:	e9d3 2300 	ldrd	r2, r3, [r3]
  404808:	f000 f8de 	bl	4049c8 <__adddf3>
  40480c:	2200      	movs	r2, #0
  40480e:	2300      	movs	r3, #0
  404810:	f000 fd1c 	bl	40524c <__aeabi_dcmpgt>
  404814:	2800      	cmp	r0, #0
  404816:	d0dd      	beq.n	4047d4 <floor+0x4c>
  404818:	2d00      	cmp	r5, #0
  40481a:	db21      	blt.n	404860 <floor+0xd8>
  40481c:	4645      	mov	r5, r8
  40481e:	ea27 0709 	bic.w	r7, r7, r9
  404822:	463c      	mov	r4, r7
  404824:	4629      	mov	r1, r5
  404826:	e7d7      	b.n	4047d8 <floor+0x50>
  404828:	a319      	add	r3, pc, #100	; (adr r3, 404890 <floor+0x108>)
  40482a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40482e:	f000 f8cb 	bl	4049c8 <__adddf3>
  404832:	2200      	movs	r2, #0
  404834:	2300      	movs	r3, #0
  404836:	f000 fd09 	bl	40524c <__aeabi_dcmpgt>
  40483a:	2800      	cmp	r0, #0
  40483c:	d0ca      	beq.n	4047d4 <floor+0x4c>
  40483e:	2d00      	cmp	r5, #0
  404840:	db19      	blt.n	404876 <floor+0xee>
  404842:	2700      	movs	r7, #0
  404844:	463d      	mov	r5, r7
  404846:	e7c5      	b.n	4047d4 <floor+0x4c>
  404848:	4602      	mov	r2, r0
  40484a:	460b      	mov	r3, r1
  40484c:	f000 f8bc 	bl	4049c8 <__adddf3>
  404850:	4604      	mov	r4, r0
  404852:	e7ca      	b.n	4047ea <floor+0x62>
  404854:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  404858:	fa43 f606 	asr.w	r6, r3, r6
  40485c:	44b0      	add	r8, r6
  40485e:	e7b6      	b.n	4047ce <floor+0x46>
  404860:	2e14      	cmp	r6, #20
  404862:	d010      	beq.n	404886 <floor+0xfe>
  404864:	2301      	movs	r3, #1
  404866:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
  40486a:	fa03 f606 	lsl.w	r6, r3, r6
  40486e:	1937      	adds	r7, r6, r4
  404870:	bf28      	it	cs
  404872:	4498      	addcs	r8, r3
  404874:	e7d2      	b.n	40481c <floor+0x94>
  404876:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
  40487a:	4b08      	ldr	r3, [pc, #32]	; (40489c <floor+0x114>)
  40487c:	4322      	orrs	r2, r4
  40487e:	bf18      	it	ne
  404880:	461d      	movne	r5, r3
  404882:	2700      	movs	r7, #0
  404884:	e7a6      	b.n	4047d4 <floor+0x4c>
  404886:	f105 0801 	add.w	r8, r5, #1
  40488a:	e7c7      	b.n	40481c <floor+0x94>
  40488c:	f3af 8000 	nop.w
  404890:	8800759c 	.word	0x8800759c
  404894:	7e37e43c 	.word	0x7e37e43c
  404898:	000fffff 	.word	0x000fffff
  40489c:	bff00000 	.word	0xbff00000

004048a0 <matherr>:
  4048a0:	2000      	movs	r0, #0
  4048a2:	4770      	bx	lr
  4048a4:	0000      	movs	r0, r0
	...

004048a8 <scalbn>:
  4048a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4048aa:	f3c1 560a 	ubfx	r6, r1, #20, #11
  4048ae:	4604      	mov	r4, r0
  4048b0:	460d      	mov	r5, r1
  4048b2:	460b      	mov	r3, r1
  4048b4:	4617      	mov	r7, r2
  4048b6:	bb0e      	cbnz	r6, 4048fc <scalbn+0x54>
  4048b8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  4048bc:	4303      	orrs	r3, r0
  4048be:	4686      	mov	lr, r0
  4048c0:	d025      	beq.n	40490e <scalbn+0x66>
  4048c2:	2200      	movs	r2, #0
  4048c4:	4b34      	ldr	r3, [pc, #208]	; (404998 <scalbn+0xf0>)
  4048c6:	f000 fa31 	bl	404d2c <__aeabi_dmul>
  4048ca:	4a34      	ldr	r2, [pc, #208]	; (40499c <scalbn+0xf4>)
  4048cc:	4297      	cmp	r7, r2
  4048ce:	4604      	mov	r4, r0
  4048d0:	460d      	mov	r5, r1
  4048d2:	460b      	mov	r3, r1
  4048d4:	db2a      	blt.n	40492c <scalbn+0x84>
  4048d6:	f3c1 560a 	ubfx	r6, r1, #20, #11
  4048da:	3e36      	subs	r6, #54	; 0x36
  4048dc:	443e      	add	r6, r7
  4048de:	f240 72fe 	movw	r2, #2046	; 0x7fe
  4048e2:	4296      	cmp	r6, r2
  4048e4:	dc28      	bgt.n	404938 <scalbn+0x90>
  4048e6:	2e00      	cmp	r6, #0
  4048e8:	dd12      	ble.n	404910 <scalbn+0x68>
  4048ea:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
  4048ee:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
  4048f2:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
  4048f6:	4620      	mov	r0, r4
  4048f8:	4629      	mov	r1, r5
  4048fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4048fc:	f240 72ff 	movw	r2, #2047	; 0x7ff
  404900:	4296      	cmp	r6, r2
  404902:	d1eb      	bne.n	4048dc <scalbn+0x34>
  404904:	4602      	mov	r2, r0
  404906:	460b      	mov	r3, r1
  404908:	f000 f85e 	bl	4049c8 <__adddf3>
  40490c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40490e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404910:	f116 0f35 	cmn.w	r6, #53	; 0x35
  404914:	da1d      	bge.n	404952 <scalbn+0xaa>
  404916:	f24c 3350 	movw	r3, #50000	; 0xc350
  40491a:	429f      	cmp	r7, r3
  40491c:	4622      	mov	r2, r4
  40491e:	462b      	mov	r3, r5
  404920:	dc25      	bgt.n	40496e <scalbn+0xc6>
  404922:	a119      	add	r1, pc, #100	; (adr r1, 404988 <scalbn+0xe0>)
  404924:	e9d1 0100 	ldrd	r0, r1, [r1]
  404928:	f000 f83c 	bl	4049a4 <copysign>
  40492c:	a316      	add	r3, pc, #88	; (adr r3, 404988 <scalbn+0xe0>)
  40492e:	e9d3 2300 	ldrd	r2, r3, [r3]
  404932:	f000 f9fb 	bl	404d2c <__aeabi_dmul>
  404936:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404938:	4622      	mov	r2, r4
  40493a:	462b      	mov	r3, r5
  40493c:	a114      	add	r1, pc, #80	; (adr r1, 404990 <scalbn+0xe8>)
  40493e:	e9d1 0100 	ldrd	r0, r1, [r1]
  404942:	f000 f82f 	bl	4049a4 <copysign>
  404946:	a312      	add	r3, pc, #72	; (adr r3, 404990 <scalbn+0xe8>)
  404948:	e9d3 2300 	ldrd	r2, r3, [r3]
  40494c:	f000 f9ee 	bl	404d2c <__aeabi_dmul>
  404950:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404952:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
  404956:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
  40495a:	3636      	adds	r6, #54	; 0x36
  40495c:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
  404960:	4620      	mov	r0, r4
  404962:	4629      	mov	r1, r5
  404964:	2200      	movs	r2, #0
  404966:	4b0e      	ldr	r3, [pc, #56]	; (4049a0 <scalbn+0xf8>)
  404968:	f000 f9e0 	bl	404d2c <__aeabi_dmul>
  40496c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40496e:	a108      	add	r1, pc, #32	; (adr r1, 404990 <scalbn+0xe8>)
  404970:	e9d1 0100 	ldrd	r0, r1, [r1]
  404974:	f000 f816 	bl	4049a4 <copysign>
  404978:	a305      	add	r3, pc, #20	; (adr r3, 404990 <scalbn+0xe8>)
  40497a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40497e:	f000 f9d5 	bl	404d2c <__aeabi_dmul>
  404982:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404984:	f3af 8000 	nop.w
  404988:	c2f8f359 	.word	0xc2f8f359
  40498c:	01a56e1f 	.word	0x01a56e1f
  404990:	8800759c 	.word	0x8800759c
  404994:	7e37e43c 	.word	0x7e37e43c
  404998:	43500000 	.word	0x43500000
  40499c:	ffff3cb0 	.word	0xffff3cb0
  4049a0:	3c900000 	.word	0x3c900000

004049a4 <copysign>:
  4049a4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
  4049a8:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
  4049ac:	ea42 0103 	orr.w	r1, r2, r3
  4049b0:	4770      	bx	lr
  4049b2:	bf00      	nop

004049b4 <arm_mat_init_f32>:
  4049b4:	8001      	strh	r1, [r0, #0]
  4049b6:	8042      	strh	r2, [r0, #2]
  4049b8:	6043      	str	r3, [r0, #4]
  4049ba:	4770      	bx	lr

004049bc <__aeabi_drsub>:
  4049bc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  4049c0:	e002      	b.n	4049c8 <__adddf3>
  4049c2:	bf00      	nop

004049c4 <__aeabi_dsub>:
  4049c4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

004049c8 <__adddf3>:
  4049c8:	b530      	push	{r4, r5, lr}
  4049ca:	ea4f 0441 	mov.w	r4, r1, lsl #1
  4049ce:	ea4f 0543 	mov.w	r5, r3, lsl #1
  4049d2:	ea94 0f05 	teq	r4, r5
  4049d6:	bf08      	it	eq
  4049d8:	ea90 0f02 	teqeq	r0, r2
  4049dc:	bf1f      	itttt	ne
  4049de:	ea54 0c00 	orrsne.w	ip, r4, r0
  4049e2:	ea55 0c02 	orrsne.w	ip, r5, r2
  4049e6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4049ea:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4049ee:	f000 80e2 	beq.w	404bb6 <__adddf3+0x1ee>
  4049f2:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4049f6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4049fa:	bfb8      	it	lt
  4049fc:	426d      	neglt	r5, r5
  4049fe:	dd0c      	ble.n	404a1a <__adddf3+0x52>
  404a00:	442c      	add	r4, r5
  404a02:	ea80 0202 	eor.w	r2, r0, r2
  404a06:	ea81 0303 	eor.w	r3, r1, r3
  404a0a:	ea82 0000 	eor.w	r0, r2, r0
  404a0e:	ea83 0101 	eor.w	r1, r3, r1
  404a12:	ea80 0202 	eor.w	r2, r0, r2
  404a16:	ea81 0303 	eor.w	r3, r1, r3
  404a1a:	2d36      	cmp	r5, #54	; 0x36
  404a1c:	bf88      	it	hi
  404a1e:	bd30      	pophi	{r4, r5, pc}
  404a20:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  404a24:	ea4f 3101 	mov.w	r1, r1, lsl #12
  404a28:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  404a2c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  404a30:	d002      	beq.n	404a38 <__adddf3+0x70>
  404a32:	4240      	negs	r0, r0
  404a34:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  404a38:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  404a3c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  404a40:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  404a44:	d002      	beq.n	404a4c <__adddf3+0x84>
  404a46:	4252      	negs	r2, r2
  404a48:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  404a4c:	ea94 0f05 	teq	r4, r5
  404a50:	f000 80a7 	beq.w	404ba2 <__adddf3+0x1da>
  404a54:	f1a4 0401 	sub.w	r4, r4, #1
  404a58:	f1d5 0e20 	rsbs	lr, r5, #32
  404a5c:	db0d      	blt.n	404a7a <__adddf3+0xb2>
  404a5e:	fa02 fc0e 	lsl.w	ip, r2, lr
  404a62:	fa22 f205 	lsr.w	r2, r2, r5
  404a66:	1880      	adds	r0, r0, r2
  404a68:	f141 0100 	adc.w	r1, r1, #0
  404a6c:	fa03 f20e 	lsl.w	r2, r3, lr
  404a70:	1880      	adds	r0, r0, r2
  404a72:	fa43 f305 	asr.w	r3, r3, r5
  404a76:	4159      	adcs	r1, r3
  404a78:	e00e      	b.n	404a98 <__adddf3+0xd0>
  404a7a:	f1a5 0520 	sub.w	r5, r5, #32
  404a7e:	f10e 0e20 	add.w	lr, lr, #32
  404a82:	2a01      	cmp	r2, #1
  404a84:	fa03 fc0e 	lsl.w	ip, r3, lr
  404a88:	bf28      	it	cs
  404a8a:	f04c 0c02 	orrcs.w	ip, ip, #2
  404a8e:	fa43 f305 	asr.w	r3, r3, r5
  404a92:	18c0      	adds	r0, r0, r3
  404a94:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  404a98:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  404a9c:	d507      	bpl.n	404aae <__adddf3+0xe6>
  404a9e:	f04f 0e00 	mov.w	lr, #0
  404aa2:	f1dc 0c00 	rsbs	ip, ip, #0
  404aa6:	eb7e 0000 	sbcs.w	r0, lr, r0
  404aaa:	eb6e 0101 	sbc.w	r1, lr, r1
  404aae:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  404ab2:	d31b      	bcc.n	404aec <__adddf3+0x124>
  404ab4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  404ab8:	d30c      	bcc.n	404ad4 <__adddf3+0x10c>
  404aba:	0849      	lsrs	r1, r1, #1
  404abc:	ea5f 0030 	movs.w	r0, r0, rrx
  404ac0:	ea4f 0c3c 	mov.w	ip, ip, rrx
  404ac4:	f104 0401 	add.w	r4, r4, #1
  404ac8:	ea4f 5244 	mov.w	r2, r4, lsl #21
  404acc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  404ad0:	f080 809a 	bcs.w	404c08 <__adddf3+0x240>
  404ad4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  404ad8:	bf08      	it	eq
  404ada:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  404ade:	f150 0000 	adcs.w	r0, r0, #0
  404ae2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  404ae6:	ea41 0105 	orr.w	r1, r1, r5
  404aea:	bd30      	pop	{r4, r5, pc}
  404aec:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  404af0:	4140      	adcs	r0, r0
  404af2:	eb41 0101 	adc.w	r1, r1, r1
  404af6:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  404afa:	f1a4 0401 	sub.w	r4, r4, #1
  404afe:	d1e9      	bne.n	404ad4 <__adddf3+0x10c>
  404b00:	f091 0f00 	teq	r1, #0
  404b04:	bf04      	itt	eq
  404b06:	4601      	moveq	r1, r0
  404b08:	2000      	moveq	r0, #0
  404b0a:	fab1 f381 	clz	r3, r1
  404b0e:	bf08      	it	eq
  404b10:	3320      	addeq	r3, #32
  404b12:	f1a3 030b 	sub.w	r3, r3, #11
  404b16:	f1b3 0220 	subs.w	r2, r3, #32
  404b1a:	da0c      	bge.n	404b36 <__adddf3+0x16e>
  404b1c:	320c      	adds	r2, #12
  404b1e:	dd08      	ble.n	404b32 <__adddf3+0x16a>
  404b20:	f102 0c14 	add.w	ip, r2, #20
  404b24:	f1c2 020c 	rsb	r2, r2, #12
  404b28:	fa01 f00c 	lsl.w	r0, r1, ip
  404b2c:	fa21 f102 	lsr.w	r1, r1, r2
  404b30:	e00c      	b.n	404b4c <__adddf3+0x184>
  404b32:	f102 0214 	add.w	r2, r2, #20
  404b36:	bfd8      	it	le
  404b38:	f1c2 0c20 	rsble	ip, r2, #32
  404b3c:	fa01 f102 	lsl.w	r1, r1, r2
  404b40:	fa20 fc0c 	lsr.w	ip, r0, ip
  404b44:	bfdc      	itt	le
  404b46:	ea41 010c 	orrle.w	r1, r1, ip
  404b4a:	4090      	lslle	r0, r2
  404b4c:	1ae4      	subs	r4, r4, r3
  404b4e:	bfa2      	ittt	ge
  404b50:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  404b54:	4329      	orrge	r1, r5
  404b56:	bd30      	popge	{r4, r5, pc}
  404b58:	ea6f 0404 	mvn.w	r4, r4
  404b5c:	3c1f      	subs	r4, #31
  404b5e:	da1c      	bge.n	404b9a <__adddf3+0x1d2>
  404b60:	340c      	adds	r4, #12
  404b62:	dc0e      	bgt.n	404b82 <__adddf3+0x1ba>
  404b64:	f104 0414 	add.w	r4, r4, #20
  404b68:	f1c4 0220 	rsb	r2, r4, #32
  404b6c:	fa20 f004 	lsr.w	r0, r0, r4
  404b70:	fa01 f302 	lsl.w	r3, r1, r2
  404b74:	ea40 0003 	orr.w	r0, r0, r3
  404b78:	fa21 f304 	lsr.w	r3, r1, r4
  404b7c:	ea45 0103 	orr.w	r1, r5, r3
  404b80:	bd30      	pop	{r4, r5, pc}
  404b82:	f1c4 040c 	rsb	r4, r4, #12
  404b86:	f1c4 0220 	rsb	r2, r4, #32
  404b8a:	fa20 f002 	lsr.w	r0, r0, r2
  404b8e:	fa01 f304 	lsl.w	r3, r1, r4
  404b92:	ea40 0003 	orr.w	r0, r0, r3
  404b96:	4629      	mov	r1, r5
  404b98:	bd30      	pop	{r4, r5, pc}
  404b9a:	fa21 f004 	lsr.w	r0, r1, r4
  404b9e:	4629      	mov	r1, r5
  404ba0:	bd30      	pop	{r4, r5, pc}
  404ba2:	f094 0f00 	teq	r4, #0
  404ba6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  404baa:	bf06      	itte	eq
  404bac:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  404bb0:	3401      	addeq	r4, #1
  404bb2:	3d01      	subne	r5, #1
  404bb4:	e74e      	b.n	404a54 <__adddf3+0x8c>
  404bb6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  404bba:	bf18      	it	ne
  404bbc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  404bc0:	d029      	beq.n	404c16 <__adddf3+0x24e>
  404bc2:	ea94 0f05 	teq	r4, r5
  404bc6:	bf08      	it	eq
  404bc8:	ea90 0f02 	teqeq	r0, r2
  404bcc:	d005      	beq.n	404bda <__adddf3+0x212>
  404bce:	ea54 0c00 	orrs.w	ip, r4, r0
  404bd2:	bf04      	itt	eq
  404bd4:	4619      	moveq	r1, r3
  404bd6:	4610      	moveq	r0, r2
  404bd8:	bd30      	pop	{r4, r5, pc}
  404bda:	ea91 0f03 	teq	r1, r3
  404bde:	bf1e      	ittt	ne
  404be0:	2100      	movne	r1, #0
  404be2:	2000      	movne	r0, #0
  404be4:	bd30      	popne	{r4, r5, pc}
  404be6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  404bea:	d105      	bne.n	404bf8 <__adddf3+0x230>
  404bec:	0040      	lsls	r0, r0, #1
  404bee:	4149      	adcs	r1, r1
  404bf0:	bf28      	it	cs
  404bf2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  404bf6:	bd30      	pop	{r4, r5, pc}
  404bf8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  404bfc:	bf3c      	itt	cc
  404bfe:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  404c02:	bd30      	popcc	{r4, r5, pc}
  404c04:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  404c08:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  404c0c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  404c10:	f04f 0000 	mov.w	r0, #0
  404c14:	bd30      	pop	{r4, r5, pc}
  404c16:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  404c1a:	bf1a      	itte	ne
  404c1c:	4619      	movne	r1, r3
  404c1e:	4610      	movne	r0, r2
  404c20:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  404c24:	bf1c      	itt	ne
  404c26:	460b      	movne	r3, r1
  404c28:	4602      	movne	r2, r0
  404c2a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  404c2e:	bf06      	itte	eq
  404c30:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  404c34:	ea91 0f03 	teqeq	r1, r3
  404c38:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  404c3c:	bd30      	pop	{r4, r5, pc}
  404c3e:	bf00      	nop

00404c40 <__aeabi_ui2d>:
  404c40:	f090 0f00 	teq	r0, #0
  404c44:	bf04      	itt	eq
  404c46:	2100      	moveq	r1, #0
  404c48:	4770      	bxeq	lr
  404c4a:	b530      	push	{r4, r5, lr}
  404c4c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  404c50:	f104 0432 	add.w	r4, r4, #50	; 0x32
  404c54:	f04f 0500 	mov.w	r5, #0
  404c58:	f04f 0100 	mov.w	r1, #0
  404c5c:	e750      	b.n	404b00 <__adddf3+0x138>
  404c5e:	bf00      	nop

00404c60 <__aeabi_i2d>:
  404c60:	f090 0f00 	teq	r0, #0
  404c64:	bf04      	itt	eq
  404c66:	2100      	moveq	r1, #0
  404c68:	4770      	bxeq	lr
  404c6a:	b530      	push	{r4, r5, lr}
  404c6c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  404c70:	f104 0432 	add.w	r4, r4, #50	; 0x32
  404c74:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  404c78:	bf48      	it	mi
  404c7a:	4240      	negmi	r0, r0
  404c7c:	f04f 0100 	mov.w	r1, #0
  404c80:	e73e      	b.n	404b00 <__adddf3+0x138>
  404c82:	bf00      	nop

00404c84 <__aeabi_f2d>:
  404c84:	0042      	lsls	r2, r0, #1
  404c86:	ea4f 01e2 	mov.w	r1, r2, asr #3
  404c8a:	ea4f 0131 	mov.w	r1, r1, rrx
  404c8e:	ea4f 7002 	mov.w	r0, r2, lsl #28
  404c92:	bf1f      	itttt	ne
  404c94:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  404c98:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  404c9c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  404ca0:	4770      	bxne	lr
  404ca2:	f092 0f00 	teq	r2, #0
  404ca6:	bf14      	ite	ne
  404ca8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  404cac:	4770      	bxeq	lr
  404cae:	b530      	push	{r4, r5, lr}
  404cb0:	f44f 7460 	mov.w	r4, #896	; 0x380
  404cb4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  404cb8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  404cbc:	e720      	b.n	404b00 <__adddf3+0x138>
  404cbe:	bf00      	nop

00404cc0 <__aeabi_ul2d>:
  404cc0:	ea50 0201 	orrs.w	r2, r0, r1
  404cc4:	bf08      	it	eq
  404cc6:	4770      	bxeq	lr
  404cc8:	b530      	push	{r4, r5, lr}
  404cca:	f04f 0500 	mov.w	r5, #0
  404cce:	e00a      	b.n	404ce6 <__aeabi_l2d+0x16>

00404cd0 <__aeabi_l2d>:
  404cd0:	ea50 0201 	orrs.w	r2, r0, r1
  404cd4:	bf08      	it	eq
  404cd6:	4770      	bxeq	lr
  404cd8:	b530      	push	{r4, r5, lr}
  404cda:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  404cde:	d502      	bpl.n	404ce6 <__aeabi_l2d+0x16>
  404ce0:	4240      	negs	r0, r0
  404ce2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  404ce6:	f44f 6480 	mov.w	r4, #1024	; 0x400
  404cea:	f104 0432 	add.w	r4, r4, #50	; 0x32
  404cee:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  404cf2:	f43f aedc 	beq.w	404aae <__adddf3+0xe6>
  404cf6:	f04f 0203 	mov.w	r2, #3
  404cfa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  404cfe:	bf18      	it	ne
  404d00:	3203      	addne	r2, #3
  404d02:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  404d06:	bf18      	it	ne
  404d08:	3203      	addne	r2, #3
  404d0a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  404d0e:	f1c2 0320 	rsb	r3, r2, #32
  404d12:	fa00 fc03 	lsl.w	ip, r0, r3
  404d16:	fa20 f002 	lsr.w	r0, r0, r2
  404d1a:	fa01 fe03 	lsl.w	lr, r1, r3
  404d1e:	ea40 000e 	orr.w	r0, r0, lr
  404d22:	fa21 f102 	lsr.w	r1, r1, r2
  404d26:	4414      	add	r4, r2
  404d28:	e6c1      	b.n	404aae <__adddf3+0xe6>
  404d2a:	bf00      	nop

00404d2c <__aeabi_dmul>:
  404d2c:	b570      	push	{r4, r5, r6, lr}
  404d2e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  404d32:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  404d36:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  404d3a:	bf1d      	ittte	ne
  404d3c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  404d40:	ea94 0f0c 	teqne	r4, ip
  404d44:	ea95 0f0c 	teqne	r5, ip
  404d48:	f000 f8de 	bleq	404f08 <__aeabi_dmul+0x1dc>
  404d4c:	442c      	add	r4, r5
  404d4e:	ea81 0603 	eor.w	r6, r1, r3
  404d52:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  404d56:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  404d5a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  404d5e:	bf18      	it	ne
  404d60:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  404d64:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  404d68:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  404d6c:	d038      	beq.n	404de0 <__aeabi_dmul+0xb4>
  404d6e:	fba0 ce02 	umull	ip, lr, r0, r2
  404d72:	f04f 0500 	mov.w	r5, #0
  404d76:	fbe1 e502 	umlal	lr, r5, r1, r2
  404d7a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  404d7e:	fbe0 e503 	umlal	lr, r5, r0, r3
  404d82:	f04f 0600 	mov.w	r6, #0
  404d86:	fbe1 5603 	umlal	r5, r6, r1, r3
  404d8a:	f09c 0f00 	teq	ip, #0
  404d8e:	bf18      	it	ne
  404d90:	f04e 0e01 	orrne.w	lr, lr, #1
  404d94:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  404d98:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  404d9c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  404da0:	d204      	bcs.n	404dac <__aeabi_dmul+0x80>
  404da2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  404da6:	416d      	adcs	r5, r5
  404da8:	eb46 0606 	adc.w	r6, r6, r6
  404dac:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  404db0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  404db4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  404db8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  404dbc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  404dc0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  404dc4:	bf88      	it	hi
  404dc6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  404dca:	d81e      	bhi.n	404e0a <__aeabi_dmul+0xde>
  404dcc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  404dd0:	bf08      	it	eq
  404dd2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  404dd6:	f150 0000 	adcs.w	r0, r0, #0
  404dda:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  404dde:	bd70      	pop	{r4, r5, r6, pc}
  404de0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  404de4:	ea46 0101 	orr.w	r1, r6, r1
  404de8:	ea40 0002 	orr.w	r0, r0, r2
  404dec:	ea81 0103 	eor.w	r1, r1, r3
  404df0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  404df4:	bfc2      	ittt	gt
  404df6:	ebd4 050c 	rsbsgt	r5, r4, ip
  404dfa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  404dfe:	bd70      	popgt	{r4, r5, r6, pc}
  404e00:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  404e04:	f04f 0e00 	mov.w	lr, #0
  404e08:	3c01      	subs	r4, #1
  404e0a:	f300 80ab 	bgt.w	404f64 <__aeabi_dmul+0x238>
  404e0e:	f114 0f36 	cmn.w	r4, #54	; 0x36
  404e12:	bfde      	ittt	le
  404e14:	2000      	movle	r0, #0
  404e16:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  404e1a:	bd70      	pople	{r4, r5, r6, pc}
  404e1c:	f1c4 0400 	rsb	r4, r4, #0
  404e20:	3c20      	subs	r4, #32
  404e22:	da35      	bge.n	404e90 <__aeabi_dmul+0x164>
  404e24:	340c      	adds	r4, #12
  404e26:	dc1b      	bgt.n	404e60 <__aeabi_dmul+0x134>
  404e28:	f104 0414 	add.w	r4, r4, #20
  404e2c:	f1c4 0520 	rsb	r5, r4, #32
  404e30:	fa00 f305 	lsl.w	r3, r0, r5
  404e34:	fa20 f004 	lsr.w	r0, r0, r4
  404e38:	fa01 f205 	lsl.w	r2, r1, r5
  404e3c:	ea40 0002 	orr.w	r0, r0, r2
  404e40:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  404e44:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  404e48:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  404e4c:	fa21 f604 	lsr.w	r6, r1, r4
  404e50:	eb42 0106 	adc.w	r1, r2, r6
  404e54:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  404e58:	bf08      	it	eq
  404e5a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  404e5e:	bd70      	pop	{r4, r5, r6, pc}
  404e60:	f1c4 040c 	rsb	r4, r4, #12
  404e64:	f1c4 0520 	rsb	r5, r4, #32
  404e68:	fa00 f304 	lsl.w	r3, r0, r4
  404e6c:	fa20 f005 	lsr.w	r0, r0, r5
  404e70:	fa01 f204 	lsl.w	r2, r1, r4
  404e74:	ea40 0002 	orr.w	r0, r0, r2
  404e78:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404e7c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  404e80:	f141 0100 	adc.w	r1, r1, #0
  404e84:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  404e88:	bf08      	it	eq
  404e8a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  404e8e:	bd70      	pop	{r4, r5, r6, pc}
  404e90:	f1c4 0520 	rsb	r5, r4, #32
  404e94:	fa00 f205 	lsl.w	r2, r0, r5
  404e98:	ea4e 0e02 	orr.w	lr, lr, r2
  404e9c:	fa20 f304 	lsr.w	r3, r0, r4
  404ea0:	fa01 f205 	lsl.w	r2, r1, r5
  404ea4:	ea43 0302 	orr.w	r3, r3, r2
  404ea8:	fa21 f004 	lsr.w	r0, r1, r4
  404eac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404eb0:	fa21 f204 	lsr.w	r2, r1, r4
  404eb4:	ea20 0002 	bic.w	r0, r0, r2
  404eb8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  404ebc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  404ec0:	bf08      	it	eq
  404ec2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  404ec6:	bd70      	pop	{r4, r5, r6, pc}
  404ec8:	f094 0f00 	teq	r4, #0
  404ecc:	d10f      	bne.n	404eee <__aeabi_dmul+0x1c2>
  404ece:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  404ed2:	0040      	lsls	r0, r0, #1
  404ed4:	eb41 0101 	adc.w	r1, r1, r1
  404ed8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  404edc:	bf08      	it	eq
  404ede:	3c01      	subeq	r4, #1
  404ee0:	d0f7      	beq.n	404ed2 <__aeabi_dmul+0x1a6>
  404ee2:	ea41 0106 	orr.w	r1, r1, r6
  404ee6:	f095 0f00 	teq	r5, #0
  404eea:	bf18      	it	ne
  404eec:	4770      	bxne	lr
  404eee:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  404ef2:	0052      	lsls	r2, r2, #1
  404ef4:	eb43 0303 	adc.w	r3, r3, r3
  404ef8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  404efc:	bf08      	it	eq
  404efe:	3d01      	subeq	r5, #1
  404f00:	d0f7      	beq.n	404ef2 <__aeabi_dmul+0x1c6>
  404f02:	ea43 0306 	orr.w	r3, r3, r6
  404f06:	4770      	bx	lr
  404f08:	ea94 0f0c 	teq	r4, ip
  404f0c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  404f10:	bf18      	it	ne
  404f12:	ea95 0f0c 	teqne	r5, ip
  404f16:	d00c      	beq.n	404f32 <__aeabi_dmul+0x206>
  404f18:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  404f1c:	bf18      	it	ne
  404f1e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  404f22:	d1d1      	bne.n	404ec8 <__aeabi_dmul+0x19c>
  404f24:	ea81 0103 	eor.w	r1, r1, r3
  404f28:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404f2c:	f04f 0000 	mov.w	r0, #0
  404f30:	bd70      	pop	{r4, r5, r6, pc}
  404f32:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  404f36:	bf06      	itte	eq
  404f38:	4610      	moveq	r0, r2
  404f3a:	4619      	moveq	r1, r3
  404f3c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  404f40:	d019      	beq.n	404f76 <__aeabi_dmul+0x24a>
  404f42:	ea94 0f0c 	teq	r4, ip
  404f46:	d102      	bne.n	404f4e <__aeabi_dmul+0x222>
  404f48:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  404f4c:	d113      	bne.n	404f76 <__aeabi_dmul+0x24a>
  404f4e:	ea95 0f0c 	teq	r5, ip
  404f52:	d105      	bne.n	404f60 <__aeabi_dmul+0x234>
  404f54:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  404f58:	bf1c      	itt	ne
  404f5a:	4610      	movne	r0, r2
  404f5c:	4619      	movne	r1, r3
  404f5e:	d10a      	bne.n	404f76 <__aeabi_dmul+0x24a>
  404f60:	ea81 0103 	eor.w	r1, r1, r3
  404f64:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404f68:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  404f6c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  404f70:	f04f 0000 	mov.w	r0, #0
  404f74:	bd70      	pop	{r4, r5, r6, pc}
  404f76:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  404f7a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  404f7e:	bd70      	pop	{r4, r5, r6, pc}

00404f80 <__aeabi_ddiv>:
  404f80:	b570      	push	{r4, r5, r6, lr}
  404f82:	f04f 0cff 	mov.w	ip, #255	; 0xff
  404f86:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  404f8a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  404f8e:	bf1d      	ittte	ne
  404f90:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  404f94:	ea94 0f0c 	teqne	r4, ip
  404f98:	ea95 0f0c 	teqne	r5, ip
  404f9c:	f000 f8a7 	bleq	4050ee <__aeabi_ddiv+0x16e>
  404fa0:	eba4 0405 	sub.w	r4, r4, r5
  404fa4:	ea81 0e03 	eor.w	lr, r1, r3
  404fa8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  404fac:	ea4f 3101 	mov.w	r1, r1, lsl #12
  404fb0:	f000 8088 	beq.w	4050c4 <__aeabi_ddiv+0x144>
  404fb4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  404fb8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  404fbc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  404fc0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  404fc4:	ea4f 2202 	mov.w	r2, r2, lsl #8
  404fc8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  404fcc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  404fd0:	ea4f 2600 	mov.w	r6, r0, lsl #8
  404fd4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  404fd8:	429d      	cmp	r5, r3
  404fda:	bf08      	it	eq
  404fdc:	4296      	cmpeq	r6, r2
  404fde:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  404fe2:	f504 7440 	add.w	r4, r4, #768	; 0x300
  404fe6:	d202      	bcs.n	404fee <__aeabi_ddiv+0x6e>
  404fe8:	085b      	lsrs	r3, r3, #1
  404fea:	ea4f 0232 	mov.w	r2, r2, rrx
  404fee:	1ab6      	subs	r6, r6, r2
  404ff0:	eb65 0503 	sbc.w	r5, r5, r3
  404ff4:	085b      	lsrs	r3, r3, #1
  404ff6:	ea4f 0232 	mov.w	r2, r2, rrx
  404ffa:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  404ffe:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  405002:	ebb6 0e02 	subs.w	lr, r6, r2
  405006:	eb75 0e03 	sbcs.w	lr, r5, r3
  40500a:	bf22      	ittt	cs
  40500c:	1ab6      	subcs	r6, r6, r2
  40500e:	4675      	movcs	r5, lr
  405010:	ea40 000c 	orrcs.w	r0, r0, ip
  405014:	085b      	lsrs	r3, r3, #1
  405016:	ea4f 0232 	mov.w	r2, r2, rrx
  40501a:	ebb6 0e02 	subs.w	lr, r6, r2
  40501e:	eb75 0e03 	sbcs.w	lr, r5, r3
  405022:	bf22      	ittt	cs
  405024:	1ab6      	subcs	r6, r6, r2
  405026:	4675      	movcs	r5, lr
  405028:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  40502c:	085b      	lsrs	r3, r3, #1
  40502e:	ea4f 0232 	mov.w	r2, r2, rrx
  405032:	ebb6 0e02 	subs.w	lr, r6, r2
  405036:	eb75 0e03 	sbcs.w	lr, r5, r3
  40503a:	bf22      	ittt	cs
  40503c:	1ab6      	subcs	r6, r6, r2
  40503e:	4675      	movcs	r5, lr
  405040:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  405044:	085b      	lsrs	r3, r3, #1
  405046:	ea4f 0232 	mov.w	r2, r2, rrx
  40504a:	ebb6 0e02 	subs.w	lr, r6, r2
  40504e:	eb75 0e03 	sbcs.w	lr, r5, r3
  405052:	bf22      	ittt	cs
  405054:	1ab6      	subcs	r6, r6, r2
  405056:	4675      	movcs	r5, lr
  405058:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40505c:	ea55 0e06 	orrs.w	lr, r5, r6
  405060:	d018      	beq.n	405094 <__aeabi_ddiv+0x114>
  405062:	ea4f 1505 	mov.w	r5, r5, lsl #4
  405066:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40506a:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40506e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  405072:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  405076:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40507a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40507e:	d1c0      	bne.n	405002 <__aeabi_ddiv+0x82>
  405080:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405084:	d10b      	bne.n	40509e <__aeabi_ddiv+0x11e>
  405086:	ea41 0100 	orr.w	r1, r1, r0
  40508a:	f04f 0000 	mov.w	r0, #0
  40508e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  405092:	e7b6      	b.n	405002 <__aeabi_ddiv+0x82>
  405094:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405098:	bf04      	itt	eq
  40509a:	4301      	orreq	r1, r0
  40509c:	2000      	moveq	r0, #0
  40509e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4050a2:	bf88      	it	hi
  4050a4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4050a8:	f63f aeaf 	bhi.w	404e0a <__aeabi_dmul+0xde>
  4050ac:	ebb5 0c03 	subs.w	ip, r5, r3
  4050b0:	bf04      	itt	eq
  4050b2:	ebb6 0c02 	subseq.w	ip, r6, r2
  4050b6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4050ba:	f150 0000 	adcs.w	r0, r0, #0
  4050be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4050c2:	bd70      	pop	{r4, r5, r6, pc}
  4050c4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4050c8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4050cc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4050d0:	bfc2      	ittt	gt
  4050d2:	ebd4 050c 	rsbsgt	r5, r4, ip
  4050d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4050da:	bd70      	popgt	{r4, r5, r6, pc}
  4050dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4050e0:	f04f 0e00 	mov.w	lr, #0
  4050e4:	3c01      	subs	r4, #1
  4050e6:	e690      	b.n	404e0a <__aeabi_dmul+0xde>
  4050e8:	ea45 0e06 	orr.w	lr, r5, r6
  4050ec:	e68d      	b.n	404e0a <__aeabi_dmul+0xde>
  4050ee:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4050f2:	ea94 0f0c 	teq	r4, ip
  4050f6:	bf08      	it	eq
  4050f8:	ea95 0f0c 	teqeq	r5, ip
  4050fc:	f43f af3b 	beq.w	404f76 <__aeabi_dmul+0x24a>
  405100:	ea94 0f0c 	teq	r4, ip
  405104:	d10a      	bne.n	40511c <__aeabi_ddiv+0x19c>
  405106:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40510a:	f47f af34 	bne.w	404f76 <__aeabi_dmul+0x24a>
  40510e:	ea95 0f0c 	teq	r5, ip
  405112:	f47f af25 	bne.w	404f60 <__aeabi_dmul+0x234>
  405116:	4610      	mov	r0, r2
  405118:	4619      	mov	r1, r3
  40511a:	e72c      	b.n	404f76 <__aeabi_dmul+0x24a>
  40511c:	ea95 0f0c 	teq	r5, ip
  405120:	d106      	bne.n	405130 <__aeabi_ddiv+0x1b0>
  405122:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  405126:	f43f aefd 	beq.w	404f24 <__aeabi_dmul+0x1f8>
  40512a:	4610      	mov	r0, r2
  40512c:	4619      	mov	r1, r3
  40512e:	e722      	b.n	404f76 <__aeabi_dmul+0x24a>
  405130:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405134:	bf18      	it	ne
  405136:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40513a:	f47f aec5 	bne.w	404ec8 <__aeabi_dmul+0x19c>
  40513e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  405142:	f47f af0d 	bne.w	404f60 <__aeabi_dmul+0x234>
  405146:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40514a:	f47f aeeb 	bne.w	404f24 <__aeabi_dmul+0x1f8>
  40514e:	e712      	b.n	404f76 <__aeabi_dmul+0x24a>

00405150 <__gedf2>:
  405150:	f04f 3cff 	mov.w	ip, #4294967295
  405154:	e006      	b.n	405164 <__cmpdf2+0x4>
  405156:	bf00      	nop

00405158 <__ledf2>:
  405158:	f04f 0c01 	mov.w	ip, #1
  40515c:	e002      	b.n	405164 <__cmpdf2+0x4>
  40515e:	bf00      	nop

00405160 <__cmpdf2>:
  405160:	f04f 0c01 	mov.w	ip, #1
  405164:	f84d cd04 	str.w	ip, [sp, #-4]!
  405168:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40516c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405170:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405174:	bf18      	it	ne
  405176:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40517a:	d01b      	beq.n	4051b4 <__cmpdf2+0x54>
  40517c:	b001      	add	sp, #4
  40517e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  405182:	bf0c      	ite	eq
  405184:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  405188:	ea91 0f03 	teqne	r1, r3
  40518c:	bf02      	ittt	eq
  40518e:	ea90 0f02 	teqeq	r0, r2
  405192:	2000      	moveq	r0, #0
  405194:	4770      	bxeq	lr
  405196:	f110 0f00 	cmn.w	r0, #0
  40519a:	ea91 0f03 	teq	r1, r3
  40519e:	bf58      	it	pl
  4051a0:	4299      	cmppl	r1, r3
  4051a2:	bf08      	it	eq
  4051a4:	4290      	cmpeq	r0, r2
  4051a6:	bf2c      	ite	cs
  4051a8:	17d8      	asrcs	r0, r3, #31
  4051aa:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  4051ae:	f040 0001 	orr.w	r0, r0, #1
  4051b2:	4770      	bx	lr
  4051b4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4051b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4051bc:	d102      	bne.n	4051c4 <__cmpdf2+0x64>
  4051be:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4051c2:	d107      	bne.n	4051d4 <__cmpdf2+0x74>
  4051c4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4051c8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4051cc:	d1d6      	bne.n	40517c <__cmpdf2+0x1c>
  4051ce:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4051d2:	d0d3      	beq.n	40517c <__cmpdf2+0x1c>
  4051d4:	f85d 0b04 	ldr.w	r0, [sp], #4
  4051d8:	4770      	bx	lr
  4051da:	bf00      	nop

004051dc <__aeabi_cdrcmple>:
  4051dc:	4684      	mov	ip, r0
  4051de:	4610      	mov	r0, r2
  4051e0:	4662      	mov	r2, ip
  4051e2:	468c      	mov	ip, r1
  4051e4:	4619      	mov	r1, r3
  4051e6:	4663      	mov	r3, ip
  4051e8:	e000      	b.n	4051ec <__aeabi_cdcmpeq>
  4051ea:	bf00      	nop

004051ec <__aeabi_cdcmpeq>:
  4051ec:	b501      	push	{r0, lr}
  4051ee:	f7ff ffb7 	bl	405160 <__cmpdf2>
  4051f2:	2800      	cmp	r0, #0
  4051f4:	bf48      	it	mi
  4051f6:	f110 0f00 	cmnmi.w	r0, #0
  4051fa:	bd01      	pop	{r0, pc}

004051fc <__aeabi_dcmpeq>:
  4051fc:	f84d ed08 	str.w	lr, [sp, #-8]!
  405200:	f7ff fff4 	bl	4051ec <__aeabi_cdcmpeq>
  405204:	bf0c      	ite	eq
  405206:	2001      	moveq	r0, #1
  405208:	2000      	movne	r0, #0
  40520a:	f85d fb08 	ldr.w	pc, [sp], #8
  40520e:	bf00      	nop

00405210 <__aeabi_dcmplt>:
  405210:	f84d ed08 	str.w	lr, [sp, #-8]!
  405214:	f7ff ffea 	bl	4051ec <__aeabi_cdcmpeq>
  405218:	bf34      	ite	cc
  40521a:	2001      	movcc	r0, #1
  40521c:	2000      	movcs	r0, #0
  40521e:	f85d fb08 	ldr.w	pc, [sp], #8
  405222:	bf00      	nop

00405224 <__aeabi_dcmple>:
  405224:	f84d ed08 	str.w	lr, [sp, #-8]!
  405228:	f7ff ffe0 	bl	4051ec <__aeabi_cdcmpeq>
  40522c:	bf94      	ite	ls
  40522e:	2001      	movls	r0, #1
  405230:	2000      	movhi	r0, #0
  405232:	f85d fb08 	ldr.w	pc, [sp], #8
  405236:	bf00      	nop

00405238 <__aeabi_dcmpge>:
  405238:	f84d ed08 	str.w	lr, [sp, #-8]!
  40523c:	f7ff ffce 	bl	4051dc <__aeabi_cdrcmple>
  405240:	bf94      	ite	ls
  405242:	2001      	movls	r0, #1
  405244:	2000      	movhi	r0, #0
  405246:	f85d fb08 	ldr.w	pc, [sp], #8
  40524a:	bf00      	nop

0040524c <__aeabi_dcmpgt>:
  40524c:	f84d ed08 	str.w	lr, [sp, #-8]!
  405250:	f7ff ffc4 	bl	4051dc <__aeabi_cdrcmple>
  405254:	bf34      	ite	cc
  405256:	2001      	movcc	r0, #1
  405258:	2000      	movcs	r0, #0
  40525a:	f85d fb08 	ldr.w	pc, [sp], #8
  40525e:	bf00      	nop

00405260 <__aeabi_dcmpun>:
  405260:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405264:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405268:	d102      	bne.n	405270 <__aeabi_dcmpun+0x10>
  40526a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40526e:	d10a      	bne.n	405286 <__aeabi_dcmpun+0x26>
  405270:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405274:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405278:	d102      	bne.n	405280 <__aeabi_dcmpun+0x20>
  40527a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40527e:	d102      	bne.n	405286 <__aeabi_dcmpun+0x26>
  405280:	f04f 0000 	mov.w	r0, #0
  405284:	4770      	bx	lr
  405286:	f04f 0001 	mov.w	r0, #1
  40528a:	4770      	bx	lr

0040528c <__aeabi_d2iz>:
  40528c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  405290:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  405294:	d215      	bcs.n	4052c2 <__aeabi_d2iz+0x36>
  405296:	d511      	bpl.n	4052bc <__aeabi_d2iz+0x30>
  405298:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40529c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4052a0:	d912      	bls.n	4052c8 <__aeabi_d2iz+0x3c>
  4052a2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4052a6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4052aa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  4052ae:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4052b2:	fa23 f002 	lsr.w	r0, r3, r2
  4052b6:	bf18      	it	ne
  4052b8:	4240      	negne	r0, r0
  4052ba:	4770      	bx	lr
  4052bc:	f04f 0000 	mov.w	r0, #0
  4052c0:	4770      	bx	lr
  4052c2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4052c6:	d105      	bne.n	4052d4 <__aeabi_d2iz+0x48>
  4052c8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  4052cc:	bf08      	it	eq
  4052ce:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4052d2:	4770      	bx	lr
  4052d4:	f04f 0000 	mov.w	r0, #0
  4052d8:	4770      	bx	lr
  4052da:	bf00      	nop

004052dc <__aeabi_d2f>:
  4052dc:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4052e0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  4052e4:	bf24      	itt	cs
  4052e6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  4052ea:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  4052ee:	d90d      	bls.n	40530c <__aeabi_d2f+0x30>
  4052f0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  4052f4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  4052f8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  4052fc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  405300:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  405304:	bf08      	it	eq
  405306:	f020 0001 	biceq.w	r0, r0, #1
  40530a:	4770      	bx	lr
  40530c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  405310:	d121      	bne.n	405356 <__aeabi_d2f+0x7a>
  405312:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  405316:	bfbc      	itt	lt
  405318:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  40531c:	4770      	bxlt	lr
  40531e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405322:	ea4f 5252 	mov.w	r2, r2, lsr #21
  405326:	f1c2 0218 	rsb	r2, r2, #24
  40532a:	f1c2 0c20 	rsb	ip, r2, #32
  40532e:	fa10 f30c 	lsls.w	r3, r0, ip
  405332:	fa20 f002 	lsr.w	r0, r0, r2
  405336:	bf18      	it	ne
  405338:	f040 0001 	orrne.w	r0, r0, #1
  40533c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  405340:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  405344:	fa03 fc0c 	lsl.w	ip, r3, ip
  405348:	ea40 000c 	orr.w	r0, r0, ip
  40534c:	fa23 f302 	lsr.w	r3, r3, r2
  405350:	ea4f 0343 	mov.w	r3, r3, lsl #1
  405354:	e7cc      	b.n	4052f0 <__aeabi_d2f+0x14>
  405356:	ea7f 5362 	mvns.w	r3, r2, asr #21
  40535a:	d107      	bne.n	40536c <__aeabi_d2f+0x90>
  40535c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  405360:	bf1e      	ittt	ne
  405362:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  405366:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  40536a:	4770      	bxne	lr
  40536c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  405370:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  405374:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  405378:	4770      	bx	lr
  40537a:	bf00      	nop

0040537c <__errno>:
  40537c:	4b01      	ldr	r3, [pc, #4]	; (405384 <__errno+0x8>)
  40537e:	6818      	ldr	r0, [r3, #0]
  405380:	4770      	bx	lr
  405382:	bf00      	nop
  405384:	2040004c 	.word	0x2040004c

00405388 <__libc_init_array>:
  405388:	b570      	push	{r4, r5, r6, lr}
  40538a:	4e0d      	ldr	r6, [pc, #52]	; (4053c0 <__libc_init_array+0x38>)
  40538c:	4c0d      	ldr	r4, [pc, #52]	; (4053c4 <__libc_init_array+0x3c>)
  40538e:	1ba4      	subs	r4, r4, r6
  405390:	10a4      	asrs	r4, r4, #2
  405392:	2500      	movs	r5, #0
  405394:	42a5      	cmp	r5, r4
  405396:	d109      	bne.n	4053ac <__libc_init_array+0x24>
  405398:	4e0b      	ldr	r6, [pc, #44]	; (4053c8 <__libc_init_array+0x40>)
  40539a:	4c0c      	ldr	r4, [pc, #48]	; (4053cc <__libc_init_array+0x44>)
  40539c:	f003 f8cc 	bl	408538 <_init>
  4053a0:	1ba4      	subs	r4, r4, r6
  4053a2:	10a4      	asrs	r4, r4, #2
  4053a4:	2500      	movs	r5, #0
  4053a6:	42a5      	cmp	r5, r4
  4053a8:	d105      	bne.n	4053b6 <__libc_init_array+0x2e>
  4053aa:	bd70      	pop	{r4, r5, r6, pc}
  4053ac:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
  4053b0:	4798      	blx	r3
  4053b2:	3501      	adds	r5, #1
  4053b4:	e7ee      	b.n	405394 <__libc_init_array+0xc>
  4053b6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
  4053ba:	4798      	blx	r3
  4053bc:	3501      	adds	r5, #1
  4053be:	e7f2      	b.n	4053a6 <__libc_init_array+0x1e>
  4053c0:	00408544 	.word	0x00408544
  4053c4:	00408544 	.word	0x00408544
  4053c8:	00408544 	.word	0x00408544
  4053cc:	00408548 	.word	0x00408548

004053d0 <memcpy>:
  4053d0:	b510      	push	{r4, lr}
  4053d2:	1e43      	subs	r3, r0, #1
  4053d4:	440a      	add	r2, r1
  4053d6:	4291      	cmp	r1, r2
  4053d8:	d100      	bne.n	4053dc <memcpy+0xc>
  4053da:	bd10      	pop	{r4, pc}
  4053dc:	f811 4b01 	ldrb.w	r4, [r1], #1
  4053e0:	f803 4f01 	strb.w	r4, [r3, #1]!
  4053e4:	e7f7      	b.n	4053d6 <memcpy+0x6>

004053e6 <memset>:
  4053e6:	4402      	add	r2, r0
  4053e8:	4603      	mov	r3, r0
  4053ea:	4293      	cmp	r3, r2
  4053ec:	d100      	bne.n	4053f0 <memset+0xa>
  4053ee:	4770      	bx	lr
  4053f0:	f803 1b01 	strb.w	r1, [r3], #1
  4053f4:	e7f9      	b.n	4053ea <memset+0x4>

004053f6 <__cvt>:
  4053f6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4053fa:	b088      	sub	sp, #32
  4053fc:	2b00      	cmp	r3, #0
  4053fe:	9f14      	ldr	r7, [sp, #80]	; 0x50
  405400:	9912      	ldr	r1, [sp, #72]	; 0x48
  405402:	9d10      	ldr	r5, [sp, #64]	; 0x40
  405404:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
  405408:	461e      	mov	r6, r3
  40540a:	f027 0720 	bic.w	r7, r7, #32
  40540e:	bfbb      	ittet	lt
  405410:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
  405414:	461e      	movlt	r6, r3
  405416:	2300      	movge	r3, #0
  405418:	232d      	movlt	r3, #45	; 0x2d
  40541a:	2f46      	cmp	r7, #70	; 0x46
  40541c:	4614      	mov	r4, r2
  40541e:	700b      	strb	r3, [r1, #0]
  405420:	d004      	beq.n	40542c <__cvt+0x36>
  405422:	2f45      	cmp	r7, #69	; 0x45
  405424:	d100      	bne.n	405428 <__cvt+0x32>
  405426:	3501      	adds	r5, #1
  405428:	2302      	movs	r3, #2
  40542a:	e000      	b.n	40542e <__cvt+0x38>
  40542c:	2303      	movs	r3, #3
  40542e:	aa07      	add	r2, sp, #28
  405430:	9204      	str	r2, [sp, #16]
  405432:	aa06      	add	r2, sp, #24
  405434:	9203      	str	r2, [sp, #12]
  405436:	e88d 0428 	stmia.w	sp, {r3, r5, sl}
  40543a:	4622      	mov	r2, r4
  40543c:	4633      	mov	r3, r6
  40543e:	f000 fd9b 	bl	405f78 <_dtoa_r>
  405442:	2f47      	cmp	r7, #71	; 0x47
  405444:	4680      	mov	r8, r0
  405446:	d102      	bne.n	40544e <__cvt+0x58>
  405448:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40544a:	07db      	lsls	r3, r3, #31
  40544c:	d526      	bpl.n	40549c <__cvt+0xa6>
  40544e:	2f46      	cmp	r7, #70	; 0x46
  405450:	eb08 0905 	add.w	r9, r8, r5
  405454:	d111      	bne.n	40547a <__cvt+0x84>
  405456:	f898 3000 	ldrb.w	r3, [r8]
  40545a:	2b30      	cmp	r3, #48	; 0x30
  40545c:	d10a      	bne.n	405474 <__cvt+0x7e>
  40545e:	2200      	movs	r2, #0
  405460:	2300      	movs	r3, #0
  405462:	4620      	mov	r0, r4
  405464:	4631      	mov	r1, r6
  405466:	f7ff fec9 	bl	4051fc <__aeabi_dcmpeq>
  40546a:	b918      	cbnz	r0, 405474 <__cvt+0x7e>
  40546c:	f1c5 0501 	rsb	r5, r5, #1
  405470:	f8ca 5000 	str.w	r5, [sl]
  405474:	f8da 3000 	ldr.w	r3, [sl]
  405478:	4499      	add	r9, r3
  40547a:	2200      	movs	r2, #0
  40547c:	2300      	movs	r3, #0
  40547e:	4620      	mov	r0, r4
  405480:	4631      	mov	r1, r6
  405482:	f7ff febb 	bl	4051fc <__aeabi_dcmpeq>
  405486:	b938      	cbnz	r0, 405498 <__cvt+0xa2>
  405488:	2230      	movs	r2, #48	; 0x30
  40548a:	9b07      	ldr	r3, [sp, #28]
  40548c:	4599      	cmp	r9, r3
  40548e:	d905      	bls.n	40549c <__cvt+0xa6>
  405490:	1c59      	adds	r1, r3, #1
  405492:	9107      	str	r1, [sp, #28]
  405494:	701a      	strb	r2, [r3, #0]
  405496:	e7f8      	b.n	40548a <__cvt+0x94>
  405498:	f8cd 901c 	str.w	r9, [sp, #28]
  40549c:	9b07      	ldr	r3, [sp, #28]
  40549e:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4054a0:	eba3 0308 	sub.w	r3, r3, r8
  4054a4:	4640      	mov	r0, r8
  4054a6:	6013      	str	r3, [r2, #0]
  4054a8:	b008      	add	sp, #32
  4054aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

004054ae <__exponent>:
  4054ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  4054b0:	4603      	mov	r3, r0
  4054b2:	2900      	cmp	r1, #0
  4054b4:	bfb8      	it	lt
  4054b6:	4249      	neglt	r1, r1
  4054b8:	f803 2b02 	strb.w	r2, [r3], #2
  4054bc:	bfb4      	ite	lt
  4054be:	222d      	movlt	r2, #45	; 0x2d
  4054c0:	222b      	movge	r2, #43	; 0x2b
  4054c2:	2909      	cmp	r1, #9
  4054c4:	7042      	strb	r2, [r0, #1]
  4054c6:	dd20      	ble.n	40550a <__exponent+0x5c>
  4054c8:	f10d 0207 	add.w	r2, sp, #7
  4054cc:	4617      	mov	r7, r2
  4054ce:	260a      	movs	r6, #10
  4054d0:	fb91 f5f6 	sdiv	r5, r1, r6
  4054d4:	fb06 1115 	mls	r1, r6, r5, r1
  4054d8:	3130      	adds	r1, #48	; 0x30
  4054da:	2d09      	cmp	r5, #9
  4054dc:	f802 1c01 	strb.w	r1, [r2, #-1]
  4054e0:	f102 34ff 	add.w	r4, r2, #4294967295
  4054e4:	4629      	mov	r1, r5
  4054e6:	dc09      	bgt.n	4054fc <__exponent+0x4e>
  4054e8:	3130      	adds	r1, #48	; 0x30
  4054ea:	3a02      	subs	r2, #2
  4054ec:	f804 1c01 	strb.w	r1, [r4, #-1]
  4054f0:	42ba      	cmp	r2, r7
  4054f2:	461c      	mov	r4, r3
  4054f4:	d304      	bcc.n	405500 <__exponent+0x52>
  4054f6:	1a20      	subs	r0, r4, r0
  4054f8:	b003      	add	sp, #12
  4054fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4054fc:	4622      	mov	r2, r4
  4054fe:	e7e7      	b.n	4054d0 <__exponent+0x22>
  405500:	f812 1b01 	ldrb.w	r1, [r2], #1
  405504:	f803 1b01 	strb.w	r1, [r3], #1
  405508:	e7f2      	b.n	4054f0 <__exponent+0x42>
  40550a:	2230      	movs	r2, #48	; 0x30
  40550c:	461c      	mov	r4, r3
  40550e:	4411      	add	r1, r2
  405510:	f804 2b02 	strb.w	r2, [r4], #2
  405514:	7059      	strb	r1, [r3, #1]
  405516:	e7ee      	b.n	4054f6 <__exponent+0x48>

00405518 <_printf_float>:
  405518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40551c:	b091      	sub	sp, #68	; 0x44
  40551e:	460c      	mov	r4, r1
  405520:	9f1a      	ldr	r7, [sp, #104]	; 0x68
  405522:	4693      	mov	fp, r2
  405524:	461e      	mov	r6, r3
  405526:	4605      	mov	r5, r0
  405528:	f001 fc74 	bl	406e14 <_localeconv_r>
  40552c:	6803      	ldr	r3, [r0, #0]
  40552e:	9309      	str	r3, [sp, #36]	; 0x24
  405530:	4618      	mov	r0, r3
  405532:	f000 fc8d 	bl	405e50 <strlen>
  405536:	2300      	movs	r3, #0
  405538:	930e      	str	r3, [sp, #56]	; 0x38
  40553a:	683b      	ldr	r3, [r7, #0]
  40553c:	900a      	str	r0, [sp, #40]	; 0x28
  40553e:	3307      	adds	r3, #7
  405540:	f023 0307 	bic.w	r3, r3, #7
  405544:	f103 0208 	add.w	r2, r3, #8
  405548:	f894 8018 	ldrb.w	r8, [r4, #24]
  40554c:	f8d4 a000 	ldr.w	sl, [r4]
  405550:	603a      	str	r2, [r7, #0]
  405552:	e9d3 2300 	ldrd	r2, r3, [r3]
  405556:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
  40555a:	f8d4 904c 	ldr.w	r9, [r4, #76]	; 0x4c
  40555e:	6ca7      	ldr	r7, [r4, #72]	; 0x48
  405560:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
  405564:	930b      	str	r3, [sp, #44]	; 0x2c
  405566:	f04f 32ff 	mov.w	r2, #4294967295
  40556a:	4ba6      	ldr	r3, [pc, #664]	; (405804 <_printf_float+0x2ec>)
  40556c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40556e:	4638      	mov	r0, r7
  405570:	f7ff fe76 	bl	405260 <__aeabi_dcmpun>
  405574:	2800      	cmp	r0, #0
  405576:	f040 81f7 	bne.w	405968 <_printf_float+0x450>
  40557a:	f04f 32ff 	mov.w	r2, #4294967295
  40557e:	4ba1      	ldr	r3, [pc, #644]	; (405804 <_printf_float+0x2ec>)
  405580:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405582:	4638      	mov	r0, r7
  405584:	f7ff fe4e 	bl	405224 <__aeabi_dcmple>
  405588:	2800      	cmp	r0, #0
  40558a:	f040 81ed 	bne.w	405968 <_printf_float+0x450>
  40558e:	2200      	movs	r2, #0
  405590:	2300      	movs	r3, #0
  405592:	4638      	mov	r0, r7
  405594:	4649      	mov	r1, r9
  405596:	f7ff fe3b 	bl	405210 <__aeabi_dcmplt>
  40559a:	b110      	cbz	r0, 4055a2 <_printf_float+0x8a>
  40559c:	232d      	movs	r3, #45	; 0x2d
  40559e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  4055a2:	4b99      	ldr	r3, [pc, #612]	; (405808 <_printf_float+0x2f0>)
  4055a4:	4f99      	ldr	r7, [pc, #612]	; (40580c <_printf_float+0x2f4>)
  4055a6:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  4055aa:	bf98      	it	ls
  4055ac:	461f      	movls	r7, r3
  4055ae:	2303      	movs	r3, #3
  4055b0:	6123      	str	r3, [r4, #16]
  4055b2:	f02a 0304 	bic.w	r3, sl, #4
  4055b6:	6023      	str	r3, [r4, #0]
  4055b8:	f04f 0900 	mov.w	r9, #0
  4055bc:	9600      	str	r6, [sp, #0]
  4055be:	465b      	mov	r3, fp
  4055c0:	aa0f      	add	r2, sp, #60	; 0x3c
  4055c2:	4621      	mov	r1, r4
  4055c4:	4628      	mov	r0, r5
  4055c6:	f000 f9df 	bl	405988 <_printf_common>
  4055ca:	3001      	adds	r0, #1
  4055cc:	f040 809a 	bne.w	405704 <_printf_float+0x1ec>
  4055d0:	f04f 30ff 	mov.w	r0, #4294967295
  4055d4:	b011      	add	sp, #68	; 0x44
  4055d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4055da:	6862      	ldr	r2, [r4, #4]
  4055dc:	1c53      	adds	r3, r2, #1
  4055de:	a80e      	add	r0, sp, #56	; 0x38
  4055e0:	f44a 6380 	orr.w	r3, sl, #1024	; 0x400
  4055e4:	f10d 0e34 	add.w	lr, sp, #52	; 0x34
  4055e8:	d141      	bne.n	40566e <_printf_float+0x156>
  4055ea:	2206      	movs	r2, #6
  4055ec:	6062      	str	r2, [r4, #4]
  4055ee:	6023      	str	r3, [r4, #0]
  4055f0:	2100      	movs	r1, #0
  4055f2:	f10d 0233 	add.w	r2, sp, #51	; 0x33
  4055f6:	9301      	str	r3, [sp, #4]
  4055f8:	6863      	ldr	r3, [r4, #4]
  4055fa:	9005      	str	r0, [sp, #20]
  4055fc:	9202      	str	r2, [sp, #8]
  4055fe:	9300      	str	r3, [sp, #0]
  405600:	463a      	mov	r2, r7
  405602:	464b      	mov	r3, r9
  405604:	9106      	str	r1, [sp, #24]
  405606:	f8cd 8010 	str.w	r8, [sp, #16]
  40560a:	f8cd e00c 	str.w	lr, [sp, #12]
  40560e:	4628      	mov	r0, r5
  405610:	f7ff fef1 	bl	4053f6 <__cvt>
  405614:	f008 03df 	and.w	r3, r8, #223	; 0xdf
  405618:	2b47      	cmp	r3, #71	; 0x47
  40561a:	4607      	mov	r7, r0
  40561c:	d109      	bne.n	405632 <_printf_float+0x11a>
  40561e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405620:	1cd8      	adds	r0, r3, #3
  405622:	db02      	blt.n	40562a <_printf_float+0x112>
  405624:	6862      	ldr	r2, [r4, #4]
  405626:	4293      	cmp	r3, r2
  405628:	dd59      	ble.n	4056de <_printf_float+0x1c6>
  40562a:	f1a8 0802 	sub.w	r8, r8, #2
  40562e:	fa5f f888 	uxtb.w	r8, r8
  405632:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  405636:	990d      	ldr	r1, [sp, #52]	; 0x34
  405638:	d836      	bhi.n	4056a8 <_printf_float+0x190>
  40563a:	3901      	subs	r1, #1
  40563c:	4642      	mov	r2, r8
  40563e:	f104 0050 	add.w	r0, r4, #80	; 0x50
  405642:	910d      	str	r1, [sp, #52]	; 0x34
  405644:	f7ff ff33 	bl	4054ae <__exponent>
  405648:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40564a:	1883      	adds	r3, r0, r2
  40564c:	2a01      	cmp	r2, #1
  40564e:	4681      	mov	r9, r0
  405650:	6123      	str	r3, [r4, #16]
  405652:	dc02      	bgt.n	40565a <_printf_float+0x142>
  405654:	6822      	ldr	r2, [r4, #0]
  405656:	07d1      	lsls	r1, r2, #31
  405658:	d501      	bpl.n	40565e <_printf_float+0x146>
  40565a:	3301      	adds	r3, #1
  40565c:	6123      	str	r3, [r4, #16]
  40565e:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
  405662:	2b00      	cmp	r3, #0
  405664:	d0aa      	beq.n	4055bc <_printf_float+0xa4>
  405666:	232d      	movs	r3, #45	; 0x2d
  405668:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  40566c:	e7a6      	b.n	4055bc <_printf_float+0xa4>
  40566e:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
  405672:	d002      	beq.n	40567a <_printf_float+0x162>
  405674:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  405678:	d1b9      	bne.n	4055ee <_printf_float+0xd6>
  40567a:	b19a      	cbz	r2, 4056a4 <_printf_float+0x18c>
  40567c:	2100      	movs	r1, #0
  40567e:	9106      	str	r1, [sp, #24]
  405680:	f10d 0133 	add.w	r1, sp, #51	; 0x33
  405684:	e88d 000c 	stmia.w	sp, {r2, r3}
  405688:	6023      	str	r3, [r4, #0]
  40568a:	9005      	str	r0, [sp, #20]
  40568c:	463a      	mov	r2, r7
  40568e:	f8cd 8010 	str.w	r8, [sp, #16]
  405692:	f8cd e00c 	str.w	lr, [sp, #12]
  405696:	9102      	str	r1, [sp, #8]
  405698:	464b      	mov	r3, r9
  40569a:	4628      	mov	r0, r5
  40569c:	f7ff feab 	bl	4053f6 <__cvt>
  4056a0:	4607      	mov	r7, r0
  4056a2:	e7bc      	b.n	40561e <_printf_float+0x106>
  4056a4:	2201      	movs	r2, #1
  4056a6:	e7a1      	b.n	4055ec <_printf_float+0xd4>
  4056a8:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  4056ac:	d119      	bne.n	4056e2 <_printf_float+0x1ca>
  4056ae:	2900      	cmp	r1, #0
  4056b0:	6863      	ldr	r3, [r4, #4]
  4056b2:	dd0c      	ble.n	4056ce <_printf_float+0x1b6>
  4056b4:	6121      	str	r1, [r4, #16]
  4056b6:	b913      	cbnz	r3, 4056be <_printf_float+0x1a6>
  4056b8:	6822      	ldr	r2, [r4, #0]
  4056ba:	07d2      	lsls	r2, r2, #31
  4056bc:	d502      	bpl.n	4056c4 <_printf_float+0x1ac>
  4056be:	3301      	adds	r3, #1
  4056c0:	440b      	add	r3, r1
  4056c2:	6123      	str	r3, [r4, #16]
  4056c4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4056c6:	65a3      	str	r3, [r4, #88]	; 0x58
  4056c8:	f04f 0900 	mov.w	r9, #0
  4056cc:	e7c7      	b.n	40565e <_printf_float+0x146>
  4056ce:	b913      	cbnz	r3, 4056d6 <_printf_float+0x1be>
  4056d0:	6822      	ldr	r2, [r4, #0]
  4056d2:	07d0      	lsls	r0, r2, #31
  4056d4:	d501      	bpl.n	4056da <_printf_float+0x1c2>
  4056d6:	3302      	adds	r3, #2
  4056d8:	e7f3      	b.n	4056c2 <_printf_float+0x1aa>
  4056da:	2301      	movs	r3, #1
  4056dc:	e7f1      	b.n	4056c2 <_printf_float+0x1aa>
  4056de:	f04f 0867 	mov.w	r8, #103	; 0x67
  4056e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4056e4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4056e6:	4293      	cmp	r3, r2
  4056e8:	db05      	blt.n	4056f6 <_printf_float+0x1de>
  4056ea:	6822      	ldr	r2, [r4, #0]
  4056ec:	6123      	str	r3, [r4, #16]
  4056ee:	07d1      	lsls	r1, r2, #31
  4056f0:	d5e8      	bpl.n	4056c4 <_printf_float+0x1ac>
  4056f2:	3301      	adds	r3, #1
  4056f4:	e7e5      	b.n	4056c2 <_printf_float+0x1aa>
  4056f6:	2b00      	cmp	r3, #0
  4056f8:	bfd4      	ite	le
  4056fa:	f1c3 0302 	rsble	r3, r3, #2
  4056fe:	2301      	movgt	r3, #1
  405700:	4413      	add	r3, r2
  405702:	e7de      	b.n	4056c2 <_printf_float+0x1aa>
  405704:	6823      	ldr	r3, [r4, #0]
  405706:	055a      	lsls	r2, r3, #21
  405708:	d407      	bmi.n	40571a <_printf_float+0x202>
  40570a:	6923      	ldr	r3, [r4, #16]
  40570c:	463a      	mov	r2, r7
  40570e:	4659      	mov	r1, fp
  405710:	4628      	mov	r0, r5
  405712:	47b0      	blx	r6
  405714:	3001      	adds	r0, #1
  405716:	d12a      	bne.n	40576e <_printf_float+0x256>
  405718:	e75a      	b.n	4055d0 <_printf_float+0xb8>
  40571a:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  40571e:	f240 80dc 	bls.w	4058da <_printf_float+0x3c2>
  405722:	2200      	movs	r2, #0
  405724:	2300      	movs	r3, #0
  405726:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
  40572a:	f7ff fd67 	bl	4051fc <__aeabi_dcmpeq>
  40572e:	2800      	cmp	r0, #0
  405730:	d039      	beq.n	4057a6 <_printf_float+0x28e>
  405732:	2301      	movs	r3, #1
  405734:	4a36      	ldr	r2, [pc, #216]	; (405810 <_printf_float+0x2f8>)
  405736:	4659      	mov	r1, fp
  405738:	4628      	mov	r0, r5
  40573a:	47b0      	blx	r6
  40573c:	3001      	adds	r0, #1
  40573e:	f43f af47 	beq.w	4055d0 <_printf_float+0xb8>
  405742:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405744:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  405746:	429a      	cmp	r2, r3
  405748:	db02      	blt.n	405750 <_printf_float+0x238>
  40574a:	6823      	ldr	r3, [r4, #0]
  40574c:	07d8      	lsls	r0, r3, #31
  40574e:	d50e      	bpl.n	40576e <_printf_float+0x256>
  405750:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405752:	9a09      	ldr	r2, [sp, #36]	; 0x24
  405754:	4659      	mov	r1, fp
  405756:	4628      	mov	r0, r5
  405758:	47b0      	blx	r6
  40575a:	3001      	adds	r0, #1
  40575c:	f43f af38 	beq.w	4055d0 <_printf_float+0xb8>
  405760:	2700      	movs	r7, #0
  405762:	f104 081a 	add.w	r8, r4, #26
  405766:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405768:	3b01      	subs	r3, #1
  40576a:	429f      	cmp	r7, r3
  40576c:	db11      	blt.n	405792 <_printf_float+0x27a>
  40576e:	6823      	ldr	r3, [r4, #0]
  405770:	079f      	lsls	r7, r3, #30
  405772:	d508      	bpl.n	405786 <_printf_float+0x26e>
  405774:	2700      	movs	r7, #0
  405776:	f104 0819 	add.w	r8, r4, #25
  40577a:	68e3      	ldr	r3, [r4, #12]
  40577c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40577e:	1a9b      	subs	r3, r3, r2
  405780:	429f      	cmp	r7, r3
  405782:	f2c0 80e7 	blt.w	405954 <_printf_float+0x43c>
  405786:	68e0      	ldr	r0, [r4, #12]
  405788:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40578a:	4298      	cmp	r0, r3
  40578c:	bfb8      	it	lt
  40578e:	4618      	movlt	r0, r3
  405790:	e720      	b.n	4055d4 <_printf_float+0xbc>
  405792:	2301      	movs	r3, #1
  405794:	4642      	mov	r2, r8
  405796:	4659      	mov	r1, fp
  405798:	4628      	mov	r0, r5
  40579a:	47b0      	blx	r6
  40579c:	3001      	adds	r0, #1
  40579e:	f43f af17 	beq.w	4055d0 <_printf_float+0xb8>
  4057a2:	3701      	adds	r7, #1
  4057a4:	e7df      	b.n	405766 <_printf_float+0x24e>
  4057a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4057a8:	2b00      	cmp	r3, #0
  4057aa:	dc33      	bgt.n	405814 <_printf_float+0x2fc>
  4057ac:	2301      	movs	r3, #1
  4057ae:	4a18      	ldr	r2, [pc, #96]	; (405810 <_printf_float+0x2f8>)
  4057b0:	4659      	mov	r1, fp
  4057b2:	4628      	mov	r0, r5
  4057b4:	47b0      	blx	r6
  4057b6:	3001      	adds	r0, #1
  4057b8:	f43f af0a 	beq.w	4055d0 <_printf_float+0xb8>
  4057bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4057be:	b923      	cbnz	r3, 4057ca <_printf_float+0x2b2>
  4057c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4057c2:	b913      	cbnz	r3, 4057ca <_printf_float+0x2b2>
  4057c4:	6823      	ldr	r3, [r4, #0]
  4057c6:	07d9      	lsls	r1, r3, #31
  4057c8:	d5d1      	bpl.n	40576e <_printf_float+0x256>
  4057ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4057cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4057ce:	4659      	mov	r1, fp
  4057d0:	4628      	mov	r0, r5
  4057d2:	47b0      	blx	r6
  4057d4:	3001      	adds	r0, #1
  4057d6:	f43f aefb 	beq.w	4055d0 <_printf_float+0xb8>
  4057da:	f04f 0800 	mov.w	r8, #0
  4057de:	f104 091a 	add.w	r9, r4, #26
  4057e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4057e4:	425b      	negs	r3, r3
  4057e6:	4598      	cmp	r8, r3
  4057e8:	db01      	blt.n	4057ee <_printf_float+0x2d6>
  4057ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4057ec:	e78e      	b.n	40570c <_printf_float+0x1f4>
  4057ee:	2301      	movs	r3, #1
  4057f0:	464a      	mov	r2, r9
  4057f2:	4659      	mov	r1, fp
  4057f4:	4628      	mov	r0, r5
  4057f6:	47b0      	blx	r6
  4057f8:	3001      	adds	r0, #1
  4057fa:	f43f aee9 	beq.w	4055d0 <_printf_float+0xb8>
  4057fe:	f108 0801 	add.w	r8, r8, #1
  405802:	e7ee      	b.n	4057e2 <_printf_float+0x2ca>
  405804:	7fefffff 	.word	0x7fefffff
  405808:	0040827c 	.word	0x0040827c
  40580c:	00408280 	.word	0x00408280
  405810:	0040828c 	.word	0x0040828c
  405814:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405816:	6da3      	ldr	r3, [r4, #88]	; 0x58
  405818:	429a      	cmp	r2, r3
  40581a:	bfa8      	it	ge
  40581c:	461a      	movge	r2, r3
  40581e:	2a00      	cmp	r2, #0
  405820:	4690      	mov	r8, r2
  405822:	dc36      	bgt.n	405892 <_printf_float+0x37a>
  405824:	f104 031a 	add.w	r3, r4, #26
  405828:	f04f 0a00 	mov.w	sl, #0
  40582c:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
  405830:	930b      	str	r3, [sp, #44]	; 0x2c
  405832:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
  405836:	eba9 0308 	sub.w	r3, r9, r8
  40583a:	459a      	cmp	sl, r3
  40583c:	db31      	blt.n	4058a2 <_printf_float+0x38a>
  40583e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405840:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  405842:	429a      	cmp	r2, r3
  405844:	db38      	blt.n	4058b8 <_printf_float+0x3a0>
  405846:	6823      	ldr	r3, [r4, #0]
  405848:	07da      	lsls	r2, r3, #31
  40584a:	d435      	bmi.n	4058b8 <_printf_float+0x3a0>
  40584c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40584e:	990d      	ldr	r1, [sp, #52]	; 0x34
  405850:	eba3 0209 	sub.w	r2, r3, r9
  405854:	eba3 0801 	sub.w	r8, r3, r1
  405858:	4590      	cmp	r8, r2
  40585a:	bfa8      	it	ge
  40585c:	4690      	movge	r8, r2
  40585e:	f1b8 0f00 	cmp.w	r8, #0
  405862:	dc31      	bgt.n	4058c8 <_printf_float+0x3b0>
  405864:	2700      	movs	r7, #0
  405866:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
  40586a:	f104 091a 	add.w	r9, r4, #26
  40586e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  405870:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405872:	1a9b      	subs	r3, r3, r2
  405874:	eba3 0308 	sub.w	r3, r3, r8
  405878:	429f      	cmp	r7, r3
  40587a:	f6bf af78 	bge.w	40576e <_printf_float+0x256>
  40587e:	2301      	movs	r3, #1
  405880:	464a      	mov	r2, r9
  405882:	4659      	mov	r1, fp
  405884:	4628      	mov	r0, r5
  405886:	47b0      	blx	r6
  405888:	3001      	adds	r0, #1
  40588a:	f43f aea1 	beq.w	4055d0 <_printf_float+0xb8>
  40588e:	3701      	adds	r7, #1
  405890:	e7ed      	b.n	40586e <_printf_float+0x356>
  405892:	4613      	mov	r3, r2
  405894:	4659      	mov	r1, fp
  405896:	463a      	mov	r2, r7
  405898:	4628      	mov	r0, r5
  40589a:	47b0      	blx	r6
  40589c:	3001      	adds	r0, #1
  40589e:	d1c1      	bne.n	405824 <_printf_float+0x30c>
  4058a0:	e696      	b.n	4055d0 <_printf_float+0xb8>
  4058a2:	2301      	movs	r3, #1
  4058a4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4058a6:	4659      	mov	r1, fp
  4058a8:	4628      	mov	r0, r5
  4058aa:	47b0      	blx	r6
  4058ac:	3001      	adds	r0, #1
  4058ae:	f43f ae8f 	beq.w	4055d0 <_printf_float+0xb8>
  4058b2:	f10a 0a01 	add.w	sl, sl, #1
  4058b6:	e7bc      	b.n	405832 <_printf_float+0x31a>
  4058b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4058ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4058bc:	4659      	mov	r1, fp
  4058be:	4628      	mov	r0, r5
  4058c0:	47b0      	blx	r6
  4058c2:	3001      	adds	r0, #1
  4058c4:	d1c2      	bne.n	40584c <_printf_float+0x334>
  4058c6:	e683      	b.n	4055d0 <_printf_float+0xb8>
  4058c8:	4643      	mov	r3, r8
  4058ca:	eb07 0209 	add.w	r2, r7, r9
  4058ce:	4659      	mov	r1, fp
  4058d0:	4628      	mov	r0, r5
  4058d2:	47b0      	blx	r6
  4058d4:	3001      	adds	r0, #1
  4058d6:	d1c5      	bne.n	405864 <_printf_float+0x34c>
  4058d8:	e67a      	b.n	4055d0 <_printf_float+0xb8>
  4058da:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4058dc:	2a01      	cmp	r2, #1
  4058de:	dc01      	bgt.n	4058e4 <_printf_float+0x3cc>
  4058e0:	07db      	lsls	r3, r3, #31
  4058e2:	d534      	bpl.n	40594e <_printf_float+0x436>
  4058e4:	2301      	movs	r3, #1
  4058e6:	463a      	mov	r2, r7
  4058e8:	4659      	mov	r1, fp
  4058ea:	4628      	mov	r0, r5
  4058ec:	47b0      	blx	r6
  4058ee:	3001      	adds	r0, #1
  4058f0:	f43f ae6e 	beq.w	4055d0 <_printf_float+0xb8>
  4058f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4058f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4058f8:	4659      	mov	r1, fp
  4058fa:	4628      	mov	r0, r5
  4058fc:	47b0      	blx	r6
  4058fe:	3001      	adds	r0, #1
  405900:	f43f ae66 	beq.w	4055d0 <_printf_float+0xb8>
  405904:	2200      	movs	r2, #0
  405906:	2300      	movs	r3, #0
  405908:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
  40590c:	f7ff fc76 	bl	4051fc <__aeabi_dcmpeq>
  405910:	b150      	cbz	r0, 405928 <_printf_float+0x410>
  405912:	2700      	movs	r7, #0
  405914:	f104 081a 	add.w	r8, r4, #26
  405918:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40591a:	3b01      	subs	r3, #1
  40591c:	429f      	cmp	r7, r3
  40591e:	db0c      	blt.n	40593a <_printf_float+0x422>
  405920:	464b      	mov	r3, r9
  405922:	f104 0250 	add.w	r2, r4, #80	; 0x50
  405926:	e6f2      	b.n	40570e <_printf_float+0x1f6>
  405928:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40592a:	1c7a      	adds	r2, r7, #1
  40592c:	3b01      	subs	r3, #1
  40592e:	4659      	mov	r1, fp
  405930:	4628      	mov	r0, r5
  405932:	47b0      	blx	r6
  405934:	3001      	adds	r0, #1
  405936:	d1f3      	bne.n	405920 <_printf_float+0x408>
  405938:	e64a      	b.n	4055d0 <_printf_float+0xb8>
  40593a:	2301      	movs	r3, #1
  40593c:	4642      	mov	r2, r8
  40593e:	4659      	mov	r1, fp
  405940:	4628      	mov	r0, r5
  405942:	47b0      	blx	r6
  405944:	3001      	adds	r0, #1
  405946:	f43f ae43 	beq.w	4055d0 <_printf_float+0xb8>
  40594a:	3701      	adds	r7, #1
  40594c:	e7e4      	b.n	405918 <_printf_float+0x400>
  40594e:	2301      	movs	r3, #1
  405950:	463a      	mov	r2, r7
  405952:	e7ec      	b.n	40592e <_printf_float+0x416>
  405954:	2301      	movs	r3, #1
  405956:	4642      	mov	r2, r8
  405958:	4659      	mov	r1, fp
  40595a:	4628      	mov	r0, r5
  40595c:	47b0      	blx	r6
  40595e:	3001      	adds	r0, #1
  405960:	f43f ae36 	beq.w	4055d0 <_printf_float+0xb8>
  405964:	3701      	adds	r7, #1
  405966:	e708      	b.n	40577a <_printf_float+0x262>
  405968:	463a      	mov	r2, r7
  40596a:	464b      	mov	r3, r9
  40596c:	4638      	mov	r0, r7
  40596e:	4649      	mov	r1, r9
  405970:	f7ff fc76 	bl	405260 <__aeabi_dcmpun>
  405974:	2800      	cmp	r0, #0
  405976:	f43f ae30 	beq.w	4055da <_printf_float+0xc2>
  40597a:	4b01      	ldr	r3, [pc, #4]	; (405980 <_printf_float+0x468>)
  40597c:	4f01      	ldr	r7, [pc, #4]	; (405984 <_printf_float+0x46c>)
  40597e:	e612      	b.n	4055a6 <_printf_float+0x8e>
  405980:	00408284 	.word	0x00408284
  405984:	00408288 	.word	0x00408288

00405988 <_printf_common>:
  405988:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40598c:	4691      	mov	r9, r2
  40598e:	461f      	mov	r7, r3
  405990:	688a      	ldr	r2, [r1, #8]
  405992:	690b      	ldr	r3, [r1, #16]
  405994:	f8dd 8020 	ldr.w	r8, [sp, #32]
  405998:	4293      	cmp	r3, r2
  40599a:	bfb8      	it	lt
  40599c:	4613      	movlt	r3, r2
  40599e:	f8c9 3000 	str.w	r3, [r9]
  4059a2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
  4059a6:	4606      	mov	r6, r0
  4059a8:	460c      	mov	r4, r1
  4059aa:	b112      	cbz	r2, 4059b2 <_printf_common+0x2a>
  4059ac:	3301      	adds	r3, #1
  4059ae:	f8c9 3000 	str.w	r3, [r9]
  4059b2:	6823      	ldr	r3, [r4, #0]
  4059b4:	0699      	lsls	r1, r3, #26
  4059b6:	bf42      	ittt	mi
  4059b8:	f8d9 3000 	ldrmi.w	r3, [r9]
  4059bc:	3302      	addmi	r3, #2
  4059be:	f8c9 3000 	strmi.w	r3, [r9]
  4059c2:	6825      	ldr	r5, [r4, #0]
  4059c4:	f015 0506 	ands.w	r5, r5, #6
  4059c8:	d107      	bne.n	4059da <_printf_common+0x52>
  4059ca:	f104 0a19 	add.w	sl, r4, #25
  4059ce:	68e3      	ldr	r3, [r4, #12]
  4059d0:	f8d9 2000 	ldr.w	r2, [r9]
  4059d4:	1a9b      	subs	r3, r3, r2
  4059d6:	429d      	cmp	r5, r3
  4059d8:	db29      	blt.n	405a2e <_printf_common+0xa6>
  4059da:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
  4059de:	6822      	ldr	r2, [r4, #0]
  4059e0:	3300      	adds	r3, #0
  4059e2:	bf18      	it	ne
  4059e4:	2301      	movne	r3, #1
  4059e6:	0692      	lsls	r2, r2, #26
  4059e8:	d42e      	bmi.n	405a48 <_printf_common+0xc0>
  4059ea:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4059ee:	4639      	mov	r1, r7
  4059f0:	4630      	mov	r0, r6
  4059f2:	47c0      	blx	r8
  4059f4:	3001      	adds	r0, #1
  4059f6:	d021      	beq.n	405a3c <_printf_common+0xb4>
  4059f8:	6823      	ldr	r3, [r4, #0]
  4059fa:	68e5      	ldr	r5, [r4, #12]
  4059fc:	f8d9 2000 	ldr.w	r2, [r9]
  405a00:	f003 0306 	and.w	r3, r3, #6
  405a04:	2b04      	cmp	r3, #4
  405a06:	bf08      	it	eq
  405a08:	1aad      	subeq	r5, r5, r2
  405a0a:	68a3      	ldr	r3, [r4, #8]
  405a0c:	6922      	ldr	r2, [r4, #16]
  405a0e:	bf0c      	ite	eq
  405a10:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
  405a14:	2500      	movne	r5, #0
  405a16:	4293      	cmp	r3, r2
  405a18:	bfc4      	itt	gt
  405a1a:	1a9b      	subgt	r3, r3, r2
  405a1c:	18ed      	addgt	r5, r5, r3
  405a1e:	f04f 0900 	mov.w	r9, #0
  405a22:	341a      	adds	r4, #26
  405a24:	454d      	cmp	r5, r9
  405a26:	d11b      	bne.n	405a60 <_printf_common+0xd8>
  405a28:	2000      	movs	r0, #0
  405a2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405a2e:	2301      	movs	r3, #1
  405a30:	4652      	mov	r2, sl
  405a32:	4639      	mov	r1, r7
  405a34:	4630      	mov	r0, r6
  405a36:	47c0      	blx	r8
  405a38:	3001      	adds	r0, #1
  405a3a:	d103      	bne.n	405a44 <_printf_common+0xbc>
  405a3c:	f04f 30ff 	mov.w	r0, #4294967295
  405a40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405a44:	3501      	adds	r5, #1
  405a46:	e7c2      	b.n	4059ce <_printf_common+0x46>
  405a48:	18e1      	adds	r1, r4, r3
  405a4a:	1c5a      	adds	r2, r3, #1
  405a4c:	2030      	movs	r0, #48	; 0x30
  405a4e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
  405a52:	4422      	add	r2, r4
  405a54:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
  405a58:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
  405a5c:	3302      	adds	r3, #2
  405a5e:	e7c4      	b.n	4059ea <_printf_common+0x62>
  405a60:	2301      	movs	r3, #1
  405a62:	4622      	mov	r2, r4
  405a64:	4639      	mov	r1, r7
  405a66:	4630      	mov	r0, r6
  405a68:	47c0      	blx	r8
  405a6a:	3001      	adds	r0, #1
  405a6c:	d0e6      	beq.n	405a3c <_printf_common+0xb4>
  405a6e:	f109 0901 	add.w	r9, r9, #1
  405a72:	e7d7      	b.n	405a24 <_printf_common+0x9c>

00405a74 <_printf_i>:
  405a74:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  405a78:	4617      	mov	r7, r2
  405a7a:	7e0a      	ldrb	r2, [r1, #24]
  405a7c:	b085      	sub	sp, #20
  405a7e:	2a6e      	cmp	r2, #110	; 0x6e
  405a80:	4698      	mov	r8, r3
  405a82:	4606      	mov	r6, r0
  405a84:	460c      	mov	r4, r1
  405a86:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405a88:	f101 0e43 	add.w	lr, r1, #67	; 0x43
  405a8c:	f000 80bc 	beq.w	405c08 <_printf_i+0x194>
  405a90:	d81a      	bhi.n	405ac8 <_printf_i+0x54>
  405a92:	2a63      	cmp	r2, #99	; 0x63
  405a94:	d02e      	beq.n	405af4 <_printf_i+0x80>
  405a96:	d80a      	bhi.n	405aae <_printf_i+0x3a>
  405a98:	2a00      	cmp	r2, #0
  405a9a:	f000 80c8 	beq.w	405c2e <_printf_i+0x1ba>
  405a9e:	2a58      	cmp	r2, #88	; 0x58
  405aa0:	f000 808a 	beq.w	405bb8 <_printf_i+0x144>
  405aa4:	f104 0542 	add.w	r5, r4, #66	; 0x42
  405aa8:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
  405aac:	e02a      	b.n	405b04 <_printf_i+0x90>
  405aae:	2a64      	cmp	r2, #100	; 0x64
  405ab0:	d001      	beq.n	405ab6 <_printf_i+0x42>
  405ab2:	2a69      	cmp	r2, #105	; 0x69
  405ab4:	d1f6      	bne.n	405aa4 <_printf_i+0x30>
  405ab6:	6821      	ldr	r1, [r4, #0]
  405ab8:	681a      	ldr	r2, [r3, #0]
  405aba:	f011 0f80 	tst.w	r1, #128	; 0x80
  405abe:	d023      	beq.n	405b08 <_printf_i+0x94>
  405ac0:	1d11      	adds	r1, r2, #4
  405ac2:	6019      	str	r1, [r3, #0]
  405ac4:	6813      	ldr	r3, [r2, #0]
  405ac6:	e027      	b.n	405b18 <_printf_i+0xa4>
  405ac8:	2a73      	cmp	r2, #115	; 0x73
  405aca:	f000 80b4 	beq.w	405c36 <_printf_i+0x1c2>
  405ace:	d808      	bhi.n	405ae2 <_printf_i+0x6e>
  405ad0:	2a6f      	cmp	r2, #111	; 0x6f
  405ad2:	d02a      	beq.n	405b2a <_printf_i+0xb6>
  405ad4:	2a70      	cmp	r2, #112	; 0x70
  405ad6:	d1e5      	bne.n	405aa4 <_printf_i+0x30>
  405ad8:	680a      	ldr	r2, [r1, #0]
  405ada:	f042 0220 	orr.w	r2, r2, #32
  405ade:	600a      	str	r2, [r1, #0]
  405ae0:	e003      	b.n	405aea <_printf_i+0x76>
  405ae2:	2a75      	cmp	r2, #117	; 0x75
  405ae4:	d021      	beq.n	405b2a <_printf_i+0xb6>
  405ae6:	2a78      	cmp	r2, #120	; 0x78
  405ae8:	d1dc      	bne.n	405aa4 <_printf_i+0x30>
  405aea:	2278      	movs	r2, #120	; 0x78
  405aec:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
  405af0:	496e      	ldr	r1, [pc, #440]	; (405cac <_printf_i+0x238>)
  405af2:	e064      	b.n	405bbe <_printf_i+0x14a>
  405af4:	681a      	ldr	r2, [r3, #0]
  405af6:	f101 0542 	add.w	r5, r1, #66	; 0x42
  405afa:	1d11      	adds	r1, r2, #4
  405afc:	6019      	str	r1, [r3, #0]
  405afe:	6813      	ldr	r3, [r2, #0]
  405b00:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  405b04:	2301      	movs	r3, #1
  405b06:	e0a3      	b.n	405c50 <_printf_i+0x1dc>
  405b08:	f011 0f40 	tst.w	r1, #64	; 0x40
  405b0c:	f102 0104 	add.w	r1, r2, #4
  405b10:	6019      	str	r1, [r3, #0]
  405b12:	d0d7      	beq.n	405ac4 <_printf_i+0x50>
  405b14:	f9b2 3000 	ldrsh.w	r3, [r2]
  405b18:	2b00      	cmp	r3, #0
  405b1a:	da03      	bge.n	405b24 <_printf_i+0xb0>
  405b1c:	222d      	movs	r2, #45	; 0x2d
  405b1e:	425b      	negs	r3, r3
  405b20:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
  405b24:	4962      	ldr	r1, [pc, #392]	; (405cb0 <_printf_i+0x23c>)
  405b26:	220a      	movs	r2, #10
  405b28:	e017      	b.n	405b5a <_printf_i+0xe6>
  405b2a:	6820      	ldr	r0, [r4, #0]
  405b2c:	6819      	ldr	r1, [r3, #0]
  405b2e:	f010 0f80 	tst.w	r0, #128	; 0x80
  405b32:	d003      	beq.n	405b3c <_printf_i+0xc8>
  405b34:	1d08      	adds	r0, r1, #4
  405b36:	6018      	str	r0, [r3, #0]
  405b38:	680b      	ldr	r3, [r1, #0]
  405b3a:	e006      	b.n	405b4a <_printf_i+0xd6>
  405b3c:	f010 0f40 	tst.w	r0, #64	; 0x40
  405b40:	f101 0004 	add.w	r0, r1, #4
  405b44:	6018      	str	r0, [r3, #0]
  405b46:	d0f7      	beq.n	405b38 <_printf_i+0xc4>
  405b48:	880b      	ldrh	r3, [r1, #0]
  405b4a:	4959      	ldr	r1, [pc, #356]	; (405cb0 <_printf_i+0x23c>)
  405b4c:	2a6f      	cmp	r2, #111	; 0x6f
  405b4e:	bf14      	ite	ne
  405b50:	220a      	movne	r2, #10
  405b52:	2208      	moveq	r2, #8
  405b54:	2000      	movs	r0, #0
  405b56:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
  405b5a:	6865      	ldr	r5, [r4, #4]
  405b5c:	60a5      	str	r5, [r4, #8]
  405b5e:	2d00      	cmp	r5, #0
  405b60:	f2c0 809c 	blt.w	405c9c <_printf_i+0x228>
  405b64:	6820      	ldr	r0, [r4, #0]
  405b66:	f020 0004 	bic.w	r0, r0, #4
  405b6a:	6020      	str	r0, [r4, #0]
  405b6c:	2b00      	cmp	r3, #0
  405b6e:	d13f      	bne.n	405bf0 <_printf_i+0x17c>
  405b70:	2d00      	cmp	r5, #0
  405b72:	f040 8095 	bne.w	405ca0 <_printf_i+0x22c>
  405b76:	4675      	mov	r5, lr
  405b78:	2a08      	cmp	r2, #8
  405b7a:	d10b      	bne.n	405b94 <_printf_i+0x120>
  405b7c:	6823      	ldr	r3, [r4, #0]
  405b7e:	07da      	lsls	r2, r3, #31
  405b80:	d508      	bpl.n	405b94 <_printf_i+0x120>
  405b82:	6923      	ldr	r3, [r4, #16]
  405b84:	6862      	ldr	r2, [r4, #4]
  405b86:	429a      	cmp	r2, r3
  405b88:	bfde      	ittt	le
  405b8a:	2330      	movle	r3, #48	; 0x30
  405b8c:	f805 3c01 	strble.w	r3, [r5, #-1]
  405b90:	f105 35ff 	addle.w	r5, r5, #4294967295
  405b94:	ebae 0305 	sub.w	r3, lr, r5
  405b98:	6123      	str	r3, [r4, #16]
  405b9a:	f8cd 8000 	str.w	r8, [sp]
  405b9e:	463b      	mov	r3, r7
  405ba0:	aa03      	add	r2, sp, #12
  405ba2:	4621      	mov	r1, r4
  405ba4:	4630      	mov	r0, r6
  405ba6:	f7ff feef 	bl	405988 <_printf_common>
  405baa:	3001      	adds	r0, #1
  405bac:	d155      	bne.n	405c5a <_printf_i+0x1e6>
  405bae:	f04f 30ff 	mov.w	r0, #4294967295
  405bb2:	b005      	add	sp, #20
  405bb4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  405bb8:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
  405bbc:	493c      	ldr	r1, [pc, #240]	; (405cb0 <_printf_i+0x23c>)
  405bbe:	6822      	ldr	r2, [r4, #0]
  405bc0:	6818      	ldr	r0, [r3, #0]
  405bc2:	f012 0f80 	tst.w	r2, #128	; 0x80
  405bc6:	f100 0504 	add.w	r5, r0, #4
  405bca:	601d      	str	r5, [r3, #0]
  405bcc:	d001      	beq.n	405bd2 <_printf_i+0x15e>
  405bce:	6803      	ldr	r3, [r0, #0]
  405bd0:	e002      	b.n	405bd8 <_printf_i+0x164>
  405bd2:	0655      	lsls	r5, r2, #25
  405bd4:	d5fb      	bpl.n	405bce <_printf_i+0x15a>
  405bd6:	8803      	ldrh	r3, [r0, #0]
  405bd8:	07d0      	lsls	r0, r2, #31
  405bda:	bf44      	itt	mi
  405bdc:	f042 0220 	orrmi.w	r2, r2, #32
  405be0:	6022      	strmi	r2, [r4, #0]
  405be2:	b91b      	cbnz	r3, 405bec <_printf_i+0x178>
  405be4:	6822      	ldr	r2, [r4, #0]
  405be6:	f022 0220 	bic.w	r2, r2, #32
  405bea:	6022      	str	r2, [r4, #0]
  405bec:	2210      	movs	r2, #16
  405bee:	e7b1      	b.n	405b54 <_printf_i+0xe0>
  405bf0:	4675      	mov	r5, lr
  405bf2:	fbb3 f0f2 	udiv	r0, r3, r2
  405bf6:	fb02 3310 	mls	r3, r2, r0, r3
  405bfa:	5ccb      	ldrb	r3, [r1, r3]
  405bfc:	f805 3d01 	strb.w	r3, [r5, #-1]!
  405c00:	4603      	mov	r3, r0
  405c02:	2800      	cmp	r0, #0
  405c04:	d1f5      	bne.n	405bf2 <_printf_i+0x17e>
  405c06:	e7b7      	b.n	405b78 <_printf_i+0x104>
  405c08:	6808      	ldr	r0, [r1, #0]
  405c0a:	681a      	ldr	r2, [r3, #0]
  405c0c:	6949      	ldr	r1, [r1, #20]
  405c0e:	f010 0f80 	tst.w	r0, #128	; 0x80
  405c12:	d004      	beq.n	405c1e <_printf_i+0x1aa>
  405c14:	1d10      	adds	r0, r2, #4
  405c16:	6018      	str	r0, [r3, #0]
  405c18:	6813      	ldr	r3, [r2, #0]
  405c1a:	6019      	str	r1, [r3, #0]
  405c1c:	e007      	b.n	405c2e <_printf_i+0x1ba>
  405c1e:	f010 0f40 	tst.w	r0, #64	; 0x40
  405c22:	f102 0004 	add.w	r0, r2, #4
  405c26:	6018      	str	r0, [r3, #0]
  405c28:	6813      	ldr	r3, [r2, #0]
  405c2a:	d0f6      	beq.n	405c1a <_printf_i+0x1a6>
  405c2c:	8019      	strh	r1, [r3, #0]
  405c2e:	2300      	movs	r3, #0
  405c30:	6123      	str	r3, [r4, #16]
  405c32:	4675      	mov	r5, lr
  405c34:	e7b1      	b.n	405b9a <_printf_i+0x126>
  405c36:	681a      	ldr	r2, [r3, #0]
  405c38:	1d11      	adds	r1, r2, #4
  405c3a:	6019      	str	r1, [r3, #0]
  405c3c:	6815      	ldr	r5, [r2, #0]
  405c3e:	6862      	ldr	r2, [r4, #4]
  405c40:	2100      	movs	r1, #0
  405c42:	4628      	mov	r0, r5
  405c44:	f001 f964 	bl	406f10 <memchr>
  405c48:	b108      	cbz	r0, 405c4e <_printf_i+0x1da>
  405c4a:	1b40      	subs	r0, r0, r5
  405c4c:	6060      	str	r0, [r4, #4]
  405c4e:	6863      	ldr	r3, [r4, #4]
  405c50:	6123      	str	r3, [r4, #16]
  405c52:	2300      	movs	r3, #0
  405c54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  405c58:	e79f      	b.n	405b9a <_printf_i+0x126>
  405c5a:	6923      	ldr	r3, [r4, #16]
  405c5c:	462a      	mov	r2, r5
  405c5e:	4639      	mov	r1, r7
  405c60:	4630      	mov	r0, r6
  405c62:	47c0      	blx	r8
  405c64:	3001      	adds	r0, #1
  405c66:	d0a2      	beq.n	405bae <_printf_i+0x13a>
  405c68:	6823      	ldr	r3, [r4, #0]
  405c6a:	079b      	lsls	r3, r3, #30
  405c6c:	d507      	bpl.n	405c7e <_printf_i+0x20a>
  405c6e:	2500      	movs	r5, #0
  405c70:	f104 0919 	add.w	r9, r4, #25
  405c74:	68e3      	ldr	r3, [r4, #12]
  405c76:	9a03      	ldr	r2, [sp, #12]
  405c78:	1a9b      	subs	r3, r3, r2
  405c7a:	429d      	cmp	r5, r3
  405c7c:	db05      	blt.n	405c8a <_printf_i+0x216>
  405c7e:	68e0      	ldr	r0, [r4, #12]
  405c80:	9b03      	ldr	r3, [sp, #12]
  405c82:	4298      	cmp	r0, r3
  405c84:	bfb8      	it	lt
  405c86:	4618      	movlt	r0, r3
  405c88:	e793      	b.n	405bb2 <_printf_i+0x13e>
  405c8a:	2301      	movs	r3, #1
  405c8c:	464a      	mov	r2, r9
  405c8e:	4639      	mov	r1, r7
  405c90:	4630      	mov	r0, r6
  405c92:	47c0      	blx	r8
  405c94:	3001      	adds	r0, #1
  405c96:	d08a      	beq.n	405bae <_printf_i+0x13a>
  405c98:	3501      	adds	r5, #1
  405c9a:	e7eb      	b.n	405c74 <_printf_i+0x200>
  405c9c:	2b00      	cmp	r3, #0
  405c9e:	d1a7      	bne.n	405bf0 <_printf_i+0x17c>
  405ca0:	780b      	ldrb	r3, [r1, #0]
  405ca2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  405ca6:	f104 0542 	add.w	r5, r4, #66	; 0x42
  405caa:	e765      	b.n	405b78 <_printf_i+0x104>
  405cac:	0040829f 	.word	0x0040829f
  405cb0:	0040828e 	.word	0x0040828e

00405cb4 <iprintf>:
  405cb4:	b40f      	push	{r0, r1, r2, r3}
  405cb6:	4b0a      	ldr	r3, [pc, #40]	; (405ce0 <iprintf+0x2c>)
  405cb8:	b513      	push	{r0, r1, r4, lr}
  405cba:	681c      	ldr	r4, [r3, #0]
  405cbc:	b124      	cbz	r4, 405cc8 <iprintf+0x14>
  405cbe:	69a3      	ldr	r3, [r4, #24]
  405cc0:	b913      	cbnz	r3, 405cc8 <iprintf+0x14>
  405cc2:	4620      	mov	r0, r4
  405cc4:	f001 f81c 	bl	406d00 <__sinit>
  405cc8:	ab05      	add	r3, sp, #20
  405cca:	9a04      	ldr	r2, [sp, #16]
  405ccc:	68a1      	ldr	r1, [r4, #8]
  405cce:	9301      	str	r3, [sp, #4]
  405cd0:	4620      	mov	r0, r4
  405cd2:	f001 fd1f 	bl	407714 <_vfiprintf_r>
  405cd6:	b002      	add	sp, #8
  405cd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  405cdc:	b004      	add	sp, #16
  405cde:	4770      	bx	lr
  405ce0:	2040004c 	.word	0x2040004c

00405ce4 <setbuf>:
  405ce4:	2900      	cmp	r1, #0
  405ce6:	f44f 6380 	mov.w	r3, #1024	; 0x400
  405cea:	bf0c      	ite	eq
  405cec:	2202      	moveq	r2, #2
  405cee:	2200      	movne	r2, #0
  405cf0:	f000 b800 	b.w	405cf4 <setvbuf>

00405cf4 <setvbuf>:
  405cf4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  405cf8:	461d      	mov	r5, r3
  405cfa:	4b51      	ldr	r3, [pc, #324]	; (405e40 <setvbuf+0x14c>)
  405cfc:	681e      	ldr	r6, [r3, #0]
  405cfe:	4604      	mov	r4, r0
  405d00:	460f      	mov	r7, r1
  405d02:	4690      	mov	r8, r2
  405d04:	b126      	cbz	r6, 405d10 <setvbuf+0x1c>
  405d06:	69b3      	ldr	r3, [r6, #24]
  405d08:	b913      	cbnz	r3, 405d10 <setvbuf+0x1c>
  405d0a:	4630      	mov	r0, r6
  405d0c:	f000 fff8 	bl	406d00 <__sinit>
  405d10:	4b4c      	ldr	r3, [pc, #304]	; (405e44 <setvbuf+0x150>)
  405d12:	429c      	cmp	r4, r3
  405d14:	d152      	bne.n	405dbc <setvbuf+0xc8>
  405d16:	6874      	ldr	r4, [r6, #4]
  405d18:	f1b8 0f02 	cmp.w	r8, #2
  405d1c:	d006      	beq.n	405d2c <setvbuf+0x38>
  405d1e:	f1b8 0f01 	cmp.w	r8, #1
  405d22:	f200 8089 	bhi.w	405e38 <setvbuf+0x144>
  405d26:	2d00      	cmp	r5, #0
  405d28:	f2c0 8086 	blt.w	405e38 <setvbuf+0x144>
  405d2c:	4621      	mov	r1, r4
  405d2e:	4630      	mov	r0, r6
  405d30:	f000 ff7c 	bl	406c2c <_fflush_r>
  405d34:	6b61      	ldr	r1, [r4, #52]	; 0x34
  405d36:	b141      	cbz	r1, 405d4a <setvbuf+0x56>
  405d38:	f104 0344 	add.w	r3, r4, #68	; 0x44
  405d3c:	4299      	cmp	r1, r3
  405d3e:	d002      	beq.n	405d46 <setvbuf+0x52>
  405d40:	4630      	mov	r0, r6
  405d42:	f001 fc13 	bl	40756c <_free_r>
  405d46:	2300      	movs	r3, #0
  405d48:	6363      	str	r3, [r4, #52]	; 0x34
  405d4a:	2300      	movs	r3, #0
  405d4c:	61a3      	str	r3, [r4, #24]
  405d4e:	6063      	str	r3, [r4, #4]
  405d50:	89a3      	ldrh	r3, [r4, #12]
  405d52:	061b      	lsls	r3, r3, #24
  405d54:	d503      	bpl.n	405d5e <setvbuf+0x6a>
  405d56:	6921      	ldr	r1, [r4, #16]
  405d58:	4630      	mov	r0, r6
  405d5a:	f001 fc07 	bl	40756c <_free_r>
  405d5e:	89a3      	ldrh	r3, [r4, #12]
  405d60:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  405d64:	f023 0303 	bic.w	r3, r3, #3
  405d68:	f1b8 0f02 	cmp.w	r8, #2
  405d6c:	81a3      	strh	r3, [r4, #12]
  405d6e:	d05d      	beq.n	405e2c <setvbuf+0x138>
  405d70:	ab01      	add	r3, sp, #4
  405d72:	466a      	mov	r2, sp
  405d74:	4621      	mov	r1, r4
  405d76:	4630      	mov	r0, r6
  405d78:	f001 f85a 	bl	406e30 <__swhatbuf_r>
  405d7c:	89a3      	ldrh	r3, [r4, #12]
  405d7e:	4318      	orrs	r0, r3
  405d80:	81a0      	strh	r0, [r4, #12]
  405d82:	bb2d      	cbnz	r5, 405dd0 <setvbuf+0xdc>
  405d84:	9d00      	ldr	r5, [sp, #0]
  405d86:	4628      	mov	r0, r5
  405d88:	f001 f8b6 	bl	406ef8 <malloc>
  405d8c:	4607      	mov	r7, r0
  405d8e:	2800      	cmp	r0, #0
  405d90:	d14e      	bne.n	405e30 <setvbuf+0x13c>
  405d92:	f8dd 9000 	ldr.w	r9, [sp]
  405d96:	45a9      	cmp	r9, r5
  405d98:	d13c      	bne.n	405e14 <setvbuf+0x120>
  405d9a:	f04f 30ff 	mov.w	r0, #4294967295
  405d9e:	89a3      	ldrh	r3, [r4, #12]
  405da0:	f043 0302 	orr.w	r3, r3, #2
  405da4:	81a3      	strh	r3, [r4, #12]
  405da6:	2300      	movs	r3, #0
  405da8:	60a3      	str	r3, [r4, #8]
  405daa:	f104 0347 	add.w	r3, r4, #71	; 0x47
  405dae:	6023      	str	r3, [r4, #0]
  405db0:	6123      	str	r3, [r4, #16]
  405db2:	2301      	movs	r3, #1
  405db4:	6163      	str	r3, [r4, #20]
  405db6:	b003      	add	sp, #12
  405db8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  405dbc:	4b22      	ldr	r3, [pc, #136]	; (405e48 <setvbuf+0x154>)
  405dbe:	429c      	cmp	r4, r3
  405dc0:	d101      	bne.n	405dc6 <setvbuf+0xd2>
  405dc2:	68b4      	ldr	r4, [r6, #8]
  405dc4:	e7a8      	b.n	405d18 <setvbuf+0x24>
  405dc6:	4b21      	ldr	r3, [pc, #132]	; (405e4c <setvbuf+0x158>)
  405dc8:	429c      	cmp	r4, r3
  405dca:	bf08      	it	eq
  405dcc:	68f4      	ldreq	r4, [r6, #12]
  405dce:	e7a3      	b.n	405d18 <setvbuf+0x24>
  405dd0:	2f00      	cmp	r7, #0
  405dd2:	d0d8      	beq.n	405d86 <setvbuf+0x92>
  405dd4:	69b3      	ldr	r3, [r6, #24]
  405dd6:	b913      	cbnz	r3, 405dde <setvbuf+0xea>
  405dd8:	4630      	mov	r0, r6
  405dda:	f000 ff91 	bl	406d00 <__sinit>
  405dde:	f1b8 0f01 	cmp.w	r8, #1
  405de2:	bf08      	it	eq
  405de4:	89a3      	ldrheq	r3, [r4, #12]
  405de6:	6027      	str	r7, [r4, #0]
  405de8:	bf04      	itt	eq
  405dea:	f043 0301 	orreq.w	r3, r3, #1
  405dee:	81a3      	strheq	r3, [r4, #12]
  405df0:	89a3      	ldrh	r3, [r4, #12]
  405df2:	6127      	str	r7, [r4, #16]
  405df4:	f013 0008 	ands.w	r0, r3, #8
  405df8:	6165      	str	r5, [r4, #20]
  405dfa:	d01b      	beq.n	405e34 <setvbuf+0x140>
  405dfc:	f013 0001 	ands.w	r0, r3, #1
  405e00:	bf18      	it	ne
  405e02:	426d      	negne	r5, r5
  405e04:	f04f 0300 	mov.w	r3, #0
  405e08:	bf1d      	ittte	ne
  405e0a:	60a3      	strne	r3, [r4, #8]
  405e0c:	61a5      	strne	r5, [r4, #24]
  405e0e:	4618      	movne	r0, r3
  405e10:	60a5      	streq	r5, [r4, #8]
  405e12:	e7d0      	b.n	405db6 <setvbuf+0xc2>
  405e14:	4648      	mov	r0, r9
  405e16:	f001 f86f 	bl	406ef8 <malloc>
  405e1a:	4607      	mov	r7, r0
  405e1c:	2800      	cmp	r0, #0
  405e1e:	d0bc      	beq.n	405d9a <setvbuf+0xa6>
  405e20:	89a3      	ldrh	r3, [r4, #12]
  405e22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405e26:	81a3      	strh	r3, [r4, #12]
  405e28:	464d      	mov	r5, r9
  405e2a:	e7d3      	b.n	405dd4 <setvbuf+0xe0>
  405e2c:	2000      	movs	r0, #0
  405e2e:	e7b6      	b.n	405d9e <setvbuf+0xaa>
  405e30:	46a9      	mov	r9, r5
  405e32:	e7f5      	b.n	405e20 <setvbuf+0x12c>
  405e34:	60a0      	str	r0, [r4, #8]
  405e36:	e7be      	b.n	405db6 <setvbuf+0xc2>
  405e38:	f04f 30ff 	mov.w	r0, #4294967295
  405e3c:	e7bb      	b.n	405db6 <setvbuf+0xc2>
  405e3e:	bf00      	nop
  405e40:	2040004c 	.word	0x2040004c
  405e44:	004082e0 	.word	0x004082e0
  405e48:	00408300 	.word	0x00408300
  405e4c:	004082c0 	.word	0x004082c0

00405e50 <strlen>:
  405e50:	4603      	mov	r3, r0
  405e52:	f813 2b01 	ldrb.w	r2, [r3], #1
  405e56:	2a00      	cmp	r2, #0
  405e58:	d1fb      	bne.n	405e52 <strlen+0x2>
  405e5a:	1a18      	subs	r0, r3, r0
  405e5c:	3801      	subs	r0, #1
  405e5e:	4770      	bx	lr

00405e60 <quorem>:
  405e60:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405e64:	6903      	ldr	r3, [r0, #16]
  405e66:	690c      	ldr	r4, [r1, #16]
  405e68:	429c      	cmp	r4, r3
  405e6a:	4680      	mov	r8, r0
  405e6c:	f300 8082 	bgt.w	405f74 <quorem+0x114>
  405e70:	3c01      	subs	r4, #1
  405e72:	f101 0714 	add.w	r7, r1, #20
  405e76:	ea4f 0e84 	mov.w	lr, r4, lsl #2
  405e7a:	f100 0614 	add.w	r6, r0, #20
  405e7e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
  405e82:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
  405e86:	eb06 030e 	add.w	r3, r6, lr
  405e8a:	3501      	adds	r5, #1
  405e8c:	eb07 090e 	add.w	r9, r7, lr
  405e90:	9301      	str	r3, [sp, #4]
  405e92:	fbb0 f5f5 	udiv	r5, r0, r5
  405e96:	b395      	cbz	r5, 405efe <quorem+0x9e>
  405e98:	f04f 0a00 	mov.w	sl, #0
  405e9c:	4638      	mov	r0, r7
  405e9e:	46b4      	mov	ip, r6
  405ea0:	46d3      	mov	fp, sl
  405ea2:	f850 2b04 	ldr.w	r2, [r0], #4
  405ea6:	b293      	uxth	r3, r2
  405ea8:	fb05 a303 	mla	r3, r5, r3, sl
  405eac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
  405eb0:	b29b      	uxth	r3, r3
  405eb2:	ebab 0303 	sub.w	r3, fp, r3
  405eb6:	0c12      	lsrs	r2, r2, #16
  405eb8:	f8bc b000 	ldrh.w	fp, [ip]
  405ebc:	fb05 a202 	mla	r2, r5, r2, sl
  405ec0:	fa13 f38b 	uxtah	r3, r3, fp
  405ec4:	ea4f 4a12 	mov.w	sl, r2, lsr #16
  405ec8:	fa1f fb82 	uxth.w	fp, r2
  405ecc:	f8dc 2000 	ldr.w	r2, [ip]
  405ed0:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
  405ed4:	eb02 4223 	add.w	r2, r2, r3, asr #16
  405ed8:	b29b      	uxth	r3, r3
  405eda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  405ede:	4581      	cmp	r9, r0
  405ee0:	ea4f 4b22 	mov.w	fp, r2, asr #16
  405ee4:	f84c 3b04 	str.w	r3, [ip], #4
  405ee8:	d2db      	bcs.n	405ea2 <quorem+0x42>
  405eea:	f856 300e 	ldr.w	r3, [r6, lr]
  405eee:	b933      	cbnz	r3, 405efe <quorem+0x9e>
  405ef0:	9b01      	ldr	r3, [sp, #4]
  405ef2:	3b04      	subs	r3, #4
  405ef4:	429e      	cmp	r6, r3
  405ef6:	461a      	mov	r2, r3
  405ef8:	d330      	bcc.n	405f5c <quorem+0xfc>
  405efa:	f8c8 4010 	str.w	r4, [r8, #16]
  405efe:	4640      	mov	r0, r8
  405f00:	f001 fa5f 	bl	4073c2 <__mcmp>
  405f04:	2800      	cmp	r0, #0
  405f06:	db25      	blt.n	405f54 <quorem+0xf4>
  405f08:	3501      	adds	r5, #1
  405f0a:	4630      	mov	r0, r6
  405f0c:	f04f 0e00 	mov.w	lr, #0
  405f10:	f857 2b04 	ldr.w	r2, [r7], #4
  405f14:	f8d0 c000 	ldr.w	ip, [r0]
  405f18:	b293      	uxth	r3, r2
  405f1a:	ebae 0303 	sub.w	r3, lr, r3
  405f1e:	0c12      	lsrs	r2, r2, #16
  405f20:	fa13 f38c 	uxtah	r3, r3, ip
  405f24:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
  405f28:	eb02 4223 	add.w	r2, r2, r3, asr #16
  405f2c:	b29b      	uxth	r3, r3
  405f2e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  405f32:	45b9      	cmp	r9, r7
  405f34:	ea4f 4e22 	mov.w	lr, r2, asr #16
  405f38:	f840 3b04 	str.w	r3, [r0], #4
  405f3c:	d2e8      	bcs.n	405f10 <quorem+0xb0>
  405f3e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
  405f42:	eb06 0384 	add.w	r3, r6, r4, lsl #2
  405f46:	b92a      	cbnz	r2, 405f54 <quorem+0xf4>
  405f48:	3b04      	subs	r3, #4
  405f4a:	429e      	cmp	r6, r3
  405f4c:	461a      	mov	r2, r3
  405f4e:	d30b      	bcc.n	405f68 <quorem+0x108>
  405f50:	f8c8 4010 	str.w	r4, [r8, #16]
  405f54:	4628      	mov	r0, r5
  405f56:	b003      	add	sp, #12
  405f58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405f5c:	6812      	ldr	r2, [r2, #0]
  405f5e:	3b04      	subs	r3, #4
  405f60:	2a00      	cmp	r2, #0
  405f62:	d1ca      	bne.n	405efa <quorem+0x9a>
  405f64:	3c01      	subs	r4, #1
  405f66:	e7c5      	b.n	405ef4 <quorem+0x94>
  405f68:	6812      	ldr	r2, [r2, #0]
  405f6a:	3b04      	subs	r3, #4
  405f6c:	2a00      	cmp	r2, #0
  405f6e:	d1ef      	bne.n	405f50 <quorem+0xf0>
  405f70:	3c01      	subs	r4, #1
  405f72:	e7ea      	b.n	405f4a <quorem+0xea>
  405f74:	2000      	movs	r0, #0
  405f76:	e7ee      	b.n	405f56 <quorem+0xf6>

00405f78 <_dtoa_r>:
  405f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405f7c:	6a46      	ldr	r6, [r0, #36]	; 0x24
  405f7e:	b095      	sub	sp, #84	; 0x54
  405f80:	4604      	mov	r4, r0
  405f82:	9d21      	ldr	r5, [sp, #132]	; 0x84
  405f84:	e9cd 2302 	strd	r2, r3, [sp, #8]
  405f88:	b93e      	cbnz	r6, 405f9a <_dtoa_r+0x22>
  405f8a:	2010      	movs	r0, #16
  405f8c:	f000 ffb4 	bl	406ef8 <malloc>
  405f90:	6260      	str	r0, [r4, #36]	; 0x24
  405f92:	6046      	str	r6, [r0, #4]
  405f94:	6086      	str	r6, [r0, #8]
  405f96:	6006      	str	r6, [r0, #0]
  405f98:	60c6      	str	r6, [r0, #12]
  405f9a:	6a63      	ldr	r3, [r4, #36]	; 0x24
  405f9c:	6819      	ldr	r1, [r3, #0]
  405f9e:	b151      	cbz	r1, 405fb6 <_dtoa_r+0x3e>
  405fa0:	685a      	ldr	r2, [r3, #4]
  405fa2:	604a      	str	r2, [r1, #4]
  405fa4:	2301      	movs	r3, #1
  405fa6:	4093      	lsls	r3, r2
  405fa8:	608b      	str	r3, [r1, #8]
  405faa:	4620      	mov	r0, r4
  405fac:	f001 f834 	bl	407018 <_Bfree>
  405fb0:	6a63      	ldr	r3, [r4, #36]	; 0x24
  405fb2:	2200      	movs	r2, #0
  405fb4:	601a      	str	r2, [r3, #0]
  405fb6:	9b03      	ldr	r3, [sp, #12]
  405fb8:	2b00      	cmp	r3, #0
  405fba:	bfbf      	itttt	lt
  405fbc:	2301      	movlt	r3, #1
  405fbe:	602b      	strlt	r3, [r5, #0]
  405fc0:	9b03      	ldrlt	r3, [sp, #12]
  405fc2:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
  405fc6:	bfb2      	itee	lt
  405fc8:	9303      	strlt	r3, [sp, #12]
  405fca:	2300      	movge	r3, #0
  405fcc:	602b      	strge	r3, [r5, #0]
  405fce:	f8dd 900c 	ldr.w	r9, [sp, #12]
  405fd2:	4ba9      	ldr	r3, [pc, #676]	; (406278 <_dtoa_r+0x300>)
  405fd4:	ea33 0309 	bics.w	r3, r3, r9
  405fd8:	d11b      	bne.n	406012 <_dtoa_r+0x9a>
  405fda:	9a20      	ldr	r2, [sp, #128]	; 0x80
  405fdc:	f242 730f 	movw	r3, #9999	; 0x270f
  405fe0:	6013      	str	r3, [r2, #0]
  405fe2:	9b02      	ldr	r3, [sp, #8]
  405fe4:	b923      	cbnz	r3, 405ff0 <_dtoa_r+0x78>
  405fe6:	f3c9 0013 	ubfx	r0, r9, #0, #20
  405fea:	2800      	cmp	r0, #0
  405fec:	f000 8581 	beq.w	406af2 <_dtoa_r+0xb7a>
  405ff0:	9b22      	ldr	r3, [sp, #136]	; 0x88
  405ff2:	b953      	cbnz	r3, 40600a <_dtoa_r+0x92>
  405ff4:	4ba1      	ldr	r3, [pc, #644]	; (40627c <_dtoa_r+0x304>)
  405ff6:	e021      	b.n	40603c <_dtoa_r+0xc4>
  405ff8:	4ba1      	ldr	r3, [pc, #644]	; (406280 <_dtoa_r+0x308>)
  405ffa:	9306      	str	r3, [sp, #24]
  405ffc:	3308      	adds	r3, #8
  405ffe:	9a22      	ldr	r2, [sp, #136]	; 0x88
  406000:	6013      	str	r3, [r2, #0]
  406002:	9806      	ldr	r0, [sp, #24]
  406004:	b015      	add	sp, #84	; 0x54
  406006:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40600a:	4b9c      	ldr	r3, [pc, #624]	; (40627c <_dtoa_r+0x304>)
  40600c:	9306      	str	r3, [sp, #24]
  40600e:	3303      	adds	r3, #3
  406010:	e7f5      	b.n	405ffe <_dtoa_r+0x86>
  406012:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  406016:	2200      	movs	r2, #0
  406018:	2300      	movs	r3, #0
  40601a:	4630      	mov	r0, r6
  40601c:	4639      	mov	r1, r7
  40601e:	f7ff f8ed 	bl	4051fc <__aeabi_dcmpeq>
  406022:	4680      	mov	r8, r0
  406024:	b160      	cbz	r0, 406040 <_dtoa_r+0xc8>
  406026:	9a20      	ldr	r2, [sp, #128]	; 0x80
  406028:	2301      	movs	r3, #1
  40602a:	6013      	str	r3, [r2, #0]
  40602c:	9b22      	ldr	r3, [sp, #136]	; 0x88
  40602e:	2b00      	cmp	r3, #0
  406030:	f000 855c 	beq.w	406aec <_dtoa_r+0xb74>
  406034:	4b93      	ldr	r3, [pc, #588]	; (406284 <_dtoa_r+0x30c>)
  406036:	9a22      	ldr	r2, [sp, #136]	; 0x88
  406038:	6013      	str	r3, [r2, #0]
  40603a:	3b01      	subs	r3, #1
  40603c:	9306      	str	r3, [sp, #24]
  40603e:	e7e0      	b.n	406002 <_dtoa_r+0x8a>
  406040:	ab12      	add	r3, sp, #72	; 0x48
  406042:	9301      	str	r3, [sp, #4]
  406044:	ab13      	add	r3, sp, #76	; 0x4c
  406046:	9300      	str	r3, [sp, #0]
  406048:	4632      	mov	r2, r6
  40604a:	463b      	mov	r3, r7
  40604c:	4620      	mov	r0, r4
  40604e:	f001 fa30 	bl	4074b2 <__d2b>
  406052:	f3c9 550a 	ubfx	r5, r9, #20, #11
  406056:	4682      	mov	sl, r0
  406058:	2d00      	cmp	r5, #0
  40605a:	d07c      	beq.n	406156 <_dtoa_r+0x1de>
  40605c:	f3c7 0313 	ubfx	r3, r7, #0, #20
  406060:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  406064:	4630      	mov	r0, r6
  406066:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40606a:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  40606e:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
  406072:	2200      	movs	r2, #0
  406074:	4b84      	ldr	r3, [pc, #528]	; (406288 <_dtoa_r+0x310>)
  406076:	f7fe fca5 	bl	4049c4 <__aeabi_dsub>
  40607a:	a379      	add	r3, pc, #484	; (adr r3, 406260 <_dtoa_r+0x2e8>)
  40607c:	e9d3 2300 	ldrd	r2, r3, [r3]
  406080:	f7fe fe54 	bl	404d2c <__aeabi_dmul>
  406084:	a378      	add	r3, pc, #480	; (adr r3, 406268 <_dtoa_r+0x2f0>)
  406086:	e9d3 2300 	ldrd	r2, r3, [r3]
  40608a:	f7fe fc9d 	bl	4049c8 <__adddf3>
  40608e:	4606      	mov	r6, r0
  406090:	4628      	mov	r0, r5
  406092:	460f      	mov	r7, r1
  406094:	f7fe fde4 	bl	404c60 <__aeabi_i2d>
  406098:	a375      	add	r3, pc, #468	; (adr r3, 406270 <_dtoa_r+0x2f8>)
  40609a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40609e:	f7fe fe45 	bl	404d2c <__aeabi_dmul>
  4060a2:	4602      	mov	r2, r0
  4060a4:	460b      	mov	r3, r1
  4060a6:	4630      	mov	r0, r6
  4060a8:	4639      	mov	r1, r7
  4060aa:	f7fe fc8d 	bl	4049c8 <__adddf3>
  4060ae:	4606      	mov	r6, r0
  4060b0:	460f      	mov	r7, r1
  4060b2:	f7ff f8eb 	bl	40528c <__aeabi_d2iz>
  4060b6:	2200      	movs	r2, #0
  4060b8:	4683      	mov	fp, r0
  4060ba:	2300      	movs	r3, #0
  4060bc:	4630      	mov	r0, r6
  4060be:	4639      	mov	r1, r7
  4060c0:	f7ff f8a6 	bl	405210 <__aeabi_dcmplt>
  4060c4:	b158      	cbz	r0, 4060de <_dtoa_r+0x166>
  4060c6:	4658      	mov	r0, fp
  4060c8:	f7fe fdca 	bl	404c60 <__aeabi_i2d>
  4060cc:	4602      	mov	r2, r0
  4060ce:	460b      	mov	r3, r1
  4060d0:	4630      	mov	r0, r6
  4060d2:	4639      	mov	r1, r7
  4060d4:	f7ff f892 	bl	4051fc <__aeabi_dcmpeq>
  4060d8:	b908      	cbnz	r0, 4060de <_dtoa_r+0x166>
  4060da:	f10b 3bff 	add.w	fp, fp, #4294967295
  4060de:	f1bb 0f16 	cmp.w	fp, #22
  4060e2:	d857      	bhi.n	406194 <_dtoa_r+0x21c>
  4060e4:	4969      	ldr	r1, [pc, #420]	; (40628c <_dtoa_r+0x314>)
  4060e6:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
  4060ea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4060ee:	e9d1 0100 	ldrd	r0, r1, [r1]
  4060f2:	f7ff f8ab 	bl	40524c <__aeabi_dcmpgt>
  4060f6:	2800      	cmp	r0, #0
  4060f8:	d04e      	beq.n	406198 <_dtoa_r+0x220>
  4060fa:	f10b 3bff 	add.w	fp, fp, #4294967295
  4060fe:	2300      	movs	r3, #0
  406100:	930d      	str	r3, [sp, #52]	; 0x34
  406102:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406104:	1b5d      	subs	r5, r3, r5
  406106:	1e6b      	subs	r3, r5, #1
  406108:	9307      	str	r3, [sp, #28]
  40610a:	bf43      	ittte	mi
  40610c:	2300      	movmi	r3, #0
  40610e:	f1c5 0801 	rsbmi	r8, r5, #1
  406112:	9307      	strmi	r3, [sp, #28]
  406114:	f04f 0800 	movpl.w	r8, #0
  406118:	f1bb 0f00 	cmp.w	fp, #0
  40611c:	db3e      	blt.n	40619c <_dtoa_r+0x224>
  40611e:	9b07      	ldr	r3, [sp, #28]
  406120:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
  406124:	445b      	add	r3, fp
  406126:	9307      	str	r3, [sp, #28]
  406128:	2300      	movs	r3, #0
  40612a:	9308      	str	r3, [sp, #32]
  40612c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  40612e:	2b09      	cmp	r3, #9
  406130:	f200 80b0 	bhi.w	406294 <_dtoa_r+0x31c>
  406134:	2b05      	cmp	r3, #5
  406136:	bfc4      	itt	gt
  406138:	3b04      	subgt	r3, #4
  40613a:	931e      	strgt	r3, [sp, #120]	; 0x78
  40613c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  40613e:	f1a3 0302 	sub.w	r3, r3, #2
  406142:	bfcc      	ite	gt
  406144:	2600      	movgt	r6, #0
  406146:	2601      	movle	r6, #1
  406148:	2b03      	cmp	r3, #3
  40614a:	f200 80af 	bhi.w	4062ac <_dtoa_r+0x334>
  40614e:	e8df f003 	tbb	[pc, r3]
  406152:	8583      	.short	0x8583
  406154:	772d      	.short	0x772d
  406156:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  406158:	9d12      	ldr	r5, [sp, #72]	; 0x48
  40615a:	441d      	add	r5, r3
  40615c:	f205 4332 	addw	r3, r5, #1074	; 0x432
  406160:	2b20      	cmp	r3, #32
  406162:	dd11      	ble.n	406188 <_dtoa_r+0x210>
  406164:	9a02      	ldr	r2, [sp, #8]
  406166:	f205 4012 	addw	r0, r5, #1042	; 0x412
  40616a:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  40616e:	fa22 f000 	lsr.w	r0, r2, r0
  406172:	fa09 f303 	lsl.w	r3, r9, r3
  406176:	4318      	orrs	r0, r3
  406178:	f7fe fd62 	bl	404c40 <__aeabi_ui2d>
  40617c:	2301      	movs	r3, #1
  40617e:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  406182:	3d01      	subs	r5, #1
  406184:	9310      	str	r3, [sp, #64]	; 0x40
  406186:	e774      	b.n	406072 <_dtoa_r+0xfa>
  406188:	f1c3 0020 	rsb	r0, r3, #32
  40618c:	9b02      	ldr	r3, [sp, #8]
  40618e:	fa03 f000 	lsl.w	r0, r3, r0
  406192:	e7f1      	b.n	406178 <_dtoa_r+0x200>
  406194:	2301      	movs	r3, #1
  406196:	e7b3      	b.n	406100 <_dtoa_r+0x188>
  406198:	900d      	str	r0, [sp, #52]	; 0x34
  40619a:	e7b2      	b.n	406102 <_dtoa_r+0x18a>
  40619c:	f1cb 0300 	rsb	r3, fp, #0
  4061a0:	9308      	str	r3, [sp, #32]
  4061a2:	2300      	movs	r3, #0
  4061a4:	eba8 080b 	sub.w	r8, r8, fp
  4061a8:	930c      	str	r3, [sp, #48]	; 0x30
  4061aa:	e7bf      	b.n	40612c <_dtoa_r+0x1b4>
  4061ac:	2301      	movs	r3, #1
  4061ae:	9309      	str	r3, [sp, #36]	; 0x24
  4061b0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4061b2:	2b00      	cmp	r3, #0
  4061b4:	dd7d      	ble.n	4062b2 <_dtoa_r+0x33a>
  4061b6:	9304      	str	r3, [sp, #16]
  4061b8:	4699      	mov	r9, r3
  4061ba:	6a65      	ldr	r5, [r4, #36]	; 0x24
  4061bc:	2200      	movs	r2, #0
  4061be:	606a      	str	r2, [r5, #4]
  4061c0:	2104      	movs	r1, #4
  4061c2:	f101 0214 	add.w	r2, r1, #20
  4061c6:	429a      	cmp	r2, r3
  4061c8:	d978      	bls.n	4062bc <_dtoa_r+0x344>
  4061ca:	6869      	ldr	r1, [r5, #4]
  4061cc:	4620      	mov	r0, r4
  4061ce:	f000 feef 	bl	406fb0 <_Balloc>
  4061d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4061d4:	6028      	str	r0, [r5, #0]
  4061d6:	681b      	ldr	r3, [r3, #0]
  4061d8:	9306      	str	r3, [sp, #24]
  4061da:	f1b9 0f0e 	cmp.w	r9, #14
  4061de:	f200 80ee 	bhi.w	4063be <_dtoa_r+0x446>
  4061e2:	2e00      	cmp	r6, #0
  4061e4:	f000 80eb 	beq.w	4063be <_dtoa_r+0x446>
  4061e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4061ec:	f1bb 0f00 	cmp.w	fp, #0
  4061f0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  4061f4:	dd77      	ble.n	4062e6 <_dtoa_r+0x36e>
  4061f6:	4a25      	ldr	r2, [pc, #148]	; (40628c <_dtoa_r+0x314>)
  4061f8:	f00b 030f 	and.w	r3, fp, #15
  4061fc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  406200:	e9d3 2300 	ldrd	r2, r3, [r3]
  406204:	ea4f 162b 	mov.w	r6, fp, asr #4
  406208:	06f0      	lsls	r0, r6, #27
  40620a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  40620e:	d55a      	bpl.n	4062c6 <_dtoa_r+0x34e>
  406210:	4b1f      	ldr	r3, [pc, #124]	; (406290 <_dtoa_r+0x318>)
  406212:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  406216:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  40621a:	f7fe feb1 	bl	404f80 <__aeabi_ddiv>
  40621e:	e9cd 0102 	strd	r0, r1, [sp, #8]
  406222:	f006 060f 	and.w	r6, r6, #15
  406226:	2503      	movs	r5, #3
  406228:	4f19      	ldr	r7, [pc, #100]	; (406290 <_dtoa_r+0x318>)
  40622a:	2e00      	cmp	r6, #0
  40622c:	d14d      	bne.n	4062ca <_dtoa_r+0x352>
  40622e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  406232:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  406236:	f7fe fea3 	bl	404f80 <__aeabi_ddiv>
  40623a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40623e:	e06c      	b.n	40631a <_dtoa_r+0x3a2>
  406240:	2301      	movs	r3, #1
  406242:	9309      	str	r3, [sp, #36]	; 0x24
  406244:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  406246:	445b      	add	r3, fp
  406248:	f103 0901 	add.w	r9, r3, #1
  40624c:	9304      	str	r3, [sp, #16]
  40624e:	464b      	mov	r3, r9
  406250:	2b01      	cmp	r3, #1
  406252:	bfb8      	it	lt
  406254:	2301      	movlt	r3, #1
  406256:	e7b0      	b.n	4061ba <_dtoa_r+0x242>
  406258:	2300      	movs	r3, #0
  40625a:	e7a8      	b.n	4061ae <_dtoa_r+0x236>
  40625c:	2300      	movs	r3, #0
  40625e:	e7f0      	b.n	406242 <_dtoa_r+0x2ca>
  406260:	636f4361 	.word	0x636f4361
  406264:	3fd287a7 	.word	0x3fd287a7
  406268:	8b60c8b3 	.word	0x8b60c8b3
  40626c:	3fc68a28 	.word	0x3fc68a28
  406270:	509f79fb 	.word	0x509f79fb
  406274:	3fd34413 	.word	0x3fd34413
  406278:	7ff00000 	.word	0x7ff00000
  40627c:	004082b9 	.word	0x004082b9
  406280:	004082b0 	.word	0x004082b0
  406284:	0040828d 	.word	0x0040828d
  406288:	3ff80000 	.word	0x3ff80000
  40628c:	00408348 	.word	0x00408348
  406290:	00408320 	.word	0x00408320
  406294:	2601      	movs	r6, #1
  406296:	2300      	movs	r3, #0
  406298:	931e      	str	r3, [sp, #120]	; 0x78
  40629a:	9609      	str	r6, [sp, #36]	; 0x24
  40629c:	f04f 33ff 	mov.w	r3, #4294967295
  4062a0:	9304      	str	r3, [sp, #16]
  4062a2:	4699      	mov	r9, r3
  4062a4:	2200      	movs	r2, #0
  4062a6:	2312      	movs	r3, #18
  4062a8:	921f      	str	r2, [sp, #124]	; 0x7c
  4062aa:	e786      	b.n	4061ba <_dtoa_r+0x242>
  4062ac:	2301      	movs	r3, #1
  4062ae:	9309      	str	r3, [sp, #36]	; 0x24
  4062b0:	e7f4      	b.n	40629c <_dtoa_r+0x324>
  4062b2:	2301      	movs	r3, #1
  4062b4:	9304      	str	r3, [sp, #16]
  4062b6:	4699      	mov	r9, r3
  4062b8:	461a      	mov	r2, r3
  4062ba:	e7f5      	b.n	4062a8 <_dtoa_r+0x330>
  4062bc:	686a      	ldr	r2, [r5, #4]
  4062be:	3201      	adds	r2, #1
  4062c0:	606a      	str	r2, [r5, #4]
  4062c2:	0049      	lsls	r1, r1, #1
  4062c4:	e77d      	b.n	4061c2 <_dtoa_r+0x24a>
  4062c6:	2502      	movs	r5, #2
  4062c8:	e7ae      	b.n	406228 <_dtoa_r+0x2b0>
  4062ca:	07f1      	lsls	r1, r6, #31
  4062cc:	d508      	bpl.n	4062e0 <_dtoa_r+0x368>
  4062ce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  4062d2:	e9d7 2300 	ldrd	r2, r3, [r7]
  4062d6:	f7fe fd29 	bl	404d2c <__aeabi_dmul>
  4062da:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  4062de:	3501      	adds	r5, #1
  4062e0:	1076      	asrs	r6, r6, #1
  4062e2:	3708      	adds	r7, #8
  4062e4:	e7a1      	b.n	40622a <_dtoa_r+0x2b2>
  4062e6:	f000 80a5 	beq.w	406434 <_dtoa_r+0x4bc>
  4062ea:	f1cb 0600 	rsb	r6, fp, #0
  4062ee:	4ba3      	ldr	r3, [pc, #652]	; (40657c <_dtoa_r+0x604>)
  4062f0:	4fa3      	ldr	r7, [pc, #652]	; (406580 <_dtoa_r+0x608>)
  4062f2:	f006 020f 	and.w	r2, r6, #15
  4062f6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4062fa:	e9d3 2300 	ldrd	r2, r3, [r3]
  4062fe:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  406302:	f7fe fd13 	bl	404d2c <__aeabi_dmul>
  406306:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40630a:	1136      	asrs	r6, r6, #4
  40630c:	2300      	movs	r3, #0
  40630e:	2502      	movs	r5, #2
  406310:	2e00      	cmp	r6, #0
  406312:	f040 8084 	bne.w	40641e <_dtoa_r+0x4a6>
  406316:	2b00      	cmp	r3, #0
  406318:	d18f      	bne.n	40623a <_dtoa_r+0x2c2>
  40631a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40631c:	2b00      	cmp	r3, #0
  40631e:	f000 808b 	beq.w	406438 <_dtoa_r+0x4c0>
  406322:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406326:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  40632a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  40632e:	2200      	movs	r2, #0
  406330:	4b94      	ldr	r3, [pc, #592]	; (406584 <_dtoa_r+0x60c>)
  406332:	f7fe ff6d 	bl	405210 <__aeabi_dcmplt>
  406336:	2800      	cmp	r0, #0
  406338:	d07e      	beq.n	406438 <_dtoa_r+0x4c0>
  40633a:	f1b9 0f00 	cmp.w	r9, #0
  40633e:	d07b      	beq.n	406438 <_dtoa_r+0x4c0>
  406340:	9b04      	ldr	r3, [sp, #16]
  406342:	2b00      	cmp	r3, #0
  406344:	dd37      	ble.n	4063b6 <_dtoa_r+0x43e>
  406346:	2200      	movs	r2, #0
  406348:	4b8f      	ldr	r3, [pc, #572]	; (406588 <_dtoa_r+0x610>)
  40634a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  40634e:	f7fe fced 	bl	404d2c <__aeabi_dmul>
  406352:	e9cd 0102 	strd	r0, r1, [sp, #8]
  406356:	9e04      	ldr	r6, [sp, #16]
  406358:	f10b 37ff 	add.w	r7, fp, #4294967295
  40635c:	3501      	adds	r5, #1
  40635e:	4628      	mov	r0, r5
  406360:	f7fe fc7e 	bl	404c60 <__aeabi_i2d>
  406364:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406368:	f7fe fce0 	bl	404d2c <__aeabi_dmul>
  40636c:	4b87      	ldr	r3, [pc, #540]	; (40658c <_dtoa_r+0x614>)
  40636e:	2200      	movs	r2, #0
  406370:	f7fe fb2a 	bl	4049c8 <__adddf3>
  406374:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  406378:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40637a:	f1a3 7550 	sub.w	r5, r3, #54525952	; 0x3400000
  40637e:	950b      	str	r5, [sp, #44]	; 0x2c
  406380:	2e00      	cmp	r6, #0
  406382:	d15c      	bne.n	40643e <_dtoa_r+0x4c6>
  406384:	2200      	movs	r2, #0
  406386:	4b82      	ldr	r3, [pc, #520]	; (406590 <_dtoa_r+0x618>)
  406388:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40638c:	f7fe fb1a 	bl	4049c4 <__aeabi_dsub>
  406390:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  406392:	462b      	mov	r3, r5
  406394:	e9cd 0102 	strd	r0, r1, [sp, #8]
  406398:	f7fe ff58 	bl	40524c <__aeabi_dcmpgt>
  40639c:	2800      	cmp	r0, #0
  40639e:	f040 82f7 	bne.w	406990 <_dtoa_r+0xa18>
  4063a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4063a4:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
  4063a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4063ac:	f7fe ff30 	bl	405210 <__aeabi_dcmplt>
  4063b0:	2800      	cmp	r0, #0
  4063b2:	f040 82eb 	bne.w	40698c <_dtoa_r+0xa14>
  4063b6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  4063ba:	e9cd 2302 	strd	r2, r3, [sp, #8]
  4063be:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4063c0:	2b00      	cmp	r3, #0
  4063c2:	f2c0 8151 	blt.w	406668 <_dtoa_r+0x6f0>
  4063c6:	f1bb 0f0e 	cmp.w	fp, #14
  4063ca:	f300 814d 	bgt.w	406668 <_dtoa_r+0x6f0>
  4063ce:	4b6b      	ldr	r3, [pc, #428]	; (40657c <_dtoa_r+0x604>)
  4063d0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
  4063d4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4063d8:	e9cd 2304 	strd	r2, r3, [sp, #16]
  4063dc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4063de:	2b00      	cmp	r3, #0
  4063e0:	f280 80da 	bge.w	406598 <_dtoa_r+0x620>
  4063e4:	f1b9 0f00 	cmp.w	r9, #0
  4063e8:	f300 80d6 	bgt.w	406598 <_dtoa_r+0x620>
  4063ec:	f040 82cd 	bne.w	40698a <_dtoa_r+0xa12>
  4063f0:	2200      	movs	r2, #0
  4063f2:	4b67      	ldr	r3, [pc, #412]	; (406590 <_dtoa_r+0x618>)
  4063f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4063f8:	f7fe fc98 	bl	404d2c <__aeabi_dmul>
  4063fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406400:	f7fe ff1a 	bl	405238 <__aeabi_dcmpge>
  406404:	464e      	mov	r6, r9
  406406:	464f      	mov	r7, r9
  406408:	2800      	cmp	r0, #0
  40640a:	f040 82a4 	bne.w	406956 <_dtoa_r+0x9de>
  40640e:	9b06      	ldr	r3, [sp, #24]
  406410:	9a06      	ldr	r2, [sp, #24]
  406412:	1c5d      	adds	r5, r3, #1
  406414:	2331      	movs	r3, #49	; 0x31
  406416:	7013      	strb	r3, [r2, #0]
  406418:	f10b 0b01 	add.w	fp, fp, #1
  40641c:	e29f      	b.n	40695e <_dtoa_r+0x9e6>
  40641e:	07f2      	lsls	r2, r6, #31
  406420:	d505      	bpl.n	40642e <_dtoa_r+0x4b6>
  406422:	e9d7 2300 	ldrd	r2, r3, [r7]
  406426:	f7fe fc81 	bl	404d2c <__aeabi_dmul>
  40642a:	3501      	adds	r5, #1
  40642c:	2301      	movs	r3, #1
  40642e:	1076      	asrs	r6, r6, #1
  406430:	3708      	adds	r7, #8
  406432:	e76d      	b.n	406310 <_dtoa_r+0x398>
  406434:	2502      	movs	r5, #2
  406436:	e770      	b.n	40631a <_dtoa_r+0x3a2>
  406438:	465f      	mov	r7, fp
  40643a:	464e      	mov	r6, r9
  40643c:	e78f      	b.n	40635e <_dtoa_r+0x3e6>
  40643e:	9a06      	ldr	r2, [sp, #24]
  406440:	4b4e      	ldr	r3, [pc, #312]	; (40657c <_dtoa_r+0x604>)
  406442:	4432      	add	r2, r6
  406444:	9211      	str	r2, [sp, #68]	; 0x44
  406446:	9a09      	ldr	r2, [sp, #36]	; 0x24
  406448:	1e71      	subs	r1, r6, #1
  40644a:	2a00      	cmp	r2, #0
  40644c:	d048      	beq.n	4064e0 <_dtoa_r+0x568>
  40644e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
  406452:	e9d3 2300 	ldrd	r2, r3, [r3]
  406456:	2000      	movs	r0, #0
  406458:	494e      	ldr	r1, [pc, #312]	; (406594 <_dtoa_r+0x61c>)
  40645a:	f7fe fd91 	bl	404f80 <__aeabi_ddiv>
  40645e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  406462:	f7fe faaf 	bl	4049c4 <__aeabi_dsub>
  406466:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  40646a:	9d06      	ldr	r5, [sp, #24]
  40646c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  406470:	f7fe ff0c 	bl	40528c <__aeabi_d2iz>
  406474:	4606      	mov	r6, r0
  406476:	f7fe fbf3 	bl	404c60 <__aeabi_i2d>
  40647a:	4602      	mov	r2, r0
  40647c:	460b      	mov	r3, r1
  40647e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  406482:	f7fe fa9f 	bl	4049c4 <__aeabi_dsub>
  406486:	3630      	adds	r6, #48	; 0x30
  406488:	f805 6b01 	strb.w	r6, [r5], #1
  40648c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  406490:	e9cd 0102 	strd	r0, r1, [sp, #8]
  406494:	f7fe febc 	bl	405210 <__aeabi_dcmplt>
  406498:	2800      	cmp	r0, #0
  40649a:	d165      	bne.n	406568 <_dtoa_r+0x5f0>
  40649c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4064a0:	2000      	movs	r0, #0
  4064a2:	4938      	ldr	r1, [pc, #224]	; (406584 <_dtoa_r+0x60c>)
  4064a4:	f7fe fa8e 	bl	4049c4 <__aeabi_dsub>
  4064a8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  4064ac:	f7fe feb0 	bl	405210 <__aeabi_dcmplt>
  4064b0:	2800      	cmp	r0, #0
  4064b2:	f040 80b9 	bne.w	406628 <_dtoa_r+0x6b0>
  4064b6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4064b8:	429d      	cmp	r5, r3
  4064ba:	f43f af7c 	beq.w	4063b6 <_dtoa_r+0x43e>
  4064be:	2200      	movs	r2, #0
  4064c0:	4b31      	ldr	r3, [pc, #196]	; (406588 <_dtoa_r+0x610>)
  4064c2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  4064c6:	f7fe fc31 	bl	404d2c <__aeabi_dmul>
  4064ca:	2200      	movs	r2, #0
  4064cc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  4064d0:	4b2d      	ldr	r3, [pc, #180]	; (406588 <_dtoa_r+0x610>)
  4064d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4064d6:	f7fe fc29 	bl	404d2c <__aeabi_dmul>
  4064da:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4064de:	e7c5      	b.n	40646c <_dtoa_r+0x4f4>
  4064e0:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
  4064e4:	e9d1 0100 	ldrd	r0, r1, [r1]
  4064e8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  4064ec:	f7fe fc1e 	bl	404d2c <__aeabi_dmul>
  4064f0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  4064f4:	9d06      	ldr	r5, [sp, #24]
  4064f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4064fa:	f7fe fec7 	bl	40528c <__aeabi_d2iz>
  4064fe:	4606      	mov	r6, r0
  406500:	f7fe fbae 	bl	404c60 <__aeabi_i2d>
  406504:	3630      	adds	r6, #48	; 0x30
  406506:	4602      	mov	r2, r0
  406508:	460b      	mov	r3, r1
  40650a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40650e:	f7fe fa59 	bl	4049c4 <__aeabi_dsub>
  406512:	f805 6b01 	strb.w	r6, [r5], #1
  406516:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406518:	42ab      	cmp	r3, r5
  40651a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40651e:	f04f 0200 	mov.w	r2, #0
  406522:	d125      	bne.n	406570 <_dtoa_r+0x5f8>
  406524:	4b1b      	ldr	r3, [pc, #108]	; (406594 <_dtoa_r+0x61c>)
  406526:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  40652a:	f7fe fa4d 	bl	4049c8 <__adddf3>
  40652e:	4602      	mov	r2, r0
  406530:	460b      	mov	r3, r1
  406532:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  406536:	f7fe fe89 	bl	40524c <__aeabi_dcmpgt>
  40653a:	2800      	cmp	r0, #0
  40653c:	d174      	bne.n	406628 <_dtoa_r+0x6b0>
  40653e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  406542:	2000      	movs	r0, #0
  406544:	4913      	ldr	r1, [pc, #76]	; (406594 <_dtoa_r+0x61c>)
  406546:	f7fe fa3d 	bl	4049c4 <__aeabi_dsub>
  40654a:	4602      	mov	r2, r0
  40654c:	460b      	mov	r3, r1
  40654e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  406552:	f7fe fe5d 	bl	405210 <__aeabi_dcmplt>
  406556:	2800      	cmp	r0, #0
  406558:	f43f af2d 	beq.w	4063b6 <_dtoa_r+0x43e>
  40655c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  406560:	2b30      	cmp	r3, #48	; 0x30
  406562:	f105 32ff 	add.w	r2, r5, #4294967295
  406566:	d001      	beq.n	40656c <_dtoa_r+0x5f4>
  406568:	46bb      	mov	fp, r7
  40656a:	e04c      	b.n	406606 <_dtoa_r+0x68e>
  40656c:	4615      	mov	r5, r2
  40656e:	e7f5      	b.n	40655c <_dtoa_r+0x5e4>
  406570:	4b05      	ldr	r3, [pc, #20]	; (406588 <_dtoa_r+0x610>)
  406572:	f7fe fbdb 	bl	404d2c <__aeabi_dmul>
  406576:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40657a:	e7bc      	b.n	4064f6 <_dtoa_r+0x57e>
  40657c:	00408348 	.word	0x00408348
  406580:	00408320 	.word	0x00408320
  406584:	3ff00000 	.word	0x3ff00000
  406588:	40240000 	.word	0x40240000
  40658c:	401c0000 	.word	0x401c0000
  406590:	40140000 	.word	0x40140000
  406594:	3fe00000 	.word	0x3fe00000
  406598:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  40659c:	9d06      	ldr	r5, [sp, #24]
  40659e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  4065a2:	4630      	mov	r0, r6
  4065a4:	4639      	mov	r1, r7
  4065a6:	f7fe fceb 	bl	404f80 <__aeabi_ddiv>
  4065aa:	f7fe fe6f 	bl	40528c <__aeabi_d2iz>
  4065ae:	4680      	mov	r8, r0
  4065b0:	f7fe fb56 	bl	404c60 <__aeabi_i2d>
  4065b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  4065b8:	f7fe fbb8 	bl	404d2c <__aeabi_dmul>
  4065bc:	4602      	mov	r2, r0
  4065be:	460b      	mov	r3, r1
  4065c0:	4630      	mov	r0, r6
  4065c2:	4639      	mov	r1, r7
  4065c4:	f108 0630 	add.w	r6, r8, #48	; 0x30
  4065c8:	f7fe f9fc 	bl	4049c4 <__aeabi_dsub>
  4065cc:	f805 6b01 	strb.w	r6, [r5], #1
  4065d0:	9e06      	ldr	r6, [sp, #24]
  4065d2:	1bae      	subs	r6, r5, r6
  4065d4:	45b1      	cmp	r9, r6
  4065d6:	4602      	mov	r2, r0
  4065d8:	460b      	mov	r3, r1
  4065da:	d138      	bne.n	40664e <_dtoa_r+0x6d6>
  4065dc:	f7fe f9f4 	bl	4049c8 <__adddf3>
  4065e0:	4606      	mov	r6, r0
  4065e2:	460f      	mov	r7, r1
  4065e4:	4602      	mov	r2, r0
  4065e6:	460b      	mov	r3, r1
  4065e8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4065ec:	f7fe fe10 	bl	405210 <__aeabi_dcmplt>
  4065f0:	b9c8      	cbnz	r0, 406626 <_dtoa_r+0x6ae>
  4065f2:	4632      	mov	r2, r6
  4065f4:	463b      	mov	r3, r7
  4065f6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4065fa:	f7fe fdff 	bl	4051fc <__aeabi_dcmpeq>
  4065fe:	b110      	cbz	r0, 406606 <_dtoa_r+0x68e>
  406600:	f018 0f01 	tst.w	r8, #1
  406604:	d10f      	bne.n	406626 <_dtoa_r+0x6ae>
  406606:	4651      	mov	r1, sl
  406608:	4620      	mov	r0, r4
  40660a:	f000 fd05 	bl	407018 <_Bfree>
  40660e:	2300      	movs	r3, #0
  406610:	9a20      	ldr	r2, [sp, #128]	; 0x80
  406612:	702b      	strb	r3, [r5, #0]
  406614:	f10b 0301 	add.w	r3, fp, #1
  406618:	6013      	str	r3, [r2, #0]
  40661a:	9b22      	ldr	r3, [sp, #136]	; 0x88
  40661c:	2b00      	cmp	r3, #0
  40661e:	f43f acf0 	beq.w	406002 <_dtoa_r+0x8a>
  406622:	601d      	str	r5, [r3, #0]
  406624:	e4ed      	b.n	406002 <_dtoa_r+0x8a>
  406626:	465f      	mov	r7, fp
  406628:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  40662c:	2a39      	cmp	r2, #57	; 0x39
  40662e:	f105 33ff 	add.w	r3, r5, #4294967295
  406632:	d106      	bne.n	406642 <_dtoa_r+0x6ca>
  406634:	9a06      	ldr	r2, [sp, #24]
  406636:	429a      	cmp	r2, r3
  406638:	d107      	bne.n	40664a <_dtoa_r+0x6d2>
  40663a:	2330      	movs	r3, #48	; 0x30
  40663c:	7013      	strb	r3, [r2, #0]
  40663e:	3701      	adds	r7, #1
  406640:	4613      	mov	r3, r2
  406642:	781a      	ldrb	r2, [r3, #0]
  406644:	3201      	adds	r2, #1
  406646:	701a      	strb	r2, [r3, #0]
  406648:	e78e      	b.n	406568 <_dtoa_r+0x5f0>
  40664a:	461d      	mov	r5, r3
  40664c:	e7ec      	b.n	406628 <_dtoa_r+0x6b0>
  40664e:	2200      	movs	r2, #0
  406650:	4bb4      	ldr	r3, [pc, #720]	; (406924 <_dtoa_r+0x9ac>)
  406652:	f7fe fb6b 	bl	404d2c <__aeabi_dmul>
  406656:	2200      	movs	r2, #0
  406658:	2300      	movs	r3, #0
  40665a:	4606      	mov	r6, r0
  40665c:	460f      	mov	r7, r1
  40665e:	f7fe fdcd 	bl	4051fc <__aeabi_dcmpeq>
  406662:	2800      	cmp	r0, #0
  406664:	d09b      	beq.n	40659e <_dtoa_r+0x626>
  406666:	e7ce      	b.n	406606 <_dtoa_r+0x68e>
  406668:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40666a:	2a00      	cmp	r2, #0
  40666c:	f000 8129 	beq.w	4068c2 <_dtoa_r+0x94a>
  406670:	9a1e      	ldr	r2, [sp, #120]	; 0x78
  406672:	2a01      	cmp	r2, #1
  406674:	f300 810e 	bgt.w	406894 <_dtoa_r+0x91c>
  406678:	9a10      	ldr	r2, [sp, #64]	; 0x40
  40667a:	2a00      	cmp	r2, #0
  40667c:	f000 8106 	beq.w	40688c <_dtoa_r+0x914>
  406680:	f203 4333 	addw	r3, r3, #1075	; 0x433
  406684:	9e08      	ldr	r6, [sp, #32]
  406686:	4645      	mov	r5, r8
  406688:	9a07      	ldr	r2, [sp, #28]
  40668a:	2101      	movs	r1, #1
  40668c:	441a      	add	r2, r3
  40668e:	4620      	mov	r0, r4
  406690:	4498      	add	r8, r3
  406692:	9207      	str	r2, [sp, #28]
  406694:	f000 fd60 	bl	407158 <__i2b>
  406698:	4607      	mov	r7, r0
  40669a:	2d00      	cmp	r5, #0
  40669c:	dd0b      	ble.n	4066b6 <_dtoa_r+0x73e>
  40669e:	9b07      	ldr	r3, [sp, #28]
  4066a0:	2b00      	cmp	r3, #0
  4066a2:	dd08      	ble.n	4066b6 <_dtoa_r+0x73e>
  4066a4:	42ab      	cmp	r3, r5
  4066a6:	9a07      	ldr	r2, [sp, #28]
  4066a8:	bfa8      	it	ge
  4066aa:	462b      	movge	r3, r5
  4066ac:	eba8 0803 	sub.w	r8, r8, r3
  4066b0:	1aed      	subs	r5, r5, r3
  4066b2:	1ad3      	subs	r3, r2, r3
  4066b4:	9307      	str	r3, [sp, #28]
  4066b6:	9b08      	ldr	r3, [sp, #32]
  4066b8:	b1fb      	cbz	r3, 4066fa <_dtoa_r+0x782>
  4066ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4066bc:	2b00      	cmp	r3, #0
  4066be:	f000 8104 	beq.w	4068ca <_dtoa_r+0x952>
  4066c2:	2e00      	cmp	r6, #0
  4066c4:	dd11      	ble.n	4066ea <_dtoa_r+0x772>
  4066c6:	4639      	mov	r1, r7
  4066c8:	4632      	mov	r2, r6
  4066ca:	4620      	mov	r0, r4
  4066cc:	f000 fdda 	bl	407284 <__pow5mult>
  4066d0:	4652      	mov	r2, sl
  4066d2:	4601      	mov	r1, r0
  4066d4:	4607      	mov	r7, r0
  4066d6:	4620      	mov	r0, r4
  4066d8:	f000 fd47 	bl	40716a <__multiply>
  4066dc:	4651      	mov	r1, sl
  4066de:	900a      	str	r0, [sp, #40]	; 0x28
  4066e0:	4620      	mov	r0, r4
  4066e2:	f000 fc99 	bl	407018 <_Bfree>
  4066e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4066e8:	469a      	mov	sl, r3
  4066ea:	9b08      	ldr	r3, [sp, #32]
  4066ec:	1b9a      	subs	r2, r3, r6
  4066ee:	d004      	beq.n	4066fa <_dtoa_r+0x782>
  4066f0:	4651      	mov	r1, sl
  4066f2:	4620      	mov	r0, r4
  4066f4:	f000 fdc6 	bl	407284 <__pow5mult>
  4066f8:	4682      	mov	sl, r0
  4066fa:	2101      	movs	r1, #1
  4066fc:	4620      	mov	r0, r4
  4066fe:	f000 fd2b 	bl	407158 <__i2b>
  406702:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406704:	2b00      	cmp	r3, #0
  406706:	4606      	mov	r6, r0
  406708:	f340 80e1 	ble.w	4068ce <_dtoa_r+0x956>
  40670c:	461a      	mov	r2, r3
  40670e:	4601      	mov	r1, r0
  406710:	4620      	mov	r0, r4
  406712:	f000 fdb7 	bl	407284 <__pow5mult>
  406716:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  406718:	2b01      	cmp	r3, #1
  40671a:	4606      	mov	r6, r0
  40671c:	f340 80da 	ble.w	4068d4 <_dtoa_r+0x95c>
  406720:	2300      	movs	r3, #0
  406722:	9308      	str	r3, [sp, #32]
  406724:	6933      	ldr	r3, [r6, #16]
  406726:	eb06 0383 	add.w	r3, r6, r3, lsl #2
  40672a:	6918      	ldr	r0, [r3, #16]
  40672c:	f000 fcc6 	bl	4070bc <__hi0bits>
  406730:	f1c0 0020 	rsb	r0, r0, #32
  406734:	9b07      	ldr	r3, [sp, #28]
  406736:	4418      	add	r0, r3
  406738:	f010 001f 	ands.w	r0, r0, #31
  40673c:	f000 80f0 	beq.w	406920 <_dtoa_r+0x9a8>
  406740:	f1c0 0320 	rsb	r3, r0, #32
  406744:	2b04      	cmp	r3, #4
  406746:	f340 80e2 	ble.w	40690e <_dtoa_r+0x996>
  40674a:	9b07      	ldr	r3, [sp, #28]
  40674c:	f1c0 001c 	rsb	r0, r0, #28
  406750:	4480      	add	r8, r0
  406752:	4405      	add	r5, r0
  406754:	4403      	add	r3, r0
  406756:	9307      	str	r3, [sp, #28]
  406758:	f1b8 0f00 	cmp.w	r8, #0
  40675c:	dd05      	ble.n	40676a <_dtoa_r+0x7f2>
  40675e:	4651      	mov	r1, sl
  406760:	4642      	mov	r2, r8
  406762:	4620      	mov	r0, r4
  406764:	f000 fddc 	bl	407320 <__lshift>
  406768:	4682      	mov	sl, r0
  40676a:	9b07      	ldr	r3, [sp, #28]
  40676c:	2b00      	cmp	r3, #0
  40676e:	dd05      	ble.n	40677c <_dtoa_r+0x804>
  406770:	4631      	mov	r1, r6
  406772:	461a      	mov	r2, r3
  406774:	4620      	mov	r0, r4
  406776:	f000 fdd3 	bl	407320 <__lshift>
  40677a:	4606      	mov	r6, r0
  40677c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40677e:	2b00      	cmp	r3, #0
  406780:	f000 80d2 	beq.w	406928 <_dtoa_r+0x9b0>
  406784:	4631      	mov	r1, r6
  406786:	4650      	mov	r0, sl
  406788:	f000 fe1b 	bl	4073c2 <__mcmp>
  40678c:	2800      	cmp	r0, #0
  40678e:	f280 80cb 	bge.w	406928 <_dtoa_r+0x9b0>
  406792:	2300      	movs	r3, #0
  406794:	4651      	mov	r1, sl
  406796:	220a      	movs	r2, #10
  406798:	4620      	mov	r0, r4
  40679a:	f000 fc54 	bl	407046 <__multadd>
  40679e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4067a0:	f10b 3bff 	add.w	fp, fp, #4294967295
  4067a4:	4682      	mov	sl, r0
  4067a6:	2b00      	cmp	r3, #0
  4067a8:	f000 81aa 	beq.w	406b00 <_dtoa_r+0xb88>
  4067ac:	2300      	movs	r3, #0
  4067ae:	4639      	mov	r1, r7
  4067b0:	220a      	movs	r2, #10
  4067b2:	4620      	mov	r0, r4
  4067b4:	f000 fc47 	bl	407046 <__multadd>
  4067b8:	9b04      	ldr	r3, [sp, #16]
  4067ba:	2b00      	cmp	r3, #0
  4067bc:	4607      	mov	r7, r0
  4067be:	dc03      	bgt.n	4067c8 <_dtoa_r+0x850>
  4067c0:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  4067c2:	2b02      	cmp	r3, #2
  4067c4:	f300 80b8 	bgt.w	406938 <_dtoa_r+0x9c0>
  4067c8:	2d00      	cmp	r5, #0
  4067ca:	dd05      	ble.n	4067d8 <_dtoa_r+0x860>
  4067cc:	4639      	mov	r1, r7
  4067ce:	462a      	mov	r2, r5
  4067d0:	4620      	mov	r0, r4
  4067d2:	f000 fda5 	bl	407320 <__lshift>
  4067d6:	4607      	mov	r7, r0
  4067d8:	9b08      	ldr	r3, [sp, #32]
  4067da:	2b00      	cmp	r3, #0
  4067dc:	f000 8110 	beq.w	406a00 <_dtoa_r+0xa88>
  4067e0:	6879      	ldr	r1, [r7, #4]
  4067e2:	4620      	mov	r0, r4
  4067e4:	f000 fbe4 	bl	406fb0 <_Balloc>
  4067e8:	693a      	ldr	r2, [r7, #16]
  4067ea:	3202      	adds	r2, #2
  4067ec:	4605      	mov	r5, r0
  4067ee:	0092      	lsls	r2, r2, #2
  4067f0:	f107 010c 	add.w	r1, r7, #12
  4067f4:	300c      	adds	r0, #12
  4067f6:	f7fe fdeb 	bl	4053d0 <memcpy>
  4067fa:	2201      	movs	r2, #1
  4067fc:	4629      	mov	r1, r5
  4067fe:	4620      	mov	r0, r4
  406800:	f000 fd8e 	bl	407320 <__lshift>
  406804:	9b02      	ldr	r3, [sp, #8]
  406806:	f8dd 8018 	ldr.w	r8, [sp, #24]
  40680a:	9707      	str	r7, [sp, #28]
  40680c:	f003 0301 	and.w	r3, r3, #1
  406810:	4607      	mov	r7, r0
  406812:	9308      	str	r3, [sp, #32]
  406814:	4631      	mov	r1, r6
  406816:	4650      	mov	r0, sl
  406818:	f7ff fb22 	bl	405e60 <quorem>
  40681c:	9907      	ldr	r1, [sp, #28]
  40681e:	4605      	mov	r5, r0
  406820:	f100 0930 	add.w	r9, r0, #48	; 0x30
  406824:	4650      	mov	r0, sl
  406826:	f000 fdcc 	bl	4073c2 <__mcmp>
  40682a:	463a      	mov	r2, r7
  40682c:	9002      	str	r0, [sp, #8]
  40682e:	4631      	mov	r1, r6
  406830:	4620      	mov	r0, r4
  406832:	f000 fde0 	bl	4073f6 <__mdiff>
  406836:	68c3      	ldr	r3, [r0, #12]
  406838:	4602      	mov	r2, r0
  40683a:	2b00      	cmp	r3, #0
  40683c:	f040 80e2 	bne.w	406a04 <_dtoa_r+0xa8c>
  406840:	4601      	mov	r1, r0
  406842:	9009      	str	r0, [sp, #36]	; 0x24
  406844:	4650      	mov	r0, sl
  406846:	f000 fdbc 	bl	4073c2 <__mcmp>
  40684a:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40684c:	4603      	mov	r3, r0
  40684e:	4611      	mov	r1, r2
  406850:	4620      	mov	r0, r4
  406852:	9309      	str	r3, [sp, #36]	; 0x24
  406854:	f000 fbe0 	bl	407018 <_Bfree>
  406858:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40685a:	2b00      	cmp	r3, #0
  40685c:	f040 80d4 	bne.w	406a08 <_dtoa_r+0xa90>
  406860:	9a1e      	ldr	r2, [sp, #120]	; 0x78
  406862:	2a00      	cmp	r2, #0
  406864:	f040 80d0 	bne.w	406a08 <_dtoa_r+0xa90>
  406868:	9a08      	ldr	r2, [sp, #32]
  40686a:	2a00      	cmp	r2, #0
  40686c:	f040 80cc 	bne.w	406a08 <_dtoa_r+0xa90>
  406870:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
  406874:	f000 80e8 	beq.w	406a48 <_dtoa_r+0xad0>
  406878:	9b02      	ldr	r3, [sp, #8]
  40687a:	2b00      	cmp	r3, #0
  40687c:	dd01      	ble.n	406882 <_dtoa_r+0x90a>
  40687e:	f105 0931 	add.w	r9, r5, #49	; 0x31
  406882:	f108 0501 	add.w	r5, r8, #1
  406886:	f888 9000 	strb.w	r9, [r8]
  40688a:	e06a      	b.n	406962 <_dtoa_r+0x9ea>
  40688c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40688e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  406892:	e6f7      	b.n	406684 <_dtoa_r+0x70c>
  406894:	9b08      	ldr	r3, [sp, #32]
  406896:	f109 36ff 	add.w	r6, r9, #4294967295
  40689a:	42b3      	cmp	r3, r6
  40689c:	bfbf      	itttt	lt
  40689e:	9b08      	ldrlt	r3, [sp, #32]
  4068a0:	9608      	strlt	r6, [sp, #32]
  4068a2:	1af2      	sublt	r2, r6, r3
  4068a4:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
  4068a6:	bfb7      	itett	lt
  4068a8:	189b      	addlt	r3, r3, r2
  4068aa:	1b9e      	subge	r6, r3, r6
  4068ac:	930c      	strlt	r3, [sp, #48]	; 0x30
  4068ae:	2600      	movlt	r6, #0
  4068b0:	f1b9 0f00 	cmp.w	r9, #0
  4068b4:	bfb9      	ittee	lt
  4068b6:	eba8 0509 	sublt.w	r5, r8, r9
  4068ba:	2300      	movlt	r3, #0
  4068bc:	4645      	movge	r5, r8
  4068be:	464b      	movge	r3, r9
  4068c0:	e6e2      	b.n	406688 <_dtoa_r+0x710>
  4068c2:	9e08      	ldr	r6, [sp, #32]
  4068c4:	9f09      	ldr	r7, [sp, #36]	; 0x24
  4068c6:	4645      	mov	r5, r8
  4068c8:	e6e7      	b.n	40669a <_dtoa_r+0x722>
  4068ca:	9a08      	ldr	r2, [sp, #32]
  4068cc:	e710      	b.n	4066f0 <_dtoa_r+0x778>
  4068ce:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  4068d0:	2b01      	cmp	r3, #1
  4068d2:	dc18      	bgt.n	406906 <_dtoa_r+0x98e>
  4068d4:	9b02      	ldr	r3, [sp, #8]
  4068d6:	b9b3      	cbnz	r3, 406906 <_dtoa_r+0x98e>
  4068d8:	9b03      	ldr	r3, [sp, #12]
  4068da:	f3c3 0313 	ubfx	r3, r3, #0, #20
  4068de:	b9a3      	cbnz	r3, 40690a <_dtoa_r+0x992>
  4068e0:	9b03      	ldr	r3, [sp, #12]
  4068e2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
  4068e6:	0d1b      	lsrs	r3, r3, #20
  4068e8:	051b      	lsls	r3, r3, #20
  4068ea:	b12b      	cbz	r3, 4068f8 <_dtoa_r+0x980>
  4068ec:	9b07      	ldr	r3, [sp, #28]
  4068ee:	3301      	adds	r3, #1
  4068f0:	9307      	str	r3, [sp, #28]
  4068f2:	f108 0801 	add.w	r8, r8, #1
  4068f6:	2301      	movs	r3, #1
  4068f8:	9308      	str	r3, [sp, #32]
  4068fa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4068fc:	2b00      	cmp	r3, #0
  4068fe:	f47f af11 	bne.w	406724 <_dtoa_r+0x7ac>
  406902:	2001      	movs	r0, #1
  406904:	e716      	b.n	406734 <_dtoa_r+0x7bc>
  406906:	2300      	movs	r3, #0
  406908:	e7f6      	b.n	4068f8 <_dtoa_r+0x980>
  40690a:	9b02      	ldr	r3, [sp, #8]
  40690c:	e7f4      	b.n	4068f8 <_dtoa_r+0x980>
  40690e:	f43f af23 	beq.w	406758 <_dtoa_r+0x7e0>
  406912:	9a07      	ldr	r2, [sp, #28]
  406914:	331c      	adds	r3, #28
  406916:	441a      	add	r2, r3
  406918:	4498      	add	r8, r3
  40691a:	441d      	add	r5, r3
  40691c:	4613      	mov	r3, r2
  40691e:	e71a      	b.n	406756 <_dtoa_r+0x7de>
  406920:	4603      	mov	r3, r0
  406922:	e7f6      	b.n	406912 <_dtoa_r+0x99a>
  406924:	40240000 	.word	0x40240000
  406928:	f1b9 0f00 	cmp.w	r9, #0
  40692c:	dc33      	bgt.n	406996 <_dtoa_r+0xa1e>
  40692e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  406930:	2b02      	cmp	r3, #2
  406932:	dd30      	ble.n	406996 <_dtoa_r+0xa1e>
  406934:	f8cd 9010 	str.w	r9, [sp, #16]
  406938:	9b04      	ldr	r3, [sp, #16]
  40693a:	b963      	cbnz	r3, 406956 <_dtoa_r+0x9de>
  40693c:	4631      	mov	r1, r6
  40693e:	2205      	movs	r2, #5
  406940:	4620      	mov	r0, r4
  406942:	f000 fb80 	bl	407046 <__multadd>
  406946:	4601      	mov	r1, r0
  406948:	4606      	mov	r6, r0
  40694a:	4650      	mov	r0, sl
  40694c:	f000 fd39 	bl	4073c2 <__mcmp>
  406950:	2800      	cmp	r0, #0
  406952:	f73f ad5c 	bgt.w	40640e <_dtoa_r+0x496>
  406956:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  406958:	9d06      	ldr	r5, [sp, #24]
  40695a:	ea6f 0b03 	mvn.w	fp, r3
  40695e:	2300      	movs	r3, #0
  406960:	9307      	str	r3, [sp, #28]
  406962:	4631      	mov	r1, r6
  406964:	4620      	mov	r0, r4
  406966:	f000 fb57 	bl	407018 <_Bfree>
  40696a:	2f00      	cmp	r7, #0
  40696c:	f43f ae4b 	beq.w	406606 <_dtoa_r+0x68e>
  406970:	9b07      	ldr	r3, [sp, #28]
  406972:	b12b      	cbz	r3, 406980 <_dtoa_r+0xa08>
  406974:	42bb      	cmp	r3, r7
  406976:	d003      	beq.n	406980 <_dtoa_r+0xa08>
  406978:	4619      	mov	r1, r3
  40697a:	4620      	mov	r0, r4
  40697c:	f000 fb4c 	bl	407018 <_Bfree>
  406980:	4639      	mov	r1, r7
  406982:	4620      	mov	r0, r4
  406984:	f000 fb48 	bl	407018 <_Bfree>
  406988:	e63d      	b.n	406606 <_dtoa_r+0x68e>
  40698a:	2600      	movs	r6, #0
  40698c:	4637      	mov	r7, r6
  40698e:	e7e2      	b.n	406956 <_dtoa_r+0x9de>
  406990:	46bb      	mov	fp, r7
  406992:	4637      	mov	r7, r6
  406994:	e53b      	b.n	40640e <_dtoa_r+0x496>
  406996:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406998:	f8cd 9010 	str.w	r9, [sp, #16]
  40699c:	2b00      	cmp	r3, #0
  40699e:	f47f af13 	bne.w	4067c8 <_dtoa_r+0x850>
  4069a2:	9d06      	ldr	r5, [sp, #24]
  4069a4:	4631      	mov	r1, r6
  4069a6:	4650      	mov	r0, sl
  4069a8:	f7ff fa5a 	bl	405e60 <quorem>
  4069ac:	f100 0930 	add.w	r9, r0, #48	; 0x30
  4069b0:	f805 9b01 	strb.w	r9, [r5], #1
  4069b4:	9b06      	ldr	r3, [sp, #24]
  4069b6:	9a04      	ldr	r2, [sp, #16]
  4069b8:	1aeb      	subs	r3, r5, r3
  4069ba:	429a      	cmp	r2, r3
  4069bc:	f300 8083 	bgt.w	406ac6 <_dtoa_r+0xb4e>
  4069c0:	9b06      	ldr	r3, [sp, #24]
  4069c2:	2a01      	cmp	r2, #1
  4069c4:	bfac      	ite	ge
  4069c6:	189b      	addge	r3, r3, r2
  4069c8:	3301      	addlt	r3, #1
  4069ca:	4698      	mov	r8, r3
  4069cc:	2300      	movs	r3, #0
  4069ce:	9307      	str	r3, [sp, #28]
  4069d0:	4651      	mov	r1, sl
  4069d2:	2201      	movs	r2, #1
  4069d4:	4620      	mov	r0, r4
  4069d6:	f000 fca3 	bl	407320 <__lshift>
  4069da:	4631      	mov	r1, r6
  4069dc:	4682      	mov	sl, r0
  4069de:	f000 fcf0 	bl	4073c2 <__mcmp>
  4069e2:	2800      	cmp	r0, #0
  4069e4:	dc35      	bgt.n	406a52 <_dtoa_r+0xada>
  4069e6:	d102      	bne.n	4069ee <_dtoa_r+0xa76>
  4069e8:	f019 0f01 	tst.w	r9, #1
  4069ec:	d131      	bne.n	406a52 <_dtoa_r+0xada>
  4069ee:	4645      	mov	r5, r8
  4069f0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4069f4:	2b30      	cmp	r3, #48	; 0x30
  4069f6:	f105 32ff 	add.w	r2, r5, #4294967295
  4069fa:	d1b2      	bne.n	406962 <_dtoa_r+0x9ea>
  4069fc:	4615      	mov	r5, r2
  4069fe:	e7f7      	b.n	4069f0 <_dtoa_r+0xa78>
  406a00:	4638      	mov	r0, r7
  406a02:	e6ff      	b.n	406804 <_dtoa_r+0x88c>
  406a04:	2301      	movs	r3, #1
  406a06:	e722      	b.n	40684e <_dtoa_r+0x8d6>
  406a08:	9a02      	ldr	r2, [sp, #8]
  406a0a:	2a00      	cmp	r2, #0
  406a0c:	db04      	blt.n	406a18 <_dtoa_r+0xaa0>
  406a0e:	d129      	bne.n	406a64 <_dtoa_r+0xaec>
  406a10:	9a1e      	ldr	r2, [sp, #120]	; 0x78
  406a12:	bb3a      	cbnz	r2, 406a64 <_dtoa_r+0xaec>
  406a14:	9a08      	ldr	r2, [sp, #32]
  406a16:	bb2a      	cbnz	r2, 406a64 <_dtoa_r+0xaec>
  406a18:	2b00      	cmp	r3, #0
  406a1a:	f77f af32 	ble.w	406882 <_dtoa_r+0x90a>
  406a1e:	4651      	mov	r1, sl
  406a20:	2201      	movs	r2, #1
  406a22:	4620      	mov	r0, r4
  406a24:	f000 fc7c 	bl	407320 <__lshift>
  406a28:	4631      	mov	r1, r6
  406a2a:	4682      	mov	sl, r0
  406a2c:	f000 fcc9 	bl	4073c2 <__mcmp>
  406a30:	2800      	cmp	r0, #0
  406a32:	dc05      	bgt.n	406a40 <_dtoa_r+0xac8>
  406a34:	f47f af25 	bne.w	406882 <_dtoa_r+0x90a>
  406a38:	f019 0f01 	tst.w	r9, #1
  406a3c:	f43f af21 	beq.w	406882 <_dtoa_r+0x90a>
  406a40:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
  406a44:	f47f af1b 	bne.w	40687e <_dtoa_r+0x906>
  406a48:	2339      	movs	r3, #57	; 0x39
  406a4a:	f888 3000 	strb.w	r3, [r8]
  406a4e:	f108 0801 	add.w	r8, r8, #1
  406a52:	4645      	mov	r5, r8
  406a54:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  406a58:	2b39      	cmp	r3, #57	; 0x39
  406a5a:	f105 32ff 	add.w	r2, r5, #4294967295
  406a5e:	d03a      	beq.n	406ad6 <_dtoa_r+0xb5e>
  406a60:	3301      	adds	r3, #1
  406a62:	e03f      	b.n	406ae4 <_dtoa_r+0xb6c>
  406a64:	2b00      	cmp	r3, #0
  406a66:	f108 0501 	add.w	r5, r8, #1
  406a6a:	dd05      	ble.n	406a78 <_dtoa_r+0xb00>
  406a6c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
  406a70:	d0ea      	beq.n	406a48 <_dtoa_r+0xad0>
  406a72:	f109 0901 	add.w	r9, r9, #1
  406a76:	e706      	b.n	406886 <_dtoa_r+0x90e>
  406a78:	9b06      	ldr	r3, [sp, #24]
  406a7a:	9a04      	ldr	r2, [sp, #16]
  406a7c:	f805 9c01 	strb.w	r9, [r5, #-1]
  406a80:	1aeb      	subs	r3, r5, r3
  406a82:	4293      	cmp	r3, r2
  406a84:	46a8      	mov	r8, r5
  406a86:	d0a3      	beq.n	4069d0 <_dtoa_r+0xa58>
  406a88:	4651      	mov	r1, sl
  406a8a:	2300      	movs	r3, #0
  406a8c:	220a      	movs	r2, #10
  406a8e:	4620      	mov	r0, r4
  406a90:	f000 fad9 	bl	407046 <__multadd>
  406a94:	9b07      	ldr	r3, [sp, #28]
  406a96:	9907      	ldr	r1, [sp, #28]
  406a98:	42bb      	cmp	r3, r7
  406a9a:	4682      	mov	sl, r0
  406a9c:	f04f 0300 	mov.w	r3, #0
  406aa0:	f04f 020a 	mov.w	r2, #10
  406aa4:	4620      	mov	r0, r4
  406aa6:	d104      	bne.n	406ab2 <_dtoa_r+0xb3a>
  406aa8:	f000 facd 	bl	407046 <__multadd>
  406aac:	9007      	str	r0, [sp, #28]
  406aae:	4607      	mov	r7, r0
  406ab0:	e6b0      	b.n	406814 <_dtoa_r+0x89c>
  406ab2:	f000 fac8 	bl	407046 <__multadd>
  406ab6:	2300      	movs	r3, #0
  406ab8:	9007      	str	r0, [sp, #28]
  406aba:	220a      	movs	r2, #10
  406abc:	4639      	mov	r1, r7
  406abe:	4620      	mov	r0, r4
  406ac0:	f000 fac1 	bl	407046 <__multadd>
  406ac4:	e7f3      	b.n	406aae <_dtoa_r+0xb36>
  406ac6:	4651      	mov	r1, sl
  406ac8:	2300      	movs	r3, #0
  406aca:	220a      	movs	r2, #10
  406acc:	4620      	mov	r0, r4
  406ace:	f000 faba 	bl	407046 <__multadd>
  406ad2:	4682      	mov	sl, r0
  406ad4:	e766      	b.n	4069a4 <_dtoa_r+0xa2c>
  406ad6:	9b06      	ldr	r3, [sp, #24]
  406ad8:	4293      	cmp	r3, r2
  406ada:	d105      	bne.n	406ae8 <_dtoa_r+0xb70>
  406adc:	9a06      	ldr	r2, [sp, #24]
  406ade:	f10b 0b01 	add.w	fp, fp, #1
  406ae2:	2331      	movs	r3, #49	; 0x31
  406ae4:	7013      	strb	r3, [r2, #0]
  406ae6:	e73c      	b.n	406962 <_dtoa_r+0x9ea>
  406ae8:	4615      	mov	r5, r2
  406aea:	e7b3      	b.n	406a54 <_dtoa_r+0xadc>
  406aec:	4b09      	ldr	r3, [pc, #36]	; (406b14 <_dtoa_r+0xb9c>)
  406aee:	f7ff baa5 	b.w	40603c <_dtoa_r+0xc4>
  406af2:	9b22      	ldr	r3, [sp, #136]	; 0x88
  406af4:	2b00      	cmp	r3, #0
  406af6:	f47f aa7f 	bne.w	405ff8 <_dtoa_r+0x80>
  406afa:	4b07      	ldr	r3, [pc, #28]	; (406b18 <_dtoa_r+0xba0>)
  406afc:	f7ff ba9e 	b.w	40603c <_dtoa_r+0xc4>
  406b00:	9b04      	ldr	r3, [sp, #16]
  406b02:	2b00      	cmp	r3, #0
  406b04:	f73f af4d 	bgt.w	4069a2 <_dtoa_r+0xa2a>
  406b08:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  406b0a:	2b02      	cmp	r3, #2
  406b0c:	f77f af49 	ble.w	4069a2 <_dtoa_r+0xa2a>
  406b10:	e712      	b.n	406938 <_dtoa_r+0x9c0>
  406b12:	bf00      	nop
  406b14:	0040828c 	.word	0x0040828c
  406b18:	004082b0 	.word	0x004082b0

00406b1c <__sflush_r>:
  406b1c:	898a      	ldrh	r2, [r1, #12]
  406b1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406b22:	4605      	mov	r5, r0
  406b24:	0710      	lsls	r0, r2, #28
  406b26:	460c      	mov	r4, r1
  406b28:	d45a      	bmi.n	406be0 <__sflush_r+0xc4>
  406b2a:	684b      	ldr	r3, [r1, #4]
  406b2c:	2b00      	cmp	r3, #0
  406b2e:	dc05      	bgt.n	406b3c <__sflush_r+0x20>
  406b30:	6c0b      	ldr	r3, [r1, #64]	; 0x40
  406b32:	2b00      	cmp	r3, #0
  406b34:	dc02      	bgt.n	406b3c <__sflush_r+0x20>
  406b36:	2000      	movs	r0, #0
  406b38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406b3c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
  406b3e:	2e00      	cmp	r6, #0
  406b40:	d0f9      	beq.n	406b36 <__sflush_r+0x1a>
  406b42:	2300      	movs	r3, #0
  406b44:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
  406b48:	682f      	ldr	r7, [r5, #0]
  406b4a:	602b      	str	r3, [r5, #0]
  406b4c:	d033      	beq.n	406bb6 <__sflush_r+0x9a>
  406b4e:	6d60      	ldr	r0, [r4, #84]	; 0x54
  406b50:	89a3      	ldrh	r3, [r4, #12]
  406b52:	075a      	lsls	r2, r3, #29
  406b54:	d505      	bpl.n	406b62 <__sflush_r+0x46>
  406b56:	6863      	ldr	r3, [r4, #4]
  406b58:	1ac0      	subs	r0, r0, r3
  406b5a:	6b63      	ldr	r3, [r4, #52]	; 0x34
  406b5c:	b10b      	cbz	r3, 406b62 <__sflush_r+0x46>
  406b5e:	6c23      	ldr	r3, [r4, #64]	; 0x40
  406b60:	1ac0      	subs	r0, r0, r3
  406b62:	2300      	movs	r3, #0
  406b64:	4602      	mov	r2, r0
  406b66:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
  406b68:	6a21      	ldr	r1, [r4, #32]
  406b6a:	4628      	mov	r0, r5
  406b6c:	47b0      	blx	r6
  406b6e:	1c43      	adds	r3, r0, #1
  406b70:	89a3      	ldrh	r3, [r4, #12]
  406b72:	d106      	bne.n	406b82 <__sflush_r+0x66>
  406b74:	6829      	ldr	r1, [r5, #0]
  406b76:	291d      	cmp	r1, #29
  406b78:	d84b      	bhi.n	406c12 <__sflush_r+0xf6>
  406b7a:	4a2b      	ldr	r2, [pc, #172]	; (406c28 <__sflush_r+0x10c>)
  406b7c:	40ca      	lsrs	r2, r1
  406b7e:	07d6      	lsls	r6, r2, #31
  406b80:	d547      	bpl.n	406c12 <__sflush_r+0xf6>
  406b82:	2200      	movs	r2, #0
  406b84:	6062      	str	r2, [r4, #4]
  406b86:	04d9      	lsls	r1, r3, #19
  406b88:	6922      	ldr	r2, [r4, #16]
  406b8a:	6022      	str	r2, [r4, #0]
  406b8c:	d504      	bpl.n	406b98 <__sflush_r+0x7c>
  406b8e:	1c42      	adds	r2, r0, #1
  406b90:	d101      	bne.n	406b96 <__sflush_r+0x7a>
  406b92:	682b      	ldr	r3, [r5, #0]
  406b94:	b903      	cbnz	r3, 406b98 <__sflush_r+0x7c>
  406b96:	6560      	str	r0, [r4, #84]	; 0x54
  406b98:	6b61      	ldr	r1, [r4, #52]	; 0x34
  406b9a:	602f      	str	r7, [r5, #0]
  406b9c:	2900      	cmp	r1, #0
  406b9e:	d0ca      	beq.n	406b36 <__sflush_r+0x1a>
  406ba0:	f104 0344 	add.w	r3, r4, #68	; 0x44
  406ba4:	4299      	cmp	r1, r3
  406ba6:	d002      	beq.n	406bae <__sflush_r+0x92>
  406ba8:	4628      	mov	r0, r5
  406baa:	f000 fcdf 	bl	40756c <_free_r>
  406bae:	2000      	movs	r0, #0
  406bb0:	6360      	str	r0, [r4, #52]	; 0x34
  406bb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406bb6:	6a21      	ldr	r1, [r4, #32]
  406bb8:	2301      	movs	r3, #1
  406bba:	4628      	mov	r0, r5
  406bbc:	47b0      	blx	r6
  406bbe:	1c41      	adds	r1, r0, #1
  406bc0:	d1c6      	bne.n	406b50 <__sflush_r+0x34>
  406bc2:	682b      	ldr	r3, [r5, #0]
  406bc4:	2b00      	cmp	r3, #0
  406bc6:	d0c3      	beq.n	406b50 <__sflush_r+0x34>
  406bc8:	2b1d      	cmp	r3, #29
  406bca:	d001      	beq.n	406bd0 <__sflush_r+0xb4>
  406bcc:	2b16      	cmp	r3, #22
  406bce:	d101      	bne.n	406bd4 <__sflush_r+0xb8>
  406bd0:	602f      	str	r7, [r5, #0]
  406bd2:	e7b0      	b.n	406b36 <__sflush_r+0x1a>
  406bd4:	89a3      	ldrh	r3, [r4, #12]
  406bd6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406bda:	81a3      	strh	r3, [r4, #12]
  406bdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406be0:	690f      	ldr	r7, [r1, #16]
  406be2:	2f00      	cmp	r7, #0
  406be4:	d0a7      	beq.n	406b36 <__sflush_r+0x1a>
  406be6:	0793      	lsls	r3, r2, #30
  406be8:	680e      	ldr	r6, [r1, #0]
  406bea:	bf08      	it	eq
  406bec:	694b      	ldreq	r3, [r1, #20]
  406bee:	600f      	str	r7, [r1, #0]
  406bf0:	bf18      	it	ne
  406bf2:	2300      	movne	r3, #0
  406bf4:	eba6 0807 	sub.w	r8, r6, r7
  406bf8:	608b      	str	r3, [r1, #8]
  406bfa:	f1b8 0f00 	cmp.w	r8, #0
  406bfe:	dd9a      	ble.n	406b36 <__sflush_r+0x1a>
  406c00:	4643      	mov	r3, r8
  406c02:	463a      	mov	r2, r7
  406c04:	6a21      	ldr	r1, [r4, #32]
  406c06:	6aa6      	ldr	r6, [r4, #40]	; 0x28
  406c08:	4628      	mov	r0, r5
  406c0a:	47b0      	blx	r6
  406c0c:	2800      	cmp	r0, #0
  406c0e:	dc07      	bgt.n	406c20 <__sflush_r+0x104>
  406c10:	89a3      	ldrh	r3, [r4, #12]
  406c12:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406c16:	81a3      	strh	r3, [r4, #12]
  406c18:	f04f 30ff 	mov.w	r0, #4294967295
  406c1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406c20:	4407      	add	r7, r0
  406c22:	eba8 0800 	sub.w	r8, r8, r0
  406c26:	e7e8      	b.n	406bfa <__sflush_r+0xde>
  406c28:	20400001 	.word	0x20400001

00406c2c <_fflush_r>:
  406c2c:	b538      	push	{r3, r4, r5, lr}
  406c2e:	690b      	ldr	r3, [r1, #16]
  406c30:	4605      	mov	r5, r0
  406c32:	460c      	mov	r4, r1
  406c34:	b1db      	cbz	r3, 406c6e <_fflush_r+0x42>
  406c36:	b118      	cbz	r0, 406c40 <_fflush_r+0x14>
  406c38:	6983      	ldr	r3, [r0, #24]
  406c3a:	b90b      	cbnz	r3, 406c40 <_fflush_r+0x14>
  406c3c:	f000 f860 	bl	406d00 <__sinit>
  406c40:	4b0c      	ldr	r3, [pc, #48]	; (406c74 <_fflush_r+0x48>)
  406c42:	429c      	cmp	r4, r3
  406c44:	d109      	bne.n	406c5a <_fflush_r+0x2e>
  406c46:	686c      	ldr	r4, [r5, #4]
  406c48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406c4c:	b17b      	cbz	r3, 406c6e <_fflush_r+0x42>
  406c4e:	4621      	mov	r1, r4
  406c50:	4628      	mov	r0, r5
  406c52:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  406c56:	f7ff bf61 	b.w	406b1c <__sflush_r>
  406c5a:	4b07      	ldr	r3, [pc, #28]	; (406c78 <_fflush_r+0x4c>)
  406c5c:	429c      	cmp	r4, r3
  406c5e:	d101      	bne.n	406c64 <_fflush_r+0x38>
  406c60:	68ac      	ldr	r4, [r5, #8]
  406c62:	e7f1      	b.n	406c48 <_fflush_r+0x1c>
  406c64:	4b05      	ldr	r3, [pc, #20]	; (406c7c <_fflush_r+0x50>)
  406c66:	429c      	cmp	r4, r3
  406c68:	bf08      	it	eq
  406c6a:	68ec      	ldreq	r4, [r5, #12]
  406c6c:	e7ec      	b.n	406c48 <_fflush_r+0x1c>
  406c6e:	2000      	movs	r0, #0
  406c70:	bd38      	pop	{r3, r4, r5, pc}
  406c72:	bf00      	nop
  406c74:	004082e0 	.word	0x004082e0
  406c78:	00408300 	.word	0x00408300
  406c7c:	004082c0 	.word	0x004082c0

00406c80 <_cleanup_r>:
  406c80:	4901      	ldr	r1, [pc, #4]	; (406c88 <_cleanup_r+0x8>)
  406c82:	f000 b8a9 	b.w	406dd8 <_fwalk_reent>
  406c86:	bf00      	nop
  406c88:	00406c2d 	.word	0x00406c2d

00406c8c <std.isra.0>:
  406c8c:	2300      	movs	r3, #0
  406c8e:	b510      	push	{r4, lr}
  406c90:	4604      	mov	r4, r0
  406c92:	6003      	str	r3, [r0, #0]
  406c94:	6043      	str	r3, [r0, #4]
  406c96:	6083      	str	r3, [r0, #8]
  406c98:	8181      	strh	r1, [r0, #12]
  406c9a:	6643      	str	r3, [r0, #100]	; 0x64
  406c9c:	81c2      	strh	r2, [r0, #14]
  406c9e:	6103      	str	r3, [r0, #16]
  406ca0:	6143      	str	r3, [r0, #20]
  406ca2:	6183      	str	r3, [r0, #24]
  406ca4:	4619      	mov	r1, r3
  406ca6:	2208      	movs	r2, #8
  406ca8:	305c      	adds	r0, #92	; 0x5c
  406caa:	f7fe fb9c 	bl	4053e6 <memset>
  406cae:	4b05      	ldr	r3, [pc, #20]	; (406cc4 <std.isra.0+0x38>)
  406cb0:	6263      	str	r3, [r4, #36]	; 0x24
  406cb2:	4b05      	ldr	r3, [pc, #20]	; (406cc8 <std.isra.0+0x3c>)
  406cb4:	62a3      	str	r3, [r4, #40]	; 0x28
  406cb6:	4b05      	ldr	r3, [pc, #20]	; (406ccc <std.isra.0+0x40>)
  406cb8:	62e3      	str	r3, [r4, #44]	; 0x2c
  406cba:	4b05      	ldr	r3, [pc, #20]	; (406cd0 <std.isra.0+0x44>)
  406cbc:	6224      	str	r4, [r4, #32]
  406cbe:	6323      	str	r3, [r4, #48]	; 0x30
  406cc0:	bd10      	pop	{r4, pc}
  406cc2:	bf00      	nop
  406cc4:	00407961 	.word	0x00407961
  406cc8:	00407983 	.word	0x00407983
  406ccc:	004079bb 	.word	0x004079bb
  406cd0:	004079df 	.word	0x004079df

00406cd4 <__sfmoreglue>:
  406cd4:	b570      	push	{r4, r5, r6, lr}
  406cd6:	1e4a      	subs	r2, r1, #1
  406cd8:	2568      	movs	r5, #104	; 0x68
  406cda:	4355      	muls	r5, r2
  406cdc:	460e      	mov	r6, r1
  406cde:	f105 0174 	add.w	r1, r5, #116	; 0x74
  406ce2:	f000 fc91 	bl	407608 <_malloc_r>
  406ce6:	4604      	mov	r4, r0
  406ce8:	b140      	cbz	r0, 406cfc <__sfmoreglue+0x28>
  406cea:	2100      	movs	r1, #0
  406cec:	e880 0042 	stmia.w	r0, {r1, r6}
  406cf0:	300c      	adds	r0, #12
  406cf2:	60a0      	str	r0, [r4, #8]
  406cf4:	f105 0268 	add.w	r2, r5, #104	; 0x68
  406cf8:	f7fe fb75 	bl	4053e6 <memset>
  406cfc:	4620      	mov	r0, r4
  406cfe:	bd70      	pop	{r4, r5, r6, pc}

00406d00 <__sinit>:
  406d00:	6983      	ldr	r3, [r0, #24]
  406d02:	b510      	push	{r4, lr}
  406d04:	4604      	mov	r4, r0
  406d06:	bb33      	cbnz	r3, 406d56 <__sinit+0x56>
  406d08:	6483      	str	r3, [r0, #72]	; 0x48
  406d0a:	64c3      	str	r3, [r0, #76]	; 0x4c
  406d0c:	6503      	str	r3, [r0, #80]	; 0x50
  406d0e:	4b12      	ldr	r3, [pc, #72]	; (406d58 <__sinit+0x58>)
  406d10:	4a12      	ldr	r2, [pc, #72]	; (406d5c <__sinit+0x5c>)
  406d12:	681b      	ldr	r3, [r3, #0]
  406d14:	6282      	str	r2, [r0, #40]	; 0x28
  406d16:	4298      	cmp	r0, r3
  406d18:	bf04      	itt	eq
  406d1a:	2301      	moveq	r3, #1
  406d1c:	6183      	streq	r3, [r0, #24]
  406d1e:	f000 f81f 	bl	406d60 <__sfp>
  406d22:	6060      	str	r0, [r4, #4]
  406d24:	4620      	mov	r0, r4
  406d26:	f000 f81b 	bl	406d60 <__sfp>
  406d2a:	60a0      	str	r0, [r4, #8]
  406d2c:	4620      	mov	r0, r4
  406d2e:	f000 f817 	bl	406d60 <__sfp>
  406d32:	2200      	movs	r2, #0
  406d34:	60e0      	str	r0, [r4, #12]
  406d36:	2104      	movs	r1, #4
  406d38:	6860      	ldr	r0, [r4, #4]
  406d3a:	f7ff ffa7 	bl	406c8c <std.isra.0>
  406d3e:	2201      	movs	r2, #1
  406d40:	2109      	movs	r1, #9
  406d42:	68a0      	ldr	r0, [r4, #8]
  406d44:	f7ff ffa2 	bl	406c8c <std.isra.0>
  406d48:	2202      	movs	r2, #2
  406d4a:	2112      	movs	r1, #18
  406d4c:	68e0      	ldr	r0, [r4, #12]
  406d4e:	f7ff ff9d 	bl	406c8c <std.isra.0>
  406d52:	2301      	movs	r3, #1
  406d54:	61a3      	str	r3, [r4, #24]
  406d56:	bd10      	pop	{r4, pc}
  406d58:	00408278 	.word	0x00408278
  406d5c:	00406c81 	.word	0x00406c81

00406d60 <__sfp>:
  406d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406d62:	4b1c      	ldr	r3, [pc, #112]	; (406dd4 <__sfp+0x74>)
  406d64:	681e      	ldr	r6, [r3, #0]
  406d66:	69b3      	ldr	r3, [r6, #24]
  406d68:	4607      	mov	r7, r0
  406d6a:	b913      	cbnz	r3, 406d72 <__sfp+0x12>
  406d6c:	4630      	mov	r0, r6
  406d6e:	f7ff ffc7 	bl	406d00 <__sinit>
  406d72:	3648      	adds	r6, #72	; 0x48
  406d74:	68b4      	ldr	r4, [r6, #8]
  406d76:	6873      	ldr	r3, [r6, #4]
  406d78:	3b01      	subs	r3, #1
  406d7a:	d503      	bpl.n	406d84 <__sfp+0x24>
  406d7c:	6833      	ldr	r3, [r6, #0]
  406d7e:	b133      	cbz	r3, 406d8e <__sfp+0x2e>
  406d80:	6836      	ldr	r6, [r6, #0]
  406d82:	e7f7      	b.n	406d74 <__sfp+0x14>
  406d84:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
  406d88:	b16d      	cbz	r5, 406da6 <__sfp+0x46>
  406d8a:	3468      	adds	r4, #104	; 0x68
  406d8c:	e7f4      	b.n	406d78 <__sfp+0x18>
  406d8e:	2104      	movs	r1, #4
  406d90:	4638      	mov	r0, r7
  406d92:	f7ff ff9f 	bl	406cd4 <__sfmoreglue>
  406d96:	6030      	str	r0, [r6, #0]
  406d98:	2800      	cmp	r0, #0
  406d9a:	d1f1      	bne.n	406d80 <__sfp+0x20>
  406d9c:	230c      	movs	r3, #12
  406d9e:	603b      	str	r3, [r7, #0]
  406da0:	4604      	mov	r4, r0
  406da2:	4620      	mov	r0, r4
  406da4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406da6:	f64f 73ff 	movw	r3, #65535	; 0xffff
  406daa:	81e3      	strh	r3, [r4, #14]
  406dac:	2301      	movs	r3, #1
  406dae:	81a3      	strh	r3, [r4, #12]
  406db0:	6665      	str	r5, [r4, #100]	; 0x64
  406db2:	6025      	str	r5, [r4, #0]
  406db4:	60a5      	str	r5, [r4, #8]
  406db6:	6065      	str	r5, [r4, #4]
  406db8:	6125      	str	r5, [r4, #16]
  406dba:	6165      	str	r5, [r4, #20]
  406dbc:	61a5      	str	r5, [r4, #24]
  406dbe:	2208      	movs	r2, #8
  406dc0:	4629      	mov	r1, r5
  406dc2:	f104 005c 	add.w	r0, r4, #92	; 0x5c
  406dc6:	f7fe fb0e 	bl	4053e6 <memset>
  406dca:	6365      	str	r5, [r4, #52]	; 0x34
  406dcc:	63a5      	str	r5, [r4, #56]	; 0x38
  406dce:	64a5      	str	r5, [r4, #72]	; 0x48
  406dd0:	64e5      	str	r5, [r4, #76]	; 0x4c
  406dd2:	e7e6      	b.n	406da2 <__sfp+0x42>
  406dd4:	00408278 	.word	0x00408278

00406dd8 <_fwalk_reent>:
  406dd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406ddc:	4680      	mov	r8, r0
  406dde:	4689      	mov	r9, r1
  406de0:	f100 0448 	add.w	r4, r0, #72	; 0x48
  406de4:	2600      	movs	r6, #0
  406de6:	b914      	cbnz	r4, 406dee <_fwalk_reent+0x16>
  406de8:	4630      	mov	r0, r6
  406dea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406dee:	68a5      	ldr	r5, [r4, #8]
  406df0:	6867      	ldr	r7, [r4, #4]
  406df2:	3f01      	subs	r7, #1
  406df4:	d501      	bpl.n	406dfa <_fwalk_reent+0x22>
  406df6:	6824      	ldr	r4, [r4, #0]
  406df8:	e7f5      	b.n	406de6 <_fwalk_reent+0xe>
  406dfa:	89ab      	ldrh	r3, [r5, #12]
  406dfc:	2b01      	cmp	r3, #1
  406dfe:	d907      	bls.n	406e10 <_fwalk_reent+0x38>
  406e00:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
  406e04:	3301      	adds	r3, #1
  406e06:	d003      	beq.n	406e10 <_fwalk_reent+0x38>
  406e08:	4629      	mov	r1, r5
  406e0a:	4640      	mov	r0, r8
  406e0c:	47c8      	blx	r9
  406e0e:	4306      	orrs	r6, r0
  406e10:	3568      	adds	r5, #104	; 0x68
  406e12:	e7ee      	b.n	406df2 <_fwalk_reent+0x1a>

00406e14 <_localeconv_r>:
  406e14:	4b04      	ldr	r3, [pc, #16]	; (406e28 <_localeconv_r+0x14>)
  406e16:	681b      	ldr	r3, [r3, #0]
  406e18:	6a18      	ldr	r0, [r3, #32]
  406e1a:	4b04      	ldr	r3, [pc, #16]	; (406e2c <_localeconv_r+0x18>)
  406e1c:	2800      	cmp	r0, #0
  406e1e:	bf08      	it	eq
  406e20:	4618      	moveq	r0, r3
  406e22:	30f0      	adds	r0, #240	; 0xf0
  406e24:	4770      	bx	lr
  406e26:	bf00      	nop
  406e28:	2040004c 	.word	0x2040004c
  406e2c:	204000b0 	.word	0x204000b0

00406e30 <__swhatbuf_r>:
  406e30:	b570      	push	{r4, r5, r6, lr}
  406e32:	460e      	mov	r6, r1
  406e34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406e38:	2900      	cmp	r1, #0
  406e3a:	b090      	sub	sp, #64	; 0x40
  406e3c:	4614      	mov	r4, r2
  406e3e:	461d      	mov	r5, r3
  406e40:	da07      	bge.n	406e52 <__swhatbuf_r+0x22>
  406e42:	2300      	movs	r3, #0
  406e44:	602b      	str	r3, [r5, #0]
  406e46:	89b3      	ldrh	r3, [r6, #12]
  406e48:	061a      	lsls	r2, r3, #24
  406e4a:	d410      	bmi.n	406e6e <__swhatbuf_r+0x3e>
  406e4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  406e50:	e00e      	b.n	406e70 <__swhatbuf_r+0x40>
  406e52:	aa01      	add	r2, sp, #4
  406e54:	f000 feaa 	bl	407bac <_fstat_r>
  406e58:	2800      	cmp	r0, #0
  406e5a:	dbf2      	blt.n	406e42 <__swhatbuf_r+0x12>
  406e5c:	9a02      	ldr	r2, [sp, #8]
  406e5e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  406e62:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
  406e66:	425a      	negs	r2, r3
  406e68:	415a      	adcs	r2, r3
  406e6a:	602a      	str	r2, [r5, #0]
  406e6c:	e7ee      	b.n	406e4c <__swhatbuf_r+0x1c>
  406e6e:	2340      	movs	r3, #64	; 0x40
  406e70:	2000      	movs	r0, #0
  406e72:	6023      	str	r3, [r4, #0]
  406e74:	b010      	add	sp, #64	; 0x40
  406e76:	bd70      	pop	{r4, r5, r6, pc}

00406e78 <__smakebuf_r>:
  406e78:	898b      	ldrh	r3, [r1, #12]
  406e7a:	b573      	push	{r0, r1, r4, r5, r6, lr}
  406e7c:	079d      	lsls	r5, r3, #30
  406e7e:	4606      	mov	r6, r0
  406e80:	460c      	mov	r4, r1
  406e82:	d507      	bpl.n	406e94 <__smakebuf_r+0x1c>
  406e84:	f104 0347 	add.w	r3, r4, #71	; 0x47
  406e88:	6023      	str	r3, [r4, #0]
  406e8a:	6123      	str	r3, [r4, #16]
  406e8c:	2301      	movs	r3, #1
  406e8e:	6163      	str	r3, [r4, #20]
  406e90:	b002      	add	sp, #8
  406e92:	bd70      	pop	{r4, r5, r6, pc}
  406e94:	ab01      	add	r3, sp, #4
  406e96:	466a      	mov	r2, sp
  406e98:	f7ff ffca 	bl	406e30 <__swhatbuf_r>
  406e9c:	9900      	ldr	r1, [sp, #0]
  406e9e:	4605      	mov	r5, r0
  406ea0:	4630      	mov	r0, r6
  406ea2:	f000 fbb1 	bl	407608 <_malloc_r>
  406ea6:	b948      	cbnz	r0, 406ebc <__smakebuf_r+0x44>
  406ea8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406eac:	059a      	lsls	r2, r3, #22
  406eae:	d4ef      	bmi.n	406e90 <__smakebuf_r+0x18>
  406eb0:	f023 0303 	bic.w	r3, r3, #3
  406eb4:	f043 0302 	orr.w	r3, r3, #2
  406eb8:	81a3      	strh	r3, [r4, #12]
  406eba:	e7e3      	b.n	406e84 <__smakebuf_r+0xc>
  406ebc:	4b0d      	ldr	r3, [pc, #52]	; (406ef4 <__smakebuf_r+0x7c>)
  406ebe:	62b3      	str	r3, [r6, #40]	; 0x28
  406ec0:	89a3      	ldrh	r3, [r4, #12]
  406ec2:	6020      	str	r0, [r4, #0]
  406ec4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  406ec8:	81a3      	strh	r3, [r4, #12]
  406eca:	9b00      	ldr	r3, [sp, #0]
  406ecc:	6163      	str	r3, [r4, #20]
  406ece:	9b01      	ldr	r3, [sp, #4]
  406ed0:	6120      	str	r0, [r4, #16]
  406ed2:	b15b      	cbz	r3, 406eec <__smakebuf_r+0x74>
  406ed4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406ed8:	4630      	mov	r0, r6
  406eda:	f000 fe79 	bl	407bd0 <_isatty_r>
  406ede:	b128      	cbz	r0, 406eec <__smakebuf_r+0x74>
  406ee0:	89a3      	ldrh	r3, [r4, #12]
  406ee2:	f023 0303 	bic.w	r3, r3, #3
  406ee6:	f043 0301 	orr.w	r3, r3, #1
  406eea:	81a3      	strh	r3, [r4, #12]
  406eec:	89a3      	ldrh	r3, [r4, #12]
  406eee:	431d      	orrs	r5, r3
  406ef0:	81a5      	strh	r5, [r4, #12]
  406ef2:	e7cd      	b.n	406e90 <__smakebuf_r+0x18>
  406ef4:	00406c81 	.word	0x00406c81

00406ef8 <malloc>:
  406ef8:	4b02      	ldr	r3, [pc, #8]	; (406f04 <malloc+0xc>)
  406efa:	4601      	mov	r1, r0
  406efc:	6818      	ldr	r0, [r3, #0]
  406efe:	f000 bb83 	b.w	407608 <_malloc_r>
  406f02:	bf00      	nop
  406f04:	2040004c 	.word	0x2040004c
	...

00406f10 <memchr>:
  406f10:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  406f14:	2a10      	cmp	r2, #16
  406f16:	db2b      	blt.n	406f70 <memchr+0x60>
  406f18:	f010 0f07 	tst.w	r0, #7
  406f1c:	d008      	beq.n	406f30 <memchr+0x20>
  406f1e:	f810 3b01 	ldrb.w	r3, [r0], #1
  406f22:	3a01      	subs	r2, #1
  406f24:	428b      	cmp	r3, r1
  406f26:	d02d      	beq.n	406f84 <memchr+0x74>
  406f28:	f010 0f07 	tst.w	r0, #7
  406f2c:	b342      	cbz	r2, 406f80 <memchr+0x70>
  406f2e:	d1f6      	bne.n	406f1e <memchr+0xe>
  406f30:	b4f0      	push	{r4, r5, r6, r7}
  406f32:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  406f36:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  406f3a:	f022 0407 	bic.w	r4, r2, #7
  406f3e:	f07f 0700 	mvns.w	r7, #0
  406f42:	2300      	movs	r3, #0
  406f44:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  406f48:	3c08      	subs	r4, #8
  406f4a:	ea85 0501 	eor.w	r5, r5, r1
  406f4e:	ea86 0601 	eor.w	r6, r6, r1
  406f52:	fa85 f547 	uadd8	r5, r5, r7
  406f56:	faa3 f587 	sel	r5, r3, r7
  406f5a:	fa86 f647 	uadd8	r6, r6, r7
  406f5e:	faa5 f687 	sel	r6, r5, r7
  406f62:	b98e      	cbnz	r6, 406f88 <memchr+0x78>
  406f64:	d1ee      	bne.n	406f44 <memchr+0x34>
  406f66:	bcf0      	pop	{r4, r5, r6, r7}
  406f68:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  406f6c:	f002 0207 	and.w	r2, r2, #7
  406f70:	b132      	cbz	r2, 406f80 <memchr+0x70>
  406f72:	f810 3b01 	ldrb.w	r3, [r0], #1
  406f76:	3a01      	subs	r2, #1
  406f78:	ea83 0301 	eor.w	r3, r3, r1
  406f7c:	b113      	cbz	r3, 406f84 <memchr+0x74>
  406f7e:	d1f8      	bne.n	406f72 <memchr+0x62>
  406f80:	2000      	movs	r0, #0
  406f82:	4770      	bx	lr
  406f84:	3801      	subs	r0, #1
  406f86:	4770      	bx	lr
  406f88:	2d00      	cmp	r5, #0
  406f8a:	bf06      	itte	eq
  406f8c:	4635      	moveq	r5, r6
  406f8e:	3803      	subeq	r0, #3
  406f90:	3807      	subne	r0, #7
  406f92:	f015 0f01 	tst.w	r5, #1
  406f96:	d107      	bne.n	406fa8 <memchr+0x98>
  406f98:	3001      	adds	r0, #1
  406f9a:	f415 7f80 	tst.w	r5, #256	; 0x100
  406f9e:	bf02      	ittt	eq
  406fa0:	3001      	addeq	r0, #1
  406fa2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  406fa6:	3001      	addeq	r0, #1
  406fa8:	bcf0      	pop	{r4, r5, r6, r7}
  406faa:	3801      	subs	r0, #1
  406fac:	4770      	bx	lr
  406fae:	bf00      	nop

00406fb0 <_Balloc>:
  406fb0:	b570      	push	{r4, r5, r6, lr}
  406fb2:	6a45      	ldr	r5, [r0, #36]	; 0x24
  406fb4:	4604      	mov	r4, r0
  406fb6:	460e      	mov	r6, r1
  406fb8:	b93d      	cbnz	r5, 406fca <_Balloc+0x1a>
  406fba:	2010      	movs	r0, #16
  406fbc:	f7ff ff9c 	bl	406ef8 <malloc>
  406fc0:	6260      	str	r0, [r4, #36]	; 0x24
  406fc2:	6045      	str	r5, [r0, #4]
  406fc4:	6085      	str	r5, [r0, #8]
  406fc6:	6005      	str	r5, [r0, #0]
  406fc8:	60c5      	str	r5, [r0, #12]
  406fca:	6a65      	ldr	r5, [r4, #36]	; 0x24
  406fcc:	68eb      	ldr	r3, [r5, #12]
  406fce:	b183      	cbz	r3, 406ff2 <_Balloc+0x42>
  406fd0:	6a63      	ldr	r3, [r4, #36]	; 0x24
  406fd2:	68db      	ldr	r3, [r3, #12]
  406fd4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
  406fd8:	b9b8      	cbnz	r0, 40700a <_Balloc+0x5a>
  406fda:	2101      	movs	r1, #1
  406fdc:	fa01 f506 	lsl.w	r5, r1, r6
  406fe0:	1d6a      	adds	r2, r5, #5
  406fe2:	0092      	lsls	r2, r2, #2
  406fe4:	4620      	mov	r0, r4
  406fe6:	f000 fab3 	bl	407550 <_calloc_r>
  406fea:	b160      	cbz	r0, 407006 <_Balloc+0x56>
  406fec:	6046      	str	r6, [r0, #4]
  406fee:	6085      	str	r5, [r0, #8]
  406ff0:	e00e      	b.n	407010 <_Balloc+0x60>
  406ff2:	2221      	movs	r2, #33	; 0x21
  406ff4:	2104      	movs	r1, #4
  406ff6:	4620      	mov	r0, r4
  406ff8:	f000 faaa 	bl	407550 <_calloc_r>
  406ffc:	6a63      	ldr	r3, [r4, #36]	; 0x24
  406ffe:	60e8      	str	r0, [r5, #12]
  407000:	68db      	ldr	r3, [r3, #12]
  407002:	2b00      	cmp	r3, #0
  407004:	d1e4      	bne.n	406fd0 <_Balloc+0x20>
  407006:	2000      	movs	r0, #0
  407008:	bd70      	pop	{r4, r5, r6, pc}
  40700a:	6802      	ldr	r2, [r0, #0]
  40700c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
  407010:	2300      	movs	r3, #0
  407012:	6103      	str	r3, [r0, #16]
  407014:	60c3      	str	r3, [r0, #12]
  407016:	bd70      	pop	{r4, r5, r6, pc}

00407018 <_Bfree>:
  407018:	b570      	push	{r4, r5, r6, lr}
  40701a:	6a44      	ldr	r4, [r0, #36]	; 0x24
  40701c:	4606      	mov	r6, r0
  40701e:	460d      	mov	r5, r1
  407020:	b93c      	cbnz	r4, 407032 <_Bfree+0x1a>
  407022:	2010      	movs	r0, #16
  407024:	f7ff ff68 	bl	406ef8 <malloc>
  407028:	6270      	str	r0, [r6, #36]	; 0x24
  40702a:	6044      	str	r4, [r0, #4]
  40702c:	6084      	str	r4, [r0, #8]
  40702e:	6004      	str	r4, [r0, #0]
  407030:	60c4      	str	r4, [r0, #12]
  407032:	b13d      	cbz	r5, 407044 <_Bfree+0x2c>
  407034:	6a73      	ldr	r3, [r6, #36]	; 0x24
  407036:	686a      	ldr	r2, [r5, #4]
  407038:	68db      	ldr	r3, [r3, #12]
  40703a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40703e:	6029      	str	r1, [r5, #0]
  407040:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  407044:	bd70      	pop	{r4, r5, r6, pc}

00407046 <__multadd>:
  407046:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40704a:	690d      	ldr	r5, [r1, #16]
  40704c:	461f      	mov	r7, r3
  40704e:	4606      	mov	r6, r0
  407050:	460c      	mov	r4, r1
  407052:	f101 0e14 	add.w	lr, r1, #20
  407056:	2300      	movs	r3, #0
  407058:	f8de 0000 	ldr.w	r0, [lr]
  40705c:	b281      	uxth	r1, r0
  40705e:	fb02 7101 	mla	r1, r2, r1, r7
  407062:	0c0f      	lsrs	r7, r1, #16
  407064:	0c00      	lsrs	r0, r0, #16
  407066:	fb02 7000 	mla	r0, r2, r0, r7
  40706a:	b289      	uxth	r1, r1
  40706c:	3301      	adds	r3, #1
  40706e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
  407072:	429d      	cmp	r5, r3
  407074:	ea4f 4710 	mov.w	r7, r0, lsr #16
  407078:	f84e 1b04 	str.w	r1, [lr], #4
  40707c:	dcec      	bgt.n	407058 <__multadd+0x12>
  40707e:	b1d7      	cbz	r7, 4070b6 <__multadd+0x70>
  407080:	68a3      	ldr	r3, [r4, #8]
  407082:	429d      	cmp	r5, r3
  407084:	db12      	blt.n	4070ac <__multadd+0x66>
  407086:	6861      	ldr	r1, [r4, #4]
  407088:	4630      	mov	r0, r6
  40708a:	3101      	adds	r1, #1
  40708c:	f7ff ff90 	bl	406fb0 <_Balloc>
  407090:	6922      	ldr	r2, [r4, #16]
  407092:	3202      	adds	r2, #2
  407094:	f104 010c 	add.w	r1, r4, #12
  407098:	4680      	mov	r8, r0
  40709a:	0092      	lsls	r2, r2, #2
  40709c:	300c      	adds	r0, #12
  40709e:	f7fe f997 	bl	4053d0 <memcpy>
  4070a2:	4621      	mov	r1, r4
  4070a4:	4630      	mov	r0, r6
  4070a6:	f7ff ffb7 	bl	407018 <_Bfree>
  4070aa:	4644      	mov	r4, r8
  4070ac:	eb04 0385 	add.w	r3, r4, r5, lsl #2
  4070b0:	3501      	adds	r5, #1
  4070b2:	615f      	str	r7, [r3, #20]
  4070b4:	6125      	str	r5, [r4, #16]
  4070b6:	4620      	mov	r0, r4
  4070b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

004070bc <__hi0bits>:
  4070bc:	0c02      	lsrs	r2, r0, #16
  4070be:	0412      	lsls	r2, r2, #16
  4070c0:	4603      	mov	r3, r0
  4070c2:	b9b2      	cbnz	r2, 4070f2 <__hi0bits+0x36>
  4070c4:	0403      	lsls	r3, r0, #16
  4070c6:	2010      	movs	r0, #16
  4070c8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  4070cc:	bf04      	itt	eq
  4070ce:	021b      	lsleq	r3, r3, #8
  4070d0:	3008      	addeq	r0, #8
  4070d2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  4070d6:	bf04      	itt	eq
  4070d8:	011b      	lsleq	r3, r3, #4
  4070da:	3004      	addeq	r0, #4
  4070dc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  4070e0:	bf04      	itt	eq
  4070e2:	009b      	lsleq	r3, r3, #2
  4070e4:	3002      	addeq	r0, #2
  4070e6:	2b00      	cmp	r3, #0
  4070e8:	db06      	blt.n	4070f8 <__hi0bits+0x3c>
  4070ea:	005b      	lsls	r3, r3, #1
  4070ec:	d503      	bpl.n	4070f6 <__hi0bits+0x3a>
  4070ee:	3001      	adds	r0, #1
  4070f0:	4770      	bx	lr
  4070f2:	2000      	movs	r0, #0
  4070f4:	e7e8      	b.n	4070c8 <__hi0bits+0xc>
  4070f6:	2020      	movs	r0, #32
  4070f8:	4770      	bx	lr

004070fa <__lo0bits>:
  4070fa:	6803      	ldr	r3, [r0, #0]
  4070fc:	f013 0207 	ands.w	r2, r3, #7
  407100:	4601      	mov	r1, r0
  407102:	d00b      	beq.n	40711c <__lo0bits+0x22>
  407104:	07da      	lsls	r2, r3, #31
  407106:	d423      	bmi.n	407150 <__lo0bits+0x56>
  407108:	0798      	lsls	r0, r3, #30
  40710a:	bf49      	itett	mi
  40710c:	085b      	lsrmi	r3, r3, #1
  40710e:	089b      	lsrpl	r3, r3, #2
  407110:	2001      	movmi	r0, #1
  407112:	600b      	strmi	r3, [r1, #0]
  407114:	bf5c      	itt	pl
  407116:	600b      	strpl	r3, [r1, #0]
  407118:	2002      	movpl	r0, #2
  40711a:	4770      	bx	lr
  40711c:	b298      	uxth	r0, r3
  40711e:	b9a8      	cbnz	r0, 40714c <__lo0bits+0x52>
  407120:	0c1b      	lsrs	r3, r3, #16
  407122:	2010      	movs	r0, #16
  407124:	f013 0fff 	tst.w	r3, #255	; 0xff
  407128:	bf04      	itt	eq
  40712a:	0a1b      	lsreq	r3, r3, #8
  40712c:	3008      	addeq	r0, #8
  40712e:	071a      	lsls	r2, r3, #28
  407130:	bf04      	itt	eq
  407132:	091b      	lsreq	r3, r3, #4
  407134:	3004      	addeq	r0, #4
  407136:	079a      	lsls	r2, r3, #30
  407138:	bf04      	itt	eq
  40713a:	089b      	lsreq	r3, r3, #2
  40713c:	3002      	addeq	r0, #2
  40713e:	07da      	lsls	r2, r3, #31
  407140:	d402      	bmi.n	407148 <__lo0bits+0x4e>
  407142:	085b      	lsrs	r3, r3, #1
  407144:	d006      	beq.n	407154 <__lo0bits+0x5a>
  407146:	3001      	adds	r0, #1
  407148:	600b      	str	r3, [r1, #0]
  40714a:	4770      	bx	lr
  40714c:	4610      	mov	r0, r2
  40714e:	e7e9      	b.n	407124 <__lo0bits+0x2a>
  407150:	2000      	movs	r0, #0
  407152:	4770      	bx	lr
  407154:	2020      	movs	r0, #32
  407156:	4770      	bx	lr

00407158 <__i2b>:
  407158:	b510      	push	{r4, lr}
  40715a:	460c      	mov	r4, r1
  40715c:	2101      	movs	r1, #1
  40715e:	f7ff ff27 	bl	406fb0 <_Balloc>
  407162:	2201      	movs	r2, #1
  407164:	6144      	str	r4, [r0, #20]
  407166:	6102      	str	r2, [r0, #16]
  407168:	bd10      	pop	{r4, pc}

0040716a <__multiply>:
  40716a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40716e:	4614      	mov	r4, r2
  407170:	690a      	ldr	r2, [r1, #16]
  407172:	6923      	ldr	r3, [r4, #16]
  407174:	429a      	cmp	r2, r3
  407176:	bfb8      	it	lt
  407178:	460b      	movlt	r3, r1
  40717a:	4689      	mov	r9, r1
  40717c:	bfbc      	itt	lt
  40717e:	46a1      	movlt	r9, r4
  407180:	461c      	movlt	r4, r3
  407182:	f8d9 7010 	ldr.w	r7, [r9, #16]
  407186:	f8d4 a010 	ldr.w	sl, [r4, #16]
  40718a:	f8d9 3008 	ldr.w	r3, [r9, #8]
  40718e:	f8d9 1004 	ldr.w	r1, [r9, #4]
  407192:	eb07 060a 	add.w	r6, r7, sl
  407196:	429e      	cmp	r6, r3
  407198:	bfc8      	it	gt
  40719a:	3101      	addgt	r1, #1
  40719c:	f7ff ff08 	bl	406fb0 <_Balloc>
  4071a0:	f100 0514 	add.w	r5, r0, #20
  4071a4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
  4071a8:	462b      	mov	r3, r5
  4071aa:	2200      	movs	r2, #0
  4071ac:	4543      	cmp	r3, r8
  4071ae:	d316      	bcc.n	4071de <__multiply+0x74>
  4071b0:	f104 0214 	add.w	r2, r4, #20
  4071b4:	f109 0114 	add.w	r1, r9, #20
  4071b8:	eb02 038a 	add.w	r3, r2, sl, lsl #2
  4071bc:	eb01 0787 	add.w	r7, r1, r7, lsl #2
  4071c0:	9301      	str	r3, [sp, #4]
  4071c2:	9c01      	ldr	r4, [sp, #4]
  4071c4:	4294      	cmp	r4, r2
  4071c6:	4613      	mov	r3, r2
  4071c8:	d80c      	bhi.n	4071e4 <__multiply+0x7a>
  4071ca:	2e00      	cmp	r6, #0
  4071cc:	dd03      	ble.n	4071d6 <__multiply+0x6c>
  4071ce:	f858 3d04 	ldr.w	r3, [r8, #-4]!
  4071d2:	2b00      	cmp	r3, #0
  4071d4:	d054      	beq.n	407280 <__multiply+0x116>
  4071d6:	6106      	str	r6, [r0, #16]
  4071d8:	b003      	add	sp, #12
  4071da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4071de:	f843 2b04 	str.w	r2, [r3], #4
  4071e2:	e7e3      	b.n	4071ac <__multiply+0x42>
  4071e4:	f8b3 a000 	ldrh.w	sl, [r3]
  4071e8:	3204      	adds	r2, #4
  4071ea:	f1ba 0f00 	cmp.w	sl, #0
  4071ee:	d020      	beq.n	407232 <__multiply+0xc8>
  4071f0:	46ae      	mov	lr, r5
  4071f2:	4689      	mov	r9, r1
  4071f4:	f04f 0c00 	mov.w	ip, #0
  4071f8:	f859 4b04 	ldr.w	r4, [r9], #4
  4071fc:	f8be b000 	ldrh.w	fp, [lr]
  407200:	b2a3      	uxth	r3, r4
  407202:	fb0a b303 	mla	r3, sl, r3, fp
  407206:	ea4f 4b14 	mov.w	fp, r4, lsr #16
  40720a:	f8de 4000 	ldr.w	r4, [lr]
  40720e:	4463      	add	r3, ip
  407210:	ea4f 4c14 	mov.w	ip, r4, lsr #16
  407214:	fb0a c40b 	mla	r4, sl, fp, ip
  407218:	eb04 4413 	add.w	r4, r4, r3, lsr #16
  40721c:	b29b      	uxth	r3, r3
  40721e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  407222:	454f      	cmp	r7, r9
  407224:	ea4f 4c14 	mov.w	ip, r4, lsr #16
  407228:	f84e 3b04 	str.w	r3, [lr], #4
  40722c:	d8e4      	bhi.n	4071f8 <__multiply+0x8e>
  40722e:	f8ce c000 	str.w	ip, [lr]
  407232:	f832 9c02 	ldrh.w	r9, [r2, #-2]
  407236:	f1b9 0f00 	cmp.w	r9, #0
  40723a:	d01f      	beq.n	40727c <__multiply+0x112>
  40723c:	682b      	ldr	r3, [r5, #0]
  40723e:	46ae      	mov	lr, r5
  407240:	468c      	mov	ip, r1
  407242:	f04f 0a00 	mov.w	sl, #0
  407246:	f8bc 4000 	ldrh.w	r4, [ip]
  40724a:	f8be b002 	ldrh.w	fp, [lr, #2]
  40724e:	fb09 b404 	mla	r4, r9, r4, fp
  407252:	44a2      	add	sl, r4
  407254:	b29b      	uxth	r3, r3
  407256:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
  40725a:	f84e 3b04 	str.w	r3, [lr], #4
  40725e:	f85c 3b04 	ldr.w	r3, [ip], #4
  407262:	f8be 4000 	ldrh.w	r4, [lr]
  407266:	0c1b      	lsrs	r3, r3, #16
  407268:	fb09 4303 	mla	r3, r9, r3, r4
  40726c:	eb03 431a 	add.w	r3, r3, sl, lsr #16
  407270:	4567      	cmp	r7, ip
  407272:	ea4f 4a13 	mov.w	sl, r3, lsr #16
  407276:	d8e6      	bhi.n	407246 <__multiply+0xdc>
  407278:	f8ce 3000 	str.w	r3, [lr]
  40727c:	3504      	adds	r5, #4
  40727e:	e7a0      	b.n	4071c2 <__multiply+0x58>
  407280:	3e01      	subs	r6, #1
  407282:	e7a2      	b.n	4071ca <__multiply+0x60>

00407284 <__pow5mult>:
  407284:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407288:	4615      	mov	r5, r2
  40728a:	f012 0203 	ands.w	r2, r2, #3
  40728e:	4606      	mov	r6, r0
  407290:	460f      	mov	r7, r1
  407292:	d007      	beq.n	4072a4 <__pow5mult+0x20>
  407294:	3a01      	subs	r2, #1
  407296:	4c21      	ldr	r4, [pc, #132]	; (40731c <__pow5mult+0x98>)
  407298:	2300      	movs	r3, #0
  40729a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
  40729e:	f7ff fed2 	bl	407046 <__multadd>
  4072a2:	4607      	mov	r7, r0
  4072a4:	10ad      	asrs	r5, r5, #2
  4072a6:	d035      	beq.n	407314 <__pow5mult+0x90>
  4072a8:	6a74      	ldr	r4, [r6, #36]	; 0x24
  4072aa:	b93c      	cbnz	r4, 4072bc <__pow5mult+0x38>
  4072ac:	2010      	movs	r0, #16
  4072ae:	f7ff fe23 	bl	406ef8 <malloc>
  4072b2:	6270      	str	r0, [r6, #36]	; 0x24
  4072b4:	6044      	str	r4, [r0, #4]
  4072b6:	6084      	str	r4, [r0, #8]
  4072b8:	6004      	str	r4, [r0, #0]
  4072ba:	60c4      	str	r4, [r0, #12]
  4072bc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
  4072c0:	f8d8 4008 	ldr.w	r4, [r8, #8]
  4072c4:	b94c      	cbnz	r4, 4072da <__pow5mult+0x56>
  4072c6:	f240 2171 	movw	r1, #625	; 0x271
  4072ca:	4630      	mov	r0, r6
  4072cc:	f7ff ff44 	bl	407158 <__i2b>
  4072d0:	2300      	movs	r3, #0
  4072d2:	f8c8 0008 	str.w	r0, [r8, #8]
  4072d6:	4604      	mov	r4, r0
  4072d8:	6003      	str	r3, [r0, #0]
  4072da:	f04f 0800 	mov.w	r8, #0
  4072de:	07eb      	lsls	r3, r5, #31
  4072e0:	d50a      	bpl.n	4072f8 <__pow5mult+0x74>
  4072e2:	4639      	mov	r1, r7
  4072e4:	4622      	mov	r2, r4
  4072e6:	4630      	mov	r0, r6
  4072e8:	f7ff ff3f 	bl	40716a <__multiply>
  4072ec:	4639      	mov	r1, r7
  4072ee:	4681      	mov	r9, r0
  4072f0:	4630      	mov	r0, r6
  4072f2:	f7ff fe91 	bl	407018 <_Bfree>
  4072f6:	464f      	mov	r7, r9
  4072f8:	106d      	asrs	r5, r5, #1
  4072fa:	d00b      	beq.n	407314 <__pow5mult+0x90>
  4072fc:	6820      	ldr	r0, [r4, #0]
  4072fe:	b938      	cbnz	r0, 407310 <__pow5mult+0x8c>
  407300:	4622      	mov	r2, r4
  407302:	4621      	mov	r1, r4
  407304:	4630      	mov	r0, r6
  407306:	f7ff ff30 	bl	40716a <__multiply>
  40730a:	6020      	str	r0, [r4, #0]
  40730c:	f8c0 8000 	str.w	r8, [r0]
  407310:	4604      	mov	r4, r0
  407312:	e7e4      	b.n	4072de <__pow5mult+0x5a>
  407314:	4638      	mov	r0, r7
  407316:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40731a:	bf00      	nop
  40731c:	00408410 	.word	0x00408410

00407320 <__lshift>:
  407320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  407324:	460c      	mov	r4, r1
  407326:	ea4f 1a62 	mov.w	sl, r2, asr #5
  40732a:	6923      	ldr	r3, [r4, #16]
  40732c:	6849      	ldr	r1, [r1, #4]
  40732e:	eb0a 0903 	add.w	r9, sl, r3
  407332:	68a3      	ldr	r3, [r4, #8]
  407334:	4607      	mov	r7, r0
  407336:	4616      	mov	r6, r2
  407338:	f109 0501 	add.w	r5, r9, #1
  40733c:	42ab      	cmp	r3, r5
  40733e:	db31      	blt.n	4073a4 <__lshift+0x84>
  407340:	4638      	mov	r0, r7
  407342:	f7ff fe35 	bl	406fb0 <_Balloc>
  407346:	2200      	movs	r2, #0
  407348:	4680      	mov	r8, r0
  40734a:	f100 0314 	add.w	r3, r0, #20
  40734e:	4611      	mov	r1, r2
  407350:	4552      	cmp	r2, sl
  407352:	db2a      	blt.n	4073aa <__lshift+0x8a>
  407354:	6920      	ldr	r0, [r4, #16]
  407356:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
  40735a:	f104 0114 	add.w	r1, r4, #20
  40735e:	f016 021f 	ands.w	r2, r6, #31
  407362:	eb03 038a 	add.w	r3, r3, sl, lsl #2
  407366:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
  40736a:	d022      	beq.n	4073b2 <__lshift+0x92>
  40736c:	f1c2 0c20 	rsb	ip, r2, #32
  407370:	2000      	movs	r0, #0
  407372:	680e      	ldr	r6, [r1, #0]
  407374:	4096      	lsls	r6, r2
  407376:	4330      	orrs	r0, r6
  407378:	f843 0b04 	str.w	r0, [r3], #4
  40737c:	f851 0b04 	ldr.w	r0, [r1], #4
  407380:	458e      	cmp	lr, r1
  407382:	fa20 f00c 	lsr.w	r0, r0, ip
  407386:	d8f4      	bhi.n	407372 <__lshift+0x52>
  407388:	6018      	str	r0, [r3, #0]
  40738a:	b108      	cbz	r0, 407390 <__lshift+0x70>
  40738c:	f109 0502 	add.w	r5, r9, #2
  407390:	3d01      	subs	r5, #1
  407392:	4638      	mov	r0, r7
  407394:	f8c8 5010 	str.w	r5, [r8, #16]
  407398:	4621      	mov	r1, r4
  40739a:	f7ff fe3d 	bl	407018 <_Bfree>
  40739e:	4640      	mov	r0, r8
  4073a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4073a4:	3101      	adds	r1, #1
  4073a6:	005b      	lsls	r3, r3, #1
  4073a8:	e7c8      	b.n	40733c <__lshift+0x1c>
  4073aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4073ae:	3201      	adds	r2, #1
  4073b0:	e7ce      	b.n	407350 <__lshift+0x30>
  4073b2:	3b04      	subs	r3, #4
  4073b4:	f851 2b04 	ldr.w	r2, [r1], #4
  4073b8:	f843 2f04 	str.w	r2, [r3, #4]!
  4073bc:	458e      	cmp	lr, r1
  4073be:	d8f9      	bhi.n	4073b4 <__lshift+0x94>
  4073c0:	e7e6      	b.n	407390 <__lshift+0x70>

004073c2 <__mcmp>:
  4073c2:	6903      	ldr	r3, [r0, #16]
  4073c4:	690a      	ldr	r2, [r1, #16]
  4073c6:	1a9b      	subs	r3, r3, r2
  4073c8:	b530      	push	{r4, r5, lr}
  4073ca:	d10c      	bne.n	4073e6 <__mcmp+0x24>
  4073cc:	0092      	lsls	r2, r2, #2
  4073ce:	3014      	adds	r0, #20
  4073d0:	3114      	adds	r1, #20
  4073d2:	1884      	adds	r4, r0, r2
  4073d4:	4411      	add	r1, r2
  4073d6:	f854 5d04 	ldr.w	r5, [r4, #-4]!
  4073da:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  4073de:	4295      	cmp	r5, r2
  4073e0:	d003      	beq.n	4073ea <__mcmp+0x28>
  4073e2:	d305      	bcc.n	4073f0 <__mcmp+0x2e>
  4073e4:	2301      	movs	r3, #1
  4073e6:	4618      	mov	r0, r3
  4073e8:	bd30      	pop	{r4, r5, pc}
  4073ea:	42a0      	cmp	r0, r4
  4073ec:	d3f3      	bcc.n	4073d6 <__mcmp+0x14>
  4073ee:	e7fa      	b.n	4073e6 <__mcmp+0x24>
  4073f0:	f04f 33ff 	mov.w	r3, #4294967295
  4073f4:	e7f7      	b.n	4073e6 <__mcmp+0x24>

004073f6 <__mdiff>:
  4073f6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4073fa:	460d      	mov	r5, r1
  4073fc:	4607      	mov	r7, r0
  4073fe:	4611      	mov	r1, r2
  407400:	4628      	mov	r0, r5
  407402:	4614      	mov	r4, r2
  407404:	f7ff ffdd 	bl	4073c2 <__mcmp>
  407408:	1e06      	subs	r6, r0, #0
  40740a:	d108      	bne.n	40741e <__mdiff+0x28>
  40740c:	4631      	mov	r1, r6
  40740e:	4638      	mov	r0, r7
  407410:	f7ff fdce 	bl	406fb0 <_Balloc>
  407414:	2301      	movs	r3, #1
  407416:	6103      	str	r3, [r0, #16]
  407418:	6146      	str	r6, [r0, #20]
  40741a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40741e:	bfa4      	itt	ge
  407420:	4623      	movge	r3, r4
  407422:	462c      	movge	r4, r5
  407424:	4638      	mov	r0, r7
  407426:	6861      	ldr	r1, [r4, #4]
  407428:	bfa6      	itte	ge
  40742a:	461d      	movge	r5, r3
  40742c:	2600      	movge	r6, #0
  40742e:	2601      	movlt	r6, #1
  407430:	f7ff fdbe 	bl	406fb0 <_Balloc>
  407434:	692b      	ldr	r3, [r5, #16]
  407436:	60c6      	str	r6, [r0, #12]
  407438:	6926      	ldr	r6, [r4, #16]
  40743a:	f105 0914 	add.w	r9, r5, #20
  40743e:	f104 0214 	add.w	r2, r4, #20
  407442:	eb02 0786 	add.w	r7, r2, r6, lsl #2
  407446:	eb09 0883 	add.w	r8, r9, r3, lsl #2
  40744a:	f100 0514 	add.w	r5, r0, #20
  40744e:	f04f 0c00 	mov.w	ip, #0
  407452:	f852 ab04 	ldr.w	sl, [r2], #4
  407456:	f859 4b04 	ldr.w	r4, [r9], #4
  40745a:	fa1c f18a 	uxtah	r1, ip, sl
  40745e:	b2a3      	uxth	r3, r4
  407460:	1ac9      	subs	r1, r1, r3
  407462:	0c23      	lsrs	r3, r4, #16
  407464:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
  407468:	eb03 4321 	add.w	r3, r3, r1, asr #16
  40746c:	b289      	uxth	r1, r1
  40746e:	ea4f 4c23 	mov.w	ip, r3, asr #16
  407472:	45c8      	cmp	r8, r9
  407474:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
  407478:	4696      	mov	lr, r2
  40747a:	f845 3b04 	str.w	r3, [r5], #4
  40747e:	d8e8      	bhi.n	407452 <__mdiff+0x5c>
  407480:	45be      	cmp	lr, r7
  407482:	d305      	bcc.n	407490 <__mdiff+0x9a>
  407484:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  407488:	b18b      	cbz	r3, 4074ae <__mdiff+0xb8>
  40748a:	6106      	str	r6, [r0, #16]
  40748c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407490:	f85e 1b04 	ldr.w	r1, [lr], #4
  407494:	fa1c f381 	uxtah	r3, ip, r1
  407498:	141a      	asrs	r2, r3, #16
  40749a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
  40749e:	b29b      	uxth	r3, r3
  4074a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  4074a4:	ea4f 4c22 	mov.w	ip, r2, asr #16
  4074a8:	f845 3b04 	str.w	r3, [r5], #4
  4074ac:	e7e8      	b.n	407480 <__mdiff+0x8a>
  4074ae:	3e01      	subs	r6, #1
  4074b0:	e7e8      	b.n	407484 <__mdiff+0x8e>

004074b2 <__d2b>:
  4074b2:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  4074b6:	2101      	movs	r1, #1
  4074b8:	461c      	mov	r4, r3
  4074ba:	4690      	mov	r8, r2
  4074bc:	9e08      	ldr	r6, [sp, #32]
  4074be:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4074c0:	f7ff fd76 	bl	406fb0 <_Balloc>
  4074c4:	f3c4 0213 	ubfx	r2, r4, #0, #20
  4074c8:	f3c4 540a 	ubfx	r4, r4, #20, #11
  4074cc:	4607      	mov	r7, r0
  4074ce:	bb34      	cbnz	r4, 40751e <__d2b+0x6c>
  4074d0:	9201      	str	r2, [sp, #4]
  4074d2:	f1b8 0f00 	cmp.w	r8, #0
  4074d6:	d027      	beq.n	407528 <__d2b+0x76>
  4074d8:	a802      	add	r0, sp, #8
  4074da:	f840 8d08 	str.w	r8, [r0, #-8]!
  4074de:	f7ff fe0c 	bl	4070fa <__lo0bits>
  4074e2:	9900      	ldr	r1, [sp, #0]
  4074e4:	b1f0      	cbz	r0, 407524 <__d2b+0x72>
  4074e6:	9a01      	ldr	r2, [sp, #4]
  4074e8:	f1c0 0320 	rsb	r3, r0, #32
  4074ec:	fa02 f303 	lsl.w	r3, r2, r3
  4074f0:	430b      	orrs	r3, r1
  4074f2:	40c2      	lsrs	r2, r0
  4074f4:	617b      	str	r3, [r7, #20]
  4074f6:	9201      	str	r2, [sp, #4]
  4074f8:	9b01      	ldr	r3, [sp, #4]
  4074fa:	61bb      	str	r3, [r7, #24]
  4074fc:	2b00      	cmp	r3, #0
  4074fe:	bf14      	ite	ne
  407500:	2102      	movne	r1, #2
  407502:	2101      	moveq	r1, #1
  407504:	6139      	str	r1, [r7, #16]
  407506:	b1c4      	cbz	r4, 40753a <__d2b+0x88>
  407508:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
  40750c:	4404      	add	r4, r0
  40750e:	6034      	str	r4, [r6, #0]
  407510:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  407514:	6028      	str	r0, [r5, #0]
  407516:	4638      	mov	r0, r7
  407518:	b002      	add	sp, #8
  40751a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40751e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
  407522:	e7d5      	b.n	4074d0 <__d2b+0x1e>
  407524:	6179      	str	r1, [r7, #20]
  407526:	e7e7      	b.n	4074f8 <__d2b+0x46>
  407528:	a801      	add	r0, sp, #4
  40752a:	f7ff fde6 	bl	4070fa <__lo0bits>
  40752e:	9b01      	ldr	r3, [sp, #4]
  407530:	617b      	str	r3, [r7, #20]
  407532:	2101      	movs	r1, #1
  407534:	6139      	str	r1, [r7, #16]
  407536:	3020      	adds	r0, #32
  407538:	e7e5      	b.n	407506 <__d2b+0x54>
  40753a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
  40753e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  407542:	6030      	str	r0, [r6, #0]
  407544:	6918      	ldr	r0, [r3, #16]
  407546:	f7ff fdb9 	bl	4070bc <__hi0bits>
  40754a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  40754e:	e7e1      	b.n	407514 <__d2b+0x62>

00407550 <_calloc_r>:
  407550:	b538      	push	{r3, r4, r5, lr}
  407552:	fb02 f401 	mul.w	r4, r2, r1
  407556:	4621      	mov	r1, r4
  407558:	f000 f856 	bl	407608 <_malloc_r>
  40755c:	4605      	mov	r5, r0
  40755e:	b118      	cbz	r0, 407568 <_calloc_r+0x18>
  407560:	4622      	mov	r2, r4
  407562:	2100      	movs	r1, #0
  407564:	f7fd ff3f 	bl	4053e6 <memset>
  407568:	4628      	mov	r0, r5
  40756a:	bd38      	pop	{r3, r4, r5, pc}

0040756c <_free_r>:
  40756c:	b538      	push	{r3, r4, r5, lr}
  40756e:	4605      	mov	r5, r0
  407570:	2900      	cmp	r1, #0
  407572:	d045      	beq.n	407600 <_free_r+0x94>
  407574:	f851 3c04 	ldr.w	r3, [r1, #-4]
  407578:	1f0c      	subs	r4, r1, #4
  40757a:	2b00      	cmp	r3, #0
  40757c:	bfb8      	it	lt
  40757e:	18e4      	addlt	r4, r4, r3
  407580:	f000 fb5a 	bl	407c38 <__malloc_lock>
  407584:	4a1f      	ldr	r2, [pc, #124]	; (407604 <_free_r+0x98>)
  407586:	6813      	ldr	r3, [r2, #0]
  407588:	4610      	mov	r0, r2
  40758a:	b933      	cbnz	r3, 40759a <_free_r+0x2e>
  40758c:	6063      	str	r3, [r4, #4]
  40758e:	6014      	str	r4, [r2, #0]
  407590:	4628      	mov	r0, r5
  407592:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  407596:	f000 bb50 	b.w	407c3a <__malloc_unlock>
  40759a:	42a3      	cmp	r3, r4
  40759c:	d90c      	bls.n	4075b8 <_free_r+0x4c>
  40759e:	6821      	ldr	r1, [r4, #0]
  4075a0:	1862      	adds	r2, r4, r1
  4075a2:	4293      	cmp	r3, r2
  4075a4:	bf04      	itt	eq
  4075a6:	681a      	ldreq	r2, [r3, #0]
  4075a8:	685b      	ldreq	r3, [r3, #4]
  4075aa:	6063      	str	r3, [r4, #4]
  4075ac:	bf04      	itt	eq
  4075ae:	1852      	addeq	r2, r2, r1
  4075b0:	6022      	streq	r2, [r4, #0]
  4075b2:	6004      	str	r4, [r0, #0]
  4075b4:	e7ec      	b.n	407590 <_free_r+0x24>
  4075b6:	4613      	mov	r3, r2
  4075b8:	685a      	ldr	r2, [r3, #4]
  4075ba:	b10a      	cbz	r2, 4075c0 <_free_r+0x54>
  4075bc:	42a2      	cmp	r2, r4
  4075be:	d9fa      	bls.n	4075b6 <_free_r+0x4a>
  4075c0:	6819      	ldr	r1, [r3, #0]
  4075c2:	1858      	adds	r0, r3, r1
  4075c4:	42a0      	cmp	r0, r4
  4075c6:	d10b      	bne.n	4075e0 <_free_r+0x74>
  4075c8:	6820      	ldr	r0, [r4, #0]
  4075ca:	4401      	add	r1, r0
  4075cc:	1858      	adds	r0, r3, r1
  4075ce:	4282      	cmp	r2, r0
  4075d0:	6019      	str	r1, [r3, #0]
  4075d2:	d1dd      	bne.n	407590 <_free_r+0x24>
  4075d4:	6810      	ldr	r0, [r2, #0]
  4075d6:	6852      	ldr	r2, [r2, #4]
  4075d8:	605a      	str	r2, [r3, #4]
  4075da:	4401      	add	r1, r0
  4075dc:	6019      	str	r1, [r3, #0]
  4075de:	e7d7      	b.n	407590 <_free_r+0x24>
  4075e0:	d902      	bls.n	4075e8 <_free_r+0x7c>
  4075e2:	230c      	movs	r3, #12
  4075e4:	602b      	str	r3, [r5, #0]
  4075e6:	e7d3      	b.n	407590 <_free_r+0x24>
  4075e8:	6820      	ldr	r0, [r4, #0]
  4075ea:	1821      	adds	r1, r4, r0
  4075ec:	428a      	cmp	r2, r1
  4075ee:	bf04      	itt	eq
  4075f0:	6811      	ldreq	r1, [r2, #0]
  4075f2:	6852      	ldreq	r2, [r2, #4]
  4075f4:	6062      	str	r2, [r4, #4]
  4075f6:	bf04      	itt	eq
  4075f8:	1809      	addeq	r1, r1, r0
  4075fa:	6021      	streq	r1, [r4, #0]
  4075fc:	605c      	str	r4, [r3, #4]
  4075fe:	e7c7      	b.n	407590 <_free_r+0x24>
  407600:	bd38      	pop	{r3, r4, r5, pc}
  407602:	bf00      	nop
  407604:	204004c8 	.word	0x204004c8

00407608 <_malloc_r>:
  407608:	b570      	push	{r4, r5, r6, lr}
  40760a:	1ccd      	adds	r5, r1, #3
  40760c:	f025 0503 	bic.w	r5, r5, #3
  407610:	3508      	adds	r5, #8
  407612:	2d0c      	cmp	r5, #12
  407614:	bf38      	it	cc
  407616:	250c      	movcc	r5, #12
  407618:	2d00      	cmp	r5, #0
  40761a:	4606      	mov	r6, r0
  40761c:	db01      	blt.n	407622 <_malloc_r+0x1a>
  40761e:	42a9      	cmp	r1, r5
  407620:	d903      	bls.n	40762a <_malloc_r+0x22>
  407622:	230c      	movs	r3, #12
  407624:	6033      	str	r3, [r6, #0]
  407626:	2000      	movs	r0, #0
  407628:	bd70      	pop	{r4, r5, r6, pc}
  40762a:	f000 fb05 	bl	407c38 <__malloc_lock>
  40762e:	4a23      	ldr	r2, [pc, #140]	; (4076bc <_malloc_r+0xb4>)
  407630:	6814      	ldr	r4, [r2, #0]
  407632:	4621      	mov	r1, r4
  407634:	b991      	cbnz	r1, 40765c <_malloc_r+0x54>
  407636:	4c22      	ldr	r4, [pc, #136]	; (4076c0 <_malloc_r+0xb8>)
  407638:	6823      	ldr	r3, [r4, #0]
  40763a:	b91b      	cbnz	r3, 407644 <_malloc_r+0x3c>
  40763c:	4630      	mov	r0, r6
  40763e:	f000 f97f 	bl	407940 <_sbrk_r>
  407642:	6020      	str	r0, [r4, #0]
  407644:	4629      	mov	r1, r5
  407646:	4630      	mov	r0, r6
  407648:	f000 f97a 	bl	407940 <_sbrk_r>
  40764c:	1c43      	adds	r3, r0, #1
  40764e:	d126      	bne.n	40769e <_malloc_r+0x96>
  407650:	230c      	movs	r3, #12
  407652:	6033      	str	r3, [r6, #0]
  407654:	4630      	mov	r0, r6
  407656:	f000 faf0 	bl	407c3a <__malloc_unlock>
  40765a:	e7e4      	b.n	407626 <_malloc_r+0x1e>
  40765c:	680b      	ldr	r3, [r1, #0]
  40765e:	1b5b      	subs	r3, r3, r5
  407660:	d41a      	bmi.n	407698 <_malloc_r+0x90>
  407662:	2b0b      	cmp	r3, #11
  407664:	d90f      	bls.n	407686 <_malloc_r+0x7e>
  407666:	600b      	str	r3, [r1, #0]
  407668:	50cd      	str	r5, [r1, r3]
  40766a:	18cc      	adds	r4, r1, r3
  40766c:	4630      	mov	r0, r6
  40766e:	f000 fae4 	bl	407c3a <__malloc_unlock>
  407672:	f104 000b 	add.w	r0, r4, #11
  407676:	1d23      	adds	r3, r4, #4
  407678:	f020 0007 	bic.w	r0, r0, #7
  40767c:	1ac3      	subs	r3, r0, r3
  40767e:	d01b      	beq.n	4076b8 <_malloc_r+0xb0>
  407680:	425a      	negs	r2, r3
  407682:	50e2      	str	r2, [r4, r3]
  407684:	bd70      	pop	{r4, r5, r6, pc}
  407686:	428c      	cmp	r4, r1
  407688:	bf0d      	iteet	eq
  40768a:	6863      	ldreq	r3, [r4, #4]
  40768c:	684b      	ldrne	r3, [r1, #4]
  40768e:	6063      	strne	r3, [r4, #4]
  407690:	6013      	streq	r3, [r2, #0]
  407692:	bf18      	it	ne
  407694:	460c      	movne	r4, r1
  407696:	e7e9      	b.n	40766c <_malloc_r+0x64>
  407698:	460c      	mov	r4, r1
  40769a:	6849      	ldr	r1, [r1, #4]
  40769c:	e7ca      	b.n	407634 <_malloc_r+0x2c>
  40769e:	1cc4      	adds	r4, r0, #3
  4076a0:	f024 0403 	bic.w	r4, r4, #3
  4076a4:	42a0      	cmp	r0, r4
  4076a6:	d005      	beq.n	4076b4 <_malloc_r+0xac>
  4076a8:	1a21      	subs	r1, r4, r0
  4076aa:	4630      	mov	r0, r6
  4076ac:	f000 f948 	bl	407940 <_sbrk_r>
  4076b0:	3001      	adds	r0, #1
  4076b2:	d0cd      	beq.n	407650 <_malloc_r+0x48>
  4076b4:	6025      	str	r5, [r4, #0]
  4076b6:	e7d9      	b.n	40766c <_malloc_r+0x64>
  4076b8:	bd70      	pop	{r4, r5, r6, pc}
  4076ba:	bf00      	nop
  4076bc:	204004c8 	.word	0x204004c8
  4076c0:	204004cc 	.word	0x204004cc

004076c4 <__sfputc_r>:
  4076c4:	6893      	ldr	r3, [r2, #8]
  4076c6:	3b01      	subs	r3, #1
  4076c8:	2b00      	cmp	r3, #0
  4076ca:	b410      	push	{r4}
  4076cc:	6093      	str	r3, [r2, #8]
  4076ce:	da08      	bge.n	4076e2 <__sfputc_r+0x1e>
  4076d0:	6994      	ldr	r4, [r2, #24]
  4076d2:	42a3      	cmp	r3, r4
  4076d4:	db02      	blt.n	4076dc <__sfputc_r+0x18>
  4076d6:	b2cb      	uxtb	r3, r1
  4076d8:	2b0a      	cmp	r3, #10
  4076da:	d102      	bne.n	4076e2 <__sfputc_r+0x1e>
  4076dc:	bc10      	pop	{r4}
  4076de:	f000 b983 	b.w	4079e8 <__swbuf_r>
  4076e2:	6813      	ldr	r3, [r2, #0]
  4076e4:	1c58      	adds	r0, r3, #1
  4076e6:	6010      	str	r0, [r2, #0]
  4076e8:	7019      	strb	r1, [r3, #0]
  4076ea:	b2c8      	uxtb	r0, r1
  4076ec:	bc10      	pop	{r4}
  4076ee:	4770      	bx	lr

004076f0 <__sfputs_r>:
  4076f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4076f2:	4606      	mov	r6, r0
  4076f4:	460f      	mov	r7, r1
  4076f6:	4614      	mov	r4, r2
  4076f8:	18d5      	adds	r5, r2, r3
  4076fa:	42ac      	cmp	r4, r5
  4076fc:	d101      	bne.n	407702 <__sfputs_r+0x12>
  4076fe:	2000      	movs	r0, #0
  407700:	e007      	b.n	407712 <__sfputs_r+0x22>
  407702:	463a      	mov	r2, r7
  407704:	f814 1b01 	ldrb.w	r1, [r4], #1
  407708:	4630      	mov	r0, r6
  40770a:	f7ff ffdb 	bl	4076c4 <__sfputc_r>
  40770e:	1c43      	adds	r3, r0, #1
  407710:	d1f3      	bne.n	4076fa <__sfputs_r+0xa>
  407712:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00407714 <_vfiprintf_r>:
  407714:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407718:	b09d      	sub	sp, #116	; 0x74
  40771a:	460c      	mov	r4, r1
  40771c:	4617      	mov	r7, r2
  40771e:	9303      	str	r3, [sp, #12]
  407720:	4606      	mov	r6, r0
  407722:	b118      	cbz	r0, 40772c <_vfiprintf_r+0x18>
  407724:	6983      	ldr	r3, [r0, #24]
  407726:	b90b      	cbnz	r3, 40772c <_vfiprintf_r+0x18>
  407728:	f7ff faea 	bl	406d00 <__sinit>
  40772c:	4b7c      	ldr	r3, [pc, #496]	; (407920 <_vfiprintf_r+0x20c>)
  40772e:	429c      	cmp	r4, r3
  407730:	d157      	bne.n	4077e2 <_vfiprintf_r+0xce>
  407732:	6874      	ldr	r4, [r6, #4]
  407734:	89a3      	ldrh	r3, [r4, #12]
  407736:	0718      	lsls	r0, r3, #28
  407738:	d55d      	bpl.n	4077f6 <_vfiprintf_r+0xe2>
  40773a:	6923      	ldr	r3, [r4, #16]
  40773c:	2b00      	cmp	r3, #0
  40773e:	d05a      	beq.n	4077f6 <_vfiprintf_r+0xe2>
  407740:	2300      	movs	r3, #0
  407742:	9309      	str	r3, [sp, #36]	; 0x24
  407744:	2320      	movs	r3, #32
  407746:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
  40774a:	2330      	movs	r3, #48	; 0x30
  40774c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
  407750:	f04f 0b01 	mov.w	fp, #1
  407754:	46b8      	mov	r8, r7
  407756:	4645      	mov	r5, r8
  407758:	f815 3b01 	ldrb.w	r3, [r5], #1
  40775c:	2b00      	cmp	r3, #0
  40775e:	d155      	bne.n	40780c <_vfiprintf_r+0xf8>
  407760:	ebb8 0a07 	subs.w	sl, r8, r7
  407764:	d00b      	beq.n	40777e <_vfiprintf_r+0x6a>
  407766:	4653      	mov	r3, sl
  407768:	463a      	mov	r2, r7
  40776a:	4621      	mov	r1, r4
  40776c:	4630      	mov	r0, r6
  40776e:	f7ff ffbf 	bl	4076f0 <__sfputs_r>
  407772:	3001      	adds	r0, #1
  407774:	f000 80c4 	beq.w	407900 <_vfiprintf_r+0x1ec>
  407778:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40777a:	4453      	add	r3, sl
  40777c:	9309      	str	r3, [sp, #36]	; 0x24
  40777e:	f898 3000 	ldrb.w	r3, [r8]
  407782:	2b00      	cmp	r3, #0
  407784:	f000 80bc 	beq.w	407900 <_vfiprintf_r+0x1ec>
  407788:	2300      	movs	r3, #0
  40778a:	f04f 32ff 	mov.w	r2, #4294967295
  40778e:	9304      	str	r3, [sp, #16]
  407790:	9307      	str	r3, [sp, #28]
  407792:	9205      	str	r2, [sp, #20]
  407794:	9306      	str	r3, [sp, #24]
  407796:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
  40779a:	931a      	str	r3, [sp, #104]	; 0x68
  40779c:	2205      	movs	r2, #5
  40779e:	7829      	ldrb	r1, [r5, #0]
  4077a0:	4860      	ldr	r0, [pc, #384]	; (407924 <_vfiprintf_r+0x210>)
  4077a2:	f7ff fbb5 	bl	406f10 <memchr>
  4077a6:	f105 0801 	add.w	r8, r5, #1
  4077aa:	9b04      	ldr	r3, [sp, #16]
  4077ac:	2800      	cmp	r0, #0
  4077ae:	d131      	bne.n	407814 <_vfiprintf_r+0x100>
  4077b0:	06d9      	lsls	r1, r3, #27
  4077b2:	bf44      	itt	mi
  4077b4:	2220      	movmi	r2, #32
  4077b6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
  4077ba:	071a      	lsls	r2, r3, #28
  4077bc:	bf44      	itt	mi
  4077be:	222b      	movmi	r2, #43	; 0x2b
  4077c0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
  4077c4:	782a      	ldrb	r2, [r5, #0]
  4077c6:	2a2a      	cmp	r2, #42	; 0x2a
  4077c8:	d02c      	beq.n	407824 <_vfiprintf_r+0x110>
  4077ca:	9a07      	ldr	r2, [sp, #28]
  4077cc:	2100      	movs	r1, #0
  4077ce:	200a      	movs	r0, #10
  4077d0:	46a8      	mov	r8, r5
  4077d2:	3501      	adds	r5, #1
  4077d4:	f898 3000 	ldrb.w	r3, [r8]
  4077d8:	3b30      	subs	r3, #48	; 0x30
  4077da:	2b09      	cmp	r3, #9
  4077dc:	d96d      	bls.n	4078ba <_vfiprintf_r+0x1a6>
  4077de:	b371      	cbz	r1, 40783e <_vfiprintf_r+0x12a>
  4077e0:	e026      	b.n	407830 <_vfiprintf_r+0x11c>
  4077e2:	4b51      	ldr	r3, [pc, #324]	; (407928 <_vfiprintf_r+0x214>)
  4077e4:	429c      	cmp	r4, r3
  4077e6:	d101      	bne.n	4077ec <_vfiprintf_r+0xd8>
  4077e8:	68b4      	ldr	r4, [r6, #8]
  4077ea:	e7a3      	b.n	407734 <_vfiprintf_r+0x20>
  4077ec:	4b4f      	ldr	r3, [pc, #316]	; (40792c <_vfiprintf_r+0x218>)
  4077ee:	429c      	cmp	r4, r3
  4077f0:	bf08      	it	eq
  4077f2:	68f4      	ldreq	r4, [r6, #12]
  4077f4:	e79e      	b.n	407734 <_vfiprintf_r+0x20>
  4077f6:	4621      	mov	r1, r4
  4077f8:	4630      	mov	r0, r6
  4077fa:	f000 f959 	bl	407ab0 <__swsetup_r>
  4077fe:	2800      	cmp	r0, #0
  407800:	d09e      	beq.n	407740 <_vfiprintf_r+0x2c>
  407802:	f04f 30ff 	mov.w	r0, #4294967295
  407806:	b01d      	add	sp, #116	; 0x74
  407808:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40780c:	2b25      	cmp	r3, #37	; 0x25
  40780e:	d0a7      	beq.n	407760 <_vfiprintf_r+0x4c>
  407810:	46a8      	mov	r8, r5
  407812:	e7a0      	b.n	407756 <_vfiprintf_r+0x42>
  407814:	4a43      	ldr	r2, [pc, #268]	; (407924 <_vfiprintf_r+0x210>)
  407816:	1a80      	subs	r0, r0, r2
  407818:	fa0b f000 	lsl.w	r0, fp, r0
  40781c:	4318      	orrs	r0, r3
  40781e:	9004      	str	r0, [sp, #16]
  407820:	4645      	mov	r5, r8
  407822:	e7bb      	b.n	40779c <_vfiprintf_r+0x88>
  407824:	9a03      	ldr	r2, [sp, #12]
  407826:	1d11      	adds	r1, r2, #4
  407828:	6812      	ldr	r2, [r2, #0]
  40782a:	9103      	str	r1, [sp, #12]
  40782c:	2a00      	cmp	r2, #0
  40782e:	db01      	blt.n	407834 <_vfiprintf_r+0x120>
  407830:	9207      	str	r2, [sp, #28]
  407832:	e004      	b.n	40783e <_vfiprintf_r+0x12a>
  407834:	4252      	negs	r2, r2
  407836:	f043 0302 	orr.w	r3, r3, #2
  40783a:	9207      	str	r2, [sp, #28]
  40783c:	9304      	str	r3, [sp, #16]
  40783e:	f898 3000 	ldrb.w	r3, [r8]
  407842:	2b2e      	cmp	r3, #46	; 0x2e
  407844:	d110      	bne.n	407868 <_vfiprintf_r+0x154>
  407846:	f898 3001 	ldrb.w	r3, [r8, #1]
  40784a:	2b2a      	cmp	r3, #42	; 0x2a
  40784c:	f108 0101 	add.w	r1, r8, #1
  407850:	d137      	bne.n	4078c2 <_vfiprintf_r+0x1ae>
  407852:	9b03      	ldr	r3, [sp, #12]
  407854:	1d1a      	adds	r2, r3, #4
  407856:	681b      	ldr	r3, [r3, #0]
  407858:	9203      	str	r2, [sp, #12]
  40785a:	2b00      	cmp	r3, #0
  40785c:	bfb8      	it	lt
  40785e:	f04f 33ff 	movlt.w	r3, #4294967295
  407862:	f108 0802 	add.w	r8, r8, #2
  407866:	9305      	str	r3, [sp, #20]
  407868:	4d31      	ldr	r5, [pc, #196]	; (407930 <_vfiprintf_r+0x21c>)
  40786a:	f898 1000 	ldrb.w	r1, [r8]
  40786e:	2203      	movs	r2, #3
  407870:	4628      	mov	r0, r5
  407872:	f7ff fb4d 	bl	406f10 <memchr>
  407876:	b140      	cbz	r0, 40788a <_vfiprintf_r+0x176>
  407878:	2340      	movs	r3, #64	; 0x40
  40787a:	1b40      	subs	r0, r0, r5
  40787c:	fa03 f000 	lsl.w	r0, r3, r0
  407880:	9b04      	ldr	r3, [sp, #16]
  407882:	4303      	orrs	r3, r0
  407884:	9304      	str	r3, [sp, #16]
  407886:	f108 0801 	add.w	r8, r8, #1
  40788a:	f898 1000 	ldrb.w	r1, [r8]
  40788e:	4829      	ldr	r0, [pc, #164]	; (407934 <_vfiprintf_r+0x220>)
  407890:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
  407894:	2206      	movs	r2, #6
  407896:	f108 0701 	add.w	r7, r8, #1
  40789a:	f7ff fb39 	bl	406f10 <memchr>
  40789e:	2800      	cmp	r0, #0
  4078a0:	d034      	beq.n	40790c <_vfiprintf_r+0x1f8>
  4078a2:	4b25      	ldr	r3, [pc, #148]	; (407938 <_vfiprintf_r+0x224>)
  4078a4:	bb03      	cbnz	r3, 4078e8 <_vfiprintf_r+0x1d4>
  4078a6:	9b03      	ldr	r3, [sp, #12]
  4078a8:	3307      	adds	r3, #7
  4078aa:	f023 0307 	bic.w	r3, r3, #7
  4078ae:	3308      	adds	r3, #8
  4078b0:	9303      	str	r3, [sp, #12]
  4078b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4078b4:	444b      	add	r3, r9
  4078b6:	9309      	str	r3, [sp, #36]	; 0x24
  4078b8:	e74c      	b.n	407754 <_vfiprintf_r+0x40>
  4078ba:	fb00 3202 	mla	r2, r0, r2, r3
  4078be:	2101      	movs	r1, #1
  4078c0:	e786      	b.n	4077d0 <_vfiprintf_r+0xbc>
  4078c2:	2300      	movs	r3, #0
  4078c4:	9305      	str	r3, [sp, #20]
  4078c6:	4618      	mov	r0, r3
  4078c8:	250a      	movs	r5, #10
  4078ca:	4688      	mov	r8, r1
  4078cc:	3101      	adds	r1, #1
  4078ce:	f898 2000 	ldrb.w	r2, [r8]
  4078d2:	3a30      	subs	r2, #48	; 0x30
  4078d4:	2a09      	cmp	r2, #9
  4078d6:	d903      	bls.n	4078e0 <_vfiprintf_r+0x1cc>
  4078d8:	2b00      	cmp	r3, #0
  4078da:	d0c5      	beq.n	407868 <_vfiprintf_r+0x154>
  4078dc:	9005      	str	r0, [sp, #20]
  4078de:	e7c3      	b.n	407868 <_vfiprintf_r+0x154>
  4078e0:	fb05 2000 	mla	r0, r5, r0, r2
  4078e4:	2301      	movs	r3, #1
  4078e6:	e7f0      	b.n	4078ca <_vfiprintf_r+0x1b6>
  4078e8:	ab03      	add	r3, sp, #12
  4078ea:	9300      	str	r3, [sp, #0]
  4078ec:	4622      	mov	r2, r4
  4078ee:	4b13      	ldr	r3, [pc, #76]	; (40793c <_vfiprintf_r+0x228>)
  4078f0:	a904      	add	r1, sp, #16
  4078f2:	4630      	mov	r0, r6
  4078f4:	f7fd fe10 	bl	405518 <_printf_float>
  4078f8:	f1b0 3fff 	cmp.w	r0, #4294967295
  4078fc:	4681      	mov	r9, r0
  4078fe:	d1d8      	bne.n	4078b2 <_vfiprintf_r+0x19e>
  407900:	89a3      	ldrh	r3, [r4, #12]
  407902:	065b      	lsls	r3, r3, #25
  407904:	f53f af7d 	bmi.w	407802 <_vfiprintf_r+0xee>
  407908:	9809      	ldr	r0, [sp, #36]	; 0x24
  40790a:	e77c      	b.n	407806 <_vfiprintf_r+0xf2>
  40790c:	ab03      	add	r3, sp, #12
  40790e:	9300      	str	r3, [sp, #0]
  407910:	4622      	mov	r2, r4
  407912:	4b0a      	ldr	r3, [pc, #40]	; (40793c <_vfiprintf_r+0x228>)
  407914:	a904      	add	r1, sp, #16
  407916:	4630      	mov	r0, r6
  407918:	f7fe f8ac 	bl	405a74 <_printf_i>
  40791c:	e7ec      	b.n	4078f8 <_vfiprintf_r+0x1e4>
  40791e:	bf00      	nop
  407920:	004082e0 	.word	0x004082e0
  407924:	0040841c 	.word	0x0040841c
  407928:	00408300 	.word	0x00408300
  40792c:	004082c0 	.word	0x004082c0
  407930:	00408422 	.word	0x00408422
  407934:	00408426 	.word	0x00408426
  407938:	00405519 	.word	0x00405519
  40793c:	004076f1 	.word	0x004076f1

00407940 <_sbrk_r>:
  407940:	b538      	push	{r3, r4, r5, lr}
  407942:	4c06      	ldr	r4, [pc, #24]	; (40795c <_sbrk_r+0x1c>)
  407944:	2300      	movs	r3, #0
  407946:	4605      	mov	r5, r0
  407948:	4608      	mov	r0, r1
  40794a:	6023      	str	r3, [r4, #0]
  40794c:	f7fa fc24 	bl	402198 <_sbrk>
  407950:	1c43      	adds	r3, r0, #1
  407952:	d102      	bne.n	40795a <_sbrk_r+0x1a>
  407954:	6823      	ldr	r3, [r4, #0]
  407956:	b103      	cbz	r3, 40795a <_sbrk_r+0x1a>
  407958:	602b      	str	r3, [r5, #0]
  40795a:	bd38      	pop	{r3, r4, r5, pc}
  40795c:	204007e8 	.word	0x204007e8

00407960 <__sread>:
  407960:	b510      	push	{r4, lr}
  407962:	460c      	mov	r4, r1
  407964:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407968:	f000 f968 	bl	407c3c <_read_r>
  40796c:	2800      	cmp	r0, #0
  40796e:	bfab      	itete	ge
  407970:	6d63      	ldrge	r3, [r4, #84]	; 0x54
  407972:	89a3      	ldrhlt	r3, [r4, #12]
  407974:	181b      	addge	r3, r3, r0
  407976:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
  40797a:	bfac      	ite	ge
  40797c:	6563      	strge	r3, [r4, #84]	; 0x54
  40797e:	81a3      	strhlt	r3, [r4, #12]
  407980:	bd10      	pop	{r4, pc}

00407982 <__swrite>:
  407982:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407986:	461f      	mov	r7, r3
  407988:	898b      	ldrh	r3, [r1, #12]
  40798a:	05db      	lsls	r3, r3, #23
  40798c:	4605      	mov	r5, r0
  40798e:	460c      	mov	r4, r1
  407990:	4616      	mov	r6, r2
  407992:	d505      	bpl.n	4079a0 <__swrite+0x1e>
  407994:	2302      	movs	r3, #2
  407996:	2200      	movs	r2, #0
  407998:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40799c:	f000 f928 	bl	407bf0 <_lseek_r>
  4079a0:	89a3      	ldrh	r3, [r4, #12]
  4079a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4079a6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  4079aa:	81a3      	strh	r3, [r4, #12]
  4079ac:	4632      	mov	r2, r6
  4079ae:	463b      	mov	r3, r7
  4079b0:	4628      	mov	r0, r5
  4079b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4079b6:	f000 b869 	b.w	407a8c <_write_r>

004079ba <__sseek>:
  4079ba:	b510      	push	{r4, lr}
  4079bc:	460c      	mov	r4, r1
  4079be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4079c2:	f000 f915 	bl	407bf0 <_lseek_r>
  4079c6:	1c43      	adds	r3, r0, #1
  4079c8:	89a3      	ldrh	r3, [r4, #12]
  4079ca:	bf15      	itete	ne
  4079cc:	6560      	strne	r0, [r4, #84]	; 0x54
  4079ce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4079d2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4079d6:	81a3      	strheq	r3, [r4, #12]
  4079d8:	bf18      	it	ne
  4079da:	81a3      	strhne	r3, [r4, #12]
  4079dc:	bd10      	pop	{r4, pc}

004079de <__sclose>:
  4079de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4079e2:	f000 b8d3 	b.w	407b8c <_close_r>
	...

004079e8 <__swbuf_r>:
  4079e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4079ea:	460e      	mov	r6, r1
  4079ec:	4614      	mov	r4, r2
  4079ee:	4605      	mov	r5, r0
  4079f0:	b118      	cbz	r0, 4079fa <__swbuf_r+0x12>
  4079f2:	6983      	ldr	r3, [r0, #24]
  4079f4:	b90b      	cbnz	r3, 4079fa <__swbuf_r+0x12>
  4079f6:	f7ff f983 	bl	406d00 <__sinit>
  4079fa:	4b21      	ldr	r3, [pc, #132]	; (407a80 <__swbuf_r+0x98>)
  4079fc:	429c      	cmp	r4, r3
  4079fe:	d12a      	bne.n	407a56 <__swbuf_r+0x6e>
  407a00:	686c      	ldr	r4, [r5, #4]
  407a02:	69a3      	ldr	r3, [r4, #24]
  407a04:	60a3      	str	r3, [r4, #8]
  407a06:	89a3      	ldrh	r3, [r4, #12]
  407a08:	071a      	lsls	r2, r3, #28
  407a0a:	d52e      	bpl.n	407a6a <__swbuf_r+0x82>
  407a0c:	6923      	ldr	r3, [r4, #16]
  407a0e:	b363      	cbz	r3, 407a6a <__swbuf_r+0x82>
  407a10:	6923      	ldr	r3, [r4, #16]
  407a12:	6820      	ldr	r0, [r4, #0]
  407a14:	1ac0      	subs	r0, r0, r3
  407a16:	6963      	ldr	r3, [r4, #20]
  407a18:	b2f6      	uxtb	r6, r6
  407a1a:	4298      	cmp	r0, r3
  407a1c:	4637      	mov	r7, r6
  407a1e:	db04      	blt.n	407a2a <__swbuf_r+0x42>
  407a20:	4621      	mov	r1, r4
  407a22:	4628      	mov	r0, r5
  407a24:	f7ff f902 	bl	406c2c <_fflush_r>
  407a28:	bb28      	cbnz	r0, 407a76 <__swbuf_r+0x8e>
  407a2a:	68a3      	ldr	r3, [r4, #8]
  407a2c:	3b01      	subs	r3, #1
  407a2e:	60a3      	str	r3, [r4, #8]
  407a30:	6823      	ldr	r3, [r4, #0]
  407a32:	1c5a      	adds	r2, r3, #1
  407a34:	6022      	str	r2, [r4, #0]
  407a36:	701e      	strb	r6, [r3, #0]
  407a38:	6963      	ldr	r3, [r4, #20]
  407a3a:	3001      	adds	r0, #1
  407a3c:	4298      	cmp	r0, r3
  407a3e:	d004      	beq.n	407a4a <__swbuf_r+0x62>
  407a40:	89a3      	ldrh	r3, [r4, #12]
  407a42:	07db      	lsls	r3, r3, #31
  407a44:	d519      	bpl.n	407a7a <__swbuf_r+0x92>
  407a46:	2e0a      	cmp	r6, #10
  407a48:	d117      	bne.n	407a7a <__swbuf_r+0x92>
  407a4a:	4621      	mov	r1, r4
  407a4c:	4628      	mov	r0, r5
  407a4e:	f7ff f8ed 	bl	406c2c <_fflush_r>
  407a52:	b190      	cbz	r0, 407a7a <__swbuf_r+0x92>
  407a54:	e00f      	b.n	407a76 <__swbuf_r+0x8e>
  407a56:	4b0b      	ldr	r3, [pc, #44]	; (407a84 <__swbuf_r+0x9c>)
  407a58:	429c      	cmp	r4, r3
  407a5a:	d101      	bne.n	407a60 <__swbuf_r+0x78>
  407a5c:	68ac      	ldr	r4, [r5, #8]
  407a5e:	e7d0      	b.n	407a02 <__swbuf_r+0x1a>
  407a60:	4b09      	ldr	r3, [pc, #36]	; (407a88 <__swbuf_r+0xa0>)
  407a62:	429c      	cmp	r4, r3
  407a64:	bf08      	it	eq
  407a66:	68ec      	ldreq	r4, [r5, #12]
  407a68:	e7cb      	b.n	407a02 <__swbuf_r+0x1a>
  407a6a:	4621      	mov	r1, r4
  407a6c:	4628      	mov	r0, r5
  407a6e:	f000 f81f 	bl	407ab0 <__swsetup_r>
  407a72:	2800      	cmp	r0, #0
  407a74:	d0cc      	beq.n	407a10 <__swbuf_r+0x28>
  407a76:	f04f 37ff 	mov.w	r7, #4294967295
  407a7a:	4638      	mov	r0, r7
  407a7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407a7e:	bf00      	nop
  407a80:	004082e0 	.word	0x004082e0
  407a84:	00408300 	.word	0x00408300
  407a88:	004082c0 	.word	0x004082c0

00407a8c <_write_r>:
  407a8c:	b538      	push	{r3, r4, r5, lr}
  407a8e:	4c07      	ldr	r4, [pc, #28]	; (407aac <_write_r+0x20>)
  407a90:	4605      	mov	r5, r0
  407a92:	4608      	mov	r0, r1
  407a94:	4611      	mov	r1, r2
  407a96:	2200      	movs	r2, #0
  407a98:	6022      	str	r2, [r4, #0]
  407a9a:	461a      	mov	r2, r3
  407a9c:	f7fb fc20 	bl	4032e0 <_write>
  407aa0:	1c43      	adds	r3, r0, #1
  407aa2:	d102      	bne.n	407aaa <_write_r+0x1e>
  407aa4:	6823      	ldr	r3, [r4, #0]
  407aa6:	b103      	cbz	r3, 407aaa <_write_r+0x1e>
  407aa8:	602b      	str	r3, [r5, #0]
  407aaa:	bd38      	pop	{r3, r4, r5, pc}
  407aac:	204007e8 	.word	0x204007e8

00407ab0 <__swsetup_r>:
  407ab0:	4b32      	ldr	r3, [pc, #200]	; (407b7c <__swsetup_r+0xcc>)
  407ab2:	b570      	push	{r4, r5, r6, lr}
  407ab4:	681d      	ldr	r5, [r3, #0]
  407ab6:	4606      	mov	r6, r0
  407ab8:	460c      	mov	r4, r1
  407aba:	b125      	cbz	r5, 407ac6 <__swsetup_r+0x16>
  407abc:	69ab      	ldr	r3, [r5, #24]
  407abe:	b913      	cbnz	r3, 407ac6 <__swsetup_r+0x16>
  407ac0:	4628      	mov	r0, r5
  407ac2:	f7ff f91d 	bl	406d00 <__sinit>
  407ac6:	4b2e      	ldr	r3, [pc, #184]	; (407b80 <__swsetup_r+0xd0>)
  407ac8:	429c      	cmp	r4, r3
  407aca:	d10f      	bne.n	407aec <__swsetup_r+0x3c>
  407acc:	686c      	ldr	r4, [r5, #4]
  407ace:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407ad2:	b29a      	uxth	r2, r3
  407ad4:	0715      	lsls	r5, r2, #28
  407ad6:	d42c      	bmi.n	407b32 <__swsetup_r+0x82>
  407ad8:	06d0      	lsls	r0, r2, #27
  407ada:	d411      	bmi.n	407b00 <__swsetup_r+0x50>
  407adc:	2209      	movs	r2, #9
  407ade:	6032      	str	r2, [r6, #0]
  407ae0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407ae4:	81a3      	strh	r3, [r4, #12]
  407ae6:	f04f 30ff 	mov.w	r0, #4294967295
  407aea:	bd70      	pop	{r4, r5, r6, pc}
  407aec:	4b25      	ldr	r3, [pc, #148]	; (407b84 <__swsetup_r+0xd4>)
  407aee:	429c      	cmp	r4, r3
  407af0:	d101      	bne.n	407af6 <__swsetup_r+0x46>
  407af2:	68ac      	ldr	r4, [r5, #8]
  407af4:	e7eb      	b.n	407ace <__swsetup_r+0x1e>
  407af6:	4b24      	ldr	r3, [pc, #144]	; (407b88 <__swsetup_r+0xd8>)
  407af8:	429c      	cmp	r4, r3
  407afa:	bf08      	it	eq
  407afc:	68ec      	ldreq	r4, [r5, #12]
  407afe:	e7e6      	b.n	407ace <__swsetup_r+0x1e>
  407b00:	0751      	lsls	r1, r2, #29
  407b02:	d512      	bpl.n	407b2a <__swsetup_r+0x7a>
  407b04:	6b61      	ldr	r1, [r4, #52]	; 0x34
  407b06:	b141      	cbz	r1, 407b1a <__swsetup_r+0x6a>
  407b08:	f104 0344 	add.w	r3, r4, #68	; 0x44
  407b0c:	4299      	cmp	r1, r3
  407b0e:	d002      	beq.n	407b16 <__swsetup_r+0x66>
  407b10:	4630      	mov	r0, r6
  407b12:	f7ff fd2b 	bl	40756c <_free_r>
  407b16:	2300      	movs	r3, #0
  407b18:	6363      	str	r3, [r4, #52]	; 0x34
  407b1a:	89a3      	ldrh	r3, [r4, #12]
  407b1c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
  407b20:	81a3      	strh	r3, [r4, #12]
  407b22:	2300      	movs	r3, #0
  407b24:	6063      	str	r3, [r4, #4]
  407b26:	6923      	ldr	r3, [r4, #16]
  407b28:	6023      	str	r3, [r4, #0]
  407b2a:	89a3      	ldrh	r3, [r4, #12]
  407b2c:	f043 0308 	orr.w	r3, r3, #8
  407b30:	81a3      	strh	r3, [r4, #12]
  407b32:	6923      	ldr	r3, [r4, #16]
  407b34:	b94b      	cbnz	r3, 407b4a <__swsetup_r+0x9a>
  407b36:	89a3      	ldrh	r3, [r4, #12]
  407b38:	f403 7320 	and.w	r3, r3, #640	; 0x280
  407b3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  407b40:	d003      	beq.n	407b4a <__swsetup_r+0x9a>
  407b42:	4621      	mov	r1, r4
  407b44:	4630      	mov	r0, r6
  407b46:	f7ff f997 	bl	406e78 <__smakebuf_r>
  407b4a:	89a2      	ldrh	r2, [r4, #12]
  407b4c:	f012 0301 	ands.w	r3, r2, #1
  407b50:	d00c      	beq.n	407b6c <__swsetup_r+0xbc>
  407b52:	2300      	movs	r3, #0
  407b54:	60a3      	str	r3, [r4, #8]
  407b56:	6963      	ldr	r3, [r4, #20]
  407b58:	425b      	negs	r3, r3
  407b5a:	61a3      	str	r3, [r4, #24]
  407b5c:	6923      	ldr	r3, [r4, #16]
  407b5e:	b953      	cbnz	r3, 407b76 <__swsetup_r+0xc6>
  407b60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407b64:	f013 0080 	ands.w	r0, r3, #128	; 0x80
  407b68:	d1ba      	bne.n	407ae0 <__swsetup_r+0x30>
  407b6a:	bd70      	pop	{r4, r5, r6, pc}
  407b6c:	0792      	lsls	r2, r2, #30
  407b6e:	bf58      	it	pl
  407b70:	6963      	ldrpl	r3, [r4, #20]
  407b72:	60a3      	str	r3, [r4, #8]
  407b74:	e7f2      	b.n	407b5c <__swsetup_r+0xac>
  407b76:	2000      	movs	r0, #0
  407b78:	e7f7      	b.n	407b6a <__swsetup_r+0xba>
  407b7a:	bf00      	nop
  407b7c:	2040004c 	.word	0x2040004c
  407b80:	004082e0 	.word	0x004082e0
  407b84:	00408300 	.word	0x00408300
  407b88:	004082c0 	.word	0x004082c0

00407b8c <_close_r>:
  407b8c:	b538      	push	{r3, r4, r5, lr}
  407b8e:	4c06      	ldr	r4, [pc, #24]	; (407ba8 <_close_r+0x1c>)
  407b90:	2300      	movs	r3, #0
  407b92:	4605      	mov	r5, r0
  407b94:	4608      	mov	r0, r1
  407b96:	6023      	str	r3, [r4, #0]
  407b98:	f7fa fb10 	bl	4021bc <_close>
  407b9c:	1c43      	adds	r3, r0, #1
  407b9e:	d102      	bne.n	407ba6 <_close_r+0x1a>
  407ba0:	6823      	ldr	r3, [r4, #0]
  407ba2:	b103      	cbz	r3, 407ba6 <_close_r+0x1a>
  407ba4:	602b      	str	r3, [r5, #0]
  407ba6:	bd38      	pop	{r3, r4, r5, pc}
  407ba8:	204007e8 	.word	0x204007e8

00407bac <_fstat_r>:
  407bac:	b538      	push	{r3, r4, r5, lr}
  407bae:	4c07      	ldr	r4, [pc, #28]	; (407bcc <_fstat_r+0x20>)
  407bb0:	2300      	movs	r3, #0
  407bb2:	4605      	mov	r5, r0
  407bb4:	4608      	mov	r0, r1
  407bb6:	4611      	mov	r1, r2
  407bb8:	6023      	str	r3, [r4, #0]
  407bba:	f7fa fb02 	bl	4021c2 <_fstat>
  407bbe:	1c43      	adds	r3, r0, #1
  407bc0:	d102      	bne.n	407bc8 <_fstat_r+0x1c>
  407bc2:	6823      	ldr	r3, [r4, #0]
  407bc4:	b103      	cbz	r3, 407bc8 <_fstat_r+0x1c>
  407bc6:	602b      	str	r3, [r5, #0]
  407bc8:	bd38      	pop	{r3, r4, r5, pc}
  407bca:	bf00      	nop
  407bcc:	204007e8 	.word	0x204007e8

00407bd0 <_isatty_r>:
  407bd0:	b538      	push	{r3, r4, r5, lr}
  407bd2:	4c06      	ldr	r4, [pc, #24]	; (407bec <_isatty_r+0x1c>)
  407bd4:	2300      	movs	r3, #0
  407bd6:	4605      	mov	r5, r0
  407bd8:	4608      	mov	r0, r1
  407bda:	6023      	str	r3, [r4, #0]
  407bdc:	f7fa faf6 	bl	4021cc <_isatty>
  407be0:	1c43      	adds	r3, r0, #1
  407be2:	d102      	bne.n	407bea <_isatty_r+0x1a>
  407be4:	6823      	ldr	r3, [r4, #0]
  407be6:	b103      	cbz	r3, 407bea <_isatty_r+0x1a>
  407be8:	602b      	str	r3, [r5, #0]
  407bea:	bd38      	pop	{r3, r4, r5, pc}
  407bec:	204007e8 	.word	0x204007e8

00407bf0 <_lseek_r>:
  407bf0:	b538      	push	{r3, r4, r5, lr}
  407bf2:	4c07      	ldr	r4, [pc, #28]	; (407c10 <_lseek_r+0x20>)
  407bf4:	4605      	mov	r5, r0
  407bf6:	4608      	mov	r0, r1
  407bf8:	4611      	mov	r1, r2
  407bfa:	2200      	movs	r2, #0
  407bfc:	6022      	str	r2, [r4, #0]
  407bfe:	461a      	mov	r2, r3
  407c00:	f7fa fae6 	bl	4021d0 <_lseek>
  407c04:	1c43      	adds	r3, r0, #1
  407c06:	d102      	bne.n	407c0e <_lseek_r+0x1e>
  407c08:	6823      	ldr	r3, [r4, #0]
  407c0a:	b103      	cbz	r3, 407c0e <_lseek_r+0x1e>
  407c0c:	602b      	str	r3, [r5, #0]
  407c0e:	bd38      	pop	{r3, r4, r5, pc}
  407c10:	204007e8 	.word	0x204007e8

00407c14 <__ascii_mbtowc>:
  407c14:	b082      	sub	sp, #8
  407c16:	b901      	cbnz	r1, 407c1a <__ascii_mbtowc+0x6>
  407c18:	a901      	add	r1, sp, #4
  407c1a:	b142      	cbz	r2, 407c2e <__ascii_mbtowc+0x1a>
  407c1c:	b14b      	cbz	r3, 407c32 <__ascii_mbtowc+0x1e>
  407c1e:	7813      	ldrb	r3, [r2, #0]
  407c20:	600b      	str	r3, [r1, #0]
  407c22:	7812      	ldrb	r2, [r2, #0]
  407c24:	1c10      	adds	r0, r2, #0
  407c26:	bf18      	it	ne
  407c28:	2001      	movne	r0, #1
  407c2a:	b002      	add	sp, #8
  407c2c:	4770      	bx	lr
  407c2e:	4610      	mov	r0, r2
  407c30:	e7fb      	b.n	407c2a <__ascii_mbtowc+0x16>
  407c32:	f06f 0001 	mvn.w	r0, #1
  407c36:	e7f8      	b.n	407c2a <__ascii_mbtowc+0x16>

00407c38 <__malloc_lock>:
  407c38:	4770      	bx	lr

00407c3a <__malloc_unlock>:
  407c3a:	4770      	bx	lr

00407c3c <_read_r>:
  407c3c:	b538      	push	{r3, r4, r5, lr}
  407c3e:	4c07      	ldr	r4, [pc, #28]	; (407c5c <_read_r+0x20>)
  407c40:	4605      	mov	r5, r0
  407c42:	4608      	mov	r0, r1
  407c44:	4611      	mov	r1, r2
  407c46:	2200      	movs	r2, #0
  407c48:	6022      	str	r2, [r4, #0]
  407c4a:	461a      	mov	r2, r3
  407c4c:	f7fb fb36 	bl	4032bc <_read>
  407c50:	1c43      	adds	r3, r0, #1
  407c52:	d102      	bne.n	407c5a <_read_r+0x1e>
  407c54:	6823      	ldr	r3, [r4, #0]
  407c56:	b103      	cbz	r3, 407c5a <_read_r+0x1e>
  407c58:	602b      	str	r3, [r5, #0]
  407c5a:	bd38      	pop	{r3, r4, r5, pc}
  407c5c:	204007e8 	.word	0x204007e8

00407c60 <__ascii_wctomb>:
  407c60:	b149      	cbz	r1, 407c76 <__ascii_wctomb+0x16>
  407c62:	2aff      	cmp	r2, #255	; 0xff
  407c64:	bf85      	ittet	hi
  407c66:	238a      	movhi	r3, #138	; 0x8a
  407c68:	6003      	strhi	r3, [r0, #0]
  407c6a:	700a      	strbls	r2, [r1, #0]
  407c6c:	f04f 30ff 	movhi.w	r0, #4294967295
  407c70:	bf98      	it	ls
  407c72:	2001      	movls	r0, #1
  407c74:	4770      	bx	lr
  407c76:	4608      	mov	r0, r1
  407c78:	4770      	bx	lr
  407c7a:	0000      	movs	r0, r0
  407c7c:	682f2e2e 	.word	0x682f2e2e
  407c80:	732f6c61 	.word	0x732f6c61
  407c84:	682f6372 	.word	0x682f6372
  407c88:	615f6c61 	.word	0x615f6c61
  407c8c:	615f6364 	.word	0x615f6364
  407c90:	636e7973 	.word	0x636e7973
  407c94:	0000632e 	.word	0x0000632e
  407c98:	682f2e2e 	.word	0x682f2e2e
  407c9c:	732f6c61 	.word	0x732f6c61
  407ca0:	682f6372 	.word	0x682f6372
  407ca4:	695f6c61 	.word	0x695f6c61
  407ca8:	00632e6f 	.word	0x00632e6f
  407cac:	682f2e2e 	.word	0x682f2e2e
  407cb0:	732f6c61 	.word	0x732f6c61
  407cb4:	682f6372 	.word	0x682f6372
  407cb8:	705f6c61 	.word	0x705f6c61
  407cbc:	632e6d77 	.word	0x632e6d77
  407cc0:	00000000 	.word	0x00000000
  407cc4:	682f2e2e 	.word	0x682f2e2e
  407cc8:	732f6c61 	.word	0x732f6c61
  407ccc:	682f6372 	.word	0x682f6372
  407cd0:	745f6c61 	.word	0x745f6c61
  407cd4:	72656d69 	.word	0x72656d69
  407cd8:	0000632e 	.word	0x0000632e
  407cdc:	682f2e2e 	.word	0x682f2e2e
  407ce0:	732f6c61 	.word	0x732f6c61
  407ce4:	682f6372 	.word	0x682f6372
  407ce8:	755f6c61 	.word	0x755f6c61
  407cec:	74726173 	.word	0x74726173
  407cf0:	6e79735f 	.word	0x6e79735f
  407cf4:	00632e63 	.word	0x00632e63
  407cf8:	682f2e2e 	.word	0x682f2e2e
  407cfc:	752f6c61 	.word	0x752f6c61
  407d00:	736c6974 	.word	0x736c6974
  407d04:	6372732f 	.word	0x6372732f
  407d08:	6974752f 	.word	0x6974752f
  407d0c:	6c5f736c 	.word	0x6c5f736c
  407d10:	2e747369 	.word	0x2e747369
  407d14:	00000063 	.word	0x00000063
  407d18:	682f2e2e 	.word	0x682f2e2e
  407d1c:	752f6c61 	.word	0x752f6c61
  407d20:	736c6974 	.word	0x736c6974
  407d24:	6372732f 	.word	0x6372732f
  407d28:	6974752f 	.word	0x6974752f
  407d2c:	725f736c 	.word	0x725f736c
  407d30:	62676e69 	.word	0x62676e69
  407d34:	65666675 	.word	0x65666675
  407d38:	00632e72 	.word	0x00632e72

00407d3c <_afecs>:
  407d3c:	00000000 2f84310b 23000000 ffffffff     .....1./...#....
  407d4c:	0000ffff 00000000 00000000 00000000     ................
  407d5c:	0000010c 00000000 00000000 00000000     ................
  407d6c:	00000000 00000200 00000200 00000200     ................
  407d7c:	00000200 00000200 00000200 00000200     ................
  407d8c:	00000200 00000200 00000200 00000200     ................
  407d9c:	00000200 00000001 2f84310b 23000000     .........1./...#
  407dac:	ffffffff 0000ffff 00000000 00000000     ................
  407dbc:	00000000 0000010c 00000000 00000000     ................
	...
  407dd4:	00000200 00000200 00000200 00000200     ................
  407de4:	00000200 00000200 00000200 00000200     ................
  407df4:	00000200 00000200 00000200 00000200     ................
  407e04:	682f2e2e 612f6c70 2f636566 5f6c7068     ../hpl/afec/hpl_
  407e14:	63656661 0000632e                       afec.c..

00407e1c <_ext_irq>:
  407e1c:	00000000 00000024 00000000 00000000     ....$...........
	...
  407e38:	00000001 00002000 00002000 00002000     ..... ... ... ..
  407e48:	00000000 00002000 00000000 00000003     ..... ..........
  407e58:	00080000 00000000 00000000 00000000     ................
	...

00407e70 <_pio_irq_n>:
  407e70:	100c0b0a 00000011 682f2e2e 702f6c70     ........../hpl/p
  407e80:	682f6f69 705f6c70 655f6f69 632e7478     io/hpl_pio_ext.c
  407e90:	00000000                                ....

00407e94 <_pwms>:
  407e94:	40020000 0000001f 00010005 00000001     ...@............
  407ea4:	00000001 000000ff 00000000 00000004     ................
	...
  407ec0:	00000002 00407f1c 00000001 20400390     ......@.......@ 
  407ed0:	4005c000 0000003c 00010005 00000001     ...@<...........
  407ee0:	00000001 000000ff 00000000 00000004     ................
	...
  407efc:	00000001 00407f0c 00000001 20400384     ......@.......@ 

00407f0c <_ch_cfg1>:
  407f0c:	00000000 0000010b 000003e8 00000200     ................

00407f1c <_ch_cfg0>:
  407f1c:	00000000 0000010b 000003e8 00000200     ................
  407f2c:	00000002 0000010b 000003e8 00000200     ................
  407f3c:	682f2e2e 702f6c70 682f6d77 705f6c70     ../hpl/pwm/hpl_p
  407f4c:	632e6d77 00000000 682f2e2e 742f6c70     wm.c....../hpl/t
  407f5c:	70682f63 63745f6c 0000632e              c/hpl_tc.c..

00407f68 <_usarts>:
  407f68:	00000001 001008c0 000100f4 682f2e2e     ............../h
  407f78:	752f6c70 74726173 6c70682f 6173755f     pl/usart/hpl_usa
  407f88:	632e7472 00000000                       rt.c....

00407f90 <_cfgs>:
  407f90:	23043001 00000000 24043001 00000000     .0.#.....0.$....
  407fa0:	00000040 00000000 00000040 00000000     @.......@.......
  407fb0:	00000040 00000000 00000040 00000000     @.......@.......
  407fc0:	00000040 00000000 00000040 00000000     @.......@.......
  407fd0:	00000040 00000000 00000040 00000000     @.......@.......
  407fe0:	00000040 00000000 00000040 00000000     @.......@.......
  407ff0:	00000040 00000000 00000040 00000000     @.......@.......
  408000:	00000040 00000000 00000040 00000000     @.......@.......
  408010:	00000040 00000000 00000040 00000000     @.......@.......
  408020:	00000040 00000000 00000040 00000000     @.......@.......
  408030:	00000040 00000000 00000040 00000000     @.......@.......
  408040:	00000040 00000000 00000040 00000000     @.......@.......
  408050:	74696e49 65746169 000a2064 72617453     Initiated ..Star
  408060:	676e6974 61204420 20736978 67696c61     ting D axis alig
  408070:	6e656d6e 000a2074 696e6946 64656873     nment ..Finished
  408080:	61204420 20736978 67696c61 6e656d6e      D axis alignmen
  408090:	000a2074 74727173 00000000              t ..sqrt....

0040809c <npio2_hw>:
  40809c:	3ff921fb 400921fb 4012d97c 401921fb     .!.?.!.@|..@.!.@
  4080ac:	401f6a7a 4022d97c 4025fdbb 402921fb     zj.@|."@..%@.!)@
  4080bc:	402c463a 402f6a7a 4031475c 4032d97c     :F,@zj/@\G1@|.2@
  4080cc:	40346b9c 4035fdbb 40378fdb 403921fb     .k4@..5@..7@.!9@
  4080dc:	403ab41b 403c463a 403dd85a 403f6a7a     ..:@:F<@Z.=@zj?@
  4080ec:	40407e4c 4041475c 4042106c 4042d97c     L~@@\GA@l.B@|.B@
  4080fc:	4043a28c 40446b9c 404534ac 4045fdbb     ..C@.kD@.4E@..E@
  40810c:	4046c6cb 40478fdb 404858eb 404921fb     ..F@..G@.XH@.!I@

0040811c <two_over_pi>:
  40811c:	00a2f983 006e4e44 001529fc 002757d1     ....DNn..)...W'.
  40812c:	00f534dd 00c0db62 0095993c 00439041     .4..b...<...A.C.
  40813c:	00fe5163 00abdebb 00c561b7 00246e3a     cQ.......a..:n$.
  40814c:	00424dd2 00e00649 002eea09 00d1921c     .MB.I...........
  40815c:	00fe1deb 001cb129 00a73ee8 008235f5     ....)....>...5..
  40816c:	002ebb44 0084e99c 007026b4 005f7e41     D........&p.A~_.
  40817c:	003991d6 00398353 0039f49c 00845f8b     ..9.S.9...9.._..
  40818c:	00bdf928 003b1ff8 0097ffde 0005980f     (.....;.........
  40819c:	00ef2f11 008b5a0a 006d1f6d 00367ecf     ./...Z..m.m..~6.
  4081ac:	0027cb09 00b74f46 003f669e 005fea2d     ..'.FO...f?.-._.
  4081bc:	007527ba 00c7ebe5 00f17b3d 000739f7     .'u.....={...9..
  4081cc:	008a5292 00ea6bfb 005fb11f 008d5d08     .R...k...._..]..
  4081dc:	00560330 0046fc7b 006babf0 00cfbc20     0.V.{.F...k. ...
  4081ec:	009af436 001da9e3 0091615e 00e61b08     6.......^a......
  4081fc:	00659985 005f14a0 0068408d 00ffd880     ..e..._..@h.....
  40820c:	004d7327 00310606 001556ca 0073a8c9     'sM...1..V....s.
  40821c:	0060e27b 00c08c6b 00000000              {.`.k.......

00408228 <PIo2>:
  408228:	40000000 3ff921fb 00000000 3e74442d     ...@.!.?....-Dt>
  408238:	80000000 3cf84698 60000000 3b78cc51     .....F.<...`Q.x;
  408248:	80000000 39f01b83 40000000 387a2520     .......9...@ %z8
  408258:	80000000 36e38222 00000000 3569f31d     ...."..6......i5

00408268 <init_jk>:
  408268:	00000002 00000003 00000004 00000006     ................

00408278 <_global_impure_ptr>:
  408278:	20400050 00464e49 00666e69 004e414e     P.@ INF.inf.NAN.
  408288:	006e616e 31300030 35343332 39383736     nan.0.0123456789
  408298:	44434241 30004645 34333231 38373635     ABCDEF.012345678
  4082a8:	63626139 00666564 69666e49 7974696e     9abcdef.Infinity
  4082b8:	4e614e00 00000000                       .NaN....

004082c0 <__sf_fake_stderr>:
	...

004082e0 <__sf_fake_stdin>:
	...

00408300 <__sf_fake_stdout>:
	...

00408320 <__mprec_bigtens>:
  408320:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  408330:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  408340:	7f73bf3c 75154fdd                       <.s..O.u

00408348 <__mprec_tens>:
  408348:	00000000 3ff00000 00000000 40240000     .......?......$@
  408358:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  408368:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  408378:	00000000 412e8480 00000000 416312d0     .......A......cA
  408388:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  408398:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  4083a8:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  4083b8:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  4083c8:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  4083d8:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  4083e8:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  4083f8:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  408408:	79d99db4 44ea7843                       ...yCx.D

00408410 <p05.6047>:
  408410:	00000005 00000019 0000007d 2b302d23     ........}...#-0+
  408420:	6c680020 6665004c 47464567 50004300      .hlL.efgEFG.C.P
  408430:	5849534f 00002e00                                OSIX...

00408437 <_ctype_>:
  408437:	20202000 20202020 28282020 20282828     .         ((((( 
  408447:	20202020 20202020 20202020 20202020                     
  408457:	10108820 10101010 10101010 10101010      ...............
  408467:	04040410 04040404 10040404 10101010     ................
  408477:	41411010 41414141 01010101 01010101     ..AAAAAA........
  408487:	01010101 01010101 01010101 10101010     ................
  408497:	42421010 42424242 02020202 02020202     ..BBBBBB........
  4084a7:	02020202 02020202 02020202 10101010     ................
  4084b7:	00000020 00000000 00000000 00000000      ...............
	...

00408538 <_init>:
  408538:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40853a:	bf00      	nop
  40853c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40853e:	bc08      	pop	{r3}
  408540:	469e      	mov	lr, r3
  408542:	4770      	bx	lr

00408544 <__init_array_start>:
  408544:	0040018d 	.word	0x0040018d

00408548 <_fini>:
  408548:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40854a:	bf00      	nop
  40854c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40854e:	bc08      	pop	{r3}
  408550:	469e      	mov	lr, r3
  408552:	4770      	bx	lr

00408554 <__fini_array_start>:
  408554:	00400169 	.word	0x00400169
