// Seed: 3606146441
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = -1;
  assign id_5 = id_3;
  final $clog2(56);
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd91,
    parameter id_8 = 32'd72
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  module_0 modCall_1 (
      id_12,
      id_3,
      id_7,
      id_4,
      id_9
  );
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire _id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire _id_1;
  assign id_8 = id_5;
  logic id_15;
  ;
  wire [id_8 : -1  *  id_1  -  1] id_16;
endmodule
