{:input (genetic.crossover/dumb-crossover 735395034 (genetic.mutation/change-constant-value 73873442 (genetic.mutation/change-constant-value 716607339 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))) (genetic.mutation/change-names-remove-clause 62385258 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_10_11_:missing , wire1_20, wire2_25, wire3_24, \\wire32_:missing_41_43 , wire33_40_42_43, wire34_48, wire35_52, wire36_20);\n  wire \\:missing_edge ;\n  input \\wire0_10_11_:missing ;\n  wire \\wire0_10_11_:missing ;\n  wire \\wire10_:missing ;\n  wire wire13_14_16_18;\n  wire wire13_14_16_19;\n  wire wire13_24;\n  wire wire15_17_23;\n  output wire1_20;\n  wire wire1_20;\n  wire wire26;\n  wire wire27;\n  wire wire28_31;\n  wire wire29;\n  output wire2_25;\n  wire wire2_25;\n  input \\wire32_:missing_41_43 ;\n  wire \\wire32_:missing_41_43 ;\n  input wire33_40_42_43;\n  wire wire33_40_42_43;\n  input wire34_48;\n  wire wire34_48;\n  output wire35_52;\n  wire wire35_52;\n  output wire36_20;\n  wire wire36_20;\n  wire wire37_50_55_58_59;\n  wire \\wire38_44_:missing ;\n  wire \\wire38_:missing ;\n  wire wire39_46;\n  wire wire39_52;\n  output wire3_24;\n  wire wire3_24;\n  wire wire40_47;\n  wire \\wire46_:missing_51 ;\n  wire \\wire4_22_27_29_:missing ;\n  wire wire5;\n  wire wire50;\n  wire wire51;\n  wire wire51_10_11_12;\n  wire wire51_15;\n  wire wire51_19;\n  wire wire51_23;\n  wire wire51_44;\n  wire wire51_49_54_57;\n  wire wire51_60;\n  wire \\wire51_:missing_12 ;\n  wire \\wire51_:missing_41_42 ;\n  wire wire53_61;\n  wire wire56_20;\n  wire wire57;\n  wire wire60;\n  wire wire6_11;\n  wire \\wire6_:missing ;\n  wire wire7_20;\n  wire \\wire7_:missing ;\n  wire wire8_25;\n  wire wire9_17_30;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_14 ;\n  wire \\wire:missing_20_31 ;\n  wire \\wire:missing_20_61 ;\n  wire \\wire:missing_28 ;\n  wire \\wire:missing_41 ;\n  wire \\wire:missing_43 ;\n  wire \\wire:missing_45_47 ;\n  wire \\wire:missing_45_48 ;\n  wire \\wire:missing_53 ;\n  wire \\wire:missing_56 ;\n  wire \\wire:missing_edge ;\n  assign \\wire6_:missing  = 2'h1 >> wire6_11;\n  assign \\wire:missing_edge  = 4'h6 >> { wire51_15, wire15_17_23 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire13_14_16_19, wire13_14_16_18 };\n  assign wire9_17_30 = 4'h8 >> { wire15_17_23, \\wire:missing_edge  };\n  assign \\wire7_:missing  = 2'h1 >> wire7_20;\n  assign wire29 = 2'hx >> \\wire4_22_27_29_:missing ;\n  assign \\wire38_:missing  = 2'h1 >> \\wire38_44_:missing ;\n  assign wire39_52 = 2'h1 >> wire39_46;\n  assign wire40_47 = 4'h2 >> { wire33_40_42_43, \\wire:missing_edge  };\n  assign wire8_25 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_41  = 4'h8 >> { \\wire32_:missing_41_43 , \\wire51_:missing_41_42  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire33_40_42_43, \\wire51_:missing_41_42  };\n  assign \\wire:missing_43  = 4'h8 >> { wire33_40_42_43, \\wire32_:missing_41_43  };\n  assign \\wire38_44_:missing  = 4'h8 >> { \\wire:missing_edge , wire51_44 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_45_48 , \\wire:missing_45_47  };\n  assign wire39_46 = 4'h6 >> { \\wire:missing_edge , \\wire46_:missing_51  };\n  assign \\wire9_:missing  = 2'h1 >> wire9_17_30;\n  assign \\wire:missing_edge  = 2'hx >> wire37_50_55_58_59;\n  assign \\wire:missing_edge  = 2'hx >> wire37_50_55_58_59;\n  assign \\wire10_:missing  = 4'h6 >> { \\wire0_10_11_:missing , wire51_10_11_12 };\n  assign wire6_11 = 4'h8 >> { \\wire0_10_11_:missing , wire51_10_11_12 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire51_:missing_12 , wire51_10_11_12 };\n  assign wire13_24 = 4'h2 >> { wire13_14_16_19, wire13_14_16_18 };\n  assign \\wire:missing_14  = 4'h8 >> { wire13_14_16_19, wire13_14_16_18 };\n  assign \\wire4_22_27_29_:missing  = 1'h1;\n  assign wire5 = 1'h0;\n  assign wire37_50_55_58_59 = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign wire53_61 = \\wire:missing_20_61 ;\n  assign wire60 = wire51_60;\n  assign wire57 = wire51_49_54_57;\n  assign \\wire:missing_56  = wire56_20;\n  assign \\wire:missing_edge  = wire37_50_55_58_59;\n  assign \\wire:missing_edge  = wire51_49_54_57;\n  assign \\wire:missing_53  = wire53_61;\n  assign wire35_52 = wire39_52;\n  assign wire51_23 = wire51;\n  assign wire50 = wire37_50_55_58_59;\n  assign \\wire:missing_edge  = wire51_49_54_57;\n  assign \\wire:missing_45_48  = wire34_48;\n  assign \\wire:missing_45_47  = wire40_47;\n  assign wire28_31 = \\wire:missing_20_31 ;\n  assign \\wire:missing_edge  = wire9_17_30;\n  assign \\wire:missing_28  = wire28_31;\n  assign wire27 = \\wire4_22_27_29_:missing ;\n  assign wire26 = \\wire:missing_edge ;\n  assign wire2_25 = wire8_25;\n  assign wire3_24 = wire13_24;\n  assign wire15_17_23 = wire51_23;\n  assign \\wire:missing_edge  = \\wire4_22_27_29_:missing ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire7_20 = \\wire:missing_edge ;\n  assign wire13_14_16_19 = wire51_19;\n  assign wire13_14_16_18 = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/64F60981.v:3.1-128.10\" *)\nmodule postsynth(\\wire0_10_11_:missing , wire1_20, wire2_25, wire3_24, \\wire32_:missing_41_43 , wire33_40_42_43, wire34_48, wire35_52, wire36_20);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/64F60981.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/64F60981.v:5.9-5.30\" *)\n  input \\wire0_10_11_:missing ;\n  wire \\wire0_10_11_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/64F60981.v:8.8-8.23\" *)\n  wire wire13_14_16_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/64F60981.v:9.8-9.23\" *)\n  wire wire13_14_16_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/64F60981.v:10.8-10.17\" *)\n  wire wire13_24;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/64F60981.v:12.10-12.18\" *)\n  output wire1_20;\n  wire wire1_20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/64F60981.v:14.8-14.14\" *)\n  wire wire26;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/64F60981.v:15.8-15.14\" *)\n  wire wire27;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/64F60981.v:17.8-17.14\" *)\n  wire wire29;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/64F60981.v:18.10-18.18\" *)\n  output wire2_25;\n  wire wire2_25;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/64F60981.v:20.9-20.31\" *)\n  input \\wire32_:missing_41_43 ;\n  wire \\wire32_:missing_41_43 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/64F60981.v:22.9-22.24\" *)\n  input wire33_40_42_43;\n  wire wire33_40_42_43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/64F60981.v:24.9-24.18\" *)\n  input wire34_48;\n  wire wire34_48;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/64F60981.v:26.10-26.19\" *)\n  output wire35_52;\n  wire wire35_52;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/64F60981.v:28.10-28.19\" *)\n  output wire36_20;\n  wire wire36_20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/64F60981.v:30.8-30.26\" *)\n  wire wire37_50_55_58_59;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/64F60981.v:33.8-33.17\" *)\n  wire wire39_46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/64F60981.v:34.8-34.17\" *)\n  wire wire39_52;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/64F60981.v:35.10-35.18\" *)\n  output wire3_24;\n  wire wire3_24;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/64F60981.v:38.8-38.27\" *)\n  wire \\wire46_:missing_51 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/64F60981.v:39.8-39.32\" *)\n  wire \\wire4_22_27_29_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/64F60981.v:40.8-40.13\" *)\n  wire wire5;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/64F60981.v:41.8-41.14\" *)\n  wire wire50;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/64F60981.v:45.8-45.17\" *)\n  wire wire51_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/64F60981.v:48.8-48.23\" *)\n  wire wire51_49_54_57;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/64F60981.v:54.8-54.14\" *)\n  wire wire57;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/64F60981.v:58.8-58.16\" *)\n  wire wire7_20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/64F60981.v:59.8-59.23\" *)\n  wire \\wire7_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/64F60981.v:60.8-60.16\" *)\n  wire wire8_25;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/64F60981.v:61.8-61.19\" *)\n  wire wire9_17_30;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/64F60981.v:62.8-62.23\" *)\n  wire \\wire9_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/64F60981.v:70.8-70.27\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_45_48 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/64F60981.v:73.8-73.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire13_14_16_18 = 1'h1;\n  assign wire13_14_16_19 = 1'hx;\n  assign wire13_24 = 1'hx;\n  assign wire1_20 = 1'hx;\n  assign wire26 = 1'h1;\n  assign wire27 = 1'h1;\n  assign wire29 = 1'hx;\n  assign wire2_25 = 1'h0;\n  assign wire35_52 = 1'hx;\n  assign wire36_20 = 1'hx;\n  assign wire37_50_55_58_59 = 1'h1;\n  assign wire39_46 = 1'hx;\n  assign wire39_52 = 1'hx;\n  assign wire3_24 = 1'hx;\n  assign \\wire46_:missing_51  = 1'hx;\n  assign \\wire4_22_27_29_:missing  = 1'h1;\n  assign wire5 = 1'h0;\n  assign wire50 = 1'h1;\n  assign wire51_19 = 1'hx;\n  assign wire51_49_54_57 = 1'h1;\n  assign wire57 = 1'h1;\n  assign wire7_20 = 1'h1;\n  assign \\wire7_:missing  = 1'h0;\n  assign wire8_25 = 1'h0;\n  assign wire9_17_30 = 1'h1;\n  assign \\wire9_:missing  = 1'h0;\n  assign \\wire:missing_45_48  = wire34_48;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  2:56:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxjmwqccm] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxjmwqccm/src/top.v'.\nSBY  2:56:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxjmwqccm] Copy '/tmp/fuzzmount2DDF5D8C/64F60981.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxjmwqccm/src/64F60981.v'.\nSBY  2:56:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxjmwqccm] Copy '/tmp/fuzzmount2DDF5D8C/64F60981.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxjmwqccm/src/64F60981.post.v'.\nSBY  2:56:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxjmwqccm] engine_0: abc pdr\nSBY  2:56:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxjmwqccm] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxjmwqccm/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:56:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxjmwqccm] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/64F60981.v:88$51_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/64F60981.v:88$51.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:56:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxjmwqccm] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/64F60981.v:85$48_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/64F60981.v:85$48.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:56:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxjmwqccm] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/64F60981.v:95$58_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/64F60981.v:95$58.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:56:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxjmwqccm] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/64F60981.v:77$40_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/64F60981.v:77$40.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:56:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxjmwqccm] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/64F60981.v:76$39_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/64F60981.v:76$39.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:56:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxjmwqccm] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/64F60981.v:75$38_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/64F60981.v:75$38.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:56:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxjmwqccm] base: Warning: Wire presynth.\\wire36_20 is used but has no driver.\nSBY  2:56:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxjmwqccm] base: Warning: Wire presynth.\\wire1_20 is used but has no driver.\nSBY  2:56:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxjmwqccm] base: Warning: Wire presynth.\\wire13_14_16_19 is used but has no driver.\nSBY  2:56:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxjmwqccm] base: Warning: Wire presynth.\\wire46_:missing_51 is used but has no driver.\nSBY  2:56:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxjmwqccm] base: finished (returncode=0)\nSBY  2:56:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxjmwqccm] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxjmwqccm/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:56:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxjmwqccm] aig: Warning: Wire presynth.\\wire36_20 is used but has no driver.\nSBY  2:56:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxjmwqccm] aig: Warning: Wire presynth.\\wire1_20 is used but has no driver.\nSBY  2:56:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxjmwqccm] aig: Warning: Wire presynth.\\wire13_14_16_19 is used but has no driver.\nSBY  2:56:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxjmwqccm] aig: Warning: Wire presynth.\\wire46_:missing_51 is used but has no driver.\nSBY  2:56:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxjmwqccm] aig: finished (returncode=0)\nSBY  2:56:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxjmwqccm] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxjmwqccm; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:56:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxjmwqccm] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:56:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxjmwqccm] engine_0: Warning: The network has no constraints.\nSBY  2:56:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxjmwqccm] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:56:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxjmwqccm] engine_0: finished (returncode=0)\nSBY  2:56:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxjmwqccm] engine_0: Status returned by engine: FAIL\nSBY  2:56:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxjmwqccm] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY  2:56:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxjmwqccm] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:56:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxjmwqccm] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:56:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxjmwqccm] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxjmwqccm'.\nSBY  2:56:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxjmwqccm] DONE (FAIL, rc=2)\n", :err ""}}}