// Seed: 1736278748
`timescale 1 ps / 1 ps
`define pp_16 0
`define pp_17 0
`define pp_18 0
`timescale 1ps / 1 ps
`define pp_19 0
`define pp_20 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_6;
  logic id_7;
endmodule
module module_1 (
    output uwire id_0,
    output logic id_1,
    input logic id_2,
    output id_3,
    input id_4,
    output logic id_5,
    input id_6,
    output id_7,
    output logic id_8,
    input logic id_9,
    input id_10,
    input id_11,
    input logic id_12,
    input logic id_13,
    output logic id_14,
    output id_15
);
  logic id_16 = 1;
  assign id_0[1'h0] = id_13;
  type_28(
      id_3, id_0
  );
  assign id_14 = id_11;
  logic id_17;
endmodule
