#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Dec  1 23:28:26 2022
# Process ID: 594645
# Current directory: /home/sam/Documents/Thesis/git/hardware-acceleration-of-RRT-Star-algorithm
# Command line: vivado
# Log file: /home/sam/Documents/Thesis/git/hardware-acceleration-of-RRT-Star-algorithm/vivado.log
# Journal file: /home/sam/Documents/Thesis/git/hardware-acceleration-of-RRT-Star-algorithm/vivado.jou
# Running On: sam-HP-Pavilion-Laptop-15-eg0xxx, OS: Linux, CPU Frequency: 2400.000 MHz, CPU Physical cores: 4, Host memory: 16539 MB
#-----------------------------------------------------------
start_gui
open_project /home/sam/project/vivado/nearest/nearest.xpr
open_bd_design {/home/sam/project/vivado/nearest/nearest.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:nearest:1.0 nearest_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/nearest_0/s_axi_CTRL_BUS} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins nearest_0/s_axi_CTRL_BUS]
regenerate_bd_layout
connect_bd_intf_net [get_bd_intf_pins nearest_0/dataInStream] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
save_bd_design
regenerate_bd_layout
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file /home/sam/project/vivado/nearest/design_20_wrapper.xsa
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_cells nearest_0]
save_bd_design
