cell_name:  add__inst/U1
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 f            0.30         0.08
d[25] (out)                         0.22 f            0.30         0.08
d[28] (out)                         0.22 f            0.30         0.08
d[30] (out)                         0.22 f            0.30         0.08
d[27] (out)                         0.22 f            0.30         0.08
d[26] (out)                         0.22 f            0.30         0.08
d[29] (out)                         0.22 f            0.30         0.08
d[32] (out)                         0.20 r            0.30         0.10
d[24] (out)                         0.20 f            0.30         0.10
d[22] (out)                         0.19 f            0.30         0.11
d[23] (out)                         0.19 r            0.30         0.11

1
cell_name:  add__inst/U2
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 r            0.30         0.08
d[25] (out)                         0.22 f            0.30         0.08
d[28] (out)                         0.22 f            0.30         0.08
d[30] (out)                         0.22 f            0.30         0.08
d[27] (out)                         0.22 f            0.30         0.08
d[26] (out)                         0.22 f            0.30         0.08
d[29] (out)                         0.22 f            0.30         0.08
d[32] (out)                         0.20 f            0.30         0.10
d[24] (out)                         0.20 r            0.30         0.10
d[22] (out)                         0.19 f            0.30         0.11
d[23] (out)                         0.19 f            0.30         0.11
d[21] (out)                         0.17 f            0.30         0.13
d[20] (out)                         0.14 f            0.30         0.16
d[19] (out)                         0.08 r            0.30         0.22

1
cell_name:  add__inst/U3
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U4
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.19 f            0.30         0.11
d[32] (out)                         0.17 r            0.30         0.13

1
cell_name:  add__inst/U5
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.15 f            0.30         0.15

1
cell_name:  add__inst/U6
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U7
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.14 f            0.30         0.16
d[32] (out)                         0.13 f            0.30         0.17
d[30] (out)                         0.12 f            0.30         0.18
d[29] (out)                         0.08 r            0.30         0.22

1
cell_name:  add__inst/U8
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 f            0.30         0.08
d[22] (out)                         0.21 f            0.30         0.09
d[31] (out)                         0.21 r            0.30         0.09
d[19] (out)                         0.21 f            0.30         0.09
d[25] (out)                         0.21 f            0.30         0.09
d[28] (out)                         0.21 f            0.30         0.09
d[30] (out)                         0.21 f            0.30         0.09
d[27] (out)                         0.21 f            0.30         0.09
d[26] (out)                         0.21 f            0.30         0.09
d[29] (out)                         0.21 f            0.30         0.09
d[18] (out)                         0.20 r            0.30         0.10
d[21] (out)                         0.20 r            0.30         0.10
d[17] (out)                         0.20 r            0.30         0.10
d[20] (out)                         0.20 r            0.30         0.10
d[32] (out)                         0.19 f            0.30         0.11
d[24] (out)                         0.19 r            0.30         0.11
d[16] (out)                         0.18 f            0.30         0.12
d[15] (out)                         0.17 f            0.30         0.13
d[14] (out)                         0.17 f            0.30         0.13
d[13] (out)                         0.08 r            0.30         0.22

1
cell_name:  add__inst/U9
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.21 f            0.30         0.09
d[22] (out)                         0.21 f            0.30         0.09
d[31] (out)                         0.21 r            0.30         0.09
d[19] (out)                         0.21 f            0.30         0.09
d[25] (out)                         0.21 f            0.30         0.09
d[28] (out)                         0.21 f            0.30         0.09
d[30] (out)                         0.21 f            0.30         0.09
d[27] (out)                         0.21 f            0.30         0.09
d[26] (out)                         0.21 f            0.30         0.09
d[29] (out)                         0.21 f            0.30         0.09
d[18] (out)                         0.20 r            0.30         0.10
d[21] (out)                         0.20 r            0.30         0.10
d[17] (out)                         0.20 r            0.30         0.10
d[20] (out)                         0.20 r            0.30         0.10
d[32] (out)                         0.18 f            0.30         0.12
d[24] (out)                         0.18 r            0.30         0.12
d[16] (out)                         0.17 f            0.30         0.13
d[15] (out)                         0.14 r            0.30         0.16
d[14] (out)                         0.13 f            0.30         0.17
d[13] (out)                         0.08 r            0.30         0.22

1
cell_name:  add__inst/U10
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.08 r            0.30         0.22
d[32] (out)                         0.06 r            0.30         0.24

1
cell_name:  add__inst/U12
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 f            0.30         0.08
d[25] (out)                         0.22 f            0.30         0.08
d[28] (out)                         0.22 f            0.30         0.08
d[30] (out)                         0.22 f            0.30         0.08
d[27] (out)                         0.22 f            0.30         0.08
d[26] (out)                         0.22 f            0.30         0.08
d[29] (out)                         0.22 f            0.30         0.08
d[32] (out)                         0.20 r            0.30         0.10
d[24] (out)                         0.20 f            0.30         0.10
d[22] (out)                         0.19 f            0.30         0.11
d[23] (out)                         0.19 r            0.30         0.11

1
cell_name:  add__inst/U15
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.20 r            0.30         0.10
d[25] (out)                         0.20 f            0.30         0.10
d[28] (out)                         0.20 f            0.30         0.10
d[30] (out)                         0.20 f            0.30         0.10
d[27] (out)                         0.20 f            0.30         0.10
d[26] (out)                         0.20 f            0.30         0.10
d[29] (out)                         0.20 f            0.30         0.10
d[32] (out)                         0.18 f            0.30         0.12
d[24] (out)                         0.18 r            0.30         0.12
d[22] (out)                         0.17 f            0.30         0.13
d[23] (out)                         0.17 f            0.30         0.13

1
cell_name:  add__inst/U16
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.08 f            0.30         0.22

1
cell_name:  add__inst/U17
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 r            0.30         0.08
d[31] (out)                         0.21 f            0.30         0.09
d[22] (out)                         0.21 r            0.30         0.09
d[19] (out)                         0.21 r            0.30         0.09
d[28] (out)                         0.21 r            0.30         0.09
d[30] (out)                         0.21 r            0.30         0.09
d[25] (out)                         0.21 r            0.30         0.09
d[26] (out)                         0.21 r            0.30         0.09
d[29] (out)                         0.21 r            0.30         0.09
d[27] (out)                         0.21 r            0.30         0.09
d[18] (out)                         0.20 f            0.30         0.10
d[21] (out)                         0.20 f            0.30         0.10
d[17] (out)                         0.20 f            0.30         0.10
d[20] (out)                         0.20 f            0.30         0.10
d[32] (out)                         0.19 r            0.30         0.11
d[24] (out)                         0.19 f            0.30         0.11
d[15] (out)                         0.18 f            0.30         0.12
d[14] (out)                         0.18 f            0.30         0.12
d[16] (out)                         0.18 r            0.30         0.12
d[13] (out)                         0.11 f            0.30         0.19
d[12] (out)                         0.11 f            0.30         0.19
d[11] (out)                         0.07 r            0.30         0.23

1
cell_name:  add__inst/U20
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 r            0.30         0.08
d[25] (out)                         0.22 f            0.30         0.08
d[28] (out)                         0.22 f            0.30         0.08
d[30] (out)                         0.22 f            0.30         0.08
d[27] (out)                         0.22 f            0.30         0.08
d[26] (out)                         0.22 f            0.30         0.08
d[29] (out)                         0.22 f            0.30         0.08
d[32] (out)                         0.20 r            0.30         0.10
d[24] (out)                         0.20 r            0.30         0.10

1
cell_name:  add__inst/U21
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 r            0.30         0.08
d[25] (out)                         0.22 f            0.30         0.08
d[28] (out)                         0.22 f            0.30         0.08
d[30] (out)                         0.22 f            0.30         0.08
d[27] (out)                         0.22 f            0.30         0.08
d[26] (out)                         0.22 f            0.30         0.08
d[29] (out)                         0.22 f            0.30         0.08
d[32] (out)                         0.20 r            0.30         0.10
d[24] (out)                         0.20 r            0.30         0.10

1
cell_name:  add__inst/U22
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U23
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U24
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[13] (out)                         0.20 r            0.30         0.10
d[12] (out)                         0.19 f            0.30         0.11
d[11] (out)                         0.14 r            0.30         0.16

1
cell_name:  add__inst/U25
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[15] (out)                         0.18 f            0.30         0.12
d[14] (out)                         0.18 f            0.30         0.12

1
cell_name:  add__inst/U26
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 r            0.30         0.08
d[25] (out)                         0.22 f            0.30         0.08
d[28] (out)                         0.22 f            0.30         0.08
d[30] (out)                         0.22 f            0.30         0.08
d[27] (out)                         0.22 f            0.30         0.08
d[26] (out)                         0.22 f            0.30         0.08
d[29] (out)                         0.22 f            0.30         0.08
d[32] (out)                         0.20 r            0.30         0.10
d[24] (out)                         0.20 r            0.30         0.10
d[23] (out)                         0.19 r            0.30         0.11
d[22] (out)                         0.17 r            0.30         0.13

1
cell_name:  add__inst/U27
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U28
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U29
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U30
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U31
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 f            0.30         0.08
d[22] (out)                         0.22 f            0.30         0.08
d[31] (out)                         0.22 r            0.30         0.08
d[19] (out)                         0.22 f            0.30         0.08
d[25] (out)                         0.22 f            0.30         0.08
d[28] (out)                         0.22 f            0.30         0.08
d[30] (out)                         0.22 f            0.30         0.08
d[27] (out)                         0.22 f            0.30         0.08
d[26] (out)                         0.22 f            0.30         0.08
d[29] (out)                         0.22 f            0.30         0.08
d[18] (out)                         0.21 r            0.30         0.09
d[21] (out)                         0.21 r            0.30         0.09
d[17] (out)                         0.21 r            0.30         0.09
d[20] (out)                         0.21 r            0.30         0.09
d[32] (out)                         0.19 f            0.30         0.11
d[24] (out)                         0.19 r            0.30         0.11
d[16] (out)                         0.18 f            0.30         0.12
d[15] (out)                         0.15 r            0.30         0.15
d[14] (out)                         0.14 f            0.30         0.16

1
cell_name:  add__inst/U32
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 f            0.30         0.08
d[22] (out)                         0.22 f            0.30         0.08
d[31] (out)                         0.22 r            0.30         0.08
d[19] (out)                         0.22 f            0.30         0.08
d[25] (out)                         0.22 f            0.30         0.08
d[28] (out)                         0.22 f            0.30         0.08
d[30] (out)                         0.22 f            0.30         0.08
d[27] (out)                         0.22 f            0.30         0.08
d[26] (out)                         0.22 f            0.30         0.08
d[29] (out)                         0.22 f            0.30         0.08
d[18] (out)                         0.21 r            0.30         0.09
d[21] (out)                         0.21 r            0.30         0.09
d[17] (out)                         0.21 r            0.30         0.09
d[20] (out)                         0.21 r            0.30         0.09
d[32] (out)                         0.19 f            0.30         0.11
d[24] (out)                         0.19 r            0.30         0.11
d[16] (out)                         0.18 f            0.30         0.12
d[15] (out)                         0.15 r            0.30         0.15
d[14] (out)                         0.14 f            0.30         0.16

1
cell_name:  add__inst/U33
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.19 r            0.30         0.11
d[32] (out)                         0.18 f            0.30         0.12
d[30] (out)                         0.17 f            0.30         0.13
d[29] (out)                         0.16 f            0.30         0.14
d[27] (out)                         0.14 f            0.30         0.16
d[28] (out)                         0.13 f            0.30         0.17
d[26] (out)                         0.09 r            0.30         0.21

1
cell_name:  add__inst/U34
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.20 f            0.30         0.10
d[32] (out)                         0.19 f            0.30         0.11
d[30] (out)                         0.19 f            0.30         0.11
d[29] (out)                         0.17 f            0.30         0.13
d[27] (out)                         0.15 f            0.30         0.15
d[28] (out)                         0.14 f            0.30         0.16
d[26] (out)                         0.12 f            0.30         0.18

1
cell_name:  add__inst/U35
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.20 r            0.30         0.10
d[25] (out)                         0.20 f            0.30         0.10
d[28] (out)                         0.20 f            0.30         0.10
d[30] (out)                         0.20 f            0.30         0.10
d[27] (out)                         0.20 f            0.30         0.10
d[26] (out)                         0.20 f            0.30         0.10
d[29] (out)                         0.20 f            0.30         0.10
d[32] (out)                         0.18 f            0.30         0.12
d[24] (out)                         0.18 r            0.30         0.12
d[22] (out)                         0.17 f            0.30         0.13
d[23] (out)                         0.17 f            0.30         0.13
d[21] (out)                         0.08 f            0.30         0.22

1
cell_name:  add__inst/U36
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.20 r            0.30         0.10
d[25] (out)                         0.20 f            0.30         0.10
d[28] (out)                         0.20 f            0.30         0.10
d[30] (out)                         0.20 f            0.30         0.10
d[27] (out)                         0.20 f            0.30         0.10
d[26] (out)                         0.20 f            0.30         0.10
d[29] (out)                         0.20 f            0.30         0.10
d[32] (out)                         0.18 f            0.30         0.12
d[24] (out)                         0.17 r            0.30         0.13
d[22] (out)                         0.17 f            0.30         0.13
d[23] (out)                         0.17 f            0.30         0.13
d[21] (out)                         0.08 f            0.30         0.22

1
cell_name:  add__inst/U37
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.20 r            0.30         0.10
d[25] (out)                         0.20 f            0.30         0.10
d[28] (out)                         0.20 f            0.30         0.10
d[30] (out)                         0.20 f            0.30         0.10
d[27] (out)                         0.20 f            0.30         0.10
d[26] (out)                         0.20 f            0.30         0.10
d[29] (out)                         0.20 f            0.30         0.10
d[32] (out)                         0.18 f            0.30         0.12
d[24] (out)                         0.18 r            0.30         0.12
d[22] (out)                         0.17 f            0.30         0.13
d[23] (out)                         0.17 f            0.30         0.13
d[21] (out)                         0.08 f            0.30         0.22

1
cell_name:  add__inst/U38
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.15 f            0.30         0.15
d[28] (out)                         0.15 r            0.30         0.15
d[30] (out)                         0.15 r            0.30         0.15
d[25] (out)                         0.15 r            0.30         0.15
d[26] (out)                         0.15 r            0.30         0.15
d[29] (out)                         0.15 r            0.30         0.15
d[27] (out)                         0.15 r            0.30         0.15
d[32] (out)                         0.13 r            0.30         0.17
d[24] (out)                         0.12 f            0.30         0.18
d[22] (out)                         0.12 r            0.30         0.18
d[23] (out)                         0.12 r            0.30         0.18
d[21] (out)                         0.07 r            0.30         0.23

1
cell_name:  add__inst/U39
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 r            0.30         0.08
d[25] (out)                         0.22 f            0.30         0.08
d[28] (out)                         0.22 f            0.30         0.08
d[30] (out)                         0.22 f            0.30         0.08
d[27] (out)                         0.22 f            0.30         0.08
d[26] (out)                         0.22 f            0.30         0.08
d[29] (out)                         0.22 f            0.30         0.08
d[32] (out)                         0.20 r            0.30         0.10
d[24] (out)                         0.20 r            0.30         0.10
d[23] (out)                         0.19 r            0.30         0.11
d[22] (out)                         0.17 r            0.30         0.13
d[21] (out)                         0.14 r            0.30         0.16

1
cell_name:  add__inst/U40
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 f            0.30         0.08
d[22] (out)                         0.22 f            0.30         0.08
d[19] (out)                         0.22 f            0.30         0.08
d[18] (out)                         0.21 r            0.30         0.09
d[21] (out)                         0.21 r            0.30         0.09
d[17] (out)                         0.21 r            0.30         0.09
d[20] (out)                         0.21 r            0.30         0.09
d[16] (out)                         0.18 f            0.30         0.12

1
cell_name:  add__inst/U41
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.20 r            0.30         0.10
d[32] (out)                         0.19 f            0.30         0.11
d[30] (out)                         0.19 f            0.30         0.11
d[29] (out)                         0.17 f            0.30         0.13
d[27] (out)                         0.15 f            0.30         0.15
d[28] (out)                         0.14 f            0.30         0.16
d[26] (out)                         0.12 f            0.30         0.18
d[25] (out)                         0.08 r            0.30         0.22

1
cell_name:  add__inst/U42
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.20 f            0.30         0.10
d[32] (out)                         0.19 r            0.30         0.11
d[30] (out)                         0.18 f            0.30         0.12
d[29] (out)                         0.17 f            0.30         0.13
d[27] (out)                         0.15 f            0.30         0.15
d[28] (out)                         0.14 f            0.30         0.16
d[26] (out)                         0.12 f            0.30         0.18
d[24] (out)                         0.08 f            0.30         0.22
d[25] (out)                         0.08 f            0.30         0.22

1
cell_name:  add__inst/U43
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.20 f            0.30         0.10
d[32] (out)                         0.18 r            0.30         0.12
d[30] (out)                         0.18 r            0.30         0.12
d[29] (out)                         0.16 f            0.30         0.14
d[28] (out)                         0.13 r            0.30         0.17
d[27] (out)                         0.10 f            0.30         0.20
d[26] (out)                         0.08 r            0.30         0.22

1
cell_name:  add__inst/U44
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.14 f            0.30         0.16
d[26] (out)                         0.09 r            0.30         0.21

1
cell_name:  add__inst/U45
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.19 f            0.30         0.11
d[32] (out)                         0.17 r            0.30         0.13
d[30] (out)                         0.16 r            0.30         0.14
d[29] (out)                         0.15 r            0.30         0.15

1
cell_name:  add__inst/U46
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.11 f            0.30         0.19
d[32] (out)                         0.09 f            0.30         0.21
d[30] (out)                         0.08 r            0.30         0.22

1
cell_name:  add__inst/U47
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.19 f            0.30         0.11
d[32] (out)                         0.17 r            0.30         0.13
d[30] (out)                         0.16 r            0.30         0.14

1
cell_name:  add__inst/U48
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 r            0.30         0.08
d[25] (out)                         0.22 f            0.30         0.08
d[28] (out)                         0.22 f            0.30         0.08
d[30] (out)                         0.22 f            0.30         0.08
d[27] (out)                         0.22 f            0.30         0.08
d[26] (out)                         0.22 f            0.30         0.08
d[29] (out)                         0.22 f            0.30         0.08
d[32] (out)                         0.20 f            0.30         0.10
d[24] (out)                         0.19 r            0.30         0.11

1
cell_name:  add__inst/U49
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.18 r            0.30         0.12
d[22] (out)                         0.18 f            0.30         0.12
d[31] (out)                         0.18 f            0.30         0.12
d[19] (out)                         0.18 r            0.30         0.12
d[25] (out)                         0.18 f            0.30         0.12
d[28] (out)                         0.18 f            0.30         0.12
d[30] (out)                         0.18 f            0.30         0.12
d[27] (out)                         0.18 f            0.30         0.12
d[26] (out)                         0.18 f            0.30         0.12
d[29] (out)                         0.18 f            0.30         0.12
d[18] (out)                         0.17 f            0.30         0.13
d[21] (out)                         0.17 f            0.30         0.13
d[17] (out)                         0.17 f            0.30         0.13
d[20] (out)                         0.17 f            0.30         0.13
d[32] (out)                         0.16 r            0.30         0.14
d[24] (out)                         0.15 f            0.30         0.15
d[16] (out)                         0.14 r            0.30         0.16
d[15] (out)                         0.09 f            0.30         0.21

1
cell_name:  add__inst/U50
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 r            0.30         0.08
d[25] (out)                         0.21 f            0.30         0.09
d[28] (out)                         0.21 f            0.30         0.09
d[30] (out)                         0.21 f            0.30         0.09
d[27] (out)                         0.21 f            0.30         0.09
d[26] (out)                         0.21 f            0.30         0.09
d[29] (out)                         0.21 f            0.30         0.09
d[32] (out)                         0.19 r            0.30         0.11
d[24] (out)                         0.19 r            0.30         0.11
d[23] (out)                         0.18 r            0.30         0.12
d[22] (out)                         0.16 r            0.30         0.14
d[21] (out)                         0.14 r            0.30         0.16
d[20] (out)                         0.13 r            0.30         0.17
d[19] (out)                         0.11 f            0.30         0.19
d[18] (out)                         0.10 r            0.30         0.20
d[17] (out)                         0.09 r            0.30         0.21
d[16] (out)                         0.08 r            0.30         0.22

1
cell_name:  add__inst/U51
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 r            0.30         0.08
d[25] (out)                         0.21 f            0.30         0.09
d[28] (out)                         0.21 f            0.30         0.09
d[30] (out)                         0.21 f            0.30         0.09
d[27] (out)                         0.21 f            0.30         0.09
d[26] (out)                         0.21 f            0.30         0.09
d[29] (out)                         0.21 f            0.30         0.09
d[32] (out)                         0.19 f            0.30         0.11
d[24] (out)                         0.19 r            0.30         0.11
d[22] (out)                         0.19 f            0.30         0.11
d[23] (out)                         0.18 f            0.30         0.12
d[21] (out)                         0.17 f            0.30         0.13
d[20] (out)                         0.14 f            0.30         0.16
d[19] (out)                         0.11 f            0.30         0.19
d[18] (out)                         0.09 r            0.30         0.21

1
cell_name:  add__inst/U52
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 r            0.30         0.08
d[25] (out)                         0.22 f            0.30         0.08
d[28] (out)                         0.22 f            0.30         0.08
d[30] (out)                         0.22 f            0.30         0.08
d[27] (out)                         0.22 f            0.30         0.08
d[26] (out)                         0.22 f            0.30         0.08
d[29] (out)                         0.22 f            0.30         0.08
d[32] (out)                         0.20 f            0.30         0.10
d[24] (out)                         0.20 r            0.30         0.10
d[22] (out)                         0.19 f            0.30         0.11
d[23] (out)                         0.19 f            0.30         0.11
d[21] (out)                         0.17 f            0.30         0.13
d[20] (out)                         0.14 f            0.30         0.16

1
cell_name:  add__inst/U53
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 f            0.30         0.08
d[25] (out)                         0.22 f            0.30         0.08
d[28] (out)                         0.22 f            0.30         0.08
d[30] (out)                         0.22 f            0.30         0.08
d[27] (out)                         0.22 f            0.30         0.08
d[26] (out)                         0.22 f            0.30         0.08
d[29] (out)                         0.22 f            0.30         0.08
d[32] (out)                         0.20 r            0.30         0.10
d[24] (out)                         0.20 f            0.30         0.10
d[22] (out)                         0.19 f            0.30         0.11
d[23] (out)                         0.19 r            0.30         0.11
d[21] (out)                         0.18 f            0.30         0.12
d[20] (out)                         0.15 f            0.30         0.15

1
cell_name:  add__inst/U54
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.19 f            0.30         0.11

1
cell_name:  add__inst/U55
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.19 r            0.30         0.11
d[32] (out)                         0.19 f            0.30         0.11
d[30] (out)                         0.18 f            0.30         0.12
d[29] (out)                         0.17 f            0.30         0.13
d[28] (out)                         0.13 f            0.30         0.17

1
cell_name:  add__inst/U56
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.20 f            0.30         0.10
d[32] (out)                         0.19 f            0.30         0.11
d[30] (out)                         0.19 f            0.30         0.11
d[29] (out)                         0.17 f            0.30         0.13

1
cell_name:  add__inst/U57
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U58
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U59
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U60
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U61
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U62
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U63
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U64
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U65
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U66
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U67
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U68
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U69
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U70
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U71
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U72
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U73
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U74
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U75
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U76
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U77
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U78
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[9] (out)                          0.07 f            0.30         0.23

1
cell_name:  add__inst/U79
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.21 f            0.30         0.09
d[22] (out)                         0.20 f            0.30         0.10
d[31] (out)                         0.20 r            0.30         0.10
d[19] (out)                         0.20 f            0.30         0.10
d[25] (out)                         0.20 f            0.30         0.10
d[28] (out)                         0.20 f            0.30         0.10
d[30] (out)                         0.20 f            0.30         0.10
d[27] (out)                         0.20 f            0.30         0.10
d[26] (out)                         0.20 f            0.30         0.10
d[29] (out)                         0.20 f            0.30         0.10
d[18] (out)                         0.19 r            0.30         0.11
d[21] (out)                         0.19 r            0.30         0.11
d[17] (out)                         0.19 r            0.30         0.11
d[20] (out)                         0.19 r            0.30         0.11
d[32] (out)                         0.18 f            0.30         0.12
d[24] (out)                         0.18 r            0.30         0.12
d[16] (out)                         0.17 f            0.30         0.13
d[15] (out)                         0.17 f            0.30         0.13
d[14] (out)                         0.17 f            0.30         0.13
d[13] (out)                         0.12 r            0.30         0.18
d[12] (out)                         0.11 f            0.30         0.19
d[11] (out)                         0.08 f            0.30         0.22

1
cell_name:  add__inst/U80
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[13] (out)                         0.20 f            0.30         0.10
d[12] (out)                         0.20 f            0.30         0.10
d[11] (out)                         0.14 f            0.30         0.16

1
cell_name:  add__inst/U81
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[13] (out)                         0.15 f            0.30         0.15
d[12] (out)                         0.15 f            0.30         0.15
d[11] (out)                         0.09 f            0.30         0.21

1
cell_name:  add__inst/U82
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[13] (out)                         0.20 f            0.30         0.10
d[12] (out)                         0.19 f            0.30         0.11
d[11] (out)                         0.14 f            0.30         0.16

1
cell_name:  add__inst/U83
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[13] (out)                         0.20 f            0.30         0.10
d[12] (out)                         0.20 f            0.30         0.10
d[11] (out)                         0.14 f            0.30         0.16

1
cell_name:  add__inst/U84
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 f            0.30         0.08
d[22] (out)                         0.22 f            0.30         0.08
d[31] (out)                         0.22 r            0.30         0.08
d[19] (out)                         0.22 f            0.30         0.08
d[25] (out)                         0.22 f            0.30         0.08
d[28] (out)                         0.22 f            0.30         0.08
d[30] (out)                         0.22 f            0.30         0.08
d[27] (out)                         0.22 f            0.30         0.08
d[26] (out)                         0.22 f            0.30         0.08
d[29] (out)                         0.22 f            0.30         0.08
d[18] (out)                         0.21 r            0.30         0.09
d[21] (out)                         0.21 r            0.30         0.09
d[17] (out)                         0.21 r            0.30         0.09
d[20] (out)                         0.21 r            0.30         0.09
d[32] (out)                         0.19 f            0.30         0.11
d[24] (out)                         0.19 r            0.30         0.11
d[16] (out)                         0.18 f            0.30         0.12
d[15] (out)                         0.16 f            0.30         0.14
d[14] (out)                         0.16 f            0.30         0.14
d[13] (out)                         0.08 f            0.30         0.22

1
cell_name:  add__inst/U85
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 f            0.30         0.08
d[22] (out)                         0.21 f            0.30         0.09
d[31] (out)                         0.21 r            0.30         0.09
d[19] (out)                         0.21 f            0.30         0.09
d[25] (out)                         0.21 f            0.30         0.09
d[28] (out)                         0.21 f            0.30         0.09
d[30] (out)                         0.21 f            0.30         0.09
d[27] (out)                         0.21 f            0.30         0.09
d[26] (out)                         0.21 f            0.30         0.09
d[29] (out)                         0.21 f            0.30         0.09
d[18] (out)                         0.20 r            0.30         0.10
d[21] (out)                         0.20 r            0.30         0.10
d[17] (out)                         0.20 r            0.30         0.10
d[20] (out)                         0.20 r            0.30         0.10
d[32] (out)                         0.19 f            0.30         0.11
d[24] (out)                         0.19 r            0.30         0.11
d[16] (out)                         0.18 f            0.30         0.12
d[15] (out)                         0.17 f            0.30         0.13
d[14] (out)                         0.17 f            0.30         0.13
d[13] (out)                         0.08 r            0.30         0.22

1
cell_name:  add__inst/U86
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.21 f            0.30         0.09
d[22] (out)                         0.21 f            0.30         0.09
d[31] (out)                         0.21 r            0.30         0.09
d[19] (out)                         0.21 f            0.30         0.09
d[25] (out)                         0.21 f            0.30         0.09
d[28] (out)                         0.21 f            0.30         0.09
d[30] (out)                         0.21 f            0.30         0.09
d[27] (out)                         0.21 f            0.30         0.09
d[26] (out)                         0.21 f            0.30         0.09
d[29] (out)                         0.21 f            0.30         0.09
d[18] (out)                         0.20 r            0.30         0.10
d[21] (out)                         0.20 r            0.30         0.10
d[17] (out)                         0.20 r            0.30         0.10
d[20] (out)                         0.20 r            0.30         0.10
d[32] (out)                         0.19 f            0.30         0.11
d[24] (out)                         0.18 r            0.30         0.12
d[16] (out)                         0.17 f            0.30         0.13
d[15] (out)                         0.17 f            0.30         0.13
d[14] (out)                         0.17 f            0.30         0.13
d[13] (out)                         0.08 r            0.30         0.22

1
cell_name:  add__inst/U87
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[13] (out)                         0.20 f            0.30         0.10
d[12] (out)                         0.20 f            0.30         0.10

1
cell_name:  add__inst/U88
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.20 f            0.30         0.10
d[22] (out)                         0.19 f            0.30         0.11
d[31] (out)                         0.19 r            0.30         0.11
d[19] (out)                         0.19 f            0.30         0.11
d[25] (out)                         0.19 f            0.30         0.11
d[28] (out)                         0.19 f            0.30         0.11
d[30] (out)                         0.19 f            0.30         0.11
d[27] (out)                         0.19 f            0.30         0.11
d[26] (out)                         0.19 f            0.30         0.11
d[29] (out)                         0.19 f            0.30         0.11
d[18] (out)                         0.18 r            0.30         0.12
d[21] (out)                         0.18 r            0.30         0.12
d[17] (out)                         0.18 r            0.30         0.12
d[20] (out)                         0.18 r            0.30         0.12
d[32] (out)                         0.17 f            0.30         0.13
d[24] (out)                         0.17 r            0.30         0.13
d[16] (out)                         0.16 f            0.30         0.14
d[15] (out)                         0.09 r            0.30         0.21

1
cell_name:  add__inst/U89
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[15] (out)                         0.19 f            0.30         0.11
d[14] (out)                         0.19 f            0.30         0.11

1
cell_name:  add__inst/U90
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[15] (out)                         0.19 f            0.30         0.11
d[14] (out)                         0.19 f            0.30         0.11

1
cell_name:  add__inst/U91
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 f            0.30         0.08
d[28] (out)                         0.22 r            0.30         0.08
d[30] (out)                         0.22 r            0.30         0.08
d[25] (out)                         0.22 r            0.30         0.08
d[26] (out)                         0.22 r            0.30         0.08
d[29] (out)                         0.22 r            0.30         0.08
d[27] (out)                         0.22 r            0.30         0.08
d[32] (out)                         0.20 r            0.30         0.10
d[24] (out)                         0.20 f            0.30         0.10
d[22] (out)                         0.19 r            0.30         0.11
d[23] (out)                         0.19 r            0.30         0.11
d[21] (out)                         0.18 f            0.30         0.12
d[20] (out)                         0.15 f            0.30         0.15
d[19] (out)                         0.14 r            0.30         0.16
d[18] (out)                         0.11 f            0.30         0.19
d[17] (out)                         0.09 f            0.30         0.21
d[16] (out)                         0.08 r            0.30         0.22

1
cell_name:  add__inst/U92
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 r            0.30         0.08
d[25] (out)                         0.22 f            0.30         0.08
d[28] (out)                         0.22 f            0.30         0.08
d[30] (out)                         0.22 f            0.30         0.08
d[27] (out)                         0.22 f            0.30         0.08
d[26] (out)                         0.22 f            0.30         0.08
d[29] (out)                         0.22 f            0.30         0.08
d[32] (out)                         0.20 r            0.30         0.10
d[24] (out)                         0.20 r            0.30         0.10
d[22] (out)                         0.19 f            0.30         0.11
d[23] (out)                         0.19 r            0.30         0.11
d[21] (out)                         0.17 r            0.30         0.13
d[20] (out)                         0.14 f            0.30         0.16
d[19] (out)                         0.14 f            0.30         0.16
d[18] (out)                         0.11 r            0.30         0.19
d[17] (out)                         0.09 f            0.30         0.21

1
cell_name:  add__inst/U93
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[17] (out)                         0.09 r            0.30         0.21
d[16] (out)                         0.08 r            0.30         0.22

1
cell_name:  add__inst/U94
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[17] (out)                         0.09 f            0.30         0.21

1
cell_name:  add__inst/U95
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 r            0.30         0.08
d[25] (out)                         0.22 f            0.30         0.08
d[28] (out)                         0.22 f            0.30         0.08
d[30] (out)                         0.22 f            0.30         0.08
d[27] (out)                         0.22 f            0.30         0.08
d[26] (out)                         0.22 f            0.30         0.08
d[29] (out)                         0.22 f            0.30         0.08
d[32] (out)                         0.20 f            0.30         0.10
d[24] (out)                         0.20 r            0.30         0.10
d[22] (out)                         0.19 f            0.30         0.11
d[23] (out)                         0.19 f            0.30         0.11
d[21] (out)                         0.17 r            0.30         0.13
d[20] (out)                         0.14 f            0.30         0.16
d[19] (out)                         0.14 f            0.30         0.16
d[18] (out)                         0.11 r            0.30         0.19
d[17] (out)                         0.07 f            0.30         0.23

1
cell_name:  add__inst/U96
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 r            0.30         0.08
d[25] (out)                         0.22 f            0.30         0.08
d[28] (out)                         0.22 f            0.30         0.08
d[30] (out)                         0.22 f            0.30         0.08
d[27] (out)                         0.22 f            0.30         0.08
d[26] (out)                         0.22 f            0.30         0.08
d[29] (out)                         0.22 f            0.30         0.08
d[32] (out)                         0.20 r            0.30         0.10
d[24] (out)                         0.19 r            0.30         0.11
d[22] (out)                         0.19 f            0.30         0.11
d[23] (out)                         0.18 r            0.30         0.12
d[21] (out)                         0.16 f            0.30         0.14
d[20] (out)                         0.13 f            0.30         0.17
d[19] (out)                         0.10 f            0.30         0.20
d[18] (out)                         0.08 r            0.30         0.22

1
cell_name:  add__inst/U97
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 f            0.30         0.08
d[25] (out)                         0.22 f            0.30         0.08
d[28] (out)                         0.22 f            0.30         0.08
d[30] (out)                         0.22 f            0.30         0.08
d[27] (out)                         0.22 f            0.30         0.08
d[26] (out)                         0.22 f            0.30         0.08
d[29] (out)                         0.22 f            0.30         0.08
d[32] (out)                         0.20 r            0.30         0.10
d[24] (out)                         0.20 f            0.30         0.10
d[22] (out)                         0.19 f            0.30         0.11
d[23] (out)                         0.19 r            0.30         0.11
d[21] (out)                         0.18 f            0.30         0.12
d[20] (out)                         0.15 f            0.30         0.15
d[19] (out)                         0.14 f            0.30         0.16
d[18] (out)                         0.11 f            0.30         0.19

1
cell_name:  add__inst/U98
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 r            0.30         0.08
d[25] (out)                         0.22 f            0.30         0.08
d[28] (out)                         0.22 f            0.30         0.08
d[30] (out)                         0.22 f            0.30         0.08
d[27] (out)                         0.22 f            0.30         0.08
d[26] (out)                         0.22 f            0.30         0.08
d[29] (out)                         0.22 f            0.30         0.08
d[32] (out)                         0.20 r            0.30         0.10
d[24] (out)                         0.20 r            0.30         0.10
d[23] (out)                         0.19 r            0.30         0.11
d[22] (out)                         0.17 r            0.30         0.13
d[21] (out)                         0.14 r            0.30         0.16
d[20] (out)                         0.14 r            0.30         0.16
d[19] (out)                         0.12 f            0.30         0.18
d[18] (out)                         0.11 r            0.30         0.19

1
cell_name:  add__inst/U99
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[19] (out)                         0.22 f            0.30         0.08

1
cell_name:  add__inst/U100
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[19] (out)                         0.14 f            0.30         0.16

1
cell_name:  add__inst/U101
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[19] (out)                         0.10 f            0.30         0.20

1
cell_name:  add__inst/U102
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[19] (out)                         0.14 f            0.30         0.16

1
cell_name:  add__inst/U103
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[19] (out)                         0.14 f            0.30         0.16

1
cell_name:  add__inst/U104
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 r            0.30         0.08
d[25] (out)                         0.22 f            0.30         0.08
d[28] (out)                         0.22 f            0.30         0.08
d[30] (out)                         0.22 f            0.30         0.08
d[27] (out)                         0.21 f            0.30         0.09
d[26] (out)                         0.21 f            0.30         0.09
d[29] (out)                         0.21 f            0.30         0.09
d[32] (out)                         0.19 f            0.30         0.11
d[24] (out)                         0.19 r            0.30         0.11
d[22] (out)                         0.19 f            0.30         0.11
d[23] (out)                         0.18 f            0.30         0.12
d[21] (out)                         0.16 r            0.30         0.14
d[20] (out)                         0.13 r            0.30         0.17
d[19] (out)                         0.07 r            0.30         0.23

1
cell_name:  add__inst/U105
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.20 r            0.30         0.10
d[25] (out)                         0.20 f            0.30         0.10
d[28] (out)                         0.20 f            0.30         0.10
d[30] (out)                         0.20 f            0.30         0.10
d[27] (out)                         0.20 f            0.30         0.10
d[26] (out)                         0.20 f            0.30         0.10
d[29] (out)                         0.20 f            0.30         0.10
d[32] (out)                         0.18 f            0.30         0.12
d[24] (out)                         0.18 r            0.30         0.12
d[22] (out)                         0.17 f            0.30         0.13
d[23] (out)                         0.17 f            0.30         0.13
d[20] (out)                         0.08 f            0.30         0.22

1
cell_name:  add__inst/U106
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 r            0.30         0.08
d[25] (out)                         0.22 f            0.30         0.08
d[28] (out)                         0.22 f            0.30         0.08
d[30] (out)                         0.22 f            0.30         0.08
d[27] (out)                         0.22 f            0.30         0.08
d[26] (out)                         0.22 f            0.30         0.08
d[29] (out)                         0.22 f            0.30         0.08
d[32] (out)                         0.20 r            0.30         0.10
d[24] (out)                         0.20 r            0.30         0.10
d[23] (out)                         0.19 r            0.30         0.11
d[22] (out)                         0.17 r            0.30         0.13
d[21] (out)                         0.14 r            0.30         0.16
d[20] (out)                         0.14 r            0.30         0.16

1
cell_name:  add__inst/U107
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[21] (out)                         0.18 f            0.30         0.12
d[20] (out)                         0.15 f            0.30         0.15

1
cell_name:  add__inst/U108
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[21] (out)                         0.16 f            0.30         0.14
d[20] (out)                         0.13 f            0.30         0.17

1
cell_name:  add__inst/U109
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.20 r            0.30         0.10
d[25] (out)                         0.20 f            0.30         0.10
d[28] (out)                         0.20 f            0.30         0.10
d[30] (out)                         0.20 f            0.30         0.10
d[27] (out)                         0.20 f            0.30         0.10
d[26] (out)                         0.20 f            0.30         0.10
d[29] (out)                         0.20 f            0.30         0.10
d[32] (out)                         0.18 f            0.30         0.12
d[24] (out)                         0.18 r            0.30         0.12
d[22] (out)                         0.17 f            0.30         0.13
d[23] (out)                         0.17 f            0.30         0.13
d[21] (out)                         0.10 r            0.30         0.20
d[20] (out)                         0.08 f            0.30         0.22

1
cell_name:  add__inst/U110
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.20 r            0.30         0.10
d[25] (out)                         0.19 f            0.30         0.11
d[28] (out)                         0.19 f            0.30         0.11
d[30] (out)                         0.19 f            0.30         0.11
d[27] (out)                         0.19 f            0.30         0.11
d[26] (out)                         0.19 f            0.30         0.11
d[29] (out)                         0.19 f            0.30         0.11
d[32] (out)                         0.17 f            0.30         0.13
d[24] (out)                         0.17 r            0.30         0.13
d[22] (out)                         0.16 f            0.30         0.14
d[23] (out)                         0.16 f            0.30         0.14
d[21] (out)                         0.11 r            0.30         0.19
d[20] (out)                         0.09 f            0.30         0.21

1
cell_name:  add__inst/U111
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[21] (out)                         0.18 f            0.30         0.12

1
cell_name:  add__inst/U112
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.22 f            0.30         0.08

1
cell_name:  add__inst/U113
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.09 r            0.30         0.21

1
cell_name:  add__inst/U114
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.22 f            0.30         0.08

1
cell_name:  add__inst/U115
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.19 f            0.30         0.11

1
cell_name:  add__inst/U116
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.18 f            0.30         0.12
d[28] (out)                         0.17 r            0.30         0.13
d[30] (out)                         0.17 r            0.30         0.13
d[25] (out)                         0.17 r            0.30         0.13
d[26] (out)                         0.17 r            0.30         0.13
d[29] (out)                         0.17 r            0.30         0.13
d[27] (out)                         0.17 r            0.30         0.13
d[32] (out)                         0.15 r            0.30         0.15
d[24] (out)                         0.15 f            0.30         0.15
d[23] (out)                         0.09 r            0.30         0.21
d[22] (out)                         0.08 f            0.30         0.22

1
cell_name:  add__inst/U117
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.19 r            0.30         0.11
d[22] (out)                         0.16 f            0.30         0.14

1
cell_name:  add__inst/U118
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.19 f            0.30         0.11
d[32] (out)                         0.17 r            0.30         0.13
d[30] (out)                         0.16 r            0.30         0.14
d[29] (out)                         0.15 r            0.30         0.15
d[28] (out)                         0.12 f            0.30         0.18
d[27] (out)                         0.12 f            0.30         0.18
d[26] (out)                         0.11 f            0.30         0.19
d[25] (out)                         0.08 f            0.30         0.22
d[24] (out)                         0.08 f            0.30         0.22

1
cell_name:  add__inst/U119
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.19 f            0.30         0.11
d[32] (out)                         0.17 r            0.30         0.13
d[30] (out)                         0.16 r            0.30         0.14
d[29] (out)                         0.15 r            0.30         0.15
d[28] (out)                         0.13 f            0.30         0.17
d[27] (out)                         0.12 f            0.30         0.18
d[26] (out)                         0.12 f            0.30         0.18

1
cell_name:  add__inst/U120
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.12 f            0.30         0.18

1
cell_name:  add__inst/U121
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.19 r            0.30         0.11
d[32] (out)                         0.19 f            0.30         0.11
d[30] (out)                         0.18 f            0.30         0.12
d[29] (out)                         0.17 f            0.30         0.13
d[28] (out)                         0.13 f            0.30         0.17
d[27] (out)                         0.08 r            0.30         0.22

1
cell_name:  add__inst/U122
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.15 f            0.30         0.15

1
cell_name:  add__inst/U123
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.12 f            0.30         0.18

1
cell_name:  add__inst/U124
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.19 f            0.30         0.11
d[32] (out)                         0.18 f            0.30         0.12
d[30] (out)                         0.18 f            0.30         0.12
d[29] (out)                         0.16 f            0.30         0.14
d[28] (out)                         0.13 f            0.30         0.17
d[27] (out)                         0.07 r            0.30         0.23

1
cell_name:  add__inst/U125
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.20 f            0.30         0.10
d[32] (out)                         0.19 f            0.30         0.11
d[30] (out)                         0.19 f            0.30         0.11
d[29] (out)                         0.17 f            0.30         0.13
d[28] (out)                         0.14 f            0.30         0.16

1
cell_name:  add__inst/U126
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.20 f            0.30         0.10
d[32] (out)                         0.18 r            0.30         0.12
d[30] (out)                         0.18 f            0.30         0.12
d[29] (out)                         0.16 f            0.30         0.14
d[28] (out)                         0.13 f            0.30         0.17

1
cell_name:  add__inst/U127
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.14 r            0.30         0.16
d[32] (out)                         0.13 f            0.30         0.17
d[30] (out)                         0.13 f            0.30         0.17
d[29] (out)                         0.12 f            0.30         0.18
d[28] (out)                         0.07 r            0.30         0.23

1
cell_name:  add__inst/U128
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.13 f            0.30         0.17
d[32] (out)                         0.11 r            0.30         0.19
d[30] (out)                         0.11 f            0.30         0.19
d[29] (out)                         0.07 r            0.30         0.23

1
cell_name:  add__inst/U129
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.17 f            0.30         0.13

1
cell_name:  add__inst/U130
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.20 f            0.30         0.10
d[32] (out)                         0.19 f            0.30         0.11
d[30] (out)                         0.19 f            0.30         0.11

1
cell_name:  add__inst/U131
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.13 f            0.30         0.17
d[32] (out)                         0.11 r            0.30         0.19
d[30] (out)                         0.11 f            0.30         0.19

1
cell_name:  add__inst/U132
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.10 r            0.30         0.20
d[32] (out)                         0.09 f            0.30         0.21
d[30] (out)                         0.07 r            0.30         0.23

1
cell_name:  add__inst/U133
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.08 f            0.30         0.22
d[32] (out)                         0.08 f            0.30         0.22

1
cell_name:  add__inst/U134
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 f            0.30         0.08
d[32] (out)                         0.20 r            0.30         0.10

1
cell_name:  add__inst/U135
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.20 f            0.30         0.10
d[32] (out)                         0.19 f            0.30         0.11

1
cell_name:  add__inst/U136
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U137
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 f            0.30         0.08
d[22] (out)                         0.22 f            0.30         0.08
d[31] (out)                         0.22 r            0.30         0.08
d[19] (out)                         0.22 f            0.30         0.08
d[25] (out)                         0.22 f            0.30         0.08
d[28] (out)                         0.22 f            0.30         0.08
d[30] (out)                         0.22 f            0.30         0.08
d[27] (out)                         0.22 f            0.30         0.08
d[26] (out)                         0.22 f            0.30         0.08
d[29] (out)                         0.22 f            0.30         0.08
d[18] (out)                         0.21 r            0.30         0.09
d[21] (out)                         0.21 r            0.30         0.09
d[17] (out)                         0.21 r            0.30         0.09
d[20] (out)                         0.21 r            0.30         0.09
d[32] (out)                         0.19 r            0.30         0.11
d[24] (out)                         0.19 r            0.30         0.11
d[16] (out)                         0.18 f            0.30         0.12

1
cell_name:  add__inst/U138
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.21 f            0.30         0.09
d[22] (out)                         0.21 f            0.30         0.09
d[31] (out)                         0.21 r            0.30         0.09
d[19] (out)                         0.20 f            0.30         0.10
d[25] (out)                         0.20 f            0.30         0.10
d[28] (out)                         0.20 f            0.30         0.10
d[30] (out)                         0.20 f            0.30         0.10
d[27] (out)                         0.20 f            0.30         0.10
d[26] (out)                         0.20 f            0.30         0.10
d[29] (out)                         0.20 f            0.30         0.10
d[18] (out)                         0.20 r            0.30         0.10
d[21] (out)                         0.20 r            0.30         0.10
d[17] (out)                         0.20 r            0.30         0.10
d[20] (out)                         0.19 r            0.30         0.11
d[32] (out)                         0.18 f            0.30         0.12
d[24] (out)                         0.18 r            0.30         0.12
d[16] (out)                         0.17 f            0.30         0.13

1
cell_name:  add__inst/U139
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 f            0.30         0.08
d[22] (out)                         0.22 f            0.30         0.08
d[31] (out)                         0.22 r            0.30         0.08
d[19] (out)                         0.22 f            0.30         0.08
d[25] (out)                         0.21 f            0.30         0.09
d[28] (out)                         0.21 f            0.30         0.09
d[30] (out)                         0.21 f            0.30         0.09
d[27] (out)                         0.21 f            0.30         0.09
d[26] (out)                         0.21 f            0.30         0.09
d[29] (out)                         0.21 f            0.30         0.09
d[18] (out)                         0.21 r            0.30         0.09
d[21] (out)                         0.21 r            0.30         0.09
d[17] (out)                         0.21 r            0.30         0.09
d[20] (out)                         0.20 r            0.30         0.10
d[32] (out)                         0.19 f            0.30         0.11
d[24] (out)                         0.19 r            0.30         0.11
d[16] (out)                         0.18 f            0.30         0.12
d[15] (out)                         0.18 f            0.30         0.12
d[14] (out)                         0.18 f            0.30         0.12

1
cell_name:  add__inst/U140
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 f            0.30         0.08
d[22] (out)                         0.22 f            0.30         0.08
d[31] (out)                         0.22 r            0.30         0.08
d[19] (out)                         0.22 f            0.30         0.08
d[25] (out)                         0.21 f            0.30         0.09
d[28] (out)                         0.21 f            0.30         0.09
d[30] (out)                         0.21 f            0.30         0.09
d[27] (out)                         0.21 f            0.30         0.09
d[26] (out)                         0.21 f            0.30         0.09
d[29] (out)                         0.21 f            0.30         0.09
d[18] (out)                         0.21 r            0.30         0.09
d[21] (out)                         0.21 r            0.30         0.09
d[17] (out)                         0.21 r            0.30         0.09
d[20] (out)                         0.20 r            0.30         0.10
d[32] (out)                         0.19 f            0.30         0.11
d[24] (out)                         0.19 r            0.30         0.11
d[16] (out)                         0.18 f            0.30         0.12
d[15] (out)                         0.18 f            0.30         0.12
d[14] (out)                         0.18 f            0.30         0.12

1
cell_name:  add__inst/U141
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.20 f            0.30         0.10
d[22] (out)                         0.19 f            0.30         0.11
d[31] (out)                         0.19 r            0.30         0.11
d[19] (out)                         0.19 f            0.30         0.11
d[25] (out)                         0.19 f            0.30         0.11
d[28] (out)                         0.19 f            0.30         0.11
d[30] (out)                         0.19 f            0.30         0.11
d[27] (out)                         0.19 f            0.30         0.11
d[26] (out)                         0.19 f            0.30         0.11
d[29] (out)                         0.19 f            0.30         0.11
d[18] (out)                         0.18 r            0.30         0.12
d[21] (out)                         0.18 r            0.30         0.12
d[17] (out)                         0.18 r            0.30         0.12
d[20] (out)                         0.18 r            0.30         0.12
d[32] (out)                         0.17 f            0.30         0.13
d[24] (out)                         0.17 r            0.30         0.13
d[16] (out)                         0.16 f            0.30         0.14

1
cell_name:  add__inst/U142
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 r            0.30         0.08
d[25] (out)                         0.22 f            0.30         0.08
d[28] (out)                         0.22 f            0.30         0.08
d[30] (out)                         0.22 f            0.30         0.08
d[27] (out)                         0.22 f            0.30         0.08
d[26] (out)                         0.22 f            0.30         0.08
d[29] (out)                         0.22 f            0.30         0.08
d[32] (out)                         0.20 f            0.30         0.10
d[24] (out)                         0.19 r            0.30         0.11

1
cell_name:  add__inst/U143
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.20 r            0.30         0.10
d[25] (out)                         0.20 f            0.30         0.10
d[28] (out)                         0.20 f            0.30         0.10
d[30] (out)                         0.20 f            0.30         0.10
d[27] (out)                         0.20 f            0.30         0.10
d[26] (out)                         0.20 f            0.30         0.10
d[29] (out)                         0.20 f            0.30         0.10
d[32] (out)                         0.18 r            0.30         0.12
d[24] (out)                         0.17 r            0.30         0.13

1
cell_name:  add__inst/U144
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.20 f            0.30         0.10
d[25] (out)                         0.20 f            0.30         0.10
d[28] (out)                         0.20 f            0.30         0.10
d[30] (out)                         0.20 f            0.30         0.10
d[27] (out)                         0.20 f            0.30         0.10
d[26] (out)                         0.20 f            0.30         0.10
d[29] (out)                         0.20 f            0.30         0.10
d[32] (out)                         0.18 r            0.30         0.12
d[24] (out)                         0.18 r            0.30         0.12

1
cell_name:  add__inst/U145
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U146
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U147
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U148
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 f            0.30         0.08
d[22] (out)                         0.22 f            0.30         0.08
d[31] (out)                         0.22 r            0.30         0.08
d[19] (out)                         0.22 f            0.30         0.08
d[25] (out)                         0.22 f            0.30         0.08
d[28] (out)                         0.22 f            0.30         0.08
d[30] (out)                         0.22 f            0.30         0.08
d[27] (out)                         0.22 f            0.30         0.08
d[26] (out)                         0.22 f            0.30         0.08
d[29] (out)                         0.22 f            0.30         0.08
d[18] (out)                         0.21 r            0.30         0.09
d[21] (out)                         0.21 r            0.30         0.09
d[17] (out)                         0.21 r            0.30         0.09
d[20] (out)                         0.21 r            0.30         0.09
d[13] (out)                         0.20 f            0.30         0.10
d[12] (out)                         0.20 f            0.30         0.10
d[32] (out)                         0.19 r            0.30         0.11
d[24] (out)                         0.19 r            0.30         0.11
d[15] (out)                         0.19 f            0.30         0.11
d[14] (out)                         0.19 f            0.30         0.11
d[16] (out)                         0.18 f            0.30         0.12
d[11] (out)                         0.14 f            0.30         0.16
d[10] (out)                         0.12 f            0.30         0.18

1
cell_name:  add__inst/U149
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 f            0.30         0.08
d[22] (out)                         0.22 f            0.30         0.08
d[31] (out)                         0.22 r            0.30         0.08
d[19] (out)                         0.22 f            0.30         0.08
d[25] (out)                         0.21 f            0.30         0.09
d[28] (out)                         0.21 f            0.30         0.09
d[30] (out)                         0.21 f            0.30         0.09
d[27] (out)                         0.21 f            0.30         0.09
d[26] (out)                         0.21 f            0.30         0.09
d[29] (out)                         0.21 f            0.30         0.09
d[18] (out)                         0.21 r            0.30         0.09
d[21] (out)                         0.21 r            0.30         0.09
d[17] (out)                         0.21 r            0.30         0.09
d[20] (out)                         0.20 r            0.30         0.10
d[32] (out)                         0.19 f            0.30         0.11
d[24] (out)                         0.19 r            0.30         0.11
d[16] (out)                         0.18 f            0.30         0.12
d[15] (out)                         0.18 f            0.30         0.12
d[14] (out)                         0.18 f            0.30         0.12
d[13] (out)                         0.16 r            0.30         0.14
d[12] (out)                         0.16 f            0.30         0.14
d[11] (out)                         0.11 r            0.30         0.19

1
cell_name:  add__inst/U150
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.21 f            0.30         0.09
d[22] (out)                         0.21 f            0.30         0.09
d[31] (out)                         0.21 r            0.30         0.09
d[19] (out)                         0.20 f            0.30         0.10
d[25] (out)                         0.20 f            0.30         0.10
d[28] (out)                         0.20 f            0.30         0.10
d[30] (out)                         0.20 f            0.30         0.10
d[27] (out)                         0.20 f            0.30         0.10
d[26] (out)                         0.20 f            0.30         0.10
d[29] (out)                         0.20 f            0.30         0.10
d[18] (out)                         0.20 r            0.30         0.10
d[21] (out)                         0.20 r            0.30         0.10
d[17] (out)                         0.20 r            0.30         0.10
d[20] (out)                         0.19 r            0.30         0.11
d[32] (out)                         0.18 f            0.30         0.12
d[24] (out)                         0.18 r            0.30         0.12
d[16] (out)                         0.17 f            0.30         0.13
d[15] (out)                         0.16 f            0.30         0.14
d[14] (out)                         0.16 f            0.30         0.14
d[13] (out)                         0.15 f            0.30         0.15
d[12] (out)                         0.15 f            0.30         0.15
d[11] (out)                         0.09 f            0.30         0.21

1
cell_name:  add__inst/U151
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.21 f            0.30         0.09
d[22] (out)                         0.21 f            0.30         0.09
d[31] (out)                         0.21 r            0.30         0.09
d[19] (out)                         0.20 f            0.30         0.10
d[25] (out)                         0.20 f            0.30         0.10
d[28] (out)                         0.20 f            0.30         0.10
d[30] (out)                         0.20 f            0.30         0.10
d[27] (out)                         0.20 f            0.30         0.10
d[26] (out)                         0.20 f            0.30         0.10
d[29] (out)                         0.20 f            0.30         0.10
d[18] (out)                         0.20 r            0.30         0.10
d[21] (out)                         0.20 r            0.30         0.10
d[17] (out)                         0.20 r            0.30         0.10
d[20] (out)                         0.19 r            0.30         0.11
d[32] (out)                         0.18 f            0.30         0.12
d[24] (out)                         0.18 r            0.30         0.12
d[16] (out)                         0.17 f            0.30         0.13
d[15] (out)                         0.16 f            0.30         0.14
d[14] (out)                         0.16 f            0.30         0.14

1
cell_name:  add__inst/U152
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 r            0.30         0.08
d[25] (out)                         0.22 f            0.30         0.08
d[28] (out)                         0.22 f            0.30         0.08
d[30] (out)                         0.22 f            0.30         0.08
d[27] (out)                         0.22 f            0.30         0.08
d[26] (out)                         0.22 f            0.30         0.08
d[29] (out)                         0.22 f            0.30         0.08
d[32] (out)                         0.20 f            0.30         0.10
d[24] (out)                         0.19 r            0.30         0.11
d[22] (out)                         0.19 f            0.30         0.11
d[23] (out)                         0.19 f            0.30         0.11
d[21] (out)                         0.16 f            0.30         0.14
d[20] (out)                         0.13 f            0.30         0.17

1
cell_name:  add__inst/U153
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 f            0.30         0.08
d[22] (out)                         0.22 f            0.30         0.08
d[31] (out)                         0.22 r            0.30         0.08
d[19] (out)                         0.22 f            0.30         0.08
d[25] (out)                         0.22 f            0.30         0.08
d[28] (out)                         0.22 f            0.30         0.08
d[30] (out)                         0.22 f            0.30         0.08
d[27] (out)                         0.22 f            0.30         0.08
d[26] (out)                         0.22 f            0.30         0.08
d[29] (out)                         0.22 f            0.30         0.08
d[18] (out)                         0.21 r            0.30         0.09
d[21] (out)                         0.21 r            0.30         0.09
d[17] (out)                         0.21 r            0.30         0.09
d[20] (out)                         0.21 r            0.30         0.09
d[32] (out)                         0.19 r            0.30         0.11
d[24] (out)                         0.19 r            0.30         0.11
d[16] (out)                         0.18 f            0.30         0.12

1
cell_name:  add__inst/U154
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 f            0.30         0.08
d[22] (out)                         0.22 f            0.30         0.08
d[31] (out)                         0.22 r            0.30         0.08
d[19] (out)                         0.22 f            0.30         0.08
d[25] (out)                         0.22 f            0.30         0.08
d[28] (out)                         0.22 f            0.30         0.08
d[30] (out)                         0.22 f            0.30         0.08
d[27] (out)                         0.22 f            0.30         0.08
d[26] (out)                         0.22 f            0.30         0.08
d[29] (out)                         0.22 f            0.30         0.08
d[18] (out)                         0.21 r            0.30         0.09
d[21] (out)                         0.21 r            0.30         0.09
d[17] (out)                         0.21 r            0.30         0.09
d[20] (out)                         0.21 r            0.30         0.09
d[32] (out)                         0.19 f            0.30         0.11
d[24] (out)                         0.19 r            0.30         0.11
d[16] (out)                         0.18 f            0.30         0.12

1
cell_name:  add__inst/U155
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 f            0.30         0.08
d[22] (out)                         0.22 f            0.30         0.08
d[31] (out)                         0.22 r            0.30         0.08
d[19] (out)                         0.22 f            0.30         0.08
d[25] (out)                         0.22 f            0.30         0.08
d[28] (out)                         0.22 f            0.30         0.08
d[30] (out)                         0.22 f            0.30         0.08
d[27] (out)                         0.22 f            0.30         0.08
d[26] (out)                         0.22 f            0.30         0.08
d[29] (out)                         0.22 f            0.30         0.08
d[18] (out)                         0.21 r            0.30         0.09
d[21] (out)                         0.21 r            0.30         0.09
d[17] (out)                         0.21 r            0.30         0.09
d[20] (out)                         0.21 r            0.30         0.09
d[32] (out)                         0.19 r            0.30         0.11
d[24] (out)                         0.19 r            0.30         0.11
d[16] (out)                         0.18 f            0.30         0.12

1
cell_name:  add__inst/U156
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 f            0.30         0.08
d[22] (out)                         0.22 f            0.30         0.08
d[31] (out)                         0.22 r            0.30         0.08
d[19] (out)                         0.22 f            0.30         0.08
d[25] (out)                         0.22 f            0.30         0.08
d[28] (out)                         0.22 f            0.30         0.08
d[30] (out)                         0.22 f            0.30         0.08
d[27] (out)                         0.22 f            0.30         0.08
d[26] (out)                         0.22 f            0.30         0.08
d[29] (out)                         0.22 f            0.30         0.08
d[18] (out)                         0.21 r            0.30         0.09
d[21] (out)                         0.21 r            0.30         0.09
d[17] (out)                         0.21 r            0.30         0.09
d[20] (out)                         0.21 r            0.30         0.09
d[32] (out)                         0.19 f            0.30         0.11
d[24] (out)                         0.19 r            0.30         0.11
d[16] (out)                         0.18 f            0.30         0.12

1
cell_name:  add__inst/U157
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 r            0.30         0.08
d[25] (out)                         0.22 f            0.30         0.08
d[28] (out)                         0.22 f            0.30         0.08
d[30] (out)                         0.22 f            0.30         0.08
d[27] (out)                         0.22 f            0.30         0.08
d[26] (out)                         0.22 f            0.30         0.08
d[29] (out)                         0.22 f            0.30         0.08
d[32] (out)                         0.20 f            0.30         0.10
d[24] (out)                         0.19 r            0.30         0.11
d[22] (out)                         0.19 f            0.30         0.11
d[23] (out)                         0.19 f            0.30         0.11

1
cell_name:  add__inst/U158
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.20 r            0.30         0.10
d[25] (out)                         0.20 f            0.30         0.10
d[28] (out)                         0.20 f            0.30         0.10
d[30] (out)                         0.20 f            0.30         0.10
d[27] (out)                         0.20 f            0.30         0.10
d[26] (out)                         0.20 f            0.30         0.10
d[29] (out)                         0.20 f            0.30         0.10
d[32] (out)                         0.18 f            0.30         0.12
d[24] (out)                         0.18 r            0.30         0.12
d[22] (out)                         0.17 f            0.30         0.13
d[23] (out)                         0.17 f            0.30         0.13

1
cell_name:  add__inst/U159
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
add__inst/U48/A2 (OAI22_X1)         0.08 f        infinity     infinity

1
cell_name:  add__inst/U160
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U161
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 r            0.30         0.08
d[25] (out)                         0.22 f            0.30         0.08
d[28] (out)                         0.22 f            0.30         0.08
d[30] (out)                         0.22 f            0.30         0.08
d[27] (out)                         0.22 f            0.30         0.08
d[26] (out)                         0.22 f            0.30         0.08
d[29] (out)                         0.22 f            0.30         0.08
d[32] (out)                         0.20 f            0.30         0.10
d[24] (out)                         0.19 r            0.30         0.11

1
cell_name:  add__inst/U162
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U163
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U164
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U165
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U166
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U167
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U168
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U169
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U170
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U171
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U172
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U173
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U174
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U175
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[8] (out)                          0.08 f            0.30         0.22

1
cell_name:  add__inst/U176
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[9] (out)                          0.08 f            0.30         0.22

1
cell_name:  add__inst/U177
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[9] (out)                          0.07 f            0.30         0.23

1
cell_name:  add__inst/U178
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[9] (out)                          0.07 f            0.30         0.23

1
cell_name:  add__inst/U179
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[10] (out)                         0.07 r            0.30         0.23

1
cell_name:  add__inst/U180
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[10] (out)                         0.12 f            0.30         0.18

1
cell_name:  add__inst/U181
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[11] (out)                         0.08 f            0.30         0.22

1
cell_name:  add__inst/U182
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[11] (out)                         0.07 r            0.30         0.23

1
cell_name:  add__inst/U183
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[12] (out)                         0.09 f            0.30         0.21

1
cell_name:  add__inst/U184
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[13] (out)                         0.08 f            0.30         0.22

1
cell_name:  add__inst/U185
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[13] (out)                         0.20 f            0.30         0.10

1
cell_name:  add__inst/U186
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[13] (out)                         0.09 f            0.30         0.21

1
cell_name:  add__inst/U187
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[14] (out)                         0.09 f            0.30         0.21

1
cell_name:  add__inst/U188
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[14] (out)                         0.09 f            0.30         0.21

1
cell_name:  add__inst/U189
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[15] (out)                         0.08 f            0.30         0.22

1
cell_name:  add__inst/U190
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[15] (out)                         0.19 f            0.30         0.11

1
cell_name:  add__inst/U191
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[15] (out)                         0.09 r            0.30         0.21

1
cell_name:  add__inst/U192
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[16] (out)                         0.08 r            0.30         0.22

1
cell_name:  add__inst/U193
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[17] (out)                         0.09 f            0.30         0.21

1
cell_name:  add__inst/U194
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[17] (out)                         0.21 r            0.30         0.09

1
cell_name:  add__inst/U195
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[17] (out)                         0.09 f            0.30         0.21

1
cell_name:  add__inst/U196
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.09 r            0.30         0.21

1
cell_name:  add__inst/U197
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.21 r            0.30         0.09

1
cell_name:  add__inst/U198
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[19] (out)                         0.08 r            0.30         0.22

1
cell_name:  add__inst/U199
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[19] (out)                         0.08 r            0.30         0.22

1
cell_name:  add__inst/U200
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.09 f            0.30         0.21

1
cell_name:  add__inst/U201
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.21 r            0.30         0.09

1
cell_name:  add__inst/U202
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.14 r            0.30         0.16

1
cell_name:  add__inst/U203
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[21] (out)                         0.08 f            0.30         0.22

1
cell_name:  add__inst/U204
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[21] (out)                         0.21 r            0.30         0.09

1
cell_name:  add__inst/U205
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[21] (out)                         0.18 f            0.30         0.12

1
cell_name:  add__inst/U206
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.20 f            0.30         0.10

1
cell_name:  add__inst/U207
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.17 f            0.30         0.13

1
cell_name:  add__inst/U208
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.07 r            0.30         0.23

1
cell_name:  add__inst/U209
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 f            0.30         0.08

1
cell_name:  add__inst/U210
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.08 f            0.30         0.22

1
cell_name:  add__inst/U211
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.08 f            0.30         0.22

1
cell_name:  add__inst/U212
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.08 r            0.30         0.22

1
cell_name:  add__inst/U213
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.22 f            0.30         0.08

1
cell_name:  add__inst/U214
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.08 r            0.30         0.22

1
cell_name:  add__inst/U215
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.22 f            0.30         0.08

1
cell_name:  add__inst/U216
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.12 f            0.30         0.18

1
cell_name:  add__inst/U217
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.08 r            0.30         0.22

1
cell_name:  add__inst/U218
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.22 f            0.30         0.08

1
cell_name:  add__inst/U219
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.08 r            0.30         0.22

1
cell_name:  add__inst/U220
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.08 r            0.30         0.22

1
cell_name:  add__inst/U221
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.22 f            0.30         0.08

1
cell_name:  add__inst/U222
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.08 r            0.30         0.22

1
cell_name:  add__inst/U223
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.08 r            0.30         0.22

1
cell_name:  add__inst/U224
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.22 f            0.30         0.08

1
cell_name:  add__inst/U225
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.15 r            0.30         0.15

1
cell_name:  add__inst/U226
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.08 r            0.30         0.22

1
cell_name:  add__inst/U227
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.22 f            0.30         0.08

1
cell_name:  add__inst/U228
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.08 r            0.30         0.22

1
cell_name:  add__inst/U229
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[32] (out)                         0.19 f            0.30         0.11

1
cell_name:  add__inst/U230
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[32] (out)                         0.20 r            0.30         0.10

1
cell_name:  add__inst/U231
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[32] (out)                         0.08 f            0.30         0.22

1
cell_name:  add__inst/U232
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 f            0.30         0.08
d[28] (out)                         0.22 r            0.30         0.08
d[30] (out)                         0.22 r            0.30         0.08
d[25] (out)                         0.22 r            0.30         0.08
d[26] (out)                         0.22 r            0.30         0.08
d[29] (out)                         0.22 r            0.30         0.08
d[27] (out)                         0.22 r            0.30         0.08
d[32] (out)                         0.20 r            0.30         0.10
d[24] (out)                         0.20 f            0.30         0.10

1
cell_name:  add__inst/U233
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.20 f            0.30         0.10
d[22] (out)                         0.19 f            0.30         0.11
d[31] (out)                         0.19 r            0.30         0.11
d[19] (out)                         0.19 f            0.30         0.11
d[25] (out)                         0.19 f            0.30         0.11
d[28] (out)                         0.19 f            0.30         0.11
d[30] (out)                         0.19 f            0.30         0.11
d[27] (out)                         0.19 f            0.30         0.11
d[26] (out)                         0.19 f            0.30         0.11
d[29] (out)                         0.19 f            0.30         0.11
d[18] (out)                         0.18 r            0.30         0.12
d[21] (out)                         0.18 r            0.30         0.12
d[17] (out)                         0.18 r            0.30         0.12
d[20] (out)                         0.18 r            0.30         0.12
d[32] (out)                         0.17 f            0.30         0.13
d[24] (out)                         0.17 r            0.30         0.13
d[16] (out)                         0.16 f            0.30         0.14

1
cell_name:  add__inst/U234
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 f            0.30         0.08
d[22] (out)                         0.22 f            0.30         0.08
d[31] (out)                         0.22 r            0.30         0.08
d[19] (out)                         0.22 f            0.30         0.08
d[25] (out)                         0.21 f            0.30         0.09
d[28] (out)                         0.21 f            0.30         0.09
d[30] (out)                         0.21 f            0.30         0.09
d[27] (out)                         0.21 f            0.30         0.09
d[26] (out)                         0.21 f            0.30         0.09
d[29] (out)                         0.21 f            0.30         0.09
d[18] (out)                         0.21 r            0.30         0.09
d[21] (out)                         0.21 r            0.30         0.09
d[17] (out)                         0.21 r            0.30         0.09
d[20] (out)                         0.20 r            0.30         0.10
d[32] (out)                         0.19 f            0.30         0.11
d[24] (out)                         0.19 r            0.30         0.11
d[16] (out)                         0.18 f            0.30         0.12
d[15] (out)                         0.18 f            0.30         0.12
d[14] (out)                         0.18 f            0.30         0.12

1
cell_name:  add__inst/U235
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U236
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[13] (out)                         0.19 r            0.30         0.11
d[12] (out)                         0.19 f            0.30         0.11
d[11] (out)                         0.14 f            0.30         0.16

1
cell_name:  add__inst/U237
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U238
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U239
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U240
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 r            0.30         0.08
d[22] (out)                         0.21 f            0.30         0.09
d[31] (out)                         0.21 f            0.30         0.09
d[19] (out)                         0.21 f            0.30         0.09
d[25] (out)                         0.21 f            0.30         0.09
d[28] (out)                         0.21 f            0.30         0.09
d[30] (out)                         0.21 f            0.30         0.09
d[27] (out)                         0.21 f            0.30         0.09
d[26] (out)                         0.21 f            0.30         0.09
d[29] (out)                         0.21 f            0.30         0.09
d[18] (out)                         0.20 r            0.30         0.10
d[21] (out)                         0.20 r            0.30         0.10
d[17] (out)                         0.20 r            0.30         0.10
d[20] (out)                         0.20 f            0.30         0.10
d[32] (out)                         0.19 r            0.30         0.11
d[24] (out)                         0.18 r            0.30         0.12
d[16] (out)                         0.18 r            0.30         0.12
d[15] (out)                         0.14 r            0.30         0.16
d[14] (out)                         0.14 f            0.30         0.16
d[13] (out)                         0.09 f            0.30         0.21

1
cell_name:  add__inst/U242
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.15 r            0.30         0.15
d[32] (out)                         0.14 f            0.30         0.16
d[30] (out)                         0.14 f            0.30         0.16
d[29] (out)                         0.12 f            0.30         0.18
d[28] (out)                         0.08 r            0.30         0.22

1
cell_name:  add__inst/U243
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U244
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U245
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U246
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[13] (out)                         0.20 r            0.30         0.10
d[12] (out)                         0.19 f            0.30         0.11
d[11] (out)                         0.14 r            0.30         0.16

1
cell_name:  add__inst/U247
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[15] (out)                         0.09 f            0.30         0.21

1
cell_name:  add__inst/U248
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[19] (out)                         0.11 f            0.30         0.19
d[18] (out)                         0.09 r            0.30         0.21

1
cell_name:  add__inst/U249
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.20 r            0.30         0.10
d[32] (out)                         0.19 f            0.30         0.11
d[30] (out)                         0.18 f            0.30         0.12
d[29] (out)                         0.17 f            0.30         0.13
d[27] (out)                         0.15 f            0.30         0.15
d[28] (out)                         0.14 f            0.30         0.16
d[26] (out)                         0.12 f            0.30         0.18
d[25] (out)                         0.07 r            0.30         0.23

1
cell_name:  add__inst/U250
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.19 f            0.30         0.11
d[32] (out)                         0.17 r            0.30         0.13
d[30] (out)                         0.16 r            0.30         0.14
d[29] (out)                         0.15 r            0.30         0.15
d[28] (out)                         0.13 f            0.30         0.17

1
cell_name:  add__inst/U251
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U252
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U253
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[12] (out)                         0.09 f            0.30         0.21

1
cell_name:  add__inst/U254
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[19] (out)                         0.22 f            0.30         0.08

1
cell_name:  add__inst/U255
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.09 r            0.30         0.21

1
cell_name:  add__inst/U256
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U257
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U258
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[19] (out)                         0.22 f            0.30         0.08

1
cell_name:  add__inst/U260
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 f            0.30         0.08
d[22] (out)                         0.22 f            0.30         0.08
d[31] (out)                         0.22 r            0.30         0.08
d[19] (out)                         0.22 f            0.30         0.08
d[25] (out)                         0.22 f            0.30         0.08
d[28] (out)                         0.22 f            0.30         0.08
d[30] (out)                         0.22 f            0.30         0.08
d[27] (out)                         0.22 f            0.30         0.08
d[26] (out)                         0.22 f            0.30         0.08
d[29] (out)                         0.22 f            0.30         0.08
d[18] (out)                         0.21 r            0.30         0.09
d[21] (out)                         0.21 r            0.30         0.09
d[17] (out)                         0.21 r            0.30         0.09
d[20] (out)                         0.21 r            0.30         0.09
d[13] (out)                         0.20 f            0.30         0.10
d[12] (out)                         0.20 f            0.30         0.10
d[32] (out)                         0.19 r            0.30         0.11
d[24] (out)                         0.19 r            0.30         0.11
d[15] (out)                         0.19 f            0.30         0.11
d[14] (out)                         0.19 f            0.30         0.11
d[16] (out)                         0.18 f            0.30         0.12
d[11] (out)                         0.14 f            0.30         0.16
d[10] (out)                         0.12 f            0.30         0.18

1
cell_name:  add__inst/U261
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 r            0.30         0.08
d[25] (out)                         0.22 f            0.30         0.08
d[28] (out)                         0.22 f            0.30         0.08
d[30] (out)                         0.22 f            0.30         0.08
d[27] (out)                         0.22 f            0.30         0.08
d[26] (out)                         0.22 f            0.30         0.08
d[29] (out)                         0.22 f            0.30         0.08
d[32] (out)                         0.20 f            0.30         0.10
d[24] (out)                         0.19 r            0.30         0.11
d[22] (out)                         0.09 r            0.30         0.21
d[23] (out)                         0.08 f            0.30         0.22

1
cell_name:  add__inst/U262
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 f            0.30         0.08
d[25] (out)                         0.22 f            0.30         0.08
d[28] (out)                         0.22 f            0.30         0.08
d[30] (out)                         0.22 f            0.30         0.08
d[27] (out)                         0.22 f            0.30         0.08
d[26] (out)                         0.22 f            0.30         0.08
d[29] (out)                         0.22 f            0.30         0.08
d[32] (out)                         0.20 r            0.30         0.10
d[24] (out)                         0.20 f            0.30         0.10
d[22] (out)                         0.19 f            0.30         0.11
d[23] (out)                         0.19 r            0.30         0.11

1
cell_name:  add__inst/U263
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 f            0.30         0.08
d[25] (out)                         0.22 f            0.30         0.08
d[28] (out)                         0.22 f            0.30         0.08
d[30] (out)                         0.22 f            0.30         0.08
d[27] (out)                         0.22 f            0.30         0.08
d[26] (out)                         0.22 f            0.30         0.08
d[29] (out)                         0.22 f            0.30         0.08
d[32] (out)                         0.20 r            0.30         0.10
d[24] (out)                         0.20 f            0.30         0.10

1
cell_name:  add__inst/U264
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 f            0.30         0.08
d[25] (out)                         0.22 f            0.30         0.08
d[28] (out)                         0.22 f            0.30         0.08
d[30] (out)                         0.22 f            0.30         0.08
d[27] (out)                         0.22 f            0.30         0.08
d[26] (out)                         0.22 f            0.30         0.08
d[29] (out)                         0.22 f            0.30         0.08
d[32] (out)                         0.20 r            0.30         0.10
d[24] (out)                         0.20 r            0.30         0.10

1
cell_name:  add__inst/U265
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 f            0.30         0.08
d[25] (out)                         0.22 f            0.30         0.08
d[28] (out)                         0.22 f            0.30         0.08
d[30] (out)                         0.22 f            0.30         0.08
d[27] (out)                         0.22 f            0.30         0.08
d[26] (out)                         0.22 f            0.30         0.08
d[29] (out)                         0.22 f            0.30         0.08
d[32] (out)                         0.20 r            0.30         0.10
d[24] (out)                         0.20 r            0.30         0.10

1
cell_name:  add__inst/U266
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[27] (out)                         0.22 f            0.30         0.08

1
cell_name:  add__inst/U267
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 f            0.30         0.08
d[22] (out)                         0.22 f            0.30         0.08
d[19] (out)                         0.22 f            0.30         0.08
d[18] (out)                         0.21 r            0.30         0.09
d[21] (out)                         0.21 r            0.30         0.09
d[17] (out)                         0.21 r            0.30         0.09
d[20] (out)                         0.21 r            0.30         0.09
d[16] (out)                         0.18 f            0.30         0.12

1
cell_name:  add__inst/U268
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 f            0.30         0.08
d[22] (out)                         0.19 f            0.30         0.11

1
cell_name:  add__inst/U269
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 f            0.30         0.08

1
cell_name:  add__inst/U270
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[10] (out)                         0.12 f            0.30         0.18

1
cell_name:  add__inst/U271
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[9] (out)                          0.08 f            0.30         0.22

1
cell_name:  add__inst/U272
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[13] (out)                         0.20 f            0.30         0.10

1
cell_name:  add__inst/U273
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U274
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U275
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U276
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[11] (out)                         0.14 f            0.30         0.16

1
cell_name:  add__inst/U277
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[16] (out)                         0.18 f            0.30         0.12

1
cell_name:  add__inst/U278
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[24] (out)                         0.20 r            0.30         0.10

1
cell_name:  add__inst/U279
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[20] (out)                         0.21 r            0.30         0.09

1
cell_name:  add__inst/U280
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.22 f            0.30         0.08

1
cell_name:  add__inst/U281
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[22] (out)                         0.22 f            0.30         0.08

1
cell_name:  add__inst/U282
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[32] (out)                         0.20 r            0.30         0.10

1
cell_name:  add__inst/U283
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[30] (out)                         0.22 f            0.30         0.08

1
cell_name:  add__inst/U284
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[26] (out)                         0.22 f            0.30         0.08

1
cell_name:  add__inst/U285
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[29] (out)                         0.22 f            0.30         0.08

1
cell_name:  add__inst/U286
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[25] (out)                         0.22 f            0.30         0.08

1
cell_name:  add__inst/U287
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[28] (out)                         0.22 f            0.30         0.08

1
cell_name:  add__inst/U288
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U289
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[8] (out)                          0.08 f            0.30         0.22

1
cell_name:  add__inst/U290
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[15] (out)                         0.19 f            0.30         0.11
d[14] (out)                         0.19 f            0.30         0.11

1
cell_name:  add__inst/U291
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[15] (out)                         0.19 f            0.30         0.11

1
cell_name:  add__inst/U292
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 f            0.30         0.08

1
cell_name:  add__inst/U293
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 f            0.30         0.08

1
cell_name:  add__inst/U294
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U295
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U296
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[12] (out)                         0.20 f            0.30         0.10

1
cell_name:  add__inst/U297
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[14] (out)                         0.19 f            0.30         0.11

1
cell_name:  add__inst/U298
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[17] (out)                         0.21 r            0.30         0.09

1
cell_name:  add__inst/U299
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[18] (out)                         0.21 r            0.30         0.09

1
cell_name:  add__inst/U300
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[21] (out)                         0.21 r            0.30         0.09

1
cell_name:  add__inst/U11
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 r            0.30         0.08
d[31] (out)                         0.21 f            0.30         0.09
d[22] (out)                         0.21 r            0.30         0.09
d[19] (out)                         0.21 r            0.30         0.09
d[28] (out)                         0.21 r            0.30         0.09
d[30] (out)                         0.21 r            0.30         0.09
d[25] (out)                         0.21 r            0.30         0.09
d[26] (out)                         0.21 r            0.30         0.09
d[29] (out)                         0.21 r            0.30         0.09
d[27] (out)                         0.21 r            0.30         0.09
d[18] (out)                         0.20 f            0.30         0.10
d[21] (out)                         0.20 f            0.30         0.10
d[17] (out)                         0.20 f            0.30         0.10
d[20] (out)                         0.20 f            0.30         0.10
d[13] (out)                         0.19 f            0.30         0.11
d[12] (out)                         0.19 f            0.30         0.11
d[32] (out)                         0.19 r            0.30         0.11
d[24] (out)                         0.19 f            0.30         0.11
d[15] (out)                         0.18 f            0.30         0.12
d[14] (out)                         0.18 f            0.30         0.12
d[16] (out)                         0.18 r            0.30         0.12
d[11] (out)                         0.14 f            0.30         0.16
d[10] (out)                         0.11 r            0.30         0.19

1
cell_name:  add__inst/U13
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U14
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U18
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U19
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst/U241
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[23] (out)                         0.22 f            0.30         0.08
d[22] (out)                         0.22 f            0.30         0.08
d[31] (out)                         0.22 r            0.30         0.08
d[19] (out)                         0.22 f            0.30         0.08
d[25] (out)                         0.22 f            0.30         0.08
d[28] (out)                         0.22 f            0.30         0.08
d[30] (out)                         0.22 f            0.30         0.08
d[27] (out)                         0.22 f            0.30         0.08
d[26] (out)                         0.22 f            0.30         0.08
d[29] (out)                         0.22 f            0.30         0.08
d[18] (out)                         0.21 r            0.30         0.09
d[21] (out)                         0.21 r            0.30         0.09
d[17] (out)                         0.21 r            0.30         0.09
d[20] (out)                         0.21 r            0.30         0.09
d[13] (out)                         0.20 f            0.30         0.10
d[12] (out)                         0.20 f            0.30         0.10
d[32] (out)                         0.19 r            0.30         0.11
d[24] (out)                         0.19 r            0.30         0.11
d[15] (out)                         0.19 f            0.30         0.11
d[14] (out)                         0.19 f            0.30         0.11
d[16] (out)                         0.18 f            0.30         0.12
d[11] (out)                         0.14 f            0.30         0.16
d[10] (out)                         0.12 f            0.30         0.18

1
cell_name:  U2
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  add__inst
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
d[31] (out)                         0.22 f            0.30         0.08
d[25] (out)                         0.22 f            0.30         0.08
d[28] (out)                         0.22 f            0.30         0.08
d[23] (out)                         0.22 f            0.30         0.08
d[30] (out)                         0.22 f            0.30         0.08
d[27] (out)                         0.22 f            0.30         0.08
d[26] (out)                         0.22 f            0.30         0.08
d[29] (out)                         0.22 f            0.30         0.08
d[22] (out)                         0.22 f            0.30         0.08
d[19] (out)                         0.22 f            0.30         0.08
d[18] (out)                         0.21 r            0.30         0.09
d[21] (out)                         0.21 r            0.30         0.09
d[17] (out)                         0.21 r            0.30         0.09
d[20] (out)                         0.21 r            0.30         0.09
d[32] (out)                         0.20 r            0.30         0.10
d[24] (out)                         0.20 r            0.30         0.10
d[13] (out)                         0.20 f            0.30         0.10
d[12] (out)                         0.20 f            0.30         0.10
d[15] (out)                         0.19 f            0.30         0.11
d[14] (out)                         0.19 f            0.30         0.11
d[16] (out)                         0.18 f            0.30         0.12
d[11] (out)                         0.14 f            0.30         0.16
d[10] (out)                         0.12 f            0.30         0.18
d[9] (out)                          0.08 f            0.30         0.22
d[8] (out)                          0.08 f            0.30         0.22

1
cell_name:  U1
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Thu Aug 10 18:27:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
