# hardhik_riscv

## Labs for combinational circuits

### Inverter

![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/9aca40b3-54af-4428-ab89-588d1993bdd1)

### Adder

![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/513179a8-9f8e-45c0-895e-7dcda67170ea)

### mux

![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/52c954b2-e19b-4d73-a601-382ab78427d8)

## Labs for sequential circuits

![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/c5d261a2-ed9a-48d0-96a5-a53b4b3a008e)


#### Fibonacci  Series 

![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/0afe3a21-63c9-430f-af99-975a1749d704)

## Labs for Pipelined 

### Pythogorous theorm

![image](https://github.com/benedict04/hardhik_riscv/assets/109859485/3d3a4ba2-353b-437b-b3b9-5885177c04b9)

