#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri May 21 02:20:30 2021
# Process ID: 2928
# Current directory: C:/Users/Jarvis/Documents/Xilinx/FromArash/FromArash.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/Users/Jarvis/Documents/Xilinx/FromArash/FromArash.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Users/Jarvis/Documents/Xilinx/FromArash/FromArash.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Command: open_checkpoint C:/Users/Jarvis/Documents/Xilinx/FromArash/FromArash.runs/impl_1/design_1_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1011.773 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.676 . Memory (MB): peak = 1011.773 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3874 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_100MHz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_10MHz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.668 . Memory (MB): peak = 1315.242 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.768 . Memory (MB): peak = 1315.242 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1315.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 155 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 155 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.1 (64-bit) build 2902540
WARNING: [Constraints 18-5685] Child pblock HeaterAXI is specified before parent pblock HCI, which causes the contents of the child to be reassigned to parent. If this is not intended, please read the parent pblock constraints first followed by its children pblock constraints. If using link_design flow, please use the PROCESSING_ORDER property for XDC files to make sure parent pblocks are processed before children pblocks. Refer UG912 to know more about PROCESSING_ORDER property of XDC files.
open_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1315.242 ; gain = 303.469
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jarvis/Documents/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Jarvis/Documents/Xilinx/ip_repo/parvez_ro_during'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Jarvis/Documents/Xilinx/ip_repo/parvez_ro_prepost'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Jarvis/Documents/Xilinx/ip_repo/ip_repo'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jarvis/Documents/Xilinx/FromArash'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/Jarvis/Documents/Xilinx/FromArash' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/Jarvis/Documents/Xilinx/FromArash/FromArash.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/FPGAtool/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:Frequency_counter_AXI4:1.1'. The one found in IP location 'c:/Users/Jarvis/Documents/Xilinx/ip_repo/Frequency_counter_AXI4_1.0' will take precedence over the same IP in location c:/Users/Jarvis/Documents/Xilinx/FromArash/ring_oscillator_zynq/ip_repo/Frequency_counter_AXI4_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:AXI_RO:1.0'. The one found in IP location 'c:/Users/Jarvis/Documents/Xilinx/FromArash/ring_oscillator_zynq/ip_repo/AXI_counter_1.0' will take precedence over the same IP in location c:/Users/Jarvis/Documents/Xilinx/ip_repo/ip_repo/AXI_RO_1.0
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 1315.242 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1325.898 ; gain = 10.656

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1605dabe5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1414.840 ; gain = 88.941

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 20 inverter(s) to 20 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15811d841

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1617.398 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 173 cells and removed 334 cells
INFO: [Opt 31-1021] In phase Retarget, 8238 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
Phase 2 Constant propagation | Checksum: 18b91ba9a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1617.398 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 25 cells
INFO: [Opt 31-1021] In phase Constant propagation, 8573 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: f0ec78b3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1617.398 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 269 cells
INFO: [Opt 31-1021] In phase Sweep, 16334 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f0ec78b3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1617.398 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 195 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: f0ec78b3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1617.398 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f0ec78b3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1617.398 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 8238 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             173  |             334  |                                           8238  |
|  Constant propagation         |               4  |              25  |                                           8573  |
|  Sweep                        |               0  |             269  |                                          16334  |
|  BUFG optimization            |               0  |               0  |                                            195  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                           8238  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 1617.398 ; gain = 0.000
Ending Logic Optimization Task | Checksum: dd22debe

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1617.398 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: dd22debe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 1617.398 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: dd22debe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1617.398 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1617.398 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: dd22debe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1617.398 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1617.398 ; gain = 302.156
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1617.398 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jarvis/Documents/Xilinx/FromArash/FromArash.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1617.398 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Jarvis/Documents/Xilinx/FromArash/FromArash.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: read_checkpoint -auto_incremental -incremental C:/Users/Jarvis/Documents/Xilinx/FromArash/FromArash.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp
INFO: [Vivado 12-9147] Incremental flow is being run with directive 'RuntimeOptimized'. This will override place_design, post-place phys_opt_design and route_design directives being called in high reuse mode.

Starting Incremental read checkpoint Task

Phase 1 Process Reference Checkpoint Netlist
INFO: [Netlist 29-17] Analyzing 1724 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1635.492 ; gain = 0.000
WARNING: [Project 1-1170] Cell Matching (24.29 %) & Net Matching (25.68 %) is less than the threshold values (94.00 %, 90.00 % respectively) needed to run Incremental flow.
INFO: [Project 1-1172] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Impl.RejectBehavior Terminate}

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1635.492 ; gain = 0.000
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[0].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[10].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[11].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[12].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[13].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[14].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[15].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[16].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[17].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[18].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[19].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[1].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[20].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[21].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[22].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[23].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[24].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[25].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[26].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[27].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[28].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[29].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[2].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[30].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[31].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[32].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[33].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[34].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[35].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[3].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[4].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[5].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[6].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[7].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[8].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[9].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[0].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[10].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[11].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[12].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[13].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[14].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[15].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[16].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[17].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[18].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[19].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[1].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[20].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[21].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[22].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[23].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[24].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[25].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[26].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[27].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[28].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[29].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[2].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[30].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[31].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[32].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[33].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[34].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[35].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[3].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[4].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[5].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[6].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[7].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[8].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[9].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[0].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[10].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[11].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[12].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[13].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[14].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[15].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[16].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[17].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[18].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[19].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[1].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[20].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[21].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[22].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[23].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[24].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[25].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[26].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[27].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[28].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[29].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[2].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[30].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[31].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[32].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[33].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[34].SHE/LUT6_inst.
INFO: [Common 17-14] Message 'DRC LUTLP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2493 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1654.902 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9623cd8b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 1654.902 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1654.902 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[27] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[239] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[230] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[226] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[251] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[327] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[331] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[329] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288] {FDRE}
	design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[289] {FDRE}
	design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[290] {FDRE}
	design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[295] {FDRE}
	design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_2/inst/RO[9].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288] {FDRE}
	design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[289] {FDRE}
	design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[290] {FDRE}
	design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[295] {FDRE}
	design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[27] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[327] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[331] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[329] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[354] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[359] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[361] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[362] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[354] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[359] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[361] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[362] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[450] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[454] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_3/inst/RO[12].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[395] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[405] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[409] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[410] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_3/inst/RO[14].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[450] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[454] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_3/inst/RO[15].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[15].freq_count_reg[482] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[15].freq_count_reg[483] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[15].freq_count_reg[486] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_3/inst/RO[13].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[433] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[438] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[435] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_3/inst/RO[15].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[15].freq_count_reg[482] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[15].freq_count_reg[483] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[15].freq_count_reg[486] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_3/inst/RO[12].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[395] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[405] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[409] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[410] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_3/inst/RO[13].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[433] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[438] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[13].freq_count_reg[435] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_3/inst/RO[16].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[519] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[525] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[526] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[527] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[528] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[618] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[611] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[609] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[610] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[618] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[611] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[609] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[610] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_3/inst/RO[16].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[519] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[525] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[526] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[527] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[528] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[50] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[53] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_3/inst/RO[17].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[546] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[547] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[563] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[561] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[577] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[579] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[581] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[50] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[53] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_3/inst/RO[17].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[546] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[547] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[563] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[561] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[577] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[579] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[581] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_3/inst/RO[3].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[102] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[103] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[129] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[135] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[138] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_3/inst/RO[2].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[86] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[90] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[94] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[129] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[135] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[138] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_3/inst/RO[5].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[175] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[177] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[181] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[165] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_3/inst/RO[2].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[86] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[90] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[94] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_3/inst/RO[3].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[102] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[103] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_3/inst/RO[6].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[203] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[202] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[213] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[215] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_3/inst/RO[5].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[173] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[175] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[177] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[181] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[165] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_3/inst/RO[9].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[290] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[297] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[298] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_3/inst/RO[9].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[290] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[297] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[298] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[237] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[239] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[234] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_3/inst/RO[7].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[237] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[239] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[7].freq_count_reg[234] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[259] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[261] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[265] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_3/inst/RO[6].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[203] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[202] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[213] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[6].freq_count_reg[215] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[259] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[261] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264] {FDRE}
	design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[265] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[389] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[390] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[391] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[388] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_4/inst/RO[10].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[339] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[340] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[341] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[343] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_4/inst/RO[11].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[383] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[357] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[354] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_4/inst/RO[10].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[339] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[340] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[341] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[343] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_4/inst/RO[11].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[383] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[357] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[354] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[389] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[390] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[391] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[388] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_4/inst/RO[14].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[449] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[459] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[462] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_4/inst/RO[17].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[547] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[551] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[555] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[549] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_4/inst/RO[16].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[16].freq_count_reg[514] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[16].freq_count_reg[518] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[16].freq_count_reg[519] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[16].freq_count_reg[513] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[16].freq_count_reg[516] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_4/inst/RO[17].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[547] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[551] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[555] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[17].freq_count_reg[549] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_4/inst/RO[16].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[16].freq_count_reg[514] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[16].freq_count_reg[518] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[16].freq_count_reg[519] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[16].freq_count_reg[513] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[16].freq_count_reg[516] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[504] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[511] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[429] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[429] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_4/inst/RO[14].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[460] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[449] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[459] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[14].freq_count_reg[462] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[504] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[511] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[586] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[590] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[583] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[587] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[625] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[626] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[630] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[633] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[586] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[590] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[583] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[587] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[625] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[626] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[630] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[633] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_4/inst/RO[3].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[117] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[119] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[114] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_4/inst/RO[5].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[174] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[175] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[170] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[169] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[250] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[253] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[226] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[238] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[250] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[253] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[226] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[238] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[143] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[156] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[147] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[157] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[138] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_4/inst/RO[6].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[198] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[213] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[215] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[216] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[206] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_4/inst/RO[4].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[143] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[156] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[147] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[157] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[138] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_4/inst/RO[5].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[174] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[175] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[170] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[169] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_4/inst/RO[6].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[198] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[213] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[215] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[216] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[206] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_4/inst/RO[3].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[117] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[119] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[114] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[10].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[346] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[328] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[331] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[337] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[10].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[346] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[328] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[331] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[337] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[0].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[27] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[29] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_4/inst/RO[8].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[257] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[258] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[259] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[260] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_4/inst/RO[9].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[294] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[295] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[290] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_4/inst/RO[8].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[257] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[258] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[259] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[8].freq_count_reg[260] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[0].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[27] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[29] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_4/inst/RO[9].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[294] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[295] {FDRE}
	design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[290] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[450] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[478] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[11].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[357] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[354] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[450] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[478] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[464] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[13].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[431] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[423] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[427] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[435] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[15].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[482] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[510] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[501] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[15].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[482] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[510] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[501] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[11].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[357] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[354] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[13].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[431] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[423] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[427] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[435] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[12].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[389] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[395] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[386] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[394] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[12].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[389] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[395] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[386] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[394] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[622] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[623] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[609] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[618] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[16].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[512] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[513] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[520] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[518] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[516] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[18].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[601] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[577] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580] {FDRE}
INFO: [Common 17-14] Message 'Place 30-568' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
PBlocks: Freq_Counters & HCI
overlap for the following site types:
    SLICE
    DSP48
    RAMB18
    RAMB36
Site Ranges for PBlock: Freq_Counters
RAMB36_X2Y0:RAMB36_X5Y20
RAMB18_X2Y0:RAMB18_X5Y41
DSP48_X2Y0:DSP48_X4Y41
SLICE_X80Y0:SLICE_X113Y105
SLICE_X68Y0:SLICE_X79Y49
SLICE_X26Y0:SLICE_X67Y105
Site Ranges for PBlock: HCI
RAMB36_X2Y20:RAMB36_X5Y25
RAMB18_X2Y40:RAMB18_X5Y51
DSP48_X2Y40:DSP48_X4Y51
SLICE_X80Y100:SLICE_X113Y129
SLICE_X26Y100:SLICE_X67Y129


PBlocks: HCI & pblock_2
overlap for the following site types:
    SLICE
    RAMB18
    RAMB36
Site Ranges for PBlock: HCI
RAMB36_X2Y20:RAMB36_X5Y25
RAMB18_X2Y40:RAMB18_X5Y51
DSP48_X2Y40:DSP48_X4Y51
SLICE_X80Y100:SLICE_X113Y129
SLICE_X26Y100:SLICE_X67Y129
Site Ranges for PBlock: pblock_2
RAMB36_X3Y23:RAMB36_X3Y28
RAMB18_X3Y46:RAMB18_X3Y57
SLICE_X38Y113:SLICE_X67Y148


Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cad4d1fb

Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1654.902 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13c7b9e5b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 1732.387 ; gain = 77.484

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13c7b9e5b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 1732.387 ; gain = 77.484
Phase 1 Placer Initialization | Checksum: 13c7b9e5b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 1732.387 ; gain = 77.484

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f346bc85

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1732.387 ; gain = 77.484

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 8268 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 4103 nets or cells. Created 0 new cell, deleted 4103 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1864.910 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           4103  |                  4103  |           0  |           1  |  00:00:07  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |           4103  |                  4103  |           0  |           3  |  00:00:08  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 170437fcb

Time (s): cpu = 00:01:10 ; elapsed = 00:00:56 . Memory (MB): peak = 1864.910 ; gain = 210.008
Phase 2.2 Global Placement Core | Checksum: a47447f6

Time (s): cpu = 00:01:11 ; elapsed = 00:00:57 . Memory (MB): peak = 1864.910 ; gain = 210.008
Phase 2 Global Placement | Checksum: a47447f6

Time (s): cpu = 00:01:11 ; elapsed = 00:00:57 . Memory (MB): peak = 1864.910 ; gain = 210.008

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13b7ec417

Time (s): cpu = 00:01:13 ; elapsed = 00:00:58 . Memory (MB): peak = 1864.910 ; gain = 210.008

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f327403f

Time (s): cpu = 00:01:17 ; elapsed = 00:01:01 . Memory (MB): peak = 1864.910 ; gain = 210.008

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13a4b4b28

Time (s): cpu = 00:01:17 ; elapsed = 00:01:01 . Memory (MB): peak = 1864.910 ; gain = 210.008

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: fc0def1a

Time (s): cpu = 00:01:17 ; elapsed = 00:01:01 . Memory (MB): peak = 1864.910 ; gain = 210.008

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 161ccb281

Time (s): cpu = 00:01:27 ; elapsed = 00:01:10 . Memory (MB): peak = 1864.910 ; gain = 210.008

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 18e9e2c5c

Time (s): cpu = 00:01:29 ; elapsed = 00:01:12 . Memory (MB): peak = 1864.910 ; gain = 210.008

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 17caec59b

Time (s): cpu = 00:01:29 ; elapsed = 00:01:13 . Memory (MB): peak = 1864.910 ; gain = 210.008
Phase 3 Detail Placement | Checksum: 17caec59b

Time (s): cpu = 00:01:29 ; elapsed = 00:01:13 . Memory (MB): peak = 1864.910 ; gain = 210.008

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1cb1c00f0

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.321 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 126a67045

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.792 . Memory (MB): peak = 1931.836 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 192301c48

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1931.836 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1cb1c00f0

Time (s): cpu = 00:01:41 ; elapsed = 00:01:21 . Memory (MB): peak = 1931.836 ; gain = 276.934
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.601. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a4fb4f4a

Time (s): cpu = 00:01:43 ; elapsed = 00:01:23 . Memory (MB): peak = 1931.836 ; gain = 276.934
Phase 4.1 Post Commit Optimization | Checksum: 1a4fb4f4a

Time (s): cpu = 00:01:43 ; elapsed = 00:01:24 . Memory (MB): peak = 1931.836 ; gain = 276.934

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a4fb4f4a

Time (s): cpu = 00:01:44 ; elapsed = 00:01:24 . Memory (MB): peak = 1931.836 ; gain = 276.934

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a4fb4f4a

Time (s): cpu = 00:01:44 ; elapsed = 00:01:24 . Memory (MB): peak = 1931.836 ; gain = 276.934

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1931.836 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 19b150d25

Time (s): cpu = 00:01:44 ; elapsed = 00:01:24 . Memory (MB): peak = 1931.836 ; gain = 276.934
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19b150d25

Time (s): cpu = 00:01:45 ; elapsed = 00:01:25 . Memory (MB): peak = 1931.836 ; gain = 276.934
Ending Placer Task | Checksum: 107b472f9

Time (s): cpu = 00:01:45 ; elapsed = 00:01:25 . Memory (MB): peak = 1931.836 ; gain = 276.934
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 211 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:52 ; elapsed = 00:01:29 . Memory (MB): peak = 1931.836 ; gain = 296.344
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 1931.836 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jarvis/Documents/Xilinx/FromArash/FromArash.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1931.836 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1931.836 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1931.836 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 211 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 1954.660 ; gain = 18.371
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jarvis/Documents/Xilinx/FromArash/FromArash.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1954.660 ; gain = 18.371
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[0].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[10].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[11].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[12].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[13].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[14].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[15].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[16].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[17].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[18].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[19].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[1].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[20].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[21].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[22].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[23].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[24].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[25].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[26].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[27].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[28].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[29].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[2].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[30].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[31].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[32].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[33].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[34].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[35].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[3].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[4].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[5].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[6].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[7].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[8].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[0].SHE[9].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[0].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[10].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[11].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[12].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[13].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[14].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[15].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[16].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[17].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[18].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[19].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[1].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[20].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[21].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[22].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[23].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[24].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[25].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[26].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[27].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[28].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[29].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[2].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[30].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[31].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[32].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[33].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[34].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[35].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[3].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[4].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[5].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[6].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[7].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[8].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[10].SHE[9].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[0].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[10].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[11].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[12].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[13].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[14].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[15].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[16].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[17].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[18].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[19].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[1].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[20].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[21].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[22].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[23].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[24].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[25].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[26].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[27].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[28].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[29].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[2].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[30].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[31].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[32].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[33].SHE/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/heater/inst/SHE_block[11].SHE[34].SHE/LUT6_inst.
INFO: [Common 17-14] Message 'DRC LUTLP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2493 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: b1de4be7 ConstDB: 0 ShapeSum: 55d62712 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d9fde647

Time (s): cpu = 00:01:13 ; elapsed = 00:00:40 . Memory (MB): peak = 2035.367 ; gain = 73.184
Post Restoration Checksum: NetGraph: 23fc8567 NumContArr: b60160e0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d9fde647

Time (s): cpu = 00:01:14 ; elapsed = 00:00:41 . Memory (MB): peak = 2035.367 ; gain = 73.184

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d9fde647

Time (s): cpu = 00:01:14 ; elapsed = 00:00:41 . Memory (MB): peak = 2039.500 ; gain = 77.316

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d9fde647

Time (s): cpu = 00:01:14 ; elapsed = 00:00:41 . Memory (MB): peak = 2039.500 ; gain = 77.316

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a7d06418

Time (s): cpu = 00:01:30 ; elapsed = 00:00:53 . Memory (MB): peak = 2065.855 ; gain = 103.672
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.749  | TNS=0.000  | WHS=-4.491 | THS=-7077.492|

Phase 2 Router Initialization | Checksum: 11a5484f0

Time (s): cpu = 00:01:35 ; elapsed = 00:00:56 . Memory (MB): peak = 2065.855 ; gain = 103.672

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.80475 %
  Global Horizontal Routing Utilization  = 1.03212 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 33082
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 32843
  Number of Partially Routed Nets     = 239
  Number of Node Overlaps             = 1297


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 162bad630

Time (s): cpu = 00:01:41 ; elapsed = 00:01:00 . Memory (MB): peak = 2072.883 ; gain = 110.699
INFO: [Route 35-580] Design has 284 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |clk70_200MHz_design_1_clk_wiz_0_2 |                        design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[481]/R|
|               clk_fpga_0 |clk70_200MHz_design_1_clk_wiz_0_2 |                        design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[482]/R|
|               clk_fpga_0 |clk70_200MHz_design_1_clk_wiz_0_2 |                        design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[483]/R|
|               clk_fpga_0 |clk70_200MHz_design_1_clk_wiz_0_2 |                        design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480]/R|
|               clk_fpga_0 |clk70_200MHz_design_1_clk_wiz_0_2 |                        design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490]/R|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2020
 Number of Nodes with overlaps = 414
 Number of Nodes with overlaps = 280
 Number of Nodes with overlaps = 180
 Number of Nodes with overlaps = 112
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.350  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2b612cba2

Time (s): cpu = 00:03:06 ; elapsed = 00:01:55 . Memory (MB): peak = 2075.949 ; gain = 113.766

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.350  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1a5bffa28

Time (s): cpu = 00:03:07 ; elapsed = 00:01:56 . Memory (MB): peak = 2075.949 ; gain = 113.766
Phase 4 Rip-up And Reroute | Checksum: 1a5bffa28

Time (s): cpu = 00:03:07 ; elapsed = 00:01:56 . Memory (MB): peak = 2075.949 ; gain = 113.766

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2079a62d3

Time (s): cpu = 00:03:09 ; elapsed = 00:01:57 . Memory (MB): peak = 2075.949 ; gain = 113.766
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.364  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 2079a62d3

Time (s): cpu = 00:03:09 ; elapsed = 00:01:57 . Memory (MB): peak = 2075.949 ; gain = 113.766

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2079a62d3

Time (s): cpu = 00:03:09 ; elapsed = 00:01:57 . Memory (MB): peak = 2075.949 ; gain = 113.766
Phase 5 Delay and Skew Optimization | Checksum: 2079a62d3

Time (s): cpu = 00:03:09 ; elapsed = 00:01:57 . Memory (MB): peak = 2075.949 ; gain = 113.766

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19a033b59

Time (s): cpu = 00:03:11 ; elapsed = 00:01:59 . Memory (MB): peak = 2075.949 ; gain = 113.766
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.364  | TNS=0.000  | WHS=-7.686 | THS=-2897.827|

Phase 6.1 Hold Fix Iter | Checksum: 18c497d01

Time (s): cpu = 00:03:24 ; elapsed = 00:02:10 . Memory (MB): peak = 2080.594 ; gain = 118.410
Phase 6 Post Hold Fix | Checksum: 1d5c0b599

Time (s): cpu = 00:03:25 ; elapsed = 00:02:10 . Memory (MB): peak = 2080.594 ; gain = 118.410

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 10.0353 %
  Global Horizontal Routing Utilization  = 8.32421 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1326f181f

Time (s): cpu = 00:03:25 ; elapsed = 00:02:10 . Memory (MB): peak = 2080.594 ; gain = 118.410

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1326f181f

Time (s): cpu = 00:03:25 ; elapsed = 00:02:11 . Memory (MB): peak = 2080.594 ; gain = 118.410

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d6c60816

Time (s): cpu = 00:03:28 ; elapsed = 00:02:15 . Memory (MB): peak = 2080.594 ; gain = 118.410

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 27c1d50b4

Time (s): cpu = 00:03:31 ; elapsed = 00:02:16 . Memory (MB): peak = 2080.594 ; gain = 118.410
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.233 | TNS=-691.682| WHS=0.050  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 27c1d50b4

Time (s): cpu = 00:03:31 ; elapsed = 00:02:17 . Memory (MB): peak = 2080.594 ; gain = 118.410
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:31 ; elapsed = 00:02:17 . Memory (MB): peak = 2080.594 ; gain = 118.410

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 312 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:37 ; elapsed = 00:02:20 . Memory (MB): peak = 2080.594 ; gain = 125.934
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2080.594 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jarvis/Documents/Xilinx/FromArash/FromArash.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2080.594 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Jarvis/Documents/Xilinx/FromArash/FromArash.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2083.816 ; gain = 3.223
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Jarvis/Documents/Xilinx/FromArash/FromArash.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2144.840 ; gain = 61.023
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
116 Infos, 312 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2161.938 ; gain = 17.098
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-273] Loop limit of 100 reached; Use -loop_limit switch to increase the number of loops reported
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri May 21 02:27:11 2021...
