<HTML>
<HEAD><TITLE>Lattice TCL Log</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="pn230910142629"></A><B><U><big>pn230910142629</big></U></B>
#Start recording tcl command: 9/1/2023 11:59:47
#Project Location: C:/Users/Duncan/git/ForthCPU; Project name: ForthCPU
prj_project open "C:/Users/Duncan/git/ForthCPU/ForthCPU.ldf"
prj_src add "C:/Users/Duncan/git/ForthCPU/xx.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/xx.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/file1.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/file2.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/asasas.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/toto.sch"
prj_src remove "C:/Users/Duncan/git/ForthCPU/file1.v" "C:/Users/Duncan/git/ForthCPU/file2.v" "C:/Users/Duncan/git/ForthCPU/asasas.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/impl1/source/alu.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources_testbench.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/forth_cpu.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/forth_cpu_testbench.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/instruction_decode.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/instruction_decoder_testbench.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/multiplier.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/register.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/register_file.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/register_file_testbench.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/register_testbench.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/registers.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/regs_testbench.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/scratch.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/testbench.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/register_file_testbench.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/instruction_decoder_testbench.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/scratch.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/forth_cpu_testbench.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/forth_cpu.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/instruction_decode.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/register_file.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/register_testbench.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/register.v"
prj_run Synthesis -impl impl1
prj_src remove "C:/Users/Duncan/git/ForthCPU/impl1/source/scratch.v"
prj_run Synthesis -impl impl1
prj_run Map -impl impl1 -task MapVerilogSimFile
prj_src remove "C:/Users/Duncan/git/ForthCPU/forth_cpu_testbench/forth_cpu_testbench.spf" "C:/Users/Duncan/git/ForthCPU/instdec/instdec.spf" "C:/Users/Duncan/git/ForthCPU/instruction_decoder_tests/instruction_decoder_tests.spf" "C:/Users/Duncan/git/ForthCPU/reg/reg.spf" "C:/Users/Duncan/git/ForthCPU/register_test/register_test.spf" "C:/Users/Duncan/git/ForthCPU/register_tests/register_tests.spf" "C:/Users/Duncan/git/ForthCPU/regitser_file/regitser_file.spf"
prj_src add "C:/Users/Duncan/git/ForthCPU/impl1/tests/data_sources_testbench.v" "C:/Users/Duncan/git/ForthCPU/impl1/tests/forth_cpu_testbench.v" "C:/Users/Duncan/git/ForthCPU/impl1/tests/instruction_decoder_testbench.v" "C:/Users/Duncan/git/ForthCPU/impl1/tests/register_file_testbench.v" "C:/Users/Duncan/git/ForthCPU/impl1/tests/register_testbench.v" "C:/Users/Duncan/git/ForthCPU/impl1/tests/regs_testbench.v" "C:/Users/Duncan/git/ForthCPU/impl1/tests/testbench.v"
prj_run Synthesis -impl impl1 -task Synplify_Synthesis
prj_src syn_sim -src "C:/Users/Duncan/git/ForthCPU/impl1/tests/data_sources_testbench.v" SimulateOnly
prj_src syn_sim -src "C:/Users/Duncan/git/ForthCPU/impl1/tests/forth_cpu_testbench.v" SimulateOnly
prj_src syn_sim -src "C:/Users/Duncan/git/ForthCPU/impl1/tests/instruction_decoder_testbench.v" SimulateOnly
prj_src syn_sim -src "C:/Users/Duncan/git/ForthCPU/impl1/tests/register_file_testbench.v" SimulateOnly
prj_src syn_sim -src "C:/Users/Duncan/git/ForthCPU/impl1/tests/register_testbench.v" SimulateOnly
prj_src syn_sim -src "C:/Users/Duncan/git/ForthCPU/impl1/tests/regs_testbench.v" SimulateOnly
prj_src syn_sim -src "C:/Users/Duncan/git/ForthCPU/impl1/tests/testbench.v" SimulateOnly
prj_src remove "C:/Users/Duncan/git/ForthCPU/impl1/source/register_testbench.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/impl1/source/register_file_testbench.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/impl1/source/instruction_decoder_testbench.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/impl1/source/forth_cpu_testbench.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources_testbench.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/impl1/source/testbench.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/impl1/source/regs_testbench.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/tests/alu_tests/alu_tests.spf"
prj_src remove "C:/Users/Duncan/git/ForthCPU/impl1/tests/testbench.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/impl1/tests/alu_tests.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/impl1/source/registers.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/impl1/tests/register_file_tests/register_file_tests.spf"
prj_src add "C:/Users/Duncan/git/ForthCPU/hmm.vhd"
prj_impl new "dataSourcesController" -dir "dataSourcesController" -strategy "Area" -synthesis "synplify"
prj_impl active "dataSourcesController"
prj_impl active "impl1"
prj_src remove "C:/Users/Duncan/git/ForthCPU/hmm.vhd"
prj_src exclude "C:/Users/Duncan/git/ForthCPU/impl1/source/alu.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/multiplier.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/forth_cpu.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/instruction_decode.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/register.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/register_file.v" "C:/Users/Duncan/git/ForthCPU/impl1/tests/data_sources_testbench.v" "C:/Users/Duncan/git/ForthCPU/impl1/tests/register_file_testbench.v" "C:/Users/Duncan/git/ForthCPU/impl1/tests/forth_cpu_testbench.v" "C:/Users/Duncan/git/ForthCPU/impl1/tests/instruction_decoder_testbench.v" "C:/Users/Duncan/git/ForthCPU/impl1/tests/register_testbench.v" "C:/Users/Duncan/git/ForthCPU/impl1/tests/regs_testbench.v" "C:/Users/Duncan/git/ForthCPU/impl1/tests/alu_tests.v"
prj_src enable "C:/Users/Duncan/git/ForthCPU/impl1/source/register.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/register_file.v" "C:/Users/Duncan/git/ForthCPU/impl1/tests/register_testbench.v" "C:/Users/Duncan/git/ForthCPU/impl1/tests/register_file_testbench.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/impl1/tests/register_file_tests/register_file_tests.spf"
prj_src add "C:/Users/Duncan/git/ForthCPU/impl1/tests/register_file_tests/register_file_tests.spf"
prj_src exclude "C:/Users/Duncan/git/ForthCPU/impl1/source/register.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/register_file.v" "C:/Users/Duncan/git/ForthCPU/impl1/tests/register_file_testbench.v" "C:/Users/Duncan/git/ForthCPU/impl1/tests/register_testbench.v"
prj_src enable "C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources.v"
prj_src enable "C:/Users/Duncan/git/ForthCPU/impl1/tests/data_sources_testbench.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/impl1/tests/data_sources_tests/data_sources_tests.spf"
prj_src add "C:/Users/Duncan/git/ForthCPU/data_sources_test/data_sources_test.spf"
prj_src add "C:/Users/Duncan/git/ForthCPU/data_sources_tests/data_sources_tests.spf"
prj_src add "C:/Users/Duncan/git/ForthCPU/constants.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/impl1/tests/data_sources_tests/data_sources_tests.spf"
prj_run Synthesis -impl impl1 -task Synplify_Synthesis
prj_run Synthesis -impl impl1 -task Synplify_Synthesis
prj_run Synthesis -impl impl1 -task Synplify_Synthesis
prj_run Translate -impl impl1
prj_src exclude "C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources.v" "C:/Users/Duncan/git/ForthCPU/impl1/tests/data_sources_testbench.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/example.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/example_tests.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/example_tests/example_tests.spf"
prj_run Synthesis -impl impl1 -task Synplify_Synthesis
prj_run Translate -impl impl1
prj_src exclude "C:/Users/Duncan/git/ForthCPU/example.v" "C:/Users/Duncan/git/ForthCPU/example_tests.v"
prj_src enable "C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources.v"
prj_run Synthesis -impl impl1 -task Synplify_Synthesis
prj_run Translate -impl impl1
prj_run Map -impl impl1 -task MapTrace
prj_run PAR -impl impl1
prj_src enable "C:/Users/Duncan/git/ForthCPU/impl1/source/register.v" "C:/Users/Duncan/git/ForthCPU/impl1/source/register_file.v"
prj_run Synthesis -impl impl1 -task Synplify_Synthesis
prj_run Synthesis -impl impl1 -task Synplify_Synthesis
prj_run Translate -impl impl1
prj_run Map -impl impl1 -task MapTrace
prj_run PAR -impl impl1 -task PARTrace
prj_src add "C:/Users/Duncan/git/ForthCPU/impl1/source/crossbar.v"
prj_impl new "impl2" -dir "impl2" -strategy "Area" -synthesis "synplify"
prj_impl active "impl2"
prj_src add "C:/Users/Duncan/git/ForthCPU/register_file.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/register_file.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/dpram.ipx"
prj_src add "C:/Users/Duncan/git/ForthCPU/dpram.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/register_file.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/register_file_tests.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/register_file_tests2/register_file_tests2.spf"
cmpl_libs -sim_path {C:/lscc/diamond/3.12/modeltech/win32loem} -device lcmxo3l -lan verilog
cmpl_libs -sim_path {C:/lscc/diamond/3.12/modeltech/win32loem} -device lcmxo3l -lang verilog
cmpl_libs -sim_path {C:/lscc/diamond/3.12/modeltech/win32loem} -device machxo3l -lang verilog
prj_src add "C:/Users/Duncan/git/ForthCPU/register_file_tests2/register_file_tests2.spf"
cmpl_libs -sim_path {C:/lscc/diamond/3.12/modeltech/win32loem} -device machxo3l -lang vhdl
prj_src add "C:/Users/Duncan/git/ForthCPU/rr/rr.spf"
prj_src add "C:/Users/Duncan/git/ForthCPU/rr/rr.spf"
prj_src add "C:/Users/Duncan/git/ForthCPU/rr/rr.spf"
prj_src add "C:/Users/Duncan/git/ForthCPU/rr/rr.spf"
prj_run Synthesis -impl impl2 -task Synplify_Synthesis
prj_run Translate -impl impl2
prj_run Map -impl impl2
prj_run Map -impl impl2
prj_impl active "dataSourcesController"
prj_src add "C:/Users/Duncan/git/ForthCPU/data_sources.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/constants.v"
prj_run Synthesis -impl dataSourcesController -task Synplify_Synthesis
prj_run Synthesis -impl dataSourcesController -task Synplify_Synthesis
prj_run Translate -impl dataSourcesController
prj_run Map -impl dataSourcesController -task MapTrace
prj_run PAR -impl dataSourcesController -task PARTrace
prj_src add "C:/Users/Duncan/git/ForthCPU/data_sources_testbench.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/data_sources_tests/data_sources_tests.spf"
prj_src add "C:/Users/Duncan/git/ForthCPU/data_sources_tests/data_sources_tests.spf"
prj_src syn_sim -src "C:/Users/Duncan/git/ForthCPU/data_sources_testbench.v" SimulateOnly
prj_src add "C:/Users/Duncan/git/ForthCPU/data_sources_tests/data_sources_tests.spf"
prj_src add "C:/Users/Duncan/git/ForthCPU/data_sources_tests/data_sources_tests.spf"
prj_src add "C:/Users/Duncan/git/ForthCPU/data_sources_tests/data_sources_tests.spf"
prj_impl active "impl2"
prj_impl new "registerFile" -dir "registerFile" -strategy "Area" -synthesis "synplify" -lpf "C:/Users/Duncan/git/ForthCPU/registerFile/source/ForthCPU.lpf"
file copy -force -- "C:/Users/Duncan/git/ForthCPU/dpram.ipx" "C:/Users/Duncan/git/ForthCPU/dpram.lpc" "C:/Users/Duncan/git/ForthCPU/dpram.v" "C:/Users/Duncan/git/ForthCPU/dpram_tmpl.v" "C:/Users/Duncan/git/ForthCPU/tb_dpram_tmpl.v" "C:/Users/Duncan/git/ForthCPU/registerFile/source"
file copy -force -- "C:/Users/Duncan/git/ForthCPU/dpram.v" "C:/Users/Duncan/git/ForthCPU/register_file.v" "C:/Users/Duncan/git/ForthCPU/register_file_tests.v" "C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf" "C:/Users/Duncan/git/ForthCPU/register_file_tests2/register_file_tests2.spf" "C:/Users/Duncan/git/ForthCPU/registerFile/source"
file copy -force -- "C:/Users/Duncan/git/ForthCPU/rr/rr.spf" "C:/Users/Duncan/git/ForthCPU/registerFile/source"
prj_src add -impl "registerFile" "C:/Users/Duncan/git/ForthCPU/registerFile/source/dpram.ipx" "C:/Users/Duncan/git/ForthCPU/registerFile/source/dpram.v" "C:/Users/Duncan/git/ForthCPU/registerFile/source/register_file.v" "C:/Users/Duncan/git/ForthCPU/registerFile/source/register_file_tests.v" "C:/Users/Duncan/git/ForthCPU/registerFile/source/register_file_tests2.spf"
prj_src add -impl "registerFile" "C:/Users/Duncan/git/ForthCPU/registerFile/source/rr.spf"
prj_impl active "registerFile"
prj_impl active "impl1"
prj_impl new "dataSourcesDecoder" -dir "dataSourcesDecoder" -strategy "Area" -synthesis "synplify"
prj_impl active "dataSourcesController"
prj_impl active "dataSourcesDecoder"
prj_src add "C:/Users/Duncan/git/ForthCPU/dataSourcesDecoder.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/constants.v"
prj_impl active "impl1"
prj_impl active "dataSourcesDecoder"
prj_impl active "dataSourcesController"
prj_impl active "dataSourcesDecoder"
prj_impl new "programCounter" -dir "programCounter" -strategy "Area" -synthesis "synplify"
prj_impl active "programCounter"
prj_src add "C:/Users/Duncan/git/ForthCPU/program_counter.vhd"
prj_src add "C:/Users/Duncan/git/ForthCPU/constants.vhd"
prj_src add "C:/Users/Duncan/git/ForthCPU/program_counter.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/program_counter.vhd" "C:/Users/Duncan/git/ForthCPU/constants.vhd"
prj_src add "C:/Users/Duncan/git/ForthCPU/constants.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/program_counter_testbench.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/program_counter_tests/program_counter_tests.spf"
prj_run Synthesis -impl programCounter
prj_run Translate -impl programCounter
prj_project save
prj_project close
#Stop recording: 9/10/2023 14:26:29



<A name="pn230915191410"></A><B><U><big>pn230915191410</big></U></B>
#Start recording tcl command: 9/12/2023 17:41:05
#Project Location: C:/Users/Duncan/git/ForthCPU; Project name: ForthCPU
prj_project open "C:/Users/Duncan/git/ForthCPU/ForthCPU.ldf"
prj_run Synthesis -impl programCounter
prj_run Translate -impl programCounter
prj_run Map -impl programCounter
prj_run PAR -impl programCounter
prj_run Export -impl programCounter
pgr_project save "C:/Users/Duncan/git/ForthCPU/programCounter/programCounter.xcf"
prj_src add -exclude "C:/Users/Duncan/git/ForthCPU/programCounter/programCounter.xcf"
prj_src enable "C:/Users/Duncan/git/ForthCPU/programCounter/programCounter.xcf"
pgr_program run
pgr_program run
prj_run Synthesis -impl programCounter
prj_run Translate -impl programCounter
prj_run Map -impl programCounter
prj_run PAR -impl programCounter
prj_run Export -impl programCounter
pgr_program run
prj_run Synthesis -impl programCounter
prj_run Translate -impl programCounter
prj_run Map -impl programCounter
prj_run PAR -impl programCounter
prj_run Export -impl programCounter
pgr_program run
prj_run Synthesis -impl programCounter
prj_run Synthesis -impl programCounter
prj_run Translate -impl programCounter
prj_run Map -impl programCounter
prj_run PAR -impl programCounter
prj_run Export -impl programCounter
pgr_program run
prj_run Synthesis -impl programCounter
prj_run Translate -impl programCounter
prj_run Map -impl programCounter
prj_run PAR -impl programCounter
prj_run Export -impl programCounter
pgr_program run
prj_src add "C:/Users/Duncan/git/ForthCPU/prescaler.v"
prj_run Synthesis -impl programCounter
prj_run Translate -impl programCounter
prj_run Map -impl programCounter
prj_run PAR -impl programCounter
prj_run Export -impl programCounter
pgr_program run
prj_run Synthesis -impl programCounter
prj_run Translate -impl programCounter
prj_run Map -impl programCounter
prj_run PAR -impl programCounter
prj_run Export -impl programCounter
pgr_program run
pgr_project save "C:/Users/Duncan/git/ForthCPU/programCounter/programCounter.xcf"
prj_impl active "impl2"
pgr_project close
prj_impl active "registerFile"
prj_impl active "impl2"
prj_impl active "impl1"
prj_impl delete "impl2"
prj_impl active "dataSourcesDecoder"
prj_impl active "dataSourcesController"
prj_impl active "dataSourcesDecoder"
prj_impl active "dataSourcesController"
prj_impl active "dataSourcesDecoder"
prj_impl active "dataSourcesController"
prj_impl delete "dataSourcesDecoder"
prj_impl active "programCounter"
prj_impl active "dataSourcesController"
prj_impl active "programCounter"
prj_impl active "dataSourcesController"
prj_src add "C:/Users/Duncan/git/ForthCPU//data_sources_tests/data_sources_tests.spf"
prj_impl new "instructionPhaseDecoder" -dir "instructionPhaseDecoder" -strategy "Area" -synthesis "synplify"
prj_impl active "instructionPhaseDecoder"
prj_src add "C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder.v"
prj_impl active "programCounter"
prj_impl active "instructionPhaseDecoder"
prj_impl active "impl1"
file copy -force -- "C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder.v" "C:/Users/Duncan/git/ForthCPU/impl1/source"
prj_src add "C:/Users/Duncan/git/ForthCPU/impl1/source/instructionPhaseDecoder.v"
file copy -force -- "C:/Users/Duncan/git/ForthCPU/dataSourcesDecoder.v" "C:/Users/Duncan/git/ForthCPU/impl1/source"
prj_src add "C:/Users/Duncan/git/ForthCPU/impl1/source/dataSourcesDecoder.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/impl1/source/dataSourcesDecoder.v"
file copy -force -- "C:/Users/Duncan/git/ForthCPU/program_counter.v" "C:/Users/Duncan/git/ForthCPU/impl1/source"
prj_src add "C:/Users/Duncan/git/ForthCPU/impl1/source/program_counter.v"
prj_impl active "instructionPhaseDecoder"
prj_impl active "impl1"
prj_impl active "instructionPhaseDecoder"
pwc_command new -project "C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoderTestbench.pcf"
prj_src add -exclude "C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoderTestbench.pcf"
prj_src enable "C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoderTestbench.pcf"
prj_src remove "C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoderTestbench.pcf"
prj_src add "C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoderTestbench.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoderTests/instructionPhaseDecoderTests.spf"
prj_impl active "impl1"
pwc_command exit
prj_src add "C:/Users/Duncan/git/ForthCPU/aluGroupDecoder.v"
file copy -force -- "C:/Users/Duncan/git/ForthCPU/register_file.v" "C:/Users/Duncan/git/ForthCPU/impl1/source"
prj_src add "C:/Users/Duncan/git/ForthCPU/impl1/source/register_file.v"
prj_src remove "C:/Users/Duncan/git/ForthCPU/impl1/source/register_file.v"
prj_impl active "registerFile"
prj_impl active "impl1"
file copy -force -- "C:/Users/Duncan/git/ForthCPU/registerFile/source/register_file.v" "C:/Users/Duncan/git/ForthCPU/impl1/source"
prj_src add "C:/Users/Duncan/git/ForthCPU/impl1/source/register_file.v"
prj_impl new "aluGroupDecoder" -dir "aluGroupDecoder" -strategy "Area" -synthesis "synplify"
prj_impl active "aluGroupDecoder"
file copy -force -- "C:/Users/Duncan/git/ForthCPU/aluGroupDecoder.v" "C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source"
prj_src add "C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/program_counter.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/dataSourcesDecoder.v"
#Stop recording: 9/15/2023 19:14:10



<A name="pn230916104747"></A><B><U><big>pn230916104747</big></U></B>
#Start recording tcl command: 9/16/2023 10:47:06
#Project Location: C:/Users/Duncan/git/ForthCPU; Project name: ForthCPU
prj_project open "C:/Users/Duncan/git/ForthCPU/ForthCPU.ldf"
#Stop recording: 9/16/2023 10:47:47



<A name="pn231030125929"></A><B><U><big>pn231030125929</big></U></B>
#Start recording tcl command: 10/29/2023 17:38:55
#Project Location: C:/Users/Duncan/git/ForthCPU; Project name: ForthCPU
prj_project open "C:/Users/Duncan/git/ForthCPU/ForthCPU.ldf"
prj_project close
#Stop recording: 10/30/2023 12:59:29



<A name="pn231030130637"></A><B><U><big>pn231030130637</big></U></B>
#Start recording tcl command: 10/30/2023 13:06:15
#Project Location: C:/Users/Duncan/git/ForthCPU; Project name: ForthCPU
prj_project open "C:/Users/Duncan/git/ForthCPU/ForthCPU.ldf"
#Stop recording: 10/30/2023 13:06:37



<A name="pn231030130756"></A><B><U><big>pn231030130756</big></U></B>
#Start recording tcl command: 10/30/2023 13:07:11
#Project Location: C:/Users/Duncan/git/ForthCPU; Project name: ForthCPU
prj_project open "C:/Users/Duncan/git/ForthCPU/ForthCPU.ldf"
#Stop recording: 10/30/2023 13:07:56



<A name="pn231030132215"></A><B><U><big>pn231030132215</big></U></B>
#Start recording tcl command: 10/30/2023 13:10:19
#Project Location: C:/Users/Duncan/git/ForthCPU; Project name: ForthCPU
prj_project open "C:/Users/Duncan/git/ForthCPU/ForthCPU.ldf"
prj_impl active "impl1"
prj_impl active "aluGroupDecoder"
prj_impl active "registerFile"
#Stop recording: 10/30/2023 13:22:15



<A name="pn231030133035"></A><B><U><big>pn231030133035</big></U></B>
#Start recording tcl command: 10/30/2023 13:28:52
#Project Location: C:/Users/Duncan/git/ForthCPU; Project name: ForthCPU
prj_project new -name "ForthCPU" -impl "impl1" -dev LCMXO3L-6900C-5BG256C -synthesis "synplify"
prj_project save
#Stop recording: 10/30/2023 13:30:35



<A name="pn231030134436"></A><B><U><big>pn231030134436</big></U></B>
#Start recording tcl command: 10/30/2023 13:34:01
#Project Location: C:/Users/Duncan/git/ForthCPU; Project name: ForthCPU
prj_project open "C:/Users/Duncan/git/ForthCPU/ForthCPU.ldf"
#Stop recording: 10/30/2023 13:44:36



<A name="pn231112181413"></A><B><U><big>pn231112181413</big></U></B>
#Start recording tcl command: 11/10/2023 17:42:03
#Project Location: C:/Users/Duncan/git/ForthCPU; Project name: ForthCPU
prj_project open "C:/Users/Duncan/git/ForthCPU/ForthCPU.ldf"
prj_impl active "processorCore"
prj_impl active "impl1"
prj_impl active "processorCore"
prj_impl new "registerSequencer" -dir "registerSequencer" -strategy "Area" -synthesis "synplify"
prj_impl active "registerSequencer"
prj_src add "C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/constants.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/registerSequencer/test/registerSequencerTests.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/registerSequencer/test/registerSequencerTestbench/registerSequencerTestbench.spf"
prj_impl active "processorCore"
prj_impl active "instructionPhaseDecoder"
prj_impl active "opxMultiplexer"
prj_impl active "processorCore"
prj_src add "C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v"
prj_impl active "loadStoreGroupDecoder"
prj_impl active "processorCore"
prj_impl active "registerSequencer"
prj_impl active "processorCore"
prj_impl active "aluGroupDecoder"
prj_impl active "registerSequencer"
prj_impl active "processorCore"
prj_src remove "C:/Users/Duncan/git/ForthCPU/core_tf.v"
prj_impl active "interruptLogic"
prj_impl active "processorCore"
prj_impl active "aluB"
prj_src add "C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v"
prj_impl active "processorCore"
prj_src add "C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v"
prj_impl active "impl1"
prj_src add "C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v"
prj_impl active "mcuTestbench"
prj_src add "C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v"
prj_impl active "RAM"
prj_src add "C:/Users/Duncan/git/ForthCPU/RAM/test/ramTests.v"
prj_src add "C:/Users/Duncan/git/ForthCPU/RAM/test/ramTestbench/ramTestbench.spf"
prj_impl active "mcuTestbench"
prj_impl active "impl1"
prj_run Export -impl impl1
prj_run Export -impl impl1
prj_impl active "registerSequencer"
prj_impl active "impl1"
prj_impl active "bootROM"
prj_impl active "impl1"
prj_run Export -impl impl1
prj_run Export -impl impl1
prj_run Export -impl impl1
pgr_project open "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_program run
pgr_program set -cable 
pgr_program set -port FTUSB-0
pgr_program run
pgr_program run
pgr_project save "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
prj_run Export -impl impl1
pgr_project save "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
pgr_project save "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/Duncan/Desktop/MachXO3L_Starter_Kit/project/impl1/impl1.xcf"
pgr_program run
prj_project save
prj_project close
#Stop recording: 11/12/2023 18:14:13



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
