L. Manasiev , A. Petkov , K. Boyanov, A formal approach to the problems of microcode compaction caused by transient data resources of the microarchitectures, ACM SIGMICRO Newsletter, v.17 n.3, p.8-12, Dec. 1986
Robert J. Sheraga , John L. Gieser, Automatic microcode generation for horizontally microprogrammed processors, ACM SIGMICRO Newsletter, v.12 n.4, p.154-168, Dec. 1981
J. A. Fisher, Trace Scheduling: A Technique for Global Microcode Compaction, IEEE Transactions on Computers, v.30 n.7, p.478-490, July 1981
Vijay K. Raj , Barry M. Pangrle , Daniel D. Gajski, Microprocessor synthesis, Proceedings of the 21st conference on Design automation, p.676-678, June 25-27, 1984, Albuquerque, New Mexico, United States
R. Grishman , Su Bogong, A Preliminary Evaluation of Trace Scheduling for Global Microcode Compaction, IEEE Transactions on Computers, v.32 n.12, p.1191-1194, December 1983
J. M. Daper, Compiling on horizon, Proceedings of the 1988 ACM/IEEE conference on Supercomputing, p.51-52, November 12-17, 1988, Orlando, Florida, United States
S. Upendra Rao , A. K. Majundar, An algorithm for global compaction of horizontal microprograms, ACM SIGMICRO Newsletter, v.17 n.2, p.19-30, July 1986
O. N. Malykh , Yu. S. Shakhnovskii, Optimization of a Data Dependence Graph for the Local Microcode Compaction Problem. Part 1: Problem Statement, Programming and Computing Software, v.30 n.1, p.34-46, January-February 2004
V. H. Allen , R. A. Mueller, Compaction with General Synchronous Timing, IEEE Transactions on Software Engineering, v.14 n.5, p.595-599, May 1988
Vicki H. Allan , Bogong Su , Pantung Wijaya , Jian Wang, Foresighted Instruction Scheduling Under Timing Constraints, IEEE Transactions on Computers, v.41 n.9, p.1169-1172, September 1992
Vipin Jain , Siddharth Rele , Santosh Pande , J. Ramanujam, Code Restructuring for Improving Real Time Response through Code Speed, Size Trade-offs on Limited Memory Embedded DSPs, Proceedings of the 12th International Workshop on Languages and Compilers for Parallel Computing, p.459-463, August 04-06, 1999
B. Su , J. Wang , J. Xia, Global microcode compaction under timing constraints, Proceedings of the 21st annual workshop on Microprogramming and microarchitecture, p.116-118, November 28-December 02, 1988, San Diego, California, United States
Axel Böttcher , Gisbert Lawitzky , Hans-Ulrich Simon, Worst-case analysis of heuristics for the local microcode optimization problem, Operations Research Letters, v.7 n.3, p.127-130, June, 1988
Helmut K. Berg , Prakash Rao , Bruce D. Shriver, Firmware quality assurance, Proceedings of the June 7-10, 1982, national computer conference, June 07-10, 1982, Houston, Texas
Dean Jacobs , Jan Prins , Peter Siegel , Kenneth Wilson, Monte Carlo techniques in code optimization, ACM SIGMICRO Newsletter, v.13 n.4, p.143-148, Dec. 1982
Joseph A. Fisher , David Landskov , Bruce D. Shriver, Microcode compaction: looking backward and looking forward, Proceedings of the May 4-7, 1981, national computer conference, May 04-07, 1981, Chicago, Illinois
R. A. Mueller , B. Su , M. R. Duda , B. L. Plomondon, A case study in signal processing microprogramming using the URPR software pipelining technique, ACM SIGMICRO Newsletter, v.17 n.4, p.104-115, Dec. 1986
H. S. Warren, Jr., Instruction scheduling for the IBM RISC System/6000 processor, IBM Journal of Research and Development, v.34 n.1, p.85-92, Jan. 1990
Steven R. Vegdahl, A new perspective on the classical microcode compaction problem, ACM SIGMICRO Newsletter, v.14 n.1, p.11-14, March 1983
Sreeranga P. Rajan , Masahiro Fujita , Ashok Sudarsanam , Sharad Malik, Development of an optimizing compiler for a Fujitsu fixed-point digital signal processor, Proceedings of the seventh international workshop on Hardware/software codesign, p.2-6, March 1999, Rome, Italy
E. S. T. Fernandes, A model for microarchitecture structure evaluation, ACM SIGMICRO Newsletter, v.20 n.3, p.232-236, Sep. 1989
Dave Patterson , Ross Goodell , Michael D. Poe , Simon C. Steely, Jr., V-Compiler: a next-generation tool for microprogramming, Proceedings of the May 4-7, 1981, national computer conference, May 04-07, 1981, Chicago, Illinois
Johan van Praet , Dirk Lanneer , Gert Goossens , Werner Geurts , Hugo de Man, A Graph Based Processor Model for Retargetable Code Generation, Proceedings of the 1996 European conference on Design and Test, p.102, March 11-14, 1996
Joseph A. Fisher, 2n-way jump microinstruction hardware and an effective instruction binding method, ACM SIGMICRO Newsletter, v.11 n.3-4, p.64-75, Dec. 1980
François Bodin , François Charot, Loop optimization for horizontal microcoded machines, ACM SIGARCH Computer Architecture News, v.18 n.3b, p.164-176, Sept. 1990
D. Liu , W. K. Giloi, A loop optimization technique based on scheduling table, ACM SIGMICRO Newsletter, v.20 n.3, p.135-140, Sep. 1989
P. Dembinski, On automated design of compacted microprograms, ACM SIGMICRO Newsletter, v.14 n.4, December 1983
A. Fauth , A. Knoll, Automated generation of DSP program development tools using a machine description formalism, Proceedings of the 1993 IEEE international conference on Acoustics, speech, and signal processing: plenary, special, audio, underwater acoustics, VLSI, neural networks, April 27-30, 1993, Minneapolis, Minnesota, USA
Toru Shimizu , Ken Sakamura, MIXER: an expert system for microprogramming, ACM SIGMICRO Newsletter, v.14 n.4, December 1983
Jayaram Bhasker, An algorithm for microcode compaction of VHDL behavioral descriptions, ACM SIGMICRO Newsletter, v.19 n.1-2, p.32-34, June 1988
J. Bhasker, An algorithm for microcode compaction of VHDL behavioral descriptions, Proceedings of the 20th annual workshop on Microprogramming, p.54-58, December 01-04, 1987, Colorado Springs, Colorado, United States
B. Su , S. Ding, Some experiments in global microcode compaction, ACM SIGMICRO Newsletter, v.16 n.4, p.175-180, Dec. 1985
Johan Van Praet , Gert Goossens , Dirk Lanneer , Hugo De Man, Instruction set definition and instruction selection for ASIPs, Proceedings of the 7th international symposium on High-level synthesis, p.11-16, May 18-20, 1994, Niagra-on-the-Lake, Ontario, Canada
Tore Larsen , David Landskov , Bruce D. Shriver, A resource request model for microcode compaction, ACM SIGMICRO Newsletter, v.14 n.4, December 1983
S. Isoda , Y. Kobayashi , T. Ishida, Global Compaction of Horizontal Microprograms Based on the Generalized Data Dependency Graph, IEEE Transactions on Computers, v.32 n.10, p.922-933, October 1983
Neerav Berry , Barry M. Pangrle, SCHALLOC: an algorithm for simultaneous scheduling & connectivity binding in a datapath synthesis system, Proceedings of the conference on European design automation, March 12-15, 1990, Glasgow, Scotland
B. Su , S. Ding , J. Wang , J. Xia, Microcode compaction with timing constraints, ACM SIGMICRO Newsletter, v.19 n.1-2, p.34-39, June 1988
Guochen Hua , Meng Wang , Zili Shao , Hui Liu , Chun Jason Xue, Real-time loop scheduling with energy optimization via DVS and ABB for multi-core embedded system, Proceedings of the 2007 international conference on Embedded and ubiquitous computing, December 17-20, 2007, Taipei, Taiwan
A. Both , B. Biermann , R. Lerch , Y. Manoli , K. Sievert, Hardware-software-codesign of application specific microcontrollers with the ASM environment, Proceedings of the conference on European design automation, p.72-76, September 19-23, 1994, Grenoble, France
Bogong Su , Shiyuan Ding , Jian Wang , Jinshi Xia, Microcode compaction with timing constraints, Proceedings of the 20th annual workshop on Microprogramming, p.59-68, December 01-04, 1987, Colorado Springs, Colorado, United States
T. G. Lewis , B. D. Shriver, Introduction, IEEE Transactions on Computers, v.30 n.7, p.457-459, July 1981
Marleen Sint, MIDL - a microinstruction description language, ACM SIGMICRO Newsletter, v.12 n.4, p.95-106, Dec. 1981
Franc¸ois Bodin , Franc¸ois Charot , Charles Wagner, Overview of a high-performance programmable pipeline structure, Proceedings of the 3rd international conference on Supercomputing, p.398-409, June 05-09, 1989, Crete, Greece
Steven R. Vegdahl, Phase coupling and constant generation in an optimizing microcode compiler, ACM SIGMICRO Newsletter, v.13 n.4, p.125-133, Dec. 1982
Fernanda Kri , Carlos Gómez , Paz Caro, Overview of metaheuristics methods in compilation, Proceedings of the 4th Mexican international conference on Advances in Artificial Intelligence, November 14-18, 2005, Mexico
Alessandro De Gloria , Paolo Faraboschi , Mauro Olivieri, A non-deterministic scheduler for a software pipelining compiler, ACM SIGMICRO Newsletter, v.23 n.1-2, p.41-44, Dec. 1992
R. A. Mueller , V. H. Allan , J. Varghese, The Complexity of Horizontal Word Encoding in Microprogrammed Machines, IEEE Transactions on Computers, v.33 n.10, p.938-939, October 1984
Guillermo Payá-Vayá , Javier Martín-Langerwerf , Piriya Taptimthong , Peter Pirsch, Design space exploration of media processors: a generic vliw architecture and a parameterized scheduler, Proceedings of the 20th international conference on Architecture of computing systems, p.254-267, March 12-15, 2007, Zurich, Switzerland
C. Eisenbeis, Optimization of horizontal microcode generation for loop structures, Proceedings of the 2nd international conference on Supercomputing, p.453-465, June 1988, St. Malo, France
Richard P. Atkins, Improved instruction formation in the exhaustive local microcode compaction algorithm, ACM SIGMICRO Newsletter, v.15 n.4, p.105-111, Dec. 1984
F. D. Brewer , D. D. Gajski, An exper-system paradigm for design, Papers on Twenty-five years of electronic design automation, p.573-579, June 1988
Steven Beaty , Darrell Whitley , Gearold Johnson, Motivation and framework for using genetic algorithms for microcode compaction, ACM SIGMICRO Newsletter, v.22 n.1, p.20-27, January 1991
Forrest D. Brewer , Daniel D. Gajski, An expert-system paradigm for design, Proceedings of the 23rd ACM/IEEE Design Automation Conference, p.62-68, July 1986, Las Vegas, Nevada, USA
Mark Smotherman , Sanjay Krishnamurthy , P. S. Aravind , David Hunnicutt, Efficient DAG construction and heuristic calculation for instruction scheduling, Proceedings of the 24th annual international symposium on Microarchitecture, p.93-102, September 1991, Albuquerque, New Mexico, Puerto Rico
Steven Beaty , Darrell Whitley , Gearold Johnson, Motivation and framework for using genetic algorithms for microcode compaction, Proceedings of the 23rd annual workshop and symposium on Microprogramming and microarchitecture, p.117-124, November 27-29, 1990, Orlando, Florida, United States
Richard A. Huff, Lifetime-sensitive modulo scheduling, ACM SIGPLAN Notices, v.28 n.6, p.258-267, June 1993
Jehkwan Lah , Daniel E. Atkins, Tree compaction of microprograms, ACM SIGMICRO Newsletter, v.14 n.4, December 1983
John L. Gieser , Robert J. Sheraga, Microarchitecture description techniques, ACM SIGMICRO Newsletter, v.13 n.4, p.23-32, Dec. 1982
Douglas J. Rideout, Considerations for local compaction of nanocode for the nanodata QM-1, ACM SIGMICRO Newsletter, v.12 n.4, p.205-214, Dec. 1981
Joseph L. Linn, SRDAG compaction: a generalization of trace scheduling to increase the use of global context information, ACM SIGMICRO Newsletter, v.14 n.4, December 1983
B. R. Rau , C. D. Glaeser , E. M. Greenawalt, Architectural support for the efficient generation of code for horizontal architectures, ACM SIGARCH Computer Architecture News, v.10 n.2, p.96-99, March 1982
B. Ramakrishna Rau , Christopher D. Glaeser , Raymond L. Picard, Efficient code generation for horizontal architectures: Compiler techniques and architectural support, ACM SIGARCH Computer Architecture News, v.10 n.3, p.131-139, April 1982
Bogong Su , Shiyuan Ding , Lan Jin, An improvement of trace scheduling for global microcode compaction, ACM SIGMICRO Newsletter, v.15 n.4, p.78-85, Dec. 1984
Thomas S. Brasier , Philip H. Sweany , Steven J. Beaty , Steve Carr, CRAIG: a practical framework for combining instruction scheduling and register assignment, Proceedings of the IFIP WG10.3 working conference on Parallel architectures and compilation techniques, p.11-18, June 27-29, 1995, Limassol, Cyprus
M. Mezzalama , P. Prinetto, A Hierarchical Description Model for Microcode, IEEE Transactions on Computers, v.32 n.5, p.478-487, May 1983
M. Tokoro , E. Tamura , T. Takizuka, Optimization of Microprograms, IEEE Transactions on Computers, v.30 n.7, p.491-504, July 1981
David C. Ku , Giovanni De Micheli, Optimal synthesis of control logic from behavioral specifications, Integration, the VLSI Journal, v.10 n.3, p.271-298, February, 1991
Mark Harris, Extending microcode compaction for real architectures, Proceedings of the 20th annual workshop on Microprogramming, p.40-53, December 01-04, 1987, Colorado Springs, Colorado, United States
Stephen R. Vegdahl, A dynamic-programming technique for compacting loops, ACM SIGMICRO Newsletter, v.23 n.1-2, p.180-188, Dec. 1992
M. Auguin , F. Boéri , C. Carrière , G. Ménez, Synthesis of dedicated SIMD processors, Journal of VLSI Signal Processing Systems, v.9 n.3, p.167-179, April 1995
Ashok Sudarsanam , Sharad Malik, Simultaneous reference allocation in code generation for dual data memory bank ASIPs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.5 n.2, p.242-264, April 2000
G. Menez , M. Auguin , F. Boéri , C. Carrière, A partitioning algorithm for system-level synthesis, Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, p.482-487, November 1992, Santa Clara, California, United States
C. Hanen, Optimizing horizontal microprograms for vectorial loops with timed petri nets, Proceedings of the 2nd international conference on Supercomputing, p.466-477, June 1988, St. Malo, France
G. Menez , Michel Auguin , Fernand Boeri , C. Carrière, Contribution of Compilation Techniques to the Synthesis of Dedicated VLIW Architectures, Proceedings of the IFIP WG10.3. Working Conference on Architectures and Compilation Techniques for Fine and Medium Grain Parallelism, p.217-228, January 20-22, 1993
Mark G. Stoodley , Corinna G. Lee, Software pipelining loops with conditional branches, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.262-273, December 02-04, 1996, Paris, France
B. R. Rau , C. D. Glaeser, Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computing, ACM SIGMICRO Newsletter, v.12 n.4, p.183-198, Dec. 1981
S. Davidson , D. Landskov , B. D. Shriver , P. W. Mallett, Some Experiments in Local Microcode Compaction for Horizontal Machines, IEEE Transactions on Computers, v.30 n.7, p.460-477, July 1981
J. Van Praet , D. Lanneer , W. Geurts , G. Goossens, Processor modeling and code selection for retargetable compilation, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.6 n.3, p.277-307, July 2001
Michael D. Poe , Ross Goodell , Simon Steely, Jr., Issues of the design of a low level microprogramming language for global microcode compaction, ACM SIGMICRO Newsletter, v.12 n.4, p.88-94, Dec. 1981
Y. H. Kuo , L. Y. Kung, Algorithmic state machine implementation with hybrid microprocessing/microprogramming scheme, ACM SIGMICRO Newsletter, v.17 n.4, p.54-67, Dec. 1986
Scott Davidson, High level microprogramming: current usage, future prospects, ACM SIGMICRO Newsletter, v.14 n.4, December 1983
A. De Gloria , P. Faraboschi, Paper: A boltzmann machine approach to code optimization, Parallel Computing, v.17 n.9, p.969-982, November, 1991
Steven J. Beaty, Genetic algorithms and instruction scheduling, Proceedings of the 24th annual international symposium on Microarchitecture, p.206-211, September 1991, Albuquerque, New Mexico, Puerto Rico
Roy F. Touzeau, A Fortran compiler for the FPS-164 scientific computer, ACM SIGPLAN Notices, v.19 n.6, p.48-57, June 1984
Andrew Riffel , Aaron E. Lefohn , Kiril Vidimce , Mark Leone , John D. Owens, Mio: fast multipass partitioning via priority-based instruction scheduling, Proceedings of the ACM SIGGRAPH/EUROGRAPHICS conference on Graphics hardware, August 29-30, 2004, Grenoble, France
M. S. Tudruj, A customized control store design in microprogrammed control units, ACM SIGMICRO Newsletter, v.16 n.4, p.189-199, Dec. 1985
Charles E. McDowell , William F. Appelbe, Processor Scheduling for Linearly Connected Parallel Processors, IEEE Transactions on Computers, v.35 n.7, p.632-638, July 1986
Philip Sweany , Steven Beaty, Post-compaction register assignment in a retargetable compiler, Proceedings of the 23rd annual workshop and symposium on Microprogramming and microarchitecture, p.107-116, November 27-29, 1990, Orlando, Florida, United States
A. Fauth , J. Van Praet , M. Freericks, Describing instruction set processors using nML, Proceedings of the 1995 European conference on Design and Test, p.503, March 06-09, 1995
Chingren Lee , Jenq Kuen Lee , Tingting Hwang , Shi-Chun Tsai, Compiler optimization on VLIW instruction scheduling for low power, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.8 n.2, p.252-268, April 2003
Thomas Zeitlhofer , Bernhard Wess, List-coloring of interval graphs with application to register assignment for heterogeneous register-set architectures, Signal Processing, v.83 n.7, p.1411-1425, July 2003
Edward T.-H. Chu , Tai-Yi Huang , Yu-Che Tsai, An optimal solution for the heterogeneous multiprocessor single-level voltage-setup problem, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.11, p.1705-1718, November 2009
R. J. Sheraga , J. L. Gieser, Experiments in Automatic Microcode Generation, IEEE Transactions on Computers, v.32 n.6, p.557-569, June 1983
Jason Cong , Bin Liu , Rupak Majumdar , Zhiru Zhang, Behavior-Level Observability Analysis for Operation Gating in Low-Power Behavioral Synthesis, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.16 n.1, p.1-29, November 2010
Subrata Dasgupta, A model of clocked micro-architectures for firmware engineering and design automation applications, ACM SIGMICRO Newsletter, v.15 n.4, p.298-308, Dec. 1984
Jason Cong , Bin Liu , Zhiru Zhang, Scheduling with soft constraints, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California
Michael A. Howland , Robert A. Mueller , Philip H. Sweany, Trace scheduling optimization in a retargetable microcode compiler, Proceedings of the 20th annual workshop on Microprogramming, p.106-114, December 01-04, 1987, Colorado Springs, Colorado, United States
Michael A. Howland , Robert A. Mueller , Philip H. Sweany, Trace scheduling optimization in a retargetable microcode compiler, ACM SIGMICRO Newsletter, v.19 n.1-2, p.45-49, June 1988
B. Albert , A. Bode, Microprogrammed associative instructions: results and analysis of a case study in vertical migration, ACM SIGMICRO Newsletter, v.14 n.4, December 1983
David G. Bradlee , Robert R. Henry , Susan J. Eggers, The Marion system for retargetable instruction scheduling, ACM SIGPLAN Notices, v.26 n.6, p.229-240, June 1991
Robert A. Mueller , Joseph Varghese, Flow graph machine models in microcode synthesis, ACM SIGMICRO Newsletter, v.14 n.4, December 1983
Robert A. Mueller , Joseph Varghese, Retargetable microcode synthesis, ACM Transactions on Programming Languages and Systems (TOPLAS), v.9 n.2, p.257-276, April 1987
M. Y. Wu , D. D. Gajski, Hypertool: A Programming Aid for Message-Passing Systems, IEEE Transactions on Parallel and Distributed Systems, v.1 n.3, p.330-343, July 1990
Mazen A. R. Saghir , Paul Chow , Corinna G. Lee, Exploiting dual data-memory banks in digital signal processors, ACM SIGPLAN Notices, v.31 n.9, p.234-243, Sept. 1996
Ruey-Sing Wei , Alberto Sangiovanni-Vincentelli, PLATYPUS: a PLA test pattern generation tool, Proceedings of the 22nd ACM/IEEE conference on Design automation, p.197-203, June 1985, Las Vegas, Nevada, United States
Gert Goossens , Johan Van Praet , Dirk Lanneer , Werner Geurts , Augusli Kifli , Clifford Liem , Pierre G. Paulin, Embedded software in real-time signal processing systems: design technologies, Readings in hardware/software co-design, Kluwer Academic Publishers, Norwell, MA, 2001
Sunil R. Das , Amiya R. Nayak, A survey on bit dimension optimization strategies of microprograms, Proceedings of the 23rd annual workshop and symposium on Microprogramming and microarchitecture, p.281-291, November 27-29, 1990, Orlando, Florida, United States
W. Damm, A Microprogramming Logic, IEEE Transactions on Software Engineering, v.14 n.5, p.559-574, May 1988
Keith Cooper , Linda Torczon, Engineering a Compiler: International Student Edition, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2003
Joseph A. Fisher , Paolo Faraboschi , Cliff Young, Embedded Computing: A VLIW Approach to Architecture, Compilers and Tools, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2005
Laung-Terng Wang , Yao-Wen Chang , Kwang-Ting (Tim) Cheng, Electronic Design Automation: Synthesis, Verification, and Test, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2009
Bruce Jacob , Spencer Ng , David Wang, Memory Systems: Cache, DRAM, Disk, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2007
