LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED;
USE IEEE.STD_LOGIC_ARITH;

ENTITY systemController IS
	PORT(
		CLK_SYS:IN STD_LOGIC;
		SW_PWR:IN STD_LOGIC;
		BTN_RESUME:IN STD_LOGIC;
		CMP_CHK:IN STD_LOGIC;
		CMP_WT:IN STD_LOGIC;
		CMP_INIT:IN STD_LOGIC;
		CMP_GAME:IN STD_LOGIC;
		FLG_CHK:OUT STD_LOGIC:='0';
		FLG_WT:OUT STD_LOGIC:='0';
		FLG_INIT:OUT STD_LOGIC:='0';
		FLG_GAME:OUT STD_LOGIC:='0';
		FLG_RESULT:OUT STD_LOGIC:='0';
		FLG_PWR:OUT STD_LOGIC;
		FLG_RESUME:OUT STD_LOGIC:='0'
	);
END ENTITY;

ARCHITECTURE systemControl OF systemController IS	
BEGIN

	PROCESS(CLK_SYS)
	BEGIN
		IF SW_PWR='0' THEN
			FLG_CHK<='0';
			FLG_WT<='0';
			FLG_INIT<='0';
			FLG_GAME<='0';
			FLG_RESULT<='0';
			FLG_PWR<='0';
			FLG_RESUME<='0';
		ELSIF SW_PWR='1' AND CMP_WT='1' AND BTN_RESUME='1' THEN
			FLG_GAME<='0';
			FLG_RESULT<='0';
			FLG_PWR<='1';
			FLG_RESUME<='1';
		ELSE
			IF CMP_CHK='0' THEN
				FLG_CHK<='1';
				FLG_WT<='0';
				FLG_INIT<='0';
				FLG_GAME<='0';
				FLG_RESULT<='0';
				FLG_PWR<='1';
				FLG_RESUME<='0';
			ELSIF CMP_WT='0' THEN
				FLG_CHK<='0';
				FLG_WT<='1';
				FLG_INIT<='0';
				FLG_GAME<='0';
				FLG_RESULT<='0';
				FLG_PWR<='1';
				FLG_RESUME<='0';
			ELSIF CMP_INIT='0' THEN
				FLG_CHK<='0';
				FLG_WT<='0';
				FLG_INIT<='1';
				FLG_GAME<='0';
				FLG_RESULT<='0';
				FLG_PWR<='1';
				FLG_RESUME<='0';
			ELSIF CMP_GAME='0' THEN
				FLG_CHK<='0';
				FLG_WT<='0';
				FLG_INIT<='0';
				FLG_GAME<='1';
				FLG_RESULT<='0';
				FLG_PWR<='1';
				FLG_RESUME<='0';
			ELSE
				FLG_CHK<='0';
				FLG_WT<='0';
				FLG_INIT<='0';
				FLG_GAME<='0';
				FLG_RESULT<='1';
				FLG_PWR<='1';
				FLG_RESUME<='0';
			END IF;
		END IF;
	END PROCESS;
	
END systemControl;