\hypertarget{group___l_p_t_m_r___peripheral___access___layer}{}\section{L\+P\+T\+MR Peripheral Access Layer}
\label{group___l_p_t_m_r___peripheral___access___layer}\index{LPTMR Peripheral Access Layer@{LPTMR Peripheral Access Layer}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___l_p_t_m_r___register___masks}{L\+P\+T\+M\+R Register Masks}}
\end{DoxyCompactItemize}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_l_p_t_m_r___type}{L\+P\+T\+M\+R\+\_\+\+Type}}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___l_p_t_m_r___peripheral___access___layer_ga024f362857a8b928d96cf3b3f5106793}{L\+P\+T\+M\+R0\+\_\+\+B\+A\+SE}}~(0x40040000u)
\item 
\#define \mbox{\hyperlink{group___l_p_t_m_r___peripheral___access___layer_gaba0c3bc8a32ad5a884c99e019dbdef85}{L\+P\+T\+M\+R0}}~((\mbox{\hyperlink{struct_l_p_t_m_r___type}{L\+P\+T\+M\+R\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___l_p_t_m_r___peripheral___access___layer_ga024f362857a8b928d96cf3b3f5106793}{L\+P\+T\+M\+R0\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___l_p_t_m_r___peripheral___access___layer_ga62b4c0fde534c2c09ef0c30b3c4bb0e3}{L\+P\+T\+M\+R\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}}~\{ \mbox{\hyperlink{group___l_p_t_m_r___peripheral___access___layer_ga024f362857a8b928d96cf3b3f5106793}{L\+P\+T\+M\+R0\+\_\+\+B\+A\+SE}} \}
\item 
\#define \mbox{\hyperlink{group___l_p_t_m_r___peripheral___access___layer_gac92660dedc63be48d689d43efc9f2c82}{L\+P\+T\+M\+R\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}~\{ \mbox{\hyperlink{group___l_p_t_m_r___peripheral___access___layer_gaba0c3bc8a32ad5a884c99e019dbdef85}{L\+P\+T\+M\+R0}} \}
\item 
\#define \mbox{\hyperlink{group___l_p_t_m_r___peripheral___access___layer_ga5bf0032641d320fc7d486d703800c729}{L\+P\+T\+M\+R\+\_\+\+I\+R\+QS}}~\{ \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a93853a8a41060ac37aa92ae9ee472c6e}{L\+P\+T\+M\+R0\+\_\+\+I\+R\+Qn}} \}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___l_p_t_m_r___peripheral___access___layer_gaba0c3bc8a32ad5a884c99e019dbdef85}\label{group___l_p_t_m_r___peripheral___access___layer_gaba0c3bc8a32ad5a884c99e019dbdef85}} 
\index{LPTMR Peripheral Access Layer@{LPTMR Peripheral Access Layer}!LPTMR0@{LPTMR0}}
\index{LPTMR0@{LPTMR0}!LPTMR Peripheral Access Layer@{LPTMR Peripheral Access Layer}}
\subsubsection{\texorpdfstring{LPTMR0}{LPTMR0}}
{\footnotesize\ttfamily \#define L\+P\+T\+M\+R0~((\mbox{\hyperlink{struct_l_p_t_m_r___type}{L\+P\+T\+M\+R\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___l_p_t_m_r___peripheral___access___layer_ga024f362857a8b928d96cf3b3f5106793}{L\+P\+T\+M\+R0\+\_\+\+B\+A\+SE}})}

Peripheral L\+P\+T\+M\+R0 base pointer \mbox{\Hypertarget{group___l_p_t_m_r___peripheral___access___layer_ga024f362857a8b928d96cf3b3f5106793}\label{group___l_p_t_m_r___peripheral___access___layer_ga024f362857a8b928d96cf3b3f5106793}} 
\index{LPTMR Peripheral Access Layer@{LPTMR Peripheral Access Layer}!LPTMR0\_BASE@{LPTMR0\_BASE}}
\index{LPTMR0\_BASE@{LPTMR0\_BASE}!LPTMR Peripheral Access Layer@{LPTMR Peripheral Access Layer}}
\subsubsection{\texorpdfstring{LPTMR0\_BASE}{LPTMR0\_BASE}}
{\footnotesize\ttfamily \#define L\+P\+T\+M\+R0\+\_\+\+B\+A\+SE~(0x40040000u)}

Peripheral L\+P\+T\+M\+R0 base address \mbox{\Hypertarget{group___l_p_t_m_r___peripheral___access___layer_ga62b4c0fde534c2c09ef0c30b3c4bb0e3}\label{group___l_p_t_m_r___peripheral___access___layer_ga62b4c0fde534c2c09ef0c30b3c4bb0e3}} 
\index{LPTMR Peripheral Access Layer@{LPTMR Peripheral Access Layer}!LPTMR\_BASE\_ADDRS@{LPTMR\_BASE\_ADDRS}}
\index{LPTMR\_BASE\_ADDRS@{LPTMR\_BASE\_ADDRS}!LPTMR Peripheral Access Layer@{LPTMR Peripheral Access Layer}}
\subsubsection{\texorpdfstring{LPTMR\_BASE\_ADDRS}{LPTMR\_BASE\_ADDRS}}
{\footnotesize\ttfamily \#define L\+P\+T\+M\+R\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS~\{ \mbox{\hyperlink{group___l_p_t_m_r___peripheral___access___layer_ga024f362857a8b928d96cf3b3f5106793}{L\+P\+T\+M\+R0\+\_\+\+B\+A\+SE}} \}}

Array initializer of L\+P\+T\+MR peripheral base addresses \mbox{\Hypertarget{group___l_p_t_m_r___peripheral___access___layer_gac92660dedc63be48d689d43efc9f2c82}\label{group___l_p_t_m_r___peripheral___access___layer_gac92660dedc63be48d689d43efc9f2c82}} 
\index{LPTMR Peripheral Access Layer@{LPTMR Peripheral Access Layer}!LPTMR\_BASE\_PTRS@{LPTMR\_BASE\_PTRS}}
\index{LPTMR\_BASE\_PTRS@{LPTMR\_BASE\_PTRS}!LPTMR Peripheral Access Layer@{LPTMR Peripheral Access Layer}}
\subsubsection{\texorpdfstring{LPTMR\_BASE\_PTRS}{LPTMR\_BASE\_PTRS}}
{\footnotesize\ttfamily \#define L\+P\+T\+M\+R\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ \mbox{\hyperlink{group___l_p_t_m_r___peripheral___access___layer_gaba0c3bc8a32ad5a884c99e019dbdef85}{L\+P\+T\+M\+R0}} \}}

Array initializer of L\+P\+T\+MR peripheral base pointers \mbox{\Hypertarget{group___l_p_t_m_r___peripheral___access___layer_ga5bf0032641d320fc7d486d703800c729}\label{group___l_p_t_m_r___peripheral___access___layer_ga5bf0032641d320fc7d486d703800c729}} 
\index{LPTMR Peripheral Access Layer@{LPTMR Peripheral Access Layer}!LPTMR\_IRQS@{LPTMR\_IRQS}}
\index{LPTMR\_IRQS@{LPTMR\_IRQS}!LPTMR Peripheral Access Layer@{LPTMR Peripheral Access Layer}}
\subsubsection{\texorpdfstring{LPTMR\_IRQS}{LPTMR\_IRQS}}
{\footnotesize\ttfamily \#define L\+P\+T\+M\+R\+\_\+\+I\+R\+QS~\{ \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a93853a8a41060ac37aa92ae9ee472c6e}{L\+P\+T\+M\+R0\+\_\+\+I\+R\+Qn}} \}}

Interrupt vectors for the L\+P\+T\+MR peripheral type 