{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540075021098 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540075021103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 20 18:37:00 2018 " "Processing started: Sat Oct 20 18:37:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540075021103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540075021103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UCMips16Uni -c UCMips16Uni " "Command: quartus_map --read_settings_files=on --write_settings_files=off UCMips16Uni -c UCMips16Uni" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540075021103 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540075021600 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540075021600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ucmips16uni.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ucmips16uni.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UCMips16Uni-CPU " "Found design unit 1: UCMips16Uni-CPU" {  } { { "UCMips16Uni.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/UCMips16Uni/UCMips16Uni.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540075034133 ""} { "Info" "ISGN_ENTITY_NAME" "1 UCMips16Uni " "Found entity 1: UCMips16Uni" {  } { { "UCMips16Uni.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/UCMips16Uni/UCMips16Uni.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540075034133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540075034133 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UCMips16Uni " "Elaborating entity \"UCMips16Uni\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540075034165 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAOp\[0\] UCMips16Uni.vhd(27) " "Inferred latch for \"ULAOp\[0\]\" at UCMips16Uni.vhd(27)" {  } { { "UCMips16Uni.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/UCMips16Uni/UCMips16Uni.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540075034216 "|UCMips16Uni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAOp\[1\] UCMips16Uni.vhd(27) " "Inferred latch for \"ULAOp\[1\]\" at UCMips16Uni.vhd(27)" {  } { { "UCMips16Uni.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/UCMips16Uni/UCMips16Uni.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540075034217 "|UCMips16Uni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite UCMips16Uni.vhd(25) " "Inferred latch for \"RegWrite\" at UCMips16Uni.vhd(25)" {  } { { "UCMips16Uni.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/UCMips16Uni/UCMips16Uni.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540075034217 "|UCMips16Uni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULASrc UCMips16Uni.vhd(24) " "Inferred latch for \"ULASrc\" at UCMips16Uni.vhd(24)" {  } { { "UCMips16Uni.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/UCMips16Uni/UCMips16Uni.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540075034217 "|UCMips16Uni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem2Reg UCMips16Uni.vhd(23) " "Inferred latch for \"Mem2Reg\" at UCMips16Uni.vhd(23)" {  } { { "UCMips16Uni.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/UCMips16Uni/UCMips16Uni.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540075034217 "|UCMips16Uni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite UCMips16Uni.vhd(22) " "Inferred latch for \"MemWrite\" at UCMips16Uni.vhd(22)" {  } { { "UCMips16Uni.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/UCMips16Uni/UCMips16Uni.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540075034217 "|UCMips16Uni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead UCMips16Uni.vhd(21) " "Inferred latch for \"MemRead\" at UCMips16Uni.vhd(21)" {  } { { "UCMips16Uni.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/UCMips16Uni/UCMips16Uni.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540075034217 "|UCMips16Uni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Jump UCMips16Uni.vhd(20) " "Inferred latch for \"Jump\" at UCMips16Uni.vhd(20)" {  } { { "UCMips16Uni.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/UCMips16Uni/UCMips16Uni.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540075034217 "|UCMips16Uni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch UCMips16Uni.vhd(19) " "Inferred latch for \"Branch\" at UCMips16Uni.vhd(19)" {  } { { "UCMips16Uni.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/UCMips16Uni/UCMips16Uni.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540075034217 "|UCMips16Uni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst UCMips16Uni.vhd(18) " "Inferred latch for \"RegDst\" at UCMips16Uni.vhd(18)" {  } { { "UCMips16Uni.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/UCMips16Uni/UCMips16Uni.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540075034217 "|UCMips16Uni"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1540075035311 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1540075035999 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540075035999 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540075036186 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540075036186 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540075036186 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540075036186 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "786 " "Peak virtual memory: 786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540075036281 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 20 18:37:16 2018 " "Processing ended: Sat Oct 20 18:37:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540075036281 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540075036281 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540075036281 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540075036281 ""}
