// Seed: 4006795845
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_12 = 1;
  wire id_13;
  always deassign id_1.id_11;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_11;
  assign id_5 = 1;
  tri0 id_12;
  id_13(
      .id_0(id_5),
      .id_1(1),
      .id_2(id_12),
      .id_3(1),
      .id_4(id_8),
      .id_5(1),
      .id_6(1'h0),
      .id_7(id_10),
      .id_8(id_4),
      .id_9(id_6),
      .id_10(1'b0),
      .id_11(id_12),
      .id_12(1),
      .id_13(id_12),
      .id_14({id_12, 1}),
      .id_15(1),
      .id_16(id_12 ^ 1'd0),
      .id_17(id_11)
  );
  wire id_14;
  wire id_15;
  wor  id_16 = 1'b0;
  module_0 modCall_1 (
      id_16,
      id_11,
      id_15,
      id_5,
      id_10,
      id_10,
      id_12,
      id_5,
      id_15,
      id_16,
      id_3,
      id_8
  );
endmodule
