{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 18 21:31:42 2018 " "Info: Processing started: Tue Dec 18 21:31:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off bit16_value_save -c bit16_value_save --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off bit16_value_save -c bit16_value_save --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "d_latch_pro:ua3\|q " "Warning: Node \"d_latch_pro:ua3\|q\" is a latch" {  } { { "../d_latch_pro/d_latch_pro.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch_pro/d_latch_pro.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d_latch_pro:ua0\|q " "Warning: Node \"d_latch_pro:ua0\|q\" is a latch" {  } { { "../d_latch_pro/d_latch_pro.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch_pro/d_latch_pro.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d_latch_pro:ua1\|q " "Warning: Node \"d_latch_pro:ua1\|q\" is a latch" {  } { { "../d_latch_pro/d_latch_pro.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch_pro/d_latch_pro.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d_latch_pro:ua2\|q " "Warning: Node \"d_latch_pro:ua2\|q\" is a latch" {  } { { "../d_latch_pro/d_latch_pro.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch_pro/d_latch_pro.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d_latch_pro:ua5\|q " "Warning: Node \"d_latch_pro:ua5\|q\" is a latch" {  } { { "../d_latch_pro/d_latch_pro.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch_pro/d_latch_pro.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d_latch_pro:ua4\|q " "Warning: Node \"d_latch_pro:ua4\|q\" is a latch" {  } { { "../d_latch_pro/d_latch_pro.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch_pro/d_latch_pro.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d_latch_pro:ua6\|q " "Warning: Node \"d_latch_pro:ua6\|q\" is a latch" {  } { { "../d_latch_pro/d_latch_pro.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch_pro/d_latch_pro.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d_latch_pro:ua7\|q " "Warning: Node \"d_latch_pro:ua7\|q\" is a latch" {  } { { "../d_latch_pro/d_latch_pro.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch_pro/d_latch_pro.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d_latch_pro:ua10\|q " "Warning: Node \"d_latch_pro:ua10\|q\" is a latch" {  } { { "../d_latch_pro/d_latch_pro.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch_pro/d_latch_pro.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d_latch_pro:ua11\|q " "Warning: Node \"d_latch_pro:ua11\|q\" is a latch" {  } { { "../d_latch_pro/d_latch_pro.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch_pro/d_latch_pro.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d_latch_pro:ua9\|q " "Warning: Node \"d_latch_pro:ua9\|q\" is a latch" {  } { { "../d_latch_pro/d_latch_pro.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch_pro/d_latch_pro.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d_latch_pro:ua8\|q " "Warning: Node \"d_latch_pro:ua8\|q\" is a latch" {  } { { "../d_latch_pro/d_latch_pro.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch_pro/d_latch_pro.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d_latch_pro:ua13\|q " "Warning: Node \"d_latch_pro:ua13\|q\" is a latch" {  } { { "../d_latch_pro/d_latch_pro.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch_pro/d_latch_pro.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d_latch_pro:ua15\|q " "Warning: Node \"d_latch_pro:ua15\|q\" is a latch" {  } { { "../d_latch_pro/d_latch_pro.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch_pro/d_latch_pro.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d_latch_pro:ua14\|q " "Warning: Node \"d_latch_pro:ua14\|q\" is a latch" {  } { { "../d_latch_pro/d_latch_pro.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch_pro/d_latch_pro.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d_latch_pro:ua12\|q " "Warning: Node \"d_latch_pro:ua12\|q\" is a latch" {  } { { "../d_latch_pro/d_latch_pro.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch_pro/d_latch_pro.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d_latch_pro:ub1\|q " "Warning: Node \"d_latch_pro:ub1\|q\" is a latch" {  } { { "../d_latch_pro/d_latch_pro.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch_pro/d_latch_pro.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d_latch_pro:ub0\|q " "Warning: Node \"d_latch_pro:ub0\|q\" is a latch" {  } { { "../d_latch_pro/d_latch_pro.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch_pro/d_latch_pro.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d_latch_pro:ub2\|q " "Warning: Node \"d_latch_pro:ub2\|q\" is a latch" {  } { { "../d_latch_pro/d_latch_pro.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch_pro/d_latch_pro.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d_latch_pro:ub3\|q " "Warning: Node \"d_latch_pro:ub3\|q\" is a latch" {  } { { "../d_latch_pro/d_latch_pro.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch_pro/d_latch_pro.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d_latch_pro:ub5\|q " "Warning: Node \"d_latch_pro:ub5\|q\" is a latch" {  } { { "../d_latch_pro/d_latch_pro.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch_pro/d_latch_pro.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d_latch_pro:ub6\|q " "Warning: Node \"d_latch_pro:ub6\|q\" is a latch" {  } { { "../d_latch_pro/d_latch_pro.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch_pro/d_latch_pro.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d_latch_pro:ub7\|q " "Warning: Node \"d_latch_pro:ub7\|q\" is a latch" {  } { { "../d_latch_pro/d_latch_pro.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch_pro/d_latch_pro.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d_latch_pro:ub4\|q " "Warning: Node \"d_latch_pro:ub4\|q\" is a latch" {  } { { "../d_latch_pro/d_latch_pro.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch_pro/d_latch_pro.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d_latch_pro:ub10\|q " "Warning: Node \"d_latch_pro:ub10\|q\" is a latch" {  } { { "../d_latch_pro/d_latch_pro.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch_pro/d_latch_pro.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d_latch_pro:ub8\|q " "Warning: Node \"d_latch_pro:ub8\|q\" is a latch" {  } { { "../d_latch_pro/d_latch_pro.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch_pro/d_latch_pro.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d_latch_pro:ub11\|q " "Warning: Node \"d_latch_pro:ub11\|q\" is a latch" {  } { { "../d_latch_pro/d_latch_pro.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch_pro/d_latch_pro.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d_latch_pro:ub9\|q " "Warning: Node \"d_latch_pro:ub9\|q\" is a latch" {  } { { "../d_latch_pro/d_latch_pro.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch_pro/d_latch_pro.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d_latch_pro:ub15\|q " "Warning: Node \"d_latch_pro:ub15\|q\" is a latch" {  } { { "../d_latch_pro/d_latch_pro.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch_pro/d_latch_pro.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d_latch_pro:ub13\|q " "Warning: Node \"d_latch_pro:ub13\|q\" is a latch" {  } { { "../d_latch_pro/d_latch_pro.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch_pro/d_latch_pro.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d_latch_pro:ub14\|q " "Warning: Node \"d_latch_pro:ub14\|q\" is a latch" {  } { { "../d_latch_pro/d_latch_pro.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch_pro/d_latch_pro.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d_latch_pro:ub12\|q " "Warning: Node \"d_latch_pro:ub12\|q\" is a latch" {  } { { "../d_latch_pro/d_latch_pro.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch_pro/d_latch_pro.vhd" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "key1 " "Info: Assuming node \"key1\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "bit16_value_save.vhd" "" { Text "F:/study/数字电路/实验/lab3/bit16_value_save/bit16_value_save.vhd" 29 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "d_latch_pro:ub8\|q sw_in\[8\] key1 4.937 ns register " "Info: tsu for register \"d_latch_pro:ub8\|q\" (data pin = \"sw_in\[8\]\", clock pin = \"key1\") is 4.937 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.769 ns + Longest pin register " "Info: + Longest pin to register delay is 6.769 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns sw_in\[8\] 1 PIN PIN_AF18 2 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AF18; Fanout = 2; PIN Node = 'sw_in\[8\]'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_in[8] } "NODE_NAME" } } { "bit16_value_save.vhd" "" { Text "F:/study/数字电路/实验/lab3/bit16_value_save/bit16_value_save.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.644 ns) + CELL(0.275 ns) 6.769 ns d_latch_pro:ub8\|q 2 REG LCCOMB_X45_Y19_N6 7 " "Info: 2: + IC(5.644 ns) + CELL(0.275 ns) = 6.769 ns; Loc. = LCCOMB_X45_Y19_N6; Fanout = 7; REG Node = 'd_latch_pro:ub8\|q'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "5.919 ns" { sw_in[8] d_latch_pro:ub8|q } "NODE_NAME" } } { "../d_latch_pro/d_latch_pro.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch_pro/d_latch_pro.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.125 ns ( 16.62 % ) " "Info: Total cell delay = 1.125 ns ( 16.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.644 ns ( 83.38 % ) " "Info: Total interconnect delay = 5.644 ns ( 83.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "6.769 ns" { sw_in[8] d_latch_pro:ub8|q } "NODE_NAME" } } { "e:/quatus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatus/quartus/bin/Technology_Viewer.qrui" "6.769 ns" { sw_in[8] {} sw_in[8]~combout {} d_latch_pro:ub8|q {} } { 0.000ns 0.000ns 5.644ns } { 0.000ns 0.850ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.858 ns + " "Info: + Micro setup delay of destination is 0.858 ns" {  } { { "../d_latch_pro/d_latch_pro.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch_pro/d_latch_pro.vhd" 56 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key1 destination 2.690 ns - Shortest register " "Info: - Shortest clock path from clock \"key1\" to destination register is 2.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns key1 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'key1'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { key1 } "NODE_NAME" } } { "bit16_value_save.vhd" "" { Text "F:/study/数字电路/实验/lab3/bit16_value_save/bit16_value_save.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns key1~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'key1~clkctrl'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { key1 key1~clkctrl } "NODE_NAME" } } { "bit16_value_save.vhd" "" { Text "F:/study/数字电路/实验/lab3/bit16_value_save/bit16_value_save.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.423 ns) + CELL(0.150 ns) 2.690 ns d_latch_pro:ub8\|q 3 REG LCCOMB_X45_Y19_N6 7 " "Info: 3: + IC(1.423 ns) + CELL(0.150 ns) = 2.690 ns; Loc. = LCCOMB_X45_Y19_N6; Fanout = 7; REG Node = 'd_latch_pro:ub8\|q'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { key1~clkctrl d_latch_pro:ub8|q } "NODE_NAME" } } { "../d_latch_pro/d_latch_pro.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch_pro/d_latch_pro.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.149 ns ( 42.71 % ) " "Info: Total cell delay = 1.149 ns ( 42.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.541 ns ( 57.29 % ) " "Info: Total interconnect delay = 1.541 ns ( 57.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { key1 key1~clkctrl d_latch_pro:ub8|q } "NODE_NAME" } } { "e:/quatus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatus/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { key1 {} key1~combout {} key1~clkctrl {} d_latch_pro:ub8|q {} } { 0.000ns 0.000ns 0.118ns 1.423ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "6.769 ns" { sw_in[8] d_latch_pro:ub8|q } "NODE_NAME" } } { "e:/quatus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatus/quartus/bin/Technology_Viewer.qrui" "6.769 ns" { sw_in[8] {} sw_in[8]~combout {} d_latch_pro:ub8|q {} } { 0.000ns 0.000ns 5.644ns } { 0.000ns 0.850ns 0.275ns } "" } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { key1 key1~clkctrl d_latch_pro:ub8|q } "NODE_NAME" } } { "e:/quatus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatus/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { key1 {} key1~combout {} key1~clkctrl {} d_latch_pro:ub8|q {} } { 0.000ns 0.000ns 0.118ns 1.423ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "key1 hexout6\[1\] d_latch_pro:ub10\|q 9.245 ns register " "Info: tco from clock \"key1\" to destination pin \"hexout6\[1\]\" through register \"d_latch_pro:ub10\|q\" is 9.245 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key1 source 2.772 ns + Longest register " "Info: + Longest clock path from clock \"key1\" to source register is 2.772 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns key1 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'key1'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { key1 } "NODE_NAME" } } { "bit16_value_save.vhd" "" { Text "F:/study/数字电路/实验/lab3/bit16_value_save/bit16_value_save.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns key1~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'key1~clkctrl'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { key1 key1~clkctrl } "NODE_NAME" } } { "bit16_value_save.vhd" "" { Text "F:/study/数字电路/实验/lab3/bit16_value_save/bit16_value_save.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.384 ns) + CELL(0.271 ns) 2.772 ns d_latch_pro:ub10\|q 3 REG LCCOMB_X45_Y19_N10 7 " "Info: 3: + IC(1.384 ns) + CELL(0.271 ns) = 2.772 ns; Loc. = LCCOMB_X45_Y19_N10; Fanout = 7; REG Node = 'd_latch_pro:ub10\|q'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "1.655 ns" { key1~clkctrl d_latch_pro:ub10|q } "NODE_NAME" } } { "../d_latch_pro/d_latch_pro.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch_pro/d_latch_pro.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.270 ns ( 45.82 % ) " "Info: Total cell delay = 1.270 ns ( 45.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.502 ns ( 54.18 % ) " "Info: Total interconnect delay = 1.502 ns ( 54.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "2.772 ns" { key1 key1~clkctrl d_latch_pro:ub10|q } "NODE_NAME" } } { "e:/quatus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatus/quartus/bin/Technology_Viewer.qrui" "2.772 ns" { key1 {} key1~combout {} key1~clkctrl {} d_latch_pro:ub10|q {} } { 0.000ns 0.000ns 0.118ns 1.384ns } { 0.000ns 0.999ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../d_latch_pro/d_latch_pro.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch_pro/d_latch_pro.vhd" 56 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.473 ns + Longest register pin " "Info: + Longest register to pin delay is 6.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns d_latch_pro:ub10\|q 1 REG LCCOMB_X45_Y19_N10 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X45_Y19_N10; Fanout = 7; REG Node = 'd_latch_pro:ub10\|q'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_latch_pro:ub10|q } "NODE_NAME" } } { "../d_latch_pro/d_latch_pro.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch_pro/d_latch_pro.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.438 ns) 1.179 ns Display_single:d7\|D_hex~54 2 COMB LCCOMB_X45_Y19_N22 1 " "Info: 2: + IC(0.741 ns) + CELL(0.438 ns) = 1.179 ns; Loc. = LCCOMB_X45_Y19_N22; Fanout = 1; COMB Node = 'Display_single:d7\|D_hex~54'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "1.179 ns" { d_latch_pro:ub10|q Display_single:d7|D_hex~54 } "NODE_NAME" } } { "../../lab2/Display_single/Display_single.vhd" "" { Text "F:/study/数字电路/实验/lab2/Display_single/Display_single.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.149 ns) 1.757 ns Display_single:d7\|D_hex~69 3 COMB LCCOMB_X46_Y19_N28 1 " "Info: 3: + IC(0.429 ns) + CELL(0.149 ns) = 1.757 ns; Loc. = LCCOMB_X46_Y19_N28; Fanout = 1; COMB Node = 'Display_single:d7\|D_hex~69'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { Display_single:d7|D_hex~54 Display_single:d7|D_hex~69 } "NODE_NAME" } } { "../../lab2/Display_single/Display_single.vhd" "" { Text "F:/study/数字电路/实验/lab2/Display_single/Display_single.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.958 ns) + CELL(2.758 ns) 6.473 ns hexout6\[1\] 4 PIN PIN_Y16 0 " "Info: 4: + IC(1.958 ns) + CELL(2.758 ns) = 6.473 ns; Loc. = PIN_Y16; Fanout = 0; PIN Node = 'hexout6\[1\]'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "4.716 ns" { Display_single:d7|D_hex~69 hexout6[1] } "NODE_NAME" } } { "bit16_value_save.vhd" "" { Text "F:/study/数字电路/实验/lab3/bit16_value_save/bit16_value_save.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.345 ns ( 51.68 % ) " "Info: Total cell delay = 3.345 ns ( 51.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.128 ns ( 48.32 % ) " "Info: Total interconnect delay = 3.128 ns ( 48.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "6.473 ns" { d_latch_pro:ub10|q Display_single:d7|D_hex~54 Display_single:d7|D_hex~69 hexout6[1] } "NODE_NAME" } } { "e:/quatus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatus/quartus/bin/Technology_Viewer.qrui" "6.473 ns" { d_latch_pro:ub10|q {} Display_single:d7|D_hex~54 {} Display_single:d7|D_hex~69 {} hexout6[1] {} } { 0.000ns 0.741ns 0.429ns 1.958ns } { 0.000ns 0.438ns 0.149ns 2.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "2.772 ns" { key1 key1~clkctrl d_latch_pro:ub10|q } "NODE_NAME" } } { "e:/quatus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatus/quartus/bin/Technology_Viewer.qrui" "2.772 ns" { key1 {} key1~combout {} key1~clkctrl {} d_latch_pro:ub10|q {} } { 0.000ns 0.000ns 0.118ns 1.384ns } { 0.000ns 0.999ns 0.000ns 0.271ns } "" } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "6.473 ns" { d_latch_pro:ub10|q Display_single:d7|D_hex~54 Display_single:d7|D_hex~69 hexout6[1] } "NODE_NAME" } } { "e:/quatus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatus/quartus/bin/Technology_Viewer.qrui" "6.473 ns" { d_latch_pro:ub10|q {} Display_single:d7|D_hex~54 {} Display_single:d7|D_hex~69 {} hexout6[1] {} } { 0.000ns 0.741ns 0.429ns 1.958ns } { 0.000ns 0.438ns 0.149ns 2.758ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "key0 hexout2\[3\] 8.249 ns Longest " "Info: Longest tpd from source pin \"key0\" to destination pin \"hexout2\[3\]\" is 8.249 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns key0 1 PIN PIN_C13 56 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 56; PIN Node = 'key0'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { key0 } "NODE_NAME" } } { "bit16_value_save.vhd" "" { Text "F:/study/数字电路/实验/lab3/bit16_value_save/bit16_value_save.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.022 ns) + CELL(0.271 ns) 3.272 ns Display_single:d3\|D_hex~65 2 COMB LCCOMB_X44_Y19_N24 1 " "Info: 2: + IC(2.022 ns) + CELL(0.271 ns) = 3.272 ns; Loc. = LCCOMB_X44_Y19_N24; Fanout = 1; COMB Node = 'Display_single:d3\|D_hex~65'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "2.293 ns" { key0 Display_single:d3|D_hex~65 } "NODE_NAME" } } { "../../lab2/Display_single/Display_single.vhd" "" { Text "F:/study/数字电路/实验/lab2/Display_single/Display_single.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.335 ns) + CELL(2.642 ns) 8.249 ns hexout2\[3\] 3 PIN PIN_R25 0 " "Info: 3: + IC(2.335 ns) + CELL(2.642 ns) = 8.249 ns; Loc. = PIN_R25; Fanout = 0; PIN Node = 'hexout2\[3\]'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "4.977 ns" { Display_single:d3|D_hex~65 hexout2[3] } "NODE_NAME" } } { "bit16_value_save.vhd" "" { Text "F:/study/数字电路/实验/lab3/bit16_value_save/bit16_value_save.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.892 ns ( 47.18 % ) " "Info: Total cell delay = 3.892 ns ( 47.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.357 ns ( 52.82 % ) " "Info: Total interconnect delay = 4.357 ns ( 52.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "8.249 ns" { key0 Display_single:d3|D_hex~65 hexout2[3] } "NODE_NAME" } } { "e:/quatus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatus/quartus/bin/Technology_Viewer.qrui" "8.249 ns" { key0 {} key0~combout {} Display_single:d3|D_hex~65 {} hexout2[3] {} } { 0.000ns 0.000ns 2.022ns 2.335ns } { 0.000ns 0.979ns 0.271ns 2.642ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "d_latch_pro:ub2\|q sw_in\[2\] key1 -0.015 ns register " "Info: th for register \"d_latch_pro:ub2\|q\" (data pin = \"sw_in\[2\]\", clock pin = \"key1\") is -0.015 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key1 destination 2.721 ns + Longest register " "Info: + Longest clock path from clock \"key1\" to destination register is 2.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns key1 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'key1'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { key1 } "NODE_NAME" } } { "bit16_value_save.vhd" "" { Text "F:/study/数字电路/实验/lab3/bit16_value_save/bit16_value_save.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns key1~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'key1~clkctrl'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { key1 key1~clkctrl } "NODE_NAME" } } { "bit16_value_save.vhd" "" { Text "F:/study/数字电路/实验/lab3/bit16_value_save/bit16_value_save.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.150 ns) 2.721 ns d_latch_pro:ub2\|q 3 REG LCCOMB_X50_Y33_N0 7 " "Info: 3: + IC(1.454 ns) + CELL(0.150 ns) = 2.721 ns; Loc. = LCCOMB_X50_Y33_N0; Fanout = 7; REG Node = 'd_latch_pro:ub2\|q'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "1.604 ns" { key1~clkctrl d_latch_pro:ub2|q } "NODE_NAME" } } { "../d_latch_pro/d_latch_pro.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch_pro/d_latch_pro.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.149 ns ( 42.23 % ) " "Info: Total cell delay = 1.149 ns ( 42.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.572 ns ( 57.77 % ) " "Info: Total interconnect delay = 1.572 ns ( 57.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { key1 key1~clkctrl d_latch_pro:ub2|q } "NODE_NAME" } } { "e:/quatus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatus/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { key1 {} key1~combout {} key1~clkctrl {} d_latch_pro:ub2|q {} } { 0.000ns 0.000ns 0.118ns 1.454ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../d_latch_pro/d_latch_pro.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch_pro/d_latch_pro.vhd" 56 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.736 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns sw_in\[2\] 1 PIN PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; PIN Node = 'sw_in\[2\]'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_in[2] } "NODE_NAME" } } { "bit16_value_save.vhd" "" { Text "F:/study/数字电路/实验/lab3/bit16_value_save/bit16_value_save.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.482 ns) + CELL(0.275 ns) 2.736 ns d_latch_pro:ub2\|q 2 REG LCCOMB_X50_Y33_N0 7 " "Info: 2: + IC(1.482 ns) + CELL(0.275 ns) = 2.736 ns; Loc. = LCCOMB_X50_Y33_N0; Fanout = 7; REG Node = 'd_latch_pro:ub2\|q'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { sw_in[2] d_latch_pro:ub2|q } "NODE_NAME" } } { "../d_latch_pro/d_latch_pro.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch_pro/d_latch_pro.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.254 ns ( 45.83 % ) " "Info: Total cell delay = 1.254 ns ( 45.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.482 ns ( 54.17 % ) " "Info: Total interconnect delay = 1.482 ns ( 54.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { sw_in[2] d_latch_pro:ub2|q } "NODE_NAME" } } { "e:/quatus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatus/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { sw_in[2] {} sw_in[2]~combout {} d_latch_pro:ub2|q {} } { 0.000ns 0.000ns 1.482ns } { 0.000ns 0.979ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { key1 key1~clkctrl d_latch_pro:ub2|q } "NODE_NAME" } } { "e:/quatus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatus/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { key1 {} key1~combout {} key1~clkctrl {} d_latch_pro:ub2|q {} } { 0.000ns 0.000ns 0.118ns 1.454ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { sw_in[2] d_latch_pro:ub2|q } "NODE_NAME" } } { "e:/quatus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatus/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { sw_in[2] {} sw_in[2]~combout {} d_latch_pro:ub2|q {} } { 0.000ns 0.000ns 1.482ns } { 0.000ns 0.979ns 0.275ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 34 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 18 21:31:43 2018 " "Info: Processing ended: Tue Dec 18 21:31:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
