
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//column_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402240 <.init>:
  402240:	stp	x29, x30, [sp, #-16]!
  402244:	mov	x29, sp
  402248:	bl	402940 <scols_reset_iter@plt+0x60>
  40224c:	ldp	x29, x30, [sp], #16
  402250:	ret

Disassembly of section .plt:

0000000000402260 <mbrtowc@plt-0x20>:
  402260:	stp	x16, x30, [sp, #-16]!
  402264:	adrp	x16, 418000 <scols_reset_iter@plt+0x15720>
  402268:	ldr	x17, [x16, #4088]
  40226c:	add	x16, x16, #0xff8
  402270:	br	x17
  402274:	nop
  402278:	nop
  40227c:	nop

0000000000402280 <mbrtowc@plt>:
  402280:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402284:	ldr	x17, [x16]
  402288:	add	x16, x16, #0x0
  40228c:	br	x17

0000000000402290 <memcpy@plt>:
  402290:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402294:	ldr	x17, [x16, #8]
  402298:	add	x16, x16, #0x8
  40229c:	br	x17

00000000004022a0 <_exit@plt>:
  4022a0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4022a4:	ldr	x17, [x16, #16]
  4022a8:	add	x16, x16, #0x10
  4022ac:	br	x17

00000000004022b0 <strtoul@plt>:
  4022b0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4022b4:	ldr	x17, [x16, #24]
  4022b8:	add	x16, x16, #0x18
  4022bc:	br	x17

00000000004022c0 <strlen@plt>:
  4022c0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4022c4:	ldr	x17, [x16, #32]
  4022c8:	add	x16, x16, #0x20
  4022cc:	br	x17

00000000004022d0 <fputs@plt>:
  4022d0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4022d4:	ldr	x17, [x16, #40]
  4022d8:	add	x16, x16, #0x28
  4022dc:	br	x17

00000000004022e0 <mbstowcs@plt>:
  4022e0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4022e4:	ldr	x17, [x16, #48]
  4022e8:	add	x16, x16, #0x30
  4022ec:	br	x17

00000000004022f0 <exit@plt>:
  4022f0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4022f4:	ldr	x17, [x16, #56]
  4022f8:	add	x16, x16, #0x38
  4022fc:	br	x17

0000000000402300 <dup@plt>:
  402300:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402304:	ldr	x17, [x16, #64]
  402308:	add	x16, x16, #0x40
  40230c:	br	x17

0000000000402310 <scols_line_refer_data@plt>:
  402310:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402314:	ldr	x17, [x16, #72]
  402318:	add	x16, x16, #0x48
  40231c:	br	x17

0000000000402320 <strtoimax@plt>:
  402320:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402324:	ldr	x17, [x16, #80]
  402328:	add	x16, x16, #0x50
  40232c:	br	x17

0000000000402330 <scols_line_get_column_cell@plt>:
  402330:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402334:	ldr	x17, [x16, #88]
  402338:	add	x16, x16, #0x58
  40233c:	br	x17

0000000000402340 <scols_table_set_name@plt>:
  402340:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402344:	ldr	x17, [x16, #96]
  402348:	add	x16, x16, #0x60
  40234c:	br	x17

0000000000402350 <strtod@plt>:
  402350:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402354:	ldr	x17, [x16, #104]
  402358:	add	x16, x16, #0x68
  40235c:	br	x17

0000000000402360 <scols_table_enable_noheadings@plt>:
  402360:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402364:	ldr	x17, [x16, #112]
  402368:	add	x16, x16, #0x70
  40236c:	br	x17

0000000000402370 <scols_column_get_header@plt>:
  402370:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402374:	ldr	x17, [x16, #120]
  402378:	add	x16, x16, #0x78
  40237c:	br	x17

0000000000402380 <scols_table_new_column@plt>:
  402380:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402384:	ldr	x17, [x16, #128]
  402388:	add	x16, x16, #0x80
  40238c:	br	x17

0000000000402390 <scols_free_iter@plt>:
  402390:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402394:	ldr	x17, [x16, #136]
  402398:	add	x16, x16, #0x88
  40239c:	br	x17

00000000004023a0 <ttyname@plt>:
  4023a0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4023a4:	ldr	x17, [x16, #144]
  4023a8:	add	x16, x16, #0x90
  4023ac:	br	x17

00000000004023b0 <sprintf@plt>:
  4023b0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4023b4:	ldr	x17, [x16, #152]
  4023b8:	add	x16, x16, #0x98
  4023bc:	br	x17

00000000004023c0 <__cxa_atexit@plt>:
  4023c0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4023c4:	ldr	x17, [x16, #160]
  4023c8:	add	x16, x16, #0xa0
  4023cc:	br	x17

00000000004023d0 <fputc@plt>:
  4023d0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4023d4:	ldr	x17, [x16, #168]
  4023d8:	add	x16, x16, #0xa8
  4023dc:	br	x17

00000000004023e0 <putwchar@plt>:
  4023e0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4023e4:	ldr	x17, [x16, #176]
  4023e8:	add	x16, x16, #0xb0
  4023ec:	br	x17

00000000004023f0 <scols_table_set_column_separator@plt>:
  4023f0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4023f4:	ldr	x17, [x16, #184]
  4023f8:	add	x16, x16, #0xb8
  4023fc:	br	x17

0000000000402400 <snprintf@plt>:
  402400:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402404:	ldr	x17, [x16, #192]
  402408:	add	x16, x16, #0xc0
  40240c:	br	x17

0000000000402410 <localeconv@plt>:
  402410:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402414:	ldr	x17, [x16, #200]
  402418:	add	x16, x16, #0xc8
  40241c:	br	x17

0000000000402420 <stpcpy@plt>:
  402420:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402424:	ldr	x17, [x16, #208]
  402428:	add	x16, x16, #0xd0
  40242c:	br	x17

0000000000402430 <fileno@plt>:
  402430:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402434:	ldr	x17, [x16, #216]
  402438:	add	x16, x16, #0xd8
  40243c:	br	x17

0000000000402440 <wcspbrk@plt>:
  402440:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402444:	ldr	x17, [x16, #224]
  402448:	add	x16, x16, #0xe0
  40244c:	br	x17

0000000000402450 <fclose@plt>:
  402450:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402454:	ldr	x17, [x16, #232]
  402458:	add	x16, x16, #0xe8
  40245c:	br	x17

0000000000402460 <fopen@plt>:
  402460:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402464:	ldr	x17, [x16, #240]
  402468:	add	x16, x16, #0xf0
  40246c:	br	x17

0000000000402470 <malloc@plt>:
  402470:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402474:	ldr	x17, [x16, #248]
  402478:	add	x16, x16, #0xf8
  40247c:	br	x17

0000000000402480 <wcwidth@plt>:
  402480:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402484:	ldr	x17, [x16, #256]
  402488:	add	x16, x16, #0x100
  40248c:	br	x17

0000000000402490 <scols_column_get_flags@plt>:
  402490:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402494:	ldr	x17, [x16, #264]
  402498:	add	x16, x16, #0x108
  40249c:	br	x17

00000000004024a0 <strncmp@plt>:
  4024a0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4024a4:	ldr	x17, [x16, #272]
  4024a8:	add	x16, x16, #0x110
  4024ac:	br	x17

00000000004024b0 <bindtextdomain@plt>:
  4024b0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4024b4:	ldr	x17, [x16, #280]
  4024b8:	add	x16, x16, #0x118
  4024bc:	br	x17

00000000004024c0 <__libc_start_main@plt>:
  4024c0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4024c4:	ldr	x17, [x16, #288]
  4024c8:	add	x16, x16, #0x120
  4024cc:	br	x17

00000000004024d0 <fgetc@plt>:
  4024d0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4024d4:	ldr	x17, [x16, #296]
  4024d8:	add	x16, x16, #0x128
  4024dc:	br	x17

00000000004024e0 <scols_table_get_column@plt>:
  4024e0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4024e4:	ldr	x17, [x16, #304]
  4024e8:	add	x16, x16, #0x130
  4024ec:	br	x17

00000000004024f0 <memset@plt>:
  4024f0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4024f4:	ldr	x17, [x16, #312]
  4024f8:	add	x16, x16, #0x138
  4024fc:	br	x17

0000000000402500 <scols_new_table@plt>:
  402500:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402504:	ldr	x17, [x16, #320]
  402508:	add	x16, x16, #0x140
  40250c:	br	x17

0000000000402510 <scols_column_set_flags@plt>:
  402510:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402514:	ldr	x17, [x16, #328]
  402518:	add	x16, x16, #0x148
  40251c:	br	x17

0000000000402520 <calloc@plt>:
  402520:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402524:	ldr	x17, [x16, #336]
  402528:	add	x16, x16, #0x150
  40252c:	br	x17

0000000000402530 <strcasecmp@plt>:
  402530:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402534:	ldr	x17, [x16, #344]
  402538:	add	x16, x16, #0x158
  40253c:	br	x17

0000000000402540 <realloc@plt>:
  402540:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402544:	ldr	x17, [x16, #352]
  402548:	add	x16, x16, #0x160
  40254c:	br	x17

0000000000402550 <strdup@plt>:
  402550:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402554:	ldr	x17, [x16, #360]
  402558:	add	x16, x16, #0x168
  40255c:	br	x17

0000000000402560 <scols_table_new_line@plt>:
  402560:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402564:	ldr	x17, [x16, #368]
  402568:	add	x16, x16, #0x170
  40256c:	br	x17

0000000000402570 <wcstok@plt>:
  402570:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402574:	ldr	x17, [x16, #376]
  402578:	add	x16, x16, #0x178
  40257c:	br	x17

0000000000402580 <close@plt>:
  402580:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402584:	ldr	x17, [x16, #384]
  402588:	add	x16, x16, #0x180
  40258c:	br	x17

0000000000402590 <scols_table_is_json@plt>:
  402590:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402594:	ldr	x17, [x16, #392]
  402598:	add	x16, x16, #0x188
  40259c:	br	x17

00000000004025a0 <__gmon_start__@plt>:
  4025a0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4025a4:	ldr	x17, [x16, #400]
  4025a8:	add	x16, x16, #0x190
  4025ac:	br	x17

00000000004025b0 <strtoumax@plt>:
  4025b0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4025b4:	ldr	x17, [x16, #408]
  4025b8:	add	x16, x16, #0x198
  4025bc:	br	x17

00000000004025c0 <abort@plt>:
  4025c0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4025c4:	ldr	x17, [x16, #416]
  4025c8:	add	x16, x16, #0x1a0
  4025cc:	br	x17

00000000004025d0 <scols_table_set_termforce@plt>:
  4025d0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4025d4:	ldr	x17, [x16, #424]
  4025d8:	add	x16, x16, #0x1a8
  4025dc:	br	x17

00000000004025e0 <scols_table_get_ncols@plt>:
  4025e0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4025e4:	ldr	x17, [x16, #432]
  4025e8:	add	x16, x16, #0x1b0
  4025ec:	br	x17

00000000004025f0 <scols_table_enable_header_repeat@plt>:
  4025f0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4025f4:	ldr	x17, [x16, #440]
  4025f8:	add	x16, x16, #0x1b8
  4025fc:	br	x17

0000000000402600 <scols_table_next_line@plt>:
  402600:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402604:	ldr	x17, [x16, #448]
  402608:	add	x16, x16, #0x1c0
  40260c:	br	x17

0000000000402610 <feof@plt>:
  402610:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402614:	ldr	x17, [x16, #456]
  402618:	add	x16, x16, #0x1c8
  40261c:	br	x17

0000000000402620 <textdomain@plt>:
  402620:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402624:	ldr	x17, [x16, #464]
  402628:	add	x16, x16, #0x1d0
  40262c:	br	x17

0000000000402630 <getopt_long@plt>:
  402630:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402634:	ldr	x17, [x16, #472]
  402638:	add	x16, x16, #0x1d8
  40263c:	br	x17

0000000000402640 <strcmp@plt>:
  402640:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402644:	ldr	x17, [x16, #480]
  402648:	add	x16, x16, #0x1e0
  40264c:	br	x17

0000000000402650 <warn@plt>:
  402650:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402654:	ldr	x17, [x16, #488]
  402658:	add	x16, x16, #0x1e8
  40265c:	br	x17

0000000000402660 <__ctype_b_loc@plt>:
  402660:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402664:	ldr	x17, [x16, #496]
  402668:	add	x16, x16, #0x1f0
  40266c:	br	x17

0000000000402670 <strtol@plt>:
  402670:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402674:	ldr	x17, [x16, #504]
  402678:	add	x16, x16, #0x1f8
  40267c:	br	x17

0000000000402680 <scols_table_next_column@plt>:
  402680:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402684:	ldr	x17, [x16, #512]
  402688:	add	x16, x16, #0x200
  40268c:	br	x17

0000000000402690 <getline@plt>:
  402690:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402694:	ldr	x17, [x16, #520]
  402698:	add	x16, x16, #0x208
  40269c:	br	x17

00000000004026a0 <scols_cell_get_data@plt>:
  4026a0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4026a4:	ldr	x17, [x16, #528]
  4026a8:	add	x16, x16, #0x210
  4026ac:	br	x17

00000000004026b0 <free@plt>:
  4026b0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4026b4:	ldr	x17, [x16, #536]
  4026b8:	add	x16, x16, #0x218
  4026bc:	br	x17

00000000004026c0 <scols_line_is_ancestor@plt>:
  4026c0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4026c4:	ldr	x17, [x16, #544]
  4026c8:	add	x16, x16, #0x220
  4026cc:	br	x17

00000000004026d0 <__ctype_get_mb_cur_max@plt>:
  4026d0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4026d4:	ldr	x17, [x16, #552]
  4026d8:	add	x16, x16, #0x228
  4026dc:	br	x17

00000000004026e0 <scols_table_get_nlines@plt>:
  4026e0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4026e4:	ldr	x17, [x16, #560]
  4026e8:	add	x16, x16, #0x230
  4026ec:	br	x17

00000000004026f0 <scols_table_enable_json@plt>:
  4026f0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4026f4:	ldr	x17, [x16, #568]
  4026f8:	add	x16, x16, #0x238
  4026fc:	br	x17

0000000000402700 <vasprintf@plt>:
  402700:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402704:	ldr	x17, [x16, #576]
  402708:	add	x16, x16, #0x240
  40270c:	br	x17

0000000000402710 <scols_table_move_column@plt>:
  402710:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402714:	ldr	x17, [x16, #584]
  402718:	add	x16, x16, #0x248
  40271c:	br	x17

0000000000402720 <scols_table_set_termwidth@plt>:
  402720:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402724:	ldr	x17, [x16, #592]
  402728:	add	x16, x16, #0x250
  40272c:	br	x17

0000000000402730 <strndup@plt>:
  402730:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402734:	ldr	x17, [x16, #600]
  402738:	add	x16, x16, #0x258
  40273c:	br	x17

0000000000402740 <strspn@plt>:
  402740:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402744:	ldr	x17, [x16, #608]
  402748:	add	x16, x16, #0x260
  40274c:	br	x17

0000000000402750 <strchr@plt>:
  402750:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402754:	ldr	x17, [x16, #616]
  402758:	add	x16, x16, #0x268
  40275c:	br	x17

0000000000402760 <fflush@plt>:
  402760:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402764:	ldr	x17, [x16, #624]
  402768:	add	x16, x16, #0x270
  40276c:	br	x17

0000000000402770 <scols_print_table@plt>:
  402770:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402774:	ldr	x17, [x16, #632]
  402778:	add	x16, x16, #0x278
  40277c:	br	x17

0000000000402780 <warnx@plt>:
  402780:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402784:	ldr	x17, [x16, #640]
  402788:	add	x16, x16, #0x280
  40278c:	br	x17

0000000000402790 <memchr@plt>:
  402790:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402794:	ldr	x17, [x16, #648]
  402798:	add	x16, x16, #0x288
  40279c:	br	x17

00000000004027a0 <isatty@plt>:
  4027a0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4027a4:	ldr	x17, [x16, #656]
  4027a8:	add	x16, x16, #0x290
  4027ac:	br	x17

00000000004027b0 <wcstombs@plt>:
  4027b0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4027b4:	ldr	x17, [x16, #664]
  4027b8:	add	x16, x16, #0x298
  4027bc:	br	x17

00000000004027c0 <fputws@plt>:
  4027c0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4027c4:	ldr	x17, [x16, #672]
  4027c8:	add	x16, x16, #0x2a0
  4027cc:	br	x17

00000000004027d0 <scols_new_iter@plt>:
  4027d0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4027d4:	ldr	x17, [x16, #680]
  4027d8:	add	x16, x16, #0x2a8
  4027dc:	br	x17

00000000004027e0 <dcgettext@plt>:
  4027e0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4027e4:	ldr	x17, [x16, #688]
  4027e8:	add	x16, x16, #0x2b0
  4027ec:	br	x17

00000000004027f0 <scols_line_add_child@plt>:
  4027f0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4027f4:	ldr	x17, [x16, #696]
  4027f8:	add	x16, x16, #0x2b8
  4027fc:	br	x17

0000000000402800 <errx@plt>:
  402800:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402804:	ldr	x17, [x16, #704]
  402808:	add	x16, x16, #0x2c0
  40280c:	br	x17

0000000000402810 <iswprint@plt>:
  402810:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402814:	ldr	x17, [x16, #712]
  402818:	add	x16, x16, #0x2c8
  40281c:	br	x17

0000000000402820 <strcspn@plt>:
  402820:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402824:	ldr	x17, [x16, #720]
  402828:	add	x16, x16, #0x2d0
  40282c:	br	x17

0000000000402830 <printf@plt>:
  402830:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402834:	ldr	x17, [x16, #728]
  402838:	add	x16, x16, #0x2d8
  40283c:	br	x17

0000000000402840 <__assert_fail@plt>:
  402840:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402844:	ldr	x17, [x16, #736]
  402848:	add	x16, x16, #0x2e0
  40284c:	br	x17

0000000000402850 <__errno_location@plt>:
  402850:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402854:	ldr	x17, [x16, #744]
  402858:	add	x16, x16, #0x2e8
  40285c:	br	x17

0000000000402860 <getenv@plt>:
  402860:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402864:	ldr	x17, [x16, #752]
  402868:	add	x16, x16, #0x2f0
  40286c:	br	x17

0000000000402870 <scols_table_enable_noencoding@plt>:
  402870:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402874:	ldr	x17, [x16, #760]
  402878:	add	x16, x16, #0x2f8
  40287c:	br	x17

0000000000402880 <fprintf@plt>:
  402880:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402884:	ldr	x17, [x16, #768]
  402888:	add	x16, x16, #0x300
  40288c:	br	x17

0000000000402890 <scols_init_debug@plt>:
  402890:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  402894:	ldr	x17, [x16, #776]
  402898:	add	x16, x16, #0x308
  40289c:	br	x17

00000000004028a0 <err@plt>:
  4028a0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4028a4:	ldr	x17, [x16, #784]
  4028a8:	add	x16, x16, #0x310
  4028ac:	br	x17

00000000004028b0 <ioctl@plt>:
  4028b0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4028b4:	ldr	x17, [x16, #792]
  4028b8:	add	x16, x16, #0x318
  4028bc:	br	x17

00000000004028c0 <setlocale@plt>:
  4028c0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4028c4:	ldr	x17, [x16, #800]
  4028c8:	add	x16, x16, #0x320
  4028cc:	br	x17

00000000004028d0 <ferror@plt>:
  4028d0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4028d4:	ldr	x17, [x16, #808]
  4028d8:	add	x16, x16, #0x328
  4028dc:	br	x17

00000000004028e0 <scols_reset_iter@plt>:
  4028e0:	adrp	x16, 419000 <scols_reset_iter@plt+0x16720>
  4028e4:	ldr	x17, [x16, #816]
  4028e8:	add	x16, x16, #0x330
  4028ec:	br	x17

Disassembly of section .text:

00000000004028f0 <.text>:
  4028f0:	mov	x29, #0x0                   	// #0
  4028f4:	mov	x30, #0x0                   	// #0
  4028f8:	mov	x5, x0
  4028fc:	ldr	x1, [sp]
  402900:	add	x2, sp, #0x8
  402904:	mov	x6, sp
  402908:	movz	x0, #0x0, lsl #48
  40290c:	movk	x0, #0x0, lsl #32
  402910:	movk	x0, #0x40, lsl #16
  402914:	movk	x0, #0x2a40
  402918:	movz	x3, #0x0, lsl #48
  40291c:	movk	x3, #0x0, lsl #32
  402920:	movk	x3, #0x40, lsl #16
  402924:	movk	x3, #0x7720
  402928:	movz	x4, #0x0, lsl #48
  40292c:	movk	x4, #0x0, lsl #32
  402930:	movk	x4, #0x40, lsl #16
  402934:	movk	x4, #0x77a0
  402938:	bl	4024c0 <__libc_start_main@plt>
  40293c:	bl	4025c0 <abort@plt>
  402940:	adrp	x0, 418000 <scols_reset_iter@plt+0x15720>
  402944:	ldr	x0, [x0, #4064]
  402948:	cbz	x0, 402950 <scols_reset_iter@plt+0x70>
  40294c:	b	4025a0 <__gmon_start__@plt>
  402950:	ret
  402954:	adrp	x0, 419000 <scols_reset_iter@plt+0x16720>
  402958:	add	x0, x0, #0x350
  40295c:	adrp	x1, 419000 <scols_reset_iter@plt+0x16720>
  402960:	add	x1, x1, #0x350
  402964:	cmp	x0, x1
  402968:	b.eq	40299c <scols_reset_iter@plt+0xbc>  // b.none
  40296c:	stp	x29, x30, [sp, #-32]!
  402970:	mov	x29, sp
  402974:	adrp	x0, 407000 <scols_reset_iter@plt+0x4720>
  402978:	ldr	x0, [x0, #2000]
  40297c:	str	x0, [sp, #24]
  402980:	mov	x1, x0
  402984:	cbz	x1, 402994 <scols_reset_iter@plt+0xb4>
  402988:	adrp	x0, 419000 <scols_reset_iter@plt+0x16720>
  40298c:	add	x0, x0, #0x350
  402990:	blr	x1
  402994:	ldp	x29, x30, [sp], #32
  402998:	ret
  40299c:	ret
  4029a0:	adrp	x0, 419000 <scols_reset_iter@plt+0x16720>
  4029a4:	add	x0, x0, #0x350
  4029a8:	adrp	x1, 419000 <scols_reset_iter@plt+0x16720>
  4029ac:	add	x1, x1, #0x350
  4029b0:	sub	x0, x0, x1
  4029b4:	lsr	x1, x0, #63
  4029b8:	add	x0, x1, x0, asr #3
  4029bc:	cmp	xzr, x0, asr #1
  4029c0:	b.eq	4029f8 <scols_reset_iter@plt+0x118>  // b.none
  4029c4:	stp	x29, x30, [sp, #-32]!
  4029c8:	mov	x29, sp
  4029cc:	asr	x1, x0, #1
  4029d0:	adrp	x0, 407000 <scols_reset_iter@plt+0x4720>
  4029d4:	ldr	x0, [x0, #2008]
  4029d8:	str	x0, [sp, #24]
  4029dc:	mov	x2, x0
  4029e0:	cbz	x2, 4029f0 <scols_reset_iter@plt+0x110>
  4029e4:	adrp	x0, 419000 <scols_reset_iter@plt+0x16720>
  4029e8:	add	x0, x0, #0x350
  4029ec:	blr	x2
  4029f0:	ldp	x29, x30, [sp], #32
  4029f4:	ret
  4029f8:	ret
  4029fc:	adrp	x0, 419000 <scols_reset_iter@plt+0x16720>
  402a00:	ldrb	w0, [x0, #896]
  402a04:	cbnz	w0, 402a28 <scols_reset_iter@plt+0x148>
  402a08:	stp	x29, x30, [sp, #-16]!
  402a0c:	mov	x29, sp
  402a10:	bl	402954 <scols_reset_iter@plt+0x74>
  402a14:	adrp	x0, 419000 <scols_reset_iter@plt+0x16720>
  402a18:	mov	w1, #0x1                   	// #1
  402a1c:	strb	w1, [x0, #896]
  402a20:	ldp	x29, x30, [sp], #16
  402a24:	ret
  402a28:	ret
  402a2c:	stp	x29, x30, [sp, #-16]!
  402a30:	mov	x29, sp
  402a34:	bl	4029a0 <scols_reset_iter@plt+0xc0>
  402a38:	ldp	x29, x30, [sp], #16
  402a3c:	ret
  402a40:	sub	sp, sp, #0x120
  402a44:	stp	x20, x19, [sp, #272]
  402a48:	mov	x19, x1
  402a4c:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  402a50:	stp	x26, x25, [sp, #224]
  402a54:	mov	w20, w0
  402a58:	movi	v0.2d, #0x0
  402a5c:	mov	x8, #0xffffffffffffffff    	// #-1
  402a60:	mov	w26, #0x1                   	// #1
  402a64:	add	x1, x1, #0x3d0
  402a68:	mov	w0, #0x6                   	// #6
  402a6c:	stp	x29, x30, [sp, #192]
  402a70:	stp	x28, x27, [sp, #208]
  402a74:	stp	x24, x23, [sp, #240]
  402a78:	stp	x22, x21, [sp, #256]
  402a7c:	add	x29, sp, #0xc0
  402a80:	stp	q0, q0, [sp, #16]
  402a84:	str	x8, [sp, #24]
  402a88:	str	wzr, [sp, #8]
  402a8c:	stp	q0, q0, [sp, #144]
  402a90:	stp	q0, q0, [sp, #112]
  402a94:	stp	q0, q0, [sp, #80]
  402a98:	stp	q0, q0, [sp, #48]
  402a9c:	strb	w26, [sp, #168]
  402aa0:	str	xzr, [sp]
  402aa4:	bl	4028c0 <setlocale@plt>
  402aa8:	adrp	x21, 407000 <scols_reset_iter@plt+0x4720>
  402aac:	add	x21, x21, #0xcb5
  402ab0:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  402ab4:	add	x1, x1, #0xcc0
  402ab8:	mov	x0, x21
  402abc:	bl	4024b0 <bindtextdomain@plt>
  402ac0:	mov	x0, x21
  402ac4:	bl	402620 <textdomain@plt>
  402ac8:	bl	402f80 <scols_reset_iter@plt+0x6a0>
  402acc:	adrp	x8, 407000 <scols_reset_iter@plt+0x4720>
  402ad0:	adrp	x0, 407000 <scols_reset_iter@plt+0x4720>
  402ad4:	add	x8, x8, #0xcd2
  402ad8:	add	x0, x0, #0xcd5
  402adc:	str	x8, [sp, #136]
  402ae0:	bl	402f9c <scols_reset_iter@plt+0x6bc>
  402ae4:	adrp	x2, 407000 <scols_reset_iter@plt+0x4720>
  402ae8:	adrp	x3, 407000 <scols_reset_iter@plt+0x4720>
  402aec:	str	x0, [sp, #128]
  402af0:	add	x2, x2, #0xcd8
  402af4:	add	x3, x3, #0x818
  402af8:	mov	w0, w20
  402afc:	mov	x1, x19
  402b00:	mov	x4, xzr
  402b04:	bl	402630 <getopt_long@plt>
  402b08:	cmn	w0, #0x1
  402b0c:	b.eq	402cdc <scols_reset_iter@plt+0x3fc>  // b.none
  402b10:	adrp	x27, 407000 <scols_reset_iter@plt+0x4720>
  402b14:	adrp	x21, 407000 <scols_reset_iter@plt+0x4720>
  402b18:	adrp	x22, 407000 <scols_reset_iter@plt+0x4720>
  402b1c:	adrp	x24, 407000 <scols_reset_iter@plt+0x4720>
  402b20:	mov	w25, w0
  402b24:	add	x27, x27, #0x7e0
  402b28:	adrp	x28, 419000 <scols_reset_iter@plt+0x16720>
  402b2c:	add	x21, x21, #0xcd8
  402b30:	add	x22, x22, #0x818
  402b34:	mov	w23, #0x2                   	// #2
  402b38:	add	x24, x24, #0xcfd
  402b3c:	b	402b6c <scols_reset_iter@plt+0x28c>
  402b40:	ldr	x8, [x28, #856]
  402b44:	str	x8, [sp, #120]
  402b48:	mov	w0, w20
  402b4c:	mov	x1, x19
  402b50:	mov	x2, x21
  402b54:	mov	x3, x22
  402b58:	mov	x4, xzr
  402b5c:	bl	402630 <getopt_long@plt>
  402b60:	mov	w25, w0
  402b64:	cmn	w0, #0x1
  402b68:	b.eq	402cdc <scols_reset_iter@plt+0x3fc>  // b.none
  402b6c:	mov	x1, sp
  402b70:	mov	w0, w25
  402b74:	bl	403008 <scols_reset_iter@plt+0x728>
  402b78:	sub	w8, w25, #0x45
  402b7c:	cmp	w8, #0x33
  402b80:	b.hi	402ed4 <scols_reset_iter@plt+0x5f4>  // b.pmore
  402b84:	adr	x9, 402b40 <scols_reset_iter@plt+0x260>
  402b88:	ldrb	w10, [x27, x8]
  402b8c:	add	x9, x9, x10, lsl #2
  402b90:	br	x9
  402b94:	ldr	x8, [x28, #856]
  402b98:	str	x8, [sp, #80]
  402b9c:	b	402b48 <scols_reset_iter@plt+0x268>
  402ba0:	ldr	x8, [x28, #856]
  402ba4:	str	x8, [sp, #88]
  402ba8:	b	402b48 <scols_reset_iter@plt+0x268>
  402bac:	ldr	x8, [x28, #856]
  402bb0:	str	x8, [sp, #72]
  402bb4:	b	402b48 <scols_reset_iter@plt+0x268>
  402bb8:	ldr	x8, [x28, #856]
  402bbc:	str	x8, [sp, #48]
  402bc0:	b	402b48 <scols_reset_iter@plt+0x268>
  402bc4:	ldrb	w8, [sp, #168]
  402bc8:	orr	w8, w8, #0x10
  402bcc:	strb	w8, [sp, #168]
  402bd0:	b	402b48 <scols_reset_iter@plt+0x268>
  402bd4:	ldr	x0, [sp, #128]
  402bd8:	bl	4026b0 <free@plt>
  402bdc:	ldr	x0, [x28, #856]
  402be0:	bl	402f9c <scols_reset_iter@plt+0x6bc>
  402be4:	ldrb	w8, [sp, #168]
  402be8:	str	x0, [sp, #128]
  402bec:	and	w8, w8, #0xfe
  402bf0:	strb	w8, [sp, #168]
  402bf4:	b	402b48 <scols_reset_iter@plt+0x268>
  402bf8:	ldr	x8, [x28, #856]
  402bfc:	str	x8, [sp, #56]
  402c00:	b	402b48 <scols_reset_iter@plt+0x268>
  402c04:	ldr	x8, [x28, #856]
  402c08:	str	x8, [sp, #64]
  402c0c:	b	402b48 <scols_reset_iter@plt+0x268>
  402c10:	ldr	x25, [x28, #856]
  402c14:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  402c18:	mov	w2, #0x5                   	// #5
  402c1c:	mov	x0, xzr
  402c20:	add	x1, x1, #0xd16
  402c24:	bl	4027e0 <dcgettext@plt>
  402c28:	mov	x1, x0
  402c2c:	mov	x0, x25
  402c30:	bl	403158 <scols_reset_iter@plt+0x878>
  402c34:	str	x0, [sp, #40]
  402c38:	b	402b48 <scols_reset_iter@plt+0x268>
  402c3c:	ldrb	w8, [sp, #168]
  402c40:	orr	w8, w8, #0x8
  402c44:	strb	w8, [sp, #168]
  402c48:	b	402b48 <scols_reset_iter@plt+0x268>
  402c4c:	str	w23, [sp, #16]
  402c50:	b	402b48 <scols_reset_iter@plt+0x268>
  402c54:	ldr	x8, [x28, #856]
  402c58:	str	x8, [sp, #96]
  402c5c:	b	402b48 <scols_reset_iter@plt+0x268>
  402c60:	ldrb	w8, [sp, #168]
  402c64:	str	w23, [sp, #16]
  402c68:	orr	w8, w8, #0x2
  402c6c:	strb	w8, [sp, #168]
  402c70:	b	402b48 <scols_reset_iter@plt+0x268>
  402c74:	ldr	x25, [x28, #856]
  402c78:	mov	w2, #0x5                   	// #5
  402c7c:	mov	x0, xzr
  402c80:	mov	x1, x24
  402c84:	bl	4027e0 <dcgettext@plt>
  402c88:	mov	x1, x0
  402c8c:	mov	x0, x25
  402c90:	bl	405978 <scols_reset_iter@plt+0x3098>
  402c94:	mov	w8, w0
  402c98:	str	x8, [sp, #24]
  402c9c:	b	402b48 <scols_reset_iter@plt+0x268>
  402ca0:	ldr	x8, [x28, #856]
  402ca4:	str	x8, [sp, #136]
  402ca8:	b	402b48 <scols_reset_iter@plt+0x268>
  402cac:	ldrb	w8, [sp, #168]
  402cb0:	orr	w8, w8, #0x4
  402cb4:	strb	w8, [sp, #168]
  402cb8:	b	402b48 <scols_reset_iter@plt+0x268>
  402cbc:	str	w26, [sp, #16]
  402cc0:	b	402b48 <scols_reset_iter@plt+0x268>
  402cc4:	ldr	x8, [x28, #856]
  402cc8:	str	x8, [sp, #104]
  402ccc:	b	402b48 <scols_reset_iter@plt+0x268>
  402cd0:	ldr	x8, [x28, #856]
  402cd4:	str	x8, [sp, #112]
  402cd8:	b	402b48 <scols_reset_iter@plt+0x268>
  402cdc:	ldr	x8, [sp, #24]
  402ce0:	adrp	x9, 419000 <scols_reset_iter@plt+0x16720>
  402ce4:	ldrsw	x21, [x9, #864]
  402ce8:	cmn	x8, #0x1
  402cec:	b.eq	402cfc <scols_reset_iter@plt+0x41c>  // b.none
  402cf0:	ldr	x8, [sp, #104]
  402cf4:	cbnz	x8, 402d14 <scols_reset_iter@plt+0x434>
  402cf8:	b	402d2c <scols_reset_iter@plt+0x44c>
  402cfc:	mov	w0, #0x50                  	// #80
  402d00:	bl	406bec <scols_reset_iter@plt+0x430c>
  402d04:	sxtw	x8, w0
  402d08:	str	x8, [sp, #24]
  402d0c:	ldr	x8, [sp, #104]
  402d10:	cbz	x8, 402d2c <scols_reset_iter@plt+0x44c>
  402d14:	ldr	x8, [sp, #120]
  402d18:	mov	w9, #0x2                   	// #2
  402d1c:	str	w9, [sp, #16]
  402d20:	cbz	x8, 402f4c <scols_reset_iter@plt+0x66c>
  402d24:	ldr	x8, [sp, #112]
  402d28:	cbz	x8, 402f4c <scols_reset_iter@plt+0x66c>
  402d2c:	ldr	w8, [sp, #16]
  402d30:	cmp	w8, #0x2
  402d34:	b.eq	402d78 <scols_reset_iter@plt+0x498>  // b.none
  402d38:	ldr	x8, [sp, #56]
  402d3c:	cbnz	x8, 402f40 <scols_reset_iter@plt+0x660>
  402d40:	ldr	x8, [sp, #48]
  402d44:	cbnz	x8, 402f40 <scols_reset_iter@plt+0x660>
  402d48:	ldr	x8, [sp, #88]
  402d4c:	cbnz	x8, 402f40 <scols_reset_iter@plt+0x660>
  402d50:	ldr	x8, [sp, #96]
  402d54:	cbnz	x8, 402f40 <scols_reset_iter@plt+0x660>
  402d58:	ldr	x8, [sp, #72]
  402d5c:	cbnz	x8, 402f40 <scols_reset_iter@plt+0x660>
  402d60:	ldr	x8, [sp, #80]
  402d64:	cbnz	x8, 402f40 <scols_reset_iter@plt+0x660>
  402d68:	ldr	x8, [sp, #64]
  402d6c:	cbnz	x8, 402f40 <scols_reset_iter@plt+0x660>
  402d70:	ldr	x8, [sp, #40]
  402d74:	cbnz	x8, 402f40 <scols_reset_iter@plt+0x660>
  402d78:	ldr	x8, [sp, #40]
  402d7c:	cbnz	x8, 402d88 <scols_reset_iter@plt+0x4a8>
  402d80:	ldrb	w8, [sp, #168]
  402d84:	tbnz	w8, #1, 402f60 <scols_reset_iter@plt+0x680>
  402d88:	ldr	x8, [x19, x21, lsl #3]
  402d8c:	cbz	x8, 402e00 <scols_reset_iter@plt+0x520>
  402d90:	ldr	x0, [x19, x21, lsl #3]
  402d94:	cbz	x0, 402e10 <scols_reset_iter@plt+0x530>
  402d98:	add	x8, x19, x21, lsl #3
  402d9c:	adrp	x19, 407000 <scols_reset_iter@plt+0x4720>
  402da0:	adrp	x21, 407000 <scols_reset_iter@plt+0x4720>
  402da4:	mov	w20, wzr
  402da8:	add	x19, x19, #0xc4e
  402dac:	add	x23, x8, #0x8
  402db0:	add	x21, x21, #0xe5d
  402db4:	b	402dd0 <scols_reset_iter@plt+0x4f0>
  402db8:	ldur	x1, [x23, #-8]
  402dbc:	mov	x0, x21
  402dc0:	bl	402650 <warn@plt>
  402dc4:	add	w20, w20, #0x1
  402dc8:	ldr	x0, [x23], #8
  402dcc:	cbz	x0, 402e14 <scols_reset_iter@plt+0x534>
  402dd0:	mov	x1, x19
  402dd4:	bl	402460 <fopen@plt>
  402dd8:	cbz	x0, 402db8 <scols_reset_iter@plt+0x4d8>
  402ddc:	mov	x22, x0
  402de0:	add	x0, sp, #0x10
  402de4:	mov	x1, x22
  402de8:	bl	403520 <scols_reset_iter@plt+0xc40>
  402dec:	mov	x0, x22
  402df0:	bl	402450 <fclose@plt>
  402df4:	ldr	x0, [x23], #8
  402df8:	cbnz	x0, 402dd0 <scols_reset_iter@plt+0x4f0>
  402dfc:	b	402e14 <scols_reset_iter@plt+0x534>
  402e00:	adrp	x8, 419000 <scols_reset_iter@plt+0x16720>
  402e04:	ldr	x1, [x8, #880]
  402e08:	add	x0, sp, #0x10
  402e0c:	bl	403520 <scols_reset_iter@plt+0xc40>
  402e10:	mov	w20, wzr
  402e14:	ldr	w8, [sp, #16]
  402e18:	cmp	w8, #0x2
  402e1c:	b.eq	402e40 <scols_reset_iter@plt+0x560>  // b.none
  402e20:	ldr	x8, [sp, #152]
  402e24:	cbz	x8, 402f58 <scols_reset_iter@plt+0x678>
  402e28:	ldr	x8, [sp, #160]
  402e2c:	ldr	x9, [sp, #24]
  402e30:	cmp	x8, x9
  402e34:	b.cc	402e40 <scols_reset_iter@plt+0x560>  // b.lo, b.ul, b.last
  402e38:	mov	w8, #0x3                   	// #3
  402e3c:	str	w8, [sp, #16]
  402e40:	ldr	w8, [sp, #16]
  402e44:	cmp	w8, #0x3
  402e48:	b.hi	402eac <scols_reset_iter@plt+0x5cc>  // b.pmore
  402e4c:	adrp	x9, 407000 <scols_reset_iter@plt+0x4720>
  402e50:	add	x9, x9, #0x814
  402e54:	adr	x10, 402e64 <scols_reset_iter@plt+0x584>
  402e58:	ldrb	w11, [x9, x8]
  402e5c:	add	x10, x10, x11, lsl #2
  402e60:	br	x10
  402e64:	add	x0, sp, #0x10
  402e68:	bl	403838 <scols_reset_iter@plt+0xf58>
  402e6c:	b	402eac <scols_reset_iter@plt+0x5cc>
  402e70:	ldr	x0, [sp, #32]
  402e74:	cbz	x0, 402eac <scols_reset_iter@plt+0x5cc>
  402e78:	bl	4026e0 <scols_table_get_nlines@plt>
  402e7c:	cbz	x0, 402eac <scols_reset_iter@plt+0x5cc>
  402e80:	add	x0, sp, #0x10
  402e84:	bl	4036d8 <scols_reset_iter@plt+0xdf8>
  402e88:	ldr	x0, [sp, #32]
  402e8c:	bl	402770 <scols_print_table@plt>
  402e90:	mov	w20, w0
  402e94:	b	402eac <scols_reset_iter@plt+0x5cc>
  402e98:	add	x0, sp, #0x10
  402e9c:	bl	403a64 <scols_reset_iter@plt+0x1184>
  402ea0:	b	402eac <scols_reset_iter@plt+0x5cc>
  402ea4:	add	x0, sp, #0x10
  402ea8:	bl	403954 <scols_reset_iter@plt+0x1074>
  402eac:	cmp	w20, #0x0
  402eb0:	ldp	x20, x19, [sp, #272]
  402eb4:	ldp	x22, x21, [sp, #256]
  402eb8:	ldp	x24, x23, [sp, #240]
  402ebc:	ldp	x26, x25, [sp, #224]
  402ec0:	ldp	x28, x27, [sp, #208]
  402ec4:	ldp	x29, x30, [sp, #192]
  402ec8:	cset	w0, ne  // ne = any
  402ecc:	add	sp, sp, #0x120
  402ed0:	ret
  402ed4:	adrp	x8, 419000 <scols_reset_iter@plt+0x16720>
  402ed8:	ldr	x19, [x8, #848]
  402edc:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  402ee0:	add	x1, x1, #0xd51
  402ee4:	mov	w2, #0x5                   	// #5
  402ee8:	mov	x0, xzr
  402eec:	bl	4027e0 <dcgettext@plt>
  402ef0:	adrp	x8, 419000 <scols_reset_iter@plt+0x16720>
  402ef4:	ldr	x2, [x8, #888]
  402ef8:	mov	x1, x0
  402efc:	mov	x0, x19
  402f00:	bl	402880 <fprintf@plt>
  402f04:	mov	w0, #0x1                   	// #1
  402f08:	bl	4022f0 <exit@plt>
  402f0c:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  402f10:	add	x1, x1, #0xd33
  402f14:	mov	w2, #0x5                   	// #5
  402f18:	mov	x0, xzr
  402f1c:	bl	4027e0 <dcgettext@plt>
  402f20:	adrp	x8, 419000 <scols_reset_iter@plt+0x16720>
  402f24:	ldr	x1, [x8, #888]
  402f28:	adrp	x2, 407000 <scols_reset_iter@plt+0x4720>
  402f2c:	add	x2, x2, #0xd3f
  402f30:	bl	402830 <printf@plt>
  402f34:	mov	w0, wzr
  402f38:	bl	4022f0 <exit@plt>
  402f3c:	bl	4031b8 <scols_reset_iter@plt+0x8d8>
  402f40:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  402f44:	add	x1, x1, #0xdbd
  402f48:	b	402f68 <scols_reset_iter@plt+0x688>
  402f4c:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  402f50:	add	x1, x1, #0xd78
  402f54:	b	402f68 <scols_reset_iter@plt+0x688>
  402f58:	mov	w0, w20
  402f5c:	bl	4022f0 <exit@plt>
  402f60:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  402f64:	add	x1, x1, #0xde7
  402f68:	mov	w2, #0x5                   	// #5
  402f6c:	mov	x0, xzr
  402f70:	bl	4027e0 <dcgettext@plt>
  402f74:	mov	x1, x0
  402f78:	mov	w0, #0x1                   	// #1
  402f7c:	bl	402800 <errx@plt>
  402f80:	stp	x29, x30, [sp, #-16]!
  402f84:	adrp	x0, 403000 <scols_reset_iter@plt+0x720>
  402f88:	add	x0, x0, #0xab0
  402f8c:	mov	x29, sp
  402f90:	bl	4077a8 <scols_reset_iter@plt+0x4ec8>
  402f94:	ldp	x29, x30, [sp], #16
  402f98:	ret
  402f9c:	stp	x29, x30, [sp, #-48]!
  402fa0:	stp	x20, x19, [sp, #32]
  402fa4:	mov	x19, x0
  402fa8:	mov	x0, xzr
  402fac:	mov	x1, x19
  402fb0:	mov	x2, xzr
  402fb4:	str	x21, [sp, #16]
  402fb8:	mov	x29, sp
  402fbc:	bl	4022e0 <mbstowcs@plt>
  402fc0:	tbnz	x0, #63, 402ff0 <scols_reset_iter@plt+0x710>
  402fc4:	add	x21, x0, #0x1
  402fc8:	lsl	x0, x21, #2
  402fcc:	mov	w1, #0x1                   	// #1
  402fd0:	bl	403b98 <scols_reset_iter@plt+0x12b8>
  402fd4:	mov	x1, x19
  402fd8:	mov	x2, x21
  402fdc:	mov	x20, x0
  402fe0:	bl	4022e0 <mbstowcs@plt>
  402fe4:	tbz	x0, #63, 402ff4 <scols_reset_iter@plt+0x714>
  402fe8:	mov	x0, x20
  402fec:	bl	4026b0 <free@plt>
  402ff0:	mov	x20, xzr
  402ff4:	mov	x0, x20
  402ff8:	ldp	x20, x19, [sp, #32]
  402ffc:	ldr	x21, [sp, #16]
  403000:	ldp	x29, x30, [sp], #48
  403004:	ret
  403008:	stp	x29, x30, [sp, #-64]!
  40300c:	cmp	w0, #0x4a
  403010:	stp	x24, x23, [sp, #16]
  403014:	stp	x22, x21, [sp, #32]
  403018:	stp	x20, x19, [sp, #48]
  40301c:	mov	x29, sp
  403020:	b.ge	403038 <scols_reset_iter@plt+0x758>  // b.tcont
  403024:	ldp	x20, x19, [sp, #48]
  403028:	ldp	x22, x21, [sp, #32]
  40302c:	ldp	x24, x23, [sp, #16]
  403030:	ldp	x29, x30, [sp], #64
  403034:	ret
  403038:	adrp	x20, 407000 <scols_reset_iter@plt+0x4720>
  40303c:	mov	x8, xzr
  403040:	add	x20, x20, #0xb18
  403044:	ldr	w9, [x20]
  403048:	cbz	w9, 403088 <scols_reset_iter@plt+0x7a8>
  40304c:	cmp	w9, w0
  403050:	b.gt	403088 <scols_reset_iter@plt+0x7a8>
  403054:	mov	w10, #0x4                   	// #4
  403058:	cmp	w9, w0
  40305c:	b.eq	403078 <scols_reset_iter@plt+0x798>  // b.none
  403060:	ldr	w9, [x20, x10]
  403064:	cbz	w9, 403088 <scols_reset_iter@plt+0x7a8>
  403068:	cmp	w9, w0
  40306c:	add	x10, x10, #0x4
  403070:	b.le	403058 <scols_reset_iter@plt+0x778>
  403074:	b	403088 <scols_reset_iter@plt+0x7a8>
  403078:	ldr	w9, [x1, x8, lsl #2]
  40307c:	cbz	w9, 4030a0 <scols_reset_iter@plt+0x7c0>
  403080:	cmp	w9, w0
  403084:	b.ne	4030b0 <scols_reset_iter@plt+0x7d0>  // b.any
  403088:	ldr	w9, [x20, #64]!
  40308c:	cbz	w9, 403024 <scols_reset_iter@plt+0x744>
  403090:	cmp	w9, w0
  403094:	add	x8, x8, #0x1
  403098:	b.le	403044 <scols_reset_iter@plt+0x764>
  40309c:	b	403024 <scols_reset_iter@plt+0x744>
  4030a0:	str	w0, [x1, x8, lsl #2]
  4030a4:	ldr	w9, [x20, #64]!
  4030a8:	cbnz	w9, 403090 <scols_reset_iter@plt+0x7b0>
  4030ac:	b	403024 <scols_reset_iter@plt+0x744>
  4030b0:	adrp	x22, 419000 <scols_reset_iter@plt+0x16720>
  4030b4:	ldr	x19, [x22, #848]
  4030b8:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  4030bc:	add	x1, x1, #0xe38
  4030c0:	mov	w2, #0x5                   	// #5
  4030c4:	mov	x0, xzr
  4030c8:	bl	4027e0 <dcgettext@plt>
  4030cc:	adrp	x8, 419000 <scols_reset_iter@plt+0x16720>
  4030d0:	ldr	x2, [x8, #888]
  4030d4:	mov	x1, x0
  4030d8:	mov	x0, x19
  4030dc:	bl	402880 <fprintf@plt>
  4030e0:	adrp	x19, 407000 <scols_reset_iter@plt+0x4720>
  4030e4:	adrp	x23, 407000 <scols_reset_iter@plt+0x4720>
  4030e8:	mov	x24, xzr
  4030ec:	add	x19, x19, #0xe60
  4030f0:	add	x23, x23, #0xe5a
  4030f4:	ldr	w21, [x20, x24]
  4030f8:	cbz	w21, 403144 <scols_reset_iter@plt+0x864>
  4030fc:	mov	w0, w21
  403100:	bl	403bd8 <scols_reset_iter@plt+0x12f8>
  403104:	cbnz	x0, 403128 <scols_reset_iter@plt+0x848>
  403108:	mov	w0, w21
  40310c:	bl	403c14 <scols_reset_iter@plt+0x1334>
  403110:	cbz	w0, 403138 <scols_reset_iter@plt+0x858>
  403114:	ldr	x0, [x22, #848]
  403118:	mov	x1, x19
  40311c:	mov	w2, w21
  403120:	bl	402880 <fprintf@plt>
  403124:	b	403138 <scols_reset_iter@plt+0x858>
  403128:	mov	x2, x0
  40312c:	ldr	x0, [x22, #848]
  403130:	mov	x1, x23
  403134:	bl	402880 <fprintf@plt>
  403138:	add	x24, x24, #0x4
  40313c:	cmp	x24, #0x3c
  403140:	b.ne	4030f4 <scols_reset_iter@plt+0x814>  // b.any
  403144:	ldr	x1, [x22, #848]
  403148:	mov	w0, #0xa                   	// #10
  40314c:	bl	4023d0 <fputc@plt>
  403150:	mov	w0, #0x1                   	// #1
  403154:	bl	4022f0 <exit@plt>
  403158:	stp	x29, x30, [sp, #-32]!
  40315c:	stp	x20, x19, [sp, #16]
  403160:	mov	x20, x1
  403164:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  403168:	add	x1, x1, #0xe65
  40316c:	mov	x29, sp
  403170:	mov	x19, x0
  403174:	bl	40722c <scols_reset_iter@plt+0x494c>
  403178:	cbz	x0, 403188 <scols_reset_iter@plt+0x8a8>
  40317c:	ldp	x20, x19, [sp, #16]
  403180:	ldp	x29, x30, [sp], #32
  403184:	ret
  403188:	bl	402850 <__errno_location@plt>
  40318c:	ldr	w8, [x0]
  403190:	cmp	w8, #0xc
  403194:	b.ne	4031a0 <scols_reset_iter@plt+0x8c0>  // b.any
  403198:	mov	w0, #0xc5                  	// #197
  40319c:	bl	403c24 <scols_reset_iter@plt+0x1344>
  4031a0:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  4031a4:	add	x1, x1, #0xe7b
  4031a8:	mov	w0, #0x1                   	// #1
  4031ac:	mov	x2, x20
  4031b0:	mov	x3, x19
  4031b4:	bl	402800 <errx@plt>
  4031b8:	stp	x29, x30, [sp, #-32]!
  4031bc:	adrp	x8, 419000 <scols_reset_iter@plt+0x16720>
  4031c0:	str	x19, [sp, #16]
  4031c4:	ldr	x19, [x8, #872]
  4031c8:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  4031cc:	add	x1, x1, #0xea3
  4031d0:	mov	w2, #0x5                   	// #5
  4031d4:	mov	x0, xzr
  4031d8:	mov	x29, sp
  4031dc:	bl	4027e0 <dcgettext@plt>
  4031e0:	mov	x1, x19
  4031e4:	bl	4022d0 <fputs@plt>
  4031e8:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  4031ec:	add	x1, x1, #0xeac
  4031f0:	mov	w2, #0x5                   	// #5
  4031f4:	mov	x0, xzr
  4031f8:	bl	4027e0 <dcgettext@plt>
  4031fc:	adrp	x8, 419000 <scols_reset_iter@plt+0x16720>
  403200:	ldr	x2, [x8, #888]
  403204:	mov	x1, x0
  403208:	mov	x0, x19
  40320c:	bl	402880 <fprintf@plt>
  403210:	mov	w0, #0xa                   	// #10
  403214:	mov	x1, x19
  403218:	bl	4023d0 <fputc@plt>
  40321c:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  403220:	add	x1, x1, #0xec7
  403224:	mov	w2, #0x5                   	// #5
  403228:	mov	x0, xzr
  40322c:	bl	4027e0 <dcgettext@plt>
  403230:	mov	x1, x19
  403234:	bl	4022d0 <fputs@plt>
  403238:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  40323c:	add	x1, x1, #0xed9
  403240:	mov	w2, #0x5                   	// #5
  403244:	mov	x0, xzr
  403248:	bl	4027e0 <dcgettext@plt>
  40324c:	mov	x1, x19
  403250:	bl	4022d0 <fputs@plt>
  403254:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  403258:	add	x1, x1, #0xee4
  40325c:	mov	w2, #0x5                   	// #5
  403260:	mov	x0, xzr
  403264:	bl	4027e0 <dcgettext@plt>
  403268:	mov	x1, x19
  40326c:	bl	4022d0 <fputs@plt>
  403270:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  403274:	add	x1, x1, #0xf16
  403278:	mov	w2, #0x5                   	// #5
  40327c:	mov	x0, xzr
  403280:	bl	4027e0 <dcgettext@plt>
  403284:	mov	x1, x19
  403288:	bl	4022d0 <fputs@plt>
  40328c:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  403290:	add	x1, x1, #0xf54
  403294:	mov	w2, #0x5                   	// #5
  403298:	mov	x0, xzr
  40329c:	bl	4027e0 <dcgettext@plt>
  4032a0:	mov	x1, x19
  4032a4:	bl	4022d0 <fputs@plt>
  4032a8:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  4032ac:	add	x1, x1, #0xf97
  4032b0:	mov	w2, #0x5                   	// #5
  4032b4:	mov	x0, xzr
  4032b8:	bl	4027e0 <dcgettext@plt>
  4032bc:	mov	x1, x19
  4032c0:	bl	4022d0 <fputs@plt>
  4032c4:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  4032c8:	add	x1, x1, #0xfd8
  4032cc:	mov	w2, #0x5                   	// #5
  4032d0:	mov	x0, xzr
  4032d4:	bl	4027e0 <dcgettext@plt>
  4032d8:	mov	x1, x19
  4032dc:	bl	4022d0 <fputs@plt>
  4032e0:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  4032e4:	add	x1, x1, #0x32
  4032e8:	mov	w2, #0x5                   	// #5
  4032ec:	mov	x0, xzr
  4032f0:	bl	4027e0 <dcgettext@plt>
  4032f4:	mov	x1, x19
  4032f8:	bl	4022d0 <fputs@plt>
  4032fc:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  403300:	add	x1, x1, #0x68
  403304:	mov	w2, #0x5                   	// #5
  403308:	mov	x0, xzr
  40330c:	bl	4027e0 <dcgettext@plt>
  403310:	mov	x1, x19
  403314:	bl	4022d0 <fputs@plt>
  403318:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  40331c:	add	x1, x1, #0xa7
  403320:	mov	w2, #0x5                   	// #5
  403324:	mov	x0, xzr
  403328:	bl	4027e0 <dcgettext@plt>
  40332c:	mov	x1, x19
  403330:	bl	4022d0 <fputs@plt>
  403334:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  403338:	add	x1, x1, #0xe2
  40333c:	mov	w2, #0x5                   	// #5
  403340:	mov	x0, xzr
  403344:	bl	4027e0 <dcgettext@plt>
  403348:	mov	x1, x19
  40334c:	bl	4022d0 <fputs@plt>
  403350:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  403354:	add	x1, x1, #0x127
  403358:	mov	w2, #0x5                   	// #5
  40335c:	mov	x0, xzr
  403360:	bl	4027e0 <dcgettext@plt>
  403364:	mov	x1, x19
  403368:	bl	4022d0 <fputs@plt>
  40336c:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  403370:	add	x1, x1, #0x176
  403374:	mov	w2, #0x5                   	// #5
  403378:	mov	x0, xzr
  40337c:	bl	4027e0 <dcgettext@plt>
  403380:	mov	x1, x19
  403384:	bl	4022d0 <fputs@plt>
  403388:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  40338c:	add	x1, x1, #0x1c1
  403390:	mov	w2, #0x5                   	// #5
  403394:	mov	x0, xzr
  403398:	bl	4027e0 <dcgettext@plt>
  40339c:	mov	x1, x19
  4033a0:	bl	4022d0 <fputs@plt>
  4033a4:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  4033a8:	add	x1, x1, #0x1fd
  4033ac:	mov	w2, #0x5                   	// #5
  4033b0:	mov	x0, xzr
  4033b4:	bl	4027e0 <dcgettext@plt>
  4033b8:	mov	x1, x19
  4033bc:	bl	4022d0 <fputs@plt>
  4033c0:	mov	w0, #0xa                   	// #10
  4033c4:	mov	x1, x19
  4033c8:	bl	4023d0 <fputc@plt>
  4033cc:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  4033d0:	add	x1, x1, #0x241
  4033d4:	mov	w2, #0x5                   	// #5
  4033d8:	mov	x0, xzr
  4033dc:	bl	4027e0 <dcgettext@plt>
  4033e0:	mov	x1, x19
  4033e4:	bl	4022d0 <fputs@plt>
  4033e8:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  4033ec:	add	x1, x1, #0x291
  4033f0:	mov	w2, #0x5                   	// #5
  4033f4:	mov	x0, xzr
  4033f8:	bl	4027e0 <dcgettext@plt>
  4033fc:	mov	x1, x19
  403400:	bl	4022d0 <fputs@plt>
  403404:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  403408:	add	x1, x1, #0x2dd
  40340c:	mov	w2, #0x5                   	// #5
  403410:	mov	x0, xzr
  403414:	bl	4027e0 <dcgettext@plt>
  403418:	mov	x1, x19
  40341c:	bl	4022d0 <fputs@plt>
  403420:	mov	w0, #0xa                   	// #10
  403424:	mov	x1, x19
  403428:	bl	4023d0 <fputc@plt>
  40342c:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  403430:	add	x1, x1, #0x328
  403434:	mov	w2, #0x5                   	// #5
  403438:	mov	x0, xzr
  40343c:	bl	4027e0 <dcgettext@plt>
  403440:	mov	x1, x19
  403444:	bl	4022d0 <fputs@plt>
  403448:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  40344c:	add	x1, x1, #0x373
  403450:	mov	w2, #0x5                   	// #5
  403454:	mov	x0, xzr
  403458:	bl	4027e0 <dcgettext@plt>
  40345c:	mov	x1, x19
  403460:	bl	4022d0 <fputs@plt>
  403464:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  403468:	add	x1, x1, #0x3d1
  40346c:	mov	w2, #0x5                   	// #5
  403470:	mov	x0, xzr
  403474:	bl	4027e0 <dcgettext@plt>
  403478:	mov	x1, x19
  40347c:	bl	4022d0 <fputs@plt>
  403480:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  403484:	add	x1, x1, #0x40e
  403488:	mov	w2, #0x5                   	// #5
  40348c:	mov	x0, xzr
  403490:	bl	4027e0 <dcgettext@plt>
  403494:	mov	x1, x19
  403498:	bl	4022d0 <fputs@plt>
  40349c:	mov	w0, #0xa                   	// #10
  4034a0:	mov	x1, x19
  4034a4:	bl	4023d0 <fputc@plt>
  4034a8:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  4034ac:	add	x1, x1, #0x467
  4034b0:	mov	w2, #0x5                   	// #5
  4034b4:	mov	x0, xzr
  4034b8:	bl	4027e0 <dcgettext@plt>
  4034bc:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  4034c0:	mov	x19, x0
  4034c4:	add	x1, x1, #0x488
  4034c8:	mov	w2, #0x5                   	// #5
  4034cc:	mov	x0, xzr
  4034d0:	bl	4027e0 <dcgettext@plt>
  4034d4:	mov	x4, x0
  4034d8:	adrp	x0, 408000 <scols_reset_iter@plt+0x5720>
  4034dc:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  4034e0:	adrp	x3, 408000 <scols_reset_iter@plt+0x5720>
  4034e4:	add	x0, x0, #0x44a
  4034e8:	add	x1, x1, #0x45b
  4034ec:	add	x3, x3, #0x479
  4034f0:	mov	x2, x19
  4034f4:	bl	402830 <printf@plt>
  4034f8:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  4034fc:	add	x1, x1, #0x498
  403500:	mov	w2, #0x5                   	// #5
  403504:	mov	x0, xzr
  403508:	bl	4027e0 <dcgettext@plt>
  40350c:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  403510:	add	x1, x1, #0x4b3
  403514:	bl	402830 <printf@plt>
  403518:	mov	w0, wzr
  40351c:	bl	4022f0 <exit@plt>
  403520:	sub	sp, sp, #0x50
  403524:	stp	x29, x30, [sp, #16]
  403528:	str	x23, [sp, #32]
  40352c:	stp	x20, x19, [sp, #64]
  403530:	add	x29, sp, #0x10
  403534:	mov	x19, x1
  403538:	mov	x20, x0
  40353c:	mov	x23, xzr
  403540:	stp	x22, x21, [sp, #48]
  403544:	str	xzr, [x29, #24]
  403548:	str	xzr, [sp, #8]
  40354c:	b	403564 <scols_reset_iter@plt+0xc84>
  403550:	ldr	x8, [x20, #136]
  403554:	add	x8, x8, #0x1
  403558:	str	x8, [x20, #136]
  40355c:	mov	w8, #0x1                   	// #1
  403560:	tbz	w8, #0, 403690 <scols_reset_iter@plt+0xdb0>
  403564:	add	x0, x29, #0x18
  403568:	add	x1, sp, #0x8
  40356c:	mov	x2, x19
  403570:	bl	402690 <getline@plt>
  403574:	tbnz	x0, #63, 403658 <scols_reset_iter@plt+0xd78>
  403578:	ldr	x0, [x29, #24]
  40357c:	bl	403c48 <scols_reset_iter@plt+0x1368>
  403580:	cbz	x0, 403630 <scols_reset_iter@plt+0xd50>
  403584:	mov	w1, #0xa                   	// #10
  403588:	mov	x21, x0
  40358c:	bl	402750 <strchr@plt>
  403590:	cbz	x0, 403598 <scols_reset_iter@plt+0xcb8>
  403594:	strb	wzr, [x0]
  403598:	ldrb	w8, [x21]
  40359c:	cbz	w8, 403630 <scols_reset_iter@plt+0xd50>
  4035a0:	ldr	x0, [x29, #24]
  4035a4:	bl	402f9c <scols_reset_iter@plt+0x6bc>
  4035a8:	mov	x21, x0
  4035ac:	cbnz	x0, 4035d8 <scols_reset_iter@plt+0xcf8>
  4035b0:	ldr	x0, [x29, #24]
  4035b4:	mov	x1, sp
  4035b8:	str	xzr, [sp]
  4035bc:	bl	404b78 <scols_reset_iter@plt+0x2298>
  4035c0:	cbz	x0, 4036c8 <scols_reset_iter@plt+0xde8>
  4035c4:	mov	x22, x0
  4035c8:	bl	402f9c <scols_reset_iter@plt+0x6bc>
  4035cc:	mov	x21, x0
  4035d0:	mov	x0, x22
  4035d4:	bl	4026b0 <free@plt>
  4035d8:	ldr	w8, [x20]
  4035dc:	cmp	w8, #0x2
  4035e0:	b.cs	403670 <scols_reset_iter@plt+0xd90>  // b.hs, b.nlast
  4035e4:	ldr	x8, [x20, #136]
  4035e8:	cmp	x8, x23
  4035ec:	b.hi	403604 <scols_reset_iter@plt+0xd24>  // b.pmore
  4035f0:	ldr	x0, [x20, #128]
  4035f4:	add	x23, x23, #0x3e8
  4035f8:	lsl	x1, x23, #3
  4035fc:	bl	403e20 <scols_reset_iter@plt+0x1540>
  403600:	str	x0, [x20, #128]
  403604:	ldp	x9, x8, [x20, #128]
  403608:	lsl	x8, x8, #3
  40360c:	str	x21, [x9, x8]
  403610:	ldr	x9, [x20, #128]
  403614:	ldr	x0, [x9, x8]
  403618:	bl	403e5c <scols_reset_iter@plt+0x157c>
  40361c:	ldr	x8, [x20, #144]
  403620:	cmp	x8, x0
  403624:	b.cs	403550 <scols_reset_iter@plt+0xc70>  // b.hs, b.nlast
  403628:	str	x0, [x20, #144]
  40362c:	b	403550 <scols_reset_iter@plt+0xc70>
  403630:	ldr	w8, [x20]
  403634:	cmp	w8, #0x2
  403638:	b.ne	40355c <scols_reset_iter@plt+0xc7c>  // b.any
  40363c:	ldrb	w8, [x20, #152]
  403640:	tbz	w8, #3, 40355c <scols_reset_iter@plt+0xc7c>
  403644:	mov	x0, x20
  403648:	bl	403c7c <scols_reset_iter@plt+0x139c>
  40364c:	mov	w8, #0x1                   	// #1
  403650:	tbnz	w8, #0, 403564 <scols_reset_iter@plt+0xc84>
  403654:	b	403690 <scols_reset_iter@plt+0xdb0>
  403658:	mov	x0, x19
  40365c:	bl	402610 <feof@plt>
  403660:	cbz	w0, 4036a8 <scols_reset_iter@plt+0xdc8>
  403664:	mov	w8, wzr
  403668:	tbnz	w8, #0, 403564 <scols_reset_iter@plt+0xc84>
  40366c:	b	403690 <scols_reset_iter@plt+0xdb0>
  403670:	b.ne	403680 <scols_reset_iter@plt+0xda0>  // b.any
  403674:	mov	x0, x20
  403678:	mov	x1, x21
  40367c:	bl	403cd4 <scols_reset_iter@plt+0x13f4>
  403680:	mov	x0, x21
  403684:	bl	4026b0 <free@plt>
  403688:	mov	w8, #0x1                   	// #1
  40368c:	tbnz	w8, #0, 403564 <scols_reset_iter@plt+0xc84>
  403690:	ldp	x20, x19, [sp, #64]
  403694:	ldp	x22, x21, [sp, #48]
  403698:	ldr	x23, [sp, #32]
  40369c:	ldp	x29, x30, [sp, #16]
  4036a0:	add	sp, sp, #0x50
  4036a4:	ret
  4036a8:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  4036ac:	add	x1, x1, #0x4bd
  4036b0:	mov	w2, #0x5                   	// #5
  4036b4:	mov	x0, xzr
  4036b8:	bl	4027e0 <dcgettext@plt>
  4036bc:	mov	x1, x0
  4036c0:	mov	w0, #0x1                   	// #1
  4036c4:	bl	4028a0 <err@plt>
  4036c8:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  4036cc:	add	x1, x1, #0x4bd
  4036d0:	mov	w2, #0x5                   	// #5
  4036d4:	b	4036b8 <scols_reset_iter@plt+0xdd8>
  4036d8:	stp	x29, x30, [sp, #-32]!
  4036dc:	stp	x20, x19, [sp, #16]
  4036e0:	mov	x19, x0
  4036e4:	ldr	x0, [x0, #16]
  4036e8:	ldr	x1, [x19, #8]
  4036ec:	mov	x29, sp
  4036f0:	bl	402720 <scols_table_set_termwidth@plt>
  4036f4:	ldr	x0, [x19, #16]
  4036f8:	mov	w1, #0x2                   	// #2
  4036fc:	bl	4025d0 <scols_table_set_termforce@plt>
  403700:	ldr	x20, [x19, #48]
  403704:	cbz	x20, 403730 <scols_reset_iter@plt+0xe50>
  403708:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  40370c:	add	x1, x1, #0x57b
  403710:	mov	w2, #0x5                   	// #5
  403714:	mov	x0, xzr
  403718:	bl	4027e0 <dcgettext@plt>
  40371c:	mov	x3, x0
  403720:	mov	w2, #0x4                   	// #4
  403724:	mov	x0, x19
  403728:	mov	x1, x20
  40372c:	bl	404070 <scols_reset_iter@plt+0x1790>
  403730:	ldr	x20, [x19, #56]
  403734:	cbz	x20, 403760 <scols_reset_iter@plt+0xe80>
  403738:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  40373c:	add	x1, x1, #0x59e
  403740:	mov	w2, #0x5                   	// #5
  403744:	mov	x0, xzr
  403748:	bl	4027e0 <dcgettext@plt>
  40374c:	mov	x3, x0
  403750:	mov	w2, #0x1                   	// #1
  403754:	mov	x0, x19
  403758:	mov	x1, x20
  40375c:	bl	404070 <scols_reset_iter@plt+0x1790>
  403760:	ldr	x20, [x19, #64]
  403764:	cbz	x20, 403790 <scols_reset_iter@plt+0xeb0>
  403768:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  40376c:	add	x1, x1, #0x5c1
  403770:	mov	w2, #0x5                   	// #5
  403774:	mov	x0, xzr
  403778:	bl	4027e0 <dcgettext@plt>
  40377c:	mov	x3, x0
  403780:	mov	w2, #0x10                  	// #16
  403784:	mov	x0, x19
  403788:	mov	x1, x20
  40378c:	bl	404070 <scols_reset_iter@plt+0x1790>
  403790:	ldr	x20, [x19, #72]
  403794:	cbz	x20, 4037c0 <scols_reset_iter@plt+0xee0>
  403798:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  40379c:	add	x1, x1, #0x5e8
  4037a0:	mov	w2, #0x5                   	// #5
  4037a4:	mov	x0, xzr
  4037a8:	bl	4027e0 <dcgettext@plt>
  4037ac:	mov	x3, x0
  4037b0:	mov	w2, #0x40                  	// #64
  4037b4:	mov	x0, x19
  4037b8:	mov	x1, x20
  4037bc:	bl	404070 <scols_reset_iter@plt+0x1790>
  4037c0:	ldr	x20, [x19, #80]
  4037c4:	cbz	x20, 4037f0 <scols_reset_iter@plt+0xf10>
  4037c8:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  4037cc:	add	x1, x1, #0x60a
  4037d0:	mov	w2, #0x5                   	// #5
  4037d4:	mov	x0, xzr
  4037d8:	bl	4027e0 <dcgettext@plt>
  4037dc:	mov	x3, x0
  4037e0:	mov	w2, #0x20                  	// #32
  4037e4:	mov	x0, x19
  4037e8:	mov	x1, x20
  4037ec:	bl	404070 <scols_reset_iter@plt+0x1790>
  4037f0:	ldr	x8, [x19, #64]
  4037f4:	cbnz	x8, 40380c <scols_reset_iter@plt+0xf2c>
  4037f8:	mov	x0, x19
  4037fc:	bl	404184 <scols_reset_iter@plt+0x18a4>
  403800:	cbz	x0, 40380c <scols_reset_iter@plt+0xf2c>
  403804:	mov	w1, #0x10                  	// #16
  403808:	bl	404210 <scols_reset_iter@plt+0x1930>
  40380c:	ldr	x8, [x19, #88]
  403810:	cbz	x8, 40381c <scols_reset_iter@plt+0xf3c>
  403814:	mov	x0, x19
  403818:	bl	404240 <scols_reset_iter@plt+0x1960>
  40381c:	ldr	x8, [x19, #40]
  403820:	cbz	x8, 40382c <scols_reset_iter@plt+0xf4c>
  403824:	mov	x0, x19
  403828:	bl	404398 <scols_reset_iter@plt+0x1ab8>
  40382c:	ldp	x20, x19, [sp, #16]
  403830:	ldp	x29, x30, [sp], #32
  403834:	ret
  403838:	stp	x29, x30, [sp, #-96]!
  40383c:	stp	x28, x27, [sp, #16]
  403840:	stp	x26, x25, [sp, #32]
  403844:	stp	x24, x23, [sp, #48]
  403848:	stp	x22, x21, [sp, #64]
  40384c:	stp	x20, x19, [sp, #80]
  403850:	ldp	x10, x8, [x0, #136]
  403854:	ldr	x9, [x0, #8]
  403858:	mov	x29, sp
  40385c:	add	x8, x8, #0x8
  403860:	and	x8, x8, #0xfffffffffffffff8
  403864:	udiv	x11, x9, x8
  403868:	cmp	x8, x9
  40386c:	csinc	x20, x11, xzr, ls  // ls = plast
  403870:	udiv	x9, x10, x20
  403874:	msub	x10, x9, x20, x10
  403878:	cmp	x10, #0x0
  40387c:	cinc	x21, x9, ne  // ne = any
  403880:	str	x8, [x0, #144]
  403884:	cbz	x21, 403938 <scols_reset_iter@plt+0x1058>
  403888:	mov	x19, x0
  40388c:	mov	x22, xzr
  403890:	adrp	x23, 419000 <scols_reset_iter@plt+0x16720>
  403894:	b	4038ac <scols_reset_iter@plt+0xfcc>
  403898:	mov	w0, #0xa                   	// #10
  40389c:	bl	4023e0 <putwchar@plt>
  4038a0:	add	x22, x22, #0x1
  4038a4:	cmp	x22, x21
  4038a8:	b.cs	403938 <scols_reset_iter@plt+0x1058>  // b.hs, b.nlast
  4038ac:	cbz	x20, 403898 <scols_reset_iter@plt+0xfb8>
  4038b0:	ldr	x25, [x19, #144]
  4038b4:	mov	x24, xzr
  4038b8:	mov	x27, xzr
  4038bc:	mov	x26, x22
  4038c0:	b	4038d8 <scols_reset_iter@plt+0xff8>
  4038c4:	ldr	x8, [x19, #144]
  4038c8:	add	x24, x24, #0x1
  4038cc:	cmp	x24, x20
  4038d0:	add	x25, x8, x25
  4038d4:	b.eq	403898 <scols_reset_iter@plt+0xfb8>  // b.none
  4038d8:	ldr	x8, [x19, #128]
  4038dc:	lsl	x28, x26, #3
  4038e0:	ldr	x1, [x23, #872]
  4038e4:	ldr	x0, [x8, x28]
  4038e8:	bl	4027c0 <fputws@plt>
  4038ec:	ldr	x8, [x19, #128]
  4038f0:	ldr	x0, [x8, x28]
  4038f4:	bl	403e5c <scols_reset_iter@plt+0x157c>
  4038f8:	ldr	x8, [x19, #136]
  4038fc:	add	x26, x26, x21
  403900:	cmp	x26, x8
  403904:	b.cs	403898 <scols_reset_iter@plt+0xfb8>  // b.hs, b.nlast
  403908:	add	x27, x0, x27
  40390c:	add	x8, x27, #0x8
  403910:	and	x28, x8, #0xfffffffffffffff8
  403914:	cmp	x28, x25
  403918:	b.hi	4038c4 <scols_reset_iter@plt+0xfe4>  // b.pmore
  40391c:	mov	w0, #0x9                   	// #9
  403920:	bl	4023e0 <putwchar@plt>
  403924:	add	x28, x28, #0x8
  403928:	cmp	x28, x25
  40392c:	b.ls	40391c <scols_reset_iter@plt+0x103c>  // b.plast
  403930:	sub	x27, x28, #0x8
  403934:	b	4038c4 <scols_reset_iter@plt+0xfe4>
  403938:	ldp	x20, x19, [sp, #80]
  40393c:	ldp	x22, x21, [sp, #64]
  403940:	ldp	x24, x23, [sp, #48]
  403944:	ldp	x26, x25, [sp, #32]
  403948:	ldp	x28, x27, [sp, #16]
  40394c:	ldp	x29, x30, [sp], #96
  403950:	ret
  403954:	stp	x29, x30, [sp, #-80]!
  403958:	stp	x26, x25, [sp, #16]
  40395c:	stp	x24, x23, [sp, #32]
  403960:	stp	x22, x21, [sp, #48]
  403964:	stp	x20, x19, [sp, #64]
  403968:	ldr	x8, [x0, #144]
  40396c:	ldr	x21, [x0, #128]
  403970:	adrp	x22, 419000 <scols_reset_iter@plt+0x16720>
  403974:	mov	x19, x0
  403978:	add	x8, x8, #0x8
  40397c:	and	x23, x8, #0xfffffffffffffff8
  403980:	str	x23, [x0, #144]
  403984:	ldr	x24, [x0, #8]
  403988:	ldr	x0, [x21]
  40398c:	ldr	x1, [x22, #872]
  403990:	mov	x29, sp
  403994:	bl	4027c0 <fputws@plt>
  403998:	ldr	x0, [x21]
  40399c:	bl	403e5c <scols_reset_iter@plt+0x157c>
  4039a0:	ldr	x8, [x19, #136]
  4039a4:	mov	x20, x0
  4039a8:	subs	x8, x8, #0x1
  4039ac:	str	x8, [x19, #136]
  4039b0:	b.eq	403a40 <scols_reset_iter@plt+0x1160>  // b.none
  4039b4:	mov	x25, xzr
  4039b8:	udiv	x24, x24, x23
  4039bc:	b	4039f0 <scols_reset_iter@plt+0x1110>
  4039c0:	ldr	x8, [x19, #144]
  4039c4:	add	x23, x8, x23
  4039c8:	ldr	x0, [x21, #8]!
  4039cc:	ldr	x1, [x22, #872]
  4039d0:	bl	4027c0 <fputws@plt>
  4039d4:	ldr	x0, [x21]
  4039d8:	bl	403e5c <scols_reset_iter@plt+0x157c>
  4039dc:	ldr	x8, [x19, #136]
  4039e0:	add	x20, x0, x20
  4039e4:	subs	x8, x8, #0x1
  4039e8:	str	x8, [x19, #136]
  4039ec:	b.eq	403a40 <scols_reset_iter@plt+0x1160>  // b.none
  4039f0:	add	x25, x25, #0x1
  4039f4:	cmp	x25, x24
  4039f8:	b.ne	403a14 <scols_reset_iter@plt+0x1134>  // b.any
  4039fc:	ldr	x23, [x19, #144]
  403a00:	mov	w0, #0xa                   	// #10
  403a04:	bl	4023e0 <putwchar@plt>
  403a08:	mov	x25, xzr
  403a0c:	mov	x20, xzr
  403a10:	b	4039c8 <scols_reset_iter@plt+0x10e8>
  403a14:	add	x8, x20, #0x8
  403a18:	and	x26, x8, #0xfffffffffffffff8
  403a1c:	cmp	x26, x23
  403a20:	b.hi	4039c0 <scols_reset_iter@plt+0x10e0>  // b.pmore
  403a24:	mov	w0, #0x9                   	// #9
  403a28:	bl	4023e0 <putwchar@plt>
  403a2c:	add	x26, x26, #0x8
  403a30:	cmp	x26, x23
  403a34:	b.ls	403a24 <scols_reset_iter@plt+0x1144>  // b.plast
  403a38:	sub	x20, x26, #0x8
  403a3c:	b	4039c0 <scols_reset_iter@plt+0x10e0>
  403a40:	cbz	x20, 403a4c <scols_reset_iter@plt+0x116c>
  403a44:	mov	w0, #0xa                   	// #10
  403a48:	bl	4023e0 <putwchar@plt>
  403a4c:	ldp	x20, x19, [sp, #64]
  403a50:	ldp	x22, x21, [sp, #48]
  403a54:	ldp	x24, x23, [sp, #32]
  403a58:	ldp	x26, x25, [sp, #16]
  403a5c:	ldp	x29, x30, [sp], #80
  403a60:	ret
  403a64:	stp	x29, x30, [sp, #-48]!
  403a68:	stp	x20, x19, [sp, #32]
  403a6c:	ldr	w19, [x0, #136]
  403a70:	str	x21, [sp, #16]
  403a74:	mov	x29, sp
  403a78:	cbz	w19, 403aa0 <scols_reset_iter@plt+0x11c0>
  403a7c:	ldr	x20, [x0, #128]
  403a80:	adrp	x21, 419000 <scols_reset_iter@plt+0x16720>
  403a84:	ldr	x0, [x20], #8
  403a88:	ldr	x1, [x21, #872]
  403a8c:	sub	w19, w19, #0x1
  403a90:	bl	4027c0 <fputws@plt>
  403a94:	mov	w0, #0xa                   	// #10
  403a98:	bl	4023e0 <putwchar@plt>
  403a9c:	cbnz	w19, 403a84 <scols_reset_iter@plt+0x11a4>
  403aa0:	ldp	x20, x19, [sp, #32]
  403aa4:	ldr	x21, [sp, #16]
  403aa8:	ldp	x29, x30, [sp], #48
  403aac:	ret
  403ab0:	stp	x29, x30, [sp, #-32]!
  403ab4:	adrp	x8, 419000 <scols_reset_iter@plt+0x16720>
  403ab8:	ldr	x0, [x8, #872]
  403abc:	str	x19, [sp, #16]
  403ac0:	mov	x29, sp
  403ac4:	bl	403b2c <scols_reset_iter@plt+0x124c>
  403ac8:	cbz	w0, 403adc <scols_reset_iter@plt+0x11fc>
  403acc:	bl	402850 <__errno_location@plt>
  403ad0:	ldr	w8, [x0]
  403ad4:	cmp	w8, #0x20
  403ad8:	b.ne	403af8 <scols_reset_iter@plt+0x1218>  // b.any
  403adc:	adrp	x8, 419000 <scols_reset_iter@plt+0x16720>
  403ae0:	ldr	x0, [x8, #848]
  403ae4:	bl	403b2c <scols_reset_iter@plt+0x124c>
  403ae8:	cbnz	w0, 403b18 <scols_reset_iter@plt+0x1238>
  403aec:	ldr	x19, [sp, #16]
  403af0:	ldp	x29, x30, [sp], #32
  403af4:	ret
  403af8:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  403afc:	add	x1, x1, #0xe12
  403b00:	mov	w2, #0x5                   	// #5
  403b04:	mov	x0, xzr
  403b08:	mov	w19, w8
  403b0c:	bl	4027e0 <dcgettext@plt>
  403b10:	cbnz	w19, 403b20 <scols_reset_iter@plt+0x1240>
  403b14:	bl	402780 <warnx@plt>
  403b18:	mov	w0, #0x1                   	// #1
  403b1c:	bl	4022a0 <_exit@plt>
  403b20:	bl	402650 <warn@plt>
  403b24:	mov	w0, #0x1                   	// #1
  403b28:	bl	4022a0 <_exit@plt>
  403b2c:	stp	x29, x30, [sp, #-32]!
  403b30:	stp	x20, x19, [sp, #16]
  403b34:	mov	x29, sp
  403b38:	mov	x20, x0
  403b3c:	bl	402850 <__errno_location@plt>
  403b40:	mov	x19, x0
  403b44:	str	wzr, [x0]
  403b48:	mov	x0, x20
  403b4c:	bl	4028d0 <ferror@plt>
  403b50:	cbnz	w0, 403b60 <scols_reset_iter@plt+0x1280>
  403b54:	mov	x0, x20
  403b58:	bl	402760 <fflush@plt>
  403b5c:	cbz	w0, 403b78 <scols_reset_iter@plt+0x1298>
  403b60:	ldr	w8, [x19]
  403b64:	cmp	w8, #0x9
  403b68:	csetm	w0, ne  // ne = any
  403b6c:	ldp	x20, x19, [sp, #16]
  403b70:	ldp	x29, x30, [sp], #32
  403b74:	ret
  403b78:	mov	x0, x20
  403b7c:	bl	402430 <fileno@plt>
  403b80:	tbnz	w0, #31, 403b60 <scols_reset_iter@plt+0x1280>
  403b84:	bl	402300 <dup@plt>
  403b88:	tbnz	w0, #31, 403b60 <scols_reset_iter@plt+0x1280>
  403b8c:	bl	402580 <close@plt>
  403b90:	cbnz	w0, 403b60 <scols_reset_iter@plt+0x1280>
  403b94:	b	403b6c <scols_reset_iter@plt+0x128c>
  403b98:	stp	x29, x30, [sp, #-32]!
  403b9c:	stp	x20, x19, [sp, #16]
  403ba0:	mov	x29, sp
  403ba4:	mov	x19, x1
  403ba8:	mov	x20, x0
  403bac:	bl	402520 <calloc@plt>
  403bb0:	cbz	x20, 403bb8 <scols_reset_iter@plt+0x12d8>
  403bb4:	cbz	x0, 403bc4 <scols_reset_iter@plt+0x12e4>
  403bb8:	ldp	x20, x19, [sp, #16]
  403bbc:	ldp	x29, x30, [sp], #32
  403bc0:	ret
  403bc4:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  403bc8:	add	x1, x1, #0xe1e
  403bcc:	mov	w0, #0x1                   	// #1
  403bd0:	mov	x2, x19
  403bd4:	bl	4028a0 <err@plt>
  403bd8:	cmp	w0, #0x63
  403bdc:	b.ne	403bec <scols_reset_iter@plt+0x130c>  // b.any
  403be0:	adrp	x0, 407000 <scols_reset_iter@plt+0x4720>
  403be4:	add	x0, x0, #0xc05
  403be8:	ret
  403bec:	adrp	x9, 407000 <scols_reset_iter@plt+0x4720>
  403bf0:	mov	w8, w0
  403bf4:	add	x9, x9, #0x838
  403bf8:	ldr	x0, [x9]
  403bfc:	cbz	x0, 403c10 <scols_reset_iter@plt+0x1330>
  403c00:	ldr	w10, [x9, #24]
  403c04:	add	x9, x9, #0x20
  403c08:	cmp	w10, w8
  403c0c:	b.ne	403bf8 <scols_reset_iter@plt+0x1318>  // b.any
  403c10:	ret
  403c14:	sub	w8, w0, #0x21
  403c18:	cmp	w8, #0x5e
  403c1c:	cset	w0, cc  // cc = lo, ul, last
  403c20:	ret
  403c24:	stp	x29, x30, [sp, #-16]!
  403c28:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  403c2c:	adrp	x2, 407000 <scols_reset_iter@plt+0x4720>
  403c30:	mov	w3, w0
  403c34:	add	x1, x1, #0xe84
  403c38:	add	x2, x2, #0xe67
  403c3c:	mov	w0, #0x1                   	// #1
  403c40:	mov	x29, sp
  403c44:	bl	4028a0 <err@plt>
  403c48:	stp	x29, x30, [sp, #-32]!
  403c4c:	str	x19, [sp, #16]
  403c50:	mov	x29, sp
  403c54:	mov	x19, x0
  403c58:	bl	402660 <__ctype_b_loc@plt>
  403c5c:	ldr	x8, [x0]
  403c60:	sub	x0, x19, #0x1
  403c64:	ldrsb	x9, [x0, #1]!
  403c68:	ldrh	w9, [x8, x9, lsl #1]
  403c6c:	tbnz	w9, #13, 403c64 <scols_reset_iter@plt+0x1384>
  403c70:	ldr	x19, [sp, #16]
  403c74:	ldp	x29, x30, [sp], #32
  403c78:	ret
  403c7c:	stp	x29, x30, [sp, #-32]!
  403c80:	ldr	x8, [x0, #16]
  403c84:	str	x19, [sp, #16]
  403c88:	mov	x19, x0
  403c8c:	mov	x29, sp
  403c90:	cbnz	x8, 403c9c <scols_reset_iter@plt+0x13bc>
  403c94:	mov	x0, x19
  403c98:	bl	403ea8 <scols_reset_iter@plt+0x15c8>
  403c9c:	ldr	x0, [x19, #16]
  403ca0:	mov	x1, xzr
  403ca4:	bl	402560 <scols_table_new_line@plt>
  403ca8:	cbz	x0, 403cb8 <scols_reset_iter@plt+0x13d8>
  403cac:	ldr	x19, [sp, #16]
  403cb0:	ldp	x29, x30, [sp], #32
  403cb4:	ret
  403cb8:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  403cbc:	add	x1, x1, #0x4c9
  403cc0:	mov	w2, #0x5                   	// #5
  403cc4:	bl	4027e0 <dcgettext@plt>
  403cc8:	mov	x1, x0
  403ccc:	mov	w0, #0x1                   	// #1
  403cd0:	bl	4028a0 <err@plt>
  403cd4:	stp	x29, x30, [sp, #-64]!
  403cd8:	mov	x29, sp
  403cdc:	stp	x22, x21, [sp, #32]
  403ce0:	stp	x20, x19, [sp, #48]
  403ce4:	str	xzr, [x29, #24]
  403ce8:	ldr	x8, [x0, #16]
  403cec:	mov	x19, x0
  403cf0:	mov	x22, x1
  403cf4:	str	x23, [sp, #16]
  403cf8:	cbnz	x8, 403d04 <scols_reset_iter@plt+0x1424>
  403cfc:	mov	x0, x19
  403d00:	bl	403ea8 <scols_reset_iter@plt+0x15c8>
  403d04:	mov	x20, xzr
  403d08:	mov	x21, xzr
  403d0c:	add	x2, x29, #0x18
  403d10:	mov	x0, x19
  403d14:	mov	x1, x22
  403d18:	bl	403f94 <scols_reset_iter@plt+0x16b4>
  403d1c:	cbz	x0, 403dac <scols_reset_iter@plt+0x14cc>
  403d20:	mov	x22, x0
  403d24:	ldr	x0, [x19, #16]
  403d28:	bl	4025e0 <scols_table_get_ncols@plt>
  403d2c:	add	x23, x20, #0x1
  403d30:	cmp	x0, x23
  403d34:	b.cs	403d58 <scols_reset_iter@plt+0x1478>  // b.hs, b.nlast
  403d38:	ldr	x0, [x19, #16]
  403d3c:	bl	402590 <scols_table_is_json@plt>
  403d40:	cbnz	w0, 403dcc <scols_reset_iter@plt+0x14ec>
  403d44:	ldr	x0, [x19, #16]
  403d48:	fmov	d0, xzr
  403d4c:	mov	x1, xzr
  403d50:	mov	w2, wzr
  403d54:	bl	402380 <scols_table_new_column@plt>
  403d58:	cbnz	x21, 403d70 <scols_reset_iter@plt+0x1490>
  403d5c:	ldr	x0, [x19, #16]
  403d60:	mov	x1, xzr
  403d64:	bl	402560 <scols_table_new_line@plt>
  403d68:	mov	x21, x0
  403d6c:	cbz	x0, 403e04 <scols_reset_iter@plt+0x1524>
  403d70:	mov	x0, x22
  403d74:	bl	403ffc <scols_reset_iter@plt+0x171c>
  403d78:	cbz	x0, 403dc0 <scols_reset_iter@plt+0x14e0>
  403d7c:	mov	x2, x0
  403d80:	mov	x0, x21
  403d84:	mov	x1, x20
  403d88:	bl	402310 <scols_line_refer_data@plt>
  403d8c:	mov	x22, xzr
  403d90:	mov	x20, x23
  403d94:	cbz	w0, 403d0c <scols_reset_iter@plt+0x142c>
  403d98:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  403d9c:	add	x1, x1, #0x561
  403da0:	mov	w2, #0x5                   	// #5
  403da4:	mov	x0, xzr
  403da8:	b	403e10 <scols_reset_iter@plt+0x1530>
  403dac:	ldp	x20, x19, [sp, #48]
  403db0:	ldp	x22, x21, [sp, #32]
  403db4:	ldr	x23, [sp, #16]
  403db8:	ldp	x29, x30, [sp], #64
  403dbc:	ret
  403dc0:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  403dc4:	add	x1, x1, #0x542
  403dc8:	b	403e0c <scols_reset_iter@plt+0x152c>
  403dcc:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  403dd0:	add	x1, x1, #0x508
  403dd4:	mov	w2, #0x5                   	// #5
  403dd8:	mov	x0, xzr
  403ddc:	bl	4027e0 <dcgettext@plt>
  403de0:	ldr	x8, [x19, #16]
  403de4:	mov	x19, x0
  403de8:	mov	x0, x8
  403dec:	bl	4026e0 <scols_table_get_nlines@plt>
  403df0:	add	x2, x0, #0x1
  403df4:	add	x3, x20, #0x1
  403df8:	mov	w0, #0x1                   	// #1
  403dfc:	mov	x1, x19
  403e00:	bl	402800 <errx@plt>
  403e04:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  403e08:	add	x1, x1, #0x4c9
  403e0c:	mov	w2, #0x5                   	// #5
  403e10:	bl	4027e0 <dcgettext@plt>
  403e14:	mov	x1, x0
  403e18:	mov	w0, #0x1                   	// #1
  403e1c:	bl	4028a0 <err@plt>
  403e20:	stp	x29, x30, [sp, #-32]!
  403e24:	str	x19, [sp, #16]
  403e28:	mov	x29, sp
  403e2c:	mov	x19, x1
  403e30:	bl	402540 <realloc@plt>
  403e34:	cbz	x19, 403e3c <scols_reset_iter@plt+0x155c>
  403e38:	cbz	x0, 403e48 <scols_reset_iter@plt+0x1568>
  403e3c:	ldr	x19, [sp, #16]
  403e40:	ldp	x29, x30, [sp], #32
  403e44:	ret
  403e48:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  403e4c:	add	x1, x1, #0xe1e
  403e50:	mov	w0, #0x1                   	// #1
  403e54:	mov	x2, x19
  403e58:	bl	4028a0 <err@plt>
  403e5c:	stp	x29, x30, [sp, #-32]!
  403e60:	stp	x20, x19, [sp, #16]
  403e64:	ldr	w8, [x0]
  403e68:	mov	x29, sp
  403e6c:	cbz	w8, 403e94 <scols_reset_iter@plt+0x15b4>
  403e70:	mov	x19, xzr
  403e74:	add	x20, x0, #0x4
  403e78:	mov	w0, w8
  403e7c:	bl	402480 <wcwidth@plt>
  403e80:	ldr	w8, [x20], #4
  403e84:	bic	w9, w0, w0, asr #31
  403e88:	add	x19, x19, x9
  403e8c:	cbnz	w8, 403e78 <scols_reset_iter@plt+0x1598>
  403e90:	b	403e98 <scols_reset_iter@plt+0x15b8>
  403e94:	mov	x19, xzr
  403e98:	mov	x0, x19
  403e9c:	ldp	x20, x19, [sp, #16]
  403ea0:	ldp	x29, x30, [sp], #32
  403ea4:	ret
  403ea8:	stp	x29, x30, [sp, #-32]!
  403eac:	stp	x20, x19, [sp, #16]
  403eb0:	mov	x19, x0
  403eb4:	mov	w0, wzr
  403eb8:	mov	x29, sp
  403ebc:	bl	402890 <scols_init_debug@plt>
  403ec0:	bl	402500 <scols_new_table@plt>
  403ec4:	str	x0, [x19, #16]
  403ec8:	cbz	x0, 403f78 <scols_reset_iter@plt+0x1698>
  403ecc:	ldr	x1, [x19, #120]
  403ed0:	bl	4023f0 <scols_table_set_column_separator@plt>
  403ed4:	ldrb	w8, [x19, #152]
  403ed8:	ldr	x0, [x19, #16]
  403edc:	mov	w1, #0x1                   	// #1
  403ee0:	tbnz	w8, #1, 403f38 <scols_reset_iter@plt+0x1658>
  403ee4:	bl	402870 <scols_table_enable_noencoding@plt>
  403ee8:	ldr	x8, [x19, #24]
  403eec:	cbz	x8, 403f60 <scols_reset_iter@plt+0x1680>
  403ef0:	ldr	x1, [x8]
  403ef4:	cbz	x1, 403f14 <scols_reset_iter@plt+0x1634>
  403ef8:	add	x20, x8, #0x8
  403efc:	ldr	x0, [x19, #16]
  403f00:	fmov	d0, xzr
  403f04:	mov	w2, wzr
  403f08:	bl	402380 <scols_table_new_column@plt>
  403f0c:	ldr	x1, [x20], #8
  403f10:	cbnz	x1, 403efc <scols_reset_iter@plt+0x161c>
  403f14:	ldrb	w8, [x19, #152]
  403f18:	tbz	w8, #2, 403f28 <scols_reset_iter@plt+0x1648>
  403f1c:	ldr	x0, [x19, #16]
  403f20:	mov	w1, #0x1                   	// #1
  403f24:	bl	4025f0 <scols_table_enable_header_repeat@plt>
  403f28:	ldrb	w8, [x19, #152]
  403f2c:	ldr	x0, [x19, #16]
  403f30:	ubfx	w1, w8, #4, #1
  403f34:	b	403f68 <scols_reset_iter@plt+0x1688>
  403f38:	bl	4026f0 <scols_table_enable_json@plt>
  403f3c:	ldr	x8, [x19, #32]
  403f40:	ldr	x0, [x19, #16]
  403f44:	adrp	x9, 408000 <scols_reset_iter@plt+0x5720>
  403f48:	add	x9, x9, #0x502
  403f4c:	cmp	x8, #0x0
  403f50:	csel	x1, x9, x8, eq  // eq = none
  403f54:	bl	402340 <scols_table_set_name@plt>
  403f58:	ldr	x8, [x19, #24]
  403f5c:	cbnz	x8, 403ef0 <scols_reset_iter@plt+0x1610>
  403f60:	ldr	x0, [x19, #16]
  403f64:	mov	w1, #0x1                   	// #1
  403f68:	bl	402360 <scols_table_enable_noheadings@plt>
  403f6c:	ldp	x20, x19, [sp, #16]
  403f70:	ldp	x29, x30, [sp], #32
  403f74:	ret
  403f78:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  403f7c:	add	x1, x1, #0x4e8
  403f80:	mov	w2, #0x5                   	// #5
  403f84:	bl	4027e0 <dcgettext@plt>
  403f88:	mov	x1, x0
  403f8c:	mov	w0, #0x1                   	// #1
  403f90:	bl	4028a0 <err@plt>
  403f94:	stp	x29, x30, [sp, #-32]!
  403f98:	stp	x20, x19, [sp, #16]
  403f9c:	ldrb	w8, [x0, #152]
  403fa0:	mov	x20, x2
  403fa4:	mov	x19, x1
  403fa8:	mov	x29, sp
  403fac:	tbnz	w8, #0, 403fd8 <scols_reset_iter@plt+0x16f8>
  403fb0:	cbnz	x19, 403fbc <scols_reset_iter@plt+0x16dc>
  403fb4:	ldr	x19, [x20]
  403fb8:	cbz	x19, 403fec <scols_reset_iter@plt+0x170c>
  403fbc:	ldr	x1, [x0, #112]
  403fc0:	mov	x0, x19
  403fc4:	bl	402440 <wcspbrk@plt>
  403fc8:	cbz	x0, 403fd0 <scols_reset_iter@plt+0x16f0>
  403fcc:	str	wzr, [x0], #4
  403fd0:	str	x0, [x20]
  403fd4:	b	403fec <scols_reset_iter@plt+0x170c>
  403fd8:	ldr	x1, [x0, #112]
  403fdc:	mov	x0, x19
  403fe0:	mov	x2, x20
  403fe4:	bl	402570 <wcstok@plt>
  403fe8:	mov	x19, x0
  403fec:	mov	x0, x19
  403ff0:	ldp	x20, x19, [sp, #16]
  403ff4:	ldp	x29, x30, [sp], #32
  403ff8:	ret
  403ffc:	stp	x29, x30, [sp, #-48]!
  404000:	stp	x20, x19, [sp, #32]
  404004:	mov	x19, x0
  404008:	mov	x0, xzr
  40400c:	mov	x1, x19
  404010:	mov	x2, xzr
  404014:	str	x21, [sp, #16]
  404018:	mov	x29, sp
  40401c:	bl	4027b0 <wcstombs@plt>
  404020:	cmn	x0, #0x1
  404024:	b.eq	404058 <scols_reset_iter@plt+0x1778>  // b.none
  404028:	mov	x21, x0
  40402c:	add	x0, x0, #0x1
  404030:	mov	w1, #0x1                   	// #1
  404034:	bl	403b98 <scols_reset_iter@plt+0x12b8>
  404038:	mov	x1, x19
  40403c:	mov	x2, x21
  404040:	mov	x20, x0
  404044:	bl	4027b0 <wcstombs@plt>
  404048:	cmn	x0, #0x1
  40404c:	b.ne	40405c <scols_reset_iter@plt+0x177c>  // b.any
  404050:	mov	x0, x20
  404054:	bl	4026b0 <free@plt>
  404058:	mov	x20, xzr
  40405c:	mov	x0, x20
  404060:	ldp	x20, x19, [sp, #32]
  404064:	ldr	x21, [sp, #16]
  404068:	ldp	x29, x30, [sp], #48
  40406c:	ret
  404070:	stp	x29, x30, [sp, #-80]!
  404074:	stp	x20, x19, [sp, #64]
  404078:	mov	x20, x0
  40407c:	mov	x0, x1
  404080:	mov	x1, x3
  404084:	str	x25, [sp, #16]
  404088:	stp	x24, x23, [sp, #32]
  40408c:	stp	x22, x21, [sp, #48]
  404090:	mov	x29, sp
  404094:	mov	w19, w2
  404098:	bl	403158 <scols_reset_iter@plt+0x878>
  40409c:	mov	x21, x0
  4040a0:	cbz	x0, 404100 <scols_reset_iter@plt+0x1820>
  4040a4:	ldr	x23, [x21]
  4040a8:	cbz	x23, 404100 <scols_reset_iter@plt+0x1820>
  4040ac:	adrp	x22, 408000 <scols_reset_iter@plt+0x5720>
  4040b0:	mov	w24, wzr
  4040b4:	add	x25, x21, #0x8
  4040b8:	add	x22, x22, #0x62c
  4040bc:	b	4040cc <scols_reset_iter@plt+0x17ec>
  4040c0:	mov	w24, #0x1                   	// #1
  4040c4:	ldr	x23, [x25], #8
  4040c8:	cbz	x23, 404104 <scols_reset_iter@plt+0x1824>
  4040cc:	cmp	w19, #0x20
  4040d0:	b.ne	4040e4 <scols_reset_iter@plt+0x1804>  // b.any
  4040d4:	mov	x0, x23
  4040d8:	mov	x1, x22
  4040dc:	bl	402640 <strcmp@plt>
  4040e0:	cbz	w0, 4040c0 <scols_reset_iter@plt+0x17e0>
  4040e4:	mov	x0, x20
  4040e8:	mov	x1, x23
  4040ec:	bl	40448c <scols_reset_iter@plt+0x1bac>
  4040f0:	cbz	x0, 4040c4 <scols_reset_iter@plt+0x17e4>
  4040f4:	mov	w1, w19
  4040f8:	bl	404210 <scols_reset_iter@plt+0x1930>
  4040fc:	b	4040c4 <scols_reset_iter@plt+0x17e4>
  404100:	mov	w24, wzr
  404104:	mov	x0, x21
  404108:	bl	406dc0 <scols_reset_iter@plt+0x44e0>
  40410c:	cbz	w24, 404164 <scols_reset_iter@plt+0x1884>
  404110:	mov	w0, wzr
  404114:	bl	4027d0 <scols_new_iter@plt>
  404118:	cbz	x0, 40417c <scols_reset_iter@plt+0x189c>
  40411c:	mov	x21, x0
  404120:	b	404130 <scols_reset_iter@plt+0x1850>
  404124:	ldr	x0, [x29, #24]
  404128:	mov	w1, w19
  40412c:	bl	404210 <scols_reset_iter@plt+0x1930>
  404130:	ldr	x0, [x20, #16]
  404134:	add	x2, x29, #0x18
  404138:	mov	x1, x21
  40413c:	bl	402680 <scols_table_next_column@plt>
  404140:	cbnz	w0, 40415c <scols_reset_iter@plt+0x187c>
  404144:	ldr	x0, [x29, #24]
  404148:	bl	402370 <scols_column_get_header@plt>
  40414c:	cbz	x0, 404124 <scols_reset_iter@plt+0x1844>
  404150:	bl	4026a0 <scols_cell_get_data@plt>
  404154:	cbnz	x0, 404130 <scols_reset_iter@plt+0x1850>
  404158:	b	404124 <scols_reset_iter@plt+0x1844>
  40415c:	mov	x0, x21
  404160:	bl	402390 <scols_free_iter@plt>
  404164:	ldp	x20, x19, [sp, #64]
  404168:	ldp	x22, x21, [sp, #48]
  40416c:	ldp	x24, x23, [sp, #32]
  404170:	ldr	x25, [sp, #16]
  404174:	ldp	x29, x30, [sp], #80
  404178:	ret
  40417c:	mov	w0, #0x130                 	// #304
  404180:	bl	403c24 <scols_reset_iter@plt+0x1344>
  404184:	stp	x29, x30, [sp, #-48]!
  404188:	stp	x20, x19, [sp, #32]
  40418c:	mov	x20, x0
  404190:	mov	w0, wzr
  404194:	str	x21, [sp, #16]
  404198:	mov	x29, sp
  40419c:	bl	4027d0 <scols_new_iter@plt>
  4041a0:	cbz	x0, 404208 <scols_reset_iter@plt+0x1928>
  4041a4:	mov	x19, x0
  4041a8:	ldr	x0, [x20, #16]
  4041ac:	add	x2, x29, #0x18
  4041b0:	mov	x1, x19
  4041b4:	bl	402680 <scols_table_next_column@plt>
  4041b8:	mov	x21, xzr
  4041bc:	cbnz	w0, 4041ec <scols_reset_iter@plt+0x190c>
  4041c0:	ldr	x0, [x29, #24]
  4041c4:	bl	402490 <scols_column_get_flags@plt>
  4041c8:	ldr	x8, [x20, #16]
  4041cc:	ldr	x9, [x29, #24]
  4041d0:	tst	w0, #0x20
  4041d4:	add	x2, x29, #0x18
  4041d8:	mov	x0, x8
  4041dc:	mov	x1, x19
  4041e0:	csel	x21, x9, x21, eq  // eq = none
  4041e4:	bl	402680 <scols_table_next_column@plt>
  4041e8:	cbz	w0, 4041c0 <scols_reset_iter@plt+0x18e0>
  4041ec:	mov	x0, x19
  4041f0:	bl	402390 <scols_free_iter@plt>
  4041f4:	mov	x0, x21
  4041f8:	ldp	x20, x19, [sp, #32]
  4041fc:	ldr	x21, [sp, #16]
  404200:	ldp	x29, x30, [sp], #48
  404204:	ret
  404208:	mov	w0, #0x102                 	// #258
  40420c:	bl	403c24 <scols_reset_iter@plt+0x1344>
  404210:	stp	x29, x30, [sp, #-32]!
  404214:	stp	x20, x19, [sp, #16]
  404218:	mov	x29, sp
  40421c:	mov	w19, w1
  404220:	mov	x20, x0
  404224:	bl	402490 <scols_column_get_flags@plt>
  404228:	orr	w1, w0, w19
  40422c:	mov	x0, x20
  404230:	bl	402510 <scols_column_set_flags@plt>
  404234:	ldp	x20, x19, [sp, #16]
  404238:	ldp	x29, x30, [sp], #32
  40423c:	ret
  404240:	sub	sp, sp, #0x50
  404244:	stp	x29, x30, [sp, #16]
  404248:	stp	x24, x23, [sp, #32]
  40424c:	stp	x22, x21, [sp, #48]
  404250:	stp	x20, x19, [sp, #64]
  404254:	ldr	x1, [x0, #88]
  404258:	add	x29, sp, #0x10
  40425c:	mov	x19, x0
  404260:	bl	40448c <scols_reset_iter@plt+0x1bac>
  404264:	ldr	x1, [x19, #104]
  404268:	mov	x22, x0
  40426c:	mov	x0, x19
  404270:	bl	40448c <scols_reset_iter@plt+0x1bac>
  404274:	ldr	x1, [x19, #96]
  404278:	mov	x20, x0
  40427c:	mov	x0, x19
  404280:	bl	40448c <scols_reset_iter@plt+0x1bac>
  404284:	cbz	x22, 404378 <scols_reset_iter@plt+0x1a98>
  404288:	cbz	x20, 404378 <scols_reset_iter@plt+0x1a98>
  40428c:	mov	x21, x0
  404290:	cbz	x0, 404378 <scols_reset_iter@plt+0x1a98>
  404294:	mov	w1, #0x2                   	// #2
  404298:	mov	x0, x22
  40429c:	bl	404210 <scols_reset_iter@plt+0x1930>
  4042a0:	mov	w0, wzr
  4042a4:	bl	4027d0 <scols_new_iter@plt>
  4042a8:	mov	x22, x0
  4042ac:	mov	w0, wzr
  4042b0:	bl	4027d0 <scols_new_iter@plt>
  4042b4:	cbz	x22, 404390 <scols_reset_iter@plt+0x1ab0>
  4042b8:	mov	x23, x0
  4042bc:	cbz	x0, 404390 <scols_reset_iter@plt+0x1ab0>
  4042c0:	ldr	x0, [x19, #16]
  4042c4:	add	x2, sp, #0x8
  4042c8:	mov	x1, x23
  4042cc:	bl	402600 <scols_table_next_line@plt>
  4042d0:	cbnz	w0, 404368 <scols_reset_iter@plt+0x1a88>
  4042d4:	ldr	x0, [sp, #8]
  4042d8:	mov	x1, x21
  4042dc:	bl	402330 <scols_line_get_column_cell@plt>
  4042e0:	cbz	x0, 4042f4 <scols_reset_iter@plt+0x1a14>
  4042e4:	bl	4026a0 <scols_cell_get_data@plt>
  4042e8:	mov	x24, x0
  4042ec:	cbnz	x24, 4042fc <scols_reset_iter@plt+0x1a1c>
  4042f0:	b	4042c0 <scols_reset_iter@plt+0x19e0>
  4042f4:	mov	x24, xzr
  4042f8:	cbz	x24, 4042c0 <scols_reset_iter@plt+0x19e0>
  4042fc:	mov	x0, x22
  404300:	mov	w1, wzr
  404304:	bl	4028e0 <scols_reset_iter@plt>
  404308:	ldr	x0, [x19, #16]
  40430c:	mov	x2, sp
  404310:	mov	x1, x22
  404314:	bl	402600 <scols_table_next_line@plt>
  404318:	cbnz	w0, 4042c0 <scols_reset_iter@plt+0x19e0>
  40431c:	ldr	x0, [sp]
  404320:	mov	x1, x20
  404324:	bl	402330 <scols_line_get_column_cell@plt>
  404328:	cbz	x0, 40433c <scols_reset_iter@plt+0x1a5c>
  40432c:	bl	4026a0 <scols_cell_get_data@plt>
  404330:	mov	x1, x0
  404334:	cbnz	x1, 404344 <scols_reset_iter@plt+0x1a64>
  404338:	b	404308 <scols_reset_iter@plt+0x1a28>
  40433c:	mov	x1, xzr
  404340:	cbz	x1, 404308 <scols_reset_iter@plt+0x1a28>
  404344:	mov	x0, x24
  404348:	bl	402640 <strcmp@plt>
  40434c:	cbnz	w0, 404308 <scols_reset_iter@plt+0x1a28>
  404350:	ldp	x0, x1, [sp]
  404354:	bl	4026c0 <scols_line_is_ancestor@plt>
  404358:	cbnz	w0, 404308 <scols_reset_iter@plt+0x1a28>
  40435c:	ldp	x1, x0, [sp]
  404360:	bl	4027f0 <scols_line_add_child@plt>
  404364:	b	404308 <scols_reset_iter@plt+0x1a28>
  404368:	mov	x0, x22
  40436c:	bl	402390 <scols_free_iter@plt>
  404370:	mov	x0, x23
  404374:	bl	402390 <scols_free_iter@plt>
  404378:	ldp	x20, x19, [sp, #64]
  40437c:	ldp	x22, x21, [sp, #48]
  404380:	ldp	x24, x23, [sp, #32]
  404384:	ldp	x29, x30, [sp, #16]
  404388:	add	sp, sp, #0x50
  40438c:	ret
  404390:	mov	w0, #0x165                 	// #357
  404394:	bl	403c24 <scols_reset_iter@plt+0x1344>
  404398:	stp	x29, x30, [sp, #-64]!
  40439c:	stp	x24, x23, [sp, #16]
  4043a0:	stp	x22, x21, [sp, #32]
  4043a4:	stp	x20, x19, [sp, #48]
  4043a8:	mov	x19, x0
  4043ac:	ldr	x0, [x0, #16]
  4043b0:	mov	x29, sp
  4043b4:	bl	4025e0 <scols_table_get_ncols@plt>
  4043b8:	ldr	x20, [x19, #40]
  4043bc:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  4043c0:	mov	x21, x0
  4043c4:	add	x1, x1, #0x660
  4043c8:	mov	w2, #0x5                   	// #5
  4043cc:	mov	x0, xzr
  4043d0:	bl	4027e0 <dcgettext@plt>
  4043d4:	mov	x1, x0
  4043d8:	mov	x0, x20
  4043dc:	bl	403158 <scols_reset_iter@plt+0x878>
  4043e0:	mov	x20, x0
  4043e4:	mov	w1, #0x8                   	// #8
  4043e8:	mov	x0, x21
  4043ec:	bl	403b98 <scols_reset_iter@plt+0x12b8>
  4043f0:	mov	x21, x0
  4043f4:	cbz	x20, 404430 <scols_reset_iter@plt+0x1b50>
  4043f8:	ldr	x1, [x20]
  4043fc:	cbz	x1, 404480 <scols_reset_iter@plt+0x1ba0>
  404400:	mov	x23, xzr
  404404:	add	x22, x20, #0x8
  404408:	b	404414 <scols_reset_iter@plt+0x1b34>
  40440c:	ldr	x1, [x22], #8
  404410:	cbz	x1, 404434 <scols_reset_iter@plt+0x1b54>
  404414:	mov	x0, x19
  404418:	bl	40448c <scols_reset_iter@plt+0x1bac>
  40441c:	cbz	x0, 40440c <scols_reset_iter@plt+0x1b2c>
  404420:	add	x8, x23, #0x1
  404424:	str	x0, [x21, x23, lsl #3]
  404428:	mov	x23, x8
  40442c:	b	40440c <scols_reset_iter@plt+0x1b2c>
  404430:	mov	x23, xzr
  404434:	cbz	x23, 40445c <scols_reset_iter@plt+0x1b7c>
  404438:	mov	x1, xzr
  40443c:	mov	x24, x21
  404440:	ldr	x0, [x19, #16]
  404444:	ldr	x22, [x24], #8
  404448:	mov	x2, x22
  40444c:	bl	402710 <scols_table_move_column@plt>
  404450:	subs	x23, x23, #0x1
  404454:	mov	x1, x22
  404458:	b.ne	404440 <scols_reset_iter@plt+0x1b60>  // b.any
  40445c:	mov	x0, x21
  404460:	bl	4026b0 <free@plt>
  404464:	mov	x0, x20
  404468:	bl	406dc0 <scols_reset_iter@plt+0x44e0>
  40446c:	ldp	x20, x19, [sp, #48]
  404470:	ldp	x22, x21, [sp, #32]
  404474:	ldp	x24, x23, [sp, #16]
  404478:	ldp	x29, x30, [sp], #64
  40447c:	ret
  404480:	mov	x23, xzr
  404484:	cbnz	x23, 404438 <scols_reset_iter@plt+0x1b58>
  404488:	b	40445c <scols_reset_iter@plt+0x1b7c>
  40448c:	stp	x29, x30, [sp, #-64]!
  404490:	stp	x20, x19, [sp, #48]
  404494:	mov	x19, x1
  404498:	mov	x20, x0
  40449c:	mov	x0, x1
  4044a0:	mov	x1, xzr
  4044a4:	str	x23, [sp, #16]
  4044a8:	stp	x22, x21, [sp, #32]
  4044ac:	mov	x29, sp
  4044b0:	bl	405558 <scols_reset_iter@plt+0x2c78>
  4044b4:	cbz	w0, 4044e0 <scols_reset_iter@plt+0x1c00>
  4044b8:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  4044bc:	add	x1, x1, #0x62e
  4044c0:	mov	w2, #0x5                   	// #5
  4044c4:	mov	x0, xzr
  4044c8:	bl	4027e0 <dcgettext@plt>
  4044cc:	mov	x1, x0
  4044d0:	mov	x0, x19
  4044d4:	bl	405978 <scols_reset_iter@plt+0x3098>
  4044d8:	sub	w21, w0, #0x1
  4044dc:	b	404548 <scols_reset_iter@plt+0x1c68>
  4044e0:	ldr	x8, [x20, #24]
  4044e4:	cbz	x8, 404520 <scols_reset_iter@plt+0x1c40>
  4044e8:	ldr	x0, [x8]
  4044ec:	cmp	x0, #0x0
  4044f0:	cset	w22, eq  // eq = none
  4044f4:	cbz	x0, 404520 <scols_reset_iter@plt+0x1c40>
  4044f8:	mov	x21, xzr
  4044fc:	add	x23, x8, #0x8
  404500:	mov	x1, x19
  404504:	bl	402530 <strcasecmp@plt>
  404508:	cbz	w0, 404544 <scols_reset_iter@plt+0x1c64>
  40450c:	ldr	x0, [x23, x21, lsl #3]
  404510:	add	x21, x21, #0x1
  404514:	cmp	x0, #0x0
  404518:	cset	w22, eq  // eq = none
  40451c:	cbnz	x0, 404500 <scols_reset_iter@plt+0x1c20>
  404520:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  404524:	add	x1, x1, #0x645
  404528:	mov	w2, #0x5                   	// #5
  40452c:	mov	x0, xzr
  404530:	bl	4027e0 <dcgettext@plt>
  404534:	mov	x1, x0
  404538:	mov	w0, #0x1                   	// #1
  40453c:	mov	x2, x19
  404540:	bl	402800 <errx@plt>
  404544:	tbnz	w22, #0, 404520 <scols_reset_iter@plt+0x1c40>
  404548:	ldr	x0, [x20, #16]
  40454c:	mov	w1, w21
  404550:	bl	4024e0 <scols_table_get_column@plt>
  404554:	ldp	x20, x19, [sp, #48]
  404558:	ldp	x22, x21, [sp, #32]
  40455c:	ldr	x23, [sp, #16]
  404560:	ldp	x29, x30, [sp], #64
  404564:	ret
  404568:	sub	sp, sp, #0x60
  40456c:	stp	x29, x30, [sp, #16]
  404570:	stp	x20, x19, [sp, #80]
  404574:	add	x29, sp, #0x10
  404578:	mov	x19, x2
  40457c:	mov	x20, x0
  404580:	str	x25, [sp, #32]
  404584:	stp	x24, x23, [sp, #48]
  404588:	stp	x22, x21, [sp, #64]
  40458c:	str	xzr, [x29, #24]
  404590:	cbz	x0, 4046cc <scols_reset_iter@plt+0x1dec>
  404594:	mov	x24, x20
  404598:	cbz	x1, 4045b0 <scols_reset_iter@plt+0x1cd0>
  40459c:	ldrb	w8, [x20]
  4045a0:	mov	x24, x20
  4045a4:	cbz	w8, 4045b0 <scols_reset_iter@plt+0x1cd0>
  4045a8:	add	x8, x1, x20
  4045ac:	sub	x24, x8, #0x1
  4045b0:	cbz	x20, 4046d4 <scols_reset_iter@plt+0x1df4>
  4045b4:	cmp	x24, x20
  4045b8:	mov	x21, xzr
  4045bc:	b.cc	404704 <scols_reset_iter@plt+0x1e24>  // b.lo, b.ul, b.last
  4045c0:	ldrb	w22, [x20]
  4045c4:	mov	x25, x21
  4045c8:	cbz	w22, 4046dc <scols_reset_iter@plt+0x1dfc>
  4045cc:	mov	x21, xzr
  4045d0:	mov	x25, xzr
  4045d4:	cmp	x20, x24
  4045d8:	b.cs	4045f4 <scols_reset_iter@plt+0x1d14>  // b.hs, b.nlast
  4045dc:	and	w8, w22, #0xff
  4045e0:	cmp	w8, #0x5c
  4045e4:	b.ne	4045f4 <scols_reset_iter@plt+0x1d14>  // b.any
  4045e8:	ldrb	w8, [x20, #1]
  4045ec:	cmp	w8, #0x78
  4045f0:	b.eq	404654 <scols_reset_iter@plt+0x1d74>  // b.none
  4045f4:	bl	402660 <__ctype_b_loc@plt>
  4045f8:	ldr	x8, [x0]
  4045fc:	and	x9, x22, #0xff
  404600:	ldrh	w8, [x8, x9, lsl #1]
  404604:	tbnz	w8, #1, 404654 <scols_reset_iter@plt+0x1d74>
  404608:	mov	x23, x0
  40460c:	bl	4026d0 <__ctype_get_mb_cur_max@plt>
  404610:	mov	x2, x0
  404614:	sub	x0, x29, #0x4
  404618:	add	x3, x29, #0x18
  40461c:	mov	x1, x20
  404620:	bl	402280 <mbrtowc@plt>
  404624:	cbz	x0, 404664 <scols_reset_iter@plt+0x1d84>
  404628:	mov	x22, x0
  40462c:	cmn	x0, #0x2
  404630:	b.cc	404670 <scols_reset_iter@plt+0x1d90>  // b.lo, b.ul, b.last
  404634:	ldr	x8, [x23]
  404638:	ldrb	w9, [x20]
  40463c:	ldrh	w8, [x8, x9, lsl #1]
  404640:	tbnz	w8, #14, 404690 <scols_reset_iter@plt+0x1db0>
  404644:	add	x21, x21, #0x4
  404648:	add	x25, x25, #0x4
  40464c:	mov	w22, #0x1                   	// #1
  404650:	b	4046ac <scols_reset_iter@plt+0x1dcc>
  404654:	add	x21, x21, #0x4
  404658:	add	x25, x25, #0x4
  40465c:	add	x20, x20, #0x1
  404660:	b	4046b8 <scols_reset_iter@plt+0x1dd8>
  404664:	mov	w8, wzr
  404668:	cbnz	w8, 4046b8 <scols_reset_iter@plt+0x1dd8>
  40466c:	b	4046dc <scols_reset_iter@plt+0x1dfc>
  404670:	ldur	w0, [x29, #-4]
  404674:	bl	402810 <iswprint@plt>
  404678:	cbz	w0, 4046a0 <scols_reset_iter@plt+0x1dc0>
  40467c:	ldur	w0, [x29, #-4]
  404680:	bl	402480 <wcwidth@plt>
  404684:	add	x21, x21, w0, sxtw
  404688:	add	x25, x22, x25
  40468c:	b	4046ac <scols_reset_iter@plt+0x1dcc>
  404690:	add	x21, x21, #0x1
  404694:	add	x25, x25, #0x1
  404698:	mov	w22, #0x1                   	// #1
  40469c:	b	4046ac <scols_reset_iter@plt+0x1dcc>
  4046a0:	lsl	x8, x22, #2
  4046a4:	add	x21, x8, x21
  4046a8:	add	x25, x8, x25
  4046ac:	add	x20, x20, x22
  4046b0:	mov	w8, #0x1                   	// #1
  4046b4:	cbz	w8, 4046dc <scols_reset_iter@plt+0x1dfc>
  4046b8:	cmp	x20, x24
  4046bc:	b.hi	4046dc <scols_reset_iter@plt+0x1dfc>  // b.pmore
  4046c0:	ldrb	w22, [x20]
  4046c4:	cbnz	w22, 4045d4 <scols_reset_iter@plt+0x1cf4>
  4046c8:	b	4046dc <scols_reset_iter@plt+0x1dfc>
  4046cc:	mov	x24, xzr
  4046d0:	cbnz	x20, 4045b4 <scols_reset_iter@plt+0x1cd4>
  4046d4:	mov	x21, xzr
  4046d8:	mov	x25, xzr
  4046dc:	cbz	x19, 4046e4 <scols_reset_iter@plt+0x1e04>
  4046e0:	str	x25, [x19]
  4046e4:	mov	x0, x21
  4046e8:	ldp	x20, x19, [sp, #80]
  4046ec:	ldp	x22, x21, [sp, #64]
  4046f0:	ldp	x24, x23, [sp, #48]
  4046f4:	ldr	x25, [sp, #32]
  4046f8:	ldp	x29, x30, [sp, #16]
  4046fc:	add	sp, sp, #0x60
  404700:	ret
  404704:	mov	x25, x21
  404708:	cbnz	x19, 4046e0 <scols_reset_iter@plt+0x1e00>
  40470c:	b	4046e4 <scols_reset_iter@plt+0x1e04>
  404710:	stp	x29, x30, [sp, #-32]!
  404714:	str	x19, [sp, #16]
  404718:	mov	x29, sp
  40471c:	cbz	x0, 40474c <scols_reset_iter@plt+0x1e6c>
  404720:	ldrb	w8, [x0]
  404724:	mov	x19, x0
  404728:	cbz	w8, 404748 <scols_reset_iter@plt+0x1e68>
  40472c:	mov	x0, x19
  404730:	bl	4022c0 <strlen@plt>
  404734:	mov	x1, x0
  404738:	mov	x0, x19
  40473c:	mov	x2, xzr
  404740:	bl	404568 <scols_reset_iter@plt+0x1c88>
  404744:	b	40474c <scols_reset_iter@plt+0x1e6c>
  404748:	mov	x0, xzr
  40474c:	ldr	x19, [sp, #16]
  404750:	ldp	x29, x30, [sp], #32
  404754:	ret
  404758:	sub	sp, sp, #0x60
  40475c:	stp	x22, x21, [sp, #64]
  404760:	stp	x20, x19, [sp, #80]
  404764:	mov	x20, x3
  404768:	mov	x19, x2
  40476c:	mov	x21, x1
  404770:	mov	x22, x0
  404774:	stp	x29, x30, [sp, #16]
  404778:	stp	x26, x25, [sp, #32]
  40477c:	stp	x24, x23, [sp, #48]
  404780:	add	x29, sp, #0x10
  404784:	cbz	x0, 404798 <scols_reset_iter@plt+0x1eb8>
  404788:	ldrb	w8, [x22]
  40478c:	cmp	w8, #0x0
  404790:	cset	w8, ne  // ne = any
  404794:	b	40479c <scols_reset_iter@plt+0x1ebc>
  404798:	mov	w8, wzr
  40479c:	mov	x0, xzr
  4047a0:	str	xzr, [sp, #8]
  4047a4:	cbz	x19, 404950 <scols_reset_iter@plt+0x2070>
  4047a8:	cbz	w8, 404950 <scols_reset_iter@plt+0x2070>
  4047ac:	mov	x23, x19
  4047b0:	str	xzr, [x21]
  4047b4:	cbz	x22, 404948 <scols_reset_iter@plt+0x2068>
  4047b8:	ldrb	w25, [x22]
  4047bc:	mov	x23, x19
  4047c0:	cbz	w25, 404948 <scols_reset_iter@plt+0x2068>
  4047c4:	adrp	x24, 408000 <scols_reset_iter@plt+0x5720>
  4047c8:	add	x24, x24, #0x683
  4047cc:	mov	x23, x19
  4047d0:	b	404800 <scols_reset_iter@plt+0x1f20>
  4047d4:	and	w2, w25, #0xff
  4047d8:	mov	x0, x23
  4047dc:	mov	x1, x24
  4047e0:	bl	4023b0 <sprintf@plt>
  4047e4:	ldr	x8, [x21]
  4047e8:	add	x23, x23, #0x4
  4047ec:	add	x22, x22, #0x1
  4047f0:	add	x8, x8, #0x4
  4047f4:	str	x8, [x21]
  4047f8:	ldrb	w25, [x22]
  4047fc:	cbz	w25, 404948 <scols_reset_iter@plt+0x2068>
  404800:	cbz	x20, 404820 <scols_reset_iter@plt+0x1f40>
  404804:	sxtb	w1, w25
  404808:	mov	x0, x20
  40480c:	bl	402750 <strchr@plt>
  404810:	cbz	x0, 404820 <scols_reset_iter@plt+0x1f40>
  404814:	add	x22, x22, #0x1
  404818:	strb	w25, [x23], #1
  40481c:	b	4047f8 <scols_reset_iter@plt+0x1f18>
  404820:	and	w8, w25, #0xff
  404824:	cmp	w8, #0x5c
  404828:	b.ne	404838 <scols_reset_iter@plt+0x1f58>  // b.any
  40482c:	ldrb	w8, [x22, #1]
  404830:	cmp	w8, #0x78
  404834:	b.eq	4047d4 <scols_reset_iter@plt+0x1ef4>  // b.none
  404838:	bl	402660 <__ctype_b_loc@plt>
  40483c:	ldr	x8, [x0]
  404840:	and	x9, x25, #0xff
  404844:	ldrh	w8, [x8, x9, lsl #1]
  404848:	tbnz	w8, #1, 4047d4 <scols_reset_iter@plt+0x1ef4>
  40484c:	mov	x26, x0
  404850:	bl	4026d0 <__ctype_get_mb_cur_max@plt>
  404854:	mov	x2, x0
  404858:	add	x0, sp, #0x4
  40485c:	add	x3, sp, #0x8
  404860:	mov	x1, x22
  404864:	bl	402280 <mbrtowc@plt>
  404868:	cbz	x0, 4048ac <scols_reset_iter@plt+0x1fcc>
  40486c:	mov	x25, x0
  404870:	cmn	x0, #0x2
  404874:	b.cc	4048b8 <scols_reset_iter@plt+0x1fd8>  // b.lo, b.ul, b.last
  404878:	ldr	x8, [x26]
  40487c:	ldrb	w2, [x22]
  404880:	ldrh	w8, [x8, x2, lsl #1]
  404884:	tbnz	w8, #14, 4048f0 <scols_reset_iter@plt+0x2010>
  404888:	mov	x0, x23
  40488c:	mov	x1, x24
  404890:	bl	4023b0 <sprintf@plt>
  404894:	ldr	x8, [x21]
  404898:	add	x23, x23, #0x4
  40489c:	mov	w25, #0x1                   	// #1
  4048a0:	add	x8, x8, #0x4
  4048a4:	str	x8, [x21]
  4048a8:	b	40493c <scols_reset_iter@plt+0x205c>
  4048ac:	mov	w8, wzr
  4048b0:	tbnz	w8, #0, 4047f8 <scols_reset_iter@plt+0x1f18>
  4048b4:	b	404948 <scols_reset_iter@plt+0x2068>
  4048b8:	ldr	w0, [sp, #4]
  4048bc:	bl	402810 <iswprint@plt>
  4048c0:	cbz	w0, 40490c <scols_reset_iter@plt+0x202c>
  4048c4:	mov	x0, x23
  4048c8:	mov	x1, x22
  4048cc:	mov	x2, x25
  4048d0:	bl	402290 <memcpy@plt>
  4048d4:	ldr	w0, [sp, #4]
  4048d8:	add	x23, x23, x25
  4048dc:	bl	402480 <wcwidth@plt>
  4048e0:	ldr	x8, [x21]
  4048e4:	add	x8, x8, w0, sxtw
  4048e8:	str	x8, [x21]
  4048ec:	b	40493c <scols_reset_iter@plt+0x205c>
  4048f0:	ldr	x8, [x21]
  4048f4:	mov	w25, #0x1                   	// #1
  4048f8:	add	x8, x8, #0x1
  4048fc:	str	x8, [x21]
  404900:	ldrb	w8, [x22]
  404904:	strb	w8, [x23], #1
  404908:	b	40493c <scols_reset_iter@plt+0x205c>
  40490c:	mov	x26, xzr
  404910:	ldrb	w2, [x22, x26]
  404914:	mov	x0, x23
  404918:	mov	x1, x24
  40491c:	bl	4023b0 <sprintf@plt>
  404920:	ldr	x8, [x21]
  404924:	add	x26, x26, #0x1
  404928:	add	x23, x23, #0x4
  40492c:	cmp	x25, x26
  404930:	add	x8, x8, #0x4
  404934:	str	x8, [x21]
  404938:	b.ne	404910 <scols_reset_iter@plt+0x2030>  // b.any
  40493c:	add	x22, x22, x25
  404940:	mov	w8, #0x1                   	// #1
  404944:	tbnz	w8, #0, 4047f8 <scols_reset_iter@plt+0x1f18>
  404948:	mov	x0, x19
  40494c:	strb	wzr, [x23]
  404950:	ldp	x20, x19, [sp, #80]
  404954:	ldp	x22, x21, [sp, #64]
  404958:	ldp	x24, x23, [sp, #48]
  40495c:	ldp	x26, x25, [sp, #32]
  404960:	ldp	x29, x30, [sp, #16]
  404964:	add	sp, sp, #0x60
  404968:	ret
  40496c:	sub	sp, sp, #0x50
  404970:	stp	x22, x21, [sp, #48]
  404974:	stp	x20, x19, [sp, #64]
  404978:	mov	x19, x2
  40497c:	mov	x20, x1
  404980:	mov	x21, x0
  404984:	stp	x29, x30, [sp, #16]
  404988:	stp	x24, x23, [sp, #32]
  40498c:	add	x29, sp, #0x10
  404990:	cbz	x0, 4049a4 <scols_reset_iter@plt+0x20c4>
  404994:	ldrb	w8, [x21]
  404998:	cmp	w8, #0x0
  40499c:	cset	w8, ne  // ne = any
  4049a0:	b	4049a8 <scols_reset_iter@plt+0x20c8>
  4049a4:	mov	w8, wzr
  4049a8:	mov	x0, xzr
  4049ac:	str	xzr, [sp, #8]
  4049b0:	cbz	x19, 404acc <scols_reset_iter@plt+0x21ec>
  4049b4:	cbz	w8, 404acc <scols_reset_iter@plt+0x21ec>
  4049b8:	adrp	x23, 408000 <scols_reset_iter@plt+0x5720>
  4049bc:	add	x23, x23, #0x683
  4049c0:	mov	x22, x19
  4049c4:	str	xzr, [x20]
  4049c8:	b	4049d4 <scols_reset_iter@plt+0x20f4>
  4049cc:	mov	w8, wzr
  4049d0:	tbz	w8, #0, 404ac4 <scols_reset_iter@plt+0x21e4>
  4049d4:	cbz	x21, 404ac4 <scols_reset_iter@plt+0x21e4>
  4049d8:	ldrb	w8, [x21]
  4049dc:	cbz	w8, 404ac4 <scols_reset_iter@plt+0x21e4>
  4049e0:	bl	4026d0 <__ctype_get_mb_cur_max@plt>
  4049e4:	mov	x2, x0
  4049e8:	add	x0, sp, #0x4
  4049ec:	add	x3, sp, #0x8
  4049f0:	mov	x1, x21
  4049f4:	bl	402280 <mbrtowc@plt>
  4049f8:	cbz	x0, 4049cc <scols_reset_iter@plt+0x20ec>
  4049fc:	mov	x24, x0
  404a00:	cmn	x0, #0x2
  404a04:	b.cc	404a40 <scols_reset_iter@plt+0x2160>  // b.lo, b.ul, b.last
  404a08:	bl	402660 <__ctype_b_loc@plt>
  404a0c:	ldr	x8, [x0]
  404a10:	ldrb	w2, [x21]
  404a14:	ldrh	w8, [x8, x2, lsl #1]
  404a18:	tbnz	w8, #14, 404aa0 <scols_reset_iter@plt+0x21c0>
  404a1c:	mov	x0, x22
  404a20:	mov	x1, x23
  404a24:	bl	4023b0 <sprintf@plt>
  404a28:	ldr	x8, [x20]
  404a2c:	add	x22, x22, #0x4
  404a30:	mov	w24, #0x1                   	// #1
  404a34:	add	x8, x8, #0x4
  404a38:	str	x8, [x20]
  404a3c:	b	404ab8 <scols_reset_iter@plt+0x21d8>
  404a40:	ldrb	w2, [x21]
  404a44:	cmp	w2, #0x5c
  404a48:	b.ne	404a74 <scols_reset_iter@plt+0x2194>  // b.any
  404a4c:	ldrb	w8, [x21, #1]
  404a50:	cmp	w8, #0x78
  404a54:	b.ne	404a74 <scols_reset_iter@plt+0x2194>  // b.any
  404a58:	mov	x0, x22
  404a5c:	mov	x1, x23
  404a60:	bl	4023b0 <sprintf@plt>
  404a64:	ldr	x8, [x20]
  404a68:	add	x22, x22, #0x4
  404a6c:	add	x8, x8, #0x4
  404a70:	b	404a98 <scols_reset_iter@plt+0x21b8>
  404a74:	mov	x0, x22
  404a78:	mov	x1, x21
  404a7c:	mov	x2, x24
  404a80:	bl	402290 <memcpy@plt>
  404a84:	ldr	w0, [sp, #4]
  404a88:	add	x22, x22, x24
  404a8c:	bl	402480 <wcwidth@plt>
  404a90:	ldr	x8, [x20]
  404a94:	add	x8, x8, w0, sxtw
  404a98:	str	x8, [x20]
  404a9c:	b	404ab8 <scols_reset_iter@plt+0x21d8>
  404aa0:	ldr	x8, [x20]
  404aa4:	mov	w24, #0x1                   	// #1
  404aa8:	add	x8, x8, #0x1
  404aac:	str	x8, [x20]
  404ab0:	ldrb	w8, [x21]
  404ab4:	strb	w8, [x22], #1
  404ab8:	add	x21, x21, x24
  404abc:	mov	w8, #0x1                   	// #1
  404ac0:	tbnz	w8, #0, 4049d4 <scols_reset_iter@plt+0x20f4>
  404ac4:	mov	x0, x19
  404ac8:	strb	wzr, [x22]
  404acc:	ldp	x20, x19, [sp, #64]
  404ad0:	ldp	x22, x21, [sp, #48]
  404ad4:	ldp	x24, x23, [sp, #32]
  404ad8:	ldp	x29, x30, [sp, #16]
  404adc:	add	sp, sp, #0x50
  404ae0:	ret
  404ae4:	mov	w8, #0x1                   	// #1
  404ae8:	bfi	x8, x0, #2, #62
  404aec:	mov	x0, x8
  404af0:	ret
  404af4:	stp	x29, x30, [sp, #-48]!
  404af8:	stp	x20, x19, [sp, #32]
  404afc:	mov	x19, x1
  404b00:	mov	x20, x0
  404b04:	str	x21, [sp, #16]
  404b08:	mov	x29, sp
  404b0c:	cbz	x0, 404b18 <scols_reset_iter@plt+0x2238>
  404b10:	mov	x0, x20
  404b14:	bl	4022c0 <strlen@plt>
  404b18:	cbz	x0, 404b4c <scols_reset_iter@plt+0x226c>
  404b1c:	bl	404ae4 <scols_reset_iter@plt+0x2204>
  404b20:	bl	402470 <malloc@plt>
  404b24:	mov	x21, x0
  404b28:	cbz	x0, 404b54 <scols_reset_iter@plt+0x2274>
  404b2c:	mov	x0, x20
  404b30:	mov	x1, x19
  404b34:	mov	x2, x21
  404b38:	mov	x3, xzr
  404b3c:	bl	404758 <scols_reset_iter@plt+0x1e78>
  404b40:	mov	x19, x0
  404b44:	cbnz	x19, 404b64 <scols_reset_iter@plt+0x2284>
  404b48:	b	404b5c <scols_reset_iter@plt+0x227c>
  404b4c:	mov	x19, xzr
  404b50:	b	404b64 <scols_reset_iter@plt+0x2284>
  404b54:	mov	x19, xzr
  404b58:	cbnz	x19, 404b64 <scols_reset_iter@plt+0x2284>
  404b5c:	mov	x0, x21
  404b60:	bl	4026b0 <free@plt>
  404b64:	mov	x0, x19
  404b68:	ldp	x20, x19, [sp, #32]
  404b6c:	ldr	x21, [sp, #16]
  404b70:	ldp	x29, x30, [sp], #48
  404b74:	ret
  404b78:	stp	x29, x30, [sp, #-48]!
  404b7c:	stp	x20, x19, [sp, #32]
  404b80:	mov	x19, x1
  404b84:	mov	x20, x0
  404b88:	str	x21, [sp, #16]
  404b8c:	mov	x29, sp
  404b90:	cbz	x0, 404b9c <scols_reset_iter@plt+0x22bc>
  404b94:	mov	x0, x20
  404b98:	bl	4022c0 <strlen@plt>
  404b9c:	cbz	x0, 404bcc <scols_reset_iter@plt+0x22ec>
  404ba0:	bl	404ae4 <scols_reset_iter@plt+0x2204>
  404ba4:	bl	402470 <malloc@plt>
  404ba8:	mov	x21, x0
  404bac:	cbz	x0, 404bd4 <scols_reset_iter@plt+0x22f4>
  404bb0:	mov	x0, x20
  404bb4:	mov	x1, x19
  404bb8:	mov	x2, x21
  404bbc:	bl	40496c <scols_reset_iter@plt+0x208c>
  404bc0:	mov	x19, x0
  404bc4:	cbnz	x19, 404be4 <scols_reset_iter@plt+0x2304>
  404bc8:	b	404bdc <scols_reset_iter@plt+0x22fc>
  404bcc:	mov	x19, xzr
  404bd0:	b	404be4 <scols_reset_iter@plt+0x2304>
  404bd4:	mov	x19, xzr
  404bd8:	cbnz	x19, 404be4 <scols_reset_iter@plt+0x2304>
  404bdc:	mov	x0, x21
  404be0:	bl	4026b0 <free@plt>
  404be4:	mov	x0, x19
  404be8:	ldp	x20, x19, [sp, #32]
  404bec:	ldr	x21, [sp, #16]
  404bf0:	ldp	x29, x30, [sp], #48
  404bf4:	ret
  404bf8:	stp	x29, x30, [sp, #-64]!
  404bfc:	str	x23, [sp, #16]
  404c00:	stp	x22, x21, [sp, #32]
  404c04:	stp	x20, x19, [sp, #48]
  404c08:	mov	x29, sp
  404c0c:	mov	x21, x1
  404c10:	mov	x19, x0
  404c14:	bl	4022c0 <strlen@plt>
  404c18:	mov	x20, x0
  404c1c:	mov	x0, xzr
  404c20:	mov	x1, x19
  404c24:	mov	x2, xzr
  404c28:	bl	4022e0 <mbstowcs@plt>
  404c2c:	cmn	x0, #0x1
  404c30:	b.eq	404c8c <scols_reset_iter@plt+0x23ac>  // b.none
  404c34:	lsl	x8, x0, #2
  404c38:	mov	x23, x0
  404c3c:	add	x1, x8, #0x4
  404c40:	mov	w0, #0x1                   	// #1
  404c44:	bl	402520 <calloc@plt>
  404c48:	mov	x22, x0
  404c4c:	cbz	x0, 404c90 <scols_reset_iter@plt+0x23b0>
  404c50:	mov	x0, x22
  404c54:	mov	x1, x19
  404c58:	mov	x2, x23
  404c5c:	bl	4022e0 <mbstowcs@plt>
  404c60:	cbz	x0, 404c90 <scols_reset_iter@plt+0x23b0>
  404c64:	ldr	x1, [x21]
  404c68:	mov	x0, x22
  404c6c:	bl	404cb8 <scols_reset_iter@plt+0x23d8>
  404c70:	str	x0, [x21]
  404c74:	mov	x0, x19
  404c78:	mov	x1, x22
  404c7c:	mov	x2, x20
  404c80:	bl	4027b0 <wcstombs@plt>
  404c84:	mov	x20, x0
  404c88:	b	404c90 <scols_reset_iter@plt+0x23b0>
  404c8c:	mov	x22, xzr
  404c90:	mov	x0, x22
  404c94:	bl	4026b0 <free@plt>
  404c98:	tbnz	x20, #63, 404ca0 <scols_reset_iter@plt+0x23c0>
  404c9c:	strb	wzr, [x19, x20]
  404ca0:	mov	x0, x20
  404ca4:	ldp	x20, x19, [sp, #48]
  404ca8:	ldp	x22, x21, [sp, #32]
  404cac:	ldr	x23, [sp, #16]
  404cb0:	ldp	x29, x30, [sp], #64
  404cb4:	ret
  404cb8:	stp	x29, x30, [sp, #-48]!
  404cbc:	stp	x22, x21, [sp, #16]
  404cc0:	stp	x20, x19, [sp, #32]
  404cc4:	mov	x19, x0
  404cc8:	ldr	w0, [x0]
  404ccc:	mov	x29, sp
  404cd0:	cbz	w0, 404d10 <scols_reset_iter@plt+0x2430>
  404cd4:	mov	x20, x1
  404cd8:	mov	x22, xzr
  404cdc:	mov	w21, #0xfffd                	// #65533
  404ce0:	bl	402480 <wcwidth@plt>
  404ce4:	cmn	w0, #0x1
  404ce8:	b.ne	404cf4 <scols_reset_iter@plt+0x2414>  // b.any
  404cec:	mov	w0, #0x1                   	// #1
  404cf0:	str	w21, [x19]
  404cf4:	add	x8, x22, w0, sxtw
  404cf8:	cmp	x8, x20
  404cfc:	b.hi	404d18 <scols_reset_iter@plt+0x2438>  // b.pmore
  404d00:	ldr	w0, [x19, #4]!
  404d04:	mov	x22, x8
  404d08:	cbnz	w0, 404ce0 <scols_reset_iter@plt+0x2400>
  404d0c:	b	404d1c <scols_reset_iter@plt+0x243c>
  404d10:	mov	x8, xzr
  404d14:	b	404d1c <scols_reset_iter@plt+0x243c>
  404d18:	mov	x8, x22
  404d1c:	str	wzr, [x19]
  404d20:	ldp	x20, x19, [sp, #32]
  404d24:	ldp	x22, x21, [sp, #16]
  404d28:	mov	x0, x8
  404d2c:	ldp	x29, x30, [sp], #48
  404d30:	ret
  404d34:	stp	x29, x30, [sp, #-16]!
  404d38:	mov	w6, #0x20                  	// #32
  404d3c:	mov	x29, sp
  404d40:	bl	404d4c <scols_reset_iter@plt+0x246c>
  404d44:	ldp	x29, x30, [sp], #16
  404d48:	ret
  404d4c:	sub	sp, sp, #0x80
  404d50:	stp	x29, x30, [sp, #32]
  404d54:	add	x29, sp, #0x20
  404d58:	stp	x28, x27, [sp, #48]
  404d5c:	stp	x26, x25, [sp, #64]
  404d60:	stp	x24, x23, [sp, #80]
  404d64:	stp	x22, x21, [sp, #96]
  404d68:	stp	x20, x19, [sp, #112]
  404d6c:	stur	w6, [x29, #-4]
  404d70:	mov	w27, w5
  404d74:	mov	w26, w4
  404d78:	mov	x25, x3
  404d7c:	mov	x22, x2
  404d80:	str	x1, [sp, #16]
  404d84:	mov	x23, x0
  404d88:	bl	4022c0 <strlen@plt>
  404d8c:	mov	x19, x0
  404d90:	bl	4026d0 <__ctype_get_mb_cur_max@plt>
  404d94:	cmp	x0, #0x2
  404d98:	str	w26, [sp, #12]
  404d9c:	b.cc	404e10 <scols_reset_iter@plt+0x2530>  // b.lo, b.ul, b.last
  404da0:	mov	x0, xzr
  404da4:	mov	x1, x23
  404da8:	mov	x2, xzr
  404dac:	bl	4022e0 <mbstowcs@plt>
  404db0:	cmn	x0, #0x1
  404db4:	b.eq	404e78 <scols_reset_iter@plt+0x2598>  // b.none
  404db8:	add	x21, x0, #0x1
  404dbc:	mov	x24, x0
  404dc0:	lsl	x0, x21, #2
  404dc4:	bl	402470 <malloc@plt>
  404dc8:	mov	x20, x0
  404dcc:	cbz	x0, 404e7c <scols_reset_iter@plt+0x259c>
  404dd0:	mov	x0, x20
  404dd4:	mov	x1, x23
  404dd8:	mov	x2, x21
  404ddc:	bl	4022e0 <mbstowcs@plt>
  404de0:	cbz	x0, 404fb4 <scols_reset_iter@plt+0x26d4>
  404de4:	mov	x0, x20
  404de8:	str	wzr, [x20, x24, lsl #2]
  404dec:	bl	404fc8 <scols_reset_iter@plt+0x26e8>
  404df0:	mov	w24, w0
  404df4:	mov	x0, x20
  404df8:	mov	x1, x21
  404dfc:	bl	405028 <scols_reset_iter@plt+0x2748>
  404e00:	mov	w9, wzr
  404e04:	sxtw	x26, w0
  404e08:	mov	w8, #0x1                   	// #1
  404e0c:	b	404e90 <scols_reset_iter@plt+0x25b0>
  404e10:	mov	x20, xzr
  404e14:	mov	w24, wzr
  404e18:	mov	w8, wzr
  404e1c:	mov	x26, x19
  404e20:	cbz	w8, 404ec4 <scols_reset_iter@plt+0x25e4>
  404e24:	tbz	w24, #0, 404eac <scols_reset_iter@plt+0x25cc>
  404e28:	mov	x0, xzr
  404e2c:	mov	x1, x20
  404e30:	mov	x2, xzr
  404e34:	bl	4027b0 <wcstombs@plt>
  404e38:	add	x21, x0, #0x1
  404e3c:	mov	x0, x21
  404e40:	bl	402470 <malloc@plt>
  404e44:	mov	x28, x0
  404e48:	cbz	x0, 404f78 <scols_reset_iter@plt+0x2698>
  404e4c:	ldr	x1, [x25]
  404e50:	mov	x0, x20
  404e54:	bl	404cb8 <scols_reset_iter@plt+0x23d8>
  404e58:	mov	x26, x0
  404e5c:	mov	x0, x28
  404e60:	mov	x1, x20
  404e64:	mov	x2, x21
  404e68:	bl	4027b0 <wcstombs@plt>
  404e6c:	mov	x19, x0
  404e70:	mov	x23, x28
  404e74:	b	404ec8 <scols_reset_iter@plt+0x25e8>
  404e78:	mov	x20, xzr
  404e7c:	and	w9, w27, #0x1
  404e80:	mov	w24, wzr
  404e84:	mov	w8, wzr
  404e88:	eor	w9, w9, #0x3
  404e8c:	mov	x26, x19
  404e90:	cmp	w9, #0x3
  404e94:	mov	x28, xzr
  404e98:	b.eq	404f7c <scols_reset_iter@plt+0x269c>  // b.none
  404e9c:	cmp	w9, #0x2
  404ea0:	b.eq	404ec8 <scols_reset_iter@plt+0x25e8>  // b.none
  404ea4:	cbz	w9, 404e20 <scols_reset_iter@plt+0x2540>
  404ea8:	b	404f90 <scols_reset_iter@plt+0x26b0>
  404eac:	ldr	x8, [x25]
  404eb0:	cmp	x26, x8
  404eb4:	b.ls	404ec4 <scols_reset_iter@plt+0x25e4>  // b.plast
  404eb8:	mov	x0, x19
  404ebc:	tbnz	w24, #0, 404e28 <scols_reset_iter@plt+0x2548>
  404ec0:	b	404e38 <scols_reset_iter@plt+0x2558>
  404ec4:	mov	x28, xzr
  404ec8:	ldr	x8, [x25]
  404ecc:	cmp	x26, x8
  404ed0:	csel	x9, x8, x26, hi  // hi = pmore
  404ed4:	csel	x27, x8, x19, hi  // hi = pmore
  404ed8:	cmp	x8, x26
  404edc:	sub	x8, x8, x9
  404ee0:	csel	x19, x8, xzr, hi  // hi = pmore
  404ee4:	add	x21, x19, x27
  404ee8:	str	x9, [x25]
  404eec:	cbz	x22, 404f80 <scols_reset_iter@plt+0x26a0>
  404ef0:	ldr	w8, [sp, #12]
  404ef4:	cbz	w8, 404f24 <scols_reset_iter@plt+0x2644>
  404ef8:	cmp	w8, #0x1
  404efc:	b.eq	404f18 <scols_reset_iter@plt+0x2638>  // b.none
  404f00:	cmp	w8, #0x2
  404f04:	b.ne	404fc4 <scols_reset_iter@plt+0x26e4>  // b.any
  404f08:	and	x8, x19, #0x1
  404f0c:	lsr	x19, x19, #1
  404f10:	add	x2, x19, x8
  404f14:	b	404f28 <scols_reset_iter@plt+0x2648>
  404f18:	mov	x2, x19
  404f1c:	mov	x19, xzr
  404f20:	b	404f28 <scols_reset_iter@plt+0x2648>
  404f24:	mov	x2, xzr
  404f28:	ldr	x0, [sp, #16]
  404f2c:	ldur	w26, [x29, #-4]
  404f30:	add	x8, x0, x22
  404f34:	sub	x22, x8, #0x1
  404f38:	mov	x1, x22
  404f3c:	mov	w3, w26
  404f40:	bl	4050a4 <scols_reset_iter@plt+0x27c4>
  404f44:	sub	x8, x22, x0
  404f48:	cmp	x27, x8
  404f4c:	csel	x25, x27, x8, cc  // cc = lo, ul, last
  404f50:	mov	x1, x23
  404f54:	mov	x2, x25
  404f58:	mov	x24, x0
  404f5c:	bl	402290 <memcpy@plt>
  404f60:	add	x0, x24, x25
  404f64:	mov	x1, x22
  404f68:	mov	x2, x19
  404f6c:	mov	w3, w26
  404f70:	bl	4050a4 <scols_reset_iter@plt+0x27c4>
  404f74:	b	404f80 <scols_reset_iter@plt+0x26a0>
  404f78:	tbnz	w27, #0, 404ec8 <scols_reset_iter@plt+0x25e8>
  404f7c:	mov	x21, #0xffffffffffffffff    	// #-1
  404f80:	mov	x0, x20
  404f84:	bl	4026b0 <free@plt>
  404f88:	mov	x0, x28
  404f8c:	bl	4026b0 <free@plt>
  404f90:	mov	x0, x21
  404f94:	ldp	x20, x19, [sp, #112]
  404f98:	ldp	x22, x21, [sp, #96]
  404f9c:	ldp	x24, x23, [sp, #80]
  404fa0:	ldp	x26, x25, [sp, #64]
  404fa4:	ldp	x28, x27, [sp, #48]
  404fa8:	ldp	x29, x30, [sp, #32]
  404fac:	add	sp, sp, #0x80
  404fb0:	ret
  404fb4:	mov	w24, wzr
  404fb8:	mov	w8, wzr
  404fbc:	mov	w9, wzr
  404fc0:	b	404e8c <scols_reset_iter@plt+0x25ac>
  404fc4:	bl	4025c0 <abort@plt>
  404fc8:	stp	x29, x30, [sp, #-48]!
  404fcc:	stp	x20, x19, [sp, #32]
  404fd0:	mov	x8, x0
  404fd4:	ldr	w0, [x0]
  404fd8:	str	x21, [sp, #16]
  404fdc:	mov	x29, sp
  404fe0:	cbz	w0, 405010 <scols_reset_iter@plt+0x2730>
  404fe4:	mov	w19, wzr
  404fe8:	add	x20, x8, #0x4
  404fec:	mov	w21, #0xfffd                	// #65533
  404ff0:	b	404ffc <scols_reset_iter@plt+0x271c>
  404ff4:	ldr	w0, [x20], #4
  404ff8:	cbz	w0, 405014 <scols_reset_iter@plt+0x2734>
  404ffc:	bl	402810 <iswprint@plt>
  405000:	cbnz	w0, 404ff4 <scols_reset_iter@plt+0x2714>
  405004:	mov	w19, #0x1                   	// #1
  405008:	stur	w21, [x20, #-4]
  40500c:	b	404ff4 <scols_reset_iter@plt+0x2714>
  405010:	mov	w19, wzr
  405014:	and	w0, w19, #0x1
  405018:	ldp	x20, x19, [sp, #32]
  40501c:	ldr	x21, [sp, #16]
  405020:	ldp	x29, x30, [sp], #48
  405024:	ret
  405028:	stp	x29, x30, [sp, #-48]!
  40502c:	stp	x22, x21, [sp, #16]
  405030:	stp	x20, x19, [sp, #32]
  405034:	mov	x19, x1
  405038:	mov	x20, x0
  40503c:	mov	w21, wzr
  405040:	mov	w22, #0x7fffffff            	// #2147483647
  405044:	mov	x29, sp
  405048:	cbz	x19, 405090 <scols_reset_iter@plt+0x27b0>
  40504c:	ldr	w0, [x20]
  405050:	cbz	w0, 405090 <scols_reset_iter@plt+0x27b0>
  405054:	bl	402480 <wcwidth@plt>
  405058:	sub	w9, w22, w0
  40505c:	mov	w8, w0
  405060:	mov	w0, #0xffffffff            	// #-1
  405064:	cmp	w21, w9
  405068:	ccmp	w8, w0, #0x4, le
  40506c:	csel	w10, wzr, w8, eq  // eq = none
  405070:	cmn	w8, #0x1
  405074:	b.eq	405094 <scols_reset_iter@plt+0x27b4>  // b.none
  405078:	sub	x19, x19, #0x1
  40507c:	cmp	w21, w9
  405080:	add	w21, w10, w21
  405084:	add	x20, x20, #0x4
  405088:	b.le	405048 <scols_reset_iter@plt+0x2768>
  40508c:	b	405094 <scols_reset_iter@plt+0x27b4>
  405090:	mov	w0, w21
  405094:	ldp	x20, x19, [sp, #32]
  405098:	ldp	x22, x21, [sp, #16]
  40509c:	ldp	x29, x30, [sp], #48
  4050a0:	ret
  4050a4:	stp	x29, x30, [sp, #-48]!
  4050a8:	stp	x20, x19, [sp, #32]
  4050ac:	mov	x19, x0
  4050b0:	str	x21, [sp, #16]
  4050b4:	mov	x29, sp
  4050b8:	cbz	x2, 405100 <scols_reset_iter@plt+0x2820>
  4050bc:	mov	x20, x1
  4050c0:	cmp	x19, x1
  4050c4:	b.cs	405100 <scols_reset_iter@plt+0x2820>  // b.hs, b.nlast
  4050c8:	mvn	x8, x19
  4050cc:	add	x8, x20, x8
  4050d0:	sub	x21, x2, #0x1
  4050d4:	cmp	x21, x8
  4050d8:	csel	x8, x8, x21, hi  // hi = pmore
  4050dc:	add	x2, x8, #0x1
  4050e0:	mov	x0, x19
  4050e4:	mov	w1, w3
  4050e8:	bl	4024f0 <memset@plt>
  4050ec:	subs	x21, x21, #0x1
  4050f0:	add	x19, x19, #0x1
  4050f4:	b.cc	405100 <scols_reset_iter@plt+0x2820>  // b.lo, b.ul, b.last
  4050f8:	cmp	x19, x20
  4050fc:	b.cc	4050ec <scols_reset_iter@plt+0x280c>  // b.lo, b.ul, b.last
  405100:	strb	wzr, [x19]
  405104:	mov	x0, x19
  405108:	ldp	x20, x19, [sp, #32]
  40510c:	ldr	x21, [sp, #16]
  405110:	ldp	x29, x30, [sp], #48
  405114:	ret
  405118:	adrp	x8, 419000 <scols_reset_iter@plt+0x16720>
  40511c:	str	w0, [x8, #840]
  405120:	ret
  405124:	sub	sp, sp, #0x80
  405128:	stp	x29, x30, [sp, #32]
  40512c:	stp	x28, x27, [sp, #48]
  405130:	stp	x26, x25, [sp, #64]
  405134:	stp	x24, x23, [sp, #80]
  405138:	stp	x22, x21, [sp, #96]
  40513c:	stp	x20, x19, [sp, #112]
  405140:	add	x29, sp, #0x20
  405144:	str	xzr, [x1]
  405148:	cbz	x0, 405184 <scols_reset_iter@plt+0x28a4>
  40514c:	ldrb	w8, [x0]
  405150:	mov	x21, x0
  405154:	cbz	w8, 405184 <scols_reset_iter@plt+0x28a4>
  405158:	mov	x20, x2
  40515c:	mov	x19, x1
  405160:	bl	402660 <__ctype_b_loc@plt>
  405164:	ldr	x8, [x0]
  405168:	mov	x23, x0
  40516c:	mov	x9, x21
  405170:	ldrb	w10, [x9], #1
  405174:	ldrh	w11, [x8, x10, lsl #1]
  405178:	tbnz	w11, #13, 405170 <scols_reset_iter@plt+0x2890>
  40517c:	cmp	w10, #0x2d
  405180:	b.ne	40519c <scols_reset_iter@plt+0x28bc>  // b.any
  405184:	mov	w21, #0xffffffea            	// #-22
  405188:	tbz	w21, #31, 4053c8 <scols_reset_iter@plt+0x2ae8>
  40518c:	neg	w19, w21
  405190:	bl	402850 <__errno_location@plt>
  405194:	str	w19, [x0]
  405198:	b	4053c8 <scols_reset_iter@plt+0x2ae8>
  40519c:	bl	402850 <__errno_location@plt>
  4051a0:	mov	x25, x0
  4051a4:	str	wzr, [x0]
  4051a8:	sub	x1, x29, #0x8
  4051ac:	mov	x0, x21
  4051b0:	mov	w2, wzr
  4051b4:	stur	xzr, [x29, #-8]
  4051b8:	bl	4025b0 <strtoumax@plt>
  4051bc:	ldur	x24, [x29, #-8]
  4051c0:	str	x0, [sp, #16]
  4051c4:	cmp	x24, x21
  4051c8:	b.eq	4051e0 <scols_reset_iter@plt+0x2900>  // b.none
  4051cc:	add	x8, x0, #0x1
  4051d0:	cmp	x8, #0x1
  4051d4:	b.hi	4051f8 <scols_reset_iter@plt+0x2918>  // b.pmore
  4051d8:	ldr	w8, [x25]
  4051dc:	cbz	w8, 4051f8 <scols_reset_iter@plt+0x2918>
  4051e0:	ldr	w8, [x25]
  4051e4:	mov	w9, #0xffffffea            	// #-22
  4051e8:	cmp	w8, #0x0
  4051ec:	csneg	w21, w9, w8, eq  // eq = none
  4051f0:	tbz	w21, #31, 4053c8 <scols_reset_iter@plt+0x2ae8>
  4051f4:	b	40518c <scols_reset_iter@plt+0x28ac>
  4051f8:	cbz	x24, 4053b8 <scols_reset_iter@plt+0x2ad8>
  4051fc:	ldrb	w8, [x24]
  405200:	cbz	w8, 4053b8 <scols_reset_iter@plt+0x2ad8>
  405204:	mov	w28, wzr
  405208:	mov	w21, wzr
  40520c:	mov	x22, xzr
  405210:	b	405228 <scols_reset_iter@plt+0x2948>
  405214:	mov	x27, xzr
  405218:	cbz	x22, 4052b0 <scols_reset_iter@plt+0x29d0>
  40521c:	mov	w21, #0xffffffea            	// #-22
  405220:	mov	w8, wzr
  405224:	tbz	wzr, #0, 4053c4 <scols_reset_iter@plt+0x2ae4>
  405228:	ldrb	w8, [x24, #1]
  40522c:	cmp	w8, #0x61
  405230:	b.le	405270 <scols_reset_iter@plt+0x2990>
  405234:	cmp	w8, #0x62
  405238:	b.eq	405278 <scols_reset_iter@plt+0x2998>  // b.none
  40523c:	cmp	w8, #0x69
  405240:	b.ne	405284 <scols_reset_iter@plt+0x29a4>  // b.any
  405244:	ldrb	w9, [x24, #2]
  405248:	orr	w9, w9, #0x20
  40524c:	cmp	w9, #0x62
  405250:	b.ne	40525c <scols_reset_iter@plt+0x297c>  // b.any
  405254:	ldrb	w9, [x24, #3]
  405258:	cbz	w9, 4053ec <scols_reset_iter@plt+0x2b0c>
  40525c:	cmp	w8, #0x42
  405260:	b.eq	405278 <scols_reset_iter@plt+0x2998>  // b.none
  405264:	cmp	w8, #0x62
  405268:	b.ne	405280 <scols_reset_iter@plt+0x29a0>  // b.any
  40526c:	b	405278 <scols_reset_iter@plt+0x2998>
  405270:	cmp	w8, #0x42
  405274:	b.ne	405280 <scols_reset_iter@plt+0x29a0>  // b.any
  405278:	ldrb	w9, [x24, #2]
  40527c:	cbz	w9, 4053f4 <scols_reset_iter@plt+0x2b14>
  405280:	cbz	w8, 4053ec <scols_reset_iter@plt+0x2b0c>
  405284:	bl	402410 <localeconv@plt>
  405288:	cbz	x0, 405298 <scols_reset_iter@plt+0x29b8>
  40528c:	ldr	x26, [x0]
  405290:	cbnz	x26, 4052a0 <scols_reset_iter@plt+0x29c0>
  405294:	b	405214 <scols_reset_iter@plt+0x2934>
  405298:	mov	x26, xzr
  40529c:	cbz	x26, 405214 <scols_reset_iter@plt+0x2934>
  4052a0:	mov	x0, x26
  4052a4:	bl	4022c0 <strlen@plt>
  4052a8:	mov	x27, x0
  4052ac:	cbnz	x22, 40521c <scols_reset_iter@plt+0x293c>
  4052b0:	mov	w8, wzr
  4052b4:	cbz	x26, 405330 <scols_reset_iter@plt+0x2a50>
  4052b8:	ldrb	w9, [x24]
  4052bc:	cbz	w9, 40533c <scols_reset_iter@plt+0x2a5c>
  4052c0:	mov	x0, x26
  4052c4:	mov	x1, x24
  4052c8:	mov	x2, x27
  4052cc:	bl	4024a0 <strncmp@plt>
  4052d0:	cbnz	w0, 40521c <scols_reset_iter@plt+0x293c>
  4052d4:	add	x24, x24, x27
  4052d8:	ldrb	w8, [x24]
  4052dc:	cmp	w8, #0x30
  4052e0:	b.ne	4052f4 <scols_reset_iter@plt+0x2a14>  // b.any
  4052e4:	ldrb	w8, [x24, #1]!
  4052e8:	add	w28, w28, #0x1
  4052ec:	cmp	w8, #0x30
  4052f0:	b.eq	4052e4 <scols_reset_iter@plt+0x2a04>  // b.none
  4052f4:	ldr	x9, [x23]
  4052f8:	sxtb	x8, w8
  4052fc:	ldrh	w8, [x9, x8, lsl #1]
  405300:	tbnz	w8, #11, 405348 <scols_reset_iter@plt+0x2a68>
  405304:	mov	x22, xzr
  405308:	stur	x24, [x29, #-8]
  40530c:	cbz	x22, 405320 <scols_reset_iter@plt+0x2a40>
  405310:	ldur	x8, [x29, #-8]
  405314:	cbz	x8, 4053a0 <scols_reset_iter@plt+0x2ac0>
  405318:	ldrb	w8, [x8]
  40531c:	cbz	w8, 4053ac <scols_reset_iter@plt+0x2acc>
  405320:	ldur	x24, [x29, #-8]
  405324:	mov	w8, #0x1                   	// #1
  405328:	tbnz	w8, #0, 405228 <scols_reset_iter@plt+0x2948>
  40532c:	b	4053c4 <scols_reset_iter@plt+0x2ae4>
  405330:	mov	w21, #0xffffffea            	// #-22
  405334:	tbnz	w8, #0, 405228 <scols_reset_iter@plt+0x2948>
  405338:	b	4053c4 <scols_reset_iter@plt+0x2ae4>
  40533c:	mov	w21, #0xffffffea            	// #-22
  405340:	tbnz	w8, #0, 405228 <scols_reset_iter@plt+0x2948>
  405344:	b	4053c4 <scols_reset_iter@plt+0x2ae4>
  405348:	sub	x1, x29, #0x8
  40534c:	mov	x0, x24
  405350:	mov	w2, wzr
  405354:	str	wzr, [x25]
  405358:	stur	xzr, [x29, #-8]
  40535c:	bl	4025b0 <strtoumax@plt>
  405360:	ldur	x8, [x29, #-8]
  405364:	mov	x22, x0
  405368:	cmp	x8, x24
  40536c:	b.eq	405384 <scols_reset_iter@plt+0x2aa4>  // b.none
  405370:	add	x8, x22, #0x1
  405374:	cmp	x8, #0x1
  405378:	b.hi	40530c <scols_reset_iter@plt+0x2a2c>  // b.pmore
  40537c:	ldr	w8, [x25]
  405380:	cbz	w8, 40530c <scols_reset_iter@plt+0x2a2c>
  405384:	ldr	w9, [x25]
  405388:	mov	w10, #0xffffffea            	// #-22
  40538c:	mov	w8, wzr
  405390:	cmp	w9, #0x0
  405394:	csneg	w21, w10, w9, eq  // eq = none
  405398:	tbnz	w8, #0, 405228 <scols_reset_iter@plt+0x2948>
  40539c:	b	4053c4 <scols_reset_iter@plt+0x2ae4>
  4053a0:	mov	w21, #0xffffffea            	// #-22
  4053a4:	tbnz	w8, #0, 405228 <scols_reset_iter@plt+0x2948>
  4053a8:	b	4053c4 <scols_reset_iter@plt+0x2ae4>
  4053ac:	mov	w21, #0xffffffea            	// #-22
  4053b0:	tbnz	w8, #0, 405228 <scols_reset_iter@plt+0x2948>
  4053b4:	b	4053c4 <scols_reset_iter@plt+0x2ae4>
  4053b8:	mov	w21, wzr
  4053bc:	ldr	x8, [sp, #16]
  4053c0:	str	x8, [x19]
  4053c4:	tbnz	w21, #31, 40518c <scols_reset_iter@plt+0x28ac>
  4053c8:	mov	w0, w21
  4053cc:	ldp	x20, x19, [sp, #112]
  4053d0:	ldp	x22, x21, [sp, #96]
  4053d4:	ldp	x24, x23, [sp, #80]
  4053d8:	ldp	x26, x25, [sp, #64]
  4053dc:	ldp	x28, x27, [sp, #48]
  4053e0:	ldp	x29, x30, [sp, #32]
  4053e4:	add	sp, sp, #0x80
  4053e8:	ret
  4053ec:	mov	w23, #0x400                 	// #1024
  4053f0:	b	4053f8 <scols_reset_iter@plt+0x2b18>
  4053f4:	mov	w23, #0x3e8                 	// #1000
  4053f8:	ldrsb	w24, [x24]
  4053fc:	adrp	x21, 408000 <scols_reset_iter@plt+0x5720>
  405400:	add	x21, x21, #0x696
  405404:	mov	w2, #0x9                   	// #9
  405408:	mov	x0, x21
  40540c:	mov	w1, w24
  405410:	bl	402790 <memchr@plt>
  405414:	cbnz	x0, 405434 <scols_reset_iter@plt+0x2b54>
  405418:	adrp	x21, 408000 <scols_reset_iter@plt+0x5720>
  40541c:	add	x21, x21, #0x69f
  405420:	mov	w2, #0x9                   	// #9
  405424:	mov	x0, x21
  405428:	mov	w1, w24
  40542c:	bl	402790 <memchr@plt>
  405430:	cbz	x0, 405184 <scols_reset_iter@plt+0x28a4>
  405434:	sub	w8, w0, w21
  405438:	add	w24, w8, #0x1
  40543c:	add	x0, sp, #0x10
  405440:	mov	w1, w23
  405444:	mov	w2, w24
  405448:	bl	405508 <scols_reset_iter@plt+0x2c28>
  40544c:	mov	w21, w0
  405450:	cbz	x20, 405458 <scols_reset_iter@plt+0x2b78>
  405454:	str	w24, [x20]
  405458:	cbz	x22, 4053bc <scols_reset_iter@plt+0x2adc>
  40545c:	cbz	w24, 4053bc <scols_reset_iter@plt+0x2adc>
  405460:	mov	w8, #0x1                   	// #1
  405464:	add	x0, sp, #0x8
  405468:	mov	w1, w23
  40546c:	mov	w2, w24
  405470:	str	x8, [sp, #8]
  405474:	bl	405508 <scols_reset_iter@plt+0x2c28>
  405478:	mov	w8, #0xa                   	// #10
  40547c:	cmp	x22, #0xb
  405480:	b.cc	405494 <scols_reset_iter@plt+0x2bb4>  // b.lo, b.ul, b.last
  405484:	add	x8, x8, x8, lsl #2
  405488:	lsl	x8, x8, #1
  40548c:	cmp	x8, x22
  405490:	b.cc	405484 <scols_reset_iter@plt+0x2ba4>  // b.lo, b.ul, b.last
  405494:	cmp	w28, #0x1
  405498:	b.lt	4054ac <scols_reset_iter@plt+0x2bcc>  // b.tstop
  40549c:	add	x8, x8, x8, lsl #2
  4054a0:	subs	w28, w28, #0x1
  4054a4:	lsl	x8, x8, #1
  4054a8:	b.ne	40549c <scols_reset_iter@plt+0x2bbc>  // b.any
  4054ac:	ldp	x10, x9, [sp, #8]
  4054b0:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  4054b4:	mov	w13, #0x1                   	// #1
  4054b8:	movk	x11, #0xcccd
  4054bc:	mov	w12, #0xa                   	// #10
  4054c0:	b	4054d4 <scols_reset_iter@plt+0x2bf4>
  4054c4:	cmp	x22, #0x9
  4054c8:	mov	x22, x14
  4054cc:	mov	x13, x15
  4054d0:	b.ls	405500 <scols_reset_iter@plt+0x2c20>  // b.plast
  4054d4:	umulh	x14, x22, x11
  4054d8:	lsr	x14, x14, #3
  4054dc:	add	x15, x13, x13, lsl #2
  4054e0:	msub	x16, x14, x12, x22
  4054e4:	lsl	x15, x15, #1
  4054e8:	cbz	x16, 4054c4 <scols_reset_iter@plt+0x2be4>
  4054ec:	udiv	x13, x8, x13
  4054f0:	udiv	x13, x13, x16
  4054f4:	udiv	x13, x10, x13
  4054f8:	add	x9, x9, x13
  4054fc:	b	4054c4 <scols_reset_iter@plt+0x2be4>
  405500:	str	x9, [sp, #16]
  405504:	b	4053bc <scols_reset_iter@plt+0x2adc>
  405508:	cbz	w2, 405530 <scols_reset_iter@plt+0x2c50>
  40550c:	sxtw	x8, w1
  405510:	ldr	x9, [x0]
  405514:	umulh	x10, x8, x9
  405518:	cmp	xzr, x10
  40551c:	b.ne	405538 <scols_reset_iter@plt+0x2c58>  // b.any
  405520:	sub	w2, w2, #0x1
  405524:	mul	x9, x9, x8
  405528:	str	x9, [x0]
  40552c:	cbnz	w2, 405510 <scols_reset_iter@plt+0x2c30>
  405530:	mov	w0, wzr
  405534:	ret
  405538:	mov	w0, #0xffffffde            	// #-34
  40553c:	ret
  405540:	stp	x29, x30, [sp, #-16]!
  405544:	mov	x2, xzr
  405548:	mov	x29, sp
  40554c:	bl	405124 <scols_reset_iter@plt+0x2844>
  405550:	ldp	x29, x30, [sp], #16
  405554:	ret
  405558:	stp	x29, x30, [sp, #-48]!
  40555c:	stp	x22, x21, [sp, #16]
  405560:	stp	x20, x19, [sp, #32]
  405564:	mov	x20, x1
  405568:	mov	x19, x0
  40556c:	mov	x21, x0
  405570:	mov	x29, sp
  405574:	cbz	x0, 4055a4 <scols_reset_iter@plt+0x2cc4>
  405578:	ldrb	w22, [x19]
  40557c:	mov	x21, x19
  405580:	cbz	w22, 4055a4 <scols_reset_iter@plt+0x2cc4>
  405584:	mov	x21, x19
  405588:	bl	402660 <__ctype_b_loc@plt>
  40558c:	ldr	x8, [x0]
  405590:	and	x9, x22, #0xff
  405594:	ldrh	w8, [x8, x9, lsl #1]
  405598:	tbz	w8, #11, 4055a4 <scols_reset_iter@plt+0x2cc4>
  40559c:	ldrb	w22, [x21, #1]!
  4055a0:	cbnz	w22, 405588 <scols_reset_iter@plt+0x2ca8>
  4055a4:	cbz	x20, 4055ac <scols_reset_iter@plt+0x2ccc>
  4055a8:	str	x21, [x20]
  4055ac:	cmp	x21, x19
  4055b0:	b.ls	4055c4 <scols_reset_iter@plt+0x2ce4>  // b.plast
  4055b4:	ldrb	w8, [x21]
  4055b8:	cmp	w8, #0x0
  4055bc:	cset	w0, eq  // eq = none
  4055c0:	b	4055c8 <scols_reset_iter@plt+0x2ce8>
  4055c4:	mov	w0, wzr
  4055c8:	ldp	x20, x19, [sp, #32]
  4055cc:	ldp	x22, x21, [sp, #16]
  4055d0:	ldp	x29, x30, [sp], #48
  4055d4:	ret
  4055d8:	stp	x29, x30, [sp, #-48]!
  4055dc:	stp	x22, x21, [sp, #16]
  4055e0:	stp	x20, x19, [sp, #32]
  4055e4:	mov	x20, x1
  4055e8:	mov	x19, x0
  4055ec:	mov	x21, x0
  4055f0:	mov	x29, sp
  4055f4:	cbz	x0, 405624 <scols_reset_iter@plt+0x2d44>
  4055f8:	ldrb	w22, [x19]
  4055fc:	mov	x21, x19
  405600:	cbz	w22, 405624 <scols_reset_iter@plt+0x2d44>
  405604:	mov	x21, x19
  405608:	bl	402660 <__ctype_b_loc@plt>
  40560c:	ldr	x8, [x0]
  405610:	and	x9, x22, #0xff
  405614:	ldrh	w8, [x8, x9, lsl #1]
  405618:	tbz	w8, #12, 405624 <scols_reset_iter@plt+0x2d44>
  40561c:	ldrb	w22, [x21, #1]!
  405620:	cbnz	w22, 405608 <scols_reset_iter@plt+0x2d28>
  405624:	cbz	x20, 40562c <scols_reset_iter@plt+0x2d4c>
  405628:	str	x21, [x20]
  40562c:	cmp	x21, x19
  405630:	b.ls	405644 <scols_reset_iter@plt+0x2d64>  // b.plast
  405634:	ldrb	w8, [x21]
  405638:	cmp	w8, #0x0
  40563c:	cset	w0, eq  // eq = none
  405640:	b	405648 <scols_reset_iter@plt+0x2d68>
  405644:	mov	w0, wzr
  405648:	ldp	x20, x19, [sp, #32]
  40564c:	ldp	x22, x21, [sp, #16]
  405650:	ldp	x29, x30, [sp], #48
  405654:	ret
  405658:	sub	sp, sp, #0x100
  40565c:	stp	x29, x30, [sp, #208]
  405660:	add	x29, sp, #0xd0
  405664:	mov	x8, #0xffffffffffffffd0    	// #-48
  405668:	mov	x9, sp
  40566c:	sub	x10, x29, #0x50
  405670:	stp	x22, x21, [sp, #224]
  405674:	stp	x20, x19, [sp, #240]
  405678:	mov	x20, x1
  40567c:	mov	x19, x0
  405680:	movk	x8, #0xff80, lsl #32
  405684:	add	x11, x29, #0x30
  405688:	add	x9, x9, #0x80
  40568c:	add	x22, x10, #0x30
  405690:	stp	x2, x3, [x29, #-80]
  405694:	stp	x4, x5, [x29, #-64]
  405698:	stp	x6, x7, [x29, #-48]
  40569c:	stp	q1, q2, [sp, #16]
  4056a0:	stp	q3, q4, [sp, #48]
  4056a4:	str	q0, [sp]
  4056a8:	stp	q5, q6, [sp, #80]
  4056ac:	str	q7, [sp, #112]
  4056b0:	stp	x9, x8, [x29, #-16]
  4056b4:	stp	x11, x22, [x29, #-32]
  4056b8:	ldursw	x8, [x29, #-8]
  4056bc:	tbz	w8, #31, 4056d0 <scols_reset_iter@plt+0x2df0>
  4056c0:	add	w9, w8, #0x8
  4056c4:	cmp	w9, #0x0
  4056c8:	stur	w9, [x29, #-8]
  4056cc:	b.le	405730 <scols_reset_iter@plt+0x2e50>
  4056d0:	ldur	x8, [x29, #-32]
  4056d4:	add	x9, x8, #0x8
  4056d8:	stur	x9, [x29, #-32]
  4056dc:	ldr	x1, [x8]
  4056e0:	cbz	x1, 40574c <scols_reset_iter@plt+0x2e6c>
  4056e4:	ldursw	x8, [x29, #-8]
  4056e8:	tbz	w8, #31, 4056fc <scols_reset_iter@plt+0x2e1c>
  4056ec:	add	w9, w8, #0x8
  4056f0:	cmp	w9, #0x0
  4056f4:	stur	w9, [x29, #-8]
  4056f8:	b.le	405740 <scols_reset_iter@plt+0x2e60>
  4056fc:	ldur	x8, [x29, #-32]
  405700:	add	x9, x8, #0x8
  405704:	stur	x9, [x29, #-32]
  405708:	ldr	x21, [x8]
  40570c:	cbz	x21, 40574c <scols_reset_iter@plt+0x2e6c>
  405710:	mov	x0, x19
  405714:	bl	402640 <strcmp@plt>
  405718:	cbz	w0, 405768 <scols_reset_iter@plt+0x2e88>
  40571c:	mov	x0, x19
  405720:	mov	x1, x21
  405724:	bl	402640 <strcmp@plt>
  405728:	cbnz	w0, 4056b8 <scols_reset_iter@plt+0x2dd8>
  40572c:	b	40576c <scols_reset_iter@plt+0x2e8c>
  405730:	add	x8, x22, x8
  405734:	ldr	x1, [x8]
  405738:	cbnz	x1, 4056e4 <scols_reset_iter@plt+0x2e04>
  40573c:	b	40574c <scols_reset_iter@plt+0x2e6c>
  405740:	add	x8, x22, x8
  405744:	ldr	x21, [x8]
  405748:	cbnz	x21, 405710 <scols_reset_iter@plt+0x2e30>
  40574c:	adrp	x8, 419000 <scols_reset_iter@plt+0x16720>
  405750:	ldr	w0, [x8, #840]
  405754:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  405758:	add	x1, x1, #0xe7b
  40575c:	mov	x2, x20
  405760:	mov	x3, x19
  405764:	bl	402800 <errx@plt>
  405768:	mov	w0, #0x1                   	// #1
  40576c:	ldp	x20, x19, [sp, #240]
  405770:	ldp	x22, x21, [sp, #224]
  405774:	ldp	x29, x30, [sp, #208]
  405778:	add	sp, sp, #0x100
  40577c:	ret
  405780:	cbz	x1, 4057a4 <scols_reset_iter@plt+0x2ec4>
  405784:	sxtb	w8, w2
  405788:	ldrsb	w9, [x0]
  40578c:	cbz	w9, 4057a4 <scols_reset_iter@plt+0x2ec4>
  405790:	cmp	w8, w9
  405794:	b.eq	4057a8 <scols_reset_iter@plt+0x2ec8>  // b.none
  405798:	sub	x1, x1, #0x1
  40579c:	add	x0, x0, #0x1
  4057a0:	cbnz	x1, 405788 <scols_reset_iter@plt+0x2ea8>
  4057a4:	mov	x0, xzr
  4057a8:	ret
  4057ac:	stp	x29, x30, [sp, #-32]!
  4057b0:	stp	x20, x19, [sp, #16]
  4057b4:	mov	x29, sp
  4057b8:	mov	x20, x1
  4057bc:	mov	x19, x0
  4057c0:	bl	405800 <scols_reset_iter@plt+0x2f20>
  4057c4:	cmp	w0, w0, sxth
  4057c8:	b.ne	4057d8 <scols_reset_iter@plt+0x2ef8>  // b.any
  4057cc:	ldp	x20, x19, [sp, #16]
  4057d0:	ldp	x29, x30, [sp], #32
  4057d4:	ret
  4057d8:	bl	402850 <__errno_location@plt>
  4057dc:	mov	w8, #0x22                  	// #34
  4057e0:	str	w8, [x0]
  4057e4:	adrp	x8, 419000 <scols_reset_iter@plt+0x16720>
  4057e8:	ldr	w0, [x8, #840]
  4057ec:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  4057f0:	add	x1, x1, #0xe7b
  4057f4:	mov	x2, x20
  4057f8:	mov	x3, x19
  4057fc:	bl	4028a0 <err@plt>
  405800:	stp	x29, x30, [sp, #-32]!
  405804:	stp	x20, x19, [sp, #16]
  405808:	mov	x29, sp
  40580c:	mov	x20, x1
  405810:	mov	x19, x0
  405814:	bl	4058d8 <scols_reset_iter@plt+0x2ff8>
  405818:	cmp	x0, w0, sxtw
  40581c:	b.ne	40582c <scols_reset_iter@plt+0x2f4c>  // b.any
  405820:	ldp	x20, x19, [sp, #16]
  405824:	ldp	x29, x30, [sp], #32
  405828:	ret
  40582c:	bl	402850 <__errno_location@plt>
  405830:	mov	w8, #0x22                  	// #34
  405834:	str	w8, [x0]
  405838:	adrp	x8, 419000 <scols_reset_iter@plt+0x16720>
  40583c:	ldr	w0, [x8, #840]
  405840:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  405844:	add	x1, x1, #0xe7b
  405848:	mov	x2, x20
  40584c:	mov	x3, x19
  405850:	bl	4028a0 <err@plt>
  405854:	stp	x29, x30, [sp, #-16]!
  405858:	mov	w2, #0xa                   	// #10
  40585c:	mov	x29, sp
  405860:	bl	40586c <scols_reset_iter@plt+0x2f8c>
  405864:	ldp	x29, x30, [sp], #16
  405868:	ret
  40586c:	stp	x29, x30, [sp, #-32]!
  405870:	stp	x20, x19, [sp, #16]
  405874:	mov	x29, sp
  405878:	mov	x20, x1
  40587c:	mov	x19, x0
  405880:	bl	405990 <scols_reset_iter@plt+0x30b0>
  405884:	cmp	w0, #0x10, lsl #12
  405888:	b.cs	405898 <scols_reset_iter@plt+0x2fb8>  // b.hs, b.nlast
  40588c:	ldp	x20, x19, [sp, #16]
  405890:	ldp	x29, x30, [sp], #32
  405894:	ret
  405898:	bl	402850 <__errno_location@plt>
  40589c:	mov	w8, #0x22                  	// #34
  4058a0:	str	w8, [x0]
  4058a4:	adrp	x8, 419000 <scols_reset_iter@plt+0x16720>
  4058a8:	ldr	w0, [x8, #840]
  4058ac:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  4058b0:	add	x1, x1, #0xe7b
  4058b4:	mov	x2, x20
  4058b8:	mov	x3, x19
  4058bc:	bl	4028a0 <err@plt>
  4058c0:	stp	x29, x30, [sp, #-16]!
  4058c4:	mov	w2, #0x10                  	// #16
  4058c8:	mov	x29, sp
  4058cc:	bl	40586c <scols_reset_iter@plt+0x2f8c>
  4058d0:	ldp	x29, x30, [sp], #16
  4058d4:	ret
  4058d8:	stp	x29, x30, [sp, #-48]!
  4058dc:	mov	x29, sp
  4058e0:	str	x21, [sp, #16]
  4058e4:	stp	x20, x19, [sp, #32]
  4058e8:	mov	x20, x1
  4058ec:	mov	x19, x0
  4058f0:	str	xzr, [x29, #24]
  4058f4:	bl	402850 <__errno_location@plt>
  4058f8:	mov	x21, x0
  4058fc:	str	wzr, [x0]
  405900:	cbz	x19, 40594c <scols_reset_iter@plt+0x306c>
  405904:	ldrb	w8, [x19]
  405908:	cbz	w8, 40594c <scols_reset_iter@plt+0x306c>
  40590c:	add	x1, x29, #0x18
  405910:	mov	w2, #0xa                   	// #10
  405914:	mov	x0, x19
  405918:	bl	402320 <strtoimax@plt>
  40591c:	ldr	w8, [x21]
  405920:	cbnz	w8, 40594c <scols_reset_iter@plt+0x306c>
  405924:	ldr	x8, [x29, #24]
  405928:	cmp	x8, x19
  40592c:	b.eq	40594c <scols_reset_iter@plt+0x306c>  // b.none
  405930:	cbz	x8, 40593c <scols_reset_iter@plt+0x305c>
  405934:	ldrb	w8, [x8]
  405938:	cbnz	w8, 40594c <scols_reset_iter@plt+0x306c>
  40593c:	ldp	x20, x19, [sp, #32]
  405940:	ldr	x21, [sp, #16]
  405944:	ldp	x29, x30, [sp], #48
  405948:	ret
  40594c:	ldr	w8, [x21]
  405950:	adrp	x9, 419000 <scols_reset_iter@plt+0x16720>
  405954:	ldr	w0, [x9, #840]
  405958:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  40595c:	add	x1, x1, #0xe7b
  405960:	mov	x2, x20
  405964:	mov	x3, x19
  405968:	cmp	w8, #0x22
  40596c:	b.ne	405974 <scols_reset_iter@plt+0x3094>  // b.any
  405970:	bl	4028a0 <err@plt>
  405974:	bl	402800 <errx@plt>
  405978:	stp	x29, x30, [sp, #-16]!
  40597c:	mov	w2, #0xa                   	// #10
  405980:	mov	x29, sp
  405984:	bl	405990 <scols_reset_iter@plt+0x30b0>
  405988:	ldp	x29, x30, [sp], #16
  40598c:	ret
  405990:	stp	x29, x30, [sp, #-32]!
  405994:	stp	x20, x19, [sp, #16]
  405998:	mov	x29, sp
  40599c:	mov	x20, x1
  4059a0:	mov	x19, x0
  4059a4:	bl	405a14 <scols_reset_iter@plt+0x3134>
  4059a8:	lsr	x8, x0, #32
  4059ac:	cbnz	x8, 4059bc <scols_reset_iter@plt+0x30dc>
  4059b0:	ldp	x20, x19, [sp, #16]
  4059b4:	ldp	x29, x30, [sp], #32
  4059b8:	ret
  4059bc:	bl	402850 <__errno_location@plt>
  4059c0:	mov	w8, #0x22                  	// #34
  4059c4:	str	w8, [x0]
  4059c8:	adrp	x8, 419000 <scols_reset_iter@plt+0x16720>
  4059cc:	ldr	w0, [x8, #840]
  4059d0:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  4059d4:	add	x1, x1, #0xe7b
  4059d8:	mov	x2, x20
  4059dc:	mov	x3, x19
  4059e0:	bl	4028a0 <err@plt>
  4059e4:	stp	x29, x30, [sp, #-16]!
  4059e8:	mov	w2, #0x10                  	// #16
  4059ec:	mov	x29, sp
  4059f0:	bl	405990 <scols_reset_iter@plt+0x30b0>
  4059f4:	ldp	x29, x30, [sp], #16
  4059f8:	ret
  4059fc:	stp	x29, x30, [sp, #-16]!
  405a00:	mov	w2, #0xa                   	// #10
  405a04:	mov	x29, sp
  405a08:	bl	405a14 <scols_reset_iter@plt+0x3134>
  405a0c:	ldp	x29, x30, [sp], #16
  405a10:	ret
  405a14:	sub	sp, sp, #0x40
  405a18:	stp	x29, x30, [sp, #16]
  405a1c:	stp	x22, x21, [sp, #32]
  405a20:	stp	x20, x19, [sp, #48]
  405a24:	add	x29, sp, #0x10
  405a28:	mov	w22, w2
  405a2c:	mov	x20, x1
  405a30:	mov	x19, x0
  405a34:	str	xzr, [sp, #8]
  405a38:	bl	402850 <__errno_location@plt>
  405a3c:	mov	x21, x0
  405a40:	str	wzr, [x0]
  405a44:	cbz	x19, 405a94 <scols_reset_iter@plt+0x31b4>
  405a48:	ldrb	w8, [x19]
  405a4c:	cbz	w8, 405a94 <scols_reset_iter@plt+0x31b4>
  405a50:	add	x1, sp, #0x8
  405a54:	mov	x0, x19
  405a58:	mov	w2, w22
  405a5c:	bl	4025b0 <strtoumax@plt>
  405a60:	ldr	w8, [x21]
  405a64:	cbnz	w8, 405a94 <scols_reset_iter@plt+0x31b4>
  405a68:	ldr	x8, [sp, #8]
  405a6c:	cmp	x8, x19
  405a70:	b.eq	405a94 <scols_reset_iter@plt+0x31b4>  // b.none
  405a74:	cbz	x8, 405a80 <scols_reset_iter@plt+0x31a0>
  405a78:	ldrb	w8, [x8]
  405a7c:	cbnz	w8, 405a94 <scols_reset_iter@plt+0x31b4>
  405a80:	ldp	x20, x19, [sp, #48]
  405a84:	ldp	x22, x21, [sp, #32]
  405a88:	ldp	x29, x30, [sp, #16]
  405a8c:	add	sp, sp, #0x40
  405a90:	ret
  405a94:	ldr	w8, [x21]
  405a98:	adrp	x9, 419000 <scols_reset_iter@plt+0x16720>
  405a9c:	ldr	w0, [x9, #840]
  405aa0:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  405aa4:	add	x1, x1, #0xe7b
  405aa8:	mov	x2, x20
  405aac:	mov	x3, x19
  405ab0:	cmp	w8, #0x22
  405ab4:	b.ne	405abc <scols_reset_iter@plt+0x31dc>  // b.any
  405ab8:	bl	4028a0 <err@plt>
  405abc:	bl	402800 <errx@plt>
  405ac0:	stp	x29, x30, [sp, #-16]!
  405ac4:	mov	w2, #0x10                  	// #16
  405ac8:	mov	x29, sp
  405acc:	bl	405a14 <scols_reset_iter@plt+0x3134>
  405ad0:	ldp	x29, x30, [sp], #16
  405ad4:	ret
  405ad8:	stp	x29, x30, [sp, #-48]!
  405adc:	mov	x29, sp
  405ae0:	str	x21, [sp, #16]
  405ae4:	stp	x20, x19, [sp, #32]
  405ae8:	mov	x20, x1
  405aec:	mov	x19, x0
  405af0:	str	xzr, [x29, #24]
  405af4:	bl	402850 <__errno_location@plt>
  405af8:	mov	x21, x0
  405afc:	str	wzr, [x0]
  405b00:	cbz	x19, 405b48 <scols_reset_iter@plt+0x3268>
  405b04:	ldrb	w8, [x19]
  405b08:	cbz	w8, 405b48 <scols_reset_iter@plt+0x3268>
  405b0c:	add	x1, x29, #0x18
  405b10:	mov	x0, x19
  405b14:	bl	402350 <strtod@plt>
  405b18:	ldr	w8, [x21]
  405b1c:	cbnz	w8, 405b48 <scols_reset_iter@plt+0x3268>
  405b20:	ldr	x8, [x29, #24]
  405b24:	cmp	x8, x19
  405b28:	b.eq	405b48 <scols_reset_iter@plt+0x3268>  // b.none
  405b2c:	cbz	x8, 405b38 <scols_reset_iter@plt+0x3258>
  405b30:	ldrb	w8, [x8]
  405b34:	cbnz	w8, 405b48 <scols_reset_iter@plt+0x3268>
  405b38:	ldp	x20, x19, [sp, #32]
  405b3c:	ldr	x21, [sp, #16]
  405b40:	ldp	x29, x30, [sp], #48
  405b44:	ret
  405b48:	ldr	w8, [x21]
  405b4c:	adrp	x9, 419000 <scols_reset_iter@plt+0x16720>
  405b50:	ldr	w0, [x9, #840]
  405b54:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  405b58:	add	x1, x1, #0xe7b
  405b5c:	mov	x2, x20
  405b60:	mov	x3, x19
  405b64:	cmp	w8, #0x22
  405b68:	b.ne	405b70 <scols_reset_iter@plt+0x3290>  // b.any
  405b6c:	bl	4028a0 <err@plt>
  405b70:	bl	402800 <errx@plt>
  405b74:	stp	x29, x30, [sp, #-48]!
  405b78:	mov	x29, sp
  405b7c:	str	x21, [sp, #16]
  405b80:	stp	x20, x19, [sp, #32]
  405b84:	mov	x20, x1
  405b88:	mov	x19, x0
  405b8c:	str	xzr, [x29, #24]
  405b90:	bl	402850 <__errno_location@plt>
  405b94:	mov	x21, x0
  405b98:	str	wzr, [x0]
  405b9c:	cbz	x19, 405be8 <scols_reset_iter@plt+0x3308>
  405ba0:	ldrb	w8, [x19]
  405ba4:	cbz	w8, 405be8 <scols_reset_iter@plt+0x3308>
  405ba8:	add	x1, x29, #0x18
  405bac:	mov	w2, #0xa                   	// #10
  405bb0:	mov	x0, x19
  405bb4:	bl	402670 <strtol@plt>
  405bb8:	ldr	w8, [x21]
  405bbc:	cbnz	w8, 405be8 <scols_reset_iter@plt+0x3308>
  405bc0:	ldr	x8, [x29, #24]
  405bc4:	cmp	x8, x19
  405bc8:	b.eq	405be8 <scols_reset_iter@plt+0x3308>  // b.none
  405bcc:	cbz	x8, 405bd8 <scols_reset_iter@plt+0x32f8>
  405bd0:	ldrb	w8, [x8]
  405bd4:	cbnz	w8, 405be8 <scols_reset_iter@plt+0x3308>
  405bd8:	ldp	x20, x19, [sp, #32]
  405bdc:	ldr	x21, [sp, #16]
  405be0:	ldp	x29, x30, [sp], #48
  405be4:	ret
  405be8:	ldr	w8, [x21]
  405bec:	adrp	x9, 419000 <scols_reset_iter@plt+0x16720>
  405bf0:	ldr	w0, [x9, #840]
  405bf4:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  405bf8:	add	x1, x1, #0xe7b
  405bfc:	mov	x2, x20
  405c00:	mov	x3, x19
  405c04:	cmp	w8, #0x22
  405c08:	b.ne	405c10 <scols_reset_iter@plt+0x3330>  // b.any
  405c0c:	bl	4028a0 <err@plt>
  405c10:	bl	402800 <errx@plt>
  405c14:	stp	x29, x30, [sp, #-48]!
  405c18:	mov	x29, sp
  405c1c:	str	x21, [sp, #16]
  405c20:	stp	x20, x19, [sp, #32]
  405c24:	mov	x20, x1
  405c28:	mov	x19, x0
  405c2c:	str	xzr, [x29, #24]
  405c30:	bl	402850 <__errno_location@plt>
  405c34:	mov	x21, x0
  405c38:	str	wzr, [x0]
  405c3c:	cbz	x19, 405c88 <scols_reset_iter@plt+0x33a8>
  405c40:	ldrb	w8, [x19]
  405c44:	cbz	w8, 405c88 <scols_reset_iter@plt+0x33a8>
  405c48:	add	x1, x29, #0x18
  405c4c:	mov	w2, #0xa                   	// #10
  405c50:	mov	x0, x19
  405c54:	bl	4022b0 <strtoul@plt>
  405c58:	ldr	w8, [x21]
  405c5c:	cbnz	w8, 405c88 <scols_reset_iter@plt+0x33a8>
  405c60:	ldr	x8, [x29, #24]
  405c64:	cmp	x8, x19
  405c68:	b.eq	405c88 <scols_reset_iter@plt+0x33a8>  // b.none
  405c6c:	cbz	x8, 405c78 <scols_reset_iter@plt+0x3398>
  405c70:	ldrb	w8, [x8]
  405c74:	cbnz	w8, 405c88 <scols_reset_iter@plt+0x33a8>
  405c78:	ldp	x20, x19, [sp, #32]
  405c7c:	ldr	x21, [sp, #16]
  405c80:	ldp	x29, x30, [sp], #48
  405c84:	ret
  405c88:	ldr	w8, [x21]
  405c8c:	adrp	x9, 419000 <scols_reset_iter@plt+0x16720>
  405c90:	ldr	w0, [x9, #840]
  405c94:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  405c98:	add	x1, x1, #0xe7b
  405c9c:	mov	x2, x20
  405ca0:	mov	x3, x19
  405ca4:	cmp	w8, #0x22
  405ca8:	b.ne	405cb0 <scols_reset_iter@plt+0x33d0>  // b.any
  405cac:	bl	4028a0 <err@plt>
  405cb0:	bl	402800 <errx@plt>
  405cb4:	sub	sp, sp, #0x30
  405cb8:	stp	x20, x19, [sp, #32]
  405cbc:	mov	x20, x1
  405cc0:	add	x1, sp, #0x8
  405cc4:	stp	x29, x30, [sp, #16]
  405cc8:	add	x29, sp, #0x10
  405ccc:	mov	x19, x0
  405cd0:	bl	405540 <scols_reset_iter@plt+0x2c60>
  405cd4:	cbnz	w0, 405cec <scols_reset_iter@plt+0x340c>
  405cd8:	ldr	x0, [sp, #8]
  405cdc:	ldp	x20, x19, [sp, #32]
  405ce0:	ldp	x29, x30, [sp, #16]
  405ce4:	add	sp, sp, #0x30
  405ce8:	ret
  405cec:	bl	402850 <__errno_location@plt>
  405cf0:	adrp	x9, 419000 <scols_reset_iter@plt+0x16720>
  405cf4:	ldr	w8, [x0]
  405cf8:	ldr	w0, [x9, #840]
  405cfc:	adrp	x1, 407000 <scols_reset_iter@plt+0x4720>
  405d00:	add	x1, x1, #0xe7b
  405d04:	mov	x2, x20
  405d08:	mov	x3, x19
  405d0c:	cbnz	w8, 405d14 <scols_reset_iter@plt+0x3434>
  405d10:	bl	402800 <errx@plt>
  405d14:	bl	4028a0 <err@plt>
  405d18:	stp	x29, x30, [sp, #-32]!
  405d1c:	str	x19, [sp, #16]
  405d20:	mov	x19, x1
  405d24:	mov	x1, x2
  405d28:	mov	x29, sp
  405d2c:	bl	405ad8 <scols_reset_iter@plt+0x31f8>
  405d30:	fcvtzs	x8, d0
  405d34:	mov	x9, #0x848000000000        	// #145685290680320
  405d38:	movk	x9, #0x412e, lsl #48
  405d3c:	scvtf	d1, x8
  405d40:	fmov	d2, x9
  405d44:	fsub	d0, d0, d1
  405d48:	fmul	d0, d0, d2
  405d4c:	fcvtzs	x9, d0
  405d50:	stp	x8, x9, [x19]
  405d54:	ldr	x19, [sp, #16]
  405d58:	ldp	x29, x30, [sp], #32
  405d5c:	ret
  405d60:	and	w8, w0, #0xf000
  405d64:	sub	w8, w8, #0x1, lsl #12
  405d68:	lsr	w9, w8, #12
  405d6c:	cmp	w9, #0xb
  405d70:	mov	w8, wzr
  405d74:	b.hi	405dc8 <scols_reset_iter@plt+0x34e8>  // b.pmore
  405d78:	adrp	x10, 408000 <scols_reset_iter@plt+0x5720>
  405d7c:	add	x10, x10, #0x68a
  405d80:	adr	x11, 405d94 <scols_reset_iter@plt+0x34b4>
  405d84:	ldrb	w12, [x10, x9]
  405d88:	add	x11, x11, x12, lsl #2
  405d8c:	mov	w9, #0x64                  	// #100
  405d90:	br	x11
  405d94:	mov	w9, #0x70                  	// #112
  405d98:	b	405dc0 <scols_reset_iter@plt+0x34e0>
  405d9c:	mov	w9, #0x63                  	// #99
  405da0:	b	405dc0 <scols_reset_iter@plt+0x34e0>
  405da4:	mov	w9, #0x62                  	// #98
  405da8:	b	405dc0 <scols_reset_iter@plt+0x34e0>
  405dac:	mov	w9, #0x6c                  	// #108
  405db0:	b	405dc0 <scols_reset_iter@plt+0x34e0>
  405db4:	mov	w9, #0x73                  	// #115
  405db8:	b	405dc0 <scols_reset_iter@plt+0x34e0>
  405dbc:	mov	w9, #0x2d                  	// #45
  405dc0:	mov	w8, #0x1                   	// #1
  405dc4:	strb	w9, [x1]
  405dc8:	tst	w0, #0x100
  405dcc:	mov	w9, #0x72                  	// #114
  405dd0:	mov	w10, #0x2d                  	// #45
  405dd4:	add	x11, x1, x8
  405dd8:	mov	w12, #0x77                  	// #119
  405ddc:	csel	w17, w10, w9, eq  // eq = none
  405de0:	tst	w0, #0x80
  405de4:	mov	w14, #0x53                  	// #83
  405de8:	mov	w15, #0x73                  	// #115
  405dec:	mov	w16, #0x78                  	// #120
  405df0:	strb	w17, [x11]
  405df4:	csel	w17, w10, w12, eq  // eq = none
  405df8:	tst	w0, #0x40
  405dfc:	orr	x13, x8, #0x2
  405e00:	strb	w17, [x11, #1]
  405e04:	csel	w11, w15, w14, ne  // ne = any
  405e08:	csel	w17, w16, w10, ne  // ne = any
  405e0c:	tst	w0, #0x800
  405e10:	csel	w11, w17, w11, eq  // eq = none
  405e14:	add	x13, x13, x1
  405e18:	tst	w0, #0x20
  405e1c:	strb	w11, [x13]
  405e20:	csel	w11, w10, w9, eq  // eq = none
  405e24:	tst	w0, #0x10
  405e28:	strb	w11, [x13, #1]
  405e2c:	csel	w11, w10, w12, eq  // eq = none
  405e30:	tst	w0, #0x8
  405e34:	csel	w14, w15, w14, ne  // ne = any
  405e38:	csel	w15, w16, w10, ne  // ne = any
  405e3c:	tst	w0, #0x400
  405e40:	orr	x8, x8, #0x6
  405e44:	csel	w14, w15, w14, eq  // eq = none
  405e48:	tst	w0, #0x4
  405e4c:	add	x8, x8, x1
  405e50:	csel	w9, w10, w9, eq  // eq = none
  405e54:	tst	w0, #0x2
  405e58:	mov	w17, #0x54                  	// #84
  405e5c:	strb	w11, [x13, #2]
  405e60:	mov	w11, #0x74                  	// #116
  405e64:	strb	w14, [x13, #3]
  405e68:	strb	w9, [x8]
  405e6c:	csel	w9, w10, w12, eq  // eq = none
  405e70:	tst	w0, #0x1
  405e74:	strb	w9, [x8, #1]
  405e78:	csel	w9, w11, w17, ne  // ne = any
  405e7c:	csel	w10, w16, w10, ne  // ne = any
  405e80:	tst	w0, #0x200
  405e84:	csel	w9, w10, w9, eq  // eq = none
  405e88:	mov	x0, x1
  405e8c:	strb	w9, [x8, #2]
  405e90:	strb	wzr, [x8, #3]
  405e94:	ret
  405e98:	sub	sp, sp, #0x60
  405e9c:	stp	x22, x21, [sp, #64]
  405ea0:	stp	x20, x19, [sp, #80]
  405ea4:	mov	x21, x1
  405ea8:	mov	w20, w0
  405eac:	add	x22, sp, #0x8
  405eb0:	stp	x29, x30, [sp, #48]
  405eb4:	add	x29, sp, #0x30
  405eb8:	tbz	w0, #1, 405ec8 <scols_reset_iter@plt+0x35e8>
  405ebc:	orr	x22, x22, #0x1
  405ec0:	mov	w8, #0x20                  	// #32
  405ec4:	strb	w8, [sp, #8]
  405ec8:	mov	x0, x21
  405ecc:	bl	406068 <scols_reset_iter@plt+0x3788>
  405ed0:	cbz	w0, 405ef4 <scols_reset_iter@plt+0x3614>
  405ed4:	mov	w8, #0x6667                	// #26215
  405ed8:	movk	w8, #0x6666, lsl #16
  405edc:	smull	x8, w0, w8
  405ee0:	lsr	x9, x8, #63
  405ee4:	asr	x8, x8, #34
  405ee8:	add	w8, w8, w9
  405eec:	sxtw	x9, w8
  405ef0:	b	405ef8 <scols_reset_iter@plt+0x3618>
  405ef4:	mov	x9, xzr
  405ef8:	adrp	x8, 408000 <scols_reset_iter@plt+0x5720>
  405efc:	add	x8, x8, #0x6a8
  405f00:	ldrb	w11, [x8, x9]
  405f04:	mov	x10, #0xffffffffffffffff    	// #-1
  405f08:	lsl	x8, x10, x0
  405f0c:	bic	x8, x21, x8
  405f10:	cmp	w0, #0x0
  405f14:	mov	x10, x22
  405f18:	lsr	x19, x21, x0
  405f1c:	csel	x8, x8, xzr, ne  // ne = any
  405f20:	strb	w11, [x10], #1
  405f24:	tbz	w20, #0, 405f38 <scols_reset_iter@plt+0x3658>
  405f28:	cbz	x9, 405f38 <scols_reset_iter@plt+0x3658>
  405f2c:	mov	w9, #0x4269                	// #17001
  405f30:	add	x10, x22, #0x3
  405f34:	sturh	w9, [x22, #1]
  405f38:	strb	wzr, [x10]
  405f3c:	cbz	x8, 405f84 <scols_reset_iter@plt+0x36a4>
  405f40:	sub	w9, w0, #0xa
  405f44:	lsr	x8, x8, x9
  405f48:	tbnz	w20, #2, 405f90 <scols_reset_iter@plt+0x36b0>
  405f4c:	mov	x10, #0xf5c3                	// #62915
  405f50:	movk	x10, #0x5c28, lsl #16
  405f54:	add	x9, x8, #0x32
  405f58:	movk	x10, #0xc28f, lsl #32
  405f5c:	movk	x10, #0x28f5, lsl #48
  405f60:	sub	x8, x8, #0x3b6
  405f64:	lsr	x9, x9, #2
  405f68:	cmp	x8, #0x64
  405f6c:	umulh	x8, x9, x10
  405f70:	lsr	x8, x8, #2
  405f74:	csel	x20, xzr, x8, cc  // cc = lo, ul, last
  405f78:	cinc	w19, w19, cc  // cc = lo, ul, last
  405f7c:	cbnz	x20, 405fc0 <scols_reset_iter@plt+0x36e0>
  405f80:	b	406030 <scols_reset_iter@plt+0x3750>
  405f84:	mov	x20, xzr
  405f88:	cbnz	x20, 405fc0 <scols_reset_iter@plt+0x36e0>
  405f8c:	b	406030 <scols_reset_iter@plt+0x3750>
  405f90:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  405f94:	add	x8, x8, #0x5
  405f98:	movk	x9, #0xcccd
  405f9c:	umulh	x10, x8, x9
  405fa0:	lsr	x20, x10, #3
  405fa4:	mul	x9, x20, x9
  405fa8:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  405fac:	ror	x9, x9, #1
  405fb0:	movk	x10, #0x1999, lsl #48
  405fb4:	cmp	x9, x10
  405fb8:	b.ls	406010 <scols_reset_iter@plt+0x3730>  // b.plast
  405fbc:	cbz	x20, 406030 <scols_reset_iter@plt+0x3750>
  405fc0:	bl	402410 <localeconv@plt>
  405fc4:	cbz	x0, 405fd4 <scols_reset_iter@plt+0x36f4>
  405fc8:	ldr	x4, [x0]
  405fcc:	cbnz	x4, 405fdc <scols_reset_iter@plt+0x36fc>
  405fd0:	b	405fe4 <scols_reset_iter@plt+0x3704>
  405fd4:	mov	x4, xzr
  405fd8:	cbz	x4, 405fe4 <scols_reset_iter@plt+0x3704>
  405fdc:	ldrb	w8, [x4]
  405fe0:	cbnz	w8, 405fec <scols_reset_iter@plt+0x370c>
  405fe4:	adrp	x4, 408000 <scols_reset_iter@plt+0x5720>
  405fe8:	add	x4, x4, #0x6b0
  405fec:	adrp	x2, 408000 <scols_reset_iter@plt+0x5720>
  405ff0:	add	x2, x2, #0x6b2
  405ff4:	add	x0, sp, #0x10
  405ff8:	add	x6, sp, #0x8
  405ffc:	mov	w1, #0x20                  	// #32
  406000:	mov	w3, w19
  406004:	mov	x5, x20
  406008:	bl	402400 <snprintf@plt>
  40600c:	b	40604c <scols_reset_iter@plt+0x376c>
  406010:	mov	x9, #0xf5c3                	// #62915
  406014:	movk	x9, #0x5c28, lsl #16
  406018:	movk	x9, #0xc28f, lsl #32
  40601c:	lsr	x8, x8, #2
  406020:	movk	x9, #0x28f5, lsl #48
  406024:	umulh	x8, x8, x9
  406028:	lsr	x20, x8, #2
  40602c:	cbnz	x20, 405fc0 <scols_reset_iter@plt+0x36e0>
  406030:	adrp	x2, 408000 <scols_reset_iter@plt+0x5720>
  406034:	add	x2, x2, #0x6bc
  406038:	add	x0, sp, #0x10
  40603c:	add	x4, sp, #0x8
  406040:	mov	w1, #0x20                  	// #32
  406044:	mov	w3, w19
  406048:	bl	402400 <snprintf@plt>
  40604c:	add	x0, sp, #0x10
  406050:	bl	402550 <strdup@plt>
  406054:	ldp	x20, x19, [sp, #80]
  406058:	ldp	x22, x21, [sp, #64]
  40605c:	ldp	x29, x30, [sp, #48]
  406060:	add	sp, sp, #0x60
  406064:	ret
  406068:	mov	w8, #0xa                   	// #10
  40606c:	lsr	x9, x0, x8
  406070:	cbz	x9, 406084 <scols_reset_iter@plt+0x37a4>
  406074:	cmp	x8, #0x33
  406078:	add	x8, x8, #0xa
  40607c:	b.cc	40606c <scols_reset_iter@plt+0x378c>  // b.lo, b.ul, b.last
  406080:	mov	w8, #0x46                  	// #70
  406084:	sub	w0, w8, #0xa
  406088:	ret
  40608c:	stp	x29, x30, [sp, #-80]!
  406090:	stp	x26, x25, [sp, #16]
  406094:	stp	x24, x23, [sp, #32]
  406098:	stp	x22, x21, [sp, #48]
  40609c:	stp	x20, x19, [sp, #64]
  4060a0:	mov	x29, sp
  4060a4:	cbz	x0, 406188 <scols_reset_iter@plt+0x38a8>
  4060a8:	mov	x20, x3
  4060ac:	mov	w19, #0xffffffff            	// #-1
  4060b0:	cbz	x3, 4061a4 <scols_reset_iter@plt+0x38c4>
  4060b4:	mov	x21, x2
  4060b8:	cbz	x2, 4061a4 <scols_reset_iter@plt+0x38c4>
  4060bc:	mov	x22, x1
  4060c0:	cbz	x1, 4061a4 <scols_reset_iter@plt+0x38c4>
  4060c4:	ldrb	w8, [x0]
  4060c8:	cbz	w8, 4061a4 <scols_reset_iter@plt+0x38c4>
  4060cc:	ldrb	w8, [x0]
  4060d0:	cbz	w8, 406190 <scols_reset_iter@plt+0x38b0>
  4060d4:	mov	x24, xzr
  4060d8:	mov	x23, xzr
  4060dc:	add	x25, x0, #0x1
  4060e0:	b	4060ec <scols_reset_iter@plt+0x380c>
  4060e4:	ldrb	w8, [x25], #1
  4060e8:	cbz	w8, 4061a0 <scols_reset_iter@plt+0x38c0>
  4060ec:	cmp	x24, x21
  4060f0:	b.cs	406160 <scols_reset_iter@plt+0x3880>  // b.hs, b.nlast
  4060f4:	ldrb	w10, [x25]
  4060f8:	sub	x9, x25, #0x1
  4060fc:	cmp	x23, #0x0
  406100:	and	w8, w8, #0xff
  406104:	csel	x23, x9, x23, eq  // eq = none
  406108:	cmp	w8, #0x2c
  40610c:	csel	x8, x9, xzr, eq  // eq = none
  406110:	cmp	w10, #0x0
  406114:	csel	x26, x25, x8, eq  // eq = none
  406118:	mov	w8, #0x4                   	// #4
  40611c:	cbz	x23, 406168 <scols_reset_iter@plt+0x3888>
  406120:	cbz	x26, 406168 <scols_reset_iter@plt+0x3888>
  406124:	subs	x1, x26, x23
  406128:	b.ls	406178 <scols_reset_iter@plt+0x3898>  // b.plast
  40612c:	mov	x0, x23
  406130:	blr	x20
  406134:	cmn	w0, #0x1
  406138:	b.eq	406178 <scols_reset_iter@plt+0x3898>  // b.none
  40613c:	str	w0, [x22, x24, lsl #2]
  406140:	ldrb	w8, [x26]
  406144:	mov	x23, xzr
  406148:	add	x24, x24, #0x1
  40614c:	cmp	w8, #0x0
  406150:	cset	w8, eq  // eq = none
  406154:	lsl	w8, w8, #1
  406158:	cbnz	w8, 40616c <scols_reset_iter@plt+0x388c>
  40615c:	b	4060e4 <scols_reset_iter@plt+0x3804>
  406160:	mov	w19, #0xfffffffe            	// #-2
  406164:	mov	w8, #0x1                   	// #1
  406168:	cbz	w8, 4060e4 <scols_reset_iter@plt+0x3804>
  40616c:	cmp	w8, #0x4
  406170:	b.eq	4060e4 <scols_reset_iter@plt+0x3804>  // b.none
  406174:	b	406198 <scols_reset_iter@plt+0x38b8>
  406178:	mov	w19, #0xffffffff            	// #-1
  40617c:	mov	w8, #0x1                   	// #1
  406180:	cbnz	w8, 40616c <scols_reset_iter@plt+0x388c>
  406184:	b	4060e4 <scols_reset_iter@plt+0x3804>
  406188:	mov	w19, #0xffffffff            	// #-1
  40618c:	b	4061a4 <scols_reset_iter@plt+0x38c4>
  406190:	mov	x24, xzr
  406194:	b	4061a0 <scols_reset_iter@plt+0x38c0>
  406198:	cmp	w8, #0x2
  40619c:	b.ne	4061a4 <scols_reset_iter@plt+0x38c4>  // b.any
  4061a0:	mov	w19, w24
  4061a4:	mov	w0, w19
  4061a8:	ldp	x20, x19, [sp, #64]
  4061ac:	ldp	x22, x21, [sp, #48]
  4061b0:	ldp	x24, x23, [sp, #32]
  4061b4:	ldp	x26, x25, [sp, #16]
  4061b8:	ldp	x29, x30, [sp], #80
  4061bc:	ret
  4061c0:	stp	x29, x30, [sp, #-32]!
  4061c4:	str	x19, [sp, #16]
  4061c8:	mov	x29, sp
  4061cc:	cbz	x0, 4061f0 <scols_reset_iter@plt+0x3910>
  4061d0:	mov	x19, x3
  4061d4:	mov	w8, #0xffffffff            	// #-1
  4061d8:	cbz	x3, 4061f4 <scols_reset_iter@plt+0x3914>
  4061dc:	ldrb	w9, [x0]
  4061e0:	cbz	w9, 4061f4 <scols_reset_iter@plt+0x3914>
  4061e4:	ldr	x8, [x19]
  4061e8:	cmp	x8, x2
  4061ec:	b.ls	406204 <scols_reset_iter@plt+0x3924>  // b.plast
  4061f0:	mov	w8, #0xffffffff            	// #-1
  4061f4:	ldr	x19, [sp, #16]
  4061f8:	mov	w0, w8
  4061fc:	ldp	x29, x30, [sp], #32
  406200:	ret
  406204:	cmp	w9, #0x2b
  406208:	b.ne	406214 <scols_reset_iter@plt+0x3934>  // b.any
  40620c:	add	x0, x0, #0x1
  406210:	b	406218 <scols_reset_iter@plt+0x3938>
  406214:	str	xzr, [x19]
  406218:	ldr	x8, [x19]
  40621c:	mov	x3, x4
  406220:	add	x1, x1, x8, lsl #2
  406224:	sub	x2, x2, x8
  406228:	bl	40608c <scols_reset_iter@plt+0x37ac>
  40622c:	mov	w8, w0
  406230:	cmp	w0, #0x1
  406234:	b.lt	4061f4 <scols_reset_iter@plt+0x3914>  // b.tstop
  406238:	ldr	x9, [x19]
  40623c:	add	x9, x9, w8, sxtw
  406240:	str	x9, [x19]
  406244:	b	4061f4 <scols_reset_iter@plt+0x3914>
  406248:	stp	x29, x30, [sp, #-80]!
  40624c:	stp	x22, x21, [sp, #48]
  406250:	mov	w21, #0xffffffea            	// #-22
  406254:	str	x25, [sp, #16]
  406258:	stp	x24, x23, [sp, #32]
  40625c:	stp	x20, x19, [sp, #64]
  406260:	mov	x29, sp
  406264:	cbz	x1, 406350 <scols_reset_iter@plt+0x3a70>
  406268:	cbz	x0, 406350 <scols_reset_iter@plt+0x3a70>
  40626c:	mov	x19, x2
  406270:	cbz	x2, 406350 <scols_reset_iter@plt+0x3a70>
  406274:	ldrb	w8, [x0]
  406278:	cbz	w8, 40634c <scols_reset_iter@plt+0x3a6c>
  40627c:	mov	x20, x1
  406280:	mov	x22, xzr
  406284:	add	x23, x0, #0x1
  406288:	mov	w24, #0x1                   	// #1
  40628c:	b	406298 <scols_reset_iter@plt+0x39b8>
  406290:	ldrb	w8, [x23], #1
  406294:	cbz	w8, 40634c <scols_reset_iter@plt+0x3a6c>
  406298:	mov	x9, x23
  40629c:	ldrb	w10, [x9], #-1
  4062a0:	cmp	x22, #0x0
  4062a4:	and	w8, w8, #0xff
  4062a8:	csel	x22, x9, x22, eq  // eq = none
  4062ac:	cmp	w8, #0x2c
  4062b0:	csel	x8, x9, xzr, eq  // eq = none
  4062b4:	cmp	w10, #0x0
  4062b8:	csel	x25, x23, x8, eq  // eq = none
  4062bc:	mov	w8, #0x4                   	// #4
  4062c0:	cbz	x22, 406324 <scols_reset_iter@plt+0x3a44>
  4062c4:	cbz	x25, 406324 <scols_reset_iter@plt+0x3a44>
  4062c8:	subs	x1, x25, x22
  4062cc:	b.ls	40631c <scols_reset_iter@plt+0x3a3c>  // b.plast
  4062d0:	mov	x0, x22
  4062d4:	blr	x19
  4062d8:	tbnz	w0, #31, 406334 <scols_reset_iter@plt+0x3a54>
  4062dc:	add	w8, w0, #0x7
  4062e0:	cmp	w0, #0x0
  4062e4:	csel	w8, w8, w0, lt  // lt = tstop
  4062e8:	sbfx	x8, x8, #3, #29
  4062ec:	ldrb	w9, [x20, x8]
  4062f0:	and	w10, w0, #0x7
  4062f4:	lsl	w10, w24, w10
  4062f8:	mov	x22, xzr
  4062fc:	orr	w9, w9, w10
  406300:	strb	w9, [x20, x8]
  406304:	ldrb	w8, [x25]
  406308:	cmp	w8, #0x0
  40630c:	cset	w8, eq  // eq = none
  406310:	lsl	w8, w8, #1
  406314:	cbnz	w8, 406328 <scols_reset_iter@plt+0x3a48>
  406318:	b	406290 <scols_reset_iter@plt+0x39b0>
  40631c:	mov	w21, #0xffffffff            	// #-1
  406320:	mov	w8, #0x1                   	// #1
  406324:	cbz	w8, 406290 <scols_reset_iter@plt+0x39b0>
  406328:	cmp	w8, #0x4
  40632c:	b.eq	406290 <scols_reset_iter@plt+0x39b0>  // b.none
  406330:	b	406344 <scols_reset_iter@plt+0x3a64>
  406334:	mov	w8, #0x1                   	// #1
  406338:	mov	w21, w0
  40633c:	cbnz	w8, 406328 <scols_reset_iter@plt+0x3a48>
  406340:	b	406290 <scols_reset_iter@plt+0x39b0>
  406344:	cmp	w8, #0x2
  406348:	b.ne	406350 <scols_reset_iter@plt+0x3a70>  // b.any
  40634c:	mov	w21, wzr
  406350:	mov	w0, w21
  406354:	ldp	x20, x19, [sp, #64]
  406358:	ldp	x22, x21, [sp, #48]
  40635c:	ldp	x24, x23, [sp, #32]
  406360:	ldr	x25, [sp, #16]
  406364:	ldp	x29, x30, [sp], #80
  406368:	ret
  40636c:	stp	x29, x30, [sp, #-64]!
  406370:	stp	x22, x21, [sp, #32]
  406374:	mov	w21, #0xffffffea            	// #-22
  406378:	stp	x24, x23, [sp, #16]
  40637c:	stp	x20, x19, [sp, #48]
  406380:	mov	x29, sp
  406384:	cbz	x1, 406454 <scols_reset_iter@plt+0x3b74>
  406388:	cbz	x0, 406454 <scols_reset_iter@plt+0x3b74>
  40638c:	mov	x19, x2
  406390:	cbz	x2, 406454 <scols_reset_iter@plt+0x3b74>
  406394:	ldrb	w8, [x0]
  406398:	cbz	w8, 406450 <scols_reset_iter@plt+0x3b70>
  40639c:	mov	x20, x1
  4063a0:	mov	x22, xzr
  4063a4:	add	x23, x0, #0x1
  4063a8:	b	4063b4 <scols_reset_iter@plt+0x3ad4>
  4063ac:	ldrb	w8, [x23], #1
  4063b0:	cbz	w8, 406450 <scols_reset_iter@plt+0x3b70>
  4063b4:	mov	x9, x23
  4063b8:	ldrb	w10, [x9], #-1
  4063bc:	cmp	x22, #0x0
  4063c0:	and	w8, w8, #0xff
  4063c4:	csel	x22, x9, x22, eq  // eq = none
  4063c8:	cmp	w8, #0x2c
  4063cc:	csel	x8, x9, xzr, eq  // eq = none
  4063d0:	cmp	w10, #0x0
  4063d4:	csel	x24, x23, x8, eq  // eq = none
  4063d8:	mov	w8, #0x4                   	// #4
  4063dc:	cbz	x22, 406428 <scols_reset_iter@plt+0x3b48>
  4063e0:	cbz	x24, 406428 <scols_reset_iter@plt+0x3b48>
  4063e4:	subs	x1, x24, x22
  4063e8:	b.ls	406420 <scols_reset_iter@plt+0x3b40>  // b.plast
  4063ec:	mov	x0, x22
  4063f0:	blr	x19
  4063f4:	tbnz	x0, #63, 406438 <scols_reset_iter@plt+0x3b58>
  4063f8:	ldr	x8, [x20]
  4063fc:	mov	x22, xzr
  406400:	orr	x8, x8, x0
  406404:	str	x8, [x20]
  406408:	ldrb	w8, [x24]
  40640c:	cmp	w8, #0x0
  406410:	cset	w8, eq  // eq = none
  406414:	lsl	w8, w8, #1
  406418:	cbnz	w8, 40642c <scols_reset_iter@plt+0x3b4c>
  40641c:	b	4063ac <scols_reset_iter@plt+0x3acc>
  406420:	mov	w21, #0xffffffff            	// #-1
  406424:	mov	w8, #0x1                   	// #1
  406428:	cbz	w8, 4063ac <scols_reset_iter@plt+0x3acc>
  40642c:	cmp	w8, #0x4
  406430:	b.eq	4063ac <scols_reset_iter@plt+0x3acc>  // b.none
  406434:	b	406448 <scols_reset_iter@plt+0x3b68>
  406438:	mov	w8, #0x1                   	// #1
  40643c:	mov	w21, w0
  406440:	cbnz	w8, 40642c <scols_reset_iter@plt+0x3b4c>
  406444:	b	4063ac <scols_reset_iter@plt+0x3acc>
  406448:	cmp	w8, #0x2
  40644c:	b.ne	406454 <scols_reset_iter@plt+0x3b74>  // b.any
  406450:	mov	w21, wzr
  406454:	mov	w0, w21
  406458:	ldp	x20, x19, [sp, #48]
  40645c:	ldp	x22, x21, [sp, #32]
  406460:	ldp	x24, x23, [sp, #16]
  406464:	ldp	x29, x30, [sp], #64
  406468:	ret
  40646c:	stp	x29, x30, [sp, #-64]!
  406470:	mov	x29, sp
  406474:	str	x23, [sp, #16]
  406478:	stp	x22, x21, [sp, #32]
  40647c:	stp	x20, x19, [sp, #48]
  406480:	str	xzr, [x29, #24]
  406484:	cbz	x0, 406574 <scols_reset_iter@plt+0x3c94>
  406488:	mov	w21, w3
  40648c:	mov	x19, x2
  406490:	mov	x23, x1
  406494:	mov	x22, x0
  406498:	str	w3, [x1]
  40649c:	str	w3, [x2]
  4064a0:	bl	402850 <__errno_location@plt>
  4064a4:	str	wzr, [x0]
  4064a8:	ldrb	w8, [x22]
  4064ac:	mov	x20, x0
  4064b0:	cmp	w8, #0x3a
  4064b4:	b.ne	4064fc <scols_reset_iter@plt+0x3c1c>  // b.any
  4064b8:	add	x21, x22, #0x1
  4064bc:	add	x1, x29, #0x18
  4064c0:	mov	w2, #0xa                   	// #10
  4064c4:	mov	x0, x21
  4064c8:	bl	402670 <strtol@plt>
  4064cc:	str	w0, [x19]
  4064d0:	ldr	w8, [x20]
  4064d4:	mov	w0, #0xffffffff            	// #-1
  4064d8:	cbnz	w8, 406574 <scols_reset_iter@plt+0x3c94>
  4064dc:	ldr	x8, [x29, #24]
  4064e0:	cbz	x8, 406574 <scols_reset_iter@plt+0x3c94>
  4064e4:	cmp	x8, x21
  4064e8:	mov	w0, #0xffffffff            	// #-1
  4064ec:	b.eq	406574 <scols_reset_iter@plt+0x3c94>  // b.none
  4064f0:	ldrb	w8, [x8]
  4064f4:	cbz	w8, 406570 <scols_reset_iter@plt+0x3c90>
  4064f8:	b	406574 <scols_reset_iter@plt+0x3c94>
  4064fc:	add	x1, x29, #0x18
  406500:	mov	w2, #0xa                   	// #10
  406504:	mov	x0, x22
  406508:	bl	402670 <strtol@plt>
  40650c:	str	w0, [x23]
  406510:	str	w0, [x19]
  406514:	ldr	x8, [x29, #24]
  406518:	mov	w0, #0xffffffff            	// #-1
  40651c:	cmp	x8, x22
  406520:	b.eq	406574 <scols_reset_iter@plt+0x3c94>  // b.none
  406524:	ldr	w9, [x20]
  406528:	cbnz	w9, 406574 <scols_reset_iter@plt+0x3c94>
  40652c:	cbz	x8, 406574 <scols_reset_iter@plt+0x3c94>
  406530:	ldrb	w9, [x8]
  406534:	cmp	w9, #0x2d
  406538:	b.eq	40655c <scols_reset_iter@plt+0x3c7c>  // b.none
  40653c:	cmp	w9, #0x3a
  406540:	b.ne	406570 <scols_reset_iter@plt+0x3c90>  // b.any
  406544:	ldrb	w10, [x8, #1]
  406548:	cbz	w10, 40656c <scols_reset_iter@plt+0x3c8c>
  40654c:	cmp	w9, #0x3a
  406550:	b.eq	40655c <scols_reset_iter@plt+0x3c7c>  // b.none
  406554:	cmp	w9, #0x2d
  406558:	b.ne	406570 <scols_reset_iter@plt+0x3c90>  // b.any
  40655c:	add	x21, x8, #0x1
  406560:	str	xzr, [x29, #24]
  406564:	str	wzr, [x20]
  406568:	b	4064bc <scols_reset_iter@plt+0x3bdc>
  40656c:	str	w21, [x19]
  406570:	mov	w0, wzr
  406574:	ldp	x20, x19, [sp, #48]
  406578:	ldp	x22, x21, [sp, #32]
  40657c:	ldr	x23, [sp, #16]
  406580:	ldp	x29, x30, [sp], #64
  406584:	ret
  406588:	sub	sp, sp, #0x50
  40658c:	stp	x20, x19, [sp, #64]
  406590:	mov	x20, x1
  406594:	mov	x19, x0
  406598:	stp	x29, x30, [sp, #16]
  40659c:	stp	x24, x23, [sp, #32]
  4065a0:	stp	x22, x21, [sp, #48]
  4065a4:	add	x29, sp, #0x10
  4065a8:	mov	w0, wzr
  4065ac:	cbz	x20, 406678 <scols_reset_iter@plt+0x3d98>
  4065b0:	cbz	x19, 406678 <scols_reset_iter@plt+0x3d98>
  4065b4:	add	x1, sp, #0x8
  4065b8:	mov	x0, x19
  4065bc:	bl	406690 <scols_reset_iter@plt+0x3db0>
  4065c0:	mov	x21, x0
  4065c4:	mov	x1, sp
  4065c8:	mov	x0, x20
  4065cc:	bl	406690 <scols_reset_iter@plt+0x3db0>
  4065d0:	ldp	x24, x22, [sp]
  4065d4:	adds	x8, x24, x22
  4065d8:	b.eq	406604 <scols_reset_iter@plt+0x3d24>  // b.none
  4065dc:	mov	x23, x0
  4065e0:	cmp	x8, #0x1
  4065e4:	b.ne	40662c <scols_reset_iter@plt+0x3d4c>  // b.any
  4065e8:	cbz	x21, 406610 <scols_reset_iter@plt+0x3d30>
  4065ec:	ldrb	w8, [x21]
  4065f0:	cmp	w8, #0x2f
  4065f4:	b.ne	406610 <scols_reset_iter@plt+0x3d30>  // b.any
  4065f8:	mov	w0, #0x1                   	// #1
  4065fc:	cbnz	w0, 40666c <scols_reset_iter@plt+0x3d8c>
  406600:	b	4065a8 <scols_reset_iter@plt+0x3cc8>
  406604:	mov	w0, #0x1                   	// #1
  406608:	cbnz	w0, 40666c <scols_reset_iter@plt+0x3d8c>
  40660c:	b	4065a8 <scols_reset_iter@plt+0x3cc8>
  406610:	cbz	x23, 40662c <scols_reset_iter@plt+0x3d4c>
  406614:	ldrb	w8, [x23]
  406618:	cmp	w8, #0x2f
  40661c:	b.ne	40662c <scols_reset_iter@plt+0x3d4c>  // b.any
  406620:	mov	w0, #0x1                   	// #1
  406624:	cbnz	w0, 40666c <scols_reset_iter@plt+0x3d8c>
  406628:	b	4065a8 <scols_reset_iter@plt+0x3cc8>
  40662c:	mov	w0, #0x3                   	// #3
  406630:	cbz	x21, 406658 <scols_reset_iter@plt+0x3d78>
  406634:	cbz	x23, 406658 <scols_reset_iter@plt+0x3d78>
  406638:	cmp	x22, x24
  40663c:	b.ne	406658 <scols_reset_iter@plt+0x3d78>  // b.any
  406640:	mov	x0, x21
  406644:	mov	x1, x23
  406648:	mov	x2, x22
  40664c:	bl	4024a0 <strncmp@plt>
  406650:	cbz	w0, 406660 <scols_reset_iter@plt+0x3d80>
  406654:	mov	w0, #0x3                   	// #3
  406658:	cbnz	w0, 40666c <scols_reset_iter@plt+0x3d8c>
  40665c:	b	4065a8 <scols_reset_iter@plt+0x3cc8>
  406660:	add	x19, x21, x22
  406664:	add	x20, x23, x24
  406668:	cbz	w0, 4065a8 <scols_reset_iter@plt+0x3cc8>
  40666c:	cmp	w0, #0x3
  406670:	b.ne	406678 <scols_reset_iter@plt+0x3d98>  // b.any
  406674:	mov	w0, wzr
  406678:	ldp	x20, x19, [sp, #64]
  40667c:	ldp	x22, x21, [sp, #48]
  406680:	ldp	x24, x23, [sp, #32]
  406684:	ldp	x29, x30, [sp, #16]
  406688:	add	sp, sp, #0x50
  40668c:	ret
  406690:	mov	x8, x0
  406694:	str	xzr, [x1]
  406698:	mov	x0, x8
  40669c:	cbz	x8, 4066e4 <scols_reset_iter@plt+0x3e04>
  4066a0:	ldrb	w9, [x0]
  4066a4:	cmp	w9, #0x2f
  4066a8:	b.ne	4066bc <scols_reset_iter@plt+0x3ddc>  // b.any
  4066ac:	mov	x8, x0
  4066b0:	ldrb	w10, [x8, #1]!
  4066b4:	cmp	w10, #0x2f
  4066b8:	b.eq	406698 <scols_reset_iter@plt+0x3db8>  // b.none
  4066bc:	cbz	w9, 4066e0 <scols_reset_iter@plt+0x3e00>
  4066c0:	mov	w8, #0x1                   	// #1
  4066c4:	str	x8, [x1]
  4066c8:	ldrb	w9, [x0, x8]
  4066cc:	cbz	w9, 4066e4 <scols_reset_iter@plt+0x3e04>
  4066d0:	cmp	w9, #0x2f
  4066d4:	b.eq	4066e4 <scols_reset_iter@plt+0x3e04>  // b.none
  4066d8:	add	x8, x8, #0x1
  4066dc:	b	4066c4 <scols_reset_iter@plt+0x3de4>
  4066e0:	mov	x0, xzr
  4066e4:	ret
  4066e8:	stp	x29, x30, [sp, #-64]!
  4066ec:	orr	x8, x0, x1
  4066f0:	stp	x24, x23, [sp, #16]
  4066f4:	stp	x22, x21, [sp, #32]
  4066f8:	stp	x20, x19, [sp, #48]
  4066fc:	mov	x29, sp
  406700:	cbz	x8, 406734 <scols_reset_iter@plt+0x3e54>
  406704:	mov	x19, x1
  406708:	mov	x22, x0
  40670c:	mov	x20, x2
  406710:	cbz	x0, 406748 <scols_reset_iter@plt+0x3e68>
  406714:	cbz	x19, 40675c <scols_reset_iter@plt+0x3e7c>
  406718:	mov	x0, x22
  40671c:	bl	4022c0 <strlen@plt>
  406720:	mvn	x8, x0
  406724:	cmp	x8, x20
  406728:	b.cs	406764 <scols_reset_iter@plt+0x3e84>  // b.hs, b.nlast
  40672c:	mov	x21, xzr
  406730:	b	4067a0 <scols_reset_iter@plt+0x3ec0>
  406734:	adrp	x0, 408000 <scols_reset_iter@plt+0x5720>
  406738:	add	x0, x0, #0x3d0
  40673c:	bl	402550 <strdup@plt>
  406740:	mov	x21, x0
  406744:	b	4067a0 <scols_reset_iter@plt+0x3ec0>
  406748:	mov	x0, x19
  40674c:	mov	x1, x20
  406750:	bl	402730 <strndup@plt>
  406754:	mov	x21, x0
  406758:	b	4067a0 <scols_reset_iter@plt+0x3ec0>
  40675c:	mov	x0, x22
  406760:	b	40673c <scols_reset_iter@plt+0x3e5c>
  406764:	add	x24, x0, x20
  406768:	mov	x23, x0
  40676c:	add	x0, x24, #0x1
  406770:	bl	402470 <malloc@plt>
  406774:	mov	x21, x0
  406778:	cbz	x0, 4067a0 <scols_reset_iter@plt+0x3ec0>
  40677c:	mov	x0, x21
  406780:	mov	x1, x22
  406784:	mov	x2, x23
  406788:	bl	402290 <memcpy@plt>
  40678c:	add	x0, x21, x23
  406790:	mov	x1, x19
  406794:	mov	x2, x20
  406798:	bl	402290 <memcpy@plt>
  40679c:	strb	wzr, [x21, x24]
  4067a0:	mov	x0, x21
  4067a4:	ldp	x20, x19, [sp, #48]
  4067a8:	ldp	x22, x21, [sp, #32]
  4067ac:	ldp	x24, x23, [sp, #16]
  4067b0:	ldp	x29, x30, [sp], #64
  4067b4:	ret
  4067b8:	stp	x29, x30, [sp, #-32]!
  4067bc:	stp	x20, x19, [sp, #16]
  4067c0:	mov	x19, x1
  4067c4:	mov	x20, x0
  4067c8:	mov	x29, sp
  4067cc:	cbz	x1, 4067e0 <scols_reset_iter@plt+0x3f00>
  4067d0:	mov	x0, x19
  4067d4:	bl	4022c0 <strlen@plt>
  4067d8:	mov	x2, x0
  4067dc:	b	4067e4 <scols_reset_iter@plt+0x3f04>
  4067e0:	mov	x2, xzr
  4067e4:	mov	x0, x20
  4067e8:	mov	x1, x19
  4067ec:	bl	4066e8 <scols_reset_iter@plt+0x3e08>
  4067f0:	ldp	x20, x19, [sp, #16]
  4067f4:	ldp	x29, x30, [sp], #32
  4067f8:	ret
  4067fc:	sub	sp, sp, #0x120
  406800:	stp	x29, x30, [sp, #256]
  406804:	add	x29, sp, #0x100
  406808:	add	x9, sp, #0x80
  40680c:	mov	x10, sp
  406810:	mov	x11, #0xffffffffffffffd0    	// #-48
  406814:	add	x8, x29, #0x20
  406818:	movk	x11, #0xff80, lsl #32
  40681c:	add	x9, x9, #0x30
  406820:	add	x10, x10, #0x80
  406824:	stp	x8, x9, [x29, #-32]
  406828:	stp	x10, x11, [x29, #-16]
  40682c:	stp	q1, q2, [sp, #16]
  406830:	str	q0, [sp]
  406834:	ldp	q0, q1, [x29, #-32]
  406838:	stp	x28, x19, [sp, #272]
  40683c:	mov	x19, x0
  406840:	stp	x2, x3, [sp, #128]
  406844:	sub	x0, x29, #0x28
  406848:	sub	x2, x29, #0x50
  40684c:	stp	x4, x5, [sp, #144]
  406850:	stp	x6, x7, [sp, #160]
  406854:	stp	q3, q4, [sp, #48]
  406858:	stp	q5, q6, [sp, #80]
  40685c:	str	q7, [sp, #112]
  406860:	stp	q0, q1, [x29, #-80]
  406864:	bl	402700 <vasprintf@plt>
  406868:	tbnz	w0, #31, 406890 <scols_reset_iter@plt+0x3fb0>
  40686c:	ldur	x1, [x29, #-40]
  406870:	sxtw	x2, w0
  406874:	mov	x0, x19
  406878:	bl	4066e8 <scols_reset_iter@plt+0x3e08>
  40687c:	ldur	x8, [x29, #-40]
  406880:	mov	x19, x0
  406884:	mov	x0, x8
  406888:	bl	4026b0 <free@plt>
  40688c:	b	406894 <scols_reset_iter@plt+0x3fb4>
  406890:	mov	x19, xzr
  406894:	mov	x0, x19
  406898:	ldp	x28, x19, [sp, #272]
  40689c:	ldp	x29, x30, [sp, #256]
  4068a0:	add	sp, sp, #0x120
  4068a4:	ret
  4068a8:	stp	x29, x30, [sp, #-80]!
  4068ac:	stp	x24, x23, [sp, #32]
  4068b0:	stp	x22, x21, [sp, #48]
  4068b4:	stp	x20, x19, [sp, #64]
  4068b8:	ldr	x19, [x0]
  4068bc:	str	x25, [sp, #16]
  4068c0:	mov	x29, sp
  4068c4:	ldrb	w8, [x19]
  4068c8:	cbz	w8, 4069c8 <scols_reset_iter@plt+0x40e8>
  4068cc:	mov	x20, x0
  4068d0:	mov	x22, x1
  4068d4:	mov	x0, x19
  4068d8:	mov	x1, x2
  4068dc:	mov	w23, w3
  4068e0:	mov	x21, x2
  4068e4:	bl	402740 <strspn@plt>
  4068e8:	add	x19, x19, x0
  4068ec:	ldrb	w8, [x19]
  4068f0:	cbz	x8, 4069c4 <scols_reset_iter@plt+0x40e4>
  4068f4:	cbz	w23, 40697c <scols_reset_iter@plt+0x409c>
  4068f8:	cmp	w8, #0x3f
  4068fc:	b.hi	406994 <scols_reset_iter@plt+0x40b4>  // b.pmore
  406900:	mov	w9, #0x1                   	// #1
  406904:	lsl	x8, x9, x8
  406908:	mov	x9, #0x1                   	// #1
  40690c:	movk	x9, #0x84, lsl #32
  406910:	and	x8, x8, x9
  406914:	cbz	x8, 406994 <scols_reset_iter@plt+0x40b4>
  406918:	mov	x23, x19
  40691c:	ldrb	w25, [x23], #1
  406920:	add	x1, x29, #0x1c
  406924:	strb	wzr, [x29, #29]
  406928:	mov	x0, x23
  40692c:	strb	w25, [x29, #28]
  406930:	bl	406a00 <scols_reset_iter@plt+0x4120>
  406934:	str	x0, [x22]
  406938:	add	x8, x0, x19
  40693c:	ldrb	w9, [x8, #1]
  406940:	mov	w8, wzr
  406944:	cbz	w9, 4069ec <scols_reset_iter@plt+0x410c>
  406948:	cmp	w9, w25
  40694c:	b.ne	4069ec <scols_reset_iter@plt+0x410c>  // b.any
  406950:	add	x8, x0, x19
  406954:	ldrsb	w1, [x8, #2]
  406958:	mov	x24, x0
  40695c:	cbz	w1, 40696c <scols_reset_iter@plt+0x408c>
  406960:	mov	x0, x21
  406964:	bl	402750 <strchr@plt>
  406968:	cbz	x0, 4069e8 <scols_reset_iter@plt+0x4108>
  40696c:	add	x8, x19, x24
  406970:	add	x19, x8, #0x2
  406974:	mov	w8, #0x1                   	// #1
  406978:	b	4069f0 <scols_reset_iter@plt+0x4110>
  40697c:	mov	x0, x19
  406980:	mov	x1, x21
  406984:	bl	402820 <strcspn@plt>
  406988:	str	x0, [x22]
  40698c:	add	x22, x19, x0
  406990:	b	4069bc <scols_reset_iter@plt+0x40dc>
  406994:	mov	x0, x19
  406998:	mov	x1, x21
  40699c:	bl	406a00 <scols_reset_iter@plt+0x4120>
  4069a0:	str	x0, [x22]
  4069a4:	add	x22, x19, x0
  4069a8:	ldrsb	w1, [x22]
  4069ac:	cbz	w1, 4069bc <scols_reset_iter@plt+0x40dc>
  4069b0:	mov	x0, x21
  4069b4:	bl	402750 <strchr@plt>
  4069b8:	cbz	x0, 4069c4 <scols_reset_iter@plt+0x40e4>
  4069bc:	str	x22, [x20]
  4069c0:	b	4069cc <scols_reset_iter@plt+0x40ec>
  4069c4:	str	x19, [x20]
  4069c8:	mov	x19, xzr
  4069cc:	mov	x0, x19
  4069d0:	ldp	x20, x19, [sp, #64]
  4069d4:	ldp	x22, x21, [sp, #48]
  4069d8:	ldp	x24, x23, [sp, #32]
  4069dc:	ldr	x25, [sp, #16]
  4069e0:	ldp	x29, x30, [sp], #80
  4069e4:	ret
  4069e8:	mov	w8, wzr
  4069ec:	mov	x23, x19
  4069f0:	str	x19, [x20]
  4069f4:	mov	x19, x23
  4069f8:	tbz	w8, #0, 4069c8 <scols_reset_iter@plt+0x40e8>
  4069fc:	b	4069cc <scols_reset_iter@plt+0x40ec>
  406a00:	stp	x29, x30, [sp, #-48]!
  406a04:	stp	x22, x21, [sp, #16]
  406a08:	stp	x20, x19, [sp, #32]
  406a0c:	ldrb	w8, [x0]
  406a10:	mov	x29, sp
  406a14:	cbz	w8, 406a64 <scols_reset_iter@plt+0x4184>
  406a18:	mov	x19, x1
  406a1c:	mov	x22, xzr
  406a20:	mov	w20, wzr
  406a24:	add	x21, x0, #0x1
  406a28:	b	406a4c <scols_reset_iter@plt+0x416c>
  406a2c:	sxtb	w1, w8
  406a30:	mov	x0, x19
  406a34:	bl	402750 <strchr@plt>
  406a38:	cbnz	x0, 406a70 <scols_reset_iter@plt+0x4190>
  406a3c:	mov	w20, wzr
  406a40:	ldrb	w8, [x21, x22]
  406a44:	add	x22, x22, #0x1
  406a48:	cbz	w8, 406a70 <scols_reset_iter@plt+0x4190>
  406a4c:	cbnz	w20, 406a3c <scols_reset_iter@plt+0x415c>
  406a50:	and	w9, w8, #0xff
  406a54:	cmp	w9, #0x5c
  406a58:	b.ne	406a2c <scols_reset_iter@plt+0x414c>  // b.any
  406a5c:	mov	w20, #0x1                   	// #1
  406a60:	b	406a40 <scols_reset_iter@plt+0x4160>
  406a64:	mov	w20, wzr
  406a68:	mov	w22, wzr
  406a6c:	b	406a70 <scols_reset_iter@plt+0x4190>
  406a70:	sub	w8, w22, w20
  406a74:	ldp	x20, x19, [sp, #32]
  406a78:	ldp	x22, x21, [sp, #16]
  406a7c:	sxtw	x0, w8
  406a80:	ldp	x29, x30, [sp], #48
  406a84:	ret
  406a88:	stp	x29, x30, [sp, #-32]!
  406a8c:	str	x19, [sp, #16]
  406a90:	mov	x19, x0
  406a94:	mov	x29, sp
  406a98:	mov	x0, x19
  406a9c:	bl	4024d0 <fgetc@plt>
  406aa0:	cmn	w0, #0x1
  406aa4:	b.eq	406ab8 <scols_reset_iter@plt+0x41d8>  // b.none
  406aa8:	cmp	w0, #0xa
  406aac:	b.ne	406a98 <scols_reset_iter@plt+0x41b8>  // b.any
  406ab0:	mov	w0, wzr
  406ab4:	b	406abc <scols_reset_iter@plt+0x41dc>
  406ab8:	mov	w0, #0x1                   	// #1
  406abc:	ldr	x19, [sp, #16]
  406ac0:	ldp	x29, x30, [sp], #32
  406ac4:	ret
  406ac8:	stp	x29, x30, [sp, #-48]!
  406acc:	mov	x29, sp
  406ad0:	stp	x20, x19, [sp, #32]
  406ad4:	mov	x19, x1
  406ad8:	mov	x20, x0
  406adc:	add	x2, x29, #0x18
  406ae0:	mov	w0, #0x1                   	// #1
  406ae4:	mov	w1, #0x5413                	// #21523
  406ae8:	str	x21, [sp, #16]
  406aec:	bl	4028b0 <ioctl@plt>
  406af0:	ldrh	w8, [x29, #26]
  406af4:	ldrh	w9, [x29, #24]
  406af8:	cmp	w0, #0x0
  406afc:	csel	w0, w8, wzr, eq  // eq = none
  406b00:	csel	w21, w9, wzr, eq  // eq = none
  406b04:	cbz	x20, 406b1c <scols_reset_iter@plt+0x423c>
  406b08:	cbnz	w0, 406b18 <scols_reset_iter@plt+0x4238>
  406b0c:	adrp	x0, 408000 <scols_reset_iter@plt+0x5720>
  406b10:	add	x0, x0, #0x6c1
  406b14:	bl	406b4c <scols_reset_iter@plt+0x426c>
  406b18:	str	w0, [x20]
  406b1c:	cbz	x19, 406b38 <scols_reset_iter@plt+0x4258>
  406b20:	cbnz	w21, 406b34 <scols_reset_iter@plt+0x4254>
  406b24:	adrp	x0, 408000 <scols_reset_iter@plt+0x5720>
  406b28:	add	x0, x0, #0x6c9
  406b2c:	bl	406b4c <scols_reset_iter@plt+0x426c>
  406b30:	mov	w21, w0
  406b34:	str	w21, [x19]
  406b38:	ldp	x20, x19, [sp, #32]
  406b3c:	ldr	x21, [sp, #16]
  406b40:	mov	w0, wzr
  406b44:	ldp	x29, x30, [sp], #48
  406b48:	ret
  406b4c:	sub	sp, sp, #0x30
  406b50:	stp	x29, x30, [sp, #16]
  406b54:	stp	x20, x19, [sp, #32]
  406b58:	add	x29, sp, #0x10
  406b5c:	bl	402860 <getenv@plt>
  406b60:	cbz	x0, 406bb4 <scols_reset_iter@plt+0x42d4>
  406b64:	mov	x19, x0
  406b68:	str	xzr, [sp, #8]
  406b6c:	bl	402850 <__errno_location@plt>
  406b70:	mov	x20, x0
  406b74:	str	wzr, [x0]
  406b78:	add	x1, sp, #0x8
  406b7c:	mov	w2, #0xa                   	// #10
  406b80:	mov	x0, x19
  406b84:	bl	402670 <strtol@plt>
  406b88:	ldr	w9, [x20]
  406b8c:	mov	w8, #0x1                   	// #1
  406b90:	cbnz	w9, 406bb0 <scols_reset_iter@plt+0x42d0>
  406b94:	ldr	x9, [sp, #8]
  406b98:	cbz	x9, 406bb0 <scols_reset_iter@plt+0x42d0>
  406b9c:	ldrb	w8, [x9]
  406ba0:	cbz	w8, 406bc8 <scols_reset_iter@plt+0x42e8>
  406ba4:	mov	w8, #0x1                   	// #1
  406ba8:	cbnz	w8, 406bb4 <scols_reset_iter@plt+0x42d4>
  406bac:	b	406bb8 <scols_reset_iter@plt+0x42d8>
  406bb0:	cbz	w8, 406bb8 <scols_reset_iter@plt+0x42d8>
  406bb4:	mov	w0, #0xffffffff            	// #-1
  406bb8:	ldp	x20, x19, [sp, #32]
  406bbc:	ldp	x29, x30, [sp, #16]
  406bc0:	add	sp, sp, #0x30
  406bc4:	ret
  406bc8:	cmp	x9, x19
  406bcc:	sub	x8, x0, #0x1
  406bd0:	mov	w9, #0x7ffffffe            	// #2147483646
  406bd4:	cset	w10, ls  // ls = plast
  406bd8:	cmp	x8, x9
  406bdc:	cset	w8, hi  // hi = pmore
  406be0:	orr	w8, w8, w10
  406be4:	cbnz	w8, 406bb4 <scols_reset_iter@plt+0x42d4>
  406be8:	b	406bb8 <scols_reset_iter@plt+0x42d8>
  406bec:	stp	x29, x30, [sp, #-32]!
  406bf0:	mov	x29, sp
  406bf4:	str	x19, [sp, #16]
  406bf8:	mov	w19, w0
  406bfc:	add	x0, x29, #0x1c
  406c00:	mov	x1, xzr
  406c04:	str	wzr, [x29, #28]
  406c08:	bl	406ac8 <scols_reset_iter@plt+0x41e8>
  406c0c:	ldr	w8, [x29, #28]
  406c10:	cmp	w8, #0x0
  406c14:	csel	w0, w8, w19, gt
  406c18:	ldr	x19, [sp, #16]
  406c1c:	ldp	x29, x30, [sp], #32
  406c20:	ret
  406c24:	stp	x29, x30, [sp, #-32]!
  406c28:	mov	w0, wzr
  406c2c:	str	x19, [sp, #16]
  406c30:	mov	x29, sp
  406c34:	bl	4027a0 <isatty@plt>
  406c38:	mov	w19, wzr
  406c3c:	cbnz	w0, 406c68 <scols_reset_iter@plt+0x4388>
  406c40:	mov	w0, #0x1                   	// #1
  406c44:	mov	w19, #0x1                   	// #1
  406c48:	bl	4027a0 <isatty@plt>
  406c4c:	cbnz	w0, 406c68 <scols_reset_iter@plt+0x4388>
  406c50:	mov	w0, #0x2                   	// #2
  406c54:	mov	w19, #0x2                   	// #2
  406c58:	bl	4027a0 <isatty@plt>
  406c5c:	cmp	w0, #0x0
  406c60:	mov	w8, #0xffffffea            	// #-22
  406c64:	csel	w19, w8, w19, eq  // eq = none
  406c68:	mov	w0, w19
  406c6c:	ldr	x19, [sp, #16]
  406c70:	ldp	x29, x30, [sp], #32
  406c74:	ret
  406c78:	stp	x29, x30, [sp, #-48]!
  406c7c:	stp	x22, x21, [sp, #16]
  406c80:	stp	x20, x19, [sp, #32]
  406c84:	mov	x19, x2
  406c88:	mov	x21, x1
  406c8c:	mov	x22, x0
  406c90:	mov	x29, sp
  406c94:	cbz	x1, 406c9c <scols_reset_iter@plt+0x43bc>
  406c98:	str	xzr, [x21]
  406c9c:	cbz	x22, 406ca4 <scols_reset_iter@plt+0x43c4>
  406ca0:	str	xzr, [x22]
  406ca4:	cbz	x19, 406cac <scols_reset_iter@plt+0x43cc>
  406ca8:	str	xzr, [x19]
  406cac:	bl	406c24 <scols_reset_iter@plt+0x4344>
  406cb0:	tbnz	w0, #31, 406d38 <scols_reset_iter@plt+0x4458>
  406cb4:	bl	4023a0 <ttyname@plt>
  406cb8:	cbz	x0, 406d28 <scols_reset_iter@plt+0x4448>
  406cbc:	mov	x20, x0
  406cc0:	cbz	x22, 406cc8 <scols_reset_iter@plt+0x43e8>
  406cc4:	str	x20, [x22]
  406cc8:	orr	x8, x21, x19
  406ccc:	cbz	x8, 406cf0 <scols_reset_iter@plt+0x4410>
  406cd0:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  406cd4:	add	x1, x1, #0x6cf
  406cd8:	mov	w2, #0x5                   	// #5
  406cdc:	mov	x0, x20
  406ce0:	bl	4024a0 <strncmp@plt>
  406ce4:	add	x8, x20, #0x5
  406ce8:	cmp	w0, #0x0
  406cec:	csel	x20, x8, x20, eq  // eq = none
  406cf0:	cbz	x21, 406cf8 <scols_reset_iter@plt+0x4418>
  406cf4:	str	x20, [x21]
  406cf8:	cbz	x19, 406d20 <scols_reset_iter@plt+0x4440>
  406cfc:	ldrb	w21, [x20]
  406d00:	cbz	w21, 406d20 <scols_reset_iter@plt+0x4440>
  406d04:	bl	402660 <__ctype_b_loc@plt>
  406d08:	ldr	x8, [x0]
  406d0c:	sxtb	x9, w21
  406d10:	ldrh	w9, [x8, x9, lsl #1]
  406d14:	tbnz	w9, #11, 406d30 <scols_reset_iter@plt+0x4450>
  406d18:	ldrb	w21, [x20, #1]!
  406d1c:	cbnz	w21, 406d0c <scols_reset_iter@plt+0x442c>
  406d20:	mov	w0, wzr
  406d24:	b	406d38 <scols_reset_iter@plt+0x4458>
  406d28:	mov	w0, #0xffffffff            	// #-1
  406d2c:	b	406d38 <scols_reset_iter@plt+0x4458>
  406d30:	mov	w0, wzr
  406d34:	str	x20, [x19]
  406d38:	ldp	x20, x19, [sp, #32]
  406d3c:	ldp	x22, x21, [sp, #16]
  406d40:	ldp	x29, x30, [sp], #48
  406d44:	ret
  406d48:	stp	x29, x30, [sp, #-32]!
  406d4c:	str	x19, [sp, #16]
  406d50:	mov	x19, x0
  406d54:	adrp	x0, 408000 <scols_reset_iter@plt+0x5720>
  406d58:	add	x0, x0, #0x6d5
  406d5c:	mov	x29, sp
  406d60:	bl	402860 <getenv@plt>
  406d64:	str	x0, [x19]
  406d68:	ldr	x19, [sp, #16]
  406d6c:	cmp	x0, #0x0
  406d70:	mov	w8, #0xffffffea            	// #-22
  406d74:	csel	w8, wzr, w8, eq  // eq = none
  406d78:	mov	w0, w8
  406d7c:	ldp	x29, x30, [sp], #32
  406d80:	ret
  406d84:	cbz	x0, 406dbc <scols_reset_iter@plt+0x44dc>
  406d88:	stp	x29, x30, [sp, #-32]!
  406d8c:	stp	x20, x19, [sp, #16]
  406d90:	mov	x19, x0
  406d94:	ldr	x0, [x0]
  406d98:	mov	x29, sp
  406d9c:	cbz	x0, 406db0 <scols_reset_iter@plt+0x44d0>
  406da0:	add	x20, x19, #0x8
  406da4:	bl	4026b0 <free@plt>
  406da8:	ldr	x0, [x20], #8
  406dac:	cbnz	x0, 406da4 <scols_reset_iter@plt+0x44c4>
  406db0:	str	xzr, [x19]
  406db4:	ldp	x20, x19, [sp, #16]
  406db8:	ldp	x29, x30, [sp], #32
  406dbc:	ret
  406dc0:	stp	x29, x30, [sp, #-32]!
  406dc4:	str	x19, [sp, #16]
  406dc8:	mov	x29, sp
  406dcc:	mov	x19, x0
  406dd0:	bl	406d84 <scols_reset_iter@plt+0x44a4>
  406dd4:	mov	x0, x19
  406dd8:	bl	4026b0 <free@plt>
  406ddc:	ldr	x19, [sp, #16]
  406de0:	mov	x0, xzr
  406de4:	ldp	x29, x30, [sp], #32
  406de8:	ret
  406dec:	stp	x29, x30, [sp, #-48]!
  406df0:	str	x21, [sp, #16]
  406df4:	stp	x20, x19, [sp, #32]
  406df8:	mov	x29, sp
  406dfc:	mov	x20, x0
  406e00:	bl	406e74 <scols_reset_iter@plt+0x4594>
  406e04:	add	w8, w0, #0x1
  406e08:	lsl	x0, x8, #3
  406e0c:	bl	402470 <malloc@plt>
  406e10:	mov	x19, x0
  406e14:	cbz	x0, 406e50 <scols_reset_iter@plt+0x4570>
  406e18:	cbz	x20, 406e48 <scols_reset_iter@plt+0x4568>
  406e1c:	ldr	x0, [x20]
  406e20:	cbz	x0, 406e48 <scols_reset_iter@plt+0x4568>
  406e24:	add	x21, x20, #0x8
  406e28:	mov	x20, x19
  406e2c:	bl	402550 <strdup@plt>
  406e30:	str	x0, [x20]
  406e34:	cbz	x0, 406e64 <scols_reset_iter@plt+0x4584>
  406e38:	ldr	x0, [x21], #8
  406e3c:	add	x20, x20, #0x8
  406e40:	cbnz	x0, 406e2c <scols_reset_iter@plt+0x454c>
  406e44:	b	406e4c <scols_reset_iter@plt+0x456c>
  406e48:	mov	x20, x19
  406e4c:	str	xzr, [x20]
  406e50:	mov	x0, x19
  406e54:	ldp	x20, x19, [sp, #32]
  406e58:	ldr	x21, [sp, #16]
  406e5c:	ldp	x29, x30, [sp], #48
  406e60:	ret
  406e64:	mov	x0, x19
  406e68:	bl	406dc0 <scols_reset_iter@plt+0x44e0>
  406e6c:	mov	x19, xzr
  406e70:	b	406e50 <scols_reset_iter@plt+0x4570>
  406e74:	cbz	x0, 406e98 <scols_reset_iter@plt+0x45b8>
  406e78:	ldr	x9, [x0]
  406e7c:	mov	x8, x0
  406e80:	cbz	x9, 406e9c <scols_reset_iter@plt+0x45bc>
  406e84:	mov	x0, xzr
  406e88:	add	x8, x8, #0x8
  406e8c:	ldr	x9, [x8, x0, lsl #3]
  406e90:	add	x0, x0, #0x1
  406e94:	cbnz	x9, 406e8c <scols_reset_iter@plt+0x45ac>
  406e98:	ret
  406e9c:	mov	w0, wzr
  406ea0:	ret
  406ea4:	sub	sp, sp, #0x50
  406ea8:	str	x21, [sp, #48]
  406eac:	stp	x20, x19, [sp, #64]
  406eb0:	mov	x19, x1
  406eb4:	mov	x21, x0
  406eb8:	stp	x29, x30, [sp, #32]
  406ebc:	add	x29, sp, #0x20
  406ec0:	cbz	x0, 406f2c <scols_reset_iter@plt+0x464c>
  406ec4:	ldp	q0, q1, [x19]
  406ec8:	cmn	x21, #0x1
  406ecc:	cset	w8, ne  // ne = any
  406ed0:	stp	q0, q1, [sp]
  406ed4:	ldr	x9, [sp, #8]
  406ed8:	ldrsw	x10, [sp, #24]
  406edc:	tbnz	w10, #31, 406f00 <scols_reset_iter@plt+0x4620>
  406ee0:	ldr	x10, [sp]
  406ee4:	add	x11, x10, #0x8
  406ee8:	str	x11, [sp]
  406eec:	ldr	x10, [x10]
  406ef0:	cmn	x10, #0x1
  406ef4:	b.ne	406f18 <scols_reset_iter@plt+0x4638>  // b.any
  406ef8:	ldrsw	x10, [sp, #24]
  406efc:	tbz	w10, #31, 406ee0 <scols_reset_iter@plt+0x4600>
  406f00:	add	w11, w10, #0x8
  406f04:	cmp	w11, #0x0
  406f08:	str	w11, [sp, #24]
  406f0c:	b.gt	406ee0 <scols_reset_iter@plt+0x4600>
  406f10:	add	x10, x9, x10
  406f14:	b	406eec <scols_reset_iter@plt+0x460c>
  406f18:	cbz	x10, 406f30 <scols_reset_iter@plt+0x4650>
  406f1c:	add	w8, w8, #0x1
  406f20:	ldrsw	x10, [sp, #24]
  406f24:	tbz	w10, #31, 406ee0 <scols_reset_iter@plt+0x4600>
  406f28:	b	406f00 <scols_reset_iter@plt+0x4620>
  406f2c:	mov	w8, wzr
  406f30:	add	w8, w8, #0x1
  406f34:	lsl	x0, x8, #3
  406f38:	bl	402470 <malloc@plt>
  406f3c:	mov	x20, x0
  406f40:	cbz	x0, 406fdc <scols_reset_iter@plt+0x46fc>
  406f44:	cbz	x21, 406fd8 <scols_reset_iter@plt+0x46f8>
  406f48:	cmn	x21, #0x1
  406f4c:	b.eq	406f70 <scols_reset_iter@plt+0x4690>  // b.none
  406f50:	mov	x0, x21
  406f54:	bl	402550 <strdup@plt>
  406f58:	str	x0, [x20]
  406f5c:	cbz	x0, 406ff4 <scols_reset_iter@plt+0x4714>
  406f60:	mov	w21, #0x1                   	// #1
  406f64:	ldrsw	x8, [x19, #24]
  406f68:	tbz	w8, #31, 406f7c <scols_reset_iter@plt+0x469c>
  406f6c:	b	406f9c <scols_reset_iter@plt+0x46bc>
  406f70:	mov	w21, wzr
  406f74:	ldrsw	x8, [x19, #24]
  406f78:	tbnz	w8, #31, 406f9c <scols_reset_iter@plt+0x46bc>
  406f7c:	ldr	x8, [x19]
  406f80:	add	x9, x8, #0x8
  406f84:	str	x9, [x19]
  406f88:	ldr	x0, [x8]
  406f8c:	cmn	x0, #0x1
  406f90:	b.ne	406fb8 <scols_reset_iter@plt+0x46d8>  // b.any
  406f94:	ldrsw	x8, [x19, #24]
  406f98:	tbz	w8, #31, 406f7c <scols_reset_iter@plt+0x469c>
  406f9c:	add	w9, w8, #0x8
  406fa0:	cmp	w9, #0x0
  406fa4:	str	w9, [x19, #24]
  406fa8:	b.gt	406f7c <scols_reset_iter@plt+0x469c>
  406fac:	ldr	x9, [x19, #8]
  406fb0:	add	x8, x9, x8
  406fb4:	b	406f88 <scols_reset_iter@plt+0x46a8>
  406fb8:	cbz	x0, 406fd8 <scols_reset_iter@plt+0x46f8>
  406fbc:	bl	402550 <strdup@plt>
  406fc0:	str	x0, [x20, w21, uxtw #3]
  406fc4:	cbz	x0, 406ff4 <scols_reset_iter@plt+0x4714>
  406fc8:	add	w21, w21, #0x1
  406fcc:	ldrsw	x8, [x19, #24]
  406fd0:	tbz	w8, #31, 406f7c <scols_reset_iter@plt+0x469c>
  406fd4:	b	406f9c <scols_reset_iter@plt+0x46bc>
  406fd8:	str	xzr, [x20, w21, uxtw #3]
  406fdc:	mov	x0, x20
  406fe0:	ldp	x20, x19, [sp, #64]
  406fe4:	ldr	x21, [sp, #48]
  406fe8:	ldp	x29, x30, [sp, #32]
  406fec:	add	sp, sp, #0x50
  406ff0:	ret
  406ff4:	mov	x0, x20
  406ff8:	bl	406dc0 <scols_reset_iter@plt+0x44e0>
  406ffc:	mov	x20, xzr
  407000:	b	406fdc <scols_reset_iter@plt+0x46fc>
  407004:	sub	sp, sp, #0x120
  407008:	stp	x29, x30, [sp, #256]
  40700c:	add	x29, sp, #0x100
  407010:	mov	x8, #0xffffffffffffffc8    	// #-56
  407014:	mov	x9, sp
  407018:	sub	x10, x29, #0x78
  40701c:	movk	x8, #0xff80, lsl #32
  407020:	add	x11, x29, #0x20
  407024:	add	x9, x9, #0x80
  407028:	add	x10, x10, #0x38
  40702c:	stp	x9, x8, [x29, #-16]
  407030:	stp	x11, x10, [x29, #-32]
  407034:	stp	x1, x2, [x29, #-120]
  407038:	stp	x3, x4, [x29, #-104]
  40703c:	stp	x5, x6, [x29, #-88]
  407040:	stur	x7, [x29, #-72]
  407044:	stp	q0, q1, [sp]
  407048:	ldp	q0, q1, [x29, #-32]
  40704c:	sub	x1, x29, #0x40
  407050:	str	x28, [sp, #272]
  407054:	stp	q2, q3, [sp, #32]
  407058:	stp	q4, q5, [sp, #64]
  40705c:	stp	q6, q7, [sp, #96]
  407060:	stp	q0, q1, [x29, #-64]
  407064:	bl	406ea4 <scols_reset_iter@plt+0x45c4>
  407068:	ldr	x28, [sp, #272]
  40706c:	ldp	x29, x30, [sp, #256]
  407070:	add	sp, sp, #0x120
  407074:	ret
  407078:	stp	x29, x30, [sp, #-32]!
  40707c:	stp	x20, x19, [sp, #16]
  407080:	mov	x29, sp
  407084:	cbz	x1, 4070b0 <scols_reset_iter@plt+0x47d0>
  407088:	mov	x8, x1
  40708c:	ldr	x1, [x1]
  407090:	cbz	x1, 4070b0 <scols_reset_iter@plt+0x47d0>
  407094:	mov	x19, x0
  407098:	add	x20, x8, #0x8
  40709c:	mov	x0, x19
  4070a0:	bl	4070c0 <scols_reset_iter@plt+0x47e0>
  4070a4:	tbnz	w0, #31, 4070b4 <scols_reset_iter@plt+0x47d4>
  4070a8:	ldr	x1, [x20], #8
  4070ac:	cbnz	x1, 40709c <scols_reset_iter@plt+0x47bc>
  4070b0:	mov	w0, wzr
  4070b4:	ldp	x20, x19, [sp, #16]
  4070b8:	ldp	x29, x30, [sp], #32
  4070bc:	ret
  4070c0:	stp	x29, x30, [sp, #-32]!
  4070c4:	str	x19, [sp, #16]
  4070c8:	mov	x29, sp
  4070cc:	cbz	x1, 4070f0 <scols_reset_iter@plt+0x4810>
  4070d0:	mov	x19, x0
  4070d4:	mov	x0, x1
  4070d8:	bl	402550 <strdup@plt>
  4070dc:	cbz	x0, 4070f8 <scols_reset_iter@plt+0x4818>
  4070e0:	mov	x1, x0
  4070e4:	mov	x0, x19
  4070e8:	bl	4074d0 <scols_reset_iter@plt+0x4bf0>
  4070ec:	b	4070fc <scols_reset_iter@plt+0x481c>
  4070f0:	mov	w0, wzr
  4070f4:	b	4070fc <scols_reset_iter@plt+0x481c>
  4070f8:	mov	w0, #0xfffffff4            	// #-12
  4070fc:	ldr	x19, [sp, #16]
  407100:	ldp	x29, x30, [sp], #32
  407104:	ret
  407108:	stp	x29, x30, [sp, #-64]!
  40710c:	stp	x24, x23, [sp, #16]
  407110:	stp	x22, x21, [sp, #32]
  407114:	stp	x20, x19, [sp, #48]
  407118:	mov	x29, sp
  40711c:	cbz	x1, 407194 <scols_reset_iter@plt+0x48b4>
  407120:	mov	x20, x0
  407124:	ldr	x0, [x1]
  407128:	cbz	x0, 407194 <scols_reset_iter@plt+0x48b4>
  40712c:	mov	x19, x2
  407130:	add	x24, x1, #0x8
  407134:	b	40714c <scols_reset_iter@plt+0x486c>
  407138:	mov	w8, wzr
  40713c:	mov	w21, #0xfffffff4            	// #-12
  407140:	tbz	w8, #0, 407198 <scols_reset_iter@plt+0x48b8>
  407144:	ldr	x0, [x24], #8
  407148:	cbz	x0, 407194 <scols_reset_iter@plt+0x48b4>
  40714c:	mov	x1, x19
  407150:	bl	4067b8 <scols_reset_iter@plt+0x3ed8>
  407154:	cbz	x0, 407138 <scols_reset_iter@plt+0x4858>
  407158:	mov	x22, x0
  40715c:	mov	x0, x20
  407160:	mov	x1, x22
  407164:	bl	4071b0 <scols_reset_iter@plt+0x48d0>
  407168:	tbnz	w0, #31, 407178 <scols_reset_iter@plt+0x4898>
  40716c:	mov	w8, #0x1                   	// #1
  407170:	tbnz	w8, #0, 407144 <scols_reset_iter@plt+0x4864>
  407174:	b	407198 <scols_reset_iter@plt+0x48b8>
  407178:	mov	w23, w0
  40717c:	mov	x0, x22
  407180:	bl	4026b0 <free@plt>
  407184:	mov	w8, wzr
  407188:	mov	w21, w23
  40718c:	tbnz	w8, #0, 407144 <scols_reset_iter@plt+0x4864>
  407190:	b	407198 <scols_reset_iter@plt+0x48b8>
  407194:	mov	w21, wzr
  407198:	mov	w0, w21
  40719c:	ldp	x20, x19, [sp, #48]
  4071a0:	ldp	x22, x21, [sp, #32]
  4071a4:	ldp	x24, x23, [sp, #16]
  4071a8:	ldp	x29, x30, [sp], #64
  4071ac:	ret
  4071b0:	stp	x29, x30, [sp, #-48]!
  4071b4:	str	x21, [sp, #16]
  4071b8:	stp	x20, x19, [sp, #32]
  4071bc:	mov	x29, sp
  4071c0:	cbz	x1, 407218 <scols_reset_iter@plt+0x4938>
  4071c4:	mov	x19, x0
  4071c8:	ldr	x0, [x0]
  4071cc:	mov	x20, x1
  4071d0:	bl	406e74 <scols_reset_iter@plt+0x4594>
  4071d4:	cmn	w0, #0x3
  4071d8:	b.hi	407210 <scols_reset_iter@plt+0x4930>  // b.pmore
  4071dc:	mov	w21, w0
  4071e0:	ldr	x0, [x19]
  4071e4:	add	w8, w21, #0x2
  4071e8:	lsl	x1, x8, #3
  4071ec:	bl	402540 <realloc@plt>
  4071f0:	cbz	x0, 407210 <scols_reset_iter@plt+0x4930>
  4071f4:	mov	x8, x0
  4071f8:	mov	w0, wzr
  4071fc:	add	w9, w21, #0x1
  407200:	str	x20, [x8, w21, uxtw #3]
  407204:	str	xzr, [x8, w9, uxtw #3]
  407208:	str	x8, [x19]
  40720c:	b	40721c <scols_reset_iter@plt+0x493c>
  407210:	mov	w0, #0xfffffff4            	// #-12
  407214:	b	40721c <scols_reset_iter@plt+0x493c>
  407218:	mov	w0, wzr
  40721c:	ldp	x20, x19, [sp, #32]
  407220:	ldr	x21, [sp, #16]
  407224:	ldp	x29, x30, [sp], #48
  407228:	ret
  40722c:	sub	sp, sp, #0x40
  407230:	stp	x29, x30, [sp, #16]
  407234:	str	x21, [sp, #32]
  407238:	stp	x20, x19, [sp, #48]
  40723c:	add	x29, sp, #0x10
  407240:	cbz	x0, 407328 <scols_reset_iter@plt+0x4a48>
  407244:	mov	x19, x1
  407248:	mov	x21, x0
  40724c:	str	x0, [x29, #24]
  407250:	add	x0, x29, #0x18
  407254:	add	x1, sp, #0x8
  407258:	mov	x2, x19
  40725c:	mov	w3, wzr
  407260:	bl	4068a8 <scols_reset_iter@plt+0x3fc8>
  407264:	cbz	x0, 407294 <scols_reset_iter@plt+0x49b4>
  407268:	mov	w20, #0x1                   	// #1
  40726c:	add	x0, x29, #0x18
  407270:	add	x1, sp, #0x8
  407274:	mov	x2, x19
  407278:	mov	w3, wzr
  40727c:	bl	4068a8 <scols_reset_iter@plt+0x3fc8>
  407280:	add	w20, w20, #0x1
  407284:	cbnz	x0, 40726c <scols_reset_iter@plt+0x498c>
  407288:	mov	w8, w20
  40728c:	lsl	x0, x8, #3
  407290:	b	407298 <scols_reset_iter@plt+0x49b8>
  407294:	mov	w0, #0x8                   	// #8
  407298:	bl	402470 <malloc@plt>
  40729c:	mov	x20, x0
  4072a0:	cbz	x0, 407310 <scols_reset_iter@plt+0x4a30>
  4072a4:	add	x0, x29, #0x18
  4072a8:	add	x1, sp, #0x8
  4072ac:	mov	x2, x19
  4072b0:	mov	w3, wzr
  4072b4:	str	x21, [x29, #24]
  4072b8:	bl	4068a8 <scols_reset_iter@plt+0x3fc8>
  4072bc:	cbz	x0, 4072f8 <scols_reset_iter@plt+0x4a18>
  4072c0:	mov	w21, wzr
  4072c4:	ldr	x1, [sp, #8]
  4072c8:	bl	402730 <strndup@plt>
  4072cc:	str	x0, [x20, w21, uxtw #3]
  4072d0:	cbz	x0, 407304 <scols_reset_iter@plt+0x4a24>
  4072d4:	add	x0, x29, #0x18
  4072d8:	add	x1, sp, #0x8
  4072dc:	mov	x2, x19
  4072e0:	mov	w3, wzr
  4072e4:	add	w21, w21, #0x1
  4072e8:	bl	4068a8 <scols_reset_iter@plt+0x3fc8>
  4072ec:	cbnz	x0, 4072c4 <scols_reset_iter@plt+0x49e4>
  4072f0:	mov	w8, w21
  4072f4:	b	4072fc <scols_reset_iter@plt+0x4a1c>
  4072f8:	mov	x8, xzr
  4072fc:	str	xzr, [x20, x8, lsl #3]
  407300:	b	407310 <scols_reset_iter@plt+0x4a30>
  407304:	mov	x0, x20
  407308:	bl	406dc0 <scols_reset_iter@plt+0x44e0>
  40730c:	mov	x20, xzr
  407310:	mov	x0, x20
  407314:	ldp	x20, x19, [sp, #48]
  407318:	ldr	x21, [sp, #32]
  40731c:	ldp	x29, x30, [sp, #16]
  407320:	add	sp, sp, #0x40
  407324:	ret
  407328:	adrp	x0, 407000 <scols_reset_iter@plt+0x4720>
  40732c:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  407330:	adrp	x3, 408000 <scols_reset_iter@plt+0x5720>
  407334:	add	x0, x0, #0xe5e
  407338:	add	x1, x1, #0x6da
  40733c:	add	x3, x3, #0x6e5
  407340:	mov	w2, #0xc1                  	// #193
  407344:	bl	402840 <__assert_fail@plt>
  407348:	stp	x29, x30, [sp, #-64]!
  40734c:	adrp	x8, 407000 <scols_reset_iter@plt+0x4720>
  407350:	add	x8, x8, #0xcd6
  407354:	cmp	x1, #0x0
  407358:	stp	x20, x19, [sp, #48]
  40735c:	csel	x19, x8, x1, eq  // eq = none
  407360:	mov	x20, x0
  407364:	mov	x0, x19
  407368:	str	x23, [sp, #16]
  40736c:	stp	x22, x21, [sp, #32]
  407370:	mov	x29, sp
  407374:	bl	4022c0 <strlen@plt>
  407378:	cbz	x20, 4073b4 <scols_reset_iter@plt+0x4ad4>
  40737c:	ldr	x8, [x20]
  407380:	cbz	x8, 4073b4 <scols_reset_iter@plt+0x4ad4>
  407384:	mov	x21, x0
  407388:	mov	x9, xzr
  40738c:	add	x22, x20, #0x8
  407390:	add	x10, x9, x21
  407394:	cmp	x9, #0x0
  407398:	mov	x0, x8
  40739c:	csel	x23, xzr, x10, eq  // eq = none
  4073a0:	bl	4022c0 <strlen@plt>
  4073a4:	ldr	x8, [x22], #8
  4073a8:	add	x9, x0, x23
  4073ac:	cbnz	x8, 407390 <scols_reset_iter@plt+0x4ab0>
  4073b0:	b	4073b8 <scols_reset_iter@plt+0x4ad8>
  4073b4:	mov	x9, xzr
  4073b8:	add	x0, x9, #0x1
  4073bc:	bl	402470 <malloc@plt>
  4073c0:	mov	x21, x0
  4073c4:	cbz	x0, 407410 <scols_reset_iter@plt+0x4b30>
  4073c8:	mov	x0, x21
  4073cc:	cbz	x20, 40740c <scols_reset_iter@plt+0x4b2c>
  4073d0:	ldr	x8, [x20]
  4073d4:	mov	x0, x21
  4073d8:	cbz	x8, 40740c <scols_reset_iter@plt+0x4b2c>
  4073dc:	add	x20, x20, #0x8
  4073e0:	mov	x0, x21
  4073e4:	b	4073f8 <scols_reset_iter@plt+0x4b18>
  4073e8:	ldur	x1, [x20, #-8]
  4073ec:	bl	402420 <stpcpy@plt>
  4073f0:	ldr	x8, [x20], #8
  4073f4:	cbz	x8, 40740c <scols_reset_iter@plt+0x4b2c>
  4073f8:	cmp	x0, x21
  4073fc:	b.eq	4073e8 <scols_reset_iter@plt+0x4b08>  // b.none
  407400:	mov	x1, x19
  407404:	bl	402420 <stpcpy@plt>
  407408:	b	4073e8 <scols_reset_iter@plt+0x4b08>
  40740c:	strb	wzr, [x0]
  407410:	mov	x0, x21
  407414:	ldp	x20, x19, [sp, #48]
  407418:	ldp	x22, x21, [sp, #32]
  40741c:	ldr	x23, [sp, #16]
  407420:	ldp	x29, x30, [sp], #64
  407424:	ret
  407428:	stp	x29, x30, [sp, #-64]!
  40742c:	str	x23, [sp, #16]
  407430:	stp	x22, x21, [sp, #32]
  407434:	stp	x20, x19, [sp, #48]
  407438:	mov	x29, sp
  40743c:	cbz	x1, 4074b8 <scols_reset_iter@plt+0x4bd8>
  407440:	ldr	x21, [x0]
  407444:	mov	x19, x0
  407448:	mov	x20, x1
  40744c:	mov	x0, x21
  407450:	bl	406e74 <scols_reset_iter@plt+0x4594>
  407454:	cmn	w0, #0x3
  407458:	b.hi	4074b0 <scols_reset_iter@plt+0x4bd0>  // b.pmore
  40745c:	add	w8, w0, #0x2
  407460:	mov	w22, w0
  407464:	lsl	x0, x8, #3
  407468:	bl	402470 <malloc@plt>
  40746c:	cbz	x0, 4074b0 <scols_reset_iter@plt+0x4bd0>
  407470:	mov	x23, x0
  407474:	cbz	w22, 407490 <scols_reset_iter@plt+0x4bb0>
  407478:	mov	w8, w22
  40747c:	add	x9, x23, #0x8
  407480:	ldr	x10, [x21], #8
  407484:	subs	x8, x8, #0x1
  407488:	str	x10, [x9], #8
  40748c:	b.ne	407480 <scols_reset_iter@plt+0x4ba0>  // b.any
  407490:	add	w8, w22, #0x1
  407494:	str	x20, [x23]
  407498:	str	xzr, [x23, w8, uxtw #3]
  40749c:	ldr	x0, [x19]
  4074a0:	bl	4026b0 <free@plt>
  4074a4:	mov	w0, wzr
  4074a8:	str	x23, [x19]
  4074ac:	b	4074bc <scols_reset_iter@plt+0x4bdc>
  4074b0:	mov	w0, #0xfffffff4            	// #-12
  4074b4:	b	4074bc <scols_reset_iter@plt+0x4bdc>
  4074b8:	mov	w0, wzr
  4074bc:	ldp	x20, x19, [sp, #48]
  4074c0:	ldp	x22, x21, [sp, #32]
  4074c4:	ldr	x23, [sp, #16]
  4074c8:	ldp	x29, x30, [sp], #64
  4074cc:	ret
  4074d0:	stp	x29, x30, [sp, #-32]!
  4074d4:	stp	x20, x19, [sp, #16]
  4074d8:	mov	x29, sp
  4074dc:	mov	x19, x1
  4074e0:	bl	4071b0 <scols_reset_iter@plt+0x48d0>
  4074e4:	mov	w20, w0
  4074e8:	tbz	w0, #31, 4074f4 <scols_reset_iter@plt+0x4c14>
  4074ec:	mov	x0, x19
  4074f0:	bl	4026b0 <free@plt>
  4074f4:	mov	w0, w20
  4074f8:	ldp	x20, x19, [sp, #16]
  4074fc:	ldp	x29, x30, [sp], #32
  407500:	ret
  407504:	stp	x29, x30, [sp, #-32]!
  407508:	stp	x20, x19, [sp, #16]
  40750c:	mov	x29, sp
  407510:	mov	x19, x1
  407514:	bl	407428 <scols_reset_iter@plt+0x4b48>
  407518:	mov	w20, w0
  40751c:	tbz	w0, #31, 407528 <scols_reset_iter@plt+0x4c48>
  407520:	mov	x0, x19
  407524:	bl	4026b0 <free@plt>
  407528:	mov	w0, w20
  40752c:	ldp	x20, x19, [sp, #16]
  407530:	ldp	x29, x30, [sp], #32
  407534:	ret
  407538:	stp	x29, x30, [sp, #-64]!
  40753c:	stp	x20, x19, [sp, #48]
  407540:	mov	x19, x0
  407544:	str	x23, [sp, #16]
  407548:	stp	x22, x21, [sp, #32]
  40754c:	mov	x29, sp
  407550:	cbz	x0, 4075a4 <scols_reset_iter@plt+0x4cc4>
  407554:	mov	x20, x1
  407558:	cbz	x1, 4075bc <scols_reset_iter@plt+0x4cdc>
  40755c:	ldr	x21, [x19]
  407560:	mov	x22, x19
  407564:	cbz	x21, 4075a0 <scols_reset_iter@plt+0x4cc0>
  407568:	add	x23, x19, #0x8
  40756c:	mov	x22, x19
  407570:	b	407580 <scols_reset_iter@plt+0x4ca0>
  407574:	str	x21, [x22], #8
  407578:	ldr	x21, [x23], #8
  40757c:	cbz	x21, 4075a0 <scols_reset_iter@plt+0x4cc0>
  407580:	mov	x0, x21
  407584:	mov	x1, x20
  407588:	bl	402640 <strcmp@plt>
  40758c:	cbnz	w0, 407574 <scols_reset_iter@plt+0x4c94>
  407590:	mov	x0, x21
  407594:	bl	4026b0 <free@plt>
  407598:	ldr	x21, [x23], #8
  40759c:	cbnz	x21, 407580 <scols_reset_iter@plt+0x4ca0>
  4075a0:	str	xzr, [x22]
  4075a4:	mov	x0, x19
  4075a8:	ldp	x20, x19, [sp, #48]
  4075ac:	ldp	x22, x21, [sp, #32]
  4075b0:	ldr	x23, [sp, #16]
  4075b4:	ldp	x29, x30, [sp], #64
  4075b8:	ret
  4075bc:	adrp	x0, 407000 <scols_reset_iter@plt+0x4720>
  4075c0:	adrp	x1, 408000 <scols_reset_iter@plt+0x5720>
  4075c4:	adrp	x3, 408000 <scols_reset_iter@plt+0x5720>
  4075c8:	add	x0, x0, #0xe5e
  4075cc:	add	x1, x1, #0x6da
  4075d0:	add	x3, x3, #0x713
  4075d4:	mov	w2, #0x15a                 	// #346
  4075d8:	bl	402840 <__assert_fail@plt>
  4075dc:	sub	sp, sp, #0x120
  4075e0:	stp	x29, x30, [sp, #256]
  4075e4:	add	x29, sp, #0x100
  4075e8:	add	x9, sp, #0x80
  4075ec:	mov	x10, sp
  4075f0:	mov	x11, #0xffffffffffffffd0    	// #-48
  4075f4:	add	x8, x29, #0x20
  4075f8:	movk	x11, #0xff80, lsl #32
  4075fc:	add	x9, x9, #0x30
  407600:	add	x10, x10, #0x80
  407604:	stp	x8, x9, [x29, #-32]
  407608:	stp	x10, x11, [x29, #-16]
  40760c:	stp	q1, q2, [sp, #16]
  407610:	str	q0, [sp]
  407614:	ldp	q0, q1, [x29, #-32]
  407618:	stp	x28, x19, [sp, #272]
  40761c:	mov	x19, x0
  407620:	stp	x2, x3, [sp, #128]
  407624:	sub	x0, x29, #0x28
  407628:	sub	x2, x29, #0x50
  40762c:	stp	x4, x5, [sp, #144]
  407630:	stp	x6, x7, [sp, #160]
  407634:	stp	q3, q4, [sp, #48]
  407638:	stp	q5, q6, [sp, #80]
  40763c:	str	q7, [sp, #112]
  407640:	stp	q0, q1, [x29, #-80]
  407644:	bl	402700 <vasprintf@plt>
  407648:	tbnz	w0, #31, 40765c <scols_reset_iter@plt+0x4d7c>
  40764c:	ldur	x1, [x29, #-40]
  407650:	mov	x0, x19
  407654:	bl	4074d0 <scols_reset_iter@plt+0x4bf0>
  407658:	b	407660 <scols_reset_iter@plt+0x4d80>
  40765c:	mov	w0, #0xfffffff4            	// #-12
  407660:	ldp	x28, x19, [sp, #272]
  407664:	ldp	x29, x30, [sp, #256]
  407668:	add	sp, sp, #0x120
  40766c:	ret
  407670:	sub	sp, sp, #0x40
  407674:	stp	x29, x30, [sp, #32]
  407678:	str	x19, [sp, #48]
  40767c:	ldp	q1, q0, [x2]
  407680:	add	x29, sp, #0x20
  407684:	mov	x19, x0
  407688:	add	x0, x29, #0x18
  40768c:	mov	x2, sp
  407690:	stp	q1, q0, [sp]
  407694:	bl	402700 <vasprintf@plt>
  407698:	tbnz	w0, #31, 4076ac <scols_reset_iter@plt+0x4dcc>
  40769c:	ldr	x1, [x29, #24]
  4076a0:	mov	x0, x19
  4076a4:	bl	4074d0 <scols_reset_iter@plt+0x4bf0>
  4076a8:	b	4076b0 <scols_reset_iter@plt+0x4dd0>
  4076ac:	mov	w0, #0xfffffff4            	// #-12
  4076b0:	ldr	x19, [sp, #48]
  4076b4:	ldp	x29, x30, [sp, #32]
  4076b8:	add	sp, sp, #0x40
  4076bc:	ret
  4076c0:	stp	x29, x30, [sp, #-32]!
  4076c4:	str	x19, [sp, #16]
  4076c8:	mov	x29, sp
  4076cc:	mov	x19, x0
  4076d0:	bl	406e74 <scols_reset_iter@plt+0x4594>
  4076d4:	cmp	w0, #0x2
  4076d8:	b.cc	407710 <scols_reset_iter@plt+0x4e30>  // b.lo, b.ul, b.last
  4076dc:	lsr	w8, w0, #1
  4076e0:	cbz	w8, 407710 <scols_reset_iter@plt+0x4e30>
  4076e4:	sub	w9, w0, #0x1
  4076e8:	mov	x10, x19
  4076ec:	mov	w11, w9
  4076f0:	lsl	x11, x11, #3
  4076f4:	ldr	x12, [x19, x11]
  4076f8:	ldr	x13, [x10]
  4076fc:	sub	x8, x8, #0x1
  407700:	sub	w9, w9, #0x1
  407704:	str	x12, [x10], #8
  407708:	str	x13, [x19, x11]
  40770c:	cbnz	x8, 4076ec <scols_reset_iter@plt+0x4e0c>
  407710:	mov	x0, x19
  407714:	ldr	x19, [sp, #16]
  407718:	ldp	x29, x30, [sp], #32
  40771c:	ret
  407720:	stp	x29, x30, [sp, #-64]!
  407724:	mov	x29, sp
  407728:	stp	x19, x20, [sp, #16]
  40772c:	adrp	x20, 418000 <scols_reset_iter@plt+0x15720>
  407730:	add	x20, x20, #0xde0
  407734:	stp	x21, x22, [sp, #32]
  407738:	adrp	x21, 418000 <scols_reset_iter@plt+0x15720>
  40773c:	add	x21, x21, #0xdd8
  407740:	sub	x20, x20, x21
  407744:	mov	w22, w0
  407748:	stp	x23, x24, [sp, #48]
  40774c:	mov	x23, x1
  407750:	mov	x24, x2
  407754:	bl	402240 <mbrtowc@plt-0x40>
  407758:	cmp	xzr, x20, asr #3
  40775c:	b.eq	407788 <scols_reset_iter@plt+0x4ea8>  // b.none
  407760:	asr	x20, x20, #3
  407764:	mov	x19, #0x0                   	// #0
  407768:	ldr	x3, [x21, x19, lsl #3]
  40776c:	mov	x2, x24
  407770:	add	x19, x19, #0x1
  407774:	mov	x1, x23
  407778:	mov	w0, w22
  40777c:	blr	x3
  407780:	cmp	x20, x19
  407784:	b.ne	407768 <scols_reset_iter@plt+0x4e88>  // b.any
  407788:	ldp	x19, x20, [sp, #16]
  40778c:	ldp	x21, x22, [sp, #32]
  407790:	ldp	x23, x24, [sp, #48]
  407794:	ldp	x29, x30, [sp], #64
  407798:	ret
  40779c:	nop
  4077a0:	ret
  4077a4:	nop
  4077a8:	adrp	x2, 419000 <scols_reset_iter@plt+0x16720>
  4077ac:	mov	x1, #0x0                   	// #0
  4077b0:	ldr	x2, [x2, #832]
  4077b4:	b	4023c0 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004077b8 <.fini>:
  4077b8:	stp	x29, x30, [sp, #-16]!
  4077bc:	mov	x29, sp
  4077c0:	ldp	x29, x30, [sp], #16
  4077c4:	ret
