5 18 101 8 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (generate19.1.vcd) 2 -o (generate19.1.cdd) 2 -v (generate19.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 generate19.1.v 9 41 1
2 1 3d 36 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 a 1 11 7000b 1 0 2 0 3 17 0 7 0 2 5 0
1 b 2 12 6000b 1 0 2 0 3 17 7 7 0 5 2 0
1 clock 3 13 107000b 1 0 0 0 1 17 0 1 0 1 1 0
4 1 36 8 1 0 0 1
3 0 foo "main.f" 0 generate19.1.v 45 54 1
2 2 1 51 110015 6 100c 0 0 1 1 clock
2 3 27 51 90015 a 100a 2 0 1 18 0 1 0 0 0 0
2 4 1 52 80008 2 100c 0 0 1 1 a
2 5 1b 52 70007 2 100c 4 0 1 18 0 1 1 1 0 0
2 6 1 52 20002 0 1410 0 0 1 1 b
2 7 38 52 20008 3 e 5 6
1 clock 5 46 e 1 0 0 0 1 17 1 1 0 1 1 0
1 a 6 47 e 1 0 0 0 1 17 1 1 0 0 1 0
1 b 7 48 3000e 1 0 0 0 1 17 0 1 0 1 0 0
4 3 51 9 1 7 0 3
4 7 52 2 6 3 3 3
3 1 main.$u0 "main.$u0" 0 generate19.1.v 0 34 1
3 1 main.$u1 "main.$u1" 0 generate19.1.v 0 39 1
2 8 0 37 9000c 1 21004 0 0 1 16 0 0
2 9 1 37 10005 0 1410 0 0 1 1 clock
2 10 37 37 1000c 1 16 8 9
2 11 68 38 10007 1 1002 0 0 1 18 0 1 0 0 0 0
2 12 0 38 b000b 1 1008 0 0 32 48 2 0
2 13 2c 38 9000c d 900a 12 0 32 18 0 ffffffff 0 0 0 0
2 14 1 38 17001b 6 101c 0 0 1 1 clock
2 15 1b 38 160016 6 102c 14 0 1 18 0 1 1 1 0 0
2 16 1 38 e0012 0 1410 0 0 1 1 clock
2 17 37 38 e001b 6 3e 15 16
4 10 37 1 11 11 11 10
4 11 38 1 0 0 13 10
4 13 38 9 0 17 0 10
4 17 38 14 6 13 13 10
3 1 main.U[0] "main.U[0]" 0 generate19.1.v 17 19 1
1 i 8 14 30c000b 1 0 31 0 32 17 0 0 0 0 0 0
3 0 foo "main.U[0].f" 0 generate19.1.v 45 54 1
2 18 1 51 110015 6 100c 0 0 1 1 clock
2 19 27 51 90015 a 100a 18 0 1 18 0 1 0 0 0 0
2 20 1 52 80008 2 100c 0 0 1 1 a
2 21 1b 52 70007 2 100c 20 0 1 18 0 1 1 1 0 0
2 22 1 52 20002 0 1410 0 0 1 1 b
2 23 38 52 20008 3 e 21 22
1 clock 9 46 e 1 0 0 0 1 17 1 1 0 1 1 0
1 a 10 47 e 1 0 0 0 1 17 1 1 0 0 1 0
1 b 11 48 3000e 1 0 0 0 1 17 0 1 0 1 0 0
4 19 51 9 1 23 0 19
4 23 52 2 6 19 19 19
3 1 main.U[1] "main.U[1]" 0 generate19.1.v 17 19 1
1 i 12 14 30c000b 1 0 31 0 32 17 1 0 0 1 0 0
3 0 foo "main.U[1].f" 0 generate19.1.v 45 54 1
2 24 1 51 110015 6 100c 0 0 1 1 clock
2 25 27 51 90015 a 100a 24 0 1 18 0 1 0 0 0 0
2 26 1 52 80008 2 100c 0 0 1 1 a
2 27 1b 52 70007 2 100c 26 0 1 18 0 1 1 1 0 0
2 28 1 52 20002 0 1410 0 0 1 1 b
2 29 38 52 20008 3 e 27 28
1 clock 13 46 e 1 0 0 0 1 17 1 1 0 1 1 0
1 a 14 47 e 1 0 0 0 1 17 1 1 0 1 0 0
1 b 15 48 3000e 1 0 0 0 1 17 0 1 0 0 1 0
4 25 51 9 1 29 0 25
4 29 52 2 6 25 25 25
