
*** Running vivado
    with args -log testbench.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source testbench.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source testbench.tcl -notrace
Command: synth_design -top testbench -part xc7a35tcpg236-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19396 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 571.656 ; gain = 241.488
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'testbench' [C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/testbench.vhd:42]
INFO: [Synth 8-3491] module 'fir_filter' declared at 'C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/fir_filter.vhd:36' bound to instance 'fir' of component 'fir_filter' [C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/testbench.vhd:85]
INFO: [Synth 8-638] synthesizing module 'fir_filter' [C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/fir_filter.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element sum_reg was removed.  [C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/fir_filter.vhd:142]
INFO: [Synth 8-4471] merging register 'coefficient_reg[11][7:0]' into 'coefficient_reg[1][7:0]' [C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/fir_filter.vhd:135]
INFO: [Synth 8-4471] merging register 'coefficient_reg[15][7:0]' into 'coefficient_reg[5][7:0]' [C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/fir_filter.vhd:135]
WARNING: [Synth 8-6014] Unused sequential element coefficient_reg[11] was removed.  [C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/fir_filter.vhd:135]
WARNING: [Synth 8-6014] Unused sequential element coefficient_reg[15] was removed.  [C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/fir_filter.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'fir_filter' (1#1) [C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/fir_filter.vhd:43]
INFO: [Synth 8-3491] module 'lowpass' declared at 'C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/lowpass.vhd:36' bound to instance 'lp' of component 'lowpass' [C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/testbench.vhd:86]
INFO: [Synth 8-638] synthesizing module 'lowpass' [C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/lowpass.vhd:42]
WARNING: [Synth 8-614] signal 'data' is read in the process but is not in the sensitivity list [C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/lowpass.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'lowpass' (2#1) [C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/lowpass.vhd:42]
INFO: [Synth 8-3491] module 'highpass' declared at 'C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/highpass.vhd:36' bound to instance 'hp' of component 'highpass' [C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/testbench.vhd:87]
INFO: [Synth 8-638] synthesizing module 'highpass' [C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/highpass.vhd:42]
WARNING: [Synth 8-614] signal 'data' is read in the process but is not in the sensitivity list [C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/highpass.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'highpass' (3#1) [C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/highpass.vhd:42]
INFO: [Synth 8-3491] module 'avg_filter' declared at 'C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/avg_filter.vhd:36' bound to instance 'avg' of component 'avg_filter' [C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/testbench.vhd:88]
INFO: [Synth 8-638] synthesizing module 'avg_filter' [C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/avg_filter.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element data_pipeline_reg[10] was removed.  [C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/avg_filter.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element data_pipeline_reg[11] was removed.  [C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/avg_filter.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element data_pipeline_reg[12] was removed.  [C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/avg_filter.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element data_pipeline_reg[13] was removed.  [C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/avg_filter.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element data_pipeline_reg[14] was removed.  [C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/avg_filter.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element data_pipeline_reg[15] was removed.  [C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/avg_filter.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element data_pipeline_reg[16] was removed.  [C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/avg_filter.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element data_pipeline_reg[17] was removed.  [C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/avg_filter.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element data_pipeline_reg[18] was removed.  [C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/avg_filter.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element data_pipeline_reg[19] was removed.  [C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/avg_filter.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element sum_reg was removed.  [C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/avg_filter.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 't_reg' and it is trimmed from '32' to '16' bits. [C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/avg_filter.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'avg_filter' (4#1) [C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/avg_filter.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/testbench.vhd:109]
WARNING: [Synth 8-614] signal 'filter' is read in the process but is not in the sensitivity list [C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/testbench.vhd:90]
WARNING: [Synth 8-614] signal 'result' is read in the process but is not in the sensitivity list [C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/testbench.vhd:90]
WARNING: [Synth 8-614] signal 'result2' is read in the process but is not in the sensitivity list [C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/testbench.vhd:90]
WARNING: [Synth 8-614] signal 'result3' is read in the process but is not in the sensitivity list [C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/testbench.vhd:90]
WARNING: [Synth 8-614] signal 'result4' is read in the process but is not in the sensitivity list [C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/testbench.vhd:90]
WARNING: [Synth 8-6014] Unused sequential element input1_reg was removed.  [C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/testbench.vhd:99]
WARNING: [Synth 8-6014] Unused sequential element output_ready_reg was removed.  [C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/testbench.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'testbench' (5#1) [C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/testbench.vhd:42]
WARNING: [Synth 8-3331] design highpass has unconnected port clk
WARNING: [Synth 8-3331] design lowpass has unconnected port clk
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 645.980 ; gain = 315.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 645.980 ; gain = 315.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-2
INFO: [Device 21-403] Loading part xc7a35tcpg236-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 645.980 ; gain = 315.812
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "coefficient[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coefficient[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coefficient[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coefficient[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coefficient[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coefficient[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coefficient[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coefficient[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coefficient[8]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coefficient[9]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coefficient[10]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coefficient[12]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coefficient[13]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coefficient[14]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coefficient[16]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coefficient[17]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coefficient[18]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coefficient[19]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 645.980 ; gain = 315.812
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	  20 Input     16 Bit       Adders := 1     
	  10 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 31    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 20    
	   4 Input      8 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module testbench 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module fir_filter 
Detailed RTL Component Info : 
+---Adders : 
	  20 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   4 Input      8 Bit        Muxes := 18    
Module lowpass 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module highpass 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module avg_filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	  10 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'data_pipeline_reg[0][7:0]' into 'data_pipeline_reg[0][7:0]' [C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/fir_filter.vhd:141]
INFO: [Synth 8-4471] merging register 'coefficient_reg[1][7:0]' into 'coefficient_reg[1][7:0]' [C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/fir_filter.vhd:135]
INFO: [Synth 8-4471] merging register 'coefficient_reg[5][7:0]' into 'coefficient_reg[5][7:0]' [C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/fir_filter.vhd:135]
INFO: [Synth 8-4471] merging register 'data_pipeline_reg[1][7:0]' into 'data_pipeline_reg[1][7:0]' [C:/Users/raduc/FIR_Filter/FIR_Filter.srcs/sources_1/new/fir_filter.vhd:141]
WARNING: [Synth 8-3331] design lowpass has unconnected port clk
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[4][1]' (FD) to 'fir/coefficient_reg[4][3]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[4][2]' (FD) to 'fir/coefficient_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[4][3]' (FD) to 'fir/coefficient_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[4][4]' (FD) to 'fir/coefficient_reg[4][5]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[4][5]' (FD) to 'fir/coefficient_reg[4][6]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[4][6]' (FD) to 'fir/coefficient_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[3][0]' (FD) to 'fir/coefficient_reg[19][0]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[3][1]' (FD) to 'fir/coefficient_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[3][2]' (FD) to 'fir/coefficient_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[3][3]' (FD) to 'fir/coefficient_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[3][4]' (FD) to 'fir/coefficient_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[3][5]' (FD) to 'fir/coefficient_reg[3][6]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[3][6]' (FD) to 'fir/coefficient_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[2][2]' (FD) to 'fir/coefficient_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[2][3]' (FD) to 'fir/coefficient_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[2][4]' (FD) to 'fir/coefficient_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[2][5]' (FD) to 'fir/coefficient_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[2][6]' (FD) to 'fir/coefficient_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[0][1]' (FD) to 'fir/coefficient_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[0][2]' (FD) to 'fir/coefficient_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[0][3]' (FD) to 'fir/coefficient_reg[17][1]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[0][4]' (FD) to 'fir/coefficient_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[0][5]' (FD) to 'fir/coefficient_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[0][6]' (FD) to 'fir/coefficient_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[19][0]' (FD) to 'fir/coefficient_reg[17][0]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[19][1]' (FD) to 'fir/coefficient_reg[19][2]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[19][2]' (FD) to 'fir/coefficient_reg[19][3]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[19][3]' (FD) to 'fir/coefficient_reg[19][4]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[19][4]' (FD) to 'fir/coefficient_reg[19][5]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[19][5]' (FD) to 'fir/coefficient_reg[19][6]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[19][6]' (FD) to 'fir/coefficient_reg[19][7]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[18][2]' (FD) to 'fir/coefficient_reg[18][3]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[18][3]' (FD) to 'fir/coefficient_reg[18][4]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[18][4]' (FD) to 'fir/coefficient_reg[18][5]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[18][5]' (FD) to 'fir/coefficient_reg[18][6]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[18][6]' (FD) to 'fir/coefficient_reg[18][7]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[17][0]' (FD) to 'fir/coefficient_reg[10][1]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[17][1]' (FD) to 'fir/coefficient_reg[16][1]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[17][2]' (FD) to 'fir/coefficient_reg[17][3]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[17][3]' (FD) to 'fir/coefficient_reg[17][4]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[17][4]' (FD) to 'fir/coefficient_reg[17][5]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[17][5]' (FD) to 'fir/coefficient_reg[17][6]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[17][6]' (FD) to 'fir/coefficient_reg[17][7]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[16][1]' (FD) to 'fir/coefficient_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[16][2]' (FD) to 'fir/coefficient_reg[16][3]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[16][3]' (FD) to 'fir/coefficient_reg[16][4]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[16][4]' (FD) to 'fir/coefficient_reg[16][5]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[16][5]' (FD) to 'fir/coefficient_reg[16][6]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[16][6]' (FD) to 'fir/coefficient_reg[16][7]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[5][0]' (FD) to 'fir/coefficient_reg[10][1]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[5][1]' (FD) to 'fir/coefficient_reg[5][3]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[5][3]' (FD) to 'fir/coefficient_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[5][4]' (FD) to 'fir/coefficient_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[5][5]' (FD) to 'fir/coefficient_reg[5][6]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[5][6]' (FD) to 'fir/coefficient_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[14][1]' (FD) to 'fir/coefficient_reg[14][3]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[14][3]' (FD) to 'fir/coefficient_reg[14][4]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[14][4]' (FD) to 'fir/coefficient_reg[14][5]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[14][5]' (FD) to 'fir/coefficient_reg[14][6]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[14][6]' (FD) to 'fir/coefficient_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[13][0]' (FD) to 'fir/coefficient_reg[10][1]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[13][1]' (FD) to 'fir/coefficient_reg[13][2]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[13][3]' (FD) to 'fir/coefficient_reg[13][4]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[13][4]' (FD) to 'fir/coefficient_reg[13][5]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[13][5]' (FD) to 'fir/coefficient_reg[13][6]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[13][6]' (FD) to 'fir/coefficient_reg[13][7]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[12][1]' (FD) to 'fir/coefficient_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[12][2]' (FD) to 'fir/coefficient_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[12][3]' (FD) to 'fir/coefficient_reg[12][4]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[12][4]' (FD) to 'fir/coefficient_reg[12][5]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[12][5]' (FD) to 'fir/coefficient_reg[12][6]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[12][6]' (FD) to 'fir/coefficient_reg[12][7]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[1][0]' (FD) to 'fir/coefficient_reg[10][1]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[1][1]' (FD) to 'fir/coefficient_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[1][2]' (FD) to 'fir/coefficient_reg[1][4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fir/\coefficient_reg[1][3] )
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[1][4]' (FD) to 'fir/coefficient_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[1][5]' (FD) to 'fir/coefficient_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[1][6]' (FD) to 'fir/coefficient_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[10][0]' (FD) to 'fir/coefficient_reg[10][3]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[10][1]' (FD) to 'fir/coefficient_reg[7][0]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[10][2]' (FD) to 'fir/coefficient_reg[10][4]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[10][4]' (FD) to 'fir/coefficient_reg[10][5]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[10][5]' (FD) to 'fir/coefficient_reg[10][6]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[10][6]' (FD) to 'fir/coefficient_reg[10][7]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[9][1]' (FD) to 'fir/coefficient_reg[9][2]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[9][2]' (FD) to 'fir/coefficient_reg[9][4]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[9][4]' (FD) to 'fir/coefficient_reg[9][5]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[9][5]' (FD) to 'fir/coefficient_reg[9][6]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[9][6]' (FD) to 'fir/coefficient_reg[9][7]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[8][1]' (FD) to 'fir/coefficient_reg[8][2]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[8][2]' (FD) to 'fir/coefficient_reg[8][3]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[8][3]' (FD) to 'fir/coefficient_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[8][4]' (FD) to 'fir/coefficient_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[8][5]' (FD) to 'fir/coefficient_reg[8][6]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[8][6]' (FD) to 'fir/coefficient_reg[8][7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fir/\coefficient_reg[7][0] )
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[7][2]' (FD) to 'fir/coefficient_reg[7][3]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[7][3]' (FD) to 'fir/coefficient_reg[7][4]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[7][4]' (FD) to 'fir/coefficient_reg[7][5]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[7][5]' (FD) to 'fir/coefficient_reg[7][6]'
INFO: [Synth 8-3886] merging instance 'fir/coefficient_reg[7][6]' (FD) to 'fir/coefficient_reg[7][7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\avg/data_pipeline_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fir/\data_pipeline_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\avg/data_pipeline_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fir/\data_pipeline_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\avg/data_pipeline_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fir/\data_pipeline_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\avg/data_pipeline_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fir/\data_pipeline_reg[3][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\avg/data_pipeline_reg[4][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fir/\data_pipeline_reg[4][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\avg/data_pipeline_reg[5][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fir/\data_pipeline_reg[5][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\avg/data_pipeline_reg[5][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fir/\data_pipeline_reg[5][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\avg/data_pipeline_reg[7][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fir/\data_pipeline_reg[7][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\avg/data_pipeline_reg[7][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fir/\data_pipeline_reg[8][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\avg/data_pipeline_reg[7][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fir/\data_pipeline_reg[9][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fir/\data_pipeline_reg[10][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fir/\data_pipeline_reg[11][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fir/\data_pipeline_reg[12][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fir/\data_pipeline_reg[13][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fir/\data_pipeline_reg[14][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fir/\data_pipeline_reg[15][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fir/\data_pipeline_reg[16][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fir/\data_pipeline_reg[17][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fir/\data_pipeline_reg[18][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fir/\data_pipeline_reg[19][5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 829.305 ; gain = 499.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 830.172 ; gain = 500.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 830.172 ; gain = 500.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 830.180 ; gain = 500.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 830.180 ; gain = 500.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 830.180 ; gain = 500.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 830.180 ; gain = 500.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 830.180 ; gain = 500.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 830.180 ; gain = 500.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   339|
|3     |LUT1   |    23|
|4     |LUT2   |   483|
|5     |LUT3   |   508|
|6     |LUT4   |   338|
|7     |LUT5   |   149|
|8     |LUT6   |   202|
|9     |FDRE   |    78|
|10    |IBUF   |     6|
|11    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |  2143|
|2     |  avg    |avg_filter |   798|
|3     |  fir    |fir_filter |  1105|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 830.180 ; gain = 500.012
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 830.180 ; gain = 500.012
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 830.180 ; gain = 500.012
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 842.254 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 339 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 913.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
182 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 913.918 ; gain = 608.625
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 913.918 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/raduc/FIR_Filter/FIR_Filter.runs/synth_1/testbench.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file testbench_utilization_synth.rpt -pb testbench_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan  3 08:04:20 2022...
