<?xml version="1.0" encoding="utf-8"?>
<raweb xmlns:xlink="http://www.w3.org/1999/xlink" xml:lang="en" year="2016">
  <identification id="pacap" isproject="true">
    <shortname>PACAP</shortname>
    <projectName>Pushing Architecture and Compilation for Application Performance</projectName>
    <theme-de-recherche>Architecture, Languages and Compilation</theme-de-recherche>
    <domaine-de-recherche>Algorithmics, Programming, Software and Architecture</domaine-de-recherche>
    <urlTeam>https://team.inria.fr/pacap/en</urlTeam>
    <structure_exterieure type="Labs">
      <libelle>Institut de recherche en informatique et systèmes aléatoires (IRISA)</libelle>
    </structure_exterieure>
    <structure_exterieure type="Organism">
      <libelle>Université Rennes 1</libelle>
    </structure_exterieure>
    <header_dates_team>Creation of the Project-Team: 2016 July 01</header_dates_team>
    <LeTypeProjet>Project-Team</LeTypeProjet>
    <keywordsSdN>
      <term>1.1. - Architectures</term>
      <term>1.1.1. - Multicore</term>
      <term>1.1.2. - Hardware accelerators (GPGPU, FPGA, etc.)</term>
      <term>1.1.3. - Memory models</term>
      <term>1.1.4. - High performance computing</term>
      <term>1.1.5. - Exascale</term>
      <term>1.1.9. - Fault tolerant systems</term>
      <term>1.1.10. - Reconfigurable architectures</term>
      <term>1.6. - Green Computing</term>
      <term>2.2. - Compilation</term>
      <term>2.2.1. - Static analysis</term>
      <term>2.2.2. - Memory models</term>
      <term>2.2.3. - Run-time systems</term>
      <term>2.2.4. - Parallel architectures</term>
      <term>2.2.5. - GPGPU, FPGA, etc.</term>
      <term>2.2.6. - Adaptive compilation</term>
      <term>2.3.1. - Embedded systems</term>
      <term>2.3.3. - Real-time systems</term>
      <term>4.2. - Correcting codes</term>
      <term>4.4. - Security of equipment and software</term>
      <term>7.11. - Performance evaluation</term>
      <term>7.12. - Computer arithmetic</term>
    </keywordsSdN>
    <keywordsSecteurs>
      <term>1. - Life sciences</term>
      <term>2. - Health</term>
      <term>3. - Environment and planet</term>
      <term>4. - Energy</term>
      <term>5. - Industry of the future</term>
      <term>6. - IT and telecom</term>
      <term>7. - Transport and logistics</term>
      <term>8. - Smart Cities and Territories</term>
      <term>9. - Society and Knowledge</term>
    </keywordsSecteurs>
    <UR name="Rennes"/>
  </identification>
  <team id="uid1">
    <person key="alf-2014-idp66144">
      <firstname>Erven</firstname>
      <lastname>Rohou</lastname>
      <categoryPro>Chercheur</categoryPro>
      <research-centre>Rennes</research-centre>
      <moreinfo>Team leader, Inria, Senior Researcher</moreinfo>
      <hdr>oui</hdr>
    </person>
    <person key="alf-2014-idm26632">
      <firstname>Sylvain</firstname>
      <lastname>Collange</lastname>
      <categoryPro>Chercheur</categoryPro>
      <research-centre>Rennes</research-centre>
      <moreinfo>Inria, Researcher</moreinfo>
    </person>
    <person key="alf-2014-idm25392">
      <firstname>Pierre</firstname>
      <lastname>Michaud</lastname>
      <categoryPro>Chercheur</categoryPro>
      <research-centre>Rennes</research-centre>
      <moreinfo>Inria, Researcher</moreinfo>
    </person>
    <person key="alf-2014-idm28120">
      <firstname>André</firstname>
      <lastname>Seznec</lastname>
      <categoryPro>Chercheur</categoryPro>
      <research-centre>Rennes</research-centre>
      <moreinfo>Inria, Senior Researcher</moreinfo>
      <hdr>oui</hdr>
    </person>
    <person key="alf-2014-idp67360">
      <firstname>Damien</firstname>
      <lastname>Hardy</lastname>
      <categoryPro>Enseignant</categoryPro>
      <research-centre>Rennes</research-centre>
      <moreinfo>Univ. Rennes I, Associate Professor</moreinfo>
    </person>
    <person key="alf-2014-idp69920">
      <firstname>Isabelle</firstname>
      <lastname>Puaut</lastname>
      <categoryPro>Enseignant</categoryPro>
      <research-centre>Rennes</research-centre>
      <moreinfo>Univ. Rennes I, Professor</moreinfo>
      <hdr>oui</hdr>
    </person>
    <person key="cidre-2015-idp112040">
      <firstname>Nicolas</firstname>
      <lastname>Kiss</lastname>
      <categoryPro>Technique</categoryPro>
      <research-centre>Rennes</research-centre>
      <moreinfo>Inria, from Apr 2016</moreinfo>
    </person>
    <person key="pacap-2016-idp182896">
      <firstname>Imane</firstname>
      <lastname>Lasri</lastname>
      <categoryPro>Technique</categoryPro>
      <research-centre>Rennes</research-centre>
      <moreinfo>Inria, from Mar 2016</moreinfo>
    </person>
    <person key="pacap-2016-idp185376">
      <firstname>Sébastien</firstname>
      <lastname>Martinez</lastname>
      <categoryPro>Technique</categoryPro>
      <research-centre>Rennes</research-centre>
      <moreinfo>Univ. Rennes I, from June 2016</moreinfo>
    </person>
    <person key="alf-2014-idp86168">
      <firstname>Arthur</firstname>
      <lastname>Perais</lastname>
      <categoryPro>Technique</categoryPro>
      <research-centre>Rennes</research-centre>
      <moreinfo>Inria</moreinfo>
    </person>
    <person key="alf-2014-idp72592">
      <firstname>Emmanuel</firstname>
      <lastname>Riou</lastname>
      <categoryPro>Technique</categoryPro>
      <research-centre>Rennes</research-centre>
      <moreinfo>Inria, until Nov 2016</moreinfo>
    </person>
    <person key="alf-2015-idp107000">
      <firstname>Arif Ali</firstname>
      <lastname>Ana-Pparakkal</lastname>
      <categoryPro>PhD</categoryPro>
      <research-centre>Rennes</research-centre>
      <moreinfo>Inria</moreinfo>
    </person>
    <person key="alf-2015-idp108256">
      <firstname>Rabab</firstname>
      <lastname>Bouziane</lastname>
      <categoryPro>PhD</categoryPro>
      <research-centre>Rennes</research-centre>
      <moreinfo>Inria</moreinfo>
    </person>
    <person key="alf-2014-idp78840">
      <firstname>Nabil</firstname>
      <lastname>Hallou</lastname>
      <categoryPro>PhD</categoryPro>
      <research-centre>Rennes</research-centre>
      <moreinfo>Inria, until Nov 2016</moreinfo>
    </person>
    <person key="pacap-2016-idp200128">
      <firstname>Kleovoulos</firstname>
      <lastname>Kalaitzidis</lastname>
      <categoryPro>PhD</categoryPro>
      <research-centre>Rennes</research-centre>
      <moreinfo>Inria, from Jun 2016</moreinfo>
    </person>
    <person key="alf-2014-idp80056">
      <firstname>Sajith</firstname>
      <lastname>Kalathingal</lastname>
      <categoryPro>PhD</categoryPro>
      <research-centre>Rennes</research-centre>
      <moreinfo>Inria, until Oct 2016</moreinfo>
    </person>
    <person key="alf-2014-idp83728">
      <firstname>Andrea</firstname>
      <lastname>Mondelli</lastname>
      <categoryPro>PhD</categoryPro>
      <research-centre>Rennes</research-centre>
      <moreinfo>Inria</moreinfo>
    </person>
    <person key="alf-2015-idp117024">
      <firstname>Viet Anh</firstname>
      <lastname>Nguyen</lastname>
      <categoryPro>PhD</categoryPro>
      <research-centre>Rennes</research-centre>
      <moreinfo>Univ. Rennes I</moreinfo>
    </person>
    <person key="alf-2015-idp119528">
      <firstname>Benjamin</firstname>
      <lastname>Rouxel</lastname>
      <categoryPro>PhD</categoryPro>
      <research-centre>Rennes</research-centre>
      <moreinfo>Univ. Rennes I</moreinfo>
    </person>
    <person key="alf-2014-idp87384">
      <firstname>Aswinkumar</firstname>
      <lastname>Sridharan</lastname>
      <categoryPro>PhD</categoryPro>
      <research-centre>Rennes</research-centre>
      <moreinfo>Inria</moreinfo>
    </person>
    <person key="alf-2014-idp88600">
      <firstname>Arjun</firstname>
      <lastname>Suresh</lastname>
      <categoryPro>PhD</categoryPro>
      <research-centre>Rennes</research-centre>
      <moreinfo>Inria, until Jul 2016</moreinfo>
    </person>
    <person key="alf-2015-idp123264">
      <firstname>Fernando</firstname>
      <lastname>Endo</lastname>
      <categoryPro>PostDoc</categoryPro>
      <research-centre>Rennes</research-centre>
      <moreinfo>Inria</moreinfo>
    </person>
    <person key="alf-2015-idp124512">
      <firstname>Biswabandan</firstname>
      <lastname>Panda</lastname>
      <categoryPro>PostDoc</categoryPro>
      <research-centre>Rennes</research-centre>
      <moreinfo>Inria</moreinfo>
    </person>
    <person key="pacap-2016-idp222192">
      <firstname>Stefano</firstname>
      <lastname>Cherubin</lastname>
      <categoryPro>Visiteur</categoryPro>
      <research-centre>Rennes</research-centre>
      <moreinfo>Politecnico di Milano, from Sep 2016 until Oct 2016</moreinfo>
    </person>
    <person key="pacap-2016-idp224704">
      <firstname>Anita</firstname>
      <lastname>Tino</lastname>
      <categoryPro>Visiteur</categoryPro>
      <research-centre>Rennes</research-centre>
      <moreinfo>Ryerson University, from Oct 2016</moreinfo>
    </person>
    <person key="pacap-2016-idp227200">
      <firstname>Rubens</firstname>
      <lastname>Emilio Alves Moreira</lastname>
      <categoryPro>Visiteur</categoryPro>
      <research-centre>Rennes</research-centre>
      <moreinfo>Universidade Federal de Minas Gerais, from Feb 2016 to May 2016</moreinfo>
    </person>
    <person key="alf-2014-idp77608">
      <firstname>Virginie</firstname>
      <lastname>Desroches</lastname>
      <categoryPro>Assistant</categoryPro>
      <research-centre>Rennes</research-centre>
      <moreinfo>Inria</moreinfo>
    </person>
  </team>
  <presentation id="uid2">
    <bodyTitle>Overall Objectives</bodyTitle>
    <subsection id="uid3" level="1">
      <bodyTitle>Overall Objectives</bodyTitle>
      <subsection id="uid4" level="2">
        <bodyTitle>Long-Term Goal</bodyTitle>
        <p>In brief, the long-term goal of the PACAP project-team is about
<i>performance</i>, that is: how fast programs run. We intend to
contribute to the ongoing race for exponentially increasing
performance and for performance guarantees.</p>
        <p>Traditionally, the term “performance” is understood as “how much
time is needed to complete execution”. <i>Latency</i>-oriented
techniques focus on minimizing the average-case execution time
(ACET). We are also interested in other definitions of
performance. <i>Throughput</i>-oriented techniques are interested in
how many units of computations can be completed per unit of time. This
is more relevant on manycores and GPUs where many computing nodes are
available, and latency is less critical. Finally, we also study
worst-case execution times (WCET). They are extremely important for
critical real-time systems where designers must guarantee that
deadlines are met, in any situation.</p>
        <p>Given the complexity of current systems, simply assessing their
performance has become a non-trivial task which we also plan to tackle.</p>
        <p>We occasionally consider other metrics related to performance, such as
power efficiency, total energy, overall complexity, and real-time
response guarantee. Our ultimate goal is to propose solutions that
make computing systems more efficient, taking into account current and
envisioned applications, compilers, runtimes, operating systems, and
microarchitectures. And since increased performance often comes at the
expense of another metric, identifying the related trade-offs is of
interest to PACAP.</p>
        <p>ALF witnessed the end of the “magically” increasing clock frequency
and the introduction of commodity multicore processors. PACAP will
likely experience the end of Moore's law <footnote id="uid5" id-text="1">Moore's law states
that the number of transistors in a circuit doubles (approximately)
every two years.</footnote>, and the generalization of commodity heterogeneous
manycore processors. This impacts how performance is increased and how
it can be guaranteed. It is also a time where exogenous parameters
should be promoted to first-class citizens:</p>
        <orderedlist>
          <li id="uid6">
            <p noindent="true">the existence of faults, whose impact is becoming
increasingly important when the photo-lithography feature size
decreases;</p>
          </li>
          <li id="uid7">
            <p noindent="true">the need for security at all levels of computing systems;</p>
          </li>
          <li id="uid8">
            <p noindent="true"><i>green</i> computing, or the growing concern of power
consumption.</p>
          </li>
        </orderedlist>
      </subsection>
      <subsection id="uid9" level="2">
        <bodyTitle>Approach</bodyTitle>
        <p>We strive to address performance in a way as
transparent as possible for users. For example, instead of proposing
any new language, we consider existing applications (written for
example in standard C), and we develop compiler optimizations that
immediately benefit programmers; we propose microarchitectural
features as opposed to changes in processor instruction sets; we
analyze and re-optimize binary programs automatically, without any
user intervention.</p>
        <p>The perimeter of research directions proposed for the PACAP
project-team derive from the intersection of two axes: on the one
hand, our high-level research objectives, derived from the overall
panorama of computing systems, on the other hand the existing
expertise and background of the team members on key technology (see
illustration on Figure <ref xlink:href="#uid12" location="intern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>). Note that it does not imply
that we will systematically explore all intersecting points of the
figure, yet all correspond to a sensible research direction. These
lists are neither exhaustive, nor final. Operating systems in
particular constitute a promising operating point for several of the
issues we plan to tackle. Other aspects will likely emerge during the
lifespan of the project-team.</p>
      </subsection>
      <subsection id="uid10" level="2">
        <bodyTitle>Latency-oriented Computing</bodyTitle>
        <p>Improving the ACET of general purpose systems has been the core
“business” of CAPS and ALF for two decades. We plan to pursue this
line of research, acting at all levels: compilation, dynamic
optimizations, and microarchitecture.</p>
      </subsection>
      <subsection id="uid11" level="2">
        <bodyTitle>Throughput-Oriented Computing</bodyTitle>
        <p>The goal is to maximize the performance-to-power ratio. We will
leverage the execution model of throughput-oriented architectures (such
as GPUs) and extend it towards general purpose systems. To address
the memory wall issue, we will consider bandwidth saving techniques,
such as cache and memory compression.</p>
        <object id="uid12">
          <table>
            <tr>
              <td>
                <ressource xlink:href="IMG/prog3.png" type="float" width="132.36896pt" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest" media="WEB"/>
              </td>
            </tr>
          </table>
          <caption>Perimeter of Research Objectives</caption>
        </object>
      </subsection>
      <subsection id="uid13" level="2">
        <bodyTitle>Real-Time Systems – WCET</bodyTitle>
        <p>Designers of real-time systems must provide an upper bound of the
worst-case execution time of the tasks within their systems. By
definition this bound must be safe (i.e. greater than any possible
execution time). To be useful, WCET estimates have to be as tight as
possible. The process of obtaining a WCET bound consists in analyzing
a binary executable, modeling the hardware, and then maximizing an
objective function that takes into account all possible flows of
execution and their respective execution times. Our research will
consider the following directions:</p>
        <orderedlist>
          <li id="uid14">
            <p noindent="true">better modeling of hardware to either improve tightness, or
handle more complex hardware (e.g. multicores);</p>
          </li>
          <li id="uid15">
            <p noindent="true">eliminate unfeasible paths from the analysis;</p>
          </li>
          <li id="uid16">
            <p noindent="true">consider probabilistic approaches where WCET estimates are
provided with a confidence level.</p>
          </li>
        </orderedlist>
      </subsection>
      <subsection id="uid17" level="2">
        <bodyTitle>Performance Assessment</bodyTitle>
        <p>Moore's law drives the complexity of processor micro-architectures,
which impacts all other layers: hypervisors, operating systems,
compilers and applications follow similar trends. While a small
category of experts is able to comprehend (parts of) the behavior of
the system, the vast majority of users are only exposed to – and
interested in – the bottom line: how fast their applications are
actually running. In the presence of virtual machines and cloud
computing, multi-programmed workload add yet another degree of
non-determinism to the measure of performance. We plan to research how
application performance can be characterized and presented to a final
user: behavior of the microarchitecture, relevant metrics, possibly
visual rendering. Targeting our own community, we also research
techniques appropriate for fast and accurate ways to simulate future
architectures, including heterogeneous designs, such as
latency/throughput platforms.</p>
        <p>Once diagnosed, the way bottlenecks are addressed depends on the level
of expertise of users. Experts can typically be left with a diagnostic
as they probably know better how to fix the issue. Less knowledgeable
users must be guided to a better solution. We plan to rely on
iterative compilation to generate multiple versions of critical code
regions, to be used in various runtime conditions. To avoid the code
bloat resulting from multiversioning, we will leverage
split-compilation to embed code generation “recipes” to be applied
just-in-time, or even at rutime thanks to dynamic binary translation.
Finally, we will explore the applicability of auto-tuning, where
programmers expose which parameters of their code can be modified to
generate alternate versions of the program (for example trading energy
consumption for quality of service) and let a global orchestrator make
decisions.</p>
      </subsection>
      <subsection id="uid18" level="2">
        <bodyTitle>Dealing with Faults – Reliability</bodyTitle>
        <p>Semiconductor technology evolution suggests that permanent failure
rates will increase dramatically with scaling. While well-known
approaches, such as error correcting codes, exist to recover from
failures and provide fault-free chips, the exponential growth of the
number of faults will make them unaffordable in the
future. Consequently, other approaches like fine-grained disabling and
reconfiguration of hardware elements (e.g. individual functional units
or cache blocks) will become economically necessary. This
fine-grained disabling will degrade performance compared to a
fault-free execution. This evolution impacts performance (both ACET
and WCET). We plan to address this evolution, and propose new
techniques, which can be developed at any level. For example, at
microarchitecture level, one might consider designing part of a cache
in an older technology to guarantee a minimum level of performance; at
compile-time, one might generate redundant code for critical sections;
at run-time, one can monitor faults and apply corrective measures to
the software, or hardware. Solutions involving multiple levels are
also very promising.</p>
      </subsection>
      <subsection id="uid19" level="2">
        <bodyTitle>Dealing with Attacks – Security</bodyTitle>
        <p>Computer systems are under constant attack,
from young hackers trying to show their skills, to “professional”
criminals stealing credit card information, and even government
agencies with virtually unlimited resources. A vast amount of
techniques have been proposed in the literature to circumvent
attacks. Many of them cause significant slowdowns due to additional
checks and countermeasures. Thanks to our expertise in
microarchitecture and compilation techniques, we will be able to
significantly improve efficiency, robustness and coverage of security
mechanism, as well as to partner with field experts to design
innovative solutions.</p>
      </subsection>
      <subsection id="uid20" level="2">
        <bodyTitle>Green Computing</bodyTitle>
        <p>Power consumption has become a major concern of computing systems, at
all form factors, ranging from energy-scavenging sensors for IoT, to
battery powered embedded systems and laptops, and up to supercomputers
operating in the tens of megawatts. Execution time and energy are
often related optimization goals. Optimizing for performance under a
given power cap, however, introduces new challenges. It also turns out
that technologists introduce new solutions (e.g. magnetic RAM) which,
in turn, result in new trade-offs and optimization opportunities.</p>
      </subsection>
    </subsection>
  </presentation>
  <fondements id="uid21">
    <bodyTitle>Research Program</bodyTitle>
    <subsection id="uid22" level="1">
      <bodyTitle>Motivation</bodyTitle>
      <p>Our research program is naturally driven by the evolution of our
ecosystem. Relevant recent changes can be classified in the following
categories: technological constraints, evolving community, and domain
constraints. We hereby summarize these evolutions.</p>
      <subsection id="uid23" level="2">
        <bodyTitle>Technological constraints</bodyTitle>
        <p>Until recently, binary compatibility guaranteed portability of
programs, while increased clock frequency and improved
micro-architecture provided increased performance. However, in the
last decade, advances in technology and micro-architecture started
translating into more parallelism instead. Technology roadmaps even
predict the feasibility of thousands of cores on a chip by
2020. Hundreds are already commercially available.
Since the vast majority of applications are still sequential, or
contain significant sequential sections, such a trend put an end to
the automatic performance improvement enjoyed by developers and users.
Many research groups consequently focused on parallel architectures
and compiling for parallelism.</p>
        <p>The focus of ALF – and the DAL ERC – was paradoxically on Amdahl's
law: the performance of applications will ultimately be driven by the
performance of the sequential part.
Despite a number of advances (some of them contributed by ALF),
sequential tasks are still a major performance bottleneck. Addressing
it is still on the agenda of the proposed PACAP project-team.</p>
        <p>In addition, due to power constraints, only part of the billions of
transistors of a microprocessor can be operated at any given time
(the <i>dark silicon</i> paradigm). A sensible approach consists in
specializing parts of the silicon area to provide dedicated
accelerators (not run simultaneously).
This results in diverse and heterogeneous processor cores.
Application and compiler designers are now confronted with a moving
target, challenging portability and jeopardizing performance.</p>
        <p>Finally, we live in a world where billions of sensors, actuators, and
computers play a crucial role in our life: flight control, nuclear
plant management, defense systems, banking, or health care. These
systems must be reliable, despite the fact that they are subject to
faults (for example due to aging, charged particle hit, or random
noise). Faults will soon become the new <i>de facto</i> standard. The
evolutions of the semiconductor industry predict an exponential growth
of the number of permanent faults <ref xlink:href="#pacap-2016-bid0" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>. Reliability
considerations usually degrade performance. We will propose
solutions to mitigate this impact (for example by limiting overheads
to critical sections).</p>
        <p>
          <i>Note on technology.</i>
        </p>
        <p noindent="true">Technology also progresses at a fast pace. We do not propose to pursue
any research on technology <i>per se</i>. Recently proposed paradigms
(quantum computing, non-Si, brain-inspired) have received lots of
attention from the research community. We do <i>not</i> intend to invest in
those paradigms, but we will continue to investigate compilation and
architecture for more conventional programming paradigms. Still,
several technological shifts may have consequences for us, and we will
closely monitor their developments, they include for example
non-volatile memory (impacts security, makes writes longer than
loads), 3D-stacking (impacts bandwidth), and photonics (impacts
latencies and connection network).</p>
      </subsection>
      <subsection id="uid24" level="2">
        <bodyTitle>Evolving community</bodyTitle>
        <p>The PACAP project-team will tackle performance-related issues, for
conventional programming paradigms. In fact, programming complex
environments is no longer reserved to experts in compilation and
architecture. A large community now develops applications for a wide
range of targets, including mobile “apps”, cloud, multicore or
heterogeneous processors.</p>
        <p>This also includes domain scientists (in
biology, medicine, but also social sciences) who started relying
heavily on computational resources, gathering huge amounts of data,
and requiring considerable amount of processing to analyze them. Our
research is motivated by the growing discrepancy between on the one
hand the complexity of the workloads and the computing systems, and on
the other hand the expanding community of developers at large, with
limited expertise to optimize and to map efficiently computations to
compute nodes.</p>
      </subsection>
      <subsection id="uid25" level="2">
        <bodyTitle>Domain constraints</bodyTitle>
        <p>Mobile, embedded systems have become ubiquitous. Many of them have
real-time constraints. For this class of systems, correctness implies
not only producing the correct result, but also doing so within
specified deadlines. In the presence of heterogeneous, complex and
highly dynamic systems, producing <i>tight</i> (i.e. useful) upper
bound to the worst-case execution time has become extremely
challenging. Our research will aim at improving the tightness as well
as enlarging the set of features that can be safely analyzed.</p>
        <p>The ever growing dependence of our economy on computing systems also
implies that security has become of utmost importance. Many systems
are under constant attacks from intruders. Protection has a cost also
in terms of performance. We plan to leverage our background to
contribute solutions that minimize this impact.</p>
        <p>
          <i>Note on Applications Domains.</i>
        </p>
        <p noindent="true">As was already the case for ALF, PACAP will work on fundamental
technologies for computer science: processor architecture,
performance-oriented compilation and guaranteed response time for
real-time. The research results may have impacts on any application
domain that requires high performance execution (telecommunication,
multimedia, biology, health, engineering, environment...), but also on
many embedded applications that exhibit other constraints such as
power consumption, code size and guaranteed response time.</p>
        <p>We strive to extract from active domains the fundamental
characteristics that are relevant to our research. For example,
<i>big data</i> is of interest to PACAP because it relates to the
study of hardware/software mechanisms to efficiently transfer huge
amounts of data to the computing nodes. Similarly, the <i>Internet
of Things</i> is of interest because it has implications in terms of
ultra low power consumption.</p>
      </subsection>
    </subsection>
    <subsection id="uid26" level="1">
      <bodyTitle>Research Objectives</bodyTitle>
      <p>Processor micro-architecture and compilation have been at the core of
the research carried by the CAPS and ALF project teams for two
decades, with undeniable contributions. They will continue to be the
foundation of PACAP.</p>
      <p>Heterogeneity and diversity of processor architectures now require new
techniques to guarantee that the hardware is satisfactorily exploited
by the software. We will devise new static compilation techniques
(cf. Section <ref xlink:href="#uid28" location="intern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>), but also build upon iterative
<ref xlink:href="#pacap-2016-bid1" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/> and split <ref xlink:href="#pacap-2016-bid2" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/> compilation to continuously
adapt software to its environment (Section <ref xlink:href="#uid29" location="intern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>). Dynamic
binary optimization will also play a key role in delivering adapting
software and delivering performance.</p>
      <p>The end of Moore's law and Dennard's scaling  <footnote id="uid27" id-text="2">According to
Dennard scaling, as transistors get smaller the power density
remains constant, and the consumed power remains proportional to the
area.</footnote> offer an exciting window of opportunity, where performance
improvements will no longer derive from additional transistor budget
or increased clock frequency, but rather come from breakthroughs in
microarchitecture (Section <ref xlink:href="#uid30" location="intern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>). We will also consider how
to reconcile CPU and GPU designs (Section <ref xlink:href="#uid34" location="intern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>).</p>
      <p>Heterogeneity and multicores are also major obstacles to determining
tight worst-case execution times of real-time systems (Section
<ref xlink:href="#uid35" location="intern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>), which we plan to tackle.</p>
      <p>Finally, we also describe how we plan to address transversal aspects
such reliability (Section <ref xlink:href="#uid40" location="intern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>), power efficiency (Section
<ref xlink:href="#uid41" location="intern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>), and security (Section <ref xlink:href="#uid42" location="intern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>).</p>
      <subsection id="uid28" level="2">
        <bodyTitle>Static Compilation</bodyTitle>
        <p>Static compilation techniques will continue to be relevant to address
the characteristics of emerging hardware technologies, such as
non-volatile memories, 3D-stacking, or novel communication
technologies. These techniques expose new characteristics to the
software layers. As an example, non-volatile memories typically have
asymmetric read-write latencies (writes are much longer than reads) and
different power consumption profiles. PACAP will study the new
optimization opportunities and develop tailored compilation techniques
for the upcoming compute nodes. New technologies may also be coupled
with traditional solutions to offer new trade-offs. We will study how
programs can adequately exploit the specific features of the proposed
heterogeneous compute nodes.</p>
        <p>We propose to build upon iterative compilation <ref xlink:href="#pacap-2016-bid1" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/> to
explore how applications perform on different configurations. When
possible, Pareto points will be related to application
characteristics. The best configuration, however, may actually depend
on runtime information, such as input data, dynamic events, or
properties that are available only at runtime. Unfortunately a runtime
system has little time and means to determine the best
configuration. For these reasons, we will also leverage
split-compilation <ref xlink:href="#pacap-2016-bid2" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>: the idea consists in pre-computing
alternatives, and embedding in the program enough information to
assist and drive a runtime system towards to the best solution.</p>
      </subsection>
      <subsection id="uid29" level="2">
        <bodyTitle>Software Adaptation</bodyTitle>
        <p>More than ever, software will need to adapt to their environment. In
most cases, this environment will remain unknown until runtime. This
is already the case when one deploys an application to a cloud, or an
“app” to mobile devices. The dilemma is the following: for maximum
portability, developers should target the most general device; but for
performance they would like to exploit the most recent and advanced
hardware features. JIT compilers can handle the situation to some
extent, but binary deployment requires dynamic binary rewriting. Our
work has shown how SIMD instructions can be upgraded from SSE to
AVX <ref xlink:href="#pacap-2016-bid3" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>. Many more opportunities will appear with diverse and
heterogeneous processors, featuring various kinds of accelerators.</p>
        <p>On shared hardware, the environment is also defined by other
applications competing for the same computational resources. It will
become increasingly important to adapt to changing runtime conditions,
such as the contention of the cache memories, available bandwidth, or
hardware faults. Fortunately, optimizing at runtime is also an
opportunity, because this is the first time the program is visible as
a whole: executable and libraries (including library
versions). Optimizers may also rely on dynamic information, such as
actual input data, parameter values, etc. We have already developed a
software platform <ref xlink:href="#pacap-2016-bid4" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/> to analyze and optimize programs at
runtime, and we started working on automatic dynamic parallelization
of sequential code, and dynamic specialization.</p>
        <p>We started addressing some of these challenges in ongoing projects
such as Nano2017 PSAIC Collaborative research program with
STMicroelectronics, as well as within the Inria Project Lab
MULTICORE. The starting H2020 FET HPC project ANTAREX will also
address these challenges from the energy perspective. We will further
leverage our platform and initial results to address other adaptation
opportunities. Efficient software adaptation will require expertise
from all domains tackled by PACAP, and strong interaction between all
team members is expected.</p>
      </subsection>
      <subsection id="uid30" level="2">
        <bodyTitle>Research directions in uniprocessor microarchitecture</bodyTitle>
        <p>Achieving high single-thread performance remains a major challenge
even in the multicore era (Amdahl's law). The members of the PACAP
project-team have been conducting research in uniprocessor
micro-architecture research for about 20 years covering major topics
including caches, instruction front-end, branch prediction,
out-of-order core pipeline, branch prediction and value prediction.
In particular, in the recent years they have been recognized world
leaders in branch prediction
<ref xlink:href="#pacap-2016-bid5" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/><ref xlink:href="#pacap-2016-bid6" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/> and in cache
prefetching <ref xlink:href="#pacap-2016-bid7" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/> and they have revived the
forgotten concept of value prediction
<ref xlink:href="#pacap-2016-bid8" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>, <ref xlink:href="#pacap-2016-bid9" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>. This research was
supported by the ERC Advanced grant DAL (2011-2016) and also by Intel.
We intend to pursue research on achieving ultimate unicore
performance. Below are several non-orthogonal directions that we have
identified for mid-term research:</p>
        <orderedlist>
          <li id="uid31">
            <p noindent="true">management of the memory hierarchy (particularly the hardware
prefetching);</p>
          </li>
          <li id="uid32">
            <p noindent="true">practical design of very wide issue execution core;</p>
          </li>
          <li id="uid33">
            <p noindent="true">speculative execution.</p>
          </li>
        </orderedlist>
        <p>
          <i>Memory design issues:</i>
        </p>
        <p noindent="true">Performance of many applications is highly impacted by the memory
hierarchy behavior. The interactions between the different components
in the memory hierarchy and the out-of-order execution engine have
high impact on performance.</p>
        <p>The last <i>Data Prefetching Contest</i> held with ISCA 2015 has
illustrated that achieving high prefetching efficiency is still a
challenge for wide-issue superscalar processors, particularly those
featuring a very large instruction window. The large instruction
window enables an implicit data prefetcher. The interaction between
this implicit hardware prefetcher and the explicit hardware prefetcher
is still relatively mysterious as illustrated by Pierre Michaud's BO
prefetcher (winner of DPC2) <ref xlink:href="#pacap-2016-bid7" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>. The first
objective of the research is to better understand how the implicit
prefetching enabled by the large instruction window interacts with the
L2 prefetcher and then to understand how explicit prefetching on the
L1 also interacts with the L2 prefetcher.</p>
        <p>The second objective of the research is related to the interaction of
prefetching and virtual/physical memory. On real hardware,
prefetching is stopped by page frontiers. The interaction between TLB
prefetching (and on which level) and cache prefetching must be
analyzed.</p>
        <p>The prefetcher is not the only actor in the hierarchy that must
be carefully controlled. Significant benefit can also be
achieved through careful management of memory access bandwidth,
particularly the management of spatial locality on memory accesses,
both for reads and writes. The exploitation of this locality
is traditionally handled in the memory controller. However, it could
be better handled if larger temporal granularity was available.
Finally, we also intend to continue to explore the promising avenue of
compressed caches. In particular we recently proposed the skewed
compressed cache <ref xlink:href="#pacap-2016-bid10" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>. It offers new
possibility for efficient compression schemes.</p>
        <p>
          <i>Ultra wide-issue superscalar.</i>
        </p>
        <p noindent="true">To effectively leverage memory level parallelism, one requires huge
out-of-order execution structures as well as very wide issue
superscalar processor. For the two past decades, implementing always
wider issue superscalar processor has been challenging. The objective
of our research on the execution core is to explore (and revisit)
directions to allow the design of a very wide-issue (8-to-16 way)
out-of-order execution core while mastering its complexity (silicon
area, hardware logic complexity, power/energy consumption).</p>
        <p>The first direction that we intend to explore is the use of clustered
architecture as in our recent work
<ref xlink:href="#pacap-2016-bid11" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>. Symmetric clustered organization allows
to benefit from simpler bypass network, but induce large complexity on
the issue queue. One remarkable finding of our study
<ref xlink:href="#pacap-2016-bid11" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/> is that, when considering two large clusters
(e.g. 8-wide) steering large groups of consecutive instructions
(e.g. 64 <formula type="inline"><math xmlns="http://www.w3.org/1998/Math/MathML" overflow="scroll"><mi>μ</mi></math></formula>ops) to the same cluster is quite efficient. This opens
opportunities to limit the complexity of the issue queues (monitoring
less fewer buses) and register files (reducing number of ports, and
number of physical registers) in the clusters, since not all results
have to be forwarded to the other cluster.</p>
        <p>The second direction that we intend to explore is associated with the
approach we developed with Sembrant et
al. <ref xlink:href="#pacap-2016-bid12" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>. It reduces the number of
instructions waiting in the instruction queues for the applications
benefiting from very large instruction windows. Instructions are
dynamically classified as ready (independent from any long latency
instruction) or non-ready, and as urgent (part of a dependency chain
leading to a long latency instruction) or non-urgent. Non-ready
non-urgent instructions can be delayed until the long latency
instruction has been executed; this allows to reduce the pressure on
the issue queue. This proposition opens the opportunity to consider
an asymmetric microarchitecture with a cluster dedicated to the
execution of urgent instructions and a second cluster executing the
non-urgent instructions. The microarchitecture of this second cluster
could be optimized to reduce complexity and power consumption (smaller
instruction queue, less aggressive scheduling...)</p>
        <p>
          <i>Speculative execution.</i>
        </p>
        <p noindent="true">Out-of-order (OoO) execution relies on speculative execution that
requires predictions of all sorts: branch, memory dependency, value...</p>
        <p>The PACAP members have been major actors of the branch prediction
research for the last 20 years; and their proposals have influenced
the design of most of the hardware branch predictors in current
microprocessors. We will continue to steadily explore new branch
predictor designs as for instance <ref xlink:href="#pacap-2016-bid13" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.</p>
        <p>In speculative execution, we have recently revisited value prediction
(VP) which was a hot research topic between 1996 and 2002. However it
was considered up to recently that value prediction would lead to a
huge increase in complexity and power consumption in every stage of
the pipeline. Fortunately, we have recently shown that complexity
usually introduced by value prediction in the OoO engine can be
overcome
<ref xlink:href="#pacap-2016-bid8" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>, <ref xlink:href="#pacap-2016-bid9" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>, <ref xlink:href="#pacap-2016-bid5" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>, <ref xlink:href="#pacap-2016-bid6" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>. First,
very high accuracy can be enforced at reasonable cost in coverage and
minimal complexity <ref xlink:href="#pacap-2016-bid8" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>. Thus, both prediction
validation and recovery by squashing can be done outside the
out-of-order engine, at commit time. Furthermore, we propose a new
pipeline organization, EOLE ({Early | Out-of-order | Late}
Execution), that leverages VP with validation at commit to execute
many instructions outside the OoO core, in-order
<ref xlink:href="#pacap-2016-bid9" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>. With EOLE, the issue-width in OoO core
can be reduced without sacrificing performance, thus benefiting the
performance of VP without a significant cost in silicon area and/or
energy. In the near future, we will explore new avenues related to
value prediction. These directions include register equality
prediction and compatibility of value prediction with weak memory
models in multiprocessors.</p>
      </subsection>
      <subsection id="uid34" level="2">
        <bodyTitle>Towards heterogeneous single-ISA CPU-GPU architectures</bodyTitle>
        <p>Heterogeneous single-ISA architectures have been proposed in the
literature during the 2000's  <ref xlink:href="#pacap-2016-bid14" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/> and are now widely used in
the industry (ARM big.LITTLE, NVIDIA 4+1...) as a way to improve
power-efficiency in mobile processors. These architectures include
multiple cores whose respective microarchitectures offer different
trade-offs between performance and energy efficiency, or between
latency and throughput, while offering the same interface to software.
Dynamic task migration policies leverage the heterogeneity of the
platform by using the most suitable core for each application, or even
each phase of processing. However, these works only tune cores by
changing their complexity. Energy-optimized cores are either identical
cores implemented in a low-power process technology, or simplified
in-order superscalar cores, which are far from state-of-the-art
throughput-oriented architectures such as GPUs.</p>
        <p>We propose to investigate the convergence of CPU and GPU at both
architecture and compilation levels.</p>
        <p>
          <i>Architecture.</i>
        </p>
        <p noindent="true">The architecture convergence between Single Instruction Multiple
Threads (SIMT) GPUs and multicore processors that we have been
pursuing <ref xlink:href="#pacap-2016-bid15" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/> opens the way for heterogeneous
architectures including latency-optimized superscalar cores and
throughput-optimized GPU-style cores, which all share the same
instruction set. Using SIMT cores in place of superscalar cores will
enable the highest energy efficiency on regular sections of
applications. As with existing single-ISA heterogeneous architectures,
task migration will not necessitate any software rewrite and will
accelerate existing applications.</p>
        <p>
          <i>Compilers for emerging heterogeneous architectures.</i>
        </p>
        <p noindent="true">Single-ISA CPU+GPU architectures will provide the necessary substrate
to enable efficient heterogeneous processing. However, it will also
introduce substantial challenges at the software and firmware
level. Task placement and migration will require advanced policies
that leverage both static information at compile time and dynamic
information at run-time. We are tackling the heterogeneous task
scheduling problem at the compiler level. As a first step, we are
prototyping scheduling algorithms on existing multiple-ISA CPU+GPU
architectures like NVIDIA Tegra X1.</p>
      </subsection>
      <subsection id="uid35" level="2">
        <bodyTitle>Real-time systems</bodyTitle>
        <p>Safety-critical systems (e.g. avionics, medical devices,
automotive...) have so far used simple unicore hardware systems as a
way to control their predictability, in order to meet timing
constraints. Still, many critical embedded systems have increasing
demand in computing power, and simple unicore processors are not
sufficient anymore. General-purpose multicore processors are not
suitable for safety-critical real-time systems, because they include
complex micro-architectural elements (cache hierarchies, branch,
stride and value predictors) meant to improve average-case
performance, and for which worst-case performance is difficult to
predict. The prerequisite for calculating tight WCET is a
deterministic hardware system that avoids dynamic, time-unpredictable
calculations at run-time.</p>
        <p>Even for multi and manycore systems designed with time-predictability
in mind (Kalray MPPA manycore
architecture  <footnote id="uid36" id-text="3"><ref xlink:href="http://www.kalrayinc.com" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">http://<allowbreak/>www.<allowbreak/>kalrayinc.<allowbreak/>com</ref></footnote>, or the Recore
manycore hardware  <footnote id="uid37" id-text="4"><ref xlink:href="http://www.recoresystems.com/" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">http://<allowbreak/>www.<allowbreak/>recoresystems.<allowbreak/>com/</ref></footnote>)
calculating WCETs is still challenging. The following two challenges
will be addressed in the mid-term:</p>
        <orderedlist>
          <li id="uid38">
            <p noindent="true">definition of methods to estimate WCETs tightly on manycores,
that smartly analyzes and/or controls shared resources such as
buses, NoCs or caches;</p>
          </li>
          <li id="uid39">
            <p noindent="true">methods to improve the programmability of real-time applications
through automatic parallelization and optimizations from model-based
designs.</p>
          </li>
        </orderedlist>
      </subsection>
      <subsection id="uid40" level="2">
        <bodyTitle>Fault Tolerance</bodyTitle>
        <p>Technology trends suggest that, in tomorrow's computing world,
failures will become commonplace due to many factors, and the expected
probability of failure will increase with scaling. While well-known
approaches, such as error correcting codes, exist to recover from
failures and provide fault-free chips, the exponential growth of the
number of faults will make them unaffordable in the
future. Consequently, other approaches such as fine-grained disabling
and reconfiguration of hardware elements (e.g. individual functional
units or cache blocks) will become economically necessary. We are
going to enter a new era: functionally correct chips with variable
performance among chips and throughout their lifetime <ref xlink:href="#pacap-2016-bid0" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.</p>
        <p>Transient and permanent faults may be detected by similar techniques,
but correcting them generally involves different approaches. We are
primarily interested in permanent faults, even though we do not
necessarily disregard transient faults (e.g. the TMR approach in the
next paragraph addresses both kind of faults).</p>
        <p>
          <i>CPU.</i>
        </p>
        <p noindent="true">Permanent faults can occur anywhere in the processor. The performance
implications of faulty cells vary depending on how the array is used
in a processor. Most of micro-architectural work aiming at assessing
the performance implications of permanently faulty cells relies on
simulations with random fault-maps. These studies are, therefore,
limited by the fault-maps they use that may not be representative for
the average and distributed performance. They also do not consider
aging effect.</p>
        <p>Considering the memory hierarchy, we have already studied
<ref xlink:href="#pacap-2016-bid16" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/> the impact of permanent faults on the average and
worst-case performance based on analytical models. We will extend
these models to cover other components and other designs, and to
analyze the interaction between faulty components.</p>
        <p>For identified critical hardware structures, such as the memory
hierarchy, we will propose protection mechanisms by for instance using
larger cells, or even by selecting a different array organization to
mitigate the impact of faults.</p>
        <p>Another approach to deal with faults is to introduce redundancy at the
code level. We propose to consider static compilation techniques
focusing on existing hardware. As an example, we plan to leverage SIMD
extensions of current instruction sets to introduce redundancy in
scalar code at minimum cost. With these instructions, it will be
possible to protect the execution from both soft errors by using TMR
(triple modular redundancy) with voters in the code itself, and
permanent faults without the need of extra hardware support to
deconfigure faulty functional units.</p>
        <p>
          <i>Reconfigurable Computing.</i>
        </p>
        <p noindent="true">In collaboration with the <span class="smallcap" align="left">Cairn</span> project-team, we propose to construct
Coarse Grain Reconfigurable Architectures (CGRA) from a sea of basic
arithmetic and memory elements organized into clusters and connected
through a hierarchical interconnection network. These clusters of
basic arithmetic operators (e.g. 8-bit arithmetic and logic units)
would be able to be seamlessly configured to various accuracy and data
types to adapt the consumed energy to application requirements taking
advantage of approximate computations. We propose to add new kinds of
error detection (and sometimes correction) directly at the operator
level by taking advantage of the massive redundancy of the array. As
an example, errors can be tracked and detected in a complex sequence of
double floating-point operations by using a reduced-precision
version of the same processing.</p>
        <p>Such reconfigurable blocks will be driven by compilation techniques,
in charge of computing checkpoints, detecting faults, and replaying
computations when needed.</p>
        <p>Dynamic compilation techniques will help better exploit faulty
hardware, by allocating data and computations on correct resources.
In case of permanent faults, we will provide a mechanism to
reconfigure the hardware, for example by reducing the issue width of
VLIW processors implemented in CGRA. Dynamic code generation (JIT
compiler) will re-generate code for the new configuration,
guaranteeing portability and optimal exploitation of the hardware.</p>
      </subsection>
      <subsection id="uid41" level="2">
        <bodyTitle>Power efficiency</bodyTitle>
        <p>PACAP will address power-efficiency at several levels. First, we will
design static and split compilation techniques to contribute to the
race for Exascale computing (the general goal is to reach
<formula type="inline"><math xmlns="http://www.w3.org/1998/Math/MathML" overflow="scroll"><msup><mn>10</mn><mn>18</mn></msup></math></formula> FLOP/s at less than 20 MW).
Second, we will focus on high-performance low-power embedded compute
nodes.
will research new static and dynamic compilation techniques that fully
exploit emerging memory and NoC technologies. Finally, in
collaboration with the CAIRN project-team, we will investigate the
synergy of reconfigurable computing and dynamic code generation.</p>
        <p>
          <i>Green and heterogeneous high-performance computing.</i>
        </p>
        <p noindent="true">Concerning HPC systems, our approach consists in mapping, runtime
managing and autotuning applications for green and heterogeneous
High-Performance Computing systems up to the Exascale level. One key
innovation of the proposed approach consists of introducing a
separation of concerns (where self-adaptivity and energy efficient
strategies are specified aside to application functionalities)
promoted by the definition of a Domain Specific Language (DSL)
inspired by aspect-oriented programming concepts for heterogeneous
systems. The new DSL will be introduced for expressing
adaptivity/energy/performance strategies and to enforce at runtime
application autotuning and resource and power management. The goal is
to support the parallelism, scalability and adaptability of a dynamic
workload by exploiting the full system capabilities (including energy
management) for emerging large-scale and extreme-scale systems, while
reducing the Total Cost of Ownership (TCO) for companies and public
organizations.</p>
        <p>
          <i>High-performance low-power embedded compute nodes.</i>
        </p>
        <p noindent="true">We will address the design of next generation energy-efficient
high-performance embedded compute nodes. It focuses at the same time
on software, architecture and emerging memory and communication
technologies in order to synergistically exploit their corresponding
features. The approach of the project is organized around three
complementary topics: 1) compilation techniques; 2) multicore
architectures; 3) emerging memory and communication
technologies. PACAP will focus on the compilation aspects, taking as
input the software-visible characteristics of the proposed emerging
technology, and making the best possible use of the new features
(non-volatility, density, endurance, low-power).</p>
        <p>
          <i>Hardware Accelerated JIT Compilation.</i>
        </p>
        <p noindent="true">Reconfigurable hardware offers the opportunity to limit power
consumption by dynamically adjusting the number of available resources
to the requirements of the running software. In particular, VLIW
processors can adjust the number of available issue
lanes. Unfortunately, changing the processor width often requires
recompiling the application, and VLIW processors are highly dependent
of the quality of the compilation, mainly because of the instruction
scheduling phase performed by the compiler. Another challenge lies in
the high constraints of the embedded system: the energy and execution
time overhead due to the JIT compilation must be carefully kept under
control.</p>
        <p>We started exploring ways to reduce the cost of JIT compilation
targeting VLIW-based heterogeneous manycore systems. Our approach lies
on a hardware/software JIT compiler framework. While basic
optimizations and JIT management are performed in software, the
compilation back-end is implemented by means of specialized
hardware. This back-end involves both instruction scheduling and
register allocation, which are known to be the most time-consuming
stages of such a compiler.</p>
      </subsection>
      <subsection id="uid42" level="2">
        <bodyTitle>Security</bodyTitle>
        <p>Security is a mandatory concern of any modern computing
system. Various threat models have led to a multitude of protection
solutions. ALF already has contributions, thanks to the HAVEGE
<ref xlink:href="#pacap-2016-bid17" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/> random number generator, and code obfuscating techniques
(the obfuscating just-in-time compiler <ref xlink:href="#pacap-2016-bid18" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>, or thread-based
control flow mangling <ref xlink:href="#pacap-2016-bid19" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>).</p>
        <p>We plan to partner with security experts who can provide intuition,
know-how and expertise, in particular in defining threat models, and
assessing the quality of the solutions. Our background in compilation
and architecture will help design more efficient and less expensive
protection mechanisms.</p>
        <p>We already have ongoing research directions related to security.
We also plan to partner with the Inria/CentraleSupelec CIDRE
project-team to design a tainting technique based on a just-in-time
compiler.</p>
        <p>
          <i>Compiler-based data protection.</i>
        </p>
        <p noindent="true">We will specify and design error correction codes suitable for an
efficient protection of sensitive information in the context of
Internet of Things (IoT) and connected objects. We will partner with
experts in security and codes to prototype a platform that
demonstrates resilient software. PACAP's expertise will be key to
select and tune the protection mechanisms developed within the
project, and to propose safe, yet cost-effective solutions from an
implementation point of view.</p>
        <p>
          <i>JIT-based tainting.</i>
        </p>
        <p noindent="true">Dynamic information flow control (DIFC, also known as <i>tainting</i>)
is used used to detect intrusions and to identify vulnerabilities. It
consists in attaching metadata (called <i>taints</i> or <i>labels</i>)
to information containers, and to propagate the taints when particular
operations are applied to the containers: reads, writes, etc. The goal
is then to guarantee that confidential information is never used to
generate data sent to an untrusted container; conversely, data
produced by untrusted entities cannot be used to update sensitive
data.</p>
        <p>The containers can be of various granularities: fine-grain approaches
can deal with single variables, coarser-grain approaches consider a
file as a whole. The CIDRE project-team has developed several DIFC
monitors. kBlare is coarse-grain monitor in the Linux kernel. JBlare
is a fine-grain monitor for Java applications. Fine-grain monitors
provide a better precision at the cost of a significant overhead in
execution time.</p>
        <p>We propose to combine the expertise of CIDRE in DIFC with our
expertise in JIT compilation to design hybrid approaches. An initial
static analysis of the program prior to installation or execution will
feed information to a dynamic analyzer that propagates taints during
just-in-time compilation.</p>
      </subsection>
    </subsection>
  </fondements>
  <domaine id="uid43">
    <bodyTitle>Application Domains</bodyTitle>
    <subsection id="uid44" level="1">
      <bodyTitle>Any computer usage</bodyTitle>
      <p>The PACAP team is working on the fundamental technologies for
computer science: processor architecture, performance-oriented
compilation and guaranteed response time for real-time. The research
results may have impacts on any application domain that requires
high performance execution (telecommunication, multimedia, biology,
health, engineering, environment...), but also on many embedded
applications that exhibit other constraints such as power
consumption, code size and guaranteed response time. Our research
activity implies the development of software prototypes.
</p>
    </subsection>
  </domaine>
  <highlights id="uid45">
    <bodyTitle>Highlights of the Year</bodyTitle>
    <subsection id="uid46" level="1">
      <bodyTitle>Highlights of the Year</bodyTitle>
      <p>André Seznec was elevated as an ACM Fellow in December 2016 with the
citation: “For contributions to branch prediction and cache memory
design”.</p>
      <p>André Seznec won the three tracks of the 5th Championship on Branch
Prediction. <best><ref xlink:href="#pacap-2016-bid20" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/></best><best><ref xlink:href="#pacap-2016-bid21" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/></best></p>
      <subsection id="uid47" level="2">
        <bodyTitle>Awards</bodyTitle>
        <p>Sajith Kalathingal, Sylvain Collange, Bharath Swamy and André Seznec
received the Best Paper award of the SBAC-PAD 2016 conference.
<best><ref xlink:href="#pacap-2016-bid15" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/></best></p>
        <p>Damien Hardy, Isabelle Puaut, Yiannakis Sazeides won the best paper
award of the Embedded Systems Software track at DATE 2016:
Probabilistic WCET estimation in presence of hardware for mitigating
the impact of permanent faults. Design, Automation and Test in
Europe. Dresden, Germany, March 2016. <best><ref xlink:href="#pacap-2016-bid22" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/></best></p>
        <p>Aswinkumar Sridharan and André Seznec won the best paper award for
“Discrete Cache Insertion Policies for Shared Last Level Cache
Management on Large Multicores” at the 30th IEEE International
Parallel &amp; Distributed Processing Symposium, May 2016, Chicago.
<best><ref xlink:href="#pacap-2016-bid23" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/></best></p>
        <p>For his PhD thesis <ref xlink:href="#pacap-2016-bid24" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/> “Increasing the
Performance of Superscalar Processors through Value Prediction”,
Arthur Perais received:</p>
        <simplelist>
          <li id="uid48">
            <p noindent="true">Prix de thèse Fondation Rennes 1, 1er Prix de l'école doctorale
MATISSE;</p>
          </li>
          <li id="uid49">
            <p noindent="true">Prix de thèse Gilles Kahn, accessit.</p>
          </li>
        </simplelist>
      </subsection>
    </subsection>
  </highlights>
  <logiciels id="uid50">
    <bodyTitle>New Software and Platforms</bodyTitle>
    <subsection id="uid51" level="1">
      <bodyTitle>ATMI</bodyTitle>
      <p><span class="smallcap" align="left">Keywords:</span> Analytic model - Chip design - Temperature</p>
      <p noindent="true">
        <span class="smallcap" align="left">Scientific Description</span>
      </p>
      <p>Research on temperature-aware computer architecture requires a chip temperature model. General purpose models based on classical numerical methods like finite differences or finite elements are not appropriate for such research, because they are generally too slow for modeling the time-varying thermal behavior of a processing chip.</p>
      <p>We have developed an ad hoc temperature model, ATMI (Analytical model of Temperature in MIcroprocessors), for studying thermal behaviors over a time scale ranging from microseconds to several minutes. ATMI is based on an explicit solution to the heat equation and on the principle of superposition. ATMI can model any power density map that can be described as a superposition of rectangle sources, which is appropriate for modeling the microarchitectural units of a microprocessor.</p>
      <p noindent="true">
        <span class="smallcap" align="left">Functional Description</span>
      </p>
      <p>ATMI is a library for modelling steady-state and time-varying temperature in microprocessors. ATMI uses a simplified representation of microprocessor packaging.</p>
      <simplelist>
        <li id="uid52">
          <p noindent="true">Participant: Pierre Michaud</p>
        </li>
        <li id="uid53">
          <p noindent="true">Contact: Pierre Michaud</p>
        </li>
        <li id="uid54">
          <p noindent="true">URL: <ref xlink:href="https://team.inria.fr/pacap/software/atmi/" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>team.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>pacap/<allowbreak/>software/<allowbreak/>atmi/</ref></p>
        </li>
      </simplelist>
    </subsection>
    <subsection id="uid55" level="1">
      <bodyTitle>Heptane</bodyTitle>
      <p><span class="smallcap" align="left">Keywords:</span> Static analysis - Real time - Performance - WCET - IPET - Worst Case Execution Time</p>
      <p noindent="true">
        <span class="smallcap" align="left">Scientific Description</span>
      </p>
      <p>WCET estimation</p>
      <p>Status: Registered with APP (Agence de Protection des Programmes). Available under GNU General Public License v3, with number IDDN.FR.001.510039.000.S.P.2003.000.10600.</p>
      <p>The aim of Heptane is to produce upper bounds of the execution times of applications. It is targeted at applications with hard real-time requirements (automotive, railway, aerospace domains). Heptane computes WCETs using static analysis at the binary code level. It includes static analyses of microarchitectural elements such as caches and cache hierarchies.</p>
      <p>For more information, please contact Damien Hardy or Isabelle Puaut.</p>
      <p noindent="true">
        <span class="smallcap" align="left">Functional Description</span>
      </p>
      <p>In a hard real-time system, it is essential to comply with timing constraints, and Worst Case Execution Time (WCET) in particular. Timing analysis is performed at two levels: analysis of the WCET for each task in isolation taking account of the hardware architecture, and schedulability analysis of all the tasks in the system. Heptane is a static WCET analyser designed to address the first issue.</p>
      <simplelist>
        <li id="uid56">
          <p noindent="true">Participants: Isabelle Puaut, Damien Hardy, Loïc Besnard</p>
        </li>
        <li id="uid57">
          <p noindent="true">Partner: Université de Rennes 1</p>
        </li>
        <li id="uid58">
          <p noindent="true">Contact: Isabelle Puaut</p>
        </li>
        <li id="uid59">
          <p noindent="true">URL: <ref xlink:href="https://team.inria.fr/pacap/software/heptane/" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>team.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>pacap/<allowbreak/>software/<allowbreak/>heptane/</ref></p>
        </li>
      </simplelist>
    </subsection>
    <subsection id="uid60" level="1">
      <bodyTitle>Tiptop</bodyTitle>
      <p><span class="smallcap" align="left">Keywords:</span> HPC - Performance - CPU - Cache - Cycles - Instructions - Branch predictor</p>
      <p noindent="true">
        <span class="smallcap" align="left">Scientific Description</span>
      </p>
      <p>Tiptop is written in C. It can take advantage of libncurses when available for pseudo-graphic display.</p>
      <p>Performance, hardware counters, analysis tool.</p>
      <p>Status: Registered with APP (Agence de Protection des Programmes). Available under GNU General Public License v2, with number IDDN.FR.001.450006.000.S.P.2011.000.10800. Current version is 2.3, released July 2015.</p>
      <p>Tiptop has been integrated in major Linux distributions, such as Fedora, Debian, Ubuntu.</p>
      <p>Tiptop is a new simple and flexible user-level tool that collects hardware counter data on Linux platforms (version 2.6.31+). The goal is to make the collection of performance and bottleneck data as simple as possible, including simple installation and usage. In particular, we stress the following points.</p>
      <p>Installation is only a matter of compiling the source code. No patching of the Linux kernel is needed, and no special-purpose module needs to be loaded.</p>
      <p>No privilege is required, any user can run tiptop</p>
      <p noindent="true">
        <span class="smallcap" align="left">Functional Description</span>
      </p>
      <p>Today's microprocessors have become extremely complex. To better understand the multitude of internal events, manufacturers have integrated many monitoring counters. Tiptop can be used to collect and display the values from these performance counters very easily.
Tiptop may be of interest to anyone who wants to optimise the performance of their HPC applications.</p>
      <simplelist>
        <li id="uid61">
          <p noindent="true">Participant: Erven Rohou</p>
        </li>
        <li id="uid62">
          <p noindent="true">Contact: Erven Rohou</p>
        </li>
        <li id="uid63">
          <p noindent="true">URL: <ref xlink:href="http://tiptop.gforge.inria.fr" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">http://<allowbreak/>tiptop.<allowbreak/>gforge.<allowbreak/>inria.<allowbreak/>fr</ref></p>
        </li>
      </simplelist>
    </subsection>
    <subsection id="uid64" level="1">
      <bodyTitle>ATC</bodyTitle>
      <p>Address Trace Compression</p>
      <p noindent="true"><span class="smallcap" align="left">Keywords:</span> Compressing - Decompressing - Address traces</p>
      <p noindent="true">
        <span class="smallcap" align="left">Functional Description</span>
      </p>
      <p>ATC is a utility and a C library for compressing/decompressing address traces. It implements a new lossless transformation, Bytesort, that exploits spatial locality in address traces. ATC leverages existing general-purpose compressors such as gzip and bzip2. ATC also provides a lossy compression mode that yields higher compression ratios while preserving certain important characteristics of the original trace.</p>
      <simplelist>
        <li id="uid65">
          <p noindent="true">Participant: Pierre Michaud</p>
        </li>
        <li id="uid66">
          <p noindent="true">Contact: Pierre Michaud</p>
        </li>
        <li id="uid67">
          <p noindent="true">URL: <ref xlink:href="https://team.inria.fr/pacap/software/atc/" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>team.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>pacap/<allowbreak/>software/<allowbreak/>atc/</ref></p>
        </li>
      </simplelist>
    </subsection>
    <subsection id="uid68" level="1">
      <bodyTitle>Barra</bodyTitle>
      <p>Modelisation of a GPU architecture</p>
      <p noindent="true"><span class="smallcap" align="left">Keywords:</span> Simulator - GPU - Computer architecture</p>
      <p noindent="true">
        <span class="smallcap" align="left">Scientific Description</span>
      </p>
      <p>Research on throughput-oriented architectures demands accurate and representative models of GPU architectures in order to be able to evaluate new architectural ideas, explore design spaces and characterize applications. The Barra project is a simulator of the NVIDIA Tesla GPU architecture.</p>
      <p>Barra builds upon knowledge acquired through micro-benchmarking, in order to provide a baseline model representative of industry practice. The simulator provides detailed statistics to identify optimization opportunities and is fully customizable to experiment ideas of architectural modifications. Barra incorporates both a functional model and a cycle-level performance model.</p>
      <p noindent="true">
        <span class="smallcap" align="left">Functional Description</span>
      </p>
      <p>Barra simulates CUDA programs at the assembly language level (Tesla ISA). Its ultimate goal is to provide a 100 % bit-accurate simulation, offering bug-for-bug compatibility with NVIDIA G80-based GPUs. It works directly with CUDA executables, neither source modification nor recompilation is required.</p>
      <p>Barra is primarily intended as a tool for research in computer architecture, although it can also be used to debug, profile and optimize CUDA programs at the lowest level.</p>
      <simplelist>
        <li id="uid69">
          <p noindent="true">Participants: Sylvain Collange, David Defour, Alexandre Kouyoumdjian and Fabrice Mouhartem</p>
        </li>
        <li id="uid70">
          <p noindent="true">Contact: Sylvain Collange</p>
        </li>
        <li id="uid71">
          <p noindent="true">URL: <ref xlink:href="http://barra.gforge.inria.fr/" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">http://<allowbreak/>barra.<allowbreak/>gforge.<allowbreak/>inria.<allowbreak/>fr/</ref></p>
        </li>
      </simplelist>
    </subsection>
    <subsection id="uid72" level="1">
      <bodyTitle>If-memo</bodyTitle>
      <p><span class="smallcap" align="left">Keyword:</span>
Performance, function memoization, dynamic optimization</p>
      <p noindent="true"><b>Status:</b> Ongoing development, early prototype. Registered with
APP (Agence de Protection des Programmes) under number
IDDN.FR.001.250013.000.S.P.2015.000.10800.</p>
      <p>
        <span class="smallcap" align="left">Scientific Description</span>
      </p>
      <p>Memoization is the technique of saving result of executions so that
future executions can be omitted when the inputs repeat. Memoization
has been proposed in previous literature at the instruction level,
basic block level and function level using hardware as well as pure
software level approaches including changes to programming language.</p>
      <p>We proposed software memoization of pure functions for procedural
languages. We rely on the operating system loader, taking advantage of
the LD_PRELOAD feature of UNIX systems. By setting this variable to
the path of a shared library, we instruct the loader to first look to
missing symbols in that library. Our library redefines the functions
we wish to intercept. The interception code is very straightforward:
it receives the same parameter as the target function and checks in a
table (a software cache) if this value is readily available. In the
favorable case, the result value is immediately returned. Otherwise,
we invoke the original function, and store the result in the cache
before returning it.</p>
      <p>Our technique does not require the availability of source code and
thus can be applied even to commercial applications as well as
applications with legacy codes. As far as users are concerned,
enabling memoization is as simple as setting an environment
variable. We validated If-memo with x86-64 platform using both GCC and
icc compiler tool-chains, and ARM cortex-A9 platform using GCC.</p>
      <simplelist>
        <li id="uid73">
          <p noindent="true">Participants: Erven Rohou and Arjun Suresh</p>
        </li>
        <li id="uid74">
          <p noindent="true">Contact: Erven Rohou</p>
        </li>
      </simplelist>
    </subsection>
    <subsection id="uid75" level="1">
      <bodyTitle>Padrone</bodyTitle>
      <p><span class="smallcap" align="left">Keywords:</span> Legacy code - Optimization - Performance analysis - Dynamic Optimization</p>
      <p noindent="true"><b>Status:</b> Registered with APP (Agence de Protection des
Programmes) under number IDDN.FR.001.250013. 000.S.P.2015.000.10800.</p>
      <p>
        <span class="smallcap" align="left">Functional Description</span>
      </p>
      <p>Padrone is new platform for dynamic binary analysis and optimization. It provides an API to help clients design and develop analysis and optimization tools for binary executables. Padrone attaches to running applications, only needing the executable binary in memory. No source code or debug information is needed. No application restart is needed either. This is especially interesting for legacy or commercial applications, but also in the context of cloud deployment, where actual hardware is unknown, and other applications competing for hardware resources can vary. The profiling overhead is minimum.</p>
      <simplelist>
        <li id="uid76">
          <p noindent="true">Participants: Erven Rohou and Emmanuel Riou</p>
        </li>
        <li id="uid77">
          <p noindent="true">Contact: Erven Rohou</p>
        </li>
        <li id="uid78">
          <p noindent="true">
            <ref xlink:href="https://team.inria.fr/pacap/software/Padrone/" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>team.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>pacap/<allowbreak/>software/<allowbreak/>Padrone/</ref>
          </p>
        </li>
      </simplelist>
    </subsection>
    <subsection id="uid79" level="1">
      <bodyTitle>STiMuL</bodyTitle>
      <p>Steady temperature in Multi-Layers components</p>
      <p noindent="true">
        <span class="smallcap" align="left">Functional Description</span>
      </p>
      <p>STiMuL is a C library for modeling steady-state heat conduction in microprocessors. It can be used to obtain temperature from power density or power density from temperature. It can also be used to model stacked dies. STiMuL does not model time-varying temperature. For time-varying temperature, other models must be used, such as ATMI.</p>
      <simplelist>
        <li id="uid80">
          <p noindent="true">Participant: Pierre Michaud</p>
        </li>
        <li id="uid81">
          <p noindent="true">Contact: Pierre Michaud</p>
        </li>
        <li id="uid82">
          <p noindent="true">URL: <ref xlink:href="https://team.inria.fr/pacap/software/stimul/" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>team.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>pacap/<allowbreak/>software/<allowbreak/>stimul/</ref></p>
        </li>
      </simplelist>
    </subsection>
    <subsection id="uid83" level="1">
      <bodyTitle>TPCalc</bodyTitle>
      <p>Throughput calculator</p>
      <p noindent="true"><span class="smallcap" align="left">Keywords:</span> Architecture - Performance analysis</p>
      <p noindent="true">
        <span class="smallcap" align="left">Functional Description</span>
      </p>
      <p>TPCalc is a throughput calculator for microarchitecture studies concerned with multi-program workloads consisting of sequential programs. Because microarchitecture simulators are slow, it is difficult to simulate throughput experiments where a multicore executes many jobs that enter and leave the system. The usual practice of measuring instantaneous throughput on independent coschedules chosen more or less randomly is not a rigorous practice because it assumes that all the coschedules are equally important, which is not always true. TPCalc can compute the average throughput of a throughput experiment without actually doing the throughput experiment. The user first defines the workload heterogeneity (number of different job types), the multicore configuration (number of cores and symmetries). TPCalc provides a list of base coschedules. The user then simulates these coschedules, using some benchmarks of his choice, and feeds back to TPCalc the measured execution rates (e.g., instructions per cycle or instructions per second).TPCalc eventually outputs the average throughput.</p>
      <simplelist>
        <li id="uid84">
          <p noindent="true">Participant: Pierre Michaud</p>
        </li>
        <li id="uid85">
          <p noindent="true">Partner: Ghent University</p>
        </li>
        <li id="uid86">
          <p noindent="true">Contact: Pierre Michaud</p>
        </li>
        <li id="uid87">
          <p noindent="true">URL: <ref xlink:href="https://team.inria.fr/pacap/software/tpcalc/" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>team.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>pacap/<allowbreak/>software/<allowbreak/>tpcalc/</ref></p>
        </li>
      </simplelist>
    </subsection>
    <subsection id="uid88" level="1">
      <bodyTitle>Parasuite</bodyTitle>
      <participants>
        <person key="alf-2014-idm26632">
          <firstname>Sylvain</firstname>
          <lastname>Collange</lastname>
        </person>
        <person key="pacap-2016-idp182896">
          <firstname>Imane</firstname>
          <lastname>Lasri</lastname>
        </person>
        <person key="alf-2014-idp66144">
          <firstname>Erven</firstname>
          <lastname>Rohou</lastname>
        </person>
        <person key="alf-2014-idm28120">
          <firstname>André</firstname>
          <lastname>Seznec</lastname>
        </person>
      </participants>
      <p>Parasuite: parallel benchmarks for multi-core CPUs, clusters and accelerators</p>
      <p spacebefore="12.0pt">Despite the ubiquity of parallel architectures in all computing segments, the research community often lacks benchmarks representative of parallel applications. The Inria Parallel Benchmark Suite (Parasuite) seeks to address this need by providing a set of representative parallel benchmarks for the architecture, compiler and system research communities. Parasuite targets the main contemporary parallel programming technologies: shared-memory multi-thread parallelism for multi-core, message-passing parallelism for clusters and fine-grained data-level parallelism for GPU architectures and SIMD extensions.</p>
      <p>All benchmarks come with input datasets of various sizes, to accommodate use cases ranging from microarchitecture simulation to large-scale performance evaluation. Correctness checks on the computed results enable automated regression testing. In order to support computer arithmetic optimization and approximate computing research scenarios, the correctness checks favor accuracy metrics evaluating domain-specific relevance rather than bit-exact comparisons against an arbitrary reference output.</p>
      <p>Visit: <ref xlink:href="http://parasuite.inria.fr/" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">http://<allowbreak/>parasuite.<allowbreak/>inria.<allowbreak/>fr/</ref>
</p>
    </subsection>
    <subsection id="uid89" level="1">
      <bodyTitle>Simty</bodyTitle>
      <participants>
        <person key="alf-2014-idm26632">
          <firstname>Sylvain</firstname>
          <lastname>Collange</lastname>
        </person>
      </participants>
      <p>Simty: A Synthesizable General-Purpose SIMT Processor.</p>
      <p>Simty is a massively multi-threaded processor core that dynamically
assembles SIMD instructions from scalar multi-thread code. It runs the
RISC-V (RV32-I) instruction set. Unlike existing SIMD or SIMT
processors like GPUs, Simty takes binaries compiled for
general-purpose processors without any instruction set extension or
compiler changes. Simty is described in synthesizable VHDL.</p>
      <p>Visit: <ref xlink:href="http://team.inria.fr/pacap/simty" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">http://<allowbreak/>team.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>pacap/<allowbreak/>simty</ref>
</p>
    </subsection>
  </logiciels>
  <resultats id="uid90">
    <bodyTitle>New Results</bodyTitle>
    <subsection id="uid91" level="1">
      <bodyTitle>Compiler, vectorization, interpretation</bodyTitle>
      <participants>
        <person key="alf-2014-idp66144">
          <firstname>Erven</firstname>
          <lastname>Rohou</lastname>
        </person>
        <person key="alf-2014-idp72592">
          <firstname>Emmanuel</firstname>
          <lastname>Riou</lastname>
        </person>
        <person key="alf-2014-idp88600">
          <firstname>Arjun</firstname>
          <lastname>Suresh</lastname>
        </person>
        <person key="alf-2014-idm28120">
          <firstname>André</firstname>
          <lastname>Seznec</lastname>
        </person>
        <person key="alf-2014-idp78840">
          <firstname>Nabil</firstname>
          <lastname>Hallou</lastname>
        </person>
        <person key="alf-2014-idm26632">
          <firstname>Sylvain</firstname>
          <lastname>Collange</lastname>
        </person>
        <person key="alf-2015-idp108256">
          <firstname>Rabab</firstname>
          <lastname>Bouziane</lastname>
        </person>
        <person key="alf-2015-idp107000">
          <firstname>Arif Ali</firstname>
          <lastname>Ana-Pparakkal</lastname>
        </person>
        <person key="pacap-2016-idp222192">
          <firstname>Stefano</firstname>
          <lastname>Cherubin</lastname>
        </person>
      </participants>
      <subsection id="uid92" level="2">
        <bodyTitle>Improving sequential performance through memoization</bodyTitle>
        <participants>
          <person key="alf-2014-idp66144">
            <firstname>Erven</firstname>
            <lastname>Rohou</lastname>
          </person>
          <person key="alf-2014-idp72592">
            <firstname>Emmanuel</firstname>
            <lastname>Riou</lastname>
          </person>
          <person key="alf-2014-idm28120">
            <firstname>André</firstname>
            <lastname>Seznec</lastname>
          </person>
          <person key="alf-2014-idp88600">
            <firstname>Arjun</firstname>
            <lastname>Suresh</lastname>
          </person>
        </participants>
        <p>Many applications perform repetitive computations, even when properly
programmed and optimized. Performance can be improved by caching
results of pure functions, and retrieving them instead of recomputing
a result (a technique called memoization).</p>
        <p>We propose <ref xlink:href="#pacap-2016-bid25" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/> a simple technique for enabling
software memoization of any dynamically linked pure function and we
illustrate our framework using a set of computationally expensive pure
functions – the transcendental functions.</p>
        <p>Our technique does not need the availability of source code and thus
can be applied even to commercial applications as well as applications
with legacy codes. As far as users are concerned, enabling memoization
is as simple as setting an environment variable.</p>
        <p>Our framework does not make any specific assumptions about the
underlying architecture or compiler tool-chains, and can work with a
variety of current architectures.</p>
        <p>We present experimental results for x86-64 platform using both gcc and
icc compiler tool-chains, and for ARM cortex-A9 platform using
gcc. Our experiments include a mix of real world programs and standard
benchmark suites: SPEC and Splash2x. On standard benchmark
applications that extensively call the transcendental functions we
report memoization benefits of upto 16 %, while much higher gains were
realized for programs that call the expensive Bessel
functions. Memoization was also able to regain a performance loss of
76 % in <i>bwaves</i> due to a known performance bug in the gcc libm
implementation of <i>pow</i> function.</p>
        <p>Initial work has been published in ACM TACO 2015
<ref xlink:href="#pacap-2016-bid25" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/> and accepted for presentation at the
International Conference HiPEAC 2016 in Prague.</p>
        <p>Further developments have been accepted for publication at the
Compiler Construction Conference 2017 <ref xlink:href="#pacap-2016-bid26" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.</p>
        <p>This research is described in the PhD thesis of Arjun Suresh
<ref xlink:href="#pacap-2016-bid27" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.</p>
      </subsection>
      <subsection id="uid93" level="2">
        <bodyTitle>Optimization in the Presence of NVRAM</bodyTitle>
        <participants>
          <person key="alf-2014-idp66144">
            <firstname>Erven</firstname>
            <lastname>Rohou</lastname>
          </person>
          <person key="alf-2015-idp108256">
            <firstname>Rabab</firstname>
            <lastname>Bouziane</lastname>
          </person>
        </participants>
        <p>Energy-efficiency is one of the most challenging design issues in both
embedded and high-performance computing domains. The aim is to reduce
as much as possible the energy consumption of considered systems while
providing them with the best computing performance. Finding an
adequate solution to this problem certainly requires a
cross-disciplinary approach capable of addressing the
energy/performance trade-off at different system design levels.</p>
        <p>We proposed <ref xlink:href="#pacap-2016-bid28" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/> an empirical impact analysis of the
integration of Spin Transfer Torque Magnetic Random Access Memory
(STT-MRAM) technologies in multicore architectures when applying some
existing compiler optimizations. For that purpose, we use three
well-established architecture and NVM evaluation tools: NVSim, gem5
and McPAT. Our results show that the integration of STT-MRAM at cache
memory levels enables a significant reduction of the energy
consumption (up to 24.2 % and 31 % on the considered multicore and
monocore platforms respectively) while preserving the performance
improvement provided by typical code optimizations. We also identified
how the choice of the clock frequency impacts the relative efficiency
of the considered memory technologies.</p>
        <p>
          <i>This research is done in collaboration with Abdoulaye Gamatié at
LIRMM (Montpellier) within the context the the ANR project
CONTINUUM.</i>
        </p>
      </subsection>
      <subsection id="uid94" level="2">
        <bodyTitle>Hardware/Software JIT Compiler</bodyTitle>
        <participants>
          <person key="alf-2014-idp66144">
            <firstname>Erven</firstname>
            <lastname>Rohou</lastname>
          </person>
        </participants>
        <p>Dynamic Binary Translation (DBT) is often used in hardware/software
co-design to take advantage of an architecture model while using
binaries from another one. The co-development of the DBT engine and of
the execution architecture leads to architecture with special support
to these mechanisms. We proposed a hardware accelerated dynamic binary
translation where the first steps of the DBT process are fully
accelerated in hardware. Results shows that using our hardware
accelerators leads to a speed-up of 8<formula type="inline"><math xmlns="http://www.w3.org/1998/Math/MathML" overflow="scroll"><mo>×</mo></math></formula> and a cost in energy
18<formula type="inline"><math xmlns="http://www.w3.org/1998/Math/MathML" overflow="scroll"><mo>×</mo></math></formula> lower, compared with an equivalent software approach.</p>
        <p>An initial version of this work has been presented at Compas'16
<ref xlink:href="#pacap-2016-bid29" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>. The latest results have been accepted for
publication at DATE 2017 <ref xlink:href="#pacap-2016-bid30" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.</p>
        <p>
          <i>This research is done in collaboration with Steven Derrien and
Simon Rokicki from the CAIRN team.</i>
        </p>
      </subsection>
      <subsection id="uid95" level="2">
        <bodyTitle>Dynamic Parallelization of Binary Programs</bodyTitle>
        <participants>
          <person key="alf-2014-idp66144">
            <firstname>Erven</firstname>
            <lastname>Rohou</lastname>
          </person>
          <person key="alf-2014-idp72592">
            <firstname>Emmanuel</firstname>
            <lastname>Riou</lastname>
          </person>
          <person key="alf-2014-idp78840">
            <firstname>Nabil</firstname>
            <lastname>Hallou</lastname>
          </person>
        </participants>
        <p>We address runtime automatic parallelization of binary executables,
assuming no previous knowledge on the executable code. The Padrone
platform is used to identify candidate functions and loops. Then we
disassemble the loops and convert them to the intermediate
representation of the LLVM compiler. This allows us to leverage the
power of the polyhedral model for auto-parallelizing loops. Once
optimized, new native code is generated just-in-time in the address
space of the target process.</p>
        <p>Our approach enables user transparent auto-parallelization of legacy
and/or commercial applications with auto-parallelization.</p>
        <p>This work has been accepted for publication in the Springer journal
IJPP: “Runtime Vectorization Transformations of Binary Code”.</p>
        <p><i>This work is done in collaboration with Philippe Clauss (Inria
CAMUS)</i>.</p>
      </subsection>
      <subsection id="uid96" level="2">
        <bodyTitle>Dynamic Function Specialization</bodyTitle>
        <participants>
          <person key="alf-2014-idp66144">
            <firstname>Erven</firstname>
            <lastname>Rohou</lastname>
          </person>
          <person key="alf-2015-idp107000">
            <firstname>Arif Ali</firstname>
            <lastname>Ana-Pparakkal</lastname>
          </person>
        </participants>
        <p>Compilers can do better optimization with the knowledge of run-time
behaviour of the program. <i>Function Specialization </i> is an
optimization technique in which different versions of a function are
created according to the value of its arguments. It can be difficult
to predict the exact value/behaviour of arguments during static
compilation and so it is difficult for a static compiler to do
efficient function specialization. In our <i>dynamic function
specialization</i> technique, we capture the actual value of arguments
during execution of the program and, when profitable, create
specialized versions and include them at runtime.</p>
        <p>
          <i>This research is done within the context of the Nano 2017 PSAIC
collaborative project.</i>
        </p>
      </subsection>
      <subsection id="uid97" level="2">
        <bodyTitle>Application Autotuning for Performance and Energy</bodyTitle>
        <participants>
          <person key="alf-2014-idp66144">
            <firstname>Erven</firstname>
            <lastname>Rohou</lastname>
          </person>
          <person key="pacap-2016-idp222192">
            <firstname>Stefano</firstname>
            <lastname>Cherubin</lastname>
          </person>
          <person key="pacap-2016-idp182896">
            <firstname>Imane</firstname>
            <lastname>Lasri</lastname>
          </person>
        </participants>
        <p>Due to the increasing complexity of both applications behaviors and
underlying hardware, achieving reasonable (not to mention best)
performance can hardly be done at compile time. Autotuning is an
approach where a runtime manager is able to adapt the software to the
runtime conditions. We have developed a framework and shown through a
domain specific application initial exploration scenarios
<ref xlink:href="#pacap-2016-bid31" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>, <ref xlink:href="#pacap-2016-bid32" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.</p>
        <p>We started characterizing applications – in particular the Parasuite
benchmarks – and we will rely on split-compilation <ref xlink:href="#pacap-2016-bid2" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>
embed hints and heuristics inside a binary program for dynamic
adaptation and optimization.</p>
        <p>
          <i>This research is done within the context of the H2020 FET HPC
collaborative project ANTAREX.</i>
        </p>
      </subsection>
      <subsection id="uid98" level="2">
        <bodyTitle>Customized Precision Computing</bodyTitle>
        <participants>
          <person key="alf-2014-idp66144">
            <firstname>Erven</firstname>
            <lastname>Rohou</lastname>
          </person>
          <person key="pacap-2016-idp222192">
            <firstname>Stefano</firstname>
            <lastname>Cherubin</lastname>
          </person>
          <person key="pacap-2016-idp182896">
            <firstname>Imane</firstname>
            <lastname>Lasri</lastname>
          </person>
        </participants>
        <p>Customized precision originates from the fact that many applications
can tolerate some loss of quality during computation, as in the case
of media processing (audio, video and image), data mining, machine
learning, etc. Error-tolerating applications are increasingly common
in the emerging field of real-time HPC. Thus, recent works have
investigated this line of research in the HPC domain as a way to
provide a breakthrough in power and performance for the Exascale era.</p>
        <p>We aim at leveraging existing, HPC-oriented hardware architectures,
while including in the precision tuning an adaptive selection of
floating and fixed-point arithmetic. It is part of a wider effort to
provide the programmers with an easy way to manage extra-functional
properties of programs, including precision, power, and performance.</p>
        <p>We explore tradeoffs between precision and time-to-solution, as well
as precision and energy-to-solution.</p>
        <p>
          <i>This is done within the context of the ANTAREX project in
collaboration with Stefano Cherubin, Cristina Silvano and Giovanni
Agosta from Politecnico di Milano, and Olivier Sentieys from the
CAIRN team.</i>
        </p>
      </subsection>
      <subsection id="uid99" level="2">
        <bodyTitle>SPMD Function Call Re-Vectorization</bodyTitle>
        <participants>
          <person key="alf-2014-idm26632">
            <firstname>Sylvain</firstname>
            <lastname>Collange</lastname>
          </person>
        </participants>
        <p>SPMD programming languages for SIMD hardware such as C for CUDA, OpenCL or ISPC have contributed to increase the programmability of SIMD accelerators and graphics processing units. However, SPMD languages still lack the flexibility offered by low-level SIMD programming on explicit vectors. To close this expressiveness gap while preserving the SPMD abstraction, we introduce the notion of Function Call Re-Vectorization (CREV) <ref xlink:href="#pacap-2016-bid33" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>. CREV allows changing the dimension of vectorization during the execution of an SPMD kernel, and exposes it as a nested parallel kernel call. CREV affords a programmability close to dynamic parallelism, a feature that allows the invocation of kernels from inside kernels, but at much lower cost. In this paper, we present a formal semantics of CREV, and an implementation of it on the ISPC compiler. To validate our idea, we have used CREV to implement some classic algorithms, including string matching, depth first search and Bellman-Ford, with minimum effort. These algorithms, once compiled by ISPC to Intel-based vector instructions, are as fast as state-of-the-art implementations, yet much simpler. As an example, our straightforward implementation of string matching beats the Knuth-Morris-Pratt algorithm by 12 %.</p>
        <p>
          <i>This work was done during the internship of Rubens Emilio in Rennes in collaboration with Sylvain Collange and Fernando Pereira (UFMG) as part of the Inria PROSPIEL Associate Team.</i>
        </p>
      </subsection>
      <subsection id="uid100" level="2">
        <bodyTitle>SPMD Function Call Fusion</bodyTitle>
        <participants>
          <person key="alf-2014-idm26632">
            <firstname>Sylvain</firstname>
            <lastname>Collange</lastname>
          </person>
        </participants>
        <p>The increasing popularity of Graphics Processing Units (GPUs) has brought renewed attention to old problems related to the Single Instruction, Multiple Data execution model. One of these problems is the reconvergence of divergent threads. A divergence happens at a conditional branch when different threads disagree on the path to follow upon reaching this split point. Divergences may impose a heavy burden on the performance of parallel programs.</p>
        <p>We have proposed a compiler-level optimization to mitigate the performance loss due to branch divergence on GPUs <ref xlink:href="#pacap-2016-bid34" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>. This optimization consists in merging function call sites located at different paths that sprout from the same branch. We show that our optimization adds negligible overhead on the compiler. When not applicable, it does not slow down programs and it accelerates substantially those in which it is applicable. As an example, we have been able to speed up the well known SPLASH Fast Fourier Transform benchmark by 11 %.</p>
        <p>
          <i>This work is done in collaboration with Douglas do Couto Teixeira and Fernando Pereira from UFMG as part of the Inria PROSPIEL Associate Team.</i>
        </p>
      </subsection>
      <subsection id="uid101" level="2">
        <bodyTitle>SIMD programming in SPMD: application to multi-precision computations</bodyTitle>
        <participants>
          <person key="alf-2014-idm26632">
            <firstname>Sylvain</firstname>
            <lastname>Collange</lastname>
          </person>
        </participants>
        <p>GPUs are an important hardware development platform for problems where massive parallel computations are needed. Many of these problems require a higher precision than the standard double floating-point (FP) available. One common way of extending the precision is the multiple-component approach, in which real numbers are represented as the unevaluated sum of several standard machine precision FP numbers. This representation is called a FP expansion and it offers the simplicity of using directly available and highly optimized FP operations.
We propose new data-parallel algorithms for adding and multiplying FP expansions specially designed for extended precision computations on GPUs <ref xlink:href="#pacap-2016-bid35" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>. These are generalized algorithms that can manipulate FP expansions of different sizes (from double-double up to a few tens of doubles) and ensure a certain worst case error bound on the results.</p>
        <p>
          <i>This work is done in collaboration with Mioara Joldes (CNRS/LAAS), Jean-Michel Muller (CNRS/LIP) and Valentina Popescu (ENS Lyon/LIP).</i>
        </p>
      </subsection>
    </subsection>
    <subsection id="uid102" level="1">
      <bodyTitle>Processor Architecture</bodyTitle>
      <participants>
        <person key="alf-2014-idm25392">
          <firstname>Pierre</firstname>
          <lastname>Michaud</lastname>
        </person>
        <person key="alf-2014-idm26632">
          <firstname>Sylvain</firstname>
          <lastname>Collange</lastname>
        </person>
        <person key="alf-2014-idp66144">
          <firstname>Erven</firstname>
          <lastname>Rohou</lastname>
        </person>
        <person key="alf-2014-idm28120">
          <firstname>André</firstname>
          <lastname>Seznec</lastname>
        </person>
        <person key="alf-2014-idp86168">
          <firstname>Arthur</firstname>
          <lastname>Perais</lastname>
        </person>
        <person key="alf-2014-idp80056">
          <firstname>Sajith</firstname>
          <lastname>Kalathingal</lastname>
        </person>
        <person key="alf-2014-idp83728">
          <firstname>Andrea</firstname>
          <lastname>Mondelli</lastname>
        </person>
        <person key="alf-2014-idp87384">
          <firstname>Aswinkumar</firstname>
          <lastname>Sridharan</lastname>
        </person>
        <person key="alf-2015-idp124512">
          <firstname>Biswabandan</firstname>
          <lastname>Panda</lastname>
        </person>
        <person key="alf-2015-idp123264">
          <firstname>Fernando</firstname>
          <lastname>Endo</lastname>
        </person>
        <person key="pacap-2016-idp200128">
          <firstname>Kleovoulos</firstname>
          <lastname>Kalaitzidis</lastname>
        </person>
      </participants>
      <p>Processor, cache, locality, memory hierarchy, branch prediction,
multicore, power, temperature
</p>
      <subsection id="uid103" level="2">
        <bodyTitle>Microarchitecture</bodyTitle>
        <subsection id="uid104" level="3">
          <bodyTitle>Branch prediction</bodyTitle>
          <participants>
            <person key="alf-2014-idm28120">
              <firstname>André</firstname>
              <lastname>Seznec</lastname>
            </person>
          </participants>
          <p>
            <i>IMLI-based predictors</i>
          </p>
          <p noindent="true">The wormhole (WH) branch predictor was recently introduced to exploit branch outcome correlation in multidimensional loops. For some branches encapsulated in a multidimensional loop, their outcomes are correlated with those of the same branch in neighbor iterations, but in the previous outer loop iteration.
In <ref xlink:href="#pacap-2016-bid13" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>, we introduced practical predictor components to exploit this branch outcome correlation in multidimensional loops: the IMLI-based predictor components. The iteration index of the inner most loop in an application can be efficiently monitored at instruction fetch time using the Inner Most Loop Iteration (IMLI) counter. The outcomes of some branches are strongly correlated with the value of this IMLI counter. Our experiments show that augmenting a state-of-the-art global history predictor such as TAGE-SC-L <ref xlink:href="#pacap-2016-bid21" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/> with IMLI-based components outperforms previous state-of-the-art academic predictors leveraging local and global history at much lower hardware complexity (i.e., smaller storage budget , smaller number of tables and simpler management of speculative states).</p>
          <p>This study was accepted in the special issue Top Picks of the best papers in 2015 computer architecture conferences in IEEE Micro <ref xlink:href="#pacap-2016-bid36" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.</p>
          <p>
            <i>This research was done in collaboration with Joshua San Miguel and Jorge Albericio from University of Toronto</i>
          </p>
          <p>
            <i>Championship Branch Prediction</i>
          </p>
          <p noindent="true">The 5th Championship Branch Prediction was organized in Seoul in June 2016. The predictors submitted by the PACAP-team, respectively TAGE-SC-L and MTAGE-SC, for limited storage budgets and infinite storage budgets won the three tracks of the competition <ref xlink:href="#pacap-2016-bid20" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>, <ref xlink:href="#pacap-2016-bid21" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>. These predictors are derived from our reference work <ref xlink:href="#pacap-2016-bid37" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.</p>
        </subsection>
        <subsection id="uid105" level="3">
          <bodyTitle>Revisiting Value Prediction</bodyTitle>
          <participants>
            <person key="alf-2014-idp86168">
              <firstname>Arthur</firstname>
              <lastname>Perais</lastname>
            </person>
            <person key="alf-2014-idm28120">
              <firstname>André</firstname>
              <lastname>Seznec</lastname>
            </person>
          </participants>
          <p>Value prediction was proposed in the mid 90's to enhance
the performance of high-end microprocessors.
From 2013 to 2016, we have progressively revived the interest in value prediction.
At a first step, we showed that all predictors are amenable to very high accuracy at the cost
of some loss on prediction coverage <ref xlink:href="#pacap-2016-bid8" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.
Furthermore, we proposed EOLE <ref xlink:href="#pacap-2016-bid38" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>. EOLE leverages Value Prediction to <i>Early Execute</i> simple instructions whose operands are ready in parallel with Rename and to <i>Late Execute</i> to simple predicted instructions just before Commit. EOLE allows to reduce the out-of-order issue-width by 33% without impeding performance.</p>
          <p>An extension of the initial EOLE paper <ref xlink:href="#pacap-2016-bid38" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/> was published in ACM TOCS <ref xlink:href="#pacap-2016-bid39" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.</p>
        </subsection>
        <subsection id="uid106" level="3">
          <bodyTitle>Physical register sharing</bodyTitle>
          <participants>
            <person key="alf-2014-idp86168">
              <firstname>Arthur</firstname>
              <lastname>Perais</lastname>
            </person>
            <person key="alf-2014-idm28120">
              <firstname>André</firstname>
              <lastname>Seznec</lastname>
            </person>
          </participants>
          <p>Sharing a physical register between several instructions is needed to implement several microarchitectural optimizations. However, register sharing requires modifications to the register reclaiming process: Committing a single instruction does not guarantee that the physical register allocated to the previous mapping of its architectural destination register is free-able anymore. Consequently, a form of register reference counting must be implemented. While such mechanisms (e.g., dependency matrix, per register counters) have been described in the literature, we argue that they either require too much storage, or that they lengthen branch misprediction recovery by requiring sequential rollback. As an alternative, we present the Inflight Shared Register Buffer (ISRB), a new structure for register reference counting <ref xlink:href="#pacap-2016-bid40" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>. The ISRB has low storage overhead and lends itself to checkpoint-based recovery schemes, therefore allowing fast recovery on pipeline flushes. We illustrate our scheme with Move Elimination (short-circuiting moves) and an implementation of Speculative Memory Bypassing (short-circuiting store-load pairs) that makes use of a TAGE-like predictor to identify memory dependencies. We show that the whole potential of these two mechanisms can be achieved with a small register tracking structure.</p>
        </subsection>
        <subsection id="uid107" level="3">
          <bodyTitle>Register Sharing for Equality Prediction</bodyTitle>
          <participants>
            <person key="alf-2014-idp86168">
              <firstname>Arthur</firstname>
              <lastname>Perais</lastname>
            </person>
            <person key="alf-2015-idp123264">
              <firstname>Fernando</firstname>
              <lastname>Endo</lastname>
            </person>
            <person key="alf-2014-idm28120">
              <firstname>André</firstname>
              <lastname>Seznec</lastname>
            </person>
          </participants>
          <p>Recently, Value Prediction (VP) has been gaining renewed traction in the research community. VP speculates on the result of instructions to increase Instruction Level Parallelism (ILP). In most embodiments, VP requires large tables to track predictions for many static instructions. However, in many cases, it is possible to detect that the result of an instruction is produced by an older inflight instruction, but not to predict the result itself. Consequently it is possible to rely on predicting register equality and handle speculation through the renamer. To do so, we propose to use Distance Prediction <ref xlink:href="#pacap-2016-bid41" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>, a technique that was previously used to perform Speculative Memory Bypassing (short-circuiting def-store-load-use chains). Distance Prediction attempts to determine how many instructions separate the instruction of interest and the most recent older instruction that produced the same result. With this information, the physical register identifier of the older instruction can be retrieved from the ROB and provided to the renamer. The implementation of Distance Prediction necessitates a hardware mechanism to handle the sharing of physical registers as the ISRB <ref xlink:href="#pacap-2016-bid40" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.</p>
        </subsection>
        <subsection id="uid108" level="3">
          <bodyTitle>Storage-Free Memory Dependency Prediction </bodyTitle>
          <participants>
            <person key="alf-2014-idp86168">
              <firstname>Arthur</firstname>
              <lastname>Perais</lastname>
            </person>
            <person key="alf-2014-idm28120">
              <firstname>André</firstname>
              <lastname>Seznec</lastname>
            </person>
          </participants>
          <p>Memory Dependency Prediction (MDP) is paramount to good out-of-order performance, but decidedly not trivial as a all instances of a given static load may not necessarily depend on all instances of a given static store. As a result, for a given load, MDP should predict the exact store instruction the load depends on, and not only whether it depends on an inflight store or not, i.e., ideally, prediction should not be binary. However, we first argue that given the high degree of sophistication of modern branch predictors, the fact that a given dynamic load depends on an inflight store can be captured using the binary prediction capabilities of the branch predictor, providing coarse MDP at zero storage overhead. Second, by leveraging hysteresis counters, we show that the precise producer store can in fact be identified. This embodiment of MDP yields performance levels that are on par with state-of-the-art, and requires less than 70 additional bits of storage over a baseline without MDP at all <ref xlink:href="#pacap-2016-bid42" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.</p>
        </subsection>
        <subsection id="uid109" level="3">
          <bodyTitle>Compressed Caches</bodyTitle>
          <participants>
            <person key="alf-2014-idm28120">
              <firstname>André</firstname>
              <lastname>Seznec</lastname>
            </person>
            <person key="alf-2015-idp124512">
              <firstname>Biswabandan</firstname>
              <lastname>Panda</lastname>
            </person>
          </participants>
          <p>
            <i>The YACC compressed cache</i>
          </p>
          <p noindent="true">Cache memories play a critical role in bridging the latency, bandwidth, and energy gaps between cores and off-chip memory. However, caches frequently consume a significant fraction of a multicore chip's area, and thus account for a significant fraction of its cost. Compression has the potential to improve the effective capacity of a cache, providing the performance and energy benefits of a larger cache while using less area. The design of a compressed cache must address two important issues: i) a low-latency, low-overhead compression algorithm that can represent a fixed-size cache block using fewer bits and ii) a cache organization that can efficiently store the resulting variable-size compressed blocks. This paper focuses on the latter issue. We propose YACC (Yet Another Compressed Cache), a new compressed cache design that targets improving effective cache capacity with a simple design <ref xlink:href="#pacap-2016-bid43" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>. YACC uses super-blocks to reduce tag overheads, while packing variable-size compressed blocks to reduce internal fragmentation. YACC achieves the benefits of two state-of-the art compressed caches, Decoupled Compressed Cache (DCC) <ref xlink:href="#pacap-2016-bid44" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/> and Skewed Compressed Cache (SCC) <ref xlink:href="#pacap-2016-bid10" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>, with a more practical and simpler design. YACC's cache layout is similar to conventional caches, with a largely unmodified tag array and unmodified data array.</p>
          <p>
            <i>This study was done in collaboration with Somayeh Sardashti and David Wood from University of Wisconsin.</i>
          </p>
          <p>
            <i>The DISH compression scheme</i>
          </p>
          <p noindent="true">The effectiveness of a compressed cache depends on three features: i) the compression scheme, ii) the compaction scheme, and iii) the cache layout of the compressed cache.
Both SCC <ref xlink:href="#pacap-2016-bid10" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/> and YACC <ref xlink:href="#pacap-2016-bid43" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/> use compression techniques to compress individual cache blocks, and then a compaction technique to compact multiple contiguous compressed blocks into a single data entry. The primary attribute used by these techniques for compaction is the compression factor of the cache blocks, and in this process, they waste cache space. We propose dictionary sharing (DISH), a dictionary based cache compression scheme that reduces this wastage <ref xlink:href="#pacap-2016-bid45" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>. DISH compresses a cache block by keeping in mind that the block is a potential candidate for the compaction process. DISH encodes a cache block with a dictionary that stores the distinct 4-byte chunks of a cache block and the dictionary is shared among multiple neighboring cache blocks. The simple encoding scheme of DISH also provides a single cycle decompression latency and it does not change the cache layout of compressed caches. Compressed cache layouts that use DISH outperforms the compression schemes, such as BDI and CPACK+Z, in terms of compression ratio, system performance , and energy efficiency.</p>
        </subsection>
        <subsection id="uid110" level="3">
          <bodyTitle>Clustered microarchitecture</bodyTitle>
          <participants>
            <person key="alf-2014-idp83728">
              <firstname>Andrea</firstname>
              <lastname>Mondelli</lastname>
            </person>
            <person key="alf-2014-idm25392">
              <firstname>Pierre</firstname>
              <lastname>Michaud</lastname>
            </person>
            <person key="alf-2014-idm28120">
              <firstname>André</firstname>
              <lastname>Seznec</lastname>
            </person>
          </participants>
          <p>In the last 10 years, the clock frequency of
high-end superscalar processors did not increase significantly.
Performance keeps being increased mainly by integrating more cores on the same chip
and by introducing new instruction set extensions. However, this benefits only to some applications
and requires rewriting and/or recompiling these applications.
A more general way to increase performance is to increase the IPC,
the number of instructions executed per cycle.</p>
          <p>In <ref xlink:href="#pacap-2016-bid11" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>, we argue that some of the benefits of technology scaling should be used
to increase the IPC of future superscalar cores.
Starting from microarchitecture parameters similar to recent commercial
high-end cores, we show that an effective way to increase the IPC
is to increase the issue width.
But this must be done without impacting the clock cycle.
We propose to combine two known techniques: clustering and register write specialization.
The objective of past work on clustered microarchitecture was to allow a higher clock
frequency while minimizing the IPC loss. This led researchers
to consider narrow-issue clusters. Our objective, instead, is to increase the IPC
without impacting the clock cycle, which means wide-issue clusters.
We show that, on a wide-issue dual cluster, a very simple steering policy that sends
64 consecutive instructions to the same cluster, the next 64 instructions to the other cluster,
and so on, permits tolerating an inter-cluster delay of several cycles.
We also propose a method for decreasing the energy cost of sending results of one cluster
to the other cluster.</p>
          <p>This study published in ACM TACO in 2015
<ref xlink:href="#pacap-2016-bid11" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/> and was presented at the HIPEAC 2016
conference.</p>
        </subsection>
        <subsection id="uid111" level="3">
          <bodyTitle>Hardware data prefetching</bodyTitle>
          <participants>
            <person key="alf-2014-idm25392">
              <firstname>Pierre</firstname>
              <lastname>Michaud</lastname>
            </person>
          </participants>
          <p>Hardware prefetching is an important feature of modern high-performance processors.
When an application's working set is too large to fit in on-chip caches,
disabling hardware prefetchers may result in severe performance reduction.
We propose a new hardware data prefetcher, the Best-Offset (BO) prefetcher.
The BO prefetcher is an offset prefetcher using a new method
for selecting the best prefetch offset taking into account prefetch timeliness.
The hardware required for implementing the BO prefetcher is very simple.
A version of the BO prefetcher won the 2015 Data Prefetching Championship.
A comprehensive study of the BO prefetcher was presented at the HPCA 2016 conference
<ref xlink:href="#pacap-2016-bid46" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.</p>
        </subsection>
        <subsection id="uid112" level="3">
          <bodyTitle>Exploiting loops for lower energy consumption</bodyTitle>
          <participants>
            <person key="alf-2014-idp83728">
              <firstname>Andrea</firstname>
              <lastname>Mondelli</lastname>
            </person>
            <person key="alf-2014-idm25392">
              <firstname>Pierre</firstname>
              <lastname>Michaud</lastname>
            </person>
            <person key="alf-2014-idm28120">
              <firstname>André</firstname>
              <lastname>Seznec</lastname>
            </person>
          </participants>
          <p>Recent superscalar processors use a loop buffer to decrease the energy consumption in the front-end.
The energy savings comes from the branch predictor, instruction cache and instruction decoder being idle
when micro-ops are delivered to the back-end from the loop buffer.
We explored the possibility to exploit loop behaviors for decreasing energy consumption further, in the back-end,
without impacting performance.
We proposed two independent optimizations requiring little extra hardware.
The first optimization detects and removes from the execution redundant micro-ops producing the same result
in every loop iteration. The second optimization focuses on loop loads and detects situations where a loop
load needs accessing only the data cache, or only the store queue, not both.</p>
        </subsection>
      </subsection>
      <subsection id="uid113" level="2">
        <bodyTitle>Microarchitecture Performance Modeling</bodyTitle>
        <subsection id="uid114" level="3">
          <bodyTitle>Optimal cache replacement</bodyTitle>
          <participants>
            <person key="alf-2014-idm25392">
              <firstname>Pierre</firstname>
              <lastname>Michaud</lastname>
            </person>
          </participants>
          <p>A cache replacement policy is an algorithm, implemented in hardware,
selecting a block to evict to make room for an incoming block.
This research topic has been revitalized recently, as level-2 and level-3 caches were integrated on chip.
A cache replacement policy cannot be optimal in general unless it has the knowledge of future references.
Unfortunately, practical replacement policies do not have this knowledge.
Still, optimal replacement is an important benchmark for understanding replacement policies.
Moreover, some new replacement policies proposed recently are directly inspired from algorithms
for determining hits and misses under optimal replacement. Hence it is important to improve our understanding
of optimal replacement.</p>
          <p>The OPT policy, which evicts the block referenced furthest in the future,
was proved optimal by Mattson et al. <ref xlink:href="#pacap-2016-bid47" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.
However, their proof is long and somewhat complicated.
In collaboration with some researchers from Inha University,
we found a shorter and more intuitive proof of optimality for OPT <ref xlink:href="#pacap-2016-bid48" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.</p>
          <p>An intriguing aspect of optimal replacement, seldom mentioned in the literature,
is the fact that Belady's MIN algorithm determines OPT hits and misses without
the knowledge of future references <ref xlink:href="#pacap-2016-bid49" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>. Starting from this fact, we searched and found
a new algorithm, different from MIN, for determining OPT hits and misses. This algorithm provides
new insights about optimal replacement. We show that traces of OPT stack distances
have a distinctive structure. In particular, we prove that OPT miss curves are always convex.
We show that, like an LRU cache, an OPT cache cannot experience
more misses as the reuse distance of references is decreased. Consequently,
accessing data circularly is the worst access pattern for OPT, like it is for LRU.
We discovered an equivalence between an OPT cache of associativity N with bypassing allowed
and an OPT cache of associativity N+1 with bypassing disabled.
A paper deriving these results was accepted in ACM TACO
and will be presented at the HiPEAC 2017 conference <ref xlink:href="#pacap-2016-bid50" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.</p>
        </subsection>
        <subsection id="uid115" level="3">
          <bodyTitle>Adaptive Intelligent Memory Systems</bodyTitle>
          <participants>
            <person key="alf-2014-idm28120">
              <firstname>André</firstname>
              <lastname>Seznec</lastname>
            </person>
            <person key="alf-2014-idp87384">
              <firstname>Aswinkumar</firstname>
              <lastname>Sridharan</lastname>
            </person>
          </participants>
          <p>Multi-core processors employ shared Last Level Caches (LLC). This trend will continue in the future with large multi-core processors (16 cores and beyond) as well. At the same time, the associativity of this LLC tends to remain in the order of sixteen. Consequently, with large multicore processors, the number of cores that share the LLC becomes larger than the associativity of the cache itself. LLC management policies have been extensively studied for small scale multi-cores (4 to 8 cores) and associativity degree in the 16 range. However, the impact of LLC management on large multi-cores is essentially unknown, in particular when the associativity degree is smaller than the number of cores.</p>
          <p>In <ref xlink:href="#pacap-2016-bid23" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>,
we introduce Adaptive Discrete and deprioritized Application PrioriTization (ADAPT), an LLC management policy addressing the large multi-cores where the LLC associativity degree is smaller than the number of cores. ADAPT builds on the use of the Footprint-number metric. Footprint-number is defined as the number of unique accesses (block addresses) that an application generates to a cache set in an interval of time. We propose a monitoring mechanism that dynamically samples cache sets to estimate the Footprint-number of applications and classifies them into discrete (distinct and more than two) priority buckets. The cache replacement policy leverages this classification and assigns priorities to cache lines of applications during cache replacement operations. Footprint-number is computed periodically to account the dynamic changes in applications behavior. We further find that de- prioritizing certain applications during cache replacement is beneficial to the overall performance. We evaluate our proposal on 16, 20 and 24-core multi-programmed workloads and discuss other aspects in detail.</p>
          <p>
            <i><ref xlink:href="#pacap-2016-bid23" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/> got the best paper award at the IPDPS 2016 conference.</i>
          </p>
        </subsection>
        <subsection id="uid116" level="3">
          <bodyTitle>Augmenting superscalar architecture for efficient many-thread parallel execution</bodyTitle>
          <participants>
            <person key="alf-2014-idm26632">
              <firstname>Sylvain</firstname>
              <lastname>Collange</lastname>
            </person>
            <person key="alf-2014-idm28120">
              <firstname>André</firstname>
              <lastname>Seznec</lastname>
            </person>
            <person key="alf-2014-idp80056">
              <firstname>Sajith</firstname>
              <lastname>Kalathingal</lastname>
            </person>
          </participants>
          <p>Threads of Single-Program Multiple-Data (SPMD) applications often exhibit very similar control flows, i.e. they execute the same instructions on different data. In <ref xlink:href="#pacap-2016-bid15" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/> we propose the Dynamic Inter-Thread Vectorization Architecture (DITVA) to leverage this implicit data-level parallelism in SPMD applications by assembling dynamic vector instructions at runtime. DITVA extends an in-order SMT processor with SIMD units with an inter-thread vectorization execution mode. In this mode, multiple scalar threads running in lockstep share a single instruction stream and their respective instruction instances are aggregated into SIMD instructions.
To balance thread-and data-level parallelism, threads are statically grouped into fixed-size independently scheduled warps. DITVA leverages existing SIMD units and maintains binary compatibility with existing CPU architectures.
Our evaluation on the SPMD applications from the PARSEC and Rodinia OpenMP benchmarks shows that a 4-warp <formula type="inline"><math xmlns="http://www.w3.org/1998/Math/MathML" overflow="scroll"><mo>×</mo></math></formula> 4-lane 4-issue DITVA architecture with a realistic bank-interleaved cache achieves 1.55<formula type="inline"><math xmlns="http://www.w3.org/1998/Math/MathML" overflow="scroll"><mo>×</mo></math></formula> higher performance than a 4-thread 4-issue SMT architecture with AVX instructions while fetching and issuing 51 % fewer instructions, achieving an overall 24 % energy reduction.</p>
          <p>Our paper <ref xlink:href="#pacap-2016-bid15" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/> received the Best Paper Award of the SBAC-PAD conference.</p>
        </subsection>
        <subsection id="uid117" level="3">
          <bodyTitle>Generalizing the SIMT execution model to general-purpose instruction sets</bodyTitle>
          <participants>
            <person key="alf-2014-idm26632">
              <firstname>Sylvain</firstname>
              <lastname>Collange</lastname>
            </person>
          </participants>
          <p>The <i>Single Instruction, Multiple Threads</i> (SIMT) execution model as implemented in NVIDIA Graphics Processing Units (GPUs) associates a multi-thread programming model with an SIMD execution model  <ref xlink:href="#pacap-2016-bid51" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.
It combines the simplicity of scalar code from the programmer's and compiler's perspective with the efficiency of SIMD execution units at the hardware level.
However, current SIMT architectures demand specific instruction sets. In particular, they need specific branch instructions to manage thread divergence and convergence. Thus, SIMT GPUs have remained incompatible with traditional general-purpose CPU instruction sets.</p>
          <p>We designed Simty, an SIMT processor proof of concept that lifts the instruction set incompatibility between CPUs and GPUs <ref xlink:href="#pacap-2016-bid52" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.
Simty is a massively multi-threaded processor core that dynamically assembles SIMD instructions from scalar multi-thread code. It runs the RISC-V (RV32-I) instruction set. Unlike existing SIMD or SIMT processors like GPUs, Simty takes binaries compiled for general-purpose processors without any instruction set extension or compiler changes.
Simty is described in synthesizable RTL. A FPGA prototype validates its scaling up to 2048 threads per core with 32-wide SIMD units.
</p>
        </subsection>
      </subsection>
    </subsection>
    <subsection id="uid118" level="1">
      <bodyTitle>WCET estimation and optimization</bodyTitle>
      <participants>
        <person key="alf-2014-idp69920">
          <firstname>Isabelle</firstname>
          <lastname>Puaut</lastname>
        </person>
        <person key="alf-2014-idp67360">
          <firstname>Damien</firstname>
          <lastname>Hardy</lastname>
        </person>
        <person key="alf-2015-idp117024">
          <firstname>Viet Anh</firstname>
          <lastname>Nguyen</lastname>
        </person>
        <person key="alf-2015-idp119528">
          <firstname>Benjamin</firstname>
          <lastname>Rouxel</lastname>
        </person>
        <person key="pacap-2016-idp185376">
          <firstname>Sébastien</firstname>
          <lastname>Martinez</lastname>
        </person>
        <person key="alf-2014-idp66144">
          <firstname>Erven</firstname>
          <lastname>Rohou</lastname>
        </person>
      </participants>
      <subsection id="uid119" level="2">
        <bodyTitle>WCET estimation for many core processors</bodyTitle>
        <participants>
          <person key="alf-2015-idp117024">
            <firstname>Viet Anh</firstname>
            <lastname>Nguyen</lastname>
          </person>
          <person key="alf-2014-idp67360">
            <firstname>Damien</firstname>
            <lastname>Hardy</lastname>
          </person>
          <person key="pacap-2016-idp185376">
            <firstname>Sébastien</firstname>
            <lastname>Martinez</lastname>
          </person>
          <person key="alf-2014-idp69920">
            <firstname>Isabelle</firstname>
            <lastname>Puaut</lastname>
          </person>
          <person key="alf-2015-idp119528">
            <firstname>Benjamin</firstname>
            <lastname>Rouxel</lastname>
          </person>
        </participants>
        <subsection id="idp4492672" level="3">
          <bodyTitle>Optimization of WCETs by considering the effects of local caches</bodyTitle>
          <p>The overall goal of this research is to defined WCET estimation
methods for parallel applications running on many-core architectures,
such as the Kalray MPPA machine.</p>
          <p>Some approaches to reach this goal have been proposed, but they assume
the mapping of parallel applications on cores already
done. Unfortunately, on architectures with caches, task mapping
requires a priori known WCETs for tasks, which in turn requires
knowing task mapping (i.e., co-located tasks, co-running tasks) to
have tight WCET bounds. Therefore, scheduling parallel applications
and estimating their WCET introduce a chicken and egg situation.</p>
          <p>We address this issue by developing both optimal and heuristic
techniques for solving the scheduling problem, whose objective is to
minimize the WCET of a parallel application. Our proposed static
partitioned non-preemptive mapping strategies address the effect of
local caches to tighten the estimated WCET of the parallel
application. Experimental results obtained on real and synthetic
parallel applications show that co-locating tasks that reuse code and
data improves the WCET.</p>
          <p>
            <i>This research is part of the PIA Capacités project.</i>
          </p>
        </subsection>
        <subsection id="idp4496320" level="3">
          <bodyTitle>Accounting for shared resource contentions to minimize WCETs</bodyTitle>
          <p>Accurate WCET analysis for multi-cores is known to be challenging,
because of concurrent accesses to shared resources, such as
communication through busses or Networks on Chips (NoC). Since it is
impossible in general to guarantee the absence of resource conflicts
during execution, current WCET techniques either produce pessimistic
WCET estimates or constrain the execution to enforce the absence of
conflicts, at the price of a significant hardware under-utilization.
In addition, the large majority of existing works consider that the
platform workload consists of independent tasks. As parallel
programming is the most promising solution to improve performance, we
envision that within only a few years from now, real-time workloads
will evolve toward parallel programs. The WCET behavior of such
programs is challenging to analyze because they consist of <i>dependent</i> tasks interacting through complex
synchronization/communication mechanisms.</p>
          <p>In this work, we propose techniques that account for interferences to
access shared ressources, in order to minimize the WCET of parallel
applications. An optimal and a heuristic method are proposed to map and
schedule tasks on multi-cores. These methods take the structure of
applications (synchronizations/communications) into consideration to
tightly identify shared resource interferences and consequently
tighten WCET estimates.</p>
          <p>
            <i>This work is performed in cooperation with Steven Derrien,
Angeliki Kritikakou and Imen Fassi from the CAIRN research group and
is part of the ARGO H2020 project.</i>
          </p>
        </subsection>
      </subsection>
      <subsection id="uid120" level="2">
        <bodyTitle>Cache-Persistence-Aware Response-Time Analysis for Fixed-Priority Preemptive Systems</bodyTitle>
        <participants>
          <person key="alf-2014-idp67360">
            <firstname>Damien</firstname>
            <lastname>Hardy</lastname>
          </person>
          <person key="alf-2014-idp69920">
            <firstname>Isabelle</firstname>
            <lastname>Puaut</lastname>
          </person>
        </participants>
        <p>A task can be preempted by several jobs of higher priority tasks
during its execution. Assuming the worst-case memory demand for
each of these jobs leads to pessimistic worst-case response time
(WCRT) estimations. Indeed, there is a big chance that a large portion
of the instructions and data associated with the preempting task <formula type="inline"><math xmlns="http://www.w3.org/1998/Math/MathML" overflow="scroll"><msub><mi>τ</mi><mi>j</mi></msub></math></formula>
are still available in the cache when <formula type="inline"><math xmlns="http://www.w3.org/1998/Math/MathML" overflow="scroll"><msub><mi>τ</mi><mi>j</mi></msub></math></formula> releases its next
jobs. Accounting for this observation allows the pessimism of WCRT
analysis to be significantly reduced, which is not considered by
existing work.</p>
        <p>The four main contributions of this work are: 1) The concept of
persistent cache blocks is introduced in the context of WCRT analysis,
which allows re-use of cache blocks to be captured, 2) A
cache-persistence-aware WCRT analysis for fixed-priority preemptive
systems exploiting the PCBs to reduce the WCRT bound, 3) A multi-set
extension of the analysis that further improves the WCRT bound and 4)
An evaluation showing that our cache-persistence-aware WCRT analysis
results in up to 10 % higher schedulability than state-of-the-art
approaches.</p>
        <p>This work <ref xlink:href="#pacap-2016-bid53" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/> appeared at ECRTS 2016 and was
selected as an outstanding paper in this conference.</p>
        <p>
          <i>This work was performed in cooperation with Syed
Aftab Rashid, Geoffrey Nelissen, Benny Akesson and Eduardo Tovar from
ISEP (Polytechnic Institute of Porto), Portugal.</i>
        </p>
      </subsection>
    </subsection>
    <subsection id="uid121" level="1">
      <bodyTitle>Fault Tolerance</bodyTitle>
      <subsection id="uid122" level="2">
        <bodyTitle>WCET estimation for architectures with faulty caches</bodyTitle>
        <participants>
          <person key="alf-2014-idp67360">
            <firstname>Damien</firstname>
            <lastname>Hardy</lastname>
          </person>
          <person key="alf-2014-idp69920">
            <firstname>Isabelle</firstname>
            <lastname>Puaut</lastname>
          </person>
        </participants>
        <p>Fine-grained disabling and reconfiguration of hardware elements (functional units, cache blocks) will become economically necessary to recover from permanent failures, whose rate is expected to increase dramatically in the near future. This fine-grained disabling will lead to degraded performance as compared to a fault-free execution.</p>
        <p>Until recently, all static worst-case execution time (WCET) estimation methods were assuming fault-free processors, resulting in unsafe estimates in the presence of faults. The first static WCET estimation technique dealing with the presence of permanent faults in instruction caches was proposed in <ref xlink:href="#pacap-2016-bid54" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>. This study probabilistically quantified the impact of permanent faults on WCET estimates. It demonstrated that the probabilistic WCET (pWCET) estimates of tasks increase rapidly with the probability of faults as compared to fault-free WCET estimates.</p>
        <p>New results show that very simple reliability mechanisms allow mitigating the impact of faulty cache blocks on pWCETs. Two mechanisms, that make part of the cache resilient to faults are analyzed. Experiments show that the gain in pWCET for these two mechanisms are on average 48 % and 40 % as compared to an architecture with no reliability mechanism.</p>
        <p>This work <ref xlink:href="#pacap-2016-bid22" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/> appeared at DATE 2016 (best paper award for the embedded systems track).</p>
        <p>
          <i>This is joint work with Yannakis Sazeides from University of Cyprus.</i>
        </p>
      </subsection>
    </subsection>
  </resultats>
  <contrats id="uid123">
    <bodyTitle>Bilateral Contracts and Grants with Industry</bodyTitle>
    <subsection id="uid124" level="1">
      <bodyTitle>Bilateral Contracts with Industry</bodyTitle>
      <subsection id="uid125" level="2">
        <bodyTitle>Nano 2017 PSAIC</bodyTitle>
        <participants>
          <person key="alf-2015-idp107000">
            <firstname>Arif Ali</firstname>
            <lastname>Ana-Pparakkal</lastname>
          </person>
          <person key="alf-2014-idp66144">
            <firstname>Erven</firstname>
            <lastname>Rohou</lastname>
          </person>
          <person key="alf-2014-idp72592">
            <firstname>Emmanuel</firstname>
            <lastname>Riou</lastname>
          </person>
        </participants>
        <p>Nano 2017 PSAIC is a collaborative R&amp;D program involving Inria and
STMicroelectronics. The PSAIC (Performance and Size Auto-tuning
through Iterative Compilation) project concerns the automation of
program optimization through the combination of several tools and
techniques such as: compiler optimization, profiling, trace analysis,
iterative optimization and binary analysis/rewriting. For any given
application, the objective is to devise through a fully automated
process a compiler profile optimized for performance and code
size. For this purpose, we are developing instrumentation techniques
that can be focused and specialized to a specific part of the
application aimed to be monitored.</p>
        <p>The project involves the Inria teams PACAP, AriC, CAMUS and CORSE. PACAP
contributes program analyses at the binary level, as well as binary
transformations. We will also study the synergy between static
(compiler-level) and dynamic (run-time) analyses.</p>
      </subsection>
    </subsection>
    <subsection id="uid126" level="1">
      <bodyTitle>Bilateral Grants with Industry</bodyTitle>
      <subsection id="uid127" level="2">
        <bodyTitle>Intel research grant INTEL2014-8957</bodyTitle>
        <participants>
          <person key="alf-2014-idm28120">
            <firstname>André</firstname>
            <lastname>Seznec</lastname>
          </person>
          <person key="alf-2015-idp124512">
            <firstname>Biswabandan</firstname>
            <lastname>Panda</lastname>
          </person>
          <person key="alf-2014-idp86168">
            <firstname>Arthur</firstname>
            <lastname>Perais</lastname>
          </person>
          <person key="alf-2015-idp123264">
            <firstname>Fernando</firstname>
            <lastname>Endo</lastname>
          </person>
        </participants>
        <p>Intel is supporting the research of the PACAP project-team on “Mixing branch and value prediction to enable high sequential performance”.</p>
      </subsection>
      <subsection id="uid128" level="2">
        <bodyTitle>Intel research grant INTEL2016-11174</bodyTitle>
        <participants>
          <person key="alf-2014-idm28120">
            <firstname>André</firstname>
            <lastname>Seznec</lastname>
          </person>
          <person key="alf-2014-idm25392">
            <firstname>Pierre</firstname>
            <lastname>Michaud</lastname>
          </person>
          <person key="pacap-2016-idp200128">
            <firstname>Kleovoulos</firstname>
            <lastname>Kalaitzidis</lastname>
          </person>
        </participants>
        <p>Intel is supporting the research of the PACAP project-team on “Design tradeoffs for extreme cores”.</p>
      </subsection>
    </subsection>
  </contrats>
  <partenariat id="uid129">
    <bodyTitle>Partnerships and Cooperations</bodyTitle>
    <subsection id="uid130" level="1">
      <bodyTitle>National Initiatives</bodyTitle>
      <subsection id="uid131" level="2">
        <bodyTitle>Capacités: Projet “Investissement d'Avenir”, 1/11/14 to 31/01/2018</bodyTitle>
        <participants>
          <person key="alf-2014-idp67360">
            <firstname>Damien</firstname>
            <lastname>Hardy</lastname>
          </person>
          <person key="alf-2014-idp69920">
            <firstname>Isabelle</firstname>
            <lastname>Puaut</lastname>
          </person>
          <person key="alf-2015-idp117024">
            <firstname>Viet Anh</firstname>
            <lastname>Nguyen</lastname>
          </person>
          <person key="pacap-2016-idp185376">
            <firstname>Sébastien</firstname>
            <lastname>Martinez</lastname>
          </person>
        </participants>
        <p>The project objective is to develop a hardware and software
platform based on manycore architectures, and to demonstrate the
relevance of these manycore architectures (and more specifically
the Kalray manycore) for several industrial applications. The
Kalray MPPA manycore architecture is currently the only one able
to meet the needs of embedded systems simultaneously requiring
high performance, lower power consumption, and the ability to
meet the requirements of critical systems (low latency I/O,
deterministic processing times, and dependability).
The project partners are Kalray (lead), Airbus, Open-Wide, Safran
Sagem, IS2T, Real Time at Work, Dassault Aviation, Eurocopter,
MBDA, ProbaYes, IRIT, Onera, Verimag, Inria,
Irisa, Tima and Armines.</p>
      </subsection>
      <subsection id="uid132" level="2">
        <bodyTitle>Multicore: Inria Project Lab, 2013-2016</bodyTitle>
        <participants>
          <person key="alf-2014-idp66144">
            <firstname>Erven</firstname>
            <lastname>Rohou</lastname>
          </person>
          <person key="alf-2014-idp78840">
            <firstname>Nabil</firstname>
            <lastname>Hallou</lastname>
          </person>
        </participants>
        <p>Multicore is an Inria Project Lab (IPL, formerly <i>Action
d'Envergure</i>) started in 2013. It is entitled “Large scale
multicore virtualization for performance scaling and
portability”. Partner project-teams include: PACAP, ALGORILLE, CAMUS,
REGAL, RUNTIME, as well as DALI. This project aims to build
collaborative virtualization mechanisms that achieve essential tasks
related to parallel execution and data management. We want to unify
the analysis and transformation processes of programs and accompanying
data into one unique virtual machine.</p>
      </subsection>
      <subsection id="uid133" level="2">
        <bodyTitle>ANR Continuum 2015–2019</bodyTitle>
        <participants>
          <person key="alf-2014-idp66144">
            <firstname>Erven</firstname>
            <lastname>Rohou</lastname>
          </person>
          <person key="alf-2015-idp108256">
            <firstname>Rabab</firstname>
            <lastname>Bouziane</lastname>
          </person>
        </participants>
        <p>The CONTINUUM project aims to address the energy-efficiency challenge
in future computing systems by investigating a design continuum for
compute nodes, which seamlessly goes from software to technology
levels via hardware architecture. Power saving opportunities exist at
each of these levels, but the real measurable gains will come from the
synergistic focus on all these levels as considered in this
project. Then, a cross-disciplinary collaboration is promoted between
computer science and microelectronics, to achieve two main
breakthroughs: i) combination of state-of-the-art heterogeneous
adaptive embedded multicore architectures with emerging communication
and memory technologies and, ii) power-aware dynamic compilation
techniques that suitably match such a platform.</p>
        <p>Continuum started on Oct 1st 2015. Partners are LIRMM and Cortus SAS.</p>
      </subsection>
      <subsection id="uid134" level="2">
        <bodyTitle>ANR CHIST-ERA SECODE 2016-2018</bodyTitle>
        <participants>
          <person key="cidre-2015-idp112040">
            <firstname>Nicolas</firstname>
            <lastname>Kiss</lastname>
          </person>
          <person key="alf-2014-idp67360">
            <firstname>Damien</firstname>
            <lastname>Hardy</lastname>
          </person>
          <person key="alf-2014-idp66144">
            <firstname>Erven</firstname>
            <lastname>Rohou</lastname>
          </person>
        </participants>
        <p>In this project, we specify and design error correction codes suitable
for an efficient protection of sensitive information in the context of
Internet of Things (IoT) and connected objects. Such codes mitigate
passive attacks, like memory disclosure, and active attacks, like
stack smashing. The innovation of this project is to leverage these
codes for protecting against both cyber and physical attacks. The main
advantage is a full coverage of attacks of the connected embedded
systems, which is considered as a smart connected device and also a
physical device. The outcome of the project is first a method to
generate and execute cyber-resilient software, and second to protect
data and its manipulation from physical threats like side-channel
attacks. Theses results are demonstrated by using a smart sensor
application with hardened embedded firmware and tamper-proof hardware
platform.</p>
        <p>Partners are Télécom Paris Tech, Université Paris 8, University of
Sabancı(Turkey), and Université Catholique de Louvain (Belgium).</p>
      </subsection>
      <subsection id="uid135" level="2">
        <bodyTitle>ANR W-SEPT 2012-2016</bodyTitle>
        <participants>
          <person key="alf-2014-idp69920">
            <firstname>Isabelle</firstname>
            <lastname>Puaut</lastname>
          </person>
          <person key="alf-2014-idp66144">
            <firstname>Erven</firstname>
            <lastname>Rohou</lastname>
          </person>
        </participants>
        <p>Critical embedded systems are generally composed of repetitive tasks
that must meet drastic timing constraints, such as termination
deadlines. Providing an upper bound of the worst-case execution time
(WCET) of such tasks at design time is thus necessary to prove the
correctness of the system. Static WCET estimation methods, although
safe, may produce largely over-estimated values. The objective of the
project is to produce tighter WCET estimates by discovering and
transforming flow information at all levels of the software design
process, from high level-design models (e.g. Scade, Simulink) down to
binary code. The ANR W-SEPT project partners are Verimag Grenoble,
IRIT Toulouse, Inria Rennes. A case study is provided by Continental
Toulouse.</p>
      </subsection>
      <subsection id="uid136" level="2">
        <bodyTitle>PEPS INS2I gDGA</bodyTitle>
        <participants>
          <person key="alf-2014-idm26632">
            <firstname>Sylvain</firstname>
            <lastname>Collange</lastname>
          </person>
        </participants>
        <p>This interdisciplinary project aims at extending the definition and
the range of applicability of distance geometry, with a particular
attention to its discretization. As it is already possible to remark
from recent publications in the scientific literature, the distance
geometry can nowadays be seen as a classical problem in operational
research, with a wide range of potential applications. Among the
possible extensions, this project will mainly focus on dynamical
problems, motivated by a certain number of novel applications that we
have identified. These include interaction motion adaptation, the
simulation of crowd behaviors, and the conception of recommender
systems that are able to satisfy modern privacy regulations. The
classical application of the distance geometry arising in the
biological field will also be considered in this project. The
necessity of a strong computational power for the mentioned
applications motivates the need of implementing our algorithms in
environments capable of exploiting the resources in GPU cards.</p>
        <p>Partners are: Inria, Unviersité de Rennes 2, INSA Rennes, Université
d'Avignon, CNRS.</p>
      </subsection>
    </subsection>
    <subsection id="uid137" level="1">
      <bodyTitle>European Initiatives</bodyTitle>
      <subsection id="uid138" level="2">
        <bodyTitle>FP7 &amp; H2020 Projects</bodyTitle>
        <subsection id="uid139" level="3">
          <bodyTitle>ANTAREX</bodyTitle>
          <participants>
            <person key="alf-2014-idp66144">
              <firstname>Erven</firstname>
              <lastname>Rohou</lastname>
            </person>
            <person key="pacap-2016-idp182896">
              <firstname>Imane</firstname>
              <lastname>Lasri</lastname>
            </person>
          </participants>
          <sanspuceslist>
            <li id="uid140">
              <p noindent="true">Title: Auto-Tuning and Adaptivity appRoach for Energy efficient exascale HPC Systems</p>
            </li>
            <li id="uid141">
              <p noindent="true">Programm: H2020</p>
            </li>
            <li id="uid142">
              <p noindent="true">Duration: September 2015 - September 2018</p>
            </li>
            <li id="uid143">
              <p noindent="true">Coordinator: Politecnico di Milano, Italy (POLIMI)</p>
            </li>
            <li id="uid144">
              <p noindent="true">Partners:</p>
              <sanspuceslist>
                <li id="uid145">
                  <p noindent="true">Consorzio Interuniversitario Cineca (Italy)</p>
                </li>
                <li id="uid146">
                  <p noindent="true">Dompé Farmaceutici Spa (Italy)</p>
                </li>
                <li id="uid147">
                  <p noindent="true">Eidgenoessische Technische Hochschule Zürich (Switzerland)</p>
                </li>
                <li id="uid148">
                  <p noindent="true">Vysoka Skola Banska - Technicka Univerzita Ostrava (Czech Republic)</p>
                </li>
                <li id="uid149">
                  <p noindent="true">Politecnico di Milano (Italy)</p>
                </li>
                <li id="uid150">
                  <p noindent="true">Sygic As (Slovakia)</p>
                </li>
                <li id="uid151">
                  <p noindent="true">Universidade do Porto (Portugal)</p>
                </li>
              </sanspuceslist>
            </li>
            <li id="uid152">
              <p noindent="true">Inria contact: Erven Rohou</p>
            </li>
            <li id="uid153">
              <p noindent="true">Energy-efficient heterogeneous supercomputing architectures need to be coupled with a radically new software stack capable of exploiting the benefits offered by the heterogeneity at all the different levels (supercomputer, job, node) to meet the scalability and energy efficiency required by Exascale supercomputers. ANTAREX will solve these challenging problems by proposing a disruptive holistic approach spanning all the decision layers composing the supercomputer software stack and exploiting effectively the full system capabilities (including heterogeneity and energy management). The main goal of the ANTAREX project is to provide a breakthrough approach to express application self-adaptivity at design-time and to runtime manage and autotune applications for green and heterogenous High Performance Computing (HPC) systems up to the Exascale level.</p>
            </li>
          </sanspuceslist>
        </subsection>
        <subsection id="uid154" level="3">
          <bodyTitle>Eurolab-4-HPC</bodyTitle>
          <participants>
            <person key="alf-2014-idm28120">
              <firstname>André</firstname>
              <lastname>Seznec</lastname>
            </person>
          </participants>
          <sanspuceslist>
            <li id="uid155">
              <p noindent="true">Title: EuroLab-4-HPC: Foundations of a European Research Center of Excellence in High Performance Computing Systems</p>
            </li>
            <li id="uid156">
              <p noindent="true">Programm: H2020</p>
            </li>
            <li id="uid157">
              <p noindent="true">Duration: September 2015 - September 2017</p>
            </li>
            <li id="uid158">
              <p noindent="true">Coordinator: CHALMERS TEKNISKA HOEGSKOLA AB</p>
            </li>
            <li id="uid159">
              <p noindent="true">Partners:</p>
              <sanspuceslist>
                <li id="uid160">
                  <p noindent="true">Barcelona Supercomputing Center - Centro Nacional de Supercomputacion (Spain)</p>
                </li>
                <li id="uid161">
                  <p noindent="true">Chalmers Tekniska Hoegskola (Sweden)</p>
                </li>
                <li id="uid162">
                  <p noindent="true">École Polytechnique Federale de Lausanne (Switzerland)</p>
                </li>
                <li id="uid163">
                  <p noindent="true">Foundation for Research and Technology Hellas (Greece)</p>
                </li>
                <li id="uid164">
                  <p noindent="true">Universität Stuttgart (Germany)</p>
                </li>
                <li id="uid165">
                  <p noindent="true">Rheinisch-Westfaelische Technische Hochschule Aachen (Germany)</p>
                </li>
                <li id="uid166">
                  <p noindent="true">Technion - Israel Institute of Technology (Israel)</p>
                </li>
                <li id="uid167">
                  <p noindent="true">Universitaet Augsburg (Germany)</p>
                </li>
                <li id="uid168">
                  <p noindent="true">The University of Edinburgh (United Kingdom)</p>
                </li>
                <li id="uid169">
                  <p noindent="true">Universiteit Gent (Belgium)</p>
                </li>
                <li id="uid170">
                  <p noindent="true">The University of Manchester (United Kingdom)</p>
                </li>
              </sanspuceslist>
            </li>
            <li id="uid171">
              <p noindent="true">Inria contact: Albert Cohen (Inria Paris)</p>
            </li>
            <li id="uid172">
              <p noindent="true">Europe has built momentum in becoming a leader in large parts of the HPC ecosystem. It has brought together technical and business stakeholders from application developers via system software to exascale systems. Despite such gains, excellence in high performance computing systems is often fragmented and opportunities for synergy missed. To compete internationally, Europe must bring together the best research groups to tackle the longterm challenges for HPC. These typically cut across layers, e.g., performance, energy efficiency and dependability, so excellence in research must target all the layers in the system stack. The EuroLab-4-HPC project's bold overall goal is to build connected and sustainable leadership in high-performance computing systems by bringing together the different and leading performance oriented communities in Europe, working across all layers of the system stack and, at the same time, fueling new industries in HPC.</p>
            </li>
          </sanspuceslist>
        </subsection>
        <subsection id="uid173" level="3">
          <bodyTitle>DAL</bodyTitle>
          <participants>
            <person key="alf-2014-idm25392">
              <firstname>Pierre</firstname>
              <lastname>Michaud</lastname>
            </person>
            <person key="alf-2014-idm26632">
              <firstname>Sylvain</firstname>
              <lastname>Collange</lastname>
            </person>
            <person key="alf-2014-idp66144">
              <firstname>Erven</firstname>
              <lastname>Rohou</lastname>
            </person>
            <person key="alf-2014-idm28120">
              <firstname>André</firstname>
              <lastname>Seznec</lastname>
            </person>
            <person key="alf-2014-idp86168">
              <firstname>Arthur</firstname>
              <lastname>Perais</lastname>
            </person>
            <person key="alf-2014-idp80056">
              <firstname>Sajith</firstname>
              <lastname>Kalathingal</lastname>
            </person>
            <person key="alf-2014-idp83728">
              <firstname>Andrea</firstname>
              <lastname>Mondelli</lastname>
            </person>
            <person key="alf-2014-idp87384">
              <firstname>Aswinkumar</firstname>
              <lastname>Sridharan</lastname>
            </person>
          </participants>
          <sanspuceslist>
            <li id="uid174">
              <p noindent="true">Title: DAL: Defying Amdahl's Law</p>
            </li>
            <li id="uid175">
              <p noindent="true">Program: FP7</p>
            </li>
            <li id="uid176">
              <p noindent="true">Type: ERC</p>
            </li>
            <li id="uid177">
              <p noindent="true">Duration: April 2011 - March 2016</p>
            </li>
            <li id="uid178">
              <p noindent="true">Coordinator: Inria</p>
            </li>
            <li id="uid179">
              <p noindent="true">Inria contact: André Seznec</p>
            </li>
            <li id="uid180">
              <p noindent="true">Multicore processors have now become mainstream for both general-purpose and embedded computing. Instead of working on improving the architecture of the next generation multicore, with the DAL project, we deliberately anticipate the next few generations of multicores. While multicores featuring 1000's of cores might become feasible around 2020, there are strong indications that sequential programming style will continue to be dominant. Even future mainstream parallel applications will exhibit large sequential sections. Amdahl's law indicates that high performance on these sequential sections is needed to enable overall high performance on the whole application. On many (most) applications, the effective performance of future computer systems using a 1000-core processor chip will significantly depend on their performance on both sequential code sections and single thread. We envision that, around 2020, the processor chips will feature a few complex cores and many (may be 1000's) simpler, more silicon and power effective cores. In the DAL research project, we will explore the microarchitecture techniques that will be needed to enable high performance on such heterogeneous processor chips. Very high performance will be required on both sequential sections -legacy sequential codes, sequential sections of parallel applications- and critical threads on parallel applications -e.g. the main thread controlling the application. Our research will focus on enhancing single process performance. On the microarchitecture side, we will explore both a radically new approach, the sequential accelerator, and more conventional processor architectures. We will also study how to exploit heterogeneous multicore architectures to enhance sequential thread performance.</p>
            </li>
          </sanspuceslist>
        </subsection>
        <subsection id="uid181" level="3">
          <bodyTitle>ARGO</bodyTitle>
          <participants>
            <person key="alf-2014-idp69920">
              <firstname>Isabelle</firstname>
              <lastname>Puaut</lastname>
            </person>
            <person key="alf-2014-idp67360">
              <firstname>Damien</firstname>
              <lastname>Hardy</lastname>
            </person>
          </participants>
          <sanspuceslist>
            <li id="uid182">
              <p noindent="true">Title: Argo: WCET-Aware Parallelization of Model-Based Applications for Heterogeneous Parallel Systems</p>
            </li>
            <li id="uid183">
              <p noindent="true">Program: H2020</p>
            </li>
            <li id="uid184">
              <p noindent="true">Type: RIA</p>
            </li>
            <li id="uid185">
              <p noindent="true">Duration: Jan 2016 - Dec 2018</p>
            </li>
            <li id="uid186">
              <p noindent="true">Coordinator: Karlsruher Institut fuer Technologie (KIT)</p>
            </li>
            <li id="uid187">
              <p noindent="true">Université Rennes I contact: Steven Derrien</p>
            </li>
            <li id="uid188">
              <p noindent="true">Partners:</p>
              <sanspuceslist>
                <li id="uid189">
                  <p noindent="true">Karlsruher Institut fuer Technologie (KIT)</p>
                </li>
                <li id="uid190">
                  <p noindent="true">SCILAB enterprises SAS</p>
                </li>
                <li id="uid191">
                  <p noindent="true">Recore Systems BV</p>
                </li>
                <li id="uid192">
                  <p noindent="true">Université de Rennes 1</p>
                </li>
                <li id="uid193">
                  <p noindent="true">Technologiko Ekpaideftiko Idryma (TEI) Dytikis Elladas</p>
                </li>
                <li id="uid194">
                  <p noindent="true">Absint GmbH</p>
                </li>
                <li id="uid195">
                  <p noindent="true">Deutsches Zentrum fuer Luft - und Raumfahrt EV</p>
                </li>
                <li id="uid196">
                  <p noindent="true">Fraunhofer</p>
                </li>
              </sanspuceslist>
            </li>
            <li id="uid197">
              <p noindent="true">Increasing performance and reducing costs, while maintaining safety
levels and programmability are the key demands for embedded and
cyber-physical systems in European domains, e.g. aerospace,
automation, and automotive. For many applications, the necessary
performance with low energy consumption can only be provided by
customized computing platforms based on heterogeneous many-core
architectures. However, their parallel programming with time-critical
embedded applications suffers from a complex toolchain and programming
process. Argo (WCET-Aware PaRallelization of Model-Based Applications
for HeteroGeneOus Parallel Systems) will address this challenge with
a holistic approach for programming heterogeneous multi- and many-core
architectures using automatic parallelization of model-based real-time
applications. Argo will enhance WCET-aware automatic parallelization
by a crosslayer programming approach combining automatic tool-based
and user-guided parallelization to reduce the need for expertise in
programming parallel heterogeneous architectures. The Argo approach
will be assessed and demonstrated by prototyping comprehensive
time-critical applications from both aerospace and industrial
automation domains on customized heterogeneous many-core platforms.</p>
            </li>
          </sanspuceslist>
          <p>Argo also involves Steven Derrien, Angeliki Kritikakou, and Imen Fassi
from the CAIRN team.</p>
        </subsection>
      </subsection>
      <subsection id="uid198" level="2">
        <bodyTitle>Collaborations in European Programs, Except FP7 &amp; H2020</bodyTitle>
        <subsection id="uid199" level="3">
          <bodyTitle>COST Action TACLe - Timing Analysis on Code-Level 10-2012/09-2016</bodyTitle>
          <participants>
            <person key="alf-2014-idp67360">
              <firstname>Damien</firstname>
              <lastname>Hardy</lastname>
            </person>
            <person key="alf-2014-idp69920">
              <firstname>Isabelle</firstname>
              <lastname>Puaut</lastname>
            </person>
            <person key="alf-2015-idp119528">
              <firstname>Benjamin</firstname>
              <lastname>Rouxel</lastname>
            </person>
          </participants>
          <p>Embedded systems increasingly permeate our daily lives. Many of those
systems are business- or safety-critical, with strict timing
requirements. Code-level timing analysis (used to analyze software
running on some given hardware w.r.t. its timing properties) is an
indispensable technique for ascertaining whether or not these
requirements are met. However, recent developments in hardware,
especially multi-core processors, and in software organization render
analysis increasingly more difficult, thus challenging the evolution
of timing analysis techniques.</p>
          <p>New principles for building "timing-composable" embedded systems are
needed in order to make timing analysis tractable in the future. This
requires improved contacts within the timing analysis community, as
well as with related communities dealing with other forms of analysis
such as model-checking and type-inference, and with computer
architectures and compilers. The goal of this COST Action is to gather
these forces in order to develop industrial-strength code-level timing
analysis techniques for future-generation embedded systems, through
several working groups:</p>
          <simplelist>
            <li id="uid200">
              <p noindent="true">WG1 Timing models for multi-cores and timing composability</p>
            </li>
            <li id="uid201">
              <p noindent="true">WG2 Tooling aspects</p>
            </li>
            <li id="uid202">
              <p noindent="true">WG3 Early-stage timing analysis</p>
            </li>
            <li id="uid203">
              <p noindent="true">WG4 Resources other than time</p>
            </li>
          </simplelist>
          <p>Isabelle Puaut is in the management committee of the COST Action TACLe - Timing Analysis on Code-Level (<ref xlink:href="http://www.tacle.eu" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">http://<allowbreak/>www.<allowbreak/>tacle.<allowbreak/>eu</ref>). She is responsible of Short Term Scientific Missions (STSM) within TACLe.</p>
        </subsection>
      </subsection>
      <subsection id="uid204" level="2">
        <bodyTitle>Collaborations with Major European Organizations</bodyTitle>
        <subsection id="uid205" level="3">
          <bodyTitle>HiPEAC4 NoE</bodyTitle>
          <participants>
            <person key="alf-2014-idm25392">
              <firstname>Pierre</firstname>
              <lastname>Michaud</lastname>
            </person>
            <person key="alf-2014-idp66144">
              <firstname>Erven</firstname>
              <lastname>Rohou</lastname>
            </person>
            <person key="alf-2014-idm28120">
              <firstname>André</firstname>
              <lastname>Seznec</lastname>
            </person>
          </participants>
          <p>P. Michaud, A. Seznec and E. Rohou are members of the European Network
of Excellence HiPEAC4.</p>
          <p>HiPEAC4 addresses the design and implementation of high-performance
commodity computing devices in the 10+ year horizon, covering both the
processor design, the optimizing compiler infrastructure, and the
evaluation of upcoming applications made possible by the increased
computing power of future devices.</p>
        </subsection>
      </subsection>
    </subsection>
    <subsection id="uid206" level="1">
      <bodyTitle>International Initiatives</bodyTitle>
      <subsection id="uid207" level="2">
        <bodyTitle>PHC IMHOTEP</bodyTitle>
        <participants>
          <person key="alf-2014-idp66144">
            <firstname>Erven</firstname>
            <lastname>Rohou</lastname>
          </person>
        </participants>
        <sanspuceslist>
          <li id="uid208">
            <p noindent="true">Title: Thoth – An Automatic Dynamic Binary Parallelisation System</p>
          </li>
          <li id="uid209">
            <p noindent="true">International Partner (Institution - Laboratory - Researcher):</p>
            <sanspuceslist>
              <li id="uid210">
                <p noindent="true">Egypt-Japan University of Science and Technology - Prof. Ahmed
ElMahdy.</p>
              </li>
            </sanspuceslist>
          </li>
          <li id="uid211">
            <p noindent="true">Dates: 2016–2017</p>
          </li>
        </sanspuceslist>
        <p>With the current global trend towards utilizing cloud computing and
smart devices, executing the same application across becomes a
necessity. Moreover, parallelism is now abundant with various forms
that include thread- and data-parallel execution models. Such
diversity in ISA and explicit parallelism makes software development
cost prohibitive, especially for natively optimized binaries. This
project leverages dynamic binary translation technology to provide for
exploiting the underlying parallel resources without the need of
having the source code of the application. In particular the project
integrates low overhead dynamic profiling, novel OSR parallel
de-optimization and a retargetable parallelization modules to allow
for dynamic parallelization of binaries.</p>
      </subsection>
      <subsection id="uid212" level="2">
        <bodyTitle>Inria Associate Teams Not Involved in an Inria International Labs</bodyTitle>
        <subsection id="uid213" level="3">
          <bodyTitle>PROSPIEL</bodyTitle>
          <participants>
            <person key="alf-2014-idm26632">
              <firstname>Sylvain</firstname>
              <lastname>Collange</lastname>
            </person>
          </participants>
          <sanspuceslist>
            <li id="uid214">
              <p noindent="true">Title: Profiling and specialization for locality</p>
            </li>
            <li id="uid215">
              <p noindent="true">International Partner (Institution - Laboratory - Researcher):</p>
              <sanspuceslist>
                <li id="uid216">
                  <p noindent="true">Universidade Federal de Minas Gerais (Brazil) - DCC - Fernando
Magno Quintão Pereira</p>
                </li>
              </sanspuceslist>
            </li>
            <li id="uid217">
              <p noindent="true">Start year: 2015</p>
            </li>
            <li id="uid218">
              <p noindent="true">See also: <ref xlink:href="https://team.inria.fr/pacap/prospiel/" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>team.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>pacap/<allowbreak/>prospiel/</ref></p>
            </li>
            <li id="uid219">
              <p noindent="true">The PROSPIEL project aims at optimizing parallel applications for high performance on new throughput-oriented architectures: GPUs and many-core processors. Traditionally, code optimization is driven by a program analysis performed either statically at compile-time, or dynamically at run-time. Static program analysis is fully reliable but often over-conservative. Dynamic analysis provides more accurate data, but faces strong execution time constraints and does not provide any guarantee.
By combining profiling-guided specialization of parallel programs with runtime checks for correctness, PROSPIEL seeks to capture the advantages of both static analysis and dynamic analysis. The project relies on the polytope model, a mathematical representation for parallel loops, as a theoretical foundation. It focuses on analyzing and optimizing performance aspects that become increasingly critical on modern parallel computer architectures: locality and regularity.</p>
            </li>
          </sanspuceslist>
        </subsection>
      </subsection>
      <subsection id="uid220" level="2">
        <bodyTitle>Inria International Partners</bodyTitle>
        <subsection id="uid221" level="3">
          <bodyTitle>Informal International Partners</bodyTitle>
          <p>The PACAP project-team has informal collaborations (visits, common
publications) with University of Wisconsin at Madison (Pr Wood),
University of Toronto (Pr Moshovos), University of Ghent (Dr Eyerman),
University of Uppsala (Pr Hagersten), University of Cyprus (Pr
Sazeides), the Egyptian-Japanese University of Science and Technology
(Pr Ahmed El-Mahdy), Intel Haifa (Dr Zaks, Eng Nuzman), Barcelona
Supercomputing Center (Dr Cazorla, Dr Abella), ISEP Porto (Dr
Nelissen, Dr Nélis).</p>
        </subsection>
      </subsection>
    </subsection>
    <subsection id="uid222" level="1">
      <bodyTitle>International Research Visitors</bodyTitle>
      <subsection id="uid223" level="2">
        <bodyTitle>Visits of International Scientists</bodyTitle>
        <subsection id="uid224" level="3">
          <bodyTitle>Internships</bodyTitle>
          <p>Rubens Emilio Alves Moreira, student at Universidade Federal de Minas
Gerais, visited from Feb 2016 to May 2016 within the context of the
PROSPIEL associated team.</p>
          <p>Stefano Cherubin, PhD student at Politecnico di Milano for one month
in Oct 2016, within the context of the ANTAREX H2020 project.</p>
          <p>Anita Tino, PhD student at Ryerson University, visited from Oct 2016
within the context of a MITACS grant.</p>
        </subsection>
      </subsection>
    </subsection>
  </partenariat>
  <diffusion id="uid225">
    <bodyTitle>Dissemination</bodyTitle>
    <subsection id="uid226" level="1">
      <bodyTitle>Promoting Scientific Activities</bodyTitle>
      <subsection id="uid227" level="2">
        <bodyTitle>Scientific Events Organisation</bodyTitle>
        <subsection id="uid228" level="3">
          <bodyTitle>Member of the Organizing Committees</bodyTitle>
          <p>A. Seznec is member of the ACM/IEEE PACT conference steering committee.</p>
          <p>A. Seznec is member of the ACM/IEEE ISCA symposium steering committee.</p>
        </subsection>
      </subsection>
      <subsection id="uid229" level="2">
        <bodyTitle>Scientific Events Selection</bodyTitle>
        <subsection id="uid230" level="3">
          <bodyTitle>Chair of Conference Program Committees</bodyTitle>
          <p>Isabelle Puaut is Program Chair of the 2017 IEEE Real-Time Systems
Symposium (RTSS).</p>
          <p>A. Seznec was PC chair of the 2016 ACM/IEEE ISCA symposium.</p>
        </subsection>
        <subsection id="uid231" level="3">
          <bodyTitle>Member of the Conference Program Committees</bodyTitle>
          <p>Isabelle Puaut is member of the program committees of the Euromicro
Conference on Real Time Systems (ECRTS) 2016 and 2017, the IEEE
Real-Time Systems Symposium (RTSS) 2016, the IEEE Real-Time and
Embedded Technology and Applications Symposium (RTAS) 2017 and the
WCET workshop 2016.</p>
          <p>A. Seznec is a member of IEEE Micro 2017 Top Picks selection committee.</p>
          <p>A. Seznec was a member of the SAMOS 2016 conference program committee.</p>
          <p>Damien Hardy was a member of RTNS 2016 and WCET 2016 program committees.</p>
          <p>Pierre Michaud was a member of the program committees of the HPCA
2017 conference and of the 5th JILP Workshop on Computer
Architecture Competitions (JWAC-5).</p>
          <p>Sylvain Collange was PC member of ISCA 2016 and of Compas'2016.</p>
        </subsection>
      </subsection>
      <subsection id="uid232" level="2">
        <bodyTitle>Journal</bodyTitle>
        <subsection id="uid233" level="3">
          <bodyTitle>Member of the Editorial Boards</bodyTitle>
          <p>Isabelle Puaut is Associate Editor for IEEE Transactions on Computers (IEEE TC).</p>
          <p>A. Seznec is a member of the editorial boards of IEEE Micro and ACM Transactions on Architecture and Compiler Optimization.</p>
        </subsection>
      </subsection>
      <subsection id="uid234" level="2">
        <bodyTitle>Invited Talks</bodyTitle>
        <p>Damien Hardy was invited to give a tutorial on Heptane at Tutor16 (1st
Tutorial on Tools for Real-Time Systems) in conjunction with the
Cyber-Physical Systems week 2016.</p>
        <p>Damien Hardy was invited from August 31st to September 2nd at the
Barcelona Supercomputing Center group. He presented an invited talk.</p>
        <p>A. Seznec presented invited talks at Intel Bangalore (compressed caches, branch prediction, value prediction) in Sept. 2016.</p>
        <p>A . Seznec presented the PACAP work on compressed caches at the ARM research summit in Sept. 2016.</p>
        <p>A. Seznec presented the PACAP work on compressed caches and register equality prediction at the Intel low latency ISRA workshop in Dec. 2016.</p>
      </subsection>
      <subsection id="uid235" level="2">
        <bodyTitle>Scientific Expertise</bodyTitle>
        <p>Erven Rohou was an expert for the ANR review process.</p>
      </subsection>
      <subsection id="uid236" level="2">
        <bodyTitle>Research Administration</bodyTitle>
        <p>Isabelle Puaut is responsible of Short Term Scientific Missions (STSM)
withing the European COST action Tacle (Timing Analysis at Code LEvel)
(<ref xlink:href="http://www.tacle.eu" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">http://<allowbreak/>www.<allowbreak/>tacle.<allowbreak/>eu</ref>).</p>
        <p>Isabelle Puaut is member of the steering committee of RTNS (Real-Time
Networks and Systems).</p>
        <p>Isabelle Puaut is member of the steering committee of the Worst Case
Execution Time (WCET) workshop, held in conjunction with the Euromicro
Conference on Real Time Systems (ECRTS).</p>
        <p>Isabelle Puaut is member of the scientific council of University of
Rennes 1.</p>
        <p>Isabelle Puaut is member of the administration council of the computer
science and electrical engineering department of University of Rennes
1.</p>
        <p>A. Seznec is an elected member of the Administration Council of Inria.</p>
        <p>Erven Rohou is a member of the Inria CDT (Commission du
Développement Technologique).</p>
        <p>As “correspondant scientifique des relations internationales” for
Inria Rennes Bretagne Atlantique, Erven Rohou is a member of the Inria
COST GTRI (Groupe de Travail "Relations Internationales" du Comité
d'Orientation Scientifique et Technologique).</p>
      </subsection>
    </subsection>
    <subsection id="uid237" level="1">
      <bodyTitle>Teaching - Supervision - Juries</bodyTitle>
      <subsection id="uid238" level="2">
        <bodyTitle>Teaching</bodyTitle>
        <sanspuceslist>
          <li id="uid239">
            <p noindent="true">Master: Isabelle Puaut, Operating systems, 1st year of master, total of 110 hours</p>
          </li>
          <li id="uid240">
            <p noindent="true">Master: Isabelle Puaut, Damien Hardy, Real-time systems, 1st year of master, total of 58 hours</p>
          </li>
          <li id="uid241">
            <p noindent="true">Master: Isabelle Puaut, Erven Rohou, Writing of scientific publications, 2nd year of master and PhD students, total of 24 hours</p>
          </li>
          <li id="uid242">
            <p noindent="true">Licence: Damien Hardy, Real-time systems, L3 Université de Rennes I, total of 60 hours</p>
          </li>
          <li id="uid243">
            <p noindent="true">Master: Damien Hardy, Operating systems, M2 Université de Rennes I, total of 60 hours</p>
          </li>
          <li id="uid244">
            <p noindent="true">Master: Damien Hardy, Operating systems, M1 Université de Rennes I, total of 60 hours</p>
          </li>
          <li id="uid245">
            <p noindent="true">Master: S. Collange, Programmation parallèle, 22 hours, M1, Université de Rennes I, France</p>
          </li>
        </sanspuceslist>
      </subsection>
      <subsection id="uid246" level="2">
        <bodyTitle>Supervision</bodyTitle>
        <sanspuceslist>
          <li id="uid247">
            <p noindent="true">PhD: Sajith Kalathingal, "Transforming TLP into DLP with the
Dynamic Inter-Thread Vectorization Architecture", Université
Rennes 1, Dec 2016, co-advisors S. Collange and A. Seznec</p>
          </li>
          <li id="uid248">
            <p noindent="true">PhD: Aswinkumar Sridharan, "Adaptive and Intelligent Memory
Systems", Université Rennes 1, Dec. 2016, advisor A. Seznec</p>
          </li>
          <li id="uid249">
            <p noindent="true">PhD: Arjun Suresh, "Intercepting Functions for Memoization",
Université Rennes 1, May 2016, co-advisors E. Rohou and A. Seznec</p>
          </li>
          <li id="uid250">
            <p noindent="true">PhD in progress, Viet Anh Nguyen, Worst-Case Execution Time
(WCET) Estimation for Many-core Architectures, started in january
2015. Supervised by Isabelle Puaut and Damien Hardy.</p>
          </li>
          <li id="uid251">
            <p noindent="true">PhD in progress, Benjamin Rouxel, Code optimizations for WCET
calculation on many-core platforms, started in october
2015. Supervised by Isabelle Puaut and Steven Derrien from the CAIRN
group.</p>
          </li>
          <li id="uid252">
            <p noindent="true">PhD in progress: Nabil Hallou, Université Rennes 1, Feb 2013,
co-advisors E. Rohou and P. Clauss (EPI Camus Inria Strasbourg)</p>
          </li>
          <li id="uid253">
            <p noindent="true">PhD in progress: Andrea Mondelli, Université Rennes 1, Oct
2013, co-advisors P. Michaud and A. Seznec</p>
          </li>
          <li id="uid254">
            <p noindent="true">PhD in progress: Rabab Bouziane, Université Rennes 1, Nov
2015, advisor E. Rohou and Abdoulaye Gamatié (LIRMM, Montpellier)</p>
          </li>
          <li id="uid255">
            <p noindent="true">PhD in progress: Arif Ali Ana-Pparakkal, Université Rennes 1,
Feb 2015, advisor E. Rohou</p>
          </li>
          <li id="uid256">
            <p noindent="true">PhD in progress: Simon Rokicki, Université Rennes 1, Sep 2015,
co-advisors E. Rohou and Steven Derrien (CAIRN)</p>
          </li>
          <li id="uid257">
            <p noindent="true">PhD in progress: Kleovoulos, Kalitzidis, "Ultrawide Issue
Superscalar Processors", Université Rennes 1, Dec. 2016, advisor
A. Seznec</p>
          </li>
        </sanspuceslist>
      </subsection>
      <subsection id="uid258" level="2">
        <bodyTitle>Juries</bodyTitle>
        <p>Isabelle Puaut was a member of the following committees:</p>
        <simplelist>
          <li id="uid259">
            <p noindent="true">PhD: Pierre Wilke, Formally Verified Compilation of Low-Level C code,
Université de Rennes 1, Nov 2016</p>
          </li>
          <li id="uid260">
            <p noindent="true">PhD: Guillaume Phavorin, Hard Real-Time Scheduling subjected to
Cache-Related Preemption Delays, Université de Poitiers, Sep 2016
(rapporteur)</p>
          </li>
          <li id="uid261">
            <p noindent="true">PhD: Vincent Mussot, Automates d’annotation de flot pour l’expression
et l'intégration de propriétés dans l’analyse de WCET, Université
Paul Sabatier, Toulouse, Dec 2016 (rapporteur)</p>
          </li>
          <li id="uid262">
            <p noindent="true">HDR: Mathieu Jan, Contributions au paradigme par cadencement
temporel (TT) et à l'embarquabilité des systèmes temps réel,
Université Paris Sud, Dec 2016 (rapporteur)</p>
          </li>
        </simplelist>
        <p>Erven Rohou was a member of the following committees:</p>
        <simplelist>
          <li id="uid263">
            <p noindent="true">PhD: Juan Manuel Martinez Caamano, Strasbourg</p>
          </li>
          <li id="uid264">
            <p noindent="true">PhD: Lénaïc Bagnères, Orsay</p>
          </li>
          <li id="uid265">
            <p noindent="true">PhD: Michele Scandale, Politecnico di Milano, Milan, Italy</p>
          </li>
          <li id="uid266">
            <p noindent="true">PhD: Amir Ashouri, Politecnico di Milano, Milan, Italy</p>
          </li>
          <li id="uid267">
            <p noindent="true">PhD: Sébastien Martinez, Télécom Bretagne, Brest</p>
          </li>
          <li id="uid268">
            <p noindent="true">PhD: Reem ElKhouly, Egypt-Japan University of Science and
Technology, Alexandrie, Egypt</p>
          </li>
        </simplelist>
        <subsection id="uid269" level="3">
          <bodyTitle>Assistant professor hiring committees</bodyTitle>
          <sanspuceslist>
            <li id="uid270">
              <p noindent="true">Isabelle Puaut: University of Toulouse (computer architecture and real-time systems)</p>
            </li>
            <li id="uid271">
              <p noindent="true">Isabelle Puaut: University of Chalmers, Sweden (real-time systems)</p>
            </li>
          </sanspuceslist>
        </subsection>
        <subsection id="uid272" level="3">
          <bodyTitle>Professor hiring committee:</bodyTitle>
          <sanspuceslist>
            <li id="uid273">
              <p noindent="true">Isabelle Puaut: UBO (Université de Bretagne Occidentale) - real-time systems</p>
            </li>
          </sanspuceslist>
        </subsection>
      </subsection>
    </subsection>
    <subsection id="uid274" level="1">
      <bodyTitle>Popularization</bodyTitle>
      <p>Erven Rohou discussed the research axes of the team in the
“émergences” newsletter
<ref xlink:href="http://emergences.inria.fr/2016/newsletter_n43/L42-PACAP" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">http://<allowbreak/>emergences.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>2016/<allowbreak/>newsletter_n43/<allowbreak/>L42-PACAP</ref>.</p>
      <p>Nicolas Kiss, Damien Hardy and Erven Rohou presented a poster at the
“Rencontres inter-UMRs-DGA”, of the “Pôle d'excellence Cyber”.</p>
      <p>Erven Rohou and Isabelle Puaut presented a poster (with ANR W-SEPT
colleagues) at “Les rencontres du numérique de l'ANR”.
</p>
    </subsection>
  </diffusion>
  <biblio id="bibliography" html="bibliography" numero="10" titre="Bibliography">
    
    <biblStruct id="pacap-2016-bid1" type="inproceedings" rend="refer" n="refercite:iterative">
      <analytic>
        <title level="a">Iterative Compilation in a Non-Linear Optimisation Space</title>
        <author>
          <persName>
            <foreName>François</foreName>
            <surname>Bodin</surname>
            <initial>F.</initial>
          </persName>
          <persName>
            <foreName>Toru</foreName>
            <surname>Kisuki</surname>
            <initial>T.</initial>
          </persName>
          <persName>
            <foreName>Peter M. W.</foreName>
            <surname>Knijnenburg</surname>
            <initial>P. M. W.</initial>
          </persName>
          <persName>
            <foreName>Mike F. P.</foreName>
            <surname>O'Boyle</surname>
            <initial>M. F. P.</initial>
          </persName>
          <persName key="alf-2014-idp66144">
            <foreName>Erven</foreName>
            <surname>Rohou</surname>
            <initial>E.</initial>
          </persName>
        </author>
      </analytic>
      <monogr>
        <title level="m">Workshop on Profile and Feedback-Directed Compilation (FDO-1), in conjunction with PACT '98</title>
        <imprint>
          <dateStruct>
            <month>October</month>
            <year>1998</year>
          </dateStruct>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid2" type="inproceedings" rend="refer" n="refercite:split">
      <analytic>
        <title level="a">Processor Virtualization and Split Compilation for Heterogeneous Multicore Embedded Systems</title>
        <author>
          <persName key="parkas-2014-idp15768">
            <foreName>Albert</foreName>
            <surname>Cohen</surname>
            <initial>A.</initial>
          </persName>
          <persName key="alf-2014-idp66144">
            <foreName>Erven</foreName>
            <surname>Rohou</surname>
            <initial>E.</initial>
          </persName>
        </author>
      </analytic>
      <monogr>
        <title level="m">DAC</title>
        <imprint>
          <dateStruct>
            <month>June</month>
            <year>2010</year>
          </dateStruct>
          <biblScope type="pages">102–107</biblScope>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid3" type="inproceedings" rend="refer" n="refercite:Hallou_2015">
      <identifiant type="hal" value="hal-01155207"/>
      <analytic>
        <title level="a">Dynamic Re-Vectorization of Binary Code</title>
        <author>
          <persName key="alf-2014-idp78840">
            <foreName>Nabil</foreName>
            <surname>Hallou</surname>
            <initial>N.</initial>
          </persName>
          <persName key="alf-2014-idp66144">
            <foreName>Erven</foreName>
            <surname>Rohou</surname>
            <initial>E.</initial>
          </persName>
          <persName key="camus-2014-idm29072">
            <foreName>Philippe</foreName>
            <surname>Clauss</surname>
            <initial>P.</initial>
          </persName>
          <persName key="alf-2014-idp68616">
            <foreName>Alain</foreName>
            <surname>Ketterlin</surname>
            <initial>A.</initial>
          </persName>
        </author>
      </analytic>
      <monogr>
        <title level="m">SAMOS</title>
        <imprint>
          <dateStruct>
            <month>July</month>
            <year>2015</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01155207" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01155207</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid54" type="inproceedings" rend="refer" n="refercite:hardy:hal-00862604">
      <identifiant type="doi" value="10.1145/2516821.2516842"/>
      <identifiant type="hal" value="hal-00862604"/>
      <analytic>
        <title level="a">Static probabilistic Worst Case Execution Time Estimation for architectures with Faulty Instruction Caches</title>
        <author>
          <persName key="alf-2014-idp67360">
            <foreName>Damien</foreName>
            <surname>Hardy</surname>
            <initial>D.</initial>
          </persName>
          <persName key="alf-2014-idp69920">
            <foreName>Isabelle</foreName>
            <surname>Puaut</surname>
            <initial>I.</initial>
          </persName>
        </author>
      </analytic>
      <monogr>
        <title level="m">21st International Conference on Real-Time Networks and Systems</title>
        <loc>Sophia Antipolis, France</loc>
        <imprint>
          <dateStruct>
            <month>October</month>
            <year>2013</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-00862604" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-00862604</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid16" type="inproceedings" rend="refer" n="refercite:hardy2011">
      <analytic>
        <title level="a">EETCO: A tool to estimate and explore the implications of datacenter design choices on the tco and the environmental impact</title>
        <author>
          <persName key="alf-2014-idp67360">
            <foreName>Damien</foreName>
            <surname>Hardy</surname>
            <initial>D.</initial>
          </persName>
          <persName>
            <foreName>Isidoros</foreName>
            <surname>Sideris</surname>
            <initial>I.</initial>
          </persName>
          <persName>
            <foreName>Ali</foreName>
            <surname>Saidi</surname>
            <initial>A.</initial>
          </persName>
          <persName>
            <foreName>Yiannakis</foreName>
            <surname>Sazeides</surname>
            <initial>Y.</initial>
          </persName>
        </author>
      </analytic>
      <monogr>
        <title level="m">Workshop on Energy-efficient Computing for a Sustainable World in conjunction with the 44th Annual IEEE/ACM International Symposium on Microarchitecture (Micro-44)</title>
        <imprint>
          <dateStruct>
            <year>2011</year>
          </dateStruct>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid48" type="article" rend="refer" n="refercite:lee:hal-01199424">
      <identifiant type="doi" value="10.1016/j.ipl.2015.09.004"/>
      <identifiant type="hal" value="hal-01199424"/>
      <analytic>
        <title level="a">A simple proof of optimality for the MIN cache replacement policy</title>
        <author>
          <persName>
            <foreName>Mun-Kyu</foreName>
            <surname>Lee</surname>
            <initial>M.-K.</initial>
          </persName>
          <persName key="alf-2014-idm25392">
            <foreName>Pierre</foreName>
            <surname>Michaud</surname>
            <initial>P.</initial>
          </persName>
          <persName>
            <foreName>Jeong Seop</foreName>
            <surname>Sim</surname>
            <initial>J. S.</initial>
          </persName>
          <persName>
            <foreName>DaeHun</foreName>
            <surname>Nyang</surname>
            <initial>D.</initial>
          </persName>
        </author>
      </analytic>
      <monogr>
        <title level="j">Information Processing Letters</title>
        <imprint>
          <dateStruct>
            <month>September</month>
            <year>2015</year>
          </dateStruct>
          <biblScope type="pages">3</biblScope>
          <ref xlink:href="https://hal.inria.fr/hal-01199424" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01199424</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid7" type="inproceedings" rend="refer" n="refercite:michaud:hal-01165600">
      <identifiant type="hal" value="hal-01165600"/>
      <analytic>
        <title level="a">A Best-Offset Prefetcher <b>Champion</b></title>
        <author>
          <persName key="alf-2014-idm25392">
            <foreName>Pierre</foreName>
            <surname>Michaud</surname>
            <initial>P.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="yes" x-proceedings="no" x-invited-conference="no" x-editorial-board="yes">
        <title level="m">2nd Data Prefetching Championship</title>
        <loc>Portland, OR, USA</loc>
        <imprint>
          <dateStruct>
            <month>June</month>
            <year>2015</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01165600" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01165600</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid11" type="article" rend="refer" n="refercite:michaud:hal-01193178">
      <identifiant type="doi" value="10.1145/2800787"/>
      <identifiant type="hal" value="hal-01193178"/>
      <analytic>
        <title level="a">Revisiting Clustered Microarchitecture for Future Superscalar Cores: A Case for Wide Issue Clusters</title>
        <author>
          <persName key="alf-2014-idm25392">
            <foreName>Pierre</foreName>
            <surname>Michaud</surname>
            <initial>P.</initial>
          </persName>
          <persName key="alf-2014-idp83728">
            <foreName>Andrea</foreName>
            <surname>Mondelli</surname>
            <initial>A.</initial>
          </persName>
          <persName key="alf-2014-idm28120">
            <foreName>André</foreName>
            <surname>Seznec</surname>
            <initial>A.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-editorial-board="yes" x-international-audience="yes">
        <title level="j">ACM Transactions on Architecture and Code Optimization (TACO) </title>
        <imprint>
          <biblScope type="volume">13</biblScope>
          <biblScope type="number">3</biblScope>
          <dateStruct>
            <month>August</month>
            <year>2015</year>
          </dateStruct>
          <biblScope type="pages">22</biblScope>
          <ref xlink:href="https://hal.inria.fr/hal-01193178" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01193178</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid6" type="inproceedings" rend="refer" n="refercite:michaud:hal-01087719">
      <identifiant type="hal" value="hal-01087719"/>
      <analytic>
        <title level="a">Pushing the branch predictability limits with the multi-poTAGE+SC predictor : <b>Champion in the unlimited category</b></title>
        <author>
          <persName key="alf-2014-idm25392">
            <foreName>Pierre</foreName>
            <surname>Michaud</surname>
            <initial>P.</initial>
          </persName>
          <persName key="alf-2014-idm28120">
            <foreName>André</foreName>
            <surname>Seznec</surname>
            <initial>A.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="yes" x-proceedings="yes" x-invited-conference="no" x-editorial-board="yes">
        <title level="m">4th JILP Workshop on Computer Architecture Competitions (JWAC-4): Championship Branch Prediction (CBP-4)</title>
        <loc>Minneapolis, United States</loc>
        <imprint>
          <dateStruct>
            <month>June</month>
            <year>2014</year>
          </dateStruct>
          <ref xlink:href="https://hal.archives-ouvertes.fr/hal-01087719" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>archives-ouvertes.<allowbreak/>fr/<allowbreak/>hal-01087719</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid24" type="phdthesis" rend="refer" n="refercite:perais:tel-01282474">
      <identifiant type="hal" value="tel-01282474"/>
      <monogr>
        <title level="m">Increasing the performance of superscalar processors through value prediction</title>
        <author>
          <persName key="alf-2014-idp86168">
            <foreName>Arthur</foreName>
            <surname>Perais</surname>
            <initial>A.</initial>
          </persName>
        </author>
        <imprint>
          <publisher>
            <orgName type="school">Université Rennes 1</orgName>
          </publisher>
          <dateStruct>
            <month>September</month>
            <year>2015</year>
          </dateStruct>
          <ref xlink:href="https://tel.archives-ouvertes.fr/tel-01282474" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>tel.<allowbreak/>archives-ouvertes.<allowbreak/>fr/<allowbreak/>tel-01282474</ref>
        </imprint>
      </monogr>
      <note type="typdoc">Theses</note>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid9" type="inproceedings" rend="refer" n="refercite:perais:hal-01088130">
      <identifiant type="doi" value="10.1109/ISCA.2014.6853205"/>
      <identifiant type="hal" value="hal-01088130"/>
      <analytic>
        <title level="a">EOLE: Paving the Way for an Effective Implementation of Value Prediction</title>
        <author>
          <persName key="alf-2014-idp86168">
            <foreName>Arthur</foreName>
            <surname>Perais</surname>
            <initial>A.</initial>
          </persName>
          <persName key="alf-2014-idm28120">
            <foreName>André</foreName>
            <surname>Seznec</surname>
            <initial>A.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="yes" x-proceedings="yes" x-invited-conference="no" x-editorial-board="yes">
        <title level="m">International Symposium on Computer Architecture</title>
        <loc>Minneapolis, MN, United States</loc>
        <imprint>
          <biblScope type="volume">42</biblScope>
          <publisher>
            <orgName type="organisation">ACM/IEEE</orgName>
          </publisher>
          <dateStruct>
            <month>June</month>
            <year>2014</year>
          </dateStruct>
          <biblScope type="pages">481 - 492</biblScope>
          <ref xlink:href="https://hal.inria.fr/hal-01088130" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01088130</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid8" type="inproceedings" rend="refer" n="refercite:perais:hal-01088116">
      <identifiant type="doi" value="10.1109/HPCA.2014.6835952"/>
      <identifiant type="hal" value="hal-01088116"/>
      <analytic>
        <title level="a">Practical data value speculation for future high-end processors</title>
        <author>
          <persName key="alf-2014-idp86168">
            <foreName>Arthur</foreName>
            <surname>Perais</surname>
            <initial>A.</initial>
          </persName>
          <persName key="alf-2014-idm28120">
            <foreName>André</foreName>
            <surname>Seznec</surname>
            <initial>A.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="yes" x-proceedings="yes" x-invited-conference="no" x-editorial-board="yes">
        <title level="m">International Symposium on High Performance Computer Architecture</title>
        <loc>Orlando, FL, United States</loc>
        <imprint>
          <publisher>
            <orgName type="organisation">IEEE</orgName>
          </publisher>
          <dateStruct>
            <month>February</month>
            <year>2014</year>
          </dateStruct>
          <biblScope type="pages">428 - 439</biblScope>
          <ref xlink:href="https://hal.inria.fr/hal-01088116" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01088116</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid38" type="article" rend="refer" n="refercite:perais:hal-01193287">
      <identifiant type="doi" value="10.1109/MM.2015.45"/>
      <identifiant type="hal" value="hal-01193287"/>
      <analytic>
        <title level="a">EOLE: Toward a Practical Implementation of Value Prediction</title>
        <author>
          <persName key="alf-2014-idp86168">
            <foreName>Arthur</foreName>
            <surname>Perais</surname>
            <initial>A.</initial>
          </persName>
          <persName key="alf-2014-idm28120">
            <foreName>André</foreName>
            <surname>Seznec</surname>
            <initial>A.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-editorial-board="yes" x-international-audience="yes">
        <title level="j">IEEE Micro</title>
        <imprint>
          <biblScope type="volume">35</biblScope>
          <biblScope type="number">3</biblScope>
          <dateStruct>
            <month>June</month>
            <year>2015</year>
          </dateStruct>
          <biblScope type="pages">114 - 124</biblScope>
          <ref xlink:href="https://hal.inria.fr/hal-01193287" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01193287</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid4" type="inproceedings" rend="refer" n="refercite:Riou_2014">
      <analytic>
        <title level="a">PADRONE: a Platform for Online Profiling, Analysis, and Optimization</title>
        <author>
          <persName key="alf-2014-idp72592">
            <foreName>Emmanuel</foreName>
            <surname>Riou</surname>
            <initial>E.</initial>
          </persName>
          <persName key="alf-2014-idp66144">
            <foreName>Erven</foreName>
            <surname>Rohou</surname>
            <initial>E.</initial>
          </persName>
          <persName key="camus-2014-idm29072">
            <foreName>Philippe</foreName>
            <surname>Clauss</surname>
            <initial>P.</initial>
          </persName>
          <persName key="alf-2014-idp78840">
            <foreName>Nabil</foreName>
            <surname>Hallou</surname>
            <initial>N.</initial>
          </persName>
          <persName key="alf-2014-idp68616">
            <foreName>Alain</foreName>
            <surname>Ketterlin</surname>
            <initial>A.</initial>
          </persName>
        </author>
      </analytic>
      <monogr>
        <title level="m">Dynamic Compilation Everywhere</title>
        <loc>Vienna, Austria</loc>
        <imprint>
          <dateStruct>
            <month>January</month>
            <year>2014</year>
          </dateStruct>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid10" type="inproceedings" rend="refer" n="refercite:sardashti:hal-01088050">
      <identifiant type="hal" value="hal-01088050"/>
      <analytic>
        <title level="a">Skewed Compressed Caches</title>
        <author>
          <persName>
            <foreName>Somayeh</foreName>
            <surname>Sardashti</surname>
            <initial>S.</initial>
          </persName>
          <persName key="alf-2014-idm28120">
            <foreName>André</foreName>
            <surname>Seznec</surname>
            <initial>A.</initial>
          </persName>
          <persName>
            <foreName>David A.</foreName>
            <surname>Wood</surname>
            <initial>D. A.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="yes" x-proceedings="yes" x-invited-conference="no" x-editorial-board="yes">
        <title level="m">47th Annual IEEE/ACM International Symposium on Microarchitecture, 2014</title>
        <loc>Minneapolis, United States</loc>
        <imprint>
          <dateStruct>
            <month>December</month>
            <year>2014</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01088050" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01088050</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid12" type="inproceedings" rend="refer" n="refercite:sembrant:hal-01225019">
      <identifiant type="hal" value="hal-01225019"/>
      <analytic>
        <title level="a">Long Term Parking (LTP): Criticality-aware Resource Allocation in OOO Processors</title>
        <author>
          <persName>
            <foreName>Andreas</foreName>
            <surname>Sembrant</surname>
            <initial>A.</initial>
          </persName>
          <persName>
            <foreName>Trevor</foreName>
            <surname>Carlson</surname>
            <initial>T.</initial>
          </persName>
          <persName key="alf-2014-idp76328">
            <foreName>Erik</foreName>
            <surname>Hagersten</surname>
            <initial>E.</initial>
          </persName>
          <persName>
            <foreName>David</foreName>
            <surname>Black-Shaffer</surname>
            <initial>D.</initial>
          </persName>
          <persName key="alf-2014-idp86168">
            <foreName>Arthur</foreName>
            <surname>Perais</surname>
            <initial>A.</initial>
          </persName>
          <persName key="alf-2014-idm28120">
            <foreName>André</foreName>
            <surname>Seznec</surname>
            <initial>A.</initial>
          </persName>
          <persName key="alf-2014-idm25392">
            <foreName>Pierre</foreName>
            <surname>Michaud</surname>
            <initial>P.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="yes" x-proceedings="yes" x-invited-conference="no" x-editorial-board="yes">
        <title level="m">International Symposium on Microarchitecture, Micro 2015</title>
        <loc>Honolulu, United States</loc>
        <title level="s">Proceeding of the International Symposium on Microarchitecture, Micro 2015</title>
        <imprint>
          <publisher>
            <orgName>ACM</orgName>
          </publisher>
          <dateStruct>
            <month>December</month>
            <year>2015</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01225019" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01225019</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid37" type="article" rend="refer" n="refercite:JILP-COTTAGE">
      <analytic>
        <title level="a">A case for (partially)-tagged geometric history length predictors</title>
        <author>
          <persName key="alf-2014-idm28120">
            <foreName>André</foreName>
            <surname>Seznec</surname>
            <initial>A.</initial>
          </persName>
          <persName key="alf-2014-idm25392">
            <foreName>Pierre</foreName>
            <surname>Michaud</surname>
            <initial>P.</initial>
          </persName>
        </author>
      </analytic>
      <monogr>
        <title level="j">Journal of Instruction Level Parallelism</title>
        <imprint>
          <dateStruct>
            <month>April</month>
            <year>2006</year>
          </dateStruct>
          <ref xlink:href="http://www.jilp.org/vol8" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">http://<allowbreak/>www.<allowbreak/>jilp.<allowbreak/>org/<allowbreak/>vol8</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid13" type="inproceedings" rend="refer" n="refercite:seznec:hal-01208347">
      <identifiant type="hal" value="hal-01208347"/>
      <analytic>
        <title level="a">The Inner Most Loop Iteration counter: a new dimension in branch history </title>
        <author>
          <persName key="alf-2014-idm28120">
            <foreName>André</foreName>
            <surname>Seznec</surname>
            <initial>A.</initial>
          </persName>
          <persName>
            <foreName>Joshua</foreName>
            <surname>San Miguel</surname>
            <initial>J.</initial>
          </persName>
          <persName>
            <foreName>Jorge</foreName>
            <surname>Albericio</surname>
            <initial>J.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="yes" x-proceedings="yes" x-invited-conference="no" x-editorial-board="yes">
        <title level="m">48th International Symposium On Microarchitecture</title>
        <loc>Honolulu, United States</loc>
        <imprint>
          <publisher>
            <orgName>ACM</orgName>
          </publisher>
          <dateStruct>
            <month>December</month>
            <year>2015</year>
          </dateStruct>
          <biblScope type="pages">11</biblScope>
          <ref xlink:href="https://hal.inria.fr/hal-01208347" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01208347</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid5" type="inproceedings" rend="refer" n="refercite:seznec:hal-01086920">
      <identifiant type="hal" value="hal-01086920"/>
      <analytic>
        <title level="a">TAGE-SC-L Branch Predictors: <b>Champion in 32Kbits and 256 Kbits category</b></title>
        <author>
          <persName key="alf-2014-idm28120">
            <foreName>André</foreName>
            <surname>Seznec</surname>
            <initial>A.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="yes" x-proceedings="yes" x-invited-conference="no" x-editorial-board="yes">
        <title level="m">JILP - Championship Branch Prediction</title>
        <loc>Minneapolis, United States</loc>
        <imprint>
          <dateStruct>
            <month>June</month>
            <year>2014</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01086920" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01086920</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid25" type="article" rend="refer" n="refercite:suresh:hal-01178085">
      <identifiant type="doi" value="10.1145/2751559"/>
      <identifiant type="hal" value="hal-01178085"/>
      <analytic>
        <title level="a">Intercepting Functions for Memoization: A Case Study Using Transcendental Functions</title>
        <author>
          <persName key="alf-2014-idp88600">
            <foreName>Arjun</foreName>
            <surname>Suresh</surname>
            <initial>A.</initial>
          </persName>
          <persName key="alf-2014-idp84944">
            <foreName>Bharath</foreName>
            <surname>Narasimha Swamy</surname>
            <initial>B.</initial>
          </persName>
          <persName key="alf-2014-idp66144">
            <foreName>Erven</foreName>
            <surname>Rohou</surname>
            <initial>E.</initial>
          </persName>
          <persName key="alf-2014-idm28120">
            <foreName>André</foreName>
            <surname>Seznec</surname>
            <initial>A.</initial>
          </persName>
        </author>
      </analytic>
      <monogr>
        <title level="j">ACM Transactions on Architecture and Code Optimization (TACO)</title>
        <imprint>
          <biblScope type="volume">12</biblScope>
          <biblScope type="number">2</biblScope>
          <dateStruct>
            <month>July</month>
            <year>2015</year>
          </dateStruct>
          <biblScope type="pages">23</biblScope>
          <ref xlink:href="https://hal.inria.fr/hal-01178085" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01178085</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid34" type="inproceedings" rend="refer" n="refercite:teixeira:hal-01410221">
      <identifiant type="doi" value="10.1109/SBAC-PAD.2015.16"/>
      <identifiant type="hal" value="hal-01410221"/>
      <analytic>
        <title level="a">Fusion of calling sites</title>
        <author>
          <persName>
            <foreName>Douglas Do Couto</foreName>
            <surname>Teixeira</surname>
            <initial>D. D. C.</initial>
          </persName>
          <persName key="alf-2014-idm26632">
            <foreName>Sylvain</foreName>
            <surname>Collange</surname>
            <initial>S.</initial>
          </persName>
          <persName>
            <foreName>Fernando Magno Quintão</foreName>
            <surname>Pereira</surname>
            <initial>F. M. Q.</initial>
          </persName>
        </author>
      </analytic>
      <monogr>
        <title level="m">International Symposium on Computer Architecture and High-Performance Computing (SBAC-PAD)</title>
        <loc>Florianópolis, Santa Catarina, Brazil</loc>
        <imprint>
          <dateStruct>
            <month>October</month>
            <year>2015</year>
          </dateStruct>
          <ref xlink:href="https://hal.archives-ouvertes.fr/hal-01410221" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>archives-ouvertes.<allowbreak/>fr/<allowbreak/>hal-01410221</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid60" type="phdthesis" rend="year" n="cite:kalathingal:tel-01426915">
      <identifiant type="hal" value="tel-01426915"/>
      <monogr>
        <title level="m">Transforming TLP into DLP with the Dynamic Inter-Thread Vectorization Architecture</title>
        <author>
          <persName key="alf-2014-idp80056">
            <foreName>Sajith</foreName>
            <surname>Kalathingal</surname>
            <initial>S.</initial>
          </persName>
        </author>
        <imprint>
          <publisher>
            <orgName type="school">Université Rennes 1</orgName>
          </publisher>
          <dateStruct>
            <month>December</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://tel.archives-ouvertes.fr/tel-01426915" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>tel.<allowbreak/>archives-ouvertes.<allowbreak/>fr/<allowbreak/>tel-01426915</ref>
        </imprint>
      </monogr>
      <note type="typdoc">Theses</note>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid61" type="phdthesis" rend="year" n="cite:sridharan:tel-01442465">
      <identifiant type="hal" value="tel-01442465"/>
      <monogr>
        <title level="m">Adaptive and Intelligent Memory Systems</title>
        <author>
          <persName key="alf-2014-idp87384">
            <foreName>Aswinkumar</foreName>
            <surname>Sridharan</surname>
            <initial>A.</initial>
          </persName>
        </author>
        <imprint>
          <publisher>
            <orgName type="school">Inria Rennes - Bretagne Atlantique and University of Rennes 1, France</orgName>
          </publisher>
          <dateStruct>
            <month>December</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/tel-01442465" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>tel-01442465</ref>
        </imprint>
      </monogr>
      <note type="typdoc">Theses</note>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid27" type="phdthesis" rend="year" n="cite:suresh:tel-01410539">
      <identifiant type="hal" value="tel-01410539"/>
      <monogr>
        <title level="m">Intercepting Functions for Memoization</title>
        <author>
          <persName key="alf-2014-idp88600">
            <foreName>Arjun</foreName>
            <surname>Suresh</surname>
            <initial>A.</initial>
          </persName>
        </author>
        <imprint>
          <publisher>
            <orgName type="school">Université de Rennes 1</orgName>
          </publisher>
          <dateStruct>
            <month>May</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/tel-01410539" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>tel-01410539</ref>
        </imprint>
      </monogr>
      <note type="typdoc">Theses</note>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid50" type="article" rend="year" n="cite:michaud:hal-01411156">
      <identifiant type="doi" value="10.1145/3017992"/>
      <identifiant type="hal" value="hal-01411156"/>
      <analytic>
        <title level="a">Some mathematical facts about optimal cache replacement</title>
        <author>
          <persName key="alf-2014-idm25392">
            <foreName>Pierre</foreName>
            <surname>Michaud</surname>
            <initial>P.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-editorial-board="yes" x-international-audience="yes" id="rid00016">
        <idno type="issn">1544-3566</idno>
        <title level="j">ACM Transactions on Architecture and Code Optimization (TACO) </title>
        <imprint>
          <biblScope type="volume">13</biblScope>
          <biblScope type="number">4</biblScope>
          <dateStruct>
            <month>December</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01411156" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01411156</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid55" type="article" rend="year" n="cite:panda:hal-01307538">
      <identifiant type="doi" value="10.1109/TC.2016.2547392"/>
      <identifiant type="hal" value="hal-01307538"/>
      <analytic>
        <title level="a">SPAC: A Synergistic Prefetcher Aggressiveness Controller for Multi-core Systems</title>
        <author>
          <persName key="alf-2015-idp124512">
            <foreName>Biswabandan</foreName>
            <surname>Panda</surname>
            <initial>B.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-editorial-board="yes" x-international-audience="yes" id="rid00720">
        <idno type="issn">0018-9340</idno>
        <title level="j">IEEE Transactions on Computers</title>
        <imprint>
          <dateStruct>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01307538" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01307538</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid39" type="article" rend="year" n="cite:perais:hal-01259139">
      <identifiant type="hal" value="hal-01259139"/>
      <analytic>
        <title level="a">EOLE: Combining Static and Dynamic Scheduling through Value Prediction to Reduce Complexity and Increase Performance</title>
        <author>
          <persName key="alf-2014-idp86168">
            <foreName>Arthur</foreName>
            <surname>Perais</surname>
            <initial>A.</initial>
          </persName>
          <persName key="alf-2014-idm28120">
            <foreName>André</foreName>
            <surname>Seznec</surname>
            <initial>A.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-editorial-board="yes" x-international-audience="yes" id="rid01864">
        <idno type="issn">1432-4350</idno>
        <title level="j">TOCS - ACM Transactions on Computer Systems</title>
        <imprint>
          <dateStruct>
            <month>February</month>
            <year>2016</year>
          </dateStruct>
          <biblScope type="pages">34</biblScope>
          <ref xlink:href="https://hal.inria.fr/hal-01259139" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01259139</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid42" type="article" rend="year" n="cite:perais:hal-01396985">
      <identifiant type="doi" value="10.1109/LCA.2016.2628379"/>
      <identifiant type="hal" value="hal-01396985"/>
      <analytic>
        <title level="a">Storage-Free Memory Dependency Prediction</title>
        <author>
          <persName key="alf-2014-idp86168">
            <foreName>Arthur</foreName>
            <surname>Perais</surname>
            <initial>A.</initial>
          </persName>
          <persName key="alf-2014-idm28120">
            <foreName>André</foreName>
            <surname>Seznec</surname>
            <initial>A.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-editorial-board="yes" x-international-audience="yes" id="rid00679">
        <idno type="issn">1556-6056</idno>
        <title level="j">IEEE Computer Architecture Letters</title>
        <imprint>
          <dateStruct>
            <month>November</month>
            <year>2016</year>
          </dateStruct>
          <biblScope type="pages">1 - 4</biblScope>
          <ref xlink:href="https://hal.inria.fr/hal-01396985" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01396985</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid43" type="article" rend="year" n="cite:sardashti:hal-01354248">
      <identifiant type="hal" value="hal-01354248"/>
      <analytic>
        <title level="a">Yet Another Compressed Cache: a Low Cost Yet Effective Compressed Cache</title>
        <author>
          <persName>
            <foreName>Somayeh</foreName>
            <surname>Sardashti</surname>
            <initial>S.</initial>
          </persName>
          <persName key="alf-2014-idm28120">
            <foreName>André</foreName>
            <surname>Seznec</surname>
            <initial>A.</initial>
          </persName>
          <persName>
            <foreName>David A.</foreName>
            <surname>Wood</surname>
            <initial>D. A.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-editorial-board="yes" x-international-audience="yes" id="rid00016">
        <idno type="issn">1544-3566</idno>
        <title level="j">ACM Transactions on Architecture and Code Optimization</title>
        <imprint>
          <dateStruct>
            <month>September</month>
            <year>2016</year>
          </dateStruct>
          <biblScope type="pages">25</biblScope>
          <ref xlink:href="https://hal.inria.fr/hal-01354248" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01354248</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid36" type="article" rend="year" n="cite:seznec:hal-01330510">
      <identifiant type="doi" value="10.1109/MM.2016.33"/>
      <identifiant type="hal" value="hal-01330510"/>
      <analytic>
        <title level="a">Practical Multidimensional Branch Prediction</title>
        <author>
          <persName key="alf-2014-idm28120">
            <foreName>André</foreName>
            <surname>Seznec</surname>
            <initial>A.</initial>
          </persName>
          <persName>
            <foreName>Joshua</foreName>
            <surname>San Miguel</surname>
            <initial>J.</initial>
          </persName>
          <persName>
            <foreName>Jorge</foreName>
            <surname>Albericio</surname>
            <initial>J.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-editorial-board="yes" x-international-audience="yes" id="rid00692">
        <idno type="issn">0272-1732</idno>
        <title level="j">IEEE Micro</title>
        <imprint>
          <dateStruct>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01330510" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01330510</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid56" type="inproceedings" rend="year" n="cite:bonenfant:hal-01235781">
      <identifiant type="hal" value="hal-01235781"/>
      <analytic>
        <title level="a">When the worst-case execution time estimation gains from the application semantics</title>
        <author>
          <persName>
            <foreName>Armelle</foreName>
            <surname>Bonenfant</surname>
            <initial>A.</initial>
          </persName>
          <persName>
            <foreName>Fabienne</foreName>
            <surname>Carrier</surname>
            <initial>F.</initial>
          </persName>
          <persName>
            <foreName>Hugues</foreName>
            <surname>Cassé</surname>
            <initial>H.</initial>
          </persName>
          <persName>
            <foreName>Philippe</foreName>
            <surname>Cuenot</surname>
            <initial>P.</initial>
          </persName>
          <persName>
            <foreName>Denis</foreName>
            <surname>Claraz</surname>
            <initial>D.</initial>
          </persName>
          <persName>
            <foreName>Nicolas</foreName>
            <surname>Halbwachs</surname>
            <initial>N.</initial>
          </persName>
          <persName key="alf-2014-idp82504">
            <foreName>Hanbing</foreName>
            <surname>Li</surname>
            <initial>H.</initial>
          </persName>
          <persName>
            <foreName>Claire</foreName>
            <surname>Maiza</surname>
            <initial>C.</initial>
          </persName>
          <persName>
            <foreName>Marianne</foreName>
            <surname>De Michiel</surname>
            <initial>M.</initial>
          </persName>
          <persName>
            <foreName>Vincent</foreName>
            <surname>Mussot</surname>
            <initial>V.</initial>
          </persName>
          <persName>
            <foreName>Catherine</foreName>
            <surname>Parent-Vigouroux</surname>
            <initial>C.</initial>
          </persName>
          <persName key="alf-2014-idp69920">
            <foreName>Isabelle</foreName>
            <surname>Puaut</surname>
            <initial>I.</initial>
          </persName>
          <persName>
            <foreName>Pascal</foreName>
            <surname>Raymond</surname>
            <initial>P.</initial>
          </persName>
          <persName key="alf-2014-idp66144">
            <foreName>Erven</foreName>
            <surname>Rohou</surname>
            <initial>E.</initial>
          </persName>
          <persName>
            <foreName>Pascal</foreName>
            <surname>Sotin</surname>
            <initial>P.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="yes" x-proceedings="yes" x-invited-conference="no" x-editorial-board="yes">
        <title level="m">8th European Congress on Embedded Real-Time Software and Systems</title>
        <loc>Toulouse, France</loc>
        <imprint>
          <dateStruct>
            <month>January</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01235781" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01235781</ref>
        </imprint>
        <meeting id="cid68744">
          <title>European Congress on Embedded Real Time Software</title>
          <num>8</num>
          <abbr type="sigle">ERTS</abbr>
        </meeting>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid52" type="inproceedings" rend="year" n="cite:collange:hal-01345070">
      <identifiant type="hal" value="hal-01345070"/>
      <analytic>
        <title level="a">A Synthesizable General-Purpose SIMT Processor</title>
        <author>
          <persName key="alf-2014-idm26632">
            <foreName>Sylvain</foreName>
            <surname>Collange</surname>
            <initial>S.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="no" x-proceedings="yes" x-invited-conference="no" x-editorial-board="yes">
        <title level="m">Conférence d’informatique en Parallélisme, Architecture et Système (Compas)</title>
        <loc>Lorient, France</loc>
        <imprint>
          <dateStruct>
            <month>July</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01345070" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01345070</ref>
        </imprint>
        <meeting id="cid623688">
          <title>Conférence d'informatique en Parallélisme, Architecture et Système</title>
          <num>2014</num>
          <abbr type="sigle">ComPAS</abbr>
        </meeting>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid35" type="inproceedings" rend="year" n="cite:collange:hal-01298206">
      <identifiant type="hal" value="hal-01298206"/>
      <analytic>
        <title level="a">Parallel floating-point expansions for extended-precision GPU computations</title>
        <author>
          <persName key="alf-2014-idm26632">
            <foreName>Sylvain</foreName>
            <surname>Collange</surname>
            <initial>S.</initial>
          </persName>
          <persName>
            <foreName>Mioara</foreName>
            <surname>Joldes</surname>
            <initial>M.</initial>
          </persName>
          <persName key="aric-2014-idm27160">
            <foreName>Jean-Michel</foreName>
            <surname>Muller</surname>
            <initial>J.-M.</initial>
          </persName>
          <persName key="aric-2014-idp111312">
            <foreName>Valentina</foreName>
            <surname>Popescu</surname>
            <initial>V.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="yes" x-proceedings="yes" x-invited-conference="no" x-editorial-board="yes">
        <title level="m">The 27th Annual IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP)</title>
        <loc>London, United Kingdom</loc>
        <imprint>
          <dateStruct>
            <month>July</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.archives-ouvertes.fr/hal-01298206" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>archives-ouvertes.<allowbreak/>fr/<allowbreak/>hal-01298206</ref>
        </imprint>
        <meeting id="cid81128">
          <title>IEEE International Conference on Application-Specific Systems, Architectures, and Processors</title>
          <num>27</num>
          <abbr type="sigle">ASAP</abbr>
        </meeting>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid22" type="inproceedings" rend="best" n="cite:hardy:hal-01259493">
      <identifiant type="hal" value="hal-01259493"/>
      <analytic>
        <title level="a">Probabilistic WCET estimation in presence of hardware for mitigating the impact of permanent faults</title>
        <author>
          <persName key="alf-2014-idp67360">
            <foreName>Damien</foreName>
            <surname>Hardy</surname>
            <initial>D.</initial>
          </persName>
          <persName key="alf-2014-idp69920">
            <foreName>Isabelle</foreName>
            <surname>Puaut</surname>
            <initial>I.</initial>
          </persName>
          <persName>
            <foreName>Yiannakis</foreName>
            <surname>Sazeides</surname>
            <initial>Y.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="yes" x-proceedings="yes" x-invited-conference="no" x-editorial-board="yes">
        <title level="m">Design, Automation and Test in Europe</title>
        <loc>Dresden, Germany</loc>
        <imprint>
          <dateStruct>
            <month>March</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01259493" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01259493</ref>
        </imprint>
        <meeting id="cid58552">
          <title>Design, Automation, and Test in Europe</title>
          <num>19</num>
          <abbr type="sigle">DATE</abbr>
        </meeting>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid57" type="inproceedings" rend="year" n="cite:iakymchuk:lirmm-01268048">
      <identifiant type="hal" value="lirmm-01268048"/>
      <analytic>
        <title level="a">Reproducible and Accurate Algorithms for Numerical Linear Algebra</title>
        <author>
          <persName>
            <foreName>Roman</foreName>
            <surname>Iakymchuk</surname>
            <initial>R.</initial>
          </persName>
          <persName>
            <foreName>David</foreName>
            <surname>Defour</surname>
            <initial>D.</initial>
          </persName>
          <persName key="alf-2014-idm26632">
            <foreName>Sylvain</foreName>
            <surname>Collange</surname>
            <initial>S.</initial>
          </persName>
          <persName key="aric-2014-idp73808">
            <foreName>Stef</foreName>
            <surname>Graillat</surname>
            <initial>S.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="yes" x-proceedings="yes" x-invited-conference="yes" x-editorial-board="no">
        <title level="m">PP: Parallel Processing for Scientific Computing</title>
        <loc>Paris, France</loc>
        <imprint>
          <publisher>
            <orgName>SIAM</orgName>
          </publisher>
          <dateStruct>
            <month>April</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal-lirmm.ccsd.cnrs.fr/lirmm-01268048" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal-lirmm.<allowbreak/>ccsd.<allowbreak/>cnrs.<allowbreak/>fr/<allowbreak/>lirmm-01268048</ref>
        </imprint>
        <meeting id="cid361436">
          <title>SIAM Conference on Parallel Processing and Scientific Computing</title>
          <num>2016</num>
          <abbr type="sigle"/>
        </meeting>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid15" type="inproceedings" rend="best" n="cite:kalathingal:hal-01356202">
      <identifiant type="hal" value="hal-01356202"/>
      <analytic>
        <title level="a">Dynamic Inter-Thread Vectorization Architecture: extracting DLP from TLP</title>
        <author>
          <persName key="alf-2014-idp80056">
            <foreName>Sajith</foreName>
            <surname>Kalathingal</surname>
            <initial>S.</initial>
          </persName>
          <persName key="alf-2014-idm26632">
            <foreName>Sylvain</foreName>
            <surname>Collange</surname>
            <initial>S.</initial>
          </persName>
          <persName key="alf-2014-idp84944">
            <foreName>Bharath</foreName>
            <surname>Narasimha Swamy</surname>
            <initial>B.</initial>
          </persName>
          <persName key="alf-2014-idm28120">
            <foreName>André</foreName>
            <surname>Seznec</surname>
            <initial>A.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="yes" x-proceedings="yes" x-invited-conference="no" x-editorial-board="yes">
        <title level="m">International Symposium on Computer Architecture and High-Performance Computing (SBAC-PAD)</title>
        <loc>Los Angeles, United States</loc>
        <imprint>
          <dateStruct>
            <month>October</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01356202" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01356202</ref>
        </imprint>
        <meeting id="cid624258">
          <title>International Symposium on Computer Architecture and High-Performance Computing</title>
          <num>28</num>
          <abbr type="sigle">SBAC-PAD</abbr>
        </meeting>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid46" type="inproceedings" rend="year" n="cite:michaud:hal-01254863">
      <identifiant type="doi" value="10.1109/HPCA.2016.7446087"/>
      <identifiant type="hal" value="hal-01254863"/>
      <analytic>
        <title level="a">Best-Offset Hardware Prefetching</title>
        <author>
          <persName key="alf-2014-idm25392">
            <foreName>Pierre</foreName>
            <surname>Michaud</surname>
            <initial>P.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="yes" x-proceedings="yes" x-invited-conference="no" x-editorial-board="yes">
        <title level="m">International Symposium on High-Performance Computer Architecture</title>
        <loc>Barcelona, Spain</loc>
        <imprint>
          <dateStruct>
            <month>March</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01254863" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01254863</ref>
        </imprint>
        <meeting id="cid284354">
          <title>International Conference on High-Performance Computer Architecture</title>
          <num>2014</num>
          <abbr type="sigle">HPCA</abbr>
        </meeting>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid33" type="inproceedings" rend="year" n="cite:moreira:hal-01410186">
      <identifiant type="hal" value="hal-01410186"/>
      <analytic>
        <title level="a">Function Call Re-Vectorization</title>
        <author>
          <persName>
            <foreName>Rubens E A</foreName>
            <surname>Moreira</surname>
            <initial>R. E. A.</initial>
          </persName>
          <persName key="alf-2014-idm26632">
            <foreName>Sylvain</foreName>
            <surname>Collange</surname>
            <initial>S.</initial>
          </persName>
          <persName>
            <foreName>Fernando Magno Quintão</foreName>
            <surname>Pereira</surname>
            <initial>F. M. Q.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="yes" x-proceedings="yes" x-invited-conference="no" x-editorial-board="yes">
        <title level="m">ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPoPP)</title>
        <loc>Austin, Texas, United States</loc>
        <imprint>
          <dateStruct>
            <month>February</month>
            <year>2017</year>
          </dateStruct>
          <ref xlink:href="https://hal.archives-ouvertes.fr/hal-01410186" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>archives-ouvertes.<allowbreak/>fr/<allowbreak/>hal-01410186</ref>
        </imprint>
        <meeting id="cid22707">
          <title>ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming</title>
          <num>2017</num>
          <abbr type="sigle">PPOPP</abbr>
        </meeting>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid45" type="inproceedings" rend="year" n="cite:panda:hal-01354246">
      <identifiant type="hal" value="hal-01354246"/>
      <analytic>
        <title level="a">Dictionary Sharing: An Efficient Cache Compression Scheme for Compressed Caches</title>
        <author>
          <persName key="alf-2015-idp124512">
            <foreName>Biswabandan</foreName>
            <surname>Panda</surname>
            <initial>B.</initial>
          </persName>
          <persName key="alf-2014-idm28120">
            <foreName>André</foreName>
            <surname>Seznec</surname>
            <initial>A.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="yes" x-proceedings="yes" x-invited-conference="no" x-editorial-board="yes">
        <title level="m">49th Annual IEEE/ACM International Symposium on Microarchitecture, 2016</title>
        <loc>Taipei, Taiwan</loc>
        <imprint>
          <publisher>
            <orgName type="organisation">IEEE/ACM</orgName>
          </publisher>
          <dateStruct>
            <month>October</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.archives-ouvertes.fr/hal-01354246" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>archives-ouvertes.<allowbreak/>fr/<allowbreak/>hal-01354246</ref>
        </imprint>
        <meeting id="cid97645">
          <title>IEEE/ACM International Symposium on Microarchitecture</title>
          <num>49</num>
          <abbr type="sigle">MICRO</abbr>
        </meeting>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid41" type="inproceedings" rend="year" n="cite:perais:hal-01354267">
      <identifiant type="hal" value="hal-01354267"/>
      <analytic>
        <title level="a">Register Sharing for Equality Prediction</title>
        <author>
          <persName key="alf-2014-idp86168">
            <foreName>Arthur</foreName>
            <surname>Perais</surname>
            <initial>A.</initial>
          </persName>
          <persName key="alf-2015-idp123264">
            <foreName>Fernando A.</foreName>
            <surname>Endo</surname>
            <initial>F. A.</initial>
          </persName>
          <persName key="alf-2014-idm28120">
            <foreName>André</foreName>
            <surname>Seznec</surname>
            <initial>A.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="yes" x-proceedings="yes" x-invited-conference="no" x-editorial-board="yes">
        <title level="m">International Symposium on Microarchitecture</title>
        <loc>Taipei, Taiwan</loc>
        <imprint>
          <dateStruct>
            <month>October</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01354267" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01354267</ref>
        </imprint>
        <meeting id="cid97645">
          <title>IEEE/ACM International Symposium on Microarchitecture</title>
          <num>49</num>
          <abbr type="sigle">MICRO</abbr>
        </meeting>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid40" type="inproceedings" rend="year" n="cite:perais:hal-01259137">
      <identifiant type="doi" value="10.1109/HPCA.2016.7446105"/>
      <identifiant type="hal" value="hal-01259137"/>
      <analytic>
        <title level="a">Cost Effective Physical Register Sharing</title>
        <author>
          <persName key="alf-2014-idp86168">
            <foreName>Arthur</foreName>
            <surname>Perais</surname>
            <initial>A.</initial>
          </persName>
          <persName key="alf-2014-idm28120">
            <foreName>André</foreName>
            <surname>Seznec</surname>
            <initial>A.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="yes" x-proceedings="yes" x-invited-conference="no" x-editorial-board="yes">
        <title level="m">International Symposium on High Performance Computer Architecture</title>
        <loc>Barcelona, Spain</loc>
        <imprint>
          <biblScope type="volume">22</biblScope>
          <publisher>
            <orgName type="organisation">IEEE</orgName>
          </publisher>
          <dateStruct>
            <month>March</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01259137" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01259137</ref>
        </imprint>
        <meeting id="cid284354">
          <title>International Conference on High-Performance Computer Architecture</title>
          <num>2014</num>
          <abbr type="sigle">HPCA</abbr>
        </meeting>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid28" type="inproceedings" rend="year" n="cite:peneau:hal-01347354">
      <identifiant type="hal" value="hal-01347354"/>
      <analytic>
        <title level="a">Loop Optimization in Presence of STT-MRAM Caches: a Study of Performance-Energy Tradeoffs</title>
        <author>
          <persName>
            <foreName>Pierre-Yves</foreName>
            <surname>Péneau</surname>
            <initial>P.-Y.</initial>
          </persName>
          <persName key="alf-2015-idp108256">
            <foreName>Rabab</foreName>
            <surname>Bouziane</surname>
            <initial>R.</initial>
          </persName>
          <persName>
            <foreName>Abdoulaye</foreName>
            <surname>Gamatié</surname>
            <initial>A.</initial>
          </persName>
          <persName key="alf-2014-idp66144">
            <foreName>Erven</foreName>
            <surname>Rohou</surname>
            <initial>E.</initial>
          </persName>
          <persName>
            <foreName>Florent</foreName>
            <surname>Bruguier</surname>
            <initial>F.</initial>
          </persName>
          <persName>
            <foreName>Gilles</foreName>
            <surname>Sassatelli</surname>
            <initial>G.</initial>
          </persName>
          <persName>
            <foreName>Lionel</foreName>
            <surname>Torres</surname>
            <initial>L.</initial>
          </persName>
          <persName>
            <foreName>Sophiane</foreName>
            <surname>Senni</surname>
            <initial>S.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="yes" x-proceedings="yes" x-invited-conference="no" x-editorial-board="yes">
        <title level="m">26th International Workshop on Power and Timing Modeling, Optimization and Simulation</title>
        <loc>Bremen, Germany</loc>
        <title level="s">Proceedings of the 26th International Workshop on Power and Timing Modeling, Optimization and Simulation</title>
        <imprint>
          <dateStruct>
            <month>September</month>
            <year>2016</year>
          </dateStruct>
          <biblScope type="pages">8</biblScope>
          <ref xlink:href="https://hal.inria.fr/hal-01347354" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01347354</ref>
        </imprint>
        <meeting id="cid332570">
          <title>International Workshop on Power And Timing Modeling, Optimization and Simulation</title>
          <num>26</num>
          <abbr type="sigle">PATMOS</abbr>
        </meeting>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid53" type="inproceedings" rend="year" n="cite:rashid:hal-01393220">
      <identifiant type="doi" value="10.1109/ECRTS.2016.25"/>
      <identifiant type="hal" value="hal-01393220"/>
      <analytic>
        <title level="a">Cache-Persistence-Aware Response-Time Analysis for Fixed-Priority Preemptive Systems</title>
        <author>
          <persName>
            <foreName>Syed Aftab</foreName>
            <surname>Rashid</surname>
            <initial>S. A.</initial>
          </persName>
          <persName>
            <foreName>Geoffrey</foreName>
            <surname>Nelissen</surname>
            <initial>G.</initial>
          </persName>
          <persName key="alf-2014-idp67360">
            <foreName>Damien</foreName>
            <surname>Hardy</surname>
            <initial>D.</initial>
          </persName>
          <persName>
            <foreName>Benny</foreName>
            <surname>Akesson</surname>
            <initial>B.</initial>
          </persName>
          <persName key="alf-2014-idp69920">
            <foreName>Isabelle</foreName>
            <surname>Puaut</surname>
            <initial>I.</initial>
          </persName>
          <persName>
            <foreName>Eduardo</foreName>
            <surname>Tovar</surname>
            <initial>E.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="yes" x-proceedings="yes" x-invited-conference="no" x-editorial-board="yes">
        <title level="m">28th Euromicro Conference on Real-Time Systems (ECRTS)</title>
        <loc>Toulouse, France</loc>
        <imprint>
          <publisher>
            <orgName>IEEE</orgName>
          </publisher>
          <dateStruct>
            <month>July</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01393220" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01393220</ref>
        </imprint>
        <meeting id="cid64606">
          <title>Euromicro Conference on Real-Time Systems</title>
          <num>28</num>
          <abbr type="sigle">ECRTS</abbr>
        </meeting>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid29" type="inproceedings" rend="year" n="cite:rokicki:hal-01345306">
      <identifiant type="hal" value="hal-01345306"/>
      <analytic>
        <title level="a">Hybrid-JIT : Compilateur JIT Matériel/Logiciel pour les Processeurs VLIW Embarqués</title>
        <author>
          <persName key="cairn-2015-idp121880">
            <foreName>Simon</foreName>
            <surname>Rokicki</surname>
            <initial>S.</initial>
          </persName>
          <persName key="alf-2014-idp66144">
            <foreName>Erven</foreName>
            <surname>Rohou</surname>
            <initial>E.</initial>
          </persName>
          <persName key="cairn-2014-idp73784">
            <foreName>Steven</foreName>
            <surname>Derrien</surname>
            <initial>S.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="no" x-proceedings="yes" x-invited-conference="no" x-editorial-board="yes">
        <title level="m">Conférence d’informatique en Parallélisme, Architecture et Système (Compas)</title>
        <loc>Lorient, France</loc>
        <imprint>
          <dateStruct>
            <month>July</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.archives-ouvertes.fr/hal-01345306" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>archives-ouvertes.<allowbreak/>fr/<allowbreak/>hal-01345306</ref>
        </imprint>
        <meeting id="cid623688">
          <title>Conférence d'informatique en Parallélisme, Architecture et Système</title>
          <num>2016</num>
          <abbr type="sigle">ComPAS</abbr>
        </meeting>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid30" type="inproceedings" rend="year" n="cite:rokicki:hal-01423639">
      <identifiant type="hal" value="hal-01423639"/>
      <analytic>
        <title level="a">Hardware-Accelerated Dynamic Binary Translation</title>
        <author>
          <persName key="cairn-2015-idp121880">
            <foreName>Simon</foreName>
            <surname>Rokicki</surname>
            <initial>S.</initial>
          </persName>
          <persName key="alf-2014-idp66144">
            <foreName>Erven</foreName>
            <surname>Rohou</surname>
            <initial>E.</initial>
          </persName>
          <persName key="cairn-2014-idp73784">
            <foreName>Steven</foreName>
            <surname>Derrien</surname>
            <initial>S.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="yes" x-proceedings="yes" x-invited-conference="no" x-editorial-board="yes">
        <title level="m">IEEE/ACM Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE)</title>
        <loc>Lausanne, Switzerland</loc>
        <imprint>
          <dateStruct>
            <month>March</month>
            <year>2017</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01423639" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01423639</ref>
        </imprint>
        <meeting id="cid58552">
          <title>Design, Automation, and Test in Europe</title>
          <num>20</num>
          <abbr type="sigle">DATE</abbr>
        </meeting>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid21" type="inproceedings" rend="best" n="cite:seznec:hal-01354251">
      <identifiant type="hal" value="hal-01354251"/>
      <analytic>
        <title level="a">Exploring branch predictability limits with the MTAGE+SC predictor *</title>
        <author>
          <persName key="alf-2014-idm28120">
            <foreName>André</foreName>
            <surname>Seznec</surname>
            <initial>A.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="yes" x-proceedings="yes" x-invited-conference="no" x-editorial-board="yes">
        <title level="m">5th JILP Workshop on Computer Architecture Competitions (JWAC-5): Championship Branch Prediction (CBP-5)</title>
        <loc>Seoul, South Korea</loc>
        <imprint>
          <dateStruct>
            <month>June</month>
            <year>2016</year>
          </dateStruct>
          <biblScope type="pages">4</biblScope>
          <ref xlink:href="https://hal.inria.fr/hal-01354251" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01354251</ref>
        </imprint>
        <meeting id="cid391922">
          <title>Worshop on Computer Architecture Competitions: Cache Replacement Championship</title>
          <num>5</num>
          <abbr type="sigle">JILP</abbr>
        </meeting>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid20" type="inproceedings" rend="best" n="cite:seznec:hal-01354253">
      <identifiant type="hal" value="hal-01354253"/>
      <analytic>
        <title level="a">TAGE-SC-L Branch Predictors Again</title>
        <author>
          <persName key="alf-2014-idm28120">
            <foreName>André</foreName>
            <surname>Seznec</surname>
            <initial>A.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="yes" x-proceedings="yes" x-invited-conference="no" x-editorial-board="yes">
        <title level="m">5th JILP Workshop on Computer Architecture Competitions (JWAC-5): Championship Branch Prediction (CBP-5)</title>
        <loc>Seoul, South Korea</loc>
        <imprint>
          <dateStruct>
            <month>June</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01354253" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01354253</ref>
        </imprint>
        <meeting id="cid391922">
          <title>Worshop on Computer Architecture Competitions: Cache Replacement Championship</title>
          <num>5</num>
          <abbr type="sigle">JILP</abbr>
        </meeting>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid32" type="inproceedings" rend="year" n="cite:silvano:hal-01235741">
      <identifiant type="hal" value="hal-01235741"/>
      <analytic>
        <title level="a">AutoTuning and Adaptivity appRoach for Energy efficient eXascale HPC systems: the ANTAREX Approach</title>
        <author>
          <persName>
            <foreName>Cristina</foreName>
            <surname>Silvano</surname>
            <initial>C.</initial>
          </persName>
          <persName>
            <foreName>Giovanni</foreName>
            <surname>Agosta</surname>
            <initial>G.</initial>
          </persName>
          <persName>
            <foreName>Andrea</foreName>
            <surname>Bartolini</surname>
            <initial>A.</initial>
          </persName>
          <persName>
            <foreName>Andrea R.</foreName>
            <surname>Beccari</surname>
            <initial>A. R.</initial>
          </persName>
          <persName>
            <foreName>Luca</foreName>
            <surname>Benini</surname>
            <initial>L.</initial>
          </persName>
          <persName>
            <foreName>João</foreName>
            <surname>Bispo</surname>
            <initial>J.</initial>
          </persName>
          <persName>
            <foreName>Radim</foreName>
            <surname>Cmar</surname>
            <initial>R.</initial>
          </persName>
          <persName>
            <foreName>João M. P.</foreName>
            <surname>Cardoso</surname>
            <initial>J. M. P.</initial>
          </persName>
          <persName>
            <foreName>Carlo</foreName>
            <surname>Cavazzoni</surname>
            <initial>C.</initial>
          </persName>
          <persName>
            <foreName>Jan</foreName>
            <surname>Martinovič</surname>
            <initial>J.</initial>
          </persName>
          <persName>
            <foreName>Gianluca</foreName>
            <surname>Palermo</surname>
            <initial>G.</initial>
          </persName>
          <persName>
            <foreName>Martin</foreName>
            <surname>Palkovič</surname>
            <initial>M.</initial>
          </persName>
          <persName>
            <foreName>Pedro</foreName>
            <surname>Pinto</surname>
            <initial>P.</initial>
          </persName>
          <persName key="alf-2014-idp66144">
            <foreName>Erven</foreName>
            <surname>Rohou</surname>
            <initial>E.</initial>
          </persName>
          <persName>
            <foreName>Nico</foreName>
            <surname>Sanna</surname>
            <initial>N.</initial>
          </persName>
          <persName>
            <foreName>Kateřina</foreName>
            <surname>Slaninová</surname>
            <initial>K.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="yes" x-proceedings="yes" x-invited-conference="no" x-editorial-board="yes">
        <title level="m">Design, Automation, and Test in Europe</title>
        <loc>Dresden, Germany</loc>
        <title level="s">Design, Automation, and Test in Europe</title>
        <imprint>
          <dateStruct>
            <month>March</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01235741" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01235741</ref>
        </imprint>
        <meeting id="cid58552">
          <title>Design, Automation, and Test in Europe</title>
          <num>19</num>
          <abbr type="sigle">DATE</abbr>
        </meeting>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid31" type="inproceedings" rend="year" n="cite:silvano:hal-01341826">
      <identifiant type="doi" value="10.1145/2903150.2903470"/>
      <identifiant type="hal" value="hal-01341826"/>
      <analytic>
        <title level="a">The ANTAREX Approach to Autotuning and Adaptivity for Energy Efficient HPC Systems</title>
        <author>
          <persName>
            <foreName>Cristina</foreName>
            <surname>Silvano</surname>
            <initial>C.</initial>
          </persName>
          <persName>
            <foreName>Giovanni</foreName>
            <surname>Agosta</surname>
            <initial>G.</initial>
          </persName>
          <persName key="pacap-2016-idp222192">
            <foreName>Stefano</foreName>
            <surname>Cherubin</surname>
            <initial>S.</initial>
          </persName>
          <persName>
            <foreName>Davide</foreName>
            <surname>Gadioli</surname>
            <initial>D.</initial>
          </persName>
          <persName>
            <foreName>Gianluca</foreName>
            <surname>Palermo</surname>
            <initial>G.</initial>
          </persName>
          <persName>
            <foreName>Andrea</foreName>
            <surname>Bartolini</surname>
            <initial>A.</initial>
          </persName>
          <persName>
            <foreName>Luca</foreName>
            <surname>Benini</surname>
            <initial>L.</initial>
          </persName>
          <persName>
            <foreName>Jan</foreName>
            <surname>Martinovič</surname>
            <initial>J.</initial>
          </persName>
          <persName>
            <foreName>Martin</foreName>
            <surname>Palkovič</surname>
            <initial>M.</initial>
          </persName>
          <persName>
            <foreName>Kateřina</foreName>
            <surname>Slaninová</surname>
            <initial>K.</initial>
          </persName>
          <persName>
            <foreName>João</foreName>
            <surname>Bispo</surname>
            <initial>J.</initial>
          </persName>
          <persName>
            <foreName>João M. P.</foreName>
            <surname>Cardoso</surname>
            <initial>J. M. P.</initial>
          </persName>
          <persName>
            <foreName>Rui</foreName>
            <surname>Abreu</surname>
            <initial>R.</initial>
          </persName>
          <persName>
            <foreName>Pedro</foreName>
            <surname>Pinto</surname>
            <initial>P.</initial>
          </persName>
          <persName>
            <foreName>Carlo</foreName>
            <surname>Cavazzoni</surname>
            <initial>C.</initial>
          </persName>
          <persName>
            <foreName>Nico</foreName>
            <surname>Sanna</surname>
            <initial>N.</initial>
          </persName>
          <persName>
            <foreName>Andrea R.</foreName>
            <surname>Beccari</surname>
            <initial>A. R.</initial>
          </persName>
          <persName>
            <foreName>Radim</foreName>
            <surname>Cmar</surname>
            <initial>R.</initial>
          </persName>
          <persName key="alf-2014-idp66144">
            <foreName>Erven</foreName>
            <surname>Rohou</surname>
            <initial>E.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="yes" x-proceedings="yes" x-invited-conference="yes" x-editorial-board="yes">
        <title level="m">ACM International Conference on Computing Frontiers 2016</title>
        <loc>Como, Italy</loc>
        <imprint>
          <dateStruct>
            <month>May</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01341826" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01341826</ref>
        </imprint>
        <meeting id="cid18884">
          <title>ACM International Conference on Computing Frontiers</title>
          <num>13</num>
          <abbr type="sigle">CF</abbr>
        </meeting>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid23" type="inproceedings" rend="best" n="cite:sridharan:hal-01259626">
      <identifiant type="hal" value="hal-01259626"/>
      <analytic>
        <title level="a">Discrete Cache Insertion Policies for Shared Last Level Cache Management on Large Multicores</title>
        <author>
          <persName key="alf-2014-idp87384">
            <foreName>Aswinkumar</foreName>
            <surname>Sridharan</surname>
            <initial>A.</initial>
          </persName>
          <persName key="alf-2014-idm28120">
            <foreName>André</foreName>
            <surname>Seznec</surname>
            <initial>A.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="yes" x-proceedings="yes" x-invited-conference="no" x-editorial-board="yes">
        <title level="m">30th IEEE International Parallel &amp; Distributed Processing Symposium</title>
        <loc>Chicago, United States</loc>
        <imprint>
          <dateStruct>
            <month>May</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01259626" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01259626</ref>
        </imprint>
        <meeting id="cid87817">
          <title>IEEE International Parallel and Distributed Processing Symposium</title>
          <num>30</num>
          <abbr type="sigle">IPDPS</abbr>
        </meeting>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid26" type="inproceedings" rend="year" n="cite:suresh:hal-01423811">
      <identifiant type="hal" value="hal-01423811"/>
      <analytic>
        <title level="a">Compile-Time Function Memoization</title>
        <author>
          <persName key="alf-2014-idp88600">
            <foreName>Arjun</foreName>
            <surname>Suresh</surname>
            <initial>A.</initial>
          </persName>
          <persName key="alf-2014-idp66144">
            <foreName>Erven</foreName>
            <surname>Rohou</surname>
            <initial>E.</initial>
          </persName>
          <persName key="alf-2014-idm28120">
            <foreName>André</foreName>
            <surname>Seznec</surname>
            <initial>A.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="yes" x-proceedings="yes" x-invited-conference="no" x-editorial-board="yes">
        <title level="m">26th International Conference on Compiler Construction</title>
        <loc>Austin, United States</loc>
        <imprint>
          <dateStruct>
            <month>February</month>
            <year>2017</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01423811" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01423811</ref>
        </imprint>
        <meeting id="cid114893">
          <title>International Conference on Compiler Construction</title>
          <num>26</num>
          <abbr type="sigle">CC</abbr>
        </meeting>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid59" type="techreport" rend="year" n="cite:collange:hal-01351689">
      <identifiant type="hal" value="hal-01351689"/>
      <monogr>
        <title level="m">Simty: a Synthesizable General-Purpose SIMT Processor</title>
        <author>
          <persName key="alf-2014-idm26632">
            <foreName>Sylvain</foreName>
            <surname>Collange</surname>
            <initial>S.</initial>
          </persName>
        </author>
        <imprint>
          <biblScope type="number">RR-8944</biblScope>
          <publisher>
            <orgName type="institution">Inria Rennes Bretagne Atlantique</orgName>
          </publisher>
          <dateStruct>
            <month>August</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01351689" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01351689</ref>
        </imprint>
      </monogr>
      <note type="typdoc">Research Report</note>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid58" type="techreport" rend="year" n="cite:sardashti:hal-01270792">
      <identifiant type="hal" value="hal-01270792"/>
      <monogr>
        <title level="m">Yet Another Compressed Cache: a Low Cost Yet Effective Compressed Cache</title>
        <author>
          <persName>
            <foreName>Somayeh</foreName>
            <surname>Sardashti</surname>
            <initial>S.</initial>
          </persName>
          <persName key="alf-2014-idm28120">
            <foreName>André</foreName>
            <surname>Seznec</surname>
            <initial>A.</initial>
          </persName>
          <persName>
            <foreName>David A.</foreName>
            <surname>Wood</surname>
            <initial>D. A.</initial>
          </persName>
        </author>
        <imprint>
          <biblScope type="number">RR-8853</biblScope>
          <publisher>
            <orgName type="institution">Inria</orgName>
          </publisher>
          <dateStruct>
            <month>February</month>
            <year>2016</year>
          </dateStruct>
          <biblScope type="pages">23</biblScope>
          <ref xlink:href="https://hal.inria.fr/hal-01270792" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01270792</ref>
        </imprint>
      </monogr>
      <note type="typdoc">Research Report</note>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid49" type="article" rend="foot" n="footcite:Belady">
      <analytic>
        <title level="a">A study of replacement algorithms for a virtual-storage computer</title>
        <author>
          <persName>
            <foreName>L. A.</foreName>
            <surname>Belady</surname>
            <initial>L. A.</initial>
          </persName>
        </author>
      </analytic>
      <monogr>
        <title level="j">IBM Systems Journal</title>
        <imprint>
          <biblScope type="volume">5</biblScope>
          <biblScope type="number">2</biblScope>
          <dateStruct>
            <year>1966</year>
          </dateStruct>
          <biblScope type="pages">78-101</biblScope>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid18" type="inproceedings" rend="foot" n="footcite:ojit">
      <analytic>
        <title level="a">OJIT: A Novel Obfuscation Approach Using Standard Just-In-Time Compiler Transformations</title>
        <author>
          <persName>
            <foreName>Muhammad</foreName>
            <surname>Hataba</surname>
            <initial>M.</initial>
          </persName>
          <persName>
            <foreName>Ahmed</foreName>
            <surname>El-Mahdy</surname>
            <initial>A.</initial>
          </persName>
          <persName key="alf-2014-idp66144">
            <foreName>Erven</foreName>
            <surname>Rohou</surname>
            <initial>E.</initial>
          </persName>
        </author>
      </analytic>
      <monogr>
        <title level="m">International Workshop on Dynamic Compilation Everywhere</title>
        <imprint>
          <dateStruct>
            <month>January</month>
            <year>2015</year>
          </dateStruct>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid14" type="article" rend="foot" n="footcite:Kumar05">
      <analytic>
        <title level="a">Heterogeneous chip multiprocessors</title>
        <author>
          <persName>
            <foreName>Rakesh</foreName>
            <surname>Kumar</surname>
            <initial>R.</initial>
          </persName>
          <persName>
            <foreName>Dean M.</foreName>
            <surname>Tullsen</surname>
            <initial>D. M.</initial>
          </persName>
          <persName>
            <foreName>Norman P.</foreName>
            <surname>Jouppi</surname>
            <initial>N. P.</initial>
          </persName>
          <persName>
            <foreName>Parthasarathy</foreName>
            <surname>Ranganathan</surname>
            <initial>P.</initial>
          </persName>
        </author>
      </analytic>
      <monogr>
        <title level="j">IEEE Computer</title>
        <imprint>
          <biblScope type="volume">38</biblScope>
          <biblScope type="number">11</biblScope>
          <dateStruct>
            <month>nov.</month>
            <year>2005</year>
          </dateStruct>
          <biblScope type="pages">32–38</biblScope>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid47" type="article" rend="foot" n="footcite:Mattson">
      <analytic>
        <title level="a">Evaluation techniques for storage hierarchies</title>
        <author>
          <persName>
            <foreName>R. L.</foreName>
            <surname>Mattson</surname>
            <initial>R. L.</initial>
          </persName>
          <persName>
            <foreName>J.</foreName>
            <surname>Gecsei</surname>
            <initial>J.</initial>
          </persName>
          <persName>
            <foreName>D. R.</foreName>
            <surname>Slutz</surname>
            <initial>D. R.</initial>
          </persName>
          <persName>
            <foreName>I. L.</foreName>
            <surname>Traiger</surname>
            <initial>I. L.</initial>
          </persName>
        </author>
      </analytic>
      <monogr>
        <title level="j">IBM Systems Journal</title>
        <imprint>
          <biblScope type="volume">9</biblScope>
          <biblScope type="number">2</biblScope>
          <dateStruct>
            <year>1970</year>
          </dateStruct>
          <biblScope type="pages">78-117</biblScope>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid0" type="inproceedings" rend="foot" n="footcite:faults">
      <analytic>
        <title level="a">A resilience roadmap</title>
        <author>
          <persName>
            <foreName>S.R.</foreName>
            <surname>Nassif</surname>
            <initial>S.</initial>
          </persName>
          <persName>
            <foreName>N.</foreName>
            <surname>Mehta</surname>
            <initial>N.</initial>
          </persName>
          <persName>
            <foreName>Yu</foreName>
            <surname>Cao</surname>
            <initial>Y.</initial>
          </persName>
        </author>
      </analytic>
      <monogr>
        <title level="m">Design, Automation Test in Europe Conference Exhibition (DATE), 2010</title>
        <imprint>
          <dateStruct>
            <month>March</month>
            <year>2010</year>
          </dateStruct>
          <biblScope type="pages">1011-1016</biblScope>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid51" type="article" rend="foot" n="footcite:Nickolls10">
      <analytic>
        <title level="a">The GPU computing era</title>
        <author>
          <persName>
            <foreName>John</foreName>
            <surname>Nickolls</surname>
            <initial>J.</initial>
          </persName>
          <persName>
            <foreName>William J</foreName>
            <surname>Dally</surname>
            <initial>W. J.</initial>
          </persName>
        </author>
      </analytic>
      <monogr>
        <title level="j">Micro, IEEE</title>
        <imprint>
          <biblScope type="volume">30</biblScope>
          <biblScope type="number">2</biblScope>
          <dateStruct>
            <year>2010</year>
          </dateStruct>
          <biblScope type="pages">56–69</biblScope>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid19" type="inproceedings" rend="foot" n="footcite:omar2014">
      <analytic>
        <title level="a">Arbitrary control-flow embedding into multiple threads for obfuscation: a preliminary complexity and performance analysis</title>
        <author>
          <persName>
            <foreName>Rasha</foreName>
            <surname>Omar</surname>
            <initial>R.</initial>
          </persName>
          <persName>
            <foreName>Ahmed</foreName>
            <surname>El-Mahdy</surname>
            <initial>A.</initial>
          </persName>
          <persName key="alf-2014-idp66144">
            <foreName>Erven</foreName>
            <surname>Rohou</surname>
            <initial>E.</initial>
          </persName>
        </author>
      </analytic>
      <monogr>
        <title level="m">Proceedings of the 2nd international workshop on Security in cloud computing</title>
        <imprint>
          <publisher>
            <orgName type="organisation">ACM</orgName>
          </publisher>
          <dateStruct>
            <year>2014</year>
          </dateStruct>
          <biblScope type="pages">51–58</biblScope>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid44" type="inproceedings" rend="foot" n="footcite:DCC">
      <identifiant type="doi" value="10.1145/2540708.2540715"/>
      <analytic>
        <title level="a">Decoupled compressed cache: exploiting spatial locality for energy-optimized compressed caching</title>
        <author>
          <persName>
            <foreName>Somayeh</foreName>
            <surname>Sardashti</surname>
            <initial>S.</initial>
          </persName>
          <persName>
            <foreName>David A.</foreName>
            <surname>Wood</surname>
            <initial>D. A.</initial>
          </persName>
        </author>
      </analytic>
      <monogr>
        <title level="m">The 46th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO-46, Davis, CA, USA, December 7-11, 2013</title>
        <imprint>
          <dateStruct>
            <year>2013</year>
          </dateStruct>
          <biblScope type="pages">62–73</biblScope>
          <ref xlink:href="http://doi.acm.org/10.1145/2540708.2540715" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">http://<allowbreak/>doi.<allowbreak/>acm.<allowbreak/>org/<allowbreak/>10.<allowbreak/>1145/<allowbreak/>2540708.<allowbreak/>2540715</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="pacap-2016-bid17" type="article" rend="foot" n="footcite:havege">
      <analytic>
        <title level="a">HAVEGE: A user-level software heuristic for generating empirically strong random numbers</title>
        <author>
          <persName key="alf-2014-idm28120">
            <foreName>André</foreName>
            <surname>Seznec</surname>
            <initial>A.</initial>
          </persName>
          <persName key="secret-2014-idp67872">
            <foreName>Nicolas</foreName>
            <surname>Sendrier</surname>
            <initial>N.</initial>
          </persName>
        </author>
      </analytic>
      <monogr>
        <title level="j">ACM Transactions on Modeling and Computer Simulation (TOMACS)</title>
        <imprint>
          <biblScope type="volume">13</biblScope>
          <biblScope type="number">4</biblScope>
          <dateStruct>
            <year>2003</year>
          </dateStruct>
          <biblScope type="pages">334–346</biblScope>
        </imprint>
      </monogr>
    </biblStruct>
  </biblio>
</raweb>
