Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'SCRODQB_Top'

Design Information
------------------
Command Line   : map -filter
C:/Users/Kevin/Desktop/HMB-FW/EIC-Beamtest-FW/SCROD_A5_RJ45/SCROD_Rev1/iseconfig
/filter.filter -intstyle ise -p xc6slx150t-fgg676-3 -w -logic_opt off -ol high
-t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr
off -lc off -power off -o SCRODQB_Top_map.ncd SCRODQB_Top.ngd SCRODQB_Top.pcf 
Target Device  : xc6slx150t
Target Package : fgg676
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Fri Aug 21 08:17:10 2020

Design Summary
--------------
Number of errors:      0
Number of warnings:   17
Slice Logic Utilization:
  Number of Slice Registers:                 6,199 out of 184,304    3%
    Number used as Flip Flops:               6,182
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               16
  Number of Slice LUTs:                      5,037 out of  92,152    5%
    Number used as logic:                    4,336 out of  92,152    4%
      Number using O6 output only:           2,483
      Number using O5 output only:             456
      Number using O5 and O6:                1,397
      Number used as ROM:                        0
    Number used as Memory:                     143 out of  21,680    1%
      Number used as Dual Port RAM:             36
        Number using O6 output only:            12
        Number using O5 output only:             0
        Number using O5 and O6:                 24
      Number used as Single Port RAM:            0
      Number used as Shift Register:           107
        Number using O6 output only:            89
        Number using O5 output only:             2
        Number using O5 and O6:                 16
    Number used exclusively as route-thrus:    558
      Number with same-slice register load:    503
      Number with same-slice carry load:        55
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,356 out of  23,038   10%
  Number of MUXCYs used:                     1,428 out of  46,076    3%
  Number of LUT Flip Flop pairs used:        6,896
    Number with an unused Flip Flop:         1,800 out of   6,896   26%
    Number with an unused LUT:               1,859 out of   6,896   26%
    Number of fully used LUT-FF pairs:       3,237 out of   6,896   46%
    Number of unique control sets:             463
    Number of slice register sites lost
      to control set restrictions:           1,650 out of 184,304    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        41 out of     396   10%
    Number of LOCed IOBs:                       32 out of      41   78%
    IOB Flip Flops:                             14
    IOB Master Pads:                            14
    IOB Slave Pads:                             14
    Number of bonded IPADs:                      4 out of      32   12%
      Number of LOCed IPADs:                     4 out of       4  100%
    Number of bonded OPADs:                      2 out of      16   12%
      Number of LOCed OPADs:                     2 out of       2  100%

Specific Feature Utilization:
  Number of RAMB16BWERs:                        74 out of     268   27%
  Number of RAMB8BWERs:                         12 out of     536    2%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                      13 out of      16   81%
    Number used as BUFGs:                       13
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     6 out of      12   50%
    Number used as DCMs:                         6
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   4 out of     586    1%
    Number used as ILOGIC2s:                     4
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     586    0%
  Number of OLOGIC2/OSERDES2s:                  10 out of     586    1%
    Number used as OLOGIC2s:                    10
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     384    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of     180    0%
  Number of GTPA1_DUALs:                         1 out of       4   25%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       4    0%
  Number of PCIE_A1s:                            0 out of       1    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       6    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

  Number of RPM macros:           13
Average Fanout of Non-Clock Nets:                3.36

Peak Memory Usage:  4959 MB
Total REAL time to MAP completion:  1 mins 22 secs 
Total CPU time to MAP completion:   1 mins 18 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:MapLib:680 - LOC constraint AB6 on RX_DC_N<3> is invalid: No such site
   on the device. Ignoring...
WARNING:Pack:1186 - One or more I/O components have conflicting property values.
    For each occurrence, the system will use the property value attached to the
   pad.  Otherwise, the system will use the first property value read.  To view
   each occurrence, create a detailed map report (run map using the -detail
   option).
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: DC_CLK_P<0>   IOSTANDARD = BLVDS_25
   	 Comp: DC_CLK_P<1>   IOSTANDARD = LVDS_25
   	 Comp: DC_CLK_P<2>   IOSTANDARD = LVDS_25
   	 Comp: DC_CLK_P<3>   IOSTANDARD = LVDS_25


WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: DC_CLK_N<0>   IOSTANDARD = BLVDS_25
   	 Comp: DC_CLK_N<1>   IOSTANDARD = LVDS_25
   	 Comp: DC_CLK_N<2>   IOSTANDARD = LVDS_25
   	 Comp: DC_CLK_N<3>   IOSTANDARD = LVDS_25


WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: TX_DC_N<0>   IOSTANDARD = BLVDS_25
   	 Comp: TX_DC_N<1>   IOSTANDARD = LVDS_25
   	 Comp: TX_DC_N<2>   IOSTANDARD = LVDS_25
   	 Comp: TX_DC_N<3>   IOSTANDARD = LVDS_25


WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: TX_DC_P<0>   IOSTANDARD = BLVDS_25
   	 Comp: TX_DC_P<1>   IOSTANDARD = LVDS_25
   	 Comp: TX_DC_P<2>   IOSTANDARD = LVDS_25
   	 Comp: TX_DC_P<3>   IOSTANDARD = LVDS_25


WARNING:PhysDesignRules:372 - Gated clock. Clock net icon_control0<13> is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Arbiter/U_FifoDist8x16/U0/xst_
   fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM3_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Arbiter/U_FifoDist8x16/U0/xst_
   fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM2_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Arbiter/U_FifoDist8x16/U0/xst_
   fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM1_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.

Section 3 - Informational
-------------------------
INFO:Security:56 - Part 'xc6slx150t' is not a WebPack part.
INFO:LIT:243 - Logical network dc_dataValid<3> has no load.
INFO:LIT:395 - The above info message is repeated 83 more times for the
   following (max. 5 shown):
   dc_dataValid<2>,
   dc_dataValid<1>,
   serialClkLocked<3>,
   serialClkLocked<2>,
   serialClkLocked<1>
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:564 - The following environment variables are currently set:
INFO:MapLib:591 - XIL_MAP_LOCWARN 	Value: XIL_MAP_LOCWARN
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Place:834 - Only a subset of IOs are locked. Out of 41 IOs, 33 are locked
   and 8 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
INFO:Pack:1650 - Map created a placed design.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   DC_communication/Gen_QBLink[3].DC_Interface/U_ClockGenByteLink/dcm_sp_inst,
   consult the device Data Sheet.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   DC_communication/Gen_QBLink[2].DC_Interface/U_ClockGenByteLink/dcm_sp_inst,
   consult the device Data Sheet.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   DC_communication/Gen_QBLink[1].DC_Interface/U_ClockGenByteLink/dcm_sp_inst,
   consult the device Data Sheet.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   DC_communication/Gen_QBLink[0].DC_Interface/U_ClockGenByteLink/dcm_sp_inst,
   consult the device Data Sheet.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp CLOCK_FANOUT/dcm_sp_inst,
   consult the device Data Sheet.

Section 4 - Removed Logic Summary
---------------------------------
 473 block(s) removed
 125 block(s) optimized away
 501 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "dc_dataValid<3>" is loadless and has been removed.
 Loadless block "DC_communication/Gen_QBLink[3].DC_Interface/localWordOutValid1"
(ROM) removed.
  The signal "DC_communication/Gen_QBLink[3].DC_Interface/rx_fifo_empty" is
loadless and has been removed.
   Loadless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i" (FF)
removed.
The signal "dc_dataValid<2>" is loadless and has been removed.
 Loadless block "DC_communication/Gen_QBLink[2].DC_Interface/localWordOutValid1"
(ROM) removed.
  The signal "DC_communication/Gen_QBLink[2].DC_Interface/rx_fifo_empty" is
loadless and has been removed.
   Loadless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i" (FF)
removed.
The signal "dc_dataValid<1>" is loadless and has been removed.
 Loadless block "DC_communication/Gen_QBLink[1].DC_Interface/localWordOutValid1"
(ROM) removed.
  The signal "DC_communication/Gen_QBLink[1].DC_Interface/rx_fifo_empty" is
loadless and has been removed.
   Loadless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i" (FF)
removed.
The signal "serialClkLocked<3>" is loadless and has been removed.
The signal "serialClkLocked<2>" is loadless and has been removed.
The signal "serialClkLocked<1>" is loadless and has been removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs31" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>19" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs18" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs18" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>20" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs19" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs19" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>21" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs20" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs20" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>22" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs21" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs21" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>23" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs22" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs22" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>24" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs23" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs23" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>25" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs24" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs24" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>26" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs25" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs25" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>27" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs26" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs26" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>28" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs27" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs27" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>29" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs28" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs28" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>30" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs29" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs29" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>31" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs30" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs30" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs31" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>20" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs19" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs19" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>21" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs20" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs20" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>22" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs21" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs21" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>23" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs22" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs22" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>24" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs23" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs23" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>25" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs24" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs24" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>26" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs25" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs25" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>27" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs26" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs26" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>28" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs27" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs27" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>29" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs28" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs28" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>30" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs29" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs29" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>31" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs30" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs30" (ROM) removed.
Loadless block "U_S6EthTop/U_PwrUpRst/U_RstSync/G_RisingEdgeClock.cdc_reg2"
(SFF) removed.
 The signal "U_S6EthTop/U_PwrUpRst/U_RstSync/data_sync1" is loadless and has been
removed.
  Loadless block "U_S6EthTop/U_PwrUpRst/U_RstSync/G_RisingEdgeClock.cdc_reg1"
(SFF) removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[10].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[11].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[12].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[13].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[14].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[3].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[4].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[5].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[6].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[7].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[8].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[9].U_LUT" (ROM)
removed.
Loadless block "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSR" (ROM) removed.
Loadless block "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_B"
(ROM) removed.
The signal "icon_control0<35>" is sourceless and has been removed.
The signal "icon_control0<34>" is sourceless and has been removed.
The signal "icon_control0<33>" is sourceless and has been removed.
The signal "icon_control0<32>" is sourceless and has been removed.
The signal "icon_control0<31>" is sourceless and has been removed.
The signal "icon_control0<30>" is sourceless and has been removed.
The signal "icon_control0<29>" is sourceless and has been removed.
The signal "icon_control0<28>" is sourceless and has been removed.
The signal "icon_control0<27>" is sourceless and has been removed.
The signal "icon_control0<26>" is sourceless and has been removed.
The signal "icon_control0<25>" is sourceless and has been removed.
The signal "icon_control0<18>" is sourceless and has been removed.
The signal "icon_control0<17>" is sourceless and has been removed.
The signal "icon_control0<16>" is sourceless and has been removed.
The signal "icon_control0<15>" is sourceless and has been removed.
The signal "icon_control0<11>" is sourceless and has been removed.
The signal "icon_control0<10>" is sourceless and has been removed.
The signal "icon_control0<7>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gcon
vfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gcon
vfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_DataBuffer/U0/xst_fif
o_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i"
is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_DataBuffer/U0/xst_fif
o_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_DataBuffer/N1" is
sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_DataBuffer/U0/xst_fif
o_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/going_empty_f
wft_PWR_36_o_MUX_25_o" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_DataBuffer/U0/xst_fif
o_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb
" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_DataBuffer/U0/xst_fif
o_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb
" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_DataBuffer/U0/xst_fif
o_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_going_em
pty_fwft_PWR_36_o_MUX_25_o11" (ROM) removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_DataBuffer/U0/xst_fif
o_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
(FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/ram_full_i" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/ram_almost_full_i" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/empty_fwft_i" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/going_empty_fwft_leaving_empty_fwft_OR_20_o" is sourceless and has been
removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/empty_fwft_i" (FF) removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/empty_fwft_fb" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/empty_fwft_fb" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/going_empty_fwft_leaving_empty_fwft_OR_20_o1" (ROM) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<0>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.gm[0].gm1.m1" (MUX) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.carrynet<0>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.gm[1].gms.ms" (MUX) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.carrynet<1>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.gm[2].gms.ms" (MUX) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.carrynet<2>" is sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.gm[3].gms.ms" (MUX) removed.
        The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.carrynet<3>" is sourceless and has been removed.
         Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.gm[4].gms.ms" (MUX) removed.
          The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.carrynet<4>" is sourceless and has been removed.
           Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.gm[5].gms.ms" (MUX) removed.
            The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.carrynet<5>" is sourceless and has been removed.
             Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.gm[6].gms.ms" (MUX) removed.
              The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.comp3" is sourceless and has been removed.
               Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/Mmux_ram_almost_full_i_GND_816_o_MUX_75_o11" (ROM) removed.
                The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/ram_almost_full_i_GND_816_o_MUX_75_o" is sourceless and has been removed.
                 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/ram_almost_full_i" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<1>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<2>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<3>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<4>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<5>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<6>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/_n0021_inv" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/ram_full_i" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/ram_almost_full_i" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/empty_fwft_i" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/going_empty_fwft_leaving_empty_fwft_OR_20_o" is sourceless and has been
removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/empty_fwft_i" (FF) removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/empty_fwft_fb" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/empty_fwft_fb" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/going_empty_fwft_leaving_empty_fwft_OR_20_o1" (ROM) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<0>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.gm[0].gm1.m1" (MUX) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.carrynet<0>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.gm[1].gms.ms" (MUX) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.carrynet<1>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.gm[2].gms.ms" (MUX) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.carrynet<2>" is sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.gm[3].gms.ms" (MUX) removed.
        The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.carrynet<3>" is sourceless and has been removed.
         Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.gm[4].gms.ms" (MUX) removed.
          The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.carrynet<4>" is sourceless and has been removed.
           Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.gm[5].gms.ms" (MUX) removed.
            The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.carrynet<5>" is sourceless and has been removed.
             Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.gm[6].gms.ms" (MUX) removed.
              The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.comp3" is sourceless and has been removed.
               Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/Mmux_ram_almost_full_i_GND_816_o_MUX_75_o11" (ROM) removed.
                The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/ram_almost_full_i_GND_816_o_MUX_75_o" is sourceless and has been removed.
                 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/ram_almost_full_i" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<1>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<2>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<3>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<4>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<5>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<6>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/_n0021_inv" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/ram_full_i" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/ram_almost_full_i" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/ram_almost_full_i_rstpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/ram_almost_full_i_rstpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/ram_almost_full_i" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/Mmux_ram_almost_full_i_GND_192_o_MUX_33_o1" is sourceless and has been
removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/Mmux_ram_almost_full_i_GND_192_o_MUX_33_o13" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/ram_almost_full_i_GND_192_o_MUX_33_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_UdpS
izeFifo/N2" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_w
r_en_i1" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/ram_full_i" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/ram_almost_full_i" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/ram_almost_full_i_rstpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/ram_almost_full_i_rstpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/ram_almost_full_i" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/Mmux_ram_almost_full_i_GND_192_o_MUX_33_o1" is sourceless and has been
removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/Mmux_ram_almost_full_i_GND_192_o_MUX_33_o13" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/ram_almost_full_i_GND_192_o_MUX_33_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/N2" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_w
r_en_i1" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
32>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
32_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
32_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
32" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
31>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
31_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
31_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
31" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
30>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
30_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
30_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
30" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
29>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
29_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
29_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
29" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
28>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
28_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
28_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
28" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
27>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
27_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
27_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
27" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
26>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
26_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
26_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
26" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
25>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
25_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
25_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
25" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
24>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
24_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
24_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
24" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
23>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
23_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
23_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
23" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
22>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
22_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
22_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
22" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
21>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
21_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
21_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
21" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
20>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
20_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
20_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
20" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
19>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
19_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
19_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
19" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
18>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
18_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
18_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
18" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
17>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
17_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
17_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
17" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
16>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
16_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
16_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
16" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
15>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
15_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
15_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
15" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
14>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
14_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
14_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
14" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
13>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
13_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
13_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
13" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
12>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
12_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
12_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
12" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
11>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
11_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
11_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
11" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
10>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
10_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
10_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
10" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
9>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
9_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
9_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
9" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
8>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
8_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
8_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
8" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
7>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
7_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
7_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
7" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
6>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
6_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
6_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
6" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
5>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
5_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
5_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
5" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
4>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
4_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
4_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
4" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
3>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
3_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
3_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
3" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
2>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
2_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
2_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
2" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
1>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
1_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
1_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
1" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/s_
axis_tready" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
0>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
0_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
0_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
0" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas
.wsts/ram_full_i" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.axis_s_axis_tready1_INV_0" (BUF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_r
eg<0>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_p
ntr_plus2<1>_inv" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<32>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<31>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<30>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<29>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<28>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<27>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<26>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<25>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<24>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<23>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<22>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<21>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<20>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<19>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<18>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<17>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<16>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<15>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<14>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<13>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<12>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<11>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<10>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<9>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<8>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<7>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<6>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<5>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<4>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<3>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<2>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<1>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<0>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR" is
sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
32>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
32_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
32_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
32" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
31>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
31_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
31_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
31" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
30>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
30_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
30_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
30" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
29>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
29_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
29_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
29" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
28>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
28_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
28_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
28" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
27>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
27_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
27_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
27" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
26>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
26_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
26_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
26" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
25>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
25_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
25_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
25" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
24>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
24_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
24_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
24" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
23>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
23_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
23_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
23" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
22>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
22_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
22_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
22" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
21>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
21_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
21_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
21" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
20>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
20_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
20_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
20" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
19>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
19_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
19_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
19" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
18>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
18_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
18_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
18" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
17>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
17_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
17_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
17" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
16>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
16_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
16_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
16" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
15>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
15_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
15_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
15" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
14>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
14_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
14_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
14" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
13>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
13_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
13_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
13" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
12>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
12_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
12_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
12" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
11>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
11_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
11_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
11" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
10>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
10_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
10_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
10" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
9>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
9_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
9_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
9" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
8>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
8_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
8_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
8" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
7>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
7_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
7_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
7" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
6>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
6_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
6_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
6" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
5>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
5_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
5_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
5" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
4>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
4_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
4_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
4" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
3>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
3_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
3_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
3" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
2>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
2_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
2_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
2" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
1>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
1_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
1_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
1" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/s_
axis_tready" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i<
0>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
0_dpot" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
0_dpot" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_
0" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas
.wsts/ram_full_i" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.axis_s_axis_tready1_INV_0" (BUF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_r
eg<0>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_p
ntr_plus2<1>_inv" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<32>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<31>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<30>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<29>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<28>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<27>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<26>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<25>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<24>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<23>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<22>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<21>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<20>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<19>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<18>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<17>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<16>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<15>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<14>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<13>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<12>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<11>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<10>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<9>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<8>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<7>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<6>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<5>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<4>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<3>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<2>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<1>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<0>" is sourceless and
has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/FULL_WR_EN_AND_34_
o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i" (FF)
removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[1]_RD_PNTR[2]_XOR
_64_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<1>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_1" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<1>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_1" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[0]_RD_PNTR[1]_XOR
_65_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<0>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_0" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<0>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_0" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/FULL_WR_EN_AND_34_
o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i" (FF)
removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[1]_RD_PNTR[2]_XOR
_64_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<1>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_1" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<1>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_1" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[0]_RD_PNTR[1]_XOR
_65_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<0>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_0" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<0>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_0" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/FULL_WR_EN_AND_34_
o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i" (FF)
removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[1]_RD_PNTR[2]_XOR
_64_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<1>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_1" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<1>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_1" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[0]_RD_PNTR[1]_XOR
_65_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<0>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_0" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<0>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_0" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/FULL_WR_EN_AND_34_
o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i" (FF)
removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[1]_RD_PNTR[2]_XOR
_64_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<1>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_1" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<1>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_1" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[0]_RD_PNTR[1]_XOR
_65_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<0>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_0" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<0>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_0" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<0>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_0" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<0>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_0" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<1>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_1" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<1>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_1" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[1]_WR_PNTR[2]_XOR
_5_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1" (FF)
removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[0]_WR_PNTR[1]_XOR
_6_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0" (FF)
removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<0>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_0" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<0>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_0" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<1>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_1" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<1>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_1" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[1]_WR_PNTR[2]_XOR
_5_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1" (FF)
removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[0]_WR_PNTR[1]_XOR
_6_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0" (FF)
removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<0>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_0" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<0>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_0" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<1>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_1" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<1>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_1" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[1]_WR_PNTR[2]_XOR
_5_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1" (FF)
removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[0]_WR_PNTR[1]_XOR
_6_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0" (FF)
removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<0>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_0" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<0>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_0" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<1>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_1" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<1>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_1" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[1]_WR_PNTR[2]_XOR
_5_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1" (FF)
removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[0]_WR_PNTR[1]_XOR
_6_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0" (FF)
removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/ram_full_i" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_d1" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_i" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_d1" (FF) removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/ram_full_i" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_d1" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_i" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_d1" (FF) removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/ram_full_i" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_d1" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_i" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_d1" (FF) removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/ram_full_i" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_d1" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_i" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_d1" (FF) removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.ws
ts/ram_full_i" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.ws
ts/ram_full_i" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.ws
ts/ram_full_i" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.ws
ts/ram_full_i" is sourceless and has been removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<14>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_HCE"
(ROM) removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_LCE"
(ROM) removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<13>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_HCE"
(ROM) removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_LCE"
(ROM) removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<12>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_HCE"
(ROM) removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_LCE"
(ROM) removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<11>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_HCE"
(ROM) removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_LCE"
(ROM) removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<7>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_HCE" (ROM)
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_LCE" (ROM)
removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<6>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_HCE" (ROM)
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_LCE" (ROM)
removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/SRL_Q_O" is sourceless and has been removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/SRL_Q_O" is sourceless and has been removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/SRL_Q_O" is sourceless and has been removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/SRL_Q_O" is sourceless and has been removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/SRL_Q_O" is sourceless and has been removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData<31>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData_31"
(SFF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/_n0354" is unused
and has been removed.
   Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/_n0354<1>1" (ROM)
removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData<30>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData_30"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData<29>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData_29"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData<28>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData_28"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData<27>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData_27"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData<26>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData_26"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData<25>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData_25"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData<24>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData_24"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData<23>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData_23"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData<22>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData_22"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData<21>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData_21"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData<20>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData_20"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData<19>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData_19"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData<18>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData_18"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData<17>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData_17"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData<16>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData_16"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData<15>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData_15"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData<14>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData_14"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData<13>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData_13"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData<12>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData_12"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData<11>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData_11"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData<10>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData_10"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData<9>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData_9"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData<8>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData_8"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData<7>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData_7"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData<6>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData_6"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData<5>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData_5"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData<4>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData_4"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData<3>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData_3"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData<2>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData_2"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData<1>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData_1"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData<0>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrData_0"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrDataLast"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_fifoWrDataLast"
(SFF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/r_state[1]_GND_15
9_o_Mux_64_o" is unused and has been removed.
   Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/Mmux_r_state[1]_G
ND_159_o_Mux_64_o11" (ROM) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData<31>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData_31"
(SFF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/_n0354" is unused
and has been removed.
   Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/_n0354<1>1" (ROM)
removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData<30>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData_30"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData<29>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData_29"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData<28>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData_28"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData<27>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData_27"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData<26>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData_26"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData<25>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData_25"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData<24>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData_24"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData<23>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData_23"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData<22>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData_22"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData<21>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData_21"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData<20>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData_20"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData<19>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData_19"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData<18>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData_18"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData<17>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData_17"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData<16>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData_16"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData<15>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData_15"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData<14>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData_14"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData<13>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData_13"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData<12>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData_12"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData<11>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData_11"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData<10>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData_10"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData<9>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData_9"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData<8>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData_8"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData<7>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData_7"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData<6>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData_6"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData<5>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData_5"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData<4>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData_4"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData<3>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData_3"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData<2>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData_2"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData<1>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData_1"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData<0>"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrData_0"
(SFF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrDataLast"
is unused and has been removed.
 Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_fifoWrDataLast"
(SFF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/r_state[1]_GND_15
9_o_Mux_64_o" is unused and has been removed.
   Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/Mmux_r_state[1]_G
ND_159_o_Mux_64_o11" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[0]_WR_PNTR[1
]_XOR_6_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[1]_WR_PNTR[2
]_XOR_5_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF)
removed.
Unused block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[0]_RD_PNTR[1
]_XOR_65_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[1]_RD_PNTR[2
]_XOR_64_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF)
removed.
Unused block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/FULL_WR_EN_AND_34_
o1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_i1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/ram_full_i" (FF) removed.
Unused block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.ws
ts/ram_full_i" (FF) removed.
Unused block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[0]_WR_PNTR[1
]_XOR_6_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[1]_WR_PNTR[2
]_XOR_5_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF)
removed.
Unused block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[0]_RD_PNTR[1
]_XOR_65_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[1]_RD_PNTR[2
]_XOR_64_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF)
removed.
Unused block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/FULL_WR_EN_AND_34_
o1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_i1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/ram_full_i" (FF) removed.
Unused block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.ws
ts/ram_full_i" (FF) removed.
Unused block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[0]_WR_PNTR[1
]_XOR_6_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[1]_WR_PNTR[2
]_XOR_5_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF)
removed.
Unused block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[0]_RD_PNTR[1
]_XOR_65_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[1]_RD_PNTR[2
]_XOR_64_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF)
removed.
Unused block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/FULL_WR_EN_AND_34_
o1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_i1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/ram_full_i" (FF) removed.
Unused block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.ws
ts/ram_full_i" (FF) removed.
Unused block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[0]_WR_PNTR[1
]_XOR_6_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[1]_WR_PNTR[2
]_XOR_5_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF)
removed.
Unused block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[0]_RD_PNTR[1
]_XOR_65_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[1]_RD_PNTR[2
]_XOR_64_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF)
removed.
Unused block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/FULL_WR_EN_AND_34_
o1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_i1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/ram_full_i" (FF) removed.
Unused block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.ws
ts/ram_full_i" (FF) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas
.wsts/ram_full_i" (FF) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_p
ntr_plus2<1>_inv1_INV_0" (BUF) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND" (ZERO)
removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_n
oinit.ram/SDP.SIMPLE_PRIM18.ram" (RAMB16BWER) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_r
eg_0" (FF) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas
.wsts/ram_full_i" (FF) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_p
ntr_plus2<1>_inv1_INV_0" (BUF) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND" (ZERO)
removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_n
oinit.ram/SDP.SIMPLE_PRIM18.ram" (RAMB16BWER) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_r
eg_0" (FF) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/_n0021_inv1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<0>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<1>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<2>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<3>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<4>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<5>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<6>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/ram_full_i" (FF) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/Mmux_ram_almost_full_i_GND_192_o_MUX_33_o11" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/Mmux_ram_almost_full_i_GND_192_o_MUX_33_o13_SW0" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/ram_full_i" (FF) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_w
r_en_i1_1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/_n0021_inv1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<0>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<1>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<2>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<3>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<4>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<5>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<6>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/ram_full_i" (FF) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/Mmux_ram_almost_full_i_GND_192_o_MUX_33_o11" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/Mmux_ram_almost_full_i_GND_192_o_MUX_33_o13_SW0" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/ram_full_i" (FF) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_w
r_en_i1_1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_DataBuffer/U0/xst_fif
o_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i"
(FF) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_DataBuffer/XST_GND"
(ZERO) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gcon
vfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gcon
vfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[11].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[12].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[13].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[14].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[6].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[7].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_HCE" (ROM)
removed.

Optimized Block(s):
TYPE 		BLOCK
GND
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnat
ivebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND 		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/XST_GND
GND
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnat
ivebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND 		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/XST_GND
VCC 		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/XST_VCC
GND
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.g
bmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serializatio
nFifo/XST_GND
GND
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.
gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/XST_GND
GND
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnat
ivebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND 		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/XST_GND
GND
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnat
ivebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND 		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/XST_GND
VCC 		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/XST_VCC
GND
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.g
bmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serializatio
nFifo/XST_GND
GND
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.
gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/XST_GND
GND
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnat
ivebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND 		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/XST_GND
GND
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnat
ivebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND 		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/XST_GND
VCC 		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/XST_VCC
GND
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.g
bmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serializatio
nFifo/XST_GND
GND
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.
gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/XST_GND
GND
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnat
ivebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND 		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/XST_GND
GND
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnat
ivebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND 		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/XST_GND
VCC 		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/XST_VCC
GND
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.g
bmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serializatio
nFifo/XST_GND
GND
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.
gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/XST_GND
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/X
ST_GND
VCC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/X
ST_VCC
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/X
ST_GND
VCC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/X
ST_VCC
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg
.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/XST_GND
VCC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/XST_VCC
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/XST_GND
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg
.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp
64KFifo/XST_GND
VCC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp
64KFifo/XST_VCC
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp
SizeFifo/XST_GND
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/U_EthFrameRx/U_FrameBuffer/XST
_GND
VCC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/U_EthFrameRx/U_FrameBuffer/XST
_VCC
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_DataBuffer/U0/xst_fi
fo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/
gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Arbiter/U_FifoDist8x16/XST_GND
GND 		U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/XST_GND
GND 		U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/XST_GND
GND 		U_icon_pro/XST_GND
VCC 		U_icon_pro/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GA
ND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SL
ICE.U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GA
ND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SL
ICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GA
ND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_VCC
LUT4 		U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[12].I_STAT.U_STAT
   optimized to 0
LUT4 		U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[14].I_STAT.U_STAT
   optimized to 0
LUT4 		U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[16].I_STAT.U_STAT
   optimized to 0
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_VCC
GND 		U_ila_pro_0/XST_GND
VCC 		U_ila_pro_0/XST_VCC
GND 		XST_GND
VCC 		XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| DC_CLK_N<0>                        | IOB              | OUTPUT    | BLVDS_25             |       |          |      | ODDR         |          |          |
| DC_CLK_N<1>                        | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| DC_CLK_N<2>                        | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| DC_CLK_N<3>                        | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| DC_CLK_P<0>                        | IOB              | OUTPUT    | BLVDS_25             |       |          |      | ODDR         |          |          |
| DC_CLK_P<1>                        | IOBM             | OUTPUT    | LVDS_25              |       |          |      | ODDR         |          |          |
| DC_CLK_P<2>                        | IOBM             | OUTPUT    | LVDS_25              |       |          |      | ODDR         |          |          |
| DC_CLK_P<3>                        | IOBM             | OUTPUT    | LVDS_25              |       |          |      | ODDR         |          |          |
| GLOBAL_EVENT_N<0>                  | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| GLOBAL_EVENT_N<1>                  | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| GLOBAL_EVENT_N<2>                  | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| GLOBAL_EVENT_N<3>                  | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| GLOBAL_EVENT_P<0>                  | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| GLOBAL_EVENT_P<1>                  | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| GLOBAL_EVENT_P<2>                  | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| GLOBAL_EVENT_P<3>                  | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| RX_DC_N<0>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| RX_DC_N<1>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| RX_DC_N<2>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| RX_DC_N<3>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| RX_DC_P<0>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          |          |
| RX_DC_P<1>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          |          |
| RX_DC_P<2>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          |          |
| RX_DC_P<3>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          |          |
| SYNC_N<0>                          | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| SYNC_N<1>                          | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| SYNC_N<2>                          | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| SYNC_N<3>                          | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| SYNC_P<0>                          | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| SYNC_P<1>                          | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| SYNC_P<2>                          | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| SYNC_P<3>                          | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| TX_DC_N<0>                         | IOB              | OUTPUT    | BLVDS_25             |       |          |      | ODDR         |          |          |
| TX_DC_N<1>                         | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| TX_DC_N<2>                         | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| TX_DC_N<3>                         | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| TX_DC_P<0>                         | IOB              | OUTPUT    | BLVDS_25             |       |          |      | ODDR         |          |          |
| TX_DC_P<1>                         | IOBM             | OUTPUT    | LVDS_25              |       |          |      | ODDR         |          |          |
| TX_DC_P<2>                         | IOBM             | OUTPUT    | LVDS_25              |       |          |      | ODDR         |          |          |
| TX_DC_P<3>                         | IOBM             | OUTPUT    | LVDS_25              |       |          |      | ODDR         |          |          |
| gtClkN                             | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| gtClkP                             | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| gtRxN                              | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| gtRxP                              | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| gtTxN                              | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| gtTxP                              | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| txDisable                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND
.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAN
D.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAN
D.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_CDONE_MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_CMPRESET_MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_NS0_MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_NS1_MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_SCRST_MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_
CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_
GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_
CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_
GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_
CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_
GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_
CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_
GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_
CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_
GAND_SRL_SET/MSET

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
