<profile>

<section name = "Vitis HLS Report for 'sinus'" level="0">
<item name = "Date">Wed Jan 26 17:10:43 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">sinus</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu37p-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 2.899 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 1, 10.000 ns, 10.000 ns, 2, 2, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 98, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">0, -, 8, 17, -</column>
<column name="Multiplexer">-, -, -, 32, -</column>
<column name="Register">-, -, 15, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="sin_table_U">sin_table, 0, 8, 17, 0, 65, 8, 1, 520</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln691_fu_231_p2">+, 0, 0, 15, 8, 1</column>
<column name="idx_fu_147_p2">-, 0, 0, 15, 8, 7</column>
<column name="sub_ln31_fu_198_p2">-, 0, 0, 15, 1, 8</column>
<column name="icmp_ln13_fu_137_p2">icmp, 0, 0, 11, 8, 7</column>
<column name="icmp_ln21_fu_153_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="ap_block_state2">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op47_write_state2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln17_fu_212_p2">or, 0, 0, 2, 1, 1</column>
<column name="idx_1_fu_159_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln13_fu_172_p3">select, 0, 0, 7, 1, 7</column>
<column name="signal_tmp_fu_217_p3">select, 0, 0, 9, 1, 9</column>
<column name="xor_ln17_fu_192_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="signal_1_V_blk_n">9, 2, 1, 2</column>
<column name="signal_2_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp">1, 0, 1, 0</column>
<column name="guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load_reg_250">1, 0, 1, 0</column>
<column name="icmp_ln13_reg_261">1, 0, 1, 0</column>
<column name="n">8, 0, 8, 0</column>
<column name="start_tmp">1, 0, 1, 0</column>
<column name="start_tmp_load_reg_254">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, sinus, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, sinus, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, sinus, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, sinus, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, sinus, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, sinus, return value</column>
<column name="start_r">in, 1, ap_none, start_r, scalar</column>
<column name="step">in, 1, ap_none, step, scalar</column>
<column name="signal_1_V_din">out, 32, ap_fifo, signal_1_V, pointer</column>
<column name="signal_1_V_full_n">in, 1, ap_fifo, signal_1_V, pointer</column>
<column name="signal_1_V_write">out, 1, ap_fifo, signal_1_V, pointer</column>
<column name="signal_2_V_din">out, 32, ap_fifo, signal_2_V, pointer</column>
<column name="signal_2_V_full_n">in, 1, ap_fifo, signal_2_V, pointer</column>
<column name="signal_2_V_write">out, 1, ap_fifo, signal_2_V, pointer</column>
</table>
</item>
</section>
</profile>
