/*
 * Skeleton DTS file for TSAR on FPGA
 */

/include/ "skeleton.dtsi"

/ {
	compatible = "tsar,fpga";
	interrupt-parent = <&icu>;

	vci {
		compatible = "simple-bus";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges; // identity mapping between root addressing and vci network

		icu: icu {
			compatible = "soclib,vci_xicu";
			interrupt-controller;
			#interrupt-cells = <1>;
			reg = <0x0 0xf0000000 0x0 0x1000>;
		};

		tty: tty {
			compatible = "soclib,vci_multi_tty";
			reg = <0x0 0xf4000000 0x0 0x10>;
			interrupts = <0>;
		};

		timer {
			compatible = "soclib,vci_xicu_timer";
			clocks = <&freq>;
		};

		blockdevice {
			compatible = "tsar,vci_block_device_tsar_v5";
			reg = <0x0 0xf2000000 0x0 0x1000>;
			interrupts = <1>;
		};

		/*
		framebuffer {
			compatible = "tsar,vci_framebuffer", "simple-framebuffer";
			reg = <0x0 0xf3000000 0x0 (640 * 680 * 2)>;
			width = <640>;
			height = <480>;
			stride = <(640 * 2)>;
			format = "r5g6b5";
		};
		*/

		memory@0x00000000 {
			device_type = "memory";
			reg = <0x0 0x00000000 0x0 0x08000000>;
		};

		memcache {
			compatible = "tsar,memcache_v5";
			interrupts = <2>;
		};
	};
};
