INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/ELE739/ELE739-Projet_1/Projet_1/Projet_1.srcs/sources_1/new/Feu_Traffique.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Feu_Traffique'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/ELE739/ELE739-Projet_1/Projet_1/Projet_1.srcs/sources_1/new/MEF_Projet_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MEF_Projet_1'
ERROR: [VRFC 10-2989] 'o_feu_fp_v' is not declared [C:/Users/guill/Desktop/ELE739/ELE739-Projet_1/Projet_1/Projet_1.srcs/sources_1/new/MEF_Projet_1.vhd:191]
ERROR: [VRFC 10-3095] actual of formal out port 'o_feu_v' cannot be an expression [C:/Users/guill/Desktop/ELE739/ELE739-Projet_1/Projet_1/Projet_1.srcs/sources_1/new/MEF_Projet_1.vhd:191]
ERROR: [VRFC 10-2989] 'o_feu_fp_j' is not declared [C:/Users/guill/Desktop/ELE739/ELE739-Projet_1/Projet_1/Projet_1.srcs/sources_1/new/MEF_Projet_1.vhd:192]
ERROR: [VRFC 10-3095] actual of formal out port 'o_feu_j' cannot be an expression [C:/Users/guill/Desktop/ELE739/ELE739-Projet_1/Projet_1/Projet_1.srcs/sources_1/new/MEF_Projet_1.vhd:192]
ERROR: [VRFC 10-2989] 'o_feu_fp_r' is not declared [C:/Users/guill/Desktop/ELE739/ELE739-Projet_1/Projet_1/Projet_1.srcs/sources_1/new/MEF_Projet_1.vhd:193]
ERROR: [VRFC 10-3095] actual of formal out port 'o_feu_r' cannot be an expression [C:/Users/guill/Desktop/ELE739/ELE739-Projet_1/Projet_1/Projet_1.srcs/sources_1/new/MEF_Projet_1.vhd:193]
ERROR: [VRFC 10-2989] 'o_feu_fs_v' is not declared [C:/Users/guill/Desktop/ELE739/ELE739-Projet_1/Projet_1/Projet_1.srcs/sources_1/new/MEF_Projet_1.vhd:206]
ERROR: [VRFC 10-3095] actual of formal out port 'o_feu_v' cannot be an expression [C:/Users/guill/Desktop/ELE739/ELE739-Projet_1/Projet_1/Projet_1.srcs/sources_1/new/MEF_Projet_1.vhd:206]
ERROR: [VRFC 10-2989] 'o_feu_fs_j' is not declared [C:/Users/guill/Desktop/ELE739/ELE739-Projet_1/Projet_1/Projet_1.srcs/sources_1/new/MEF_Projet_1.vhd:207]
ERROR: [VRFC 10-3095] actual of formal out port 'o_feu_j' cannot be an expression [C:/Users/guill/Desktop/ELE739/ELE739-Projet_1/Projet_1/Projet_1.srcs/sources_1/new/MEF_Projet_1.vhd:207]
ERROR: [VRFC 10-2989] 'o_feu_fs_r' is not declared [C:/Users/guill/Desktop/ELE739/ELE739-Projet_1/Projet_1/Projet_1.srcs/sources_1/new/MEF_Projet_1.vhd:208]
ERROR: [VRFC 10-3095] actual of formal out port 'o_feu_r' cannot be an expression [C:/Users/guill/Desktop/ELE739/ELE739-Projet_1/Projet_1/Projet_1.srcs/sources_1/new/MEF_Projet_1.vhd:208]
ERROR: [VRFC 10-719] formal port/generic <o_feu_fptp> is not declared in <feu_traffique> [C:/Users/guill/Desktop/ELE739/ELE739-Projet_1/Projet_1/Projet_1.srcs/sources_1/new/MEF_Projet_1.vhd:222]
ERROR: [VRFC 10-9458] unit 'rtl' is ignored due to previous errors [C:/Users/guill/Desktop/ELE739/ELE739-Projet_1/Projet_1/Projet_1.srcs/sources_1/new/MEF_Projet_1.vhd:41]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/guill/Desktop/ELE739/ELE739-Projet_1/Projet_1/Projet_1.srcs/sources_1/new/MEF_Projet_1.vhd' is ignored due to errors
