Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Nov 30 00:54:10 2023
| Host         : athanasi-DESKTOP running 64-bit major release  (build 9200)
| Command      : report_methodology -file uart_transceiver_methodology_drc_routed.rpt -pb uart_transceiver_methodology_drc_routed.pb -rpx uart_transceiver_methodology_drc_routed.rpx
| Design       : uart_transceiver
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 28
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 1          |
| TIMING-18 | Warning  | Missing input or output delay | 27         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell sync_reest/data[7]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) uart_transmitter_inst/baud_controller_tx_inst/counter_reg[0]/CLR, uart_transmitter_inst/baud_controller_tx_inst/counter_reg[10]/CLR, uart_transmitter_inst/baud_controller_tx_inst/counter_reg[11]/CLR, uart_transmitter_inst/baud_controller_tx_inst/counter_reg[12]/CLR, uart_transmitter_inst/baud_controller_tx_inst/counter_reg[13]/CLR, uart_transmitter_inst/baud_controller_tx_inst/counter_reg[14]/CLR, uart_transmitter_inst/baud_controller_tx_inst/counter_reg[1]/CLR, uart_transmitter_inst/baud_controller_tx_inst/counter_reg[2]/CLR, uart_transmitter_inst/baud_controller_tx_inst/counter_reg[3]/CLR, uart_transmitter_inst/baud_controller_tx_inst/counter_reg[4]/CLR, uart_transmitter_inst/baud_controller_tx_inst/counter_reg[5]/CLR, uart_transmitter_inst/baud_controller_tx_inst/counter_reg[6]/CLR, uart_transmitter_inst/baud_controller_tx_inst/counter_reg[7]/CLR, uart_transmitter_inst/baud_controller_tx_inst/counter_reg[8]/CLR, uart_transmitter_inst/baud_controller_tx_inst/counter_reg[9]/CLR (the first 15 of 72 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on Rx_EN relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on Tx_DATA[0] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on Tx_DATA[1] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on Tx_DATA[2] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on Tx_DATA[3] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on Tx_DATA[4] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on Tx_DATA[5] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on Tx_DATA[6] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on Tx_DATA[7] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on Tx_EN relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on Tx_WR relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on baud_select[0] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on baud_select[1] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on baud_select[2] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on Rx_DATA[0] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on Rx_DATA[1] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on Rx_DATA[2] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on Rx_DATA[3] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on Rx_DATA[4] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on Rx_DATA[5] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on Rx_DATA[6] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on Rx_DATA[7] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on Rx_FERROR relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on Rx_PERROR relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on Rx_VALID relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on Tx_BUSY relative to clock(s) sys_clk
Related violations: <none>


