
*** Running vivado
    with args -log b2000t_c2c_bram_system_ila_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source b2000t_c2c_bram_system_ila_1.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source b2000t_c2c_bram_system_ila_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1299.156 ; gain = 283.969 ; free physical = 81696 ; free virtual = 192532
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_system_ila_1' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_1/synth/b2000t_c2c_bram_system_ila_1.v:203]
INFO: [Synth 8-638] synthesizing module 'bd_ade5' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_1/bd_0/hdl/bd_ade5.v:13]
INFO: [Synth 8-638] synthesizing module 'bd_ade5_ila_lib_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_1/bd_0/ip/ip_0/synth/bd_ade5_ila_lib_0.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (8#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (9#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (19#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (21#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (23#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (28#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'bd_ade5_ila_lib_0' (46#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_1/bd_0/ip/ip_0/synth/bd_ade5_ila_lib_0.v:84]
INFO: [Synth 8-256] done synthesizing module 'bd_ade5' (47#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_1/bd_0/hdl/bd_ade5.v:13]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_system_ila_1' (48#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_1/synth/b2000t_c2c_bram_system_ila_1.v:203]
Finished RTL Elaboration : Time (s): cpu = 00:01:13 ; elapsed = 00:01:14 . Memory (MB): peak = 1600.973 ; gain = 585.785 ; free physical = 82548 ; free virtual = 193385
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:13 ; elapsed = 00:01:14 . Memory (MB): peak = 1600.973 ; gain = 585.785 ; free physical = 82548 ; free virtual = 193385
INFO: [Device 21-403] Loading part xc7v2000tflg1925-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2166.023 ; gain = 0.004 ; free physical = 82156 ; free virtual = 192993
Finished Constraint Validation : Time (s): cpu = 00:01:53 ; elapsed = 00:01:54 . Memory (MB): peak = 2166.023 ; gain = 1150.836 ; free physical = 82155 ; free virtual = 192993
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:53 ; elapsed = 00:01:54 . Memory (MB): peak = 2166.023 ; gain = 1150.836 ; free physical = 82155 ; free virtual = 192993
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:54 ; elapsed = 00:01:55 . Memory (MB): peak = 2166.023 ; gain = 1150.836 ; free physical = 82155 ; free virtual = 192993
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:56 ; elapsed = 00:01:57 . Memory (MB): peak = 2166.023 ; gain = 1150.836 ; free physical = 82143 ; free virtual = 192981
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:01 ; elapsed = 00:02:03 . Memory (MB): peak = 2166.023 ; gain = 1150.836 ; free physical = 82119 ; free virtual = 192956
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:13 ; elapsed = 00:02:14 . Memory (MB): peak = 2166.023 ; gain = 1150.836 ; free physical = 82098 ; free virtual = 192935
Finished Timing Optimization : Time (s): cpu = 00:02:13 ; elapsed = 00:02:14 . Memory (MB): peak = 2166.023 ; gain = 1150.836 ; free physical = 82098 ; free virtual = 192935
Finished Technology Mapping : Time (s): cpu = 00:02:14 ; elapsed = 00:02:15 . Memory (MB): peak = 2166.023 ; gain = 1150.836 ; free physical = 82095 ; free virtual = 192932
Finished IO Insertion : Time (s): cpu = 00:02:14 ; elapsed = 00:02:15 . Memory (MB): peak = 2166.023 ; gain = 1150.836 ; free physical = 82095 ; free virtual = 192932
Finished Renaming Generated Instances : Time (s): cpu = 00:02:14 ; elapsed = 00:02:15 . Memory (MB): peak = 2166.023 ; gain = 1150.836 ; free physical = 82095 ; free virtual = 192932
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:14 ; elapsed = 00:02:16 . Memory (MB): peak = 2166.023 ; gain = 1150.836 ; free physical = 82095 ; free virtual = 192932
Finished Renaming Generated Ports : Time (s): cpu = 00:02:14 ; elapsed = 00:02:16 . Memory (MB): peak = 2166.023 ; gain = 1150.836 ; free physical = 82095 ; free virtual = 192932
Finished Handling Custom Attributes : Time (s): cpu = 00:02:14 ; elapsed = 00:02:16 . Memory (MB): peak = 2166.023 ; gain = 1150.836 ; free physical = 82095 ; free virtual = 192932
Finished Renaming Generated Nets : Time (s): cpu = 00:02:14 ; elapsed = 00:02:16 . Memory (MB): peak = 2166.023 ; gain = 1150.836 ; free physical = 82095 ; free virtual = 192932

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    28|
|2     |CFGLUT5  |    85|
|3     |LUT1     |    15|
|4     |LUT2     |    43|
|5     |LUT3     |   102|
|6     |LUT4     |   127|
|7     |LUT5     |   101|
|8     |LUT6     |   357|
|9     |MUXF7    |     9|
|10    |RAMB18E1 |     1|
|11    |RAMB36E1 |     2|
|12    |SRL16E   |    86|
|13    |SRLC16E  |     2|
|14    |SRLC32E  |    17|
|15    |FDRE     |  1308|
|16    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:14 ; elapsed = 00:02:16 . Memory (MB): peak = 2166.023 ; gain = 1150.836 ; free physical = 82095 ; free virtual = 192932
synth_design: Time (s): cpu = 00:02:11 ; elapsed = 00:02:12 . Memory (MB): peak = 2166.023 ; gain = 989.363 ; free physical = 82076 ; free virtual = 192914
