Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Feb 26 21:40:48 2023
| Host         : DESKTOP-1UDCE0K running 64-bit major release  (build 9200)
| Command      : report_methodology -file Radio_Top_Pynq_wrapper_methodology_drc_routed.rpt -pb Radio_Top_Pynq_wrapper_methodology_drc_routed.pb -rpx Radio_Top_Pynq_wrapper_methodology_drc_routed.rpx
| Design       : Radio_Top_Pynq_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 100
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                    | 61         |
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 10         |
| TIMING-20 | Warning  | Non-clocked latch                               | 27         |
| ULMTCS-1  | Warning  | Control Sets use limits recommend reduction     | 1          |
| LATCH-1   | Advisory | Existing latches in the design                  | 1          |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR,
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR,
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR,
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR,
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR,
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR,
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR,
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR,
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR,
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[0]_C/CLR
Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[10]_C/CLR
Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[11]_C/CLR
Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[12]_C/CLR
Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[13]_C/CLR
Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[14]_C/CLR
Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[15]_C/CLR
Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[16]_C/CLR
Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[17]_C/CLR
Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[18]_C/CLR
Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[19]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[19]_C/CLR
Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[1]_C/CLR
Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[20]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[20]_C/CLR
Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[21]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[21]_C/CLR
Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[22]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[22]_C/CLR
Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[23]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[23]_C/CLR
Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[24]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#37 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[24]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[24]_C/CLR
Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#38 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[25]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#39 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[25]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[25]_C/CLR
Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#40 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[26]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#41 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[26]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[26]_C/CLR
Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#42 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#43 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[2]_C/CLR
Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#44 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#45 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[3]_C/CLR
Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#46 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#47 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[4]_C/CLR
Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#48 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#49 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[5]_C/CLR
Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#50 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#51 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[6]_C/CLR
Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#52 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#53 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[7]_C/CLR
Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#54 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#55 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[8]_C/CLR
Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#56 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#57 Warning
LUT drives async reset alert  
LUT cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[9]_C/CLR
Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#58 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#59 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#60 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#61 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X48Y13 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X47Y11 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X49Y12 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X48Y11 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X47Y13 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X46Y13 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X45Y13 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X48Y8 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] in site SLICE_X46Y8 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] in site SLICE_X47Y8 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[0]_LDC cannot be properly analyzed as its control pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[10]_LDC cannot be properly analyzed as its control pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[11]_LDC cannot be properly analyzed as its control pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[12]_LDC cannot be properly analyzed as its control pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[13]_LDC cannot be properly analyzed as its control pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[14]_LDC cannot be properly analyzed as its control pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[15]_LDC cannot be properly analyzed as its control pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[16]_LDC cannot be properly analyzed as its control pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[17]_LDC cannot be properly analyzed as its control pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[18]_LDC cannot be properly analyzed as its control pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[19]_LDC cannot be properly analyzed as its control pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[1]_LDC cannot be properly analyzed as its control pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[20]_LDC cannot be properly analyzed as its control pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[21]_LDC cannot be properly analyzed as its control pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[22]_LDC cannot be properly analyzed as its control pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[23]_LDC cannot be properly analyzed as its control pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[24]_LDC cannot be properly analyzed as its control pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[25]_LDC cannot be properly analyzed as its control pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[26]_LDC cannot be properly analyzed as its control pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[2]_LDC cannot be properly analyzed as its control pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[3]_LDC cannot be properly analyzed as its control pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[4]_LDC cannot be properly analyzed as its control pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[5]_LDC cannot be properly analyzed as its control pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[6]_LDC cannot be properly analyzed as its control pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[7]_LDC cannot be properly analyzed as its control pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[8]_LDC cannot be properly analyzed as its control pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[9]_LDC cannot be properly analyzed as its control pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[9]_LDC/G is not reached by a timing clock
Related violations: <none>

ULMTCS-1#1 Warning
Control Sets use limits recommend reduction  
This design uses 1048 control sets (vs. available limit of 13300, determined by 1 control set per CLB). This exceeds the control set use guideline of 7.5 percent. This is at a level where reduction is RECOMMENDED (see UG949). Use report_control_sets to get more details.
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 27 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


