// Seed: 1629003622
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    output logic id_2,
    output id_3,
    input id_4,
    output id_5
);
  type_9(
      1'b0, id_4, ~id_0, id_4
  );
  assign id_5[""] = 1 - id_4;
endmodule
