
stm32f4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001ff8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000044  08002188  08002188  00003188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080021cc  080021cc  0000405c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080021cc  080021cc  000031cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080021d4  080021d4  0000405c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080021d4  080021d4  000031d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080021d8  080021d8  000031d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080021dc  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000405c  2**0
                  CONTENTS
 10 .bss          00000390  2000005c  2000005c  0000405c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200003ec  200003ec  0000405c  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  0000405c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001ea6  00000000  00000000  00004086  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000076f  00000000  00000000  00005f2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000288  00000000  00000000  000066a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000001e1  00000000  00000000  00006928  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00003738  00000000  00000000  00006b09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00002ca9  00000000  00000000  0000a241  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0000c04f  00000000  00000000  0000ceea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00018f39  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001124  00000000  00000000  00018f7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000082  00000000  00000000  0001a0a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08002170 	.word	0x08002170

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	08002170 	.word	0x08002170

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <SPI_GPIOInits>:


SPI_Handle_t SPI_Pins;

void SPI_GPIOInits()
{
 8000270:	b580      	push	{r7, lr}
 8000272:	b084      	sub	sp, #16
 8000274:	af00      	add	r7, sp, #0
	// initialize the peripheral clock before init
	GPIO_Handle_t SPI_GpioPins;

	memset(&SPI_GpioPins,0,sizeof(SPI_GpioPins)); // good Practice
 8000276:	1d3b      	adds	r3, r7, #4
 8000278:	220c      	movs	r2, #12
 800027a:	2100      	movs	r1, #0
 800027c:	4618      	mov	r0, r3
 800027e:	f001 f925 	bl	80014cc <memset>
	SPI_GpioPins.pGPIOx=GPIOB;
 8000282:	4b14      	ldr	r3, [pc, #80]	@ (80002d4 <SPI_GPIOInits+0x64>)
 8000284:	607b      	str	r3, [r7, #4]
	SPI_GpioPins.GPIO_PinConfig.GPIO_PinMode=GPIO_MODE_ALTFN;
 8000286:	2302      	movs	r3, #2
 8000288:	727b      	strb	r3, [r7, #9]
	SPI_GpioPins.GPIO_PinConfig.GPIO_PinOPType=GPIO_OP_TYPE_PP; //mentioned in ref manual
 800028a:	2300      	movs	r3, #0
 800028c:	733b      	strb	r3, [r7, #12]
	SPI_GpioPins.GPIO_PinConfig.GPIO_PinPuPdControl=GPIO_NO_PUPD;
 800028e:	2300      	movs	r3, #0
 8000290:	72fb      	strb	r3, [r7, #11]
	SPI_GpioPins.GPIO_PinConfig.GPIO_PinAltFunMode=GPIO_ALTFN_5;
 8000292:	2305      	movs	r3, #5
 8000294:	737b      	strb	r3, [r7, #13]
	SPI_GpioPins.GPIO_PinConfig.GPIO_PinSpeed=GPIO_SPEED_FAST;
 8000296:	2302      	movs	r3, #2
 8000298:	72bb      	strb	r3, [r7, #10]


	//MOSI init
	SPI_GpioPins.GPIO_PinConfig.GPIO_PinNumber=GPIO_PIN_NO_15;
 800029a:	230f      	movs	r3, #15
 800029c:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPI_GpioPins);
 800029e:	1d3b      	adds	r3, r7, #4
 80002a0:	4618      	mov	r0, r3
 80002a2:	f000 f9e1 	bl	8000668 <GPIO_Init>

	//MISO init
	SPI_GpioPins.GPIO_PinConfig.GPIO_PinNumber=GPIO_PIN_NO_14;
 80002a6:	230e      	movs	r3, #14
 80002a8:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPI_GpioPins);
 80002aa:	1d3b      	adds	r3, r7, #4
 80002ac:	4618      	mov	r0, r3
 80002ae:	f000 f9db 	bl	8000668 <GPIO_Init>

	//SCLK init
	SPI_GpioPins.GPIO_PinConfig.GPIO_PinNumber=GPIO_PIN_NO_13;
 80002b2:	230d      	movs	r3, #13
 80002b4:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPI_GpioPins);
 80002b6:	1d3b      	adds	r3, r7, #4
 80002b8:	4618      	mov	r0, r3
 80002ba:	f000 f9d5 	bl	8000668 <GPIO_Init>

	//NSS init
	SPI_GpioPins.GPIO_PinConfig.GPIO_PinNumber=GPIO_PIN_NO_12;
 80002be:	230c      	movs	r3, #12
 80002c0:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPI_GpioPins);
 80002c2:	1d3b      	adds	r3, r7, #4
 80002c4:	4618      	mov	r0, r3
 80002c6:	f000 f9cf 	bl	8000668 <GPIO_Init>



}
 80002ca:	bf00      	nop
 80002cc:	3710      	adds	r7, #16
 80002ce:	46bd      	mov	sp, r7
 80002d0:	bd80      	pop	{r7, pc}
 80002d2:	bf00      	nop
 80002d4:	40020400 	.word	0x40020400

080002d8 <SPI_Inits>:

void SPI_Inits()
{
 80002d8:	b580      	push	{r7, lr}
 80002da:	af00      	add	r7, sp, #0


	SPI_Pins.pSPIx=SPI2;
 80002dc:	4b0e      	ldr	r3, [pc, #56]	@ (8000318 <SPI_Inits+0x40>)
 80002de:	4a0f      	ldr	r2, [pc, #60]	@ (800031c <SPI_Inits+0x44>)
 80002e0:	601a      	str	r2, [r3, #0]

	SPI_Pins.SPIConfig.SPI_BusConfig=SPI_BUS_CONFIG_FD;
 80002e2:	4b0d      	ldr	r3, [pc, #52]	@ (8000318 <SPI_Inits+0x40>)
 80002e4:	2201      	movs	r2, #1
 80002e6:	715a      	strb	r2, [r3, #5]
	SPI_Pins.SPIConfig.SPI_DFF=SPI_DFF_8BITS;
 80002e8:	4b0b      	ldr	r3, [pc, #44]	@ (8000318 <SPI_Inits+0x40>)
 80002ea:	2200      	movs	r2, #0
 80002ec:	71da      	strb	r2, [r3, #7]
	SPI_Pins.SPIConfig.SPI_CPOL=SPI_CPOL_LOW;
 80002ee:	4b0a      	ldr	r3, [pc, #40]	@ (8000318 <SPI_Inits+0x40>)
 80002f0:	2200      	movs	r2, #0
 80002f2:	721a      	strb	r2, [r3, #8]
	SPI_Pins.SPIConfig.SPI_CPHA=SPI_CPHA_LOW;
 80002f4:	4b08      	ldr	r3, [pc, #32]	@ (8000318 <SPI_Inits+0x40>)
 80002f6:	2200      	movs	r2, #0
 80002f8:	725a      	strb	r2, [r3, #9]
	SPI_Pins.SPIConfig.SPI_DeviceMode=SPI_DEVICE_MODE_MASTER;
 80002fa:	4b07      	ldr	r3, [pc, #28]	@ (8000318 <SPI_Inits+0x40>)
 80002fc:	2201      	movs	r2, #1
 80002fe:	711a      	strb	r2, [r3, #4]
	SPI_Pins.SPIConfig.SPI_SclkSpeed=SPI_SCLK_SPEED_DIV2;
 8000300:	4b05      	ldr	r3, [pc, #20]	@ (8000318 <SPI_Inits+0x40>)
 8000302:	2200      	movs	r2, #0
 8000304:	719a      	strb	r2, [r3, #6]
	SPI_Pins.SPIConfig.SPI_SSM=SPI_SSM_DI;
 8000306:	4b04      	ldr	r3, [pc, #16]	@ (8000318 <SPI_Inits+0x40>)
 8000308:	2200      	movs	r2, #0
 800030a:	729a      	strb	r2, [r3, #10]

	// Init
	SPI_Init(&SPI_Pins);
 800030c:	4802      	ldr	r0, [pc, #8]	@ (8000318 <SPI_Inits+0x40>)
 800030e:	f000 fe63 	bl	8000fd8 <SPI_Init>



}
 8000312:	bf00      	nop
 8000314:	bd80      	pop	{r7, pc}
 8000316:	bf00      	nop
 8000318:	20000278 	.word	0x20000278
 800031c:	40003800 	.word	0x40003800

08000320 <Gpio_Inits>:

void Gpio_Inits(){
 8000320:	b580      	push	{r7, lr}
 8000322:	b084      	sub	sp, #16
 8000324:	af00      	add	r7, sp, #0

	// Need this to configure PD6 as interrupt mode to get FT _ interrupt
	GPIO_Handle_t GpioITR;

	memset(&GpioITR,0,sizeof(GpioITR)); // Good Practice
 8000326:	1d3b      	adds	r3, r7, #4
 8000328:	220c      	movs	r2, #12
 800032a:	2100      	movs	r1, #0
 800032c:	4618      	mov	r0, r3
 800032e:	f001 f8cd 	bl	80014cc <memset>
	GpioITR.pGPIOx=GPIOD;
 8000332:	4b0d      	ldr	r3, [pc, #52]	@ (8000368 <Gpio_Inits+0x48>)
 8000334:	607b      	str	r3, [r7, #4]
	GpioITR.GPIO_PinConfig.GPIO_PinMode=GPIO_MODE_IT_FT;
 8000336:	2304      	movs	r3, #4
 8000338:	727b      	strb	r3, [r7, #9]
	GpioITR.GPIO_PinConfig.GPIO_PinNumber=GPIO_PIN_NO_6;
 800033a:	2306      	movs	r3, #6
 800033c:	723b      	strb	r3, [r7, #8]
	GpioITR.GPIO_PinConfig.GPIO_PinSpeed=GPIO_SPEED_FAST;
 800033e:	2302      	movs	r3, #2
 8000340:	72bb      	strb	r3, [r7, #10]
	GpioITR.GPIO_PinConfig.GPIO_PinPuPdControl=GPIO_PIN_PU;
 8000342:	2301      	movs	r3, #1
 8000344:	72fb      	strb	r3, [r7, #11]

	GPIO_Init(&GpioITR);
 8000346:	1d3b      	adds	r3, r7, #4
 8000348:	4618      	mov	r0, r3
 800034a:	f000 f98d 	bl	8000668 <GPIO_Init>


	// this GPIOD port has to configured for interrupt as well
	GPIO_IRQInterruptConfig(IRQ_NO_EXTI9_5 , ENABLE);
 800034e:	2101      	movs	r1, #1
 8000350:	2017      	movs	r0, #23
 8000352:	f000 fc21 	bl	8000b98 <GPIO_IRQInterruptConfig>
	GPIO_IRQPriorityConfig(IRQ_NO_EXTI9_5,15);
 8000356:	210f      	movs	r1, #15
 8000358:	2017      	movs	r0, #23
 800035a:	f000 fca1 	bl	8000ca0 <GPIO_IRQPriorityConfig>





}
 800035e:	bf00      	nop
 8000360:	3710      	adds	r7, #16
 8000362:	46bd      	mov	sp, r7
 8000364:	bd80      	pop	{r7, pc}
 8000366:	bf00      	nop
 8000368:	40020c00 	.word	0x40020c00

0800036c <main>:


int main()
{
 800036c:	b580      	push	{r7, lr}
 800036e:	b082      	sub	sp, #8
 8000370:	af00      	add	r7, sp, #0
	uint8_t dummyWriteByte=0xff;
 8000372:	23ff      	movs	r3, #255	@ 0xff
 8000374:	71fb      	strb	r3, [r7, #7]

	//SPI Peripheral inits
	SPI_GPIOInits();
 8000376:	f7ff ff7b 	bl	8000270 <SPI_GPIOInits>
	SPI_Inits();
 800037a:	f7ff ffad 	bl	80002d8 <SPI_Inits>

	//GPIO_init for interrupt
	Gpio_Inits();
 800037e:	f7ff ffcf 	bl	8000320 <Gpio_Inits>

	// we are using NSS pin so need to enbale NSS output
	SPI_SSOE_Config(SPI2, ENABLE);
 8000382:	2101      	movs	r1, #1
 8000384:	4823      	ldr	r0, [pc, #140]	@ (8000414 <main+0xa8>)
 8000386:	f000 fee0 	bl	800114a <SPI_SSOE_Config>
	SPI_IRQInterruptConfig(IRQ_NO_SPI2,ENABLE);
 800038a:	2101      	movs	r1, #1
 800038c:	2024      	movs	r0, #36	@ 0x24
 800038e:	f000 fef7 	bl	8001180 <SPI_IRQInterruptConfig>

	while(1){

			stopreceiving=0;
 8000392:	4b21      	ldr	r3, [pc, #132]	@ (8000418 <main+0xac>)
 8000394:	2200      	movs	r2, #0
 8000396:	601a      	str	r2, [r3, #0]
			while(!data_available);
 8000398:	bf00      	nop
 800039a:	4b20      	ldr	r3, [pc, #128]	@ (800041c <main+0xb0>)
 800039c:	681b      	ldr	r3, [r3, #0]
 800039e:	2b00      	cmp	r3, #0
 80003a0:	d0fb      	beq.n	800039a <main+0x2e>

			//at this point interrupt GPIO_interrupt got triggered due to FT interrupt, Data must be availabe
			//make sure to DISABLE interrupt on GPIO_line when data is being transmitted
			GPIO_IRQInterruptConfig(IRQ_NO_EXTI9_5 , DISABLE);
 80003a2:	2100      	movs	r1, #0
 80003a4:	2017      	movs	r0, #23
 80003a6:	f000 fbf7 	bl	8000b98 <GPIO_IRQInterruptConfig>

			//enbale the SPI Peripheral
			SPI_PeripheralControl(SPI2, ENABLE);
 80003aa:	2101      	movs	r1, #1
 80003ac:	4819      	ldr	r0, [pc, #100]	@ (8000414 <main+0xa8>)
 80003ae:	f000 feb1 	bl	8001114 <SPI_PeripheralControl>


			while(!stopreceiving)
 80003b2:	e012      	b.n	80003da <main+0x6e>
			{
				while(SPI_SendDataWithIT(&SPI_Pins,&dummyWriteByte,1) ==SPI_BUSY_IN_TX);
 80003b4:	bf00      	nop
 80003b6:	1dfb      	adds	r3, r7, #7
 80003b8:	2201      	movs	r2, #1
 80003ba:	4619      	mov	r1, r3
 80003bc:	4818      	ldr	r0, [pc, #96]	@ (8000420 <main+0xb4>)
 80003be:	f000 fe61 	bl	8001084 <SPI_SendDataWithIT>
 80003c2:	4603      	mov	r3, r0
 80003c4:	2b02      	cmp	r3, #2
 80003c6:	d0f6      	beq.n	80003b6 <main+0x4a>
				while(SPI_ReceiveDataWithIT(&SPI_Pins,&ReadByte,1) == SPI_BUSY_IN_RX);
 80003c8:	bf00      	nop
 80003ca:	2201      	movs	r2, #1
 80003cc:	4915      	ldr	r1, [pc, #84]	@ (8000424 <main+0xb8>)
 80003ce:	4814      	ldr	r0, [pc, #80]	@ (8000420 <main+0xb4>)
 80003d0:	f000 fe7c 	bl	80010cc <SPI_ReceiveDataWithIT>
 80003d4:	4603      	mov	r3, r0
 80003d6:	2b01      	cmp	r3, #1
 80003d8:	d0f7      	beq.n	80003ca <main+0x5e>
			while(!stopreceiving)
 80003da:	4b0f      	ldr	r3, [pc, #60]	@ (8000418 <main+0xac>)
 80003dc:	681b      	ldr	r3, [r3, #0]
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d0e8      	beq.n	80003b4 <main+0x48>

			}

		// confirm SPI is not busy
			while( SPI_GetFlagStatus(SPI2,SPI_BUSY_FLAG) );
 80003e2:	bf00      	nop
 80003e4:	2180      	movs	r1, #128	@ 0x80
 80003e6:	480b      	ldr	r0, [pc, #44]	@ (8000414 <main+0xa8>)
 80003e8:	f000 fca4 	bl	8000d34 <SPI_GetFlagStatus>
 80003ec:	4603      	mov	r3, r0
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d1f8      	bne.n	80003e4 <main+0x78>

			//Disable the SPI2 peripheral
			SPI_PeripheralControl(SPI2,DISABLE);
 80003f2:	2100      	movs	r1, #0
 80003f4:	4807      	ldr	r0, [pc, #28]	@ (8000414 <main+0xa8>)
 80003f6:	f000 fe8d 	bl	8001114 <SPI_PeripheralControl>

			printf("Rcvd data = %s\n",readbuffer);
 80003fa:	490b      	ldr	r1, [pc, #44]	@ (8000428 <main+0xbc>)
 80003fc:	480b      	ldr	r0, [pc, #44]	@ (800042c <main+0xc0>)
 80003fe:	f001 f853 	bl	80014a8 <iprintf>

			data_available = 0;
 8000402:	4b06      	ldr	r3, [pc, #24]	@ (800041c <main+0xb0>)
 8000404:	2200      	movs	r2, #0
 8000406:	601a      	str	r2, [r3, #0]

			GPIO_IRQInterruptConfig(IRQ_NO_EXTI9_5,ENABLE);
 8000408:	2101      	movs	r1, #1
 800040a:	2017      	movs	r0, #23
 800040c:	f000 fbc4 	bl	8000b98 <GPIO_IRQInterruptConfig>
			stopreceiving=0;
 8000410:	e7bf      	b.n	8000392 <main+0x26>
 8000412:	bf00      	nop
 8000414:	40003800 	.word	0x40003800
 8000418:	2000007c 	.word	0x2000007c
 800041c:	20000078 	.word	0x20000078
 8000420:	20000278 	.word	0x20000278
 8000424:	20000274 	.word	0x20000274
 8000428:	20000080 	.word	0x20000080
 800042c:	08002188 	.word	0x08002188

08000430 <SPI_ApplicationEventCallback>:
	return 0;

}

void SPI_ApplicationEventCallback(SPI_Handle_t *pSPIHandle,uint8_t AppEv)
{
 8000430:	b480      	push	{r7}
 8000432:	b083      	sub	sp, #12
 8000434:	af00      	add	r7, sp, #0
 8000436:	6078      	str	r0, [r7, #4]
 8000438:	460b      	mov	r3, r1
 800043a:	70fb      	strb	r3, [r7, #3]
	static uint32_t i = 0; //Each time SPI_ApplicationEventCallback() is called again, i keeps its previous value
	/* In the RX complete event , copy data in to rcv buffer . '\0' indicates end of message(rcvStop = 1) */
	if(AppEv == SPI_EVENT_RX_CMPLT)
 800043c:	78fb      	ldrb	r3, [r7, #3]
 800043e:	2b01      	cmp	r3, #1
 8000440:	d124      	bne.n	800048c <SPI_ApplicationEventCallback+0x5c>
	{
				readbuffer[i++] = ReadByte;
 8000442:	4b15      	ldr	r3, [pc, #84]	@ (8000498 <SPI_ApplicationEventCallback+0x68>)
 8000444:	681b      	ldr	r3, [r3, #0]
 8000446:	1c5a      	adds	r2, r3, #1
 8000448:	4913      	ldr	r1, [pc, #76]	@ (8000498 <SPI_ApplicationEventCallback+0x68>)
 800044a:	600a      	str	r2, [r1, #0]
 800044c:	4a13      	ldr	r2, [pc, #76]	@ (800049c <SPI_ApplicationEventCallback+0x6c>)
 800044e:	7811      	ldrb	r1, [r2, #0]
 8000450:	4a13      	ldr	r2, [pc, #76]	@ (80004a0 <SPI_ApplicationEventCallback+0x70>)
 8000452:	54d1      	strb	r1, [r2, r3]
				if (ReadByte == '\0') {
 8000454:	4b11      	ldr	r3, [pc, #68]	@ (800049c <SPI_ApplicationEventCallback+0x6c>)
 8000456:	781b      	ldrb	r3, [r3, #0]
 8000458:	2b00      	cmp	r3, #0
 800045a:	d106      	bne.n	800046a <SPI_ApplicationEventCallback+0x3a>
				    stopreceiving=1;
 800045c:	4b11      	ldr	r3, [pc, #68]	@ (80004a4 <SPI_ApplicationEventCallback+0x74>)
 800045e:	2201      	movs	r2, #1
 8000460:	601a      	str	r2, [r3, #0]
				    i = 0;
 8000462:	4b0d      	ldr	r3, [pc, #52]	@ (8000498 <SPI_ApplicationEventCallback+0x68>)
 8000464:	2200      	movs	r2, #0
 8000466:	601a      	str	r2, [r3, #0]
				    stopreceiving=1;
				    i = 0;
				}
	}

}
 8000468:	e010      	b.n	800048c <SPI_ApplicationEventCallback+0x5c>
				else if (i == MAX_LEN) {
 800046a:	4b0b      	ldr	r3, [pc, #44]	@ (8000498 <SPI_ApplicationEventCallback+0x68>)
 800046c:	681b      	ldr	r3, [r3, #0]
 800046e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000472:	d10b      	bne.n	800048c <SPI_ApplicationEventCallback+0x5c>
				    readbuffer[i-1] = '\0';  // force termination
 8000474:	4b08      	ldr	r3, [pc, #32]	@ (8000498 <SPI_ApplicationEventCallback+0x68>)
 8000476:	681b      	ldr	r3, [r3, #0]
 8000478:	3b01      	subs	r3, #1
 800047a:	4a09      	ldr	r2, [pc, #36]	@ (80004a0 <SPI_ApplicationEventCallback+0x70>)
 800047c:	2100      	movs	r1, #0
 800047e:	54d1      	strb	r1, [r2, r3]
				    stopreceiving=1;
 8000480:	4b08      	ldr	r3, [pc, #32]	@ (80004a4 <SPI_ApplicationEventCallback+0x74>)
 8000482:	2201      	movs	r2, #1
 8000484:	601a      	str	r2, [r3, #0]
				    i = 0;
 8000486:	4b04      	ldr	r3, [pc, #16]	@ (8000498 <SPI_ApplicationEventCallback+0x68>)
 8000488:	2200      	movs	r2, #0
 800048a:	601a      	str	r2, [r3, #0]
}
 800048c:	bf00      	nop
 800048e:	370c      	adds	r7, #12
 8000490:	46bd      	mov	sp, r7
 8000492:	bc80      	pop	{r7}
 8000494:	4770      	bx	lr
 8000496:	bf00      	nop
 8000498:	20000298 	.word	0x20000298
 800049c:	20000274 	.word	0x20000274
 80004a0:	20000080 	.word	0x20000080
 80004a4:	2000007c 	.word	0x2000007c

080004a8 <EXTI9_5_IRQHandler>:

void EXTI9_5_IRQHandler(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	af00      	add	r7, sp, #0
	// ISR which will call  the GPIO_handler
	GPIO_IRQHandling(GPIO_PIN_NO_6);
 80004ac:	2006      	movs	r0, #6
 80004ae:	f000 fc21 	bl	8000cf4 <GPIO_IRQHandling>
	data_available=1;
 80004b2:	4b02      	ldr	r3, [pc, #8]	@ (80004bc <EXTI9_5_IRQHandler+0x14>)
 80004b4:	2201      	movs	r2, #1
 80004b6:	601a      	str	r2, [r3, #0]


}
 80004b8:	bf00      	nop
 80004ba:	bd80      	pop	{r7, pc}
 80004bc:	20000078 	.word	0x20000078

080004c0 <SPI2_IRQHandler>:

void SPI2_IRQHandler(void)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	af00      	add	r7, sp, #0
	SPI_IRQHandling(&SPI_Pins);
 80004c4:	4802      	ldr	r0, [pc, #8]	@ (80004d0 <SPI2_IRQHandler+0x10>)
 80004c6:	f000 fedf 	bl	8001288 <SPI_IRQHandling>
}
 80004ca:	bf00      	nop
 80004cc:	bd80      	pop	{r7, pc}
 80004ce:	bf00      	nop
 80004d0:	20000278 	.word	0x20000278

080004d4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	b086      	sub	sp, #24
 80004d8:	af00      	add	r7, sp, #0
 80004da:	60f8      	str	r0, [r7, #12]
 80004dc:	60b9      	str	r1, [r7, #8]
 80004de:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80004e0:	2300      	movs	r3, #0
 80004e2:	617b      	str	r3, [r7, #20]
 80004e4:	e00a      	b.n	80004fc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80004e6:	f3af 8000 	nop.w
 80004ea:	4601      	mov	r1, r0
 80004ec:	68bb      	ldr	r3, [r7, #8]
 80004ee:	1c5a      	adds	r2, r3, #1
 80004f0:	60ba      	str	r2, [r7, #8]
 80004f2:	b2ca      	uxtb	r2, r1
 80004f4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80004f6:	697b      	ldr	r3, [r7, #20]
 80004f8:	3301      	adds	r3, #1
 80004fa:	617b      	str	r3, [r7, #20]
 80004fc:	697a      	ldr	r2, [r7, #20]
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	429a      	cmp	r2, r3
 8000502:	dbf0      	blt.n	80004e6 <_read+0x12>
  }

  return len;
 8000504:	687b      	ldr	r3, [r7, #4]
}
 8000506:	4618      	mov	r0, r3
 8000508:	3718      	adds	r7, #24
 800050a:	46bd      	mov	sp, r7
 800050c:	bd80      	pop	{r7, pc}

0800050e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800050e:	b580      	push	{r7, lr}
 8000510:	b086      	sub	sp, #24
 8000512:	af00      	add	r7, sp, #0
 8000514:	60f8      	str	r0, [r7, #12]
 8000516:	60b9      	str	r1, [r7, #8]
 8000518:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800051a:	2300      	movs	r3, #0
 800051c:	617b      	str	r3, [r7, #20]
 800051e:	e009      	b.n	8000534 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000520:	68bb      	ldr	r3, [r7, #8]
 8000522:	1c5a      	adds	r2, r3, #1
 8000524:	60ba      	str	r2, [r7, #8]
 8000526:	781b      	ldrb	r3, [r3, #0]
 8000528:	4618      	mov	r0, r3
 800052a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800052e:	697b      	ldr	r3, [r7, #20]
 8000530:	3301      	adds	r3, #1
 8000532:	617b      	str	r3, [r7, #20]
 8000534:	697a      	ldr	r2, [r7, #20]
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	429a      	cmp	r2, r3
 800053a:	dbf1      	blt.n	8000520 <_write+0x12>
  }
  return len;
 800053c:	687b      	ldr	r3, [r7, #4]
}
 800053e:	4618      	mov	r0, r3
 8000540:	3718      	adds	r7, #24
 8000542:	46bd      	mov	sp, r7
 8000544:	bd80      	pop	{r7, pc}

08000546 <_close>:

int _close(int file)
{
 8000546:	b480      	push	{r7}
 8000548:	b083      	sub	sp, #12
 800054a:	af00      	add	r7, sp, #0
 800054c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800054e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000552:	4618      	mov	r0, r3
 8000554:	370c      	adds	r7, #12
 8000556:	46bd      	mov	sp, r7
 8000558:	bc80      	pop	{r7}
 800055a:	4770      	bx	lr

0800055c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800055c:	b480      	push	{r7}
 800055e:	b083      	sub	sp, #12
 8000560:	af00      	add	r7, sp, #0
 8000562:	6078      	str	r0, [r7, #4]
 8000564:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000566:	683b      	ldr	r3, [r7, #0]
 8000568:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800056c:	605a      	str	r2, [r3, #4]
  return 0;
 800056e:	2300      	movs	r3, #0
}
 8000570:	4618      	mov	r0, r3
 8000572:	370c      	adds	r7, #12
 8000574:	46bd      	mov	sp, r7
 8000576:	bc80      	pop	{r7}
 8000578:	4770      	bx	lr

0800057a <_isatty>:

int _isatty(int file)
{
 800057a:	b480      	push	{r7}
 800057c:	b083      	sub	sp, #12
 800057e:	af00      	add	r7, sp, #0
 8000580:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000582:	2301      	movs	r3, #1
}
 8000584:	4618      	mov	r0, r3
 8000586:	370c      	adds	r7, #12
 8000588:	46bd      	mov	sp, r7
 800058a:	bc80      	pop	{r7}
 800058c:	4770      	bx	lr

0800058e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800058e:	b480      	push	{r7}
 8000590:	b085      	sub	sp, #20
 8000592:	af00      	add	r7, sp, #0
 8000594:	60f8      	str	r0, [r7, #12]
 8000596:	60b9      	str	r1, [r7, #8]
 8000598:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800059a:	2300      	movs	r3, #0
}
 800059c:	4618      	mov	r0, r3
 800059e:	3714      	adds	r7, #20
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bc80      	pop	{r7}
 80005a4:	4770      	bx	lr
	...

080005a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b086      	sub	sp, #24
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80005b0:	4a14      	ldr	r2, [pc, #80]	@ (8000604 <_sbrk+0x5c>)
 80005b2:	4b15      	ldr	r3, [pc, #84]	@ (8000608 <_sbrk+0x60>)
 80005b4:	1ad3      	subs	r3, r2, r3
 80005b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80005b8:	697b      	ldr	r3, [r7, #20]
 80005ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80005bc:	4b13      	ldr	r3, [pc, #76]	@ (800060c <_sbrk+0x64>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d102      	bne.n	80005ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80005c4:	4b11      	ldr	r3, [pc, #68]	@ (800060c <_sbrk+0x64>)
 80005c6:	4a12      	ldr	r2, [pc, #72]	@ (8000610 <_sbrk+0x68>)
 80005c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80005ca:	4b10      	ldr	r3, [pc, #64]	@ (800060c <_sbrk+0x64>)
 80005cc:	681a      	ldr	r2, [r3, #0]
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	4413      	add	r3, r2
 80005d2:	693a      	ldr	r2, [r7, #16]
 80005d4:	429a      	cmp	r2, r3
 80005d6:	d207      	bcs.n	80005e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80005d8:	f000 ff80 	bl	80014dc <__errno>
 80005dc:	4603      	mov	r3, r0
 80005de:	220c      	movs	r2, #12
 80005e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80005e2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80005e6:	e009      	b.n	80005fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80005e8:	4b08      	ldr	r3, [pc, #32]	@ (800060c <_sbrk+0x64>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80005ee:	4b07      	ldr	r3, [pc, #28]	@ (800060c <_sbrk+0x64>)
 80005f0:	681a      	ldr	r2, [r3, #0]
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	4413      	add	r3, r2
 80005f6:	4a05      	ldr	r2, [pc, #20]	@ (800060c <_sbrk+0x64>)
 80005f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80005fa:	68fb      	ldr	r3, [r7, #12]
}
 80005fc:	4618      	mov	r0, r3
 80005fe:	3718      	adds	r7, #24
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}
 8000604:	20020000 	.word	0x20020000
 8000608:	00000400 	.word	0x00000400
 800060c:	2000029c 	.word	0x2000029c
 8000610:	200003f0 	.word	0x200003f0

08000614 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000614:	480d      	ldr	r0, [pc, #52]	@ (800064c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000616:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000618:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800061c:	480c      	ldr	r0, [pc, #48]	@ (8000650 <LoopForever+0x6>)
  ldr r1, =_edata
 800061e:	490d      	ldr	r1, [pc, #52]	@ (8000654 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000620:	4a0d      	ldr	r2, [pc, #52]	@ (8000658 <LoopForever+0xe>)
  movs r3, #0
 8000622:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000624:	e002      	b.n	800062c <LoopCopyDataInit>

08000626 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000626:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000628:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800062a:	3304      	adds	r3, #4

0800062c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800062c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800062e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000630:	d3f9      	bcc.n	8000626 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000632:	4a0a      	ldr	r2, [pc, #40]	@ (800065c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000634:	4c0a      	ldr	r4, [pc, #40]	@ (8000660 <LoopForever+0x16>)
  movs r3, #0
 8000636:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000638:	e001      	b.n	800063e <LoopFillZerobss>

0800063a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800063a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800063c:	3204      	adds	r2, #4

0800063e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800063e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000640:	d3fb      	bcc.n	800063a <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000642:	f000 ff51 	bl	80014e8 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 8000646:	f7ff fe91 	bl	800036c <main>

0800064a <LoopForever>:

LoopForever:
  b LoopForever
 800064a:	e7fe      	b.n	800064a <LoopForever>
  ldr   r0, =_estack
 800064c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000650:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000654:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000658:	080021dc 	.word	0x080021dc
  ldr r2, =_sbss
 800065c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000660:	200003ec 	.word	0x200003ec

08000664 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000664:	e7fe      	b.n	8000664 <ADC_IRQHandler>
	...

08000668 <GPIO_Init>:
 *  Created on: Sep 20, 2025
 *      Author: LENOVO
 */

#include "stm32f4xx_gpio_driver.h"
void GPIO_Init(GPIO_Handle_t *pGPIOHandle){
 8000668:	b580      	push	{r7, lr}
 800066a:	b086      	sub	sp, #24
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]
	uint32_t temp=0;
 8000670:	2300      	movs	r3, #0
 8000672:	617b      	str	r3, [r7, #20]

	GPIO_PeripheralClockControl(pGPIOHandle->pGPIOx, ENABLE);
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	2101      	movs	r1, #1
 800067a:	4618      	mov	r0, r3
 800067c:	f000 f9a4 	bl	80009c8 <GPIO_PeripheralClockControl>

	//1. configure the mode of gpio pin
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	795b      	ldrb	r3, [r3, #5]
 8000684:	2b03      	cmp	r3, #3
 8000686:	d820      	bhi.n	80006ca <GPIO_Init+0x62>
	{
		// non - interrupt mode
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	795b      	ldrb	r3, [r3, #5]
 800068c:	461a      	mov	r2, r3
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	791b      	ldrb	r3, [r3, #4]
 8000692:	005b      	lsls	r3, r3, #1
 8000694:	fa02 f303 	lsl.w	r3, r2, r3
 8000698:	617b      	str	r3, [r7, #20]
		// now do set this mode in the GPIO register structure which is pointing to actual GPIOx peripheral
		pGPIOHandle->pGPIOx->MODER &=(~(0x3 <<(2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	681a      	ldr	r2, [r3, #0]
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	791b      	ldrb	r3, [r3, #4]
 80006a4:	005b      	lsls	r3, r3, #1
 80006a6:	2103      	movs	r1, #3
 80006a8:	fa01 f303 	lsl.w	r3, r1, r3
 80006ac:	43db      	mvns	r3, r3
 80006ae:	4619      	mov	r1, r3
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	400a      	ands	r2, r1
 80006b6:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp;
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	6819      	ldr	r1, [r3, #0]
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	697a      	ldr	r2, [r7, #20]
 80006c4:	430a      	orrs	r2, r1
 80006c6:	601a      	str	r2, [r3, #0]
 80006c8:	e0c5      	b.n	8000856 <GPIO_Init+0x1ee>

	}
	else
	{
		// interrupt mode - code it later
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_IT_FT)
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	795b      	ldrb	r3, [r3, #5]
 80006ce:	2b04      	cmp	r3, #4
 80006d0:	d817      	bhi.n	8000702 <GPIO_Init+0x9a>
		{
			// configure Falling trigger using FTSR
			EXTI->FTSR|= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80006d2:	4b47      	ldr	r3, [pc, #284]	@ (80007f0 <GPIO_Init+0x188>)
 80006d4:	68db      	ldr	r3, [r3, #12]
 80006d6:	687a      	ldr	r2, [r7, #4]
 80006d8:	7912      	ldrb	r2, [r2, #4]
 80006da:	4611      	mov	r1, r2
 80006dc:	2201      	movs	r2, #1
 80006de:	408a      	lsls	r2, r1
 80006e0:	4611      	mov	r1, r2
 80006e2:	4a43      	ldr	r2, [pc, #268]	@ (80007f0 <GPIO_Init+0x188>)
 80006e4:	430b      	orrs	r3, r1
 80006e6:	60d3      	str	r3, [r2, #12]

			//clear the corresponding RTSR bit for safety
			EXTI->RTSR|= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80006e8:	4b41      	ldr	r3, [pc, #260]	@ (80007f0 <GPIO_Init+0x188>)
 80006ea:	689b      	ldr	r3, [r3, #8]
 80006ec:	687a      	ldr	r2, [r7, #4]
 80006ee:	7912      	ldrb	r2, [r2, #4]
 80006f0:	4611      	mov	r1, r2
 80006f2:	2201      	movs	r2, #1
 80006f4:	408a      	lsls	r2, r1
 80006f6:	43d2      	mvns	r2, r2
 80006f8:	4611      	mov	r1, r2
 80006fa:	4a3d      	ldr	r2, [pc, #244]	@ (80007f0 <GPIO_Init+0x188>)
 80006fc:	430b      	orrs	r3, r1
 80006fe:	6093      	str	r3, [r2, #8]
 8000700:	e035      	b.n	800076e <GPIO_Init+0x106>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_IT_RT)
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	795b      	ldrb	r3, [r3, #5]
 8000706:	2b05      	cmp	r3, #5
 8000708:	d817      	bhi.n	800073a <GPIO_Init+0xd2>
		{
			//configure Rising trigger RTSR
			EXTI->RTSR|= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800070a:	4b39      	ldr	r3, [pc, #228]	@ (80007f0 <GPIO_Init+0x188>)
 800070c:	689b      	ldr	r3, [r3, #8]
 800070e:	687a      	ldr	r2, [r7, #4]
 8000710:	7912      	ldrb	r2, [r2, #4]
 8000712:	4611      	mov	r1, r2
 8000714:	2201      	movs	r2, #1
 8000716:	408a      	lsls	r2, r1
 8000718:	4611      	mov	r1, r2
 800071a:	4a35      	ldr	r2, [pc, #212]	@ (80007f0 <GPIO_Init+0x188>)
 800071c:	430b      	orrs	r3, r1
 800071e:	6093      	str	r3, [r2, #8]

			//clear the corresponding FTSR bit for safety
			EXTI->FTSR|= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000720:	4b33      	ldr	r3, [pc, #204]	@ (80007f0 <GPIO_Init+0x188>)
 8000722:	68db      	ldr	r3, [r3, #12]
 8000724:	687a      	ldr	r2, [r7, #4]
 8000726:	7912      	ldrb	r2, [r2, #4]
 8000728:	4611      	mov	r1, r2
 800072a:	2201      	movs	r2, #1
 800072c:	408a      	lsls	r2, r1
 800072e:	43d2      	mvns	r2, r2
 8000730:	4611      	mov	r1, r2
 8000732:	4a2f      	ldr	r2, [pc, #188]	@ (80007f0 <GPIO_Init+0x188>)
 8000734:	430b      	orrs	r3, r1
 8000736:	60d3      	str	r3, [r2, #12]
 8000738:	e019      	b.n	800076e <GPIO_Init+0x106>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_IT_RFT)
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	795b      	ldrb	r3, [r3, #5]
 800073e:	2b06      	cmp	r3, #6
 8000740:	d815      	bhi.n	800076e <GPIO_Init+0x106>
		{
			// configure both falling trigger and rising trigger
			// FTSR and RTSR
			EXTI->FTSR|= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000742:	4b2b      	ldr	r3, [pc, #172]	@ (80007f0 <GPIO_Init+0x188>)
 8000744:	68db      	ldr	r3, [r3, #12]
 8000746:	687a      	ldr	r2, [r7, #4]
 8000748:	7912      	ldrb	r2, [r2, #4]
 800074a:	4611      	mov	r1, r2
 800074c:	2201      	movs	r2, #1
 800074e:	408a      	lsls	r2, r1
 8000750:	4611      	mov	r1, r2
 8000752:	4a27      	ldr	r2, [pc, #156]	@ (80007f0 <GPIO_Init+0x188>)
 8000754:	430b      	orrs	r3, r1
 8000756:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR|= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000758:	4b25      	ldr	r3, [pc, #148]	@ (80007f0 <GPIO_Init+0x188>)
 800075a:	689b      	ldr	r3, [r3, #8]
 800075c:	687a      	ldr	r2, [r7, #4]
 800075e:	7912      	ldrb	r2, [r2, #4]
 8000760:	4611      	mov	r1, r2
 8000762:	2201      	movs	r2, #1
 8000764:	408a      	lsls	r2, r1
 8000766:	4611      	mov	r1, r2
 8000768:	4a21      	ldr	r2, [pc, #132]	@ (80007f0 <GPIO_Init+0x188>)
 800076a:	430b      	orrs	r3, r1
 800076c:	6093      	str	r3, [r2, #8]

		}

		//2. configure the GPIO port selection in the SYSCFG_EXTICR

		uint8_t temp1=pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber/4;
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	791b      	ldrb	r3, [r3, #4]
 8000772:	089b      	lsrs	r3, r3, #2
 8000774:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2=pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber%4;
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	791b      	ldrb	r3, [r3, #4]
 800077a:	f003 0303 	and.w	r3, r3, #3
 800077e:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode =GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	4a1b      	ldr	r2, [pc, #108]	@ (80007f4 <GPIO_Init+0x18c>)
 8000786:	4293      	cmp	r3, r2
 8000788:	d044      	beq.n	8000814 <GPIO_Init+0x1ac>
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	4a1a      	ldr	r2, [pc, #104]	@ (80007f8 <GPIO_Init+0x190>)
 8000790:	4293      	cmp	r3, r2
 8000792:	d02b      	beq.n	80007ec <GPIO_Init+0x184>
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	4a18      	ldr	r2, [pc, #96]	@ (80007fc <GPIO_Init+0x194>)
 800079a:	4293      	cmp	r3, r2
 800079c:	d024      	beq.n	80007e8 <GPIO_Init+0x180>
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	4a17      	ldr	r2, [pc, #92]	@ (8000800 <GPIO_Init+0x198>)
 80007a4:	4293      	cmp	r3, r2
 80007a6:	d01d      	beq.n	80007e4 <GPIO_Init+0x17c>
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	4a15      	ldr	r2, [pc, #84]	@ (8000804 <GPIO_Init+0x19c>)
 80007ae:	4293      	cmp	r3, r2
 80007b0:	d016      	beq.n	80007e0 <GPIO_Init+0x178>
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	4a14      	ldr	r2, [pc, #80]	@ (8000808 <GPIO_Init+0x1a0>)
 80007b8:	4293      	cmp	r3, r2
 80007ba:	d00f      	beq.n	80007dc <GPIO_Init+0x174>
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	4a12      	ldr	r2, [pc, #72]	@ (800080c <GPIO_Init+0x1a4>)
 80007c2:	4293      	cmp	r3, r2
 80007c4:	d008      	beq.n	80007d8 <GPIO_Init+0x170>
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	4a11      	ldr	r2, [pc, #68]	@ (8000810 <GPIO_Init+0x1a8>)
 80007cc:	4293      	cmp	r3, r2
 80007ce:	d101      	bne.n	80007d4 <GPIO_Init+0x16c>
 80007d0:	2307      	movs	r3, #7
 80007d2:	e020      	b.n	8000816 <GPIO_Init+0x1ae>
 80007d4:	2300      	movs	r3, #0
 80007d6:	e01e      	b.n	8000816 <GPIO_Init+0x1ae>
 80007d8:	2306      	movs	r3, #6
 80007da:	e01c      	b.n	8000816 <GPIO_Init+0x1ae>
 80007dc:	2305      	movs	r3, #5
 80007de:	e01a      	b.n	8000816 <GPIO_Init+0x1ae>
 80007e0:	2304      	movs	r3, #4
 80007e2:	e018      	b.n	8000816 <GPIO_Init+0x1ae>
 80007e4:	2303      	movs	r3, #3
 80007e6:	e016      	b.n	8000816 <GPIO_Init+0x1ae>
 80007e8:	2302      	movs	r3, #2
 80007ea:	e014      	b.n	8000816 <GPIO_Init+0x1ae>
 80007ec:	2301      	movs	r3, #1
 80007ee:	e012      	b.n	8000816 <GPIO_Init+0x1ae>
 80007f0:	40013c00 	.word	0x40013c00
 80007f4:	40020000 	.word	0x40020000
 80007f8:	40020400 	.word	0x40020400
 80007fc:	40020800 	.word	0x40020800
 8000800:	40020c00 	.word	0x40020c00
 8000804:	40021000 	.word	0x40021000
 8000808:	40021800 	.word	0x40021800
 800080c:	40021c00 	.word	0x40021c00
 8000810:	40022000 	.word	0x40022000
 8000814:	2300      	movs	r3, #0
 8000816:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 8000818:	4b68      	ldr	r3, [pc, #416]	@ (80009bc <GPIO_Init+0x354>)
 800081a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800081c:	4a67      	ldr	r2, [pc, #412]	@ (80009bc <GPIO_Init+0x354>)
 800081e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000822:	6453      	str	r3, [r2, #68]	@ 0x44
		SYSCFG->EXTICR[temp1]|= (portcode << (temp2*4));
 8000824:	4a66      	ldr	r2, [pc, #408]	@ (80009c0 <GPIO_Init+0x358>)
 8000826:	7cfb      	ldrb	r3, [r7, #19]
 8000828:	3302      	adds	r3, #2
 800082a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800082e:	7c79      	ldrb	r1, [r7, #17]
 8000830:	7cbb      	ldrb	r3, [r7, #18]
 8000832:	009b      	lsls	r3, r3, #2
 8000834:	fa01 f303 	lsl.w	r3, r1, r3
 8000838:	4618      	mov	r0, r3
 800083a:	4961      	ldr	r1, [pc, #388]	@ (80009c0 <GPIO_Init+0x358>)
 800083c:	7cfb      	ldrb	r3, [r7, #19]
 800083e:	4302      	orrs	r2, r0
 8000840:	3302      	adds	r3, #2
 8000842:	f841 2023 	str.w	r2, [r1, r3, lsl #2]



		//3.  enable the EXTI interrupt Delivery using Interrupt mask register
        // enable that EXTI line  to deliver the interrupt from MCU side
		EXTI->IMR=(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	791b      	ldrb	r3, [r3, #4]
 800084a:	461a      	mov	r2, r3
 800084c:	2301      	movs	r3, #1
 800084e:	fa03 f202 	lsl.w	r2, r3, r2
 8000852:	4b5c      	ldr	r3, [pc, #368]	@ (80009c4 <GPIO_Init+0x35c>)
 8000854:	601a      	str	r2, [r3, #0]

	}

	//2. configure the speed
	temp=0;
 8000856:	2300      	movs	r3, #0
 8000858:	617b      	str	r3, [r7, #20]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	799b      	ldrb	r3, [r3, #6]
 800085e:	461a      	mov	r2, r3
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	791b      	ldrb	r3, [r3, #4]
 8000864:	005b      	lsls	r3, r3, #1
 8000866:	fa02 f303 	lsl.w	r3, r2, r3
 800086a:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &=(~(0x3 <<(2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	689a      	ldr	r2, [r3, #8]
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	791b      	ldrb	r3, [r3, #4]
 8000876:	005b      	lsls	r3, r3, #1
 8000878:	2103      	movs	r1, #3
 800087a:	fa01 f303 	lsl.w	r3, r1, r3
 800087e:	43db      	mvns	r3, r3
 8000880:	4619      	mov	r1, r3
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	681b      	ldr	r3, [r3, #0]
 8000886:	400a      	ands	r2, r1
 8000888:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	6899      	ldr	r1, [r3, #8]
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	697a      	ldr	r2, [r7, #20]
 8000896:	430a      	orrs	r2, r1
 8000898:	609a      	str	r2, [r3, #8]

	//3. configure the pupd settings
	temp=0;
 800089a:	2300      	movs	r3, #0
 800089c:	617b      	str	r3, [r7, #20]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	79db      	ldrb	r3, [r3, #7]
 80008a2:	461a      	mov	r2, r3
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	791b      	ldrb	r3, [r3, #4]
 80008a8:	005b      	lsls	r3, r3, #1
 80008aa:	fa02 f303 	lsl.w	r3, r2, r3
 80008ae:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &=(~(0x3 <<(2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	68da      	ldr	r2, [r3, #12]
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	791b      	ldrb	r3, [r3, #4]
 80008ba:	005b      	lsls	r3, r3, #1
 80008bc:	2103      	movs	r1, #3
 80008be:	fa01 f303 	lsl.w	r3, r1, r3
 80008c2:	43db      	mvns	r3, r3
 80008c4:	4619      	mov	r1, r3
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	400a      	ands	r2, r1
 80008cc:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	68d9      	ldr	r1, [r3, #12]
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	697a      	ldr	r2, [r7, #20]
 80008da:	430a      	orrs	r2, r1
 80008dc:	60da      	str	r2, [r3, #12]
	//4. configure the optype
	// this code should be configured only if the mode is in OUTPUT Mode
	// Need to add checks for this code
	temp=0;
 80008de:	2300      	movs	r3, #0
 80008e0:	617b      	str	r3, [r7, #20]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType <<  pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	7a1b      	ldrb	r3, [r3, #8]
 80008e6:	461a      	mov	r2, r3
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	791b      	ldrb	r3, [r3, #4]
 80008ec:	fa02 f303 	lsl.w	r3, r2, r3
 80008f0:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &=(~(0x1 <<(pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	685a      	ldr	r2, [r3, #4]
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	791b      	ldrb	r3, [r3, #4]
 80008fc:	4619      	mov	r1, r3
 80008fe:	2301      	movs	r3, #1
 8000900:	408b      	lsls	r3, r1
 8000902:	43db      	mvns	r3, r3
 8000904:	4619      	mov	r1, r3
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	400a      	ands	r2, r1
 800090c:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	6859      	ldr	r1, [r3, #4]
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	697a      	ldr	r2, [r7, #20]
 800091a:	430a      	orrs	r2, r1
 800091c:	605a      	str	r2, [r3, #4]

	//5. configure the altfn
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	795b      	ldrb	r3, [r3, #5]
 8000922:	2b02      	cmp	r3, #2
 8000924:	d146      	bne.n	80009b4 <GPIO_Init+0x34c>
	{
			// configure the altfn registers
		uint8_t temp1,temp2;

		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber /8;
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	791b      	ldrb	r3, [r3, #4]
 800092a:	08db      	lsrs	r3, r3, #3
 800092c:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber %8;
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	791b      	ldrb	r3, [r3, #4]
 8000932:	f003 0307 	and.w	r3, r3, #7
 8000936:	73fb      	strb	r3, [r7, #15]

		if(temp1 ==0){
 8000938:	7c3b      	ldrb	r3, [r7, #16]
 800093a:	2b00      	cmp	r3, #0
 800093c:	d11d      	bne.n	800097a <GPIO_Init+0x312>
			pGPIOHandle->pGPIOx->AFRL &=~(0xF << (4 * temp2));
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	6a1a      	ldr	r2, [r3, #32]
 8000944:	7bfb      	ldrb	r3, [r7, #15]
 8000946:	009b      	lsls	r3, r3, #2
 8000948:	210f      	movs	r1, #15
 800094a:	fa01 f303 	lsl.w	r3, r1, r3
 800094e:	43db      	mvns	r3, r3
 8000950:	4619      	mov	r1, r3
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	400a      	ands	r2, r1
 8000958:	621a      	str	r2, [r3, #32]
			pGPIOHandle->pGPIOx->AFRL |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2));
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	6a1a      	ldr	r2, [r3, #32]
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	7a5b      	ldrb	r3, [r3, #9]
 8000964:	4619      	mov	r1, r3
 8000966:	7bfb      	ldrb	r3, [r7, #15]
 8000968:	009b      	lsls	r3, r3, #2
 800096a:	fa01 f303 	lsl.w	r3, r1, r3
 800096e:	4619      	mov	r1, r3
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	430a      	orrs	r2, r1
 8000976:	621a      	str	r2, [r3, #32]
		}


	}

}
 8000978:	e01c      	b.n	80009b4 <GPIO_Init+0x34c>
			pGPIOHandle->pGPIOx->AFRH &=~(0xF<< (4 * temp2));
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	681b      	ldr	r3, [r3, #0]
 800097e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000980:	7bfb      	ldrb	r3, [r7, #15]
 8000982:	009b      	lsls	r3, r3, #2
 8000984:	210f      	movs	r1, #15
 8000986:	fa01 f303 	lsl.w	r3, r1, r3
 800098a:	43db      	mvns	r3, r3
 800098c:	4619      	mov	r1, r3
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	400a      	ands	r2, r1
 8000994:	625a      	str	r2, [r3, #36]	@ 0x24
			pGPIOHandle->pGPIOx->AFRH |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2));
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	7a5b      	ldrb	r3, [r3, #9]
 80009a0:	4619      	mov	r1, r3
 80009a2:	7bfb      	ldrb	r3, [r7, #15]
 80009a4:	009b      	lsls	r3, r3, #2
 80009a6:	fa01 f303 	lsl.w	r3, r1, r3
 80009aa:	4619      	mov	r1, r3
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	430a      	orrs	r2, r1
 80009b2:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80009b4:	bf00      	nop
 80009b6:	3718      	adds	r7, #24
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bd80      	pop	{r7, pc}
 80009bc:	40023800 	.word	0x40023800
 80009c0:	40013800 	.word	0x40013800
 80009c4:	40013c00 	.word	0x40013c00

080009c8 <GPIO_PeripheralClockControl>:

void GPIO_PeripheralClockControl(GPIO_RegDef_t *pGPIOx,uint8_t EnorDi){
 80009c8:	b480      	push	{r7}
 80009ca:	b083      	sub	sp, #12
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
 80009d0:	460b      	mov	r3, r1
 80009d2:	70fb      	strb	r3, [r7, #3]

	if(EnorDi == ENABLE){
 80009d4:	78fb      	ldrb	r3, [r7, #3]
 80009d6:	2b01      	cmp	r3, #1
 80009d8:	d162      	bne.n	8000aa0 <GPIO_PeripheralClockControl+0xd8>
		// check *pGIOx is pointing to which GPIO peripheral
		if(pGPIOx == GPIOA){
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	4a64      	ldr	r2, [pc, #400]	@ (8000b70 <GPIO_PeripheralClockControl+0x1a8>)
 80009de:	4293      	cmp	r3, r2
 80009e0:	d106      	bne.n	80009f0 <GPIO_PeripheralClockControl+0x28>
			GPIOA_PCLK_EN();
 80009e2:	4b64      	ldr	r3, [pc, #400]	@ (8000b74 <GPIO_PeripheralClockControl+0x1ac>)
 80009e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009e6:	4a63      	ldr	r2, [pc, #396]	@ (8000b74 <GPIO_PeripheralClockControl+0x1ac>)
 80009e8:	f043 0301 	orr.w	r3, r3, #1
 80009ec:	6313      	str	r3, [r2, #48]	@ 0x30
				}

	}


}
 80009ee:	e0b9      	b.n	8000b64 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOB){
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	4a61      	ldr	r2, [pc, #388]	@ (8000b78 <GPIO_PeripheralClockControl+0x1b0>)
 80009f4:	4293      	cmp	r3, r2
 80009f6:	d106      	bne.n	8000a06 <GPIO_PeripheralClockControl+0x3e>
			GPIOB_PCLK_EN();
 80009f8:	4b5e      	ldr	r3, [pc, #376]	@ (8000b74 <GPIO_PeripheralClockControl+0x1ac>)
 80009fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009fc:	4a5d      	ldr	r2, [pc, #372]	@ (8000b74 <GPIO_PeripheralClockControl+0x1ac>)
 80009fe:	f043 0302 	orr.w	r3, r3, #2
 8000a02:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000a04:	e0ae      	b.n	8000b64 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOC){
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	4a5c      	ldr	r2, [pc, #368]	@ (8000b7c <GPIO_PeripheralClockControl+0x1b4>)
 8000a0a:	4293      	cmp	r3, r2
 8000a0c:	d106      	bne.n	8000a1c <GPIO_PeripheralClockControl+0x54>
			GPIOC_PCLK_EN();
 8000a0e:	4b59      	ldr	r3, [pc, #356]	@ (8000b74 <GPIO_PeripheralClockControl+0x1ac>)
 8000a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a12:	4a58      	ldr	r2, [pc, #352]	@ (8000b74 <GPIO_PeripheralClockControl+0x1ac>)
 8000a14:	f043 0304 	orr.w	r3, r3, #4
 8000a18:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000a1a:	e0a3      	b.n	8000b64 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOD){
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	4a58      	ldr	r2, [pc, #352]	@ (8000b80 <GPIO_PeripheralClockControl+0x1b8>)
 8000a20:	4293      	cmp	r3, r2
 8000a22:	d106      	bne.n	8000a32 <GPIO_PeripheralClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000a24:	4b53      	ldr	r3, [pc, #332]	@ (8000b74 <GPIO_PeripheralClockControl+0x1ac>)
 8000a26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a28:	4a52      	ldr	r2, [pc, #328]	@ (8000b74 <GPIO_PeripheralClockControl+0x1ac>)
 8000a2a:	f043 0308 	orr.w	r3, r3, #8
 8000a2e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000a30:	e098      	b.n	8000b64 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOE){
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	4a53      	ldr	r2, [pc, #332]	@ (8000b84 <GPIO_PeripheralClockControl+0x1bc>)
 8000a36:	4293      	cmp	r3, r2
 8000a38:	d106      	bne.n	8000a48 <GPIO_PeripheralClockControl+0x80>
			GPIOE_PCLK_EN();
 8000a3a:	4b4e      	ldr	r3, [pc, #312]	@ (8000b74 <GPIO_PeripheralClockControl+0x1ac>)
 8000a3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a3e:	4a4d      	ldr	r2, [pc, #308]	@ (8000b74 <GPIO_PeripheralClockControl+0x1ac>)
 8000a40:	f043 0310 	orr.w	r3, r3, #16
 8000a44:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000a46:	e08d      	b.n	8000b64 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOF){
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	4a4f      	ldr	r2, [pc, #316]	@ (8000b88 <GPIO_PeripheralClockControl+0x1c0>)
 8000a4c:	4293      	cmp	r3, r2
 8000a4e:	d106      	bne.n	8000a5e <GPIO_PeripheralClockControl+0x96>
			GPIOF_PCLK_EN();
 8000a50:	4b48      	ldr	r3, [pc, #288]	@ (8000b74 <GPIO_PeripheralClockControl+0x1ac>)
 8000a52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a54:	4a47      	ldr	r2, [pc, #284]	@ (8000b74 <GPIO_PeripheralClockControl+0x1ac>)
 8000a56:	f043 0320 	orr.w	r3, r3, #32
 8000a5a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000a5c:	e082      	b.n	8000b64 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOG){
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	4a4a      	ldr	r2, [pc, #296]	@ (8000b8c <GPIO_PeripheralClockControl+0x1c4>)
 8000a62:	4293      	cmp	r3, r2
 8000a64:	d106      	bne.n	8000a74 <GPIO_PeripheralClockControl+0xac>
			GPIOG_PCLK_EN();
 8000a66:	4b43      	ldr	r3, [pc, #268]	@ (8000b74 <GPIO_PeripheralClockControl+0x1ac>)
 8000a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a6a:	4a42      	ldr	r2, [pc, #264]	@ (8000b74 <GPIO_PeripheralClockControl+0x1ac>)
 8000a6c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000a70:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000a72:	e077      	b.n	8000b64 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOH){
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	4a46      	ldr	r2, [pc, #280]	@ (8000b90 <GPIO_PeripheralClockControl+0x1c8>)
 8000a78:	4293      	cmp	r3, r2
 8000a7a:	d106      	bne.n	8000a8a <GPIO_PeripheralClockControl+0xc2>
			GPIOH_PCLK_EN();
 8000a7c:	4b3d      	ldr	r3, [pc, #244]	@ (8000b74 <GPIO_PeripheralClockControl+0x1ac>)
 8000a7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a80:	4a3c      	ldr	r2, [pc, #240]	@ (8000b74 <GPIO_PeripheralClockControl+0x1ac>)
 8000a82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a86:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000a88:	e06c      	b.n	8000b64 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOI){
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	4a41      	ldr	r2, [pc, #260]	@ (8000b94 <GPIO_PeripheralClockControl+0x1cc>)
 8000a8e:	4293      	cmp	r3, r2
 8000a90:	d168      	bne.n	8000b64 <GPIO_PeripheralClockControl+0x19c>
			GPIOI_PCLK_EN();
 8000a92:	4b38      	ldr	r3, [pc, #224]	@ (8000b74 <GPIO_PeripheralClockControl+0x1ac>)
 8000a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a96:	4a37      	ldr	r2, [pc, #220]	@ (8000b74 <GPIO_PeripheralClockControl+0x1ac>)
 8000a98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000a9c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000a9e:	e061      	b.n	8000b64 <GPIO_PeripheralClockControl+0x19c>
				if(pGPIOx == GPIOA){
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	4a33      	ldr	r2, [pc, #204]	@ (8000b70 <GPIO_PeripheralClockControl+0x1a8>)
 8000aa4:	4293      	cmp	r3, r2
 8000aa6:	d106      	bne.n	8000ab6 <GPIO_PeripheralClockControl+0xee>
					GPIOA_PCLK_DI();
 8000aa8:	4b32      	ldr	r3, [pc, #200]	@ (8000b74 <GPIO_PeripheralClockControl+0x1ac>)
 8000aaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aac:	4a31      	ldr	r2, [pc, #196]	@ (8000b74 <GPIO_PeripheralClockControl+0x1ac>)
 8000aae:	f023 0301 	bic.w	r3, r3, #1
 8000ab2:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000ab4:	e056      	b.n	8000b64 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOB){
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	4a2f      	ldr	r2, [pc, #188]	@ (8000b78 <GPIO_PeripheralClockControl+0x1b0>)
 8000aba:	4293      	cmp	r3, r2
 8000abc:	d106      	bne.n	8000acc <GPIO_PeripheralClockControl+0x104>
					GPIOB_PCLK_DI();
 8000abe:	4b2d      	ldr	r3, [pc, #180]	@ (8000b74 <GPIO_PeripheralClockControl+0x1ac>)
 8000ac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ac2:	4a2c      	ldr	r2, [pc, #176]	@ (8000b74 <GPIO_PeripheralClockControl+0x1ac>)
 8000ac4:	f023 0302 	bic.w	r3, r3, #2
 8000ac8:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000aca:	e04b      	b.n	8000b64 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOC){
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	4a2b      	ldr	r2, [pc, #172]	@ (8000b7c <GPIO_PeripheralClockControl+0x1b4>)
 8000ad0:	4293      	cmp	r3, r2
 8000ad2:	d106      	bne.n	8000ae2 <GPIO_PeripheralClockControl+0x11a>
					GPIOC_PCLK_DI();
 8000ad4:	4b27      	ldr	r3, [pc, #156]	@ (8000b74 <GPIO_PeripheralClockControl+0x1ac>)
 8000ad6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ad8:	4a26      	ldr	r2, [pc, #152]	@ (8000b74 <GPIO_PeripheralClockControl+0x1ac>)
 8000ada:	f023 0304 	bic.w	r3, r3, #4
 8000ade:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000ae0:	e040      	b.n	8000b64 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOD){
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	4a26      	ldr	r2, [pc, #152]	@ (8000b80 <GPIO_PeripheralClockControl+0x1b8>)
 8000ae6:	4293      	cmp	r3, r2
 8000ae8:	d106      	bne.n	8000af8 <GPIO_PeripheralClockControl+0x130>
					GPIOD_PCLK_DI();
 8000aea:	4b22      	ldr	r3, [pc, #136]	@ (8000b74 <GPIO_PeripheralClockControl+0x1ac>)
 8000aec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aee:	4a21      	ldr	r2, [pc, #132]	@ (8000b74 <GPIO_PeripheralClockControl+0x1ac>)
 8000af0:	f023 0308 	bic.w	r3, r3, #8
 8000af4:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000af6:	e035      	b.n	8000b64 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOE){
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	4a22      	ldr	r2, [pc, #136]	@ (8000b84 <GPIO_PeripheralClockControl+0x1bc>)
 8000afc:	4293      	cmp	r3, r2
 8000afe:	d106      	bne.n	8000b0e <GPIO_PeripheralClockControl+0x146>
					GPIOE_PCLK_DI();
 8000b00:	4b1c      	ldr	r3, [pc, #112]	@ (8000b74 <GPIO_PeripheralClockControl+0x1ac>)
 8000b02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b04:	4a1b      	ldr	r2, [pc, #108]	@ (8000b74 <GPIO_PeripheralClockControl+0x1ac>)
 8000b06:	f023 0310 	bic.w	r3, r3, #16
 8000b0a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000b0c:	e02a      	b.n	8000b64 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOF){
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	4a1d      	ldr	r2, [pc, #116]	@ (8000b88 <GPIO_PeripheralClockControl+0x1c0>)
 8000b12:	4293      	cmp	r3, r2
 8000b14:	d106      	bne.n	8000b24 <GPIO_PeripheralClockControl+0x15c>
					GPIOF_PCLK_DI();
 8000b16:	4b17      	ldr	r3, [pc, #92]	@ (8000b74 <GPIO_PeripheralClockControl+0x1ac>)
 8000b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b1a:	4a16      	ldr	r2, [pc, #88]	@ (8000b74 <GPIO_PeripheralClockControl+0x1ac>)
 8000b1c:	f023 0320 	bic.w	r3, r3, #32
 8000b20:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000b22:	e01f      	b.n	8000b64 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOG){
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	4a19      	ldr	r2, [pc, #100]	@ (8000b8c <GPIO_PeripheralClockControl+0x1c4>)
 8000b28:	4293      	cmp	r3, r2
 8000b2a:	d106      	bne.n	8000b3a <GPIO_PeripheralClockControl+0x172>
					GPIOG_PCLK_DI();
 8000b2c:	4b11      	ldr	r3, [pc, #68]	@ (8000b74 <GPIO_PeripheralClockControl+0x1ac>)
 8000b2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b30:	4a10      	ldr	r2, [pc, #64]	@ (8000b74 <GPIO_PeripheralClockControl+0x1ac>)
 8000b32:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000b36:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000b38:	e014      	b.n	8000b64 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOH){
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	4a14      	ldr	r2, [pc, #80]	@ (8000b90 <GPIO_PeripheralClockControl+0x1c8>)
 8000b3e:	4293      	cmp	r3, r2
 8000b40:	d106      	bne.n	8000b50 <GPIO_PeripheralClockControl+0x188>
					GPIOH_PCLK_DI();
 8000b42:	4b0c      	ldr	r3, [pc, #48]	@ (8000b74 <GPIO_PeripheralClockControl+0x1ac>)
 8000b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b46:	4a0b      	ldr	r2, [pc, #44]	@ (8000b74 <GPIO_PeripheralClockControl+0x1ac>)
 8000b48:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000b4c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000b4e:	e009      	b.n	8000b64 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOI){
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	4a10      	ldr	r2, [pc, #64]	@ (8000b94 <GPIO_PeripheralClockControl+0x1cc>)
 8000b54:	4293      	cmp	r3, r2
 8000b56:	d105      	bne.n	8000b64 <GPIO_PeripheralClockControl+0x19c>
					GPIOI_PCLK_DI();
 8000b58:	4b06      	ldr	r3, [pc, #24]	@ (8000b74 <GPIO_PeripheralClockControl+0x1ac>)
 8000b5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b5c:	4a05      	ldr	r2, [pc, #20]	@ (8000b74 <GPIO_PeripheralClockControl+0x1ac>)
 8000b5e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000b62:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000b64:	bf00      	nop
 8000b66:	370c      	adds	r7, #12
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bc80      	pop	{r7}
 8000b6c:	4770      	bx	lr
 8000b6e:	bf00      	nop
 8000b70:	40020000 	.word	0x40020000
 8000b74:	40023800 	.word	0x40023800
 8000b78:	40020400 	.word	0x40020400
 8000b7c:	40020800 	.word	0x40020800
 8000b80:	40020c00 	.word	0x40020c00
 8000b84:	40021000 	.word	0x40021000
 8000b88:	40021400 	.word	0x40021400
 8000b8c:	40021800 	.word	0x40021800
 8000b90:	40021c00 	.word	0x40021c00
 8000b94:	40022000 	.word	0x40022000

08000b98 <GPIO_IRQInterruptConfig>:
}



/* Interrupt configuration , configuring NVIC registers ISER and ICER */
void GPIO_IRQInterruptConfig(uint8_t IRQNumber,  uint8_t EnorDi){
 8000b98:	b480      	push	{r7}
 8000b9a:	b083      	sub	sp, #12
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	460a      	mov	r2, r1
 8000ba2:	71fb      	strb	r3, [r7, #7]
 8000ba4:	4613      	mov	r3, r2
 8000ba6:	71bb      	strb	r3, [r7, #6]
	// Note only around 96 IRQ are implemented
	// we can use just first three ISER and ICER registers
	if(EnorDi == ENABLE)
 8000ba8:	79bb      	ldrb	r3, [r7, #6]
 8000baa:	2b01      	cmp	r3, #1
 8000bac:	d133      	bne.n	8000c16 <GPIO_IRQInterruptConfig+0x7e>
	{
		if(IRQNumber <=31)
 8000bae:	79fb      	ldrb	r3, [r7, #7]
 8000bb0:	2b1f      	cmp	r3, #31
 8000bb2:	d80a      	bhi.n	8000bca <GPIO_IRQInterruptConfig+0x32>
		{
           *NVIC_ISER0 |=(1 << IRQNumber);
 8000bb4:	4b34      	ldr	r3, [pc, #208]	@ (8000c88 <GPIO_IRQInterruptConfig+0xf0>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	79fa      	ldrb	r2, [r7, #7]
 8000bba:	2101      	movs	r1, #1
 8000bbc:	fa01 f202 	lsl.w	r2, r1, r2
 8000bc0:	4611      	mov	r1, r2
 8000bc2:	4a31      	ldr	r2, [pc, #196]	@ (8000c88 <GPIO_IRQInterruptConfig+0xf0>)
 8000bc4:	430b      	orrs	r3, r1
 8000bc6:	6013      	str	r3, [r2, #0]
			*NVIC_ICER2 |=(1 << (IRQNumber % 32));

		}
	}

}
 8000bc8:	e059      	b.n	8000c7e <GPIO_IRQInterruptConfig+0xe6>
		else if(IRQNumber >=32 && IRQNumber <64)
 8000bca:	79fb      	ldrb	r3, [r7, #7]
 8000bcc:	2b1f      	cmp	r3, #31
 8000bce:	d90f      	bls.n	8000bf0 <GPIO_IRQInterruptConfig+0x58>
 8000bd0:	79fb      	ldrb	r3, [r7, #7]
 8000bd2:	2b3f      	cmp	r3, #63	@ 0x3f
 8000bd4:	d80c      	bhi.n	8000bf0 <GPIO_IRQInterruptConfig+0x58>
			*NVIC_ISER1 |=(1 << (IRQNumber % 32));
 8000bd6:	4b2d      	ldr	r3, [pc, #180]	@ (8000c8c <GPIO_IRQInterruptConfig+0xf4>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	79fa      	ldrb	r2, [r7, #7]
 8000bdc:	f002 021f 	and.w	r2, r2, #31
 8000be0:	2101      	movs	r1, #1
 8000be2:	fa01 f202 	lsl.w	r2, r1, r2
 8000be6:	4611      	mov	r1, r2
 8000be8:	4a28      	ldr	r2, [pc, #160]	@ (8000c8c <GPIO_IRQInterruptConfig+0xf4>)
 8000bea:	430b      	orrs	r3, r1
 8000bec:	6013      	str	r3, [r2, #0]
 8000bee:	e046      	b.n	8000c7e <GPIO_IRQInterruptConfig+0xe6>
		else if(IRQNumber >=64 && IRQNumber <96)
 8000bf0:	79fb      	ldrb	r3, [r7, #7]
 8000bf2:	2b3f      	cmp	r3, #63	@ 0x3f
 8000bf4:	d943      	bls.n	8000c7e <GPIO_IRQInterruptConfig+0xe6>
 8000bf6:	79fb      	ldrb	r3, [r7, #7]
 8000bf8:	2b5f      	cmp	r3, #95	@ 0x5f
 8000bfa:	d840      	bhi.n	8000c7e <GPIO_IRQInterruptConfig+0xe6>
			*NVIC_ISER2 |=(1 << (IRQNumber % 32));
 8000bfc:	4b24      	ldr	r3, [pc, #144]	@ (8000c90 <GPIO_IRQInterruptConfig+0xf8>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	79fa      	ldrb	r2, [r7, #7]
 8000c02:	f002 021f 	and.w	r2, r2, #31
 8000c06:	2101      	movs	r1, #1
 8000c08:	fa01 f202 	lsl.w	r2, r1, r2
 8000c0c:	4611      	mov	r1, r2
 8000c0e:	4a20      	ldr	r2, [pc, #128]	@ (8000c90 <GPIO_IRQInterruptConfig+0xf8>)
 8000c10:	430b      	orrs	r3, r1
 8000c12:	6013      	str	r3, [r2, #0]
}
 8000c14:	e033      	b.n	8000c7e <GPIO_IRQInterruptConfig+0xe6>
		if(IRQNumber <=31)
 8000c16:	79fb      	ldrb	r3, [r7, #7]
 8000c18:	2b1f      	cmp	r3, #31
 8000c1a:	d80a      	bhi.n	8000c32 <GPIO_IRQInterruptConfig+0x9a>
			*NVIC_ICER0 |=(1 << IRQNumber);
 8000c1c:	4b1d      	ldr	r3, [pc, #116]	@ (8000c94 <GPIO_IRQInterruptConfig+0xfc>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	79fa      	ldrb	r2, [r7, #7]
 8000c22:	2101      	movs	r1, #1
 8000c24:	fa01 f202 	lsl.w	r2, r1, r2
 8000c28:	4611      	mov	r1, r2
 8000c2a:	4a1a      	ldr	r2, [pc, #104]	@ (8000c94 <GPIO_IRQInterruptConfig+0xfc>)
 8000c2c:	430b      	orrs	r3, r1
 8000c2e:	6013      	str	r3, [r2, #0]
}
 8000c30:	e025      	b.n	8000c7e <GPIO_IRQInterruptConfig+0xe6>
		else if(IRQNumber >=32 && IRQNumber <64)
 8000c32:	79fb      	ldrb	r3, [r7, #7]
 8000c34:	2b1f      	cmp	r3, #31
 8000c36:	d90f      	bls.n	8000c58 <GPIO_IRQInterruptConfig+0xc0>
 8000c38:	79fb      	ldrb	r3, [r7, #7]
 8000c3a:	2b3f      	cmp	r3, #63	@ 0x3f
 8000c3c:	d80c      	bhi.n	8000c58 <GPIO_IRQInterruptConfig+0xc0>
			*NVIC_ICER1 |=(1 << (IRQNumber % 32));
 8000c3e:	4b16      	ldr	r3, [pc, #88]	@ (8000c98 <GPIO_IRQInterruptConfig+0x100>)
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	79fa      	ldrb	r2, [r7, #7]
 8000c44:	f002 021f 	and.w	r2, r2, #31
 8000c48:	2101      	movs	r1, #1
 8000c4a:	fa01 f202 	lsl.w	r2, r1, r2
 8000c4e:	4611      	mov	r1, r2
 8000c50:	4a11      	ldr	r2, [pc, #68]	@ (8000c98 <GPIO_IRQInterruptConfig+0x100>)
 8000c52:	430b      	orrs	r3, r1
 8000c54:	6013      	str	r3, [r2, #0]
 8000c56:	e012      	b.n	8000c7e <GPIO_IRQInterruptConfig+0xe6>
		else if(IRQNumber >=64 && IRQNumber <96)
 8000c58:	79fb      	ldrb	r3, [r7, #7]
 8000c5a:	2b3f      	cmp	r3, #63	@ 0x3f
 8000c5c:	d90f      	bls.n	8000c7e <GPIO_IRQInterruptConfig+0xe6>
 8000c5e:	79fb      	ldrb	r3, [r7, #7]
 8000c60:	2b5f      	cmp	r3, #95	@ 0x5f
 8000c62:	d80c      	bhi.n	8000c7e <GPIO_IRQInterruptConfig+0xe6>
			*NVIC_ICER2 |=(1 << (IRQNumber % 32));
 8000c64:	4b0d      	ldr	r3, [pc, #52]	@ (8000c9c <GPIO_IRQInterruptConfig+0x104>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	79fa      	ldrb	r2, [r7, #7]
 8000c6a:	f002 021f 	and.w	r2, r2, #31
 8000c6e:	2101      	movs	r1, #1
 8000c70:	fa01 f202 	lsl.w	r2, r1, r2
 8000c74:	4611      	mov	r1, r2
 8000c76:	4a09      	ldr	r2, [pc, #36]	@ (8000c9c <GPIO_IRQInterruptConfig+0x104>)
 8000c78:	430b      	orrs	r3, r1
 8000c7a:	6013      	str	r3, [r2, #0]
}
 8000c7c:	e7ff      	b.n	8000c7e <GPIO_IRQInterruptConfig+0xe6>
 8000c7e:	bf00      	nop
 8000c80:	370c      	adds	r7, #12
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bc80      	pop	{r7}
 8000c86:	4770      	bx	lr
 8000c88:	e000e100 	.word	0xe000e100
 8000c8c:	e000e104 	.word	0xe000e104
 8000c90:	e000e108 	.word	0xe000e108
 8000c94:	e000e180 	.word	0xe000e180
 8000c98:	e000e184 	.word	0xe000e184
 8000c9c:	e000e188 	.word	0xe000e188

08000ca0 <GPIO_IRQPriorityConfig>:

void GPIO_IRQPriorityConfig(uint8_t IRQNumber, uint32_t IRQPriority)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	b085      	sub	sp, #20
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	6039      	str	r1, [r7, #0]
 8000caa:	71fb      	strb	r3, [r7, #7]
	uint8_t iprx = IRQNumber/4;
 8000cac:	79fb      	ldrb	r3, [r7, #7]
 8000cae:	089b      	lsrs	r3, r3, #2
 8000cb0:	73fb      	strb	r3, [r7, #15]
	uint8_t iprx_section = IRQNumber%4;
 8000cb2:	79fb      	ldrb	r3, [r7, #7]
 8000cb4:	f003 0303 	and.w	r3, r3, #3
 8000cb8:	73bb      	strb	r3, [r7, #14]
	// in each of the section first 4 bits lower half is not implemented , only upper half is implemented
	uint8_t shift_amount = (8 *iprx_section) + (8 - NO_OF_BITS_IMPLEMENTED_IPR);
 8000cba:	7bbb      	ldrb	r3, [r7, #14]
 8000cbc:	00db      	lsls	r3, r3, #3
 8000cbe:	b2db      	uxtb	r3, r3
 8000cc0:	3304      	adds	r3, #4
 8000cc2:	737b      	strb	r3, [r7, #13]

	*(NVIC_PRI_BASE_ADDR + iprx) |= (IRQPriority  << shift_amount);
 8000cc4:	7bfb      	ldrb	r3, [r7, #15]
 8000cc6:	009b      	lsls	r3, r3, #2
 8000cc8:	f103 4360 	add.w	r3, r3, #3758096384	@ 0xe0000000
 8000ccc:	f503 4364 	add.w	r3, r3, #58368	@ 0xe400
 8000cd0:	6819      	ldr	r1, [r3, #0]
 8000cd2:	7b7b      	ldrb	r3, [r7, #13]
 8000cd4:	683a      	ldr	r2, [r7, #0]
 8000cd6:	409a      	lsls	r2, r3
 8000cd8:	7bfb      	ldrb	r3, [r7, #15]
 8000cda:	009b      	lsls	r3, r3, #2
 8000cdc:	f103 4360 	add.w	r3, r3, #3758096384	@ 0xe0000000
 8000ce0:	f503 4364 	add.w	r3, r3, #58368	@ 0xe400
 8000ce4:	430a      	orrs	r2, r1
 8000ce6:	601a      	str	r2, [r3, #0]
}
 8000ce8:	bf00      	nop
 8000cea:	3714      	adds	r7, #20
 8000cec:	46bd      	mov	sp, r7
 8000cee:	bc80      	pop	{r7}
 8000cf0:	4770      	bx	lr
	...

08000cf4 <GPIO_IRQHandling>:



void GPIO_IRQHandling(uint8_t PinNumber){
 8000cf4:	b480      	push	{r7}
 8000cf6:	b083      	sub	sp, #12
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	71fb      	strb	r3, [r7, #7]
 //clear EXTI PR register corresponding to the pin number
 if(EXTI->PR &(1 << PinNumber))
 8000cfe:	4b0c      	ldr	r3, [pc, #48]	@ (8000d30 <GPIO_IRQHandling+0x3c>)
 8000d00:	695b      	ldr	r3, [r3, #20]
 8000d02:	79fa      	ldrb	r2, [r7, #7]
 8000d04:	2101      	movs	r1, #1
 8000d06:	fa01 f202 	lsl.w	r2, r1, r2
 8000d0a:	4013      	ands	r3, r2
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d009      	beq.n	8000d24 <GPIO_IRQHandling+0x30>
 {
	 //clear by writing 1 , this is the procedure mentioned in Documentation
	 EXTI->PR |=(1 << PinNumber);
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <GPIO_IRQHandling+0x3c>)
 8000d12:	695b      	ldr	r3, [r3, #20]
 8000d14:	79fa      	ldrb	r2, [r7, #7]
 8000d16:	2101      	movs	r1, #1
 8000d18:	fa01 f202 	lsl.w	r2, r1, r2
 8000d1c:	4611      	mov	r1, r2
 8000d1e:	4a04      	ldr	r2, [pc, #16]	@ (8000d30 <GPIO_IRQHandling+0x3c>)
 8000d20:	430b      	orrs	r3, r1
 8000d22:	6153      	str	r3, [r2, #20]

 }

}
 8000d24:	bf00      	nop
 8000d26:	370c      	adds	r7, #12
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bc80      	pop	{r7}
 8000d2c:	4770      	bx	lr
 8000d2e:	bf00      	nop
 8000d30:	40013c00 	.word	0x40013c00

08000d34 <SPI_GetFlagStatus>:
//Adding Definition for  API Prototypes for SPI peripherals

/*Peripheral clock control */

uint8_t SPI_GetFlagStatus(SPI_RegDef_t *pSPIx , uint32_t FlagName)
{
 8000d34:	b480      	push	{r7}
 8000d36:	b083      	sub	sp, #12
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
 8000d3c:	6039      	str	r1, [r7, #0]
	if(pSPIx->SPI_SR & FlagName)
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	689a      	ldr	r2, [r3, #8]
 8000d42:	683b      	ldr	r3, [r7, #0]
 8000d44:	4013      	ands	r3, r2
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d001      	beq.n	8000d4e <SPI_GetFlagStatus+0x1a>
	{
		return FLAG_SET;
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	e000      	b.n	8000d50 <SPI_GetFlagStatus+0x1c>
	}
	return FLAG_RESET;
 8000d4e:	2300      	movs	r3, #0
}
 8000d50:	4618      	mov	r0, r3
 8000d52:	370c      	adds	r7, #12
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bc80      	pop	{r7}
 8000d58:	4770      	bx	lr

08000d5a <spi_txeie_interrupt_handler>:
}



// interrupt handler implementations
static void spi_txeie_interrupt_handler(SPI_Handle_t *pSPIHandle){
 8000d5a:	b580      	push	{r7, lr}
 8000d5c:	b082      	sub	sp, #8
 8000d5e:	af00      	add	r7, sp, #0
 8000d60:	6078      	str	r0, [r7, #4]

		if((pSPIHandle->pSPIx->SPI_CR1 & (1 << SPI_CR1_DFF)))
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d015      	beq.n	8000d9c <spi_txeie_interrupt_handler+0x42>
		{
			 //DFF is 16 Bit
			pSPIHandle->pSPIx->SPI_DR = *((uint16_t*)pSPIHandle->pTxBuffer);
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	695b      	ldr	r3, [r3, #20]
 8000d74:	881a      	ldrh	r2, [r3, #0]
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	60da      	str	r2, [r3, #12]
			(uint16_t*)pSPIHandle->pTxBuffer++;
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	695b      	ldr	r3, [r3, #20]
 8000d80:	1c5a      	adds	r2, r3, #1
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	615a      	str	r2, [r3, #20]
			pSPIHandle->TxLen--;
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	68db      	ldr	r3, [r3, #12]
 8000d8a:	1e5a      	subs	r2, r3, #1
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	60da      	str	r2, [r3, #12]
		    pSPIHandle->TxLen--;
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	68db      	ldr	r3, [r3, #12]
 8000d94:	1e5a      	subs	r2, r3, #1
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	60da      	str	r2, [r3, #12]
 8000d9a:	e00f      	b.n	8000dbc <spi_txeie_interrupt_handler+0x62>

		}
		else
		{
			//DFF is 8 Bit
			pSPIHandle->pSPIx->SPI_DR = *(pSPIHandle->pTxBuffer);
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	695b      	ldr	r3, [r3, #20]
 8000da0:	781a      	ldrb	r2, [r3, #0]
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	60da      	str	r2, [r3, #12]
			pSPIHandle->pTxBuffer++;
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	695b      	ldr	r3, [r3, #20]
 8000dac:	1c5a      	adds	r2, r3, #1
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	615a      	str	r2, [r3, #20]
			pSPIHandle->TxLen--;
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	68db      	ldr	r3, [r3, #12]
 8000db6:	1e5a      	subs	r2, r3, #1
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	60da      	str	r2, [r3, #12]

		}

        // close tranmission
		if(pSPIHandle->TxLen == 0)
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	68db      	ldr	r3, [r3, #12]
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d106      	bne.n	8000dd2 <spi_txeie_interrupt_handler+0x78>
		{

			//first disable the interrupt generating flag , TXEIE
		    SPI_CloseTransmission(pSPIHandle);
 8000dc4:	6878      	ldr	r0, [r7, #4]
 8000dc6:	f000 f862 	bl	8000e8e <SPI_CloseTransmission>
			SPI_ApplicationEventCallback(pSPIHandle,SPI_EVENT_TX_CMPLT);
 8000dca:	2102      	movs	r1, #2
 8000dcc:	6878      	ldr	r0, [r7, #4]
 8000dce:	f7ff fb2f 	bl	8000430 <SPI_ApplicationEventCallback>

		}
}
 8000dd2:	bf00      	nop
 8000dd4:	3708      	adds	r7, #8
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bd80      	pop	{r7, pc}

08000dda <spi_rxneie_interrupt_handler>:

static void spi_rxneie_interrupt_handler(SPI_Handle_t *pSPIHandle){
 8000dda:	b580      	push	{r7, lr}
 8000ddc:	b082      	sub	sp, #8
 8000dde:	af00      	add	r7, sp, #0
 8000de0:	6078      	str	r0, [r7, #4]

	if(pSPIHandle->pSPIx->SPI_CR1 & (1 << SPI_CR1_DFF))
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d016      	beq.n	8000e1e <spi_rxneie_interrupt_handler+0x44>
		{
			// 16 bit DFF
			*((uint16_t *)pSPIHandle->pRxBuffer)= pSPIHandle->pSPIx->SPI_DR;
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	68da      	ldr	r2, [r3, #12]
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	699b      	ldr	r3, [r3, #24]
 8000dfa:	b292      	uxth	r2, r2
 8000dfc:	801a      	strh	r2, [r3, #0]
			(uint16_t*)pSPIHandle->pRxBuffer++;
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	699b      	ldr	r3, [r3, #24]
 8000e02:	1c5a      	adds	r2, r3, #1
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	619a      	str	r2, [r3, #24]
			pSPIHandle->RxLen--;
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	691b      	ldr	r3, [r3, #16]
 8000e0c:	1e5a      	subs	r2, r3, #1
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	611a      	str	r2, [r3, #16]
		    pSPIHandle->RxLen--;
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	691b      	ldr	r3, [r3, #16]
 8000e16:	1e5a      	subs	r2, r3, #1
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	611a      	str	r2, [r3, #16]
 8000e1c:	e010      	b.n	8000e40 <spi_rxneie_interrupt_handler+0x66>
		}
		else
		{
			// 8 bit DFF
			*(pSPIHandle->pRxBuffer)= pSPIHandle->pSPIx->SPI_DR;
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	68da      	ldr	r2, [r3, #12]
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	699b      	ldr	r3, [r3, #24]
 8000e28:	b2d2      	uxtb	r2, r2
 8000e2a:	701a      	strb	r2, [r3, #0]
			pSPIHandle->pRxBuffer++;
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	699b      	ldr	r3, [r3, #24]
 8000e30:	1c5a      	adds	r2, r3, #1
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	619a      	str	r2, [r3, #24]
			pSPIHandle->RxLen--;
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	691b      	ldr	r3, [r3, #16]
 8000e3a:	1e5a      	subs	r2, r3, #1
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	611a      	str	r2, [r3, #16]
		   
		}
		 // close tranmission
		if(pSPIHandle->RxLen == 0)
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	691b      	ldr	r3, [r3, #16]
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d106      	bne.n	8000e56 <spi_rxneie_interrupt_handler+0x7c>
		{

			//first disable the interrupt generating flag , TXEIE
            SPI_CloseReception(pSPIHandle);
 8000e48:	6878      	ldr	r0, [r7, #4]
 8000e4a:	f000 f83a 	bl	8000ec2 <SPI_CloseReception>
			SPI_ApplicationEventCallback(pSPIHandle,SPI_EVENT_RX_CMPLT);
 8000e4e:	2101      	movs	r1, #1
 8000e50:	6878      	ldr	r0, [r7, #4]
 8000e52:	f7ff faed 	bl	8000430 <SPI_ApplicationEventCallback>

		}
}
 8000e56:	bf00      	nop
 8000e58:	3708      	adds	r7, #8
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}

08000e5e <spi_ovr_errie_interrupt_handler>:
static void spi_ovr_errie_interrupt_handler(SPI_Handle_t *pSPIHandle){
 8000e5e:	b580      	push	{r7, lr}
 8000e60:	b084      	sub	sp, #16
 8000e62:	af00      	add	r7, sp, #0
 8000e64:	6078      	str	r0, [r7, #4]


   //clear the ovr flag
	uint8_t temp;
	if(pSPIHandle->TxState != SPI_BUSY_IN_TX)
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	7f1b      	ldrb	r3, [r3, #28]
 8000e6a:	2b02      	cmp	r3, #2
 8000e6c:	d007      	beq.n	8000e7e <spi_ovr_errie_interrupt_handler+0x20>
	{
		temp =pSPIHandle->pSPIx->SPI_DR;
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	68db      	ldr	r3, [r3, #12]
 8000e74:	73fb      	strb	r3, [r7, #15]
		temp =pSPIHandle->pSPIx->SPI_SR;
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	689b      	ldr	r3, [r3, #8]
 8000e7c:	73fb      	strb	r3, [r7, #15]
	}
   //inform the application , application will later take action (clear the OVR flag , close the transmission or reception)
	SPI_ApplicationEventCallback(pSPIHandle,SPI_EVENT_OVR_ERR);
 8000e7e:	2103      	movs	r1, #3
 8000e80:	6878      	ldr	r0, [r7, #4]
 8000e82:	f7ff fad5 	bl	8000430 <SPI_ApplicationEventCallback>
}
 8000e86:	bf00      	nop
 8000e88:	3710      	adds	r7, #16
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}

08000e8e <SPI_CloseTransmission>:
	temp =pSPIx->SPI_DR;
	temp =pSPIx->SPI_SR;


}
void SPI_CloseTransmission(SPI_Handle_t *pSPIHandle){
 8000e8e:	b480      	push	{r7}
 8000e90:	b083      	sub	sp, #12
 8000e92:	af00      	add	r7, sp, #0
 8000e94:	6078      	str	r0, [r7, #4]
	pSPIHandle->pSPIx->SPI_CR2 &= ~(1 << SPI_CR2_TXEIE);
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	685a      	ldr	r2, [r3, #4]
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000ea4:	605a      	str	r2, [r3, #4]
	pSPIHandle->pTxBuffer = NULL;
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	615a      	str	r2, [r3, #20]
	pSPIHandle->TxLen=0;
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	2200      	movs	r2, #0
 8000eb0:	60da      	str	r2, [r3, #12]
	pSPIHandle->TxState=SPI_READY;
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	771a      	strb	r2, [r3, #28]
}
 8000eb8:	bf00      	nop
 8000eba:	370c      	adds	r7, #12
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bc80      	pop	{r7}
 8000ec0:	4770      	bx	lr

08000ec2 <SPI_CloseReception>:

void SPI_CloseReception(SPI_Handle_t *pSPIHandle){
 8000ec2:	b480      	push	{r7}
 8000ec4:	b083      	sub	sp, #12
 8000ec6:	af00      	add	r7, sp, #0
 8000ec8:	6078      	str	r0, [r7, #4]
	pSPIHandle->pSPIx->SPI_CR2 &= ~(1 << SPI_CR2_RXNEIE);
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	685a      	ldr	r2, [r3, #4]
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000ed8:	605a      	str	r2, [r3, #4]
	pSPIHandle->pRxBuffer = NULL;
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	2200      	movs	r2, #0
 8000ede:	619a      	str	r2, [r3, #24]
	pSPIHandle->RxLen=0;
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	611a      	str	r2, [r3, #16]
	pSPIHandle->RxState=SPI_READY;
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	2200      	movs	r2, #0
 8000eea:	775a      	strb	r2, [r3, #29]
}
 8000eec:	bf00      	nop
 8000eee:	370c      	adds	r7, #12
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bc80      	pop	{r7}
 8000ef4:	4770      	bx	lr
	...

08000ef8 <SPI_PeripheralClockControl>:

void SPI_PeripheralClockControl(SPI_RegDef_t *pSPIx,uint8_t EnorDi){
 8000ef8:	b480      	push	{r7}
 8000efa:	b083      	sub	sp, #12
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
 8000f00:	460b      	mov	r3, r1
 8000f02:	70fb      	strb	r3, [r7, #3]

	if(EnorDi==ENABLE)
 8000f04:	78fb      	ldrb	r3, [r7, #3]
 8000f06:	2b01      	cmp	r3, #1
 8000f08:	d12b      	bne.n	8000f62 <SPI_PeripheralClockControl+0x6a>
	{
		if(pSPIx==SPI1)
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	4a2d      	ldr	r2, [pc, #180]	@ (8000fc4 <SPI_PeripheralClockControl+0xcc>)
 8000f0e:	4293      	cmp	r3, r2
 8000f10:	d106      	bne.n	8000f20 <SPI_PeripheralClockControl+0x28>
		{
			SPI1_PCLK_EN();
 8000f12:	4b2d      	ldr	r3, [pc, #180]	@ (8000fc8 <SPI_PeripheralClockControl+0xd0>)
 8000f14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f16:	4a2c      	ldr	r2, [pc, #176]	@ (8000fc8 <SPI_PeripheralClockControl+0xd0>)
 8000f18:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000f1c:	6453      	str	r3, [r2, #68]	@ 0x44
		else if(pSPIx==SPI4)
		{
			SPI4_PCLK_DI();
		}
	}
}
 8000f1e:	e04b      	b.n	8000fb8 <SPI_PeripheralClockControl+0xc0>
		else if(pSPIx==SPI2)
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	4a2a      	ldr	r2, [pc, #168]	@ (8000fcc <SPI_PeripheralClockControl+0xd4>)
 8000f24:	4293      	cmp	r3, r2
 8000f26:	d106      	bne.n	8000f36 <SPI_PeripheralClockControl+0x3e>
			SPI2_PCLK_EN();
 8000f28:	4b27      	ldr	r3, [pc, #156]	@ (8000fc8 <SPI_PeripheralClockControl+0xd0>)
 8000f2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f2c:	4a26      	ldr	r2, [pc, #152]	@ (8000fc8 <SPI_PeripheralClockControl+0xd0>)
 8000f2e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f32:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000f34:	e040      	b.n	8000fb8 <SPI_PeripheralClockControl+0xc0>
		else if(pSPIx==SPI3)
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	4a25      	ldr	r2, [pc, #148]	@ (8000fd0 <SPI_PeripheralClockControl+0xd8>)
 8000f3a:	4293      	cmp	r3, r2
 8000f3c:	d106      	bne.n	8000f4c <SPI_PeripheralClockControl+0x54>
			SPI3_PCLK_EN();
 8000f3e:	4b22      	ldr	r3, [pc, #136]	@ (8000fc8 <SPI_PeripheralClockControl+0xd0>)
 8000f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f42:	4a21      	ldr	r2, [pc, #132]	@ (8000fc8 <SPI_PeripheralClockControl+0xd0>)
 8000f44:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000f48:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000f4a:	e035      	b.n	8000fb8 <SPI_PeripheralClockControl+0xc0>
		else if(pSPIx==SPI4)
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	4a21      	ldr	r2, [pc, #132]	@ (8000fd4 <SPI_PeripheralClockControl+0xdc>)
 8000f50:	4293      	cmp	r3, r2
 8000f52:	d131      	bne.n	8000fb8 <SPI_PeripheralClockControl+0xc0>
			SPI4_PCLK_EN();
 8000f54:	4b1c      	ldr	r3, [pc, #112]	@ (8000fc8 <SPI_PeripheralClockControl+0xd0>)
 8000f56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f58:	4a1b      	ldr	r2, [pc, #108]	@ (8000fc8 <SPI_PeripheralClockControl+0xd0>)
 8000f5a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000f5e:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8000f60:	e02a      	b.n	8000fb8 <SPI_PeripheralClockControl+0xc0>
		if(pSPIx==SPI1)
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	4a17      	ldr	r2, [pc, #92]	@ (8000fc4 <SPI_PeripheralClockControl+0xcc>)
 8000f66:	4293      	cmp	r3, r2
 8000f68:	d106      	bne.n	8000f78 <SPI_PeripheralClockControl+0x80>
			SPI1_PCLK_DI();
 8000f6a:	4b17      	ldr	r3, [pc, #92]	@ (8000fc8 <SPI_PeripheralClockControl+0xd0>)
 8000f6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f6e:	4a16      	ldr	r2, [pc, #88]	@ (8000fc8 <SPI_PeripheralClockControl+0xd0>)
 8000f70:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000f74:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8000f76:	e01f      	b.n	8000fb8 <SPI_PeripheralClockControl+0xc0>
		else if(pSPIx==SPI2)
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	4a14      	ldr	r2, [pc, #80]	@ (8000fcc <SPI_PeripheralClockControl+0xd4>)
 8000f7c:	4293      	cmp	r3, r2
 8000f7e:	d106      	bne.n	8000f8e <SPI_PeripheralClockControl+0x96>
			SPI2_PCLK_DI();
 8000f80:	4b11      	ldr	r3, [pc, #68]	@ (8000fc8 <SPI_PeripheralClockControl+0xd0>)
 8000f82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f84:	4a10      	ldr	r2, [pc, #64]	@ (8000fc8 <SPI_PeripheralClockControl+0xd0>)
 8000f86:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000f8a:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000f8c:	e014      	b.n	8000fb8 <SPI_PeripheralClockControl+0xc0>
		else if(pSPIx==SPI3)
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	4a0f      	ldr	r2, [pc, #60]	@ (8000fd0 <SPI_PeripheralClockControl+0xd8>)
 8000f92:	4293      	cmp	r3, r2
 8000f94:	d106      	bne.n	8000fa4 <SPI_PeripheralClockControl+0xac>
			SPI3_PCLK_DI();
 8000f96:	4b0c      	ldr	r3, [pc, #48]	@ (8000fc8 <SPI_PeripheralClockControl+0xd0>)
 8000f98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f9a:	4a0b      	ldr	r2, [pc, #44]	@ (8000fc8 <SPI_PeripheralClockControl+0xd0>)
 8000f9c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000fa0:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000fa2:	e009      	b.n	8000fb8 <SPI_PeripheralClockControl+0xc0>
		else if(pSPIx==SPI4)
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	4a0b      	ldr	r2, [pc, #44]	@ (8000fd4 <SPI_PeripheralClockControl+0xdc>)
 8000fa8:	4293      	cmp	r3, r2
 8000faa:	d105      	bne.n	8000fb8 <SPI_PeripheralClockControl+0xc0>
			SPI4_PCLK_DI();
 8000fac:	4b06      	ldr	r3, [pc, #24]	@ (8000fc8 <SPI_PeripheralClockControl+0xd0>)
 8000fae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fb0:	4a05      	ldr	r2, [pc, #20]	@ (8000fc8 <SPI_PeripheralClockControl+0xd0>)
 8000fb2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8000fb6:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000fb8:	bf00      	nop
 8000fba:	370c      	adds	r7, #12
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bc80      	pop	{r7}
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop
 8000fc4:	40013000 	.word	0x40013000
 8000fc8:	40023800 	.word	0x40023800
 8000fcc:	40003800 	.word	0x40003800
 8000fd0:	40003c00 	.word	0x40003c00
 8000fd4:	40013400 	.word	0x40013400

08000fd8 <SPI_Init>:

/* Initialization and De-Init*/
void SPI_Init(SPI_Handle_t *pSPIHandle){
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b084      	sub	sp, #16
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
	// configure the CR1 register
	// 1. Configure the device Mode :
	// Method is to build the Temp-register and than do an OR with the actual Peripheral register
	uint32_t tempReg = 0;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	60fb      	str	r3, [r7, #12]

	SPI_PeripheralClockControl(pSPIHandle->pSPIx, ENABLE);
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	2101      	movs	r1, #1
 8000fea:	4618      	mov	r0, r3
 8000fec:	f7ff ff84 	bl	8000ef8 <SPI_PeripheralClockControl>

	tempReg|=(pSPIHandle->SPIConfig.SPI_DeviceMode <<2);
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	791b      	ldrb	r3, [r3, #4]
 8000ff4:	009b      	lsls	r3, r3, #2
 8000ff6:	68fa      	ldr	r2, [r7, #12]
 8000ff8:	4313      	orrs	r3, r2
 8000ffa:	60fb      	str	r3, [r7, #12]

	//2.configure the BUS configuration
	if(pSPIHandle->SPIConfig.SPI_BusConfig==SPI_BUS_CONFIG_FD)
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	795b      	ldrb	r3, [r3, #5]
 8001000:	2b01      	cmp	r3, #1
 8001002:	d104      	bne.n	800100e <SPI_Init+0x36>
	{
		tempReg &= ~(1<<SPI_CR1_BIDI_MODE);
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800100a:	60fb      	str	r3, [r7, #12]
 800100c:	e014      	b.n	8001038 <SPI_Init+0x60>

	}
	else if(pSPIHandle->SPIConfig.SPI_BusConfig==SPI_BUS_CONFIG_HD)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	795b      	ldrb	r3, [r3, #5]
 8001012:	2b02      	cmp	r3, #2
 8001014:	d104      	bne.n	8001020 <SPI_Init+0x48>
	{
		tempReg |=(1<<SPI_CR1_BIDI_MODE);
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800101c:	60fb      	str	r3, [r7, #12]
 800101e:	e00b      	b.n	8001038 <SPI_Init+0x60>

	}
	else if(pSPIHandle->SPIConfig.SPI_BusConfig==SPI_BUS_CONFIG_SIMPLEX_RXONLY)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	795b      	ldrb	r3, [r3, #5]
 8001024:	2b03      	cmp	r3, #3
 8001026:	d107      	bne.n	8001038 <SPI_Init+0x60>
	{
		// for both TX and RX mode,the connection is like 2 line only , we only need not connect 1 line
		// clear the BIDI mode first
		tempReg &= ~(1<<SPI_CR1_BIDI_MODE);
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800102e:	60fb      	str	r3, [r7, #12]
		// set the RX only bit
		tempReg |=(1<<SPI_CR1_RX_ONLY);
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001036:	60fb      	str	r3, [r7, #12]
	}

	//3.configure the SCLK speed in BR[2:0]
	tempReg |=(pSPIHandle->SPIConfig.SPI_SclkSpeed << SPI_CR1_BR3_5);
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	799b      	ldrb	r3, [r3, #6]
 800103c:	00db      	lsls	r3, r3, #3
 800103e:	68fa      	ldr	r2, [r7, #12]
 8001040:	4313      	orrs	r3, r2
 8001042:	60fb      	str	r3, [r7, #12]
	//4.configure the DFF bit
	tempReg |= (pSPIHandle->SPIConfig.SPI_DFF<<SPI_CR1_DFF);
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	79db      	ldrb	r3, [r3, #7]
 8001048:	02db      	lsls	r3, r3, #11
 800104a:	68fa      	ldr	r2, [r7, #12]
 800104c:	4313      	orrs	r3, r2
 800104e:	60fb      	str	r3, [r7, #12]
	//5. configure CPOL
	tempReg |= (pSPIHandle->SPIConfig.SPI_CPOL<<SPI_CR1_CPOL);
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	7a1b      	ldrb	r3, [r3, #8]
 8001054:	005b      	lsls	r3, r3, #1
 8001056:	68fa      	ldr	r2, [r7, #12]
 8001058:	4313      	orrs	r3, r2
 800105a:	60fb      	str	r3, [r7, #12]
	//6. configure CPHA
	tempReg |= (pSPIHandle->SPIConfig.SPI_CPHA<<SPI_CR1_CPHA);
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	7a5b      	ldrb	r3, [r3, #9]
 8001060:	461a      	mov	r2, r3
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	4313      	orrs	r3, r2
 8001066:	60fb      	str	r3, [r7, #12]
	//7. configure SSM
	tempReg |= (pSPIHandle->SPIConfig.SPI_SSM<<SPI_CR1_SSM);
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	7a9b      	ldrb	r3, [r3, #10]
 800106c:	025b      	lsls	r3, r3, #9
 800106e:	68fa      	ldr	r2, [r7, #12]
 8001070:	4313      	orrs	r3, r2
 8001072:	60fb      	str	r3, [r7, #12]
	// save the tempReg to actual CR register
	pSPIHandle->pSPIx->SPI_CR1 = tempReg; // fresh value so can use = operator
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	68fa      	ldr	r2, [r7, #12]
 800107a:	601a      	str	r2, [r3, #0]



}
 800107c:	bf00      	nop
 800107e:	3710      	adds	r7, #16
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}

08001084 <SPI_SendDataWithIT>:
		}

	}

}
uint8_t SPI_SendDataWithIT(SPI_Handle_t *pSPIHandle,uint8_t *pTxBuffer,uint32_t len){
 8001084:	b480      	push	{r7}
 8001086:	b087      	sub	sp, #28
 8001088:	af00      	add	r7, sp, #0
 800108a:	60f8      	str	r0, [r7, #12]
 800108c:	60b9      	str	r1, [r7, #8]
 800108e:	607a      	str	r2, [r7, #4]
   // we wont be doing data transmission here 
   // only storing buffer address and len info in global varaibles , that is handle structure
   // we will be enabling the TXEIE control bit to get interrupt when TXE flag is set in SR register
   // do all of this when SPI is not busy in TX transmission

	uint8_t state = pSPIHandle->TxState;
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	7f1b      	ldrb	r3, [r3, #28]
 8001094:	75fb      	strb	r3, [r7, #23]

	if(pSPIHandle->TxState != SPI_BUSY_IN_TX)
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	7f1b      	ldrb	r3, [r3, #28]
 800109a:	2b02      	cmp	r3, #2
 800109c:	d010      	beq.n	80010c0 <SPI_SendDataWithIT+0x3c>
    {
		pSPIHandle->pTxBuffer = pTxBuffer;
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	68ba      	ldr	r2, [r7, #8]
 80010a2:	615a      	str	r2, [r3, #20]
		pSPIHandle->TxLen = len;
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	687a      	ldr	r2, [r7, #4]
 80010a8:	60da      	str	r2, [r3, #12]
		pSPIHandle->TxState = SPI_BUSY_IN_TX;
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	2202      	movs	r2, #2
 80010ae:	771a      	strb	r2, [r3, #28]
		//enable the TXEIE control bit ,this generates the interrupt whenever the TXE flag is set 
		pSPIHandle->pSPIx->SPI_CR2 |= (1 << SPI_CR2_TXEIE);
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	685a      	ldr	r2, [r3, #4]
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80010be:	605a      	str	r2, [r3, #4]
   }
  
   return state;
 80010c0:	7dfb      	ldrb	r3, [r7, #23]

   

}
 80010c2:	4618      	mov	r0, r3
 80010c4:	371c      	adds	r7, #28
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bc80      	pop	{r7}
 80010ca:	4770      	bx	lr

080010cc <SPI_ReceiveDataWithIT>:
		}


	}
}
uint8_t SPI_ReceiveDataWithIT(SPI_Handle_t *pSPIHandle,uint8_t *pRxBuffer,uint32_t len)	{
 80010cc:	b480      	push	{r7}
 80010ce:	b087      	sub	sp, #28
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	60f8      	str	r0, [r7, #12]
 80010d4:	60b9      	str	r1, [r7, #8]
 80010d6:	607a      	str	r2, [r7, #4]
	   // we wont be doing data transmission here
	   // only storing buffer address and len info in global varaibles , that is handle structure
	   // we will be enabling the TXEIE control bit to get interrupt when TXE flag is set in SR register
	   // do all of this when SPI is not busy in TX transmission

		uint8_t state = pSPIHandle->RxState;
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	7f5b      	ldrb	r3, [r3, #29]
 80010dc:	75fb      	strb	r3, [r7, #23]

		if(pSPIHandle->RxState != SPI_BUSY_IN_RX)
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	7f5b      	ldrb	r3, [r3, #29]
 80010e2:	2b01      	cmp	r3, #1
 80010e4:	d010      	beq.n	8001108 <SPI_ReceiveDataWithIT+0x3c>
	    {
			pSPIHandle->pRxBuffer = pRxBuffer;
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	68ba      	ldr	r2, [r7, #8]
 80010ea:	619a      	str	r2, [r3, #24]
			pSPIHandle->RxLen = len;
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	687a      	ldr	r2, [r7, #4]
 80010f0:	611a      	str	r2, [r3, #16]
			pSPIHandle->RxState = SPI_BUSY_IN_RX;
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	2201      	movs	r2, #1
 80010f6:	775a      	strb	r2, [r3, #29]
			//enable the RXNEIE control bit to get the interrupt when RX buffer is full
			pSPIHandle->pSPIx->SPI_CR2 |= (1 << SPI_CR2_RXNEIE);
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	685a      	ldr	r2, [r3, #4]
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001106:	605a      	str	r2, [r3, #4]
	   }

	   return state;
 8001108:	7dfb      	ldrb	r3, [r7, #23]

}
 800110a:	4618      	mov	r0, r3
 800110c:	371c      	adds	r7, #28
 800110e:	46bd      	mov	sp, r7
 8001110:	bc80      	pop	{r7}
 8001112:	4770      	bx	lr

08001114 <SPI_PeripheralControl>:

void SPI_PeripheralControl(SPI_RegDef_t *pSPIX,uint8_t EnorDi){
 8001114:	b480      	push	{r7}
 8001116:	b083      	sub	sp, #12
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
 800111c:	460b      	mov	r3, r1
 800111e:	70fb      	strb	r3, [r7, #3]

	if(EnorDi ==ENABLE)
 8001120:	78fb      	ldrb	r3, [r7, #3]
 8001122:	2b01      	cmp	r3, #1
 8001124:	d106      	bne.n	8001134 <SPI_PeripheralControl+0x20>
	{
		pSPIX->SPI_CR1 |=(1 << SPI_CR1_SPE);
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	601a      	str	r2, [r3, #0]
	else
	{
		pSPIX->SPI_CR1 &= ~(1 << SPI_CR1_SPE);
	}

}
 8001132:	e005      	b.n	8001140 <SPI_PeripheralControl+0x2c>
		pSPIX->SPI_CR1 &= ~(1 << SPI_CR1_SPE);
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	601a      	str	r2, [r3, #0]
}
 8001140:	bf00      	nop
 8001142:	370c      	adds	r7, #12
 8001144:	46bd      	mov	sp, r7
 8001146:	bc80      	pop	{r7}
 8001148:	4770      	bx	lr

0800114a <SPI_SSOE_Config>:
	{
		pSPIX->SPI_CR1 &= ~(1 << SPI_CR1_SSI);
	}
}
void SPI_SSOE_Config(SPI_RegDef_t *pSPIx,uint8_t EnorDi)
{
 800114a:	b480      	push	{r7}
 800114c:	b083      	sub	sp, #12
 800114e:	af00      	add	r7, sp, #0
 8001150:	6078      	str	r0, [r7, #4]
 8001152:	460b      	mov	r3, r1
 8001154:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8001156:	78fb      	ldrb	r3, [r7, #3]
 8001158:	2b01      	cmp	r3, #1
 800115a:	d106      	bne.n	800116a <SPI_SSOE_Config+0x20>
	{
		pSPIx->SPI_CR2|=(1 << SPI_CR2_SSOE);
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	685b      	ldr	r3, [r3, #4]
 8001160:	f043 0204 	orr.w	r2, r3, #4
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	605a      	str	r2, [r3, #4]
	}
	else
	{
		pSPIx->SPI_CR2|=~(1 << SPI_CR2_SSOE);
	}
}
 8001168:	e005      	b.n	8001176 <SPI_SSOE_Config+0x2c>
		pSPIx->SPI_CR2|=~(1 << SPI_CR2_SSOE);
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	685b      	ldr	r3, [r3, #4]
 800116e:	f063 0204 	orn	r2, r3, #4
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	605a      	str	r2, [r3, #4]
}
 8001176:	bf00      	nop
 8001178:	370c      	adds	r7, #12
 800117a:	46bd      	mov	sp, r7
 800117c:	bc80      	pop	{r7}
 800117e:	4770      	bx	lr

08001180 <SPI_IRQInterruptConfig>:




/* Interrupt configuration and ISR handling */
void SPI_IRQInterruptConfig(uint8_t IRQNumber,uint8_t EnorDi){
 8001180:	b480      	push	{r7}
 8001182:	b083      	sub	sp, #12
 8001184:	af00      	add	r7, sp, #0
 8001186:	4603      	mov	r3, r0
 8001188:	460a      	mov	r2, r1
 800118a:	71fb      	strb	r3, [r7, #7]
 800118c:	4613      	mov	r3, r2
 800118e:	71bb      	strb	r3, [r7, #6]
		// Note only around 96 IRQ are implemented
		// we can use just first three ISER and ICER registers
	    // writing zero in this register bit  has no effect
		if(EnorDi == ENABLE)
 8001190:	79bb      	ldrb	r3, [r7, #6]
 8001192:	2b01      	cmp	r3, #1
 8001194:	d133      	bne.n	80011fe <SPI_IRQInterruptConfig+0x7e>
		{
			if(IRQNumber <=31)
 8001196:	79fb      	ldrb	r3, [r7, #7]
 8001198:	2b1f      	cmp	r3, #31
 800119a:	d80a      	bhi.n	80011b2 <SPI_IRQInterruptConfig+0x32>
			{
	           *NVIC_ISER0 |=(1 << IRQNumber);
 800119c:	4b34      	ldr	r3, [pc, #208]	@ (8001270 <SPI_IRQInterruptConfig+0xf0>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	79fa      	ldrb	r2, [r7, #7]
 80011a2:	2101      	movs	r1, #1
 80011a4:	fa01 f202 	lsl.w	r2, r1, r2
 80011a8:	4611      	mov	r1, r2
 80011aa:	4a31      	ldr	r2, [pc, #196]	@ (8001270 <SPI_IRQInterruptConfig+0xf0>)
 80011ac:	430b      	orrs	r3, r1
 80011ae:	6013      	str	r3, [r2, #0]
				*NVIC_ICER2 |=(1 << (IRQNumber % 32));

			}
		}

}
 80011b0:	e059      	b.n	8001266 <SPI_IRQInterruptConfig+0xe6>
			else if(IRQNumber >=32 && IRQNumber <64)
 80011b2:	79fb      	ldrb	r3, [r7, #7]
 80011b4:	2b1f      	cmp	r3, #31
 80011b6:	d90f      	bls.n	80011d8 <SPI_IRQInterruptConfig+0x58>
 80011b8:	79fb      	ldrb	r3, [r7, #7]
 80011ba:	2b3f      	cmp	r3, #63	@ 0x3f
 80011bc:	d80c      	bhi.n	80011d8 <SPI_IRQInterruptConfig+0x58>
				*NVIC_ISER1 |=(1 << (IRQNumber % 32));
 80011be:	4b2d      	ldr	r3, [pc, #180]	@ (8001274 <SPI_IRQInterruptConfig+0xf4>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	79fa      	ldrb	r2, [r7, #7]
 80011c4:	f002 021f 	and.w	r2, r2, #31
 80011c8:	2101      	movs	r1, #1
 80011ca:	fa01 f202 	lsl.w	r2, r1, r2
 80011ce:	4611      	mov	r1, r2
 80011d0:	4a28      	ldr	r2, [pc, #160]	@ (8001274 <SPI_IRQInterruptConfig+0xf4>)
 80011d2:	430b      	orrs	r3, r1
 80011d4:	6013      	str	r3, [r2, #0]
 80011d6:	e046      	b.n	8001266 <SPI_IRQInterruptConfig+0xe6>
			else if(IRQNumber >=64 && IRQNumber <96)
 80011d8:	79fb      	ldrb	r3, [r7, #7]
 80011da:	2b3f      	cmp	r3, #63	@ 0x3f
 80011dc:	d943      	bls.n	8001266 <SPI_IRQInterruptConfig+0xe6>
 80011de:	79fb      	ldrb	r3, [r7, #7]
 80011e0:	2b5f      	cmp	r3, #95	@ 0x5f
 80011e2:	d840      	bhi.n	8001266 <SPI_IRQInterruptConfig+0xe6>
				*NVIC_ISER2 |=(1 << (IRQNumber % 32));
 80011e4:	4b24      	ldr	r3, [pc, #144]	@ (8001278 <SPI_IRQInterruptConfig+0xf8>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	79fa      	ldrb	r2, [r7, #7]
 80011ea:	f002 021f 	and.w	r2, r2, #31
 80011ee:	2101      	movs	r1, #1
 80011f0:	fa01 f202 	lsl.w	r2, r1, r2
 80011f4:	4611      	mov	r1, r2
 80011f6:	4a20      	ldr	r2, [pc, #128]	@ (8001278 <SPI_IRQInterruptConfig+0xf8>)
 80011f8:	430b      	orrs	r3, r1
 80011fa:	6013      	str	r3, [r2, #0]
}
 80011fc:	e033      	b.n	8001266 <SPI_IRQInterruptConfig+0xe6>
			if(IRQNumber <=31)
 80011fe:	79fb      	ldrb	r3, [r7, #7]
 8001200:	2b1f      	cmp	r3, #31
 8001202:	d80a      	bhi.n	800121a <SPI_IRQInterruptConfig+0x9a>
				*NVIC_ICER0 |=(1 << IRQNumber);
 8001204:	4b1d      	ldr	r3, [pc, #116]	@ (800127c <SPI_IRQInterruptConfig+0xfc>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	79fa      	ldrb	r2, [r7, #7]
 800120a:	2101      	movs	r1, #1
 800120c:	fa01 f202 	lsl.w	r2, r1, r2
 8001210:	4611      	mov	r1, r2
 8001212:	4a1a      	ldr	r2, [pc, #104]	@ (800127c <SPI_IRQInterruptConfig+0xfc>)
 8001214:	430b      	orrs	r3, r1
 8001216:	6013      	str	r3, [r2, #0]
}
 8001218:	e025      	b.n	8001266 <SPI_IRQInterruptConfig+0xe6>
			else if(IRQNumber >=32 && IRQNumber <64)
 800121a:	79fb      	ldrb	r3, [r7, #7]
 800121c:	2b1f      	cmp	r3, #31
 800121e:	d90f      	bls.n	8001240 <SPI_IRQInterruptConfig+0xc0>
 8001220:	79fb      	ldrb	r3, [r7, #7]
 8001222:	2b3f      	cmp	r3, #63	@ 0x3f
 8001224:	d80c      	bhi.n	8001240 <SPI_IRQInterruptConfig+0xc0>
				*NVIC_ICER1 |=(1 << (IRQNumber % 32));
 8001226:	4b16      	ldr	r3, [pc, #88]	@ (8001280 <SPI_IRQInterruptConfig+0x100>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	79fa      	ldrb	r2, [r7, #7]
 800122c:	f002 021f 	and.w	r2, r2, #31
 8001230:	2101      	movs	r1, #1
 8001232:	fa01 f202 	lsl.w	r2, r1, r2
 8001236:	4611      	mov	r1, r2
 8001238:	4a11      	ldr	r2, [pc, #68]	@ (8001280 <SPI_IRQInterruptConfig+0x100>)
 800123a:	430b      	orrs	r3, r1
 800123c:	6013      	str	r3, [r2, #0]
 800123e:	e012      	b.n	8001266 <SPI_IRQInterruptConfig+0xe6>
			else if(IRQNumber >=64 && IRQNumber <96)
 8001240:	79fb      	ldrb	r3, [r7, #7]
 8001242:	2b3f      	cmp	r3, #63	@ 0x3f
 8001244:	d90f      	bls.n	8001266 <SPI_IRQInterruptConfig+0xe6>
 8001246:	79fb      	ldrb	r3, [r7, #7]
 8001248:	2b5f      	cmp	r3, #95	@ 0x5f
 800124a:	d80c      	bhi.n	8001266 <SPI_IRQInterruptConfig+0xe6>
				*NVIC_ICER2 |=(1 << (IRQNumber % 32));
 800124c:	4b0d      	ldr	r3, [pc, #52]	@ (8001284 <SPI_IRQInterruptConfig+0x104>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	79fa      	ldrb	r2, [r7, #7]
 8001252:	f002 021f 	and.w	r2, r2, #31
 8001256:	2101      	movs	r1, #1
 8001258:	fa01 f202 	lsl.w	r2, r1, r2
 800125c:	4611      	mov	r1, r2
 800125e:	4a09      	ldr	r2, [pc, #36]	@ (8001284 <SPI_IRQInterruptConfig+0x104>)
 8001260:	430b      	orrs	r3, r1
 8001262:	6013      	str	r3, [r2, #0]
}
 8001264:	e7ff      	b.n	8001266 <SPI_IRQInterruptConfig+0xe6>
 8001266:	bf00      	nop
 8001268:	370c      	adds	r7, #12
 800126a:	46bd      	mov	sp, r7
 800126c:	bc80      	pop	{r7}
 800126e:	4770      	bx	lr
 8001270:	e000e100 	.word	0xe000e100
 8001274:	e000e104 	.word	0xe000e104
 8001278:	e000e108 	.word	0xe000e108
 800127c:	e000e180 	.word	0xe000e180
 8001280:	e000e184 	.word	0xe000e184
 8001284:	e000e188 	.word	0xe000e188

08001288 <SPI_IRQHandling>:
	uint8_t shift_amount = (8 *iprx_section) + (8 - NO_OF_BITS_IMPLEMENTED_IPR);

	*(NVIC_PRI_BASE_ADDR + iprx) |= (IRQPriority  << shift_amount);

}
void SPI_IRQHandling(SPI_Handle_t *pSPIHandle){
 8001288:	b580      	push	{r7, lr}
 800128a:	b084      	sub	sp, #16
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]

	//check first why the interrupt was called
	// 1. TXEIE or 2. RXNEIE or 3. some error (CRC or OVR)

	uint8_t temp1,temp2;
	temp1 = pSPIHandle->pSPIx->SPI_SR & ( 1 << SPI_SR_TXE);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	689b      	ldr	r3, [r3, #8]
 8001296:	b2db      	uxtb	r3, r3
 8001298:	f003 0302 	and.w	r3, r3, #2
 800129c:	73fb      	strb	r3, [r7, #15]
	temp2 = pSPIHandle->pSPIx->SPI_CR2 & ( 1 << SPI_CR2_TXEIE);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	685b      	ldr	r3, [r3, #4]
 80012a4:	b2db      	uxtb	r3, r3
 80012a6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80012aa:	73bb      	strb	r3, [r7, #14]

	if(temp1 && temp2)
 80012ac:	7bfb      	ldrb	r3, [r7, #15]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d005      	beq.n	80012be <SPI_IRQHandling+0x36>
 80012b2:	7bbb      	ldrb	r3, [r7, #14]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d002      	beq.n	80012be <SPI_IRQHandling+0x36>
	{
		// interrupt because of TXEIE bit
		spi_txeie_interrupt_handler(pSPIHandle);
 80012b8:	6878      	ldr	r0, [r7, #4]
 80012ba:	f7ff fd4e 	bl	8000d5a <spi_txeie_interrupt_handler>

	}


	temp1 = pSPIHandle->pSPIx->SPI_SR & ( 1 << SPI_SR_RXNE);
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	689b      	ldr	r3, [r3, #8]
 80012c4:	b2db      	uxtb	r3, r3
 80012c6:	f003 0301 	and.w	r3, r3, #1
 80012ca:	73fb      	strb	r3, [r7, #15]
	temp2 = pSPIHandle->pSPIx->SPI_CR2 & ( 1 << SPI_CR2_RXNEIE);
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	685b      	ldr	r3, [r3, #4]
 80012d2:	b2db      	uxtb	r3, r3
 80012d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80012d8:	73bb      	strb	r3, [r7, #14]
	if(temp1 && temp2)
 80012da:	7bfb      	ldrb	r3, [r7, #15]
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d005      	beq.n	80012ec <SPI_IRQHandling+0x64>
 80012e0:	7bbb      	ldrb	r3, [r7, #14]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d002      	beq.n	80012ec <SPI_IRQHandling+0x64>
	{

		spi_rxneie_interrupt_handler(pSPIHandle);
 80012e6:	6878      	ldr	r0, [r7, #4]
 80012e8:	f7ff fd77 	bl	8000dda <spi_rxneie_interrupt_handler>

	}
	temp1 = pSPIHandle->pSPIx->SPI_SR & ( 1 << SPI_SR_OVR);
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	689b      	ldr	r3, [r3, #8]
 80012f2:	b2db      	uxtb	r3, r3
 80012f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80012f8:	73fb      	strb	r3, [r7, #15]
	temp2 = pSPIHandle->pSPIx->SPI_CR2 & ( 1 << SPI_CR2_ERRIE);
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	b2db      	uxtb	r3, r3
 8001302:	f003 0320 	and.w	r3, r3, #32
 8001306:	73bb      	strb	r3, [r7, #14]
	if(temp1 && temp2)
 8001308:	7bfb      	ldrb	r3, [r7, #15]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d005      	beq.n	800131a <SPI_IRQHandling+0x92>
 800130e:	7bbb      	ldrb	r3, [r7, #14]
 8001310:	2b00      	cmp	r3, #0
 8001312:	d002      	beq.n	800131a <SPI_IRQHandling+0x92>
	{

		spi_ovr_errie_interrupt_handler(pSPIHandle);
 8001314:	6878      	ldr	r0, [r7, #4]
 8001316:	f7ff fda2 	bl	8000e5e <spi_ovr_errie_interrupt_handler>

	}

}
 800131a:	bf00      	nop
 800131c:	3710      	adds	r7, #16
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
	...

08001324 <std>:
 8001324:	2300      	movs	r3, #0
 8001326:	b510      	push	{r4, lr}
 8001328:	4604      	mov	r4, r0
 800132a:	e9c0 3300 	strd	r3, r3, [r0]
 800132e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8001332:	6083      	str	r3, [r0, #8]
 8001334:	8181      	strh	r1, [r0, #12]
 8001336:	6643      	str	r3, [r0, #100]	@ 0x64
 8001338:	81c2      	strh	r2, [r0, #14]
 800133a:	6183      	str	r3, [r0, #24]
 800133c:	4619      	mov	r1, r3
 800133e:	2208      	movs	r2, #8
 8001340:	305c      	adds	r0, #92	@ 0x5c
 8001342:	f000 f8c3 	bl	80014cc <memset>
 8001346:	4b0d      	ldr	r3, [pc, #52]	@ (800137c <std+0x58>)
 8001348:	6263      	str	r3, [r4, #36]	@ 0x24
 800134a:	4b0d      	ldr	r3, [pc, #52]	@ (8001380 <std+0x5c>)
 800134c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800134e:	4b0d      	ldr	r3, [pc, #52]	@ (8001384 <std+0x60>)
 8001350:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8001352:	4b0d      	ldr	r3, [pc, #52]	@ (8001388 <std+0x64>)
 8001354:	6323      	str	r3, [r4, #48]	@ 0x30
 8001356:	4b0d      	ldr	r3, [pc, #52]	@ (800138c <std+0x68>)
 8001358:	6224      	str	r4, [r4, #32]
 800135a:	429c      	cmp	r4, r3
 800135c:	d006      	beq.n	800136c <std+0x48>
 800135e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8001362:	4294      	cmp	r4, r2
 8001364:	d002      	beq.n	800136c <std+0x48>
 8001366:	33d0      	adds	r3, #208	@ 0xd0
 8001368:	429c      	cmp	r4, r3
 800136a:	d105      	bne.n	8001378 <std+0x54>
 800136c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8001370:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001374:	f000 b8dc 	b.w	8001530 <__retarget_lock_init_recursive>
 8001378:	bd10      	pop	{r4, pc}
 800137a:	bf00      	nop
 800137c:	08001d79 	.word	0x08001d79
 8001380:	08001d9b 	.word	0x08001d9b
 8001384:	08001dd3 	.word	0x08001dd3
 8001388:	08001df7 	.word	0x08001df7
 800138c:	200002a0 	.word	0x200002a0

08001390 <stdio_exit_handler>:
 8001390:	4a02      	ldr	r2, [pc, #8]	@ (800139c <stdio_exit_handler+0xc>)
 8001392:	4903      	ldr	r1, [pc, #12]	@ (80013a0 <stdio_exit_handler+0x10>)
 8001394:	4803      	ldr	r0, [pc, #12]	@ (80013a4 <stdio_exit_handler+0x14>)
 8001396:	f000 b869 	b.w	800146c <_fwalk_sglue>
 800139a:	bf00      	nop
 800139c:	20000000 	.word	0x20000000
 80013a0:	08001d11 	.word	0x08001d11
 80013a4:	20000010 	.word	0x20000010

080013a8 <cleanup_stdio>:
 80013a8:	6841      	ldr	r1, [r0, #4]
 80013aa:	4b0c      	ldr	r3, [pc, #48]	@ (80013dc <cleanup_stdio+0x34>)
 80013ac:	4299      	cmp	r1, r3
 80013ae:	b510      	push	{r4, lr}
 80013b0:	4604      	mov	r4, r0
 80013b2:	d001      	beq.n	80013b8 <cleanup_stdio+0x10>
 80013b4:	f000 fcac 	bl	8001d10 <_fflush_r>
 80013b8:	68a1      	ldr	r1, [r4, #8]
 80013ba:	4b09      	ldr	r3, [pc, #36]	@ (80013e0 <cleanup_stdio+0x38>)
 80013bc:	4299      	cmp	r1, r3
 80013be:	d002      	beq.n	80013c6 <cleanup_stdio+0x1e>
 80013c0:	4620      	mov	r0, r4
 80013c2:	f000 fca5 	bl	8001d10 <_fflush_r>
 80013c6:	68e1      	ldr	r1, [r4, #12]
 80013c8:	4b06      	ldr	r3, [pc, #24]	@ (80013e4 <cleanup_stdio+0x3c>)
 80013ca:	4299      	cmp	r1, r3
 80013cc:	d004      	beq.n	80013d8 <cleanup_stdio+0x30>
 80013ce:	4620      	mov	r0, r4
 80013d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80013d4:	f000 bc9c 	b.w	8001d10 <_fflush_r>
 80013d8:	bd10      	pop	{r4, pc}
 80013da:	bf00      	nop
 80013dc:	200002a0 	.word	0x200002a0
 80013e0:	20000308 	.word	0x20000308
 80013e4:	20000370 	.word	0x20000370

080013e8 <global_stdio_init.part.0>:
 80013e8:	b510      	push	{r4, lr}
 80013ea:	4b0b      	ldr	r3, [pc, #44]	@ (8001418 <global_stdio_init.part.0+0x30>)
 80013ec:	4c0b      	ldr	r4, [pc, #44]	@ (800141c <global_stdio_init.part.0+0x34>)
 80013ee:	4a0c      	ldr	r2, [pc, #48]	@ (8001420 <global_stdio_init.part.0+0x38>)
 80013f0:	601a      	str	r2, [r3, #0]
 80013f2:	4620      	mov	r0, r4
 80013f4:	2200      	movs	r2, #0
 80013f6:	2104      	movs	r1, #4
 80013f8:	f7ff ff94 	bl	8001324 <std>
 80013fc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8001400:	2201      	movs	r2, #1
 8001402:	2109      	movs	r1, #9
 8001404:	f7ff ff8e 	bl	8001324 <std>
 8001408:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800140c:	2202      	movs	r2, #2
 800140e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001412:	2112      	movs	r1, #18
 8001414:	f7ff bf86 	b.w	8001324 <std>
 8001418:	200003d8 	.word	0x200003d8
 800141c:	200002a0 	.word	0x200002a0
 8001420:	08001391 	.word	0x08001391

08001424 <__sfp_lock_acquire>:
 8001424:	4801      	ldr	r0, [pc, #4]	@ (800142c <__sfp_lock_acquire+0x8>)
 8001426:	f000 b884 	b.w	8001532 <__retarget_lock_acquire_recursive>
 800142a:	bf00      	nop
 800142c:	200003dd 	.word	0x200003dd

08001430 <__sfp_lock_release>:
 8001430:	4801      	ldr	r0, [pc, #4]	@ (8001438 <__sfp_lock_release+0x8>)
 8001432:	f000 b87f 	b.w	8001534 <__retarget_lock_release_recursive>
 8001436:	bf00      	nop
 8001438:	200003dd 	.word	0x200003dd

0800143c <__sinit>:
 800143c:	b510      	push	{r4, lr}
 800143e:	4604      	mov	r4, r0
 8001440:	f7ff fff0 	bl	8001424 <__sfp_lock_acquire>
 8001444:	6a23      	ldr	r3, [r4, #32]
 8001446:	b11b      	cbz	r3, 8001450 <__sinit+0x14>
 8001448:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800144c:	f7ff bff0 	b.w	8001430 <__sfp_lock_release>
 8001450:	4b04      	ldr	r3, [pc, #16]	@ (8001464 <__sinit+0x28>)
 8001452:	6223      	str	r3, [r4, #32]
 8001454:	4b04      	ldr	r3, [pc, #16]	@ (8001468 <__sinit+0x2c>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	2b00      	cmp	r3, #0
 800145a:	d1f5      	bne.n	8001448 <__sinit+0xc>
 800145c:	f7ff ffc4 	bl	80013e8 <global_stdio_init.part.0>
 8001460:	e7f2      	b.n	8001448 <__sinit+0xc>
 8001462:	bf00      	nop
 8001464:	080013a9 	.word	0x080013a9
 8001468:	200003d8 	.word	0x200003d8

0800146c <_fwalk_sglue>:
 800146c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001470:	4607      	mov	r7, r0
 8001472:	4688      	mov	r8, r1
 8001474:	4614      	mov	r4, r2
 8001476:	2600      	movs	r6, #0
 8001478:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800147c:	f1b9 0901 	subs.w	r9, r9, #1
 8001480:	d505      	bpl.n	800148e <_fwalk_sglue+0x22>
 8001482:	6824      	ldr	r4, [r4, #0]
 8001484:	2c00      	cmp	r4, #0
 8001486:	d1f7      	bne.n	8001478 <_fwalk_sglue+0xc>
 8001488:	4630      	mov	r0, r6
 800148a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800148e:	89ab      	ldrh	r3, [r5, #12]
 8001490:	2b01      	cmp	r3, #1
 8001492:	d907      	bls.n	80014a4 <_fwalk_sglue+0x38>
 8001494:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001498:	3301      	adds	r3, #1
 800149a:	d003      	beq.n	80014a4 <_fwalk_sglue+0x38>
 800149c:	4629      	mov	r1, r5
 800149e:	4638      	mov	r0, r7
 80014a0:	47c0      	blx	r8
 80014a2:	4306      	orrs	r6, r0
 80014a4:	3568      	adds	r5, #104	@ 0x68
 80014a6:	e7e9      	b.n	800147c <_fwalk_sglue+0x10>

080014a8 <iprintf>:
 80014a8:	b40f      	push	{r0, r1, r2, r3}
 80014aa:	b507      	push	{r0, r1, r2, lr}
 80014ac:	4906      	ldr	r1, [pc, #24]	@ (80014c8 <iprintf+0x20>)
 80014ae:	ab04      	add	r3, sp, #16
 80014b0:	6808      	ldr	r0, [r1, #0]
 80014b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80014b6:	6881      	ldr	r1, [r0, #8]
 80014b8:	9301      	str	r3, [sp, #4]
 80014ba:	f000 f863 	bl	8001584 <_vfiprintf_r>
 80014be:	b003      	add	sp, #12
 80014c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80014c4:	b004      	add	sp, #16
 80014c6:	4770      	bx	lr
 80014c8:	2000000c 	.word	0x2000000c

080014cc <memset>:
 80014cc:	4402      	add	r2, r0
 80014ce:	4603      	mov	r3, r0
 80014d0:	4293      	cmp	r3, r2
 80014d2:	d100      	bne.n	80014d6 <memset+0xa>
 80014d4:	4770      	bx	lr
 80014d6:	f803 1b01 	strb.w	r1, [r3], #1
 80014da:	e7f9      	b.n	80014d0 <memset+0x4>

080014dc <__errno>:
 80014dc:	4b01      	ldr	r3, [pc, #4]	@ (80014e4 <__errno+0x8>)
 80014de:	6818      	ldr	r0, [r3, #0]
 80014e0:	4770      	bx	lr
 80014e2:	bf00      	nop
 80014e4:	2000000c 	.word	0x2000000c

080014e8 <__libc_init_array>:
 80014e8:	b570      	push	{r4, r5, r6, lr}
 80014ea:	4d0d      	ldr	r5, [pc, #52]	@ (8001520 <__libc_init_array+0x38>)
 80014ec:	4c0d      	ldr	r4, [pc, #52]	@ (8001524 <__libc_init_array+0x3c>)
 80014ee:	1b64      	subs	r4, r4, r5
 80014f0:	10a4      	asrs	r4, r4, #2
 80014f2:	2600      	movs	r6, #0
 80014f4:	42a6      	cmp	r6, r4
 80014f6:	d109      	bne.n	800150c <__libc_init_array+0x24>
 80014f8:	4d0b      	ldr	r5, [pc, #44]	@ (8001528 <__libc_init_array+0x40>)
 80014fa:	4c0c      	ldr	r4, [pc, #48]	@ (800152c <__libc_init_array+0x44>)
 80014fc:	f000 fe38 	bl	8002170 <_init>
 8001500:	1b64      	subs	r4, r4, r5
 8001502:	10a4      	asrs	r4, r4, #2
 8001504:	2600      	movs	r6, #0
 8001506:	42a6      	cmp	r6, r4
 8001508:	d105      	bne.n	8001516 <__libc_init_array+0x2e>
 800150a:	bd70      	pop	{r4, r5, r6, pc}
 800150c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001510:	4798      	blx	r3
 8001512:	3601      	adds	r6, #1
 8001514:	e7ee      	b.n	80014f4 <__libc_init_array+0xc>
 8001516:	f855 3b04 	ldr.w	r3, [r5], #4
 800151a:	4798      	blx	r3
 800151c:	3601      	adds	r6, #1
 800151e:	e7f2      	b.n	8001506 <__libc_init_array+0x1e>
 8001520:	080021d4 	.word	0x080021d4
 8001524:	080021d4 	.word	0x080021d4
 8001528:	080021d4 	.word	0x080021d4
 800152c:	080021d8 	.word	0x080021d8

08001530 <__retarget_lock_init_recursive>:
 8001530:	4770      	bx	lr

08001532 <__retarget_lock_acquire_recursive>:
 8001532:	4770      	bx	lr

08001534 <__retarget_lock_release_recursive>:
 8001534:	4770      	bx	lr

08001536 <__sfputc_r>:
 8001536:	6893      	ldr	r3, [r2, #8]
 8001538:	3b01      	subs	r3, #1
 800153a:	2b00      	cmp	r3, #0
 800153c:	b410      	push	{r4}
 800153e:	6093      	str	r3, [r2, #8]
 8001540:	da07      	bge.n	8001552 <__sfputc_r+0x1c>
 8001542:	6994      	ldr	r4, [r2, #24]
 8001544:	42a3      	cmp	r3, r4
 8001546:	db01      	blt.n	800154c <__sfputc_r+0x16>
 8001548:	290a      	cmp	r1, #10
 800154a:	d102      	bne.n	8001552 <__sfputc_r+0x1c>
 800154c:	bc10      	pop	{r4}
 800154e:	f000 bc56 	b.w	8001dfe <__swbuf_r>
 8001552:	6813      	ldr	r3, [r2, #0]
 8001554:	1c58      	adds	r0, r3, #1
 8001556:	6010      	str	r0, [r2, #0]
 8001558:	7019      	strb	r1, [r3, #0]
 800155a:	4608      	mov	r0, r1
 800155c:	bc10      	pop	{r4}
 800155e:	4770      	bx	lr

08001560 <__sfputs_r>:
 8001560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001562:	4606      	mov	r6, r0
 8001564:	460f      	mov	r7, r1
 8001566:	4614      	mov	r4, r2
 8001568:	18d5      	adds	r5, r2, r3
 800156a:	42ac      	cmp	r4, r5
 800156c:	d101      	bne.n	8001572 <__sfputs_r+0x12>
 800156e:	2000      	movs	r0, #0
 8001570:	e007      	b.n	8001582 <__sfputs_r+0x22>
 8001572:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001576:	463a      	mov	r2, r7
 8001578:	4630      	mov	r0, r6
 800157a:	f7ff ffdc 	bl	8001536 <__sfputc_r>
 800157e:	1c43      	adds	r3, r0, #1
 8001580:	d1f3      	bne.n	800156a <__sfputs_r+0xa>
 8001582:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001584 <_vfiprintf_r>:
 8001584:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001588:	460d      	mov	r5, r1
 800158a:	b09d      	sub	sp, #116	@ 0x74
 800158c:	4614      	mov	r4, r2
 800158e:	4698      	mov	r8, r3
 8001590:	4606      	mov	r6, r0
 8001592:	b118      	cbz	r0, 800159c <_vfiprintf_r+0x18>
 8001594:	6a03      	ldr	r3, [r0, #32]
 8001596:	b90b      	cbnz	r3, 800159c <_vfiprintf_r+0x18>
 8001598:	f7ff ff50 	bl	800143c <__sinit>
 800159c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800159e:	07d9      	lsls	r1, r3, #31
 80015a0:	d405      	bmi.n	80015ae <_vfiprintf_r+0x2a>
 80015a2:	89ab      	ldrh	r3, [r5, #12]
 80015a4:	059a      	lsls	r2, r3, #22
 80015a6:	d402      	bmi.n	80015ae <_vfiprintf_r+0x2a>
 80015a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80015aa:	f7ff ffc2 	bl	8001532 <__retarget_lock_acquire_recursive>
 80015ae:	89ab      	ldrh	r3, [r5, #12]
 80015b0:	071b      	lsls	r3, r3, #28
 80015b2:	d501      	bpl.n	80015b8 <_vfiprintf_r+0x34>
 80015b4:	692b      	ldr	r3, [r5, #16]
 80015b6:	b99b      	cbnz	r3, 80015e0 <_vfiprintf_r+0x5c>
 80015b8:	4629      	mov	r1, r5
 80015ba:	4630      	mov	r0, r6
 80015bc:	f000 fc5e 	bl	8001e7c <__swsetup_r>
 80015c0:	b170      	cbz	r0, 80015e0 <_vfiprintf_r+0x5c>
 80015c2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80015c4:	07dc      	lsls	r4, r3, #31
 80015c6:	d504      	bpl.n	80015d2 <_vfiprintf_r+0x4e>
 80015c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80015cc:	b01d      	add	sp, #116	@ 0x74
 80015ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80015d2:	89ab      	ldrh	r3, [r5, #12]
 80015d4:	0598      	lsls	r0, r3, #22
 80015d6:	d4f7      	bmi.n	80015c8 <_vfiprintf_r+0x44>
 80015d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80015da:	f7ff ffab 	bl	8001534 <__retarget_lock_release_recursive>
 80015de:	e7f3      	b.n	80015c8 <_vfiprintf_r+0x44>
 80015e0:	2300      	movs	r3, #0
 80015e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80015e4:	2320      	movs	r3, #32
 80015e6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80015ea:	f8cd 800c 	str.w	r8, [sp, #12]
 80015ee:	2330      	movs	r3, #48	@ 0x30
 80015f0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80017a0 <_vfiprintf_r+0x21c>
 80015f4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80015f8:	f04f 0901 	mov.w	r9, #1
 80015fc:	4623      	mov	r3, r4
 80015fe:	469a      	mov	sl, r3
 8001600:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001604:	b10a      	cbz	r2, 800160a <_vfiprintf_r+0x86>
 8001606:	2a25      	cmp	r2, #37	@ 0x25
 8001608:	d1f9      	bne.n	80015fe <_vfiprintf_r+0x7a>
 800160a:	ebba 0b04 	subs.w	fp, sl, r4
 800160e:	d00b      	beq.n	8001628 <_vfiprintf_r+0xa4>
 8001610:	465b      	mov	r3, fp
 8001612:	4622      	mov	r2, r4
 8001614:	4629      	mov	r1, r5
 8001616:	4630      	mov	r0, r6
 8001618:	f7ff ffa2 	bl	8001560 <__sfputs_r>
 800161c:	3001      	adds	r0, #1
 800161e:	f000 80a7 	beq.w	8001770 <_vfiprintf_r+0x1ec>
 8001622:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8001624:	445a      	add	r2, fp
 8001626:	9209      	str	r2, [sp, #36]	@ 0x24
 8001628:	f89a 3000 	ldrb.w	r3, [sl]
 800162c:	2b00      	cmp	r3, #0
 800162e:	f000 809f 	beq.w	8001770 <_vfiprintf_r+0x1ec>
 8001632:	2300      	movs	r3, #0
 8001634:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001638:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800163c:	f10a 0a01 	add.w	sl, sl, #1
 8001640:	9304      	str	r3, [sp, #16]
 8001642:	9307      	str	r3, [sp, #28]
 8001644:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8001648:	931a      	str	r3, [sp, #104]	@ 0x68
 800164a:	4654      	mov	r4, sl
 800164c:	2205      	movs	r2, #5
 800164e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001652:	4853      	ldr	r0, [pc, #332]	@ (80017a0 <_vfiprintf_r+0x21c>)
 8001654:	f7fe fdbc 	bl	80001d0 <memchr>
 8001658:	9a04      	ldr	r2, [sp, #16]
 800165a:	b9d8      	cbnz	r0, 8001694 <_vfiprintf_r+0x110>
 800165c:	06d1      	lsls	r1, r2, #27
 800165e:	bf44      	itt	mi
 8001660:	2320      	movmi	r3, #32
 8001662:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001666:	0713      	lsls	r3, r2, #28
 8001668:	bf44      	itt	mi
 800166a:	232b      	movmi	r3, #43	@ 0x2b
 800166c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001670:	f89a 3000 	ldrb.w	r3, [sl]
 8001674:	2b2a      	cmp	r3, #42	@ 0x2a
 8001676:	d015      	beq.n	80016a4 <_vfiprintf_r+0x120>
 8001678:	9a07      	ldr	r2, [sp, #28]
 800167a:	4654      	mov	r4, sl
 800167c:	2000      	movs	r0, #0
 800167e:	f04f 0c0a 	mov.w	ip, #10
 8001682:	4621      	mov	r1, r4
 8001684:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001688:	3b30      	subs	r3, #48	@ 0x30
 800168a:	2b09      	cmp	r3, #9
 800168c:	d94b      	bls.n	8001726 <_vfiprintf_r+0x1a2>
 800168e:	b1b0      	cbz	r0, 80016be <_vfiprintf_r+0x13a>
 8001690:	9207      	str	r2, [sp, #28]
 8001692:	e014      	b.n	80016be <_vfiprintf_r+0x13a>
 8001694:	eba0 0308 	sub.w	r3, r0, r8
 8001698:	fa09 f303 	lsl.w	r3, r9, r3
 800169c:	4313      	orrs	r3, r2
 800169e:	9304      	str	r3, [sp, #16]
 80016a0:	46a2      	mov	sl, r4
 80016a2:	e7d2      	b.n	800164a <_vfiprintf_r+0xc6>
 80016a4:	9b03      	ldr	r3, [sp, #12]
 80016a6:	1d19      	adds	r1, r3, #4
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	9103      	str	r1, [sp, #12]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	bfbb      	ittet	lt
 80016b0:	425b      	neglt	r3, r3
 80016b2:	f042 0202 	orrlt.w	r2, r2, #2
 80016b6:	9307      	strge	r3, [sp, #28]
 80016b8:	9307      	strlt	r3, [sp, #28]
 80016ba:	bfb8      	it	lt
 80016bc:	9204      	strlt	r2, [sp, #16]
 80016be:	7823      	ldrb	r3, [r4, #0]
 80016c0:	2b2e      	cmp	r3, #46	@ 0x2e
 80016c2:	d10a      	bne.n	80016da <_vfiprintf_r+0x156>
 80016c4:	7863      	ldrb	r3, [r4, #1]
 80016c6:	2b2a      	cmp	r3, #42	@ 0x2a
 80016c8:	d132      	bne.n	8001730 <_vfiprintf_r+0x1ac>
 80016ca:	9b03      	ldr	r3, [sp, #12]
 80016cc:	1d1a      	adds	r2, r3, #4
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	9203      	str	r2, [sp, #12]
 80016d2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80016d6:	3402      	adds	r4, #2
 80016d8:	9305      	str	r3, [sp, #20]
 80016da:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80017a4 <_vfiprintf_r+0x220>
 80016de:	7821      	ldrb	r1, [r4, #0]
 80016e0:	2203      	movs	r2, #3
 80016e2:	4650      	mov	r0, sl
 80016e4:	f7fe fd74 	bl	80001d0 <memchr>
 80016e8:	b138      	cbz	r0, 80016fa <_vfiprintf_r+0x176>
 80016ea:	9b04      	ldr	r3, [sp, #16]
 80016ec:	eba0 000a 	sub.w	r0, r0, sl
 80016f0:	2240      	movs	r2, #64	@ 0x40
 80016f2:	4082      	lsls	r2, r0
 80016f4:	4313      	orrs	r3, r2
 80016f6:	3401      	adds	r4, #1
 80016f8:	9304      	str	r3, [sp, #16]
 80016fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80016fe:	482a      	ldr	r0, [pc, #168]	@ (80017a8 <_vfiprintf_r+0x224>)
 8001700:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8001704:	2206      	movs	r2, #6
 8001706:	f7fe fd63 	bl	80001d0 <memchr>
 800170a:	2800      	cmp	r0, #0
 800170c:	d03f      	beq.n	800178e <_vfiprintf_r+0x20a>
 800170e:	4b27      	ldr	r3, [pc, #156]	@ (80017ac <_vfiprintf_r+0x228>)
 8001710:	bb1b      	cbnz	r3, 800175a <_vfiprintf_r+0x1d6>
 8001712:	9b03      	ldr	r3, [sp, #12]
 8001714:	3307      	adds	r3, #7
 8001716:	f023 0307 	bic.w	r3, r3, #7
 800171a:	3308      	adds	r3, #8
 800171c:	9303      	str	r3, [sp, #12]
 800171e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001720:	443b      	add	r3, r7
 8001722:	9309      	str	r3, [sp, #36]	@ 0x24
 8001724:	e76a      	b.n	80015fc <_vfiprintf_r+0x78>
 8001726:	fb0c 3202 	mla	r2, ip, r2, r3
 800172a:	460c      	mov	r4, r1
 800172c:	2001      	movs	r0, #1
 800172e:	e7a8      	b.n	8001682 <_vfiprintf_r+0xfe>
 8001730:	2300      	movs	r3, #0
 8001732:	3401      	adds	r4, #1
 8001734:	9305      	str	r3, [sp, #20]
 8001736:	4619      	mov	r1, r3
 8001738:	f04f 0c0a 	mov.w	ip, #10
 800173c:	4620      	mov	r0, r4
 800173e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001742:	3a30      	subs	r2, #48	@ 0x30
 8001744:	2a09      	cmp	r2, #9
 8001746:	d903      	bls.n	8001750 <_vfiprintf_r+0x1cc>
 8001748:	2b00      	cmp	r3, #0
 800174a:	d0c6      	beq.n	80016da <_vfiprintf_r+0x156>
 800174c:	9105      	str	r1, [sp, #20]
 800174e:	e7c4      	b.n	80016da <_vfiprintf_r+0x156>
 8001750:	fb0c 2101 	mla	r1, ip, r1, r2
 8001754:	4604      	mov	r4, r0
 8001756:	2301      	movs	r3, #1
 8001758:	e7f0      	b.n	800173c <_vfiprintf_r+0x1b8>
 800175a:	ab03      	add	r3, sp, #12
 800175c:	9300      	str	r3, [sp, #0]
 800175e:	462a      	mov	r2, r5
 8001760:	4b13      	ldr	r3, [pc, #76]	@ (80017b0 <_vfiprintf_r+0x22c>)
 8001762:	a904      	add	r1, sp, #16
 8001764:	4630      	mov	r0, r6
 8001766:	f3af 8000 	nop.w
 800176a:	4607      	mov	r7, r0
 800176c:	1c78      	adds	r0, r7, #1
 800176e:	d1d6      	bne.n	800171e <_vfiprintf_r+0x19a>
 8001770:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001772:	07d9      	lsls	r1, r3, #31
 8001774:	d405      	bmi.n	8001782 <_vfiprintf_r+0x1fe>
 8001776:	89ab      	ldrh	r3, [r5, #12]
 8001778:	059a      	lsls	r2, r3, #22
 800177a:	d402      	bmi.n	8001782 <_vfiprintf_r+0x1fe>
 800177c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800177e:	f7ff fed9 	bl	8001534 <__retarget_lock_release_recursive>
 8001782:	89ab      	ldrh	r3, [r5, #12]
 8001784:	065b      	lsls	r3, r3, #25
 8001786:	f53f af1f 	bmi.w	80015c8 <_vfiprintf_r+0x44>
 800178a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800178c:	e71e      	b.n	80015cc <_vfiprintf_r+0x48>
 800178e:	ab03      	add	r3, sp, #12
 8001790:	9300      	str	r3, [sp, #0]
 8001792:	462a      	mov	r2, r5
 8001794:	4b06      	ldr	r3, [pc, #24]	@ (80017b0 <_vfiprintf_r+0x22c>)
 8001796:	a904      	add	r1, sp, #16
 8001798:	4630      	mov	r0, r6
 800179a:	f000 f91b 	bl	80019d4 <_printf_i>
 800179e:	e7e4      	b.n	800176a <_vfiprintf_r+0x1e6>
 80017a0:	08002198 	.word	0x08002198
 80017a4:	0800219e 	.word	0x0800219e
 80017a8:	080021a2 	.word	0x080021a2
 80017ac:	00000000 	.word	0x00000000
 80017b0:	08001561 	.word	0x08001561

080017b4 <sbrk_aligned>:
 80017b4:	b570      	push	{r4, r5, r6, lr}
 80017b6:	4e0f      	ldr	r6, [pc, #60]	@ (80017f4 <sbrk_aligned+0x40>)
 80017b8:	460c      	mov	r4, r1
 80017ba:	6831      	ldr	r1, [r6, #0]
 80017bc:	4605      	mov	r5, r0
 80017be:	b911      	cbnz	r1, 80017c6 <sbrk_aligned+0x12>
 80017c0:	f000 fc48 	bl	8002054 <_sbrk_r>
 80017c4:	6030      	str	r0, [r6, #0]
 80017c6:	4621      	mov	r1, r4
 80017c8:	4628      	mov	r0, r5
 80017ca:	f000 fc43 	bl	8002054 <_sbrk_r>
 80017ce:	1c43      	adds	r3, r0, #1
 80017d0:	d103      	bne.n	80017da <sbrk_aligned+0x26>
 80017d2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80017d6:	4620      	mov	r0, r4
 80017d8:	bd70      	pop	{r4, r5, r6, pc}
 80017da:	1cc4      	adds	r4, r0, #3
 80017dc:	f024 0403 	bic.w	r4, r4, #3
 80017e0:	42a0      	cmp	r0, r4
 80017e2:	d0f8      	beq.n	80017d6 <sbrk_aligned+0x22>
 80017e4:	1a21      	subs	r1, r4, r0
 80017e6:	4628      	mov	r0, r5
 80017e8:	f000 fc34 	bl	8002054 <_sbrk_r>
 80017ec:	3001      	adds	r0, #1
 80017ee:	d1f2      	bne.n	80017d6 <sbrk_aligned+0x22>
 80017f0:	e7ef      	b.n	80017d2 <sbrk_aligned+0x1e>
 80017f2:	bf00      	nop
 80017f4:	200003e0 	.word	0x200003e0

080017f8 <_malloc_r>:
 80017f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80017fc:	1ccd      	adds	r5, r1, #3
 80017fe:	f025 0503 	bic.w	r5, r5, #3
 8001802:	3508      	adds	r5, #8
 8001804:	2d0c      	cmp	r5, #12
 8001806:	bf38      	it	cc
 8001808:	250c      	movcc	r5, #12
 800180a:	2d00      	cmp	r5, #0
 800180c:	4606      	mov	r6, r0
 800180e:	db01      	blt.n	8001814 <_malloc_r+0x1c>
 8001810:	42a9      	cmp	r1, r5
 8001812:	d904      	bls.n	800181e <_malloc_r+0x26>
 8001814:	230c      	movs	r3, #12
 8001816:	6033      	str	r3, [r6, #0]
 8001818:	2000      	movs	r0, #0
 800181a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800181e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80018f4 <_malloc_r+0xfc>
 8001822:	f000 fa9d 	bl	8001d60 <__malloc_lock>
 8001826:	f8d8 3000 	ldr.w	r3, [r8]
 800182a:	461c      	mov	r4, r3
 800182c:	bb44      	cbnz	r4, 8001880 <_malloc_r+0x88>
 800182e:	4629      	mov	r1, r5
 8001830:	4630      	mov	r0, r6
 8001832:	f7ff ffbf 	bl	80017b4 <sbrk_aligned>
 8001836:	1c43      	adds	r3, r0, #1
 8001838:	4604      	mov	r4, r0
 800183a:	d158      	bne.n	80018ee <_malloc_r+0xf6>
 800183c:	f8d8 4000 	ldr.w	r4, [r8]
 8001840:	4627      	mov	r7, r4
 8001842:	2f00      	cmp	r7, #0
 8001844:	d143      	bne.n	80018ce <_malloc_r+0xd6>
 8001846:	2c00      	cmp	r4, #0
 8001848:	d04b      	beq.n	80018e2 <_malloc_r+0xea>
 800184a:	6823      	ldr	r3, [r4, #0]
 800184c:	4639      	mov	r1, r7
 800184e:	4630      	mov	r0, r6
 8001850:	eb04 0903 	add.w	r9, r4, r3
 8001854:	f000 fbfe 	bl	8002054 <_sbrk_r>
 8001858:	4581      	cmp	r9, r0
 800185a:	d142      	bne.n	80018e2 <_malloc_r+0xea>
 800185c:	6821      	ldr	r1, [r4, #0]
 800185e:	1a6d      	subs	r5, r5, r1
 8001860:	4629      	mov	r1, r5
 8001862:	4630      	mov	r0, r6
 8001864:	f7ff ffa6 	bl	80017b4 <sbrk_aligned>
 8001868:	3001      	adds	r0, #1
 800186a:	d03a      	beq.n	80018e2 <_malloc_r+0xea>
 800186c:	6823      	ldr	r3, [r4, #0]
 800186e:	442b      	add	r3, r5
 8001870:	6023      	str	r3, [r4, #0]
 8001872:	f8d8 3000 	ldr.w	r3, [r8]
 8001876:	685a      	ldr	r2, [r3, #4]
 8001878:	bb62      	cbnz	r2, 80018d4 <_malloc_r+0xdc>
 800187a:	f8c8 7000 	str.w	r7, [r8]
 800187e:	e00f      	b.n	80018a0 <_malloc_r+0xa8>
 8001880:	6822      	ldr	r2, [r4, #0]
 8001882:	1b52      	subs	r2, r2, r5
 8001884:	d420      	bmi.n	80018c8 <_malloc_r+0xd0>
 8001886:	2a0b      	cmp	r2, #11
 8001888:	d917      	bls.n	80018ba <_malloc_r+0xc2>
 800188a:	1961      	adds	r1, r4, r5
 800188c:	42a3      	cmp	r3, r4
 800188e:	6025      	str	r5, [r4, #0]
 8001890:	bf18      	it	ne
 8001892:	6059      	strne	r1, [r3, #4]
 8001894:	6863      	ldr	r3, [r4, #4]
 8001896:	bf08      	it	eq
 8001898:	f8c8 1000 	streq.w	r1, [r8]
 800189c:	5162      	str	r2, [r4, r5]
 800189e:	604b      	str	r3, [r1, #4]
 80018a0:	4630      	mov	r0, r6
 80018a2:	f000 fa63 	bl	8001d6c <__malloc_unlock>
 80018a6:	f104 000b 	add.w	r0, r4, #11
 80018aa:	1d23      	adds	r3, r4, #4
 80018ac:	f020 0007 	bic.w	r0, r0, #7
 80018b0:	1ac2      	subs	r2, r0, r3
 80018b2:	bf1c      	itt	ne
 80018b4:	1a1b      	subne	r3, r3, r0
 80018b6:	50a3      	strne	r3, [r4, r2]
 80018b8:	e7af      	b.n	800181a <_malloc_r+0x22>
 80018ba:	6862      	ldr	r2, [r4, #4]
 80018bc:	42a3      	cmp	r3, r4
 80018be:	bf0c      	ite	eq
 80018c0:	f8c8 2000 	streq.w	r2, [r8]
 80018c4:	605a      	strne	r2, [r3, #4]
 80018c6:	e7eb      	b.n	80018a0 <_malloc_r+0xa8>
 80018c8:	4623      	mov	r3, r4
 80018ca:	6864      	ldr	r4, [r4, #4]
 80018cc:	e7ae      	b.n	800182c <_malloc_r+0x34>
 80018ce:	463c      	mov	r4, r7
 80018d0:	687f      	ldr	r7, [r7, #4]
 80018d2:	e7b6      	b.n	8001842 <_malloc_r+0x4a>
 80018d4:	461a      	mov	r2, r3
 80018d6:	685b      	ldr	r3, [r3, #4]
 80018d8:	42a3      	cmp	r3, r4
 80018da:	d1fb      	bne.n	80018d4 <_malloc_r+0xdc>
 80018dc:	2300      	movs	r3, #0
 80018de:	6053      	str	r3, [r2, #4]
 80018e0:	e7de      	b.n	80018a0 <_malloc_r+0xa8>
 80018e2:	230c      	movs	r3, #12
 80018e4:	6033      	str	r3, [r6, #0]
 80018e6:	4630      	mov	r0, r6
 80018e8:	f000 fa40 	bl	8001d6c <__malloc_unlock>
 80018ec:	e794      	b.n	8001818 <_malloc_r+0x20>
 80018ee:	6005      	str	r5, [r0, #0]
 80018f0:	e7d6      	b.n	80018a0 <_malloc_r+0xa8>
 80018f2:	bf00      	nop
 80018f4:	200003e4 	.word	0x200003e4

080018f8 <_printf_common>:
 80018f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80018fc:	4616      	mov	r6, r2
 80018fe:	4698      	mov	r8, r3
 8001900:	688a      	ldr	r2, [r1, #8]
 8001902:	690b      	ldr	r3, [r1, #16]
 8001904:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8001908:	4293      	cmp	r3, r2
 800190a:	bfb8      	it	lt
 800190c:	4613      	movlt	r3, r2
 800190e:	6033      	str	r3, [r6, #0]
 8001910:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8001914:	4607      	mov	r7, r0
 8001916:	460c      	mov	r4, r1
 8001918:	b10a      	cbz	r2, 800191e <_printf_common+0x26>
 800191a:	3301      	adds	r3, #1
 800191c:	6033      	str	r3, [r6, #0]
 800191e:	6823      	ldr	r3, [r4, #0]
 8001920:	0699      	lsls	r1, r3, #26
 8001922:	bf42      	ittt	mi
 8001924:	6833      	ldrmi	r3, [r6, #0]
 8001926:	3302      	addmi	r3, #2
 8001928:	6033      	strmi	r3, [r6, #0]
 800192a:	6825      	ldr	r5, [r4, #0]
 800192c:	f015 0506 	ands.w	r5, r5, #6
 8001930:	d106      	bne.n	8001940 <_printf_common+0x48>
 8001932:	f104 0a19 	add.w	sl, r4, #25
 8001936:	68e3      	ldr	r3, [r4, #12]
 8001938:	6832      	ldr	r2, [r6, #0]
 800193a:	1a9b      	subs	r3, r3, r2
 800193c:	42ab      	cmp	r3, r5
 800193e:	dc26      	bgt.n	800198e <_printf_common+0x96>
 8001940:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8001944:	6822      	ldr	r2, [r4, #0]
 8001946:	3b00      	subs	r3, #0
 8001948:	bf18      	it	ne
 800194a:	2301      	movne	r3, #1
 800194c:	0692      	lsls	r2, r2, #26
 800194e:	d42b      	bmi.n	80019a8 <_printf_common+0xb0>
 8001950:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8001954:	4641      	mov	r1, r8
 8001956:	4638      	mov	r0, r7
 8001958:	47c8      	blx	r9
 800195a:	3001      	adds	r0, #1
 800195c:	d01e      	beq.n	800199c <_printf_common+0xa4>
 800195e:	6823      	ldr	r3, [r4, #0]
 8001960:	6922      	ldr	r2, [r4, #16]
 8001962:	f003 0306 	and.w	r3, r3, #6
 8001966:	2b04      	cmp	r3, #4
 8001968:	bf02      	ittt	eq
 800196a:	68e5      	ldreq	r5, [r4, #12]
 800196c:	6833      	ldreq	r3, [r6, #0]
 800196e:	1aed      	subeq	r5, r5, r3
 8001970:	68a3      	ldr	r3, [r4, #8]
 8001972:	bf0c      	ite	eq
 8001974:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001978:	2500      	movne	r5, #0
 800197a:	4293      	cmp	r3, r2
 800197c:	bfc4      	itt	gt
 800197e:	1a9b      	subgt	r3, r3, r2
 8001980:	18ed      	addgt	r5, r5, r3
 8001982:	2600      	movs	r6, #0
 8001984:	341a      	adds	r4, #26
 8001986:	42b5      	cmp	r5, r6
 8001988:	d11a      	bne.n	80019c0 <_printf_common+0xc8>
 800198a:	2000      	movs	r0, #0
 800198c:	e008      	b.n	80019a0 <_printf_common+0xa8>
 800198e:	2301      	movs	r3, #1
 8001990:	4652      	mov	r2, sl
 8001992:	4641      	mov	r1, r8
 8001994:	4638      	mov	r0, r7
 8001996:	47c8      	blx	r9
 8001998:	3001      	adds	r0, #1
 800199a:	d103      	bne.n	80019a4 <_printf_common+0xac>
 800199c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80019a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80019a4:	3501      	adds	r5, #1
 80019a6:	e7c6      	b.n	8001936 <_printf_common+0x3e>
 80019a8:	18e1      	adds	r1, r4, r3
 80019aa:	1c5a      	adds	r2, r3, #1
 80019ac:	2030      	movs	r0, #48	@ 0x30
 80019ae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80019b2:	4422      	add	r2, r4
 80019b4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80019b8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80019bc:	3302      	adds	r3, #2
 80019be:	e7c7      	b.n	8001950 <_printf_common+0x58>
 80019c0:	2301      	movs	r3, #1
 80019c2:	4622      	mov	r2, r4
 80019c4:	4641      	mov	r1, r8
 80019c6:	4638      	mov	r0, r7
 80019c8:	47c8      	blx	r9
 80019ca:	3001      	adds	r0, #1
 80019cc:	d0e6      	beq.n	800199c <_printf_common+0xa4>
 80019ce:	3601      	adds	r6, #1
 80019d0:	e7d9      	b.n	8001986 <_printf_common+0x8e>
	...

080019d4 <_printf_i>:
 80019d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80019d8:	7e0f      	ldrb	r7, [r1, #24]
 80019da:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80019dc:	2f78      	cmp	r7, #120	@ 0x78
 80019de:	4691      	mov	r9, r2
 80019e0:	4680      	mov	r8, r0
 80019e2:	460c      	mov	r4, r1
 80019e4:	469a      	mov	sl, r3
 80019e6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80019ea:	d807      	bhi.n	80019fc <_printf_i+0x28>
 80019ec:	2f62      	cmp	r7, #98	@ 0x62
 80019ee:	d80a      	bhi.n	8001a06 <_printf_i+0x32>
 80019f0:	2f00      	cmp	r7, #0
 80019f2:	f000 80d1 	beq.w	8001b98 <_printf_i+0x1c4>
 80019f6:	2f58      	cmp	r7, #88	@ 0x58
 80019f8:	f000 80b8 	beq.w	8001b6c <_printf_i+0x198>
 80019fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001a00:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8001a04:	e03a      	b.n	8001a7c <_printf_i+0xa8>
 8001a06:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8001a0a:	2b15      	cmp	r3, #21
 8001a0c:	d8f6      	bhi.n	80019fc <_printf_i+0x28>
 8001a0e:	a101      	add	r1, pc, #4	@ (adr r1, 8001a14 <_printf_i+0x40>)
 8001a10:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001a14:	08001a6d 	.word	0x08001a6d
 8001a18:	08001a81 	.word	0x08001a81
 8001a1c:	080019fd 	.word	0x080019fd
 8001a20:	080019fd 	.word	0x080019fd
 8001a24:	080019fd 	.word	0x080019fd
 8001a28:	080019fd 	.word	0x080019fd
 8001a2c:	08001a81 	.word	0x08001a81
 8001a30:	080019fd 	.word	0x080019fd
 8001a34:	080019fd 	.word	0x080019fd
 8001a38:	080019fd 	.word	0x080019fd
 8001a3c:	080019fd 	.word	0x080019fd
 8001a40:	08001b7f 	.word	0x08001b7f
 8001a44:	08001aab 	.word	0x08001aab
 8001a48:	08001b39 	.word	0x08001b39
 8001a4c:	080019fd 	.word	0x080019fd
 8001a50:	080019fd 	.word	0x080019fd
 8001a54:	08001ba1 	.word	0x08001ba1
 8001a58:	080019fd 	.word	0x080019fd
 8001a5c:	08001aab 	.word	0x08001aab
 8001a60:	080019fd 	.word	0x080019fd
 8001a64:	080019fd 	.word	0x080019fd
 8001a68:	08001b41 	.word	0x08001b41
 8001a6c:	6833      	ldr	r3, [r6, #0]
 8001a6e:	1d1a      	adds	r2, r3, #4
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	6032      	str	r2, [r6, #0]
 8001a74:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001a78:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	e09c      	b.n	8001bba <_printf_i+0x1e6>
 8001a80:	6833      	ldr	r3, [r6, #0]
 8001a82:	6820      	ldr	r0, [r4, #0]
 8001a84:	1d19      	adds	r1, r3, #4
 8001a86:	6031      	str	r1, [r6, #0]
 8001a88:	0606      	lsls	r6, r0, #24
 8001a8a:	d501      	bpl.n	8001a90 <_printf_i+0xbc>
 8001a8c:	681d      	ldr	r5, [r3, #0]
 8001a8e:	e003      	b.n	8001a98 <_printf_i+0xc4>
 8001a90:	0645      	lsls	r5, r0, #25
 8001a92:	d5fb      	bpl.n	8001a8c <_printf_i+0xb8>
 8001a94:	f9b3 5000 	ldrsh.w	r5, [r3]
 8001a98:	2d00      	cmp	r5, #0
 8001a9a:	da03      	bge.n	8001aa4 <_printf_i+0xd0>
 8001a9c:	232d      	movs	r3, #45	@ 0x2d
 8001a9e:	426d      	negs	r5, r5
 8001aa0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001aa4:	4858      	ldr	r0, [pc, #352]	@ (8001c08 <_printf_i+0x234>)
 8001aa6:	230a      	movs	r3, #10
 8001aa8:	e011      	b.n	8001ace <_printf_i+0xfa>
 8001aaa:	6821      	ldr	r1, [r4, #0]
 8001aac:	6833      	ldr	r3, [r6, #0]
 8001aae:	0608      	lsls	r0, r1, #24
 8001ab0:	f853 5b04 	ldr.w	r5, [r3], #4
 8001ab4:	d402      	bmi.n	8001abc <_printf_i+0xe8>
 8001ab6:	0649      	lsls	r1, r1, #25
 8001ab8:	bf48      	it	mi
 8001aba:	b2ad      	uxthmi	r5, r5
 8001abc:	2f6f      	cmp	r7, #111	@ 0x6f
 8001abe:	4852      	ldr	r0, [pc, #328]	@ (8001c08 <_printf_i+0x234>)
 8001ac0:	6033      	str	r3, [r6, #0]
 8001ac2:	bf14      	ite	ne
 8001ac4:	230a      	movne	r3, #10
 8001ac6:	2308      	moveq	r3, #8
 8001ac8:	2100      	movs	r1, #0
 8001aca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8001ace:	6866      	ldr	r6, [r4, #4]
 8001ad0:	60a6      	str	r6, [r4, #8]
 8001ad2:	2e00      	cmp	r6, #0
 8001ad4:	db05      	blt.n	8001ae2 <_printf_i+0x10e>
 8001ad6:	6821      	ldr	r1, [r4, #0]
 8001ad8:	432e      	orrs	r6, r5
 8001ada:	f021 0104 	bic.w	r1, r1, #4
 8001ade:	6021      	str	r1, [r4, #0]
 8001ae0:	d04b      	beq.n	8001b7a <_printf_i+0x1a6>
 8001ae2:	4616      	mov	r6, r2
 8001ae4:	fbb5 f1f3 	udiv	r1, r5, r3
 8001ae8:	fb03 5711 	mls	r7, r3, r1, r5
 8001aec:	5dc7      	ldrb	r7, [r0, r7]
 8001aee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8001af2:	462f      	mov	r7, r5
 8001af4:	42bb      	cmp	r3, r7
 8001af6:	460d      	mov	r5, r1
 8001af8:	d9f4      	bls.n	8001ae4 <_printf_i+0x110>
 8001afa:	2b08      	cmp	r3, #8
 8001afc:	d10b      	bne.n	8001b16 <_printf_i+0x142>
 8001afe:	6823      	ldr	r3, [r4, #0]
 8001b00:	07df      	lsls	r7, r3, #31
 8001b02:	d508      	bpl.n	8001b16 <_printf_i+0x142>
 8001b04:	6923      	ldr	r3, [r4, #16]
 8001b06:	6861      	ldr	r1, [r4, #4]
 8001b08:	4299      	cmp	r1, r3
 8001b0a:	bfde      	ittt	le
 8001b0c:	2330      	movle	r3, #48	@ 0x30
 8001b0e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8001b12:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8001b16:	1b92      	subs	r2, r2, r6
 8001b18:	6122      	str	r2, [r4, #16]
 8001b1a:	f8cd a000 	str.w	sl, [sp]
 8001b1e:	464b      	mov	r3, r9
 8001b20:	aa03      	add	r2, sp, #12
 8001b22:	4621      	mov	r1, r4
 8001b24:	4640      	mov	r0, r8
 8001b26:	f7ff fee7 	bl	80018f8 <_printf_common>
 8001b2a:	3001      	adds	r0, #1
 8001b2c:	d14a      	bne.n	8001bc4 <_printf_i+0x1f0>
 8001b2e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001b32:	b004      	add	sp, #16
 8001b34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001b38:	6823      	ldr	r3, [r4, #0]
 8001b3a:	f043 0320 	orr.w	r3, r3, #32
 8001b3e:	6023      	str	r3, [r4, #0]
 8001b40:	4832      	ldr	r0, [pc, #200]	@ (8001c0c <_printf_i+0x238>)
 8001b42:	2778      	movs	r7, #120	@ 0x78
 8001b44:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8001b48:	6823      	ldr	r3, [r4, #0]
 8001b4a:	6831      	ldr	r1, [r6, #0]
 8001b4c:	061f      	lsls	r7, r3, #24
 8001b4e:	f851 5b04 	ldr.w	r5, [r1], #4
 8001b52:	d402      	bmi.n	8001b5a <_printf_i+0x186>
 8001b54:	065f      	lsls	r7, r3, #25
 8001b56:	bf48      	it	mi
 8001b58:	b2ad      	uxthmi	r5, r5
 8001b5a:	6031      	str	r1, [r6, #0]
 8001b5c:	07d9      	lsls	r1, r3, #31
 8001b5e:	bf44      	itt	mi
 8001b60:	f043 0320 	orrmi.w	r3, r3, #32
 8001b64:	6023      	strmi	r3, [r4, #0]
 8001b66:	b11d      	cbz	r5, 8001b70 <_printf_i+0x19c>
 8001b68:	2310      	movs	r3, #16
 8001b6a:	e7ad      	b.n	8001ac8 <_printf_i+0xf4>
 8001b6c:	4826      	ldr	r0, [pc, #152]	@ (8001c08 <_printf_i+0x234>)
 8001b6e:	e7e9      	b.n	8001b44 <_printf_i+0x170>
 8001b70:	6823      	ldr	r3, [r4, #0]
 8001b72:	f023 0320 	bic.w	r3, r3, #32
 8001b76:	6023      	str	r3, [r4, #0]
 8001b78:	e7f6      	b.n	8001b68 <_printf_i+0x194>
 8001b7a:	4616      	mov	r6, r2
 8001b7c:	e7bd      	b.n	8001afa <_printf_i+0x126>
 8001b7e:	6833      	ldr	r3, [r6, #0]
 8001b80:	6825      	ldr	r5, [r4, #0]
 8001b82:	6961      	ldr	r1, [r4, #20]
 8001b84:	1d18      	adds	r0, r3, #4
 8001b86:	6030      	str	r0, [r6, #0]
 8001b88:	062e      	lsls	r6, r5, #24
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	d501      	bpl.n	8001b92 <_printf_i+0x1be>
 8001b8e:	6019      	str	r1, [r3, #0]
 8001b90:	e002      	b.n	8001b98 <_printf_i+0x1c4>
 8001b92:	0668      	lsls	r0, r5, #25
 8001b94:	d5fb      	bpl.n	8001b8e <_printf_i+0x1ba>
 8001b96:	8019      	strh	r1, [r3, #0]
 8001b98:	2300      	movs	r3, #0
 8001b9a:	6123      	str	r3, [r4, #16]
 8001b9c:	4616      	mov	r6, r2
 8001b9e:	e7bc      	b.n	8001b1a <_printf_i+0x146>
 8001ba0:	6833      	ldr	r3, [r6, #0]
 8001ba2:	1d1a      	adds	r2, r3, #4
 8001ba4:	6032      	str	r2, [r6, #0]
 8001ba6:	681e      	ldr	r6, [r3, #0]
 8001ba8:	6862      	ldr	r2, [r4, #4]
 8001baa:	2100      	movs	r1, #0
 8001bac:	4630      	mov	r0, r6
 8001bae:	f7fe fb0f 	bl	80001d0 <memchr>
 8001bb2:	b108      	cbz	r0, 8001bb8 <_printf_i+0x1e4>
 8001bb4:	1b80      	subs	r0, r0, r6
 8001bb6:	6060      	str	r0, [r4, #4]
 8001bb8:	6863      	ldr	r3, [r4, #4]
 8001bba:	6123      	str	r3, [r4, #16]
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001bc2:	e7aa      	b.n	8001b1a <_printf_i+0x146>
 8001bc4:	6923      	ldr	r3, [r4, #16]
 8001bc6:	4632      	mov	r2, r6
 8001bc8:	4649      	mov	r1, r9
 8001bca:	4640      	mov	r0, r8
 8001bcc:	47d0      	blx	sl
 8001bce:	3001      	adds	r0, #1
 8001bd0:	d0ad      	beq.n	8001b2e <_printf_i+0x15a>
 8001bd2:	6823      	ldr	r3, [r4, #0]
 8001bd4:	079b      	lsls	r3, r3, #30
 8001bd6:	d413      	bmi.n	8001c00 <_printf_i+0x22c>
 8001bd8:	68e0      	ldr	r0, [r4, #12]
 8001bda:	9b03      	ldr	r3, [sp, #12]
 8001bdc:	4298      	cmp	r0, r3
 8001bde:	bfb8      	it	lt
 8001be0:	4618      	movlt	r0, r3
 8001be2:	e7a6      	b.n	8001b32 <_printf_i+0x15e>
 8001be4:	2301      	movs	r3, #1
 8001be6:	4632      	mov	r2, r6
 8001be8:	4649      	mov	r1, r9
 8001bea:	4640      	mov	r0, r8
 8001bec:	47d0      	blx	sl
 8001bee:	3001      	adds	r0, #1
 8001bf0:	d09d      	beq.n	8001b2e <_printf_i+0x15a>
 8001bf2:	3501      	adds	r5, #1
 8001bf4:	68e3      	ldr	r3, [r4, #12]
 8001bf6:	9903      	ldr	r1, [sp, #12]
 8001bf8:	1a5b      	subs	r3, r3, r1
 8001bfa:	42ab      	cmp	r3, r5
 8001bfc:	dcf2      	bgt.n	8001be4 <_printf_i+0x210>
 8001bfe:	e7eb      	b.n	8001bd8 <_printf_i+0x204>
 8001c00:	2500      	movs	r5, #0
 8001c02:	f104 0619 	add.w	r6, r4, #25
 8001c06:	e7f5      	b.n	8001bf4 <_printf_i+0x220>
 8001c08:	080021a9 	.word	0x080021a9
 8001c0c:	080021ba 	.word	0x080021ba

08001c10 <__sflush_r>:
 8001c10:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8001c14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c16:	0716      	lsls	r6, r2, #28
 8001c18:	4605      	mov	r5, r0
 8001c1a:	460c      	mov	r4, r1
 8001c1c:	d454      	bmi.n	8001cc8 <__sflush_r+0xb8>
 8001c1e:	684b      	ldr	r3, [r1, #4]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	dc02      	bgt.n	8001c2a <__sflush_r+0x1a>
 8001c24:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	dd48      	ble.n	8001cbc <__sflush_r+0xac>
 8001c2a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8001c2c:	2e00      	cmp	r6, #0
 8001c2e:	d045      	beq.n	8001cbc <__sflush_r+0xac>
 8001c30:	2300      	movs	r3, #0
 8001c32:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8001c36:	682f      	ldr	r7, [r5, #0]
 8001c38:	6a21      	ldr	r1, [r4, #32]
 8001c3a:	602b      	str	r3, [r5, #0]
 8001c3c:	d030      	beq.n	8001ca0 <__sflush_r+0x90>
 8001c3e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8001c40:	89a3      	ldrh	r3, [r4, #12]
 8001c42:	0759      	lsls	r1, r3, #29
 8001c44:	d505      	bpl.n	8001c52 <__sflush_r+0x42>
 8001c46:	6863      	ldr	r3, [r4, #4]
 8001c48:	1ad2      	subs	r2, r2, r3
 8001c4a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8001c4c:	b10b      	cbz	r3, 8001c52 <__sflush_r+0x42>
 8001c4e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001c50:	1ad2      	subs	r2, r2, r3
 8001c52:	2300      	movs	r3, #0
 8001c54:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8001c56:	6a21      	ldr	r1, [r4, #32]
 8001c58:	4628      	mov	r0, r5
 8001c5a:	47b0      	blx	r6
 8001c5c:	1c43      	adds	r3, r0, #1
 8001c5e:	89a3      	ldrh	r3, [r4, #12]
 8001c60:	d106      	bne.n	8001c70 <__sflush_r+0x60>
 8001c62:	6829      	ldr	r1, [r5, #0]
 8001c64:	291d      	cmp	r1, #29
 8001c66:	d82b      	bhi.n	8001cc0 <__sflush_r+0xb0>
 8001c68:	4a28      	ldr	r2, [pc, #160]	@ (8001d0c <__sflush_r+0xfc>)
 8001c6a:	40ca      	lsrs	r2, r1
 8001c6c:	07d6      	lsls	r6, r2, #31
 8001c6e:	d527      	bpl.n	8001cc0 <__sflush_r+0xb0>
 8001c70:	2200      	movs	r2, #0
 8001c72:	6062      	str	r2, [r4, #4]
 8001c74:	04d9      	lsls	r1, r3, #19
 8001c76:	6922      	ldr	r2, [r4, #16]
 8001c78:	6022      	str	r2, [r4, #0]
 8001c7a:	d504      	bpl.n	8001c86 <__sflush_r+0x76>
 8001c7c:	1c42      	adds	r2, r0, #1
 8001c7e:	d101      	bne.n	8001c84 <__sflush_r+0x74>
 8001c80:	682b      	ldr	r3, [r5, #0]
 8001c82:	b903      	cbnz	r3, 8001c86 <__sflush_r+0x76>
 8001c84:	6560      	str	r0, [r4, #84]	@ 0x54
 8001c86:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8001c88:	602f      	str	r7, [r5, #0]
 8001c8a:	b1b9      	cbz	r1, 8001cbc <__sflush_r+0xac>
 8001c8c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8001c90:	4299      	cmp	r1, r3
 8001c92:	d002      	beq.n	8001c9a <__sflush_r+0x8a>
 8001c94:	4628      	mov	r0, r5
 8001c96:	f000 fa21 	bl	80020dc <_free_r>
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	6363      	str	r3, [r4, #52]	@ 0x34
 8001c9e:	e00d      	b.n	8001cbc <__sflush_r+0xac>
 8001ca0:	2301      	movs	r3, #1
 8001ca2:	4628      	mov	r0, r5
 8001ca4:	47b0      	blx	r6
 8001ca6:	4602      	mov	r2, r0
 8001ca8:	1c50      	adds	r0, r2, #1
 8001caa:	d1c9      	bne.n	8001c40 <__sflush_r+0x30>
 8001cac:	682b      	ldr	r3, [r5, #0]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d0c6      	beq.n	8001c40 <__sflush_r+0x30>
 8001cb2:	2b1d      	cmp	r3, #29
 8001cb4:	d001      	beq.n	8001cba <__sflush_r+0xaa>
 8001cb6:	2b16      	cmp	r3, #22
 8001cb8:	d11d      	bne.n	8001cf6 <__sflush_r+0xe6>
 8001cba:	602f      	str	r7, [r5, #0]
 8001cbc:	2000      	movs	r0, #0
 8001cbe:	e021      	b.n	8001d04 <__sflush_r+0xf4>
 8001cc0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001cc4:	b21b      	sxth	r3, r3
 8001cc6:	e01a      	b.n	8001cfe <__sflush_r+0xee>
 8001cc8:	690f      	ldr	r7, [r1, #16]
 8001cca:	2f00      	cmp	r7, #0
 8001ccc:	d0f6      	beq.n	8001cbc <__sflush_r+0xac>
 8001cce:	0793      	lsls	r3, r2, #30
 8001cd0:	680e      	ldr	r6, [r1, #0]
 8001cd2:	bf08      	it	eq
 8001cd4:	694b      	ldreq	r3, [r1, #20]
 8001cd6:	600f      	str	r7, [r1, #0]
 8001cd8:	bf18      	it	ne
 8001cda:	2300      	movne	r3, #0
 8001cdc:	1bf6      	subs	r6, r6, r7
 8001cde:	608b      	str	r3, [r1, #8]
 8001ce0:	2e00      	cmp	r6, #0
 8001ce2:	ddeb      	ble.n	8001cbc <__sflush_r+0xac>
 8001ce4:	6a21      	ldr	r1, [r4, #32]
 8001ce6:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8001cea:	4633      	mov	r3, r6
 8001cec:	463a      	mov	r2, r7
 8001cee:	4628      	mov	r0, r5
 8001cf0:	47e0      	blx	ip
 8001cf2:	2800      	cmp	r0, #0
 8001cf4:	dc07      	bgt.n	8001d06 <__sflush_r+0xf6>
 8001cf6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001cfa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001cfe:	81a3      	strh	r3, [r4, #12]
 8001d00:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001d04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001d06:	4407      	add	r7, r0
 8001d08:	1a36      	subs	r6, r6, r0
 8001d0a:	e7e9      	b.n	8001ce0 <__sflush_r+0xd0>
 8001d0c:	20400001 	.word	0x20400001

08001d10 <_fflush_r>:
 8001d10:	b538      	push	{r3, r4, r5, lr}
 8001d12:	690b      	ldr	r3, [r1, #16]
 8001d14:	4605      	mov	r5, r0
 8001d16:	460c      	mov	r4, r1
 8001d18:	b913      	cbnz	r3, 8001d20 <_fflush_r+0x10>
 8001d1a:	2500      	movs	r5, #0
 8001d1c:	4628      	mov	r0, r5
 8001d1e:	bd38      	pop	{r3, r4, r5, pc}
 8001d20:	b118      	cbz	r0, 8001d2a <_fflush_r+0x1a>
 8001d22:	6a03      	ldr	r3, [r0, #32]
 8001d24:	b90b      	cbnz	r3, 8001d2a <_fflush_r+0x1a>
 8001d26:	f7ff fb89 	bl	800143c <__sinit>
 8001d2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d0f3      	beq.n	8001d1a <_fflush_r+0xa>
 8001d32:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8001d34:	07d0      	lsls	r0, r2, #31
 8001d36:	d404      	bmi.n	8001d42 <_fflush_r+0x32>
 8001d38:	0599      	lsls	r1, r3, #22
 8001d3a:	d402      	bmi.n	8001d42 <_fflush_r+0x32>
 8001d3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001d3e:	f7ff fbf8 	bl	8001532 <__retarget_lock_acquire_recursive>
 8001d42:	4628      	mov	r0, r5
 8001d44:	4621      	mov	r1, r4
 8001d46:	f7ff ff63 	bl	8001c10 <__sflush_r>
 8001d4a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8001d4c:	07da      	lsls	r2, r3, #31
 8001d4e:	4605      	mov	r5, r0
 8001d50:	d4e4      	bmi.n	8001d1c <_fflush_r+0xc>
 8001d52:	89a3      	ldrh	r3, [r4, #12]
 8001d54:	059b      	lsls	r3, r3, #22
 8001d56:	d4e1      	bmi.n	8001d1c <_fflush_r+0xc>
 8001d58:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001d5a:	f7ff fbeb 	bl	8001534 <__retarget_lock_release_recursive>
 8001d5e:	e7dd      	b.n	8001d1c <_fflush_r+0xc>

08001d60 <__malloc_lock>:
 8001d60:	4801      	ldr	r0, [pc, #4]	@ (8001d68 <__malloc_lock+0x8>)
 8001d62:	f7ff bbe6 	b.w	8001532 <__retarget_lock_acquire_recursive>
 8001d66:	bf00      	nop
 8001d68:	200003dc 	.word	0x200003dc

08001d6c <__malloc_unlock>:
 8001d6c:	4801      	ldr	r0, [pc, #4]	@ (8001d74 <__malloc_unlock+0x8>)
 8001d6e:	f7ff bbe1 	b.w	8001534 <__retarget_lock_release_recursive>
 8001d72:	bf00      	nop
 8001d74:	200003dc 	.word	0x200003dc

08001d78 <__sread>:
 8001d78:	b510      	push	{r4, lr}
 8001d7a:	460c      	mov	r4, r1
 8001d7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001d80:	f000 f956 	bl	8002030 <_read_r>
 8001d84:	2800      	cmp	r0, #0
 8001d86:	bfab      	itete	ge
 8001d88:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8001d8a:	89a3      	ldrhlt	r3, [r4, #12]
 8001d8c:	181b      	addge	r3, r3, r0
 8001d8e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8001d92:	bfac      	ite	ge
 8001d94:	6563      	strge	r3, [r4, #84]	@ 0x54
 8001d96:	81a3      	strhlt	r3, [r4, #12]
 8001d98:	bd10      	pop	{r4, pc}

08001d9a <__swrite>:
 8001d9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001d9e:	461f      	mov	r7, r3
 8001da0:	898b      	ldrh	r3, [r1, #12]
 8001da2:	05db      	lsls	r3, r3, #23
 8001da4:	4605      	mov	r5, r0
 8001da6:	460c      	mov	r4, r1
 8001da8:	4616      	mov	r6, r2
 8001daa:	d505      	bpl.n	8001db8 <__swrite+0x1e>
 8001dac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001db0:	2302      	movs	r3, #2
 8001db2:	2200      	movs	r2, #0
 8001db4:	f000 f92a 	bl	800200c <_lseek_r>
 8001db8:	89a3      	ldrh	r3, [r4, #12]
 8001dba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001dbe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001dc2:	81a3      	strh	r3, [r4, #12]
 8001dc4:	4632      	mov	r2, r6
 8001dc6:	463b      	mov	r3, r7
 8001dc8:	4628      	mov	r0, r5
 8001dca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001dce:	f000 b951 	b.w	8002074 <_write_r>

08001dd2 <__sseek>:
 8001dd2:	b510      	push	{r4, lr}
 8001dd4:	460c      	mov	r4, r1
 8001dd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001dda:	f000 f917 	bl	800200c <_lseek_r>
 8001dde:	1c43      	adds	r3, r0, #1
 8001de0:	89a3      	ldrh	r3, [r4, #12]
 8001de2:	bf15      	itete	ne
 8001de4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8001de6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8001dea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8001dee:	81a3      	strheq	r3, [r4, #12]
 8001df0:	bf18      	it	ne
 8001df2:	81a3      	strhne	r3, [r4, #12]
 8001df4:	bd10      	pop	{r4, pc}

08001df6 <__sclose>:
 8001df6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001dfa:	f000 b94d 	b.w	8002098 <_close_r>

08001dfe <__swbuf_r>:
 8001dfe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e00:	460e      	mov	r6, r1
 8001e02:	4614      	mov	r4, r2
 8001e04:	4605      	mov	r5, r0
 8001e06:	b118      	cbz	r0, 8001e10 <__swbuf_r+0x12>
 8001e08:	6a03      	ldr	r3, [r0, #32]
 8001e0a:	b90b      	cbnz	r3, 8001e10 <__swbuf_r+0x12>
 8001e0c:	f7ff fb16 	bl	800143c <__sinit>
 8001e10:	69a3      	ldr	r3, [r4, #24]
 8001e12:	60a3      	str	r3, [r4, #8]
 8001e14:	89a3      	ldrh	r3, [r4, #12]
 8001e16:	071a      	lsls	r2, r3, #28
 8001e18:	d501      	bpl.n	8001e1e <__swbuf_r+0x20>
 8001e1a:	6923      	ldr	r3, [r4, #16]
 8001e1c:	b943      	cbnz	r3, 8001e30 <__swbuf_r+0x32>
 8001e1e:	4621      	mov	r1, r4
 8001e20:	4628      	mov	r0, r5
 8001e22:	f000 f82b 	bl	8001e7c <__swsetup_r>
 8001e26:	b118      	cbz	r0, 8001e30 <__swbuf_r+0x32>
 8001e28:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8001e2c:	4638      	mov	r0, r7
 8001e2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001e30:	6823      	ldr	r3, [r4, #0]
 8001e32:	6922      	ldr	r2, [r4, #16]
 8001e34:	1a98      	subs	r0, r3, r2
 8001e36:	6963      	ldr	r3, [r4, #20]
 8001e38:	b2f6      	uxtb	r6, r6
 8001e3a:	4283      	cmp	r3, r0
 8001e3c:	4637      	mov	r7, r6
 8001e3e:	dc05      	bgt.n	8001e4c <__swbuf_r+0x4e>
 8001e40:	4621      	mov	r1, r4
 8001e42:	4628      	mov	r0, r5
 8001e44:	f7ff ff64 	bl	8001d10 <_fflush_r>
 8001e48:	2800      	cmp	r0, #0
 8001e4a:	d1ed      	bne.n	8001e28 <__swbuf_r+0x2a>
 8001e4c:	68a3      	ldr	r3, [r4, #8]
 8001e4e:	3b01      	subs	r3, #1
 8001e50:	60a3      	str	r3, [r4, #8]
 8001e52:	6823      	ldr	r3, [r4, #0]
 8001e54:	1c5a      	adds	r2, r3, #1
 8001e56:	6022      	str	r2, [r4, #0]
 8001e58:	701e      	strb	r6, [r3, #0]
 8001e5a:	6962      	ldr	r2, [r4, #20]
 8001e5c:	1c43      	adds	r3, r0, #1
 8001e5e:	429a      	cmp	r2, r3
 8001e60:	d004      	beq.n	8001e6c <__swbuf_r+0x6e>
 8001e62:	89a3      	ldrh	r3, [r4, #12]
 8001e64:	07db      	lsls	r3, r3, #31
 8001e66:	d5e1      	bpl.n	8001e2c <__swbuf_r+0x2e>
 8001e68:	2e0a      	cmp	r6, #10
 8001e6a:	d1df      	bne.n	8001e2c <__swbuf_r+0x2e>
 8001e6c:	4621      	mov	r1, r4
 8001e6e:	4628      	mov	r0, r5
 8001e70:	f7ff ff4e 	bl	8001d10 <_fflush_r>
 8001e74:	2800      	cmp	r0, #0
 8001e76:	d0d9      	beq.n	8001e2c <__swbuf_r+0x2e>
 8001e78:	e7d6      	b.n	8001e28 <__swbuf_r+0x2a>
	...

08001e7c <__swsetup_r>:
 8001e7c:	b538      	push	{r3, r4, r5, lr}
 8001e7e:	4b29      	ldr	r3, [pc, #164]	@ (8001f24 <__swsetup_r+0xa8>)
 8001e80:	4605      	mov	r5, r0
 8001e82:	6818      	ldr	r0, [r3, #0]
 8001e84:	460c      	mov	r4, r1
 8001e86:	b118      	cbz	r0, 8001e90 <__swsetup_r+0x14>
 8001e88:	6a03      	ldr	r3, [r0, #32]
 8001e8a:	b90b      	cbnz	r3, 8001e90 <__swsetup_r+0x14>
 8001e8c:	f7ff fad6 	bl	800143c <__sinit>
 8001e90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001e94:	0719      	lsls	r1, r3, #28
 8001e96:	d422      	bmi.n	8001ede <__swsetup_r+0x62>
 8001e98:	06da      	lsls	r2, r3, #27
 8001e9a:	d407      	bmi.n	8001eac <__swsetup_r+0x30>
 8001e9c:	2209      	movs	r2, #9
 8001e9e:	602a      	str	r2, [r5, #0]
 8001ea0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001ea4:	81a3      	strh	r3, [r4, #12]
 8001ea6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001eaa:	e033      	b.n	8001f14 <__swsetup_r+0x98>
 8001eac:	0758      	lsls	r0, r3, #29
 8001eae:	d512      	bpl.n	8001ed6 <__swsetup_r+0x5a>
 8001eb0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8001eb2:	b141      	cbz	r1, 8001ec6 <__swsetup_r+0x4a>
 8001eb4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8001eb8:	4299      	cmp	r1, r3
 8001eba:	d002      	beq.n	8001ec2 <__swsetup_r+0x46>
 8001ebc:	4628      	mov	r0, r5
 8001ebe:	f000 f90d 	bl	80020dc <_free_r>
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	6363      	str	r3, [r4, #52]	@ 0x34
 8001ec6:	89a3      	ldrh	r3, [r4, #12]
 8001ec8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8001ecc:	81a3      	strh	r3, [r4, #12]
 8001ece:	2300      	movs	r3, #0
 8001ed0:	6063      	str	r3, [r4, #4]
 8001ed2:	6923      	ldr	r3, [r4, #16]
 8001ed4:	6023      	str	r3, [r4, #0]
 8001ed6:	89a3      	ldrh	r3, [r4, #12]
 8001ed8:	f043 0308 	orr.w	r3, r3, #8
 8001edc:	81a3      	strh	r3, [r4, #12]
 8001ede:	6923      	ldr	r3, [r4, #16]
 8001ee0:	b94b      	cbnz	r3, 8001ef6 <__swsetup_r+0x7a>
 8001ee2:	89a3      	ldrh	r3, [r4, #12]
 8001ee4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8001ee8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001eec:	d003      	beq.n	8001ef6 <__swsetup_r+0x7a>
 8001eee:	4621      	mov	r1, r4
 8001ef0:	4628      	mov	r0, r5
 8001ef2:	f000 f83f 	bl	8001f74 <__smakebuf_r>
 8001ef6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001efa:	f013 0201 	ands.w	r2, r3, #1
 8001efe:	d00a      	beq.n	8001f16 <__swsetup_r+0x9a>
 8001f00:	2200      	movs	r2, #0
 8001f02:	60a2      	str	r2, [r4, #8]
 8001f04:	6962      	ldr	r2, [r4, #20]
 8001f06:	4252      	negs	r2, r2
 8001f08:	61a2      	str	r2, [r4, #24]
 8001f0a:	6922      	ldr	r2, [r4, #16]
 8001f0c:	b942      	cbnz	r2, 8001f20 <__swsetup_r+0xa4>
 8001f0e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8001f12:	d1c5      	bne.n	8001ea0 <__swsetup_r+0x24>
 8001f14:	bd38      	pop	{r3, r4, r5, pc}
 8001f16:	0799      	lsls	r1, r3, #30
 8001f18:	bf58      	it	pl
 8001f1a:	6962      	ldrpl	r2, [r4, #20]
 8001f1c:	60a2      	str	r2, [r4, #8]
 8001f1e:	e7f4      	b.n	8001f0a <__swsetup_r+0x8e>
 8001f20:	2000      	movs	r0, #0
 8001f22:	e7f7      	b.n	8001f14 <__swsetup_r+0x98>
 8001f24:	2000000c 	.word	0x2000000c

08001f28 <__swhatbuf_r>:
 8001f28:	b570      	push	{r4, r5, r6, lr}
 8001f2a:	460c      	mov	r4, r1
 8001f2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001f30:	2900      	cmp	r1, #0
 8001f32:	b096      	sub	sp, #88	@ 0x58
 8001f34:	4615      	mov	r5, r2
 8001f36:	461e      	mov	r6, r3
 8001f38:	da0d      	bge.n	8001f56 <__swhatbuf_r+0x2e>
 8001f3a:	89a3      	ldrh	r3, [r4, #12]
 8001f3c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8001f40:	f04f 0100 	mov.w	r1, #0
 8001f44:	bf14      	ite	ne
 8001f46:	2340      	movne	r3, #64	@ 0x40
 8001f48:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8001f4c:	2000      	movs	r0, #0
 8001f4e:	6031      	str	r1, [r6, #0]
 8001f50:	602b      	str	r3, [r5, #0]
 8001f52:	b016      	add	sp, #88	@ 0x58
 8001f54:	bd70      	pop	{r4, r5, r6, pc}
 8001f56:	466a      	mov	r2, sp
 8001f58:	f000 f8ae 	bl	80020b8 <_fstat_r>
 8001f5c:	2800      	cmp	r0, #0
 8001f5e:	dbec      	blt.n	8001f3a <__swhatbuf_r+0x12>
 8001f60:	9901      	ldr	r1, [sp, #4]
 8001f62:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8001f66:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8001f6a:	4259      	negs	r1, r3
 8001f6c:	4159      	adcs	r1, r3
 8001f6e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001f72:	e7eb      	b.n	8001f4c <__swhatbuf_r+0x24>

08001f74 <__smakebuf_r>:
 8001f74:	898b      	ldrh	r3, [r1, #12]
 8001f76:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001f78:	079d      	lsls	r5, r3, #30
 8001f7a:	4606      	mov	r6, r0
 8001f7c:	460c      	mov	r4, r1
 8001f7e:	d507      	bpl.n	8001f90 <__smakebuf_r+0x1c>
 8001f80:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8001f84:	6023      	str	r3, [r4, #0]
 8001f86:	6123      	str	r3, [r4, #16]
 8001f88:	2301      	movs	r3, #1
 8001f8a:	6163      	str	r3, [r4, #20]
 8001f8c:	b003      	add	sp, #12
 8001f8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f90:	ab01      	add	r3, sp, #4
 8001f92:	466a      	mov	r2, sp
 8001f94:	f7ff ffc8 	bl	8001f28 <__swhatbuf_r>
 8001f98:	9f00      	ldr	r7, [sp, #0]
 8001f9a:	4605      	mov	r5, r0
 8001f9c:	4639      	mov	r1, r7
 8001f9e:	4630      	mov	r0, r6
 8001fa0:	f7ff fc2a 	bl	80017f8 <_malloc_r>
 8001fa4:	b948      	cbnz	r0, 8001fba <__smakebuf_r+0x46>
 8001fa6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001faa:	059a      	lsls	r2, r3, #22
 8001fac:	d4ee      	bmi.n	8001f8c <__smakebuf_r+0x18>
 8001fae:	f023 0303 	bic.w	r3, r3, #3
 8001fb2:	f043 0302 	orr.w	r3, r3, #2
 8001fb6:	81a3      	strh	r3, [r4, #12]
 8001fb8:	e7e2      	b.n	8001f80 <__smakebuf_r+0xc>
 8001fba:	89a3      	ldrh	r3, [r4, #12]
 8001fbc:	6020      	str	r0, [r4, #0]
 8001fbe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001fc2:	81a3      	strh	r3, [r4, #12]
 8001fc4:	9b01      	ldr	r3, [sp, #4]
 8001fc6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8001fca:	b15b      	cbz	r3, 8001fe4 <__smakebuf_r+0x70>
 8001fcc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001fd0:	4630      	mov	r0, r6
 8001fd2:	f000 f80b 	bl	8001fec <_isatty_r>
 8001fd6:	b128      	cbz	r0, 8001fe4 <__smakebuf_r+0x70>
 8001fd8:	89a3      	ldrh	r3, [r4, #12]
 8001fda:	f023 0303 	bic.w	r3, r3, #3
 8001fde:	f043 0301 	orr.w	r3, r3, #1
 8001fe2:	81a3      	strh	r3, [r4, #12]
 8001fe4:	89a3      	ldrh	r3, [r4, #12]
 8001fe6:	431d      	orrs	r5, r3
 8001fe8:	81a5      	strh	r5, [r4, #12]
 8001fea:	e7cf      	b.n	8001f8c <__smakebuf_r+0x18>

08001fec <_isatty_r>:
 8001fec:	b538      	push	{r3, r4, r5, lr}
 8001fee:	4d06      	ldr	r5, [pc, #24]	@ (8002008 <_isatty_r+0x1c>)
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	4604      	mov	r4, r0
 8001ff4:	4608      	mov	r0, r1
 8001ff6:	602b      	str	r3, [r5, #0]
 8001ff8:	f7fe fabf 	bl	800057a <_isatty>
 8001ffc:	1c43      	adds	r3, r0, #1
 8001ffe:	d102      	bne.n	8002006 <_isatty_r+0x1a>
 8002000:	682b      	ldr	r3, [r5, #0]
 8002002:	b103      	cbz	r3, 8002006 <_isatty_r+0x1a>
 8002004:	6023      	str	r3, [r4, #0]
 8002006:	bd38      	pop	{r3, r4, r5, pc}
 8002008:	200003e8 	.word	0x200003e8

0800200c <_lseek_r>:
 800200c:	b538      	push	{r3, r4, r5, lr}
 800200e:	4d07      	ldr	r5, [pc, #28]	@ (800202c <_lseek_r+0x20>)
 8002010:	4604      	mov	r4, r0
 8002012:	4608      	mov	r0, r1
 8002014:	4611      	mov	r1, r2
 8002016:	2200      	movs	r2, #0
 8002018:	602a      	str	r2, [r5, #0]
 800201a:	461a      	mov	r2, r3
 800201c:	f7fe fab7 	bl	800058e <_lseek>
 8002020:	1c43      	adds	r3, r0, #1
 8002022:	d102      	bne.n	800202a <_lseek_r+0x1e>
 8002024:	682b      	ldr	r3, [r5, #0]
 8002026:	b103      	cbz	r3, 800202a <_lseek_r+0x1e>
 8002028:	6023      	str	r3, [r4, #0]
 800202a:	bd38      	pop	{r3, r4, r5, pc}
 800202c:	200003e8 	.word	0x200003e8

08002030 <_read_r>:
 8002030:	b538      	push	{r3, r4, r5, lr}
 8002032:	4d07      	ldr	r5, [pc, #28]	@ (8002050 <_read_r+0x20>)
 8002034:	4604      	mov	r4, r0
 8002036:	4608      	mov	r0, r1
 8002038:	4611      	mov	r1, r2
 800203a:	2200      	movs	r2, #0
 800203c:	602a      	str	r2, [r5, #0]
 800203e:	461a      	mov	r2, r3
 8002040:	f7fe fa48 	bl	80004d4 <_read>
 8002044:	1c43      	adds	r3, r0, #1
 8002046:	d102      	bne.n	800204e <_read_r+0x1e>
 8002048:	682b      	ldr	r3, [r5, #0]
 800204a:	b103      	cbz	r3, 800204e <_read_r+0x1e>
 800204c:	6023      	str	r3, [r4, #0]
 800204e:	bd38      	pop	{r3, r4, r5, pc}
 8002050:	200003e8 	.word	0x200003e8

08002054 <_sbrk_r>:
 8002054:	b538      	push	{r3, r4, r5, lr}
 8002056:	4d06      	ldr	r5, [pc, #24]	@ (8002070 <_sbrk_r+0x1c>)
 8002058:	2300      	movs	r3, #0
 800205a:	4604      	mov	r4, r0
 800205c:	4608      	mov	r0, r1
 800205e:	602b      	str	r3, [r5, #0]
 8002060:	f7fe faa2 	bl	80005a8 <_sbrk>
 8002064:	1c43      	adds	r3, r0, #1
 8002066:	d102      	bne.n	800206e <_sbrk_r+0x1a>
 8002068:	682b      	ldr	r3, [r5, #0]
 800206a:	b103      	cbz	r3, 800206e <_sbrk_r+0x1a>
 800206c:	6023      	str	r3, [r4, #0]
 800206e:	bd38      	pop	{r3, r4, r5, pc}
 8002070:	200003e8 	.word	0x200003e8

08002074 <_write_r>:
 8002074:	b538      	push	{r3, r4, r5, lr}
 8002076:	4d07      	ldr	r5, [pc, #28]	@ (8002094 <_write_r+0x20>)
 8002078:	4604      	mov	r4, r0
 800207a:	4608      	mov	r0, r1
 800207c:	4611      	mov	r1, r2
 800207e:	2200      	movs	r2, #0
 8002080:	602a      	str	r2, [r5, #0]
 8002082:	461a      	mov	r2, r3
 8002084:	f7fe fa43 	bl	800050e <_write>
 8002088:	1c43      	adds	r3, r0, #1
 800208a:	d102      	bne.n	8002092 <_write_r+0x1e>
 800208c:	682b      	ldr	r3, [r5, #0]
 800208e:	b103      	cbz	r3, 8002092 <_write_r+0x1e>
 8002090:	6023      	str	r3, [r4, #0]
 8002092:	bd38      	pop	{r3, r4, r5, pc}
 8002094:	200003e8 	.word	0x200003e8

08002098 <_close_r>:
 8002098:	b538      	push	{r3, r4, r5, lr}
 800209a:	4d06      	ldr	r5, [pc, #24]	@ (80020b4 <_close_r+0x1c>)
 800209c:	2300      	movs	r3, #0
 800209e:	4604      	mov	r4, r0
 80020a0:	4608      	mov	r0, r1
 80020a2:	602b      	str	r3, [r5, #0]
 80020a4:	f7fe fa4f 	bl	8000546 <_close>
 80020a8:	1c43      	adds	r3, r0, #1
 80020aa:	d102      	bne.n	80020b2 <_close_r+0x1a>
 80020ac:	682b      	ldr	r3, [r5, #0]
 80020ae:	b103      	cbz	r3, 80020b2 <_close_r+0x1a>
 80020b0:	6023      	str	r3, [r4, #0]
 80020b2:	bd38      	pop	{r3, r4, r5, pc}
 80020b4:	200003e8 	.word	0x200003e8

080020b8 <_fstat_r>:
 80020b8:	b538      	push	{r3, r4, r5, lr}
 80020ba:	4d07      	ldr	r5, [pc, #28]	@ (80020d8 <_fstat_r+0x20>)
 80020bc:	2300      	movs	r3, #0
 80020be:	4604      	mov	r4, r0
 80020c0:	4608      	mov	r0, r1
 80020c2:	4611      	mov	r1, r2
 80020c4:	602b      	str	r3, [r5, #0]
 80020c6:	f7fe fa49 	bl	800055c <_fstat>
 80020ca:	1c43      	adds	r3, r0, #1
 80020cc:	d102      	bne.n	80020d4 <_fstat_r+0x1c>
 80020ce:	682b      	ldr	r3, [r5, #0]
 80020d0:	b103      	cbz	r3, 80020d4 <_fstat_r+0x1c>
 80020d2:	6023      	str	r3, [r4, #0]
 80020d4:	bd38      	pop	{r3, r4, r5, pc}
 80020d6:	bf00      	nop
 80020d8:	200003e8 	.word	0x200003e8

080020dc <_free_r>:
 80020dc:	b538      	push	{r3, r4, r5, lr}
 80020de:	4605      	mov	r5, r0
 80020e0:	2900      	cmp	r1, #0
 80020e2:	d041      	beq.n	8002168 <_free_r+0x8c>
 80020e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80020e8:	1f0c      	subs	r4, r1, #4
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	bfb8      	it	lt
 80020ee:	18e4      	addlt	r4, r4, r3
 80020f0:	f7ff fe36 	bl	8001d60 <__malloc_lock>
 80020f4:	4a1d      	ldr	r2, [pc, #116]	@ (800216c <_free_r+0x90>)
 80020f6:	6813      	ldr	r3, [r2, #0]
 80020f8:	b933      	cbnz	r3, 8002108 <_free_r+0x2c>
 80020fa:	6063      	str	r3, [r4, #4]
 80020fc:	6014      	str	r4, [r2, #0]
 80020fe:	4628      	mov	r0, r5
 8002100:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002104:	f7ff be32 	b.w	8001d6c <__malloc_unlock>
 8002108:	42a3      	cmp	r3, r4
 800210a:	d908      	bls.n	800211e <_free_r+0x42>
 800210c:	6820      	ldr	r0, [r4, #0]
 800210e:	1821      	adds	r1, r4, r0
 8002110:	428b      	cmp	r3, r1
 8002112:	bf01      	itttt	eq
 8002114:	6819      	ldreq	r1, [r3, #0]
 8002116:	685b      	ldreq	r3, [r3, #4]
 8002118:	1809      	addeq	r1, r1, r0
 800211a:	6021      	streq	r1, [r4, #0]
 800211c:	e7ed      	b.n	80020fa <_free_r+0x1e>
 800211e:	461a      	mov	r2, r3
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	b10b      	cbz	r3, 8002128 <_free_r+0x4c>
 8002124:	42a3      	cmp	r3, r4
 8002126:	d9fa      	bls.n	800211e <_free_r+0x42>
 8002128:	6811      	ldr	r1, [r2, #0]
 800212a:	1850      	adds	r0, r2, r1
 800212c:	42a0      	cmp	r0, r4
 800212e:	d10b      	bne.n	8002148 <_free_r+0x6c>
 8002130:	6820      	ldr	r0, [r4, #0]
 8002132:	4401      	add	r1, r0
 8002134:	1850      	adds	r0, r2, r1
 8002136:	4283      	cmp	r3, r0
 8002138:	6011      	str	r1, [r2, #0]
 800213a:	d1e0      	bne.n	80020fe <_free_r+0x22>
 800213c:	6818      	ldr	r0, [r3, #0]
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	6053      	str	r3, [r2, #4]
 8002142:	4408      	add	r0, r1
 8002144:	6010      	str	r0, [r2, #0]
 8002146:	e7da      	b.n	80020fe <_free_r+0x22>
 8002148:	d902      	bls.n	8002150 <_free_r+0x74>
 800214a:	230c      	movs	r3, #12
 800214c:	602b      	str	r3, [r5, #0]
 800214e:	e7d6      	b.n	80020fe <_free_r+0x22>
 8002150:	6820      	ldr	r0, [r4, #0]
 8002152:	1821      	adds	r1, r4, r0
 8002154:	428b      	cmp	r3, r1
 8002156:	bf04      	itt	eq
 8002158:	6819      	ldreq	r1, [r3, #0]
 800215a:	685b      	ldreq	r3, [r3, #4]
 800215c:	6063      	str	r3, [r4, #4]
 800215e:	bf04      	itt	eq
 8002160:	1809      	addeq	r1, r1, r0
 8002162:	6021      	streq	r1, [r4, #0]
 8002164:	6054      	str	r4, [r2, #4]
 8002166:	e7ca      	b.n	80020fe <_free_r+0x22>
 8002168:	bd38      	pop	{r3, r4, r5, pc}
 800216a:	bf00      	nop
 800216c:	200003e4 	.word	0x200003e4

08002170 <_init>:
 8002170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002172:	bf00      	nop
 8002174:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002176:	bc08      	pop	{r3}
 8002178:	469e      	mov	lr, r3
 800217a:	4770      	bx	lr

0800217c <_fini>:
 800217c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800217e:	bf00      	nop
 8002180:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002182:	bc08      	pop	{r3}
 8002184:	469e      	mov	lr, r3
 8002186:	4770      	bx	lr
