Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Thu Oct 12 18:04:09 2017
| Host         : root running 64-bit elementary OS 0.4.1 Loki
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     5 |
| Minimum Number of register sites lost to control set restrictions |    22 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |            7 |
| No           | No                    | Yes                    |               9 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+---------------+------------------+------------------+----------------+
|                  Clock Signal                 | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------------------------------+---------------+------------------+------------------+----------------+
|  f/out[0]                                     |               |                  |                1 |              3 |
|  f/out[0]                                     |               | clear_IBUF       |                1 |              3 |
|  fsm/FSM_sequential_next_state_reg[3]_i_2_n_0 |               |                  |                1 |              4 |
|  cp/CLK                                       |               | d/AR[0]          |                1 |              6 |
|  clock_IBUF_BUFG                              |               |                  |                5 |             18 |
+-----------------------------------------------+---------------+------------------+------------------+----------------+


