$comment
	File created using the following command:
		vcd file ALU_3b.msim.vcd -direction
$end
$date
	Thu Mar 18 14:18:01 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module adder3b_vhd_vec_tst $end
$var wire 1 ! Aa3b [2] $end
$var wire 1 " Aa3b [1] $end
$var wire 1 # Aa3b [0] $end
$var wire 1 $ Ba3b [2] $end
$var wire 1 % Ba3b [1] $end
$var wire 1 & Ba3b [0] $end
$var wire 1 ' Cin3b $end
$var wire 1 ( Sa3b [3] $end
$var wire 1 ) Sa3b [2] $end
$var wire 1 * Sa3b [1] $end
$var wire 1 + Sa3b [0] $end

$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var wire 1 / devoe $end
$var wire 1 0 devclrn $end
$var wire 1 1 devpor $end
$var wire 1 2 ww_devoe $end
$var wire 1 3 ww_devclrn $end
$var wire 1 4 ww_devpor $end
$var wire 1 5 ww_Aa3b [2] $end
$var wire 1 6 ww_Aa3b [1] $end
$var wire 1 7 ww_Aa3b [0] $end
$var wire 1 8 ww_Ba3b [2] $end
$var wire 1 9 ww_Ba3b [1] $end
$var wire 1 : ww_Ba3b [0] $end
$var wire 1 ; ww_Cin3b $end
$var wire 1 < ww_Sa3b [3] $end
$var wire 1 = ww_Sa3b [2] $end
$var wire 1 > ww_Sa3b [1] $end
$var wire 1 ? ww_Sa3b [0] $end
$var wire 1 @ \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 A \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 B \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 C \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 D \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 E \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [4] $end
$var wire 1 F \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [3] $end
$var wire 1 G \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [2] $end
$var wire 1 H \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [1] $end
$var wire 1 I \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [0] $end
$var wire 1 J \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 K \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 L \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 M \~QUARTUS_CREATED_ADC2~~eoc\ $end
$var wire 1 N \Sa3b[0]~output_o\ $end
$var wire 1 O \Sa3b[1]~output_o\ $end
$var wire 1 P \Sa3b[2]~output_o\ $end
$var wire 1 Q \Sa3b[3]~output_o\ $end
$var wire 1 R \Aa3b[0]~input_o\ $end
$var wire 1 S \Cin3b~input_o\ $end
$var wire 1 T \Ba3b[0]~input_o\ $end
$var wire 1 U \FA0|M2|s1~0_combout\ $end
$var wire 1 V \Ba3b[1]~input_o\ $end
$var wire 1 W \Aa3b[1]~input_o\ $end
$var wire 1 X \FA0|Cout~0_combout\ $end
$var wire 1 Y \FA1|M2|s1~combout\ $end
$var wire 1 Z \Aa3b[2]~input_o\ $end
$var wire 1 [ \Ba3b[2]~input_o\ $end
$var wire 1 \ \FA1|Cout~0_combout\ $end
$var wire 1 ] \FA2|M2|s1~combout\ $end
$var wire 1 ^ \FA2|Cout~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0,
1-
x.
1/
10
11
12
13
14
0;
0J
zK
zL
zM
1N
0O
1P
0Q
1R
0S
0T
1U
1V
1W
0X
0Y
0Z
0[
1\
1]
0^
0!
1"
1#
0$
1%
0&
05
16
17
08
19
0:
0<
1=
0>
1?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0(
1)
0*
1+
$end
#8000000
1!
0"
1$
06
15
18
1[
1Z
0W
1Y
0\
1^
1Q
1O
0]
1<
1>
0P
1*
1(
0=
0)
#16000000
1"
0#
1&
07
16
1:
1T
1W
0R
0Y
1\
0O
1]
0>
1P
0*
1=
1)
#24000000
1#
0$
0%
17
09
08
0[
0V
1R
0U
1X
1Y
0\
0]
0P
1O
0N
1]
0^
0Y
1\
0=
1>
0?
0O
0Q
1P
0]
1^
0+
1*
0)
0>
0<
1=
1Q
0P
0*
1)
0(
1<
0=
0)
1(
#32000000
0#
0"
0&
0!
07
06
05
0:
0T
0Z
0W
0R
1Y
0\
1]
0^
0X
0Q
1P
1O
0Y
0]
0<
1=
1>
0P
0O
1*
1)
0(
0=
0>
0*
0)
#100000000
