

================================================================
== Vitis HLS Report for 'tpgPatternCrossHatch'
================================================================
* Date:           Mon Sep  5 13:06:26 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  9.641 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  20.000 ns|  20.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                             |                  |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |           Instance          |      Module      |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------+------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_reg_ap_uint_10_s_fu_173  |reg_ap_uint_10_s  |        1|        1|  20.000 ns|  20.000 ns|    1|    1|      yes|
        +-----------------------------+------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    368|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|     11|     13|    -|
|Memory           |        0|   -|     16|      2|    -|
|Multiplexer      |        -|   -|      -|     52|    -|
|Register         |        -|   -|     26|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     53|    435|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+------------------+---------+----+----+----+-----+
    |           Instance          |      Module      | BRAM_18K| DSP| FF | LUT| URAM|
    +-----------------------------+------------------+---------+----+----+----+-----+
    |grp_reg_ap_uint_10_s_fu_173  |reg_ap_uint_10_s  |        0|   0|  11|  13|    0|
    +-----------------------------+------------------+---------+----+----+----+-----+
    |Total                        |                  |        0|   0|  11|  13|    0|
    +-----------------------------+------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |                   Module                  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |blkYuv_1_U  |tpgPatternCrossHatch_blkYuv_1_ROM_AUTO_1R  |        0|  8|   1|    0|     3|    8|     1|           24|
    |whiYuv_1_U  |tpgPatternCrossHatch_whiYuv_1_ROM_AUTO_1R  |        0|  8|   1|    0|     3|    8|     1|           24|
    +------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                                           |        0| 16|   2|    0|     6|   16|     2|           48|
    +------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |add_ln1396_fu_151_p2           |         +|   0|  0|  21|          14|           4|
    |add_ln1398_fu_187_p2           |         +|   0|  0|  21|          14|           4|
    |add_ln1404_fu_217_p2           |         +|   0|  0|  24|          17|           2|
    |add_ln886_3_fu_433_p2          |         +|   0|  0|  17|          10|           1|
    |add_ln886_fu_275_p2            |         +|   0|  0|  17|          10|           1|
    |grp_reg_ap_uint_10_s_fu_173_d  |         +|   0|  0|  17|          10|           2|
    |ret_V_fu_249_p2                |         +|   0|  0|  18|          11|           2|
    |sub40_fu_317_p2                |         +|   0|  0|  24|          17|           2|
    |sub_ln887_fu_415_p2            |         -|   0|  0|  17|          10|          10|
    |and_ln1404_fu_229_p2           |       and|   0|  0|   2|           1|           1|
    |and_ln1409_fu_269_p2           |       and|   0|  0|   2|           1|           1|
    |ap_condition_433               |       and|   0|  0|   2|           1|           1|
    |ap_condition_437               |       and|   0|  0|   2|           1|           1|
    |ap_condition_440               |       and|   0|  0|   2|           1|           1|
    |ap_condition_443               |       and|   0|  0|   2|           1|           1|
    |ap_condition_77                |       and|   0|  0|   2|           1|           1|
    |sel_tmp6_fu_462_p2             |       and|   0|  0|   2|           1|           1|
    |sel_tmp_fu_451_p2              |       and|   0|  0|   2|           1|           1|
    |cmp80_fu_323_p2                |      icmp|   0|  0|  11|           8|           1|
    |cmp82_fu_329_p2                |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln1065_1_fu_409_p2        |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln1065_fu_263_p2          |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln1073_fu_403_p2          |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln1404_1_fu_211_p2        |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1404_2_fu_223_p2        |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln1404_fu_197_p2          |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1428_fu_335_p2          |      icmp|   0|  0|  13|          17|          17|
    |or_ln1449_fu_445_p2            |        or|   0|  0|   2|           1|           1|
    |or_ln1459_fu_361_p2            |        or|   0|  0|   2|           1|           1|
    |conv2_i_i15_fu_385_p3          |    select|   0|  0|   9|           1|           2|
    |conv2_i_i_fu_392_p3            |    select|   0|  0|   9|           1|           1|
    |newSel9_fu_480_p3              |    select|   0|  0|   8|           1|           2|
    |newSel_fu_467_p3               |    select|   0|  0|   8|           1|           1|
    |pix_val_V_8_fu_496_p3          |    select|   0|  0|   8|           1|           8|
    |pix_val_V_fu_488_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln1459_1_fu_353_p3      |    select|   0|  0|   3|           1|           1|
    |select_ln1459_fu_367_p3        |    select|   0|  0|   2|           1|           2|
    |select_ln1472_fu_504_p3        |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0                  |       xor|   0|  0|   2|           1|           2|
    |or_cond_fu_475_p2              |       xor|   0|  0|   2|           1|           1|
    |xor_ln1449_fu_456_p2           |       xor|   0|  0|   2|           1|           2|
    +-------------------------------+----------+----+---+----+------------+------------+
    |Total                          |          |   0|  0| 368|         249|         140|
    +-------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_hHatch_phi_fu_126_p10     |  13|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_hHatch_reg_122  |   9|          2|    1|          2|
    |xCount_V_2                           |  21|          5|   10|         50|
    |yCount_V_2                           |   9|          2|   10|         20|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  52|         12|   22|         75|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_hHatch_reg_122  |   1|   0|    1|          0|
    |icmp_ln1404_1_reg_533                |   1|   0|    1|          0|
    |icmp_ln1428_reg_552                  |   1|   0|    1|          0|
    |vHatch                               |   1|   0|    1|          0|
    |xCount_V_2                           |  10|   0|   10|          0|
    |yCount_V_2                           |  10|   0|   10|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |  26|   0|   26|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------+-----+-----+------------+----------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  tpgPatternCrossHatch|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  tpgPatternCrossHatch|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  tpgPatternCrossHatch|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  tpgPatternCrossHatch|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  tpgPatternCrossHatch|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  tpgPatternCrossHatch|  return value|
|ap_ce        |   in|    1|  ap_ctrl_hs|  tpgPatternCrossHatch|  return value|
|ap_return_0  |  out|    8|  ap_ctrl_hs|  tpgPatternCrossHatch|  return value|
|ap_return_1  |  out|    8|  ap_ctrl_hs|  tpgPatternCrossHatch|  return value|
|ap_return_2  |  out|    8|  ap_ctrl_hs|  tpgPatternCrossHatch|  return value|
|y            |   in|   16|     ap_none|                     y|        scalar|
|x            |   in|   16|     ap_none|                     x|        scalar|
|width        |   in|   16|   ap_stable|                 width|        scalar|
|height       |   in|   16|   ap_stable|                height|        scalar|
|color        |   in|    8|   ap_stable|                 color|        scalar|
+-------------+-----+-----+------------+----------------------+--------------+

