{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1475218309191 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1475218309194 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 29 23:51:49 2016 " "Processing started: Thu Sep 29 23:51:49 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1475218309194 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1475218309194 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c task3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c task3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1475218309194 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1475218309525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "Verilog/vga_pll.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475218316950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475218316950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "Verilog/vga_controller.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475218316951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475218316951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "Verilog/vga_address_translator.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475218316953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475218316953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "Verilog/vga_adapter.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475218316954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475218316954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/task3.v 3 3 " "Found 3 design units, including 3 entities, in source file verilog/task3.v" { { "Info" "ISGN_ENTITY_NAME" "1 task3 " "Found entity 1: task3" {  } { { "Verilog/task3.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/task3.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475218316955 ""} { "Info" "ISGN_ENTITY_NAME" "2 flipflope " "Found entity 2: flipflope" {  } { { "Verilog/task3.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/task3.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475218316955 ""} { "Info" "ISGN_ENTITY_NAME" "3 flipflop " "Found entity 3: flipflop" {  } { { "Verilog/task3.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/task3.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475218316955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475218316955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 statemachine " "Found entity 1: statemachine" {  } { { "Verilog/statemachine.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/statemachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475218316957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475218316957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "Verilog/datapath.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475218316959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475218316959 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "task3 " "Elaborating entity \"task3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1475218316998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:vga_u0 " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:vga_u0\"" {  } { { "Verilog/task3.v" "vga_u0" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/task3.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475218316999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:vga_u0\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:vga_u0\|vga_address_translator:user_input_translator\"" {  } { { "Verilog/vga_adapter.v" "user_input_translator" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/vga_adapter.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475218317000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:vga_u0\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:vga_u0\|altsyncram:VideoMemory\"" {  } { { "Verilog/vga_adapter.v" "VideoMemory" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/vga_adapter.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475218317025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:vga_u0\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:vga_u0\|altsyncram:VideoMemory\"" {  } { { "Verilog/vga_adapter.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/vga_adapter.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475218317026 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:vga_u0\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:vga_u0\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475218317027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475218317027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475218317027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475218317027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475218317027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475218317027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475218317027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475218317027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475218317027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475218317027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475218317027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475218317027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475218317027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475218317027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE background.mif " "Parameter \"INIT_FILE\" = \"background.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475218317027 ""}  } { { "Verilog/vga_adapter.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/vga_adapter.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1475218317027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pnm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pnm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pnm1 " "Found entity 1: altsyncram_pnm1" {  } { { "db/altsyncram_pnm1.tdf" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/db/altsyncram_pnm1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475218317064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475218317064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pnm1 vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_pnm1:auto_generated " "Elaborating entity \"altsyncram_pnm1\" for hierarchy \"vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_pnm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475218317064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/db/decode_7la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475218317099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475218317099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_pnm1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_pnm1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_pnm1.tdf" "decode2" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/db/altsyncram_pnm1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475218317099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/db/decode_01a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475218317133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475218317133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_pnm1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_pnm1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_pnm1.tdf" "rden_decode_b" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/db/altsyncram_pnm1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475218317133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ifb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ifb " "Found entity 1: mux_ifb" {  } { { "db/mux_ifb.tdf" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/db/mux_ifb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475218317167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475218317167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ifb vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_pnm1:auto_generated\|mux_ifb:mux3 " "Elaborating entity \"mux_ifb\" for hierarchy \"vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_pnm1:auto_generated\|mux_ifb:mux3\"" {  } { { "db/altsyncram_pnm1.tdf" "mux3" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/db/altsyncram_pnm1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475218317167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:vga_u0\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:vga_u0\|vga_pll:mypll\"" {  } { { "Verilog/vga_adapter.v" "mypll" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/vga_adapter.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475218317170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "Verilog/vga_pll.v" "altpll_component" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475218317189 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "Verilog/vga_pll.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475218317190 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475218317191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475218317191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475218317191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475218317191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475218317191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475218317191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475218317191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475218317191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475218317191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475218317191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475218317191 ""}  } { { "Verilog/vga_pll.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1475218317191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/db/altpll_80u.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475218317226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475218317226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475218317226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:vga_u0\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:vga_u0\|vga_controller:controller\"" {  } { { "Verilog/vga_adapter.v" "controller" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/vga_adapter.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475218317229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "Verilog/task3.v" "dp" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/task3.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475218317230 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 datapath.v(35) " "Verilog HDL assignment warning at datapath.v(35): truncated value with size 32 to match size of target (1)" {  } { { "Verilog/datapath.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/datapath.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1475218317231 "|task3|datapath:dp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 datapath.v(36) " "Verilog HDL assignment warning at datapath.v(36): truncated value with size 32 to match size of target (1)" {  } { { "Verilog/datapath.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/datapath.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1475218317231 "|task3|datapath:dp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(40) " "Verilog HDL assignment warning at datapath.v(40): truncated value with size 32 to match size of target (8)" {  } { { "Verilog/datapath.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/datapath.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1475218317231 "|task3|datapath:dp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 datapath.v(41) " "Verilog HDL assignment warning at datapath.v(41): truncated value with size 32 to match size of target (7)" {  } { { "Verilog/datapath.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/datapath.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1475218317232 "|task3|datapath:dp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 datapath.v(55) " "Verilog HDL assignment warning at datapath.v(55): truncated value with size 32 to match size of target (4)" {  } { { "Verilog/datapath.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/datapath.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1475218317232 "|task3|datapath:dp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 datapath.v(72) " "Verilog HDL assignment warning at datapath.v(72): truncated value with size 32 to match size of target (16)" {  } { { "Verilog/datapath.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/datapath.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1475218317233 "|task3|datapath:dp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 datapath.v(76) " "Verilog HDL assignment warning at datapath.v(76): truncated value with size 32 to match size of target (16)" {  } { { "Verilog/datapath.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/datapath.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1475218317233 "|task3|datapath:dp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(85) " "Verilog HDL assignment warning at datapath.v(85): truncated value with size 32 to match size of target (8)" {  } { { "Verilog/datapath.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/datapath.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1475218317233 "|task3|datapath:dp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 datapath.v(86) " "Verilog HDL assignment warning at datapath.v(86): truncated value with size 32 to match size of target (7)" {  } { { "Verilog/datapath.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/datapath.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1475218317233 "|task3|datapath:dp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(89) " "Verilog HDL assignment warning at datapath.v(89): truncated value with size 32 to match size of target (8)" {  } { { "Verilog/datapath.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/datapath.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1475218317234 "|task3|datapath:dp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 datapath.v(90) " "Verilog HDL assignment warning at datapath.v(90): truncated value with size 32 to match size of target (7)" {  } { { "Verilog/datapath.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/datapath.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1475218317234 "|task3|datapath:dp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(93) " "Verilog HDL assignment warning at datapath.v(93): truncated value with size 32 to match size of target (8)" {  } { { "Verilog/datapath.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/datapath.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1475218317234 "|task3|datapath:dp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 datapath.v(94) " "Verilog HDL assignment warning at datapath.v(94): truncated value with size 32 to match size of target (7)" {  } { { "Verilog/datapath.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/datapath.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1475218317234 "|task3|datapath:dp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(97) " "Verilog HDL assignment warning at datapath.v(97): truncated value with size 32 to match size of target (8)" {  } { { "Verilog/datapath.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/datapath.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1475218317234 "|task3|datapath:dp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 datapath.v(98) " "Verilog HDL assignment warning at datapath.v(98): truncated value with size 32 to match size of target (7)" {  } { { "Verilog/datapath.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/datapath.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1475218317234 "|task3|datapath:dp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(101) " "Verilog HDL assignment warning at datapath.v(101): truncated value with size 32 to match size of target (8)" {  } { { "Verilog/datapath.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/datapath.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1475218317234 "|task3|datapath:dp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 datapath.v(102) " "Verilog HDL assignment warning at datapath.v(102): truncated value with size 32 to match size of target (7)" {  } { { "Verilog/datapath.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/datapath.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1475218317234 "|task3|datapath:dp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(105) " "Verilog HDL assignment warning at datapath.v(105): truncated value with size 32 to match size of target (8)" {  } { { "Verilog/datapath.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/datapath.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1475218317234 "|task3|datapath:dp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 datapath.v(106) " "Verilog HDL assignment warning at datapath.v(106): truncated value with size 32 to match size of target (7)" {  } { { "Verilog/datapath.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/datapath.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1475218317234 "|task3|datapath:dp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(109) " "Verilog HDL assignment warning at datapath.v(109): truncated value with size 32 to match size of target (8)" {  } { { "Verilog/datapath.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/datapath.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1475218317235 "|task3|datapath:dp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 datapath.v(110) " "Verilog HDL assignment warning at datapath.v(110): truncated value with size 32 to match size of target (7)" {  } { { "Verilog/datapath.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/datapath.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1475218317235 "|task3|datapath:dp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(113) " "Verilog HDL assignment warning at datapath.v(113): truncated value with size 32 to match size of target (8)" {  } { { "Verilog/datapath.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/datapath.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1475218317235 "|task3|datapath:dp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 datapath.v(114) " "Verilog HDL assignment warning at datapath.v(114): truncated value with size 32 to match size of target (7)" {  } { { "Verilog/datapath.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/datapath.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1475218317235 "|task3|datapath:dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflope datapath:dp\|flipflope:x_register " "Elaborating entity \"flipflope\" for hierarchy \"datapath:dp\|flipflope:x_register\"" {  } { { "Verilog/datapath.v" "x_register" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/datapath.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475218317255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflope datapath:dp\|flipflope:y_register " "Elaborating entity \"flipflope\" for hierarchy \"datapath:dp\|flipflope:y_register\"" {  } { { "Verilog/datapath.v" "y_register" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/datapath.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475218317256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflope datapath:dp\|flipflope:counter_ff " "Elaborating entity \"flipflope\" for hierarchy \"datapath:dp\|flipflope:counter_ff\"" {  } { { "Verilog/datapath.v" "counter_ff" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/datapath.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475218317257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflope datapath:dp\|flipflope:offsetx_ff " "Elaborating entity \"flipflope\" for hierarchy \"datapath:dp\|flipflope:offsetx_ff\"" {  } { { "Verilog/datapath.v" "offsetx_ff" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/datapath.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475218317257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflope datapath:dp\|flipflope:crit_ff " "Elaborating entity \"flipflope\" for hierarchy \"datapath:dp\|flipflope:crit_ff\"" {  } { { "Verilog/datapath.v" "crit_ff" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/datapath.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475218317258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "statemachine statemachine:sm " "Elaborating entity \"statemachine\" for hierarchy \"statemachine:sm\"" {  } { { "Verilog/task3.v" "sm" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/task3.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475218317259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop statemachine:sm\|flipflop:state_register " "Elaborating entity \"flipflop\" for hierarchy \"statemachine:sm\|flipflop:state_register\"" {  } { { "Verilog/statemachine.v" "state_register" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/statemachine.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475218317260 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 task3.v(100) " "Verilog HDL assignment warning at task3.v(100): truncated value with size 32 to match size of target (4)" {  } { { "Verilog/task3.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/task3.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1475218317261 "|task3|statemachine:sm|flipflop:state_register"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "Verilog/task3.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/task3.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475218318156 "|task3|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1475218318156 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1475218318238 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1475218318784 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475218318784 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1475218318817 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/db/altpll_80u.tdf" 34 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1475218318817 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Verilog/task3.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/task3.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475218318868 "|task3|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Verilog/task3.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/task3.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475218318868 "|task3|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Verilog/task3.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENLabs/Year 3/CPEN311/CPEN311/lab2/Task2_3_4/Verilog/task3.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475218318868 "|task3|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1475218318868 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "431 " "Implemented 431 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1475218318871 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1475218318871 ""} { "Info" "ICUT_CUT_TM_LCELLS" "381 " "Implemented 381 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1475218318871 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1475218318871 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1475218318871 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1475218318871 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "763 " "Peak virtual memory: 763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1475218318906 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 29 23:51:58 2016 " "Processing ended: Thu Sep 29 23:51:58 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1475218318906 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1475218318906 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1475218318906 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1475218318906 ""}
