    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; VDAC8_1_viDAC8
VDAC8_1_viDAC8__CR0 EQU CYREG_DAC3_CR0
VDAC8_1_viDAC8__CR1 EQU CYREG_DAC3_CR1
VDAC8_1_viDAC8__D EQU CYREG_DAC3_D
VDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_1_viDAC8__PM_ACT_MSK EQU 0x08
VDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_1_viDAC8__PM_STBY_MSK EQU 0x08
VDAC8_1_viDAC8__STROBE EQU CYREG_DAC3_STROBE
VDAC8_1_viDAC8__SW0 EQU CYREG_DAC3_SW0
VDAC8_1_viDAC8__SW2 EQU CYREG_DAC3_SW2
VDAC8_1_viDAC8__SW3 EQU CYREG_DAC3_SW3
VDAC8_1_viDAC8__SW4 EQU CYREG_DAC3_SW4
VDAC8_1_viDAC8__TR EQU CYREG_DAC3_TR
VDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
VDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
VDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
VDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
VDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
VDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
VDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
VDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
VDAC8_1_viDAC8__TRIM__TR EQU CYREG_FLSHID_MFG_CFG_DAC3_TR
VDAC8_1_viDAC8__TST EQU CYREG_DAC3_TST

; VDAC8_2_viDAC8
VDAC8_2_viDAC8__CR0 EQU CYREG_DAC1_CR0
VDAC8_2_viDAC8__CR1 EQU CYREG_DAC1_CR1
VDAC8_2_viDAC8__D EQU CYREG_DAC1_D
VDAC8_2_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_2_viDAC8__PM_ACT_MSK EQU 0x02
VDAC8_2_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_2_viDAC8__PM_STBY_MSK EQU 0x02
VDAC8_2_viDAC8__STROBE EQU CYREG_DAC1_STROBE
VDAC8_2_viDAC8__SW0 EQU CYREG_DAC1_SW0
VDAC8_2_viDAC8__SW2 EQU CYREG_DAC1_SW2
VDAC8_2_viDAC8__SW3 EQU CYREG_DAC1_SW3
VDAC8_2_viDAC8__SW4 EQU CYREG_DAC1_SW4
VDAC8_2_viDAC8__TR EQU CYREG_DAC1_TR
VDAC8_2_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M1
VDAC8_2_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M2
VDAC8_2_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M3
VDAC8_2_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M4
VDAC8_2_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M5
VDAC8_2_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M6
VDAC8_2_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M7
VDAC8_2_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M8
VDAC8_2_viDAC8__TRIM__TR EQU CYREG_FLSHID_MFG_CFG_DAC1_TR
VDAC8_2_viDAC8__TST EQU CYREG_DAC1_TST

; VDAC8_3_viDAC8
VDAC8_3_viDAC8__CR0 EQU CYREG_DAC2_CR0
VDAC8_3_viDAC8__CR1 EQU CYREG_DAC2_CR1
VDAC8_3_viDAC8__D EQU CYREG_DAC2_D
VDAC8_3_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_3_viDAC8__PM_ACT_MSK EQU 0x04
VDAC8_3_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_3_viDAC8__PM_STBY_MSK EQU 0x04
VDAC8_3_viDAC8__STROBE EQU CYREG_DAC2_STROBE
VDAC8_3_viDAC8__SW0 EQU CYREG_DAC2_SW0
VDAC8_3_viDAC8__SW2 EQU CYREG_DAC2_SW2
VDAC8_3_viDAC8__SW3 EQU CYREG_DAC2_SW3
VDAC8_3_viDAC8__SW4 EQU CYREG_DAC2_SW4
VDAC8_3_viDAC8__TR EQU CYREG_DAC2_TR
VDAC8_3_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
VDAC8_3_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
VDAC8_3_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
VDAC8_3_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
VDAC8_3_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
VDAC8_3_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
VDAC8_3_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
VDAC8_3_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
VDAC8_3_viDAC8__TRIM__TR EQU CYREG_FLSHID_MFG_CFG_DAC2_TR
VDAC8_3_viDAC8__TST EQU CYREG_DAC2_TST

; Test_Button_1
Test_Button_1__0__MASK EQU 0x02
Test_Button_1__0__PC EQU CYREG_PRT6_PC1
Test_Button_1__0__PORT EQU 6
Test_Button_1__0__SHIFT EQU 1
Test_Button_1__AG EQU CYREG_PRT6_AG
Test_Button_1__AMUX EQU CYREG_PRT6_AMUX
Test_Button_1__BIE EQU CYREG_PRT6_BIE
Test_Button_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Test_Button_1__BYP EQU CYREG_PRT6_BYP
Test_Button_1__CTL EQU CYREG_PRT6_CTL
Test_Button_1__DM0 EQU CYREG_PRT6_DM0
Test_Button_1__DM1 EQU CYREG_PRT6_DM1
Test_Button_1__DM2 EQU CYREG_PRT6_DM2
Test_Button_1__DR EQU CYREG_PRT6_DR
Test_Button_1__INP_DIS EQU CYREG_PRT6_INP_DIS
Test_Button_1__INTSTAT EQU CYREG_PICU6_INTSTAT
Test_Button_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Test_Button_1__LCD_EN EQU CYREG_PRT6_LCD_EN
Test_Button_1__MASK EQU 0x02
Test_Button_1__PORT EQU 6
Test_Button_1__PRT EQU CYREG_PRT6_PRT
Test_Button_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Test_Button_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Test_Button_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Test_Button_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Test_Button_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Test_Button_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Test_Button_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Test_Button_1__PS EQU CYREG_PRT6_PS
Test_Button_1__SHIFT EQU 1
Test_Button_1__SLW EQU CYREG_PRT6_SLW
Test_Button_1__SNAP EQU CYREG_PICU6_SNAP

; Test_Button_2
Test_Button_2__0__MASK EQU 0x20
Test_Button_2__0__PC EQU CYREG_PRT15_PC5
Test_Button_2__0__PORT EQU 15
Test_Button_2__0__SHIFT EQU 5
Test_Button_2__AG EQU CYREG_PRT15_AG
Test_Button_2__AMUX EQU CYREG_PRT15_AMUX
Test_Button_2__BIE EQU CYREG_PRT15_BIE
Test_Button_2__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Test_Button_2__BYP EQU CYREG_PRT15_BYP
Test_Button_2__CTL EQU CYREG_PRT15_CTL
Test_Button_2__DM0 EQU CYREG_PRT15_DM0
Test_Button_2__DM1 EQU CYREG_PRT15_DM1
Test_Button_2__DM2 EQU CYREG_PRT15_DM2
Test_Button_2__DR EQU CYREG_PRT15_DR
Test_Button_2__INP_DIS EQU CYREG_PRT15_INP_DIS
Test_Button_2__INTSTAT EQU CYREG_PICU15_INTSTAT
Test_Button_2__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Test_Button_2__LCD_EN EQU CYREG_PRT15_LCD_EN
Test_Button_2__MASK EQU 0x20
Test_Button_2__PORT EQU 15
Test_Button_2__PRT EQU CYREG_PRT15_PRT
Test_Button_2__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Test_Button_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Test_Button_2__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Test_Button_2__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Test_Button_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Test_Button_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Test_Button_2__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Test_Button_2__PS EQU CYREG_PRT15_PS
Test_Button_2__SHIFT EQU 5
Test_Button_2__SLW EQU CYREG_PRT15_SLW
Test_Button_2__SNAP EQU CYREG_PICU15_SNAP

; I2C_bI2C_UDB
I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
I2C_bI2C_UDB_AsyncCtl_CtrlReg__1__MASK EQU 0x02
I2C_bI2C_UDB_AsyncCtl_CtrlReg__1__POS EQU 1
I2C_bI2C_UDB_AsyncCtl_CtrlReg__2__MASK EQU 0x04
I2C_bI2C_UDB_AsyncCtl_CtrlReg__2__POS EQU 2
I2C_bI2C_UDB_AsyncCtl_CtrlReg__4__MASK EQU 0x10
I2C_bI2C_UDB_AsyncCtl_CtrlReg__4__POS EQU 4
I2C_bI2C_UDB_AsyncCtl_CtrlReg__5__MASK EQU 0x20
I2C_bI2C_UDB_AsyncCtl_CtrlReg__5__POS EQU 5
I2C_bI2C_UDB_AsyncCtl_CtrlReg__6__MASK EQU 0x40
I2C_bI2C_UDB_AsyncCtl_CtrlReg__6__POS EQU 6
I2C_bI2C_UDB_AsyncCtl_CtrlReg__7__MASK EQU 0x80
I2C_bI2C_UDB_AsyncCtl_CtrlReg__7__POS EQU 7
I2C_bI2C_UDB_AsyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
I2C_bI2C_UDB_AsyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
I2C_bI2C_UDB_AsyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
I2C_bI2C_UDB_AsyncCtl_CtrlReg__COUNT_REG EQU CYREG_B1_UDB09_CTL
I2C_bI2C_UDB_AsyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
I2C_bI2C_UDB_AsyncCtl_CtrlReg__MASK EQU 0xF6
I2C_bI2C_UDB_AsyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
I2C_bI2C_UDB_AsyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
I2C_bI2C_UDB_AsyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
I2C_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
I2C_bI2C_UDB_Master_ClkGen_u0__A0_REG EQU CYREG_B0_UDB04_A0
I2C_bI2C_UDB_Master_ClkGen_u0__A1_REG EQU CYREG_B0_UDB04_A1
I2C_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
I2C_bI2C_UDB_Master_ClkGen_u0__D0_REG EQU CYREG_B0_UDB04_D0
I2C_bI2C_UDB_Master_ClkGen_u0__D1_REG EQU CYREG_B0_UDB04_D1
I2C_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
I2C_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
I2C_bI2C_UDB_Master_ClkGen_u0__F0_REG EQU CYREG_B0_UDB04_F0
I2C_bI2C_UDB_Master_ClkGen_u0__F1_REG EQU CYREG_B0_UDB04_F1
I2C_bI2C_UDB_Shifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
I2C_bI2C_UDB_Shifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
I2C_bI2C_UDB_Shifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
I2C_bI2C_UDB_Shifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
I2C_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
I2C_bI2C_UDB_Shifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
I2C_bI2C_UDB_Shifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
I2C_bI2C_UDB_Shifter_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
I2C_bI2C_UDB_Shifter_u0__A0_REG EQU CYREG_B0_UDB08_A0
I2C_bI2C_UDB_Shifter_u0__A1_REG EQU CYREG_B0_UDB08_A1
I2C_bI2C_UDB_Shifter_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
I2C_bI2C_UDB_Shifter_u0__D0_REG EQU CYREG_B0_UDB08_D0
I2C_bI2C_UDB_Shifter_u0__D1_REG EQU CYREG_B0_UDB08_D1
I2C_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
I2C_bI2C_UDB_Shifter_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
I2C_bI2C_UDB_Shifter_u0__F0_REG EQU CYREG_B0_UDB08_F0
I2C_bI2C_UDB_Shifter_u0__F1_REG EQU CYREG_B0_UDB08_F1
I2C_bI2C_UDB_StsReg__0__MASK EQU 0x01
I2C_bI2C_UDB_StsReg__0__POS EQU 0
I2C_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
I2C_bI2C_UDB_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
I2C_bI2C_UDB_StsReg__1__MASK EQU 0x02
I2C_bI2C_UDB_StsReg__1__POS EQU 1
I2C_bI2C_UDB_StsReg__2__MASK EQU 0x04
I2C_bI2C_UDB_StsReg__2__POS EQU 2
I2C_bI2C_UDB_StsReg__3__MASK EQU 0x08
I2C_bI2C_UDB_StsReg__3__POS EQU 3
I2C_bI2C_UDB_StsReg__4__MASK EQU 0x10
I2C_bI2C_UDB_StsReg__4__POS EQU 4
I2C_bI2C_UDB_StsReg__5__MASK EQU 0x20
I2C_bI2C_UDB_StsReg__5__POS EQU 5
I2C_bI2C_UDB_StsReg__MASK EQU 0x3F
I2C_bI2C_UDB_StsReg__MASK_REG EQU CYREG_B0_UDB08_MSK
I2C_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
I2C_bI2C_UDB_StsReg__STATUS_REG EQU CYREG_B0_UDB08_ST

; I2C_IntClock
I2C_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
I2C_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
I2C_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
I2C_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
I2C_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
I2C_IntClock__PM_ACT_MSK EQU 0x02
I2C_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
I2C_IntClock__PM_STBY_MSK EQU 0x02

; Servo_PWMUDB
Servo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Servo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Servo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Servo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Servo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Servo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Servo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Servo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Servo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Servo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK EQU 0x80
Servo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS EQU 7
Servo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Servo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
Servo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Servo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB07_CTL
Servo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Servo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK EQU 0x80
Servo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Servo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB07_MSK
Servo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Servo_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Servo_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Servo_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Servo_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Servo_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Servo_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Servo_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Servo_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Servo_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
Servo_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
Servo_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Servo_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
Servo_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
Servo_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Servo_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Servo_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
Servo_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB06_F1
Servo_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
Servo_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
Servo_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
Servo_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
Servo_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Servo_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
Servo_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
Servo_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
Servo_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB07_A0
Servo_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB07_A1
Servo_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
Servo_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB07_D0
Servo_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB07_D1
Servo_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Servo_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
Servo_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB07_F0
Servo_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB07_F1
Servo_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Servo_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Servo_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK EQU 0x01
Servo_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS EQU 0
Servo_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Servo_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
Servo_PWMUDB_sSTSReg_nrstSts_stsreg__1__MASK EQU 0x02
Servo_PWMUDB_sSTSReg_nrstSts_stsreg__1__POS EQU 1
Servo_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK EQU 0x04
Servo_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS EQU 2
Servo_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK EQU 0x08
Servo_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS EQU 3
Servo_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK EQU 0x20
Servo_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS EQU 5
Servo_PWMUDB_sSTSReg_nrstSts_stsreg__MASK EQU 0x2F
Servo_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG EQU CYREG_B1_UDB06_MSK
Servo_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Servo_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB06_ST

; I2C_I2C_IRQ
I2C_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_I2C_IRQ__INTC_MASK EQU 0x100000
I2C_I2C_IRQ__INTC_NUMBER EQU 20
I2C_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_20
I2C_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Err_LED_1
Err_LED_1__0__MASK EQU 0x04
Err_LED_1__0__PC EQU CYREG_PRT6_PC2
Err_LED_1__0__PORT EQU 6
Err_LED_1__0__SHIFT EQU 2
Err_LED_1__AG EQU CYREG_PRT6_AG
Err_LED_1__AMUX EQU CYREG_PRT6_AMUX
Err_LED_1__BIE EQU CYREG_PRT6_BIE
Err_LED_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Err_LED_1__BYP EQU CYREG_PRT6_BYP
Err_LED_1__CTL EQU CYREG_PRT6_CTL
Err_LED_1__DM0 EQU CYREG_PRT6_DM0
Err_LED_1__DM1 EQU CYREG_PRT6_DM1
Err_LED_1__DM2 EQU CYREG_PRT6_DM2
Err_LED_1__DR EQU CYREG_PRT6_DR
Err_LED_1__INP_DIS EQU CYREG_PRT6_INP_DIS
Err_LED_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Err_LED_1__LCD_EN EQU CYREG_PRT6_LCD_EN
Err_LED_1__MASK EQU 0x04
Err_LED_1__PORT EQU 6
Err_LED_1__PRT EQU CYREG_PRT6_PRT
Err_LED_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Err_LED_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Err_LED_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Err_LED_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Err_LED_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Err_LED_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Err_LED_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Err_LED_1__PS EQU CYREG_PRT6_PS
Err_LED_1__SHIFT EQU 2
Err_LED_1__SLW EQU CYREG_PRT6_SLW

; Err_LED_2
Err_LED_2__0__MASK EQU 0x08
Err_LED_2__0__PC EQU CYREG_PRT6_PC3
Err_LED_2__0__PORT EQU 6
Err_LED_2__0__SHIFT EQU 3
Err_LED_2__AG EQU CYREG_PRT6_AG
Err_LED_2__AMUX EQU CYREG_PRT6_AMUX
Err_LED_2__BIE EQU CYREG_PRT6_BIE
Err_LED_2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Err_LED_2__BYP EQU CYREG_PRT6_BYP
Err_LED_2__CTL EQU CYREG_PRT6_CTL
Err_LED_2__DM0 EQU CYREG_PRT6_DM0
Err_LED_2__DM1 EQU CYREG_PRT6_DM1
Err_LED_2__DM2 EQU CYREG_PRT6_DM2
Err_LED_2__DR EQU CYREG_PRT6_DR
Err_LED_2__INP_DIS EQU CYREG_PRT6_INP_DIS
Err_LED_2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Err_LED_2__LCD_EN EQU CYREG_PRT6_LCD_EN
Err_LED_2__MASK EQU 0x08
Err_LED_2__PORT EQU 6
Err_LED_2__PRT EQU CYREG_PRT6_PRT
Err_LED_2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Err_LED_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Err_LED_2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Err_LED_2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Err_LED_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Err_LED_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Err_LED_2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Err_LED_2__PS EQU CYREG_PRT6_PS
Err_LED_2__SHIFT EQU 3
Err_LED_2__SLW EQU CYREG_PRT6_SLW

; Button_1
Button_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Button_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Button_1__INTC_MASK EQU 0x400
Button_1__INTC_NUMBER EQU 10
Button_1__INTC_PRIOR_NUM EQU 7
Button_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_10
Button_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Button_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Button_2
Button_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Button_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Button_2__INTC_MASK EQU 0x1000
Button_2__INTC_NUMBER EQU 12
Button_2__INTC_PRIOR_NUM EQU 7
Button_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
Button_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Button_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

; Center
Center__0__MASK EQU 0x80
Center__0__PC EQU CYREG_PRT5_PC7
Center__0__PORT EQU 5
Center__0__SHIFT EQU 7
Center__AG EQU CYREG_PRT5_AG
Center__AMUX EQU CYREG_PRT5_AMUX
Center__BIE EQU CYREG_PRT5_BIE
Center__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Center__BYP EQU CYREG_PRT5_BYP
Center__CTL EQU CYREG_PRT5_CTL
Center__DM0 EQU CYREG_PRT5_DM0
Center__DM1 EQU CYREG_PRT5_DM1
Center__DM2 EQU CYREG_PRT5_DM2
Center__DR EQU CYREG_PRT5_DR
Center__INP_DIS EQU CYREG_PRT5_INP_DIS
Center__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Center__LCD_EN EQU CYREG_PRT5_LCD_EN
Center__PORT EQU 5
Center__PRT EQU CYREG_PRT5_PRT
Center__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Center__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Center__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Center__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Center__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Center__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Center__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Center__PS EQU CYREG_PRT5_PS
Center__SLW EQU CYREG_PRT5_SLW

; Servo0
Servo0__0__MASK EQU 0x10
Servo0__0__PC EQU CYREG_PRT5_PC4
Servo0__0__PORT EQU 5
Servo0__0__SHIFT EQU 4
Servo0__AG EQU CYREG_PRT5_AG
Servo0__AMUX EQU CYREG_PRT5_AMUX
Servo0__BIE EQU CYREG_PRT5_BIE
Servo0__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Servo0__BYP EQU CYREG_PRT5_BYP
Servo0__CTL EQU CYREG_PRT5_CTL
Servo0__DM0 EQU CYREG_PRT5_DM0
Servo0__DM1 EQU CYREG_PRT5_DM1
Servo0__DM2 EQU CYREG_PRT5_DM2
Servo0__DR EQU CYREG_PRT5_DR
Servo0__INP_DIS EQU CYREG_PRT5_INP_DIS
Servo0__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Servo0__LCD_EN EQU CYREG_PRT5_LCD_EN
Servo0__MASK EQU 0x10
Servo0__PORT EQU 5
Servo0__PRT EQU CYREG_PRT5_PRT
Servo0__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Servo0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Servo0__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Servo0__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Servo0__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Servo0__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Servo0__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Servo0__PS EQU CYREG_PRT5_PS
Servo0__SHIFT EQU 4
Servo0__SLW EQU CYREG_PRT5_SLW

; Servo1
Servo1__0__MASK EQU 0x20
Servo1__0__PC EQU CYREG_PRT5_PC5
Servo1__0__PORT EQU 5
Servo1__0__SHIFT EQU 5
Servo1__AG EQU CYREG_PRT5_AG
Servo1__AMUX EQU CYREG_PRT5_AMUX
Servo1__BIE EQU CYREG_PRT5_BIE
Servo1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Servo1__BYP EQU CYREG_PRT5_BYP
Servo1__CTL EQU CYREG_PRT5_CTL
Servo1__DM0 EQU CYREG_PRT5_DM0
Servo1__DM1 EQU CYREG_PRT5_DM1
Servo1__DM2 EQU CYREG_PRT5_DM2
Servo1__DR EQU CYREG_PRT5_DR
Servo1__INP_DIS EQU CYREG_PRT5_INP_DIS
Servo1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Servo1__LCD_EN EQU CYREG_PRT5_LCD_EN
Servo1__MASK EQU 0x20
Servo1__PORT EQU 5
Servo1__PRT EQU CYREG_PRT5_PRT
Servo1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Servo1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Servo1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Servo1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Servo1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Servo1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Servo1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Servo1__PS EQU CYREG_PRT5_PS
Servo1__SHIFT EQU 5
Servo1__SLW EQU CYREG_PRT5_SLW

; SCL_1
SCL_1__0__MASK EQU 0x02
SCL_1__0__PC EQU CYREG_PRT4_PC1
SCL_1__0__PORT EQU 4
SCL_1__0__SHIFT EQU 1
SCL_1__AG EQU CYREG_PRT4_AG
SCL_1__AMUX EQU CYREG_PRT4_AMUX
SCL_1__BIE EQU CYREG_PRT4_BIE
SCL_1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
SCL_1__BYP EQU CYREG_PRT4_BYP
SCL_1__CTL EQU CYREG_PRT4_CTL
SCL_1__DM0 EQU CYREG_PRT4_DM0
SCL_1__DM1 EQU CYREG_PRT4_DM1
SCL_1__DM2 EQU CYREG_PRT4_DM2
SCL_1__DR EQU CYREG_PRT4_DR
SCL_1__INP_DIS EQU CYREG_PRT4_INP_DIS
SCL_1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
SCL_1__LCD_EN EQU CYREG_PRT4_LCD_EN
SCL_1__MASK EQU 0x02
SCL_1__PORT EQU 4
SCL_1__PRT EQU CYREG_PRT4_PRT
SCL_1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
SCL_1__PS EQU CYREG_PRT4_PS
SCL_1__SHIFT EQU 1
SCL_1__SLW EQU CYREG_PRT4_SLW

; SDA_1
SDA_1__0__MASK EQU 0x01
SDA_1__0__PC EQU CYREG_PRT4_PC0
SDA_1__0__PORT EQU 4
SDA_1__0__SHIFT EQU 0
SDA_1__AG EQU CYREG_PRT4_AG
SDA_1__AMUX EQU CYREG_PRT4_AMUX
SDA_1__BIE EQU CYREG_PRT4_BIE
SDA_1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
SDA_1__BYP EQU CYREG_PRT4_BYP
SDA_1__CTL EQU CYREG_PRT4_CTL
SDA_1__DM0 EQU CYREG_PRT4_DM0
SDA_1__DM1 EQU CYREG_PRT4_DM1
SDA_1__DM2 EQU CYREG_PRT4_DM2
SDA_1__DR EQU CYREG_PRT4_DR
SDA_1__INP_DIS EQU CYREG_PRT4_INP_DIS
SDA_1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
SDA_1__LCD_EN EQU CYREG_PRT4_LCD_EN
SDA_1__MASK EQU 0x01
SDA_1__PORT EQU 4
SDA_1__PRT EQU CYREG_PRT4_PRT
SDA_1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
SDA_1__PS EQU CYREG_PRT4_PS
SDA_1__SHIFT EQU 0
SDA_1__SLW EQU CYREG_PRT4_SLW

; X0
X0__0__MASK EQU 0x08
X0__0__PC EQU CYREG_PRT5_PC3
X0__0__PORT EQU 5
X0__0__SHIFT EQU 3
X0__AG EQU CYREG_PRT5_AG
X0__AMUX EQU CYREG_PRT5_AMUX
X0__BIE EQU CYREG_PRT5_BIE
X0__BIT_MASK EQU CYREG_PRT5_BIT_MASK
X0__BYP EQU CYREG_PRT5_BYP
X0__CTL EQU CYREG_PRT5_CTL
X0__DM0 EQU CYREG_PRT5_DM0
X0__DM1 EQU CYREG_PRT5_DM1
X0__DM2 EQU CYREG_PRT5_DM2
X0__DR EQU CYREG_PRT5_DR
X0__INP_DIS EQU CYREG_PRT5_INP_DIS
X0__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
X0__LCD_EN EQU CYREG_PRT5_LCD_EN
X0__PORT EQU 5
X0__PRT EQU CYREG_PRT5_PRT
X0__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
X0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
X0__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
X0__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
X0__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
X0__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
X0__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
X0__PS EQU CYREG_PRT5_PS
X0__SLW EQU CYREG_PRT5_SLW

; X1
X1__0__MASK EQU 0x04
X1__0__PC EQU CYREG_PRT5_PC2
X1__0__PORT EQU 5
X1__0__SHIFT EQU 2
X1__AG EQU CYREG_PRT5_AG
X1__AMUX EQU CYREG_PRT5_AMUX
X1__BIE EQU CYREG_PRT5_BIE
X1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
X1__BYP EQU CYREG_PRT5_BYP
X1__CTL EQU CYREG_PRT5_CTL
X1__DM0 EQU CYREG_PRT5_DM0
X1__DM1 EQU CYREG_PRT5_DM1
X1__DM2 EQU CYREG_PRT5_DM2
X1__DR EQU CYREG_PRT5_DR
X1__INP_DIS EQU CYREG_PRT5_INP_DIS
X1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
X1__LCD_EN EQU CYREG_PRT5_LCD_EN
X1__PORT EQU 5
X1__PRT EQU CYREG_PRT5_PRT
X1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
X1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
X1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
X1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
X1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
X1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
X1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
X1__PS EQU CYREG_PRT5_PS
X1__SLW EQU CYREG_PRT5_SLW

; Y0
Y0__0__MASK EQU 0x01
Y0__0__PC EQU CYREG_PRT5_PC0
Y0__0__PORT EQU 5
Y0__0__SHIFT EQU 0
Y0__AG EQU CYREG_PRT5_AG
Y0__AMUX EQU CYREG_PRT5_AMUX
Y0__BIE EQU CYREG_PRT5_BIE
Y0__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Y0__BYP EQU CYREG_PRT5_BYP
Y0__CTL EQU CYREG_PRT5_CTL
Y0__DM0 EQU CYREG_PRT5_DM0
Y0__DM1 EQU CYREG_PRT5_DM1
Y0__DM2 EQU CYREG_PRT5_DM2
Y0__DR EQU CYREG_PRT5_DR
Y0__INP_DIS EQU CYREG_PRT5_INP_DIS
Y0__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Y0__LCD_EN EQU CYREG_PRT5_LCD_EN
Y0__PORT EQU 5
Y0__PRT EQU CYREG_PRT5_PRT
Y0__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Y0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Y0__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Y0__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Y0__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Y0__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Y0__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Y0__PS EQU CYREG_PRT5_PS
Y0__SLW EQU CYREG_PRT5_SLW

; Y1
Y1__0__MASK EQU 0x02
Y1__0__PC EQU CYREG_PRT5_PC1
Y1__0__PORT EQU 5
Y1__0__SHIFT EQU 1
Y1__AG EQU CYREG_PRT5_AG
Y1__AMUX EQU CYREG_PRT5_AMUX
Y1__BIE EQU CYREG_PRT5_BIE
Y1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Y1__BYP EQU CYREG_PRT5_BYP
Y1__CTL EQU CYREG_PRT5_CTL
Y1__DM0 EQU CYREG_PRT5_DM0
Y1__DM1 EQU CYREG_PRT5_DM1
Y1__DM2 EQU CYREG_PRT5_DM2
Y1__DR EQU CYREG_PRT5_DR
Y1__INP_DIS EQU CYREG_PRT5_INP_DIS
Y1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Y1__LCD_EN EQU CYREG_PRT5_LCD_EN
Y1__PORT EQU 5
Y1__PRT EQU CYREG_PRT5_PRT
Y1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Y1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Y1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Y1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Y1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Y1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Y1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Y1__PS EQU CYREG_PRT5_PS
Y1__SLW EQU CYREG_PRT5_SLW

; Miscellaneous
; -- WARNING: define names containting LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_BOOTLOADER_IO_COMP_I2C EQU 1
CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 0
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_MEMBER_5A EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_DIE_PANTHER EQU 2
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PANTHER
CYDEV_BOOTLOADER_CHECKSUM_BASIC EQU 0
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_APPLICATION_ID EQU 0x0000
CYDEV_APPLICATION_VERSION EQU 0x0000
CYDEV_BOOTLOADER_CHECKSUM EQU CYDEV_BOOTLOADER_CHECKSUM_BASIC
CYDEV_BOOTLOADER_CHECKSUM_CRC EQU 1
CYDEV_BOOTLOADER_FAST_VERIFY EQU 0
CYDEV_BOOTLOADER_VERSION EQU 0x0000
CYDEV_BOOTLOADER_WAIT_COMMAND EQU 1
CYDEV_BOOTLOADER_WAIT_TIME EQU 200
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x0E13C069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5A
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PANTHER_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_DMA EQU 1
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_DMA
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CUSTOM_ID EQU 0x00000000
CYDEV_DATA_CACHE_ENABLED EQU 0
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_REQXRES EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DBG_DBE
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
CyBtldr_Custom_Interface EQU CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO
CyBtldr_I2C EQU CYDEV_BOOTLOADER_IO_COMP_I2C
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
