=====
SETUP
26.145
12.823
38.969
EXT_CLK_ibuf
0.000
2.088
fc/grantedAccess_1_s3
2.332
2.790
fc/n221_s3
5.580
6.679
fc/n221_s2
6.684
7.783
fc/n221_s4
8.592
9.414
fc/grantedAccess_2_s7
10.241
11.302
fc/n57_s5
11.724
12.823
fc/grantedAccess_1_s3
12.823
=====
SETUP
26.183
12.786
38.969
EXT_CLK_ibuf
0.000
2.088
fc/grantedAccess_1_s3
2.332
2.790
fc/n221_s3
5.580
6.679
fc/n221_s2
6.684
7.783
fc/n221_s4
8.592
9.414
fc/grantedAccess_2_s7
10.241
11.340
fc/n58_s5
11.687
12.786
fc/grantedAccess_0_s3
12.786
=====
SETUP
26.422
12.546
38.969
EXT_CLK_ibuf
0.000
2.088
fc/grantedAccess_1_s3
2.332
2.790
fc/n221_s3
5.580
6.679
fc/n221_s2
6.684
7.783
fc/n221_s4
8.592
9.414
fc/grantedAccess_2_s7
10.241
11.302
fc/n56_s5
11.724
12.546
fc/grantedAccess_2_s6
12.546
=====
SETUP
26.900
12.069
38.969
EXT_CLK_ibuf
0.000
2.088
scr/counter_0_s0
2.332
2.790
scr/n299_s10
3.615
4.714
scr/n290_s10
5.539
6.361
scr/n288_s10
7.176
7.802
scr/n285_s10
8.643
9.675
scr/n285_s9
10.970
12.069
scr/counter_18_s0
12.069
=====
SETUP
27.645
11.324
38.969
EXT_CLK_ibuf
0.000
2.088
scr/counter_0_s0
2.332
2.790
scr/n299_s10
3.615
4.714
scr/n290_s10
5.539
6.361
scr/n288_s10
7.176
7.802
scr/n285_s10
8.643
9.675
scr/n284_s9
10.502
11.324
scr/counter_19_s0
11.324
=====
SETUP
27.774
11.551
39.326
EXT_CLK_ibuf
0.000
2.088
scr/counter_17_s0
2.332
2.790
scr/n269_s11
3.218
4.317
scr/n269_s7
5.133
5.955
scr/n269_s18
5.960
7.059
scr/bitNumber_3_s4
7.885
8.984
scr/state_2_s5
9.806
10.431
scr/state_2_s1
11.551
=====
SETUP
27.920
11.406
39.326
EXT_CLK_ibuf
0.000
2.088
scr/counter_7_s0
2.332
2.790
scr/n269_s12
3.950
4.982
scr/n269_s8
4.988
5.810
scr/n303_s9
5.821
6.643
scr/n303_s12
6.648
7.680
scr/reset_s3
9.036
9.838
scr/reset_s0
11.406
=====
SETUP
28.256
10.713
38.969
EXT_CLK_ibuf
0.000
2.088
scr/counter_0_s0
2.332
2.790
scr/n299_s10
3.615
4.714
scr/n290_s10
5.539
6.361
scr/n288_s10
7.176
7.802
scr/n286_s10
8.643
9.675
scr/n286_s9
9.681
10.713
scr/counter_17_s0
10.713
=====
SETUP
28.389
10.937
39.326
EXT_CLK_ibuf
0.000
2.088
scr/counter_17_s0
2.332
2.790
scr/n269_s11
3.218
4.317
scr/n269_s7
5.133
5.955
scr/n269_s18
5.960
7.059
scr/bitNumber_3_s4
7.885
8.984
scr/state_1_s4
9.799
10.601
scr/state_1_s1
10.937
=====
SETUP
28.389
10.937
39.326
EXT_CLK_ibuf
0.000
2.088
scr/counter_17_s0
2.332
2.790
scr/n269_s11
3.218
4.317
scr/n269_s7
5.133
5.955
scr/n269_s18
5.960
7.059
scr/bitNumber_3_s4
7.885
8.984
scr/state_0_s5
9.799
10.601
scr/state_0_s0
10.937
=====
SETUP
28.585
10.741
39.326
EXT_CLK_ibuf
0.000
2.088
scr/counter_17_s0
2.332
2.790
scr/n269_s11
3.218
4.317
scr/n269_s7
5.133
5.955
scr/n269_s18
5.960
7.059
scr/bitNumber_3_s4
7.885
8.946
scr/bitNumber_3_s3
9.371
10.397
scr/bitNumber_3_s1
10.741
=====
SETUP
28.585
10.741
39.326
EXT_CLK_ibuf
0.000
2.088
scr/counter_17_s0
2.332
2.790
scr/n269_s11
3.218
4.317
scr/n269_s7
5.133
5.955
scr/n269_s18
5.960
7.059
scr/bitNumber_3_s4
7.885
8.946
scr/bitNumber_3_s3
9.371
10.397
scr/bitNumber_2_s1
10.741
=====
SETUP
28.585
10.741
39.326
EXT_CLK_ibuf
0.000
2.088
scr/counter_17_s0
2.332
2.790
scr/n269_s11
3.218
4.317
scr/n269_s7
5.133
5.955
scr/n269_s18
5.960
7.059
scr/bitNumber_3_s4
7.885
8.946
scr/bitNumber_3_s3
9.371
10.397
scr/bitNumber_1_s1
10.741
=====
SETUP
28.585
10.741
39.326
EXT_CLK_ibuf
0.000
2.088
scr/counter_17_s0
2.332
2.790
scr/n269_s11
3.218
4.317
scr/n269_s7
5.133
5.955
scr/n269_s18
5.960
7.059
scr/bitNumber_3_s4
7.885
8.946
scr/bitNumber_3_s3
9.371
10.397
scr/bitNumber_0_s1
10.741
=====
SETUP
28.608
10.361
38.969
EXT_CLK_ibuf
0.000
2.088
scr/counter_0_s0
2.332
2.790
scr/n299_s10
3.615
4.714
scr/n297_s10
5.539
6.341
scr/n294_s10
6.766
7.392
scr/n291_s10
8.225
9.257
scr/n291_s9
9.262
10.361
scr/counter_12_s0
10.361
=====
SETUP
28.791
10.534
39.326
EXT_CLK_ibuf
0.000
2.088
scr/counter_17_s0
2.332
2.790
scr/n269_s11
3.218
4.317
scr/n269_s7
5.133
5.955
scr/n269_s18
5.960
7.059
scr/n270_s4
7.571
8.632
scr/sdin_s0
10.534
=====
SETUP
28.932
10.037
38.969
EXT_CLK_ibuf
0.000
2.088
mr/counter_14_s0
2.332
2.790
mr/n19_s21
3.283
4.315
mr/n19_s16
5.119
5.745
mr/n19_s22
6.566
7.598
mr/n45_s3
9.411
10.037
mr/counter_0_s1
10.037
=====
SETUP
28.993
9.976
38.969
EXT_CLK_ibuf
0.000
2.088
scr/counter_7_s0
2.332
2.790
scr/n269_s12
3.950
4.982
scr/n269_s8
4.988
5.810
scr/n303_s9
5.821
6.643
scr/n303_s12
6.648
7.680
scr/n289_s9
8.877
9.976
scr/counter_14_s0
9.976
=====
SETUP
29.014
9.955
38.969
EXT_CLK_ibuf
0.000
2.088
scr/counter_0_s0
2.332
2.790
scr/n299_s10
3.615
4.714
scr/n297_s10
5.539
6.341
scr/n294_s10
6.766
7.392
scr/n292_s10
8.225
9.324
scr/n292_s9
9.329
9.955
scr/counter_11_s0
9.955
=====
SETUP
29.057
9.912
38.969
EXT_CLK_ibuf
0.000
2.088
scr/counter_0_s0
2.332
2.790
scr/n299_s10
3.615
4.714
scr/n297_s10
5.539
6.361
scr/n295_s10
7.187
8.286
scr/n295_s9
9.090
9.912
scr/counter_8_s0
9.912
=====
SETUP
29.124
9.845
38.969
EXT_CLK_ibuf
0.000
2.088
scr/counter_6_s0
2.332
2.790
scr/n47_s4
3.625
4.686
scr/n47_s3
5.105
6.166
scr/n47_s6
6.585
7.407
scr/reset_s0
9.845
=====
SETUP
29.183
9.786
38.969
EXT_CLK_ibuf
0.000
2.088
scr/counter_7_s0
2.332
2.790
scr/n269_s12
3.950
4.982
scr/n269_s8
4.988
5.810
scr/n303_s9
5.821
6.643
scr/n303_s12
6.648
7.680
scr/n288_s9
8.687
9.786
scr/counter_15_s0
9.786
=====
SETUP
29.220
9.749
38.969
EXT_CLK_ibuf
0.000
2.088
mr/counter_14_s0
2.332
2.790
mr/n19_s21
3.283
4.315
mr/n19_s16
5.119
5.745
mr/n19_s22
6.566
7.598
mr/n176_s8
8.927
9.749
mr/state_0_s5
9.749
=====
SETUP
29.220
9.749
38.969
EXT_CLK_ibuf
0.000
2.088
mr/counter_14_s0
2.332
2.790
mr/n19_s21
3.283
4.315
mr/n19_s16
5.119
5.745
mr/n19_s22
6.566
7.598
mr/n177_s8
8.927
9.749
mr/requestingMemory_s4
9.749
=====
SETUP
29.237
9.732
38.969
EXT_CLK_ibuf
0.000
2.088
m2/counter_11_s0
2.332
2.790
m2/n19_s20
3.135
4.196
m2/n19_s16
4.615
5.714
m2/n19_s22
6.204
7.236
m2/n176_s13
8.910
9.732
m2/readWrite_s5
9.732
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
scr/counter_17_s0
1.577
1.910
scr/n286_s9
1.912
2.284
scr/counter_17_s0
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
scr/counter_12_s0
1.577
1.910
scr/n291_s9
1.912
2.284
scr/counter_12_s0
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
scr/counter_3_s0
1.577
1.910
scr/n300_s9
1.912
2.284
scr/counter_3_s0
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
scr/cs_s5
1.577
1.910
scr/n252_s14
1.912
2.284
scr/cs_s5
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
fc/currentlyInQueue_2_s1
1.577
1.910
fc/n49_s1
1.912
2.284
fc/currentlyInQueue_2_s1
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
fc/grantedAccess_1_s3
1.577
1.910
fc/n57_s5
1.912
2.284
fc/grantedAccess_1_s3
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
m1/counter_0_s1
1.577
1.910
m1/n45_s3
1.912
2.284
m1/counter_0_s1
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
m1/readWrite_s5
1.577
1.910
m1/n176_s13
1.912
2.284
m1/readWrite_s5
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
m2/counter_0_s1
1.577
1.910
m2/n45_s3
1.912
2.284
m2/counter_0_s1
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
m2/outputData_0_s1
1.577
1.910
m1/n175_s9
1.912
2.284
m2/outputData_0_s1
2.284
=====
HOLD
0.709
2.285
1.577
EXT_CLK_ibuf
0.000
1.392
scr/counter_18_s0
1.577
1.910
scr/n285_s9
1.913
2.285
scr/counter_18_s0
2.285
=====
HOLD
0.709
2.285
1.577
EXT_CLK_ibuf
0.000
1.392
scr/counter_2_s0
1.577
1.910
scr/n301_s9
1.913
2.285
scr/counter_2_s0
2.285
=====
HOLD
0.709
2.285
1.577
EXT_CLK_ibuf
0.000
1.392
scr/pixelCounter_0_s1
1.577
1.910
scr/n241_s5
1.913
2.285
scr/pixelCounter_0_s1
2.285
=====
HOLD
0.709
2.285
1.577
EXT_CLK_ibuf
0.000
1.392
fc/queueNextIndex_1_s0
1.577
1.910
fc/n24_s3
1.913
2.285
fc/queueNextIndex_1_s0
2.285
=====
HOLD
0.709
2.285
1.577
EXT_CLK_ibuf
0.000
1.392
fc/queueCurrIndex_1_s0
1.577
1.910
fc/n32_s3
1.913
2.285
fc/queueCurrIndex_1_s0
2.285
=====
HOLD
0.709
2.285
1.577
EXT_CLK_ibuf
0.000
1.392
fc/currentlyInQueue_1_s1
1.577
1.910
fc/n50_s1
1.913
2.285
fc/currentlyInQueue_1_s1
2.285
=====
HOLD
0.709
2.285
1.577
EXT_CLK_ibuf
0.000
1.392
mr/state_0_s5
1.577
1.910
mr/n176_s8
1.913
2.285
mr/state_0_s5
2.285
=====
HOLD
0.709
2.285
1.577
EXT_CLK_ibuf
0.000
1.392
mr/state_1_s5
1.577
1.910
mr/n175_s8
1.913
2.285
mr/state_1_s5
2.285
=====
HOLD
0.709
2.285
1.577
EXT_CLK_ibuf
0.000
1.392
m1/requestingMemory_s2
1.577
1.910
m1/n176_s10
1.913
2.285
m1/requestingMemory_s2
2.285
=====
HOLD
0.709
2.285
1.577
EXT_CLK_ibuf
0.000
1.392
m2/readWrite_s5
1.577
1.910
m2/n176_s13
1.913
2.285
m2/readWrite_s5
2.285
=====
HOLD
0.710
2.287
1.577
EXT_CLK_ibuf
0.000
1.392
m2/requestingMemory_s2
1.577
1.910
m2/n176_s10
1.915
2.287
m2/requestingMemory_s2
2.287
=====
HOLD
0.710
2.287
1.577
EXT_CLK_ibuf
0.000
1.392
scr/bitNumber_2_s1
1.577
1.910
scr/n255_s13
1.915
2.287
scr/bitNumber_2_s1
2.287
=====
HOLD
0.710
2.287
1.577
EXT_CLK_ibuf
0.000
1.392
scr/counter_0_s0
1.577
1.910
scr/n303_s7
1.915
2.287
scr/counter_0_s0
2.287
=====
HOLD
0.710
2.287
1.577
EXT_CLK_ibuf
0.000
1.392
scr/counter_4_s0
1.577
1.910
scr/n299_s9
1.915
2.287
scr/counter_4_s0
2.287
=====
HOLD
0.710
2.287
1.577
EXT_CLK_ibuf
0.000
1.392
scr/counter_10_s0
1.577
1.910
scr/n293_s9
1.915
2.287
scr/counter_10_s0
2.287
