// Seed: 1996365934
module module_0;
  wire id_1 = id_1;
endmodule
module module_0 (
    input  tri   id_0,
    output uwire id_1,
    output tri1  id_2,
    output tri0  id_3,
    output tri   id_4,
    output wire  id_5,
    input  tri0  id_6,
    output tri1  module_1
);
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wor id_5;
  module_0();
  assign id_5 = id_2 ? (id_2) | ~id_5 : 1'b0;
  assign id_4[1] = id_5;
  wire id_6;
endmodule
