Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date         : Tue Mar 31 17:49:52 2015
| Host         : arrow-platform running 64-bit Ubuntu 13.10
| Command      : report_control_sets -verbose -file test_pmod_audio_control_sets_placed.rpt
| Design       : test_pmod_audio
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     7 |
| Minimum Number of register sites lost to control set restrictions |    32 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               2 |            1 |
| No           | Yes                   | No                     |              10 |            3 |
| Yes          | No                    | No                     |              24 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              19 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+---------------------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                   |                                  Enable Signal                                  |                        Set/Reset Signal                        | Slice Load Count | Bel Load Count |
+---------------------------------------------------+---------------------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+
|  test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1   |                                                                                 |                                                                |                1 |              1 |
|  test_pmod_audio_design_i/pMOD_Audio_in_0/clk_div | test_pmod_audio_design_i/pMOD_Audio_in_0/U0/n_0_FSM_onehot_current_state[4]_i_1 | test_pmod_audio_design_i/not_gate_0/O                          |                1 |              3 |
|  test_pmod_audio_design_i/pMOD_Audio_in_0/clk_div | test_pmod_audio_design_i/pMOD_Audio_in_0/U0/E[0]                                | test_pmod_audio_design_i/pMOD_Audio_in_0/U0/n_0_DATA_s[11]_i_1 |                1 |              4 |
|  test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1   |                                                                                 | test_pmod_audio_design_i/not_gate_0/O                          |                4 |             12 |
|  test_pmod_audio_design_i/clk_wiz_0/U0/clk_out1   | test_pmod_audio_design_i/pMOD_Audio_out_0/U0/n_0_shift_reg[15]_i_1              | test_pmod_audio_design_i/not_gate_0/O                          |                4 |             12 |
|  test_pmod_audio_design_i/pMOD_Audio_in_0/clk_div | test_pmod_audio_design_i/pMOD_Audio_in_0/U0/n_0_DATA_s[11]_i_1                  |                                                                |                2 |             12 |
|  test_pmod_audio_design_i/pMOD_Audio_in_0/clk_div | test_pmod_audio_design_i/pMOD_Audio_in_0/U0/E[0]                                |                                                                |                3 |             12 |
+---------------------------------------------------+---------------------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+


