--
-- Generated by VASY
--
ENTITY a3_x2 IS
PORT(
  q	: OUT BIT;
  i0	: IN BIT;
  i1	: IN BIT;
  i2	: IN BIT
);
END a3_x2;

ARCHITECTURE VBE OF a3_x2 IS

  SIGNAL v_net1	: BIT;

BEGIN

  q <= NOT(v_net1);
  v_net1 <= ((NOT(i2) OR NOT(i1)) OR NOT(i0));
END VBE;
