// Seed: 4084418665
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_9, id_10, id_11 = id_10, id_12, id_13;
endmodule
module module_1 (
    input tri0 id_0,
    output wire id_1,
    input supply0 id_2
    , id_11,
    output tri1 id_3,
    input wand id_4,
    input tri1 id_5,
    input logic id_6,
    input tri0 id_7,
    output wor id_8,
    input supply0 id_9
);
  assign id_3#(
      .id_6(~1),
      .id_5(1)
  ).id_5 = 1 || 1;
  assign id_11 = id_6;
  id_12 :
  assert property (@(1) id_0) #1 id_11 <= 1;
  assign id_11 = id_6 < id_5;
  assign id_8  = 1;
  wire id_13;
  module_0(
      id_13, id_13, id_13, id_13, id_13, id_13, id_13, id_13
  );
  assign id_8 = 1 - 1;
  assign id_3 = id_9 << id_12;
endmodule
