$comment
	File created using the following command:
		vcd file CPU.msim.vcd -direction
$end
$date
	Wed Oct 19 18:25:11 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module CPU_vlg_vec_tst $end
$var reg 1 ! CLOCK_IN $end
$var reg 1 " PIN_M9 $end
$var reg 1 # RESET $end
$var reg 1 $ RST_DEBOUNCER $end
$var wire 1 % CONT_LED [7] $end
$var wire 1 & CONT_LED [6] $end
$var wire 1 ' CONT_LED [5] $end
$var wire 1 ( CONT_LED [4] $end
$var wire 1 ) CONT_LED [3] $end
$var wire 1 * CONT_LED [2] $end
$var wire 1 + CONT_LED [1] $end
$var wire 1 , CONT_LED [0] $end
$var wire 1 - JMP $end
$var wire 1 . MEM [15] $end
$var wire 1 / MEM [14] $end
$var wire 1 0 MEM [13] $end
$var wire 1 1 MEM [12] $end
$var wire 1 2 MEM [11] $end
$var wire 1 3 MEM [10] $end
$var wire 1 4 MEM [9] $end
$var wire 1 5 MEM [8] $end
$var wire 1 6 MEM [7] $end
$var wire 1 7 MEM [6] $end
$var wire 1 8 MEM [5] $end
$var wire 1 9 MEM [4] $end
$var wire 1 : MEM [3] $end
$var wire 1 ; MEM [2] $end
$var wire 1 < MEM [1] $end
$var wire 1 = MEM [0] $end
$var wire 1 > MEM_DIS0 [6] $end
$var wire 1 ? MEM_DIS0 [5] $end
$var wire 1 @ MEM_DIS0 [4] $end
$var wire 1 A MEM_DIS0 [3] $end
$var wire 1 B MEM_DIS0 [2] $end
$var wire 1 C MEM_DIS0 [1] $end
$var wire 1 D MEM_DIS0 [0] $end
$var wire 1 E MEM_DIS1 [6] $end
$var wire 1 F MEM_DIS1 [5] $end
$var wire 1 G MEM_DIS1 [4] $end
$var wire 1 H MEM_DIS1 [3] $end
$var wire 1 I MEM_DIS1 [2] $end
$var wire 1 J MEM_DIS1 [1] $end
$var wire 1 K MEM_DIS1 [0] $end
$var wire 1 L MEM_DIS2 [6] $end
$var wire 1 M MEM_DIS2 [5] $end
$var wire 1 N MEM_DIS2 [4] $end
$var wire 1 O MEM_DIS2 [3] $end
$var wire 1 P MEM_DIS2 [2] $end
$var wire 1 Q MEM_DIS2 [1] $end
$var wire 1 R MEM_DIS2 [0] $end
$var wire 1 S MEM_DIS3 [6] $end
$var wire 1 T MEM_DIS3 [5] $end
$var wire 1 U MEM_DIS3 [4] $end
$var wire 1 V MEM_DIS3 [3] $end
$var wire 1 W MEM_DIS3 [2] $end
$var wire 1 X MEM_DIS3 [1] $end
$var wire 1 Y MEM_DIS3 [0] $end
$var wire 1 Z OP_ULA [1] $end
$var wire 1 [ OP_ULA [0] $end
$var wire 1 \ Operando [3] $end
$var wire 1 ] Operando [2] $end
$var wire 1 ^ Operando [1] $end
$var wire 1 _ Operando [0] $end
$var wire 1 ` R1_OUT [3] $end
$var wire 1 a R1_OUT [2] $end
$var wire 1 b R1_OUT [1] $end
$var wire 1 c R1_OUT [0] $end
$var wire 1 d R2_OUT [3] $end
$var wire 1 e R2_OUT [2] $end
$var wire 1 f R2_OUT [1] $end
$var wire 1 g R2_OUT [0] $end
$var wire 1 h RESET_RG $end
$var wire 1 i RG_DIS1 [6] $end
$var wire 1 j RG_DIS1 [5] $end
$var wire 1 k RG_DIS1 [4] $end
$var wire 1 l RG_DIS1 [3] $end
$var wire 1 m RG_DIS1 [2] $end
$var wire 1 n RG_DIS1 [1] $end
$var wire 1 o RG_DIS1 [0] $end
$var wire 1 p RG_DIS2 [6] $end
$var wire 1 q RG_DIS2 [5] $end
$var wire 1 r RG_DIS2 [4] $end
$var wire 1 s RG_DIS2 [3] $end
$var wire 1 t RG_DIS2 [2] $end
$var wire 1 u RG_DIS2 [1] $end
$var wire 1 v RG_DIS2 [0] $end
$var wire 1 w ULA_IN [3] $end
$var wire 1 x ULA_IN [2] $end
$var wire 1 y ULA_IN [1] $end
$var wire 1 z ULA_IN [0] $end
$var wire 1 { ULA_OUT [3] $end
$var wire 1 | ULA_OUT [2] $end
$var wire 1 } ULA_OUT [1] $end
$var wire 1 ~ ULA_OUT [0] $end

$scope module i1 $end
$var wire 1 !! gnd $end
$var wire 1 "! vcc $end
$var wire 1 #! unknown $end
$var tri1 1 $! devclrn $end
$var tri1 1 %! devpor $end
$var tri1 1 &! devoe $end
$var wire 1 '! ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 (! RST_DEBOUNCER~input_o $end
$var wire 1 )! CLOCK_IN~input_o $end
$var wire 1 *! inst6|out_key~1_combout $end
$var wire 1 +! PIN_M9~input_o $end
$var wire 1 ,! PIN_M9~inputCLKENA0_outclk $end
$var wire 1 -! inst6|intermediate~1_combout $end
$var wire 1 .! inst6|intermediate~_emulated_q $end
$var wire 1 /! inst6|intermediate~0_combout $end
$var wire 1 0! inst6|Add0~45_sumout $end
$var wire 1 1! inst6|always0~0_combout $end
$var wire 1 2! inst6|Add0~46 $end
$var wire 1 3! inst6|Add0~17_sumout $end
$var wire 1 4! inst6|Add0~18 $end
$var wire 1 5! inst6|Add0~13_sumout $end
$var wire 1 6! inst6|Add0~14 $end
$var wire 1 7! inst6|Add0~9_sumout $end
$var wire 1 8! inst6|Add0~10 $end
$var wire 1 9! inst6|Add0~5_sumout $end
$var wire 1 :! inst6|Add0~6 $end
$var wire 1 ;! inst6|Add0~41_sumout $end
$var wire 1 <! inst6|Add0~42 $end
$var wire 1 =! inst6|Add0~37_sumout $end
$var wire 1 >! inst6|Add0~38 $end
$var wire 1 ?! inst6|Add0~33_sumout $end
$var wire 1 @! inst6|Add0~34 $end
$var wire 1 A! inst6|Add0~29_sumout $end
$var wire 1 B! inst6|Add0~30 $end
$var wire 1 C! inst6|Add0~25_sumout $end
$var wire 1 D! inst6|Add0~26 $end
$var wire 1 E! inst6|Add0~21_sumout $end
$var wire 1 F! inst6|out_key~6_combout $end
$var wire 1 G! inst6|Add0~22 $end
$var wire 1 H! inst6|Add0~1_sumout $end
$var wire 1 I! inst6|out_key~5_combout $end
$var wire 1 J! inst6|Add0~2 $end
$var wire 1 K! inst6|Add0~61_sumout $end
$var wire 1 L! inst6|Add0~62 $end
$var wire 1 M! inst6|Add0~57_sumout $end
$var wire 1 N! inst6|Add0~58 $end
$var wire 1 O! inst6|Add0~53_sumout $end
$var wire 1 P! inst6|Add0~54 $end
$var wire 1 Q! inst6|Add0~49_sumout $end
$var wire 1 R! inst6|out_key~7_combout $end
$var wire 1 S! inst6|out_key~8_combout $end
$var wire 1 T! inst6|out_key~3_combout $end
$var wire 1 U! inst6|out_key~_emulated_q $end
$var wire 1 V! inst6|out_key~2_combout $end
$var wire 1 W! RESET~input_o $end
$var wire 1 X! inst2|inst52~0_combout $end
$var wire 1 Y! inst7|inst10~combout $end
$var wire 1 Z! inst2|inst52~q $end
$var wire 1 [! inst2|inst11~0_combout $end
$var wire 1 \! inst2|inst11~q $end
$var wire 1 ]! inst2|inst12~combout $end
$var wire 1 ^! inst2|inst13~0_combout $end
$var wire 1 _! inst2|inst13~q $end
$var wire 1 `! inst2|inst15~0_combout $end
$var wire 1 a! inst2|inst15~q $end
$var wire 1 b! inst2|inst28~combout $end
$var wire 1 c! inst2|inst30~combout $end
$var wire 1 d! inst2|inst50~1_combout $end
$var wire 1 e! inst2|inst50~3_combout $end
$var wire 1 f! inst2|inst50~0_combout $end
$var wire 1 g! inst2|inst50~_emulated_q $end
$var wire 1 h! inst2|inst50~2_combout $end
$var wire 1 i! inst2|inst24~combout $end
$var wire 1 j! inst2|inst22~combout $end
$var wire 1 k! inst2|inst5~1_combout $end
$var wire 1 l! inst2|inst5~3_combout $end
$var wire 1 m! inst2|inst5~0_combout $end
$var wire 1 n! inst2|inst5~_emulated_q $end
$var wire 1 o! inst2|inst5~2_combout $end
$var wire 1 p! inst2|inst25~combout $end
$var wire 1 q! inst2|inst19~combout $end
$var wire 1 r! inst2|inst4~1_combout $end
$var wire 1 s! inst2|inst4~3_combout $end
$var wire 1 t! inst2|inst4~0_combout $end
$var wire 1 u! inst2|inst4~_emulated_q $end
$var wire 1 v! inst2|inst4~2_combout $end
$var wire 1 w! inst2|inst44~combout $end
$var wire 1 x! inst2|inst1~combout $end
$var wire 1 y! inst2|inst~1_combout $end
$var wire 1 z! inst2|inst~3_combout $end
$var wire 1 {! inst2|inst~0_combout $end
$var wire 1 |! inst2|inst~_emulated_q $end
$var wire 1 }! inst2|inst~2_combout $end
$var wire 1 ~! MEM2|inst86~0_combout $end
$var wire 1 !" inst7|inst7~combout $end
$var wire 1 "" MEM4|inst91~0_combout $end
$var wire 1 #" MEM4|inst95~0_combout $end
$var wire 1 $" MEM4|inst65~0_combout $end
$var wire 1 %" MEM4|inst57~0_combout $end
$var wire 1 &" MEM4|inst96~0_combout $end
$var wire 1 '" MEM4|inst97~0_combout $end
$var wire 1 (" MEM4|inst14~0_combout $end
$var wire 1 )" MEM3|inst91~0_combout $end
$var wire 1 *" MEM3|inst95~0_combout $end
$var wire 1 +" MEM3|inst65~0_combout $end
$var wire 1 ," MEM3|inst57~0_combout $end
$var wire 1 -" MEM3|inst96~0_combout $end
$var wire 1 ." MEM3|inst97~0_combout $end
$var wire 1 /" MEM3|inst14~0_combout $end
$var wire 1 0" MEM2|inst91~0_combout $end
$var wire 1 1" MEM2|inst95~0_combout $end
$var wire 1 2" MEM2|inst65~0_combout $end
$var wire 1 3" MEM2|inst57~0_combout $end
$var wire 1 4" MEM2|inst96~0_combout $end
$var wire 1 5" MEM2|inst97~0_combout $end
$var wire 1 6" MEM2|inst14~0_combout $end
$var wire 1 7" MEM1|inst91~0_combout $end
$var wire 1 8" MEM1|inst95~0_combout $end
$var wire 1 9" MEM1|inst65~0_combout $end
$var wire 1 :" MEM1|inst57~0_combout $end
$var wire 1 ;" MEM1|inst96~0_combout $end
$var wire 1 <" MEM1|inst97~0_combout $end
$var wire 1 =" MEM1|inst14~0_combout $end
$var wire 1 >" inst7|inst13~0_combout $end
$var wire 1 ?" inst3|inst9~q $end
$var wire 1 @" inst|inst3|inst1|inst5~0_combout $end
$var wire 1 A" inst|inst10|inst5~0_combout $end
$var wire 1 B" MEM1|inst9~0_combout $end
$var wire 1 C" inst4|inst~q $end
$var wire 1 D" inst3|inst~q $end
$var wire 1 E" inst5|inst|inst5~combout $end
$var wire 1 F" inst|inst11|inst5~0_combout $end
$var wire 1 G" inst4|inst9~q $end
$var wire 1 H" inst5|inst1|inst5~combout $end
$var wire 1 I" inst|inst|inst3|inst1~combout $end
$var wire 1 J" inst|inst3|inst3|inst5~combout $end
$var wire 1 K" inst|inst12|inst5~0_combout $end
$var wire 1 L" inst3|inst14~q $end
$var wire 1 M" inst4|inst14~q $end
$var wire 1 N" inst5|inst2|inst5~combout $end
$var wire 1 O" inst|inst|inst3|inst2~0_combout $end
$var wire 1 P" inst3|inst19~q $end
$var wire 1 Q" inst|inst3|inst4|inst5~0_combout $end
$var wire 1 R" inst|inst3|inst3|inst4~0_combout $end
$var wire 1 S" inst|inst13|inst5~0_combout $end
$var wire 1 T" inst4|inst19~q $end
$var wire 1 U" inst5|inst3|inst5~combout $end
$var wire 1 V" R1_display|inst91~0_combout $end
$var wire 1 W" R1_display|inst95~0_combout $end
$var wire 1 X" R1_display|inst65~0_combout $end
$var wire 1 Y" R1_display|inst57~0_combout $end
$var wire 1 Z" R1_display|inst96~0_combout $end
$var wire 1 [" R1_display|inst97~0_combout $end
$var wire 1 \" R1_display|inst14~0_combout $end
$var wire 1 ]" R2_display|inst91~0_combout $end
$var wire 1 ^" R2_display|inst95~0_combout $end
$var wire 1 _" R2_display|inst65~0_combout $end
$var wire 1 `" R2_display|inst57~0_combout $end
$var wire 1 a" R2_display|inst96~0_combout $end
$var wire 1 b" R2_display|inst97~0_combout $end
$var wire 1 c" R2_display|inst14~0_combout $end
$var wire 1 d" inst1|inst6|altsyncram_component|auto_generated|q_a [15] $end
$var wire 1 e" inst1|inst6|altsyncram_component|auto_generated|q_a [14] $end
$var wire 1 f" inst1|inst6|altsyncram_component|auto_generated|q_a [13] $end
$var wire 1 g" inst1|inst6|altsyncram_component|auto_generated|q_a [12] $end
$var wire 1 h" inst1|inst6|altsyncram_component|auto_generated|q_a [11] $end
$var wire 1 i" inst1|inst6|altsyncram_component|auto_generated|q_a [10] $end
$var wire 1 j" inst1|inst6|altsyncram_component|auto_generated|q_a [9] $end
$var wire 1 k" inst1|inst6|altsyncram_component|auto_generated|q_a [8] $end
$var wire 1 l" inst1|inst6|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 m" inst1|inst6|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 n" inst1|inst6|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 o" inst1|inst6|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 p" inst1|inst6|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 q" inst1|inst6|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 r" inst1|inst6|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 s" inst1|inst6|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 t" inst6|counter [15] $end
$var wire 1 u" inst6|counter [14] $end
$var wire 1 v" inst6|counter [13] $end
$var wire 1 w" inst6|counter [12] $end
$var wire 1 x" inst6|counter [11] $end
$var wire 1 y" inst6|counter [10] $end
$var wire 1 z" inst6|counter [9] $end
$var wire 1 {" inst6|counter [8] $end
$var wire 1 |" inst6|counter [7] $end
$var wire 1 }" inst6|counter [6] $end
$var wire 1 ~" inst6|counter [5] $end
$var wire 1 !# inst6|counter [4] $end
$var wire 1 "# inst6|counter [3] $end
$var wire 1 ## inst6|counter [2] $end
$var wire 1 $# inst6|counter [1] $end
$var wire 1 %# inst6|counter [0] $end
$var wire 1 &# inst1|inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19] $end
$var wire 1 '# inst1|inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18] $end
$var wire 1 (# inst1|inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 )# inst1|inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 *# inst1|inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 +# inst1|inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 ,# inst1|inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 -# inst1|inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 .# inst1|inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 /# inst1|inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 0# inst1|inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 1# inst1|inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 2# inst1|inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 3# inst1|inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 4# inst1|inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 5# inst1|inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 6# inst1|inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 7# inst1|inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 8# inst1|inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 9# inst1|inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
0$
0-#
0,#
0+#
0*#
0)#
0(#
0'#
0&#
0,
0+
0*
0)
0(
0'
0&
0%
0-
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0D
0C
0B
0A
0@
0?
1>
0K
0J
0I
0H
0G
0F
1E
0R
0Q
0P
0O
0N
0M
1L
0Y
0X
0W
0V
0U
0T
1S
0[
0Z
0_
0^
0]
0\
0c
0b
0a
0`
0g
0f
0e
0d
1h
0o
0n
0m
0l
0k
0j
1i
0v
0u
0t
0s
0r
0q
1p
0z
0y
0x
0w
0~
0}
0|
0{
0!!
1"!
x#!
1$!
1%!
1&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
10!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
1S!
0T!
0U!
0V!
1W!
0X!
1Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
1b!
0c!
0d!
0e!
1f!
0g!
0h!
1i!
0j!
0k!
0l!
1m!
0n!
0o!
1p!
0q!
0r!
0s!
1t!
0u!
0v!
1w!
0x!
0y!
1z!
1{!
0|!
0}!
0~!
1!"
0""
1#"
1$"
1%"
1&"
1'"
1("
0)"
1*"
1+"
1,"
1-"
1."
1/"
00"
11"
12"
13"
14"
15"
16"
07"
18"
19"
1:"
1;"
1<"
1="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
1W"
1X"
1Y"
1Z"
1["
1\"
0]"
1^"
1_"
1`"
1a"
1b"
1c"
0s"
0r"
0q"
0p"
0o"
0n"
0m"
0l"
0k"
0j"
0i"
0h"
0g"
0f"
0e"
0d"
0%#
0$#
0##
0"#
0!#
0~"
0}"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
0t"
09#
08#
07#
06#
05#
04#
03#
02#
01#
00#
0/#
0.#
$end
#30000
1!
1)!
11!
1/!
1*!
1V!
1-!
01!
0-!
#40000
0#
0W!
0w!
0p!
0i!
0b!
0Y!
0!"
0h
0f!
0m!
0t!
0{!
#60000
0!
0)!
11!
0/!
0*!
0V!
1-!
01!
0-!
#60001
17#
1,#
1+#
1q"
1f"
1e"
1/
10
1;
1]
1B"
0<"
17"
1R"
1J"
1I"
0("
0%"
0$"
1""
0>
1@
1A
1D
0S
1X
1K"
1|
#90000
1!
1)!
11!
1/!
1*!
1V!
1-!
01!
0-!
1|!
1M"
1a
0\"
0Y"
0X"
1V"
1}!
1,
0i
1k
1l
1o
0z!
1s!
#120000
0!
0)!
11!
0/!
0*!
0V!
1-!
01!
0-!
#120001
18#
07#
11#
1-#
0,#
0+#
1*#
1r"
0q"
1k"
1g"
0f"
0e"
1d"
1.
0/
00
11
15
1[
0;
0]
1<
1^
0B"
1>"
1<"
09"
1@"
06"
03"
02"
01"
0I"
1("
0&"
1%"
1$"
0#"
1N"
1x
1?
0@
0A
1B
0D
1M
1N
1O
1R
1U
0X
0R"
0J"
1I"
#150000
1!
1)!
11!
1/!
1*!
1V!
1-!
01!
0-!
0|!
1u!
1L"
1e
0c"
0`"
0_"
1]"
1v!
0}!
0,
1+
0p
1r
1s
1v
1z!
#180000
0!
0)!
11!
0/!
0*!
0V!
1-!
01!
0-!
#180001
19#
08#
01#
10#
0-#
1,#
1+#
0*#
1s"
0r"
0k"
1j"
0g"
1f"
1e"
0d"
0.
1/
10
01
14
1Z
05
0[
0<
0^
1=
1_
1B"
0>"
0<"
19"
0@"
16"
04"
13"
12"
10"
0("
1&"
0%"
0$"
0""
0K"
1A"
1~
0|
1>
1@
1A
0B
1D
0L
0N
0O
1P
0R
0U
1X
1F"
1}
#210000
1!
1)!
11!
1/!
1*!
1V!
1-!
01!
0-!
1|!
0M"
1G"
1C"
1c
1b
0a
1\"
1Y"
0W"
1}!
1,
1j
0l
0o
0z!
0s!
1l!
#240000
0!
0)!
11!
0/!
0*!
0V!
1-!
01!
0-!
#240001
17#
11#
1q"
1k"
15
1[
1;
1]
14"
02"
1R"
1O"
1J"
0I"
1("
0'"
1%"
1#"
1""
0A"
0~
0>
0?
0A
1C
0D
1N
0P
#270000
1!
1)!
11!
1/!
1*!
1V!
1-!
01!
0-!
0|!
0u!
1n!
0C"
0c
0Z"
1X"
1o!
0v!
0}!
0,
0+
1*
0k
1m
1z!
#300000
0!
0)!
11!
0/!
0*!
0V!
1-!
01!
0-!
#300001
09#
18#
07#
01#
00#
1-#
0,#
0+#
1*#
0s"
1r"
0q"
0k"
0j"
1g"
0f"
0e"
1d"
1.
0/
00
11
04
0Z
05
0[
0;
0]
1<
1^
0=
0_
0B"
1>"
1<"
09"
12"
11"
00"
0R"
0O"
0J"
1I"
1'"
0&"
1$"
0#"
0N"
1H"
1S"
0F"
0}
1{
1y
0x
1?
0@
1B
0C
1L
0M
0N
1U
0X
1K"
0S"
0{
1|
#330000
1!
1)!
11!
1/!
1*!
1V!
1-!
01!
0-!
1|!
1}!
1,
0z!
1s!
#360000
0!
0)!
11!
0/!
0*!
0V!
1-!
01!
0-!
#360001
0-#
1,#
1+#
0*#
0g"
1f"
1e"
0d"
0.
1/
10
01
1B"
0>"
0<"
19"
1@"
1N"
0H"
0y
1x
0U
1X
1F"
1}
#390000
1!
1)!
11!
1/!
1*!
1V!
1-!
01!
0-!
0|!
1u!
1M"
1a
0["
1Z"
1W"
1v!
0}!
0,
1+
0j
0m
1n
1z!
#420000
0!
0)!
11!
0/!
0*!
0V!
1-!
01!
0-!
#420001
19#
1-#
0,#
0+#
1*#
1s"
1g"
0f"
0e"
1d"
1.
0/
00
11
1=
1_
0B"
1>"
1<"
09"
0@"
1&"
0$"
1H"
1A"
1~
1y
1@
0B
1U
0X
1O"
0I"
0F"
0}
0K"
1S"
1{
0|
#450000
1!
1)!
11!
1/!
1*!
1V!
1-!
01!
0-!
1|!
1P"
0L"
1D"
1g
0e
1d
1c"
1`"
1}!
1,
0s
0v
0z!
0s!
0l!
1e!
#480000
0!
0)!
11!
0/!
0*!
0V!
1-!
01!
0-!
#480001
09#
08#
1/#
0-#
0*#
0s"
0r"
1i"
0g"
0d"
0.
01
13
0<
0^
0=
0_
0>"
19"
07"
06"
03"
02"
10"
0O"
1J"
1I"
1$"
1#"
0""
0N"
0H"
1!"
0A"
0~
1h
0y
0x
1>
0?
0@
0L
1N
1O
1R
1S
0U
0J"
0I"
1K"
0S"
0{
1|
0K"
0|
0D"
0G"
0M"
0P"
0d
0a
0b
0g
1_"
0]"
1["
0V"
1i
0n
1p
0r
#510000
1!
1)!
11!
1/!
1*!
1V!
1-!
01!
0-!
0|!
0u!
0n!
1g!
1h!
0o!
0v!
0}!
0,
0+
0*
1)
1z!
#540000
0!
0)!
11!
0/!
0*!
0V!
1-!
01!
0-!
#540001
19#
17#
16#
1.#
1s"
1q"
1p"
1h"
12
1:
1\
1;
1]
1=
1_
16"
05"
04"
13"
12"
00"
1x!
1p!
1j!
1c!
1Q"
0("
0#"
1""
1R"
1I"
0!"
1~!
1A"
1~
1-
0h
0>
1?
1D
1L
0N
0O
1P
1Q
0R
1f!
1d!
1m!
1k!
1t!
1{!
1y!
1K"
1S"
1o!
1}!
1,
1*
1{
1|
0e!
1s!
0g!
#570000
1!
1)!
11!
1/!
1*!
1V!
1-!
01!
0-!
#600000
0!
0)!
11!
0/!
0*!
0V!
1-!
01!
0-!
#600001
09#
18#
07#
06#
0/#
0.#
1-#
1*#
0s"
1r"
0q"
0p"
0i"
0h"
1g"
1d"
1.
11
02
03
0:
0\
0;
0]
1<
1^
0=
0_
1>"
09"
17"
0Q"
1@"
15"
14"
0x!
0p!
0j!
0c!
1("
0&"
1J"
0I"
0~!
0A"
0~
0-
1B
0D
0P
0Q
0S
1U
0f!
0m!
0t!
0{!
0K"
1F"
0S"
0{
1}
0|
#630000
1!
1)!
11!
1/!
1*!
1V!
1-!
01!
0-!
1|!
1u!
1?"
1f
0a"
0^"
1]"
1v!
0}!
0,
1+
0p
1q
1t
0z!
#660000
0!
0)!
11!
0/!
0*!
0V!
1-!
01!
0-!
#660001
11#
10#
0-#
1,#
1+#
0*#
1k"
1j"
0g"
1f"
1e"
0d"
0.
1/
10
01
14
1Z
15
1[
1B"
0>"
0<"
19"
0@"
02"
01"
10"
1H"
0F"
1A"
1~
0}
1y
0L
1M
1N
0U
1X
0R"
0J"
1I"
#690000
1!
1)!
11!
1/!
1*!
1V!
1-!
01!
0-!
0|!
1C"
1c
0\"
0Y"
0X"
0W"
1}!
1,
1j
1k
1l
1o
1X!
1z!
0s!
1l!
1e!
#720000
0!
0)!
11!
0/!
0*!
0V!
1-!
01!
0-!
#720001
19#
08#
00#
1s"
0r"
0j"
04
0Z
0<
0^
1=
1_
06"
03"
00"
0I"
1@"
0("
1&"
0%"
0$"
0""
1F"
0A"
0~
1}
1>
1@
1A
0B
1D
1L
1O
1R
#750000
1!
1)!
11!
1/!
1*!
1V!
1-!
01!
0-!
1|!
0u!
1n!
1g!
1G"
0C"
1Z!
1(
0c
1b
1]!
1[!
0X!
1\"
0Z"
1Y"
1X"
1V"
0h!
0o!
0v!
0}!
0,
0+
0*
0)
0i
0k
0l
1m
0o
0]!
0[!
1X!
0z!
#780000
0!
0)!
11!
0/!
0*!
0V!
1-!
01!
0-!
#780001
09#
18#
10#
1-#
0,#
0+#
1*#
0s"
1r"
1j"
1g"
0f"
0e"
1d"
1.
0/
00
11
14
1Z
1<
1^
0=
0_
0B"
1>"
1<"
09"
0@"
16"
13"
10"
1I"
1("
0&"
1%"
1$"
1""
0F"
1A"
1~
0}
0>
0@
0A
1B
0D
0L
0O
0R
1U
0X
#810000
1!
1)!
11!
1/!
1*!
1V!
1-!
01!
0-!
0|!
1D"
0?"
0f
1g
0c"
1a"
0`"
0_"
0]"
1}!
1,
1p
1r
1s
0t
1v
1z!
1s!
#840000
0!
0)!
11!
0/!
0*!
0V!
1-!
01!
0-!
#840001
08#
01#
0-#
1,#
1+#
0*#
0r"
0k"
0g"
1f"
1e"
0d"
0.
1/
10
01
05
0[
0<
0^
1B"
0>"
0<"
19"
04"
12"
0I"
1&"
1#"
0""
0H"
1E"
0A"
0~
1z
0y
1>
0?
0B
0N
1P
0U
1X
1A"
1~
#870000
1!
1)!
11!
1/!
1*!
1V!
1-!
01!
0-!
1|!
1u!
0G"
1C"
1c
0b
0\"
1Z"
0Y"
0X"
0V"
1v!
0}!
0,
1+
1i
1k
1l
0m
1o
0z!
#900000
0!
0)!
11!
0/!
0*!
0V!
1-!
01!
0-!
#900001
19#
18#
00#
1s"
1r"
0j"
04
0Z
1<
1^
1=
1_
14"
11"
00"
1R"
1J"
1I"
1@"
0$"
0#"
1""
1F"
0A"
0~
1}
0>
1?
1@
1L
0M
0P
0F"
1K"
1|
0}
#930000
1!
1)!
11!
1/!
1*!
1V!
1-!
01!
0-!
0|!
1M"
0C"
0c
1a
1W"
1V"
1}!
1,
0i
0j
1z!
0s!
0l!
#960000
0!
0)!
11!
0/!
0*!
0V!
1-!
01!
0-!
#960001
09#
08#
1.#
0,#
0+#
0s"
0r"
1h"
0f"
0e"
0/
00
12
0<
0^
0=
0_
0B"
1<"
07"
0@"
10"
1w!
1p!
1i!
1b!
1Y!
0R"
0J"
0I"
1$"
1#"
0""
0E"
1A"
1F"
1}
1~
0z
1>
0?
0@
0L
1S
0X
1f!
0d!
1m!
0k!
1t!
1{!
0y!
0K"
0v!
0}!
0F"
0A"
0~
0}
0,
0+
0|
0e!
0g!
0n!
0u!
0Z!
0(
0X!
#980000
1#
1W!
1!"
1h
0D"
0M"
0a
0g
1\"
1Y"
1X"
0V"
1c"
1`"
1_"
1^"
0q
0r
0s
0v
1i
0k
0l
0o
#990000
1!
1)!
11!
1/!
1*!
1V!
1-!
01!
0-!
#1000000
