# Documentation
Documentation relevant to the designs and examples availablle on https://github.com/RISCV-on-Microsemi-FPGA.

### CoreRISC_AXI4_HB.pdf
This is the handbook for the CoreRISCV_AXI4 processor IP block. CoreRISCV_AXI4 is used in the example hardware designs found on https://github.com/RISCV-on-Microsemi-FPGA.

CoreRISCV_AXI4 is a soft processor implementing the RV32IM ISA and the RISC-V priviledge specification v1.9.
