TRACE::2020-10-27.21:39:50::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:39:50::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:39:50::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:39:52::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:39:52::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:39:52::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:39:52::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-27.21:39:55::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2020-10-27.21:39:55::SCWWriter::formatted JSON is {
	"platformName":	"uart_intr",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uart_intr",
	"platHandOff":	"E:/fpga_proj/ps/uart_intr/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-10-27.21:39:55::SCWWriter::formatted JSON is {
	"platformName":	"uart_intr",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uart_intr",
	"platHandOff":	"E:/fpga_proj/ps/uart_intr/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uart_intr",
	"systems":	[{
			"systemName":	"uart_intr",
			"systemDesc":	"uart_intr",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uart_intr"
		}]
}
TRACE::2020-10-27.21:39:55::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-10-27.21:39:55::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-27.21:39:55::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-27.21:39:55::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-27.21:39:55::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:39:55::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:39:55::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:39:55::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:39:55::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:39:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:39:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-27.21:39:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-27.21:39:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:39:55::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:39:55::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:39:55::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:39:55::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:39:55::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:39:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:39:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-27.21:39:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-27.21:39:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:39:55::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:39:55::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:39:55::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:39:55::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:39:55::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:39:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:39:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-27.21:39:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-27.21:39:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:39:55::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2020-10-27.21:39:55::SCWPlatform::Generating the sources  .
TRACE::2020-10-27.21:39:55::SCWBDomain::Generating boot domain sources.
TRACE::2020-10-27.21:39:55::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2020-10-27.21:39:55::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:39:55::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:39:55::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:39:55::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:39:55::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:39:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:39:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-27.21:39:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-27.21:39:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:39:55::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:39:55::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-27.21:39:55::SCWMssOS::No sw design opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:39:55::SCWMssOS::mss does not exists at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:39:55::SCWMssOS::Creating sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:39:55::SCWMssOS::Adding the swdes entry, created swdb E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:39:55::SCWMssOS::updating the scw layer changes to swdes at   E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:39:55::SCWMssOS::Writing mss at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:39:55::SCWMssOS::Completed writing the mss file at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-10-27.21:39:55::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-10-27.21:39:55::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-10-27.21:39:55::SCWBDomain::Completed writing the mss file at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-10-27.21:40:07::SCWPlatform::Generating sources Done.
TRACE::2020-10-27.21:40:07::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:07::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:07::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:07::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:07::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-27.21:40:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-27.21:40:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:07::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:07::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2020-10-27.21:40:07::SCWMssOS::Could not open the swdb for E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2020-10-27.21:40:07::SCWMssOS::Could not open the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2020-10-27.21:40:07::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-27.21:40:07::SCWMssOS::No sw design opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:07::SCWMssOS::mss exists loading the mss file  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:07::SCWMssOS::Opened the sw design from mss  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:07::SCWMssOS::Adding the swdes entry E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-10-27.21:40:07::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-27.21:40:07::SCWMssOS::Opened the sw design.  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:07::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-27.21:40:07::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-27.21:40:07::SCWMssOS::Commit changes completed.
TRACE::2020-10-27.21:40:07::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:07::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:07::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:07::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:07::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-27.21:40:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-27.21:40:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:07::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:07::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:40:07::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:07::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:07::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:07::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:07::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:07::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-27.21:40:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-27.21:40:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:07::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:07::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:40:07::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:07::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:07::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:07::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:07::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:07::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-27.21:40:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-27.21:40:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:07::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:07::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:40:07::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:07::SCWWriter::formatted JSON is {
	"platformName":	"uart_intr",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uart_intr",
	"platHandOff":	"E:/fpga_proj/ps/uart_intr/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uart_intr",
	"systems":	[{
			"systemName":	"uart_intr",
			"systemDesc":	"uart_intr",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uart_intr",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"089dd641cda9d1d937ffff031af70bd6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-27.21:40:07::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-27.21:40:07::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-27.21:40:07::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-27.21:40:07::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:07::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:07::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:07::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:07::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-27.21:40:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-27.21:40:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:07::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:07::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:07::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:07::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:07::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-27.21:40:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-27.21:40:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:07::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:07::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:07::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:07::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:07::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-27.21:40:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-27.21:40:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:07::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:07::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:40:07::SCWMssOS::No sw design opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:07::SCWMssOS::mss does not exists at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:07::SCWMssOS::Creating sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:07::SCWMssOS::Adding the swdes entry, created swdb E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:07::SCWMssOS::updating the scw layer changes to swdes at   E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:07::SCWMssOS::Writing mss at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:07::SCWMssOS::Completed writing the mss file at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-27.21:40:07::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-10-27.21:40:07::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-10-27.21:40:07::SCWMssOS::Completed writing the mss file at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-27.21:40:07::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2020-10-27.21:40:09::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-27.21:40:09::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-27.21:40:09::SCWMssOS::Commit changes completed.
TRACE::2020-10-27.21:40:09::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-27.21:40:09::SCWMssOS::Running validate of swdbs.
KEYINFO::2020-10-27.21:40:09::SCWMssOS::Could not open the swdb for E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2020-10-27.21:40:09::SCWMssOS::Could not open the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-10-27.21:40:09::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-27.21:40:09::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-27.21:40:09::SCWMssOS::Writing the mss file completed E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:09::SCWMssOS::Commit changes completed.
TRACE::2020-10-27.21:40:09::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:09::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:09::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:09::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:09::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:09::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-27.21:40:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-27.21:40:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:09::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:09::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:40:09::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:09::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:09::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:09::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:09::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:09::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:09::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-27.21:40:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-27.21:40:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:09::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:09::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:40:09::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:09::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:09::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:09::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:09::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:09::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:09::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-27.21:40:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-27.21:40:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:09::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:09::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:40:09::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:09::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:09::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:09::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:09::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:10::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-27.21:40:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-27.21:40:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:10::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:10::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:40:10::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:10::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:10::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:10::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:10::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:10::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-27.21:40:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-27.21:40:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:10::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:10::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:40:10::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:10::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:10::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:10::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:10::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:10::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-27.21:40:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-27.21:40:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:10::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:10::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:40:10::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:10::SCWWriter::formatted JSON is {
	"platformName":	"uart_intr",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uart_intr",
	"platHandOff":	"E:/fpga_proj/ps/uart_intr/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uart_intr",
	"systems":	[{
			"systemName":	"uart_intr",
			"systemDesc":	"uart_intr",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uart_intr",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"089dd641cda9d1d937ffff031af70bd6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"c84ae43c5adbb00ecfbaf8401bfc0693",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-10-27.21:40:10::SCWPlatform::Started generating the artifacts platform uart_intr
TRACE::2020-10-27.21:40:10::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-27.21:40:10::SCWPlatform::Started generating the artifacts for system configuration uart_intr
LOG::2020-10-27.21:40:10::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-10-27.21:40:10::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-10-27.21:40:10::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-27.21:40:10::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-10-27.21:40:10::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-27.21:40:10::SCWSystem::Not a boot domain 
LOG::2020-10-27.21:40:10::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-27.21:40:10::SCWDomain::Generating domain artifcats
TRACE::2020-10-27.21:40:10::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-27.21:40:10::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/qemu/
TRACE::2020-10-27.21:40:10::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/qemu/
TRACE::2020-10-27.21:40:10::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-27.21:40:10::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:10::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:10::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:10::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:10::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-27.21:40:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-27.21:40:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:10::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:10::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:40:10::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:10::SCWMssOS::Completed writing the mss file at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-27.21:40:10::SCWMssOS::Mss edits present, copying mssfile into export location E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:10::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-27.21:40:10::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-27.21:40:10::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-10-27.21:40:10::SCWMssOS::skipping the bsp build ... 
TRACE::2020-10-27.21:40:10::SCWMssOS::Copying to export directory.
TRACE::2020-10-27.21:40:10::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-27.21:40:10::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-10-27.21:40:10::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-10-27.21:40:10::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-27.21:40:10::SCWSystem::Completed Processing the sysconfig uart_intr
LOG::2020-10-27.21:40:10::SCWPlatform::Completed generating the artifacts for system configuration uart_intr
TRACE::2020-10-27.21:40:10::SCWPlatform::Started preparing the platform 
TRACE::2020-10-27.21:40:10::SCWSystem::Writing the bif file for system config uart_intr
TRACE::2020-10-27.21:40:10::SCWSystem::dir created 
TRACE::2020-10-27.21:40:10::SCWSystem::Writing the bif 
TRACE::2020-10-27.21:40:10::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-27.21:40:10::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-27.21:40:10::SCWPlatform::Completed generating the platform
TRACE::2020-10-27.21:40:10::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-27.21:40:10::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-27.21:40:10::SCWMssOS::Commit changes completed.
TRACE::2020-10-27.21:40:10::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-27.21:40:10::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-27.21:40:10::SCWMssOS::Commit changes completed.
TRACE::2020-10-27.21:40:10::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:10::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:10::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:10::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:10::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-27.21:40:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-27.21:40:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:10::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:10::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:40:10::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:10::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:10::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:10::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:10::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:10::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-27.21:40:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-27.21:40:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:10::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:10::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:40:10::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:10::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:10::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:10::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:10::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:10::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-27.21:40:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-27.21:40:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:10::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:10::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:40:10::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:10::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:10::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:10::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:10::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:10::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-27.21:40:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-27.21:40:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:10::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:10::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:40:10::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:10::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:10::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:10::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:10::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:10::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-27.21:40:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-27.21:40:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:10::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:10::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:40:10::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:10::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:10::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:10::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:10::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:10::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-27.21:40:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-27.21:40:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:10::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:10::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:40:10::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:10::SCWWriter::formatted JSON is {
	"platformName":	"uart_intr",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uart_intr",
	"platHandOff":	"E:/fpga_proj/ps/uart_intr/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uart_intr",
	"systems":	[{
			"systemName":	"uart_intr",
			"systemDesc":	"uart_intr",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uart_intr",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"089dd641cda9d1d937ffff031af70bd6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"c84ae43c5adbb00ecfbaf8401bfc0693",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-27.21:40:10::SCWPlatform::updated the xpfm file.
TRACE::2020-10-27.21:40:11::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:11::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-27.21:40:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-27.21:40:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:11::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:11::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:40:11::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:11::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-27.21:40:11::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-27.21:40:11::SCWMssOS::Commit changes completed.
TRACE::2020-10-27.21:40:11::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-27.21:40:11::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-27.21:40:11::SCWMssOS::Commit changes completed.
TRACE::2020-10-27.21:40:11::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:11::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-27.21:40:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-27.21:40:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:11::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:11::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:40:11::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:11::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:11::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-27.21:40:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-27.21:40:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:11::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:11::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:40:11::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:11::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:11::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-27.21:40:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-27.21:40:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:11::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:11::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:40:11::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:11::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:11::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-27.21:40:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-27.21:40:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:11::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:11::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:40:11::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:11::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:11::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-27.21:40:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-27.21:40:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:11::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:11::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:40:11::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:11::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:11::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-27.21:40:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-27.21:40:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:11::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:11::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:40:11::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:11::SCWWriter::formatted JSON is {
	"platformName":	"uart_intr",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uart_intr",
	"platHandOff":	"E:/fpga_proj/ps/uart_intr/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uart_intr",
	"systems":	[{
			"systemName":	"uart_intr",
			"systemDesc":	"uart_intr",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uart_intr",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"089dd641cda9d1d937ffff031af70bd6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"c84ae43c5adbb00ecfbaf8401bfc0693",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-27.21:40:11::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:11::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-27.21:40:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-27.21:40:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:11::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:11::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:40:11::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:11::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:11::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-27.21:40:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-27.21:40:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:11::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:11::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:40:11::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:11::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:11::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-27.21:40:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-27.21:40:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:11::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:11::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:40:11::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:11::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-27.21:40:11::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-27.21:40:11::SCWMssOS::Commit changes completed.
TRACE::2020-10-27.21:40:11::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-27.21:40:11::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-27.21:40:11::SCWMssOS::Commit changes completed.
TRACE::2020-10-27.21:40:11::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:11::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-27.21:40:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-27.21:40:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:11::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:11::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:40:11::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:11::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:11::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-27.21:40:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-27.21:40:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:11::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:11::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:40:11::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:11::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:11::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-27.21:40:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-27.21:40:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:11::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:11::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:40:11::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:11::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:11::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-27.21:40:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-27.21:40:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:11::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:11::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:40:11::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:11::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:11::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-27.21:40:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-27.21:40:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:11::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:11::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:40:11::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:11::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:11::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-27.21:40:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-27.21:40:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:11::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:11::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:40:11::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:11::SCWWriter::formatted JSON is {
	"platformName":	"uart_intr",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uart_intr",
	"platHandOff":	"E:/fpga_proj/ps/uart_intr/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uart_intr",
	"systems":	[{
			"systemName":	"uart_intr",
			"systemDesc":	"uart_intr",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uart_intr",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"089dd641cda9d1d937ffff031af70bd6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"c84ae43c5adbb00ecfbaf8401bfc0693",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-27.21:40:11::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-27.21:40:11::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-27.21:40:11::SCWMssOS::Commit changes completed.
TRACE::2020-10-27.21:40:11::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-27.21:40:11::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-27.21:40:11::SCWMssOS::Commit changes completed.
TRACE::2020-10-27.21:40:11::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:11::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-27.21:40:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-27.21:40:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:11::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:11::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:40:11::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:11::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:11::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-27.21:40:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-27.21:40:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:11::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:11::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:40:11::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:11::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:11::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-27.21:40:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-27.21:40:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:11::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:11::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:40:11::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:11::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:11::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-27.21:40:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-27.21:40:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:11::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:11::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:40:11::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:11::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:11::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:12::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-27.21:40:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-27.21:40:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:12::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:12::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:40:12::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:12::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:12::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:12::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:12::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:12::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-27.21:40:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-27.21:40:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:12::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:12::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:40:12::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:12::SCWWriter::formatted JSON is {
	"platformName":	"uart_intr",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uart_intr",
	"platHandOff":	"E:/fpga_proj/ps/uart_intr/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uart_intr",
	"systems":	[{
			"systemName":	"uart_intr",
			"systemDesc":	"uart_intr",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uart_intr",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"089dd641cda9d1d937ffff031af70bd6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"c84ae43c5adbb00ecfbaf8401bfc0693",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-27.21:40:12::SCWPlatform::Clearing the existing platform
TRACE::2020-10-27.21:40:12::SCWSystem::Clearing the existing sysconfig
TRACE::2020-10-27.21:40:12::SCWBDomain::clearing the fsbl build
TRACE::2020-10-27.21:40:12::SCWMssOS::Removing the swdes entry for  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:12::SCWMssOS::Removing the swdes entry for  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:12::SCWSystem::Clearing the domains completed.
TRACE::2020-10-27.21:40:12::SCWPlatform::Clearing the opened hw db.
TRACE::2020-10-27.21:40:12::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:12::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:12::SCWPlatform:: Platform location is E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:12::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:12::SCWPlatform::Removing the HwDB with name E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:12::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:12::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:12::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:12::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:12::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:12::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-27.21:40:14::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2020-10-27.21:40:14::SCWReader::Active system found as  uart_intr
TRACE::2020-10-27.21:40:14::SCWReader::Handling sysconfig uart_intr
TRACE::2020-10-27.21:40:14::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-27.21:40:15::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-27.21:40:15::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-27.21:40:15::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:15::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:15::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:15::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:15::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-27.21:40:15::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-27.21:40:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:15::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:15::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:15::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:15::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:15::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-27.21:40:15::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-27.21:40:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:15::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:15::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:15::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:15::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:15::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-27.21:40:15::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-27.21:40:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:15::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-10-27.21:40:15::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:15::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:15::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:15::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:15::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-27.21:40:15::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-27.21:40:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:15::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:15::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-27.21:40:15::SCWMssOS::No sw design opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:15::SCWMssOS::mss exists loading the mss file  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:15::SCWMssOS::Opened the sw design from mss  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:15::SCWMssOS::Adding the swdes entry E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-10-27.21:40:15::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-27.21:40:15::SCWMssOS::Opened the sw design.  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:15::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:15::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:15::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:15::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:15::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-27.21:40:15::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-27.21:40:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:15::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:15::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:40:15::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:15::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2020-10-27.21:40:15::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:15::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:15::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:15::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:15::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-27.21:40:15::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-27.21:40:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:15::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:15::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:40:15::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:15::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2020-10-27.21:40:15::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-27.21:40:15::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-27.21:40:15::SCWMssOS::Commit changes completed.
TRACE::2020-10-27.21:40:15::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-27.21:40:15::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-27.21:40:15::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:15::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:15::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:15::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:15::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-27.21:40:15::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-27.21:40:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:15::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:15::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:40:15::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:40:15::SCWReader::No isolation master present  
TRACE::2020-10-27.21:40:15::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-27.21:40:15::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-27.21:40:15::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-27.21:40:15::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:15::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:15::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:15::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:15::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-27.21:40:15::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-27.21:40:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:15::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:15::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:15::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:15::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:15::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-27.21:40:15::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-27.21:40:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:15::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:15::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:15::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:15::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:15::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-27.21:40:15::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-27.21:40:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:15::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:15::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:40:15::SCWMssOS::No sw design opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:15::SCWMssOS::mss exists loading the mss file  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:15::SCWMssOS::Opened the sw design from mss  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:15::SCWMssOS::Adding the swdes entry E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-27.21:40:15::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-27.21:40:15::SCWMssOS::Opened the sw design.  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:15::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-27.21:40:15::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-27.21:40:15::SCWMssOS::Commit changes completed.
TRACE::2020-10-27.21:40:15::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-27.21:40:15::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-27.21:40:15::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:15::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:15::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:15::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:40:15::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:40:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:40:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-27.21:40:15::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-27.21:40:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:40:15::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:15::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:40:15::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:40:15::SCWReader::No isolation master present  
LOG::2020-10-27.21:42:40::SCWPlatform::Started generating the artifacts platform uart_intr
TRACE::2020-10-27.21:42:40::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-27.21:42:40::SCWPlatform::Started generating the artifacts for system configuration uart_intr
LOG::2020-10-27.21:42:40::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-10-27.21:42:40::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-10-27.21:42:40::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-27.21:42:40::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-10-27.21:42:40::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:42:40::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:42:40::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:42:40::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:42:40::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:42:40::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:42:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-27.21:42:40::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-27.21:42:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:42:40::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:42:40::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:42:40::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:42:40::SCWBDomain::Completed writing the mss file at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-10-27.21:42:40::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-27.21:42:41::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-27.21:42:41::SCWBDomain::System Command Ran  E:&  cd  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl & make 
TRACE::2020-10-27.21:42:41::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-10-27.21:42:41::SCWBDomain::make[1]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-10-27.21:42:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-10-27.21:42:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-10-27.21:42:41::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-10-27.21:42:41::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:42:41::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightp
TRACE::2020-10-27.21:42:41::SCWBDomain::s_dcc_v1_7/src'

TRACE::2020-10-27.21:42:41::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps
TRACE::2020-10-27.21:42:41::SCWBDomain::_dcc_v1_7/src'

TRACE::2020-10-27.21:42:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-10-27.21:42:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-27.21:42:41::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-27.21:42:41::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:42:41::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortex
TRACE::2020-10-27.21:42:41::SCWBDomain::a9_v2_9/src'

TRACE::2020-10-27.21:42:41::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa
TRACE::2020-10-27.21:42:41::SCWBDomain::9_v2_9/src'

TRACE::2020-10-27.21:42:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-10-27.21:42:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-27.21:42:41::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-27.21:42:41::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:42:41::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1
TRACE::2020-10-27.21:42:41::SCWBDomain::/src'

TRACE::2020-10-27.21:42:41::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/
TRACE::2020-10-27.21:42:41::SCWBDomain::src'

TRACE::2020-10-27.21:42:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-10-27.21:42:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-27.21:42:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-27.21:42:41::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:42:41::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_
TRACE::2020-10-27.21:42:41::SCWBDomain::6/src'

TRACE::2020-10-27.21:42:41::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6
TRACE::2020-10-27.21:42:41::SCWBDomain::/src'

TRACE::2020-10-27.21:42:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-10-27.21:42:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-27.21:42:41::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-27.21:42:41::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:42:41::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6
TRACE::2020-10-27.21:42:41::SCWBDomain::/src'

TRACE::2020-10-27.21:42:41::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/
TRACE::2020-10-27.21:42:41::SCWBDomain::src'

TRACE::2020-10-27.21:42:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2020-10-27.21:42:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-27.21:42:41::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-27.21:42:41::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:42:41::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_
TRACE::2020-10-27.21:42:41::SCWBDomain::11/src'

TRACE::2020-10-27.21:42:41::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_1
TRACE::2020-10-27.21:42:41::SCWBDomain::1/src'

TRACE::2020-10-27.21:42:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-10-27.21:42:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-27.21:42:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-27.21:42:41::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:42:41::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_
TRACE::2020-10-27.21:42:41::SCWBDomain::7/src'

TRACE::2020-10-27.21:42:41::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7
TRACE::2020-10-27.21:42:41::SCWBDomain::/src'

TRACE::2020-10-27.21:42:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2020-10-27.21:42:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-27.21:42:41::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-27.21:42:41::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:42:41::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpio_v4_6/
TRACE::2020-10-27.21:42:41::SCWBDomain::src'

TRACE::2020-10-27.21:42:41::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpio_v4_6/s
TRACE::2020-10-27.21:42:41::SCWBDomain::rc'

TRACE::2020-10-27.21:42:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2020-10-27.21:42:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-27.21:42:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-27.21:42:41::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:42:41::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_
TRACE::2020-10-27.21:42:41::SCWBDomain::7/src'

TRACE::2020-10-27.21:42:41::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7
TRACE::2020-10-27.21:42:41::SCWBDomain::/src'

TRACE::2020-10-27.21:42:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-10-27.21:42:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-27.21:42:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-27.21:42:41::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:42:41::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_
TRACE::2020-10-27.21:42:42::SCWBDomain::2/src'

TRACE::2020-10-27.21:42:42::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2
TRACE::2020-10-27.21:42:42::SCWBDomain::/src'

TRACE::2020-10-27.21:42:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-10-27.21:42:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-10-27.21:42:42::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-10-27.21:42:42::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:42:42::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v
TRACE::2020-10-27.21:42:42::SCWBDomain::2_2/src'

TRACE::2020-10-27.21:42:42::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2
TRACE::2020-10-27.21:42:42::SCWBDomain::_2/src'

TRACE::2020-10-27.21:42:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-10-27.21:42:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-27.21:42:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-27.21:42:42::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:42:42::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_
TRACE::2020-10-27.21:42:42::SCWBDomain::2/src'

TRACE::2020-10-27.21:42:42::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2
TRACE::2020-10-27.21:42:42::SCWBDomain::/src'

TRACE::2020-10-27.21:42:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2020-10-27.21:42:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-27.21:42:42::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-27.21:42:42::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:42:42::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/
TRACE::2020-10-27.21:42:42::SCWBDomain::src'

TRACE::2020-10-27.21:42:42::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/s
TRACE::2020-10-27.21:42:42::SCWBDomain::rc'

TRACE::2020-10-27.21:42:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-27.21:42:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-27.21:42:42::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-27.21:42:42::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:42:42::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone
TRACE::2020-10-27.21:42:42::SCWBDomain::_v7_2/src'

TRACE::2020-10-27.21:42:42::SCWBDomain::make[3]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone
TRACE::2020-10-27.21:42:42::SCWBDomain::_v7_2/src/profile'

TRACE::2020-10-27.21:42:42::SCWBDomain::make[3]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_
TRACE::2020-10-27.21:42:42::SCWBDomain::v7_2/src/profile'

TRACE::2020-10-27.21:42:42::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_
TRACE::2020-10-27.21:42:42::SCWBDomain::v7_2/src'

TRACE::2020-10-27.21:42:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2020-10-27.21:42:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-27.21:42:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-27.21:42:42::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:42:42::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps_v3_1
TRACE::2020-10-27.21:42:42::SCWBDomain::1/src'

TRACE::2020-10-27.21:42:42::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps_v3_11
TRACE::2020-10-27.21:42:42::SCWBDomain::/src'

TRACE::2020-10-27.21:42:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2020-10-27.21:42:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-27.21:42:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-27.21:42:42::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:42:42::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_
TRACE::2020-10-27.21:42:42::SCWBDomain::9/src'

TRACE::2020-10-27.21:42:42::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9
TRACE::2020-10-27.21:42:42::SCWBDomain::/src'

TRACE::2020-10-27.21:42:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2020-10-27.21:42:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-27.21:42:42::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-27.21:42:42::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:42:42::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5
TRACE::2020-10-27.21:42:42::SCWBDomain::/src'

TRACE::2020-10-27.21:42:42::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/
TRACE::2020-10-27.21:42:42::SCWBDomain::src'

TRACE::2020-10-27.21:42:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-10-27.21:42:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-27.21:42:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-27.21:42:42::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:42:42::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_
TRACE::2020-10-27.21:42:42::SCWBDomain::4/src'

TRACE::2020-10-27.21:42:42::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4
TRACE::2020-10-27.21:42:42::SCWBDomain::/src'

TRACE::2020-10-27.21:42:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2020-10-27.21:42:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-27.21:42:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-27.21:42:42::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:42:42::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_
TRACE::2020-10-27.21:42:42::SCWBDomain::3/src'

TRACE::2020-10-27.21:42:42::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3
TRACE::2020-10-27.21:42:42::SCWBDomain::/src'

TRACE::2020-10-27.21:42:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2020-10-27.21:42:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-27.21:42:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-27.21:42:42::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:42:42::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_
TRACE::2020-10-27.21:42:42::SCWBDomain::6/src'

TRACE::2020-10-27.21:42:42::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6
TRACE::2020-10-27.21:42:42::SCWBDomain::/src'

TRACE::2020-10-27.21:42:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-10-27.21:42:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-27.21:42:42::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-27.21:42:42::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:42:42::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightp
TRACE::2020-10-27.21:42:42::SCWBDomain::s_dcc_v1_7/src'

TRACE::2020-10-27.21:42:42::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-10-27.21:42:43::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps
TRACE::2020-10-27.21:42:43::SCWBDomain::_dcc_v1_7/src'

TRACE::2020-10-27.21:42:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-10-27.21:42:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-10-27.21:42:43::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-10-27.21:42:43::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:42:43::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortex
TRACE::2020-10-27.21:42:43::SCWBDomain::a9_v2_9/src'

TRACE::2020-10-27.21:42:43::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-10-27.21:42:43::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa
TRACE::2020-10-27.21:42:43::SCWBDomain::9_v2_9/src'

TRACE::2020-10-27.21:42:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-10-27.21:42:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-27.21:42:43::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-27.21:42:43::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-10-27.21:42:43::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1
TRACE::2020-10-27.21:42:43::SCWBDomain::/src'

TRACE::2020-10-27.21:42:43::SCWBDomain::"Compiling ddrps"

TRACE::2020-10-27.21:42:43::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/
TRACE::2020-10-27.21:42:43::SCWBDomain::src'

TRACE::2020-10-27.21:42:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-10-27.21:42:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-27.21:42:43::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-27.21:42:43::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-27.21:42:43::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_
TRACE::2020-10-27.21:42:43::SCWBDomain::6/src'

TRACE::2020-10-27.21:42:43::SCWBDomain::"Compiling devcfg"

TRACE::2020-10-27.21:42:44::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6
TRACE::2020-10-27.21:42:44::SCWBDomain::/src'

TRACE::2020-10-27.21:42:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-10-27.21:42:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-27.21:42:44::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-27.21:42:44::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-10-27.21:42:44::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6
TRACE::2020-10-27.21:42:44::SCWBDomain::/src'

TRACE::2020-10-27.21:42:44::SCWBDomain::"Compiling dmaps"

TRACE::2020-10-27.21:42:44::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/
TRACE::2020-10-27.21:42:44::SCWBDomain::src'

TRACE::2020-10-27.21:42:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2020-10-27.21:42:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-27.21:42:44::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-27.21:42:44::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:42:44::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_
TRACE::2020-10-27.21:42:44::SCWBDomain::11/src'

TRACE::2020-10-27.21:42:44::SCWBDomain::"Compiling emacps"

TRACE::2020-10-27.21:42:45::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_1
TRACE::2020-10-27.21:42:45::SCWBDomain::1/src'

TRACE::2020-10-27.21:42:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-10-27.21:42:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-27.21:42:45::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-27.21:42:45::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-27.21:42:45::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_
TRACE::2020-10-27.21:42:45::SCWBDomain::7/src'

TRACE::2020-10-27.21:42:45::SCWBDomain::"Compiling gpiops"

TRACE::2020-10-27.21:42:46::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7
TRACE::2020-10-27.21:42:46::SCWBDomain::/src'

TRACE::2020-10-27.21:42:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2020-10-27.21:42:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-27.21:42:46::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-27.21:42:46::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-10-27.21:42:46::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpio_v4_6/
TRACE::2020-10-27.21:42:46::SCWBDomain::src'

TRACE::2020-10-27.21:42:46::SCWBDomain::"Compiling gpio"

TRACE::2020-10-27.21:42:47::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpio_v4_6/s
TRACE::2020-10-27.21:42:47::SCWBDomain::rc'

TRACE::2020-10-27.21:42:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2020-10-27.21:42:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-27.21:42:47::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-27.21:42:47::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-27.21:42:47::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_
TRACE::2020-10-27.21:42:47::SCWBDomain::7/src'

TRACE::2020-10-27.21:42:47::SCWBDomain::"Compiling qspips"

TRACE::2020-10-27.21:42:48::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7
TRACE::2020-10-27.21:42:48::SCWBDomain::/src'

TRACE::2020-10-27.21:42:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-10-27.21:42:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-27.21:42:48::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-27.21:42:48::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-27.21:42:48::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_
TRACE::2020-10-27.21:42:48::SCWBDomain::2/src'

TRACE::2020-10-27.21:42:48::SCWBDomain::"Compiling scugic"

TRACE::2020-10-27.21:42:48::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2
TRACE::2020-10-27.21:42:48::SCWBDomain::/src'

TRACE::2020-10-27.21:42:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-10-27.21:42:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-27.21:42:48::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-27.21:42:48::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:42:48::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v
TRACE::2020-10-27.21:42:48::SCWBDomain::2_2/src'

TRACE::2020-10-27.21:42:48::SCWBDomain::"Compiling scutimer"

TRACE::2020-10-27.21:42:49::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2
TRACE::2020-10-27.21:42:49::SCWBDomain::_2/src'

TRACE::2020-10-27.21:42:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-10-27.21:42:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-27.21:42:49::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-27.21:42:49::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-27.21:42:49::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_
TRACE::2020-10-27.21:42:49::SCWBDomain::2/src'

TRACE::2020-10-27.21:42:49::SCWBDomain::"Compiling scuwdt"

TRACE::2020-10-27.21:42:49::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2
TRACE::2020-10-27.21:42:49::SCWBDomain::/src'

TRACE::2020-10-27.21:42:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2020-10-27.21:42:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-27.21:42:49::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-27.21:42:49::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-10-27.21:42:49::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/
TRACE::2020-10-27.21:42:49::SCWBDomain::src'

TRACE::2020-10-27.21:42:49::SCWBDomain::"Compiling sdps"

TRACE::2020-10-27.21:42:50::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/s
TRACE::2020-10-27.21:42:50::SCWBDomain::rc'

TRACE::2020-10-27.21:42:50::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-27.21:42:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-27.21:42:50::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-27.21:42:50::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:42:50::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone
TRACE::2020-10-27.21:42:50::SCWBDomain::_v7_2/src'

TRACE::2020-10-27.21:42:50::SCWBDomain::"Compiling standalone"

TRACE::2020-10-27.21:42:54::SCWBDomain::make[3]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone
TRACE::2020-10-27.21:42:54::SCWBDomain::_v7_2/src/profile'

TRACE::2020-10-27.21:42:54::SCWBDomain::make[3]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_
TRACE::2020-10-27.21:42:54::SCWBDomain::v7_2/src/profile'

TRACE::2020-10-27.21:42:54::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_
TRACE::2020-10-27.21:42:54::SCWBDomain::v7_2/src'

TRACE::2020-10-27.21:42:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2020-10-27.21:42:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-27.21:42:54::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-27.21:42:54::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-27.21:42:54::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps_v3_1
TRACE::2020-10-27.21:42:54::SCWBDomain::1/src'

TRACE::2020-10-27.21:42:54::SCWBDomain::"Compiling ttcps"

TRACE::2020-10-27.21:42:54::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps_v3_11
TRACE::2020-10-27.21:42:54::SCWBDomain::/src'

TRACE::2020-10-27.21:42:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2020-10-27.21:42:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-27.21:42:54::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-27.21:42:54::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-27.21:42:54::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_
TRACE::2020-10-27.21:42:54::SCWBDomain::9/src'

TRACE::2020-10-27.21:42:54::SCWBDomain::"Compiling uartps"

TRACE::2020-10-27.21:42:55::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9
TRACE::2020-10-27.21:42:55::SCWBDomain::/src'

TRACE::2020-10-27.21:42:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2020-10-27.21:42:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-27.21:42:55::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-27.21:42:55::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-10-27.21:42:55::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5
TRACE::2020-10-27.21:42:55::SCWBDomain::/src'

TRACE::2020-10-27.21:42:55::SCWBDomain::"Compiling usbps"

TRACE::2020-10-27.21:42:56::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/
TRACE::2020-10-27.21:42:56::SCWBDomain::src'

TRACE::2020-10-27.21:42:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-10-27.21:42:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-27.21:42:56::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-27.21:42:56::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-27.21:42:56::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_
TRACE::2020-10-27.21:42:56::SCWBDomain::4/src'

TRACE::2020-10-27.21:42:56::SCWBDomain::"Compiling xadcps"

TRACE::2020-10-27.21:42:57::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4
TRACE::2020-10-27.21:42:57::SCWBDomain::/src'

TRACE::2020-10-27.21:42:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2020-10-27.21:42:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-27.21:42:57::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-27.21:42:57::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-27.21:42:57::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_
TRACE::2020-10-27.21:42:57::SCWBDomain::3/src'

TRACE::2020-10-27.21:42:57::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-10-27.21:42:58::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3
TRACE::2020-10-27.21:42:58::SCWBDomain::/src'

TRACE::2020-10-27.21:42:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2020-10-27.21:42:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-27.21:42:58::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-27.21:42:58::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-27.21:42:58::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_
TRACE::2020-10-27.21:42:58::SCWBDomain::6/src'

TRACE::2020-10-27.21:42:58::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6
TRACE::2020-10-27.21:42:58::SCWBDomain::/src'

TRACE::2020-10-27.21:42:58::SCWBDomain::'Finished building libraries'

TRACE::2020-10-27.21:42:58::SCWBDomain::make[1]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-10-27.21:42:58::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2020-10-27.21:42:58::SCWBDomain::exa9_0/include -I.

TRACE::2020-10-27.21:42:58::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-10-27.21:42:58::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-10-27.21:42:58::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2020-10-27.21:42:58::SCWBDomain::rtexa9_0/include -I.

TRACE::2020-10-27.21:42:58::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2020-10-27.21:42:58::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-10-27.21:42:58::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2020-10-27.21:42:58::SCWBDomain::rtexa9_0/include -I.

TRACE::2020-10-27.21:42:59::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2020-10-27.21:42:59::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-10-27.21:42:59::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-10-27.21:42:59::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-10-27.21:42:59::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2020-10-27.21:42:59::SCWBDomain::rtexa9_0/include -I.

TRACE::2020-10-27.21:42:59::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-10-27.21:42:59::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-10-27.21:42:59::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2020-10-27.21:42:59::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2020-10-27.21:42:59::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-10-27.21:42:59::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-10-27.21:42:59::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2020-10-27.21:42:59::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-10-27.21:42:59::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2020-10-27.21:42:59::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-10-27.21:42:59::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-10-27.21:42:59::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                      -Wl,--gc-secti
TRACE::2020-10-27.21:42:59::SCWBDomain::ons -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-10-27.21:43:00::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-27.21:43:00::SCWSystem::Not a boot domain 
LOG::2020-10-27.21:43:00::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-27.21:43:00::SCWDomain::Generating domain artifcats
TRACE::2020-10-27.21:43:00::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-27.21:43:00::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/qemu/
TRACE::2020-10-27.21:43:00::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/qemu/
TRACE::2020-10-27.21:43:00::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-27.21:43:00::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:43:00::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:43:00::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:43:00::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:43:00::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:43:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:43:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-27.21:43:00::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-27.21:43:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:43:00::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:43:00::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:43:00::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:43:00::SCWMssOS::Completed writing the mss file at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-27.21:43:00::SCWMssOS::Mss edits present, copying mssfile into export location E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:43:00::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-27.21:43:00::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-27.21:43:00::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-10-27.21:43:00::SCWMssOS::doing bsp build ... 
TRACE::2020-10-27.21:43:00::SCWMssOS::System Command Ran  E: & cd  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-10-27.21:43:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-10-27.21:43:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-10-27.21:43:00::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-10-27.21:43:00::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:43:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-10-27.21:43:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-27.21:43:00::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-27.21:43:00::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:43:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-10-27.21:43:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-27.21:43:00::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-27.21:43:00::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:43:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-10-27.21:43:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-27.21:43:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-27.21:43:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:43:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-10-27.21:43:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-27.21:43:00::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-27.21:43:00::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:43:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2020-10-27.21:43:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-27.21:43:00::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-27.21:43:00::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:43:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-10-27.21:43:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-27.21:43:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-27.21:43:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:43:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2020-10-27.21:43:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-27.21:43:00::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-27.21:43:00::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:43:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2020-10-27.21:43:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-27.21:43:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-27.21:43:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:43:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-10-27.21:43:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-27.21:43:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-27.21:43:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:43:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-10-27.21:43:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-10-27.21:43:00::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-10-27.21:43:00::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:43:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-10-27.21:43:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-27.21:43:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-27.21:43:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:43:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2020-10-27.21:43:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-27.21:43:00::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-27.21:43:01::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:43:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-27.21:43:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-27.21:43:01::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-27.21:43:01::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:43:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2020-10-27.21:43:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-27.21:43:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-27.21:43:01::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:43:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2020-10-27.21:43:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-27.21:43:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-27.21:43:01::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:43:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2020-10-27.21:43:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-27.21:43:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-27.21:43:01::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:43:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-10-27.21:43:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-27.21:43:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-27.21:43:01::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:43:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-10-27.21:43:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-27.21:43:01::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-27.21:43:01::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:43:01::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-10-27.21:43:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-10-27.21:43:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-10-27.21:43:01::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-10-27.21:43:01::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:43:01::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-10-27.21:43:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-10-27.21:43:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-27.21:43:01::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-27.21:43:01::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-27.21:43:01::SCWMssOS::"Compiling ddrps"

TRACE::2020-10-27.21:43:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-10-27.21:43:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-27.21:43:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-27.21:43:01::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-27.21:43:01::SCWMssOS::"Compiling devcfg"

TRACE::2020-10-27.21:43:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-10-27.21:43:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-27.21:43:02::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-27.21:43:02::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-27.21:43:02::SCWMssOS::"Compiling dmaps"

TRACE::2020-10-27.21:43:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2020-10-27.21:43:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-27.21:43:03::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-27.21:43:03::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:43:03::SCWMssOS::"Compiling emacps"

TRACE::2020-10-27.21:43:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-10-27.21:43:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-27.21:43:04::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-27.21:43:04::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-27.21:43:04::SCWMssOS::"Compiling gpiops"

TRACE::2020-10-27.21:43:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2020-10-27.21:43:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-27.21:43:05::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-27.21:43:05::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-10-27.21:43:05::SCWMssOS::"Compiling gpio"

TRACE::2020-10-27.21:43:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2020-10-27.21:43:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-27.21:43:05::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-27.21:43:05::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-27.21:43:05::SCWMssOS::"Compiling qspips"

TRACE::2020-10-27.21:43:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-10-27.21:43:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-27.21:43:06::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-27.21:43:06::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-27.21:43:06::SCWMssOS::"Compiling scugic"

TRACE::2020-10-27.21:43:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-10-27.21:43:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-27.21:43:07::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-27.21:43:07::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:43:07::SCWMssOS::"Compiling scutimer"

TRACE::2020-10-27.21:43:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-10-27.21:43:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-27.21:43:07::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-27.21:43:07::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-27.21:43:07::SCWMssOS::"Compiling scuwdt"

TRACE::2020-10-27.21:43:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2020-10-27.21:43:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-27.21:43:08::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-27.21:43:08::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-10-27.21:43:08::SCWMssOS::"Compiling sdps"

TRACE::2020-10-27.21:43:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-27.21:43:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-27.21:43:09::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-27.21:43:09::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-27.21:43:09::SCWMssOS::"Compiling standalone"

TRACE::2020-10-27.21:43:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2020-10-27.21:43:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-27.21:43:12::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-27.21:43:12::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-27.21:43:12::SCWMssOS::"Compiling ttcps"

TRACE::2020-10-27.21:43:13::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2020-10-27.21:43:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-27.21:43:13::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-27.21:43:13::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-27.21:43:13::SCWMssOS::"Compiling uartps"

TRACE::2020-10-27.21:43:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2020-10-27.21:43:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-27.21:43:14::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-27.21:43:14::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-27.21:43:14::SCWMssOS::"Compiling usbps"

TRACE::2020-10-27.21:43:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-10-27.21:43:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-27.21:43:15::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-27.21:43:15::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-27.21:43:15::SCWMssOS::"Compiling xadcps"

TRACE::2020-10-27.21:43:16::SCWMssOS::'Finished building libraries'

TRACE::2020-10-27.21:43:16::SCWMssOS::Copying to export directory.
TRACE::2020-10-27.21:43:16::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-27.21:43:16::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-27.21:43:16::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-27.21:43:16::SCWSystem::Completed Processing the sysconfig uart_intr
LOG::2020-10-27.21:43:16::SCWPlatform::Completed generating the artifacts for system configuration uart_intr
TRACE::2020-10-27.21:43:16::SCWPlatform::Started preparing the platform 
TRACE::2020-10-27.21:43:16::SCWSystem::Writing the bif file for system config uart_intr
TRACE::2020-10-27.21:43:16::SCWSystem::dir created 
TRACE::2020-10-27.21:43:16::SCWSystem::Writing the bif 
TRACE::2020-10-27.21:43:16::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-27.21:43:16::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-27.21:43:16::SCWPlatform::Completed generating the platform
TRACE::2020-10-27.21:43:16::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:43:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-27.21:43:16::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-27.21:43:16::SCWMssOS::Commit changes completed.
TRACE::2020-10-27.21:43:16::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:43:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-27.21:43:16::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-27.21:43:16::SCWMssOS::Commit changes completed.
TRACE::2020-10-27.21:43:16::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:43:16::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:43:16::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:43:16::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:43:16::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:43:16::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:43:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-27.21:43:16::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-27.21:43:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:43:16::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:43:16::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:43:16::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-27.21:43:16::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:43:16::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:43:16::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:43:16::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:43:16::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:43:16::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:43:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-27.21:43:16::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-27.21:43:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:43:16::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:43:16::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:43:16::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:43:16::SCWWriter::formatted JSON is {
	"platformName":	"uart_intr",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uart_intr",
	"platHandOff":	"E:/fpga_proj/ps/uart_intr/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uart_intr",
	"systems":	[{
			"systemName":	"uart_intr",
			"systemDesc":	"uart_intr",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uart_intr",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"089dd641cda9d1d937ffff031af70bd6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"c84ae43c5adbb00ecfbaf8401bfc0693",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-27.21:43:16::SCWPlatform::updated the xpfm file.
TRACE::2020-10-27.21:43:16::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:43:16::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:43:16::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:43:16::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-27.21:43:16::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-27.21:43:16::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-27.21:43:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-27.21:43:16::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-27.21:43:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-27.21:43:16::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-27.21:43:16::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-27.21:43:16::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.19:42:41::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:41::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:41::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:43::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-28.19:42:43::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:43::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-28.19:42:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-28.19:42:46::SCWPlatform::Opened new HwDB with name design_1_wrapper_44
TRACE::2020-10-28.19:42:46::SCWReader::Active system found as  uart_intr
TRACE::2020-10-28.19:42:46::SCWReader::Handling sysconfig uart_intr
TRACE::2020-10-28.19:42:46::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-28.19:42:46::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-28.19:42:46::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-28.19:42:46::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:46::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:46::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:46::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-28.19:42:46::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-28.19:42:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2020-10-28.19:42:46::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2020-10-28.19:42:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.19:42:46::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:46::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:46::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:46::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-28.19:42:46::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-28.19:42:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2020-10-28.19:42:46::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2020-10-28.19:42:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.19:42:46::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:46::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:46::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:46::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-28.19:42:46::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-28.19:42:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2020-10-28.19:42:46::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2020-10-28.19:42:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.19:42:46::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-10-28.19:42:46::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:46::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:46::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:46::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-28.19:42:46::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-28.19:42:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2020-10-28.19:42:46::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2020-10-28.19:42:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.19:42:46::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.19:42:46::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-28.19:42:46::SCWMssOS::No sw design opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.19:42:46::SCWMssOS::mss exists loading the mss file  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.19:42:46::SCWMssOS::Opened the sw design from mss  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.19:42:46::SCWMssOS::Adding the swdes entry E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-10-28.19:42:46::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.19:42:46::SCWMssOS::Opened the sw design.  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.19:42:46::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:46::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:46::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:46::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-28.19:42:46::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-28.19:42:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2020-10-28.19:42:46::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2020-10-28.19:42:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.19:42:46::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.19:42:46::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.19:42:46::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.19:42:46::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2020-10-28.19:42:46::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:46::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:46::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:46::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-28.19:42:46::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-28.19:42:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2020-10-28.19:42:46::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2020-10-28.19:42:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.19:42:46::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.19:42:46::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.19:42:46::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.19:42:46::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2020-10-28.19:42:46::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.19:42:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-28.19:42:46::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-28.19:42:46::SCWMssOS::Commit changes completed.
TRACE::2020-10-28.19:42:46::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-28.19:42:46::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-28.19:42:46::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:46::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:46::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:46::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-28.19:42:46::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-28.19:42:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2020-10-28.19:42:46::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2020-10-28.19:42:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.19:42:46::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.19:42:46::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.19:42:46::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.19:42:46::SCWReader::No isolation master present  
TRACE::2020-10-28.19:42:46::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-28.19:42:46::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-28.19:42:46::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-28.19:42:46::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:46::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:46::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:46::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-28.19:42:46::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-28.19:42:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2020-10-28.19:42:46::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2020-10-28.19:42:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.19:42:46::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:46::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:46::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:46::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-28.19:42:46::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-28.19:42:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2020-10-28.19:42:46::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2020-10-28.19:42:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.19:42:46::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:46::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:46::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:46::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-28.19:42:46::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-28.19:42:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2020-10-28.19:42:46::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2020-10-28.19:42:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.19:42:46::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.19:42:46::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.19:42:46::SCWMssOS::No sw design opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.19:42:46::SCWMssOS::mss exists loading the mss file  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.19:42:46::SCWMssOS::Opened the sw design from mss  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.19:42:46::SCWMssOS::Adding the swdes entry E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-28.19:42:46::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.19:42:46::SCWMssOS::Opened the sw design.  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.19:42:46::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.19:42:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-28.19:42:46::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-28.19:42:46::SCWMssOS::Commit changes completed.
TRACE::2020-10-28.19:42:46::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-28.19:42:46::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-28.19:42:46::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:46::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:46::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:46::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-28.19:42:46::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:42:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-28.19:42:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2020-10-28.19:42:46::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2020-10-28.19:42:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.19:42:46::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.19:42:46::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.19:42:46::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.19:42:46::SCWReader::No isolation master present  
TRACE::2020-10-28.19:42:46::SCWBDomain::System Command Ran  E:&  cd  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl & make clean
TRACE::2020-10-28.19:42:46::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2020-10-28.19:42:46::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2020-10-28.19:42:46::SCWBDomain::System Command Ran  E:&  cd  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2020-10-28.19:42:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2020-10-28.19:42:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2020-10-28.19:42:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2020-10-28.19:42:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2020-10-28.19:42:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2020-10-28.19:42:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s clean 

TRACE::2020-10-28.19:42:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2020-10-28.19:42:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-10-28.19:42:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2020-10-28.19:42:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2020-10-28.19:42:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2020-10-28.19:42:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2020-10-28.19:42:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2020-10-28.19:42:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2020-10-28.19:42:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s clean 

TRACE::2020-10-28.19:42:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2020-10-28.19:42:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s clean 

TRACE::2020-10-28.19:42:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2020-10-28.19:42:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s clean 

TRACE::2020-10-28.19:42:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2020-10-28.19:42:47::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2020-10-28.19:42:47::SCWMssOS::cleaning the bsp 
TRACE::2020-10-28.19:42:47::SCWMssOS::System Command Ran  E: & cd  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp & make clean 
TRACE::2020-10-28.19:42:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2020-10-28.19:42:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2020-10-28.19:42:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2020-10-28.19:42:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2020-10-28.19:42:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2020-10-28.19:42:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s clean 

TRACE::2020-10-28.19:42:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2020-10-28.19:42:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-10-28.19:42:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2020-10-28.19:42:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2020-10-28.19:42:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2020-10-28.19:42:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2020-10-28.19:42:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2020-10-28.19:42:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2020-10-28.19:42:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s clean 

TRACE::2020-10-28.19:42:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2020-10-28.19:42:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s clean 

TRACE::2020-10-28.19:42:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2020-10-28.19:42:48::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2020-10-28.19:43:09::SCWPlatform::Started generating the artifacts platform uart_intr
TRACE::2020-10-28.19:43:09::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-28.19:43:09::SCWPlatform::Started generating the artifacts for system configuration uart_intr
LOG::2020-10-28.19:43:09::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-10-28.19:43:09::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-10-28.19:43:09::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-28.19:43:09::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-10-28.19:43:09::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:43:09::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:43:09::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:43:09::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-28.19:43:09::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:43:09::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-28.19:43:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2020-10-28.19:43:09::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2020-10-28.19:43:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.19:43:09::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.19:43:09::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.19:43:09::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.19:43:09::SCWBDomain::Completed writing the mss file at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-10-28.19:43:09::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-28.19:43:09::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-28.19:43:09::SCWBDomain::System Command Ran  E:&  cd  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl & make 
TRACE::2020-10-28.19:43:09::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-10-28.19:43:09::SCWBDomain::make[1]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-10-28.19:43:09::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-10-28.19:43:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-10-28.19:43:09::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-10-28.19:43:09::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:09::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightp
TRACE::2020-10-28.19:43:09::SCWBDomain::s_dcc_v1_7/src'

TRACE::2020-10-28.19:43:09::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps
TRACE::2020-10-28.19:43:09::SCWBDomain::_dcc_v1_7/src'

TRACE::2020-10-28.19:43:09::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-10-28.19:43:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-28.19:43:09::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-28.19:43:09::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:09::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortex
TRACE::2020-10-28.19:43:09::SCWBDomain::a9_v2_9/src'

TRACE::2020-10-28.19:43:09::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa
TRACE::2020-10-28.19:43:09::SCWBDomain::9_v2_9/src'

TRACE::2020-10-28.19:43:09::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-10-28.19:43:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.19:43:09::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.19:43:09::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:09::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1
TRACE::2020-10-28.19:43:09::SCWBDomain::/src'

TRACE::2020-10-28.19:43:09::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/
TRACE::2020-10-28.19:43:09::SCWBDomain::src'

TRACE::2020-10-28.19:43:09::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-10-28.19:43:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.19:43:09::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.19:43:09::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:09::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_
TRACE::2020-10-28.19:43:09::SCWBDomain::6/src'

TRACE::2020-10-28.19:43:09::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6
TRACE::2020-10-28.19:43:09::SCWBDomain::/src'

TRACE::2020-10-28.19:43:09::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-10-28.19:43:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.19:43:09::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.19:43:09::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:09::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6
TRACE::2020-10-28.19:43:09::SCWBDomain::/src'

TRACE::2020-10-28.19:43:09::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/
TRACE::2020-10-28.19:43:09::SCWBDomain::src'

TRACE::2020-10-28.19:43:09::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2020-10-28.19:43:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-28.19:43:09::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-28.19:43:09::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:09::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_
TRACE::2020-10-28.19:43:09::SCWBDomain::11/src'

TRACE::2020-10-28.19:43:09::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_1
TRACE::2020-10-28.19:43:09::SCWBDomain::1/src'

TRACE::2020-10-28.19:43:09::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-10-28.19:43:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.19:43:09::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.19:43:09::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:09::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_
TRACE::2020-10-28.19:43:09::SCWBDomain::7/src'

TRACE::2020-10-28.19:43:09::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7
TRACE::2020-10-28.19:43:09::SCWBDomain::/src'

TRACE::2020-10-28.19:43:09::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2020-10-28.19:43:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.19:43:09::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.19:43:09::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:09::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpio_v4_6/
TRACE::2020-10-28.19:43:09::SCWBDomain::src'

TRACE::2020-10-28.19:43:09::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpio_v4_6/s
TRACE::2020-10-28.19:43:09::SCWBDomain::rc'

TRACE::2020-10-28.19:43:09::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2020-10-28.19:43:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.19:43:09::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.19:43:09::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:09::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_
TRACE::2020-10-28.19:43:09::SCWBDomain::7/src'

TRACE::2020-10-28.19:43:09::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7
TRACE::2020-10-28.19:43:09::SCWBDomain::/src'

TRACE::2020-10-28.19:43:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-10-28.19:43:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.19:43:10::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.19:43:10::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:10::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_
TRACE::2020-10-28.19:43:10::SCWBDomain::2/src'

TRACE::2020-10-28.19:43:10::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2
TRACE::2020-10-28.19:43:10::SCWBDomain::/src'

TRACE::2020-10-28.19:43:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-10-28.19:43:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-10-28.19:43:10::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-10-28.19:43:10::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:10::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v
TRACE::2020-10-28.19:43:10::SCWBDomain::2_2/src'

TRACE::2020-10-28.19:43:10::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2
TRACE::2020-10-28.19:43:10::SCWBDomain::_2/src'

TRACE::2020-10-28.19:43:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-10-28.19:43:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.19:43:10::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.19:43:10::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:10::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_
TRACE::2020-10-28.19:43:10::SCWBDomain::2/src'

TRACE::2020-10-28.19:43:10::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2
TRACE::2020-10-28.19:43:10::SCWBDomain::/src'

TRACE::2020-10-28.19:43:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2020-10-28.19:43:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.19:43:10::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.19:43:10::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:10::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/
TRACE::2020-10-28.19:43:10::SCWBDomain::src'

TRACE::2020-10-28.19:43:10::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/s
TRACE::2020-10-28.19:43:10::SCWBDomain::rc'

TRACE::2020-10-28.19:43:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-28.19:43:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-28.19:43:10::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-28.19:43:10::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:10::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone
TRACE::2020-10-28.19:43:10::SCWBDomain::_v7_2/src'

TRACE::2020-10-28.19:43:10::SCWBDomain::make[3]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone
TRACE::2020-10-28.19:43:10::SCWBDomain::_v7_2/src/profile'

TRACE::2020-10-28.19:43:10::SCWBDomain::make[3]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_
TRACE::2020-10-28.19:43:10::SCWBDomain::v7_2/src/profile'

TRACE::2020-10-28.19:43:10::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_
TRACE::2020-10-28.19:43:10::SCWBDomain::v7_2/src'

TRACE::2020-10-28.19:43:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2020-10-28.19:43:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.19:43:10::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.19:43:10::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:10::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps_v3_1
TRACE::2020-10-28.19:43:10::SCWBDomain::1/src'

TRACE::2020-10-28.19:43:10::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps_v3_11
TRACE::2020-10-28.19:43:10::SCWBDomain::/src'

TRACE::2020-10-28.19:43:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2020-10-28.19:43:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.19:43:10::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.19:43:10::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:10::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_
TRACE::2020-10-28.19:43:10::SCWBDomain::9/src'

TRACE::2020-10-28.19:43:10::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9
TRACE::2020-10-28.19:43:10::SCWBDomain::/src'

TRACE::2020-10-28.19:43:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2020-10-28.19:43:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.19:43:10::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.19:43:10::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:10::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5
TRACE::2020-10-28.19:43:10::SCWBDomain::/src'

TRACE::2020-10-28.19:43:10::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/
TRACE::2020-10-28.19:43:10::SCWBDomain::src'

TRACE::2020-10-28.19:43:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-10-28.19:43:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.19:43:10::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.19:43:10::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:10::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_
TRACE::2020-10-28.19:43:10::SCWBDomain::4/src'

TRACE::2020-10-28.19:43:10::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4
TRACE::2020-10-28.19:43:10::SCWBDomain::/src'

TRACE::2020-10-28.19:43:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2020-10-28.19:43:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.19:43:10::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.19:43:10::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:10::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_
TRACE::2020-10-28.19:43:10::SCWBDomain::3/src'

TRACE::2020-10-28.19:43:10::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3
TRACE::2020-10-28.19:43:10::SCWBDomain::/src'

TRACE::2020-10-28.19:43:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2020-10-28.19:43:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.19:43:10::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.19:43:10::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:10::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_
TRACE::2020-10-28.19:43:10::SCWBDomain::6/src'

TRACE::2020-10-28.19:43:10::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6
TRACE::2020-10-28.19:43:10::SCWBDomain::/src'

TRACE::2020-10-28.19:43:10::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-10-28.19:43:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-28.19:43:10::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-28.19:43:10::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:10::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightp
TRACE::2020-10-28.19:43:10::SCWBDomain::s_dcc_v1_7/src'

TRACE::2020-10-28.19:43:10::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-10-28.19:43:11::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps
TRACE::2020-10-28.19:43:11::SCWBDomain::_dcc_v1_7/src'

TRACE::2020-10-28.19:43:11::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-10-28.19:43:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-10-28.19:43:11::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-10-28.19:43:11::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:11::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortex
TRACE::2020-10-28.19:43:11::SCWBDomain::a9_v2_9/src'

TRACE::2020-10-28.19:43:11::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-10-28.19:43:11::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa
TRACE::2020-10-28.19:43:11::SCWBDomain::9_v2_9/src'

TRACE::2020-10-28.19:43:11::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-10-28.19:43:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-28.19:43:11::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-28.19:43:11::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:11::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1
TRACE::2020-10-28.19:43:11::SCWBDomain::/src'

TRACE::2020-10-28.19:43:11::SCWBDomain::"Compiling ddrps"

TRACE::2020-10-28.19:43:11::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/
TRACE::2020-10-28.19:43:11::SCWBDomain::src'

TRACE::2020-10-28.19:43:11::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-10-28.19:43:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.19:43:11::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.19:43:11::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.19:43:11::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_
TRACE::2020-10-28.19:43:11::SCWBDomain::6/src'

TRACE::2020-10-28.19:43:11::SCWBDomain::"Compiling devcfg"

TRACE::2020-10-28.19:43:11::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6
TRACE::2020-10-28.19:43:12::SCWBDomain::/src'

TRACE::2020-10-28.19:43:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-10-28.19:43:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-28.19:43:12::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-28.19:43:12::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:12::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6
TRACE::2020-10-28.19:43:12::SCWBDomain::/src'

TRACE::2020-10-28.19:43:12::SCWBDomain::"Compiling dmaps"

TRACE::2020-10-28.19:43:12::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/
TRACE::2020-10-28.19:43:12::SCWBDomain::src'

TRACE::2020-10-28.19:43:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2020-10-28.19:43:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.19:43:12::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.19:43:12::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:12::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_
TRACE::2020-10-28.19:43:12::SCWBDomain::11/src'

TRACE::2020-10-28.19:43:12::SCWBDomain::"Compiling emacps"

TRACE::2020-10-28.19:43:13::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_1
TRACE::2020-10-28.19:43:13::SCWBDomain::1/src'

TRACE::2020-10-28.19:43:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-10-28.19:43:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.19:43:13::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.19:43:13::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.19:43:13::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_
TRACE::2020-10-28.19:43:13::SCWBDomain::7/src'

TRACE::2020-10-28.19:43:13::SCWBDomain::"Compiling gpiops"

TRACE::2020-10-28.19:43:14::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7
TRACE::2020-10-28.19:43:14::SCWBDomain::/src'

TRACE::2020-10-28.19:43:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2020-10-28.19:43:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-28.19:43:14::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-28.19:43:14::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-10-28.19:43:14::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpio_v4_6/
TRACE::2020-10-28.19:43:14::SCWBDomain::src'

TRACE::2020-10-28.19:43:14::SCWBDomain::"Compiling gpio"

TRACE::2020-10-28.19:43:15::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpio_v4_6/s
TRACE::2020-10-28.19:43:15::SCWBDomain::rc'

TRACE::2020-10-28.19:43:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2020-10-28.19:43:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.19:43:15::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.19:43:15::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.19:43:15::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_
TRACE::2020-10-28.19:43:15::SCWBDomain::7/src'

TRACE::2020-10-28.19:43:15::SCWBDomain::"Compiling qspips"

TRACE::2020-10-28.19:43:15::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7
TRACE::2020-10-28.19:43:15::SCWBDomain::/src'

TRACE::2020-10-28.19:43:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-10-28.19:43:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.19:43:16::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.19:43:16::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.19:43:16::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_
TRACE::2020-10-28.19:43:16::SCWBDomain::2/src'

TRACE::2020-10-28.19:43:16::SCWBDomain::"Compiling scugic"

TRACE::2020-10-28.19:43:16::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2
TRACE::2020-10-28.19:43:16::SCWBDomain::/src'

TRACE::2020-10-28.19:43:16::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-10-28.19:43:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.19:43:16::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.19:43:16::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:16::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v
TRACE::2020-10-28.19:43:16::SCWBDomain::2_2/src'

TRACE::2020-10-28.19:43:16::SCWBDomain::"Compiling scutimer"

TRACE::2020-10-28.19:43:17::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2
TRACE::2020-10-28.19:43:17::SCWBDomain::_2/src'

TRACE::2020-10-28.19:43:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-10-28.19:43:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.19:43:17::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.19:43:17::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.19:43:17::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_
TRACE::2020-10-28.19:43:17::SCWBDomain::2/src'

TRACE::2020-10-28.19:43:17::SCWBDomain::"Compiling scuwdt"

TRACE::2020-10-28.19:43:17::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2
TRACE::2020-10-28.19:43:17::SCWBDomain::/src'

TRACE::2020-10-28.19:43:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2020-10-28.19:43:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-28.19:43:17::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-28.19:43:17::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-10-28.19:43:17::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/
TRACE::2020-10-28.19:43:17::SCWBDomain::src'

TRACE::2020-10-28.19:43:17::SCWBDomain::"Compiling sdps"

TRACE::2020-10-28.19:43:18::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/s
TRACE::2020-10-28.19:43:18::SCWBDomain::rc'

TRACE::2020-10-28.19:43:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-28.19:43:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-28.19:43:18::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-28.19:43:18::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:18::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone
TRACE::2020-10-28.19:43:18::SCWBDomain::_v7_2/src'

TRACE::2020-10-28.19:43:18::SCWBDomain::"Compiling standalone"

TRACE::2020-10-28.19:43:22::SCWBDomain::make[3]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone
TRACE::2020-10-28.19:43:22::SCWBDomain::_v7_2/src/profile'

TRACE::2020-10-28.19:43:22::SCWBDomain::make[3]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_
TRACE::2020-10-28.19:43:22::SCWBDomain::v7_2/src/profile'

TRACE::2020-10-28.19:43:22::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_
TRACE::2020-10-28.19:43:22::SCWBDomain::v7_2/src'

TRACE::2020-10-28.19:43:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2020-10-28.19:43:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.19:43:22::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.19:43:22::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.19:43:22::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps_v3_1
TRACE::2020-10-28.19:43:22::SCWBDomain::1/src'

TRACE::2020-10-28.19:43:22::SCWBDomain::"Compiling ttcps"

TRACE::2020-10-28.19:43:22::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps_v3_11
TRACE::2020-10-28.19:43:22::SCWBDomain::/src'

TRACE::2020-10-28.19:43:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2020-10-28.19:43:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.19:43:22::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.19:43:22::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.19:43:22::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_
TRACE::2020-10-28.19:43:22::SCWBDomain::9/src'

TRACE::2020-10-28.19:43:22::SCWBDomain::"Compiling uartps"

TRACE::2020-10-28.19:43:23::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9
TRACE::2020-10-28.19:43:23::SCWBDomain::/src'

TRACE::2020-10-28.19:43:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2020-10-28.19:43:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-28.19:43:23::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-28.19:43:23::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:23::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5
TRACE::2020-10-28.19:43:23::SCWBDomain::/src'

TRACE::2020-10-28.19:43:23::SCWBDomain::"Compiling usbps"

TRACE::2020-10-28.19:43:24::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/
TRACE::2020-10-28.19:43:24::SCWBDomain::src'

TRACE::2020-10-28.19:43:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-10-28.19:43:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.19:43:24::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.19:43:24::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.19:43:24::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_
TRACE::2020-10-28.19:43:24::SCWBDomain::4/src'

TRACE::2020-10-28.19:43:24::SCWBDomain::"Compiling xadcps"

TRACE::2020-10-28.19:43:25::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4
TRACE::2020-10-28.19:43:25::SCWBDomain::/src'

TRACE::2020-10-28.19:43:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2020-10-28.19:43:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.19:43:25::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.19:43:25::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.19:43:25::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_
TRACE::2020-10-28.19:43:25::SCWBDomain::3/src'

TRACE::2020-10-28.19:43:25::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-10-28.19:43:26::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3
TRACE::2020-10-28.19:43:26::SCWBDomain::/src'

TRACE::2020-10-28.19:43:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2020-10-28.19:43:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.19:43:26::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.19:43:26::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.19:43:26::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_
TRACE::2020-10-28.19:43:26::SCWBDomain::6/src'

TRACE::2020-10-28.19:43:26::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6
TRACE::2020-10-28.19:43:26::SCWBDomain::/src'

TRACE::2020-10-28.19:43:26::SCWBDomain::'Finished building libraries'

TRACE::2020-10-28.19:43:26::SCWBDomain::make[1]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-10-28.19:43:26::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2020-10-28.19:43:26::SCWBDomain::exa9_0/include -I.

TRACE::2020-10-28.19:43:26::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-10-28.19:43:26::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-10-28.19:43:26::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2020-10-28.19:43:26::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-10-28.19:43:26::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2020-10-28.19:43:26::SCWBDomain::rtexa9_0/include -I.

TRACE::2020-10-28.19:43:26::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2020-10-28.19:43:26::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-10-28.19:43:27::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-10-28.19:43:27::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-10-28.19:43:27::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2020-10-28.19:43:27::SCWBDomain::rtexa9_0/include -I.

TRACE::2020-10-28.19:43:27::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2020-10-28.19:43:27::SCWBDomain::rtexa9_0/include -I.

TRACE::2020-10-28.19:43:27::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-10-28.19:43:27::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-10-28.19:43:27::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2020-10-28.19:43:27::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2020-10-28.19:43:27::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-10-28.19:43:27::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-10-28.19:43:27::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2020-10-28.19:43:27::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-10-28.19:43:27::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2020-10-28.19:43:27::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-10-28.19:43:27::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-10-28.19:43:27::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                      -Wl,--gc-secti
TRACE::2020-10-28.19:43:27::SCWBDomain::ons -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-10-28.19:43:27::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-28.19:43:27::SCWSystem::Not a boot domain 
LOG::2020-10-28.19:43:27::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-28.19:43:27::SCWDomain::Generating domain artifcats
TRACE::2020-10-28.19:43:27::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-28.19:43:27::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/qemu/
TRACE::2020-10-28.19:43:27::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/qemu/
TRACE::2020-10-28.19:43:28::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-28.19:43:28::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:43:28::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:43:28::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:43:28::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-28.19:43:28::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:43:28::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-28.19:43:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2020-10-28.19:43:28::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2020-10-28.19:43:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.19:43:28::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.19:43:28::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.19:43:28::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.19:43:28::SCWMssOS::Completed writing the mss file at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-28.19:43:28::SCWMssOS::Mss edits present, copying mssfile into export location E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.19:43:28::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-28.19:43:28::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-28.19:43:28::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-10-28.19:43:28::SCWMssOS::doing bsp build ... 
TRACE::2020-10-28.19:43:28::SCWMssOS::System Command Ran  E: & cd  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-10-28.19:43:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-10-28.19:43:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-10-28.19:43:28::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-10-28.19:43:28::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-10-28.19:43:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-28.19:43:28::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-28.19:43:28::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-10-28.19:43:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.19:43:28::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.19:43:28::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-10-28.19:43:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.19:43:28::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.19:43:28::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-10-28.19:43:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.19:43:28::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.19:43:28::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2020-10-28.19:43:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-28.19:43:28::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-28.19:43:28::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-10-28.19:43:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.19:43:28::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.19:43:28::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2020-10-28.19:43:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.19:43:28::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.19:43:28::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2020-10-28.19:43:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.19:43:28::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.19:43:28::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-10-28.19:43:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.19:43:28::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.19:43:28::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-10-28.19:43:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-10-28.19:43:28::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-10-28.19:43:28::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-10-28.19:43:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.19:43:28::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.19:43:28::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2020-10-28.19:43:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.19:43:28::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.19:43:28::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-28.19:43:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-28.19:43:28::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-28.19:43:28::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2020-10-28.19:43:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.19:43:28::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.19:43:28::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2020-10-28.19:43:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.19:43:29::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.19:43:29::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2020-10-28.19:43:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.19:43:29::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.19:43:29::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-10-28.19:43:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.19:43:29::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.19:43:29::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-10-28.19:43:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-28.19:43:29::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-28.19:43:29::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:29::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-10-28.19:43:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-10-28.19:43:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-10-28.19:43:29::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-10-28.19:43:29::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:29::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-10-28.19:43:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-10-28.19:43:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-28.19:43:29::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-28.19:43:29::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:29::SCWMssOS::"Compiling ddrps"

TRACE::2020-10-28.19:43:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-10-28.19:43:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.19:43:29::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.19:43:29::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.19:43:29::SCWMssOS::"Compiling devcfg"

TRACE::2020-10-28.19:43:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-10-28.19:43:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-28.19:43:30::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-28.19:43:30::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:30::SCWMssOS::"Compiling dmaps"

TRACE::2020-10-28.19:43:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2020-10-28.19:43:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.19:43:30::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.19:43:30::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:30::SCWMssOS::"Compiling emacps"

TRACE::2020-10-28.19:43:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-10-28.19:43:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.19:43:31::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.19:43:31::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.19:43:31::SCWMssOS::"Compiling gpiops"

TRACE::2020-10-28.19:43:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2020-10-28.19:43:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-28.19:43:32::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-28.19:43:32::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-10-28.19:43:32::SCWMssOS::"Compiling gpio"

TRACE::2020-10-28.19:43:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2020-10-28.19:43:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.19:43:33::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.19:43:33::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.19:43:33::SCWMssOS::"Compiling qspips"

TRACE::2020-10-28.19:43:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-10-28.19:43:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.19:43:34::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.19:43:34::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.19:43:34::SCWMssOS::"Compiling scugic"

TRACE::2020-10-28.19:43:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-10-28.19:43:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.19:43:35::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.19:43:35::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:35::SCWMssOS::"Compiling scutimer"

TRACE::2020-10-28.19:43:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-10-28.19:43:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.19:43:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.19:43:35::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.19:43:35::SCWMssOS::"Compiling scuwdt"

TRACE::2020-10-28.19:43:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2020-10-28.19:43:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-28.19:43:35::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-28.19:43:35::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-10-28.19:43:35::SCWMssOS::"Compiling sdps"

TRACE::2020-10-28.19:43:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-28.19:43:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-28.19:43:37::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-28.19:43:37::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:37::SCWMssOS::"Compiling standalone"

TRACE::2020-10-28.19:43:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2020-10-28.19:43:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.19:43:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.19:43:40::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.19:43:40::SCWMssOS::"Compiling ttcps"

TRACE::2020-10-28.19:43:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2020-10-28.19:43:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.19:43:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.19:43:40::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.19:43:40::SCWMssOS::"Compiling uartps"

TRACE::2020-10-28.19:43:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2020-10-28.19:43:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-28.19:43:41::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-28.19:43:41::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-28.19:43:41::SCWMssOS::"Compiling usbps"

TRACE::2020-10-28.19:43:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-10-28.19:43:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.19:43:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.19:43:42::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.19:43:42::SCWMssOS::"Compiling xadcps"

TRACE::2020-10-28.19:43:43::SCWMssOS::'Finished building libraries'

TRACE::2020-10-28.19:43:43::SCWMssOS::Copying to export directory.
TRACE::2020-10-28.19:43:43::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-28.19:43:43::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-28.19:43:43::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-28.19:43:43::SCWSystem::Completed Processing the sysconfig uart_intr
LOG::2020-10-28.19:43:43::SCWPlatform::Completed generating the artifacts for system configuration uart_intr
TRACE::2020-10-28.19:43:43::SCWPlatform::Started preparing the platform 
TRACE::2020-10-28.19:43:43::SCWSystem::Writing the bif file for system config uart_intr
TRACE::2020-10-28.19:43:43::SCWSystem::dir created 
TRACE::2020-10-28.19:43:43::SCWSystem::Writing the bif 
TRACE::2020-10-28.19:43:43::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-28.19:43:43::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-28.19:43:43::SCWPlatform::Completed generating the platform
TRACE::2020-10-28.19:43:43::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.19:43:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-28.19:43:43::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-28.19:43:43::SCWMssOS::Commit changes completed.
TRACE::2020-10-28.19:43:43::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.19:43:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-28.19:43:43::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-28.19:43:43::SCWMssOS::Commit changes completed.
TRACE::2020-10-28.19:43:43::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:43:43::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:43:43::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:43:43::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-28.19:43:43::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:43:43::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-28.19:43:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2020-10-28.19:43:43::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2020-10-28.19:43:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.19:43:43::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.19:43:43::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.19:43:43::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.19:43:43::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:43:43::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:43:43::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:43:43::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-28.19:43:43::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:43:43::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-28.19:43:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2020-10-28.19:43:43::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2020-10-28.19:43:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.19:43:43::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.19:43:43::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.19:43:43::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.19:43:43::SCWWriter::formatted JSON is {
	"platformName":	"uart_intr",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uart_intr",
	"platHandOff":	"E:/fpga_proj/ps/uart_intr/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uart_intr",
	"systems":	[{
			"systemName":	"uart_intr",
			"systemDesc":	"uart_intr",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uart_intr",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"089dd641cda9d1d937ffff031af70bd6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"c84ae43c5adbb00ecfbaf8401bfc0693",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-28.19:43:43::SCWPlatform::updated the xpfm file.
TRACE::2020-10-28.19:43:43::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:43:43::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:43:43::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:43:43::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-28.19:43:43::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:43:43::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-28.19:43:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2020-10-28.19:43:43::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2020-10-28.19:43:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.19:43:43::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.19:43:43::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.19:43:43::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.19:49:38::SCWBDomain::System Command Ran  E:&  cd  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl & make clean
TRACE::2020-10-28.19:49:38::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2020-10-28.19:49:38::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2020-10-28.19:49:38::SCWBDomain::System Command Ran  E:&  cd  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2020-10-28.19:49:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2020-10-28.19:49:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2020-10-28.19:49:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2020-10-28.19:49:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2020-10-28.19:49:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2020-10-28.19:49:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s clean 

TRACE::2020-10-28.19:49:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2020-10-28.19:49:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-10-28.19:49:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2020-10-28.19:49:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2020-10-28.19:49:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2020-10-28.19:49:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2020-10-28.19:49:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2020-10-28.19:49:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2020-10-28.19:49:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s clean 

TRACE::2020-10-28.19:49:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2020-10-28.19:49:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s clean 

TRACE::2020-10-28.19:49:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2020-10-28.19:49:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s clean 

TRACE::2020-10-28.19:49:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2020-10-28.19:49:39::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2020-10-28.19:49:39::SCWMssOS::cleaning the bsp 
TRACE::2020-10-28.19:49:39::SCWMssOS::System Command Ran  E: & cd  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp & make clean 
TRACE::2020-10-28.19:49:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2020-10-28.19:49:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2020-10-28.19:49:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2020-10-28.19:49:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2020-10-28.19:49:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2020-10-28.19:49:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s clean 

TRACE::2020-10-28.19:49:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2020-10-28.19:49:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-10-28.19:49:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2020-10-28.19:49:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2020-10-28.19:49:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2020-10-28.19:49:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2020-10-28.19:49:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2020-10-28.19:49:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2020-10-28.19:49:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s clean 

TRACE::2020-10-28.19:49:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2020-10-28.19:49:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s clean 

TRACE::2020-10-28.19:49:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2020-10-28.19:49:39::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2020-10-28.19:49:46::SCWPlatform::Started generating the artifacts platform uart_intr
TRACE::2020-10-28.19:49:46::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-28.19:49:46::SCWPlatform::Started generating the artifacts for system configuration uart_intr
LOG::2020-10-28.19:49:46::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-10-28.19:49:46::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-10-28.19:49:46::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-28.19:49:46::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-10-28.19:49:46::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:49:46::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:49:46::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:49:46::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-28.19:49:46::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:49:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-28.19:49:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2020-10-28.19:49:46::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2020-10-28.19:49:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.19:49:46::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.19:49:46::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.19:49:46::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.19:49:46::SCWBDomain::Completed writing the mss file at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-10-28.19:49:46::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-28.19:49:46::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-28.19:49:46::SCWBDomain::System Command Ran  E:&  cd  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl & make 
TRACE::2020-10-28.19:49:46::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-10-28.19:49:46::SCWBDomain::make[1]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-10-28.19:49:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-10-28.19:49:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-10-28.19:49:46::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-10-28.19:49:46::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:49:46::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightp
TRACE::2020-10-28.19:49:46::SCWBDomain::s_dcc_v1_7/src'

TRACE::2020-10-28.19:49:46::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps
TRACE::2020-10-28.19:49:46::SCWBDomain::_dcc_v1_7/src'

TRACE::2020-10-28.19:49:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-10-28.19:49:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-28.19:49:46::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-28.19:49:46::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:49:46::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortex
TRACE::2020-10-28.19:49:46::SCWBDomain::a9_v2_9/src'

TRACE::2020-10-28.19:49:46::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa
TRACE::2020-10-28.19:49:46::SCWBDomain::9_v2_9/src'

TRACE::2020-10-28.19:49:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-10-28.19:49:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.19:49:46::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.19:49:46::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:49:46::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1
TRACE::2020-10-28.19:49:46::SCWBDomain::/src'

TRACE::2020-10-28.19:49:46::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/
TRACE::2020-10-28.19:49:46::SCWBDomain::src'

TRACE::2020-10-28.19:49:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-10-28.19:49:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.19:49:46::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.19:49:46::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:49:46::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_
TRACE::2020-10-28.19:49:46::SCWBDomain::6/src'

TRACE::2020-10-28.19:49:46::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6
TRACE::2020-10-28.19:49:46::SCWBDomain::/src'

TRACE::2020-10-28.19:49:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-10-28.19:49:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.19:49:46::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.19:49:46::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:49:46::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6
TRACE::2020-10-28.19:49:46::SCWBDomain::/src'

TRACE::2020-10-28.19:49:46::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/
TRACE::2020-10-28.19:49:46::SCWBDomain::src'

TRACE::2020-10-28.19:49:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2020-10-28.19:49:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-28.19:49:46::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-28.19:49:46::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:49:46::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_
TRACE::2020-10-28.19:49:46::SCWBDomain::11/src'

TRACE::2020-10-28.19:49:46::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_1
TRACE::2020-10-28.19:49:46::SCWBDomain::1/src'

TRACE::2020-10-28.19:49:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-10-28.19:49:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.19:49:46::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.19:49:46::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:49:46::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_
TRACE::2020-10-28.19:49:46::SCWBDomain::7/src'

TRACE::2020-10-28.19:49:46::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7
TRACE::2020-10-28.19:49:46::SCWBDomain::/src'

TRACE::2020-10-28.19:49:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2020-10-28.19:49:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.19:49:46::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.19:49:46::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:49:46::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpio_v4_6/
TRACE::2020-10-28.19:49:46::SCWBDomain::src'

TRACE::2020-10-28.19:49:46::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpio_v4_6/s
TRACE::2020-10-28.19:49:46::SCWBDomain::rc'

TRACE::2020-10-28.19:49:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2020-10-28.19:49:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.19:49:47::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.19:49:47::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:49:47::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_
TRACE::2020-10-28.19:49:47::SCWBDomain::7/src'

TRACE::2020-10-28.19:49:47::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7
TRACE::2020-10-28.19:49:47::SCWBDomain::/src'

TRACE::2020-10-28.19:49:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-10-28.19:49:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.19:49:47::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.19:49:47::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:49:47::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_
TRACE::2020-10-28.19:49:47::SCWBDomain::2/src'

TRACE::2020-10-28.19:49:47::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2
TRACE::2020-10-28.19:49:47::SCWBDomain::/src'

TRACE::2020-10-28.19:49:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-10-28.19:49:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-10-28.19:49:47::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-10-28.19:49:47::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:49:47::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v
TRACE::2020-10-28.19:49:47::SCWBDomain::2_2/src'

TRACE::2020-10-28.19:49:47::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2
TRACE::2020-10-28.19:49:47::SCWBDomain::_2/src'

TRACE::2020-10-28.19:49:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-10-28.19:49:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.19:49:47::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.19:49:47::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:49:47::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_
TRACE::2020-10-28.19:49:47::SCWBDomain::2/src'

TRACE::2020-10-28.19:49:47::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2
TRACE::2020-10-28.19:49:47::SCWBDomain::/src'

TRACE::2020-10-28.19:49:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2020-10-28.19:49:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.19:49:47::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.19:49:47::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:49:47::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/
TRACE::2020-10-28.19:49:47::SCWBDomain::src'

TRACE::2020-10-28.19:49:47::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/s
TRACE::2020-10-28.19:49:47::SCWBDomain::rc'

TRACE::2020-10-28.19:49:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-28.19:49:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-28.19:49:47::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-28.19:49:47::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:49:47::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone
TRACE::2020-10-28.19:49:47::SCWBDomain::_v7_2/src'

TRACE::2020-10-28.19:49:47::SCWBDomain::make[3]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone
TRACE::2020-10-28.19:49:47::SCWBDomain::_v7_2/src/profile'

TRACE::2020-10-28.19:49:47::SCWBDomain::make[3]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_
TRACE::2020-10-28.19:49:47::SCWBDomain::v7_2/src/profile'

TRACE::2020-10-28.19:49:47::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_
TRACE::2020-10-28.19:49:47::SCWBDomain::v7_2/src'

TRACE::2020-10-28.19:49:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2020-10-28.19:49:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.19:49:47::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.19:49:47::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:49:47::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps_v3_1
TRACE::2020-10-28.19:49:47::SCWBDomain::1/src'

TRACE::2020-10-28.19:49:47::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps_v3_11
TRACE::2020-10-28.19:49:47::SCWBDomain::/src'

TRACE::2020-10-28.19:49:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2020-10-28.19:49:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.19:49:47::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.19:49:47::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:49:47::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_
TRACE::2020-10-28.19:49:47::SCWBDomain::9/src'

TRACE::2020-10-28.19:49:47::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9
TRACE::2020-10-28.19:49:47::SCWBDomain::/src'

TRACE::2020-10-28.19:49:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2020-10-28.19:49:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.19:49:47::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.19:49:47::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:49:47::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5
TRACE::2020-10-28.19:49:47::SCWBDomain::/src'

TRACE::2020-10-28.19:49:47::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/
TRACE::2020-10-28.19:49:47::SCWBDomain::src'

TRACE::2020-10-28.19:49:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-10-28.19:49:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.19:49:47::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.19:49:47::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:49:47::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_
TRACE::2020-10-28.19:49:47::SCWBDomain::4/src'

TRACE::2020-10-28.19:49:47::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4
TRACE::2020-10-28.19:49:47::SCWBDomain::/src'

TRACE::2020-10-28.19:49:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2020-10-28.19:49:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.19:49:47::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.19:49:47::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:49:47::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_
TRACE::2020-10-28.19:49:47::SCWBDomain::3/src'

TRACE::2020-10-28.19:49:47::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3
TRACE::2020-10-28.19:49:47::SCWBDomain::/src'

TRACE::2020-10-28.19:49:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2020-10-28.19:49:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.19:49:47::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.19:49:47::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:49:47::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_
TRACE::2020-10-28.19:49:47::SCWBDomain::6/src'

TRACE::2020-10-28.19:49:47::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6
TRACE::2020-10-28.19:49:47::SCWBDomain::/src'

TRACE::2020-10-28.19:49:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-10-28.19:49:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-28.19:49:47::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-28.19:49:47::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:49:47::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightp
TRACE::2020-10-28.19:49:47::SCWBDomain::s_dcc_v1_7/src'

TRACE::2020-10-28.19:49:47::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-10-28.19:49:47::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps
TRACE::2020-10-28.19:49:47::SCWBDomain::_dcc_v1_7/src'

TRACE::2020-10-28.19:49:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-10-28.19:49:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-10-28.19:49:48::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-10-28.19:49:48::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:49:48::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortex
TRACE::2020-10-28.19:49:48::SCWBDomain::a9_v2_9/src'

TRACE::2020-10-28.19:49:48::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-10-28.19:49:48::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa
TRACE::2020-10-28.19:49:48::SCWBDomain::9_v2_9/src'

TRACE::2020-10-28.19:49:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-10-28.19:49:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-28.19:49:48::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-28.19:49:48::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-10-28.19:49:48::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1
TRACE::2020-10-28.19:49:48::SCWBDomain::/src'

TRACE::2020-10-28.19:49:48::SCWBDomain::"Compiling ddrps"

TRACE::2020-10-28.19:49:48::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/
TRACE::2020-10-28.19:49:48::SCWBDomain::src'

TRACE::2020-10-28.19:49:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-10-28.19:49:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.19:49:48::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.19:49:48::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.19:49:48::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_
TRACE::2020-10-28.19:49:48::SCWBDomain::6/src'

TRACE::2020-10-28.19:49:48::SCWBDomain::"Compiling devcfg"

TRACE::2020-10-28.19:49:48::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6
TRACE::2020-10-28.19:49:48::SCWBDomain::/src'

TRACE::2020-10-28.19:49:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-10-28.19:49:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-28.19:49:48::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-28.19:49:48::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-10-28.19:49:48::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6
TRACE::2020-10-28.19:49:48::SCWBDomain::/src'

TRACE::2020-10-28.19:49:48::SCWBDomain::"Compiling dmaps"

TRACE::2020-10-28.19:49:49::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/
TRACE::2020-10-28.19:49:49::SCWBDomain::src'

TRACE::2020-10-28.19:49:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2020-10-28.19:49:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.19:49:49::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.19:49:49::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:49:49::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_
TRACE::2020-10-28.19:49:49::SCWBDomain::11/src'

TRACE::2020-10-28.19:49:49::SCWBDomain::"Compiling emacps"

TRACE::2020-10-28.19:49:50::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_1
TRACE::2020-10-28.19:49:50::SCWBDomain::1/src'

TRACE::2020-10-28.19:49:50::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-10-28.19:49:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.19:49:50::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.19:49:50::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.19:49:50::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_
TRACE::2020-10-28.19:49:50::SCWBDomain::7/src'

TRACE::2020-10-28.19:49:50::SCWBDomain::"Compiling gpiops"

TRACE::2020-10-28.19:49:51::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7
TRACE::2020-10-28.19:49:51::SCWBDomain::/src'

TRACE::2020-10-28.19:49:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2020-10-28.19:49:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-28.19:49:51::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-28.19:49:51::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-10-28.19:49:51::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpio_v4_6/
TRACE::2020-10-28.19:49:51::SCWBDomain::src'

TRACE::2020-10-28.19:49:51::SCWBDomain::"Compiling gpio"

TRACE::2020-10-28.19:49:52::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpio_v4_6/s
TRACE::2020-10-28.19:49:52::SCWBDomain::rc'

TRACE::2020-10-28.19:49:52::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2020-10-28.19:49:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.19:49:52::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.19:49:52::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.19:49:52::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_
TRACE::2020-10-28.19:49:52::SCWBDomain::7/src'

TRACE::2020-10-28.19:49:52::SCWBDomain::"Compiling qspips"

TRACE::2020-10-28.19:49:52::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7
TRACE::2020-10-28.19:49:52::SCWBDomain::/src'

TRACE::2020-10-28.19:49:52::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-10-28.19:49:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.19:49:52::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.19:49:52::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.19:49:52::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_
TRACE::2020-10-28.19:49:52::SCWBDomain::2/src'

TRACE::2020-10-28.19:49:52::SCWBDomain::"Compiling scugic"

TRACE::2020-10-28.19:49:53::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2
TRACE::2020-10-28.19:49:53::SCWBDomain::/src'

TRACE::2020-10-28.19:49:53::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-10-28.19:49:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.19:49:53::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.19:49:53::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:49:53::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v
TRACE::2020-10-28.19:49:53::SCWBDomain::2_2/src'

TRACE::2020-10-28.19:49:53::SCWBDomain::"Compiling scutimer"

TRACE::2020-10-28.19:49:54::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2
TRACE::2020-10-28.19:49:54::SCWBDomain::_2/src'

TRACE::2020-10-28.19:49:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-10-28.19:49:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.19:49:54::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.19:49:54::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.19:49:54::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_
TRACE::2020-10-28.19:49:54::SCWBDomain::2/src'

TRACE::2020-10-28.19:49:54::SCWBDomain::"Compiling scuwdt"

TRACE::2020-10-28.19:49:54::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2
TRACE::2020-10-28.19:49:54::SCWBDomain::/src'

TRACE::2020-10-28.19:49:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2020-10-28.19:49:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-28.19:49:54::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-28.19:49:54::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-10-28.19:49:54::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/
TRACE::2020-10-28.19:49:54::SCWBDomain::src'

TRACE::2020-10-28.19:49:54::SCWBDomain::"Compiling sdps"

TRACE::2020-10-28.19:49:55::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/s
TRACE::2020-10-28.19:49:55::SCWBDomain::rc'

TRACE::2020-10-28.19:49:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-28.19:49:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-28.19:49:55::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-28.19:49:55::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:49:55::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone
TRACE::2020-10-28.19:49:55::SCWBDomain::_v7_2/src'

TRACE::2020-10-28.19:49:55::SCWBDomain::"Compiling standalone"

TRACE::2020-10-28.19:49:58::SCWBDomain::make[3]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone
TRACE::2020-10-28.19:49:58::SCWBDomain::_v7_2/src/profile'

TRACE::2020-10-28.19:49:58::SCWBDomain::make[3]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_
TRACE::2020-10-28.19:49:58::SCWBDomain::v7_2/src/profile'

TRACE::2020-10-28.19:49:58::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_
TRACE::2020-10-28.19:49:58::SCWBDomain::v7_2/src'

TRACE::2020-10-28.19:49:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2020-10-28.19:49:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.19:49:58::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.19:49:58::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.19:49:58::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps_v3_1
TRACE::2020-10-28.19:49:58::SCWBDomain::1/src'

TRACE::2020-10-28.19:49:58::SCWBDomain::"Compiling ttcps"

TRACE::2020-10-28.19:49:59::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps_v3_11
TRACE::2020-10-28.19:49:59::SCWBDomain::/src'

TRACE::2020-10-28.19:49:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2020-10-28.19:49:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.19:49:59::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.19:49:59::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.19:49:59::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_
TRACE::2020-10-28.19:49:59::SCWBDomain::9/src'

TRACE::2020-10-28.19:49:59::SCWBDomain::"Compiling uartps"

TRACE::2020-10-28.19:50:00::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9
TRACE::2020-10-28.19:50:00::SCWBDomain::/src'

TRACE::2020-10-28.19:50:00::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2020-10-28.19:50:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-28.19:50:00::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-28.19:50:00::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-10-28.19:50:00::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5
TRACE::2020-10-28.19:50:00::SCWBDomain::/src'

TRACE::2020-10-28.19:50:00::SCWBDomain::"Compiling usbps"

TRACE::2020-10-28.19:50:01::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/
TRACE::2020-10-28.19:50:01::SCWBDomain::src'

TRACE::2020-10-28.19:50:01::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-10-28.19:50:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.19:50:01::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.19:50:01::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.19:50:01::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_
TRACE::2020-10-28.19:50:01::SCWBDomain::4/src'

TRACE::2020-10-28.19:50:01::SCWBDomain::"Compiling xadcps"

TRACE::2020-10-28.19:50:02::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4
TRACE::2020-10-28.19:50:02::SCWBDomain::/src'

TRACE::2020-10-28.19:50:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2020-10-28.19:50:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.19:50:02::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.19:50:02::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.19:50:02::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_
TRACE::2020-10-28.19:50:02::SCWBDomain::3/src'

TRACE::2020-10-28.19:50:02::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-10-28.19:50:03::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3
TRACE::2020-10-28.19:50:03::SCWBDomain::/src'

TRACE::2020-10-28.19:50:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2020-10-28.19:50:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.19:50:03::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.19:50:03::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.19:50:03::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_
TRACE::2020-10-28.19:50:03::SCWBDomain::6/src'

TRACE::2020-10-28.19:50:03::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6
TRACE::2020-10-28.19:50:03::SCWBDomain::/src'

TRACE::2020-10-28.19:50:03::SCWBDomain::'Finished building libraries'

TRACE::2020-10-28.19:50:03::SCWBDomain::make[1]: Leaving directory 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-10-28.19:50:03::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2020-10-28.19:50:03::SCWBDomain::exa9_0/include -I.

TRACE::2020-10-28.19:50:03::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-10-28.19:50:03::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-10-28.19:50:03::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2020-10-28.19:50:03::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-10-28.19:50:03::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2020-10-28.19:50:03::SCWBDomain::rtexa9_0/include -I.

TRACE::2020-10-28.19:50:03::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2020-10-28.19:50:03::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-10-28.19:50:03::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-10-28.19:50:03::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-10-28.19:50:03::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2020-10-28.19:50:03::SCWBDomain::rtexa9_0/include -I.

TRACE::2020-10-28.19:50:03::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2020-10-28.19:50:03::SCWBDomain::rtexa9_0/include -I.

TRACE::2020-10-28.19:50:04::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-10-28.19:50:04::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-10-28.19:50:04::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2020-10-28.19:50:04::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2020-10-28.19:50:04::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-10-28.19:50:04::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-10-28.19:50:04::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2020-10-28.19:50:04::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-10-28.19:50:04::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2020-10-28.19:50:04::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-10-28.19:50:04::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-10-28.19:50:04::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                      -Wl,--gc-secti
TRACE::2020-10-28.19:50:04::SCWBDomain::ons -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-10-28.19:50:04::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-28.19:50:04::SCWSystem::Not a boot domain 
LOG::2020-10-28.19:50:04::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-28.19:50:04::SCWDomain::Generating domain artifcats
TRACE::2020-10-28.19:50:04::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-28.19:50:04::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/qemu/
TRACE::2020-10-28.19:50:04::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/qemu/
TRACE::2020-10-28.19:50:04::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-28.19:50:04::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:50:04::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:50:04::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:50:04::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-28.19:50:04::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:50:04::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-28.19:50:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2020-10-28.19:50:04::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2020-10-28.19:50:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.19:50:04::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.19:50:04::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.19:50:04::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.19:50:04::SCWMssOS::Completed writing the mss file at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-28.19:50:04::SCWMssOS::Mss edits present, copying mssfile into export location E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.19:50:04::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-28.19:50:04::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-28.19:50:04::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-10-28.19:50:04::SCWMssOS::doing bsp build ... 
TRACE::2020-10-28.19:50:04::SCWMssOS::System Command Ran  E: & cd  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-10-28.19:50:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-10-28.19:50:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-10-28.19:50:04::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-10-28.19:50:04::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:50:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-10-28.19:50:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-28.19:50:04::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-28.19:50:04::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:50:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-10-28.19:50:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.19:50:04::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.19:50:04::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:50:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-10-28.19:50:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.19:50:04::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.19:50:04::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:50:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-10-28.19:50:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.19:50:04::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.19:50:04::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:50:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2020-10-28.19:50:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-28.19:50:04::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-28.19:50:04::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:50:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-10-28.19:50:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.19:50:05::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.19:50:05::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:50:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2020-10-28.19:50:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.19:50:05::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.19:50:05::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:50:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2020-10-28.19:50:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.19:50:05::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.19:50:05::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:50:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-10-28.19:50:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.19:50:05::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.19:50:05::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:50:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-10-28.19:50:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-10-28.19:50:05::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-10-28.19:50:05::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:50:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-10-28.19:50:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.19:50:05::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.19:50:05::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:50:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2020-10-28.19:50:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.19:50:05::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.19:50:05::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:50:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-28.19:50:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-28.19:50:05::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-28.19:50:05::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:50:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2020-10-28.19:50:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.19:50:05::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.19:50:05::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:50:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2020-10-28.19:50:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.19:50:05::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.19:50:05::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:50:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2020-10-28.19:50:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.19:50:05::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.19:50:05::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:50:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-10-28.19:50:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.19:50:05::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.19:50:05::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:50:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-10-28.19:50:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-28.19:50:05::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-28.19:50:05::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:50:05::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-10-28.19:50:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-10-28.19:50:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-10-28.19:50:06::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-10-28.19:50:06::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:50:06::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-10-28.19:50:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-10-28.19:50:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-28.19:50:06::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-28.19:50:06::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-28.19:50:06::SCWMssOS::"Compiling ddrps"

TRACE::2020-10-28.19:50:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-10-28.19:50:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.19:50:06::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.19:50:06::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.19:50:06::SCWMssOS::"Compiling devcfg"

TRACE::2020-10-28.19:50:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-10-28.19:50:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-28.19:50:06::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-28.19:50:06::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-28.19:50:06::SCWMssOS::"Compiling dmaps"

TRACE::2020-10-28.19:50:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2020-10-28.19:50:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.19:50:07::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.19:50:07::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:50:07::SCWMssOS::"Compiling emacps"

TRACE::2020-10-28.19:50:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-10-28.19:50:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.19:50:08::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.19:50:08::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.19:50:08::SCWMssOS::"Compiling gpiops"

TRACE::2020-10-28.19:50:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2020-10-28.19:50:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-28.19:50:09::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-28.19:50:09::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-10-28.19:50:09::SCWMssOS::"Compiling gpio"

TRACE::2020-10-28.19:50:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2020-10-28.19:50:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.19:50:09::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.19:50:09::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.19:50:09::SCWMssOS::"Compiling qspips"

TRACE::2020-10-28.19:50:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-10-28.19:50:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.19:50:10::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.19:50:10::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.19:50:10::SCWMssOS::"Compiling scugic"

TRACE::2020-10-28.19:50:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-10-28.19:50:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.19:50:11::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.19:50:11::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:50:11::SCWMssOS::"Compiling scutimer"

TRACE::2020-10-28.19:50:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-10-28.19:50:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.19:50:12::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.19:50:12::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.19:50:12::SCWMssOS::"Compiling scuwdt"

TRACE::2020-10-28.19:50:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2020-10-28.19:50:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-28.19:50:12::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-28.19:50:12::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-10-28.19:50:12::SCWMssOS::"Compiling sdps"

TRACE::2020-10-28.19:50:13::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-28.19:50:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-28.19:50:13::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-28.19:50:13::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-28.19:50:13::SCWMssOS::"Compiling standalone"

TRACE::2020-10-28.19:50:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2020-10-28.19:50:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.19:50:16::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.19:50:16::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.19:50:16::SCWMssOS::"Compiling ttcps"

TRACE::2020-10-28.19:50:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2020-10-28.19:50:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.19:50:17::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.19:50:17::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.19:50:17::SCWMssOS::"Compiling uartps"

TRACE::2020-10-28.19:50:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2020-10-28.19:50:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-28.19:50:18::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-28.19:50:18::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-28.19:50:18::SCWMssOS::"Compiling usbps"

TRACE::2020-10-28.19:50:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-10-28.19:50:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.19:50:19::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.19:50:19::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.19:50:19::SCWMssOS::"Compiling xadcps"

TRACE::2020-10-28.19:50:19::SCWMssOS::'Finished building libraries'

TRACE::2020-10-28.19:50:19::SCWMssOS::Copying to export directory.
TRACE::2020-10-28.19:50:19::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-28.19:50:19::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-28.19:50:19::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-28.19:50:19::SCWSystem::Completed Processing the sysconfig uart_intr
LOG::2020-10-28.19:50:19::SCWPlatform::Completed generating the artifacts for system configuration uart_intr
TRACE::2020-10-28.19:50:19::SCWPlatform::Started preparing the platform 
TRACE::2020-10-28.19:50:19::SCWSystem::Writing the bif file for system config uart_intr
TRACE::2020-10-28.19:50:19::SCWSystem::dir created 
TRACE::2020-10-28.19:50:19::SCWSystem::Writing the bif 
TRACE::2020-10-28.19:50:19::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-28.19:50:19::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-28.19:50:19::SCWPlatform::Completed generating the platform
TRACE::2020-10-28.19:50:19::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.19:50:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-28.19:50:20::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-28.19:50:20::SCWMssOS::Commit changes completed.
TRACE::2020-10-28.19:50:20::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.19:50:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-28.19:50:20::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-28.19:50:20::SCWMssOS::Commit changes completed.
TRACE::2020-10-28.19:50:20::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:50:20::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:50:20::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:50:20::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-28.19:50:20::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:50:20::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-28.19:50:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2020-10-28.19:50:20::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2020-10-28.19:50:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.19:50:20::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.19:50:20::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.19:50:20::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.19:50:20::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:50:20::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:50:20::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:50:20::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-28.19:50:20::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:50:20::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-28.19:50:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2020-10-28.19:50:20::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2020-10-28.19:50:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.19:50:20::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.19:50:20::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.19:50:20::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.19:50:20::SCWWriter::formatted JSON is {
	"platformName":	"uart_intr",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uart_intr",
	"platHandOff":	"E:/fpga_proj/ps/uart_intr/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uart_intr",
	"systems":	[{
			"systemName":	"uart_intr",
			"systemDesc":	"uart_intr",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uart_intr",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"089dd641cda9d1d937ffff031af70bd6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"c84ae43c5adbb00ecfbaf8401bfc0693",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-28.19:50:20::SCWPlatform::updated the xpfm file.
TRACE::2020-10-28.19:50:20::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:50:20::SCWPlatform::DSA given E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:50:20::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:50:20::SCWPlatform::DSA directory E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw
TRACE::2020-10-28.19:50:20::SCWPlatform:: Platform Path E:/fpga_proj/ps/uart_intr/vitis/uart_intr/hw/design_1_wrapper.xsa
TRACE::2020-10-28.19:50:20::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-28.19:50:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2020-10-28.19:50:20::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2020-10-28.19:50:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.19:50:20::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.19:50:20::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/uart_intr/vitis/uart_intr/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.19:50:20::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/uart_intr/vitis/uart_intr/ps7_cortexa9_0/standalone_domain/bsp/system.mss
