// Seed: 2967273533
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  assign module_1.id_3 = 0;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire [-1 : 1] id_14;
  parameter id_15 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd24,
    parameter id_7 = 32'd0
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  output logic [7:0] id_8;
  output wire _id_7;
  input wire id_6;
  input logic [7:0] id_5;
  inout wire id_4;
  module_0 modCall_1 (
      id_10,
      id_1,
      id_4,
      id_1,
      id_4,
      id_4,
      id_6,
      id_6,
      id_4,
      id_4,
      id_1,
      id_1,
      id_6
  );
  inout wire _id_3;
  output wire id_2;
  inout wire id_1;
endmodule
