{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669718955964 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2024 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2024 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669718955967 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 13:49:15 2024 " "Processing started: Tue Nov 29 13:49:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669718955967 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669718955967 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off b2bd_SR -c b2bd_SR " "Command: quartus_map --read_settings_files=on --write_settings_files=off b2bd_SR -c b2bd_SR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669718955968 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669718956231 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669718956231 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "b2bd_SR.sv(36) " "Verilog HDL information at b2bd_SR.sv(36): always construct contains both blocking and non-blocking assignments" {  } { { "b2bd_SR.sv" "" { Text "C:/intelFPGA_lite/18.1/Verilog_SV/lab_3s/b2bd_SR/b2bd_SR.sv" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1669718963542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2bd_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file b2bd_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 b2bd_SR " "Found entity 1: b2bd_SR" {  } { { "b2bd_SR.sv" "" { Text "C:/intelFPGA_lite/18.1/Verilog_SV/lab_3s/b2bd_SR/b2bd_SR.sv" 1 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669718963543 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669718963543 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "rg_deg b2bd_SR.sv(73) " "Verilog HDL error at b2bd_SR.sv(73): object \"rg_deg\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "b2bd_SR.sv" "" { Text "C:/intelFPGA_lite/18.1/Verilog_SV/lab_3s/b2bd_SR/b2bd_SR.sv" 73 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1669718963543 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "rg_deg b2bd_SR.sv(78) " "Verilog HDL error at b2bd_SR.sv(78): object \"rg_deg\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "b2bd_SR.sv" "" { Text "C:/intelFPGA_lite/18.1/Verilog_SV/lab_3s/b2bd_SR/b2bd_SR.sv" 78 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1669718963543 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "rg_deg b2bd_SR.sv(89) " "Verilog HDL error at b2bd_SR.sv(89): object \"rg_deg\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "b2bd_SR.sv" "" { Text "C:/intelFPGA_lite/18.1/Verilog_SV/lab_3s/b2bd_SR/b2bd_SR.sv" 89 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1669718963543 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Verilog_SV/lab_3s/b2bd_SR/output_files/b2bd_SR.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Verilog_SV/lab_3s/b2bd_SR/output_files/b2bd_SR.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669718963551 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669718963585 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 29 13:49:23 2024 " "Processing ended: Tue Nov 29 13:49:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669718963585 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669718963585 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669718963585 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669718963585 ""}
