Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: unionModulos.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "unionModulos.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "unionModulos"
Output Format                      : NGC
Target Device                      : xc3s500e-5-ft256

---- Source Options
Top Module Name                    : unionModulos
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Lenovo_PC/Universidad/Arquitectura de Computadores/Procesador/ProgrammingCounter.vhd" in Library work.
Architecture behavioral of Entity programmingcounter is up to date.
Compiling vhdl file "C:/Users/Lenovo_PC/Universidad/Arquitectura de Computadores/Procesador/Sumador32B.vhd" in Library work.
Architecture behavioral of Entity sumador32b is up to date.
Compiling vhdl file "C:/Users/Lenovo_PC/Universidad/Arquitectura de Computadores/Procesador/InstructionMemory.vhd" in Library work.
Architecture arqinstructionmemory of Entity instructionmemory is up to date.
Compiling vhdl file "C:/Users/Lenovo_PC/Universidad/Arquitectura de Computadores/Procesador/WindowsManager.vhd" in Library work.
Architecture behavioral of Entity windowsmanager is up to date.
Compiling vhdl file "C:/Users/Lenovo_PC/Universidad/Arquitectura de Computadores/Procesador/registerFile.vhd" in Library work.
Architecture behavioral of Entity registerfile is up to date.
Compiling vhdl file "C:/Users/Lenovo_PC/Universidad/Arquitectura de Computadores/Procesador/UnityControl.vhd" in Library work.
Architecture behavioral of Entity unitycontrol is up to date.
Compiling vhdl file "C:/Users/Lenovo_PC/Universidad/Arquitectura de Computadores/Procesador/SignExtender.vhd" in Library work.
Architecture behavioral of Entity signextender is up to date.
Compiling vhdl file "C:/Users/Lenovo_PC/Universidad/Arquitectura de Computadores/Procesador/PSR_Modifier.vhd" in Library work.
Architecture behavioral of Entity psr_modifier is up to date.
Compiling vhdl file "C:/Users/Lenovo_PC/Universidad/Arquitectura de Computadores/Procesador/PSR.vhd" in Library work.
Architecture behavioral of Entity psr is up to date.
Compiling vhdl file "C:/Users/Lenovo_PC/Universidad/Arquitectura de Computadores/Procesador/Mux32B.vhd" in Library work.
Architecture behavioral of Entity mux32b is up to date.
Compiling vhdl file "C:/Users/Lenovo_PC/Universidad/Arquitectura de Computadores/Procesador/Alu.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "C:/Users/Lenovo_PC/Universidad/Arquitectura de Computadores/Procesador/unionModulos.vhd" in Library work.
Entity <unionmodulos> compiled.
Entity <unionmodulos> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <unionModulos> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ProgrammingCounter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Sumador32B> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <instructionMemory> in library <work> (architecture <arqinstructionmemory>).

Analyzing hierarchy for entity <WindowsManager> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <registerFile> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <UnityControl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SignExtender> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PSR_Modifier> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PSR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mux32B> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Alu> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <unionModulos> in library <work> (Architecture <behavioral>).
Entity <unionModulos> analyzed. Unit <unionModulos> generated.

Analyzing Entity <ProgrammingCounter> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/Lenovo_PC/Universidad/Arquitectura de Computadores/Procesador/ProgrammingCounter.vhd" line 17: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <dato>
Entity <ProgrammingCounter> analyzed. Unit <ProgrammingCounter> generated.

Analyzing Entity <Sumador32B> in library <work> (Architecture <behavioral>).
Entity <Sumador32B> analyzed. Unit <Sumador32B> generated.

Analyzing Entity <instructionMemory> in library <work> (Architecture <arqinstructionmemory>).
WARNING:Xst:790 - "C:/Users/Lenovo_PC/Universidad/Arquitectura de Computadores/Procesador/InstructionMemory.vhd" line 40: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <instructions> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <instructionMemory> analyzed. Unit <instructionMemory> generated.

Analyzing Entity <WindowsManager> in library <work> (Architecture <behavioral>).
Entity <WindowsManager> analyzed. Unit <WindowsManager> generated.

Analyzing Entity <registerFile> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "C:/Users/Lenovo_PC/Universidad/Arquitectura de Computadores/Procesador/registerFile.vhd" line 63: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <regFile> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "C:/Users/Lenovo_PC/Universidad/Arquitectura de Computadores/Procesador/registerFile.vhd" line 64: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <regFile> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "C:/Users/Lenovo_PC/Universidad/Arquitectura de Computadores/Procesador/registerFile.vhd" line 66: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <regFile> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:819 - "C:/Users/Lenovo_PC/Universidad/Arquitectura de Computadores/Procesador/registerFile.vhd" line 57: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ceros>, <regFile>
Entity <registerFile> analyzed. Unit <registerFile> generated.

Analyzing Entity <UnityControl> in library <work> (Architecture <behavioral>).
Entity <UnityControl> analyzed. Unit <UnityControl> generated.

Analyzing Entity <SignExtender> in library <work> (Architecture <behavioral>).
Entity <SignExtender> analyzed. Unit <SignExtender> generated.

Analyzing Entity <PSR_Modifier> in library <work> (Architecture <behavioral>).
Entity <PSR_Modifier> analyzed. Unit <PSR_Modifier> generated.

Analyzing Entity <PSR> in library <work> (Architecture <behavioral>).
Entity <PSR> analyzed. Unit <PSR> generated.

Analyzing Entity <Mux32B> in library <work> (Architecture <behavioral>).
Entity <Mux32B> analyzed. Unit <Mux32B> generated.

Analyzing Entity <Alu> in library <work> (Architecture <behavioral>).
Entity <Alu> analyzed. Unit <Alu> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ProgrammingCounter>.
    Related source file is "C:/Users/Lenovo_PC/Universidad/Arquitectura de Computadores/Procesador/ProgrammingCounter.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <ProgrammingCounter> synthesized.


Synthesizing Unit <Sumador32B>.
    Related source file is "C:/Users/Lenovo_PC/Universidad/Arquitectura de Computadores/Procesador/Sumador32B.vhd".
    Found 32-bit adder for signal <SumOut>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Sumador32B> synthesized.


Synthesizing Unit <instructionMemory>.
    Related source file is "C:/Users/Lenovo_PC/Universidad/Arquitectura de Computadores/Procesador/InstructionMemory.vhd".
WARNING:Xst:647 - Input <address<31:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1781 - Signal <instructions> is used but never assigned. Tied to default value.
    Found 32x32-bit ROM for signal <$varindex0000> created at line 40.
    Summary:
	inferred   1 ROM(s).
Unit <instructionMemory> synthesized.


Synthesizing Unit <WindowsManager>.
    Related source file is "C:/Users/Lenovo_PC/Universidad/Arquitectura de Computadores/Procesador/WindowsManager.vhd".
WARNING:Xst:737 - Found 6-bit latch for signal <nrs1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 6-bit latch for signal <nrs2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 6-bit latch for signal <nrd>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ncwp>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 5-bit comparator greatequal for signal <mux0000$cmp_ge0000> created at line 51.
    Found 5-bit comparator lessequal for signal <mux0000$cmp_le0000> created at line 70.
    Found 6-bit addsub for signal <mux0000$share0000>.
    Found 5-bit comparator greatequal for signal <mux0001$cmp_ge0000> created at line 58.
    Found 5-bit comparator lessequal for signal <mux0001$cmp_le0000> created at line 73.
    Found 6-bit addsub for signal <mux0001$share0000>.
    Found 5-bit comparator greatequal for signal <mux0002$cmp_ge0000> created at line 64.
    Found 5-bit comparator lessequal for signal <mux0002$cmp_le0000> created at line 76.
    Found 6-bit addsub for signal <mux0002$share0000>.
    Found 5-bit comparator greatequal for signal <nrd$cmp_ge0000> created at line 42.
    Found 5-bit comparator lessequal for signal <nrd$cmp_le0000> created at line 42.
    Found 5-bit comparator greatequal for signal <nrs1$cmp_ge0000> created at line 30.
    Found 5-bit comparator lessequal for signal <nrs1$cmp_le0000> created at line 30.
    Found 5-bit comparator greatequal for signal <nrs2$cmp_ge0000> created at line 36.
    Found 5-bit comparator lessequal for signal <nrs2$cmp_le0000> created at line 36.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  12 Comparator(s).
Unit <WindowsManager> synthesized.


Synthesizing Unit <registerFile>.
    Related source file is "C:/Users/Lenovo_PC/Universidad/Arquitectura de Computadores/Procesador/registerFile.vhd".
WARNING:Xst:647 - Input <rs1<5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rs2<5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <ceros> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <regFile_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit 32-to-1 multiplexer for signal <$varindex0000> created at line 63.
    Found 32-bit 32-to-1 multiplexer for signal <$varindex0001> created at line 64.
    Summary:
	inferred  64 Multiplexer(s).
Unit <registerFile> synthesized.


Synthesizing Unit <UnityControl>.
    Related source file is "C:/Users/Lenovo_PC/Universidad/Arquitectura de Computadores/Procesador/UnityControl.vhd".
WARNING:Xst:737 - Found 6-bit latch for signal <AluOp>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <UnityControl> synthesized.


Synthesizing Unit <SignExtender>.
    Related source file is "C:/Users/Lenovo_PC/Universidad/Arquitectura de Computadores/Procesador/SignExtender.vhd".
Unit <SignExtender> synthesized.


Synthesizing Unit <PSR_Modifier>.
    Related source file is "C:/Users/Lenovo_PC/Universidad/Arquitectura de Computadores/Procesador/PSR_Modifier.vhd".
WARNING:Xst:647 - Input <Crs1<30:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Crs2<30:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <PSR_Modifier> synthesized.


Synthesizing Unit <PSR>.
    Related source file is "C:/Users/Lenovo_PC/Universidad/Arquitectura de Computadores/Procesador/PSR.vhd".
WARNING:Xst:647 - Input <nzvc<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <carry>.
    Found 1-bit register for signal <cwp>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <PSR> synthesized.


Synthesizing Unit <Mux32B>.
    Related source file is "C:/Users/Lenovo_PC/Universidad/Arquitectura de Computadores/Procesador/Mux32B.vhd".
Unit <Mux32B> synthesized.


Synthesizing Unit <Alu>.
    Related source file is "C:/Users/Lenovo_PC/Universidad/Arquitectura de Computadores/Procesador/Alu.vhd".
    Found 32-bit adder carry in for signal <AluResult$addsub0000>.
    Found 32-bit subtractor for signal <AluResult$addsub0001> created at line 24.
    Found 32-bit subtractor for signal <AluResult$addsub0002> created at line 46.
    Found 32-bit xor2 for signal <AluResult$xor0000> created at line 30.
    Summary:
	inferred   3 Adder/Subtractor(s).
Unit <Alu> synthesized.


Synthesizing Unit <unionModulos>.
    Related source file is "C:/Users/Lenovo_PC/Universidad/Arquitectura de Computadores/Procesador/unionModulos.vhd".
Unit <unionModulos> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 7
 32-bit adder                                          : 1
 32-bit adder carry in                                 : 1
 32-bit subtractor                                     : 2
 6-bit addsub                                          : 3
# Registers                                            : 2
 1-bit register                                        : 2
# Latches                                              : 41
 1-bit latch                                           : 5
 32-bit latch                                          : 32
 6-bit latch                                           : 4
# Comparators                                          : 12
 5-bit comparator greatequal                           : 6
 5-bit comparator lessequal                            : 6
# Multiplexers                                         : 2
 32-bit 32-to-1 multiplexer                            : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 7
 32-bit adder                                          : 1
 32-bit adder carry in                                 : 1
 32-bit subtractor                                     : 2
 6-bit addsub                                          : 3
# Registers                                            : 2
 Flip-Flops                                            : 2
# Latches                                              : 41
 1-bit latch                                           : 5
 32-bit latch                                          : 32
 6-bit latch                                           : 4
# Comparators                                          : 12
 5-bit comparator greatequal                           : 6
 5-bit comparator lessequal                            : 6
# Multiplexers                                         : 2
 32-bit 32-to-1 multiplexer                            : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <AluOp_5> (without init value) has a constant value of 0 in block <UnityControl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2170 - Unit unionModulos : the following signal(s) form a combinatorial loop: Inst_instructionMemory/Mrom__varindex000018, Inst_sum32b/Madd_SumOut_cy<2>, instruction<18>, Inst_sum32b/Madd_SumOut_cy<0>, Inst_sum32b/Madd_SumOut_lut<0>, aux2<0>, Inst_sum32b/Madd_SumOut_cy<1>, address<4>, aux2<4>, Inst_sum32b/Madd_SumOut_cy<3>, aux1<4>, aux1<0>.
WARNING:Xst:2170 - Unit unionModulos : the following signal(s) form a combinatorial loop: address<1>, aux2<1>, instruction<17>, aux1<1>, Inst_instructionMemory/Mrom__varindex000017.
WARNING:Xst:2170 - Unit unionModulos : the following signal(s) form a combinatorial loop: address<2>, instruction<15>, Inst_instructionMemory/Mrom__varindex000015, aux2<2>, aux1<2>.
WARNING:Xst:2170 - Unit unionModulos : the following signal(s) form a combinatorial loop: aux2<3>, instruction<14>, address<3>, Inst_instructionMemory/Mrom__varindex000014, aux1<3>.

Optimizing unit <unionModulos> ...

Optimizing unit <PSR_Modifier> ...

Optimizing unit <Alu> ...

Optimizing unit <WindowsManager> ...

Optimizing unit <registerFile> ...

Optimizing unit <UnityControl> ...
WARNING:Xst:1710 - FF/Latch <Inst_WindowsManager/nrd_5> (without init value) has a constant value of 0 in block <unionModulos>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Inst_PSR_Modifier/nzvc_1> of sequential type is unconnected in block <unionModulos>.
WARNING:Xst:2677 - Node <Inst_PSR_Modifier/nzvc_2> of sequential type is unconnected in block <unionModulos>.
WARNING:Xst:2677 - Node <Inst_PSR_Modifier/nzvc_3> of sequential type is unconnected in block <unionModulos>.
WARNING:Xst:2677 - Node <Inst_WindowsManager/nrs1_5> of sequential type is unconnected in block <unionModulos>.
WARNING:Xst:2677 - Node <Inst_WindowsManager/nrs2_5> of sequential type is unconnected in block <unionModulos>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <Inst_WindowsManager/nrd_4> in Unit <unionModulos> is equivalent to the following FF/Latch, which will be removed : <Inst_WindowsManager/nrd_3> 
INFO:Xst:2261 - The FF/Latch <Inst_WindowsManager/nrs1_2> in Unit <unionModulos> is equivalent to the following FF/Latch, which will be removed : <Inst_WindowsManager/nrs1_1> 
Found area constraint ratio of 100 (+ 5) on block unionModulos, actual ratio is 31.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2
 Flip-Flops                                            : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : unionModulos.ngr
Top Level Output File Name         : unionModulos
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 34

Cell Usage :
# BELS                             : 2337
#      GND                         : 1
#      INV                         : 34
#      LUT2                        : 82
#      LUT3                        : 1056
#      LUT3_D                      : 1
#      LUT4                        : 339
#      LUT4_D                      : 7
#      LUT4_L                      : 34
#      MUXCY                       : 97
#      MUXF5                       : 295
#      MUXF6                       : 129
#      MUXF7                       : 128
#      MUXF8                       : 32
#      VCC                         : 1
#      XORCY                       : 101
# FlipFlops/Latches                : 534
#      FDC                         : 2
#      LD                          : 7
#      LDCPE                       : 13
#      LDE                         : 480
#      LDE_1                       : 32
# Clock Buffers                    : 17
#      BUFG                        : 16
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 1
#      OBUF                        : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500eft256-5 

 Number of Slices:                      828  out of   4656    17%  
 Number of Slice Flip Flops:            534  out of   9312     5%  
 Number of 4 input LUTs:               1553  out of   9312    16%  
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    190    17%  
 Number of GCLKs:                        17  out of     24    70%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------+------------------------------------------+-------+
Clock Signal                                                                           | Clock buffer(FF name)                    | Load  |
---------------------------------------------------------------------------------------+------------------------------------------+-------+
clk                                                                                    | BUFGP                                    | 2     |
Inst_PSR_Modifier/nzvc_0_not0001(Inst_PSR_Modifier/nzvc_0_not0001_f5:O)                | NONE(*)(Inst_PSR_Modifier/nzvc_0)        | 1     |
Inst_WindowsManager/nrs1_and0000(Inst_WindowsManager/nrs1_and00001:O)                  | NONE(*)(Inst_WindowsManager/nrs1_4)      | 4     |
Inst_WindowsManager/nrs2_and0000(Inst_WindowsManager/nrs2_and00001:O)                  | NONE(*)(Inst_WindowsManager/nrs2_4)      | 5     |
Inst_WindowsManager/nrd_4__and0001(Inst_instructionMemory/outInstruction<28>36:O)      | NONE(*)(Inst_WindowsManager/nrd_4)       | 4     |
Inst_UC/AluOp_cmp_eq0000(Inst_WindowsManager/ncwp_cmp_eq00001:O)                       | NONE(*)(Inst_WindowsManager/ncwp)        | 6     |
Inst_register_file/regFile_0_not00021(Inst_register_file/regFile_0_not00021:O)         | BUFG(*)(Inst_register_file/regFile_0_31) | 32    |
Inst_register_file/regFile_1_cmp_eq00001(Inst_register_file/regFile_1_cmp_eq000011:O)  | BUFG(*)(Inst_register_file/regFile_1_31) | 32    |
Inst_register_file/regFile_2_cmp_eq00001(Inst_register_file/regFile_2_cmp_eq000011:O)  | BUFG(*)(Inst_register_file/regFile_2_31) | 32    |
Inst_register_file/regFile_3_cmp_eq00001(Inst_register_file/regFile_3_cmp_eq000011:O)  | BUFG(*)(Inst_register_file/regFile_3_31) | 32    |
Inst_register_file/regFile_4_cmp_eq00001(Inst_register_file/regFile_4_cmp_eq000011:O)  | BUFG(*)(Inst_register_file/regFile_4_31) | 32    |
Inst_register_file/regFile_5_cmp_eq00001(Inst_register_file/regFile_5_cmp_eq000011:O)  | BUFG(*)(Inst_register_file/regFile_5_31) | 32    |
Inst_register_file/regFile_6_cmp_eq00001(Inst_register_file/regFile_6_cmp_eq000011:O)  | BUFG(*)(Inst_register_file/regFile_6_31) | 32    |
Inst_register_file/regFile_7_cmp_eq00001(Inst_register_file/regFile_7_cmp_eq000011:O)  | BUFG(*)(Inst_register_file/regFile_7_31) | 32    |
Inst_register_file/regFile_24_cmp_eq00001(Inst_register_file/regFile_24_cmp_eq000011:O)| BUFG(*)(Inst_register_file/regFile_24_31)| 32    |
Inst_register_file/regFile_25_cmp_eq00001(Inst_register_file/regFile_25_cmp_eq000011:O)| BUFG(*)(Inst_register_file/regFile_25_31)| 32    |
Inst_register_file/regFile_26_cmp_eq00001(Inst_register_file/regFile_26_cmp_eq000011:O)| BUFG(*)(Inst_register_file/regFile_26_31)| 32    |
Inst_register_file/regFile_27_cmp_eq00001(Inst_register_file/regFile_27_cmp_eq000011:O)| BUFG(*)(Inst_register_file/regFile_27_31)| 32    |
Inst_register_file/regFile_28_cmp_eq00001(Inst_register_file/regFile_28_cmp_eq000011:O)| BUFG(*)(Inst_register_file/regFile_28_31)| 32    |
Inst_register_file/regFile_29_cmp_eq00001(Inst_register_file/regFile_29_cmp_eq000011:O)| BUFG(*)(Inst_register_file/regFile_29_31)| 32    |
Inst_register_file/regFile_30_cmp_eq00001(Inst_register_file/regFile_30_cmp_eq000011:O)| BUFG(*)(Inst_register_file/regFile_30_31)| 32    |
Inst_register_file/regFile_31_cmp_eq00001(Inst_register_file/regFile_31_cmp_eq000011:O)| BUFG(*)(Inst_register_file/regFile_31_31)| 32    |
---------------------------------------------------------------------------------------+------------------------------------------+-------+
(*) These 21 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------+---------------------------------+-------+
Control Signal                                                                   | Buffer(FF name)                 | Load  |
---------------------------------------------------------------------------------+---------------------------------+-------+
rst                                                                              | IBUF                            | 2     |
Inst_WindowsManager/nrd_0__and0000(Inst_WindowsManager/nrd_0__and000011:O)       | NONE(Inst_WindowsManager/nrd_0) | 1     |
Inst_WindowsManager/nrd_1__and0000(Inst_WindowsManager/nrd_1__and000011:O)       | NONE(Inst_WindowsManager/nrd_1) | 1     |
Inst_WindowsManager/nrd_2__and0000(Inst_WindowsManager/nrd_2__and000011:O)       | NONE(Inst_WindowsManager/nrd_2) | 1     |
Inst_WindowsManager/nrd_3__and0000(Inst_WindowsManager/nrd_4__and000011:O)       | NONE(Inst_WindowsManager/nrd_4) | 1     |
Inst_WindowsManager/nrd_4__and0001(Inst_instructionMemory/outInstruction<28>36:O)| NONE(Inst_WindowsManager/nrd_4) | 1     |
Inst_WindowsManager/nrs1_0__and0000(Inst_WindowsManager/nrs1_0__and000011:O)     | NONE(Inst_WindowsManager/nrs1_0)| 1     |
Inst_WindowsManager/nrs1_1__and0000(Inst_WindowsManager/nrs1_2__and000011:O)     | NONE(Inst_WindowsManager/nrs1_2)| 1     |
Inst_WindowsManager/nrs1_3__and0000(Inst_WindowsManager/nrs1_3__and000011:O)     | NONE(Inst_WindowsManager/nrs1_3)| 1     |
Inst_WindowsManager/nrs1_4__and0000(Inst_WindowsManager/nrs1_4__and000011:O)     | NONE(Inst_WindowsManager/nrs1_4)| 1     |
Inst_WindowsManager/nrs1_4__and0001(Inst_WindowsManager/nrs1_4__and00011:O)      | NONE(Inst_WindowsManager/nrs1_4)| 1     |
Inst_WindowsManager/nrs2_0__and0000(Inst_WindowsManager/nrs2_0__and000011:O)     | NONE(Inst_WindowsManager/nrs2_0)| 1     |
Inst_WindowsManager/nrs2_1__and0000(Inst_WindowsManager/nrs2_1__and000011:O)     | NONE(Inst_WindowsManager/nrs2_1)| 1     |
Inst_WindowsManager/nrs2_2__and0000(Inst_WindowsManager/nrs2_2__and000011:O)     | NONE(Inst_WindowsManager/nrs2_2)| 1     |
Inst_WindowsManager/nrs2_3__and0000(Inst_WindowsManager/nrs2_3__and000011:O)     | NONE(Inst_WindowsManager/nrs2_3)| 1     |
Inst_WindowsManager/nrs2_4__and0000(Inst_WindowsManager/nrs2_4__and000011:O)     | NONE(Inst_WindowsManager/nrs2_4)| 1     |
Inst_WindowsManager/nrs2_4__and0001(Inst_WindowsManager/nrs2_4__and00011:O)      | NONE(Inst_WindowsManager/nrs2_4)| 1     |
instruction<0>(Inst_instructionMemory/outInstruction<0>35:O)                     | NONE(Inst_WindowsManager/nrs2_0)| 1     |
instruction<14>(Inst_instructionMemory/outInstruction<14>1:O)                    | NONE(Inst_WindowsManager/nrs1_0)| 1     |
instruction<15>(instruction<15>1:O)                                              | NONE(Inst_WindowsManager/nrs1_2)| 1     |
instruction<17>(Inst_instructionMemory/outInstruction<17>1:O)                    | NONE(Inst_WindowsManager/nrs1_3)| 1     |
instruction<1>(Inst_instructionMemory/outInstruction<1>:O)                       | NONE(Inst_WindowsManager/nrs2_1)| 1     |
instruction<25>(Inst_instructionMemory/outInstruction<25>57:O)                   | NONE(Inst_WindowsManager/nrd_0) | 1     |
instruction<26>(Inst_instructionMemory/outInstruction<26>2:O)                    | NONE(Inst_WindowsManager/nrd_1) | 1     |
instruction<27>(Inst_instructionMemory/outInstruction<27>1:O)                    | NONE(Inst_WindowsManager/nrd_2) | 1     |
instruction<2>(Inst_instructionMemory/outInstruction<2>1:O)                      | NONE(Inst_WindowsManager/nrs2_2)| 1     |
instruction<3>(Inst_instructionMemory/outInstruction<3>:O)                       | NONE(Inst_WindowsManager/nrs2_3)| 1     |
---------------------------------------------------------------------------------+---------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 13.367ns (Maximum Frequency: 74.809MHz)
   Minimum input arrival time before clock: 26.083ns
   Maximum output required time after clock: 16.391ns
   Maximum combinational path delay: 27.182ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_UC/AluOp_cmp_eq0000'
  Clock period: 1.851ns (frequency: 540.263MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.851ns (Levels of Logic = 1)
  Source:            Inst_WindowsManager/ncwp (LATCH)
  Destination:       Inst_WindowsManager/ncwp (LATCH)
  Source Clock:      Inst_UC/AluOp_cmp_eq0000 falling
  Destination Clock: Inst_UC/AluOp_cmp_eq0000 falling

  Data Path: Inst_WindowsManager/ncwp to Inst_WindowsManager/ncwp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.588   0.383  Inst_WindowsManager/ncwp (Inst_WindowsManager/ncwp)
     LUT4:I3->O            1   0.612   0.000  Inst_WindowsManager/ncwp_mux0002 (Inst_WindowsManager/ncwp_mux0002)
     LD:D                      0.268          Inst_WindowsManager/ncwp
    ----------------------------------------
    Total                      1.851ns (1.468ns logic, 0.383ns route)
                                       (79.3% logic, 20.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_register_file/regFile_0_not00021'
  Clock period: 13.340ns (frequency: 74.960MHz)
  Total number of paths / destination ports: 21378 / 32
-------------------------------------------------------------------------
Delay:               13.340ns (Levels of Logic = 42)
  Source:            Inst_register_file/regFile_0_1 (LATCH)
  Destination:       Inst_register_file/regFile_0_31 (LATCH)
  Source Clock:      Inst_register_file/regFile_0_not00021 rising
  Destination Clock: Inst_register_file/regFile_0_not00021 rising

  Data Path: Inst_register_file/regFile_0_1 to Inst_register_file/regFile_0_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            3   0.588   0.520  Inst_register_file/regFile_0_1 (Inst_register_file/regFile_0_1)
     LUT3:I1->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_1011 (Inst_register_file/Mmux__varindex0001_1011)
     MUXF5:I0->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_8_f5_10 (Inst_register_file/Mmux__varindex0001_8_f511)
     MUXF6:I0->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_6_f6_10 (Inst_register_file/Mmux__varindex0001_6_f611)
     MUXF7:I0->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7_10 (Inst_register_file/Mmux__varindex0001_4_f711)
     LUT4_D:I3->O          1   0.612   0.360  Inst_register_file/CRs2<1>1 (aux7<1>)
     LUT4:I3->O            3   0.612   0.454  Inst_mux32b/MuxOut<1>9 (Inst_mux32b/MuxOut<1>9)
     LUT4:I3->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<1> (Inst_ALU/Msub_AluResult_addsub0001_lut<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.938  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_0_mux0000<31>1 (Inst_register_file/regFile_0_mux0000<31>)
     LDE_1:D                   0.268          Inst_register_file/regFile_0_31
    ----------------------------------------
    Total                     13.340ns (9.968ns logic, 3.372ns route)
                                       (74.7% logic, 25.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_register_file/regFile_1_cmp_eq00001'
  Clock period: 13.301ns (frequency: 75.180MHz)
  Total number of paths / destination ports: 21378 / 32
-------------------------------------------------------------------------
Delay:               13.301ns (Levels of Logic = 42)
  Source:            Inst_register_file/regFile_1_1 (LATCH)
  Destination:       Inst_register_file/regFile_1_31 (LATCH)
  Source Clock:      Inst_register_file/regFile_1_cmp_eq00001 falling
  Destination Clock: Inst_register_file/regFile_1_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_1_1 to Inst_register_file/regFile_1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.481  Inst_register_file/regFile_1_1 (Inst_register_file/regFile_1_1)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_1011 (Inst_register_file/Mmux__varindex0001_1011)
     MUXF5:I0->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_8_f5_10 (Inst_register_file/Mmux__varindex0001_8_f511)
     MUXF6:I0->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_6_f6_10 (Inst_register_file/Mmux__varindex0001_6_f611)
     MUXF7:I0->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7_10 (Inst_register_file/Mmux__varindex0001_4_f711)
     LUT4_D:I3->O          1   0.612   0.360  Inst_register_file/CRs2<1>1 (aux7<1>)
     LUT4:I3->O            3   0.612   0.454  Inst_mux32b/MuxOut<1>9 (Inst_mux32b/MuxOut<1>9)
     LUT4:I3->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<1> (Inst_ALU/Msub_AluResult_addsub0001_lut<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.938  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_1_mux0000<31>1 (Inst_register_file/regFile_1_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_1_31
    ----------------------------------------
    Total                     13.301ns (9.968ns logic, 3.333ns route)
                                       (74.9% logic, 25.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_register_file/regFile_2_cmp_eq00001'
  Clock period: 13.340ns (frequency: 74.960MHz)
  Total number of paths / destination ports: 21378 / 32
-------------------------------------------------------------------------
Delay:               13.340ns (Levels of Logic = 42)
  Source:            Inst_register_file/regFile_2_1 (LATCH)
  Destination:       Inst_register_file/regFile_2_31 (LATCH)
  Source Clock:      Inst_register_file/regFile_2_cmp_eq00001 falling
  Destination Clock: Inst_register_file/regFile_2_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_2_1 to Inst_register_file/regFile_2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.520  Inst_register_file/regFile_2_1 (Inst_register_file/regFile_2_1)
     LUT3:I1->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_947 (Inst_register_file/Mmux__varindex0001_947)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_8_f5_10 (Inst_register_file/Mmux__varindex0001_8_f511)
     MUXF6:I0->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_6_f6_10 (Inst_register_file/Mmux__varindex0001_6_f611)
     MUXF7:I0->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7_10 (Inst_register_file/Mmux__varindex0001_4_f711)
     LUT4_D:I3->O          1   0.612   0.360  Inst_register_file/CRs2<1>1 (aux7<1>)
     LUT4:I3->O            3   0.612   0.454  Inst_mux32b/MuxOut<1>9 (Inst_mux32b/MuxOut<1>9)
     LUT4:I3->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<1> (Inst_ALU/Msub_AluResult_addsub0001_lut<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.938  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_2_mux0000<31>1 (Inst_register_file/regFile_2_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_2_31
    ----------------------------------------
    Total                     13.340ns (9.968ns logic, 3.372ns route)
                                       (74.7% logic, 25.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_register_file/regFile_3_cmp_eq00001'
  Clock period: 13.301ns (frequency: 75.180MHz)
  Total number of paths / destination ports: 21378 / 32
-------------------------------------------------------------------------
Delay:               13.301ns (Levels of Logic = 42)
  Source:            Inst_register_file/regFile_3_1 (LATCH)
  Destination:       Inst_register_file/regFile_3_31 (LATCH)
  Source Clock:      Inst_register_file/regFile_3_cmp_eq00001 falling
  Destination Clock: Inst_register_file/regFile_3_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_3_1 to Inst_register_file/regFile_3_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.481  Inst_register_file/regFile_3_1 (Inst_register_file/regFile_3_1)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_947 (Inst_register_file/Mmux__varindex0001_947)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_8_f5_10 (Inst_register_file/Mmux__varindex0001_8_f511)
     MUXF6:I0->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_6_f6_10 (Inst_register_file/Mmux__varindex0001_6_f611)
     MUXF7:I0->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7_10 (Inst_register_file/Mmux__varindex0001_4_f711)
     LUT4_D:I3->O          1   0.612   0.360  Inst_register_file/CRs2<1>1 (aux7<1>)
     LUT4:I3->O            3   0.612   0.454  Inst_mux32b/MuxOut<1>9 (Inst_mux32b/MuxOut<1>9)
     LUT4:I3->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<1> (Inst_ALU/Msub_AluResult_addsub0001_lut<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.938  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_3_mux0000<31>1 (Inst_register_file/regFile_3_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_3_31
    ----------------------------------------
    Total                     13.301ns (9.968ns logic, 3.333ns route)
                                       (74.9% logic, 25.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_register_file/regFile_4_cmp_eq00001'
  Clock period: 13.340ns (frequency: 74.960MHz)
  Total number of paths / destination ports: 21378 / 32
-------------------------------------------------------------------------
Delay:               13.340ns (Levels of Logic = 42)
  Source:            Inst_register_file/regFile_4_1 (LATCH)
  Destination:       Inst_register_file/regFile_4_31 (LATCH)
  Source Clock:      Inst_register_file/regFile_4_cmp_eq00001 falling
  Destination Clock: Inst_register_file/regFile_4_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_4_1 to Inst_register_file/regFile_4_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.520  Inst_register_file/regFile_4_1 (Inst_register_file/regFile_4_1)
     LUT3:I1->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_946 (Inst_register_file/Mmux__varindex0001_946)
     MUXF5:I0->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_7_f5_34 (Inst_register_file/Mmux__varindex0001_7_f535)
     MUXF6:I1->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_6_f6_10 (Inst_register_file/Mmux__varindex0001_6_f611)
     MUXF7:I0->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7_10 (Inst_register_file/Mmux__varindex0001_4_f711)
     LUT4_D:I3->O          1   0.612   0.360  Inst_register_file/CRs2<1>1 (aux7<1>)
     LUT4:I3->O            3   0.612   0.454  Inst_mux32b/MuxOut<1>9 (Inst_mux32b/MuxOut<1>9)
     LUT4:I3->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<1> (Inst_ALU/Msub_AluResult_addsub0001_lut<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.938  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_4_mux0000<31>1 (Inst_register_file/regFile_4_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_4_31
    ----------------------------------------
    Total                     13.340ns (9.968ns logic, 3.372ns route)
                                       (74.7% logic, 25.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_register_file/regFile_5_cmp_eq00001'
  Clock period: 13.301ns (frequency: 75.180MHz)
  Total number of paths / destination ports: 21378 / 32
-------------------------------------------------------------------------
Delay:               13.301ns (Levels of Logic = 42)
  Source:            Inst_register_file/regFile_5_1 (LATCH)
  Destination:       Inst_register_file/regFile_5_31 (LATCH)
  Source Clock:      Inst_register_file/regFile_5_cmp_eq00001 falling
  Destination Clock: Inst_register_file/regFile_5_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_5_1 to Inst_register_file/regFile_5_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.481  Inst_register_file/regFile_5_1 (Inst_register_file/regFile_5_1)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_946 (Inst_register_file/Mmux__varindex0001_946)
     MUXF5:I0->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_7_f5_34 (Inst_register_file/Mmux__varindex0001_7_f535)
     MUXF6:I1->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_6_f6_10 (Inst_register_file/Mmux__varindex0001_6_f611)
     MUXF7:I0->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7_10 (Inst_register_file/Mmux__varindex0001_4_f711)
     LUT4_D:I3->O          1   0.612   0.360  Inst_register_file/CRs2<1>1 (aux7<1>)
     LUT4:I3->O            3   0.612   0.454  Inst_mux32b/MuxOut<1>9 (Inst_mux32b/MuxOut<1>9)
     LUT4:I3->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<1> (Inst_ALU/Msub_AluResult_addsub0001_lut<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.938  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_5_mux0000<31>1 (Inst_register_file/regFile_5_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_5_31
    ----------------------------------------
    Total                     13.301ns (9.968ns logic, 3.333ns route)
                                       (74.9% logic, 25.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_register_file/regFile_6_cmp_eq00001'
  Clock period: 13.340ns (frequency: 74.960MHz)
  Total number of paths / destination ports: 21378 / 32
-------------------------------------------------------------------------
Delay:               13.340ns (Levels of Logic = 42)
  Source:            Inst_register_file/regFile_6_1 (LATCH)
  Destination:       Inst_register_file/regFile_6_31 (LATCH)
  Source Clock:      Inst_register_file/regFile_6_cmp_eq00001 falling
  Destination Clock: Inst_register_file/regFile_6_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_6_1 to Inst_register_file/regFile_6_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.520  Inst_register_file/regFile_6_1 (Inst_register_file/regFile_6_1)
     LUT3:I1->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_871 (Inst_register_file/Mmux__varindex0001_871)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_7_f5_34 (Inst_register_file/Mmux__varindex0001_7_f535)
     MUXF6:I1->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_6_f6_10 (Inst_register_file/Mmux__varindex0001_6_f611)
     MUXF7:I0->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7_10 (Inst_register_file/Mmux__varindex0001_4_f711)
     LUT4_D:I3->O          1   0.612   0.360  Inst_register_file/CRs2<1>1 (aux7<1>)
     LUT4:I3->O            3   0.612   0.454  Inst_mux32b/MuxOut<1>9 (Inst_mux32b/MuxOut<1>9)
     LUT4:I3->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<1> (Inst_ALU/Msub_AluResult_addsub0001_lut<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.938  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_6_mux0000<31>1 (Inst_register_file/regFile_6_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_6_31
    ----------------------------------------
    Total                     13.340ns (9.968ns logic, 3.372ns route)
                                       (74.7% logic, 25.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_register_file/regFile_7_cmp_eq00001'
  Clock period: 13.301ns (frequency: 75.180MHz)
  Total number of paths / destination ports: 21378 / 32
-------------------------------------------------------------------------
Delay:               13.301ns (Levels of Logic = 42)
  Source:            Inst_register_file/regFile_7_1 (LATCH)
  Destination:       Inst_register_file/regFile_7_31 (LATCH)
  Source Clock:      Inst_register_file/regFile_7_cmp_eq00001 falling
  Destination Clock: Inst_register_file/regFile_7_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_7_1 to Inst_register_file/regFile_7_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.481  Inst_register_file/regFile_7_1 (Inst_register_file/regFile_7_1)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_871 (Inst_register_file/Mmux__varindex0001_871)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_7_f5_34 (Inst_register_file/Mmux__varindex0001_7_f535)
     MUXF6:I1->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_6_f6_10 (Inst_register_file/Mmux__varindex0001_6_f611)
     MUXF7:I0->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7_10 (Inst_register_file/Mmux__varindex0001_4_f711)
     LUT4_D:I3->O          1   0.612   0.360  Inst_register_file/CRs2<1>1 (aux7<1>)
     LUT4:I3->O            3   0.612   0.454  Inst_mux32b/MuxOut<1>9 (Inst_mux32b/MuxOut<1>9)
     LUT4:I3->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<1> (Inst_ALU/Msub_AluResult_addsub0001_lut<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.938  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_7_mux0000<31>1 (Inst_register_file/regFile_7_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_7_31
    ----------------------------------------
    Total                     13.301ns (9.968ns logic, 3.333ns route)
                                       (74.9% logic, 25.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_register_file/regFile_24_cmp_eq00001'
  Clock period: 13.367ns (frequency: 74.809MHz)
  Total number of paths / destination ports: 21378 / 32
-------------------------------------------------------------------------
Delay:               13.367ns (Levels of Logic = 42)
  Source:            Inst_register_file/regFile_24_1 (LATCH)
  Destination:       Inst_register_file/regFile_24_31 (LATCH)
  Source Clock:      Inst_register_file/regFile_24_cmp_eq00001 falling
  Destination Clock: Inst_register_file/regFile_24_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_24_1 to Inst_register_file/regFile_24_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.520  Inst_register_file/regFile_24_1 (Inst_register_file/regFile_24_1)
     LUT3:I1->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_866 (Inst_register_file/Mmux__varindex0001_866)
     MUXF5:I0->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_6_f5_32 (Inst_register_file/Mmux__varindex0001_6_f533)
     MUXF6:I0->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_4_f6_10 (Inst_register_file/Mmux__varindex0001_4_f611)
     MUXF7:I1->O           1   0.451   0.387  Inst_register_file/Mmux__varindex0001_3_f7_10 (Inst_register_file/Mmux__varindex0001_3_f711)
     LUT4_D:I2->O          1   0.612   0.360  Inst_register_file/CRs2<1>1 (aux7<1>)
     LUT4:I3->O            3   0.612   0.454  Inst_mux32b/MuxOut<1>9 (Inst_mux32b/MuxOut<1>9)
     LUT4:I3->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<1> (Inst_ALU/Msub_AluResult_addsub0001_lut<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.938  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_24_mux0000<31>1 (Inst_register_file/regFile_24_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_24_31
    ----------------------------------------
    Total                     13.367ns (9.968ns logic, 3.399ns route)
                                       (74.6% logic, 25.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_register_file/regFile_25_cmp_eq00001'
  Clock period: 13.328ns (frequency: 75.027MHz)
  Total number of paths / destination ports: 21378 / 32
-------------------------------------------------------------------------
Delay:               13.328ns (Levels of Logic = 42)
  Source:            Inst_register_file/regFile_25_1 (LATCH)
  Destination:       Inst_register_file/regFile_25_31 (LATCH)
  Source Clock:      Inst_register_file/regFile_25_cmp_eq00001 falling
  Destination Clock: Inst_register_file/regFile_25_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_25_1 to Inst_register_file/regFile_25_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.481  Inst_register_file/regFile_25_1 (Inst_register_file/regFile_25_1)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_866 (Inst_register_file/Mmux__varindex0001_866)
     MUXF5:I0->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_6_f5_32 (Inst_register_file/Mmux__varindex0001_6_f533)
     MUXF6:I0->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_4_f6_10 (Inst_register_file/Mmux__varindex0001_4_f611)
     MUXF7:I1->O           1   0.451   0.387  Inst_register_file/Mmux__varindex0001_3_f7_10 (Inst_register_file/Mmux__varindex0001_3_f711)
     LUT4_D:I2->O          1   0.612   0.360  Inst_register_file/CRs2<1>1 (aux7<1>)
     LUT4:I3->O            3   0.612   0.454  Inst_mux32b/MuxOut<1>9 (Inst_mux32b/MuxOut<1>9)
     LUT4:I3->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<1> (Inst_ALU/Msub_AluResult_addsub0001_lut<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.938  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_25_mux0000<31>1 (Inst_register_file/regFile_25_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_25_31
    ----------------------------------------
    Total                     13.328ns (9.968ns logic, 3.360ns route)
                                       (74.8% logic, 25.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_register_file/regFile_26_cmp_eq00001'
  Clock period: 13.367ns (frequency: 74.809MHz)
  Total number of paths / destination ports: 21378 / 32
-------------------------------------------------------------------------
Delay:               13.367ns (Levels of Logic = 42)
  Source:            Inst_register_file/regFile_26_1 (LATCH)
  Destination:       Inst_register_file/regFile_26_31 (LATCH)
  Source Clock:      Inst_register_file/regFile_26_cmp_eq00001 falling
  Destination Clock: Inst_register_file/regFile_26_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_26_1 to Inst_register_file/regFile_26_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.520  Inst_register_file/regFile_26_1 (Inst_register_file/regFile_26_1)
     LUT3:I1->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_745 (Inst_register_file/Mmux__varindex0001_745)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_6_f5_32 (Inst_register_file/Mmux__varindex0001_6_f533)
     MUXF6:I0->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_4_f6_10 (Inst_register_file/Mmux__varindex0001_4_f611)
     MUXF7:I1->O           1   0.451   0.387  Inst_register_file/Mmux__varindex0001_3_f7_10 (Inst_register_file/Mmux__varindex0001_3_f711)
     LUT4_D:I2->O          1   0.612   0.360  Inst_register_file/CRs2<1>1 (aux7<1>)
     LUT4:I3->O            3   0.612   0.454  Inst_mux32b/MuxOut<1>9 (Inst_mux32b/MuxOut<1>9)
     LUT4:I3->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<1> (Inst_ALU/Msub_AluResult_addsub0001_lut<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.938  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_26_mux0000<31>1 (Inst_register_file/regFile_26_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_26_31
    ----------------------------------------
    Total                     13.367ns (9.968ns logic, 3.399ns route)
                                       (74.6% logic, 25.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_register_file/regFile_27_cmp_eq00001'
  Clock period: 13.328ns (frequency: 75.027MHz)
  Total number of paths / destination ports: 21378 / 32
-------------------------------------------------------------------------
Delay:               13.328ns (Levels of Logic = 42)
  Source:            Inst_register_file/regFile_27_1 (LATCH)
  Destination:       Inst_register_file/regFile_27_31 (LATCH)
  Source Clock:      Inst_register_file/regFile_27_cmp_eq00001 falling
  Destination Clock: Inst_register_file/regFile_27_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_27_1 to Inst_register_file/regFile_27_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.481  Inst_register_file/regFile_27_1 (Inst_register_file/regFile_27_1)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_745 (Inst_register_file/Mmux__varindex0001_745)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_6_f5_32 (Inst_register_file/Mmux__varindex0001_6_f533)
     MUXF6:I0->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_4_f6_10 (Inst_register_file/Mmux__varindex0001_4_f611)
     MUXF7:I1->O           1   0.451   0.387  Inst_register_file/Mmux__varindex0001_3_f7_10 (Inst_register_file/Mmux__varindex0001_3_f711)
     LUT4_D:I2->O          1   0.612   0.360  Inst_register_file/CRs2<1>1 (aux7<1>)
     LUT4:I3->O            3   0.612   0.454  Inst_mux32b/MuxOut<1>9 (Inst_mux32b/MuxOut<1>9)
     LUT4:I3->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<1> (Inst_ALU/Msub_AluResult_addsub0001_lut<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.938  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_27_mux0000<31>1 (Inst_register_file/regFile_27_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_27_31
    ----------------------------------------
    Total                     13.328ns (9.968ns logic, 3.360ns route)
                                       (74.8% logic, 25.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_register_file/regFile_28_cmp_eq00001'
  Clock period: 13.367ns (frequency: 74.809MHz)
  Total number of paths / destination ports: 21378 / 32
-------------------------------------------------------------------------
Delay:               13.367ns (Levels of Logic = 42)
  Source:            Inst_register_file/regFile_28_1 (LATCH)
  Destination:       Inst_register_file/regFile_28_31 (LATCH)
  Source Clock:      Inst_register_file/regFile_28_cmp_eq00001 falling
  Destination Clock: Inst_register_file/regFile_28_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_28_1 to Inst_register_file/regFile_28_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.520  Inst_register_file/regFile_28_1 (Inst_register_file/regFile_28_1)
     LUT3:I1->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_744 (Inst_register_file/Mmux__varindex0001_744)
     MUXF5:I0->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_5_f5_10 (Inst_register_file/Mmux__varindex0001_5_f511)
     MUXF6:I1->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_4_f6_10 (Inst_register_file/Mmux__varindex0001_4_f611)
     MUXF7:I1->O           1   0.451   0.387  Inst_register_file/Mmux__varindex0001_3_f7_10 (Inst_register_file/Mmux__varindex0001_3_f711)
     LUT4_D:I2->O          1   0.612   0.360  Inst_register_file/CRs2<1>1 (aux7<1>)
     LUT4:I3->O            3   0.612   0.454  Inst_mux32b/MuxOut<1>9 (Inst_mux32b/MuxOut<1>9)
     LUT4:I3->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<1> (Inst_ALU/Msub_AluResult_addsub0001_lut<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.938  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_28_mux0000<31>1 (Inst_register_file/regFile_28_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_28_31
    ----------------------------------------
    Total                     13.367ns (9.968ns logic, 3.399ns route)
                                       (74.6% logic, 25.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_register_file/regFile_29_cmp_eq00001'
  Clock period: 13.328ns (frequency: 75.027MHz)
  Total number of paths / destination ports: 21378 / 32
-------------------------------------------------------------------------
Delay:               13.328ns (Levels of Logic = 42)
  Source:            Inst_register_file/regFile_29_1 (LATCH)
  Destination:       Inst_register_file/regFile_29_31 (LATCH)
  Source Clock:      Inst_register_file/regFile_29_cmp_eq00001 falling
  Destination Clock: Inst_register_file/regFile_29_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_29_1 to Inst_register_file/regFile_29_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.481  Inst_register_file/regFile_29_1 (Inst_register_file/regFile_29_1)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_744 (Inst_register_file/Mmux__varindex0001_744)
     MUXF5:I0->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_5_f5_10 (Inst_register_file/Mmux__varindex0001_5_f511)
     MUXF6:I1->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_4_f6_10 (Inst_register_file/Mmux__varindex0001_4_f611)
     MUXF7:I1->O           1   0.451   0.387  Inst_register_file/Mmux__varindex0001_3_f7_10 (Inst_register_file/Mmux__varindex0001_3_f711)
     LUT4_D:I2->O          1   0.612   0.360  Inst_register_file/CRs2<1>1 (aux7<1>)
     LUT4:I3->O            3   0.612   0.454  Inst_mux32b/MuxOut<1>9 (Inst_mux32b/MuxOut<1>9)
     LUT4:I3->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<1> (Inst_ALU/Msub_AluResult_addsub0001_lut<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.938  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_29_mux0000<31>1 (Inst_register_file/regFile_29_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_29_31
    ----------------------------------------
    Total                     13.328ns (9.968ns logic, 3.360ns route)
                                       (74.8% logic, 25.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_register_file/regFile_30_cmp_eq00001'
  Clock period: 13.367ns (frequency: 74.809MHz)
  Total number of paths / destination ports: 21378 / 32
-------------------------------------------------------------------------
Delay:               13.367ns (Levels of Logic = 42)
  Source:            Inst_register_file/regFile_30_1 (LATCH)
  Destination:       Inst_register_file/regFile_30_31 (LATCH)
  Source Clock:      Inst_register_file/regFile_30_cmp_eq00001 falling
  Destination Clock: Inst_register_file/regFile_30_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_30_1 to Inst_register_file/regFile_30_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.520  Inst_register_file/regFile_30_1 (Inst_register_file/regFile_30_1)
     LUT3:I1->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_611 (Inst_register_file/Mmux__varindex0001_611)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_5_f5_10 (Inst_register_file/Mmux__varindex0001_5_f511)
     MUXF6:I1->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_4_f6_10 (Inst_register_file/Mmux__varindex0001_4_f611)
     MUXF7:I1->O           1   0.451   0.387  Inst_register_file/Mmux__varindex0001_3_f7_10 (Inst_register_file/Mmux__varindex0001_3_f711)
     LUT4_D:I2->O          1   0.612   0.360  Inst_register_file/CRs2<1>1 (aux7<1>)
     LUT4:I3->O            3   0.612   0.454  Inst_mux32b/MuxOut<1>9 (Inst_mux32b/MuxOut<1>9)
     LUT4:I3->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<1> (Inst_ALU/Msub_AluResult_addsub0001_lut<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.938  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_30_mux0000<31>1 (Inst_register_file/regFile_30_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_30_31
    ----------------------------------------
    Total                     13.367ns (9.968ns logic, 3.399ns route)
                                       (74.6% logic, 25.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_register_file/regFile_31_cmp_eq00001'
  Clock period: 13.328ns (frequency: 75.027MHz)
  Total number of paths / destination ports: 21378 / 32
-------------------------------------------------------------------------
Delay:               13.328ns (Levels of Logic = 42)
  Source:            Inst_register_file/regFile_31_1 (LATCH)
  Destination:       Inst_register_file/regFile_31_31 (LATCH)
  Source Clock:      Inst_register_file/regFile_31_cmp_eq00001 falling
  Destination Clock: Inst_register_file/regFile_31_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_31_1 to Inst_register_file/regFile_31_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.481  Inst_register_file/regFile_31_1 (Inst_register_file/regFile_31_1)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_611 (Inst_register_file/Mmux__varindex0001_611)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_5_f5_10 (Inst_register_file/Mmux__varindex0001_5_f511)
     MUXF6:I1->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_4_f6_10 (Inst_register_file/Mmux__varindex0001_4_f611)
     MUXF7:I1->O           1   0.451   0.387  Inst_register_file/Mmux__varindex0001_3_f7_10 (Inst_register_file/Mmux__varindex0001_3_f711)
     LUT4_D:I2->O          1   0.612   0.360  Inst_register_file/CRs2<1>1 (aux7<1>)
     LUT4:I3->O            3   0.612   0.454  Inst_mux32b/MuxOut<1>9 (Inst_mux32b/MuxOut<1>9)
     LUT4:I3->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<1> (Inst_ALU/Msub_AluResult_addsub0001_lut<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.938  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_31_mux0000<31>1 (Inst_register_file/regFile_31_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_31_31
    ----------------------------------------
    Total                     13.328ns (9.968ns logic, 3.360ns route)
                                       (74.8% logic, 25.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_PSR_Modifier/nzvc_0_not0001'
  Total number of paths / destination ports: 27066 / 1
-------------------------------------------------------------------------
Offset:              26.083ns (Levels of Logic = 54)
  Source:            rst (PAD)
  Destination:       Inst_PSR_Modifier/nzvc_0 (LATCH)
  Destination Clock: Inst_PSR_Modifier/nzvc_0_not0001 falling

  Data Path: rst to Inst_PSR_Modifier/nzvc_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           100   1.106   1.243  rst_IBUF (rst_IBUF)
     LUT2:I0->O            1   0.612   0.357  Inst_pc/PCOut<0>1 (aux1<0>)
     INV:I->O              1   0.612   0.000  Inst_sum32b/Madd_SumOut_lut<0>_INV_0 (Inst_sum32b/Madd_SumOut_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<0> (Inst_sum32b/Madd_SumOut_cy<0>)
     XORCY:CI->O          23   0.699   1.091  Inst_sum32b/Madd_SumOut_xor<1> (aux2<1>)
     LUT2:I1->O            1   0.612   0.000  Inst_pc/PCOut<1>1 (aux1<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<1> (Inst_sum32b/Madd_SumOut_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_sum32b/Madd_SumOut_cy<2> (Inst_sum32b/Madd_SumOut_cy<2>)
     XORCY:CI->O          44   0.699   1.145  Inst_sum32b/Madd_SumOut_xor<3> (aux2<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_pc/PCOut<3>1 (aux1<3>)
     MUXCY:S->O            0   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<3> (Inst_sum32b/Madd_SumOut_cy<3>)
     XORCY:CI->O          20   0.699   1.006  Inst_sum32b/Madd_SumOut_xor<4> (aux2<4>)
     LUT2:I1->O           18   0.612   0.938  Inst_instructionMemory/outInstruction<28>51 (aux1<4>)
     LUT4:I2->O            6   0.612   0.572  Inst_mux32b/MuxOut<0>22 (N14)
     LUT4:I3->O            1   0.612   0.509  Inst_mux32b/MuxOut<0>17_SW0 (N82)
     LUT4_D:I0->O          5   0.612   0.607  Inst_mux32b/MuxOut<0>52 (Crs2<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   1.060  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     LUT4:I0->O            1   0.612   0.426  Inst_PSR_Modifier/nzvc_0_mux000386_SW0 (N107)
     LUT2:I1->O            1   0.612   0.000  Inst_PSR_Modifier/nzvc_0_mux000386 (Inst_PSR_Modifier/nzvc_0_mux0003)
     LD:D                      0.268          Inst_PSR_Modifier/nzvc_0
    ----------------------------------------
    Total                     26.083ns (16.390ns logic, 9.693ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_WindowsManager/nrs1_and0000'
  Total number of paths / destination ports: 187 / 4
-------------------------------------------------------------------------
Offset:              16.030ns (Levels of Logic = 15)
  Source:            rst (PAD)
  Destination:       Inst_WindowsManager/nrs1_0 (LATCH)
  Destination Clock: Inst_WindowsManager/nrs1_and0000 falling

  Data Path: rst to Inst_WindowsManager/nrs1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           100   1.106   1.243  rst_IBUF (rst_IBUF)
     LUT2:I0->O            1   0.612   0.357  Inst_pc/PCOut<0>1 (aux1<0>)
     INV:I->O              1   0.612   0.000  Inst_sum32b/Madd_SumOut_lut<0>_INV_0 (Inst_sum32b/Madd_SumOut_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<0> (Inst_sum32b/Madd_SumOut_cy<0>)
     XORCY:CI->O          23   0.699   1.091  Inst_sum32b/Madd_SumOut_xor<1> (aux2<1>)
     LUT2:I1->O            1   0.612   0.000  Inst_pc/PCOut<1>1 (aux1<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<1> (Inst_sum32b/Madd_SumOut_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_sum32b/Madd_SumOut_cy<2> (Inst_sum32b/Madd_SumOut_cy<2>)
     XORCY:CI->O          44   0.699   1.145  Inst_sum32b/Madd_SumOut_xor<3> (aux2<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_pc/PCOut<3>1 (aux1<3>)
     MUXCY:S->O            0   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<3> (Inst_sum32b/Madd_SumOut_cy<3>)
     XORCY:CI->O          20   0.699   1.006  Inst_sum32b/Madd_SumOut_xor<4> (aux2<4>)
     LUT4:I1->O           21   0.612   1.028  Inst_instructionMemory/outInstruction<21>11 (N15)
     LUT2:I1->O           34   0.612   1.142  instruction<10>1 (instruction<10>)
     LUT4:I1->O            2   0.612   0.000  Inst_instructionMemory/outInstruction<14>1 (instruction<14>)
     LDCPE:D                   0.268          Inst_WindowsManager/nrs1_0
    ----------------------------------------
    Total                     16.030ns (9.018ns logic, 7.012ns route)
                                       (56.3% logic, 43.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_WindowsManager/nrs2_and0000'
  Total number of paths / destination ports: 211 / 5
-------------------------------------------------------------------------
Offset:              15.519ns (Levels of Logic = 15)
  Source:            rst (PAD)
  Destination:       Inst_WindowsManager/nrs2_2 (LATCH)
  Destination Clock: Inst_WindowsManager/nrs2_and0000 falling

  Data Path: rst to Inst_WindowsManager/nrs2_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           100   1.106   1.243  rst_IBUF (rst_IBUF)
     LUT2:I0->O            1   0.612   0.357  Inst_pc/PCOut<0>1 (aux1<0>)
     INV:I->O              1   0.612   0.000  Inst_sum32b/Madd_SumOut_lut<0>_INV_0 (Inst_sum32b/Madd_SumOut_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<0> (Inst_sum32b/Madd_SumOut_cy<0>)
     XORCY:CI->O          23   0.699   1.091  Inst_sum32b/Madd_SumOut_xor<1> (aux2<1>)
     LUT2:I1->O            1   0.612   0.000  Inst_pc/PCOut<1>1 (aux1<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<1> (Inst_sum32b/Madd_SumOut_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_sum32b/Madd_SumOut_cy<2> (Inst_sum32b/Madd_SumOut_cy<2>)
     XORCY:CI->O          44   0.699   1.145  Inst_sum32b/Madd_SumOut_xor<3> (aux2<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_pc/PCOut<3>1 (aux1<3>)
     MUXCY:S->O            0   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<3> (Inst_sum32b/Madd_SumOut_cy<3>)
     XORCY:CI->O          20   0.699   1.006  Inst_sum32b/Madd_SumOut_xor<4> (aux2<4>)
     LUT2:I1->O           18   0.612   0.938  Inst_instructionMemory/outInstruction<28>51 (aux1<4>)
     LUT4:I2->O            6   0.612   0.721  Inst_mux32b/MuxOut<0>22 (N14)
     LUT4:I0->O            2   0.612   0.000  Inst_instructionMemory/outInstruction<2>1 (instruction<2>)
     LDCPE:D                   0.268          Inst_WindowsManager/nrs2_2
    ----------------------------------------
    Total                     15.519ns (9.018ns logic, 6.500ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_WindowsManager/nrd_4__and0001'
  Total number of paths / destination ports: 214 / 4
-------------------------------------------------------------------------
Offset:              15.770ns (Levels of Logic = 16)
  Source:            rst (PAD)
  Destination:       Inst_WindowsManager/nrd_1 (LATCH)
  Destination Clock: Inst_WindowsManager/nrd_4__and0001 falling

  Data Path: rst to Inst_WindowsManager/nrd_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           100   1.106   1.243  rst_IBUF (rst_IBUF)
     LUT2:I0->O            1   0.612   0.357  Inst_pc/PCOut<0>1 (aux1<0>)
     INV:I->O              1   0.612   0.000  Inst_sum32b/Madd_SumOut_lut<0>_INV_0 (Inst_sum32b/Madd_SumOut_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<0> (Inst_sum32b/Madd_SumOut_cy<0>)
     XORCY:CI->O          23   0.699   1.091  Inst_sum32b/Madd_SumOut_xor<1> (aux2<1>)
     LUT2:I1->O            1   0.612   0.000  Inst_pc/PCOut<1>1 (aux1<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<1> (Inst_sum32b/Madd_SumOut_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_sum32b/Madd_SumOut_cy<2> (Inst_sum32b/Madd_SumOut_cy<2>)
     XORCY:CI->O          44   0.699   1.145  Inst_sum32b/Madd_SumOut_xor<3> (aux2<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_pc/PCOut<3>1 (aux1<3>)
     MUXCY:S->O            0   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<3> (Inst_sum32b/Madd_SumOut_cy<3>)
     XORCY:CI->O          20   0.699   1.006  Inst_sum32b/Madd_SumOut_xor<4> (aux2<4>)
     LUT2:I1->O           18   0.612   0.911  Inst_instructionMemory/outInstruction<28>51 (aux1<4>)
     LUT4:I3->O            1   0.612   0.000  Inst_instructionMemory/outInstruction<26>11 (Inst_instructionMemory/outInstruction<26>1)
     MUXF5:I0->O           6   0.278   0.721  Inst_instructionMemory/outInstruction<26>1_f5 (N9)
     LUT4:I0->O            2   0.612   0.000  Inst_instructionMemory/outInstruction<25>57 (instruction<25>)
     LDCPE:D                   0.268          Inst_WindowsManager/nrd_0
    ----------------------------------------
    Total                     15.770ns (9.296ns logic, 6.473ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_UC/AluOp_cmp_eq0000'
  Total number of paths / destination ports: 2332 / 6
-------------------------------------------------------------------------
Offset:              20.274ns (Levels of Logic = 21)
  Source:            rst (PAD)
  Destination:       Inst_UC/AluOp_2 (LATCH)
  Destination Clock: Inst_UC/AluOp_cmp_eq0000 falling

  Data Path: rst to Inst_UC/AluOp_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           100   1.106   1.243  rst_IBUF (rst_IBUF)
     LUT2:I0->O            1   0.612   0.357  Inst_pc/PCOut<0>1 (aux1<0>)
     INV:I->O              1   0.612   0.000  Inst_sum32b/Madd_SumOut_lut<0>_INV_0 (Inst_sum32b/Madd_SumOut_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<0> (Inst_sum32b/Madd_SumOut_cy<0>)
     XORCY:CI->O          23   0.699   1.091  Inst_sum32b/Madd_SumOut_xor<1> (aux2<1>)
     LUT2:I1->O            1   0.612   0.000  Inst_pc/PCOut<1>1 (aux1<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<1> (Inst_sum32b/Madd_SumOut_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_sum32b/Madd_SumOut_cy<2> (Inst_sum32b/Madd_SumOut_cy<2>)
     XORCY:CI->O          44   0.699   1.145  Inst_sum32b/Madd_SumOut_xor<3> (aux2<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_pc/PCOut<3>1 (aux1<3>)
     MUXCY:S->O            0   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<3> (Inst_sum32b/Madd_SumOut_cy<3>)
     XORCY:CI->O          20   0.699   1.006  Inst_sum32b/Madd_SumOut_xor<4> (aux2<4>)
     LUT2:I1->O           18   0.612   0.938  Inst_instructionMemory/outInstruction<28>51 (aux1<4>)
     LUT4:I2->O            1   0.612   0.000  Inst_instructionMemory/outInstruction<21>31 (Inst_instructionMemory/outInstruction<21>3)
     MUXF5:I0->O           3   0.278   0.454  Inst_instructionMemory/outInstruction<21>3_f5 (N35)
     LUT4:I3->O            1   0.612   0.509  Inst_instructionMemory/outInstruction<21>_SW0 (N71)
     LUT4:I0->O            9   0.612   0.700  Inst_instructionMemory/outInstruction<21> (instruction<21>)
     LUT4:I3->O            1   0.612   0.426  Inst_UC/AluOp_mux0001<3>82_SW1 (N139)
     LUT4:I1->O            2   0.612   0.383  Inst_UC/AluOp_mux0001<3>82 (Inst_UC/AluOp_mux0001<3>82)
     LUT4:I3->O            1   0.612   0.000  Inst_UC/AluOp_mux0001<3>91_F (N197)
     MUXF5:I0->O           1   0.278   0.000  Inst_UC/AluOp_mux0001<3>91 (Inst_UC/AluOp_mux0001<3>)
     LD:D                      0.268          Inst_UC/AluOp_2
    ----------------------------------------
    Total                     20.274ns (12.023ns logic, 8.252ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_register_file/regFile_0_not00021'
  Total number of paths / destination ports: 344330 / 64
-------------------------------------------------------------------------
Offset:              24.923ns (Levels of Logic = 53)
  Source:            rst (PAD)
  Destination:       Inst_register_file/regFile_0_31 (LATCH)
  Destination Clock: Inst_register_file/regFile_0_not00021 rising

  Data Path: rst to Inst_register_file/regFile_0_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           100   1.106   1.243  rst_IBUF (rst_IBUF)
     LUT2:I0->O            1   0.612   0.357  Inst_pc/PCOut<0>1 (aux1<0>)
     INV:I->O              1   0.612   0.000  Inst_sum32b/Madd_SumOut_lut<0>_INV_0 (Inst_sum32b/Madd_SumOut_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<0> (Inst_sum32b/Madd_SumOut_cy<0>)
     XORCY:CI->O          23   0.699   1.091  Inst_sum32b/Madd_SumOut_xor<1> (aux2<1>)
     LUT2:I1->O            1   0.612   0.000  Inst_pc/PCOut<1>1 (aux1<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<1> (Inst_sum32b/Madd_SumOut_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_sum32b/Madd_SumOut_cy<2> (Inst_sum32b/Madd_SumOut_cy<2>)
     XORCY:CI->O          44   0.699   1.145  Inst_sum32b/Madd_SumOut_xor<3> (aux2<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_pc/PCOut<3>1 (aux1<3>)
     MUXCY:S->O            0   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<3> (Inst_sum32b/Madd_SumOut_cy<3>)
     XORCY:CI->O          20   0.699   1.006  Inst_sum32b/Madd_SumOut_xor<4> (aux2<4>)
     LUT2:I1->O           18   0.612   0.938  Inst_instructionMemory/outInstruction<28>51 (aux1<4>)
     LUT4:I2->O            6   0.612   0.572  Inst_mux32b/MuxOut<0>22 (N14)
     LUT4:I3->O            1   0.612   0.509  Inst_mux32b/MuxOut<0>17_SW0 (N82)
     LUT4_D:I0->O          5   0.612   0.607  Inst_mux32b/MuxOut<0>52 (Crs2<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.938  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_0_mux0000<31>1 (Inst_register_file/regFile_0_mux0000<31>)
     LDE_1:D                   0.268          Inst_register_file/regFile_0_31
    ----------------------------------------
    Total                     24.923ns (15.778ns logic, 9.145ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_register_file/regFile_1_cmp_eq00001'
  Total number of paths / destination ports: 344330 / 64
-------------------------------------------------------------------------
Offset:              24.923ns (Levels of Logic = 53)
  Source:            rst (PAD)
  Destination:       Inst_register_file/regFile_1_31 (LATCH)
  Destination Clock: Inst_register_file/regFile_1_cmp_eq00001 falling

  Data Path: rst to Inst_register_file/regFile_1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           100   1.106   1.243  rst_IBUF (rst_IBUF)
     LUT2:I0->O            1   0.612   0.357  Inst_pc/PCOut<0>1 (aux1<0>)
     INV:I->O              1   0.612   0.000  Inst_sum32b/Madd_SumOut_lut<0>_INV_0 (Inst_sum32b/Madd_SumOut_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<0> (Inst_sum32b/Madd_SumOut_cy<0>)
     XORCY:CI->O          23   0.699   1.091  Inst_sum32b/Madd_SumOut_xor<1> (aux2<1>)
     LUT2:I1->O            1   0.612   0.000  Inst_pc/PCOut<1>1 (aux1<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<1> (Inst_sum32b/Madd_SumOut_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_sum32b/Madd_SumOut_cy<2> (Inst_sum32b/Madd_SumOut_cy<2>)
     XORCY:CI->O          44   0.699   1.145  Inst_sum32b/Madd_SumOut_xor<3> (aux2<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_pc/PCOut<3>1 (aux1<3>)
     MUXCY:S->O            0   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<3> (Inst_sum32b/Madd_SumOut_cy<3>)
     XORCY:CI->O          20   0.699   1.006  Inst_sum32b/Madd_SumOut_xor<4> (aux2<4>)
     LUT2:I1->O           18   0.612   0.938  Inst_instructionMemory/outInstruction<28>51 (aux1<4>)
     LUT4:I2->O            6   0.612   0.572  Inst_mux32b/MuxOut<0>22 (N14)
     LUT4:I3->O            1   0.612   0.509  Inst_mux32b/MuxOut<0>17_SW0 (N82)
     LUT4_D:I0->O          5   0.612   0.607  Inst_mux32b/MuxOut<0>52 (Crs2<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.938  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_1_mux0000<31>1 (Inst_register_file/regFile_1_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_1_31
    ----------------------------------------
    Total                     24.923ns (15.778ns logic, 9.145ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_register_file/regFile_2_cmp_eq00001'
  Total number of paths / destination ports: 344330 / 64
-------------------------------------------------------------------------
Offset:              24.923ns (Levels of Logic = 53)
  Source:            rst (PAD)
  Destination:       Inst_register_file/regFile_2_31 (LATCH)
  Destination Clock: Inst_register_file/regFile_2_cmp_eq00001 falling

  Data Path: rst to Inst_register_file/regFile_2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           100   1.106   1.243  rst_IBUF (rst_IBUF)
     LUT2:I0->O            1   0.612   0.357  Inst_pc/PCOut<0>1 (aux1<0>)
     INV:I->O              1   0.612   0.000  Inst_sum32b/Madd_SumOut_lut<0>_INV_0 (Inst_sum32b/Madd_SumOut_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<0> (Inst_sum32b/Madd_SumOut_cy<0>)
     XORCY:CI->O          23   0.699   1.091  Inst_sum32b/Madd_SumOut_xor<1> (aux2<1>)
     LUT2:I1->O            1   0.612   0.000  Inst_pc/PCOut<1>1 (aux1<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<1> (Inst_sum32b/Madd_SumOut_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_sum32b/Madd_SumOut_cy<2> (Inst_sum32b/Madd_SumOut_cy<2>)
     XORCY:CI->O          44   0.699   1.145  Inst_sum32b/Madd_SumOut_xor<3> (aux2<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_pc/PCOut<3>1 (aux1<3>)
     MUXCY:S->O            0   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<3> (Inst_sum32b/Madd_SumOut_cy<3>)
     XORCY:CI->O          20   0.699   1.006  Inst_sum32b/Madd_SumOut_xor<4> (aux2<4>)
     LUT2:I1->O           18   0.612   0.938  Inst_instructionMemory/outInstruction<28>51 (aux1<4>)
     LUT4:I2->O            6   0.612   0.572  Inst_mux32b/MuxOut<0>22 (N14)
     LUT4:I3->O            1   0.612   0.509  Inst_mux32b/MuxOut<0>17_SW0 (N82)
     LUT4_D:I0->O          5   0.612   0.607  Inst_mux32b/MuxOut<0>52 (Crs2<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.938  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_2_mux0000<31>1 (Inst_register_file/regFile_2_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_2_31
    ----------------------------------------
    Total                     24.923ns (15.778ns logic, 9.145ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_register_file/regFile_3_cmp_eq00001'
  Total number of paths / destination ports: 344330 / 64
-------------------------------------------------------------------------
Offset:              24.923ns (Levels of Logic = 53)
  Source:            rst (PAD)
  Destination:       Inst_register_file/regFile_3_31 (LATCH)
  Destination Clock: Inst_register_file/regFile_3_cmp_eq00001 falling

  Data Path: rst to Inst_register_file/regFile_3_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           100   1.106   1.243  rst_IBUF (rst_IBUF)
     LUT2:I0->O            1   0.612   0.357  Inst_pc/PCOut<0>1 (aux1<0>)
     INV:I->O              1   0.612   0.000  Inst_sum32b/Madd_SumOut_lut<0>_INV_0 (Inst_sum32b/Madd_SumOut_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<0> (Inst_sum32b/Madd_SumOut_cy<0>)
     XORCY:CI->O          23   0.699   1.091  Inst_sum32b/Madd_SumOut_xor<1> (aux2<1>)
     LUT2:I1->O            1   0.612   0.000  Inst_pc/PCOut<1>1 (aux1<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<1> (Inst_sum32b/Madd_SumOut_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_sum32b/Madd_SumOut_cy<2> (Inst_sum32b/Madd_SumOut_cy<2>)
     XORCY:CI->O          44   0.699   1.145  Inst_sum32b/Madd_SumOut_xor<3> (aux2<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_pc/PCOut<3>1 (aux1<3>)
     MUXCY:S->O            0   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<3> (Inst_sum32b/Madd_SumOut_cy<3>)
     XORCY:CI->O          20   0.699   1.006  Inst_sum32b/Madd_SumOut_xor<4> (aux2<4>)
     LUT2:I1->O           18   0.612   0.938  Inst_instructionMemory/outInstruction<28>51 (aux1<4>)
     LUT4:I2->O            6   0.612   0.572  Inst_mux32b/MuxOut<0>22 (N14)
     LUT4:I3->O            1   0.612   0.509  Inst_mux32b/MuxOut<0>17_SW0 (N82)
     LUT4_D:I0->O          5   0.612   0.607  Inst_mux32b/MuxOut<0>52 (Crs2<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.938  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_3_mux0000<31>1 (Inst_register_file/regFile_3_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_3_31
    ----------------------------------------
    Total                     24.923ns (15.778ns logic, 9.145ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_register_file/regFile_4_cmp_eq00001'
  Total number of paths / destination ports: 344330 / 64
-------------------------------------------------------------------------
Offset:              24.923ns (Levels of Logic = 53)
  Source:            rst (PAD)
  Destination:       Inst_register_file/regFile_4_31 (LATCH)
  Destination Clock: Inst_register_file/regFile_4_cmp_eq00001 falling

  Data Path: rst to Inst_register_file/regFile_4_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           100   1.106   1.243  rst_IBUF (rst_IBUF)
     LUT2:I0->O            1   0.612   0.357  Inst_pc/PCOut<0>1 (aux1<0>)
     INV:I->O              1   0.612   0.000  Inst_sum32b/Madd_SumOut_lut<0>_INV_0 (Inst_sum32b/Madd_SumOut_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<0> (Inst_sum32b/Madd_SumOut_cy<0>)
     XORCY:CI->O          23   0.699   1.091  Inst_sum32b/Madd_SumOut_xor<1> (aux2<1>)
     LUT2:I1->O            1   0.612   0.000  Inst_pc/PCOut<1>1 (aux1<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<1> (Inst_sum32b/Madd_SumOut_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_sum32b/Madd_SumOut_cy<2> (Inst_sum32b/Madd_SumOut_cy<2>)
     XORCY:CI->O          44   0.699   1.145  Inst_sum32b/Madd_SumOut_xor<3> (aux2<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_pc/PCOut<3>1 (aux1<3>)
     MUXCY:S->O            0   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<3> (Inst_sum32b/Madd_SumOut_cy<3>)
     XORCY:CI->O          20   0.699   1.006  Inst_sum32b/Madd_SumOut_xor<4> (aux2<4>)
     LUT2:I1->O           18   0.612   0.938  Inst_instructionMemory/outInstruction<28>51 (aux1<4>)
     LUT4:I2->O            6   0.612   0.572  Inst_mux32b/MuxOut<0>22 (N14)
     LUT4:I3->O            1   0.612   0.509  Inst_mux32b/MuxOut<0>17_SW0 (N82)
     LUT4_D:I0->O          5   0.612   0.607  Inst_mux32b/MuxOut<0>52 (Crs2<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.938  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_4_mux0000<31>1 (Inst_register_file/regFile_4_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_4_31
    ----------------------------------------
    Total                     24.923ns (15.778ns logic, 9.145ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_register_file/regFile_5_cmp_eq00001'
  Total number of paths / destination ports: 344330 / 64
-------------------------------------------------------------------------
Offset:              24.923ns (Levels of Logic = 53)
  Source:            rst (PAD)
  Destination:       Inst_register_file/regFile_5_31 (LATCH)
  Destination Clock: Inst_register_file/regFile_5_cmp_eq00001 falling

  Data Path: rst to Inst_register_file/regFile_5_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           100   1.106   1.243  rst_IBUF (rst_IBUF)
     LUT2:I0->O            1   0.612   0.357  Inst_pc/PCOut<0>1 (aux1<0>)
     INV:I->O              1   0.612   0.000  Inst_sum32b/Madd_SumOut_lut<0>_INV_0 (Inst_sum32b/Madd_SumOut_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<0> (Inst_sum32b/Madd_SumOut_cy<0>)
     XORCY:CI->O          23   0.699   1.091  Inst_sum32b/Madd_SumOut_xor<1> (aux2<1>)
     LUT2:I1->O            1   0.612   0.000  Inst_pc/PCOut<1>1 (aux1<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<1> (Inst_sum32b/Madd_SumOut_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_sum32b/Madd_SumOut_cy<2> (Inst_sum32b/Madd_SumOut_cy<2>)
     XORCY:CI->O          44   0.699   1.145  Inst_sum32b/Madd_SumOut_xor<3> (aux2<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_pc/PCOut<3>1 (aux1<3>)
     MUXCY:S->O            0   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<3> (Inst_sum32b/Madd_SumOut_cy<3>)
     XORCY:CI->O          20   0.699   1.006  Inst_sum32b/Madd_SumOut_xor<4> (aux2<4>)
     LUT2:I1->O           18   0.612   0.938  Inst_instructionMemory/outInstruction<28>51 (aux1<4>)
     LUT4:I2->O            6   0.612   0.572  Inst_mux32b/MuxOut<0>22 (N14)
     LUT4:I3->O            1   0.612   0.509  Inst_mux32b/MuxOut<0>17_SW0 (N82)
     LUT4_D:I0->O          5   0.612   0.607  Inst_mux32b/MuxOut<0>52 (Crs2<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.938  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_5_mux0000<31>1 (Inst_register_file/regFile_5_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_5_31
    ----------------------------------------
    Total                     24.923ns (15.778ns logic, 9.145ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_register_file/regFile_6_cmp_eq00001'
  Total number of paths / destination ports: 344330 / 64
-------------------------------------------------------------------------
Offset:              24.923ns (Levels of Logic = 53)
  Source:            rst (PAD)
  Destination:       Inst_register_file/regFile_6_31 (LATCH)
  Destination Clock: Inst_register_file/regFile_6_cmp_eq00001 falling

  Data Path: rst to Inst_register_file/regFile_6_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           100   1.106   1.243  rst_IBUF (rst_IBUF)
     LUT2:I0->O            1   0.612   0.357  Inst_pc/PCOut<0>1 (aux1<0>)
     INV:I->O              1   0.612   0.000  Inst_sum32b/Madd_SumOut_lut<0>_INV_0 (Inst_sum32b/Madd_SumOut_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<0> (Inst_sum32b/Madd_SumOut_cy<0>)
     XORCY:CI->O          23   0.699   1.091  Inst_sum32b/Madd_SumOut_xor<1> (aux2<1>)
     LUT2:I1->O            1   0.612   0.000  Inst_pc/PCOut<1>1 (aux1<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<1> (Inst_sum32b/Madd_SumOut_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_sum32b/Madd_SumOut_cy<2> (Inst_sum32b/Madd_SumOut_cy<2>)
     XORCY:CI->O          44   0.699   1.145  Inst_sum32b/Madd_SumOut_xor<3> (aux2<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_pc/PCOut<3>1 (aux1<3>)
     MUXCY:S->O            0   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<3> (Inst_sum32b/Madd_SumOut_cy<3>)
     XORCY:CI->O          20   0.699   1.006  Inst_sum32b/Madd_SumOut_xor<4> (aux2<4>)
     LUT2:I1->O           18   0.612   0.938  Inst_instructionMemory/outInstruction<28>51 (aux1<4>)
     LUT4:I2->O            6   0.612   0.572  Inst_mux32b/MuxOut<0>22 (N14)
     LUT4:I3->O            1   0.612   0.509  Inst_mux32b/MuxOut<0>17_SW0 (N82)
     LUT4_D:I0->O          5   0.612   0.607  Inst_mux32b/MuxOut<0>52 (Crs2<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.938  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_6_mux0000<31>1 (Inst_register_file/regFile_6_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_6_31
    ----------------------------------------
    Total                     24.923ns (15.778ns logic, 9.145ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_register_file/regFile_7_cmp_eq00001'
  Total number of paths / destination ports: 344330 / 64
-------------------------------------------------------------------------
Offset:              24.923ns (Levels of Logic = 53)
  Source:            rst (PAD)
  Destination:       Inst_register_file/regFile_7_31 (LATCH)
  Destination Clock: Inst_register_file/regFile_7_cmp_eq00001 falling

  Data Path: rst to Inst_register_file/regFile_7_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           100   1.106   1.243  rst_IBUF (rst_IBUF)
     LUT2:I0->O            1   0.612   0.357  Inst_pc/PCOut<0>1 (aux1<0>)
     INV:I->O              1   0.612   0.000  Inst_sum32b/Madd_SumOut_lut<0>_INV_0 (Inst_sum32b/Madd_SumOut_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<0> (Inst_sum32b/Madd_SumOut_cy<0>)
     XORCY:CI->O          23   0.699   1.091  Inst_sum32b/Madd_SumOut_xor<1> (aux2<1>)
     LUT2:I1->O            1   0.612   0.000  Inst_pc/PCOut<1>1 (aux1<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<1> (Inst_sum32b/Madd_SumOut_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_sum32b/Madd_SumOut_cy<2> (Inst_sum32b/Madd_SumOut_cy<2>)
     XORCY:CI->O          44   0.699   1.145  Inst_sum32b/Madd_SumOut_xor<3> (aux2<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_pc/PCOut<3>1 (aux1<3>)
     MUXCY:S->O            0   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<3> (Inst_sum32b/Madd_SumOut_cy<3>)
     XORCY:CI->O          20   0.699   1.006  Inst_sum32b/Madd_SumOut_xor<4> (aux2<4>)
     LUT2:I1->O           18   0.612   0.938  Inst_instructionMemory/outInstruction<28>51 (aux1<4>)
     LUT4:I2->O            6   0.612   0.572  Inst_mux32b/MuxOut<0>22 (N14)
     LUT4:I3->O            1   0.612   0.509  Inst_mux32b/MuxOut<0>17_SW0 (N82)
     LUT4_D:I0->O          5   0.612   0.607  Inst_mux32b/MuxOut<0>52 (Crs2<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.938  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_7_mux0000<31>1 (Inst_register_file/regFile_7_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_7_31
    ----------------------------------------
    Total                     24.923ns (15.778ns logic, 9.145ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_register_file/regFile_24_cmp_eq00001'
  Total number of paths / destination ports: 344330 / 64
-------------------------------------------------------------------------
Offset:              24.923ns (Levels of Logic = 53)
  Source:            rst (PAD)
  Destination:       Inst_register_file/regFile_24_31 (LATCH)
  Destination Clock: Inst_register_file/regFile_24_cmp_eq00001 falling

  Data Path: rst to Inst_register_file/regFile_24_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           100   1.106   1.243  rst_IBUF (rst_IBUF)
     LUT2:I0->O            1   0.612   0.357  Inst_pc/PCOut<0>1 (aux1<0>)
     INV:I->O              1   0.612   0.000  Inst_sum32b/Madd_SumOut_lut<0>_INV_0 (Inst_sum32b/Madd_SumOut_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<0> (Inst_sum32b/Madd_SumOut_cy<0>)
     XORCY:CI->O          23   0.699   1.091  Inst_sum32b/Madd_SumOut_xor<1> (aux2<1>)
     LUT2:I1->O            1   0.612   0.000  Inst_pc/PCOut<1>1 (aux1<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<1> (Inst_sum32b/Madd_SumOut_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_sum32b/Madd_SumOut_cy<2> (Inst_sum32b/Madd_SumOut_cy<2>)
     XORCY:CI->O          44   0.699   1.145  Inst_sum32b/Madd_SumOut_xor<3> (aux2<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_pc/PCOut<3>1 (aux1<3>)
     MUXCY:S->O            0   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<3> (Inst_sum32b/Madd_SumOut_cy<3>)
     XORCY:CI->O          20   0.699   1.006  Inst_sum32b/Madd_SumOut_xor<4> (aux2<4>)
     LUT2:I1->O           18   0.612   0.938  Inst_instructionMemory/outInstruction<28>51 (aux1<4>)
     LUT4:I2->O            6   0.612   0.572  Inst_mux32b/MuxOut<0>22 (N14)
     LUT4:I3->O            1   0.612   0.509  Inst_mux32b/MuxOut<0>17_SW0 (N82)
     LUT4_D:I0->O          5   0.612   0.607  Inst_mux32b/MuxOut<0>52 (Crs2<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.938  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_24_mux0000<31>1 (Inst_register_file/regFile_24_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_24_31
    ----------------------------------------
    Total                     24.923ns (15.778ns logic, 9.145ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_register_file/regFile_25_cmp_eq00001'
  Total number of paths / destination ports: 344330 / 64
-------------------------------------------------------------------------
Offset:              24.923ns (Levels of Logic = 53)
  Source:            rst (PAD)
  Destination:       Inst_register_file/regFile_25_31 (LATCH)
  Destination Clock: Inst_register_file/regFile_25_cmp_eq00001 falling

  Data Path: rst to Inst_register_file/regFile_25_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           100   1.106   1.243  rst_IBUF (rst_IBUF)
     LUT2:I0->O            1   0.612   0.357  Inst_pc/PCOut<0>1 (aux1<0>)
     INV:I->O              1   0.612   0.000  Inst_sum32b/Madd_SumOut_lut<0>_INV_0 (Inst_sum32b/Madd_SumOut_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<0> (Inst_sum32b/Madd_SumOut_cy<0>)
     XORCY:CI->O          23   0.699   1.091  Inst_sum32b/Madd_SumOut_xor<1> (aux2<1>)
     LUT2:I1->O            1   0.612   0.000  Inst_pc/PCOut<1>1 (aux1<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<1> (Inst_sum32b/Madd_SumOut_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_sum32b/Madd_SumOut_cy<2> (Inst_sum32b/Madd_SumOut_cy<2>)
     XORCY:CI->O          44   0.699   1.145  Inst_sum32b/Madd_SumOut_xor<3> (aux2<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_pc/PCOut<3>1 (aux1<3>)
     MUXCY:S->O            0   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<3> (Inst_sum32b/Madd_SumOut_cy<3>)
     XORCY:CI->O          20   0.699   1.006  Inst_sum32b/Madd_SumOut_xor<4> (aux2<4>)
     LUT2:I1->O           18   0.612   0.938  Inst_instructionMemory/outInstruction<28>51 (aux1<4>)
     LUT4:I2->O            6   0.612   0.572  Inst_mux32b/MuxOut<0>22 (N14)
     LUT4:I3->O            1   0.612   0.509  Inst_mux32b/MuxOut<0>17_SW0 (N82)
     LUT4_D:I0->O          5   0.612   0.607  Inst_mux32b/MuxOut<0>52 (Crs2<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.938  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_25_mux0000<31>1 (Inst_register_file/regFile_25_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_25_31
    ----------------------------------------
    Total                     24.923ns (15.778ns logic, 9.145ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_register_file/regFile_26_cmp_eq00001'
  Total number of paths / destination ports: 344330 / 64
-------------------------------------------------------------------------
Offset:              24.923ns (Levels of Logic = 53)
  Source:            rst (PAD)
  Destination:       Inst_register_file/regFile_26_31 (LATCH)
  Destination Clock: Inst_register_file/regFile_26_cmp_eq00001 falling

  Data Path: rst to Inst_register_file/regFile_26_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           100   1.106   1.243  rst_IBUF (rst_IBUF)
     LUT2:I0->O            1   0.612   0.357  Inst_pc/PCOut<0>1 (aux1<0>)
     INV:I->O              1   0.612   0.000  Inst_sum32b/Madd_SumOut_lut<0>_INV_0 (Inst_sum32b/Madd_SumOut_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<0> (Inst_sum32b/Madd_SumOut_cy<0>)
     XORCY:CI->O          23   0.699   1.091  Inst_sum32b/Madd_SumOut_xor<1> (aux2<1>)
     LUT2:I1->O            1   0.612   0.000  Inst_pc/PCOut<1>1 (aux1<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<1> (Inst_sum32b/Madd_SumOut_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_sum32b/Madd_SumOut_cy<2> (Inst_sum32b/Madd_SumOut_cy<2>)
     XORCY:CI->O          44   0.699   1.145  Inst_sum32b/Madd_SumOut_xor<3> (aux2<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_pc/PCOut<3>1 (aux1<3>)
     MUXCY:S->O            0   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<3> (Inst_sum32b/Madd_SumOut_cy<3>)
     XORCY:CI->O          20   0.699   1.006  Inst_sum32b/Madd_SumOut_xor<4> (aux2<4>)
     LUT2:I1->O           18   0.612   0.938  Inst_instructionMemory/outInstruction<28>51 (aux1<4>)
     LUT4:I2->O            6   0.612   0.572  Inst_mux32b/MuxOut<0>22 (N14)
     LUT4:I3->O            1   0.612   0.509  Inst_mux32b/MuxOut<0>17_SW0 (N82)
     LUT4_D:I0->O          5   0.612   0.607  Inst_mux32b/MuxOut<0>52 (Crs2<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.938  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_26_mux0000<31>1 (Inst_register_file/regFile_26_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_26_31
    ----------------------------------------
    Total                     24.923ns (15.778ns logic, 9.145ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_register_file/regFile_27_cmp_eq00001'
  Total number of paths / destination ports: 344330 / 64
-------------------------------------------------------------------------
Offset:              24.923ns (Levels of Logic = 53)
  Source:            rst (PAD)
  Destination:       Inst_register_file/regFile_27_31 (LATCH)
  Destination Clock: Inst_register_file/regFile_27_cmp_eq00001 falling

  Data Path: rst to Inst_register_file/regFile_27_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           100   1.106   1.243  rst_IBUF (rst_IBUF)
     LUT2:I0->O            1   0.612   0.357  Inst_pc/PCOut<0>1 (aux1<0>)
     INV:I->O              1   0.612   0.000  Inst_sum32b/Madd_SumOut_lut<0>_INV_0 (Inst_sum32b/Madd_SumOut_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<0> (Inst_sum32b/Madd_SumOut_cy<0>)
     XORCY:CI->O          23   0.699   1.091  Inst_sum32b/Madd_SumOut_xor<1> (aux2<1>)
     LUT2:I1->O            1   0.612   0.000  Inst_pc/PCOut<1>1 (aux1<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<1> (Inst_sum32b/Madd_SumOut_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_sum32b/Madd_SumOut_cy<2> (Inst_sum32b/Madd_SumOut_cy<2>)
     XORCY:CI->O          44   0.699   1.145  Inst_sum32b/Madd_SumOut_xor<3> (aux2<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_pc/PCOut<3>1 (aux1<3>)
     MUXCY:S->O            0   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<3> (Inst_sum32b/Madd_SumOut_cy<3>)
     XORCY:CI->O          20   0.699   1.006  Inst_sum32b/Madd_SumOut_xor<4> (aux2<4>)
     LUT2:I1->O           18   0.612   0.938  Inst_instructionMemory/outInstruction<28>51 (aux1<4>)
     LUT4:I2->O            6   0.612   0.572  Inst_mux32b/MuxOut<0>22 (N14)
     LUT4:I3->O            1   0.612   0.509  Inst_mux32b/MuxOut<0>17_SW0 (N82)
     LUT4_D:I0->O          5   0.612   0.607  Inst_mux32b/MuxOut<0>52 (Crs2<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.938  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_27_mux0000<31>1 (Inst_register_file/regFile_27_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_27_31
    ----------------------------------------
    Total                     24.923ns (15.778ns logic, 9.145ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_register_file/regFile_28_cmp_eq00001'
  Total number of paths / destination ports: 344330 / 64
-------------------------------------------------------------------------
Offset:              24.923ns (Levels of Logic = 53)
  Source:            rst (PAD)
  Destination:       Inst_register_file/regFile_28_31 (LATCH)
  Destination Clock: Inst_register_file/regFile_28_cmp_eq00001 falling

  Data Path: rst to Inst_register_file/regFile_28_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           100   1.106   1.243  rst_IBUF (rst_IBUF)
     LUT2:I0->O            1   0.612   0.357  Inst_pc/PCOut<0>1 (aux1<0>)
     INV:I->O              1   0.612   0.000  Inst_sum32b/Madd_SumOut_lut<0>_INV_0 (Inst_sum32b/Madd_SumOut_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<0> (Inst_sum32b/Madd_SumOut_cy<0>)
     XORCY:CI->O          23   0.699   1.091  Inst_sum32b/Madd_SumOut_xor<1> (aux2<1>)
     LUT2:I1->O            1   0.612   0.000  Inst_pc/PCOut<1>1 (aux1<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<1> (Inst_sum32b/Madd_SumOut_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_sum32b/Madd_SumOut_cy<2> (Inst_sum32b/Madd_SumOut_cy<2>)
     XORCY:CI->O          44   0.699   1.145  Inst_sum32b/Madd_SumOut_xor<3> (aux2<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_pc/PCOut<3>1 (aux1<3>)
     MUXCY:S->O            0   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<3> (Inst_sum32b/Madd_SumOut_cy<3>)
     XORCY:CI->O          20   0.699   1.006  Inst_sum32b/Madd_SumOut_xor<4> (aux2<4>)
     LUT2:I1->O           18   0.612   0.938  Inst_instructionMemory/outInstruction<28>51 (aux1<4>)
     LUT4:I2->O            6   0.612   0.572  Inst_mux32b/MuxOut<0>22 (N14)
     LUT4:I3->O            1   0.612   0.509  Inst_mux32b/MuxOut<0>17_SW0 (N82)
     LUT4_D:I0->O          5   0.612   0.607  Inst_mux32b/MuxOut<0>52 (Crs2<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.938  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_28_mux0000<31>1 (Inst_register_file/regFile_28_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_28_31
    ----------------------------------------
    Total                     24.923ns (15.778ns logic, 9.145ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_register_file/regFile_29_cmp_eq00001'
  Total number of paths / destination ports: 344330 / 64
-------------------------------------------------------------------------
Offset:              24.923ns (Levels of Logic = 53)
  Source:            rst (PAD)
  Destination:       Inst_register_file/regFile_29_31 (LATCH)
  Destination Clock: Inst_register_file/regFile_29_cmp_eq00001 falling

  Data Path: rst to Inst_register_file/regFile_29_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           100   1.106   1.243  rst_IBUF (rst_IBUF)
     LUT2:I0->O            1   0.612   0.357  Inst_pc/PCOut<0>1 (aux1<0>)
     INV:I->O              1   0.612   0.000  Inst_sum32b/Madd_SumOut_lut<0>_INV_0 (Inst_sum32b/Madd_SumOut_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<0> (Inst_sum32b/Madd_SumOut_cy<0>)
     XORCY:CI->O          23   0.699   1.091  Inst_sum32b/Madd_SumOut_xor<1> (aux2<1>)
     LUT2:I1->O            1   0.612   0.000  Inst_pc/PCOut<1>1 (aux1<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<1> (Inst_sum32b/Madd_SumOut_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_sum32b/Madd_SumOut_cy<2> (Inst_sum32b/Madd_SumOut_cy<2>)
     XORCY:CI->O          44   0.699   1.145  Inst_sum32b/Madd_SumOut_xor<3> (aux2<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_pc/PCOut<3>1 (aux1<3>)
     MUXCY:S->O            0   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<3> (Inst_sum32b/Madd_SumOut_cy<3>)
     XORCY:CI->O          20   0.699   1.006  Inst_sum32b/Madd_SumOut_xor<4> (aux2<4>)
     LUT2:I1->O           18   0.612   0.938  Inst_instructionMemory/outInstruction<28>51 (aux1<4>)
     LUT4:I2->O            6   0.612   0.572  Inst_mux32b/MuxOut<0>22 (N14)
     LUT4:I3->O            1   0.612   0.509  Inst_mux32b/MuxOut<0>17_SW0 (N82)
     LUT4_D:I0->O          5   0.612   0.607  Inst_mux32b/MuxOut<0>52 (Crs2<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.938  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_29_mux0000<31>1 (Inst_register_file/regFile_29_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_29_31
    ----------------------------------------
    Total                     24.923ns (15.778ns logic, 9.145ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_register_file/regFile_30_cmp_eq00001'
  Total number of paths / destination ports: 344330 / 64
-------------------------------------------------------------------------
Offset:              24.923ns (Levels of Logic = 53)
  Source:            rst (PAD)
  Destination:       Inst_register_file/regFile_30_31 (LATCH)
  Destination Clock: Inst_register_file/regFile_30_cmp_eq00001 falling

  Data Path: rst to Inst_register_file/regFile_30_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           100   1.106   1.243  rst_IBUF (rst_IBUF)
     LUT2:I0->O            1   0.612   0.357  Inst_pc/PCOut<0>1 (aux1<0>)
     INV:I->O              1   0.612   0.000  Inst_sum32b/Madd_SumOut_lut<0>_INV_0 (Inst_sum32b/Madd_SumOut_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<0> (Inst_sum32b/Madd_SumOut_cy<0>)
     XORCY:CI->O          23   0.699   1.091  Inst_sum32b/Madd_SumOut_xor<1> (aux2<1>)
     LUT2:I1->O            1   0.612   0.000  Inst_pc/PCOut<1>1 (aux1<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<1> (Inst_sum32b/Madd_SumOut_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_sum32b/Madd_SumOut_cy<2> (Inst_sum32b/Madd_SumOut_cy<2>)
     XORCY:CI->O          44   0.699   1.145  Inst_sum32b/Madd_SumOut_xor<3> (aux2<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_pc/PCOut<3>1 (aux1<3>)
     MUXCY:S->O            0   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<3> (Inst_sum32b/Madd_SumOut_cy<3>)
     XORCY:CI->O          20   0.699   1.006  Inst_sum32b/Madd_SumOut_xor<4> (aux2<4>)
     LUT2:I1->O           18   0.612   0.938  Inst_instructionMemory/outInstruction<28>51 (aux1<4>)
     LUT4:I2->O            6   0.612   0.572  Inst_mux32b/MuxOut<0>22 (N14)
     LUT4:I3->O            1   0.612   0.509  Inst_mux32b/MuxOut<0>17_SW0 (N82)
     LUT4_D:I0->O          5   0.612   0.607  Inst_mux32b/MuxOut<0>52 (Crs2<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.938  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_30_mux0000<31>1 (Inst_register_file/regFile_30_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_30_31
    ----------------------------------------
    Total                     24.923ns (15.778ns logic, 9.145ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_register_file/regFile_31_cmp_eq00001'
  Total number of paths / destination ports: 344330 / 64
-------------------------------------------------------------------------
Offset:              24.923ns (Levels of Logic = 53)
  Source:            rst (PAD)
  Destination:       Inst_register_file/regFile_31_31 (LATCH)
  Destination Clock: Inst_register_file/regFile_31_cmp_eq00001 falling

  Data Path: rst to Inst_register_file/regFile_31_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           100   1.106   1.243  rst_IBUF (rst_IBUF)
     LUT2:I0->O            1   0.612   0.357  Inst_pc/PCOut<0>1 (aux1<0>)
     INV:I->O              1   0.612   0.000  Inst_sum32b/Madd_SumOut_lut<0>_INV_0 (Inst_sum32b/Madd_SumOut_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<0> (Inst_sum32b/Madd_SumOut_cy<0>)
     XORCY:CI->O          23   0.699   1.091  Inst_sum32b/Madd_SumOut_xor<1> (aux2<1>)
     LUT2:I1->O            1   0.612   0.000  Inst_pc/PCOut<1>1 (aux1<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<1> (Inst_sum32b/Madd_SumOut_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_sum32b/Madd_SumOut_cy<2> (Inst_sum32b/Madd_SumOut_cy<2>)
     XORCY:CI->O          44   0.699   1.145  Inst_sum32b/Madd_SumOut_xor<3> (aux2<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_pc/PCOut<3>1 (aux1<3>)
     MUXCY:S->O            0   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<3> (Inst_sum32b/Madd_SumOut_cy<3>)
     XORCY:CI->O          20   0.699   1.006  Inst_sum32b/Madd_SumOut_xor<4> (aux2<4>)
     LUT2:I1->O           18   0.612   0.938  Inst_instructionMemory/outInstruction<28>51 (aux1<4>)
     LUT4:I2->O            6   0.612   0.572  Inst_mux32b/MuxOut<0>22 (N14)
     LUT4:I3->O            1   0.612   0.509  Inst_mux32b/MuxOut<0>17_SW0 (N82)
     LUT4_D:I0->O          5   0.612   0.607  Inst_mux32b/MuxOut<0>52 (Crs2<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.938  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/regFile_31_mux0000<31>1 (Inst_register_file/regFile_31_mux0000<31>)
     LDE:D                     0.268          Inst_register_file/regFile_31_31
    ----------------------------------------
    Total                     24.923ns (15.778ns logic, 9.145ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_UC/AluOp_cmp_eq0000'
  Total number of paths / destination ports: 2362 / 32
-------------------------------------------------------------------------
Offset:              14.021ns (Levels of Logic = 8)
  Source:            Inst_UC/AluOp_2 (LATCH)
  Destination:       salida<4> (PAD)
  Source Clock:      Inst_UC/AluOp_cmp_eq0000 falling

  Data Path: Inst_UC/AluOp_2 to salida<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              28   0.588   1.224  Inst_UC/AluOp_2 (Inst_UC/AluOp_2)
     LUT2:I0->O            2   0.612   0.383  Inst_ALU/AluResult_or000211 (Inst_ALU/N32)
     LUT4:I3->O           33   0.612   1.225  Inst_ALU/AluResult_or00021 (Inst_ALU/AluResult_or0002)
     LUT3:I0->O           58   0.612   1.083  Inst_ALU/AluResult<0>1111 (Inst_ALU/N70)
     LUT4:I3->O            1   0.612   0.357  Inst_ALU/AluResult<3>46 (Inst_ALU/AluResult<3>46)
     MUXF5:S->O            1   0.641   0.360  Inst_ALU/AluResult<3>83_SW0 (N117)
     LUT4:I3->O            1   0.612   0.426  Inst_ALU/AluResult<3>83 (Inst_ALU/AluResult<3>83)
     LUT4:I1->O           17   0.612   0.893  Inst_ALU/AluResult<3>111 (salida_3_OBUF)
     OBUF:I->O                 3.169          salida_3_OBUF (salida<3>)
    ----------------------------------------
    Total                     14.021ns (8.070ns logic, 5.951ns route)
                                       (57.6% logic, 42.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 64 / 32
-------------------------------------------------------------------------
Offset:              10.397ns (Levels of Logic = 36)
  Source:            Inst_PSR/carry (FF)
  Destination:       salida<31> (PAD)
  Source Clock:      clk rising

  Data Path: Inst_PSR/carry to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.514   0.532  Inst_PSR/carry (Inst_PSR/carry)
     LUT4:I0->O            1   0.612   0.357  Inst_ALU/AluResult_mux0000 (Inst_ALU/AluResult_mux0000)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_AluResult_addsub0000_cy<0> (Inst_ALU/Madd_AluResult_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_AluResult_addsub0000_cy<1> (Inst_ALU/Madd_AluResult_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_AluResult_addsub0000_cy<2> (Inst_ALU/Madd_AluResult_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_AluResult_addsub0000_cy<3> (Inst_ALU/Madd_AluResult_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_AluResult_addsub0000_cy<4> (Inst_ALU/Madd_AluResult_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_AluResult_addsub0000_cy<5> (Inst_ALU/Madd_AluResult_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_AluResult_addsub0000_cy<6> (Inst_ALU/Madd_AluResult_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_AluResult_addsub0000_cy<7> (Inst_ALU/Madd_AluResult_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_AluResult_addsub0000_cy<8> (Inst_ALU/Madd_AluResult_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_AluResult_addsub0000_cy<9> (Inst_ALU/Madd_AluResult_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_AluResult_addsub0000_cy<10> (Inst_ALU/Madd_AluResult_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_AluResult_addsub0000_cy<11> (Inst_ALU/Madd_AluResult_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_AluResult_addsub0000_cy<12> (Inst_ALU/Madd_AluResult_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_AluResult_addsub0000_cy<13> (Inst_ALU/Madd_AluResult_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_AluResult_addsub0000_cy<14> (Inst_ALU/Madd_AluResult_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_AluResult_addsub0000_cy<15> (Inst_ALU/Madd_AluResult_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_AluResult_addsub0000_cy<16> (Inst_ALU/Madd_AluResult_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_AluResult_addsub0000_cy<17> (Inst_ALU/Madd_AluResult_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_AluResult_addsub0000_cy<18> (Inst_ALU/Madd_AluResult_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_AluResult_addsub0000_cy<19> (Inst_ALU/Madd_AluResult_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_AluResult_addsub0000_cy<20> (Inst_ALU/Madd_AluResult_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_AluResult_addsub0000_cy<21> (Inst_ALU/Madd_AluResult_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_AluResult_addsub0000_cy<22> (Inst_ALU/Madd_AluResult_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_AluResult_addsub0000_cy<23> (Inst_ALU/Madd_AluResult_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_AluResult_addsub0000_cy<24> (Inst_ALU/Madd_AluResult_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_AluResult_addsub0000_cy<25> (Inst_ALU/Madd_AluResult_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_AluResult_addsub0000_cy<26> (Inst_ALU/Madd_AluResult_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_AluResult_addsub0000_cy<27> (Inst_ALU/Madd_AluResult_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_AluResult_addsub0000_cy<28> (Inst_ALU/Madd_AluResult_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_AluResult_addsub0000_cy<29> (Inst_ALU/Madd_AluResult_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_ALU/Madd_AluResult_addsub0000_cy<30> (Inst_ALU/Madd_AluResult_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Madd_AluResult_addsub0000_xor<31> (Inst_ALU/AluResult_addsub0000<31>)
     LUT4:I3->O            1   0.612   0.426  Inst_ALU/AluResult<31>105 (Inst_ALU/AluResult<31>105)
     LUT4:I1->O           18   0.612   0.908  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     10.397ns (7.815ns logic, 2.583ns route)
                                       (75.2% logic, 24.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_WindowsManager/nrs1_and0000'
  Total number of paths / destination ports: 231387 / 32
-------------------------------------------------------------------------
Offset:              15.706ns (Levels of Logic = 42)
  Source:            Inst_WindowsManager/nrs1_0 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_WindowsManager/nrs1_and0000 falling

  Data Path: Inst_WindowsManager/nrs1_0 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCPE:G->Q          256   0.588   1.285  Inst_WindowsManager/nrs1_0 (Inst_WindowsManager/nrs1_0)
     LUT3:I0->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0000_6 (Inst_register_file/Mmux__varindex0000_6)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0000_5_f5 (Inst_register_file/Mmux__varindex0000_5_f5)
     MUXF6:I1->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0000_4_f6 (Inst_register_file/Mmux__varindex0000_4_f6)
     MUXF7:I1->O           1   0.451   0.387  Inst_register_file/Mmux__varindex0000_3_f7 (Inst_register_file/Mmux__varindex0000_3_f7)
     LUT4:I2->O            5   0.612   0.690  Inst_register_file/CRs1<0>1 (Crs1<0>)
     LUT2:I0->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.908  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     15.706ns (11.697ns logic, 4.010ns route)
                                       (74.5% logic, 25.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_register_file/regFile_24_cmp_eq00001'
  Total number of paths / destination ports: 21346 / 32
-------------------------------------------------------------------------
Offset:              15.626ns (Levels of Logic = 42)
  Source:            Inst_register_file/regFile_24_1 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_register_file/regFile_24_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_24_1 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.520  Inst_register_file/regFile_24_1 (Inst_register_file/regFile_24_1)
     LUT3:I1->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_866 (Inst_register_file/Mmux__varindex0001_866)
     MUXF5:I0->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_6_f5_32 (Inst_register_file/Mmux__varindex0001_6_f533)
     MUXF6:I0->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_4_f6_10 (Inst_register_file/Mmux__varindex0001_4_f611)
     MUXF7:I1->O           1   0.451   0.387  Inst_register_file/Mmux__varindex0001_3_f7_10 (Inst_register_file/Mmux__varindex0001_3_f711)
     LUT4_D:I2->O          1   0.612   0.360  Inst_register_file/CRs2<1>1 (aux7<1>)
     LUT4:I3->O            3   0.612   0.454  Inst_mux32b/MuxOut<1>9 (Inst_mux32b/MuxOut<1>9)
     LUT4:I3->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<1> (Inst_ALU/Msub_AluResult_addsub0001_lut<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.908  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     15.626ns (12.257ns logic, 3.369ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_register_file/regFile_25_cmp_eq00001'
  Total number of paths / destination ports: 21346 / 32
-------------------------------------------------------------------------
Offset:              15.587ns (Levels of Logic = 42)
  Source:            Inst_register_file/regFile_25_1 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_register_file/regFile_25_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_25_1 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.481  Inst_register_file/regFile_25_1 (Inst_register_file/regFile_25_1)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_866 (Inst_register_file/Mmux__varindex0001_866)
     MUXF5:I0->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_6_f5_32 (Inst_register_file/Mmux__varindex0001_6_f533)
     MUXF6:I0->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_4_f6_10 (Inst_register_file/Mmux__varindex0001_4_f611)
     MUXF7:I1->O           1   0.451   0.387  Inst_register_file/Mmux__varindex0001_3_f7_10 (Inst_register_file/Mmux__varindex0001_3_f711)
     LUT4_D:I2->O          1   0.612   0.360  Inst_register_file/CRs2<1>1 (aux7<1>)
     LUT4:I3->O            3   0.612   0.454  Inst_mux32b/MuxOut<1>9 (Inst_mux32b/MuxOut<1>9)
     LUT4:I3->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<1> (Inst_ALU/Msub_AluResult_addsub0001_lut<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.908  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     15.587ns (12.257ns logic, 3.330ns route)
                                       (78.6% logic, 21.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_register_file/regFile_26_cmp_eq00001'
  Total number of paths / destination ports: 21346 / 32
-------------------------------------------------------------------------
Offset:              15.626ns (Levels of Logic = 42)
  Source:            Inst_register_file/regFile_26_1 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_register_file/regFile_26_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_26_1 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.520  Inst_register_file/regFile_26_1 (Inst_register_file/regFile_26_1)
     LUT3:I1->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_745 (Inst_register_file/Mmux__varindex0001_745)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_6_f5_32 (Inst_register_file/Mmux__varindex0001_6_f533)
     MUXF6:I0->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_4_f6_10 (Inst_register_file/Mmux__varindex0001_4_f611)
     MUXF7:I1->O           1   0.451   0.387  Inst_register_file/Mmux__varindex0001_3_f7_10 (Inst_register_file/Mmux__varindex0001_3_f711)
     LUT4_D:I2->O          1   0.612   0.360  Inst_register_file/CRs2<1>1 (aux7<1>)
     LUT4:I3->O            3   0.612   0.454  Inst_mux32b/MuxOut<1>9 (Inst_mux32b/MuxOut<1>9)
     LUT4:I3->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<1> (Inst_ALU/Msub_AluResult_addsub0001_lut<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.908  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     15.626ns (12.257ns logic, 3.369ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_register_file/regFile_27_cmp_eq00001'
  Total number of paths / destination ports: 21346 / 32
-------------------------------------------------------------------------
Offset:              15.587ns (Levels of Logic = 42)
  Source:            Inst_register_file/regFile_27_1 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_register_file/regFile_27_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_27_1 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.481  Inst_register_file/regFile_27_1 (Inst_register_file/regFile_27_1)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_745 (Inst_register_file/Mmux__varindex0001_745)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_6_f5_32 (Inst_register_file/Mmux__varindex0001_6_f533)
     MUXF6:I0->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_4_f6_10 (Inst_register_file/Mmux__varindex0001_4_f611)
     MUXF7:I1->O           1   0.451   0.387  Inst_register_file/Mmux__varindex0001_3_f7_10 (Inst_register_file/Mmux__varindex0001_3_f711)
     LUT4_D:I2->O          1   0.612   0.360  Inst_register_file/CRs2<1>1 (aux7<1>)
     LUT4:I3->O            3   0.612   0.454  Inst_mux32b/MuxOut<1>9 (Inst_mux32b/MuxOut<1>9)
     LUT4:I3->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<1> (Inst_ALU/Msub_AluResult_addsub0001_lut<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.908  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     15.587ns (12.257ns logic, 3.330ns route)
                                       (78.6% logic, 21.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_register_file/regFile_28_cmp_eq00001'
  Total number of paths / destination ports: 21346 / 32
-------------------------------------------------------------------------
Offset:              15.626ns (Levels of Logic = 42)
  Source:            Inst_register_file/regFile_28_1 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_register_file/regFile_28_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_28_1 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.520  Inst_register_file/regFile_28_1 (Inst_register_file/regFile_28_1)
     LUT3:I1->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_744 (Inst_register_file/Mmux__varindex0001_744)
     MUXF5:I0->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_5_f5_10 (Inst_register_file/Mmux__varindex0001_5_f511)
     MUXF6:I1->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_4_f6_10 (Inst_register_file/Mmux__varindex0001_4_f611)
     MUXF7:I1->O           1   0.451   0.387  Inst_register_file/Mmux__varindex0001_3_f7_10 (Inst_register_file/Mmux__varindex0001_3_f711)
     LUT4_D:I2->O          1   0.612   0.360  Inst_register_file/CRs2<1>1 (aux7<1>)
     LUT4:I3->O            3   0.612   0.454  Inst_mux32b/MuxOut<1>9 (Inst_mux32b/MuxOut<1>9)
     LUT4:I3->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<1> (Inst_ALU/Msub_AluResult_addsub0001_lut<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.908  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     15.626ns (12.257ns logic, 3.369ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_register_file/regFile_29_cmp_eq00001'
  Total number of paths / destination ports: 21346 / 32
-------------------------------------------------------------------------
Offset:              15.587ns (Levels of Logic = 42)
  Source:            Inst_register_file/regFile_29_1 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_register_file/regFile_29_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_29_1 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.481  Inst_register_file/regFile_29_1 (Inst_register_file/regFile_29_1)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_744 (Inst_register_file/Mmux__varindex0001_744)
     MUXF5:I0->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_5_f5_10 (Inst_register_file/Mmux__varindex0001_5_f511)
     MUXF6:I1->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_4_f6_10 (Inst_register_file/Mmux__varindex0001_4_f611)
     MUXF7:I1->O           1   0.451   0.387  Inst_register_file/Mmux__varindex0001_3_f7_10 (Inst_register_file/Mmux__varindex0001_3_f711)
     LUT4_D:I2->O          1   0.612   0.360  Inst_register_file/CRs2<1>1 (aux7<1>)
     LUT4:I3->O            3   0.612   0.454  Inst_mux32b/MuxOut<1>9 (Inst_mux32b/MuxOut<1>9)
     LUT4:I3->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<1> (Inst_ALU/Msub_AluResult_addsub0001_lut<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.908  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     15.587ns (12.257ns logic, 3.330ns route)
                                       (78.6% logic, 21.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_register_file/regFile_30_cmp_eq00001'
  Total number of paths / destination ports: 21346 / 32
-------------------------------------------------------------------------
Offset:              15.626ns (Levels of Logic = 42)
  Source:            Inst_register_file/regFile_30_1 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_register_file/regFile_30_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_30_1 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.520  Inst_register_file/regFile_30_1 (Inst_register_file/regFile_30_1)
     LUT3:I1->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_611 (Inst_register_file/Mmux__varindex0001_611)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_5_f5_10 (Inst_register_file/Mmux__varindex0001_5_f511)
     MUXF6:I1->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_4_f6_10 (Inst_register_file/Mmux__varindex0001_4_f611)
     MUXF7:I1->O           1   0.451   0.387  Inst_register_file/Mmux__varindex0001_3_f7_10 (Inst_register_file/Mmux__varindex0001_3_f711)
     LUT4_D:I2->O          1   0.612   0.360  Inst_register_file/CRs2<1>1 (aux7<1>)
     LUT4:I3->O            3   0.612   0.454  Inst_mux32b/MuxOut<1>9 (Inst_mux32b/MuxOut<1>9)
     LUT4:I3->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<1> (Inst_ALU/Msub_AluResult_addsub0001_lut<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.908  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     15.626ns (12.257ns logic, 3.369ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_register_file/regFile_31_cmp_eq00001'
  Total number of paths / destination ports: 21346 / 32
-------------------------------------------------------------------------
Offset:              15.587ns (Levels of Logic = 42)
  Source:            Inst_register_file/regFile_31_1 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_register_file/regFile_31_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_31_1 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.481  Inst_register_file/regFile_31_1 (Inst_register_file/regFile_31_1)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_611 (Inst_register_file/Mmux__varindex0001_611)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_5_f5_10 (Inst_register_file/Mmux__varindex0001_5_f511)
     MUXF6:I1->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_4_f6_10 (Inst_register_file/Mmux__varindex0001_4_f611)
     MUXF7:I1->O           1   0.451   0.387  Inst_register_file/Mmux__varindex0001_3_f7_10 (Inst_register_file/Mmux__varindex0001_3_f711)
     LUT4_D:I2->O          1   0.612   0.360  Inst_register_file/CRs2<1>1 (aux7<1>)
     LUT4:I3->O            3   0.612   0.454  Inst_mux32b/MuxOut<1>9 (Inst_mux32b/MuxOut<1>9)
     LUT4:I3->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<1> (Inst_ALU/Msub_AluResult_addsub0001_lut<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.908  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     15.587ns (12.257ns logic, 3.330ns route)
                                       (78.6% logic, 21.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_register_file/regFile_0_not00021'
  Total number of paths / destination ports: 21346 / 32
-------------------------------------------------------------------------
Offset:              15.599ns (Levels of Logic = 42)
  Source:            Inst_register_file/regFile_0_1 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_register_file/regFile_0_not00021 rising

  Data Path: Inst_register_file/regFile_0_1 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            3   0.588   0.520  Inst_register_file/regFile_0_1 (Inst_register_file/regFile_0_1)
     LUT3:I1->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_1011 (Inst_register_file/Mmux__varindex0001_1011)
     MUXF5:I0->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_8_f5_10 (Inst_register_file/Mmux__varindex0001_8_f511)
     MUXF6:I0->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_6_f6_10 (Inst_register_file/Mmux__varindex0001_6_f611)
     MUXF7:I0->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7_10 (Inst_register_file/Mmux__varindex0001_4_f711)
     LUT4_D:I3->O          1   0.612   0.360  Inst_register_file/CRs2<1>1 (aux7<1>)
     LUT4:I3->O            3   0.612   0.454  Inst_mux32b/MuxOut<1>9 (Inst_mux32b/MuxOut<1>9)
     LUT4:I3->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<1> (Inst_ALU/Msub_AluResult_addsub0001_lut<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.908  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     15.599ns (12.257ns logic, 3.342ns route)
                                       (78.6% logic, 21.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_register_file/regFile_1_cmp_eq00001'
  Total number of paths / destination ports: 21346 / 32
-------------------------------------------------------------------------
Offset:              15.560ns (Levels of Logic = 42)
  Source:            Inst_register_file/regFile_1_1 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_register_file/regFile_1_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_1_1 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.481  Inst_register_file/regFile_1_1 (Inst_register_file/regFile_1_1)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_1011 (Inst_register_file/Mmux__varindex0001_1011)
     MUXF5:I0->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_8_f5_10 (Inst_register_file/Mmux__varindex0001_8_f511)
     MUXF6:I0->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_6_f6_10 (Inst_register_file/Mmux__varindex0001_6_f611)
     MUXF7:I0->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7_10 (Inst_register_file/Mmux__varindex0001_4_f711)
     LUT4_D:I3->O          1   0.612   0.360  Inst_register_file/CRs2<1>1 (aux7<1>)
     LUT4:I3->O            3   0.612   0.454  Inst_mux32b/MuxOut<1>9 (Inst_mux32b/MuxOut<1>9)
     LUT4:I3->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<1> (Inst_ALU/Msub_AluResult_addsub0001_lut<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.908  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     15.560ns (12.257ns logic, 3.303ns route)
                                       (78.8% logic, 21.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_register_file/regFile_2_cmp_eq00001'
  Total number of paths / destination ports: 21346 / 32
-------------------------------------------------------------------------
Offset:              15.599ns (Levels of Logic = 42)
  Source:            Inst_register_file/regFile_2_1 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_register_file/regFile_2_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_2_1 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.520  Inst_register_file/regFile_2_1 (Inst_register_file/regFile_2_1)
     LUT3:I1->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_947 (Inst_register_file/Mmux__varindex0001_947)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_8_f5_10 (Inst_register_file/Mmux__varindex0001_8_f511)
     MUXF6:I0->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_6_f6_10 (Inst_register_file/Mmux__varindex0001_6_f611)
     MUXF7:I0->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7_10 (Inst_register_file/Mmux__varindex0001_4_f711)
     LUT4_D:I3->O          1   0.612   0.360  Inst_register_file/CRs2<1>1 (aux7<1>)
     LUT4:I3->O            3   0.612   0.454  Inst_mux32b/MuxOut<1>9 (Inst_mux32b/MuxOut<1>9)
     LUT4:I3->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<1> (Inst_ALU/Msub_AluResult_addsub0001_lut<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.908  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     15.599ns (12.257ns logic, 3.342ns route)
                                       (78.6% logic, 21.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_register_file/regFile_3_cmp_eq00001'
  Total number of paths / destination ports: 21346 / 32
-------------------------------------------------------------------------
Offset:              15.560ns (Levels of Logic = 42)
  Source:            Inst_register_file/regFile_3_1 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_register_file/regFile_3_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_3_1 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.481  Inst_register_file/regFile_3_1 (Inst_register_file/regFile_3_1)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_947 (Inst_register_file/Mmux__varindex0001_947)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_8_f5_10 (Inst_register_file/Mmux__varindex0001_8_f511)
     MUXF6:I0->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_6_f6_10 (Inst_register_file/Mmux__varindex0001_6_f611)
     MUXF7:I0->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7_10 (Inst_register_file/Mmux__varindex0001_4_f711)
     LUT4_D:I3->O          1   0.612   0.360  Inst_register_file/CRs2<1>1 (aux7<1>)
     LUT4:I3->O            3   0.612   0.454  Inst_mux32b/MuxOut<1>9 (Inst_mux32b/MuxOut<1>9)
     LUT4:I3->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<1> (Inst_ALU/Msub_AluResult_addsub0001_lut<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.908  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     15.560ns (12.257ns logic, 3.303ns route)
                                       (78.8% logic, 21.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_register_file/regFile_4_cmp_eq00001'
  Total number of paths / destination ports: 21346 / 32
-------------------------------------------------------------------------
Offset:              15.599ns (Levels of Logic = 42)
  Source:            Inst_register_file/regFile_4_1 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_register_file/regFile_4_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_4_1 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.520  Inst_register_file/regFile_4_1 (Inst_register_file/regFile_4_1)
     LUT3:I1->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_946 (Inst_register_file/Mmux__varindex0001_946)
     MUXF5:I0->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_7_f5_34 (Inst_register_file/Mmux__varindex0001_7_f535)
     MUXF6:I1->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_6_f6_10 (Inst_register_file/Mmux__varindex0001_6_f611)
     MUXF7:I0->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7_10 (Inst_register_file/Mmux__varindex0001_4_f711)
     LUT4_D:I3->O          1   0.612   0.360  Inst_register_file/CRs2<1>1 (aux7<1>)
     LUT4:I3->O            3   0.612   0.454  Inst_mux32b/MuxOut<1>9 (Inst_mux32b/MuxOut<1>9)
     LUT4:I3->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<1> (Inst_ALU/Msub_AluResult_addsub0001_lut<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.908  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     15.599ns (12.257ns logic, 3.342ns route)
                                       (78.6% logic, 21.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_register_file/regFile_5_cmp_eq00001'
  Total number of paths / destination ports: 21346 / 32
-------------------------------------------------------------------------
Offset:              15.560ns (Levels of Logic = 42)
  Source:            Inst_register_file/regFile_5_1 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_register_file/regFile_5_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_5_1 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.481  Inst_register_file/regFile_5_1 (Inst_register_file/regFile_5_1)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_946 (Inst_register_file/Mmux__varindex0001_946)
     MUXF5:I0->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_7_f5_34 (Inst_register_file/Mmux__varindex0001_7_f535)
     MUXF6:I1->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_6_f6_10 (Inst_register_file/Mmux__varindex0001_6_f611)
     MUXF7:I0->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7_10 (Inst_register_file/Mmux__varindex0001_4_f711)
     LUT4_D:I3->O          1   0.612   0.360  Inst_register_file/CRs2<1>1 (aux7<1>)
     LUT4:I3->O            3   0.612   0.454  Inst_mux32b/MuxOut<1>9 (Inst_mux32b/MuxOut<1>9)
     LUT4:I3->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<1> (Inst_ALU/Msub_AluResult_addsub0001_lut<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.908  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     15.560ns (12.257ns logic, 3.303ns route)
                                       (78.8% logic, 21.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_register_file/regFile_6_cmp_eq00001'
  Total number of paths / destination ports: 21346 / 32
-------------------------------------------------------------------------
Offset:              15.599ns (Levels of Logic = 42)
  Source:            Inst_register_file/regFile_6_1 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_register_file/regFile_6_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_6_1 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.520  Inst_register_file/regFile_6_1 (Inst_register_file/regFile_6_1)
     LUT3:I1->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_871 (Inst_register_file/Mmux__varindex0001_871)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_7_f5_34 (Inst_register_file/Mmux__varindex0001_7_f535)
     MUXF6:I1->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_6_f6_10 (Inst_register_file/Mmux__varindex0001_6_f611)
     MUXF7:I0->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7_10 (Inst_register_file/Mmux__varindex0001_4_f711)
     LUT4_D:I3->O          1   0.612   0.360  Inst_register_file/CRs2<1>1 (aux7<1>)
     LUT4:I3->O            3   0.612   0.454  Inst_mux32b/MuxOut<1>9 (Inst_mux32b/MuxOut<1>9)
     LUT4:I3->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<1> (Inst_ALU/Msub_AluResult_addsub0001_lut<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.908  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     15.599ns (12.257ns logic, 3.342ns route)
                                       (78.6% logic, 21.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_register_file/regFile_7_cmp_eq00001'
  Total number of paths / destination ports: 21346 / 32
-------------------------------------------------------------------------
Offset:              15.560ns (Levels of Logic = 42)
  Source:            Inst_register_file/regFile_7_1 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_register_file/regFile_7_cmp_eq00001 falling

  Data Path: Inst_register_file/regFile_7_1 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.588   0.481  Inst_register_file/regFile_7_1 (Inst_register_file/regFile_7_1)
     LUT3:I2->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_871 (Inst_register_file/Mmux__varindex0001_871)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_7_f5_34 (Inst_register_file/Mmux__varindex0001_7_f535)
     MUXF6:I1->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_6_f6_10 (Inst_register_file/Mmux__varindex0001_6_f611)
     MUXF7:I0->O           1   0.451   0.360  Inst_register_file/Mmux__varindex0001_4_f7_10 (Inst_register_file/Mmux__varindex0001_4_f711)
     LUT4_D:I3->O          1   0.612   0.360  Inst_register_file/CRs2<1>1 (aux7<1>)
     LUT4:I3->O            3   0.612   0.454  Inst_mux32b/MuxOut<1>9 (Inst_mux32b/MuxOut<1>9)
     LUT4:I3->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<1> (Inst_ALU/Msub_AluResult_addsub0001_lut<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.908  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     15.560ns (12.257ns logic, 3.303ns route)
                                       (78.8% logic, 21.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_WindowsManager/nrs2_and0000'
  Total number of paths / destination ports: 131495 / 32
-------------------------------------------------------------------------
Offset:              16.391ns (Levels of Logic = 42)
  Source:            Inst_WindowsManager/nrs2_0 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_WindowsManager/nrs2_and0000 falling

  Data Path: Inst_WindowsManager/nrs2_0 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCPE:G->Q          256   0.588   1.285  Inst_WindowsManager/nrs2_0 (Inst_WindowsManager/nrs2_0)
     LUT3:I0->O            1   0.612   0.000  Inst_register_file/Mmux__varindex0001_611 (Inst_register_file/Mmux__varindex0001_611)
     MUXF5:I1->O           1   0.278   0.000  Inst_register_file/Mmux__varindex0001_5_f5_10 (Inst_register_file/Mmux__varindex0001_5_f511)
     MUXF6:I1->O           1   0.451   0.000  Inst_register_file/Mmux__varindex0001_4_f6_10 (Inst_register_file/Mmux__varindex0001_4_f611)
     MUXF7:I1->O           1   0.451   0.387  Inst_register_file/Mmux__varindex0001_3_f7_10 (Inst_register_file/Mmux__varindex0001_3_f711)
     LUT4_D:I2->O          1   0.612   0.360  Inst_register_file/CRs2<1>1 (aux7<1>)
     LUT4:I3->O            3   0.612   0.454  Inst_mux32b/MuxOut<1>9 (Inst_mux32b/MuxOut<1>9)
     LUT4:I3->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<1> (Inst_ALU/Msub_AluResult_addsub0001_lut<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.908  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     16.391ns (12.257ns logic, 4.134ns route)
                                       (74.8% logic, 25.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 344298 / 32
-------------------------------------------------------------------------
Delay:               27.182ns (Levels of Logic = 53)
  Source:            rst (PAD)
  Destination:       salida<31> (PAD)

  Data Path: rst to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           100   1.106   1.243  rst_IBUF (rst_IBUF)
     LUT2:I0->O            1   0.612   0.357  Inst_pc/PCOut<0>1 (aux1<0>)
     INV:I->O              1   0.612   0.000  Inst_sum32b/Madd_SumOut_lut<0>_INV_0 (Inst_sum32b/Madd_SumOut_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<0> (Inst_sum32b/Madd_SumOut_cy<0>)
     XORCY:CI->O          23   0.699   1.091  Inst_sum32b/Madd_SumOut_xor<1> (aux2<1>)
     LUT2:I1->O            1   0.612   0.000  Inst_pc/PCOut<1>1 (aux1<1>)
     MUXCY:S->O            1   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<1> (Inst_sum32b/Madd_SumOut_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_sum32b/Madd_SumOut_cy<2> (Inst_sum32b/Madd_SumOut_cy<2>)
     XORCY:CI->O          44   0.699   1.145  Inst_sum32b/Madd_SumOut_xor<3> (aux2<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_pc/PCOut<3>1 (aux1<3>)
     MUXCY:S->O            0   0.404   0.000  Inst_sum32b/Madd_SumOut_cy<3> (Inst_sum32b/Madd_SumOut_cy<3>)
     XORCY:CI->O          20   0.699   1.006  Inst_sum32b/Madd_SumOut_xor<4> (aux2<4>)
     LUT2:I1->O           18   0.612   0.938  Inst_instructionMemory/outInstruction<28>51 (aux1<4>)
     LUT4:I2->O            6   0.612   0.572  Inst_mux32b/MuxOut<0>22 (N14)
     LUT4:I3->O            1   0.612   0.509  Inst_mux32b/MuxOut<0>17_SW0 (N82)
     LUT4_D:I0->O          5   0.612   0.607  Inst_mux32b/MuxOut<0>52 (Crs2<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.699   0.380  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_AluResult_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_AluResult_addsub0002_cy<30> (Inst_ALU/Msub_AluResult_addsub0002_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Msub_AluResult_addsub0002_xor<31> (Inst_ALU/AluResult_addsub0002<31>)
     LUT4:I3->O           18   0.612   0.908  Inst_ALU/AluResult<31>120 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     27.182ns (18.067ns logic, 9.115ns route)
                                       (66.5% logic, 33.5% route)

=========================================================================


Total REAL time to Xst completion: 39.00 secs
Total CPU time to Xst completion: 38.78 secs
 
--> 

Total memory usage is 551028 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   68 (   0 filtered)
Number of infos    :   12 (   0 filtered)

