
simpleserial-target-CWLITEARM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003a04  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b0  08003b98  08003b98  00013b98  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003d48  08003d48  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  08003d48  08003d48  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003d48  08003d48  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003d48  08003d48  00013d48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003d4c  08003d4c  00013d4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08003d50  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000016c  20000068  08003db8  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000404  200001d4  08003db8  000201d4  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004df5  00000000  00000000  00020092  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000df7  00000000  00000000  00024e87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00003105  00000000  00000000  00025c7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000228  00000000  00000000  00028d83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000004f8  00000000  00000000  00028fab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000311f  00000000  00000000  000294a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000015db  00000000  00000000  0002c5c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      0000004d  00000000  00000000  0002db9d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000015f8  00000000  00000000  0002dbec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         0000021c  00000000  00000000  0002f1e4  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      00000244  00000000  00000000  0002f400  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003b7c 	.word	0x08003b7c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08003b7c 	.word	0x08003b7c

080001d0 <__aeabi_fmul>:
 80001d0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80001d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80001d8:	bf1e      	ittt	ne
 80001da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80001de:	ea92 0f0c 	teqne	r2, ip
 80001e2:	ea93 0f0c 	teqne	r3, ip
 80001e6:	d06f      	beq.n	80002c8 <__aeabi_fmul+0xf8>
 80001e8:	441a      	add	r2, r3
 80001ea:	ea80 0c01 	eor.w	ip, r0, r1
 80001ee:	0240      	lsls	r0, r0, #9
 80001f0:	bf18      	it	ne
 80001f2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80001f6:	d01e      	beq.n	8000236 <__aeabi_fmul+0x66>
 80001f8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80001fc:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000200:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000204:	fba0 3101 	umull	r3, r1, r0, r1
 8000208:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800020c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000210:	bf3e      	ittt	cc
 8000212:	0049      	lslcc	r1, r1, #1
 8000214:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000218:	005b      	lslcc	r3, r3, #1
 800021a:	ea40 0001 	orr.w	r0, r0, r1
 800021e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000222:	2afd      	cmp	r2, #253	; 0xfd
 8000224:	d81d      	bhi.n	8000262 <__aeabi_fmul+0x92>
 8000226:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800022a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800022e:	bf08      	it	eq
 8000230:	f020 0001 	biceq.w	r0, r0, #1
 8000234:	4770      	bx	lr
 8000236:	f090 0f00 	teq	r0, #0
 800023a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800023e:	bf08      	it	eq
 8000240:	0249      	lsleq	r1, r1, #9
 8000242:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000246:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 800024a:	3a7f      	subs	r2, #127	; 0x7f
 800024c:	bfc2      	ittt	gt
 800024e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000252:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000256:	4770      	bxgt	lr
 8000258:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800025c:	f04f 0300 	mov.w	r3, #0
 8000260:	3a01      	subs	r2, #1
 8000262:	dc5d      	bgt.n	8000320 <__aeabi_fmul+0x150>
 8000264:	f112 0f19 	cmn.w	r2, #25
 8000268:	bfdc      	itt	le
 800026a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 800026e:	4770      	bxle	lr
 8000270:	f1c2 0200 	rsb	r2, r2, #0
 8000274:	0041      	lsls	r1, r0, #1
 8000276:	fa21 f102 	lsr.w	r1, r1, r2
 800027a:	f1c2 0220 	rsb	r2, r2, #32
 800027e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000282:	ea5f 0031 	movs.w	r0, r1, rrx
 8000286:	f140 0000 	adc.w	r0, r0, #0
 800028a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800028e:	bf08      	it	eq
 8000290:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000294:	4770      	bx	lr
 8000296:	f092 0f00 	teq	r2, #0
 800029a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800029e:	bf02      	ittt	eq
 80002a0:	0040      	lsleq	r0, r0, #1
 80002a2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80002a6:	3a01      	subeq	r2, #1
 80002a8:	d0f9      	beq.n	800029e <__aeabi_fmul+0xce>
 80002aa:	ea40 000c 	orr.w	r0, r0, ip
 80002ae:	f093 0f00 	teq	r3, #0
 80002b2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80002b6:	bf02      	ittt	eq
 80002b8:	0049      	lsleq	r1, r1, #1
 80002ba:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80002be:	3b01      	subeq	r3, #1
 80002c0:	d0f9      	beq.n	80002b6 <__aeabi_fmul+0xe6>
 80002c2:	ea41 010c 	orr.w	r1, r1, ip
 80002c6:	e78f      	b.n	80001e8 <__aeabi_fmul+0x18>
 80002c8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80002cc:	ea92 0f0c 	teq	r2, ip
 80002d0:	bf18      	it	ne
 80002d2:	ea93 0f0c 	teqne	r3, ip
 80002d6:	d00a      	beq.n	80002ee <__aeabi_fmul+0x11e>
 80002d8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80002dc:	bf18      	it	ne
 80002de:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80002e2:	d1d8      	bne.n	8000296 <__aeabi_fmul+0xc6>
 80002e4:	ea80 0001 	eor.w	r0, r0, r1
 80002e8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80002ec:	4770      	bx	lr
 80002ee:	f090 0f00 	teq	r0, #0
 80002f2:	bf17      	itett	ne
 80002f4:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 80002f8:	4608      	moveq	r0, r1
 80002fa:	f091 0f00 	teqne	r1, #0
 80002fe:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000302:	d014      	beq.n	800032e <__aeabi_fmul+0x15e>
 8000304:	ea92 0f0c 	teq	r2, ip
 8000308:	d101      	bne.n	800030e <__aeabi_fmul+0x13e>
 800030a:	0242      	lsls	r2, r0, #9
 800030c:	d10f      	bne.n	800032e <__aeabi_fmul+0x15e>
 800030e:	ea93 0f0c 	teq	r3, ip
 8000312:	d103      	bne.n	800031c <__aeabi_fmul+0x14c>
 8000314:	024b      	lsls	r3, r1, #9
 8000316:	bf18      	it	ne
 8000318:	4608      	movne	r0, r1
 800031a:	d108      	bne.n	800032e <__aeabi_fmul+0x15e>
 800031c:	ea80 0001 	eor.w	r0, r0, r1
 8000320:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000324:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000328:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800032c:	4770      	bx	lr
 800032e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000332:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000336:	4770      	bx	lr

08000338 <__aeabi_drsub>:
 8000338:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800033c:	e002      	b.n	8000344 <__adddf3>
 800033e:	bf00      	nop

08000340 <__aeabi_dsub>:
 8000340:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000344 <__adddf3>:
 8000344:	b530      	push	{r4, r5, lr}
 8000346:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800034a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800034e:	ea94 0f05 	teq	r4, r5
 8000352:	bf08      	it	eq
 8000354:	ea90 0f02 	teqeq	r0, r2
 8000358:	bf1f      	itttt	ne
 800035a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800035e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000362:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000366:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800036a:	f000 80e2 	beq.w	8000532 <__adddf3+0x1ee>
 800036e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000372:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000376:	bfb8      	it	lt
 8000378:	426d      	neglt	r5, r5
 800037a:	dd0c      	ble.n	8000396 <__adddf3+0x52>
 800037c:	442c      	add	r4, r5
 800037e:	ea80 0202 	eor.w	r2, r0, r2
 8000382:	ea81 0303 	eor.w	r3, r1, r3
 8000386:	ea82 0000 	eor.w	r0, r2, r0
 800038a:	ea83 0101 	eor.w	r1, r3, r1
 800038e:	ea80 0202 	eor.w	r2, r0, r2
 8000392:	ea81 0303 	eor.w	r3, r1, r3
 8000396:	2d36      	cmp	r5, #54	; 0x36
 8000398:	bf88      	it	hi
 800039a:	bd30      	pophi	{r4, r5, pc}
 800039c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80003a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80003a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003ac:	d002      	beq.n	80003b4 <__adddf3+0x70>
 80003ae:	4240      	negs	r0, r0
 80003b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80003b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80003bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80003c0:	d002      	beq.n	80003c8 <__adddf3+0x84>
 80003c2:	4252      	negs	r2, r2
 80003c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003c8:	ea94 0f05 	teq	r4, r5
 80003cc:	f000 80a7 	beq.w	800051e <__adddf3+0x1da>
 80003d0:	f1a4 0401 	sub.w	r4, r4, #1
 80003d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80003d8:	db0d      	blt.n	80003f6 <__adddf3+0xb2>
 80003da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80003de:	fa22 f205 	lsr.w	r2, r2, r5
 80003e2:	1880      	adds	r0, r0, r2
 80003e4:	f141 0100 	adc.w	r1, r1, #0
 80003e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80003ec:	1880      	adds	r0, r0, r2
 80003ee:	fa43 f305 	asr.w	r3, r3, r5
 80003f2:	4159      	adcs	r1, r3
 80003f4:	e00e      	b.n	8000414 <__adddf3+0xd0>
 80003f6:	f1a5 0520 	sub.w	r5, r5, #32
 80003fa:	f10e 0e20 	add.w	lr, lr, #32
 80003fe:	2a01      	cmp	r2, #1
 8000400:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000404:	bf28      	it	cs
 8000406:	f04c 0c02 	orrcs.w	ip, ip, #2
 800040a:	fa43 f305 	asr.w	r3, r3, r5
 800040e:	18c0      	adds	r0, r0, r3
 8000410:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000414:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000418:	d507      	bpl.n	800042a <__adddf3+0xe6>
 800041a:	f04f 0e00 	mov.w	lr, #0
 800041e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000422:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000426:	eb6e 0101 	sbc.w	r1, lr, r1
 800042a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800042e:	d31b      	bcc.n	8000468 <__adddf3+0x124>
 8000430:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000434:	d30c      	bcc.n	8000450 <__adddf3+0x10c>
 8000436:	0849      	lsrs	r1, r1, #1
 8000438:	ea5f 0030 	movs.w	r0, r0, rrx
 800043c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000440:	f104 0401 	add.w	r4, r4, #1
 8000444:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000448:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800044c:	f080 809a 	bcs.w	8000584 <__adddf3+0x240>
 8000450:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000454:	bf08      	it	eq
 8000456:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800045a:	f150 0000 	adcs.w	r0, r0, #0
 800045e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000462:	ea41 0105 	orr.w	r1, r1, r5
 8000466:	bd30      	pop	{r4, r5, pc}
 8000468:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800046c:	4140      	adcs	r0, r0
 800046e:	eb41 0101 	adc.w	r1, r1, r1
 8000472:	3c01      	subs	r4, #1
 8000474:	bf28      	it	cs
 8000476:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800047a:	d2e9      	bcs.n	8000450 <__adddf3+0x10c>
 800047c:	f091 0f00 	teq	r1, #0
 8000480:	bf04      	itt	eq
 8000482:	4601      	moveq	r1, r0
 8000484:	2000      	moveq	r0, #0
 8000486:	fab1 f381 	clz	r3, r1
 800048a:	bf08      	it	eq
 800048c:	3320      	addeq	r3, #32
 800048e:	f1a3 030b 	sub.w	r3, r3, #11
 8000492:	f1b3 0220 	subs.w	r2, r3, #32
 8000496:	da0c      	bge.n	80004b2 <__adddf3+0x16e>
 8000498:	320c      	adds	r2, #12
 800049a:	dd08      	ble.n	80004ae <__adddf3+0x16a>
 800049c:	f102 0c14 	add.w	ip, r2, #20
 80004a0:	f1c2 020c 	rsb	r2, r2, #12
 80004a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80004a8:	fa21 f102 	lsr.w	r1, r1, r2
 80004ac:	e00c      	b.n	80004c8 <__adddf3+0x184>
 80004ae:	f102 0214 	add.w	r2, r2, #20
 80004b2:	bfd8      	it	le
 80004b4:	f1c2 0c20 	rsble	ip, r2, #32
 80004b8:	fa01 f102 	lsl.w	r1, r1, r2
 80004bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80004c0:	bfdc      	itt	le
 80004c2:	ea41 010c 	orrle.w	r1, r1, ip
 80004c6:	4090      	lslle	r0, r2
 80004c8:	1ae4      	subs	r4, r4, r3
 80004ca:	bfa2      	ittt	ge
 80004cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004d0:	4329      	orrge	r1, r5
 80004d2:	bd30      	popge	{r4, r5, pc}
 80004d4:	ea6f 0404 	mvn.w	r4, r4
 80004d8:	3c1f      	subs	r4, #31
 80004da:	da1c      	bge.n	8000516 <__adddf3+0x1d2>
 80004dc:	340c      	adds	r4, #12
 80004de:	dc0e      	bgt.n	80004fe <__adddf3+0x1ba>
 80004e0:	f104 0414 	add.w	r4, r4, #20
 80004e4:	f1c4 0220 	rsb	r2, r4, #32
 80004e8:	fa20 f004 	lsr.w	r0, r0, r4
 80004ec:	fa01 f302 	lsl.w	r3, r1, r2
 80004f0:	ea40 0003 	orr.w	r0, r0, r3
 80004f4:	fa21 f304 	lsr.w	r3, r1, r4
 80004f8:	ea45 0103 	orr.w	r1, r5, r3
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	f1c4 040c 	rsb	r4, r4, #12
 8000502:	f1c4 0220 	rsb	r2, r4, #32
 8000506:	fa20 f002 	lsr.w	r0, r0, r2
 800050a:	fa01 f304 	lsl.w	r3, r1, r4
 800050e:	ea40 0003 	orr.w	r0, r0, r3
 8000512:	4629      	mov	r1, r5
 8000514:	bd30      	pop	{r4, r5, pc}
 8000516:	fa21 f004 	lsr.w	r0, r1, r4
 800051a:	4629      	mov	r1, r5
 800051c:	bd30      	pop	{r4, r5, pc}
 800051e:	f094 0f00 	teq	r4, #0
 8000522:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000526:	bf06      	itte	eq
 8000528:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800052c:	3401      	addeq	r4, #1
 800052e:	3d01      	subne	r5, #1
 8000530:	e74e      	b.n	80003d0 <__adddf3+0x8c>
 8000532:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000536:	bf18      	it	ne
 8000538:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800053c:	d029      	beq.n	8000592 <__adddf3+0x24e>
 800053e:	ea94 0f05 	teq	r4, r5
 8000542:	bf08      	it	eq
 8000544:	ea90 0f02 	teqeq	r0, r2
 8000548:	d005      	beq.n	8000556 <__adddf3+0x212>
 800054a:	ea54 0c00 	orrs.w	ip, r4, r0
 800054e:	bf04      	itt	eq
 8000550:	4619      	moveq	r1, r3
 8000552:	4610      	moveq	r0, r2
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	ea91 0f03 	teq	r1, r3
 800055a:	bf1e      	ittt	ne
 800055c:	2100      	movne	r1, #0
 800055e:	2000      	movne	r0, #0
 8000560:	bd30      	popne	{r4, r5, pc}
 8000562:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000566:	d105      	bne.n	8000574 <__adddf3+0x230>
 8000568:	0040      	lsls	r0, r0, #1
 800056a:	4149      	adcs	r1, r1
 800056c:	bf28      	it	cs
 800056e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000572:	bd30      	pop	{r4, r5, pc}
 8000574:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000578:	bf3c      	itt	cc
 800057a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800057e:	bd30      	popcc	{r4, r5, pc}
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000588:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800058c:	f04f 0000 	mov.w	r0, #0
 8000590:	bd30      	pop	{r4, r5, pc}
 8000592:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000596:	bf1a      	itte	ne
 8000598:	4619      	movne	r1, r3
 800059a:	4610      	movne	r0, r2
 800059c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005a0:	bf1c      	itt	ne
 80005a2:	460b      	movne	r3, r1
 80005a4:	4602      	movne	r2, r0
 80005a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005aa:	bf06      	itte	eq
 80005ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005b0:	ea91 0f03 	teqeq	r1, r3
 80005b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80005b8:	bd30      	pop	{r4, r5, pc}
 80005ba:	bf00      	nop

080005bc <__aeabi_ui2d>:
 80005bc:	f090 0f00 	teq	r0, #0
 80005c0:	bf04      	itt	eq
 80005c2:	2100      	moveq	r1, #0
 80005c4:	4770      	bxeq	lr
 80005c6:	b530      	push	{r4, r5, lr}
 80005c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005d0:	f04f 0500 	mov.w	r5, #0
 80005d4:	f04f 0100 	mov.w	r1, #0
 80005d8:	e750      	b.n	800047c <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_i2d>:
 80005dc:	f090 0f00 	teq	r0, #0
 80005e0:	bf04      	itt	eq
 80005e2:	2100      	moveq	r1, #0
 80005e4:	4770      	bxeq	lr
 80005e6:	b530      	push	{r4, r5, lr}
 80005e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005f4:	bf48      	it	mi
 80005f6:	4240      	negmi	r0, r0
 80005f8:	f04f 0100 	mov.w	r1, #0
 80005fc:	e73e      	b.n	800047c <__adddf3+0x138>
 80005fe:	bf00      	nop

08000600 <__aeabi_f2d>:
 8000600:	0042      	lsls	r2, r0, #1
 8000602:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000606:	ea4f 0131 	mov.w	r1, r1, rrx
 800060a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800060e:	bf1f      	itttt	ne
 8000610:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000614:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000618:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800061c:	4770      	bxne	lr
 800061e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000622:	bf08      	it	eq
 8000624:	4770      	bxeq	lr
 8000626:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800062a:	bf04      	itt	eq
 800062c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000630:	4770      	bxeq	lr
 8000632:	b530      	push	{r4, r5, lr}
 8000634:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000638:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800063c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000640:	e71c      	b.n	800047c <__adddf3+0x138>
 8000642:	bf00      	nop

08000644 <__aeabi_ul2d>:
 8000644:	ea50 0201 	orrs.w	r2, r0, r1
 8000648:	bf08      	it	eq
 800064a:	4770      	bxeq	lr
 800064c:	b530      	push	{r4, r5, lr}
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	e00a      	b.n	800066a <__aeabi_l2d+0x16>

08000654 <__aeabi_l2d>:
 8000654:	ea50 0201 	orrs.w	r2, r0, r1
 8000658:	bf08      	it	eq
 800065a:	4770      	bxeq	lr
 800065c:	b530      	push	{r4, r5, lr}
 800065e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000662:	d502      	bpl.n	800066a <__aeabi_l2d+0x16>
 8000664:	4240      	negs	r0, r0
 8000666:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800066a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800066e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000672:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000676:	f43f aed8 	beq.w	800042a <__adddf3+0xe6>
 800067a:	f04f 0203 	mov.w	r2, #3
 800067e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000682:	bf18      	it	ne
 8000684:	3203      	addne	r2, #3
 8000686:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800068a:	bf18      	it	ne
 800068c:	3203      	addne	r2, #3
 800068e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000692:	f1c2 0320 	rsb	r3, r2, #32
 8000696:	fa00 fc03 	lsl.w	ip, r0, r3
 800069a:	fa20 f002 	lsr.w	r0, r0, r2
 800069e:	fa01 fe03 	lsl.w	lr, r1, r3
 80006a2:	ea40 000e 	orr.w	r0, r0, lr
 80006a6:	fa21 f102 	lsr.w	r1, r1, r2
 80006aa:	4414      	add	r4, r2
 80006ac:	e6bd      	b.n	800042a <__adddf3+0xe6>
 80006ae:	bf00      	nop

080006b0 <__aeabi_dmul>:
 80006b0:	b570      	push	{r4, r5, r6, lr}
 80006b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80006b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80006ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80006be:	bf1d      	ittte	ne
 80006c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80006c4:	ea94 0f0c 	teqne	r4, ip
 80006c8:	ea95 0f0c 	teqne	r5, ip
 80006cc:	f000 f8de 	bleq	800088c <__aeabi_dmul+0x1dc>
 80006d0:	442c      	add	r4, r5
 80006d2:	ea81 0603 	eor.w	r6, r1, r3
 80006d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80006da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80006de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80006e2:	bf18      	it	ne
 80006e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80006f0:	d038      	beq.n	8000764 <__aeabi_dmul+0xb4>
 80006f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80006f6:	f04f 0500 	mov.w	r5, #0
 80006fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000702:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000706:	f04f 0600 	mov.w	r6, #0
 800070a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800070e:	f09c 0f00 	teq	ip, #0
 8000712:	bf18      	it	ne
 8000714:	f04e 0e01 	orrne.w	lr, lr, #1
 8000718:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800071c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000720:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000724:	d204      	bcs.n	8000730 <__aeabi_dmul+0x80>
 8000726:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800072a:	416d      	adcs	r5, r5
 800072c:	eb46 0606 	adc.w	r6, r6, r6
 8000730:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000734:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000738:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800073c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000740:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000744:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000748:	bf88      	it	hi
 800074a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800074e:	d81e      	bhi.n	800078e <__aeabi_dmul+0xde>
 8000750:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000754:	bf08      	it	eq
 8000756:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800075a:	f150 0000 	adcs.w	r0, r0, #0
 800075e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000768:	ea46 0101 	orr.w	r1, r6, r1
 800076c:	ea40 0002 	orr.w	r0, r0, r2
 8000770:	ea81 0103 	eor.w	r1, r1, r3
 8000774:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000778:	bfc2      	ittt	gt
 800077a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800077e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000782:	bd70      	popgt	{r4, r5, r6, pc}
 8000784:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000788:	f04f 0e00 	mov.w	lr, #0
 800078c:	3c01      	subs	r4, #1
 800078e:	f300 80ab 	bgt.w	80008e8 <__aeabi_dmul+0x238>
 8000792:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000796:	bfde      	ittt	le
 8000798:	2000      	movle	r0, #0
 800079a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800079e:	bd70      	pople	{r4, r5, r6, pc}
 80007a0:	f1c4 0400 	rsb	r4, r4, #0
 80007a4:	3c20      	subs	r4, #32
 80007a6:	da35      	bge.n	8000814 <__aeabi_dmul+0x164>
 80007a8:	340c      	adds	r4, #12
 80007aa:	dc1b      	bgt.n	80007e4 <__aeabi_dmul+0x134>
 80007ac:	f104 0414 	add.w	r4, r4, #20
 80007b0:	f1c4 0520 	rsb	r5, r4, #32
 80007b4:	fa00 f305 	lsl.w	r3, r0, r5
 80007b8:	fa20 f004 	lsr.w	r0, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea40 0002 	orr.w	r0, r0, r2
 80007c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80007c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007d0:	fa21 f604 	lsr.w	r6, r1, r4
 80007d4:	eb42 0106 	adc.w	r1, r2, r6
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f1c4 040c 	rsb	r4, r4, #12
 80007e8:	f1c4 0520 	rsb	r5, r4, #32
 80007ec:	fa00 f304 	lsl.w	r3, r0, r4
 80007f0:	fa20 f005 	lsr.w	r0, r0, r5
 80007f4:	fa01 f204 	lsl.w	r2, r1, r4
 80007f8:	ea40 0002 	orr.w	r0, r0, r2
 80007fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000800:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000804:	f141 0100 	adc.w	r1, r1, #0
 8000808:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800080c:	bf08      	it	eq
 800080e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000812:	bd70      	pop	{r4, r5, r6, pc}
 8000814:	f1c4 0520 	rsb	r5, r4, #32
 8000818:	fa00 f205 	lsl.w	r2, r0, r5
 800081c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000820:	fa20 f304 	lsr.w	r3, r0, r4
 8000824:	fa01 f205 	lsl.w	r2, r1, r5
 8000828:	ea43 0302 	orr.w	r3, r3, r2
 800082c:	fa21 f004 	lsr.w	r0, r1, r4
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	fa21 f204 	lsr.w	r2, r1, r4
 8000838:	ea20 0002 	bic.w	r0, r0, r2
 800083c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000840:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000844:	bf08      	it	eq
 8000846:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800084a:	bd70      	pop	{r4, r5, r6, pc}
 800084c:	f094 0f00 	teq	r4, #0
 8000850:	d10f      	bne.n	8000872 <__aeabi_dmul+0x1c2>
 8000852:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000856:	0040      	lsls	r0, r0, #1
 8000858:	eb41 0101 	adc.w	r1, r1, r1
 800085c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000860:	bf08      	it	eq
 8000862:	3c01      	subeq	r4, #1
 8000864:	d0f7      	beq.n	8000856 <__aeabi_dmul+0x1a6>
 8000866:	ea41 0106 	orr.w	r1, r1, r6
 800086a:	f095 0f00 	teq	r5, #0
 800086e:	bf18      	it	ne
 8000870:	4770      	bxne	lr
 8000872:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000876:	0052      	lsls	r2, r2, #1
 8000878:	eb43 0303 	adc.w	r3, r3, r3
 800087c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000880:	bf08      	it	eq
 8000882:	3d01      	subeq	r5, #1
 8000884:	d0f7      	beq.n	8000876 <__aeabi_dmul+0x1c6>
 8000886:	ea43 0306 	orr.w	r3, r3, r6
 800088a:	4770      	bx	lr
 800088c:	ea94 0f0c 	teq	r4, ip
 8000890:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000894:	bf18      	it	ne
 8000896:	ea95 0f0c 	teqne	r5, ip
 800089a:	d00c      	beq.n	80008b6 <__aeabi_dmul+0x206>
 800089c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008a0:	bf18      	it	ne
 80008a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008a6:	d1d1      	bne.n	800084c <__aeabi_dmul+0x19c>
 80008a8:	ea81 0103 	eor.w	r1, r1, r3
 80008ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008b0:	f04f 0000 	mov.w	r0, #0
 80008b4:	bd70      	pop	{r4, r5, r6, pc}
 80008b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008ba:	bf06      	itte	eq
 80008bc:	4610      	moveq	r0, r2
 80008be:	4619      	moveq	r1, r3
 80008c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008c4:	d019      	beq.n	80008fa <__aeabi_dmul+0x24a>
 80008c6:	ea94 0f0c 	teq	r4, ip
 80008ca:	d102      	bne.n	80008d2 <__aeabi_dmul+0x222>
 80008cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80008d0:	d113      	bne.n	80008fa <__aeabi_dmul+0x24a>
 80008d2:	ea95 0f0c 	teq	r5, ip
 80008d6:	d105      	bne.n	80008e4 <__aeabi_dmul+0x234>
 80008d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80008dc:	bf1c      	itt	ne
 80008de:	4610      	movne	r0, r2
 80008e0:	4619      	movne	r1, r3
 80008e2:	d10a      	bne.n	80008fa <__aeabi_dmul+0x24a>
 80008e4:	ea81 0103 	eor.w	r1, r1, r3
 80008e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80008f4:	f04f 0000 	mov.w	r0, #0
 80008f8:	bd70      	pop	{r4, r5, r6, pc}
 80008fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000902:	bd70      	pop	{r4, r5, r6, pc}

08000904 <__aeabi_ddiv>:
 8000904:	b570      	push	{r4, r5, r6, lr}
 8000906:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800090a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800090e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000912:	bf1d      	ittte	ne
 8000914:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000918:	ea94 0f0c 	teqne	r4, ip
 800091c:	ea95 0f0c 	teqne	r5, ip
 8000920:	f000 f8a7 	bleq	8000a72 <__aeabi_ddiv+0x16e>
 8000924:	eba4 0405 	sub.w	r4, r4, r5
 8000928:	ea81 0e03 	eor.w	lr, r1, r3
 800092c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000930:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000934:	f000 8088 	beq.w	8000a48 <__aeabi_ddiv+0x144>
 8000938:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800093c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000940:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000944:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000948:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800094c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000950:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000954:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000958:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800095c:	429d      	cmp	r5, r3
 800095e:	bf08      	it	eq
 8000960:	4296      	cmpeq	r6, r2
 8000962:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000966:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800096a:	d202      	bcs.n	8000972 <__aeabi_ddiv+0x6e>
 800096c:	085b      	lsrs	r3, r3, #1
 800096e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000972:	1ab6      	subs	r6, r6, r2
 8000974:	eb65 0503 	sbc.w	r5, r5, r3
 8000978:	085b      	lsrs	r3, r3, #1
 800097a:	ea4f 0232 	mov.w	r2, r2, rrx
 800097e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000982:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000986:	ebb6 0e02 	subs.w	lr, r6, r2
 800098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098e:	bf22      	ittt	cs
 8000990:	1ab6      	subcs	r6, r6, r2
 8000992:	4675      	movcs	r5, lr
 8000994:	ea40 000c 	orrcs.w	r0, r0, ip
 8000998:	085b      	lsrs	r3, r3, #1
 800099a:	ea4f 0232 	mov.w	r2, r2, rrx
 800099e:	ebb6 0e02 	subs.w	lr, r6, r2
 80009a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009a6:	bf22      	ittt	cs
 80009a8:	1ab6      	subcs	r6, r6, r2
 80009aa:	4675      	movcs	r5, lr
 80009ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009b0:	085b      	lsrs	r3, r3, #1
 80009b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009be:	bf22      	ittt	cs
 80009c0:	1ab6      	subcs	r6, r6, r2
 80009c2:	4675      	movcs	r5, lr
 80009c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80009c8:	085b      	lsrs	r3, r3, #1
 80009ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80009ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80009d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009d6:	bf22      	ittt	cs
 80009d8:	1ab6      	subcs	r6, r6, r2
 80009da:	4675      	movcs	r5, lr
 80009dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80009e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80009e4:	d018      	beq.n	8000a18 <__aeabi_ddiv+0x114>
 80009e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a02:	d1c0      	bne.n	8000986 <__aeabi_ddiv+0x82>
 8000a04:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a08:	d10b      	bne.n	8000a22 <__aeabi_ddiv+0x11e>
 8000a0a:	ea41 0100 	orr.w	r1, r1, r0
 8000a0e:	f04f 0000 	mov.w	r0, #0
 8000a12:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000a16:	e7b6      	b.n	8000986 <__aeabi_ddiv+0x82>
 8000a18:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a1c:	bf04      	itt	eq
 8000a1e:	4301      	orreq	r1, r0
 8000a20:	2000      	moveq	r0, #0
 8000a22:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000a26:	bf88      	it	hi
 8000a28:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000a2c:	f63f aeaf 	bhi.w	800078e <__aeabi_dmul+0xde>
 8000a30:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a34:	bf04      	itt	eq
 8000a36:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a3a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a3e:	f150 0000 	adcs.w	r0, r0, #0
 8000a42:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a46:	bd70      	pop	{r4, r5, r6, pc}
 8000a48:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000a4c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a50:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a54:	bfc2      	ittt	gt
 8000a56:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a5a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a5e:	bd70      	popgt	{r4, r5, r6, pc}
 8000a60:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a64:	f04f 0e00 	mov.w	lr, #0
 8000a68:	3c01      	subs	r4, #1
 8000a6a:	e690      	b.n	800078e <__aeabi_dmul+0xde>
 8000a6c:	ea45 0e06 	orr.w	lr, r5, r6
 8000a70:	e68d      	b.n	800078e <__aeabi_dmul+0xde>
 8000a72:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a76:	ea94 0f0c 	teq	r4, ip
 8000a7a:	bf08      	it	eq
 8000a7c:	ea95 0f0c 	teqeq	r5, ip
 8000a80:	f43f af3b 	beq.w	80008fa <__aeabi_dmul+0x24a>
 8000a84:	ea94 0f0c 	teq	r4, ip
 8000a88:	d10a      	bne.n	8000aa0 <__aeabi_ddiv+0x19c>
 8000a8a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a8e:	f47f af34 	bne.w	80008fa <__aeabi_dmul+0x24a>
 8000a92:	ea95 0f0c 	teq	r5, ip
 8000a96:	f47f af25 	bne.w	80008e4 <__aeabi_dmul+0x234>
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	e72c      	b.n	80008fa <__aeabi_dmul+0x24a>
 8000aa0:	ea95 0f0c 	teq	r5, ip
 8000aa4:	d106      	bne.n	8000ab4 <__aeabi_ddiv+0x1b0>
 8000aa6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000aaa:	f43f aefd 	beq.w	80008a8 <__aeabi_dmul+0x1f8>
 8000aae:	4610      	mov	r0, r2
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	e722      	b.n	80008fa <__aeabi_dmul+0x24a>
 8000ab4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000ab8:	bf18      	it	ne
 8000aba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000abe:	f47f aec5 	bne.w	800084c <__aeabi_dmul+0x19c>
 8000ac2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000ac6:	f47f af0d 	bne.w	80008e4 <__aeabi_dmul+0x234>
 8000aca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000ace:	f47f aeeb 	bne.w	80008a8 <__aeabi_dmul+0x1f8>
 8000ad2:	e712      	b.n	80008fa <__aeabi_dmul+0x24a>

08000ad4 <__gedf2>:
 8000ad4:	f04f 3cff 	mov.w	ip, #4294967295
 8000ad8:	e006      	b.n	8000ae8 <__cmpdf2+0x4>
 8000ada:	bf00      	nop

08000adc <__ledf2>:
 8000adc:	f04f 0c01 	mov.w	ip, #1
 8000ae0:	e002      	b.n	8000ae8 <__cmpdf2+0x4>
 8000ae2:	bf00      	nop

08000ae4 <__cmpdf2>:
 8000ae4:	f04f 0c01 	mov.w	ip, #1
 8000ae8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000aec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	bf18      	it	ne
 8000afa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000afe:	d01b      	beq.n	8000b38 <__cmpdf2+0x54>
 8000b00:	b001      	add	sp, #4
 8000b02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b06:	bf0c      	ite	eq
 8000b08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b0c:	ea91 0f03 	teqne	r1, r3
 8000b10:	bf02      	ittt	eq
 8000b12:	ea90 0f02 	teqeq	r0, r2
 8000b16:	2000      	moveq	r0, #0
 8000b18:	4770      	bxeq	lr
 8000b1a:	f110 0f00 	cmn.w	r0, #0
 8000b1e:	ea91 0f03 	teq	r1, r3
 8000b22:	bf58      	it	pl
 8000b24:	4299      	cmppl	r1, r3
 8000b26:	bf08      	it	eq
 8000b28:	4290      	cmpeq	r0, r2
 8000b2a:	bf2c      	ite	cs
 8000b2c:	17d8      	asrcs	r0, r3, #31
 8000b2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b32:	f040 0001 	orr.w	r0, r0, #1
 8000b36:	4770      	bx	lr
 8000b38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b40:	d102      	bne.n	8000b48 <__cmpdf2+0x64>
 8000b42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b46:	d107      	bne.n	8000b58 <__cmpdf2+0x74>
 8000b48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b50:	d1d6      	bne.n	8000b00 <__cmpdf2+0x1c>
 8000b52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b56:	d0d3      	beq.n	8000b00 <__cmpdf2+0x1c>
 8000b58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_cdrcmple>:
 8000b60:	4684      	mov	ip, r0
 8000b62:	4610      	mov	r0, r2
 8000b64:	4662      	mov	r2, ip
 8000b66:	468c      	mov	ip, r1
 8000b68:	4619      	mov	r1, r3
 8000b6a:	4663      	mov	r3, ip
 8000b6c:	e000      	b.n	8000b70 <__aeabi_cdcmpeq>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_cdcmpeq>:
 8000b70:	b501      	push	{r0, lr}
 8000b72:	f7ff ffb7 	bl	8000ae4 <__cmpdf2>
 8000b76:	2800      	cmp	r0, #0
 8000b78:	bf48      	it	mi
 8000b7a:	f110 0f00 	cmnmi.w	r0, #0
 8000b7e:	bd01      	pop	{r0, pc}

08000b80 <__aeabi_dcmpeq>:
 8000b80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b84:	f7ff fff4 	bl	8000b70 <__aeabi_cdcmpeq>
 8000b88:	bf0c      	ite	eq
 8000b8a:	2001      	moveq	r0, #1
 8000b8c:	2000      	movne	r0, #0
 8000b8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b92:	bf00      	nop

08000b94 <__aeabi_dcmplt>:
 8000b94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b98:	f7ff ffea 	bl	8000b70 <__aeabi_cdcmpeq>
 8000b9c:	bf34      	ite	cc
 8000b9e:	2001      	movcc	r0, #1
 8000ba0:	2000      	movcs	r0, #0
 8000ba2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_dcmple>:
 8000ba8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bac:	f7ff ffe0 	bl	8000b70 <__aeabi_cdcmpeq>
 8000bb0:	bf94      	ite	ls
 8000bb2:	2001      	movls	r0, #1
 8000bb4:	2000      	movhi	r0, #0
 8000bb6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bba:	bf00      	nop

08000bbc <__aeabi_dcmpge>:
 8000bbc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bc0:	f7ff ffce 	bl	8000b60 <__aeabi_cdrcmple>
 8000bc4:	bf94      	ite	ls
 8000bc6:	2001      	movls	r0, #1
 8000bc8:	2000      	movhi	r0, #0
 8000bca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bce:	bf00      	nop

08000bd0 <__aeabi_dcmpgt>:
 8000bd0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bd4:	f7ff ffc4 	bl	8000b60 <__aeabi_cdrcmple>
 8000bd8:	bf34      	ite	cc
 8000bda:	2001      	movcc	r0, #1
 8000bdc:	2000      	movcs	r0, #0
 8000bde:	f85d fb08 	ldr.w	pc, [sp], #8
 8000be2:	bf00      	nop

08000be4 <__aeabi_d2iz>:
 8000be4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000be8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bec:	d215      	bcs.n	8000c1a <__aeabi_d2iz+0x36>
 8000bee:	d511      	bpl.n	8000c14 <__aeabi_d2iz+0x30>
 8000bf0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bf8:	d912      	bls.n	8000c20 <__aeabi_d2iz+0x3c>
 8000bfa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bfe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c02:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c06:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	bf18      	it	ne
 8000c10:	4240      	negne	r0, r0
 8000c12:	4770      	bx	lr
 8000c14:	f04f 0000 	mov.w	r0, #0
 8000c18:	4770      	bx	lr
 8000c1a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1e:	d105      	bne.n	8000c2c <__aeabi_d2iz+0x48>
 8000c20:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000c24:	bf08      	it	eq
 8000c26:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000c2a:	4770      	bx	lr
 8000c2c:	f04f 0000 	mov.w	r0, #0
 8000c30:	4770      	bx	lr
 8000c32:	bf00      	nop

08000c34 <__aeabi_d2f>:
 8000c34:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c38:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c3c:	bf24      	itt	cs
 8000c3e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c42:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c46:	d90d      	bls.n	8000c64 <__aeabi_d2f+0x30>
 8000c48:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c4c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c50:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c54:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c58:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c5c:	bf08      	it	eq
 8000c5e:	f020 0001 	biceq.w	r0, r0, #1
 8000c62:	4770      	bx	lr
 8000c64:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c68:	d121      	bne.n	8000cae <__aeabi_d2f+0x7a>
 8000c6a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c6e:	bfbc      	itt	lt
 8000c70:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c74:	4770      	bxlt	lr
 8000c76:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c7e:	f1c2 0218 	rsb	r2, r2, #24
 8000c82:	f1c2 0c20 	rsb	ip, r2, #32
 8000c86:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8a:	fa20 f002 	lsr.w	r0, r0, r2
 8000c8e:	bf18      	it	ne
 8000c90:	f040 0001 	orrne.w	r0, r0, #1
 8000c94:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c98:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c9c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca0:	ea40 000c 	orr.w	r0, r0, ip
 8000ca4:	fa23 f302 	lsr.w	r3, r3, r2
 8000ca8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cac:	e7cc      	b.n	8000c48 <__aeabi_d2f+0x14>
 8000cae:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb2:	d107      	bne.n	8000cc4 <__aeabi_d2f+0x90>
 8000cb4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cb8:	bf1e      	ittt	ne
 8000cba:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cbe:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc2:	4770      	bxne	lr
 8000cc4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cc8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ccc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd0:	4770      	bx	lr
 8000cd2:	bf00      	nop

08000cd4 <__aeabi_frsub>:
 8000cd4:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000cd8:	e002      	b.n	8000ce0 <__addsf3>
 8000cda:	bf00      	nop

08000cdc <__aeabi_fsub>:
 8000cdc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000ce0 <__addsf3>:
 8000ce0:	0042      	lsls	r2, r0, #1
 8000ce2:	bf1f      	itttt	ne
 8000ce4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ce8:	ea92 0f03 	teqne	r2, r3
 8000cec:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000cf0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cf4:	d06a      	beq.n	8000dcc <__addsf3+0xec>
 8000cf6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cfa:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000cfe:	bfc1      	itttt	gt
 8000d00:	18d2      	addgt	r2, r2, r3
 8000d02:	4041      	eorgt	r1, r0
 8000d04:	4048      	eorgt	r0, r1
 8000d06:	4041      	eorgt	r1, r0
 8000d08:	bfb8      	it	lt
 8000d0a:	425b      	neglt	r3, r3
 8000d0c:	2b19      	cmp	r3, #25
 8000d0e:	bf88      	it	hi
 8000d10:	4770      	bxhi	lr
 8000d12:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000d16:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d1a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000d1e:	bf18      	it	ne
 8000d20:	4240      	negne	r0, r0
 8000d22:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000d26:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000d2a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000d2e:	bf18      	it	ne
 8000d30:	4249      	negne	r1, r1
 8000d32:	ea92 0f03 	teq	r2, r3
 8000d36:	d03f      	beq.n	8000db8 <__addsf3+0xd8>
 8000d38:	f1a2 0201 	sub.w	r2, r2, #1
 8000d3c:	fa41 fc03 	asr.w	ip, r1, r3
 8000d40:	eb10 000c 	adds.w	r0, r0, ip
 8000d44:	f1c3 0320 	rsb	r3, r3, #32
 8000d48:	fa01 f103 	lsl.w	r1, r1, r3
 8000d4c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d50:	d502      	bpl.n	8000d58 <__addsf3+0x78>
 8000d52:	4249      	negs	r1, r1
 8000d54:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d58:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000d5c:	d313      	bcc.n	8000d86 <__addsf3+0xa6>
 8000d5e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000d62:	d306      	bcc.n	8000d72 <__addsf3+0x92>
 8000d64:	0840      	lsrs	r0, r0, #1
 8000d66:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d6a:	f102 0201 	add.w	r2, r2, #1
 8000d6e:	2afe      	cmp	r2, #254	; 0xfe
 8000d70:	d251      	bcs.n	8000e16 <__addsf3+0x136>
 8000d72:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000d76:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d7a:	bf08      	it	eq
 8000d7c:	f020 0001 	biceq.w	r0, r0, #1
 8000d80:	ea40 0003 	orr.w	r0, r0, r3
 8000d84:	4770      	bx	lr
 8000d86:	0049      	lsls	r1, r1, #1
 8000d88:	eb40 0000 	adc.w	r0, r0, r0
 8000d8c:	3a01      	subs	r2, #1
 8000d8e:	bf28      	it	cs
 8000d90:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000d94:	d2ed      	bcs.n	8000d72 <__addsf3+0x92>
 8000d96:	fab0 fc80 	clz	ip, r0
 8000d9a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d9e:	ebb2 020c 	subs.w	r2, r2, ip
 8000da2:	fa00 f00c 	lsl.w	r0, r0, ip
 8000da6:	bfaa      	itet	ge
 8000da8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000dac:	4252      	neglt	r2, r2
 8000dae:	4318      	orrge	r0, r3
 8000db0:	bfbc      	itt	lt
 8000db2:	40d0      	lsrlt	r0, r2
 8000db4:	4318      	orrlt	r0, r3
 8000db6:	4770      	bx	lr
 8000db8:	f092 0f00 	teq	r2, #0
 8000dbc:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000dc0:	bf06      	itte	eq
 8000dc2:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000dc6:	3201      	addeq	r2, #1
 8000dc8:	3b01      	subne	r3, #1
 8000dca:	e7b5      	b.n	8000d38 <__addsf3+0x58>
 8000dcc:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000dd0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000dd4:	bf18      	it	ne
 8000dd6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000dda:	d021      	beq.n	8000e20 <__addsf3+0x140>
 8000ddc:	ea92 0f03 	teq	r2, r3
 8000de0:	d004      	beq.n	8000dec <__addsf3+0x10c>
 8000de2:	f092 0f00 	teq	r2, #0
 8000de6:	bf08      	it	eq
 8000de8:	4608      	moveq	r0, r1
 8000dea:	4770      	bx	lr
 8000dec:	ea90 0f01 	teq	r0, r1
 8000df0:	bf1c      	itt	ne
 8000df2:	2000      	movne	r0, #0
 8000df4:	4770      	bxne	lr
 8000df6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000dfa:	d104      	bne.n	8000e06 <__addsf3+0x126>
 8000dfc:	0040      	lsls	r0, r0, #1
 8000dfe:	bf28      	it	cs
 8000e00:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000e04:	4770      	bx	lr
 8000e06:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000e0a:	bf3c      	itt	cc
 8000e0c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000e10:	4770      	bxcc	lr
 8000e12:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000e16:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000e1a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e1e:	4770      	bx	lr
 8000e20:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000e24:	bf16      	itet	ne
 8000e26:	4608      	movne	r0, r1
 8000e28:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000e2c:	4601      	movne	r1, r0
 8000e2e:	0242      	lsls	r2, r0, #9
 8000e30:	bf06      	itte	eq
 8000e32:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000e36:	ea90 0f01 	teqeq	r0, r1
 8000e3a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000e3e:	4770      	bx	lr

08000e40 <__aeabi_ui2f>:
 8000e40:	f04f 0300 	mov.w	r3, #0
 8000e44:	e004      	b.n	8000e50 <__aeabi_i2f+0x8>
 8000e46:	bf00      	nop

08000e48 <__aeabi_i2f>:
 8000e48:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000e4c:	bf48      	it	mi
 8000e4e:	4240      	negmi	r0, r0
 8000e50:	ea5f 0c00 	movs.w	ip, r0
 8000e54:	bf08      	it	eq
 8000e56:	4770      	bxeq	lr
 8000e58:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000e5c:	4601      	mov	r1, r0
 8000e5e:	f04f 0000 	mov.w	r0, #0
 8000e62:	e01c      	b.n	8000e9e <__aeabi_l2f+0x2a>

08000e64 <__aeabi_ul2f>:
 8000e64:	ea50 0201 	orrs.w	r2, r0, r1
 8000e68:	bf08      	it	eq
 8000e6a:	4770      	bxeq	lr
 8000e6c:	f04f 0300 	mov.w	r3, #0
 8000e70:	e00a      	b.n	8000e88 <__aeabi_l2f+0x14>
 8000e72:	bf00      	nop

08000e74 <__aeabi_l2f>:
 8000e74:	ea50 0201 	orrs.w	r2, r0, r1
 8000e78:	bf08      	it	eq
 8000e7a:	4770      	bxeq	lr
 8000e7c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000e80:	d502      	bpl.n	8000e88 <__aeabi_l2f+0x14>
 8000e82:	4240      	negs	r0, r0
 8000e84:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e88:	ea5f 0c01 	movs.w	ip, r1
 8000e8c:	bf02      	ittt	eq
 8000e8e:	4684      	moveq	ip, r0
 8000e90:	4601      	moveq	r1, r0
 8000e92:	2000      	moveq	r0, #0
 8000e94:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e98:	bf08      	it	eq
 8000e9a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e9e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000ea2:	fabc f28c 	clz	r2, ip
 8000ea6:	3a08      	subs	r2, #8
 8000ea8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000eac:	db10      	blt.n	8000ed0 <__aeabi_l2f+0x5c>
 8000eae:	fa01 fc02 	lsl.w	ip, r1, r2
 8000eb2:	4463      	add	r3, ip
 8000eb4:	fa00 fc02 	lsl.w	ip, r0, r2
 8000eb8:	f1c2 0220 	rsb	r2, r2, #32
 8000ebc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000ec0:	fa20 f202 	lsr.w	r2, r0, r2
 8000ec4:	eb43 0002 	adc.w	r0, r3, r2
 8000ec8:	bf08      	it	eq
 8000eca:	f020 0001 	biceq.w	r0, r0, #1
 8000ece:	4770      	bx	lr
 8000ed0:	f102 0220 	add.w	r2, r2, #32
 8000ed4:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ed8:	f1c2 0220 	rsb	r2, r2, #32
 8000edc:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ee0:	fa21 f202 	lsr.w	r2, r1, r2
 8000ee4:	eb43 0002 	adc.w	r0, r3, r2
 8000ee8:	bf08      	it	eq
 8000eea:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000eee:	4770      	bx	lr

08000ef0 <__gesf2>:
 8000ef0:	f04f 3cff 	mov.w	ip, #4294967295
 8000ef4:	e006      	b.n	8000f04 <__cmpsf2+0x4>
 8000ef6:	bf00      	nop

08000ef8 <__lesf2>:
 8000ef8:	f04f 0c01 	mov.w	ip, #1
 8000efc:	e002      	b.n	8000f04 <__cmpsf2+0x4>
 8000efe:	bf00      	nop

08000f00 <__cmpsf2>:
 8000f00:	f04f 0c01 	mov.w	ip, #1
 8000f04:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f08:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f0c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f10:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f14:	bf18      	it	ne
 8000f16:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f1a:	d011      	beq.n	8000f40 <__cmpsf2+0x40>
 8000f1c:	b001      	add	sp, #4
 8000f1e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f22:	bf18      	it	ne
 8000f24:	ea90 0f01 	teqne	r0, r1
 8000f28:	bf58      	it	pl
 8000f2a:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f2e:	bf88      	it	hi
 8000f30:	17c8      	asrhi	r0, r1, #31
 8000f32:	bf38      	it	cc
 8000f34:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f38:	bf18      	it	ne
 8000f3a:	f040 0001 	orrne.w	r0, r0, #1
 8000f3e:	4770      	bx	lr
 8000f40:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f44:	d102      	bne.n	8000f4c <__cmpsf2+0x4c>
 8000f46:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f4a:	d105      	bne.n	8000f58 <__cmpsf2+0x58>
 8000f4c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000f50:	d1e4      	bne.n	8000f1c <__cmpsf2+0x1c>
 8000f52:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000f56:	d0e1      	beq.n	8000f1c <__cmpsf2+0x1c>
 8000f58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000f5c:	4770      	bx	lr
 8000f5e:	bf00      	nop

08000f60 <__aeabi_cfrcmple>:
 8000f60:	4684      	mov	ip, r0
 8000f62:	4608      	mov	r0, r1
 8000f64:	4661      	mov	r1, ip
 8000f66:	e7ff      	b.n	8000f68 <__aeabi_cfcmpeq>

08000f68 <__aeabi_cfcmpeq>:
 8000f68:	b50f      	push	{r0, r1, r2, r3, lr}
 8000f6a:	f7ff ffc9 	bl	8000f00 <__cmpsf2>
 8000f6e:	2800      	cmp	r0, #0
 8000f70:	bf48      	it	mi
 8000f72:	f110 0f00 	cmnmi.w	r0, #0
 8000f76:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000f78 <__aeabi_fcmpeq>:
 8000f78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f7c:	f7ff fff4 	bl	8000f68 <__aeabi_cfcmpeq>
 8000f80:	bf0c      	ite	eq
 8000f82:	2001      	moveq	r0, #1
 8000f84:	2000      	movne	r0, #0
 8000f86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f8a:	bf00      	nop

08000f8c <__aeabi_fcmplt>:
 8000f8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f90:	f7ff ffea 	bl	8000f68 <__aeabi_cfcmpeq>
 8000f94:	bf34      	ite	cc
 8000f96:	2001      	movcc	r0, #1
 8000f98:	2000      	movcs	r0, #0
 8000f9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f9e:	bf00      	nop

08000fa0 <__aeabi_fcmple>:
 8000fa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fa4:	f7ff ffe0 	bl	8000f68 <__aeabi_cfcmpeq>
 8000fa8:	bf94      	ite	ls
 8000faa:	2001      	movls	r0, #1
 8000fac:	2000      	movhi	r0, #0
 8000fae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fb2:	bf00      	nop

08000fb4 <__aeabi_fcmpge>:
 8000fb4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fb8:	f7ff ffd2 	bl	8000f60 <__aeabi_cfrcmple>
 8000fbc:	bf94      	ite	ls
 8000fbe:	2001      	movls	r0, #1
 8000fc0:	2000      	movhi	r0, #0
 8000fc2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fc6:	bf00      	nop

08000fc8 <__aeabi_fcmpgt>:
 8000fc8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fcc:	f7ff ffc8 	bl	8000f60 <__aeabi_cfrcmple>
 8000fd0:	bf34      	ite	cc
 8000fd2:	2001      	movcc	r0, #1
 8000fd4:	2000      	movcs	r0, #0
 8000fd6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fda:	bf00      	nop
 8000fdc:	0000      	movs	r0, r0
 8000fde:	0000      	movs	r0, r0

08000fe0 <memchr>:
 8000fe0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000fe4:	2a10      	cmp	r2, #16
 8000fe6:	db2b      	blt.n	8001040 <memchr+0x60>
 8000fe8:	f010 0f07 	tst.w	r0, #7
 8000fec:	d008      	beq.n	8001000 <memchr+0x20>
 8000fee:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000ff2:	3a01      	subs	r2, #1
 8000ff4:	428b      	cmp	r3, r1
 8000ff6:	d02d      	beq.n	8001054 <memchr+0x74>
 8000ff8:	f010 0f07 	tst.w	r0, #7
 8000ffc:	b342      	cbz	r2, 8001050 <memchr+0x70>
 8000ffe:	d1f6      	bne.n	8000fee <memchr+0xe>
 8001000:	b4f0      	push	{r4, r5, r6, r7}
 8001002:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8001006:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800100a:	f022 0407 	bic.w	r4, r2, #7
 800100e:	f07f 0700 	mvns.w	r7, #0
 8001012:	2300      	movs	r3, #0
 8001014:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8001018:	3c08      	subs	r4, #8
 800101a:	ea85 0501 	eor.w	r5, r5, r1
 800101e:	ea86 0601 	eor.w	r6, r6, r1
 8001022:	fa85 f547 	uadd8	r5, r5, r7
 8001026:	faa3 f587 	sel	r5, r3, r7
 800102a:	fa86 f647 	uadd8	r6, r6, r7
 800102e:	faa5 f687 	sel	r6, r5, r7
 8001032:	b98e      	cbnz	r6, 8001058 <memchr+0x78>
 8001034:	d1ee      	bne.n	8001014 <memchr+0x34>
 8001036:	bcf0      	pop	{r4, r5, r6, r7}
 8001038:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800103c:	f002 0207 	and.w	r2, r2, #7
 8001040:	b132      	cbz	r2, 8001050 <memchr+0x70>
 8001042:	f810 3b01 	ldrb.w	r3, [r0], #1
 8001046:	3a01      	subs	r2, #1
 8001048:	ea83 0301 	eor.w	r3, r3, r1
 800104c:	b113      	cbz	r3, 8001054 <memchr+0x74>
 800104e:	d1f8      	bne.n	8001042 <memchr+0x62>
 8001050:	2000      	movs	r0, #0
 8001052:	4770      	bx	lr
 8001054:	3801      	subs	r0, #1
 8001056:	4770      	bx	lr
 8001058:	2d00      	cmp	r5, #0
 800105a:	bf06      	itte	eq
 800105c:	4635      	moveq	r5, r6
 800105e:	3803      	subeq	r0, #3
 8001060:	3807      	subne	r0, #7
 8001062:	f015 0f01 	tst.w	r5, #1
 8001066:	d107      	bne.n	8001078 <memchr+0x98>
 8001068:	3001      	adds	r0, #1
 800106a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800106e:	bf02      	ittt	eq
 8001070:	3001      	addeq	r0, #1
 8001072:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8001076:	3001      	addeq	r0, #1
 8001078:	bcf0      	pop	{r4, r5, r6, r7}
 800107a:	3801      	subs	r0, #1
 800107c:	4770      	bx	lr
 800107e:	bf00      	nop

08001080 <handle>:
/// This function will handle the 'p' command send from the capture board.
/// It returns the squared version of the scmd given.
/// It does this in approximately equal time, which allows us to see clear
/// differences between different scmd values.
uint8_t handle(uint8_t cmd, uint8_t scmd, uint8_t len, uint8_t *buf)
{
 8001080:	b5f0      	push	{r4, r5, r6, r7, lr}
  volatile uint8_t result = 0;

  int arr[4] = {7,5,4,2};
 8001082:	4b18      	ldr	r3, [pc, #96]	; (80010e4 <handle+0x64>)
{
 8001084:	460c      	mov	r4, r1
  int arr[4] = {7,5,4,2};
 8001086:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
{
 8001088:	b089      	sub	sp, #36	; 0x24
  int arr[4] = {7,5,4,2};
 800108a:	ae04      	add	r6, sp, #16
  network net = construct_network(5, 4, arr);
 800108c:	ad02      	add	r5, sp, #8
  int arr[4] = {7,5,4,2};
 800108e:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
  volatile uint8_t result = 0;
 8001092:	2700      	movs	r7, #0
  network net = construct_network(5, 4, arr);
 8001094:	4633      	mov	r3, r6
 8001096:	2204      	movs	r2, #4
 8001098:	4628      	mov	r0, r5
 800109a:	2105      	movs	r1, #5
  volatile uint8_t result = 0;
 800109c:	f88d 7007 	strb.w	r7, [sp, #7]
  network net = construct_network(5, 4, arr);
 80010a0:	f000 f89b 	bl	80011da <construct_network>

  int ****random_indices = generate_random_indices(net);
 80010a4:	e895 0003 	ldmia.w	r5, {r0, r1}
 80010a8:	f000 f8fd 	bl	80012a6 <generate_random_indices>

  // Stop measurement.
  trigger_low();


  result = scmd*scmd;
 80010ac:	fb14 f404 	smulbb	r4, r4, r4
  int ****random_indices = generate_random_indices(net);
 80010b0:	4606      	mov	r6, r0
  result = scmd*scmd;
 80010b2:	b2e4      	uxtb	r4, r4
  trigger_high();
 80010b4:	f000 fbd6 	bl	8001864 <trigger_high>
  forward_shuffled_without_overhead_activations_at_end(net, random_indices);
 80010b8:	e895 0003 	ldmia.w	r5, {r0, r1}
 80010bc:	4632      	mov	r2, r6
 80010be:	f000 f935 	bl	800132c <forward_shuffled_without_overhead_activations_at_end>
  trigger_low();
 80010c2:	f000 fbd6 	bl	8001872 <trigger_low>
  result = scmd*scmd;
 80010c6:	f88d 4007 	strb.w	r4, [sp, #7]
  // For now we can just return the result back to the user.
  uint8_t buff[1] = { result };
 80010ca:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80010ce:	f88d 3004 	strb.w	r3, [sp, #4]
  simpleserial_put('r', 1, buff);
 80010d2:	aa01      	add	r2, sp, #4
 80010d4:	2101      	movs	r1, #1
 80010d6:	2072      	movs	r0, #114	; 0x72
 80010d8:	f000 fa5e 	bl	8001598 <simpleserial_put>

  return 0;
}
 80010dc:	4638      	mov	r0, r7
 80010de:	b009      	add	sp, #36	; 0x24
 80010e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80010e2:	bf00      	nop
 80010e4:	08003b98 	.word	0x08003b98

080010e8 <main>:

int main(void) {
 80010e8:	b508      	push	{r3, lr}
  // Setup the specific chipset.
  platform_init();
 80010ea:	f000 fb19 	bl	8001720 <platform_init>
  // Setup serial communication line.
  init_uart();
 80010ee:	f000 fb57 	bl	80017a0 <init_uart>
  // Setup measurement trigger.
  trigger_setup();
 80010f2:	f000 fb93 	bl	800181c <trigger_setup>

  simpleserial_init();
 80010f6:	f000 fa3d 	bl	8001574 <simpleserial_init>

  // Insert your handlers here.
  simpleserial_addcmd('p', 16, handle);
 80010fa:	4a04      	ldr	r2, [pc, #16]	; (800110c <main+0x24>)
 80010fc:	2110      	movs	r1, #16
 80010fe:	2070      	movs	r0, #112	; 0x70
 8001100:	f000 fa1e 	bl	8001540 <simpleserial_addcmd>

  // What for the capture board to send commands and handle them.
  while (1)
    simpleserial_get();
 8001104:	f000 fa9e 	bl	8001644 <simpleserial_get>
  while (1)
 8001108:	e7fc      	b.n	8001104 <main+0x1c>
 800110a:	bf00      	nop
 800110c:	08001081 	.word	0x08001081

08001110 <shuffleArray>:
    int temp = *a;
    *a = *b;
    *b = temp;
}

void shuffleArray(int arr[], int size){
 8001110:	b538      	push	{r3, r4, r5, lr}
 8001112:	4605      	mov	r5, r0
    srand(time(NULL));
 8001114:	2000      	movs	r0, #0
void shuffleArray(int arr[], int size){
 8001116:	460c      	mov	r4, r1
    srand(time(NULL));
 8001118:	f001 fdbe 	bl	8002c98 <time>
 800111c:	f001 fd40 	bl	8002ba0 <srand>
    for (int i = size - 1; i > 0; i--) {
 8001120:	3c01      	subs	r4, #1
 8001122:	2c00      	cmp	r4, #0
 8001124:	dc00      	bgt.n	8001128 <shuffleArray+0x18>
        int j = rand() % (i + 1);
        swap(&arr[i], &arr[j]);
    }
}
 8001126:	bd38      	pop	{r3, r4, r5, pc}
        int j = rand() % (i + 1);
 8001128:	f001 fd68 	bl	8002bfc <rand>
 800112c:	1c63      	adds	r3, r4, #1
 800112e:	fb90 f2f3 	sdiv	r2, r0, r3
 8001132:	fb02 0013 	mls	r0, r2, r3, r0
    int temp = *a;
 8001136:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    *a = *b;
 800113a:	f855 2020 	ldr.w	r2, [r5, r0, lsl #2]
 800113e:	f845 2024 	str.w	r2, [r5, r4, lsl #2]
    *b = temp;
 8001142:	f845 3020 	str.w	r3, [r5, r0, lsl #2]
 8001146:	e7eb      	b.n	8001120 <shuffleArray+0x10>

08001148 <get_random_indices>:

int* get_random_indices(int size){
 8001148:	b538      	push	{r3, r4, r5, lr}
 800114a:	4605      	mov	r5, r0
    int *arr = malloc(size * sizeof(int));
 800114c:	0080      	lsls	r0, r0, #2
 800114e:	f001 fc65 	bl	8002a1c <malloc>
    for (int i=0; i<size; i++){
 8001152:	2300      	movs	r3, #0
    int *arr = malloc(size * sizeof(int));
 8001154:	4604      	mov	r4, r0
    for (int i=0; i<size; i++){
 8001156:	42ab      	cmp	r3, r5
 8001158:	db05      	blt.n	8001166 <get_random_indices+0x1e>
        arr[i] = i;
    }
    shuffleArray(arr, size);
 800115a:	4620      	mov	r0, r4
 800115c:	4629      	mov	r1, r5
 800115e:	f7ff ffd7 	bl	8001110 <shuffleArray>
    return arr;
}
 8001162:	4620      	mov	r0, r4
 8001164:	bd38      	pop	{r3, r4, r5, pc}
        arr[i] = i;
 8001166:	f844 3023 	str.w	r3, [r4, r3, lsl #2]
    for (int i=0; i<size; i++){
 800116a:	3301      	adds	r3, #1
 800116c:	e7f3      	b.n	8001156 <get_random_indices+0xe>

0800116e <create_neuron>:

neuron create_neuron(int num_out_weights){
 800116e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001172:	4604      	mov	r4, r0
    neuron new_neuron;
    new_neuron.bias = 0.0;
    new_neuron.z = 0.0;
    new_neuron.a = 0.0;
    new_neuron.weights = (float*) malloc(num_out_weights * sizeof(float));
 8001174:	0088      	lsls	r0, r1, #2
neuron create_neuron(int num_out_weights){
 8001176:	460d      	mov	r5, r1
    new_neuron.weights = (float*) malloc(num_out_weights * sizeof(float));
 8001178:	f001 fc50 	bl	8002a1c <malloc>
    new_neuron.num_weights = num_out_weights;

    for (int i=0; i<num_out_weights; i++){
 800117c:	2700      	movs	r7, #0
    new_neuron.weights = (float*) malloc(num_out_weights * sizeof(float));
 800117e:	4606      	mov	r6, r0
        new_neuron.weights[i] = ((float)rand())/((float)RAND_MAX);
 8001180:	f04f 5840 	mov.w	r8, #805306368	; 0x30000000
    for (int i=0; i<num_out_weights; i++){
 8001184:	42af      	cmp	r7, r5
 8001186:	db08      	blt.n	800119a <create_neuron+0x2c>
    }
    return new_neuron;
 8001188:	2300      	movs	r3, #0
 800118a:	e9c4 5600 	strd	r5, r6, [r4]
 800118e:	60a3      	str	r3, [r4, #8]
 8001190:	60e3      	str	r3, [r4, #12]
 8001192:	6123      	str	r3, [r4, #16]
}
 8001194:	4620      	mov	r0, r4
 8001196:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        new_neuron.weights[i] = ((float)rand())/((float)RAND_MAX);
 800119a:	f001 fd2f 	bl	8002bfc <rand>
 800119e:	f7ff fe53 	bl	8000e48 <__aeabi_i2f>
 80011a2:	4641      	mov	r1, r8
 80011a4:	f7ff f814 	bl	80001d0 <__aeabi_fmul>
 80011a8:	f846 0027 	str.w	r0, [r6, r7, lsl #2]
    for (int i=0; i<num_out_weights; i++){
 80011ac:	3701      	adds	r7, #1
 80011ae:	e7e9      	b.n	8001184 <create_neuron+0x16>

080011b0 <create_layer>:

layer create_layer(int num_neurons){
 80011b0:	b538      	push	{r3, r4, r5, lr}
 80011b2:	4604      	mov	r4, r0
    layer lay;
    lay.num_neurons = num_neurons;
    lay.neurons = (neuron*) malloc(num_neurons * sizeof(neuron));
 80011b4:	2014      	movs	r0, #20
 80011b6:	4348      	muls	r0, r1
layer create_layer(int num_neurons){
 80011b8:	460d      	mov	r5, r1
    lay.neurons = (neuron*) malloc(num_neurons * sizeof(neuron));
 80011ba:	f001 fc2f 	bl	8002a1c <malloc>
    return lay;
 80011be:	e9c4 5000 	strd	r5, r0, [r4]
}
 80011c2:	4620      	mov	r0, r4
 80011c4:	bd38      	pop	{r3, r4, r5, pc}

080011c6 <create_network>:

network create_network(int num_layers){
 80011c6:	b538      	push	{r3, r4, r5, lr}
 80011c8:	4604      	mov	r4, r0
    network net;
    net.num_layers = num_layers;
    net.layers = (layer*) malloc(num_layers * sizeof(layer));
 80011ca:	00c8      	lsls	r0, r1, #3
network create_network(int num_layers){
 80011cc:	460d      	mov	r5, r1
    net.layers = (layer*) malloc(num_layers * sizeof(layer));
 80011ce:	f001 fc25 	bl	8002a1c <malloc>
    return net;
 80011d2:	e9c4 5000 	strd	r5, r0, [r4]
}
 80011d6:	4620      	mov	r0, r4
 80011d8:	bd38      	pop	{r3, r4, r5, pc}

080011da <construct_network>:

network construct_network(int num_outputs, int num_layers, int *num_neurons) {
 80011da:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80011de:	4607      	mov	r7, r0
 80011e0:	b08b      	sub	sp, #44	; 0x2c
 80011e2:	4689      	mov	r9, r1

    network net = create_network(num_layers);
 80011e4:	4611      	mov	r1, r2
network construct_network(int num_outputs, int num_layers, int *num_neurons) {
 80011e6:	4614      	mov	r4, r2
 80011e8:	4698      	mov	r8, r3
    network net = create_network(num_layers);
 80011ea:	f7ff ffec 	bl	80011c6 <create_network>
 80011ee:	687e      	ldr	r6, [r7, #4]
    int i, j;
    for (i=0; i<num_layers; i++){
 80011f0:	2500      	movs	r5, #0
        net.layers[i] = create_layer(num_neurons[i]);
 80011f2:	f10d 0a20 	add.w	sl, sp, #32
    for (i=0; i<num_layers; i++){
 80011f6:	42a5      	cmp	r5, r4
 80011f8:	db15      	blt.n	8001226 <construct_network+0x4c>
    }

    // For each layer create neurons with number of weights eqaual to the number of neurons in the following layer
    for (i=1; i<num_layers; i++){
 80011fa:	2501      	movs	r5, #1
        for (j=0; j<net.layers[i - 1].num_neurons; j++){
 80011fc:	f1a6 0a08 	sub.w	sl, r6, #8
            net.layers[i - 1].neurons[j] = create_neuron(net.layers[i].num_neurons);
 8001200:	f1a6 0b04 	sub.w	fp, r6, #4
    for (i=1; i<num_layers; i++){
 8001204:	42a5      	cmp	r5, r4
 8001206:	db3a      	blt.n	800127e <construct_network+0xa4>
        }
    }
    // Create neurons for the last layer - the number of outputs is given "by the user"
    for (j=0; j<net.layers[num_layers - 1].num_neurons; j++){
 8001208:	f104 5400 	add.w	r4, r4, #536870912	; 0x20000000
 800120c:	3c01      	subs	r4, #1
 800120e:	eb06 04c4 	add.w	r4, r6, r4, lsl #3
        net.layers[num_layers - 1].neurons[j] = create_neuron(num_outputs);
 8001212:	f04f 0814 	mov.w	r8, #20
    for (j=0; j<net.layers[num_layers - 1].num_neurons; j++){
 8001216:	2600      	movs	r6, #0
 8001218:	6823      	ldr	r3, [r4, #0]
 800121a:	42b3      	cmp	r3, r6
 800121c:	dc32      	bgt.n	8001284 <construct_network+0xaa>
    }
    return net;
}
 800121e:	4638      	mov	r0, r7
 8001220:	b00b      	add	sp, #44	; 0x2c
 8001222:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        net.layers[i] = create_layer(num_neurons[i]);
 8001226:	f858 1025 	ldr.w	r1, [r8, r5, lsl #2]
 800122a:	4650      	mov	r0, sl
 800122c:	f7ff ffc0 	bl	80011b0 <create_layer>
 8001230:	e89a 0003 	ldmia.w	sl, {r0, r1}
 8001234:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8001238:	e883 0003 	stmia.w	r3, {r0, r1}
    for (i=0; i<num_layers; i++){
 800123c:	3501      	adds	r5, #1
 800123e:	e7da      	b.n	80011f6 <construct_network+0x1c>
            net.layers[i - 1].neurons[j] = create_neuron(net.layers[i].num_neurons);
 8001240:	f85b 3035 	ldr.w	r3, [fp, r5, lsl #3]
 8001244:	f856 1035 	ldr.w	r1, [r6, r5, lsl #3]
 8001248:	2214      	movs	r2, #20
 800124a:	fb02 3308 	mla	r3, r2, r8, r3
 800124e:	a802      	add	r0, sp, #8
 8001250:	9301      	str	r3, [sp, #4]
 8001252:	f7ff ff8c 	bl	800116e <create_neuron>
 8001256:	9b01      	ldr	r3, [sp, #4]
 8001258:	f10d 0e08 	add.w	lr, sp, #8
 800125c:	469c      	mov	ip, r3
 800125e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8001262:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8001266:	f8de 3000 	ldr.w	r3, [lr]
 800126a:	f8cc 3000 	str.w	r3, [ip]
        for (j=0; j<net.layers[i - 1].num_neurons; j++){
 800126e:	f108 0801 	add.w	r8, r8, #1
 8001272:	f85a 3035 	ldr.w	r3, [sl, r5, lsl #3]
 8001276:	4543      	cmp	r3, r8
 8001278:	dce2      	bgt.n	8001240 <construct_network+0x66>
    for (i=1; i<num_layers; i++){
 800127a:	3501      	adds	r5, #1
 800127c:	e7c2      	b.n	8001204 <construct_network+0x2a>
        for (j=0; j<net.layers[i - 1].num_neurons; j++){
 800127e:	f04f 0800 	mov.w	r8, #0
 8001282:	e7f6      	b.n	8001272 <construct_network+0x98>
        net.layers[num_layers - 1].neurons[j] = create_neuron(num_outputs);
 8001284:	4649      	mov	r1, r9
 8001286:	a802      	add	r0, sp, #8
 8001288:	6865      	ldr	r5, [r4, #4]
 800128a:	f7ff ff70 	bl	800116e <create_neuron>
 800128e:	f10d 0c08 	add.w	ip, sp, #8
 8001292:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8001296:	fb08 5506 	mla	r5, r8, r6, r5
 800129a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800129c:	f8dc 3000 	ldr.w	r3, [ip]
 80012a0:	602b      	str	r3, [r5, #0]
    for (j=0; j<net.layers[num_layers - 1].num_neurons; j++){
 80012a2:	3601      	adds	r6, #1
 80012a4:	e7b8      	b.n	8001218 <construct_network+0x3e>

080012a6 <generate_random_indices>:

void forward_layer(network net, int layer_idx){
    
}

int ****generate_random_indices(network net) {
 80012a6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    int i, j, k;

    int **rand_n_indices = malloc((net.num_layers - 1) * sizeof(int*));
 80012aa:	1e44      	subs	r4, r0, #1
int ****generate_random_indices(network net) {
 80012ac:	b087      	sub	sp, #28
 80012ae:	ab02      	add	r3, sp, #8
    int **rand_n_indices = malloc((net.num_layers - 1) * sizeof(int*));
 80012b0:	00a4      	lsls	r4, r4, #2
int ****generate_random_indices(network net) {
 80012b2:	e883 0003 	stmia.w	r3, {r0, r1}
 80012b6:	4681      	mov	r9, r0
    int **rand_n_indices = malloc((net.num_layers - 1) * sizeof(int*));
 80012b8:	4620      	mov	r0, r4
 80012ba:	460f      	mov	r7, r1
 80012bc:	f001 fbae 	bl	8002a1c <malloc>
 80012c0:	4605      	mov	r5, r0
 80012c2:	9005      	str	r0, [sp, #20]
    int ***rand_ws_indices  = malloc((net.num_layers - 1) * sizeof(int**));
 80012c4:	4620      	mov	r0, r4
 80012c6:	f001 fba9 	bl	8002a1c <malloc>
 80012ca:	3d04      	subs	r5, #4
 80012cc:	4606      	mov	r6, r0
    
    for (i=1; i<net.num_layers; i++){
 80012ce:	f1a0 0a04 	sub.w	sl, r0, #4
 80012d2:	2401      	movs	r4, #1


        int **rand_w_indices = malloc((net.layers[i].num_neurons) * sizeof(int*));
        // for each neuron in this layer
        for (j=0; j<net.layers[i].num_neurons; j++){
            int *rand_w_idx = get_random_indices(net.layers[i - 1].num_neurons);
 80012d4:	f1a7 0b08 	sub.w	fp, r7, #8
    for (i=1; i<net.num_layers; i++){
 80012d8:	454c      	cmp	r4, r9
 80012da:	db08      	blt.n	80012ee <generate_random_indices+0x48>
        rand_ws_indices[i - 1] = rand_w_indices;
    }

    int ***rand_n_indices_ptr = &rand_n_indices;

    int ****returned_ptr = malloc(2 * sizeof(int***));
 80012dc:	2008      	movs	r0, #8
 80012de:	f001 fb9d 	bl	8002a1c <malloc>
    returned_ptr[0] = rand_n_indices_ptr;
 80012e2:	aa05      	add	r2, sp, #20
    returned_ptr[1] = rand_ws_indices;
 80012e4:	e9c0 2600 	strd	r2, r6, [r0]

    return returned_ptr;
}
 80012e8:	b007      	add	sp, #28
 80012ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        int *rand_n_idx = get_random_indices(net.layers[i].num_neurons);
 80012ee:	f857 0034 	ldr.w	r0, [r7, r4, lsl #3]
 80012f2:	f7ff ff29 	bl	8001148 <get_random_indices>
        rand_n_indices[i - 1] = rand_n_idx;
 80012f6:	f845 0f04 	str.w	r0, [r5, #4]!
        int **rand_w_indices = malloc((net.layers[i].num_neurons) * sizeof(int*));
 80012fa:	f857 0034 	ldr.w	r0, [r7, r4, lsl #3]
 80012fe:	0080      	lsls	r0, r0, #2
 8001300:	f001 fb8c 	bl	8002a1c <malloc>
        for (j=0; j<net.layers[i].num_neurons; j++){
 8001304:	2300      	movs	r3, #0
        int **rand_w_indices = malloc((net.layers[i].num_neurons) * sizeof(int*));
 8001306:	4680      	mov	r8, r0
        for (j=0; j<net.layers[i].num_neurons; j++){
 8001308:	f857 2034 	ldr.w	r2, [r7, r4, lsl #3]
 800130c:	429a      	cmp	r2, r3
 800130e:	dc03      	bgt.n	8001318 <generate_random_indices+0x72>
        rand_ws_indices[i - 1] = rand_w_indices;
 8001310:	f84a 8f04 	str.w	r8, [sl, #4]!
    for (i=1; i<net.num_layers; i++){
 8001314:	3401      	adds	r4, #1
 8001316:	e7df      	b.n	80012d8 <generate_random_indices+0x32>
            int *rand_w_idx = get_random_indices(net.layers[i - 1].num_neurons);
 8001318:	f85b 0034 	ldr.w	r0, [fp, r4, lsl #3]
 800131c:	9301      	str	r3, [sp, #4]
 800131e:	f7ff ff13 	bl	8001148 <get_random_indices>
            rand_w_indices[j] = rand_w_idx;
 8001322:	9b01      	ldr	r3, [sp, #4]
 8001324:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
        for (j=0; j<net.layers[i].num_neurons; j++){
 8001328:	3301      	adds	r3, #1
 800132a:	e7ed      	b.n	8001308 <generate_random_indices+0x62>

0800132c <forward_shuffled_without_overhead_activations_at_end>:
            //result = scmd *scmd;
        }
    }
}

void forward_shuffled_without_overhead_activations_at_end(network net, int**** random_indices) {
 800132c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001330:	b08d      	sub	sp, #52	; 0x34
 8001332:	ab08      	add	r3, sp, #32
 8001334:	e883 0003 	stmia.w	r3, {r0, r1}
    int i, j, k, nidx;
    int *rand_n_idx, *rand_w_idx;

    int **rand_n_indices = *random_indices[0];
 8001338:	6813      	ldr	r3, [r2, #0]
 800133a:	9001      	str	r0, [sp, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	9304      	str	r3, [sp, #16]
    int ***rand_ws_indices = random_indices[1];
 8001340:	6853      	ldr	r3, [r2, #4]
 8001342:	9305      	str	r3, [sp, #20]
 8001344:	460c      	mov	r4, r1

    uint8_t result, scmd = 16;
    // for each layer
    for (volatile i=1; i<net.num_layers; i++){
 8001346:	2301      	movs	r3, #1
 8001348:	930b      	str	r3, [sp, #44]	; 0x2c
 800134a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800134c:	9a01      	ldr	r2, [sp, #4]
 800134e:	4293      	cmp	r3, r2
 8001350:	db02      	blt.n	8001358 <forward_shuffled_without_overhead_activations_at_end+0x2c>
            //result = scmd *scmd;
            //result = scmd *scmd;
            //result = scmd *scmd;
        //}
    }
}
 8001352:	b00d      	add	sp, #52	; 0x34
 8001354:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        rand_n_idx = rand_n_indices[i - 1];
 8001358:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800135a:	9a04      	ldr	r2, [sp, #16]
 800135c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001360:	3b01      	subs	r3, #1
        for (j=0; j<net.layers[i].num_neurons; j++){
 8001362:	2700      	movs	r7, #0
        rand_n_idx = rand_n_indices[i - 1];
 8001364:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001368:	9306      	str	r3, [sp, #24]
        for (j=0; j<net.layers[i].num_neurons; j++){
 800136a:	2514      	movs	r5, #20
            for (k=0; k<net.layers[i - 1].num_neurons; k++){
 800136c:	f06f 4a60 	mvn.w	sl, #3758096384	; 0xe0000000
        for (j=0; j<net.layers[i].num_neurons; j++){
 8001370:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001372:	f854 3033 	ldr.w	r3, [r4, r3, lsl #3]
 8001376:	42bb      	cmp	r3, r7
 8001378:	dc0d      	bgt.n	8001396 <forward_shuffled_without_overhead_activations_at_end+0x6a>
            if(i < net.num_layers-1){
 800137a:	9b01      	ldr	r3, [sp, #4]
                net.layers[i].neurons[nidx].a = 1/(1+exp(-net.layers[i].neurons[nidx].z));
 800137c:	fb05 f509 	mul.w	r5, r5, r9
        for (j=0; j<net.layers[i].num_neurons; j++) {
 8001380:	2600      	movs	r6, #0
            if(i < net.num_layers-1){
 8001382:	f103 38ff 	add.w	r8, r3, #4294967295
        for (j=0; j<net.layers[i].num_neurons; j++) {
 8001386:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001388:	f854 3033 	ldr.w	r3, [r4, r3, lsl #3]
 800138c:	42b3      	cmp	r3, r6
            if(i < net.num_layers-1){
 800138e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
        for (j=0; j<net.layers[i].num_neurons; j++) {
 8001390:	dc63      	bgt.n	800145a <forward_shuffled_without_overhead_activations_at_end+0x12e>
    for (volatile i=1; i<net.num_layers; i++){
 8001392:	3301      	adds	r3, #1
 8001394:	e7d8      	b.n	8001348 <forward_shuffled_without_overhead_activations_at_end+0x1c>
            nidx = rand_n_idx[j];  
 8001396:	9b06      	ldr	r3, [sp, #24]
            net.layers[i].neurons[nidx].z = net.layers[i].neurons[nidx].bias;
 8001398:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
            nidx = rand_n_idx[j];  
 800139a:	f853 9027 	ldr.w	r9, [r3, r7, lsl #2]
            net.layers[i].neurons[nidx].z = net.layers[i].neurons[nidx].bias;
 800139e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80013a0:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 80013a4:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
 80013a8:	6852      	ldr	r2, [r2, #4]
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	fb05 f609 	mul.w	r6, r5, r9
 80013b0:	4432      	add	r2, r6
 80013b2:	4433      	add	r3, r6
 80013b4:	6892      	ldr	r2, [r2, #8]
 80013b6:	60da      	str	r2, [r3, #12]
            rand_w_idx = rand_ws_indices[i - 1][j];
 80013b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80013ba:	9a05      	ldr	r2, [sp, #20]
 80013bc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80013c0:	3b01      	subs	r3, #1
            for (k=0; k<net.layers[i - 1].num_neurons; k++){
 80013c2:	f04f 0800 	mov.w	r8, #0
            rand_w_idx = rand_ws_indices[i - 1][j];
 80013c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013ca:	f853 2027 	ldr.w	r2, [r3, r7, lsl #2]
                ((net.layers[i-1].neurons[rand_w_idx[k]].weights[nidx]) * (net.layers[i-1].neurons[rand_w_idx[k]].a));
 80013ce:	ea4f 0389 	mov.w	r3, r9, lsl #2
 80013d2:	9303      	str	r3, [sp, #12]
            for (k=0; k<net.layers[i - 1].num_neurons; k++){
 80013d4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80013d6:	4453      	add	r3, sl
 80013d8:	f854 3033 	ldr.w	r3, [r4, r3, lsl #3]
 80013dc:	4543      	cmp	r3, r8
 80013de:	dc0d      	bgt.n	80013fc <forward_shuffled_without_overhead_activations_at_end+0xd0>
            net.layers[i].neurons[nidx].a = net.layers[i].neurons[nidx].z;
 80013e0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80013e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80013e4:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 80013e8:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
 80013ec:	6852      	ldr	r2, [r2, #4]
 80013ee:	685b      	ldr	r3, [r3, #4]
 80013f0:	4433      	add	r3, r6
 80013f2:	4416      	add	r6, r2
        for (j=0; j<net.layers[i].num_neurons; j++){
 80013f4:	3701      	adds	r7, #1
            net.layers[i].neurons[nidx].a = net.layers[i].neurons[nidx].z;
 80013f6:	68f2      	ldr	r2, [r6, #12]
 80013f8:	611a      	str	r2, [r3, #16]
        for (j=0; j<net.layers[i].num_neurons; j++){
 80013fa:	e7b9      	b.n	8001370 <forward_shuffled_without_overhead_activations_at_end+0x44>
                ((net.layers[i-1].neurons[rand_w_idx[k]].weights[nidx]) * (net.layers[i-1].neurons[rand_w_idx[k]].a));
 80013fc:	f852 1028 	ldr.w	r1, [r2, r8, lsl #2]
                net.layers[i].neurons[nidx].z = net.layers[i].neurons[nidx].z +
 8001400:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
                ((net.layers[i-1].neurons[rand_w_idx[k]].weights[nidx]) * (net.layers[i-1].neurons[rand_w_idx[k]].a));
 8001402:	980b      	ldr	r0, [sp, #44]	; 0x2c
                net.layers[i].neurons[nidx].z = net.layers[i].neurons[nidx].z +
 8001404:	9302      	str	r3, [sp, #8]
                ((net.layers[i-1].neurons[rand_w_idx[k]].weights[nidx]) * (net.layers[i-1].neurons[rand_w_idx[k]].a));
 8001406:	fb05 fc01 	mul.w	ip, r5, r1
 800140a:	4450      	add	r0, sl
 800140c:	990b      	ldr	r1, [sp, #44]	; 0x2c
                net.layers[i].neurons[nidx].z = net.layers[i].neurons[nidx].z +
 800140e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
                ((net.layers[i-1].neurons[rand_w_idx[k]].weights[nidx]) * (net.layers[i-1].neurons[rand_w_idx[k]].a));
 8001410:	9207      	str	r2, [sp, #28]
 8001412:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
 8001416:	4451      	add	r1, sl
                net.layers[i].neurons[nidx].z = net.layers[i].neurons[nidx].z +
 8001418:	eb04 0ec3 	add.w	lr, r4, r3, lsl #3
                ((net.layers[i-1].neurons[rand_w_idx[k]].weights[nidx]) * (net.layers[i-1].neurons[rand_w_idx[k]].a));
 800141c:	6840      	ldr	r0, [r0, #4]
                net.layers[i].neurons[nidx].z = net.layers[i].neurons[nidx].z +
 800141e:	f8de 3004 	ldr.w	r3, [lr, #4]
                ((net.layers[i-1].neurons[rand_w_idx[k]].weights[nidx]) * (net.layers[i-1].neurons[rand_w_idx[k]].a));
 8001422:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
 8001426:	4460      	add	r0, ip
 8001428:	6849      	ldr	r1, [r1, #4]
 800142a:	6840      	ldr	r0, [r0, #4]
 800142c:	448c      	add	ip, r1
                net.layers[i].neurons[nidx].z = net.layers[i].neurons[nidx].z +
 800142e:	eb03 0b06 	add.w	fp, r3, r6
                ((net.layers[i-1].neurons[rand_w_idx[k]].weights[nidx]) * (net.layers[i-1].neurons[rand_w_idx[k]].a));
 8001432:	9b03      	ldr	r3, [sp, #12]
 8001434:	f8dc 1010 	ldr.w	r1, [ip, #16]
 8001438:	58c0      	ldr	r0, [r0, r3]
 800143a:	f7fe fec9 	bl	80001d0 <__aeabi_fmul>
                net.layers[i].neurons[nidx].z = net.layers[i].neurons[nidx].z +
 800143e:	9b02      	ldr	r3, [sp, #8]
 8001440:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
            for (k=0; k<net.layers[i - 1].num_neurons; k++){
 8001444:	f108 0801 	add.w	r8, r8, #1
                net.layers[i].neurons[nidx].z = net.layers[i].neurons[nidx].z +
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	4433      	add	r3, r6
 800144c:	68d9      	ldr	r1, [r3, #12]
 800144e:	f7ff fc47 	bl	8000ce0 <__addsf3>
            for (k=0; k<net.layers[i - 1].num_neurons; k++){
 8001452:	9a07      	ldr	r2, [sp, #28]
                net.layers[i].neurons[nidx].z = net.layers[i].neurons[nidx].z +
 8001454:	f8cb 000c 	str.w	r0, [fp, #12]
            for (k=0; k<net.layers[i - 1].num_neurons; k++){
 8001458:	e7bc      	b.n	80013d4 <forward_shuffled_without_overhead_activations_at_end+0xa8>
            if(i < net.num_layers-1){
 800145a:	4598      	cmp	r8, r3
                if((net.layers[i].neurons[nidx].z) < 0)
 800145c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800145e:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	442b      	add	r3, r5
            if(i < net.num_layers-1){
 8001466:	dd19      	ble.n	800149c <forward_shuffled_without_overhead_activations_at_end+0x170>
                if((net.layers[i].neurons[nidx].z) < 0)
 8001468:	68d8      	ldr	r0, [r3, #12]
 800146a:	2100      	movs	r1, #0
 800146c:	f7ff fd8e 	bl	8000f8c <__aeabi_fcmplt>
 8001470:	b140      	cbz	r0, 8001484 <forward_shuffled_without_overhead_activations_at_end+0x158>
                    net.layers[i].neurons[nidx].a = 0;
 8001472:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001474:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
 8001478:	2200      	movs	r2, #0
 800147a:	685b      	ldr	r3, [r3, #4]
 800147c:	442b      	add	r3, r5
                    net.layers[i].neurons[nidx].a = net.layers[i].neurons[nidx].z;
 800147e:	611a      	str	r2, [r3, #16]
        for (j=0; j<net.layers[i].num_neurons; j++) {
 8001480:	3601      	adds	r6, #1
 8001482:	e780      	b.n	8001386 <forward_shuffled_without_overhead_activations_at_end+0x5a>
                    net.layers[i].neurons[nidx].a = net.layers[i].neurons[nidx].z;
 8001484:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8001486:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001488:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 800148c:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
 8001490:	6852      	ldr	r2, [r2, #4]
 8001492:	685b      	ldr	r3, [r3, #4]
 8001494:	442a      	add	r2, r5
 8001496:	442b      	add	r3, r5
 8001498:	68d2      	ldr	r2, [r2, #12]
 800149a:	e7f0      	b.n	800147e <forward_shuffled_without_overhead_activations_at_end+0x152>
                net.layers[i].neurons[nidx].a = 1/(1+exp(-net.layers[i].neurons[nidx].z));
 800149c:	68d8      	ldr	r0, [r3, #12]
 800149e:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80014a2:	f7ff f8ad 	bl	8000600 <__aeabi_f2d>
 80014a6:	f001 f877 	bl	8002598 <exp>
 80014aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80014ac:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
 80014b0:	2200      	movs	r2, #0
 80014b2:	685f      	ldr	r7, [r3, #4]
 80014b4:	4b06      	ldr	r3, [pc, #24]	; (80014d0 <forward_shuffled_without_overhead_activations_at_end+0x1a4>)
 80014b6:	f7fe ff45 	bl	8000344 <__adddf3>
 80014ba:	4602      	mov	r2, r0
 80014bc:	460b      	mov	r3, r1
 80014be:	2000      	movs	r0, #0
 80014c0:	4903      	ldr	r1, [pc, #12]	; (80014d0 <forward_shuffled_without_overhead_activations_at_end+0x1a4>)
 80014c2:	f7ff fa1f 	bl	8000904 <__aeabi_ddiv>
 80014c6:	f7ff fbb5 	bl	8000c34 <__aeabi_d2f>
 80014ca:	442f      	add	r7, r5
 80014cc:	6138      	str	r0, [r7, #16]
 80014ce:	e7d7      	b.n	8001480 <forward_shuffled_without_overhead_activations_at_end+0x154>
 80014d0:	3ff00000 	.word	0x3ff00000

080014d4 <ss_crc>:


// 0xA6 formerly 
#define CW_CRC 0x4D 
uint8_t ss_crc(uint8_t *buf, uint8_t len)
{
 80014d4:	4603      	mov	r3, r0
	unsigned int k = 0;
	uint8_t crc = 0x00;
	while (len--) {
 80014d6:	4401      	add	r1, r0
	uint8_t crc = 0x00;
 80014d8:	2000      	movs	r0, #0
	while (len--) {
 80014da:	428b      	cmp	r3, r1
 80014dc:	d100      	bne.n	80014e0 <ss_crc+0xc>
			crc = crc & 0x80 ? (crc << 1) ^ CW_CRC: crc << 1;
		}
	}
	return crc;

}
 80014de:	4770      	bx	lr
		crc ^= *buf++;
 80014e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80014e4:	4050      	eors	r0, r2
 80014e6:	2208      	movs	r2, #8
			crc = crc & 0x80 ? (crc << 1) ^ CW_CRC: crc << 1;
 80014e8:	f010 0f80 	tst.w	r0, #128	; 0x80
 80014ec:	ea4f 0040 	mov.w	r0, r0, lsl #1
 80014f0:	bf18      	it	ne
 80014f2:	f080 004d 	eorne.w	r0, r0, #77	; 0x4d
		for (k = 0; k < 8; k++) {
 80014f6:	3a01      	subs	r2, #1
			crc = crc & 0x80 ? (crc << 1) ^ CW_CRC: crc << 1;
 80014f8:	b2c0      	uxtb	r0, r0
		for (k = 0; k < 8; k++) {
 80014fa:	d1f5      	bne.n	80014e8 <ss_crc+0x14>
 80014fc:	e7ed      	b.n	80014da <ss_crc+0x6>

080014fe <stuff_data>:
    return 0x00;

}

uint8_t stuff_data(uint8_t *buf, uint8_t len)
{
 80014fe:	b530      	push	{r4, r5, lr}
	uint8_t i = 1;
	uint8_t last = 0;
 8001500:	2200      	movs	r2, #0
 8001502:	4604      	mov	r4, r0
	uint8_t i = 1;
 8001504:	2301      	movs	r3, #1
	for (; i < len; i++) {
 8001506:	428b      	cmp	r3, r1
 8001508:	d301      	bcc.n	800150e <stuff_data+0x10>
			buf[last] = i - last;
			last = i;
		}
	}
	return 0x00;
}
 800150a:	2000      	movs	r0, #0
 800150c:	bd30      	pop	{r4, r5, pc}
		if (buf[i] == FRAME_BYTE) {
 800150e:	f814 5f01 	ldrb.w	r5, [r4, #1]!
 8001512:	b915      	cbnz	r5, 800151a <stuff_data+0x1c>
			buf[last] = i - last;
 8001514:	1a9d      	subs	r5, r3, r2
 8001516:	5485      	strb	r5, [r0, r2]
 8001518:	461a      	mov	r2, r3
	for (; i < len; i++) {
 800151a:	3301      	adds	r3, #1
 800151c:	b2db      	uxtb	r3, r3
 800151e:	e7f2      	b.n	8001506 <stuff_data+0x8>

08001520 <unstuff_data>:

uint8_t unstuff_data(uint8_t *buf, uint8_t len)
{
 8001520:	b510      	push	{r4, lr}
	uint8_t next = buf[0];
 8001522:	7802      	ldrb	r2, [r0, #0]
	buf[0] = 0x00;
 8001524:	2400      	movs	r4, #0
{
 8001526:	4603      	mov	r3, r0
	buf[0] = 0x00;
 8001528:	7004      	strb	r4, [r0, #0]
	uint8_t next = buf[0];
 800152a:	4610      	mov	r0, r2
	//len -= 1;
	uint8_t tmp = next;
	while ((next < len) && tmp != 0) {
 800152c:	4288      	cmp	r0, r1
 800152e:	d200      	bcs.n	8001532 <unstuff_data+0x12>
 8001530:	b902      	cbnz	r2, 8001534 <unstuff_data+0x14>
		tmp = buf[next];
		buf[next] = FRAME_BYTE;
		next += tmp;
	}
	return next;
}
 8001532:	bd10      	pop	{r4, pc}
		tmp = buf[next];
 8001534:	5c1a      	ldrb	r2, [r3, r0]
		buf[next] = FRAME_BYTE;
 8001536:	541c      	strb	r4, [r3, r0]
		next += tmp;
 8001538:	4410      	add	r0, r2
 800153a:	b2c0      	uxtb	r0, r0
 800153c:	e7f6      	b.n	800152c <unstuff_data+0xc>
 800153e:	0000      	movs	r0, r0

08001540 <simpleserial_addcmd>:
	simpleserial_addcmd('v', 0, check_version);
    simpleserial_addcmd('w', 0, ss_get_commands);
}

int simpleserial_addcmd(char c, unsigned int len, uint8_t (*fp)(uint8_t, uint8_t, uint8_t, uint8_t*))
{
 8001540:	b538      	push	{r3, r4, r5, lr}
	if(num_commands >= MAX_SS_CMDS) {
 8001542:	4d0b      	ldr	r5, [pc, #44]	; (8001570 <simpleserial_addcmd+0x30>)
 8001544:	682b      	ldr	r3, [r5, #0]
 8001546:	2b0f      	cmp	r3, #15
 8001548:	dd04      	ble.n	8001554 <simpleserial_addcmd+0x14>
		putch('a');
 800154a:	2061      	movs	r0, #97	; 0x61
		return 1;
	}

	if(len >= MAX_SS_LEN) {
		putch('b');
 800154c:	f000 f9b2 	bl	80018b4 <putch>
		return 1;
 8001550:	2001      	movs	r0, #1
	commands[num_commands].len = len;
	commands[num_commands].fp  = fp;
	num_commands++;

	return 0;
}
 8001552:	bd38      	pop	{r3, r4, r5, pc}
	if(len >= MAX_SS_LEN) {
 8001554:	29ff      	cmp	r1, #255	; 0xff
 8001556:	d901      	bls.n	800155c <simpleserial_addcmd+0x1c>
		putch('b');
 8001558:	2062      	movs	r0, #98	; 0x62
 800155a:	e7f7      	b.n	800154c <simpleserial_addcmd+0xc>
	commands[num_commands].c   = c;
 800155c:	240c      	movs	r4, #12
 800155e:	fb04 5403 	mla	r4, r4, r3, r5
	num_commands++;
 8001562:	3301      	adds	r3, #1
	commands[num_commands].c   = c;
 8001564:	7120      	strb	r0, [r4, #4]
	commands[num_commands].fp  = fp;
 8001566:	e9c4 1202 	strd	r1, r2, [r4, #8]
	num_commands++;
 800156a:	602b      	str	r3, [r5, #0]
	return 0;
 800156c:	2000      	movs	r0, #0
 800156e:	e7f0      	b.n	8001552 <simpleserial_addcmd+0x12>
 8001570:	20000084 	.word	0x20000084

08001574 <simpleserial_init>:
{
 8001574:	b508      	push	{r3, lr}
	simpleserial_addcmd('v', 0, check_version);
 8001576:	4a06      	ldr	r2, [pc, #24]	; (8001590 <simpleserial_init+0x1c>)
 8001578:	2100      	movs	r1, #0
 800157a:	2076      	movs	r0, #118	; 0x76
 800157c:	f7ff ffe0 	bl	8001540 <simpleserial_addcmd>
}
 8001580:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    simpleserial_addcmd('w', 0, ss_get_commands);
 8001584:	4a03      	ldr	r2, [pc, #12]	; (8001594 <simpleserial_init+0x20>)
 8001586:	2100      	movs	r1, #0
 8001588:	2077      	movs	r0, #119	; 0x77
 800158a:	f7ff bfd9 	b.w	8001540 <simpleserial_addcmd>
 800158e:	bf00      	nop
 8001590:	080015ef 	.word	0x080015ef
 8001594:	0800160d 	.word	0x0800160d

08001598 <simpleserial_put>:
	simpleserial_put('e', 0x01, &err);
	return;
}

void simpleserial_put(char c, uint8_t size, uint8_t* output)
{
 8001598:	b570      	push	{r4, r5, r6, lr}
 800159a:	b0c0      	sub	sp, #256	; 0x100
 800159c:	460c      	mov	r4, r1
	uint8_t data_buf[MAX_SS_LEN];
	data_buf[0] = 0x00;
 800159e:	2500      	movs	r5, #0
{
 80015a0:	4611      	mov	r1, r2
	data_buf[1] = c;
 80015a2:	f88d 0001 	strb.w	r0, [sp, #1]
	data_buf[2] = size;
	int i = 0;
	for (; i < size; i++) {
		data_buf[i + 3] = output[i];
 80015a6:	4622      	mov	r2, r4
 80015a8:	f10d 0003 	add.w	r0, sp, #3
	data_buf[2] = size;
 80015ac:	f88d 4002 	strb.w	r4, [sp, #2]
	data_buf[0] = 0x00;
 80015b0:	f88d 5000 	strb.w	r5, [sp]
		data_buf[i + 3] = output[i];
 80015b4:	f001 fa3a 	bl	8002a2c <memcpy>
	}
	data_buf[i + 3] = ss_crc(data_buf+1, size+2);
 80015b8:	1ca1      	adds	r1, r4, #2
 80015ba:	b2c9      	uxtb	r1, r1
 80015bc:	f10d 0001 	add.w	r0, sp, #1
 80015c0:	f7ff ff88 	bl	80014d4 <ss_crc>
 80015c4:	eb0d 0304 	add.w	r3, sp, r4
	data_buf[i + 4] = 0x00;
 80015c8:	1d26      	adds	r6, r4, #4
	stuff_data(data_buf, i + 5);
 80015ca:	1d61      	adds	r1, r4, #5
	data_buf[i + 3] = ss_crc(data_buf+1, size+2);
 80015cc:	70d8      	strb	r0, [r3, #3]
	stuff_data(data_buf, i + 5);
 80015ce:	b2c9      	uxtb	r1, r1
 80015d0:	4668      	mov	r0, sp
	data_buf[i + 4] = 0x00;
 80015d2:	f80d 5006 	strb.w	r5, [sp, r6]
	stuff_data(data_buf, i + 5);
 80015d6:	f7ff ff92 	bl	80014fe <stuff_data>
	for (int i = 0; i < size + 5; i++) {
 80015da:	466c      	mov	r4, sp
		putch(data_buf[i]);
 80015dc:	f814 0b01 	ldrb.w	r0, [r4], #1
	for (int i = 0; i < size + 5; i++) {
 80015e0:	3501      	adds	r5, #1
		putch(data_buf[i]);
 80015e2:	f000 f967 	bl	80018b4 <putch>
	for (int i = 0; i < size + 5; i++) {
 80015e6:	42ae      	cmp	r6, r5
 80015e8:	daf8      	bge.n	80015dc <simpleserial_put+0x44>
	}
}
 80015ea:	b040      	add	sp, #256	; 0x100
 80015ec:	bd70      	pop	{r4, r5, r6, pc}

080015ee <check_version>:
{
 80015ee:	b507      	push	{r0, r1, r2, lr}
	uint8_t ver = SS_VER;
 80015f0:	2303      	movs	r3, #3
	simpleserial_put('r', 1, &ver);
 80015f2:	f10d 0207 	add.w	r2, sp, #7
 80015f6:	2101      	movs	r1, #1
 80015f8:	2072      	movs	r0, #114	; 0x72
	uint8_t ver = SS_VER;
 80015fa:	f88d 3007 	strb.w	r3, [sp, #7]
	simpleserial_put('r', 1, &ver);
 80015fe:	f7ff ffcb 	bl	8001598 <simpleserial_put>
}
 8001602:	2000      	movs	r0, #0
 8001604:	b003      	add	sp, #12
 8001606:	f85d fb04 	ldr.w	pc, [sp], #4
 800160a:	0000      	movs	r0, r0

0800160c <ss_get_commands>:
{
 800160c:	b530      	push	{r4, r5, lr}
    for (uint8_t i = 0; i < (num_commands & 0xFF); i++) {
 800160e:	480c      	ldr	r0, [pc, #48]	; (8001640 <ss_get_commands+0x34>)
 8001610:	7801      	ldrb	r1, [r0, #0]
{
 8001612:	b085      	sub	sp, #20
    for (uint8_t i = 0; i < (num_commands & 0xFF); i++) {
 8001614:	2200      	movs	r2, #0
        cmd_chars[i] = commands[i].c;
 8001616:	240c      	movs	r4, #12
    for (uint8_t i = 0; i < (num_commands & 0xFF); i++) {
 8001618:	b2d3      	uxtb	r3, r2
 800161a:	428b      	cmp	r3, r1
 800161c:	f102 0201 	add.w	r2, r2, #1
 8001620:	db06      	blt.n	8001630 <ss_get_commands+0x24>
    simpleserial_put('r', num_commands & 0xFF, (void *)cmd_chars);
 8001622:	466a      	mov	r2, sp
 8001624:	2072      	movs	r0, #114	; 0x72
 8001626:	f7ff ffb7 	bl	8001598 <simpleserial_put>
}
 800162a:	2000      	movs	r0, #0
 800162c:	b005      	add	sp, #20
 800162e:	bd30      	pop	{r4, r5, pc}
        cmd_chars[i] = commands[i].c;
 8001630:	ad04      	add	r5, sp, #16
 8001632:	441d      	add	r5, r3
 8001634:	fb04 0303 	mla	r3, r4, r3, r0
 8001638:	791b      	ldrb	r3, [r3, #4]
 800163a:	f805 3c10 	strb.w	r3, [r5, #-16]
    for (uint8_t i = 0; i < (num_commands & 0xFF); i++) {
 800163e:	e7eb      	b.n	8001618 <ss_get_commands+0xc>
 8001640:	20000084 	.word	0x20000084

08001644 <simpleserial_get>:
{
 8001644:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001648:	b0c2      	sub	sp, #264	; 0x108
	uint8_t err = 0;
 800164a:	2500      	movs	r5, #0
 800164c:	ae02      	add	r6, sp, #8
 800164e:	f88d 5007 	strb.w	r5, [sp, #7]
	for (int i = 0; i < 4; i++) {
 8001652:	4634      	mov	r4, r6
		data_buf[i] = getch(); //PTR, cmd, scmd, len
 8001654:	f000 f914 	bl	8001880 <getch>
 8001658:	f806 0b01 	strb.w	r0, [r6], #1
		if (data_buf[i] == FRAME_BYTE) {
 800165c:	b958      	cbnz	r0, 8001676 <simpleserial_get+0x32>
			err = SS_ERR_FRAME_BYTE;
 800165e:	2305      	movs	r3, #5
		err = SS_ERR_CRC;
 8001660:	f88d 3007 	strb.w	r3, [sp, #7]
	simpleserial_put('e', 0x01, &err);
 8001664:	f10d 0207 	add.w	r2, sp, #7
 8001668:	2101      	movs	r1, #1
 800166a:	2065      	movs	r0, #101	; 0x65
 800166c:	f7ff ff94 	bl	8001598 <simpleserial_put>
}
 8001670:	b042      	add	sp, #264	; 0x108
 8001672:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	for (int i = 0; i < 4; i++) {
 8001676:	3501      	adds	r5, #1
 8001678:	2d04      	cmp	r5, #4
 800167a:	d1eb      	bne.n	8001654 <simpleserial_get+0x10>
	uint8_t next_frame = unstuff_data(data_buf, 4);
 800167c:	4629      	mov	r1, r5
 800167e:	4620      	mov	r0, r4
 8001680:	f7ff ff4e 	bl	8001520 <unstuff_data>
	for(c = 0; c < num_commands; c++)
 8001684:	4f25      	ldr	r7, [pc, #148]	; (800171c <simpleserial_get+0xd8>)
		if(commands[c].c == data_buf[1])
 8001686:	7861      	ldrb	r1, [r4, #1]
	for(c = 0; c < num_commands; c++)
 8001688:	683a      	ldr	r2, [r7, #0]
	uint8_t next_frame = unstuff_data(data_buf, 4);
 800168a:	4680      	mov	r8, r0
	for(c = 0; c < num_commands; c++)
 800168c:	2300      	movs	r3, #0
		if(commands[c].c == data_buf[1])
 800168e:	200c      	movs	r0, #12
	for(c = 0; c < num_commands; c++)
 8001690:	fa5f f983 	uxtb.w	r9, r3
 8001694:	4591      	cmp	r9, r2
 8001696:	db02      	blt.n	800169e <simpleserial_get+0x5a>
	if (c == num_commands) {
 8001698:	d107      	bne.n	80016aa <simpleserial_get+0x66>
		err = SS_ERR_CMD;
 800169a:	2301      	movs	r3, #1
 800169c:	e7e0      	b.n	8001660 <simpleserial_get+0x1c>
		if(commands[c].c == data_buf[1])
 800169e:	fb00 7609 	mla	r6, r0, r9, r7
 80016a2:	3301      	adds	r3, #1
 80016a4:	7936      	ldrb	r6, [r6, #4]
 80016a6:	428e      	cmp	r6, r1
 80016a8:	d1f2      	bne.n	8001690 <simpleserial_get+0x4c>
	if ((data_buf[3] + 5) < next_frame) {
 80016aa:	78e3      	ldrb	r3, [r4, #3]
 80016ac:	3305      	adds	r3, #5
 80016ae:	4543      	cmp	r3, r8
 80016b0:	da02      	bge.n	80016b8 <simpleserial_get+0x74>
		err = SS_ERR_LEN;
 80016b2:	2304      	movs	r3, #4
 80016b4:	e7d4      	b.n	8001660 <simpleserial_get+0x1c>
 80016b6:	4635      	mov	r5, r6
		data_buf[i] = getch();
 80016b8:	f000 f8e2 	bl	8001880 <getch>
 80016bc:	5560      	strb	r0, [r4, r5]
		if (data_buf[i] == FRAME_BYTE) {
 80016be:	2800      	cmp	r0, #0
 80016c0:	d0cd      	beq.n	800165e <simpleserial_get+0x1a>
	for (; i < data_buf[3] + 5; i++) {
 80016c2:	78e3      	ldrb	r3, [r4, #3]
 80016c4:	1c6e      	adds	r6, r5, #1
 80016c6:	3304      	adds	r3, #4
 80016c8:	42b3      	cmp	r3, r6
 80016ca:	daf4      	bge.n	80016b6 <simpleserial_get+0x72>
	data_buf[i] = getch();
 80016cc:	f000 f8d8 	bl	8001880 <getch>
 80016d0:	55a0      	strb	r0, [r4, r6]
	if (data_buf[i] != FRAME_BYTE) {
 80016d2:	2800      	cmp	r0, #0
 80016d4:	d1ed      	bne.n	80016b2 <simpleserial_get+0x6e>
	unstuff_data(data_buf + next_frame, i - next_frame + 1);
 80016d6:	f1c8 0101 	rsb	r1, r8, #1
 80016da:	fa51 f186 	uxtab	r1, r1, r6
 80016de:	b2c9      	uxtb	r1, r1
 80016e0:	fa5f fa86 	uxtb.w	sl, r6
 80016e4:	eb04 0008 	add.w	r0, r4, r8
 80016e8:	f7ff ff1a 	bl	8001520 <unstuff_data>
	uint8_t crc = ss_crc(data_buf+1, i-2);
 80016ec:	f1aa 0102 	sub.w	r1, sl, #2
 80016f0:	b2c9      	uxtb	r1, r1
 80016f2:	f10d 0009 	add.w	r0, sp, #9
 80016f6:	f7ff feed 	bl	80014d4 <ss_crc>
	if (crc != data_buf[i-1]) {
 80016fa:	5d63      	ldrb	r3, [r4, r5]
 80016fc:	4283      	cmp	r3, r0
 80016fe:	d001      	beq.n	8001704 <simpleserial_get+0xc0>
		err = SS_ERR_CRC;
 8001700:	2302      	movs	r3, #2
 8001702:	e7ad      	b.n	8001660 <simpleserial_get+0x1c>
	err = commands[c].fp(data_buf[1], data_buf[2], data_buf[3], data_buf+4);
 8001704:	230c      	movs	r3, #12
 8001706:	fb03 7709 	mla	r7, r3, r9, r7
 800170a:	78e2      	ldrb	r2, [r4, #3]
 800170c:	68fd      	ldr	r5, [r7, #12]
 800170e:	78a1      	ldrb	r1, [r4, #2]
 8001710:	7860      	ldrb	r0, [r4, #1]
 8001712:	446b      	add	r3, sp
 8001714:	47a8      	blx	r5
 8001716:	f88d 0007 	strb.w	r0, [sp, #7]
 800171a:	e7a3      	b.n	8001664 <simpleserial_get+0x20>
 800171c:	20000084 	.word	0x20000084

08001720 <platform_init>:

UART_HandleTypeDef UartHandle;


void platform_init(void)
{
 8001720:	b570      	push	{r4, r5, r6, lr}
 8001722:	b096      	sub	sp, #88	; 0x58
     HAL_RCC_ClockConfig(&RCC_ClkInitStruct, flash_latency);
  #else
     RCC_OscInitTypeDef RCC_OscInitStruct;
     RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI;
     RCC_OscInitStruct.HSEState       = RCC_HSE_BYPASS;
     RCC_OscInitStruct.HSIState       = RCC_HSI_OFF;
 8001724:	2400      	movs	r4, #0
     RCC_OscInitStruct.HSEState       = RCC_HSE_BYPASS;
 8001726:	2603      	movs	r6, #3
 8001728:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
     RCC_OscInitStruct.PLL.PLLSource  = RCC_PLL_NONE;
     HAL_RCC_OscConfig(&RCC_OscInitStruct);
 800172c:	a80c      	add	r0, sp, #48	; 0x30

     RCC_ClkInitTypeDef RCC_ClkInitStruct;
     RCC_ClkInitStruct.ClockType      = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
     RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_HSE;
 800172e:	2501      	movs	r5, #1
     RCC_OscInitStruct.HSEState       = RCC_HSE_BYPASS;
 8001730:	e9cd 630c 	strd	r6, r3, [sp, #48]	; 0x30
     RCC_OscInitStruct.HSIState       = RCC_HSI_OFF;
 8001734:	9410      	str	r4, [sp, #64]	; 0x40
     RCC_OscInitStruct.PLL.PLLSource  = RCC_PLL_NONE;
 8001736:	9414      	str	r4, [sp, #80]	; 0x50
     HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8001738:	f000 f8d4 	bl	80018e4 <HAL_RCC_OscConfig>
     RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_HSE;
 800173c:	230f      	movs	r3, #15
     RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;
     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
     RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
     uint32_t flash_latency = 0;
     HAL_RCC_ClockConfig(&RCC_ClkInitStruct, flash_latency);
 800173e:	4621      	mov	r1, r4
 8001740:	a802      	add	r0, sp, #8
     RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_HSE;
 8001742:	e9cd 3502 	strd	r3, r5, [sp, #8]
     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001746:	e9cd 4404 	strd	r4, r4, [sp, #16]
     RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800174a:	9406      	str	r4, [sp, #24]
     HAL_RCC_ClockConfig(&RCC_ClkInitStruct, flash_latency);
 800174c:	f000 fb38 	bl	8001dc0 <HAL_RCC_ClockConfig>




#if (PLATFORM==CWLITEARM)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001750:	4b11      	ldr	r3, [pc, #68]	; (8001798 <platform_init+0x78>)
 8001752:	695a      	ldr	r2, [r3, #20]
 8001754:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001758:	615a      	str	r2, [r3, #20]
 800175a:	695b      	ldr	r3, [r3, #20]
  GPIO_InitTypeDef GpioInit;
  GpioInit.Pin       = GPIO_PIN_13 | GPIO_PIN_14;
  GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
  GpioInit.Pull      = GPIO_NOPULL;
  GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 800175c:	e9cd 4609 	strd	r4, r6, [sp, #36]	; 0x24
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001760:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
  HAL_GPIO_Init(GPIOC, &GpioInit);
 8001764:	4c0d      	ldr	r4, [pc, #52]	; (800179c <platform_init+0x7c>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001766:	9301      	str	r3, [sp, #4]
 8001768:	9b01      	ldr	r3, [sp, #4]
  HAL_GPIO_Init(GPIOC, &GpioInit);
 800176a:	a907      	add	r1, sp, #28
  GpioInit.Pin       = GPIO_PIN_13 | GPIO_PIN_14;
 800176c:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
  HAL_GPIO_Init(GPIOC, &GpioInit);
 8001770:	4620      	mov	r0, r4
  GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 8001772:	e9cd 3507 	strd	r3, r5, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GpioInit);
 8001776:	f000 fbc9 	bl	8001f0c <HAL_GPIO_Init>

  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, SET);
 800177a:	462a      	mov	r2, r5
 800177c:	4620      	mov	r0, r4
 800177e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001782:	f000 fc87 	bl	8002094 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, SET);
 8001786:	462a      	mov	r2, r5
 8001788:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800178c:	4620      	mov	r0, r4
 800178e:	f000 fc81 	bl	8002094 <HAL_GPIO_WritePin>
#endif
}
 8001792:	b016      	add	sp, #88	; 0x58
 8001794:	bd70      	pop	{r4, r5, r6, pc}
 8001796:	bf00      	nop
 8001798:	40021000 	.word	0x40021000
 800179c:	48000800 	.word	0x48000800

080017a0 <init_uart>:

void init_uart(void)
{
 80017a0:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GpioInit;
  GpioInit.Pin       = GPIO_PIN_9 | GPIO_PIN_10;
  GpioInit.Mode      = GPIO_MODE_AF_PP;
 80017a2:	f44f 62c0 	mov.w	r2, #1536	; 0x600
{
 80017a6:	b088      	sub	sp, #32
  GpioInit.Mode      = GPIO_MODE_AF_PP;
 80017a8:	2302      	movs	r3, #2
 80017aa:	e9cd 2303 	strd	r2, r3, [sp, #12]
  GpioInit.Pull      = GPIO_PULLUP;
  GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 80017ae:	2101      	movs	r1, #1
 80017b0:	2303      	movs	r3, #3
 80017b2:	e9cd 1305 	strd	r1, r3, [sp, #20]
  GpioInit.Alternate = GPIO_AF7_USART1;
  __GPIOA_CLK_ENABLE();
 80017b6:	4c16      	ldr	r4, [pc, #88]	; (8001810 <init_uart+0x70>)
  GpioInit.Alternate = GPIO_AF7_USART1;
 80017b8:	2307      	movs	r3, #7
 80017ba:	9307      	str	r3, [sp, #28]
  __GPIOA_CLK_ENABLE();
 80017bc:	6963      	ldr	r3, [r4, #20]
 80017be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017c2:	6163      	str	r3, [r4, #20]
 80017c4:	6963      	ldr	r3, [r4, #20]
 80017c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017ca:	9301      	str	r3, [sp, #4]
  HAL_GPIO_Init(GPIOA, &GpioInit);
 80017cc:	a903      	add	r1, sp, #12
 80017ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  __GPIOA_CLK_ENABLE();
 80017d2:	9b01      	ldr	r3, [sp, #4]
  HAL_GPIO_Init(GPIOA, &GpioInit);
 80017d4:	f000 fb9a 	bl	8001f0c <HAL_GPIO_Init>

  UartHandle.Instance        = USART1;
 80017d8:	480e      	ldr	r0, [pc, #56]	; (8001814 <init_uart+0x74>)
  #if SS_VER==SS_VER_2_1
  UartHandle.Init.BaudRate   = 230400;
 80017da:	f8df c03c 	ldr.w	ip, [pc, #60]	; 8001818 <init_uart+0x78>
 80017de:	f44f 3361 	mov.w	r3, #230400	; 0x38400
 80017e2:	e9c0 c300 	strd	ip, r3, [r0]
  #else
  UartHandle.Init.BaudRate   = 38400;
  #endif
  UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 80017e6:	2300      	movs	r3, #0
  UartHandle.Init.StopBits   = UART_STOPBITS_1;
 80017e8:	e9c0 3302 	strd	r3, r3, [r0, #8]
  UartHandle.Init.Parity     = UART_PARITY_NONE;
 80017ec:	6103      	str	r3, [r0, #16]
  UartHandle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 80017ee:	6183      	str	r3, [r0, #24]
  UartHandle.Init.Mode       = UART_MODE_TX_RX;
 80017f0:	230c      	movs	r3, #12
 80017f2:	6143      	str	r3, [r0, #20]
  __USART1_CLK_ENABLE();
 80017f4:	69a3      	ldr	r3, [r4, #24]
 80017f6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017fa:	61a3      	str	r3, [r4, #24]
 80017fc:	69a3      	ldr	r3, [r4, #24]
 80017fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001802:	9302      	str	r3, [sp, #8]
 8001804:	9b02      	ldr	r3, [sp, #8]
  HAL_UART_Init(&UartHandle);
 8001806:	f000 fd99 	bl	800233c <HAL_UART_Init>
}
 800180a:	b008      	add	sp, #32
 800180c:	bd10      	pop	{r4, pc}
 800180e:	bf00      	nop
 8001810:	40021000 	.word	0x40021000
 8001814:	20000148 	.word	0x20000148
 8001818:	40013800 	.word	0x40013800

0800181c <trigger_setup>:

void trigger_setup(void)
{
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800181c:	4b10      	ldr	r3, [pc, #64]	; (8001860 <trigger_setup+0x44>)
{
 800181e:	b530      	push	{r4, r5, lr}
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001820:	695a      	ldr	r2, [r3, #20]
 8001822:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001826:	615a      	str	r2, [r3, #20]
 8001828:	695b      	ldr	r3, [r3, #20]
{
 800182a:	b087      	sub	sp, #28
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800182c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001830:	9300      	str	r3, [sp, #0]
 8001832:	9b00      	ldr	r3, [sp, #0]

  GPIO_InitTypeDef GpioInit;
  GpioInit.Pin       = GPIO_PIN_12;
  GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 8001834:	f44f 5480 	mov.w	r4, #4096	; 0x1000
 8001838:	2301      	movs	r3, #1
 800183a:	e9cd 4301 	strd	r4, r3, [sp, #4]
  GpioInit.Pull      = GPIO_NOPULL;
  GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 800183e:	2500      	movs	r5, #0
 8001840:	2303      	movs	r3, #3
  HAL_GPIO_Init(GPIOA, &GpioInit);
 8001842:	a901      	add	r1, sp, #4
 8001844:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 8001848:	e9cd 5303 	strd	r5, r3, [sp, #12]
  HAL_GPIO_Init(GPIOA, &GpioInit);
 800184c:	f000 fb5e 	bl	8001f0c <HAL_GPIO_Init>

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, RESET);
 8001850:	462a      	mov	r2, r5
 8001852:	4621      	mov	r1, r4
 8001854:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001858:	f000 fc1c 	bl	8002094 <HAL_GPIO_WritePin>
}
 800185c:	b007      	add	sp, #28
 800185e:	bd30      	pop	{r4, r5, pc}
 8001860:	40021000 	.word	0x40021000

08001864 <trigger_high>:

void trigger_high(void)
{
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, SET);
 8001864:	2201      	movs	r2, #1
 8001866:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800186a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800186e:	f000 bc11 	b.w	8002094 <HAL_GPIO_WritePin>

08001872 <trigger_low>:
}

void trigger_low(void)
{
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, RESET);
 8001872:	2200      	movs	r2, #0
 8001874:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001878:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800187c:	f000 bc0a 	b.w	8002094 <HAL_GPIO_WritePin>

08001880 <getch>:
}

char getch(void)
{
 8001880:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint8_t d;
  while (HAL_UART_Receive(&UartHandle, &d, 1, 5000) != HAL_OK)
 8001882:	4d0a      	ldr	r5, [pc, #40]	; (80018ac <getch+0x2c>)
    USART1->ICR |= (1 << 3);
 8001884:	4c0a      	ldr	r4, [pc, #40]	; (80018b0 <getch+0x30>)
  while (HAL_UART_Receive(&UartHandle, &d, 1, 5000) != HAL_OK)
 8001886:	f241 3388 	movw	r3, #5000	; 0x1388
 800188a:	2201      	movs	r2, #1
 800188c:	f10d 0107 	add.w	r1, sp, #7
 8001890:	4628      	mov	r0, r5
 8001892:	f000 fdd4 	bl	800243e <HAL_UART_Receive>
 8001896:	b918      	cbnz	r0, 80018a0 <getch+0x20>
  //putch(d);
  return d;
}
 8001898:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800189c:	b003      	add	sp, #12
 800189e:	bd30      	pop	{r4, r5, pc}
    USART1->ICR |= (1 << 3);
 80018a0:	6a23      	ldr	r3, [r4, #32]
 80018a2:	f043 0308 	orr.w	r3, r3, #8
 80018a6:	6223      	str	r3, [r4, #32]
 80018a8:	e7ed      	b.n	8001886 <getch+0x6>
 80018aa:	bf00      	nop
 80018ac:	20000148 	.word	0x20000148
 80018b0:	40013800 	.word	0x40013800

080018b4 <putch>:

void putch(char c)
{
 80018b4:	b507      	push	{r0, r1, r2, lr}
  uint8_t d  = c;
  HAL_UART_Transmit(&UartHandle,  &d, 1, 5000);
 80018b6:	f241 3388 	movw	r3, #5000	; 0x1388
  uint8_t d  = c;
 80018ba:	f88d 0007 	strb.w	r0, [sp, #7]
  HAL_UART_Transmit(&UartHandle,  &d, 1, 5000);
 80018be:	2201      	movs	r2, #1
 80018c0:	f10d 0107 	add.w	r1, sp, #7
 80018c4:	4802      	ldr	r0, [pc, #8]	; (80018d0 <putch+0x1c>)
 80018c6:	f000 fd64 	bl	8002392 <HAL_UART_Transmit>
}
 80018ca:	b003      	add	sp, #12
 80018cc:	f85d fb04 	ldr.w	pc, [sp], #4
 80018d0:	20000148 	.word	0x20000148

080018d4 <HAL_GetTick>:
	hal_sys_tick = 0;
	return HAL_OK;
}
uint32_t HAL_GetTick(void)
{
	return hal_sys_tick++;
 80018d4:	4b02      	ldr	r3, [pc, #8]	; (80018e0 <HAL_GetTick+0xc>)
 80018d6:	6818      	ldr	r0, [r3, #0]
 80018d8:	1c42      	adds	r2, r0, #1
 80018da:	601a      	str	r2, [r3, #0]
}
 80018dc:	4770      	bx	lr
 80018de:	bf00      	nop
 80018e0:	200001b8 	.word	0x200001b8

080018e4 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018e4:	6803      	ldr	r3, [r0, #0]
{
 80018e6:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018ea:	07d9      	lsls	r1, r3, #31
{
 80018ec:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018ee:	d411      	bmi.n	8001914 <HAL_RCC_OscConfig+0x30>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018f0:	6823      	ldr	r3, [r4, #0]
 80018f2:	079a      	lsls	r2, r3, #30
 80018f4:	f100 8086 	bmi.w	8001a04 <HAL_RCC_OscConfig+0x120>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80018f8:	6823      	ldr	r3, [r4, #0]
 80018fa:	071e      	lsls	r6, r3, #28
 80018fc:	f100 80f4 	bmi.w	8001ae8 <HAL_RCC_OscConfig+0x204>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001900:	6823      	ldr	r3, [r4, #0]
 8001902:	075d      	lsls	r5, r3, #29
 8001904:	f100 8140 	bmi.w	8001b88 <HAL_RCC_OscConfig+0x2a4>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001908:	69e2      	ldr	r2, [r4, #28]
 800190a:	2a00      	cmp	r2, #0
 800190c:	f040 81cb 	bne.w	8001ca6 <HAL_RCC_OscConfig+0x3c2>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8001910:	2000      	movs	r0, #0
 8001912:	e021      	b.n	8001958 <HAL_RCC_OscConfig+0x74>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001914:	499a      	ldr	r1, [pc, #616]	; (8001b80 <HAL_RCC_OscConfig+0x29c>)
 8001916:	684b      	ldr	r3, [r1, #4]
 8001918:	f003 030c 	and.w	r3, r3, #12
 800191c:	2b04      	cmp	r3, #4
 800191e:	d007      	beq.n	8001930 <HAL_RCC_OscConfig+0x4c>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001920:	684b      	ldr	r3, [r1, #4]
 8001922:	f003 030c 	and.w	r3, r3, #12
 8001926:	2b08      	cmp	r3, #8
 8001928:	d119      	bne.n	800195e <HAL_RCC_OscConfig+0x7a>
 800192a:	684b      	ldr	r3, [r1, #4]
 800192c:	03db      	lsls	r3, r3, #15
 800192e:	d516      	bpl.n	800195e <HAL_RCC_OscConfig+0x7a>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001930:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001934:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001938:	6809      	ldr	r1, [r1, #0]
 800193a:	fa93 f3a3 	rbit	r3, r3
 800193e:	fab3 f383 	clz	r3, r3
 8001942:	f003 031f 	and.w	r3, r3, #31
 8001946:	2201      	movs	r2, #1
 8001948:	fa02 f303 	lsl.w	r3, r2, r3
 800194c:	420b      	tst	r3, r1
 800194e:	d0cf      	beq.n	80018f0 <HAL_RCC_OscConfig+0xc>
 8001950:	6863      	ldr	r3, [r4, #4]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d1cc      	bne.n	80018f0 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8001956:	2001      	movs	r0, #1
}
 8001958:	b002      	add	sp, #8
 800195a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800195e:	6862      	ldr	r2, [r4, #4]
 8001960:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8001964:	d124      	bne.n	80019b0 <HAL_RCC_OscConfig+0xcc>
 8001966:	680b      	ldr	r3, [r1, #0]
 8001968:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800196c:	600b      	str	r3, [r1, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800196e:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 8001970:	68a0      	ldr	r0, [r4, #8]
 8001972:	f023 030f 	bic.w	r3, r3, #15
 8001976:	4303      	orrs	r3, r0
 8001978:	62cb      	str	r3, [r1, #44]	; 0x2c
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800197a:	b34a      	cbz	r2, 80019d0 <HAL_RCC_OscConfig+0xec>
        tickstart = HAL_GetTick();
 800197c:	f7ff ffaa 	bl	80018d4 <HAL_GetTick>
 8001980:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8001984:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001986:	2701      	movs	r7, #1
 8001988:	fa96 f3a6 	rbit	r3, r6
 800198c:	680a      	ldr	r2, [r1, #0]
 800198e:	fa96 f3a6 	rbit	r3, r6
 8001992:	fab3 f383 	clz	r3, r3
 8001996:	f003 031f 	and.w	r3, r3, #31
 800199a:	fa07 f303 	lsl.w	r3, r7, r3
 800199e:	4213      	tst	r3, r2
 80019a0:	d1a6      	bne.n	80018f0 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80019a2:	f7ff ff97 	bl	80018d4 <HAL_GetTick>
 80019a6:	1b40      	subs	r0, r0, r5
 80019a8:	2864      	cmp	r0, #100	; 0x64
 80019aa:	d9ed      	bls.n	8001988 <HAL_RCC_OscConfig+0xa4>
            return HAL_TIMEOUT;
 80019ac:	2003      	movs	r0, #3
 80019ae:	e7d3      	b.n	8001958 <HAL_RCC_OscConfig+0x74>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019b0:	680b      	ldr	r3, [r1, #0]
 80019b2:	b932      	cbnz	r2, 80019c2 <HAL_RCC_OscConfig+0xde>
 80019b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80019b8:	600b      	str	r3, [r1, #0]
 80019ba:	680b      	ldr	r3, [r1, #0]
 80019bc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80019c0:	e7d4      	b.n	800196c <HAL_RCC_OscConfig+0x88>
 80019c2:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 80019c6:	d1f5      	bne.n	80019b4 <HAL_RCC_OscConfig+0xd0>
 80019c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80019cc:	600b      	str	r3, [r1, #0]
 80019ce:	e7ca      	b.n	8001966 <HAL_RCC_OscConfig+0x82>
        tickstart = HAL_GetTick();
 80019d0:	f7ff ff80 	bl	80018d4 <HAL_GetTick>
 80019d4:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 80019d8:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019da:	2701      	movs	r7, #1
 80019dc:	fa96 f3a6 	rbit	r3, r6
 80019e0:	680a      	ldr	r2, [r1, #0]
 80019e2:	fa96 f3a6 	rbit	r3, r6
 80019e6:	fab3 f383 	clz	r3, r3
 80019ea:	f003 031f 	and.w	r3, r3, #31
 80019ee:	fa07 f303 	lsl.w	r3, r7, r3
 80019f2:	4213      	tst	r3, r2
 80019f4:	f43f af7c 	beq.w	80018f0 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80019f8:	f7ff ff6c 	bl	80018d4 <HAL_GetTick>
 80019fc:	1b40      	subs	r0, r0, r5
 80019fe:	2864      	cmp	r0, #100	; 0x64
 8001a00:	d9ec      	bls.n	80019dc <HAL_RCC_OscConfig+0xf8>
 8001a02:	e7d3      	b.n	80019ac <HAL_RCC_OscConfig+0xc8>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001a04:	495e      	ldr	r1, [pc, #376]	; (8001b80 <HAL_RCC_OscConfig+0x29c>)
 8001a06:	684b      	ldr	r3, [r1, #4]
 8001a08:	f013 0f0c 	tst.w	r3, #12
 8001a0c:	d007      	beq.n	8001a1e <HAL_RCC_OscConfig+0x13a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001a0e:	684b      	ldr	r3, [r1, #4]
 8001a10:	f003 030c 	and.w	r3, r3, #12
 8001a14:	2b08      	cmp	r3, #8
 8001a16:	d121      	bne.n	8001a5c <HAL_RCC_OscConfig+0x178>
 8001a18:	684b      	ldr	r3, [r1, #4]
 8001a1a:	03df      	lsls	r7, r3, #15
 8001a1c:	d41e      	bmi.n	8001a5c <HAL_RCC_OscConfig+0x178>
 8001a1e:	2302      	movs	r3, #2
 8001a20:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a24:	6808      	ldr	r0, [r1, #0]
 8001a26:	fa93 f3a3 	rbit	r3, r3
 8001a2a:	fab3 f383 	clz	r3, r3
 8001a2e:	f003 031f 	and.w	r3, r3, #31
 8001a32:	2201      	movs	r2, #1
 8001a34:	fa02 f303 	lsl.w	r3, r2, r3
 8001a38:	4203      	tst	r3, r0
 8001a3a:	d002      	beq.n	8001a42 <HAL_RCC_OscConfig+0x15e>
 8001a3c:	6923      	ldr	r3, [r4, #16]
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d189      	bne.n	8001956 <HAL_RCC_OscConfig+0x72>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a42:	6808      	ldr	r0, [r1, #0]
 8001a44:	23f8      	movs	r3, #248	; 0xf8
 8001a46:	fa93 f3a3 	rbit	r3, r3
 8001a4a:	fab3 f283 	clz	r2, r3
 8001a4e:	6963      	ldr	r3, [r4, #20]
 8001a50:	4093      	lsls	r3, r2
 8001a52:	f020 02f8 	bic.w	r2, r0, #248	; 0xf8
 8001a56:	4313      	orrs	r3, r2
 8001a58:	600b      	str	r3, [r1, #0]
 8001a5a:	e74d      	b.n	80018f8 <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001a5c:	6922      	ldr	r2, [r4, #16]
 8001a5e:	2501      	movs	r5, #1
 8001a60:	b302      	cbz	r2, 8001aa4 <HAL_RCC_OscConfig+0x1c0>
 8001a62:	fa95 f3a5 	rbit	r3, r5
        __HAL_RCC_HSI_ENABLE();
 8001a66:	fab3 f383 	clz	r3, r3
 8001a6a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001a6e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001a72:	009b      	lsls	r3, r3, #2
 8001a74:	2702      	movs	r7, #2
 8001a76:	601d      	str	r5, [r3, #0]
        tickstart = HAL_GetTick();
 8001a78:	f7ff ff2c 	bl	80018d4 <HAL_GetTick>
 8001a7c:	4606      	mov	r6, r0
 8001a7e:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a82:	680a      	ldr	r2, [r1, #0]
 8001a84:	fa97 f3a7 	rbit	r3, r7
 8001a88:	fab3 f383 	clz	r3, r3
 8001a8c:	f003 031f 	and.w	r3, r3, #31
 8001a90:	fa05 f303 	lsl.w	r3, r5, r3
 8001a94:	4213      	tst	r3, r2
 8001a96:	d1d4      	bne.n	8001a42 <HAL_RCC_OscConfig+0x15e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a98:	f7ff ff1c 	bl	80018d4 <HAL_GetTick>
 8001a9c:	1b80      	subs	r0, r0, r6
 8001a9e:	2802      	cmp	r0, #2
 8001aa0:	d9ed      	bls.n	8001a7e <HAL_RCC_OscConfig+0x19a>
 8001aa2:	e783      	b.n	80019ac <HAL_RCC_OscConfig+0xc8>
 8001aa4:	fa95 f3a5 	rbit	r3, r5
        __HAL_RCC_HSI_DISABLE();
 8001aa8:	fab3 f383 	clz	r3, r3
 8001aac:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001ab0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001ab4:	009b      	lsls	r3, r3, #2
 8001ab6:	2702      	movs	r7, #2
 8001ab8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001aba:	f7ff ff0b 	bl	80018d4 <HAL_GetTick>
 8001abe:	4606      	mov	r6, r0
 8001ac0:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ac4:	680a      	ldr	r2, [r1, #0]
 8001ac6:	fa97 f3a7 	rbit	r3, r7
 8001aca:	fab3 f383 	clz	r3, r3
 8001ace:	f003 031f 	and.w	r3, r3, #31
 8001ad2:	fa05 f303 	lsl.w	r3, r5, r3
 8001ad6:	4213      	tst	r3, r2
 8001ad8:	f43f af0e 	beq.w	80018f8 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001adc:	f7ff fefa 	bl	80018d4 <HAL_GetTick>
 8001ae0:	1b80      	subs	r0, r0, r6
 8001ae2:	2802      	cmp	r0, #2
 8001ae4:	d9ec      	bls.n	8001ac0 <HAL_RCC_OscConfig+0x1dc>
 8001ae6:	e761      	b.n	80019ac <HAL_RCC_OscConfig+0xc8>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ae8:	69a2      	ldr	r2, [r4, #24]
 8001aea:	4d25      	ldr	r5, [pc, #148]	; (8001b80 <HAL_RCC_OscConfig+0x29c>)
 8001aec:	4825      	ldr	r0, [pc, #148]	; (8001b84 <HAL_RCC_OscConfig+0x2a0>)
 8001aee:	2101      	movs	r1, #1
 8001af0:	b312      	cbz	r2, 8001b38 <HAL_RCC_OscConfig+0x254>
 8001af2:	fa91 f3a1 	rbit	r3, r1
      __HAL_RCC_LSI_ENABLE();
 8001af6:	fab3 f383 	clz	r3, r3
 8001afa:	4403      	add	r3, r0
 8001afc:	009b      	lsls	r3, r3, #2
 8001afe:	2602      	movs	r6, #2
 8001b00:	6019      	str	r1, [r3, #0]
      tickstart = HAL_GetTick();
 8001b02:	f7ff fee7 	bl	80018d4 <HAL_GetTick>
 8001b06:	4607      	mov	r7, r0
 8001b08:	fa96 f3a6 	rbit	r3, r6
 8001b0c:	fa96 f3a6 	rbit	r3, r6
 8001b10:	fa96 f3a6 	rbit	r3, r6
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b14:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8001b16:	fa96 f3a6 	rbit	r3, r6
 8001b1a:	fab3 f383 	clz	r3, r3
 8001b1e:	f003 031f 	and.w	r3, r3, #31
 8001b22:	fa01 f303 	lsl.w	r3, r1, r3
 8001b26:	4213      	tst	r3, r2
 8001b28:	f47f aeea 	bne.w	8001900 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b2c:	f7ff fed2 	bl	80018d4 <HAL_GetTick>
 8001b30:	1bc0      	subs	r0, r0, r7
 8001b32:	2802      	cmp	r0, #2
 8001b34:	d9e8      	bls.n	8001b08 <HAL_RCC_OscConfig+0x224>
 8001b36:	e739      	b.n	80019ac <HAL_RCC_OscConfig+0xc8>
 8001b38:	fa91 f3a1 	rbit	r3, r1
      __HAL_RCC_LSI_DISABLE();
 8001b3c:	fab3 f383 	clz	r3, r3
 8001b40:	4403      	add	r3, r0
 8001b42:	009b      	lsls	r3, r3, #2
 8001b44:	2602      	movs	r6, #2
 8001b46:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001b48:	f7ff fec4 	bl	80018d4 <HAL_GetTick>
 8001b4c:	4607      	mov	r7, r0
 8001b4e:	fa96 f3a6 	rbit	r3, r6
 8001b52:	fa96 f3a6 	rbit	r3, r6
 8001b56:	fa96 f3a6 	rbit	r3, r6
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b5a:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8001b5c:	fa96 f3a6 	rbit	r3, r6
 8001b60:	fab3 f383 	clz	r3, r3
 8001b64:	f003 031f 	and.w	r3, r3, #31
 8001b68:	fa01 f303 	lsl.w	r3, r1, r3
 8001b6c:	4213      	tst	r3, r2
 8001b6e:	f43f aec7 	beq.w	8001900 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b72:	f7ff feaf 	bl	80018d4 <HAL_GetTick>
 8001b76:	1bc0      	subs	r0, r0, r7
 8001b78:	2802      	cmp	r0, #2
 8001b7a:	d9e8      	bls.n	8001b4e <HAL_RCC_OscConfig+0x26a>
 8001b7c:	e716      	b.n	80019ac <HAL_RCC_OscConfig+0xc8>
 8001b7e:	bf00      	nop
 8001b80:	40021000 	.word	0x40021000
 8001b84:	10908120 	.word	0x10908120
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b88:	498a      	ldr	r1, [pc, #552]	; (8001db4 <HAL_RCC_OscConfig+0x4d0>)
 8001b8a:	69cb      	ldr	r3, [r1, #28]
 8001b8c:	00d8      	lsls	r0, r3, #3
 8001b8e:	d433      	bmi.n	8001bf8 <HAL_RCC_OscConfig+0x314>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b90:	69cb      	ldr	r3, [r1, #28]
 8001b92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b96:	61cb      	str	r3, [r1, #28]
 8001b98:	69cb      	ldr	r3, [r1, #28]
 8001b9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b9e:	9301      	str	r3, [sp, #4]
 8001ba0:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001ba2:	2501      	movs	r5, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ba4:	4e84      	ldr	r6, [pc, #528]	; (8001db8 <HAL_RCC_OscConfig+0x4d4>)
 8001ba6:	6833      	ldr	r3, [r6, #0]
 8001ba8:	05da      	lsls	r2, r3, #23
 8001baa:	d527      	bpl.n	8001bfc <HAL_RCC_OscConfig+0x318>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bac:	68e3      	ldr	r3, [r4, #12]
 8001bae:	2b01      	cmp	r3, #1
 8001bb0:	d134      	bne.n	8001c1c <HAL_RCC_OscConfig+0x338>
 8001bb2:	6a0b      	ldr	r3, [r1, #32]
 8001bb4:	f043 0301 	orr.w	r3, r3, #1
 8001bb8:	620b      	str	r3, [r1, #32]
      tickstart = HAL_GetTick();
 8001bba:	f7ff fe8b 	bl	80018d4 <HAL_GetTick>
 8001bbe:	2602      	movs	r6, #2
 8001bc0:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bc2:	f04f 0801 	mov.w	r8, #1
 8001bc6:	fa96 f3a6 	rbit	r3, r6
 8001bca:	fa96 f3a6 	rbit	r3, r6
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d061      	beq.n	8001c96 <HAL_RCC_OscConfig+0x3b2>
 8001bd2:	6a0a      	ldr	r2, [r1, #32]
 8001bd4:	fa96 f3a6 	rbit	r3, r6
 8001bd8:	fab3 f383 	clz	r3, r3
 8001bdc:	f003 031f 	and.w	r3, r3, #31
 8001be0:	fa08 f303 	lsl.w	r3, r8, r3
 8001be4:	4213      	tst	r3, r2
 8001be6:	d04e      	beq.n	8001c86 <HAL_RCC_OscConfig+0x3a2>
    if(pwrclkchanged == SET)
 8001be8:	2d00      	cmp	r5, #0
 8001bea:	f43f ae8d 	beq.w	8001908 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001bee:	69cb      	ldr	r3, [r1, #28]
 8001bf0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001bf4:	61cb      	str	r3, [r1, #28]
 8001bf6:	e687      	b.n	8001908 <HAL_RCC_OscConfig+0x24>
    FlagStatus       pwrclkchanged = RESET;
 8001bf8:	2500      	movs	r5, #0
 8001bfa:	e7d3      	b.n	8001ba4 <HAL_RCC_OscConfig+0x2c0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001bfc:	6833      	ldr	r3, [r6, #0]
 8001bfe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c02:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001c04:	f7ff fe66 	bl	80018d4 <HAL_GetTick>
 8001c08:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c0a:	6833      	ldr	r3, [r6, #0]
 8001c0c:	05db      	lsls	r3, r3, #23
 8001c0e:	d4cd      	bmi.n	8001bac <HAL_RCC_OscConfig+0x2c8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c10:	f7ff fe60 	bl	80018d4 <HAL_GetTick>
 8001c14:	1bc0      	subs	r0, r0, r7
 8001c16:	2864      	cmp	r0, #100	; 0x64
 8001c18:	d9f7      	bls.n	8001c0a <HAL_RCC_OscConfig+0x326>
 8001c1a:	e6c7      	b.n	80019ac <HAL_RCC_OscConfig+0xc8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c1c:	bb2b      	cbnz	r3, 8001c6a <HAL_RCC_OscConfig+0x386>
 8001c1e:	6a0b      	ldr	r3, [r1, #32]
 8001c20:	f023 0301 	bic.w	r3, r3, #1
 8001c24:	620b      	str	r3, [r1, #32]
 8001c26:	6a0b      	ldr	r3, [r1, #32]
 8001c28:	f023 0304 	bic.w	r3, r3, #4
 8001c2c:	620b      	str	r3, [r1, #32]
      tickstart = HAL_GetTick();
 8001c2e:	f7ff fe51 	bl	80018d4 <HAL_GetTick>
 8001c32:	2602      	movs	r6, #2
 8001c34:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c36:	f04f 0801 	mov.w	r8, #1
 8001c3a:	fa96 f3a6 	rbit	r3, r6
 8001c3e:	fa96 f3a6 	rbit	r3, r6
 8001c42:	b363      	cbz	r3, 8001c9e <HAL_RCC_OscConfig+0x3ba>
 8001c44:	6a0a      	ldr	r2, [r1, #32]
 8001c46:	fa96 f3a6 	rbit	r3, r6
 8001c4a:	fab3 f383 	clz	r3, r3
 8001c4e:	f003 031f 	and.w	r3, r3, #31
 8001c52:	fa08 f303 	lsl.w	r3, r8, r3
 8001c56:	4213      	tst	r3, r2
 8001c58:	d0c6      	beq.n	8001be8 <HAL_RCC_OscConfig+0x304>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c5a:	f7ff fe3b 	bl	80018d4 <HAL_GetTick>
 8001c5e:	f241 3388 	movw	r3, #5000	; 0x1388
 8001c62:	1bc0      	subs	r0, r0, r7
 8001c64:	4298      	cmp	r0, r3
 8001c66:	d9e8      	bls.n	8001c3a <HAL_RCC_OscConfig+0x356>
 8001c68:	e6a0      	b.n	80019ac <HAL_RCC_OscConfig+0xc8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c6a:	2b05      	cmp	r3, #5
 8001c6c:	6a0b      	ldr	r3, [r1, #32]
 8001c6e:	d103      	bne.n	8001c78 <HAL_RCC_OscConfig+0x394>
 8001c70:	f043 0304 	orr.w	r3, r3, #4
 8001c74:	620b      	str	r3, [r1, #32]
 8001c76:	e79c      	b.n	8001bb2 <HAL_RCC_OscConfig+0x2ce>
 8001c78:	f023 0301 	bic.w	r3, r3, #1
 8001c7c:	620b      	str	r3, [r1, #32]
 8001c7e:	6a0b      	ldr	r3, [r1, #32]
 8001c80:	f023 0304 	bic.w	r3, r3, #4
 8001c84:	e798      	b.n	8001bb8 <HAL_RCC_OscConfig+0x2d4>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c86:	f7ff fe25 	bl	80018d4 <HAL_GetTick>
 8001c8a:	f241 3388 	movw	r3, #5000	; 0x1388
 8001c8e:	1bc0      	subs	r0, r0, r7
 8001c90:	4298      	cmp	r0, r3
 8001c92:	d998      	bls.n	8001bc6 <HAL_RCC_OscConfig+0x2e2>
 8001c94:	e68a      	b.n	80019ac <HAL_RCC_OscConfig+0xc8>
 8001c96:	fa96 f3a6 	rbit	r3, r6
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c9a:	6a4a      	ldr	r2, [r1, #36]	; 0x24
 8001c9c:	e79a      	b.n	8001bd4 <HAL_RCC_OscConfig+0x2f0>
 8001c9e:	fa96 f3a6 	rbit	r3, r6
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ca2:	6a4a      	ldr	r2, [r1, #36]	; 0x24
 8001ca4:	e7cf      	b.n	8001c46 <HAL_RCC_OscConfig+0x362>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ca6:	4943      	ldr	r1, [pc, #268]	; (8001db4 <HAL_RCC_OscConfig+0x4d0>)
 8001ca8:	684b      	ldr	r3, [r1, #4]
 8001caa:	f003 030c 	and.w	r3, r3, #12
 8001cae:	2b08      	cmp	r3, #8
 8001cb0:	f43f ae51 	beq.w	8001956 <HAL_RCC_OscConfig+0x72>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001cb4:	2a02      	cmp	r2, #2
 8001cb6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001cba:	d154      	bne.n	8001d66 <HAL_RCC_OscConfig+0x482>
 8001cbc:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8001cc0:	fab3 f383 	clz	r3, r3
 8001cc4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001cc8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001ccc:	009b      	lsls	r3, r3, #2
 8001cce:	2200      	movs	r2, #0
 8001cd0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001cd2:	f7ff fdff 	bl	80018d4 <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cd6:	f8df 80e4 	ldr.w	r8, [pc, #228]	; 8001dbc <HAL_RCC_OscConfig+0x4d8>
        tickstart = HAL_GetTick();
 8001cda:	4606      	mov	r6, r0
 8001cdc:	f04f 7700 	mov.w	r7, #33554432	; 0x2000000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ce0:	2501      	movs	r5, #1
 8001ce2:	fa97 f3a7 	rbit	r3, r7
 8001ce6:	680a      	ldr	r2, [r1, #0]
 8001ce8:	fa97 f3a7 	rbit	r3, r7
 8001cec:	fab3 f383 	clz	r3, r3
 8001cf0:	f003 031f 	and.w	r3, r3, #31
 8001cf4:	fa05 f303 	lsl.w	r3, r5, r3
 8001cf8:	4213      	tst	r3, r2
 8001cfa:	d12e      	bne.n	8001d5a <HAL_RCC_OscConfig+0x476>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001cfc:	e9d4 0308 	ldrd	r0, r3, [r4, #32]
 8001d00:	684a      	ldr	r2, [r1, #4]
 8001d02:	4303      	orrs	r3, r0
 8001d04:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8001d08:	4313      	orrs	r3, r2
 8001d0a:	604b      	str	r3, [r1, #4]
 8001d0c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001d10:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 8001d14:	fab3 f383 	clz	r3, r3
 8001d18:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001d1c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001d20:	009b      	lsls	r3, r3, #2
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d22:	4f26      	ldr	r7, [pc, #152]	; (8001dbc <HAL_RCC_OscConfig+0x4d8>)
        __HAL_RCC_PLL_ENABLE();
 8001d24:	601d      	str	r5, [r3, #0]
        tickstart = HAL_GetTick();
 8001d26:	f7ff fdd5 	bl	80018d4 <HAL_GetTick>
 8001d2a:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 8001d2e:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d30:	2601      	movs	r6, #1
 8001d32:	fa95 f3a5 	rbit	r3, r5
 8001d36:	680a      	ldr	r2, [r1, #0]
 8001d38:	fa95 f3a5 	rbit	r3, r5
 8001d3c:	fab3 f383 	clz	r3, r3
 8001d40:	f003 031f 	and.w	r3, r3, #31
 8001d44:	fa06 f303 	lsl.w	r3, r6, r3
 8001d48:	4213      	tst	r3, r2
 8001d4a:	f47f ade1 	bne.w	8001910 <HAL_RCC_OscConfig+0x2c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d4e:	f7ff fdc1 	bl	80018d4 <HAL_GetTick>
 8001d52:	1b00      	subs	r0, r0, r4
 8001d54:	42b8      	cmp	r0, r7
 8001d56:	d9ec      	bls.n	8001d32 <HAL_RCC_OscConfig+0x44e>
 8001d58:	e628      	b.n	80019ac <HAL_RCC_OscConfig+0xc8>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d5a:	f7ff fdbb 	bl	80018d4 <HAL_GetTick>
 8001d5e:	1b80      	subs	r0, r0, r6
 8001d60:	4540      	cmp	r0, r8
 8001d62:	d9be      	bls.n	8001ce2 <HAL_RCC_OscConfig+0x3fe>
 8001d64:	e622      	b.n	80019ac <HAL_RCC_OscConfig+0xc8>
 8001d66:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8001d6a:	fab3 f383 	clz	r3, r3
 8001d6e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001d72:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001d76:	009b      	lsls	r3, r3, #2
 8001d78:	2200      	movs	r2, #0
 8001d7a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001d7c:	f7ff fdaa 	bl	80018d4 <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d80:	4f0e      	ldr	r7, [pc, #56]	; (8001dbc <HAL_RCC_OscConfig+0x4d8>)
        tickstart = HAL_GetTick();
 8001d82:	4604      	mov	r4, r0
 8001d84:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d88:	2601      	movs	r6, #1
 8001d8a:	fa95 f3a5 	rbit	r3, r5
 8001d8e:	680a      	ldr	r2, [r1, #0]
 8001d90:	fa95 f3a5 	rbit	r3, r5
 8001d94:	fab3 f383 	clz	r3, r3
 8001d98:	f003 031f 	and.w	r3, r3, #31
 8001d9c:	fa06 f303 	lsl.w	r3, r6, r3
 8001da0:	4213      	tst	r3, r2
 8001da2:	f43f adb5 	beq.w	8001910 <HAL_RCC_OscConfig+0x2c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001da6:	f7ff fd95 	bl	80018d4 <HAL_GetTick>
 8001daa:	1b00      	subs	r0, r0, r4
 8001dac:	42b8      	cmp	r0, r7
 8001dae:	d9ec      	bls.n	8001d8a <HAL_RCC_OscConfig+0x4a6>
 8001db0:	e5fc      	b.n	80019ac <HAL_RCC_OscConfig+0xc8>
 8001db2:	bf00      	nop
 8001db4:	40021000 	.word	0x40021000
 8001db8:	40007000 	.word	0x40007000
 8001dbc:	00030d40 	.word	0x00030d40

08001dc0 <HAL_RCC_ClockConfig>:
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001dc0:	4a50      	ldr	r2, [pc, #320]	; (8001f04 <HAL_RCC_ClockConfig+0x144>)
{
 8001dc2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001dc4:	6813      	ldr	r3, [r2, #0]
 8001dc6:	f003 0307 	and.w	r3, r3, #7
 8001dca:	428b      	cmp	r3, r1
{
 8001dcc:	4604      	mov	r4, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001dce:	d31b      	bcc.n	8001e08 <HAL_RCC_ClockConfig+0x48>
      return HAL_ERROR;
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001dd0:	6822      	ldr	r2, [r4, #0]
 8001dd2:	0790      	lsls	r0, r2, #30
 8001dd4:	d424      	bmi.n	8001e20 <HAL_RCC_ClockConfig+0x60>
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001dd6:	07d2      	lsls	r2, r2, #31
 8001dd8:	d42a      	bmi.n	8001e30 <HAL_RCC_ClockConfig+0x70>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001dda:	4a4a      	ldr	r2, [pc, #296]	; (8001f04 <HAL_RCC_ClockConfig+0x144>)
 8001ddc:	6813      	ldr	r3, [r2, #0]
 8001dde:	f003 0307 	and.w	r3, r3, #7
 8001de2:	428b      	cmp	r3, r1
 8001de4:	d87a      	bhi.n	8001edc <HAL_RCC_ClockConfig+0x11c>
      return HAL_ERROR;
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001de6:	6820      	ldr	r0, [r4, #0]
 8001de8:	0743      	lsls	r3, r0, #29
 8001dea:	f100 8082 	bmi.w	8001ef2 <HAL_RCC_ClockConfig+0x132>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dee:	f010 0008 	ands.w	r0, r0, #8
 8001df2:	d014      	beq.n	8001e1e <HAL_RCC_ClockConfig+0x5e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001df4:	4a44      	ldr	r2, [pc, #272]	; (8001f08 <HAL_RCC_ClockConfig+0x148>)
 8001df6:	6921      	ldr	r1, [r4, #16]
 8001df8:	6853      	ldr	r3, [r2, #4]
 8001dfa:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001dfe:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001e02:	6053      	str	r3, [r2, #4]
  //SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];

  /* Configure the source of time base considering new system clocks settings*/
  //HAL_InitTick (TICK_INT_PRIORITY);
  
  return HAL_OK;
 8001e04:	2000      	movs	r0, #0
 8001e06:	e00a      	b.n	8001e1e <HAL_RCC_ClockConfig+0x5e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e08:	6813      	ldr	r3, [r2, #0]
 8001e0a:	f023 0307 	bic.w	r3, r3, #7
 8001e0e:	430b      	orrs	r3, r1
 8001e10:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001e12:	6813      	ldr	r3, [r2, #0]
 8001e14:	f003 0307 	and.w	r3, r3, #7
 8001e18:	428b      	cmp	r3, r1
 8001e1a:	d0d9      	beq.n	8001dd0 <HAL_RCC_ClockConfig+0x10>
      return HAL_ERROR;
 8001e1c:	2001      	movs	r0, #1
}
 8001e1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e20:	4839      	ldr	r0, [pc, #228]	; (8001f08 <HAL_RCC_ClockConfig+0x148>)
 8001e22:	68a5      	ldr	r5, [r4, #8]
 8001e24:	6843      	ldr	r3, [r0, #4]
 8001e26:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001e2a:	432b      	orrs	r3, r5
 8001e2c:	6043      	str	r3, [r0, #4]
 8001e2e:	e7d2      	b.n	8001dd6 <HAL_RCC_ClockConfig+0x16>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e30:	6862      	ldr	r2, [r4, #4]
 8001e32:	4d35      	ldr	r5, [pc, #212]	; (8001f08 <HAL_RCC_ClockConfig+0x148>)
 8001e34:	2a01      	cmp	r2, #1
 8001e36:	d127      	bne.n	8001e88 <HAL_RCC_ClockConfig+0xc8>
 8001e38:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001e3c:	fa93 f0a3 	rbit	r0, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e40:	6828      	ldr	r0, [r5, #0]
 8001e42:	fa93 f3a3 	rbit	r3, r3
 8001e46:	fab3 f383 	clz	r3, r3
 8001e4a:	f003 031f 	and.w	r3, r3, #31
 8001e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e52:	4203      	tst	r3, r0
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e54:	d0e2      	beq.n	8001e1c <HAL_RCC_ClockConfig+0x5c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e56:	686b      	ldr	r3, [r5, #4]
 8001e58:	f023 0303 	bic.w	r3, r3, #3
 8001e5c:	431a      	orrs	r2, r3
 8001e5e:	606a      	str	r2, [r5, #4]
    tickstart = HAL_GetTick();
 8001e60:	f7ff fd38 	bl	80018d4 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e64:	6863      	ldr	r3, [r4, #4]
 8001e66:	2b01      	cmp	r3, #1
    tickstart = HAL_GetTick();
 8001e68:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e6a:	f241 3788 	movw	r7, #5000	; 0x1388
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e6e:	d11e      	bne.n	8001eae <HAL_RCC_ClockConfig+0xee>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e70:	686b      	ldr	r3, [r5, #4]
 8001e72:	f003 030c 	and.w	r3, r3, #12
 8001e76:	2b04      	cmp	r3, #4
 8001e78:	d0af      	beq.n	8001dda <HAL_RCC_ClockConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e7a:	f7ff fd2b 	bl	80018d4 <HAL_GetTick>
 8001e7e:	1b80      	subs	r0, r0, r6
 8001e80:	42b8      	cmp	r0, r7
 8001e82:	d9f5      	bls.n	8001e70 <HAL_RCC_ClockConfig+0xb0>
          return HAL_TIMEOUT;
 8001e84:	2003      	movs	r0, #3
 8001e86:	e7ca      	b.n	8001e1e <HAL_RCC_ClockConfig+0x5e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e88:	2a02      	cmp	r2, #2
 8001e8a:	bf0c      	ite	eq
 8001e8c:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 8001e90:	2302      	movne	r3, #2
 8001e92:	fa93 f0a3 	rbit	r0, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e96:	682e      	ldr	r6, [r5, #0]
 8001e98:	fa93 f3a3 	rbit	r3, r3
 8001e9c:	fab3 f383 	clz	r3, r3
 8001ea0:	f003 031f 	and.w	r3, r3, #31
 8001ea4:	2001      	movs	r0, #1
 8001ea6:	fa00 f303 	lsl.w	r3, r0, r3
 8001eaa:	4233      	tst	r3, r6
 8001eac:	e7d2      	b.n	8001e54 <HAL_RCC_ClockConfig+0x94>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001eae:	2b02      	cmp	r3, #2
 8001eb0:	d10f      	bne.n	8001ed2 <HAL_RCC_ClockConfig+0x112>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001eb2:	686b      	ldr	r3, [r5, #4]
 8001eb4:	f003 030c 	and.w	r3, r3, #12
 8001eb8:	2b08      	cmp	r3, #8
 8001eba:	d08e      	beq.n	8001dda <HAL_RCC_ClockConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ebc:	f7ff fd0a 	bl	80018d4 <HAL_GetTick>
 8001ec0:	1b80      	subs	r0, r0, r6
 8001ec2:	42b8      	cmp	r0, r7
 8001ec4:	d9f5      	bls.n	8001eb2 <HAL_RCC_ClockConfig+0xf2>
 8001ec6:	e7dd      	b.n	8001e84 <HAL_RCC_ClockConfig+0xc4>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ec8:	f7ff fd04 	bl	80018d4 <HAL_GetTick>
 8001ecc:	1b80      	subs	r0, r0, r6
 8001ece:	42b8      	cmp	r0, r7
 8001ed0:	d8d8      	bhi.n	8001e84 <HAL_RCC_ClockConfig+0xc4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001ed2:	686b      	ldr	r3, [r5, #4]
 8001ed4:	f013 0f0c 	tst.w	r3, #12
 8001ed8:	d1f6      	bne.n	8001ec8 <HAL_RCC_ClockConfig+0x108>
 8001eda:	e77e      	b.n	8001dda <HAL_RCC_ClockConfig+0x1a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001edc:	6813      	ldr	r3, [r2, #0]
 8001ede:	f023 0307 	bic.w	r3, r3, #7
 8001ee2:	430b      	orrs	r3, r1
 8001ee4:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001ee6:	6813      	ldr	r3, [r2, #0]
 8001ee8:	f003 0307 	and.w	r3, r3, #7
 8001eec:	428b      	cmp	r3, r1
 8001eee:	d195      	bne.n	8001e1c <HAL_RCC_ClockConfig+0x5c>
 8001ef0:	e779      	b.n	8001de6 <HAL_RCC_ClockConfig+0x26>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ef2:	4905      	ldr	r1, [pc, #20]	; (8001f08 <HAL_RCC_ClockConfig+0x148>)
 8001ef4:	68e3      	ldr	r3, [r4, #12]
 8001ef6:	684a      	ldr	r2, [r1, #4]
 8001ef8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001efc:	431a      	orrs	r2, r3
 8001efe:	604a      	str	r2, [r1, #4]
 8001f00:	e775      	b.n	8001dee <HAL_RCC_ClockConfig+0x2e>
 8001f02:	bf00      	nop
 8001f04:	40022000 	.word	0x40022000
 8001f08:	40021000 	.word	0x40021000

08001f0c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f0c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f10:	f8df 8174 	ldr.w	r8, [pc, #372]	; 8002088 <HAL_GPIO_Init+0x17c>
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f14:	4c5d      	ldr	r4, [pc, #372]	; (800208c <HAL_GPIO_Init+0x180>)
  uint32_t position = 0x00U;
 8001f16:	2300      	movs	r3, #0
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001f18:	f04f 0901 	mov.w	r9, #1
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001f1c:	680a      	ldr	r2, [r1, #0]
 8001f1e:	fa32 f503 	lsrs.w	r5, r2, r3
 8001f22:	d102      	bne.n	8001f2a <HAL_GPIO_Init+0x1e>
      }
    }
    
    position++;
  }
}
 8001f24:	b003      	add	sp, #12
 8001f26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001f2a:	fa09 fa03 	lsl.w	sl, r9, r3
    if(iocurrent)
 8001f2e:	ea1a 0202 	ands.w	r2, sl, r2
 8001f32:	f000 809e 	beq.w	8002072 <HAL_GPIO_Init+0x166>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f36:	684d      	ldr	r5, [r1, #4]
 8001f38:	f025 0e10 	bic.w	lr, r5, #16
 8001f3c:	f1be 0f02 	cmp.w	lr, #2
 8001f40:	d114      	bne.n	8001f6c <HAL_GPIO_Init+0x60>
        temp = GPIOx->AFR[position >> 3];
 8001f42:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
 8001f46:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001f4a:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3];
 8001f4e:	f8dc 6020 	ldr.w	r6, [ip, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001f52:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8001f56:	270f      	movs	r7, #15
 8001f58:	fa07 f70b 	lsl.w	r7, r7, fp
 8001f5c:	ea26 0707 	bic.w	r7, r6, r7
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001f60:	690e      	ldr	r6, [r1, #16]
 8001f62:	fa06 f60b 	lsl.w	r6, r6, fp
 8001f66:	433e      	orrs	r6, r7
        GPIOx->AFR[position >> 3] = temp;
 8001f68:	f8cc 6020 	str.w	r6, [ip, #32]
      temp = GPIOx->MODER;
 8001f6c:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001f70:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8001f74:	2603      	movs	r6, #3
 8001f76:	fa06 f70c 	lsl.w	r7, r6, ip
 8001f7a:	ea2b 0b07 	bic.w	fp, fp, r7
 8001f7e:	43fe      	mvns	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001f80:	f005 0703 	and.w	r7, r5, #3
 8001f84:	fa07 f70c 	lsl.w	r7, r7, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001f88:	f10e 3eff 	add.w	lr, lr, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001f8c:	ea47 070b 	orr.w	r7, r7, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001f90:	f1be 0f01 	cmp.w	lr, #1
      GPIOx->MODER = temp;
 8001f94:	6007      	str	r7, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001f96:	d811      	bhi.n	8001fbc <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR;
 8001f98:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001f9a:	ea06 0e07 	and.w	lr, r6, r7
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f9e:	68cf      	ldr	r7, [r1, #12]
 8001fa0:	fa07 f70c 	lsl.w	r7, r7, ip
 8001fa4:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OSPEEDR = temp;
 8001fa8:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8001faa:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001fac:	ea27 0a0a 	bic.w	sl, r7, sl
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001fb0:	f3c5 1700 	ubfx	r7, r5, #4, #1
 8001fb4:	409f      	lsls	r7, r3
 8001fb6:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OTYPER = temp;
 8001fba:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8001fbc:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001fbe:	4037      	ands	r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001fc0:	688e      	ldr	r6, [r1, #8]
 8001fc2:	fa06 f60c 	lsl.w	r6, r6, ip
 8001fc6:	433e      	orrs	r6, r7
      GPIOx->PUPDR = temp;
 8001fc8:	60c6      	str	r6, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001fca:	00ee      	lsls	r6, r5, #3
 8001fcc:	d551      	bpl.n	8002072 <HAL_GPIO_Init+0x166>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fce:	f8d8 6018 	ldr.w	r6, [r8, #24]
 8001fd2:	f046 0601 	orr.w	r6, r6, #1
 8001fd6:	f8c8 6018 	str.w	r6, [r8, #24]
 8001fda:	f8d8 6018 	ldr.w	r6, [r8, #24]
 8001fde:	f023 0703 	bic.w	r7, r3, #3
 8001fe2:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8001fe6:	f006 0601 	and.w	r6, r6, #1
 8001fea:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 8001fee:	9601      	str	r6, [sp, #4]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8001ff0:	f003 0e03 	and.w	lr, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ff4:	9e01      	ldr	r6, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 8001ff6:	68be      	ldr	r6, [r7, #8]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8001ff8:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8001ffc:	f04f 0c0f 	mov.w	ip, #15
 8002000:	fa0c fc0e 	lsl.w	ip, ip, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002004:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8002008:	ea26 0c0c 	bic.w	ip, r6, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800200c:	d033      	beq.n	8002076 <HAL_GPIO_Init+0x16a>
 800200e:	4e20      	ldr	r6, [pc, #128]	; (8002090 <HAL_GPIO_Init+0x184>)
 8002010:	42b0      	cmp	r0, r6
 8002012:	d032      	beq.n	800207a <HAL_GPIO_Init+0x16e>
 8002014:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002018:	42b0      	cmp	r0, r6
 800201a:	d030      	beq.n	800207e <HAL_GPIO_Init+0x172>
 800201c:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002020:	42b0      	cmp	r0, r6
 8002022:	d02e      	beq.n	8002082 <HAL_GPIO_Init+0x176>
 8002024:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002028:	42b0      	cmp	r0, r6
 800202a:	bf0c      	ite	eq
 800202c:	2604      	moveq	r6, #4
 800202e:	2605      	movne	r6, #5
 8002030:	fa06 f60e 	lsl.w	r6, r6, lr
 8002034:	ea46 060c 	orr.w	r6, r6, ip
        SYSCFG->EXTICR[position >> 2] = temp;
 8002038:	60be      	str	r6, [r7, #8]
        temp = EXTI->IMR;
 800203a:	6826      	ldr	r6, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 800203c:	43d7      	mvns	r7, r2
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800203e:	f415 3f80 	tst.w	r5, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8002042:	bf0c      	ite	eq
 8002044:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8002046:	4316      	orrne	r6, r2
        EXTI->IMR = temp;
 8002048:	6026      	str	r6, [r4, #0]
        temp = EXTI->EMR;
 800204a:	6866      	ldr	r6, [r4, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800204c:	f415 3f00 	tst.w	r5, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8002050:	bf0c      	ite	eq
 8002052:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8002054:	4316      	orrne	r6, r2
        EXTI->EMR = temp;
 8002056:	6066      	str	r6, [r4, #4]
        temp = EXTI->RTSR;
 8002058:	68a6      	ldr	r6, [r4, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800205a:	f415 1f80 	tst.w	r5, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 800205e:	bf0c      	ite	eq
 8002060:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8002062:	4316      	orrne	r6, r2
        EXTI->RTSR = temp;
 8002064:	60a6      	str	r6, [r4, #8]
        temp = EXTI->FTSR;
 8002066:	68e6      	ldr	r6, [r4, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002068:	02ad      	lsls	r5, r5, #10
        temp &= ~((uint32_t)iocurrent);
 800206a:	bf54      	ite	pl
 800206c:	403e      	andpl	r6, r7
          temp |= iocurrent;
 800206e:	4316      	orrmi	r6, r2
        EXTI->FTSR = temp;
 8002070:	60e6      	str	r6, [r4, #12]
    position++;
 8002072:	3301      	adds	r3, #1
 8002074:	e752      	b.n	8001f1c <HAL_GPIO_Init+0x10>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002076:	2600      	movs	r6, #0
 8002078:	e7da      	b.n	8002030 <HAL_GPIO_Init+0x124>
 800207a:	2601      	movs	r6, #1
 800207c:	e7d8      	b.n	8002030 <HAL_GPIO_Init+0x124>
 800207e:	2602      	movs	r6, #2
 8002080:	e7d6      	b.n	8002030 <HAL_GPIO_Init+0x124>
 8002082:	2603      	movs	r6, #3
 8002084:	e7d4      	b.n	8002030 <HAL_GPIO_Init+0x124>
 8002086:	bf00      	nop
 8002088:	40021000 	.word	0x40021000
 800208c:	40010400 	.word	0x40010400
 8002090:	48000400 	.word	0x48000400

08002094 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002094:	b10a      	cbz	r2, 800209a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002096:	6181      	str	r1, [r0, #24]
 8002098:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800209a:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 800209c:	4770      	bx	lr
 800209e:	0000      	movs	r0, r0

080020a0 <UART_SetConfig>:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80020a0:	6802      	ldr	r2, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80020a2:	6881      	ldr	r1, [r0, #8]
 80020a4:	69c3      	ldr	r3, [r0, #28]
{
 80020a6:	b530      	push	{r4, r5, lr}
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80020a8:	6905      	ldr	r5, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80020aa:	6814      	ldr	r4, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80020ac:	4329      	orrs	r1, r5
 80020ae:	6945      	ldr	r5, [r0, #20]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80020b0:	f424 4416 	bic.w	r4, r4, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80020b4:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80020b6:	f024 040c 	bic.w	r4, r4, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80020ba:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80020bc:	4321      	orrs	r1, r4
 80020be:	6011      	str	r1, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80020c0:	6851      	ldr	r1, [r2, #4]
 80020c2:	68c4      	ldr	r4, [r0, #12]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80020c4:	6a05      	ldr	r5, [r0, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80020c6:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 80020ca:	4321      	orrs	r1, r4
 80020cc:	6051      	str	r1, [r2, #4]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80020ce:	6894      	ldr	r4, [r2, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80020d0:	6981      	ldr	r1, [r0, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80020d2:	f424 6430 	bic.w	r4, r4, #2816	; 0xb00
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80020d6:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80020d8:	4321      	orrs	r1, r4
 80020da:	6091      	str	r1, [r2, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80020dc:	4962      	ldr	r1, [pc, #392]	; (8002268 <UART_SetConfig+0x1c8>)
 80020de:	428a      	cmp	r2, r1
 80020e0:	d116      	bne.n	8002110 <UART_SetConfig+0x70>
 80020e2:	f501 4158 	add.w	r1, r1, #55296	; 0xd800
 80020e6:	6b09      	ldr	r1, [r1, #48]	; 0x30
 80020e8:	f001 0103 	and.w	r1, r1, #3
 80020ec:	3901      	subs	r1, #1
 80020ee:	2902      	cmp	r1, #2
 80020f0:	f200 80b2 	bhi.w	8002258 <UART_SetConfig+0x1b8>
 80020f4:	4c5d      	ldr	r4, [pc, #372]	; (800226c <UART_SetConfig+0x1cc>)

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80020f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80020fa:	5c61      	ldrb	r1, [r4, r1]
 80020fc:	d177      	bne.n	80021ee <UART_SetConfig+0x14e>
  {
    switch (clocksource)
 80020fe:	2908      	cmp	r1, #8
 8002100:	d872      	bhi.n	80021e8 <UART_SetConfig+0x148>
 8002102:	e8df f001 	tbb	[pc, r1]
 8002106:	acac      	.short	0xacac
 8002108:	71ac7124 	.word	0x71ac7124
 800210c:	7171      	.short	0x7171
 800210e:	a4          	.byte	0xa4
 800210f:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002110:	4957      	ldr	r1, [pc, #348]	; (8002270 <UART_SetConfig+0x1d0>)
 8002112:	428a      	cmp	r2, r1
 8002114:	d12c      	bne.n	8002170 <UART_SetConfig+0xd0>
 8002116:	f501 31e6 	add.w	r1, r1, #117760	; 0x1cc00
 800211a:	6b09      	ldr	r1, [r1, #48]	; 0x30
 800211c:	f401 3140 	and.w	r1, r1, #196608	; 0x30000
 8002120:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 8002124:	f000 8090 	beq.w	8002248 <UART_SetConfig+0x1a8>
 8002128:	d80b      	bhi.n	8002142 <UART_SetConfig+0xa2>
 800212a:	2900      	cmp	r1, #0
 800212c:	f000 8094 	beq.w	8002258 <UART_SetConfig+0x1b8>
 8002130:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8002134:	f000 8090 	beq.w	8002258 <UART_SetConfig+0x1b8>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002138:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800213c:	d054      	beq.n	80021e8 <UART_SetConfig+0x148>
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
        break;
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800213e:	2001      	movs	r0, #1
        break;
    }
  }

  return ret;
 8002140:	e015      	b.n	800216e <UART_SetConfig+0xce>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002142:	f5b1 3f40 	cmp.w	r1, #196608	; 0x30000
 8002146:	d1f7      	bne.n	8002138 <UART_SetConfig+0x98>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002148:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800214c:	d166      	bne.n	800221c <UART_SetConfig+0x17c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800214e:	6841      	ldr	r1, [r0, #4]
 8002150:	084b      	lsrs	r3, r1, #1
 8002152:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8002156:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800215a:	fbb3 f3f1 	udiv	r3, r3, r1
  HAL_StatusTypeDef ret               = HAL_OK;
 800215e:	2000      	movs	r0, #0
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002160:	b29b      	uxth	r3, r3
    brrtemp = usartdiv & 0xFFF0U;
 8002162:	f023 010f 	bic.w	r1, r3, #15
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002166:	f3c3 0342 	ubfx	r3, r3, #1, #3
    huart->Instance->BRR = brrtemp;
 800216a:	430b      	orrs	r3, r1
 800216c:	60d3      	str	r3, [r2, #12]

}
 800216e:	bd30      	pop	{r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002170:	4940      	ldr	r1, [pc, #256]	; (8002274 <UART_SetConfig+0x1d4>)
 8002172:	428a      	cmp	r2, r1
 8002174:	d110      	bne.n	8002198 <UART_SetConfig+0xf8>
 8002176:	f501 31e4 	add.w	r1, r1, #116736	; 0x1c800
 800217a:	6b09      	ldr	r1, [r1, #48]	; 0x30
 800217c:	f401 2140 	and.w	r1, r1, #786432	; 0xc0000
 8002180:	f5b1 2f00 	cmp.w	r1, #524288	; 0x80000
 8002184:	d060      	beq.n	8002248 <UART_SetConfig+0x1a8>
 8002186:	d804      	bhi.n	8002192 <UART_SetConfig+0xf2>
 8002188:	2900      	cmp	r1, #0
 800218a:	d065      	beq.n	8002258 <UART_SetConfig+0x1b8>
 800218c:	f5b1 2f80 	cmp.w	r1, #262144	; 0x40000
 8002190:	e7d0      	b.n	8002134 <UART_SetConfig+0x94>
 8002192:	f5b1 2f40 	cmp.w	r1, #786432	; 0xc0000
 8002196:	e7d6      	b.n	8002146 <UART_SetConfig+0xa6>
 8002198:	4937      	ldr	r1, [pc, #220]	; (8002278 <UART_SetConfig+0x1d8>)
 800219a:	428a      	cmp	r2, r1
 800219c:	d110      	bne.n	80021c0 <UART_SetConfig+0x120>
 800219e:	f501 31e2 	add.w	r1, r1, #115712	; 0x1c400
 80021a2:	6b09      	ldr	r1, [r1, #48]	; 0x30
 80021a4:	f401 1140 	and.w	r1, r1, #3145728	; 0x300000
 80021a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80021ac:	d04c      	beq.n	8002248 <UART_SetConfig+0x1a8>
 80021ae:	d804      	bhi.n	80021ba <UART_SetConfig+0x11a>
 80021b0:	2900      	cmp	r1, #0
 80021b2:	d051      	beq.n	8002258 <UART_SetConfig+0x1b8>
 80021b4:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80021b8:	e7bc      	b.n	8002134 <UART_SetConfig+0x94>
 80021ba:	f5b1 1f40 	cmp.w	r1, #3145728	; 0x300000
 80021be:	e7c2      	b.n	8002146 <UART_SetConfig+0xa6>
 80021c0:	492e      	ldr	r1, [pc, #184]	; (800227c <UART_SetConfig+0x1dc>)
 80021c2:	428a      	cmp	r2, r1
 80021c4:	d1b8      	bne.n	8002138 <UART_SetConfig+0x98>
 80021c6:	f501 31e0 	add.w	r1, r1, #114688	; 0x1c000
 80021ca:	6b09      	ldr	r1, [r1, #48]	; 0x30
 80021cc:	f401 0140 	and.w	r1, r1, #12582912	; 0xc00000
 80021d0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80021d4:	d038      	beq.n	8002248 <UART_SetConfig+0x1a8>
 80021d6:	d804      	bhi.n	80021e2 <UART_SetConfig+0x142>
 80021d8:	2900      	cmp	r1, #0
 80021da:	d03d      	beq.n	8002258 <UART_SetConfig+0x1b8>
 80021dc:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 80021e0:	e7a8      	b.n	8002134 <UART_SetConfig+0x94>
 80021e2:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 80021e6:	e7ae      	b.n	8002146 <UART_SetConfig+0xa6>
        ret = HAL_ERROR;
 80021e8:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 80021ea:	2300      	movs	r3, #0
 80021ec:	e7b9      	b.n	8002162 <UART_SetConfig+0xc2>
    switch (clocksource)
 80021ee:	2908      	cmp	r1, #8
 80021f0:	d8a5      	bhi.n	800213e <UART_SetConfig+0x9e>
 80021f2:	a301      	add	r3, pc, #4	; (adr r3, 80021f8 <UART_SetConfig+0x158>)
 80021f4:	f853 f021 	ldr.w	pc, [r3, r1, lsl #2]
 80021f8:	08002235 	.word	0x08002235
 80021fc:	08002235 	.word	0x08002235
 8002200:	0800221d 	.word	0x0800221d
 8002204:	0800213f 	.word	0x0800213f
 8002208:	08002235 	.word	0x08002235
 800220c:	0800213f 	.word	0x0800213f
 8002210:	0800213f 	.word	0x0800213f
 8002214:	0800213f 	.word	0x0800213f
 8002218:	0800223f 	.word	0x0800223f
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800221c:	6841      	ldr	r1, [r0, #4]
 800221e:	084b      	lsrs	r3, r1, #1
 8002220:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8002224:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002228:	fbb3 f3f1 	udiv	r3, r3, r1
 800222c:	b29b      	uxth	r3, r3
 800222e:	60d3      	str	r3, [r2, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002230:	2000      	movs	r0, #0
        break;
 8002232:	e79c      	b.n	800216e <UART_SetConfig+0xce>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002234:	6841      	ldr	r1, [r0, #4]
 8002236:	084b      	lsrs	r3, r1, #1
 8002238:	f503 03e1 	add.w	r3, r3, #7372800	; 0x708000
 800223c:	e7f4      	b.n	8002228 <UART_SetConfig+0x188>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800223e:	6841      	ldr	r1, [r0, #4]
 8002240:	084b      	lsrs	r3, r1, #1
 8002242:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002246:	e7ef      	b.n	8002228 <UART_SetConfig+0x188>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002248:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800224c:	d1f7      	bne.n	800223e <UART_SetConfig+0x19e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800224e:	6841      	ldr	r1, [r0, #4]
 8002250:	084b      	lsrs	r3, r1, #1
 8002252:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8002256:	e780      	b.n	800215a <UART_SetConfig+0xba>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002258:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800225c:	d1ea      	bne.n	8002234 <UART_SetConfig+0x194>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800225e:	6841      	ldr	r1, [r0, #4]
 8002260:	084b      	lsrs	r3, r1, #1
 8002262:	f503 0361 	add.w	r3, r3, #14745600	; 0xe10000
 8002266:	e778      	b.n	800215a <UART_SetConfig+0xba>
 8002268:	40013800 	.word	0x40013800
 800226c:	08003ba8 	.word	0x08003ba8
 8002270:	40004400 	.word	0x40004400
 8002274:	40004800 	.word	0x40004800
 8002278:	40004c00 	.word	0x40004c00
 800227c:	40005000 	.word	0x40005000

08002280 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002282:	9f06      	ldr	r7, [sp, #24]
 8002284:	4604      	mov	r4, r0
 8002286:	4615      	mov	r5, r2
 8002288:	461e      	mov	r6, r3
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800228a:	6822      	ldr	r2, [r4, #0]
 800228c:	69d3      	ldr	r3, [r2, #28]
 800228e:	ea31 0303 	bics.w	r3, r1, r3
 8002292:	bf0c      	ite	eq
 8002294:	2301      	moveq	r3, #1
 8002296:	2300      	movne	r3, #0
 8002298:	42ab      	cmp	r3, r5
 800229a:	d001      	beq.n	80022a0 <UART_WaitOnFlagUntilTimeout+0x20>
        __HAL_UNLOCK(huart);
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 800229c:	2000      	movs	r0, #0
 800229e:	e014      	b.n	80022ca <UART_WaitOnFlagUntilTimeout+0x4a>
    if(Timeout != HAL_MAX_DELAY)
 80022a0:	1c7b      	adds	r3, r7, #1
 80022a2:	d0f3      	beq.n	800228c <UART_WaitOnFlagUntilTimeout+0xc>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80022a4:	b997      	cbnz	r7, 80022cc <UART_WaitOnFlagUntilTimeout+0x4c>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80022a6:	6823      	ldr	r3, [r4, #0]
 80022a8:	681a      	ldr	r2, [r3, #0]
 80022aa:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80022ae:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80022b0:	689a      	ldr	r2, [r3, #8]
 80022b2:	f022 0201 	bic.w	r2, r2, #1
 80022b6:	609a      	str	r2, [r3, #8]
        huart->gState  = HAL_UART_STATE_READY;
 80022b8:	2320      	movs	r3, #32
 80022ba:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 80022be:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
        __HAL_UNLOCK(huart);
 80022c2:	2300      	movs	r3, #0
 80022c4:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
 80022c8:	2003      	movs	r0, #3
}
 80022ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80022cc:	f7ff fb02 	bl	80018d4 <HAL_GetTick>
 80022d0:	1b80      	subs	r0, r0, r6
 80022d2:	42b8      	cmp	r0, r7
 80022d4:	d9d9      	bls.n	800228a <UART_WaitOnFlagUntilTimeout+0xa>
 80022d6:	e7e6      	b.n	80022a6 <UART_WaitOnFlagUntilTimeout+0x26>

080022d8 <UART_CheckIdleState>:
{
 80022d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80022da:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022dc:	2100      	movs	r1, #0
 80022de:	66c1      	str	r1, [r0, #108]	; 0x6c
  tickstart = HAL_GetTick();
 80022e0:	f7ff faf8 	bl	80018d4 <HAL_GetTick>
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80022e4:	6823      	ldr	r3, [r4, #0]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 80022ea:	4605      	mov	r5, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80022ec:	d417      	bmi.n	800231e <UART_CheckIdleState+0x46>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80022ee:	6823      	ldr	r3, [r4, #0]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	075b      	lsls	r3, r3, #29
 80022f4:	d50a      	bpl.n	800230c <UART_CheckIdleState+0x34>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80022f6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80022fa:	9300      	str	r3, [sp, #0]
 80022fc:	2200      	movs	r2, #0
 80022fe:	462b      	mov	r3, r5
 8002300:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002304:	4620      	mov	r0, r4
 8002306:	f7ff ffbb 	bl	8002280 <UART_WaitOnFlagUntilTimeout>
 800230a:	b9a0      	cbnz	r0, 8002336 <UART_CheckIdleState+0x5e>
  huart->gState  = HAL_UART_STATE_READY;
 800230c:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 800230e:	2000      	movs	r0, #0
  huart->gState  = HAL_UART_STATE_READY;
 8002310:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UNLOCK(huart);
 8002314:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
  huart->RxState = HAL_UART_STATE_READY;
 8002318:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
  return HAL_OK;
 800231c:	e00c      	b.n	8002338 <UART_CheckIdleState+0x60>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800231e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002322:	9300      	str	r3, [sp, #0]
 8002324:	460a      	mov	r2, r1
 8002326:	4603      	mov	r3, r0
 8002328:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800232c:	4620      	mov	r0, r4
 800232e:	f7ff ffa7 	bl	8002280 <UART_WaitOnFlagUntilTimeout>
 8002332:	2800      	cmp	r0, #0
 8002334:	d0db      	beq.n	80022ee <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8002336:	2003      	movs	r0, #3
}
 8002338:	b003      	add	sp, #12
 800233a:	bd30      	pop	{r4, r5, pc}

0800233c <HAL_UART_Init>:
{
 800233c:	b510      	push	{r4, lr}
  if(huart == NULL)
 800233e:	4604      	mov	r4, r0
 8002340:	b328      	cbz	r0, 800238e <HAL_UART_Init+0x52>
  if(huart->gState == HAL_UART_STATE_RESET)
 8002342:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8002346:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800234a:	b90b      	cbnz	r3, 8002350 <HAL_UART_Init+0x14>
    huart->Lock = HAL_UNLOCKED;
 800234c:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
  __HAL_UART_DISABLE(huart);
 8002350:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002352:	2324      	movs	r3, #36	; 0x24
 8002354:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UART_DISABLE(huart);
 8002358:	6813      	ldr	r3, [r2, #0]
 800235a:	f023 0301 	bic.w	r3, r3, #1
 800235e:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002360:	4620      	mov	r0, r4
 8002362:	f7ff fe9d 	bl	80020a0 <UART_SetConfig>
 8002366:	2801      	cmp	r0, #1
 8002368:	d011      	beq.n	800238e <HAL_UART_Init+0x52>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800236a:	6823      	ldr	r3, [r4, #0]
 800236c:	685a      	ldr	r2, [r3, #4]
 800236e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002372:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002374:	689a      	ldr	r2, [r3, #8]
 8002376:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800237a:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800237c:	681a      	ldr	r2, [r3, #0]
 800237e:	f042 0201 	orr.w	r2, r2, #1
  return UART_CheckIdleState(huart);
 8002382:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8002384:	601a      	str	r2, [r3, #0]
}
 8002386:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return UART_CheckIdleState(huart);
 800238a:	f7ff bfa5 	b.w	80022d8 <UART_CheckIdleState>
}
 800238e:	2001      	movs	r0, #1
 8002390:	bd10      	pop	{r4, pc}

08002392 <HAL_UART_Transmit>:
  * @param Size: Amount of data to be sent.
  * @param Timeout: Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002392:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002394:	461e      	mov	r6, r3
  uint16_t* tmp;
  uint32_t tickstart = 0U;

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8002396:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 800239a:	2b20      	cmp	r3, #32
{
 800239c:	460d      	mov	r5, r1
 800239e:	4604      	mov	r4, r0
 80023a0:	4611      	mov	r1, r2
  if(huart->gState == HAL_UART_STATE_READY)
 80023a2:	d14a      	bne.n	800243a <HAL_UART_Transmit+0xa8>
  {
    if((pData == NULL ) || (Size == 0U))
 80023a4:	2d00      	cmp	r5, #0
 80023a6:	d046      	beq.n	8002436 <HAL_UART_Transmit+0xa4>
 80023a8:	2a00      	cmp	r2, #0
 80023aa:	d044      	beq.n	8002436 <HAL_UART_Transmit+0xa4>
    {
      return  HAL_ERROR;
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80023ac:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 80023b0:	2b01      	cmp	r3, #1
 80023b2:	d042      	beq.n	800243a <HAL_UART_Transmit+0xa8>
 80023b4:	2301      	movs	r3, #1
 80023b6:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023ba:	2300      	movs	r3, #0
 80023bc:	66c3      	str	r3, [r0, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80023be:	2321      	movs	r3, #33	; 0x21
 80023c0:	f880 3069 	strb.w	r3, [r0, #105]	; 0x69

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80023c4:	f7ff fa86 	bl	80018d4 <HAL_GetTick>

    huart->TxXferSize = Size;
 80023c8:	f8a4 1050 	strh.w	r1, [r4, #80]	; 0x50
    tickstart = HAL_GetTick();
 80023cc:	4607      	mov	r7, r0
    huart->TxXferCount = Size;
 80023ce:	f8a4 1052 	strh.w	r1, [r4, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 80023d2:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 80023d6:	b292      	uxth	r2, r2
 80023d8:	b962      	cbnz	r2, 80023f4 <HAL_UART_Transmit+0x62>
      else
      {
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
      }
    }
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80023da:	9600      	str	r6, [sp, #0]
 80023dc:	463b      	mov	r3, r7
 80023de:	2140      	movs	r1, #64	; 0x40
 80023e0:	4620      	mov	r0, r4
 80023e2:	f7ff ff4d 	bl	8002280 <UART_WaitOnFlagUntilTimeout>
 80023e6:	b998      	cbnz	r0, 8002410 <HAL_UART_Transmit+0x7e>
    {
      return HAL_TIMEOUT;
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80023e8:	2320      	movs	r3, #32
 80023ea:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80023ee:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68

    return HAL_OK;
 80023f2:	e00e      	b.n	8002412 <HAL_UART_Transmit+0x80>
      huart->TxXferCount--;
 80023f4:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80023f8:	9600      	str	r6, [sp, #0]
      huart->TxXferCount--;
 80023fa:	3a01      	subs	r2, #1
 80023fc:	b292      	uxth	r2, r2
 80023fe:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002402:	463b      	mov	r3, r7
 8002404:	2200      	movs	r2, #0
 8002406:	2180      	movs	r1, #128	; 0x80
 8002408:	4620      	mov	r0, r4
 800240a:	f7ff ff39 	bl	8002280 <UART_WaitOnFlagUntilTimeout>
 800240e:	b110      	cbz	r0, 8002416 <HAL_UART_Transmit+0x84>
        return HAL_TIMEOUT;
 8002410:	2003      	movs	r0, #3
  }
  else
  {
    return HAL_BUSY;
  }
}
 8002412:	b003      	add	sp, #12
 8002414:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002416:	68a3      	ldr	r3, [r4, #8]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8002418:	6822      	ldr	r2, [r4, #0]
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800241a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800241e:	d107      	bne.n	8002430 <HAL_UART_Transmit+0x9e>
 8002420:	6923      	ldr	r3, [r4, #16]
 8002422:	b92b      	cbnz	r3, 8002430 <HAL_UART_Transmit+0x9e>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8002424:	f835 3b02 	ldrh.w	r3, [r5], #2
 8002428:	f3c3 0308 	ubfx	r3, r3, #0, #9
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 800242c:	8513      	strh	r3, [r2, #40]	; 0x28
 800242e:	e7d0      	b.n	80023d2 <HAL_UART_Transmit+0x40>
 8002430:	f815 3b01 	ldrb.w	r3, [r5], #1
 8002434:	e7fa      	b.n	800242c <HAL_UART_Transmit+0x9a>
      return  HAL_ERROR;
 8002436:	2001      	movs	r0, #1
 8002438:	e7eb      	b.n	8002412 <HAL_UART_Transmit+0x80>
    return HAL_BUSY;
 800243a:	2002      	movs	r0, #2
 800243c:	e7e9      	b.n	8002412 <HAL_UART_Transmit+0x80>

0800243e <HAL_UART_Receive>:
  * @param Size: amount of data to be received.
  * @param Timeout: Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800243e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8002442:	461e      	mov	r6, r3
  uint16_t* tmp;
  uint16_t uhMask;
  uint32_t tickstart = 0U;

  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8002444:	f890 306a 	ldrb.w	r3, [r0, #106]	; 0x6a
 8002448:	2b20      	cmp	r3, #32
{
 800244a:	460d      	mov	r5, r1
 800244c:	4604      	mov	r4, r0
 800244e:	4611      	mov	r1, r2
  if(huart->RxState == HAL_UART_STATE_READY)
 8002450:	d15c      	bne.n	800250c <HAL_UART_Receive+0xce>
  {
    if((pData == NULL ) || (Size == 0U))
 8002452:	2d00      	cmp	r5, #0
 8002454:	d058      	beq.n	8002508 <HAL_UART_Receive+0xca>
 8002456:	2a00      	cmp	r2, #0
 8002458:	d056      	beq.n	8002508 <HAL_UART_Receive+0xca>
    {
      return  HAL_ERROR;
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800245a:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 800245e:	2b01      	cmp	r3, #1
 8002460:	d054      	beq.n	800250c <HAL_UART_Receive+0xce>
 8002462:	2301      	movs	r3, #1
 8002464:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68

    huart->Instance->ICR = 0xFFFFFFFF;
 8002468:	6803      	ldr	r3, [r0, #0]
 800246a:	f04f 32ff 	mov.w	r2, #4294967295
 800246e:	621a      	str	r2, [r3, #32]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002470:	2300      	movs	r3, #0
 8002472:	66c3      	str	r3, [r0, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002474:	2322      	movs	r3, #34	; 0x22
 8002476:	f880 306a 	strb.w	r3, [r0, #106]	; 0x6a

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800247a:	f7ff fa2b 	bl	80018d4 <HAL_GetTick>

    huart->RxXferSize = Size;
    huart->RxXferCount = Size;

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800247e:	68a3      	ldr	r3, [r4, #8]
    huart->RxXferSize = Size;
 8002480:	f8a4 1058 	strh.w	r1, [r4, #88]	; 0x58
    UART_MASK_COMPUTATION(huart);
 8002484:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    tickstart = HAL_GetTick();
 8002488:	4680      	mov	r8, r0
    huart->RxXferCount = Size;
 800248a:	f8a4 105a 	strh.w	r1, [r4, #90]	; 0x5a
    UART_MASK_COMPUTATION(huart);
 800248e:	d115      	bne.n	80024bc <HAL_UART_Receive+0x7e>
 8002490:	6923      	ldr	r3, [r4, #16]
 8002492:	b98b      	cbnz	r3, 80024b8 <HAL_UART_Receive+0x7a>
 8002494:	f240 13ff 	movw	r3, #511	; 0x1ff
 8002498:	f8a4 305c 	strh.w	r3, [r4, #92]	; 0x5c
    uhMask = huart->Mask;
 800249c:	f8b4 705c 	ldrh.w	r7, [r4, #92]	; 0x5c

    /* as long as data have to be received */
    while(huart->RxXferCount > 0U)
 80024a0:	f8b4 005a 	ldrh.w	r0, [r4, #90]	; 0x5a
 80024a4:	b280      	uxth	r0, r0
 80024a6:	b980      	cbnz	r0, 80024ca <HAL_UART_Receive+0x8c>
        *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80024a8:	2320      	movs	r3, #32
 80024aa:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80024ae:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
  }
  else
  {
    return HAL_BUSY;
  }
}
 80024b2:	b002      	add	sp, #8
 80024b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    UART_MASK_COMPUTATION(huart);
 80024b8:	23ff      	movs	r3, #255	; 0xff
 80024ba:	e7ed      	b.n	8002498 <HAL_UART_Receive+0x5a>
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d1ed      	bne.n	800249c <HAL_UART_Receive+0x5e>
 80024c0:	6923      	ldr	r3, [r4, #16]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d0f8      	beq.n	80024b8 <HAL_UART_Receive+0x7a>
 80024c6:	237f      	movs	r3, #127	; 0x7f
 80024c8:	e7e6      	b.n	8002498 <HAL_UART_Receive+0x5a>
      huart->RxXferCount--;
 80024ca:	f8b4 205a 	ldrh.w	r2, [r4, #90]	; 0x5a
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80024ce:	9600      	str	r6, [sp, #0]
      huart->RxXferCount--;
 80024d0:	3a01      	subs	r2, #1
 80024d2:	b292      	uxth	r2, r2
 80024d4:	f8a4 205a 	strh.w	r2, [r4, #90]	; 0x5a
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80024d8:	4643      	mov	r3, r8
 80024da:	2200      	movs	r2, #0
 80024dc:	2120      	movs	r1, #32
 80024de:	4620      	mov	r0, r4
 80024e0:	f7ff fece 	bl	8002280 <UART_WaitOnFlagUntilTimeout>
 80024e4:	b9a0      	cbnz	r0, 8002510 <HAL_UART_Receive+0xd2>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80024e6:	68a2      	ldr	r2, [r4, #8]
        *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 80024e8:	6823      	ldr	r3, [r4, #0]
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80024ea:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80024ee:	d106      	bne.n	80024fe <HAL_UART_Receive+0xc0>
 80024f0:	6922      	ldr	r2, [r4, #16]
 80024f2:	b922      	cbnz	r2, 80024fe <HAL_UART_Receive+0xc0>
        *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 80024f4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80024f6:	403b      	ands	r3, r7
 80024f8:	f825 3b02 	strh.w	r3, [r5], #2
        pData +=2U;
 80024fc:	e7d0      	b.n	80024a0 <HAL_UART_Receive+0x62>
        *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80024fe:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002500:	403b      	ands	r3, r7
 8002502:	f805 3b01 	strb.w	r3, [r5], #1
 8002506:	e7cb      	b.n	80024a0 <HAL_UART_Receive+0x62>
      return  HAL_ERROR;
 8002508:	2001      	movs	r0, #1
 800250a:	e7d2      	b.n	80024b2 <HAL_UART_Receive+0x74>
    return HAL_BUSY;
 800250c:	2002      	movs	r0, #2
 800250e:	e7d0      	b.n	80024b2 <HAL_UART_Receive+0x74>
        return HAL_TIMEOUT;
 8002510:	2003      	movs	r0, #3
 8002512:	e7ce      	b.n	80024b2 <HAL_UART_Receive+0x74>

08002514 <_sbrk>:
{
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002514:	4a0a      	ldr	r2, [pc, #40]	; (8002540 <_sbrk+0x2c>)
 8002516:	6811      	ldr	r1, [r2, #0]
{
 8002518:	b508      	push	{r3, lr}
 800251a:	4603      	mov	r3, r0
	if (heap_end == 0)
 800251c:	b909      	cbnz	r1, 8002522 <_sbrk+0xe>
		heap_end = &end;
 800251e:	4909      	ldr	r1, [pc, #36]	; (8002544 <_sbrk+0x30>)
 8002520:	6011      	str	r1, [r2, #0]

	prev_heap_end = heap_end;
 8002522:	6810      	ldr	r0, [r2, #0]
	if (heap_end + incr > stack_ptr)
 8002524:	4669      	mov	r1, sp
 8002526:	4403      	add	r3, r0
 8002528:	428b      	cmp	r3, r1
 800252a:	d906      	bls.n	800253a <_sbrk+0x26>
	{
		errno = ENOMEM;
 800252c:	f000 fa4c 	bl	80029c8 <__errno>
 8002530:	230c      	movs	r3, #12
 8002532:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8002534:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap_end += incr;

	return (caddr_t) prev_heap_end;
}
 8002538:	bd08      	pop	{r3, pc}
	heap_end += incr;
 800253a:	6013      	str	r3, [r2, #0]
	return (caddr_t) prev_heap_end;
 800253c:	e7fc      	b.n	8002538 <_sbrk+0x24>
 800253e:	bf00      	nop
 8002540:	200001c0 	.word	0x200001c0
 8002544:	200001d8 	.word	0x200001d8

08002548 <Reset_Handler>:
 8002548:	2100      	movs	r1, #0
 800254a:	e003      	b.n	8002554 <LoopCopyDataInit>

0800254c <CopyDataInit>:
 800254c:	4b0b      	ldr	r3, [pc, #44]	; (800257c <LoopForever+0x2>)
 800254e:	585b      	ldr	r3, [r3, r1]
 8002550:	5043      	str	r3, [r0, r1]
 8002552:	3104      	adds	r1, #4

08002554 <LoopCopyDataInit>:
 8002554:	480a      	ldr	r0, [pc, #40]	; (8002580 <LoopForever+0x6>)
 8002556:	4b0b      	ldr	r3, [pc, #44]	; (8002584 <LoopForever+0xa>)
 8002558:	1842      	adds	r2, r0, r1
 800255a:	429a      	cmp	r2, r3
 800255c:	d3f6      	bcc.n	800254c <CopyDataInit>
 800255e:	4a0a      	ldr	r2, [pc, #40]	; (8002588 <LoopForever+0xe>)
 8002560:	e002      	b.n	8002568 <LoopFillZerobss>

08002562 <FillZerobss>:
 8002562:	2300      	movs	r3, #0
 8002564:	6013      	str	r3, [r2, #0]
 8002566:	3204      	adds	r2, #4

08002568 <LoopFillZerobss>:
 8002568:	4b08      	ldr	r3, [pc, #32]	; (800258c <LoopForever+0x12>)
 800256a:	429a      	cmp	r2, r3
 800256c:	d3f9      	bcc.n	8002562 <FillZerobss>
 800256e:	f3af 8000 	nop.w
 8002572:	f000 fa2f 	bl	80029d4 <__libc_init_array>
 8002576:	f7fe fdb7 	bl	80010e8 <main>

0800257a <LoopForever>:
 800257a:	e7fe      	b.n	800257a <LoopForever>
 800257c:	08003d50 	.word	0x08003d50
 8002580:	20000000 	.word	0x20000000
 8002584:	20000068 	.word	0x20000068
 8002588:	20000068 	.word	0x20000068
 800258c:	200001d4 	.word	0x200001d4

08002590 <BusFault_Handler>:
 8002590:	e7fe      	b.n	8002590 <BusFault_Handler>
 8002592:	0000      	movs	r0, r0
 8002594:	0000      	movs	r0, r0
 8002596:	0000      	movs	r0, r0

08002598 <exp>:
 8002598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800259a:	4604      	mov	r4, r0
 800259c:	460d      	mov	r5, r1
 800259e:	f000 f83b 	bl	8002618 <__ieee754_exp>
 80025a2:	4b1b      	ldr	r3, [pc, #108]	; (8002610 <exp+0x78>)
 80025a4:	f993 3000 	ldrsb.w	r3, [r3]
 80025a8:	3301      	adds	r3, #1
 80025aa:	4606      	mov	r6, r0
 80025ac:	460f      	mov	r7, r1
 80025ae:	d014      	beq.n	80025da <exp+0x42>
 80025b0:	4620      	mov	r0, r4
 80025b2:	4629      	mov	r1, r5
 80025b4:	f000 fa02 	bl	80029bc <finite>
 80025b8:	b178      	cbz	r0, 80025da <exp+0x42>
 80025ba:	a311      	add	r3, pc, #68	; (adr r3, 8002600 <exp+0x68>)
 80025bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025c0:	4620      	mov	r0, r4
 80025c2:	4629      	mov	r1, r5
 80025c4:	f7fe fb04 	bl	8000bd0 <__aeabi_dcmpgt>
 80025c8:	b988      	cbnz	r0, 80025ee <exp+0x56>
 80025ca:	a30f      	add	r3, pc, #60	; (adr r3, 8002608 <exp+0x70>)
 80025cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025d0:	4620      	mov	r0, r4
 80025d2:	4629      	mov	r1, r5
 80025d4:	f7fe fade 	bl	8000b94 <__aeabi_dcmplt>
 80025d8:	b910      	cbnz	r0, 80025e0 <exp+0x48>
 80025da:	4630      	mov	r0, r6
 80025dc:	4639      	mov	r1, r7
 80025de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80025e0:	f000 f9f2 	bl	80029c8 <__errno>
 80025e4:	2322      	movs	r3, #34	; 0x22
 80025e6:	6003      	str	r3, [r0, #0]
 80025e8:	2600      	movs	r6, #0
 80025ea:	2700      	movs	r7, #0
 80025ec:	e7f5      	b.n	80025da <exp+0x42>
 80025ee:	f000 f9eb 	bl	80029c8 <__errno>
 80025f2:	2322      	movs	r3, #34	; 0x22
 80025f4:	4f07      	ldr	r7, [pc, #28]	; (8002614 <exp+0x7c>)
 80025f6:	6003      	str	r3, [r0, #0]
 80025f8:	2600      	movs	r6, #0
 80025fa:	e7ee      	b.n	80025da <exp+0x42>
 80025fc:	f3af 8000 	nop.w
 8002600:	fefa39ef 	.word	0xfefa39ef
 8002604:	40862e42 	.word	0x40862e42
 8002608:	d52d3051 	.word	0xd52d3051
 800260c:	c0874910 	.word	0xc0874910
 8002610:	20000000 	.word	0x20000000
 8002614:	7ff00000 	.word	0x7ff00000

08002618 <__ieee754_exp>:
 8002618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800261c:	4fd4      	ldr	r7, [pc, #848]	; (8002970 <__ieee754_exp+0x358>)
 800261e:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8002622:	42ba      	cmp	r2, r7
 8002624:	b087      	sub	sp, #28
 8002626:	4605      	mov	r5, r0
 8002628:	460c      	mov	r4, r1
 800262a:	ea4f 76d1 	mov.w	r6, r1, lsr #31
 800262e:	d912      	bls.n	8002656 <__ieee754_exp+0x3e>
 8002630:	4fd0      	ldr	r7, [pc, #832]	; (8002974 <__ieee754_exp+0x35c>)
 8002632:	42ba      	cmp	r2, r7
 8002634:	d92b      	bls.n	800268e <__ieee754_exp+0x76>
 8002636:	f3c1 0313 	ubfx	r3, r1, #0, #20
 800263a:	4303      	orrs	r3, r0
 800263c:	4602      	mov	r2, r0
 800263e:	f040 8157 	bne.w	80028f0 <__ieee754_exp+0x2d8>
 8002642:	2e00      	cmp	r6, #0
 8002644:	f000 80ee 	beq.w	8002824 <__ieee754_exp+0x20c>
 8002648:	2500      	movs	r5, #0
 800264a:	462c      	mov	r4, r5
 800264c:	4628      	mov	r0, r5
 800264e:	4621      	mov	r1, r4
 8002650:	b007      	add	sp, #28
 8002652:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002656:	4bc8      	ldr	r3, [pc, #800]	; (8002978 <__ieee754_exp+0x360>)
 8002658:	429a      	cmp	r2, r3
 800265a:	d855      	bhi.n	8002708 <__ieee754_exp+0xf0>
 800265c:	4bc7      	ldr	r3, [pc, #796]	; (800297c <__ieee754_exp+0x364>)
 800265e:	429a      	cmp	r2, r3
 8002660:	f200 80e5 	bhi.w	800282e <__ieee754_exp+0x216>
 8002664:	a3ac      	add	r3, pc, #688	; (adr r3, 8002918 <__ieee754_exp+0x300>)
 8002666:	e9d3 2300 	ldrd	r2, r3, [r3]
 800266a:	f7fd fe6b 	bl	8000344 <__adddf3>
 800266e:	4bc4      	ldr	r3, [pc, #784]	; (8002980 <__ieee754_exp+0x368>)
 8002670:	2200      	movs	r2, #0
 8002672:	f7fe faad 	bl	8000bd0 <__aeabi_dcmpgt>
 8002676:	2800      	cmp	r0, #0
 8002678:	f000 80d9 	beq.w	800282e <__ieee754_exp+0x216>
 800267c:	4628      	mov	r0, r5
 800267e:	4621      	mov	r1, r4
 8002680:	4bbf      	ldr	r3, [pc, #764]	; (8002980 <__ieee754_exp+0x368>)
 8002682:	2200      	movs	r2, #0
 8002684:	f7fd fe5e 	bl	8000344 <__adddf3>
 8002688:	4605      	mov	r5, r0
 800268a:	460c      	mov	r4, r1
 800268c:	e0ca      	b.n	8002824 <__ieee754_exp+0x20c>
 800268e:	a3a4      	add	r3, pc, #656	; (adr r3, 8002920 <__ieee754_exp+0x308>)
 8002690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002694:	f7fe fa9c 	bl	8000bd0 <__aeabi_dcmpgt>
 8002698:	2800      	cmp	r0, #0
 800269a:	f040 8133 	bne.w	8002904 <__ieee754_exp+0x2ec>
 800269e:	a3a2      	add	r3, pc, #648	; (adr r3, 8002928 <__ieee754_exp+0x310>)
 80026a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026a4:	4628      	mov	r0, r5
 80026a6:	4621      	mov	r1, r4
 80026a8:	f7fe fa74 	bl	8000b94 <__aeabi_dcmplt>
 80026ac:	2800      	cmp	r0, #0
 80026ae:	d1cb      	bne.n	8002648 <__ieee754_exp+0x30>
 80026b0:	4bb4      	ldr	r3, [pc, #720]	; (8002984 <__ieee754_exp+0x36c>)
 80026b2:	4628      	mov	r0, r5
 80026b4:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 80026b8:	4621      	mov	r1, r4
 80026ba:	a39d      	add	r3, pc, #628	; (adr r3, 8002930 <__ieee754_exp+0x318>)
 80026bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026c0:	f7fd fff6 	bl	80006b0 <__aeabi_dmul>
 80026c4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80026c8:	f7fd fe3c 	bl	8000344 <__adddf3>
 80026cc:	f7fe fa8a 	bl	8000be4 <__aeabi_d2iz>
 80026d0:	9001      	str	r0, [sp, #4]
 80026d2:	f7fd ff83 	bl	80005dc <__aeabi_i2d>
 80026d6:	a398      	add	r3, pc, #608	; (adr r3, 8002938 <__ieee754_exp+0x320>)
 80026d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026dc:	4606      	mov	r6, r0
 80026de:	460f      	mov	r7, r1
 80026e0:	f7fd ffe6 	bl	80006b0 <__aeabi_dmul>
 80026e4:	4602      	mov	r2, r0
 80026e6:	460b      	mov	r3, r1
 80026e8:	4628      	mov	r0, r5
 80026ea:	4621      	mov	r1, r4
 80026ec:	f7fd fe28 	bl	8000340 <__aeabi_dsub>
 80026f0:	a393      	add	r3, pc, #588	; (adr r3, 8002940 <__ieee754_exp+0x328>)
 80026f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026f6:	4680      	mov	r8, r0
 80026f8:	4689      	mov	r9, r1
 80026fa:	4630      	mov	r0, r6
 80026fc:	4639      	mov	r1, r7
 80026fe:	f7fd ffd7 	bl	80006b0 <__aeabi_dmul>
 8002702:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002706:	e017      	b.n	8002738 <__ieee754_exp+0x120>
 8002708:	4b9f      	ldr	r3, [pc, #636]	; (8002988 <__ieee754_exp+0x370>)
 800270a:	429a      	cmp	r2, r3
 800270c:	d8d0      	bhi.n	80026b0 <__ieee754_exp+0x98>
 800270e:	4b9f      	ldr	r3, [pc, #636]	; (800298c <__ieee754_exp+0x374>)
 8002710:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8002714:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002718:	f7fd fe12 	bl	8000340 <__aeabi_dsub>
 800271c:	4b9c      	ldr	r3, [pc, #624]	; (8002990 <__ieee754_exp+0x378>)
 800271e:	00f4      	lsls	r4, r6, #3
 8002720:	4423      	add	r3, r4
 8002722:	e9d3 3400 	ldrd	r3, r4, [r3]
 8002726:	f1c6 0a01 	rsb	sl, r6, #1
 800272a:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800272e:	ebaa 0306 	sub.w	r3, sl, r6
 8002732:	4680      	mov	r8, r0
 8002734:	4689      	mov	r9, r1
 8002736:	9301      	str	r3, [sp, #4]
 8002738:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800273c:	4640      	mov	r0, r8
 800273e:	4649      	mov	r1, r9
 8002740:	f7fd fdfe 	bl	8000340 <__aeabi_dsub>
 8002744:	4602      	mov	r2, r0
 8002746:	460b      	mov	r3, r1
 8002748:	4682      	mov	sl, r0
 800274a:	468b      	mov	fp, r1
 800274c:	4605      	mov	r5, r0
 800274e:	460c      	mov	r4, r1
 8002750:	f7fd ffae 	bl	80006b0 <__aeabi_dmul>
 8002754:	a37c      	add	r3, pc, #496	; (adr r3, 8002948 <__ieee754_exp+0x330>)
 8002756:	e9d3 2300 	ldrd	r2, r3, [r3]
 800275a:	4606      	mov	r6, r0
 800275c:	460f      	mov	r7, r1
 800275e:	f7fd ffa7 	bl	80006b0 <__aeabi_dmul>
 8002762:	a37b      	add	r3, pc, #492	; (adr r3, 8002950 <__ieee754_exp+0x338>)
 8002764:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002768:	f7fd fdea 	bl	8000340 <__aeabi_dsub>
 800276c:	4632      	mov	r2, r6
 800276e:	463b      	mov	r3, r7
 8002770:	f7fd ff9e 	bl	80006b0 <__aeabi_dmul>
 8002774:	a378      	add	r3, pc, #480	; (adr r3, 8002958 <__ieee754_exp+0x340>)
 8002776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800277a:	f7fd fde3 	bl	8000344 <__adddf3>
 800277e:	4632      	mov	r2, r6
 8002780:	463b      	mov	r3, r7
 8002782:	f7fd ff95 	bl	80006b0 <__aeabi_dmul>
 8002786:	a376      	add	r3, pc, #472	; (adr r3, 8002960 <__ieee754_exp+0x348>)
 8002788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800278c:	f7fd fdd8 	bl	8000340 <__aeabi_dsub>
 8002790:	4632      	mov	r2, r6
 8002792:	463b      	mov	r3, r7
 8002794:	f7fd ff8c 	bl	80006b0 <__aeabi_dmul>
 8002798:	a373      	add	r3, pc, #460	; (adr r3, 8002968 <__ieee754_exp+0x350>)
 800279a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800279e:	f7fd fdd1 	bl	8000344 <__adddf3>
 80027a2:	4632      	mov	r2, r6
 80027a4:	463b      	mov	r3, r7
 80027a6:	f7fd ff83 	bl	80006b0 <__aeabi_dmul>
 80027aa:	460b      	mov	r3, r1
 80027ac:	4602      	mov	r2, r0
 80027ae:	4659      	mov	r1, fp
 80027b0:	4650      	mov	r0, sl
 80027b2:	f7fd fdc5 	bl	8000340 <__aeabi_dsub>
 80027b6:	9b01      	ldr	r3, [sp, #4]
 80027b8:	4606      	mov	r6, r0
 80027ba:	460f      	mov	r7, r1
 80027bc:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d06d      	beq.n	80028a0 <__ieee754_exp+0x288>
 80027c4:	4632      	mov	r2, r6
 80027c6:	463b      	mov	r3, r7
 80027c8:	4650      	mov	r0, sl
 80027ca:	4659      	mov	r1, fp
 80027cc:	f7fd ff70 	bl	80006b0 <__aeabi_dmul>
 80027d0:	4632      	mov	r2, r6
 80027d2:	4604      	mov	r4, r0
 80027d4:	460d      	mov	r5, r1
 80027d6:	463b      	mov	r3, r7
 80027d8:	2000      	movs	r0, #0
 80027da:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80027de:	f7fd fdaf 	bl	8000340 <__aeabi_dsub>
 80027e2:	4602      	mov	r2, r0
 80027e4:	460b      	mov	r3, r1
 80027e6:	4620      	mov	r0, r4
 80027e8:	4629      	mov	r1, r5
 80027ea:	f7fe f88b 	bl	8000904 <__aeabi_ddiv>
 80027ee:	4602      	mov	r2, r0
 80027f0:	460b      	mov	r3, r1
 80027f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80027f6:	f7fd fda3 	bl	8000340 <__aeabi_dsub>
 80027fa:	4642      	mov	r2, r8
 80027fc:	464b      	mov	r3, r9
 80027fe:	f7fd fd9f 	bl	8000340 <__aeabi_dsub>
 8002802:	4602      	mov	r2, r0
 8002804:	460b      	mov	r3, r1
 8002806:	2000      	movs	r0, #0
 8002808:	495d      	ldr	r1, [pc, #372]	; (8002980 <__ieee754_exp+0x368>)
 800280a:	f7fd fd99 	bl	8000340 <__aeabi_dsub>
 800280e:	9c01      	ldr	r4, [sp, #4]
 8002810:	f46f 737f 	mvn.w	r3, #1020	; 0x3fc
 8002814:	429c      	cmp	r4, r3
 8002816:	4602      	mov	r2, r0
 8002818:	f2c0 80bc 	blt.w	8002994 <__ieee754_exp+0x37c>
 800281c:	eb01 5304 	add.w	r3, r1, r4, lsl #20
 8002820:	4605      	mov	r5, r0
 8002822:	461c      	mov	r4, r3
 8002824:	4628      	mov	r0, r5
 8002826:	4621      	mov	r1, r4
 8002828:	b007      	add	sp, #28
 800282a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800282e:	462a      	mov	r2, r5
 8002830:	4623      	mov	r3, r4
 8002832:	4628      	mov	r0, r5
 8002834:	4621      	mov	r1, r4
 8002836:	f7fd ff3b 	bl	80006b0 <__aeabi_dmul>
 800283a:	a343      	add	r3, pc, #268	; (adr r3, 8002948 <__ieee754_exp+0x330>)
 800283c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002840:	4606      	mov	r6, r0
 8002842:	460f      	mov	r7, r1
 8002844:	f7fd ff34 	bl	80006b0 <__aeabi_dmul>
 8002848:	a341      	add	r3, pc, #260	; (adr r3, 8002950 <__ieee754_exp+0x338>)
 800284a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800284e:	f7fd fd77 	bl	8000340 <__aeabi_dsub>
 8002852:	4632      	mov	r2, r6
 8002854:	463b      	mov	r3, r7
 8002856:	f7fd ff2b 	bl	80006b0 <__aeabi_dmul>
 800285a:	a33f      	add	r3, pc, #252	; (adr r3, 8002958 <__ieee754_exp+0x340>)
 800285c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002860:	f7fd fd70 	bl	8000344 <__adddf3>
 8002864:	4632      	mov	r2, r6
 8002866:	463b      	mov	r3, r7
 8002868:	f7fd ff22 	bl	80006b0 <__aeabi_dmul>
 800286c:	a33c      	add	r3, pc, #240	; (adr r3, 8002960 <__ieee754_exp+0x348>)
 800286e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002872:	f7fd fd65 	bl	8000340 <__aeabi_dsub>
 8002876:	4632      	mov	r2, r6
 8002878:	463b      	mov	r3, r7
 800287a:	f7fd ff19 	bl	80006b0 <__aeabi_dmul>
 800287e:	a33a      	add	r3, pc, #232	; (adr r3, 8002968 <__ieee754_exp+0x350>)
 8002880:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002884:	f7fd fd5e 	bl	8000344 <__adddf3>
 8002888:	4632      	mov	r2, r6
 800288a:	463b      	mov	r3, r7
 800288c:	f7fd ff10 	bl	80006b0 <__aeabi_dmul>
 8002890:	4602      	mov	r2, r0
 8002892:	460b      	mov	r3, r1
 8002894:	4628      	mov	r0, r5
 8002896:	4621      	mov	r1, r4
 8002898:	f7fd fd52 	bl	8000340 <__aeabi_dsub>
 800289c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80028a0:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80028a4:	4628      	mov	r0, r5
 80028a6:	4642      	mov	r2, r8
 80028a8:	464b      	mov	r3, r9
 80028aa:	4621      	mov	r1, r4
 80028ac:	f7fd ff00 	bl	80006b0 <__aeabi_dmul>
 80028b0:	2200      	movs	r2, #0
 80028b2:	4606      	mov	r6, r0
 80028b4:	460f      	mov	r7, r1
 80028b6:	4640      	mov	r0, r8
 80028b8:	4649      	mov	r1, r9
 80028ba:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80028be:	f7fd fd3f 	bl	8000340 <__aeabi_dsub>
 80028c2:	4602      	mov	r2, r0
 80028c4:	460b      	mov	r3, r1
 80028c6:	4630      	mov	r0, r6
 80028c8:	4639      	mov	r1, r7
 80028ca:	f7fe f81b 	bl	8000904 <__aeabi_ddiv>
 80028ce:	462a      	mov	r2, r5
 80028d0:	4623      	mov	r3, r4
 80028d2:	f7fd fd35 	bl	8000340 <__aeabi_dsub>
 80028d6:	4602      	mov	r2, r0
 80028d8:	460b      	mov	r3, r1
 80028da:	2000      	movs	r0, #0
 80028dc:	4928      	ldr	r1, [pc, #160]	; (8002980 <__ieee754_exp+0x368>)
 80028de:	f7fd fd2f 	bl	8000340 <__aeabi_dsub>
 80028e2:	4605      	mov	r5, r0
 80028e4:	460c      	mov	r4, r1
 80028e6:	4628      	mov	r0, r5
 80028e8:	4621      	mov	r1, r4
 80028ea:	b007      	add	sp, #28
 80028ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80028f0:	460b      	mov	r3, r1
 80028f2:	f7fd fd27 	bl	8000344 <__adddf3>
 80028f6:	4605      	mov	r5, r0
 80028f8:	460c      	mov	r4, r1
 80028fa:	4628      	mov	r0, r5
 80028fc:	4621      	mov	r1, r4
 80028fe:	b007      	add	sp, #28
 8002900:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002904:	a304      	add	r3, pc, #16	; (adr r3, 8002918 <__ieee754_exp+0x300>)
 8002906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800290a:	4610      	mov	r0, r2
 800290c:	4619      	mov	r1, r3
 800290e:	f7fd fecf 	bl	80006b0 <__aeabi_dmul>
 8002912:	4605      	mov	r5, r0
 8002914:	460c      	mov	r4, r1
 8002916:	e785      	b.n	8002824 <__ieee754_exp+0x20c>
 8002918:	8800759c 	.word	0x8800759c
 800291c:	7e37e43c 	.word	0x7e37e43c
 8002920:	fefa39ef 	.word	0xfefa39ef
 8002924:	40862e42 	.word	0x40862e42
 8002928:	d52d3051 	.word	0xd52d3051
 800292c:	c0874910 	.word	0xc0874910
 8002930:	652b82fe 	.word	0x652b82fe
 8002934:	3ff71547 	.word	0x3ff71547
 8002938:	fee00000 	.word	0xfee00000
 800293c:	3fe62e42 	.word	0x3fe62e42
 8002940:	35793c76 	.word	0x35793c76
 8002944:	3dea39ef 	.word	0x3dea39ef
 8002948:	72bea4d0 	.word	0x72bea4d0
 800294c:	3e663769 	.word	0x3e663769
 8002950:	c5d26bf1 	.word	0xc5d26bf1
 8002954:	3ebbbd41 	.word	0x3ebbbd41
 8002958:	af25de2c 	.word	0xaf25de2c
 800295c:	3f11566a 	.word	0x3f11566a
 8002960:	16bebd93 	.word	0x16bebd93
 8002964:	3f66c16c 	.word	0x3f66c16c
 8002968:	5555553e 	.word	0x5555553e
 800296c:	3fc55555 	.word	0x3fc55555
 8002970:	40862e41 	.word	0x40862e41
 8002974:	7fefffff 	.word	0x7fefffff
 8002978:	3fd62e42 	.word	0x3fd62e42
 800297c:	3e2fffff 	.word	0x3e2fffff
 8002980:	3ff00000 	.word	0x3ff00000
 8002984:	08003bb0 	.word	0x08003bb0
 8002988:	3ff0a2b1 	.word	0x3ff0a2b1
 800298c:	08003bc0 	.word	0x08003bc0
 8002990:	08003bd0 	.word	0x08003bd0
 8002994:	9801      	ldr	r0, [sp, #4]
 8002996:	f500 7a7a 	add.w	sl, r0, #1000	; 0x3e8
 800299a:	eb01 530a 	add.w	r3, r1, sl, lsl #20
 800299e:	4610      	mov	r0, r2
 80029a0:	4619      	mov	r1, r3
 80029a2:	2200      	movs	r2, #0
 80029a4:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 80029a8:	f7fd fe82 	bl	80006b0 <__aeabi_dmul>
 80029ac:	4605      	mov	r5, r0
 80029ae:	460c      	mov	r4, r1
 80029b0:	4628      	mov	r0, r5
 80029b2:	4621      	mov	r1, r4
 80029b4:	b007      	add	sp, #28
 80029b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80029ba:	bf00      	nop

080029bc <finite>:
 80029bc:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 80029c0:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80029c4:	0fc0      	lsrs	r0, r0, #31
 80029c6:	4770      	bx	lr

080029c8 <__errno>:
 80029c8:	4b01      	ldr	r3, [pc, #4]	; (80029d0 <__errno+0x8>)
 80029ca:	6818      	ldr	r0, [r3, #0]
 80029cc:	4770      	bx	lr
 80029ce:	bf00      	nop
 80029d0:	20000004 	.word	0x20000004

080029d4 <__libc_init_array>:
 80029d4:	b570      	push	{r4, r5, r6, lr}
 80029d6:	4d0d      	ldr	r5, [pc, #52]	; (8002a0c <__libc_init_array+0x38>)
 80029d8:	4c0d      	ldr	r4, [pc, #52]	; (8002a10 <__libc_init_array+0x3c>)
 80029da:	1b64      	subs	r4, r4, r5
 80029dc:	10a4      	asrs	r4, r4, #2
 80029de:	2600      	movs	r6, #0
 80029e0:	42a6      	cmp	r6, r4
 80029e2:	d109      	bne.n	80029f8 <__libc_init_array+0x24>
 80029e4:	4d0b      	ldr	r5, [pc, #44]	; (8002a14 <__libc_init_array+0x40>)
 80029e6:	4c0c      	ldr	r4, [pc, #48]	; (8002a18 <__libc_init_array+0x44>)
 80029e8:	f001 f8c8 	bl	8003b7c <_init>
 80029ec:	1b64      	subs	r4, r4, r5
 80029ee:	10a4      	asrs	r4, r4, #2
 80029f0:	2600      	movs	r6, #0
 80029f2:	42a6      	cmp	r6, r4
 80029f4:	d105      	bne.n	8002a02 <__libc_init_array+0x2e>
 80029f6:	bd70      	pop	{r4, r5, r6, pc}
 80029f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80029fc:	4798      	blx	r3
 80029fe:	3601      	adds	r6, #1
 8002a00:	e7ee      	b.n	80029e0 <__libc_init_array+0xc>
 8002a02:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a06:	4798      	blx	r3
 8002a08:	3601      	adds	r6, #1
 8002a0a:	e7f2      	b.n	80029f2 <__libc_init_array+0x1e>
 8002a0c:	08003d48 	.word	0x08003d48
 8002a10:	08003d48 	.word	0x08003d48
 8002a14:	08003d48 	.word	0x08003d48
 8002a18:	08003d4c 	.word	0x08003d4c

08002a1c <malloc>:
 8002a1c:	4b02      	ldr	r3, [pc, #8]	; (8002a28 <malloc+0xc>)
 8002a1e:	4601      	mov	r1, r0
 8002a20:	6818      	ldr	r0, [r3, #0]
 8002a22:	f000 b863 	b.w	8002aec <_malloc_r>
 8002a26:	bf00      	nop
 8002a28:	20000004 	.word	0x20000004

08002a2c <memcpy>:
 8002a2c:	440a      	add	r2, r1
 8002a2e:	4291      	cmp	r1, r2
 8002a30:	f100 33ff 	add.w	r3, r0, #4294967295
 8002a34:	d100      	bne.n	8002a38 <memcpy+0xc>
 8002a36:	4770      	bx	lr
 8002a38:	b510      	push	{r4, lr}
 8002a3a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002a3e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002a42:	4291      	cmp	r1, r2
 8002a44:	d1f9      	bne.n	8002a3a <memcpy+0xe>
 8002a46:	bd10      	pop	{r4, pc}

08002a48 <memset>:
 8002a48:	4402      	add	r2, r0
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d100      	bne.n	8002a52 <memset+0xa>
 8002a50:	4770      	bx	lr
 8002a52:	f803 1b01 	strb.w	r1, [r3], #1
 8002a56:	e7f9      	b.n	8002a4c <memset+0x4>

08002a58 <_free_r>:
 8002a58:	b538      	push	{r3, r4, r5, lr}
 8002a5a:	4605      	mov	r5, r0
 8002a5c:	2900      	cmp	r1, #0
 8002a5e:	d041      	beq.n	8002ae4 <_free_r+0x8c>
 8002a60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002a64:	1f0c      	subs	r4, r1, #4
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	bfb8      	it	lt
 8002a6a:	18e4      	addlt	r4, r4, r3
 8002a6c:	f000 f970 	bl	8002d50 <__malloc_lock>
 8002a70:	4a1d      	ldr	r2, [pc, #116]	; (8002ae8 <_free_r+0x90>)
 8002a72:	6813      	ldr	r3, [r2, #0]
 8002a74:	b933      	cbnz	r3, 8002a84 <_free_r+0x2c>
 8002a76:	6063      	str	r3, [r4, #4]
 8002a78:	6014      	str	r4, [r2, #0]
 8002a7a:	4628      	mov	r0, r5
 8002a7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002a80:	f000 b96c 	b.w	8002d5c <__malloc_unlock>
 8002a84:	42a3      	cmp	r3, r4
 8002a86:	d908      	bls.n	8002a9a <_free_r+0x42>
 8002a88:	6820      	ldr	r0, [r4, #0]
 8002a8a:	1821      	adds	r1, r4, r0
 8002a8c:	428b      	cmp	r3, r1
 8002a8e:	bf01      	itttt	eq
 8002a90:	6819      	ldreq	r1, [r3, #0]
 8002a92:	685b      	ldreq	r3, [r3, #4]
 8002a94:	1809      	addeq	r1, r1, r0
 8002a96:	6021      	streq	r1, [r4, #0]
 8002a98:	e7ed      	b.n	8002a76 <_free_r+0x1e>
 8002a9a:	461a      	mov	r2, r3
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	b10b      	cbz	r3, 8002aa4 <_free_r+0x4c>
 8002aa0:	42a3      	cmp	r3, r4
 8002aa2:	d9fa      	bls.n	8002a9a <_free_r+0x42>
 8002aa4:	6811      	ldr	r1, [r2, #0]
 8002aa6:	1850      	adds	r0, r2, r1
 8002aa8:	42a0      	cmp	r0, r4
 8002aaa:	d10b      	bne.n	8002ac4 <_free_r+0x6c>
 8002aac:	6820      	ldr	r0, [r4, #0]
 8002aae:	4401      	add	r1, r0
 8002ab0:	1850      	adds	r0, r2, r1
 8002ab2:	4283      	cmp	r3, r0
 8002ab4:	6011      	str	r1, [r2, #0]
 8002ab6:	d1e0      	bne.n	8002a7a <_free_r+0x22>
 8002ab8:	6818      	ldr	r0, [r3, #0]
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	6053      	str	r3, [r2, #4]
 8002abe:	4401      	add	r1, r0
 8002ac0:	6011      	str	r1, [r2, #0]
 8002ac2:	e7da      	b.n	8002a7a <_free_r+0x22>
 8002ac4:	d902      	bls.n	8002acc <_free_r+0x74>
 8002ac6:	230c      	movs	r3, #12
 8002ac8:	602b      	str	r3, [r5, #0]
 8002aca:	e7d6      	b.n	8002a7a <_free_r+0x22>
 8002acc:	6820      	ldr	r0, [r4, #0]
 8002ace:	1821      	adds	r1, r4, r0
 8002ad0:	428b      	cmp	r3, r1
 8002ad2:	bf04      	itt	eq
 8002ad4:	6819      	ldreq	r1, [r3, #0]
 8002ad6:	685b      	ldreq	r3, [r3, #4]
 8002ad8:	6063      	str	r3, [r4, #4]
 8002ada:	bf04      	itt	eq
 8002adc:	1809      	addeq	r1, r1, r0
 8002ade:	6021      	streq	r1, [r4, #0]
 8002ae0:	6054      	str	r4, [r2, #4]
 8002ae2:	e7ca      	b.n	8002a7a <_free_r+0x22>
 8002ae4:	bd38      	pop	{r3, r4, r5, pc}
 8002ae6:	bf00      	nop
 8002ae8:	200001c4 	.word	0x200001c4

08002aec <_malloc_r>:
 8002aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002aee:	1ccd      	adds	r5, r1, #3
 8002af0:	f025 0503 	bic.w	r5, r5, #3
 8002af4:	3508      	adds	r5, #8
 8002af6:	2d0c      	cmp	r5, #12
 8002af8:	bf38      	it	cc
 8002afa:	250c      	movcc	r5, #12
 8002afc:	2d00      	cmp	r5, #0
 8002afe:	4606      	mov	r6, r0
 8002b00:	db01      	blt.n	8002b06 <_malloc_r+0x1a>
 8002b02:	42a9      	cmp	r1, r5
 8002b04:	d903      	bls.n	8002b0e <_malloc_r+0x22>
 8002b06:	230c      	movs	r3, #12
 8002b08:	6033      	str	r3, [r6, #0]
 8002b0a:	2000      	movs	r0, #0
 8002b0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002b0e:	f000 f91f 	bl	8002d50 <__malloc_lock>
 8002b12:	4921      	ldr	r1, [pc, #132]	; (8002b98 <_malloc_r+0xac>)
 8002b14:	680a      	ldr	r2, [r1, #0]
 8002b16:	4614      	mov	r4, r2
 8002b18:	b99c      	cbnz	r4, 8002b42 <_malloc_r+0x56>
 8002b1a:	4f20      	ldr	r7, [pc, #128]	; (8002b9c <_malloc_r+0xb0>)
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	b923      	cbnz	r3, 8002b2a <_malloc_r+0x3e>
 8002b20:	4621      	mov	r1, r4
 8002b22:	4630      	mov	r0, r6
 8002b24:	f000 f8a8 	bl	8002c78 <_sbrk_r>
 8002b28:	6038      	str	r0, [r7, #0]
 8002b2a:	4629      	mov	r1, r5
 8002b2c:	4630      	mov	r0, r6
 8002b2e:	f000 f8a3 	bl	8002c78 <_sbrk_r>
 8002b32:	1c43      	adds	r3, r0, #1
 8002b34:	d123      	bne.n	8002b7e <_malloc_r+0x92>
 8002b36:	230c      	movs	r3, #12
 8002b38:	6033      	str	r3, [r6, #0]
 8002b3a:	4630      	mov	r0, r6
 8002b3c:	f000 f90e 	bl	8002d5c <__malloc_unlock>
 8002b40:	e7e3      	b.n	8002b0a <_malloc_r+0x1e>
 8002b42:	6823      	ldr	r3, [r4, #0]
 8002b44:	1b5b      	subs	r3, r3, r5
 8002b46:	d417      	bmi.n	8002b78 <_malloc_r+0x8c>
 8002b48:	2b0b      	cmp	r3, #11
 8002b4a:	d903      	bls.n	8002b54 <_malloc_r+0x68>
 8002b4c:	6023      	str	r3, [r4, #0]
 8002b4e:	441c      	add	r4, r3
 8002b50:	6025      	str	r5, [r4, #0]
 8002b52:	e004      	b.n	8002b5e <_malloc_r+0x72>
 8002b54:	6863      	ldr	r3, [r4, #4]
 8002b56:	42a2      	cmp	r2, r4
 8002b58:	bf0c      	ite	eq
 8002b5a:	600b      	streq	r3, [r1, #0]
 8002b5c:	6053      	strne	r3, [r2, #4]
 8002b5e:	4630      	mov	r0, r6
 8002b60:	f000 f8fc 	bl	8002d5c <__malloc_unlock>
 8002b64:	f104 000b 	add.w	r0, r4, #11
 8002b68:	1d23      	adds	r3, r4, #4
 8002b6a:	f020 0007 	bic.w	r0, r0, #7
 8002b6e:	1ac2      	subs	r2, r0, r3
 8002b70:	d0cc      	beq.n	8002b0c <_malloc_r+0x20>
 8002b72:	1a1b      	subs	r3, r3, r0
 8002b74:	50a3      	str	r3, [r4, r2]
 8002b76:	e7c9      	b.n	8002b0c <_malloc_r+0x20>
 8002b78:	4622      	mov	r2, r4
 8002b7a:	6864      	ldr	r4, [r4, #4]
 8002b7c:	e7cc      	b.n	8002b18 <_malloc_r+0x2c>
 8002b7e:	1cc4      	adds	r4, r0, #3
 8002b80:	f024 0403 	bic.w	r4, r4, #3
 8002b84:	42a0      	cmp	r0, r4
 8002b86:	d0e3      	beq.n	8002b50 <_malloc_r+0x64>
 8002b88:	1a21      	subs	r1, r4, r0
 8002b8a:	4630      	mov	r0, r6
 8002b8c:	f000 f874 	bl	8002c78 <_sbrk_r>
 8002b90:	3001      	adds	r0, #1
 8002b92:	d1dd      	bne.n	8002b50 <_malloc_r+0x64>
 8002b94:	e7cf      	b.n	8002b36 <_malloc_r+0x4a>
 8002b96:	bf00      	nop
 8002b98:	200001c4 	.word	0x200001c4
 8002b9c:	200001c8 	.word	0x200001c8

08002ba0 <srand>:
 8002ba0:	b538      	push	{r3, r4, r5, lr}
 8002ba2:	4b10      	ldr	r3, [pc, #64]	; (8002be4 <srand+0x44>)
 8002ba4:	681d      	ldr	r5, [r3, #0]
 8002ba6:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8002ba8:	4604      	mov	r4, r0
 8002baa:	b9b3      	cbnz	r3, 8002bda <srand+0x3a>
 8002bac:	2018      	movs	r0, #24
 8002bae:	f7ff ff35 	bl	8002a1c <malloc>
 8002bb2:	4602      	mov	r2, r0
 8002bb4:	63a8      	str	r0, [r5, #56]	; 0x38
 8002bb6:	b920      	cbnz	r0, 8002bc2 <srand+0x22>
 8002bb8:	4b0b      	ldr	r3, [pc, #44]	; (8002be8 <srand+0x48>)
 8002bba:	480c      	ldr	r0, [pc, #48]	; (8002bec <srand+0x4c>)
 8002bbc:	2142      	movs	r1, #66	; 0x42
 8002bbe:	f000 f885 	bl	8002ccc <__assert_func>
 8002bc2:	490b      	ldr	r1, [pc, #44]	; (8002bf0 <srand+0x50>)
 8002bc4:	4b0b      	ldr	r3, [pc, #44]	; (8002bf4 <srand+0x54>)
 8002bc6:	e9c0 1300 	strd	r1, r3, [r0]
 8002bca:	4b0b      	ldr	r3, [pc, #44]	; (8002bf8 <srand+0x58>)
 8002bcc:	6083      	str	r3, [r0, #8]
 8002bce:	230b      	movs	r3, #11
 8002bd0:	8183      	strh	r3, [r0, #12]
 8002bd2:	2100      	movs	r1, #0
 8002bd4:	2001      	movs	r0, #1
 8002bd6:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8002bda:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8002bdc:	2200      	movs	r2, #0
 8002bde:	611c      	str	r4, [r3, #16]
 8002be0:	615a      	str	r2, [r3, #20]
 8002be2:	bd38      	pop	{r3, r4, r5, pc}
 8002be4:	20000004 	.word	0x20000004
 8002be8:	08003be4 	.word	0x08003be4
 8002bec:	08003bfb 	.word	0x08003bfb
 8002bf0:	abcd330e 	.word	0xabcd330e
 8002bf4:	e66d1234 	.word	0xe66d1234
 8002bf8:	0005deec 	.word	0x0005deec

08002bfc <rand>:
 8002bfc:	4b16      	ldr	r3, [pc, #88]	; (8002c58 <rand+0x5c>)
 8002bfe:	b510      	push	{r4, lr}
 8002c00:	681c      	ldr	r4, [r3, #0]
 8002c02:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002c04:	b9b3      	cbnz	r3, 8002c34 <rand+0x38>
 8002c06:	2018      	movs	r0, #24
 8002c08:	f7ff ff08 	bl	8002a1c <malloc>
 8002c0c:	4602      	mov	r2, r0
 8002c0e:	63a0      	str	r0, [r4, #56]	; 0x38
 8002c10:	b920      	cbnz	r0, 8002c1c <rand+0x20>
 8002c12:	4b12      	ldr	r3, [pc, #72]	; (8002c5c <rand+0x60>)
 8002c14:	4812      	ldr	r0, [pc, #72]	; (8002c60 <rand+0x64>)
 8002c16:	214e      	movs	r1, #78	; 0x4e
 8002c18:	f000 f858 	bl	8002ccc <__assert_func>
 8002c1c:	4911      	ldr	r1, [pc, #68]	; (8002c64 <rand+0x68>)
 8002c1e:	4b12      	ldr	r3, [pc, #72]	; (8002c68 <rand+0x6c>)
 8002c20:	e9c0 1300 	strd	r1, r3, [r0]
 8002c24:	4b11      	ldr	r3, [pc, #68]	; (8002c6c <rand+0x70>)
 8002c26:	6083      	str	r3, [r0, #8]
 8002c28:	230b      	movs	r3, #11
 8002c2a:	8183      	strh	r3, [r0, #12]
 8002c2c:	2100      	movs	r1, #0
 8002c2e:	2001      	movs	r0, #1
 8002c30:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8002c34:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 8002c36:	4a0e      	ldr	r2, [pc, #56]	; (8002c70 <rand+0x74>)
 8002c38:	6920      	ldr	r0, [r4, #16]
 8002c3a:	6963      	ldr	r3, [r4, #20]
 8002c3c:	490d      	ldr	r1, [pc, #52]	; (8002c74 <rand+0x78>)
 8002c3e:	4342      	muls	r2, r0
 8002c40:	fb01 2203 	mla	r2, r1, r3, r2
 8002c44:	fba0 0101 	umull	r0, r1, r0, r1
 8002c48:	1c43      	adds	r3, r0, #1
 8002c4a:	eb42 0001 	adc.w	r0, r2, r1
 8002c4e:	e9c4 3004 	strd	r3, r0, [r4, #16]
 8002c52:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8002c56:	bd10      	pop	{r4, pc}
 8002c58:	20000004 	.word	0x20000004
 8002c5c:	08003be4 	.word	0x08003be4
 8002c60:	08003bfb 	.word	0x08003bfb
 8002c64:	abcd330e 	.word	0xabcd330e
 8002c68:	e66d1234 	.word	0xe66d1234
 8002c6c:	0005deec 	.word	0x0005deec
 8002c70:	5851f42d 	.word	0x5851f42d
 8002c74:	4c957f2d 	.word	0x4c957f2d

08002c78 <_sbrk_r>:
 8002c78:	b538      	push	{r3, r4, r5, lr}
 8002c7a:	4d06      	ldr	r5, [pc, #24]	; (8002c94 <_sbrk_r+0x1c>)
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	4604      	mov	r4, r0
 8002c80:	4608      	mov	r0, r1
 8002c82:	602b      	str	r3, [r5, #0]
 8002c84:	f7ff fc46 	bl	8002514 <_sbrk>
 8002c88:	1c43      	adds	r3, r0, #1
 8002c8a:	d102      	bne.n	8002c92 <_sbrk_r+0x1a>
 8002c8c:	682b      	ldr	r3, [r5, #0]
 8002c8e:	b103      	cbz	r3, 8002c92 <_sbrk_r+0x1a>
 8002c90:	6023      	str	r3, [r4, #0]
 8002c92:	bd38      	pop	{r3, r4, r5, pc}
 8002c94:	200001cc 	.word	0x200001cc

08002c98 <time>:
 8002c98:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8002c9a:	4b0b      	ldr	r3, [pc, #44]	; (8002cc8 <time+0x30>)
 8002c9c:	4604      	mov	r4, r0
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	6818      	ldr	r0, [r3, #0]
 8002ca2:	4669      	mov	r1, sp
 8002ca4:	f000 f842 	bl	8002d2c <_gettimeofday_r>
 8002ca8:	2800      	cmp	r0, #0
 8002caa:	da05      	bge.n	8002cb8 <time+0x20>
 8002cac:	f04f 32ff 	mov.w	r2, #4294967295
 8002cb0:	f04f 33ff 	mov.w	r3, #4294967295
 8002cb4:	e9cd 2300 	strd	r2, r3, [sp]
 8002cb8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8002cbc:	b10c      	cbz	r4, 8002cc2 <time+0x2a>
 8002cbe:	e9c4 0100 	strd	r0, r1, [r4]
 8002cc2:	b004      	add	sp, #16
 8002cc4:	bd10      	pop	{r4, pc}
 8002cc6:	bf00      	nop
 8002cc8:	20000004 	.word	0x20000004

08002ccc <__assert_func>:
 8002ccc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8002cce:	4614      	mov	r4, r2
 8002cd0:	461a      	mov	r2, r3
 8002cd2:	4b09      	ldr	r3, [pc, #36]	; (8002cf8 <__assert_func+0x2c>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4605      	mov	r5, r0
 8002cd8:	68d8      	ldr	r0, [r3, #12]
 8002cda:	b14c      	cbz	r4, 8002cf0 <__assert_func+0x24>
 8002cdc:	4b07      	ldr	r3, [pc, #28]	; (8002cfc <__assert_func+0x30>)
 8002cde:	9100      	str	r1, [sp, #0]
 8002ce0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8002ce4:	4906      	ldr	r1, [pc, #24]	; (8002d00 <__assert_func+0x34>)
 8002ce6:	462b      	mov	r3, r5
 8002ce8:	f000 f80e 	bl	8002d08 <fiprintf>
 8002cec:	f000 fbe8 	bl	80034c0 <abort>
 8002cf0:	4b04      	ldr	r3, [pc, #16]	; (8002d04 <__assert_func+0x38>)
 8002cf2:	461c      	mov	r4, r3
 8002cf4:	e7f3      	b.n	8002cde <__assert_func+0x12>
 8002cf6:	bf00      	nop
 8002cf8:	20000004 	.word	0x20000004
 8002cfc:	08003c78 	.word	0x08003c78
 8002d00:	08003c85 	.word	0x08003c85
 8002d04:	08003cb3 	.word	0x08003cb3

08002d08 <fiprintf>:
 8002d08:	b40e      	push	{r1, r2, r3}
 8002d0a:	b503      	push	{r0, r1, lr}
 8002d0c:	4601      	mov	r1, r0
 8002d0e:	ab03      	add	r3, sp, #12
 8002d10:	4805      	ldr	r0, [pc, #20]	; (8002d28 <fiprintf+0x20>)
 8002d12:	f853 2b04 	ldr.w	r2, [r3], #4
 8002d16:	6800      	ldr	r0, [r0, #0]
 8002d18:	9301      	str	r3, [sp, #4]
 8002d1a:	f000 f84d 	bl	8002db8 <_vfiprintf_r>
 8002d1e:	b002      	add	sp, #8
 8002d20:	f85d eb04 	ldr.w	lr, [sp], #4
 8002d24:	b003      	add	sp, #12
 8002d26:	4770      	bx	lr
 8002d28:	20000004 	.word	0x20000004

08002d2c <_gettimeofday_r>:
 8002d2c:	b538      	push	{r3, r4, r5, lr}
 8002d2e:	4d07      	ldr	r5, [pc, #28]	; (8002d4c <_gettimeofday_r+0x20>)
 8002d30:	2300      	movs	r3, #0
 8002d32:	4604      	mov	r4, r0
 8002d34:	4608      	mov	r0, r1
 8002d36:	4611      	mov	r1, r2
 8002d38:	602b      	str	r3, [r5, #0]
 8002d3a:	f000 feed 	bl	8003b18 <_gettimeofday>
 8002d3e:	1c43      	adds	r3, r0, #1
 8002d40:	d102      	bne.n	8002d48 <_gettimeofday_r+0x1c>
 8002d42:	682b      	ldr	r3, [r5, #0]
 8002d44:	b103      	cbz	r3, 8002d48 <_gettimeofday_r+0x1c>
 8002d46:	6023      	str	r3, [r4, #0]
 8002d48:	bd38      	pop	{r3, r4, r5, pc}
 8002d4a:	bf00      	nop
 8002d4c:	200001cc 	.word	0x200001cc

08002d50 <__malloc_lock>:
 8002d50:	4801      	ldr	r0, [pc, #4]	; (8002d58 <__malloc_lock+0x8>)
 8002d52:	f000 bd71 	b.w	8003838 <__retarget_lock_acquire_recursive>
 8002d56:	bf00      	nop
 8002d58:	200001d0 	.word	0x200001d0

08002d5c <__malloc_unlock>:
 8002d5c:	4801      	ldr	r0, [pc, #4]	; (8002d64 <__malloc_unlock+0x8>)
 8002d5e:	f000 bd6c 	b.w	800383a <__retarget_lock_release_recursive>
 8002d62:	bf00      	nop
 8002d64:	200001d0 	.word	0x200001d0

08002d68 <__sfputc_r>:
 8002d68:	6893      	ldr	r3, [r2, #8]
 8002d6a:	3b01      	subs	r3, #1
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	b410      	push	{r4}
 8002d70:	6093      	str	r3, [r2, #8]
 8002d72:	da07      	bge.n	8002d84 <__sfputc_r+0x1c>
 8002d74:	6994      	ldr	r4, [r2, #24]
 8002d76:	42a3      	cmp	r3, r4
 8002d78:	db01      	blt.n	8002d7e <__sfputc_r+0x16>
 8002d7a:	290a      	cmp	r1, #10
 8002d7c:	d102      	bne.n	8002d84 <__sfputc_r+0x1c>
 8002d7e:	bc10      	pop	{r4}
 8002d80:	f000 bade 	b.w	8003340 <__swbuf_r>
 8002d84:	6813      	ldr	r3, [r2, #0]
 8002d86:	1c58      	adds	r0, r3, #1
 8002d88:	6010      	str	r0, [r2, #0]
 8002d8a:	7019      	strb	r1, [r3, #0]
 8002d8c:	4608      	mov	r0, r1
 8002d8e:	bc10      	pop	{r4}
 8002d90:	4770      	bx	lr

08002d92 <__sfputs_r>:
 8002d92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d94:	4606      	mov	r6, r0
 8002d96:	460f      	mov	r7, r1
 8002d98:	4614      	mov	r4, r2
 8002d9a:	18d5      	adds	r5, r2, r3
 8002d9c:	42ac      	cmp	r4, r5
 8002d9e:	d101      	bne.n	8002da4 <__sfputs_r+0x12>
 8002da0:	2000      	movs	r0, #0
 8002da2:	e007      	b.n	8002db4 <__sfputs_r+0x22>
 8002da4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002da8:	463a      	mov	r2, r7
 8002daa:	4630      	mov	r0, r6
 8002dac:	f7ff ffdc 	bl	8002d68 <__sfputc_r>
 8002db0:	1c43      	adds	r3, r0, #1
 8002db2:	d1f3      	bne.n	8002d9c <__sfputs_r+0xa>
 8002db4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002db6:	0000      	movs	r0, r0

08002db8 <_vfiprintf_r>:
 8002db8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002dbc:	460d      	mov	r5, r1
 8002dbe:	b09d      	sub	sp, #116	; 0x74
 8002dc0:	4614      	mov	r4, r2
 8002dc2:	4698      	mov	r8, r3
 8002dc4:	4606      	mov	r6, r0
 8002dc6:	b118      	cbz	r0, 8002dd0 <_vfiprintf_r+0x18>
 8002dc8:	6983      	ldr	r3, [r0, #24]
 8002dca:	b90b      	cbnz	r3, 8002dd0 <_vfiprintf_r+0x18>
 8002dcc:	f000 fc96 	bl	80036fc <__sinit>
 8002dd0:	4b89      	ldr	r3, [pc, #548]	; (8002ff8 <_vfiprintf_r+0x240>)
 8002dd2:	429d      	cmp	r5, r3
 8002dd4:	d11b      	bne.n	8002e0e <_vfiprintf_r+0x56>
 8002dd6:	6875      	ldr	r5, [r6, #4]
 8002dd8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002dda:	07d9      	lsls	r1, r3, #31
 8002ddc:	d405      	bmi.n	8002dea <_vfiprintf_r+0x32>
 8002dde:	89ab      	ldrh	r3, [r5, #12]
 8002de0:	059a      	lsls	r2, r3, #22
 8002de2:	d402      	bmi.n	8002dea <_vfiprintf_r+0x32>
 8002de4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002de6:	f000 fd27 	bl	8003838 <__retarget_lock_acquire_recursive>
 8002dea:	89ab      	ldrh	r3, [r5, #12]
 8002dec:	071b      	lsls	r3, r3, #28
 8002dee:	d501      	bpl.n	8002df4 <_vfiprintf_r+0x3c>
 8002df0:	692b      	ldr	r3, [r5, #16]
 8002df2:	b9eb      	cbnz	r3, 8002e30 <_vfiprintf_r+0x78>
 8002df4:	4629      	mov	r1, r5
 8002df6:	4630      	mov	r0, r6
 8002df8:	f000 faf4 	bl	80033e4 <__swsetup_r>
 8002dfc:	b1c0      	cbz	r0, 8002e30 <_vfiprintf_r+0x78>
 8002dfe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002e00:	07dc      	lsls	r4, r3, #31
 8002e02:	d50e      	bpl.n	8002e22 <_vfiprintf_r+0x6a>
 8002e04:	f04f 30ff 	mov.w	r0, #4294967295
 8002e08:	b01d      	add	sp, #116	; 0x74
 8002e0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002e0e:	4b7b      	ldr	r3, [pc, #492]	; (8002ffc <_vfiprintf_r+0x244>)
 8002e10:	429d      	cmp	r5, r3
 8002e12:	d101      	bne.n	8002e18 <_vfiprintf_r+0x60>
 8002e14:	68b5      	ldr	r5, [r6, #8]
 8002e16:	e7df      	b.n	8002dd8 <_vfiprintf_r+0x20>
 8002e18:	4b79      	ldr	r3, [pc, #484]	; (8003000 <_vfiprintf_r+0x248>)
 8002e1a:	429d      	cmp	r5, r3
 8002e1c:	bf08      	it	eq
 8002e1e:	68f5      	ldreq	r5, [r6, #12]
 8002e20:	e7da      	b.n	8002dd8 <_vfiprintf_r+0x20>
 8002e22:	89ab      	ldrh	r3, [r5, #12]
 8002e24:	0598      	lsls	r0, r3, #22
 8002e26:	d4ed      	bmi.n	8002e04 <_vfiprintf_r+0x4c>
 8002e28:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002e2a:	f000 fd06 	bl	800383a <__retarget_lock_release_recursive>
 8002e2e:	e7e9      	b.n	8002e04 <_vfiprintf_r+0x4c>
 8002e30:	2300      	movs	r3, #0
 8002e32:	9309      	str	r3, [sp, #36]	; 0x24
 8002e34:	2320      	movs	r3, #32
 8002e36:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002e3a:	f8cd 800c 	str.w	r8, [sp, #12]
 8002e3e:	2330      	movs	r3, #48	; 0x30
 8002e40:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8003004 <_vfiprintf_r+0x24c>
 8002e44:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002e48:	f04f 0901 	mov.w	r9, #1
 8002e4c:	4623      	mov	r3, r4
 8002e4e:	469a      	mov	sl, r3
 8002e50:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002e54:	b10a      	cbz	r2, 8002e5a <_vfiprintf_r+0xa2>
 8002e56:	2a25      	cmp	r2, #37	; 0x25
 8002e58:	d1f9      	bne.n	8002e4e <_vfiprintf_r+0x96>
 8002e5a:	ebba 0b04 	subs.w	fp, sl, r4
 8002e5e:	d00b      	beq.n	8002e78 <_vfiprintf_r+0xc0>
 8002e60:	465b      	mov	r3, fp
 8002e62:	4622      	mov	r2, r4
 8002e64:	4629      	mov	r1, r5
 8002e66:	4630      	mov	r0, r6
 8002e68:	f7ff ff93 	bl	8002d92 <__sfputs_r>
 8002e6c:	3001      	adds	r0, #1
 8002e6e:	f000 80aa 	beq.w	8002fc6 <_vfiprintf_r+0x20e>
 8002e72:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002e74:	445a      	add	r2, fp
 8002e76:	9209      	str	r2, [sp, #36]	; 0x24
 8002e78:	f89a 3000 	ldrb.w	r3, [sl]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	f000 80a2 	beq.w	8002fc6 <_vfiprintf_r+0x20e>
 8002e82:	2300      	movs	r3, #0
 8002e84:	f04f 32ff 	mov.w	r2, #4294967295
 8002e88:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002e8c:	f10a 0a01 	add.w	sl, sl, #1
 8002e90:	9304      	str	r3, [sp, #16]
 8002e92:	9307      	str	r3, [sp, #28]
 8002e94:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002e98:	931a      	str	r3, [sp, #104]	; 0x68
 8002e9a:	4654      	mov	r4, sl
 8002e9c:	2205      	movs	r2, #5
 8002e9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002ea2:	4858      	ldr	r0, [pc, #352]	; (8003004 <_vfiprintf_r+0x24c>)
 8002ea4:	f7fe f89c 	bl	8000fe0 <memchr>
 8002ea8:	9a04      	ldr	r2, [sp, #16]
 8002eaa:	b9d8      	cbnz	r0, 8002ee4 <_vfiprintf_r+0x12c>
 8002eac:	06d1      	lsls	r1, r2, #27
 8002eae:	bf44      	itt	mi
 8002eb0:	2320      	movmi	r3, #32
 8002eb2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002eb6:	0713      	lsls	r3, r2, #28
 8002eb8:	bf44      	itt	mi
 8002eba:	232b      	movmi	r3, #43	; 0x2b
 8002ebc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002ec0:	f89a 3000 	ldrb.w	r3, [sl]
 8002ec4:	2b2a      	cmp	r3, #42	; 0x2a
 8002ec6:	d015      	beq.n	8002ef4 <_vfiprintf_r+0x13c>
 8002ec8:	9a07      	ldr	r2, [sp, #28]
 8002eca:	4654      	mov	r4, sl
 8002ecc:	2000      	movs	r0, #0
 8002ece:	f04f 0c0a 	mov.w	ip, #10
 8002ed2:	4621      	mov	r1, r4
 8002ed4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002ed8:	3b30      	subs	r3, #48	; 0x30
 8002eda:	2b09      	cmp	r3, #9
 8002edc:	d94e      	bls.n	8002f7c <_vfiprintf_r+0x1c4>
 8002ede:	b1b0      	cbz	r0, 8002f0e <_vfiprintf_r+0x156>
 8002ee0:	9207      	str	r2, [sp, #28]
 8002ee2:	e014      	b.n	8002f0e <_vfiprintf_r+0x156>
 8002ee4:	eba0 0308 	sub.w	r3, r0, r8
 8002ee8:	fa09 f303 	lsl.w	r3, r9, r3
 8002eec:	4313      	orrs	r3, r2
 8002eee:	9304      	str	r3, [sp, #16]
 8002ef0:	46a2      	mov	sl, r4
 8002ef2:	e7d2      	b.n	8002e9a <_vfiprintf_r+0xe2>
 8002ef4:	9b03      	ldr	r3, [sp, #12]
 8002ef6:	1d19      	adds	r1, r3, #4
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	9103      	str	r1, [sp, #12]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	bfbb      	ittet	lt
 8002f00:	425b      	neglt	r3, r3
 8002f02:	f042 0202 	orrlt.w	r2, r2, #2
 8002f06:	9307      	strge	r3, [sp, #28]
 8002f08:	9307      	strlt	r3, [sp, #28]
 8002f0a:	bfb8      	it	lt
 8002f0c:	9204      	strlt	r2, [sp, #16]
 8002f0e:	7823      	ldrb	r3, [r4, #0]
 8002f10:	2b2e      	cmp	r3, #46	; 0x2e
 8002f12:	d10c      	bne.n	8002f2e <_vfiprintf_r+0x176>
 8002f14:	7863      	ldrb	r3, [r4, #1]
 8002f16:	2b2a      	cmp	r3, #42	; 0x2a
 8002f18:	d135      	bne.n	8002f86 <_vfiprintf_r+0x1ce>
 8002f1a:	9b03      	ldr	r3, [sp, #12]
 8002f1c:	1d1a      	adds	r2, r3, #4
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	9203      	str	r2, [sp, #12]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	bfb8      	it	lt
 8002f26:	f04f 33ff 	movlt.w	r3, #4294967295
 8002f2a:	3402      	adds	r4, #2
 8002f2c:	9305      	str	r3, [sp, #20]
 8002f2e:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8003008 <_vfiprintf_r+0x250>
 8002f32:	7821      	ldrb	r1, [r4, #0]
 8002f34:	2203      	movs	r2, #3
 8002f36:	4650      	mov	r0, sl
 8002f38:	f7fe f852 	bl	8000fe0 <memchr>
 8002f3c:	b140      	cbz	r0, 8002f50 <_vfiprintf_r+0x198>
 8002f3e:	2340      	movs	r3, #64	; 0x40
 8002f40:	eba0 000a 	sub.w	r0, r0, sl
 8002f44:	fa03 f000 	lsl.w	r0, r3, r0
 8002f48:	9b04      	ldr	r3, [sp, #16]
 8002f4a:	4303      	orrs	r3, r0
 8002f4c:	3401      	adds	r4, #1
 8002f4e:	9304      	str	r3, [sp, #16]
 8002f50:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002f54:	482d      	ldr	r0, [pc, #180]	; (800300c <_vfiprintf_r+0x254>)
 8002f56:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002f5a:	2206      	movs	r2, #6
 8002f5c:	f7fe f840 	bl	8000fe0 <memchr>
 8002f60:	2800      	cmp	r0, #0
 8002f62:	d03f      	beq.n	8002fe4 <_vfiprintf_r+0x22c>
 8002f64:	4b2a      	ldr	r3, [pc, #168]	; (8003010 <_vfiprintf_r+0x258>)
 8002f66:	bb1b      	cbnz	r3, 8002fb0 <_vfiprintf_r+0x1f8>
 8002f68:	9b03      	ldr	r3, [sp, #12]
 8002f6a:	3307      	adds	r3, #7
 8002f6c:	f023 0307 	bic.w	r3, r3, #7
 8002f70:	3308      	adds	r3, #8
 8002f72:	9303      	str	r3, [sp, #12]
 8002f74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002f76:	443b      	add	r3, r7
 8002f78:	9309      	str	r3, [sp, #36]	; 0x24
 8002f7a:	e767      	b.n	8002e4c <_vfiprintf_r+0x94>
 8002f7c:	fb0c 3202 	mla	r2, ip, r2, r3
 8002f80:	460c      	mov	r4, r1
 8002f82:	2001      	movs	r0, #1
 8002f84:	e7a5      	b.n	8002ed2 <_vfiprintf_r+0x11a>
 8002f86:	2300      	movs	r3, #0
 8002f88:	3401      	adds	r4, #1
 8002f8a:	9305      	str	r3, [sp, #20]
 8002f8c:	4619      	mov	r1, r3
 8002f8e:	f04f 0c0a 	mov.w	ip, #10
 8002f92:	4620      	mov	r0, r4
 8002f94:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002f98:	3a30      	subs	r2, #48	; 0x30
 8002f9a:	2a09      	cmp	r2, #9
 8002f9c:	d903      	bls.n	8002fa6 <_vfiprintf_r+0x1ee>
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d0c5      	beq.n	8002f2e <_vfiprintf_r+0x176>
 8002fa2:	9105      	str	r1, [sp, #20]
 8002fa4:	e7c3      	b.n	8002f2e <_vfiprintf_r+0x176>
 8002fa6:	fb0c 2101 	mla	r1, ip, r1, r2
 8002faa:	4604      	mov	r4, r0
 8002fac:	2301      	movs	r3, #1
 8002fae:	e7f0      	b.n	8002f92 <_vfiprintf_r+0x1da>
 8002fb0:	ab03      	add	r3, sp, #12
 8002fb2:	9300      	str	r3, [sp, #0]
 8002fb4:	462a      	mov	r2, r5
 8002fb6:	4b17      	ldr	r3, [pc, #92]	; (8003014 <_vfiprintf_r+0x25c>)
 8002fb8:	a904      	add	r1, sp, #16
 8002fba:	4630      	mov	r0, r6
 8002fbc:	f3af 8000 	nop.w
 8002fc0:	4607      	mov	r7, r0
 8002fc2:	1c78      	adds	r0, r7, #1
 8002fc4:	d1d6      	bne.n	8002f74 <_vfiprintf_r+0x1bc>
 8002fc6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002fc8:	07d9      	lsls	r1, r3, #31
 8002fca:	d405      	bmi.n	8002fd8 <_vfiprintf_r+0x220>
 8002fcc:	89ab      	ldrh	r3, [r5, #12]
 8002fce:	059a      	lsls	r2, r3, #22
 8002fd0:	d402      	bmi.n	8002fd8 <_vfiprintf_r+0x220>
 8002fd2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002fd4:	f000 fc31 	bl	800383a <__retarget_lock_release_recursive>
 8002fd8:	89ab      	ldrh	r3, [r5, #12]
 8002fda:	065b      	lsls	r3, r3, #25
 8002fdc:	f53f af12 	bmi.w	8002e04 <_vfiprintf_r+0x4c>
 8002fe0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002fe2:	e711      	b.n	8002e08 <_vfiprintf_r+0x50>
 8002fe4:	ab03      	add	r3, sp, #12
 8002fe6:	9300      	str	r3, [sp, #0]
 8002fe8:	462a      	mov	r2, r5
 8002fea:	4b0a      	ldr	r3, [pc, #40]	; (8003014 <_vfiprintf_r+0x25c>)
 8002fec:	a904      	add	r1, sp, #16
 8002fee:	4630      	mov	r0, r6
 8002ff0:	f000 f880 	bl	80030f4 <_printf_i>
 8002ff4:	e7e4      	b.n	8002fc0 <_vfiprintf_r+0x208>
 8002ff6:	bf00      	nop
 8002ff8:	08003d08 	.word	0x08003d08
 8002ffc:	08003d28 	.word	0x08003d28
 8003000:	08003ce8 	.word	0x08003ce8
 8003004:	08003cb4 	.word	0x08003cb4
 8003008:	08003cba 	.word	0x08003cba
 800300c:	08003cbe 	.word	0x08003cbe
 8003010:	00000000 	.word	0x00000000
 8003014:	08002d93 	.word	0x08002d93

08003018 <_printf_common>:
 8003018:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800301c:	4616      	mov	r6, r2
 800301e:	4699      	mov	r9, r3
 8003020:	688a      	ldr	r2, [r1, #8]
 8003022:	690b      	ldr	r3, [r1, #16]
 8003024:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003028:	4293      	cmp	r3, r2
 800302a:	bfb8      	it	lt
 800302c:	4613      	movlt	r3, r2
 800302e:	6033      	str	r3, [r6, #0]
 8003030:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003034:	4607      	mov	r7, r0
 8003036:	460c      	mov	r4, r1
 8003038:	b10a      	cbz	r2, 800303e <_printf_common+0x26>
 800303a:	3301      	adds	r3, #1
 800303c:	6033      	str	r3, [r6, #0]
 800303e:	6823      	ldr	r3, [r4, #0]
 8003040:	0699      	lsls	r1, r3, #26
 8003042:	bf42      	ittt	mi
 8003044:	6833      	ldrmi	r3, [r6, #0]
 8003046:	3302      	addmi	r3, #2
 8003048:	6033      	strmi	r3, [r6, #0]
 800304a:	6825      	ldr	r5, [r4, #0]
 800304c:	f015 0506 	ands.w	r5, r5, #6
 8003050:	d106      	bne.n	8003060 <_printf_common+0x48>
 8003052:	f104 0a19 	add.w	sl, r4, #25
 8003056:	68e3      	ldr	r3, [r4, #12]
 8003058:	6832      	ldr	r2, [r6, #0]
 800305a:	1a9b      	subs	r3, r3, r2
 800305c:	42ab      	cmp	r3, r5
 800305e:	dc26      	bgt.n	80030ae <_printf_common+0x96>
 8003060:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003064:	1e13      	subs	r3, r2, #0
 8003066:	6822      	ldr	r2, [r4, #0]
 8003068:	bf18      	it	ne
 800306a:	2301      	movne	r3, #1
 800306c:	0692      	lsls	r2, r2, #26
 800306e:	d42b      	bmi.n	80030c8 <_printf_common+0xb0>
 8003070:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003074:	4649      	mov	r1, r9
 8003076:	4638      	mov	r0, r7
 8003078:	47c0      	blx	r8
 800307a:	3001      	adds	r0, #1
 800307c:	d01e      	beq.n	80030bc <_printf_common+0xa4>
 800307e:	6823      	ldr	r3, [r4, #0]
 8003080:	68e5      	ldr	r5, [r4, #12]
 8003082:	6832      	ldr	r2, [r6, #0]
 8003084:	f003 0306 	and.w	r3, r3, #6
 8003088:	2b04      	cmp	r3, #4
 800308a:	bf08      	it	eq
 800308c:	1aad      	subeq	r5, r5, r2
 800308e:	68a3      	ldr	r3, [r4, #8]
 8003090:	6922      	ldr	r2, [r4, #16]
 8003092:	bf0c      	ite	eq
 8003094:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003098:	2500      	movne	r5, #0
 800309a:	4293      	cmp	r3, r2
 800309c:	bfc4      	itt	gt
 800309e:	1a9b      	subgt	r3, r3, r2
 80030a0:	18ed      	addgt	r5, r5, r3
 80030a2:	2600      	movs	r6, #0
 80030a4:	341a      	adds	r4, #26
 80030a6:	42b5      	cmp	r5, r6
 80030a8:	d11a      	bne.n	80030e0 <_printf_common+0xc8>
 80030aa:	2000      	movs	r0, #0
 80030ac:	e008      	b.n	80030c0 <_printf_common+0xa8>
 80030ae:	2301      	movs	r3, #1
 80030b0:	4652      	mov	r2, sl
 80030b2:	4649      	mov	r1, r9
 80030b4:	4638      	mov	r0, r7
 80030b6:	47c0      	blx	r8
 80030b8:	3001      	adds	r0, #1
 80030ba:	d103      	bne.n	80030c4 <_printf_common+0xac>
 80030bc:	f04f 30ff 	mov.w	r0, #4294967295
 80030c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80030c4:	3501      	adds	r5, #1
 80030c6:	e7c6      	b.n	8003056 <_printf_common+0x3e>
 80030c8:	18e1      	adds	r1, r4, r3
 80030ca:	1c5a      	adds	r2, r3, #1
 80030cc:	2030      	movs	r0, #48	; 0x30
 80030ce:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80030d2:	4422      	add	r2, r4
 80030d4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80030d8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80030dc:	3302      	adds	r3, #2
 80030de:	e7c7      	b.n	8003070 <_printf_common+0x58>
 80030e0:	2301      	movs	r3, #1
 80030e2:	4622      	mov	r2, r4
 80030e4:	4649      	mov	r1, r9
 80030e6:	4638      	mov	r0, r7
 80030e8:	47c0      	blx	r8
 80030ea:	3001      	adds	r0, #1
 80030ec:	d0e6      	beq.n	80030bc <_printf_common+0xa4>
 80030ee:	3601      	adds	r6, #1
 80030f0:	e7d9      	b.n	80030a6 <_printf_common+0x8e>
 80030f2:	0000      	movs	r0, r0

080030f4 <_printf_i>:
 80030f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80030f8:	7e0f      	ldrb	r7, [r1, #24]
 80030fa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80030fc:	2f78      	cmp	r7, #120	; 0x78
 80030fe:	4691      	mov	r9, r2
 8003100:	4680      	mov	r8, r0
 8003102:	460c      	mov	r4, r1
 8003104:	469a      	mov	sl, r3
 8003106:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800310a:	d807      	bhi.n	800311c <_printf_i+0x28>
 800310c:	2f62      	cmp	r7, #98	; 0x62
 800310e:	d80a      	bhi.n	8003126 <_printf_i+0x32>
 8003110:	2f00      	cmp	r7, #0
 8003112:	f000 80d8 	beq.w	80032c6 <_printf_i+0x1d2>
 8003116:	2f58      	cmp	r7, #88	; 0x58
 8003118:	f000 80a3 	beq.w	8003262 <_printf_i+0x16e>
 800311c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003120:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003124:	e03a      	b.n	800319c <_printf_i+0xa8>
 8003126:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800312a:	2b15      	cmp	r3, #21
 800312c:	d8f6      	bhi.n	800311c <_printf_i+0x28>
 800312e:	a101      	add	r1, pc, #4	; (adr r1, 8003134 <_printf_i+0x40>)
 8003130:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003134:	0800318d 	.word	0x0800318d
 8003138:	080031a1 	.word	0x080031a1
 800313c:	0800311d 	.word	0x0800311d
 8003140:	0800311d 	.word	0x0800311d
 8003144:	0800311d 	.word	0x0800311d
 8003148:	0800311d 	.word	0x0800311d
 800314c:	080031a1 	.word	0x080031a1
 8003150:	0800311d 	.word	0x0800311d
 8003154:	0800311d 	.word	0x0800311d
 8003158:	0800311d 	.word	0x0800311d
 800315c:	0800311d 	.word	0x0800311d
 8003160:	080032ad 	.word	0x080032ad
 8003164:	080031d1 	.word	0x080031d1
 8003168:	0800328f 	.word	0x0800328f
 800316c:	0800311d 	.word	0x0800311d
 8003170:	0800311d 	.word	0x0800311d
 8003174:	080032cf 	.word	0x080032cf
 8003178:	0800311d 	.word	0x0800311d
 800317c:	080031d1 	.word	0x080031d1
 8003180:	0800311d 	.word	0x0800311d
 8003184:	0800311d 	.word	0x0800311d
 8003188:	08003297 	.word	0x08003297
 800318c:	682b      	ldr	r3, [r5, #0]
 800318e:	1d1a      	adds	r2, r3, #4
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	602a      	str	r2, [r5, #0]
 8003194:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003198:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800319c:	2301      	movs	r3, #1
 800319e:	e0a3      	b.n	80032e8 <_printf_i+0x1f4>
 80031a0:	6820      	ldr	r0, [r4, #0]
 80031a2:	6829      	ldr	r1, [r5, #0]
 80031a4:	0606      	lsls	r6, r0, #24
 80031a6:	f101 0304 	add.w	r3, r1, #4
 80031aa:	d50a      	bpl.n	80031c2 <_printf_i+0xce>
 80031ac:	680e      	ldr	r6, [r1, #0]
 80031ae:	602b      	str	r3, [r5, #0]
 80031b0:	2e00      	cmp	r6, #0
 80031b2:	da03      	bge.n	80031bc <_printf_i+0xc8>
 80031b4:	232d      	movs	r3, #45	; 0x2d
 80031b6:	4276      	negs	r6, r6
 80031b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80031bc:	485e      	ldr	r0, [pc, #376]	; (8003338 <_printf_i+0x244>)
 80031be:	230a      	movs	r3, #10
 80031c0:	e019      	b.n	80031f6 <_printf_i+0x102>
 80031c2:	680e      	ldr	r6, [r1, #0]
 80031c4:	602b      	str	r3, [r5, #0]
 80031c6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80031ca:	bf18      	it	ne
 80031cc:	b236      	sxthne	r6, r6
 80031ce:	e7ef      	b.n	80031b0 <_printf_i+0xbc>
 80031d0:	682b      	ldr	r3, [r5, #0]
 80031d2:	6820      	ldr	r0, [r4, #0]
 80031d4:	1d19      	adds	r1, r3, #4
 80031d6:	6029      	str	r1, [r5, #0]
 80031d8:	0601      	lsls	r1, r0, #24
 80031da:	d501      	bpl.n	80031e0 <_printf_i+0xec>
 80031dc:	681e      	ldr	r6, [r3, #0]
 80031de:	e002      	b.n	80031e6 <_printf_i+0xf2>
 80031e0:	0646      	lsls	r6, r0, #25
 80031e2:	d5fb      	bpl.n	80031dc <_printf_i+0xe8>
 80031e4:	881e      	ldrh	r6, [r3, #0]
 80031e6:	4854      	ldr	r0, [pc, #336]	; (8003338 <_printf_i+0x244>)
 80031e8:	2f6f      	cmp	r7, #111	; 0x6f
 80031ea:	bf0c      	ite	eq
 80031ec:	2308      	moveq	r3, #8
 80031ee:	230a      	movne	r3, #10
 80031f0:	2100      	movs	r1, #0
 80031f2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80031f6:	6865      	ldr	r5, [r4, #4]
 80031f8:	60a5      	str	r5, [r4, #8]
 80031fa:	2d00      	cmp	r5, #0
 80031fc:	bfa2      	ittt	ge
 80031fe:	6821      	ldrge	r1, [r4, #0]
 8003200:	f021 0104 	bicge.w	r1, r1, #4
 8003204:	6021      	strge	r1, [r4, #0]
 8003206:	b90e      	cbnz	r6, 800320c <_printf_i+0x118>
 8003208:	2d00      	cmp	r5, #0
 800320a:	d04d      	beq.n	80032a8 <_printf_i+0x1b4>
 800320c:	4615      	mov	r5, r2
 800320e:	fbb6 f1f3 	udiv	r1, r6, r3
 8003212:	fb03 6711 	mls	r7, r3, r1, r6
 8003216:	5dc7      	ldrb	r7, [r0, r7]
 8003218:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800321c:	4637      	mov	r7, r6
 800321e:	42bb      	cmp	r3, r7
 8003220:	460e      	mov	r6, r1
 8003222:	d9f4      	bls.n	800320e <_printf_i+0x11a>
 8003224:	2b08      	cmp	r3, #8
 8003226:	d10b      	bne.n	8003240 <_printf_i+0x14c>
 8003228:	6823      	ldr	r3, [r4, #0]
 800322a:	07de      	lsls	r6, r3, #31
 800322c:	d508      	bpl.n	8003240 <_printf_i+0x14c>
 800322e:	6923      	ldr	r3, [r4, #16]
 8003230:	6861      	ldr	r1, [r4, #4]
 8003232:	4299      	cmp	r1, r3
 8003234:	bfde      	ittt	le
 8003236:	2330      	movle	r3, #48	; 0x30
 8003238:	f805 3c01 	strble.w	r3, [r5, #-1]
 800323c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003240:	1b52      	subs	r2, r2, r5
 8003242:	6122      	str	r2, [r4, #16]
 8003244:	f8cd a000 	str.w	sl, [sp]
 8003248:	464b      	mov	r3, r9
 800324a:	aa03      	add	r2, sp, #12
 800324c:	4621      	mov	r1, r4
 800324e:	4640      	mov	r0, r8
 8003250:	f7ff fee2 	bl	8003018 <_printf_common>
 8003254:	3001      	adds	r0, #1
 8003256:	d14c      	bne.n	80032f2 <_printf_i+0x1fe>
 8003258:	f04f 30ff 	mov.w	r0, #4294967295
 800325c:	b004      	add	sp, #16
 800325e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003262:	4835      	ldr	r0, [pc, #212]	; (8003338 <_printf_i+0x244>)
 8003264:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003268:	6829      	ldr	r1, [r5, #0]
 800326a:	6823      	ldr	r3, [r4, #0]
 800326c:	f851 6b04 	ldr.w	r6, [r1], #4
 8003270:	6029      	str	r1, [r5, #0]
 8003272:	061d      	lsls	r5, r3, #24
 8003274:	d514      	bpl.n	80032a0 <_printf_i+0x1ac>
 8003276:	07df      	lsls	r7, r3, #31
 8003278:	bf44      	itt	mi
 800327a:	f043 0320 	orrmi.w	r3, r3, #32
 800327e:	6023      	strmi	r3, [r4, #0]
 8003280:	b91e      	cbnz	r6, 800328a <_printf_i+0x196>
 8003282:	6823      	ldr	r3, [r4, #0]
 8003284:	f023 0320 	bic.w	r3, r3, #32
 8003288:	6023      	str	r3, [r4, #0]
 800328a:	2310      	movs	r3, #16
 800328c:	e7b0      	b.n	80031f0 <_printf_i+0xfc>
 800328e:	6823      	ldr	r3, [r4, #0]
 8003290:	f043 0320 	orr.w	r3, r3, #32
 8003294:	6023      	str	r3, [r4, #0]
 8003296:	2378      	movs	r3, #120	; 0x78
 8003298:	4828      	ldr	r0, [pc, #160]	; (800333c <_printf_i+0x248>)
 800329a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800329e:	e7e3      	b.n	8003268 <_printf_i+0x174>
 80032a0:	0659      	lsls	r1, r3, #25
 80032a2:	bf48      	it	mi
 80032a4:	b2b6      	uxthmi	r6, r6
 80032a6:	e7e6      	b.n	8003276 <_printf_i+0x182>
 80032a8:	4615      	mov	r5, r2
 80032aa:	e7bb      	b.n	8003224 <_printf_i+0x130>
 80032ac:	682b      	ldr	r3, [r5, #0]
 80032ae:	6826      	ldr	r6, [r4, #0]
 80032b0:	6961      	ldr	r1, [r4, #20]
 80032b2:	1d18      	adds	r0, r3, #4
 80032b4:	6028      	str	r0, [r5, #0]
 80032b6:	0635      	lsls	r5, r6, #24
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	d501      	bpl.n	80032c0 <_printf_i+0x1cc>
 80032bc:	6019      	str	r1, [r3, #0]
 80032be:	e002      	b.n	80032c6 <_printf_i+0x1d2>
 80032c0:	0670      	lsls	r0, r6, #25
 80032c2:	d5fb      	bpl.n	80032bc <_printf_i+0x1c8>
 80032c4:	8019      	strh	r1, [r3, #0]
 80032c6:	2300      	movs	r3, #0
 80032c8:	6123      	str	r3, [r4, #16]
 80032ca:	4615      	mov	r5, r2
 80032cc:	e7ba      	b.n	8003244 <_printf_i+0x150>
 80032ce:	682b      	ldr	r3, [r5, #0]
 80032d0:	1d1a      	adds	r2, r3, #4
 80032d2:	602a      	str	r2, [r5, #0]
 80032d4:	681d      	ldr	r5, [r3, #0]
 80032d6:	6862      	ldr	r2, [r4, #4]
 80032d8:	2100      	movs	r1, #0
 80032da:	4628      	mov	r0, r5
 80032dc:	f7fd fe80 	bl	8000fe0 <memchr>
 80032e0:	b108      	cbz	r0, 80032e6 <_printf_i+0x1f2>
 80032e2:	1b40      	subs	r0, r0, r5
 80032e4:	6060      	str	r0, [r4, #4]
 80032e6:	6863      	ldr	r3, [r4, #4]
 80032e8:	6123      	str	r3, [r4, #16]
 80032ea:	2300      	movs	r3, #0
 80032ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80032f0:	e7a8      	b.n	8003244 <_printf_i+0x150>
 80032f2:	6923      	ldr	r3, [r4, #16]
 80032f4:	462a      	mov	r2, r5
 80032f6:	4649      	mov	r1, r9
 80032f8:	4640      	mov	r0, r8
 80032fa:	47d0      	blx	sl
 80032fc:	3001      	adds	r0, #1
 80032fe:	d0ab      	beq.n	8003258 <_printf_i+0x164>
 8003300:	6823      	ldr	r3, [r4, #0]
 8003302:	079b      	lsls	r3, r3, #30
 8003304:	d413      	bmi.n	800332e <_printf_i+0x23a>
 8003306:	68e0      	ldr	r0, [r4, #12]
 8003308:	9b03      	ldr	r3, [sp, #12]
 800330a:	4298      	cmp	r0, r3
 800330c:	bfb8      	it	lt
 800330e:	4618      	movlt	r0, r3
 8003310:	e7a4      	b.n	800325c <_printf_i+0x168>
 8003312:	2301      	movs	r3, #1
 8003314:	4632      	mov	r2, r6
 8003316:	4649      	mov	r1, r9
 8003318:	4640      	mov	r0, r8
 800331a:	47d0      	blx	sl
 800331c:	3001      	adds	r0, #1
 800331e:	d09b      	beq.n	8003258 <_printf_i+0x164>
 8003320:	3501      	adds	r5, #1
 8003322:	68e3      	ldr	r3, [r4, #12]
 8003324:	9903      	ldr	r1, [sp, #12]
 8003326:	1a5b      	subs	r3, r3, r1
 8003328:	42ab      	cmp	r3, r5
 800332a:	dcf2      	bgt.n	8003312 <_printf_i+0x21e>
 800332c:	e7eb      	b.n	8003306 <_printf_i+0x212>
 800332e:	2500      	movs	r5, #0
 8003330:	f104 0619 	add.w	r6, r4, #25
 8003334:	e7f5      	b.n	8003322 <_printf_i+0x22e>
 8003336:	bf00      	nop
 8003338:	08003cc5 	.word	0x08003cc5
 800333c:	08003cd6 	.word	0x08003cd6

08003340 <__swbuf_r>:
 8003340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003342:	460e      	mov	r6, r1
 8003344:	4614      	mov	r4, r2
 8003346:	4605      	mov	r5, r0
 8003348:	b118      	cbz	r0, 8003352 <__swbuf_r+0x12>
 800334a:	6983      	ldr	r3, [r0, #24]
 800334c:	b90b      	cbnz	r3, 8003352 <__swbuf_r+0x12>
 800334e:	f000 f9d5 	bl	80036fc <__sinit>
 8003352:	4b21      	ldr	r3, [pc, #132]	; (80033d8 <__swbuf_r+0x98>)
 8003354:	429c      	cmp	r4, r3
 8003356:	d12b      	bne.n	80033b0 <__swbuf_r+0x70>
 8003358:	686c      	ldr	r4, [r5, #4]
 800335a:	69a3      	ldr	r3, [r4, #24]
 800335c:	60a3      	str	r3, [r4, #8]
 800335e:	89a3      	ldrh	r3, [r4, #12]
 8003360:	071a      	lsls	r2, r3, #28
 8003362:	d52f      	bpl.n	80033c4 <__swbuf_r+0x84>
 8003364:	6923      	ldr	r3, [r4, #16]
 8003366:	b36b      	cbz	r3, 80033c4 <__swbuf_r+0x84>
 8003368:	6923      	ldr	r3, [r4, #16]
 800336a:	6820      	ldr	r0, [r4, #0]
 800336c:	1ac0      	subs	r0, r0, r3
 800336e:	6963      	ldr	r3, [r4, #20]
 8003370:	b2f6      	uxtb	r6, r6
 8003372:	4283      	cmp	r3, r0
 8003374:	4637      	mov	r7, r6
 8003376:	dc04      	bgt.n	8003382 <__swbuf_r+0x42>
 8003378:	4621      	mov	r1, r4
 800337a:	4628      	mov	r0, r5
 800337c:	f000 f92a 	bl	80035d4 <_fflush_r>
 8003380:	bb30      	cbnz	r0, 80033d0 <__swbuf_r+0x90>
 8003382:	68a3      	ldr	r3, [r4, #8]
 8003384:	3b01      	subs	r3, #1
 8003386:	60a3      	str	r3, [r4, #8]
 8003388:	6823      	ldr	r3, [r4, #0]
 800338a:	1c5a      	adds	r2, r3, #1
 800338c:	6022      	str	r2, [r4, #0]
 800338e:	701e      	strb	r6, [r3, #0]
 8003390:	6963      	ldr	r3, [r4, #20]
 8003392:	3001      	adds	r0, #1
 8003394:	4283      	cmp	r3, r0
 8003396:	d004      	beq.n	80033a2 <__swbuf_r+0x62>
 8003398:	89a3      	ldrh	r3, [r4, #12]
 800339a:	07db      	lsls	r3, r3, #31
 800339c:	d506      	bpl.n	80033ac <__swbuf_r+0x6c>
 800339e:	2e0a      	cmp	r6, #10
 80033a0:	d104      	bne.n	80033ac <__swbuf_r+0x6c>
 80033a2:	4621      	mov	r1, r4
 80033a4:	4628      	mov	r0, r5
 80033a6:	f000 f915 	bl	80035d4 <_fflush_r>
 80033aa:	b988      	cbnz	r0, 80033d0 <__swbuf_r+0x90>
 80033ac:	4638      	mov	r0, r7
 80033ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80033b0:	4b0a      	ldr	r3, [pc, #40]	; (80033dc <__swbuf_r+0x9c>)
 80033b2:	429c      	cmp	r4, r3
 80033b4:	d101      	bne.n	80033ba <__swbuf_r+0x7a>
 80033b6:	68ac      	ldr	r4, [r5, #8]
 80033b8:	e7cf      	b.n	800335a <__swbuf_r+0x1a>
 80033ba:	4b09      	ldr	r3, [pc, #36]	; (80033e0 <__swbuf_r+0xa0>)
 80033bc:	429c      	cmp	r4, r3
 80033be:	bf08      	it	eq
 80033c0:	68ec      	ldreq	r4, [r5, #12]
 80033c2:	e7ca      	b.n	800335a <__swbuf_r+0x1a>
 80033c4:	4621      	mov	r1, r4
 80033c6:	4628      	mov	r0, r5
 80033c8:	f000 f80c 	bl	80033e4 <__swsetup_r>
 80033cc:	2800      	cmp	r0, #0
 80033ce:	d0cb      	beq.n	8003368 <__swbuf_r+0x28>
 80033d0:	f04f 37ff 	mov.w	r7, #4294967295
 80033d4:	e7ea      	b.n	80033ac <__swbuf_r+0x6c>
 80033d6:	bf00      	nop
 80033d8:	08003d08 	.word	0x08003d08
 80033dc:	08003d28 	.word	0x08003d28
 80033e0:	08003ce8 	.word	0x08003ce8

080033e4 <__swsetup_r>:
 80033e4:	4b32      	ldr	r3, [pc, #200]	; (80034b0 <__swsetup_r+0xcc>)
 80033e6:	b570      	push	{r4, r5, r6, lr}
 80033e8:	681d      	ldr	r5, [r3, #0]
 80033ea:	4606      	mov	r6, r0
 80033ec:	460c      	mov	r4, r1
 80033ee:	b125      	cbz	r5, 80033fa <__swsetup_r+0x16>
 80033f0:	69ab      	ldr	r3, [r5, #24]
 80033f2:	b913      	cbnz	r3, 80033fa <__swsetup_r+0x16>
 80033f4:	4628      	mov	r0, r5
 80033f6:	f000 f981 	bl	80036fc <__sinit>
 80033fa:	4b2e      	ldr	r3, [pc, #184]	; (80034b4 <__swsetup_r+0xd0>)
 80033fc:	429c      	cmp	r4, r3
 80033fe:	d10f      	bne.n	8003420 <__swsetup_r+0x3c>
 8003400:	686c      	ldr	r4, [r5, #4]
 8003402:	89a3      	ldrh	r3, [r4, #12]
 8003404:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003408:	0719      	lsls	r1, r3, #28
 800340a:	d42c      	bmi.n	8003466 <__swsetup_r+0x82>
 800340c:	06dd      	lsls	r5, r3, #27
 800340e:	d411      	bmi.n	8003434 <__swsetup_r+0x50>
 8003410:	2309      	movs	r3, #9
 8003412:	6033      	str	r3, [r6, #0]
 8003414:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003418:	81a3      	strh	r3, [r4, #12]
 800341a:	f04f 30ff 	mov.w	r0, #4294967295
 800341e:	e03e      	b.n	800349e <__swsetup_r+0xba>
 8003420:	4b25      	ldr	r3, [pc, #148]	; (80034b8 <__swsetup_r+0xd4>)
 8003422:	429c      	cmp	r4, r3
 8003424:	d101      	bne.n	800342a <__swsetup_r+0x46>
 8003426:	68ac      	ldr	r4, [r5, #8]
 8003428:	e7eb      	b.n	8003402 <__swsetup_r+0x1e>
 800342a:	4b24      	ldr	r3, [pc, #144]	; (80034bc <__swsetup_r+0xd8>)
 800342c:	429c      	cmp	r4, r3
 800342e:	bf08      	it	eq
 8003430:	68ec      	ldreq	r4, [r5, #12]
 8003432:	e7e6      	b.n	8003402 <__swsetup_r+0x1e>
 8003434:	0758      	lsls	r0, r3, #29
 8003436:	d512      	bpl.n	800345e <__swsetup_r+0x7a>
 8003438:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800343a:	b141      	cbz	r1, 800344e <__swsetup_r+0x6a>
 800343c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003440:	4299      	cmp	r1, r3
 8003442:	d002      	beq.n	800344a <__swsetup_r+0x66>
 8003444:	4630      	mov	r0, r6
 8003446:	f7ff fb07 	bl	8002a58 <_free_r>
 800344a:	2300      	movs	r3, #0
 800344c:	6363      	str	r3, [r4, #52]	; 0x34
 800344e:	89a3      	ldrh	r3, [r4, #12]
 8003450:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003454:	81a3      	strh	r3, [r4, #12]
 8003456:	2300      	movs	r3, #0
 8003458:	6063      	str	r3, [r4, #4]
 800345a:	6923      	ldr	r3, [r4, #16]
 800345c:	6023      	str	r3, [r4, #0]
 800345e:	89a3      	ldrh	r3, [r4, #12]
 8003460:	f043 0308 	orr.w	r3, r3, #8
 8003464:	81a3      	strh	r3, [r4, #12]
 8003466:	6923      	ldr	r3, [r4, #16]
 8003468:	b94b      	cbnz	r3, 800347e <__swsetup_r+0x9a>
 800346a:	89a3      	ldrh	r3, [r4, #12]
 800346c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003470:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003474:	d003      	beq.n	800347e <__swsetup_r+0x9a>
 8003476:	4621      	mov	r1, r4
 8003478:	4630      	mov	r0, r6
 800347a:	f000 fa05 	bl	8003888 <__smakebuf_r>
 800347e:	89a0      	ldrh	r0, [r4, #12]
 8003480:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003484:	f010 0301 	ands.w	r3, r0, #1
 8003488:	d00a      	beq.n	80034a0 <__swsetup_r+0xbc>
 800348a:	2300      	movs	r3, #0
 800348c:	60a3      	str	r3, [r4, #8]
 800348e:	6963      	ldr	r3, [r4, #20]
 8003490:	425b      	negs	r3, r3
 8003492:	61a3      	str	r3, [r4, #24]
 8003494:	6923      	ldr	r3, [r4, #16]
 8003496:	b943      	cbnz	r3, 80034aa <__swsetup_r+0xc6>
 8003498:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800349c:	d1ba      	bne.n	8003414 <__swsetup_r+0x30>
 800349e:	bd70      	pop	{r4, r5, r6, pc}
 80034a0:	0781      	lsls	r1, r0, #30
 80034a2:	bf58      	it	pl
 80034a4:	6963      	ldrpl	r3, [r4, #20]
 80034a6:	60a3      	str	r3, [r4, #8]
 80034a8:	e7f4      	b.n	8003494 <__swsetup_r+0xb0>
 80034aa:	2000      	movs	r0, #0
 80034ac:	e7f7      	b.n	800349e <__swsetup_r+0xba>
 80034ae:	bf00      	nop
 80034b0:	20000004 	.word	0x20000004
 80034b4:	08003d08 	.word	0x08003d08
 80034b8:	08003d28 	.word	0x08003d28
 80034bc:	08003ce8 	.word	0x08003ce8

080034c0 <abort>:
 80034c0:	b508      	push	{r3, lr}
 80034c2:	2006      	movs	r0, #6
 80034c4:	f000 fa48 	bl	8003958 <raise>
 80034c8:	2001      	movs	r0, #1
 80034ca:	f000 fb55 	bl	8003b78 <_exit>
 80034ce:	0000      	movs	r0, r0

080034d0 <__sflush_r>:
 80034d0:	898a      	ldrh	r2, [r1, #12]
 80034d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034d4:	4605      	mov	r5, r0
 80034d6:	0710      	lsls	r0, r2, #28
 80034d8:	460c      	mov	r4, r1
 80034da:	d457      	bmi.n	800358c <__sflush_r+0xbc>
 80034dc:	684b      	ldr	r3, [r1, #4]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	dc04      	bgt.n	80034ec <__sflush_r+0x1c>
 80034e2:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	dc01      	bgt.n	80034ec <__sflush_r+0x1c>
 80034e8:	2000      	movs	r0, #0
 80034ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80034ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80034ee:	2e00      	cmp	r6, #0
 80034f0:	d0fa      	beq.n	80034e8 <__sflush_r+0x18>
 80034f2:	2300      	movs	r3, #0
 80034f4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80034f8:	682f      	ldr	r7, [r5, #0]
 80034fa:	602b      	str	r3, [r5, #0]
 80034fc:	d032      	beq.n	8003564 <__sflush_r+0x94>
 80034fe:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003500:	89a3      	ldrh	r3, [r4, #12]
 8003502:	075a      	lsls	r2, r3, #29
 8003504:	d505      	bpl.n	8003512 <__sflush_r+0x42>
 8003506:	6863      	ldr	r3, [r4, #4]
 8003508:	1ac0      	subs	r0, r0, r3
 800350a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800350c:	b10b      	cbz	r3, 8003512 <__sflush_r+0x42>
 800350e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003510:	1ac0      	subs	r0, r0, r3
 8003512:	2300      	movs	r3, #0
 8003514:	4602      	mov	r2, r0
 8003516:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003518:	6a21      	ldr	r1, [r4, #32]
 800351a:	4628      	mov	r0, r5
 800351c:	47b0      	blx	r6
 800351e:	1c43      	adds	r3, r0, #1
 8003520:	89a3      	ldrh	r3, [r4, #12]
 8003522:	d106      	bne.n	8003532 <__sflush_r+0x62>
 8003524:	6829      	ldr	r1, [r5, #0]
 8003526:	291d      	cmp	r1, #29
 8003528:	d82c      	bhi.n	8003584 <__sflush_r+0xb4>
 800352a:	4a29      	ldr	r2, [pc, #164]	; (80035d0 <__sflush_r+0x100>)
 800352c:	40ca      	lsrs	r2, r1
 800352e:	07d6      	lsls	r6, r2, #31
 8003530:	d528      	bpl.n	8003584 <__sflush_r+0xb4>
 8003532:	2200      	movs	r2, #0
 8003534:	6062      	str	r2, [r4, #4]
 8003536:	04d9      	lsls	r1, r3, #19
 8003538:	6922      	ldr	r2, [r4, #16]
 800353a:	6022      	str	r2, [r4, #0]
 800353c:	d504      	bpl.n	8003548 <__sflush_r+0x78>
 800353e:	1c42      	adds	r2, r0, #1
 8003540:	d101      	bne.n	8003546 <__sflush_r+0x76>
 8003542:	682b      	ldr	r3, [r5, #0]
 8003544:	b903      	cbnz	r3, 8003548 <__sflush_r+0x78>
 8003546:	6560      	str	r0, [r4, #84]	; 0x54
 8003548:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800354a:	602f      	str	r7, [r5, #0]
 800354c:	2900      	cmp	r1, #0
 800354e:	d0cb      	beq.n	80034e8 <__sflush_r+0x18>
 8003550:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003554:	4299      	cmp	r1, r3
 8003556:	d002      	beq.n	800355e <__sflush_r+0x8e>
 8003558:	4628      	mov	r0, r5
 800355a:	f7ff fa7d 	bl	8002a58 <_free_r>
 800355e:	2000      	movs	r0, #0
 8003560:	6360      	str	r0, [r4, #52]	; 0x34
 8003562:	e7c2      	b.n	80034ea <__sflush_r+0x1a>
 8003564:	6a21      	ldr	r1, [r4, #32]
 8003566:	2301      	movs	r3, #1
 8003568:	4628      	mov	r0, r5
 800356a:	47b0      	blx	r6
 800356c:	1c41      	adds	r1, r0, #1
 800356e:	d1c7      	bne.n	8003500 <__sflush_r+0x30>
 8003570:	682b      	ldr	r3, [r5, #0]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d0c4      	beq.n	8003500 <__sflush_r+0x30>
 8003576:	2b1d      	cmp	r3, #29
 8003578:	d001      	beq.n	800357e <__sflush_r+0xae>
 800357a:	2b16      	cmp	r3, #22
 800357c:	d101      	bne.n	8003582 <__sflush_r+0xb2>
 800357e:	602f      	str	r7, [r5, #0]
 8003580:	e7b2      	b.n	80034e8 <__sflush_r+0x18>
 8003582:	89a3      	ldrh	r3, [r4, #12]
 8003584:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003588:	81a3      	strh	r3, [r4, #12]
 800358a:	e7ae      	b.n	80034ea <__sflush_r+0x1a>
 800358c:	690f      	ldr	r7, [r1, #16]
 800358e:	2f00      	cmp	r7, #0
 8003590:	d0aa      	beq.n	80034e8 <__sflush_r+0x18>
 8003592:	0793      	lsls	r3, r2, #30
 8003594:	680e      	ldr	r6, [r1, #0]
 8003596:	bf08      	it	eq
 8003598:	694b      	ldreq	r3, [r1, #20]
 800359a:	600f      	str	r7, [r1, #0]
 800359c:	bf18      	it	ne
 800359e:	2300      	movne	r3, #0
 80035a0:	1bf6      	subs	r6, r6, r7
 80035a2:	608b      	str	r3, [r1, #8]
 80035a4:	2e00      	cmp	r6, #0
 80035a6:	dd9f      	ble.n	80034e8 <__sflush_r+0x18>
 80035a8:	6a21      	ldr	r1, [r4, #32]
 80035aa:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80035ae:	4633      	mov	r3, r6
 80035b0:	463a      	mov	r2, r7
 80035b2:	4628      	mov	r0, r5
 80035b4:	47e0      	blx	ip
 80035b6:	2800      	cmp	r0, #0
 80035b8:	dc06      	bgt.n	80035c8 <__sflush_r+0xf8>
 80035ba:	89a3      	ldrh	r3, [r4, #12]
 80035bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80035c0:	81a3      	strh	r3, [r4, #12]
 80035c2:	f04f 30ff 	mov.w	r0, #4294967295
 80035c6:	e790      	b.n	80034ea <__sflush_r+0x1a>
 80035c8:	4407      	add	r7, r0
 80035ca:	1a36      	subs	r6, r6, r0
 80035cc:	e7ea      	b.n	80035a4 <__sflush_r+0xd4>
 80035ce:	bf00      	nop
 80035d0:	20400001 	.word	0x20400001

080035d4 <_fflush_r>:
 80035d4:	b538      	push	{r3, r4, r5, lr}
 80035d6:	690b      	ldr	r3, [r1, #16]
 80035d8:	4605      	mov	r5, r0
 80035da:	460c      	mov	r4, r1
 80035dc:	b913      	cbnz	r3, 80035e4 <_fflush_r+0x10>
 80035de:	2500      	movs	r5, #0
 80035e0:	4628      	mov	r0, r5
 80035e2:	bd38      	pop	{r3, r4, r5, pc}
 80035e4:	b118      	cbz	r0, 80035ee <_fflush_r+0x1a>
 80035e6:	6983      	ldr	r3, [r0, #24]
 80035e8:	b90b      	cbnz	r3, 80035ee <_fflush_r+0x1a>
 80035ea:	f000 f887 	bl	80036fc <__sinit>
 80035ee:	4b14      	ldr	r3, [pc, #80]	; (8003640 <_fflush_r+0x6c>)
 80035f0:	429c      	cmp	r4, r3
 80035f2:	d11b      	bne.n	800362c <_fflush_r+0x58>
 80035f4:	686c      	ldr	r4, [r5, #4]
 80035f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d0ef      	beq.n	80035de <_fflush_r+0xa>
 80035fe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003600:	07d0      	lsls	r0, r2, #31
 8003602:	d404      	bmi.n	800360e <_fflush_r+0x3a>
 8003604:	0599      	lsls	r1, r3, #22
 8003606:	d402      	bmi.n	800360e <_fflush_r+0x3a>
 8003608:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800360a:	f000 f915 	bl	8003838 <__retarget_lock_acquire_recursive>
 800360e:	4628      	mov	r0, r5
 8003610:	4621      	mov	r1, r4
 8003612:	f7ff ff5d 	bl	80034d0 <__sflush_r>
 8003616:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003618:	07da      	lsls	r2, r3, #31
 800361a:	4605      	mov	r5, r0
 800361c:	d4e0      	bmi.n	80035e0 <_fflush_r+0xc>
 800361e:	89a3      	ldrh	r3, [r4, #12]
 8003620:	059b      	lsls	r3, r3, #22
 8003622:	d4dd      	bmi.n	80035e0 <_fflush_r+0xc>
 8003624:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003626:	f000 f908 	bl	800383a <__retarget_lock_release_recursive>
 800362a:	e7d9      	b.n	80035e0 <_fflush_r+0xc>
 800362c:	4b05      	ldr	r3, [pc, #20]	; (8003644 <_fflush_r+0x70>)
 800362e:	429c      	cmp	r4, r3
 8003630:	d101      	bne.n	8003636 <_fflush_r+0x62>
 8003632:	68ac      	ldr	r4, [r5, #8]
 8003634:	e7df      	b.n	80035f6 <_fflush_r+0x22>
 8003636:	4b04      	ldr	r3, [pc, #16]	; (8003648 <_fflush_r+0x74>)
 8003638:	429c      	cmp	r4, r3
 800363a:	bf08      	it	eq
 800363c:	68ec      	ldreq	r4, [r5, #12]
 800363e:	e7da      	b.n	80035f6 <_fflush_r+0x22>
 8003640:	08003d08 	.word	0x08003d08
 8003644:	08003d28 	.word	0x08003d28
 8003648:	08003ce8 	.word	0x08003ce8

0800364c <std>:
 800364c:	2300      	movs	r3, #0
 800364e:	b510      	push	{r4, lr}
 8003650:	4604      	mov	r4, r0
 8003652:	e9c0 3300 	strd	r3, r3, [r0]
 8003656:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800365a:	6083      	str	r3, [r0, #8]
 800365c:	8181      	strh	r1, [r0, #12]
 800365e:	6643      	str	r3, [r0, #100]	; 0x64
 8003660:	81c2      	strh	r2, [r0, #14]
 8003662:	6183      	str	r3, [r0, #24]
 8003664:	4619      	mov	r1, r3
 8003666:	2208      	movs	r2, #8
 8003668:	305c      	adds	r0, #92	; 0x5c
 800366a:	f7ff f9ed 	bl	8002a48 <memset>
 800366e:	4b05      	ldr	r3, [pc, #20]	; (8003684 <std+0x38>)
 8003670:	6263      	str	r3, [r4, #36]	; 0x24
 8003672:	4b05      	ldr	r3, [pc, #20]	; (8003688 <std+0x3c>)
 8003674:	62a3      	str	r3, [r4, #40]	; 0x28
 8003676:	4b05      	ldr	r3, [pc, #20]	; (800368c <std+0x40>)
 8003678:	62e3      	str	r3, [r4, #44]	; 0x2c
 800367a:	4b05      	ldr	r3, [pc, #20]	; (8003690 <std+0x44>)
 800367c:	6224      	str	r4, [r4, #32]
 800367e:	6323      	str	r3, [r4, #48]	; 0x30
 8003680:	bd10      	pop	{r4, pc}
 8003682:	bf00      	nop
 8003684:	08003991 	.word	0x08003991
 8003688:	080039b3 	.word	0x080039b3
 800368c:	080039eb 	.word	0x080039eb
 8003690:	08003a0f 	.word	0x08003a0f

08003694 <_cleanup_r>:
 8003694:	4901      	ldr	r1, [pc, #4]	; (800369c <_cleanup_r+0x8>)
 8003696:	f000 b8af 	b.w	80037f8 <_fwalk_reent>
 800369a:	bf00      	nop
 800369c:	080035d5 	.word	0x080035d5

080036a0 <__sfmoreglue>:
 80036a0:	b570      	push	{r4, r5, r6, lr}
 80036a2:	2268      	movs	r2, #104	; 0x68
 80036a4:	1e4d      	subs	r5, r1, #1
 80036a6:	4355      	muls	r5, r2
 80036a8:	460e      	mov	r6, r1
 80036aa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80036ae:	f7ff fa1d 	bl	8002aec <_malloc_r>
 80036b2:	4604      	mov	r4, r0
 80036b4:	b140      	cbz	r0, 80036c8 <__sfmoreglue+0x28>
 80036b6:	2100      	movs	r1, #0
 80036b8:	e9c0 1600 	strd	r1, r6, [r0]
 80036bc:	300c      	adds	r0, #12
 80036be:	60a0      	str	r0, [r4, #8]
 80036c0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80036c4:	f7ff f9c0 	bl	8002a48 <memset>
 80036c8:	4620      	mov	r0, r4
 80036ca:	bd70      	pop	{r4, r5, r6, pc}

080036cc <__sfp_lock_acquire>:
 80036cc:	4801      	ldr	r0, [pc, #4]	; (80036d4 <__sfp_lock_acquire+0x8>)
 80036ce:	f000 b8b3 	b.w	8003838 <__retarget_lock_acquire_recursive>
 80036d2:	bf00      	nop
 80036d4:	200001d1 	.word	0x200001d1

080036d8 <__sfp_lock_release>:
 80036d8:	4801      	ldr	r0, [pc, #4]	; (80036e0 <__sfp_lock_release+0x8>)
 80036da:	f000 b8ae 	b.w	800383a <__retarget_lock_release_recursive>
 80036de:	bf00      	nop
 80036e0:	200001d1 	.word	0x200001d1

080036e4 <__sinit_lock_acquire>:
 80036e4:	4801      	ldr	r0, [pc, #4]	; (80036ec <__sinit_lock_acquire+0x8>)
 80036e6:	f000 b8a7 	b.w	8003838 <__retarget_lock_acquire_recursive>
 80036ea:	bf00      	nop
 80036ec:	200001d2 	.word	0x200001d2

080036f0 <__sinit_lock_release>:
 80036f0:	4801      	ldr	r0, [pc, #4]	; (80036f8 <__sinit_lock_release+0x8>)
 80036f2:	f000 b8a2 	b.w	800383a <__retarget_lock_release_recursive>
 80036f6:	bf00      	nop
 80036f8:	200001d2 	.word	0x200001d2

080036fc <__sinit>:
 80036fc:	b510      	push	{r4, lr}
 80036fe:	4604      	mov	r4, r0
 8003700:	f7ff fff0 	bl	80036e4 <__sinit_lock_acquire>
 8003704:	69a3      	ldr	r3, [r4, #24]
 8003706:	b11b      	cbz	r3, 8003710 <__sinit+0x14>
 8003708:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800370c:	f7ff bff0 	b.w	80036f0 <__sinit_lock_release>
 8003710:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003714:	6523      	str	r3, [r4, #80]	; 0x50
 8003716:	4b13      	ldr	r3, [pc, #76]	; (8003764 <__sinit+0x68>)
 8003718:	4a13      	ldr	r2, [pc, #76]	; (8003768 <__sinit+0x6c>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	62a2      	str	r2, [r4, #40]	; 0x28
 800371e:	42a3      	cmp	r3, r4
 8003720:	bf04      	itt	eq
 8003722:	2301      	moveq	r3, #1
 8003724:	61a3      	streq	r3, [r4, #24]
 8003726:	4620      	mov	r0, r4
 8003728:	f000 f820 	bl	800376c <__sfp>
 800372c:	6060      	str	r0, [r4, #4]
 800372e:	4620      	mov	r0, r4
 8003730:	f000 f81c 	bl	800376c <__sfp>
 8003734:	60a0      	str	r0, [r4, #8]
 8003736:	4620      	mov	r0, r4
 8003738:	f000 f818 	bl	800376c <__sfp>
 800373c:	2200      	movs	r2, #0
 800373e:	60e0      	str	r0, [r4, #12]
 8003740:	2104      	movs	r1, #4
 8003742:	6860      	ldr	r0, [r4, #4]
 8003744:	f7ff ff82 	bl	800364c <std>
 8003748:	68a0      	ldr	r0, [r4, #8]
 800374a:	2201      	movs	r2, #1
 800374c:	2109      	movs	r1, #9
 800374e:	f7ff ff7d 	bl	800364c <std>
 8003752:	68e0      	ldr	r0, [r4, #12]
 8003754:	2202      	movs	r2, #2
 8003756:	2112      	movs	r1, #18
 8003758:	f7ff ff78 	bl	800364c <std>
 800375c:	2301      	movs	r3, #1
 800375e:	61a3      	str	r3, [r4, #24]
 8003760:	e7d2      	b.n	8003708 <__sinit+0xc>
 8003762:	bf00      	nop
 8003764:	08003be0 	.word	0x08003be0
 8003768:	08003695 	.word	0x08003695

0800376c <__sfp>:
 800376c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800376e:	4607      	mov	r7, r0
 8003770:	f7ff ffac 	bl	80036cc <__sfp_lock_acquire>
 8003774:	4b1e      	ldr	r3, [pc, #120]	; (80037f0 <__sfp+0x84>)
 8003776:	681e      	ldr	r6, [r3, #0]
 8003778:	69b3      	ldr	r3, [r6, #24]
 800377a:	b913      	cbnz	r3, 8003782 <__sfp+0x16>
 800377c:	4630      	mov	r0, r6
 800377e:	f7ff ffbd 	bl	80036fc <__sinit>
 8003782:	3648      	adds	r6, #72	; 0x48
 8003784:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003788:	3b01      	subs	r3, #1
 800378a:	d503      	bpl.n	8003794 <__sfp+0x28>
 800378c:	6833      	ldr	r3, [r6, #0]
 800378e:	b30b      	cbz	r3, 80037d4 <__sfp+0x68>
 8003790:	6836      	ldr	r6, [r6, #0]
 8003792:	e7f7      	b.n	8003784 <__sfp+0x18>
 8003794:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003798:	b9d5      	cbnz	r5, 80037d0 <__sfp+0x64>
 800379a:	4b16      	ldr	r3, [pc, #88]	; (80037f4 <__sfp+0x88>)
 800379c:	60e3      	str	r3, [r4, #12]
 800379e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80037a2:	6665      	str	r5, [r4, #100]	; 0x64
 80037a4:	f000 f847 	bl	8003836 <__retarget_lock_init_recursive>
 80037a8:	f7ff ff96 	bl	80036d8 <__sfp_lock_release>
 80037ac:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80037b0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80037b4:	6025      	str	r5, [r4, #0]
 80037b6:	61a5      	str	r5, [r4, #24]
 80037b8:	2208      	movs	r2, #8
 80037ba:	4629      	mov	r1, r5
 80037bc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80037c0:	f7ff f942 	bl	8002a48 <memset>
 80037c4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80037c8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80037cc:	4620      	mov	r0, r4
 80037ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80037d0:	3468      	adds	r4, #104	; 0x68
 80037d2:	e7d9      	b.n	8003788 <__sfp+0x1c>
 80037d4:	2104      	movs	r1, #4
 80037d6:	4638      	mov	r0, r7
 80037d8:	f7ff ff62 	bl	80036a0 <__sfmoreglue>
 80037dc:	4604      	mov	r4, r0
 80037de:	6030      	str	r0, [r6, #0]
 80037e0:	2800      	cmp	r0, #0
 80037e2:	d1d5      	bne.n	8003790 <__sfp+0x24>
 80037e4:	f7ff ff78 	bl	80036d8 <__sfp_lock_release>
 80037e8:	230c      	movs	r3, #12
 80037ea:	603b      	str	r3, [r7, #0]
 80037ec:	e7ee      	b.n	80037cc <__sfp+0x60>
 80037ee:	bf00      	nop
 80037f0:	08003be0 	.word	0x08003be0
 80037f4:	ffff0001 	.word	0xffff0001

080037f8 <_fwalk_reent>:
 80037f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80037fc:	4606      	mov	r6, r0
 80037fe:	4688      	mov	r8, r1
 8003800:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003804:	2700      	movs	r7, #0
 8003806:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800380a:	f1b9 0901 	subs.w	r9, r9, #1
 800380e:	d505      	bpl.n	800381c <_fwalk_reent+0x24>
 8003810:	6824      	ldr	r4, [r4, #0]
 8003812:	2c00      	cmp	r4, #0
 8003814:	d1f7      	bne.n	8003806 <_fwalk_reent+0xe>
 8003816:	4638      	mov	r0, r7
 8003818:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800381c:	89ab      	ldrh	r3, [r5, #12]
 800381e:	2b01      	cmp	r3, #1
 8003820:	d907      	bls.n	8003832 <_fwalk_reent+0x3a>
 8003822:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003826:	3301      	adds	r3, #1
 8003828:	d003      	beq.n	8003832 <_fwalk_reent+0x3a>
 800382a:	4629      	mov	r1, r5
 800382c:	4630      	mov	r0, r6
 800382e:	47c0      	blx	r8
 8003830:	4307      	orrs	r7, r0
 8003832:	3568      	adds	r5, #104	; 0x68
 8003834:	e7e9      	b.n	800380a <_fwalk_reent+0x12>

08003836 <__retarget_lock_init_recursive>:
 8003836:	4770      	bx	lr

08003838 <__retarget_lock_acquire_recursive>:
 8003838:	4770      	bx	lr

0800383a <__retarget_lock_release_recursive>:
 800383a:	4770      	bx	lr

0800383c <__swhatbuf_r>:
 800383c:	b570      	push	{r4, r5, r6, lr}
 800383e:	460e      	mov	r6, r1
 8003840:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003844:	2900      	cmp	r1, #0
 8003846:	b096      	sub	sp, #88	; 0x58
 8003848:	4614      	mov	r4, r2
 800384a:	461d      	mov	r5, r3
 800384c:	da08      	bge.n	8003860 <__swhatbuf_r+0x24>
 800384e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8003852:	2200      	movs	r2, #0
 8003854:	602a      	str	r2, [r5, #0]
 8003856:	061a      	lsls	r2, r3, #24
 8003858:	d410      	bmi.n	800387c <__swhatbuf_r+0x40>
 800385a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800385e:	e00e      	b.n	800387e <__swhatbuf_r+0x42>
 8003860:	466a      	mov	r2, sp
 8003862:	f000 f8fb 	bl	8003a5c <_fstat_r>
 8003866:	2800      	cmp	r0, #0
 8003868:	dbf1      	blt.n	800384e <__swhatbuf_r+0x12>
 800386a:	9a01      	ldr	r2, [sp, #4]
 800386c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003870:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003874:	425a      	negs	r2, r3
 8003876:	415a      	adcs	r2, r3
 8003878:	602a      	str	r2, [r5, #0]
 800387a:	e7ee      	b.n	800385a <__swhatbuf_r+0x1e>
 800387c:	2340      	movs	r3, #64	; 0x40
 800387e:	2000      	movs	r0, #0
 8003880:	6023      	str	r3, [r4, #0]
 8003882:	b016      	add	sp, #88	; 0x58
 8003884:	bd70      	pop	{r4, r5, r6, pc}
 8003886:	0000      	movs	r0, r0

08003888 <__smakebuf_r>:
 8003888:	898b      	ldrh	r3, [r1, #12]
 800388a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800388c:	079d      	lsls	r5, r3, #30
 800388e:	4606      	mov	r6, r0
 8003890:	460c      	mov	r4, r1
 8003892:	d507      	bpl.n	80038a4 <__smakebuf_r+0x1c>
 8003894:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003898:	6023      	str	r3, [r4, #0]
 800389a:	6123      	str	r3, [r4, #16]
 800389c:	2301      	movs	r3, #1
 800389e:	6163      	str	r3, [r4, #20]
 80038a0:	b002      	add	sp, #8
 80038a2:	bd70      	pop	{r4, r5, r6, pc}
 80038a4:	ab01      	add	r3, sp, #4
 80038a6:	466a      	mov	r2, sp
 80038a8:	f7ff ffc8 	bl	800383c <__swhatbuf_r>
 80038ac:	9900      	ldr	r1, [sp, #0]
 80038ae:	4605      	mov	r5, r0
 80038b0:	4630      	mov	r0, r6
 80038b2:	f7ff f91b 	bl	8002aec <_malloc_r>
 80038b6:	b948      	cbnz	r0, 80038cc <__smakebuf_r+0x44>
 80038b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80038bc:	059a      	lsls	r2, r3, #22
 80038be:	d4ef      	bmi.n	80038a0 <__smakebuf_r+0x18>
 80038c0:	f023 0303 	bic.w	r3, r3, #3
 80038c4:	f043 0302 	orr.w	r3, r3, #2
 80038c8:	81a3      	strh	r3, [r4, #12]
 80038ca:	e7e3      	b.n	8003894 <__smakebuf_r+0xc>
 80038cc:	4b0d      	ldr	r3, [pc, #52]	; (8003904 <__smakebuf_r+0x7c>)
 80038ce:	62b3      	str	r3, [r6, #40]	; 0x28
 80038d0:	89a3      	ldrh	r3, [r4, #12]
 80038d2:	6020      	str	r0, [r4, #0]
 80038d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80038d8:	81a3      	strh	r3, [r4, #12]
 80038da:	9b00      	ldr	r3, [sp, #0]
 80038dc:	6163      	str	r3, [r4, #20]
 80038de:	9b01      	ldr	r3, [sp, #4]
 80038e0:	6120      	str	r0, [r4, #16]
 80038e2:	b15b      	cbz	r3, 80038fc <__smakebuf_r+0x74>
 80038e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80038e8:	4630      	mov	r0, r6
 80038ea:	f000 f8c9 	bl	8003a80 <_isatty_r>
 80038ee:	b128      	cbz	r0, 80038fc <__smakebuf_r+0x74>
 80038f0:	89a3      	ldrh	r3, [r4, #12]
 80038f2:	f023 0303 	bic.w	r3, r3, #3
 80038f6:	f043 0301 	orr.w	r3, r3, #1
 80038fa:	81a3      	strh	r3, [r4, #12]
 80038fc:	89a0      	ldrh	r0, [r4, #12]
 80038fe:	4305      	orrs	r5, r0
 8003900:	81a5      	strh	r5, [r4, #12]
 8003902:	e7cd      	b.n	80038a0 <__smakebuf_r+0x18>
 8003904:	08003695 	.word	0x08003695

08003908 <_raise_r>:
 8003908:	291f      	cmp	r1, #31
 800390a:	b538      	push	{r3, r4, r5, lr}
 800390c:	4604      	mov	r4, r0
 800390e:	460d      	mov	r5, r1
 8003910:	d904      	bls.n	800391c <_raise_r+0x14>
 8003912:	2316      	movs	r3, #22
 8003914:	6003      	str	r3, [r0, #0]
 8003916:	f04f 30ff 	mov.w	r0, #4294967295
 800391a:	bd38      	pop	{r3, r4, r5, pc}
 800391c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800391e:	b112      	cbz	r2, 8003926 <_raise_r+0x1e>
 8003920:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8003924:	b94b      	cbnz	r3, 800393a <_raise_r+0x32>
 8003926:	4620      	mov	r0, r4
 8003928:	f000 f830 	bl	800398c <_getpid_r>
 800392c:	462a      	mov	r2, r5
 800392e:	4601      	mov	r1, r0
 8003930:	4620      	mov	r0, r4
 8003932:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003936:	f000 b817 	b.w	8003968 <_kill_r>
 800393a:	2b01      	cmp	r3, #1
 800393c:	d00a      	beq.n	8003954 <_raise_r+0x4c>
 800393e:	1c59      	adds	r1, r3, #1
 8003940:	d103      	bne.n	800394a <_raise_r+0x42>
 8003942:	2316      	movs	r3, #22
 8003944:	6003      	str	r3, [r0, #0]
 8003946:	2001      	movs	r0, #1
 8003948:	e7e7      	b.n	800391a <_raise_r+0x12>
 800394a:	2400      	movs	r4, #0
 800394c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8003950:	4628      	mov	r0, r5
 8003952:	4798      	blx	r3
 8003954:	2000      	movs	r0, #0
 8003956:	e7e0      	b.n	800391a <_raise_r+0x12>

08003958 <raise>:
 8003958:	4b02      	ldr	r3, [pc, #8]	; (8003964 <raise+0xc>)
 800395a:	4601      	mov	r1, r0
 800395c:	6818      	ldr	r0, [r3, #0]
 800395e:	f7ff bfd3 	b.w	8003908 <_raise_r>
 8003962:	bf00      	nop
 8003964:	20000004 	.word	0x20000004

08003968 <_kill_r>:
 8003968:	b538      	push	{r3, r4, r5, lr}
 800396a:	4d07      	ldr	r5, [pc, #28]	; (8003988 <_kill_r+0x20>)
 800396c:	2300      	movs	r3, #0
 800396e:	4604      	mov	r4, r0
 8003970:	4608      	mov	r0, r1
 8003972:	4611      	mov	r1, r2
 8003974:	602b      	str	r3, [r5, #0]
 8003976:	f000 f8df 	bl	8003b38 <_kill>
 800397a:	1c43      	adds	r3, r0, #1
 800397c:	d102      	bne.n	8003984 <_kill_r+0x1c>
 800397e:	682b      	ldr	r3, [r5, #0]
 8003980:	b103      	cbz	r3, 8003984 <_kill_r+0x1c>
 8003982:	6023      	str	r3, [r4, #0]
 8003984:	bd38      	pop	{r3, r4, r5, pc}
 8003986:	bf00      	nop
 8003988:	200001cc 	.word	0x200001cc

0800398c <_getpid_r>:
 800398c:	f000 b8bc 	b.w	8003b08 <_getpid>

08003990 <__sread>:
 8003990:	b510      	push	{r4, lr}
 8003992:	460c      	mov	r4, r1
 8003994:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003998:	f000 f894 	bl	8003ac4 <_read_r>
 800399c:	2800      	cmp	r0, #0
 800399e:	bfab      	itete	ge
 80039a0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80039a2:	89a3      	ldrhlt	r3, [r4, #12]
 80039a4:	181b      	addge	r3, r3, r0
 80039a6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80039aa:	bfac      	ite	ge
 80039ac:	6563      	strge	r3, [r4, #84]	; 0x54
 80039ae:	81a3      	strhlt	r3, [r4, #12]
 80039b0:	bd10      	pop	{r4, pc}

080039b2 <__swrite>:
 80039b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80039b6:	461f      	mov	r7, r3
 80039b8:	898b      	ldrh	r3, [r1, #12]
 80039ba:	05db      	lsls	r3, r3, #23
 80039bc:	4605      	mov	r5, r0
 80039be:	460c      	mov	r4, r1
 80039c0:	4616      	mov	r6, r2
 80039c2:	d505      	bpl.n	80039d0 <__swrite+0x1e>
 80039c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80039c8:	2302      	movs	r3, #2
 80039ca:	2200      	movs	r2, #0
 80039cc:	f000 f868 	bl	8003aa0 <_lseek_r>
 80039d0:	89a3      	ldrh	r3, [r4, #12]
 80039d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80039d6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80039da:	81a3      	strh	r3, [r4, #12]
 80039dc:	4632      	mov	r2, r6
 80039de:	463b      	mov	r3, r7
 80039e0:	4628      	mov	r0, r5
 80039e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80039e6:	f000 b817 	b.w	8003a18 <_write_r>

080039ea <__sseek>:
 80039ea:	b510      	push	{r4, lr}
 80039ec:	460c      	mov	r4, r1
 80039ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80039f2:	f000 f855 	bl	8003aa0 <_lseek_r>
 80039f6:	1c43      	adds	r3, r0, #1
 80039f8:	89a3      	ldrh	r3, [r4, #12]
 80039fa:	bf15      	itete	ne
 80039fc:	6560      	strne	r0, [r4, #84]	; 0x54
 80039fe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003a02:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003a06:	81a3      	strheq	r3, [r4, #12]
 8003a08:	bf18      	it	ne
 8003a0a:	81a3      	strhne	r3, [r4, #12]
 8003a0c:	bd10      	pop	{r4, pc}

08003a0e <__sclose>:
 8003a0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003a12:	f000 b813 	b.w	8003a3c <_close_r>
 8003a16:	0000      	movs	r0, r0

08003a18 <_write_r>:
 8003a18:	b538      	push	{r3, r4, r5, lr}
 8003a1a:	4d07      	ldr	r5, [pc, #28]	; (8003a38 <_write_r+0x20>)
 8003a1c:	4604      	mov	r4, r0
 8003a1e:	4608      	mov	r0, r1
 8003a20:	4611      	mov	r1, r2
 8003a22:	2200      	movs	r2, #0
 8003a24:	602a      	str	r2, [r5, #0]
 8003a26:	461a      	mov	r2, r3
 8003a28:	f000 f89e 	bl	8003b68 <_write>
 8003a2c:	1c43      	adds	r3, r0, #1
 8003a2e:	d102      	bne.n	8003a36 <_write_r+0x1e>
 8003a30:	682b      	ldr	r3, [r5, #0]
 8003a32:	b103      	cbz	r3, 8003a36 <_write_r+0x1e>
 8003a34:	6023      	str	r3, [r4, #0]
 8003a36:	bd38      	pop	{r3, r4, r5, pc}
 8003a38:	200001cc 	.word	0x200001cc

08003a3c <_close_r>:
 8003a3c:	b538      	push	{r3, r4, r5, lr}
 8003a3e:	4d06      	ldr	r5, [pc, #24]	; (8003a58 <_close_r+0x1c>)
 8003a40:	2300      	movs	r3, #0
 8003a42:	4604      	mov	r4, r0
 8003a44:	4608      	mov	r0, r1
 8003a46:	602b      	str	r3, [r5, #0]
 8003a48:	f000 f84e 	bl	8003ae8 <_close>
 8003a4c:	1c43      	adds	r3, r0, #1
 8003a4e:	d102      	bne.n	8003a56 <_close_r+0x1a>
 8003a50:	682b      	ldr	r3, [r5, #0]
 8003a52:	b103      	cbz	r3, 8003a56 <_close_r+0x1a>
 8003a54:	6023      	str	r3, [r4, #0]
 8003a56:	bd38      	pop	{r3, r4, r5, pc}
 8003a58:	200001cc 	.word	0x200001cc

08003a5c <_fstat_r>:
 8003a5c:	b538      	push	{r3, r4, r5, lr}
 8003a5e:	4d07      	ldr	r5, [pc, #28]	; (8003a7c <_fstat_r+0x20>)
 8003a60:	2300      	movs	r3, #0
 8003a62:	4604      	mov	r4, r0
 8003a64:	4608      	mov	r0, r1
 8003a66:	4611      	mov	r1, r2
 8003a68:	602b      	str	r3, [r5, #0]
 8003a6a:	f000 f845 	bl	8003af8 <_fstat>
 8003a6e:	1c43      	adds	r3, r0, #1
 8003a70:	d102      	bne.n	8003a78 <_fstat_r+0x1c>
 8003a72:	682b      	ldr	r3, [r5, #0]
 8003a74:	b103      	cbz	r3, 8003a78 <_fstat_r+0x1c>
 8003a76:	6023      	str	r3, [r4, #0]
 8003a78:	bd38      	pop	{r3, r4, r5, pc}
 8003a7a:	bf00      	nop
 8003a7c:	200001cc 	.word	0x200001cc

08003a80 <_isatty_r>:
 8003a80:	b538      	push	{r3, r4, r5, lr}
 8003a82:	4d06      	ldr	r5, [pc, #24]	; (8003a9c <_isatty_r+0x1c>)
 8003a84:	2300      	movs	r3, #0
 8003a86:	4604      	mov	r4, r0
 8003a88:	4608      	mov	r0, r1
 8003a8a:	602b      	str	r3, [r5, #0]
 8003a8c:	f000 f84c 	bl	8003b28 <_isatty>
 8003a90:	1c43      	adds	r3, r0, #1
 8003a92:	d102      	bne.n	8003a9a <_isatty_r+0x1a>
 8003a94:	682b      	ldr	r3, [r5, #0]
 8003a96:	b103      	cbz	r3, 8003a9a <_isatty_r+0x1a>
 8003a98:	6023      	str	r3, [r4, #0]
 8003a9a:	bd38      	pop	{r3, r4, r5, pc}
 8003a9c:	200001cc 	.word	0x200001cc

08003aa0 <_lseek_r>:
 8003aa0:	b538      	push	{r3, r4, r5, lr}
 8003aa2:	4d07      	ldr	r5, [pc, #28]	; (8003ac0 <_lseek_r+0x20>)
 8003aa4:	4604      	mov	r4, r0
 8003aa6:	4608      	mov	r0, r1
 8003aa8:	4611      	mov	r1, r2
 8003aaa:	2200      	movs	r2, #0
 8003aac:	602a      	str	r2, [r5, #0]
 8003aae:	461a      	mov	r2, r3
 8003ab0:	f000 f84a 	bl	8003b48 <_lseek>
 8003ab4:	1c43      	adds	r3, r0, #1
 8003ab6:	d102      	bne.n	8003abe <_lseek_r+0x1e>
 8003ab8:	682b      	ldr	r3, [r5, #0]
 8003aba:	b103      	cbz	r3, 8003abe <_lseek_r+0x1e>
 8003abc:	6023      	str	r3, [r4, #0]
 8003abe:	bd38      	pop	{r3, r4, r5, pc}
 8003ac0:	200001cc 	.word	0x200001cc

08003ac4 <_read_r>:
 8003ac4:	b538      	push	{r3, r4, r5, lr}
 8003ac6:	4d07      	ldr	r5, [pc, #28]	; (8003ae4 <_read_r+0x20>)
 8003ac8:	4604      	mov	r4, r0
 8003aca:	4608      	mov	r0, r1
 8003acc:	4611      	mov	r1, r2
 8003ace:	2200      	movs	r2, #0
 8003ad0:	602a      	str	r2, [r5, #0]
 8003ad2:	461a      	mov	r2, r3
 8003ad4:	f000 f840 	bl	8003b58 <_read>
 8003ad8:	1c43      	adds	r3, r0, #1
 8003ada:	d102      	bne.n	8003ae2 <_read_r+0x1e>
 8003adc:	682b      	ldr	r3, [r5, #0]
 8003ade:	b103      	cbz	r3, 8003ae2 <_read_r+0x1e>
 8003ae0:	6023      	str	r3, [r4, #0]
 8003ae2:	bd38      	pop	{r3, r4, r5, pc}
 8003ae4:	200001cc 	.word	0x200001cc

08003ae8 <_close>:
 8003ae8:	4b02      	ldr	r3, [pc, #8]	; (8003af4 <_close+0xc>)
 8003aea:	2258      	movs	r2, #88	; 0x58
 8003aec:	601a      	str	r2, [r3, #0]
 8003aee:	f04f 30ff 	mov.w	r0, #4294967295
 8003af2:	4770      	bx	lr
 8003af4:	200001cc 	.word	0x200001cc

08003af8 <_fstat>:
 8003af8:	4b02      	ldr	r3, [pc, #8]	; (8003b04 <_fstat+0xc>)
 8003afa:	2258      	movs	r2, #88	; 0x58
 8003afc:	601a      	str	r2, [r3, #0]
 8003afe:	f04f 30ff 	mov.w	r0, #4294967295
 8003b02:	4770      	bx	lr
 8003b04:	200001cc 	.word	0x200001cc

08003b08 <_getpid>:
 8003b08:	4b02      	ldr	r3, [pc, #8]	; (8003b14 <_getpid+0xc>)
 8003b0a:	2258      	movs	r2, #88	; 0x58
 8003b0c:	601a      	str	r2, [r3, #0]
 8003b0e:	f04f 30ff 	mov.w	r0, #4294967295
 8003b12:	4770      	bx	lr
 8003b14:	200001cc 	.word	0x200001cc

08003b18 <_gettimeofday>:
 8003b18:	4b02      	ldr	r3, [pc, #8]	; (8003b24 <_gettimeofday+0xc>)
 8003b1a:	2258      	movs	r2, #88	; 0x58
 8003b1c:	601a      	str	r2, [r3, #0]
 8003b1e:	f04f 30ff 	mov.w	r0, #4294967295
 8003b22:	4770      	bx	lr
 8003b24:	200001cc 	.word	0x200001cc

08003b28 <_isatty>:
 8003b28:	4b02      	ldr	r3, [pc, #8]	; (8003b34 <_isatty+0xc>)
 8003b2a:	2258      	movs	r2, #88	; 0x58
 8003b2c:	601a      	str	r2, [r3, #0]
 8003b2e:	2000      	movs	r0, #0
 8003b30:	4770      	bx	lr
 8003b32:	bf00      	nop
 8003b34:	200001cc 	.word	0x200001cc

08003b38 <_kill>:
 8003b38:	4b02      	ldr	r3, [pc, #8]	; (8003b44 <_kill+0xc>)
 8003b3a:	2258      	movs	r2, #88	; 0x58
 8003b3c:	601a      	str	r2, [r3, #0]
 8003b3e:	f04f 30ff 	mov.w	r0, #4294967295
 8003b42:	4770      	bx	lr
 8003b44:	200001cc 	.word	0x200001cc

08003b48 <_lseek>:
 8003b48:	4b02      	ldr	r3, [pc, #8]	; (8003b54 <_lseek+0xc>)
 8003b4a:	2258      	movs	r2, #88	; 0x58
 8003b4c:	601a      	str	r2, [r3, #0]
 8003b4e:	f04f 30ff 	mov.w	r0, #4294967295
 8003b52:	4770      	bx	lr
 8003b54:	200001cc 	.word	0x200001cc

08003b58 <_read>:
 8003b58:	4b02      	ldr	r3, [pc, #8]	; (8003b64 <_read+0xc>)
 8003b5a:	2258      	movs	r2, #88	; 0x58
 8003b5c:	601a      	str	r2, [r3, #0]
 8003b5e:	f04f 30ff 	mov.w	r0, #4294967295
 8003b62:	4770      	bx	lr
 8003b64:	200001cc 	.word	0x200001cc

08003b68 <_write>:
 8003b68:	4b02      	ldr	r3, [pc, #8]	; (8003b74 <_write+0xc>)
 8003b6a:	2258      	movs	r2, #88	; 0x58
 8003b6c:	601a      	str	r2, [r3, #0]
 8003b6e:	f04f 30ff 	mov.w	r0, #4294967295
 8003b72:	4770      	bx	lr
 8003b74:	200001cc 	.word	0x200001cc

08003b78 <_exit>:
 8003b78:	e7fe      	b.n	8003b78 <_exit>
 8003b7a:	bf00      	nop

08003b7c <_init>:
 8003b7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b7e:	bf00      	nop
 8003b80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b82:	bc08      	pop	{r3}
 8003b84:	469e      	mov	lr, r3
 8003b86:	4770      	bx	lr

08003b88 <_fini>:
 8003b88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b8a:	bf00      	nop
 8003b8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b8e:	bc08      	pop	{r3}
 8003b90:	469e      	mov	lr, r3
 8003b92:	4770      	bx	lr
