module_name sample
//option_port{}
//use_fifo_8
//use_fifo_32
//make_8_alw{}
//make_32_alw{}
//
//r_cycle_32
//rw_condition_32{
//if()
//}
//w_cycle_32
//
//r_cycle_8
//rw_condition_8{
//if()
//w_cycle_8
//}
//reg_list{}
//wire_list{}