// Seed: 790872615
module module_0;
  uwire id_1;
  ;
  parameter id_2 = 1;
  assign module_2.id_1 = 0;
  assign id_1 = ~-1;
  wire  id_3 = id_2;
  logic id_4;
  parameter id_5 = 1 | id_2;
  assign module_1.id_6 = 0;
  assign id_1 = id_1 !=? id_2;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    output wand id_2,
    input uwire id_3,
    input wire id_4,
    input wor id_5,
    input uwire id_6
);
  wire id_8;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri1 id_0,
    output wor id_1,
    input supply0 id_2,
    input wire id_3,
    output wire id_4,
    output wire id_5
);
  assign id_1 = -1;
  localparam id_7 = -1;
  module_0 modCall_1 ();
  assign id_4 = id_2;
endmodule
