/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/

/*
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/

HEADER
{
	VERSION = 1;
	TIME_UNIT = ns;
	DATA_OFFSET = 0.0;
	DATA_DURATION = 1000000.0;
	SIMULATION_TIME = 30000.0;
	GRID_PHASE = 0.0;
	GRID_PERIOD = 10.0;
	GRID_DUTY_CYCLE = 50;
}

USER_TYPE("|SCOMP_SRAM|SCOMP:inst|STATE")
{
	VALUES = "STATE.RESET_PC", "STATE.FETCH", "STATE.DECODE", "STATE.EX_LOAD", "STATE.EX_STORE", "STATE.EX_STORE2", "STATE.EX_ILOAD", "STATE.EX_ISTORE", "STATE.EX_LOADI", "STATE.EX_ADD", "STATE.EX_SUB", "STATE.EX_ADDI", "STATE.EX_JUMP", "STATE.EX_JNEG", "STATE.EX_JPOS", "STATE.EX_JZERO", "STATE.EX_CALL", "STATE.EX_RETURN", "STATE.EX_RETI", "STATE.EX_AND", "STATE.EX_OR", "STATE.EX_XOR", "STATE.EX_SHIFT", "STATE.EX_IN", "STATE.EX_IN2", "STATE.EX_OUT", "STATE.EX_OUT2";
}

USER_TYPE("|SCOMP_SRAM|SRAM_CONTROLLER:inst7|STATE")
{
	VALUES = "STATE.IDLE", "STATE.WARM_UP", "STATE.READ_PREP", "STATE.READ_DONE", "STATE.WRITE_ADDR_PREP", "STATE.WRITE_WE_ASSERT", "STATE.WRITE_WAIT", "STATE.WRITE_LOCK";
}

SIGNAL("clk_50")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("reset_n")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_addr")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 18;
	LSB_INDEX = 0;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("sram_addr[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_dq")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 16;
	LSB_INDEX = 0;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("sram_dq[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_dq[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_dq[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_dq[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_dq[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_dq[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_dq[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_dq[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_dq[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_dq[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_dq[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_dq[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_dq[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_dq[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_dq[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_dq[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_oe_n")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("sram_we_n")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("SCOMP:inst|AC")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 16;
	LSB_INDEX = 0;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("SCOMP:inst|AC[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|STATE")
{
	VALUE_TYPE = ENUM;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = MACHINE;
	PARENT = "";
	ENUM_NAME = "|SCOMP_SRAM|SCOMP:inst|STATE";
}

SIGNAL("io_cycle")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("io_write")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("divider 2242")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("divider 1743")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("divider 925")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("SRAM_CONTROLLER:inst7|ADDR")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 18;
	LSB_INDEX = 0;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("SRAM_CONTROLLER:inst7|ADDR[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SRAM_CONTROLLER:inst7|ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|ADDR[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SRAM_CONTROLLER:inst7|ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|ADDR[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SRAM_CONTROLLER:inst7|ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|ADDR[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SRAM_CONTROLLER:inst7|ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|ADDR[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SRAM_CONTROLLER:inst7|ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|ADDR[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SRAM_CONTROLLER:inst7|ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|ADDR[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SRAM_CONTROLLER:inst7|ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|ADDR[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SRAM_CONTROLLER:inst7|ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|ADDR[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SRAM_CONTROLLER:inst7|ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|ADDR[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SRAM_CONTROLLER:inst7|ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|ADDR[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SRAM_CONTROLLER:inst7|ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|ADDR[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SRAM_CONTROLLER:inst7|ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|ADDR[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SRAM_CONTROLLER:inst7|ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|ADDR[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SRAM_CONTROLLER:inst7|ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|ADDR[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SRAM_CONTROLLER:inst7|ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|ADDR[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SRAM_CONTROLLER:inst7|ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|ADDR[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SRAM_CONTROLLER:inst7|ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|ADDR[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SRAM_CONTROLLER:inst7|ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|STATE")
{
	VALUE_TYPE = ENUM;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = MACHINE;
	PARENT = "";
	ENUM_NAME = "|SCOMP_SRAM|SRAM_CONTROLLER:inst7|STATE";
}

SIGNAL("SRAM_CONTROLLER:inst7|SRAM_ADDR")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 18;
	LSB_INDEX = 0;
	DIRECTION = BURIED;
	PARENT = "";
}

SIGNAL("SRAM_CONTROLLER:inst7|SRAM_ADDR[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "SRAM_CONTROLLER:inst7|SRAM_ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|SRAM_ADDR[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "SRAM_CONTROLLER:inst7|SRAM_ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|SRAM_ADDR[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "SRAM_CONTROLLER:inst7|SRAM_ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|SRAM_ADDR[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "SRAM_CONTROLLER:inst7|SRAM_ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|SRAM_ADDR[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "SRAM_CONTROLLER:inst7|SRAM_ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|SRAM_ADDR[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "SRAM_CONTROLLER:inst7|SRAM_ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|SRAM_ADDR[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "SRAM_CONTROLLER:inst7|SRAM_ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|SRAM_ADDR[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "SRAM_CONTROLLER:inst7|SRAM_ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|SRAM_ADDR[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "SRAM_CONTROLLER:inst7|SRAM_ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|SRAM_ADDR[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "SRAM_CONTROLLER:inst7|SRAM_ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|SRAM_ADDR[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "SRAM_CONTROLLER:inst7|SRAM_ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|SRAM_ADDR[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "SRAM_CONTROLLER:inst7|SRAM_ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|SRAM_ADDR[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "SRAM_CONTROLLER:inst7|SRAM_ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|SRAM_ADDR[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "SRAM_CONTROLLER:inst7|SRAM_ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|SRAM_ADDR[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "SRAM_CONTROLLER:inst7|SRAM_ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|SRAM_ADDR[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "SRAM_CONTROLLER:inst7|SRAM_ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|SRAM_ADDR[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "SRAM_CONTROLLER:inst7|SRAM_ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|SRAM_ADDR[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "SRAM_CONTROLLER:inst7|SRAM_ADDR";
}

SIGNAL("sram_ub_n")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("sram_lb_n")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("sram_ce_n")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("divider 815")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

TRANSITION_LIST("clk_50")
{
	NODE
	{
		REPEAT = 1;
		NODE
		{
			REPEAT = 50000;
			LEVEL 0 FOR 10.0;
			LEVEL 1 FOR 10.0;
		}
	}
}

TRANSITION_LIST("reset_n")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 999980.0;
	}
}

TRANSITION_LIST("sram_addr[17]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("sram_addr[16]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("sram_addr[15]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("sram_addr[14]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("sram_addr[13]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("sram_addr[12]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("sram_addr[11]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("sram_addr[10]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("sram_addr[9]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("sram_addr[8]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("sram_addr[7]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("sram_addr[6]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("sram_addr[5]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("sram_addr[4]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("sram_addr[3]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("sram_addr[2]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("sram_addr[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1649.91;
		LEVEL 1 FOR 1340.0;
		LEVEL 0 FOR 1240.0;
		LEVEL 1 FOR 25770.09;
	}
}

TRANSITION_LIST("sram_addr[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1048.534;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 600.0;
		LEVEL 1 FOR 740.0;
		LEVEL 0 FOR 620.0;
		LEVEL 1 FOR 620.0;
		LEVEL 0 FOR 620.0;
		LEVEL 1 FOR 25151.466;
	}
}

TRANSITION_LIST("sram_dq[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 489.263;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 200.828;
			LEVEL 0 FOR 38.727;
			LEVEL Z FOR 360.445;
		}
		LEVEL 1 FOR 200.828;
		LEVEL 0 FOR 38.727;
		LEVEL Z FOR 460.872;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 2.28;
			LEVEL 0 FOR 77.275;
			LEVEL Z FOR 540.445;
		}
		LEVEL 1 FOR 2.28;
		LEVEL 0 FOR 77.275;
		LEVEL Z FOR 25070.755;
	}
}

TRANSITION_LIST("sram_dq[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 489.269;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 201.193;
			LEVEL 0 FOR 38.362;
			LEVEL Z FOR 360.445;
		}
		LEVEL 1 FOR 201.193;
		LEVEL 0 FOR 38.362;
		LEVEL Z FOR 460.872;
		LEVEL 1 FOR 2.424;
		LEVEL 0 FOR 0.559;
		LEVEL 1 FOR 0.502;
		LEVEL 0 FOR 76.07;
		NODE
		{
			REPEAT = 2;
			LEVEL Z FOR 540.445;
			LEVEL 1 FOR 2.424;
			LEVEL 0 FOR 77.131;
		}
		LEVEL Z FOR 540.445;
		LEVEL 1 FOR 2.424;
		LEVEL 0 FOR 77.131;
		LEVEL Z FOR 25070.749;
	}
}

TRANSITION_LIST("sram_dq[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 489.309;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 200.638;
			LEVEL 0 FOR 38.917;
			LEVEL Z FOR 360.445;
		}
		LEVEL 1 FOR 200.638;
		LEVEL 0 FOR 38.917;
		LEVEL Z FOR 460.872;
		LEVEL 1 FOR 2.694;
		LEVEL 0 FOR 76.861;
		NODE
		{
			REPEAT = 2;
			LEVEL Z FOR 540.445;
			LEVEL 1 FOR 2.465;
			LEVEL 0 FOR 77.09;
		}
		LEVEL Z FOR 540.445;
		LEVEL 1 FOR 2.465;
		LEVEL 0 FOR 77.09;
		LEVEL Z FOR 25070.709;
	}
}

TRANSITION_LIST("sram_dq[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 489.718;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 200.603;
			LEVEL 0 FOR 38.986;
			LEVEL Z FOR 360.411;
		}
		LEVEL 1 FOR 200.603;
		LEVEL 0 FOR 38.986;
		LEVEL Z FOR 460.838;
		LEVEL 1 FOR 1.327;
		LEVEL 0 FOR 0.498;
		LEVEL 1 FOR 0.537;
		LEVEL 0 FOR 77.227;
		NODE
		{
			REPEAT = 2;
			LEVEL Z FOR 540.411;
			LEVEL 1 FOR 1.327;
			LEVEL 0 FOR 78.262;
		}
		LEVEL Z FOR 540.411;
		LEVEL 1 FOR 1.327;
		LEVEL 0 FOR 78.262;
		LEVEL Z FOR 25070.266;
	}
}

TRANSITION_LIST("sram_dq[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 489.24;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 200.575;
			LEVEL 0 FOR 38.98;
			LEVEL Z FOR 360.445;
		}
		LEVEL 1 FOR 200.575;
		LEVEL 0 FOR 38.98;
		LEVEL Z FOR 460.872;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 0.829;
			LEVEL 0 FOR 78.726;
			LEVEL Z FOR 540.445;
		}
		LEVEL 1 FOR 0.829;
		LEVEL 0 FOR 78.726;
		LEVEL Z FOR 25070.778;
	}
}

TRANSITION_LIST("sram_dq[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 488.808;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 201.317;
			LEVEL 0 FOR 38.238;
			LEVEL Z FOR 360.445;
		}
		LEVEL 1 FOR 201.317;
		LEVEL 0 FOR 38.238;
		LEVEL Z FOR 460.872;
		LEVEL 1 FOR 2.614;
		LEVEL 0 FOR 1.142;
		LEVEL 1 FOR 0.369;
		LEVEL 0 FOR 75.43;
		NODE
		{
			REPEAT = 2;
			LEVEL Z FOR 540.445;
			LEVEL 1 FOR 2.614;
			LEVEL 0 FOR 76.941;
		}
		LEVEL Z FOR 540.445;
		LEVEL 1 FOR 2.614;
		LEVEL 0 FOR 76.941;
		LEVEL Z FOR 25071.21;
	}
}

TRANSITION_LIST("sram_dq[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 488.798;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 202.321;
			LEVEL 0 FOR 37.234;
			LEVEL Z FOR 360.445;
		}
		LEVEL 1 FOR 202.321;
		LEVEL 0 FOR 37.234;
		LEVEL Z FOR 460.872;
		LEVEL 1 FOR 1.733;
		LEVEL 0 FOR 1.149;
		LEVEL 1 FOR 0.529;
		LEVEL 0 FOR 76.144;
		NODE
		{
			REPEAT = 2;
			LEVEL Z FOR 540.445;
			LEVEL 1 FOR 1.733;
			LEVEL 0 FOR 77.822;
		}
		LEVEL Z FOR 540.445;
		LEVEL 1 FOR 1.733;
		LEVEL 0 FOR 77.822;
		LEVEL Z FOR 25071.22;
	}
}

TRANSITION_LIST("sram_dq[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 488.808;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 201.825;
			LEVEL 0 FOR 37.73;
			LEVEL Z FOR 360.445;
		}
		LEVEL 1 FOR 201.825;
		LEVEL 0 FOR 37.73;
		LEVEL Z FOR 460.872;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 1.03;
			LEVEL 0 FOR 78.525;
			LEVEL Z FOR 540.445;
		}
		LEVEL 1 FOR 1.03;
		LEVEL 0 FOR 78.525;
		LEVEL Z FOR 25071.21;
	}
}

TRANSITION_LIST("sram_dq[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 489.568;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 201.643;
			LEVEL 0 FOR 37.912;
			LEVEL Z FOR 360.445;
		}
		LEVEL 1 FOR 201.643;
		LEVEL 0 FOR 37.912;
		LEVEL Z FOR 460.872;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 1.756;
			LEVEL 0 FOR 77.799;
			LEVEL Z FOR 540.445;
		}
		LEVEL 1 FOR 1.756;
		LEVEL 0 FOR 77.799;
		LEVEL Z FOR 25070.45;
	}
}

TRANSITION_LIST("sram_dq[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 489.625;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 201.502;
			LEVEL 0 FOR 38.087;
			LEVEL Z FOR 360.411;
		}
		LEVEL 1 FOR 201.502;
		LEVEL 0 FOR 38.087;
		LEVEL Z FOR 460.838;
		LEVEL 1 FOR 1.466;
		LEVEL 0 FOR 0.472;
		LEVEL 1 FOR 0.87;
		LEVEL 0 FOR 76.781;
		NODE
		{
			REPEAT = 2;
			LEVEL Z FOR 540.411;
			LEVEL 1 FOR 1.466;
			LEVEL 0 FOR 78.123;
		}
		LEVEL Z FOR 540.411;
		LEVEL 1 FOR 1.466;
		LEVEL 0 FOR 78.123;
		LEVEL Z FOR 25070.359;
	}
}

TRANSITION_LIST("sram_dq[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 489.548;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 200.541;
			LEVEL 0 FOR 39.014;
			LEVEL Z FOR 360.445;
		}
		LEVEL 1 FOR 200.541;
		LEVEL 0 FOR 39.014;
		LEVEL Z FOR 460.872;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 0.775;
			LEVEL 0 FOR 78.78;
			LEVEL Z FOR 540.445;
		}
		LEVEL 1 FOR 0.775;
		LEVEL 0 FOR 78.78;
		LEVEL Z FOR 25070.47;
	}
}

TRANSITION_LIST("sram_dq[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 488.997;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 200.663;
			LEVEL 0 FOR 38.892;
			LEVEL Z FOR 360.445;
		}
		LEVEL 1 FOR 200.663;
		LEVEL 0 FOR 38.892;
		LEVEL Z FOR 460.872;
		LEVEL 1 FOR 2.129;
		LEVEL 0 FOR 0.779;
		LEVEL 1 FOR 0.491;
		LEVEL 0 FOR 76.156;
		NODE
		{
			REPEAT = 2;
			LEVEL Z FOR 540.445;
			LEVEL 1 FOR 2.129;
			LEVEL 0 FOR 77.426;
		}
		LEVEL Z FOR 540.445;
		LEVEL 1 FOR 2.129;
		LEVEL 0 FOR 77.426;
		LEVEL Z FOR 25071.021;
	}
}

TRANSITION_LIST("sram_dq[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 489.625;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 200.116;
			LEVEL 0 FOR 39.473;
			LEVEL Z FOR 360.411;
		}
		LEVEL 1 FOR 200.116;
		LEVEL 0 FOR 39.473;
		LEVEL Z FOR 460.838;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 0.99;
			LEVEL 0 FOR 78.599;
			LEVEL Z FOR 540.411;
		}
		LEVEL 1 FOR 0.99;
		LEVEL 0 FOR 78.599;
		LEVEL Z FOR 25070.359;
	}
}

TRANSITION_LIST("sram_dq[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 489.12;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 200.862;
			LEVEL 0 FOR 38.693;
			LEVEL Z FOR 360.445;
		}
		LEVEL 1 FOR 239.555;
		LEVEL Z FOR 460.872;
		LEVEL 1 FOR 3.085;
		LEVEL 0 FOR 76.47;
		NODE
		{
			REPEAT = 2;
			LEVEL Z FOR 540.445;
			LEVEL 1 FOR 1.677;
			LEVEL 0 FOR 77.878;
		}
		LEVEL Z FOR 540.445;
		LEVEL 1 FOR 1.677;
		LEVEL 0 FOR 1.408;
		LEVEL 1 FOR 76.47;
		LEVEL Z FOR 25070.898;
	}
}

TRANSITION_LIST("sram_dq[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 488.798;
		LEVEL 1 FOR 200.396;
		LEVEL 0 FOR 39.159;
		NODE
		{
			REPEAT = 2;
			LEVEL Z FOR 360.445;
			LEVEL 1 FOR 239.555;
		}
		LEVEL Z FOR 360.445;
		LEVEL 1 FOR 200.396;
		LEVEL 0 FOR 39.159;
		LEVEL Z FOR 460.872;
		LEVEL 1 FOR 1.613;
		LEVEL 0 FOR 1.825;
		LEVEL 1 FOR 0.254;
		LEVEL 0 FOR 75.863;
		LEVEL Z FOR 540.445;
		LEVEL 1 FOR 1.613;
		LEVEL 0 FOR 2.079;
		LEVEL 1 FOR 75.863;
		LEVEL Z FOR 540.445;
		LEVEL 1 FOR 3.438;
		LEVEL 0 FOR 0.254;
		LEVEL 1 FOR 75.863;
		LEVEL Z FOR 540.445;
		LEVEL 1 FOR 3.692;
		LEVEL 0 FOR 75.863;
		LEVEL Z FOR 25071.22;
	}
}

TRANSITION_LIST("sram_dq[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 489.309;
		LEVEL 1 FOR 239.555;
		LEVEL Z FOR 360.445;
		LEVEL 1 FOR 201.869;
		LEVEL 0 FOR 37.686;
		LEVEL Z FOR 360.445;
		LEVEL 1 FOR 239.555;
		LEVEL Z FOR 360.445;
		LEVEL 1 FOR 201.869;
		LEVEL 0 FOR 37.686;
		LEVEL Z FOR 460.872;
		LEVEL 1 FOR 1.84;
		LEVEL 0 FOR 1.82;
		LEVEL 1 FOR 75.895;
		LEVEL Z FOR 540.445;
		LEVEL 1 FOR 3.66;
		LEVEL 0 FOR 75.895;
		LEVEL Z FOR 540.445;
		LEVEL 1 FOR 1.84;
		LEVEL 0 FOR 2.662;
		LEVEL 1 FOR 75.053;
		LEVEL Z FOR 540.445;
		LEVEL 1 FOR 3.66;
		LEVEL 0 FOR 75.895;
		LEVEL Z FOR 25070.709;
	}
}

TRANSITION_LIST("sram_oe_n")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 27.982;
		LEVEL 1 FOR 2960.0;
		NODE
		{
			REPEAT = 3;
			LEVEL 0 FOR 80.0;
			LEVEL 1 FOR 540.0;
		}
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 25072.018;
	}
}

TRANSITION_LIST("sram_we_n")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 28.257;
		LEVEL 1 FOR 440.0;
		NODE
		{
			REPEAT = 3;
			LEVEL 0 FOR 240.0;
			LEVEL 1 FOR 360.0;
		}
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 27491.743;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 832.938;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 120.0;
			LEVEL 0 FOR 480.0;
		}
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 1240.0;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 120.0;
			LEVEL 0 FOR 500.0;
		}
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 25247.062;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 832.944;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 120.0;
			LEVEL 0 FOR 480.0;
		}
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 1240.0;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 120.0;
			LEVEL 0 FOR 500.0;
		}
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 25247.056;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 832.946;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 120.0;
			LEVEL 0 FOR 480.0;
		}
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 1240.0;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 120.0;
			LEVEL 0 FOR 500.0;
		}
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 25247.054;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 832.931;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 120.0;
			LEVEL 0 FOR 480.0;
		}
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 1240.0;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 120.0;
			LEVEL 0 FOR 500.0;
		}
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 25247.069;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 832.935;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 120.0;
			LEVEL 0 FOR 480.0;
		}
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 1240.0;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 120.0;
			LEVEL 0 FOR 500.0;
		}
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 25247.065;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 832.944;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 120.0;
			LEVEL 0 FOR 480.0;
		}
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 1240.0;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 120.0;
			LEVEL 0 FOR 500.0;
		}
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 25247.056;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 832.937;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 120.0;
			LEVEL 0 FOR 480.0;
		}
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 1240.0;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 120.0;
			LEVEL 0 FOR 500.0;
		}
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 25247.063;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 832.939;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 120.0;
			LEVEL 0 FOR 480.0;
		}
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 1240.0;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 120.0;
			LEVEL 0 FOR 500.0;
		}
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 25247.061;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 832.935;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 120.0;
			LEVEL 0 FOR 480.0;
		}
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 1240.0;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 120.0;
			LEVEL 0 FOR 500.0;
		}
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 25247.065;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 832.936;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 120.0;
			LEVEL 0 FOR 480.0;
		}
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 1240.0;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 120.0;
			LEVEL 0 FOR 500.0;
		}
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 25247.064;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 832.932;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 120.0;
			LEVEL 0 FOR 480.0;
		}
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 1240.0;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 120.0;
			LEVEL 0 FOR 500.0;
		}
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 25247.068;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 832.937;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 120.0;
			LEVEL 0 FOR 480.0;
		}
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 1240.0;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 120.0;
			LEVEL 0 FOR 500.0;
		}
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 25247.063;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 832.935;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 120.0;
			LEVEL 0 FOR 480.0;
		}
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 1240.0;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 120.0;
			LEVEL 0 FOR 500.0;
		}
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 25247.065;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 832.944;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 120.0;
			LEVEL 0 FOR 480.0;
		}
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 200.0;
		LEVEL 1 FOR 280.0;
		LEVEL 0 FOR 760.0;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 120.0;
			LEVEL 0 FOR 500.0;
		}
		LEVEL 1 FOR 120.0;
		LEVEL 0 FOR 140.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 140.0;
		LEVEL 0 FOR 24747.056;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1152.941;
		LEVEL 1 FOR 1200.0;
		LEVEL 0 FOR 1300.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 1020.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 24887.059;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 552.939;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 600.0;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 680.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 400.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 400.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 24887.061;
	}
}

TRANSITION_LIST("SCOMP:inst|STATE")
{
	NODE
	{
		REPEAT = 1;
		LEVEL STATE.RESET_PC FOR 152.927;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 19.999;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_LOADI FOR 19.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 19.999;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL STATE.EX_STORE FOR 20.0;
		LEVEL STATE.EX_STORE2 FOR 20.0;
		LEVEL STATE.FETCH FOR 20.0;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL STATE.EX_LOAD FOR 20.0;
		LEVEL STATE.FETCH FOR 20.0;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_OUT FOR 20.0;
		LEVEL STATE.EX_OUT2 FOR 19.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 19.999;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL STATE.EX_LOAD FOR 20.0;
		LEVEL STATE.FETCH FOR 20.0;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_ADDI FOR 19.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 19.999;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL STATE.EX_STORE FOR 20.0;
		LEVEL STATE.EX_STORE2 FOR 20.0;
		LEVEL STATE.FETCH FOR 20.0;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_OUT FOR 20.0;
		LEVEL STATE.EX_OUT2 FOR 19.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 19.999;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL STATE.EX_LOAD FOR 20.0;
		LEVEL STATE.FETCH FOR 20.0;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_ADDI FOR 19.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 19.999;
		LEVEL STATE.DECODE FOR 19.998;
		LEVEL Undefined FOR 0.002;
		LEVEL STATE.EX_JNEG FOR 19.998;
		LEVEL Undefined FOR 0.002;
		LEVEL STATE.FETCH FOR 20.0;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL STATE.EX_LOAD FOR 20.0;
		LEVEL STATE.FETCH FOR 20.0;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_OUT FOR 20.0;
		LEVEL STATE.EX_OUT2 FOR 19.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 19.999;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL STATE.EX_LOAD FOR 20.0;
		LEVEL STATE.FETCH FOR 20.0;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_ADDI FOR 19.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 19.999;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL STATE.EX_STORE FOR 20.0;
		LEVEL STATE.EX_STORE2 FOR 20.0;
		LEVEL STATE.FETCH FOR 20.0;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_OUT FOR 20.0;
		LEVEL STATE.EX_OUT2 FOR 19.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 19.999;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL STATE.EX_LOAD FOR 20.0;
		LEVEL STATE.FETCH FOR 20.0;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_ADDI FOR 19.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 19.999;
		LEVEL STATE.DECODE FOR 19.998;
		LEVEL Undefined FOR 0.002;
		LEVEL STATE.EX_JNEG FOR 19.998;
		LEVEL Undefined FOR 0.002;
		LEVEL STATE.FETCH FOR 20.0;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL STATE.EX_LOAD FOR 20.0;
		LEVEL STATE.FETCH FOR 20.0;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_OUT FOR 20.0;
		LEVEL STATE.EX_OUT2 FOR 19.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 19.999;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL STATE.EX_LOAD FOR 20.0;
		LEVEL STATE.FETCH FOR 20.0;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_ADDI FOR 19.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 19.999;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL STATE.EX_STORE FOR 20.0;
		LEVEL STATE.EX_STORE2 FOR 20.0;
		LEVEL STATE.FETCH FOR 20.0;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_OUT FOR 20.0;
		LEVEL STATE.EX_OUT2 FOR 19.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 19.999;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL STATE.EX_LOAD FOR 20.0;
		LEVEL STATE.FETCH FOR 20.0;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_ADDI FOR 19.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 19.999;
		LEVEL STATE.DECODE FOR 19.998;
		LEVEL Undefined FOR 0.002;
		LEVEL STATE.EX_JNEG FOR 19.998;
		LEVEL Undefined FOR 0.002;
		LEVEL STATE.FETCH FOR 20.0;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL STATE.EX_LOAD FOR 20.0;
		LEVEL STATE.FETCH FOR 20.0;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_OUT FOR 20.0;
		LEVEL STATE.EX_OUT2 FOR 19.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 19.999;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL STATE.EX_LOAD FOR 20.0;
		LEVEL STATE.FETCH FOR 20.0;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_ADDI FOR 19.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 19.999;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL STATE.EX_STORE FOR 20.0;
		LEVEL STATE.EX_STORE2 FOR 20.0;
		LEVEL STATE.FETCH FOR 20.0;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_OUT FOR 20.0;
		LEVEL STATE.EX_OUT2 FOR 19.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 19.999;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL STATE.EX_LOAD FOR 20.0;
		LEVEL STATE.FETCH FOR 20.0;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_ADDI FOR 19.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 19.999;
		LEVEL STATE.DECODE FOR 19.998;
		LEVEL Undefined FOR 0.002;
		LEVEL STATE.EX_JNEG FOR 19.998;
		LEVEL Undefined FOR 0.002;
		LEVEL STATE.FETCH FOR 20.0;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_LOADI FOR 19.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 19.999;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL STATE.EX_STORE FOR 20.0;
		LEVEL STATE.EX_STORE2 FOR 20.0;
		LEVEL STATE.FETCH FOR 20.0;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL STATE.EX_LOAD FOR 20.0;
		LEVEL STATE.FETCH FOR 20.0;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_OUT FOR 20.0;
		LEVEL STATE.EX_OUT2 FOR 19.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 19.999;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_IN FOR 20.0;
		LEVEL STATE.EX_IN2 FOR 19.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 19.999;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL STATE.EX_STORE FOR 20.0;
		LEVEL STATE.EX_STORE2 FOR 20.0;
		LEVEL STATE.FETCH FOR 20.0;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL STATE.EX_LOAD FOR 20.0;
		LEVEL STATE.FETCH FOR 20.0;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_ADDI FOR 19.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 19.999;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL STATE.EX_STORE FOR 20.0;
		LEVEL STATE.EX_STORE2 FOR 20.0;
		LEVEL STATE.FETCH FOR 20.0;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_ADDI FOR 19.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 19.999;
		LEVEL STATE.DECODE FOR 19.998;
		LEVEL Undefined FOR 0.002;
		LEVEL STATE.EX_JNEG FOR 19.998;
		LEVEL Undefined FOR 0.002;
		LEVEL STATE.FETCH FOR 20.0;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL STATE.EX_LOAD FOR 20.0;
		LEVEL STATE.FETCH FOR 20.0;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_OUT FOR 20.0;
		LEVEL STATE.EX_OUT2 FOR 19.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 19.999;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_IN FOR 20.0;
		LEVEL STATE.EX_IN2 FOR 19.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 19.999;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL STATE.EX_STORE FOR 20.0;
		LEVEL STATE.EX_STORE2 FOR 20.0;
		LEVEL STATE.FETCH FOR 20.0;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL STATE.EX_LOAD FOR 20.0;
		LEVEL STATE.FETCH FOR 20.0;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_ADDI FOR 19.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 19.999;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL STATE.EX_STORE FOR 20.0;
		LEVEL STATE.EX_STORE2 FOR 20.0;
		LEVEL STATE.FETCH FOR 20.0;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_ADDI FOR 19.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 19.999;
		LEVEL STATE.DECODE FOR 19.998;
		LEVEL Undefined FOR 0.002;
		LEVEL STATE.EX_JNEG FOR 19.998;
		LEVEL Undefined FOR 0.002;
		LEVEL STATE.FETCH FOR 20.0;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL STATE.EX_LOAD FOR 20.0;
		LEVEL STATE.FETCH FOR 20.0;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_OUT FOR 20.0;
		LEVEL STATE.EX_OUT2 FOR 19.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 19.999;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_IN FOR 20.0;
		LEVEL STATE.EX_IN2 FOR 19.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 19.999;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL STATE.EX_STORE FOR 20.0;
		LEVEL STATE.EX_STORE2 FOR 20.0;
		LEVEL STATE.FETCH FOR 20.0;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL STATE.EX_LOAD FOR 20.0;
		LEVEL STATE.FETCH FOR 20.0;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_ADDI FOR 19.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 19.999;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL STATE.EX_STORE FOR 20.0;
		LEVEL STATE.EX_STORE2 FOR 20.0;
		LEVEL STATE.FETCH FOR 20.0;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_ADDI FOR 19.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 19.999;
		LEVEL STATE.DECODE FOR 19.998;
		LEVEL Undefined FOR 0.002;
		LEVEL STATE.EX_JNEG FOR 19.998;
		LEVEL Undefined FOR 0.002;
		LEVEL STATE.FETCH FOR 20.0;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL STATE.EX_LOAD FOR 20.0;
		LEVEL STATE.FETCH FOR 20.0;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_OUT FOR 20.0;
		LEVEL STATE.EX_OUT2 FOR 19.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 19.999;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_IN FOR 20.0;
		LEVEL STATE.EX_IN2 FOR 19.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 19.999;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL STATE.EX_STORE FOR 20.0;
		LEVEL STATE.EX_STORE2 FOR 20.0;
		LEVEL STATE.FETCH FOR 20.0;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL STATE.EX_LOAD FOR 20.0;
		LEVEL STATE.FETCH FOR 20.0;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_ADDI FOR 19.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 19.999;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL STATE.EX_STORE FOR 20.0;
		LEVEL STATE.EX_STORE2 FOR 20.0;
		LEVEL STATE.FETCH FOR 20.0;
		LEVEL STATE.DECODE FOR 20.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_ADDI FOR 19.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 19.999;
		LEVEL STATE.DECODE FOR 19.998;
		LEVEL Undefined FOR 0.002;
		LEVEL STATE.EX_JNEG FOR 19.998;
		NODE
		{
			REPEAT = 411;
			LEVEL Undefined FOR 0.002;
			LEVEL STATE.FETCH FOR 20.0;
			LEVEL STATE.DECODE FOR 19.998;
			LEVEL Undefined FOR 0.002;
			LEVEL STATE.EX_JUMP FOR 19.998;
		}
		LEVEL Undefined FOR 0.002;
		LEVEL STATE.FETCH FOR 20.0;
		LEVEL STATE.DECODE FOR 7.073;
	}
}

TRANSITION_LIST("io_cycle")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 418.769;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 20.0;
			LEVEL 0 FOR 260.0;
			LEVEL 1 FOR 20.0;
			LEVEL 0 FOR 300.0;
		}
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 260.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 440.0;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 20.0;
			LEVEL 0 FOR 40.0;
			LEVEL 1 FOR 40.0;
			LEVEL 0 FOR 520.0;
		}
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 25081.231;
	}
}

TRANSITION_LIST("io_write")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 397.856;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 60.0;
			LEVEL 0 FOR 220.0;
			LEVEL 1 FOR 60.0;
			LEVEL 0 FOR 260.0;
		}
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 220.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 400.0;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 60.0;
			LEVEL 0 FOR 560.0;
		}
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 25142.144;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|ADDR[17]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|ADDR[16]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|ADDR[15]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|ADDR[14]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|ADDR[13]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|ADDR[12]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|ADDR[11]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|ADDR[10]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|ADDR[9]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|ADDR[8]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|ADDR[7]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|ADDR[6]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|ADDR[5]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|ADDR[4]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|ADDR[3]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|ADDR[2]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|ADDR[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1622.94;
		LEVEL 1 FOR 1340.0;
		LEVEL 0 FOR 1240.0;
		LEVEL 1 FOR 25797.06;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|ADDR[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1022.939;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 600.0;
		LEVEL 1 FOR 740.0;
		LEVEL 0 FOR 620.0;
		LEVEL 1 FOR 620.0;
		LEVEL 0 FOR 620.0;
		LEVEL 1 FOR 25177.061;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|STATE")
{
	NODE
	{
		REPEAT = 1;
		LEVEL STATE.IDLE FOR 402.931;
		NODE
		{
			REPEAT = 3;
			LEVEL STATE.WARM_UP FOR 20.0;
			LEVEL STATE.WRITE_ADDR_PREP FOR 20.0;
			LEVEL Undefined FOR 0.016;
			LEVEL STATE.WRITE_WE_ASSERT FOR 20.0;
			LEVEL STATE.WRITE_WAIT FOR 239.984;
			LEVEL Undefined FOR 0.016;
			LEVEL STATE.WRITE_LOCK FOR 39.984;
			LEVEL STATE.IDLE FOR 260.0;
		}
		LEVEL STATE.WARM_UP FOR 20.0;
		LEVEL STATE.WRITE_ADDR_PREP FOR 20.0;
		LEVEL Undefined FOR 0.016;
		LEVEL STATE.WRITE_WE_ASSERT FOR 20.0;
		LEVEL STATE.WRITE_WAIT FOR 239.984;
		LEVEL Undefined FOR 0.016;
		LEVEL STATE.WRITE_LOCK FOR 39.984;
		LEVEL STATE.IDLE FOR 400.0;
		NODE
		{
			REPEAT = 3;
			LEVEL STATE.WARM_UP FOR 20.0;
			LEVEL STATE.READ_PREP FOR 60.0;
			LEVEL STATE.READ_DONE FOR 40.0;
			LEVEL STATE.IDLE FOR 500.0;
		}
		LEVEL STATE.WARM_UP FOR 20.0;
		LEVEL STATE.READ_PREP FOR 60.0;
		LEVEL STATE.READ_DONE FOR 40.0;
		LEVEL STATE.IDLE FOR 25077.069;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|SRAM_ADDR[17]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|SRAM_ADDR[16]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|SRAM_ADDR[15]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|SRAM_ADDR[14]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|SRAM_ADDR[13]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|SRAM_ADDR[12]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|SRAM_ADDR[11]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|SRAM_ADDR[10]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|SRAM_ADDR[9]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|SRAM_ADDR[8]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|SRAM_ADDR[7]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|SRAM_ADDR[6]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|SRAM_ADDR[5]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|SRAM_ADDR[4]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|SRAM_ADDR[3]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|SRAM_ADDR[2]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|SRAM_ADDR[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1643.31;
		LEVEL 1 FOR 1340.0;
		LEVEL 0 FOR 1240.0;
		LEVEL 1 FOR 25776.69;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|SRAM_ADDR[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1043.31;
		LEVEL 1 FOR 600.0;
		LEVEL 0 FOR 600.0;
		LEVEL 1 FOR 740.0;
		LEVEL 0 FOR 620.0;
		LEVEL 1 FOR 620.0;
		LEVEL 0 FOR 620.0;
		LEVEL 1 FOR 25156.69;
	}
}

TRANSITION_LIST("sram_ub_n")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("sram_lb_n")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("sram_ce_n")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

DISPLAY_LINE
{
	CHANNEL = "clk_50";
	EXPAND_STATUS = COLLAPSED;
	RADIX = ASCII;
	TREE_INDEX = 0;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "reset_n";
	EXPAND_STATUS = COLLAPSED;
	RADIX = ASCII;
	TREE_INDEX = 1;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "divider 2242";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2;
	TREE_LEVEL = 0;
	IS_DIVIDER = ON;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 3;
	TREE_LEVEL = 0;
	CHILDREN = 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 4;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 5;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 6;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 7;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 8;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 9;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 10;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 11;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 12;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 13;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 14;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 15;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 16;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 17;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 18;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 19;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 20;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 21;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 22;
	TREE_LEVEL = 0;
	CHILDREN = 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 23;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 24;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 25;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 26;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 27;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 28;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 29;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 30;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 31;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 32;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 33;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 34;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 35;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 36;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 37;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 38;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_oe_n";
	EXPAND_STATUS = COLLAPSED;
	RADIX = ASCII;
	TREE_INDEX = 39;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|ADDR";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 40;
	TREE_LEVEL = 0;
	CHILDREN = 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|ADDR[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 41;
	TREE_LEVEL = 1;
	PARENT = 40;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|ADDR[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 42;
	TREE_LEVEL = 1;
	PARENT = 40;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|ADDR[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 43;
	TREE_LEVEL = 1;
	PARENT = 40;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|ADDR[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 44;
	TREE_LEVEL = 1;
	PARENT = 40;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|ADDR[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 45;
	TREE_LEVEL = 1;
	PARENT = 40;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|ADDR[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 46;
	TREE_LEVEL = 1;
	PARENT = 40;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|ADDR[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 47;
	TREE_LEVEL = 1;
	PARENT = 40;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|ADDR[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 48;
	TREE_LEVEL = 1;
	PARENT = 40;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|ADDR[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 49;
	TREE_LEVEL = 1;
	PARENT = 40;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|ADDR[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 50;
	TREE_LEVEL = 1;
	PARENT = 40;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|ADDR[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 51;
	TREE_LEVEL = 1;
	PARENT = 40;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|ADDR[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 52;
	TREE_LEVEL = 1;
	PARENT = 40;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|ADDR[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 53;
	TREE_LEVEL = 1;
	PARENT = 40;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|ADDR[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 54;
	TREE_LEVEL = 1;
	PARENT = 40;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|ADDR[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 55;
	TREE_LEVEL = 1;
	PARENT = 40;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|ADDR[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 56;
	TREE_LEVEL = 1;
	PARENT = 40;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|ADDR[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 57;
	TREE_LEVEL = 1;
	PARENT = 40;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|ADDR[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 58;
	TREE_LEVEL = 1;
	PARENT = 40;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|SRAM_ADDR";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 59;
	TREE_LEVEL = 0;
	CHILDREN = 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|SRAM_ADDR[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 60;
	TREE_LEVEL = 1;
	PARENT = 59;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|SRAM_ADDR[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 61;
	TREE_LEVEL = 1;
	PARENT = 59;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|SRAM_ADDR[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 62;
	TREE_LEVEL = 1;
	PARENT = 59;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|SRAM_ADDR[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 63;
	TREE_LEVEL = 1;
	PARENT = 59;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|SRAM_ADDR[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 64;
	TREE_LEVEL = 1;
	PARENT = 59;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|SRAM_ADDR[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 65;
	TREE_LEVEL = 1;
	PARENT = 59;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|SRAM_ADDR[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 66;
	TREE_LEVEL = 1;
	PARENT = 59;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|SRAM_ADDR[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 67;
	TREE_LEVEL = 1;
	PARENT = 59;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|SRAM_ADDR[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 68;
	TREE_LEVEL = 1;
	PARENT = 59;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|SRAM_ADDR[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 69;
	TREE_LEVEL = 1;
	PARENT = 59;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|SRAM_ADDR[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 70;
	TREE_LEVEL = 1;
	PARENT = 59;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|SRAM_ADDR[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 71;
	TREE_LEVEL = 1;
	PARENT = 59;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|SRAM_ADDR[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 72;
	TREE_LEVEL = 1;
	PARENT = 59;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|SRAM_ADDR[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 73;
	TREE_LEVEL = 1;
	PARENT = 59;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|SRAM_ADDR[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 74;
	TREE_LEVEL = 1;
	PARENT = 59;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|SRAM_ADDR[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 75;
	TREE_LEVEL = 1;
	PARENT = 59;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|SRAM_ADDR[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 76;
	TREE_LEVEL = 1;
	PARENT = 59;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|SRAM_ADDR[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 77;
	TREE_LEVEL = 1;
	PARENT = 59;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|STATE";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 78;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_we_n";
	EXPAND_STATUS = COLLAPSED;
	RADIX = ASCII;
	TREE_INDEX = 79;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "divider 1743";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 80;
	TREE_LEVEL = 0;
	IS_DIVIDER = ON;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 81;
	TREE_LEVEL = 0;
	CHILDREN = 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 82;
	TREE_LEVEL = 1;
	PARENT = 81;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 83;
	TREE_LEVEL = 1;
	PARENT = 81;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 84;
	TREE_LEVEL = 1;
	PARENT = 81;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 85;
	TREE_LEVEL = 1;
	PARENT = 81;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 86;
	TREE_LEVEL = 1;
	PARENT = 81;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 87;
	TREE_LEVEL = 1;
	PARENT = 81;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 88;
	TREE_LEVEL = 1;
	PARENT = 81;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 89;
	TREE_LEVEL = 1;
	PARENT = 81;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 90;
	TREE_LEVEL = 1;
	PARENT = 81;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 91;
	TREE_LEVEL = 1;
	PARENT = 81;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 92;
	TREE_LEVEL = 1;
	PARENT = 81;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 93;
	TREE_LEVEL = 1;
	PARENT = 81;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 94;
	TREE_LEVEL = 1;
	PARENT = 81;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 95;
	TREE_LEVEL = 1;
	PARENT = 81;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 96;
	TREE_LEVEL = 1;
	PARENT = 81;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 97;
	TREE_LEVEL = 1;
	PARENT = 81;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|STATE";
	EXPAND_STATUS = COLLAPSED;
	RADIX = ASCII;
	TREE_INDEX = 98;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "io_cycle";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 99;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "io_write";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 100;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "divider 925";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 101;
	TREE_LEVEL = 0;
	IS_DIVIDER = ON;
}

DISPLAY_LINE
{
	CHANNEL = "sram_ub_n";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 102;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_lb_n";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 103;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_ce_n";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 104;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "divider 815";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 105;
	TREE_LEVEL = 0;
	IS_DIVIDER = ON;
}

TIME_BAR
{
	TIME = 3668266;
	MASTER = TRUE;
}
;
