
******************************
Schematics
******************************

The following are the schematic used in the design 
of the Acquisition Board, generated via Altium Designer. 

.. figure:: schematicdir/overview.*
   :latexangle: 90
   :latexwidth: 8.5in
   :label: overview_schematic
      
   Integrated master schematic of all subsheets.    

.. figure:: schematicdir/input.*
   :latexangle: 90
   :latexwidth: 8.5in
   :label: input_schematic
      
   Input stage schematic. 


.. figure:: schematicdir/pga.*
   :latexangle: 90
   :latexwidth: 8.5in
   :label: pga_schematic

   High-pass filter and programmable gain amplifier.   


.. figure:: schematicdir/aafilter.*
   :latexangle: 90
   :latexwidth: 8.5in
   :label: aafilter_schematic

   Anti-aliasing filter. 
      
.. figure:: schematicdir/inmux.*
   :latexangle: 90
   :latexwidth: 8.5in
   :label: inmux_schematic
      		
   Input channel selection multiplexer. 


.. figure:: schematicdir/shiftreg.*
   :latexangle: 90
   :latexwidth: 8.5in
   :label: shiftreg_schematic
      
   Shift register for amplifier state control. 

.. figure:: schematicdir/adc.*
   :latexangle: 90
   :latexwidth: 8.5in
   :label: adc_schematic
      
   Analog-to-Digital Converter. 

.. figure:: schematicdir/isolation.*
   :latexangle: 90
   :latexwidth: 8.5in
   :label: isolation_schematic
  
   Galvanic isolation separating analog and digital subsystems. 


.. figure:: schematicdir/power.*
   :latexangle: 90
   :latexwidth: 8.5in
   :label: power_schematic
      
   Analog power, digital power, and reference voltage generation. 

.. figure:: schematicdir/fpga.*
   :latexangle: 90
   :latexwidth: 8.5in
   :label: fpga_schematic
      
   FPGA IO. 


.. figure:: schematicdir/fpgapower.*
   :latexangle: 90
   :latexwidth: 8.5in
   :label: fpgapower_schematic
      
   FPGA booting, JTAG. 
