{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574917874791 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574917874798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 23:11:14 2019 " "Processing started: Wed Nov 27 23:11:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574917874798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574917874798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProyectoFinal -c ProyectoFinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProyectoFinal -c ProyectoFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574917874798 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574917875325 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574917875325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_registers-Behavioral " "Found design unit 1: ov7670_registers-Behavioral" {  } { { "ov7670_registers.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ov7670_registers.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574917886020 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_registers " "Found entity 1: ov7670_registers" {  } { { "ov7670_registers.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ov7670_registers.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574917886020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574917886020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_controller-Behavioral " "Found design unit 1: ov7670_controller-Behavioral" {  } { { "ov7670_controller.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ov7670_controller.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574917886023 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_controller " "Found entity 1: ov7670_controller" {  } { { "ov7670_controller.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ov7670_controller.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574917886023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574917886023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_capture.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_capture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_capture-Behavioral " "Found design unit 1: ov7670_capture-Behavioral" {  } { { "ov7670_capture.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ov7670_capture.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574917886025 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_capture " "Found entity 1: ov7670_capture" {  } { { "ov7670_capture.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ov7670_capture.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574917886025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574917886025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_sender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_sender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_sender-Behavioral " "Found design unit 1: i2c_sender-Behavioral" {  } { { "i2c_sender.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/i2c_sender.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574917886028 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_sender " "Found entity 1: i2c_sender" {  } { { "i2c_sender.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/i2c_sender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574917886028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574917886028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-Behavioral " "Found design unit 1: debounce-Behavioral" {  } { { "debounce.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/debounce.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574917886031 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/debounce.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574917886031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574917886031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinc_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sinc_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SINC_VGA-COMP_SYNC_VGA " "Found design unit 1: SINC_VGA-COMP_SYNC_VGA" {  } { { "SINC_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/SINC_VGA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574917886034 ""} { "Info" "ISGN_ENTITY_NAME" "1 SINC_VGA " "Found entity 1: SINC_VGA" {  } { { "SINC_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/SINC_VGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574917886034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574917886034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_frec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_frec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIV_FREC-COMP_DIV_FREC " "Found design unit 1: DIV_FREC-COMP_DIV_FREC" {  } { { "DIV_FREC.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/DIV_FREC.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574917886037 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIV_FREC " "Found entity 1: DIV_FREC" {  } { { "DIV_FREC.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/DIV_FREC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574917886037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574917886037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROLADOR_VGA-COMP_CONTROLADOR_VGA " "Found design unit 1: CONTROLADOR_VGA-COMP_CONTROLADOR_VGA" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574917886046 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROLADOR_VGA " "Found entity 1: CONTROLADOR_VGA" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574917886046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574917886046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574917886049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574917886049 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CONTROLADOR_VGA " "Elaborating entity \"CONTROLADOR_VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574917886111 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "capture_addr CONTROLADOR_VGA.vhd(63) " "Verilog HDL or VHDL warning at CONTROLADOR_VGA.vhd(63): object \"capture_addr\" assigned a value but never read" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574917886114 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "capture_data CONTROLADOR_VGA.vhd(64) " "Verilog HDL or VHDL warning at CONTROLADOR_VGA.vhd(64): object \"capture_data\" assigned a value but never read" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574917886114 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "capture_we CONTROLADOR_VGA.vhd(65) " "Verilog HDL or VHDL warning at CONTROLADOR_VGA.vhd(65): object \"capture_we\" assigned a value but never read" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574917886114 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "config_finished CONTROLADOR_VGA.vhd(67) " "Verilog HDL or VHDL warning at CONTROLADOR_VGA.vhd(67): object \"config_finished\" assigned a value but never read" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574917886114 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "COLORBLANCO CONTROLADOR_VGA.vhd(105) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(105): used explicit default value for signal \"COLORBLANCO\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 105 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574917886114 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "COLORNEGRO CONTROLADOR_VGA.vhd(106) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(106): used explicit default value for signal \"COLORNEGRO\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 106 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574917886114 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "COLORGRIS CONTROLADOR_VGA.vhd(107) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(107): used explicit default value for signal \"COLORGRIS\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 107 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574917886114 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "COLORROJO CONTROLADOR_VGA.vhd(108) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(108): used explicit default value for signal \"COLORROJO\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 108 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574917886114 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "COLORAZUL CONTROLADOR_VGA.vhd(109) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(109): used explicit default value for signal \"COLORAZUL\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 109 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574917886114 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "score CONTROLADOR_VGA.vhd(123) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(123): used explicit default value for signal \"score\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 123 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574917886114 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cero CONTROLADOR_VGA.vhd(167) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(167): used explicit default value for signal \"cero\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 167 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574917886115 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "uno CONTROLADOR_VGA.vhd(209) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(209): used explicit default value for signal \"uno\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 209 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574917886115 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "dos CONTROLADOR_VGA.vhd(251) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(251): used explicit default value for signal \"dos\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 251 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574917886116 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tres CONTROLADOR_VGA.vhd(293) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(293): used explicit default value for signal \"tres\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 293 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574917886116 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cuatro CONTROLADOR_VGA.vhd(335) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(335): used explicit default value for signal \"cuatro\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 335 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574917886116 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cinco CONTROLADOR_VGA.vhd(377) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(377): used explicit default value for signal \"cinco\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 377 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574917886116 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "seis CONTROLADOR_VGA.vhd(419) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(419): used explicit default value for signal \"seis\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 419 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574917886116 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "siete CONTROLADOR_VGA.vhd(461) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(461): used explicit default value for signal \"siete\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 461 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574917886116 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ocho CONTROLADOR_VGA.vhd(503) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(503): used explicit default value for signal \"ocho\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 503 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574917886116 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "nueve CONTROLADOR_VGA.vhd(545) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(545): used explicit default value for signal \"nueve\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 545 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574917886117 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "notas CONTROLADOR_VGA.vhd(604) " "VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(604): used explicit default value for signal \"notas\" because signal was never assigned a value" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 604 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574917886117 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "columActiv CONTROLADOR_VGA.vhd(742) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(742): signal \"columActiv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 742 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574917886120 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont1 CONTROLADOR_VGA.vhd(742) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(742): signal \"cont1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 742 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574917886120 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "columActiv CONTROLADOR_VGA.vhd(743) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(743): signal \"columActiv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 743 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574917886121 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont4 CONTROLADOR_VGA.vhd(743) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(743): signal \"cont4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 743 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574917886121 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "columActiv CONTROLADOR_VGA.vhd(744) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(744): signal \"columActiv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 744 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574917886121 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont2 CONTROLADOR_VGA.vhd(744) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(744): signal \"cont2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 744 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574917886121 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "columActiv CONTROLADOR_VGA.vhd(745) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(745): signal \"columActiv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 745 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574917886121 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont5 CONTROLADOR_VGA.vhd(745) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(745): signal \"cont5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 745 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574917886121 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "columActiv CONTROLADOR_VGA.vhd(746) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(746): signal \"columActiv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 746 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574917886121 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont3 CONTROLADOR_VGA.vhd(746) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(746): signal \"cont3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 746 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574917886121 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "columActiv CONTROLADOR_VGA.vhd(747) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(747): signal \"columActiv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 747 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574917886121 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont CONTROLADOR_VGA.vhd(747) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(747): signal \"cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 747 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574917886121 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "columActiv CONTROLADOR_VGA.vhd(748) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(748): signal \"columActiv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 748 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574917886121 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont6 CONTROLADOR_VGA.vhd(748) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(748): signal \"cont6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 748 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574917886121 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "columActiv CONTROLADOR_VGA.vhd(749) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(749): signal \"columActiv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 749 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574917886121 "|CONTROLADOR_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont7 CONTROLADOR_VGA.vhd(749) " "VHDL Process Statement warning at CONTROLADOR_VGA.vhd(749): signal \"cont7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 749 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574917886121 "|CONTROLADOR_VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:btn_debounce " "Elaborating entity \"debounce\" for hierarchy \"debounce:btn_debounce\"" {  } { { "CONTROLADOR_VGA.vhd" "btn_debounce" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574917886344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_capture ov7670_capture:capture " "Elaborating entity \"ov7670_capture\" for hierarchy \"ov7670_capture:capture\"" {  } { { "CONTROLADOR_VGA.vhd" "capture" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574917886357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_controller ov7670_controller:controller " "Elaborating entity \"ov7670_controller\" for hierarchy \"ov7670_controller:controller\"" {  } { { "CONTROLADOR_VGA.vhd" "controller" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574917886369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_sender ov7670_controller:controller\|i2c_sender:Inst_i2c_sender " "Elaborating entity \"i2c_sender\" for hierarchy \"ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\"" {  } { { "ov7670_controller.vhd" "Inst_i2c_sender" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ov7670_controller.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574917886377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_registers ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers " "Elaborating entity \"ov7670_registers\" for hierarchy \"ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\"" {  } { { "ov7670_controller.vhd" "Inst_ov7670_registers" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ov7670_controller.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574917886391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SINC_VGA SINC_VGA:sincronizador " "Elaborating entity \"SINC_VGA\" for hierarchy \"SINC_VGA:sincronizador\"" {  } { { "CONTROLADOR_VGA.vhd" "sincronizador" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574917886423 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "buzzer " "Inserted always-enabled tri-state buffer between \"buzzer\" and its non-tri-state driver." {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1574917888028 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1574917888028 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "buzzer~synth " "Node \"buzzer~synth\"" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574917892571 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574917892571 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OV7670_RESET VCC " "Pin \"OV7670_RESET\" is stuck at VCC" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574917892571 "|CONTROLADOR_VGA|OV7670_RESET"} { "Warning" "WMLS_MLS_STUCK_PIN" "OV7670_PWDN GND " "Pin \"OV7670_PWDN\" is stuck at GND" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574917892571 "|CONTROLADOR_VGA|OV7670_PWDN"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1574917892571 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574917892658 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574917895271 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574917895439 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574917895439 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OV7670_VSYNC " "No output dependent on input pin \"OV7670_VSYNC\"" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574917895560 "|CONTROLADOR_VGA|OV7670_VSYNC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OV7670_HREF " "No output dependent on input pin \"OV7670_HREF\"" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574917895560 "|CONTROLADOR_VGA|OV7670_HREF"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OV7670_PCLK " "No output dependent on input pin \"OV7670_PCLK\"" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574917895560 "|CONTROLADOR_VGA|OV7670_PCLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OV7670_D\[0\] " "No output dependent on input pin \"OV7670_D\[0\]\"" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574917895560 "|CONTROLADOR_VGA|OV7670_D[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OV7670_D\[1\] " "No output dependent on input pin \"OV7670_D\[1\]\"" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574917895560 "|CONTROLADOR_VGA|OV7670_D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OV7670_D\[2\] " "No output dependent on input pin \"OV7670_D\[2\]\"" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574917895560 "|CONTROLADOR_VGA|OV7670_D[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OV7670_D\[3\] " "No output dependent on input pin \"OV7670_D\[3\]\"" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574917895560 "|CONTROLADOR_VGA|OV7670_D[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OV7670_D\[4\] " "No output dependent on input pin \"OV7670_D\[4\]\"" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574917895560 "|CONTROLADOR_VGA|OV7670_D[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OV7670_D\[5\] " "No output dependent on input pin \"OV7670_D\[5\]\"" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574917895560 "|CONTROLADOR_VGA|OV7670_D[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OV7670_D\[6\] " "No output dependent on input pin \"OV7670_D\[6\]\"" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574917895560 "|CONTROLADOR_VGA|OV7670_D[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OV7670_D\[7\] " "No output dependent on input pin \"OV7670_D\[7\]\"" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574917895560 "|CONTROLADOR_VGA|OV7670_D[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574917895560 "|CONTROLADOR_VGA|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574917895560 "|CONTROLADOR_VGA|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1574917895560 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1440 " "Implemented 1440 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574917895561 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574917895561 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1574917895561 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1398 " "Implemented 1398 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574917895561 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574917895561 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574917895577 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 23:11:35 2019 " "Processing ended: Wed Nov 27 23:11:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574917895577 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574917895577 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574917895577 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574917895577 ""}
