#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d4a09d1c30 .scope module, "tb" "tb" 2 17;
 .timescale -3 -9;
v000001d4a0a2ccb0_0 .net "Q", 3 0, L_000001d4a0a2df70;  1 drivers
v000001d4a0a2c990_0 .var "clk", 0 0;
v000001d4a0a2cad0_0 .net "g", 0 0, v000001d4a0a2bec0_0;  1 drivers
v000001d4a0a2cd50_0 .var "s", 0 0;
v000001d4a0a2d930_0 .var "set", 0 0;
v000001d4a0a2d250_0 .var "x", 0 0;
S_000001d4a09d1dc0 .scope module, "intg" "INTG" 2 23, 2 7 0, S_000001d4a09d1c30;
 .timescale -3 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /OUTPUT 4 "Q";
    .port_info 5 /INPUT 1 "set";
L_000001d4a0a30760 .functor AND 1, L_000001d4a0a2d110, L_000001d4a0a2d7f0, C4<1>, C4<1>;
L_000001d4a0a303e0 .functor AND 1, L_000001d4a0a30760, L_000001d4a0a2ca30, C4<1>, C4<1>;
L_000001d4a0a306f0 .functor AND 1, L_000001d4a0a303e0, L_000001d4a0a2cdf0, C4<1>, C4<1>;
L_000001d4a0a308b0 .functor AND 1, v000001d4a0a2b420_0, v000001d4a0a2d250_0, C4<1>, C4<1>;
L_000001d4a0a30a70 .functor AND 1, v000001d4a0a2b4c0_0, v000001d4a0a2d250_0, C4<1>, C4<1>;
L_000001d4a0a30450 .functor AND 1, L_000001d4a0a2d430, L_000001d4a0a2c8f0, C4<1>, C4<1>;
L_000001d4a0a30ae0 .functor AND 1, L_000001d4a0a30450, L_000001d4a0a2c0d0, C4<1>, C4<1>;
L_000001d4a0a30ca0 .functor AND 1, L_000001d4a0a30ae0, L_000001d4a0a2d570, C4<1>, C4<1>;
L_000001d4a0a30fb0 .functor NOT 1, L_000001d4a0a30ca0, C4<0>, C4<0>, C4<0>;
L_000001d4a0a30b50 .functor AND 1, L_000001d4a0a30a70, L_000001d4a0a30fb0, C4<1>, C4<1>;
L_000001d4a0a30c30 .functor OR 1, L_000001d4a0a308b0, L_000001d4a0a30b50, C4<0>, C4<0>;
L_000001d4a0a30bc0 .functor AND 1, v000001d4a0a2bba0_0, v000001d4a0a2cd50_0, C4<1>, C4<1>;
L_000001d4a0a30d80 .functor AND 1, v000001d4a0a2b4c0_0, L_000001d4a0a2cf30, C4<1>, C4<1>;
L_000001d4a0a31090 .functor AND 1, L_000001d4a0a30d80, L_000001d4a0a2d610, C4<1>, C4<1>;
L_000001d4a0a30300 .functor AND 1, L_000001d4a0a31090, L_000001d4a0a2d6b0, C4<1>, C4<1>;
L_000001d4a0a305a0 .functor AND 1, L_000001d4a0a30300, L_000001d4a0a2c170, C4<1>, C4<1>;
v000001d4a0a2a7a0_0 .net "Q", 3 0, L_000001d4a0a2df70;  alias, 1 drivers
v000001d4a0a2bb00_0 .net *"_ivl_1", 0 0, L_000001d4a0a2d110;  1 drivers
v000001d4a0a2a840_0 .net *"_ivl_11", 0 0, L_000001d4a0a2cdf0;  1 drivers
v000001d4a0a2a200_0 .net *"_ivl_14", 0 0, L_000001d4a0a308b0;  1 drivers
v000001d4a0a2a5c0_0 .net *"_ivl_16", 0 0, L_000001d4a0a30a70;  1 drivers
v000001d4a0a2b920_0 .net *"_ivl_19", 0 0, L_000001d4a0a2d430;  1 drivers
v000001d4a0a2bce0_0 .net *"_ivl_21", 0 0, L_000001d4a0a2c8f0;  1 drivers
v000001d4a0a2ae80_0 .net *"_ivl_22", 0 0, L_000001d4a0a30450;  1 drivers
v000001d4a0a2b2e0_0 .net *"_ivl_25", 0 0, L_000001d4a0a2c0d0;  1 drivers
v000001d4a0a2bd80_0 .net *"_ivl_26", 0 0, L_000001d4a0a30ae0;  1 drivers
v000001d4a0a2af20_0 .net *"_ivl_29", 0 0, L_000001d4a0a2d570;  1 drivers
v000001d4a0a2be20_0 .net *"_ivl_3", 0 0, L_000001d4a0a2d7f0;  1 drivers
v000001d4a0a2db10_0 .net *"_ivl_30", 0 0, L_000001d4a0a30ca0;  1 drivers
v000001d4a0a2d750_0 .net *"_ivl_32", 0 0, L_000001d4a0a30fb0;  1 drivers
v000001d4a0a2cb70_0 .net *"_ivl_34", 0 0, L_000001d4a0a30b50;  1 drivers
v000001d4a0a2cc10_0 .net *"_ivl_4", 0 0, L_000001d4a0a30760;  1 drivers
v000001d4a0a2dbb0_0 .net *"_ivl_41", 0 0, L_000001d4a0a2cf30;  1 drivers
v000001d4a0a2d070_0 .net *"_ivl_42", 0 0, L_000001d4a0a30d80;  1 drivers
v000001d4a0a2c3f0_0 .net *"_ivl_45", 0 0, L_000001d4a0a2d610;  1 drivers
v000001d4a0a2c670_0 .net *"_ivl_46", 0 0, L_000001d4a0a31090;  1 drivers
v000001d4a0a2c5d0_0 .net *"_ivl_49", 0 0, L_000001d4a0a2d6b0;  1 drivers
v000001d4a0a2d890_0 .net *"_ivl_50", 0 0, L_000001d4a0a30300;  1 drivers
v000001d4a0a2dd90_0 .net *"_ivl_53", 0 0, L_000001d4a0a2c170;  1 drivers
v000001d4a0a2d390_0 .net *"_ivl_7", 0 0, L_000001d4a0a2ca30;  1 drivers
v000001d4a0a2de30_0 .net *"_ivl_8", 0 0, L_000001d4a0a303e0;  1 drivers
v000001d4a0a2c710_0 .net "clk", 0 0, v000001d4a0a2c990_0;  1 drivers
v000001d4a0a2ded0_0 .net "g", 0 0, v000001d4a0a2bec0_0;  alias, 1 drivers
v000001d4a0a2d2f0_0 .net "s", 0 0, v000001d4a0a2cd50_0;  1 drivers
v000001d4a0a2c7b0_0 .net "set", 0 0, v000001d4a0a2d930_0;  1 drivers
v000001d4a0a2cfd0_0 .net "t0", 0 0, v000001d4a0a2bba0_0;  1 drivers
v000001d4a0a2d4d0_0 .net "t1", 0 0, v000001d4a0a2b420_0;  1 drivers
v000001d4a0a2c490_0 .net "t2", 0 0, v000001d4a0a2b4c0_0;  1 drivers
v000001d4a0a2dc50_0 .net "x", 0 0, v000001d4a0a2d250_0;  1 drivers
L_000001d4a0a2d110 .part L_000001d4a0a2df70, 0, 1;
L_000001d4a0a2d7f0 .part L_000001d4a0a2df70, 1, 1;
L_000001d4a0a2ca30 .part L_000001d4a0a2df70, 2, 1;
L_000001d4a0a2cdf0 .part L_000001d4a0a2df70, 3, 1;
L_000001d4a0a2d430 .part L_000001d4a0a2df70, 0, 1;
L_000001d4a0a2c8f0 .part L_000001d4a0a2df70, 1, 1;
L_000001d4a0a2c0d0 .part L_000001d4a0a2df70, 2, 1;
L_000001d4a0a2d570 .part L_000001d4a0a2df70, 3, 1;
L_000001d4a0a2cf30 .part L_000001d4a0a2df70, 0, 1;
L_000001d4a0a2d610 .part L_000001d4a0a2df70, 1, 1;
L_000001d4a0a2d6b0 .part L_000001d4a0a2df70, 2, 1;
L_000001d4a0a2c170 .part L_000001d4a0a2df70, 3, 1;
S_000001d4a09bf8b0 .scope module, "cb" "COUNTER_4BIT" 2 13, 3 2 0, S_000001d4a09d1dc0;
 .timescale -3 -9;
    .port_info 0 /INPUT 1 "en";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /OUTPUT 4 "Q";
    .port_info 3 /INPUT 1 "clr";
L_000001d4a0a30840 .functor AND 1, v000001d4a0a2c990_0, L_000001d4a0a30c30, C4<1>, C4<1>;
L_000001d4a0a30a00 .functor AND 1, L_000001d4a0a2da70, L_000001d4a0a2c350, C4<1>, C4<1>;
L_000001d4a0a307d0 .functor AND 1, L_000001d4a0a2dcf0, L_000001d4a0a2d1b0, C4<1>, C4<1>;
L_000001d4a0a304c0 .functor AND 1, L_000001d4a0a307d0, L_000001d4a0a2d9d0, C4<1>, C4<1>;
v000001d4a09c9da0_0 .net "Q", 3 0, L_000001d4a0a2df70;  alias, 1 drivers
v000001d4a09c9bc0_0 .net *"_ivl_11", 0 0, L_000001d4a0a2da70;  1 drivers
v000001d4a09c9c60_0 .net *"_ivl_13", 0 0, L_000001d4a0a2c350;  1 drivers
v000001d4a09cb100_0 .net *"_ivl_19", 0 0, L_000001d4a0a2dcf0;  1 drivers
v000001d4a09cb240_0 .net *"_ivl_21", 0 0, L_000001d4a0a2d1b0;  1 drivers
v000001d4a09ca0c0_0 .net *"_ivl_22", 0 0, L_000001d4a0a307d0;  1 drivers
v000001d4a09ca160_0 .net *"_ivl_25", 0 0, L_000001d4a0a2d9d0;  1 drivers
v000001d4a09aeae0_0 .net "clk", 0 0, L_000001d4a0a30840;  1 drivers
v000001d4a09af120_0 .net "clock", 0 0, v000001d4a0a2c990_0;  alias, 1 drivers
v000001d4a09af1c0_0 .net "clr", 0 0, L_000001d4a0a30bc0;  1 drivers
v000001d4a09af300_0 .net "en", 0 0, L_000001d4a0a30c30;  1 drivers
L_000001d4a0a2ce90 .part L_000001d4a0a2df70, 0, 1;
L_000001d4a0a2da70 .part L_000001d4a0a2df70, 0, 1;
L_000001d4a0a2c350 .part L_000001d4a0a2df70, 1, 1;
L_000001d4a0a2dcf0 .part L_000001d4a0a2df70, 2, 1;
L_000001d4a0a2d1b0 .part L_000001d4a0a2df70, 1, 1;
L_000001d4a0a2d9d0 .part L_000001d4a0a2df70, 0, 1;
L_000001d4a0a2df70 .concat8 [ 1 1 1 1], v000001d4a09ca2a0_0, v000001d4a09cb380_0, v000001d4a09c9ee0_0, v000001d4a09cad40_0;
S_000001d4a09bfa40 .scope module, "t0" "TFF" 3 7, 4 1 0, S_000001d4a09bf8b0;
 .timescale -3 -9;
    .port_info 0 /INPUT 1 "t";
    .port_info 1 /OUTPUT 1 "q";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "clear";
v000001d4a09ca3e0_0 .net "clear", 0 0, L_000001d4a0a30bc0;  alias, 1 drivers
v000001d4a09c9d00_0 .net "clk", 0 0, L_000001d4a0a30840;  alias, 1 drivers
v000001d4a09ca2a0_0 .var "q", 0 0;
L_000001d4a0a70118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001d4a09cae80_0 .net "t", 0 0, L_000001d4a0a70118;  1 drivers
E_000001d4a09cdf70 .event posedge, v000001d4a09c9d00_0;
S_000001d4a09bfbd0 .scope module, "t1" "TFF" 3 8, 4 1 0, S_000001d4a09bf8b0;
 .timescale -3 -9;
    .port_info 0 /INPUT 1 "t";
    .port_info 1 /OUTPUT 1 "q";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "clear";
v000001d4a09cb560_0 .net "clear", 0 0, L_000001d4a0a30bc0;  alias, 1 drivers
v000001d4a09cac00_0 .net "clk", 0 0, L_000001d4a0a30840;  alias, 1 drivers
v000001d4a09cb380_0 .var "q", 0 0;
v000001d4a09ca5c0_0 .net "t", 0 0, L_000001d4a0a2ce90;  1 drivers
S_000001d4a09be000 .scope module, "t2" "TFF" 3 9, 4 1 0, S_000001d4a09bf8b0;
 .timescale -3 -9;
    .port_info 0 /INPUT 1 "t";
    .port_info 1 /OUTPUT 1 "q";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "clear";
v000001d4a09caca0_0 .net "clear", 0 0, L_000001d4a0a30bc0;  alias, 1 drivers
v000001d4a09c9b20_0 .net "clk", 0 0, L_000001d4a0a30840;  alias, 1 drivers
v000001d4a09c9ee0_0 .var "q", 0 0;
v000001d4a09ca340_0 .net "t", 0 0, L_000001d4a0a30a00;  1 drivers
S_000001d4a09be190 .scope module, "t3" "TFF" 3 10, 4 1 0, S_000001d4a09bf8b0;
 .timescale -3 -9;
    .port_info 0 /INPUT 1 "t";
    .port_info 1 /OUTPUT 1 "q";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "clear";
v000001d4a09ca660_0 .net "clear", 0 0, L_000001d4a0a30bc0;  alias, 1 drivers
v000001d4a09cb060_0 .net "clk", 0 0, L_000001d4a0a30840;  alias, 1 drivers
v000001d4a09cad40_0 .var "q", 0 0;
v000001d4a09ca480_0 .net "t", 0 0, L_000001d4a0a304c0;  1 drivers
S_000001d4a09be320 .scope module, "cl" "ControlLogic" 2 12, 5 16 0, S_000001d4a09d1dc0;
 .timescale -3 -9;
    .port_info 0 /INPUT 1 "z";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "t0";
    .port_info 4 /OUTPUT 1 "t1";
    .port_info 5 /OUTPUT 1 "t2";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "set";
L_000001d4a09b2990 .functor NOT 1, v000001d4a0a2cd50_0, C4<0>, C4<0>, C4<0>;
L_000001d4a09b2a70 .functor AND 1, v000001d4a0a2bba0_0, L_000001d4a09b2990, C4<1>, C4<1>;
L_000001d4a09b2ca0 .functor AND 1, v000001d4a0a2b4c0_0, L_000001d4a0a306f0, C4<1>, C4<1>;
L_000001d4a09b2ae0 .functor OR 1, L_000001d4a09b2a70, L_000001d4a09b2ca0, C4<0>, C4<0>;
L_000001d4a09b2fb0 .functor AND 1, v000001d4a0a2bba0_0, v000001d4a0a2cd50_0, C4<1>, C4<1>;
L_000001d4a09b2f40 .functor NOT 1, v000001d4a0a2d250_0, C4<0>, C4<0>, C4<0>;
L_000001d4a09b2c30 .functor AND 1, v000001d4a0a2b4c0_0, L_000001d4a09b2f40, C4<1>, C4<1>;
L_000001d4a09b2d10 .functor NOT 1, L_000001d4a0a306f0, C4<0>, C4<0>, C4<0>;
L_000001d4a09b2d80 .functor AND 1, L_000001d4a09b2c30, L_000001d4a09b2d10, C4<1>, C4<1>;
L_000001d4a09b3090 .functor OR 1, L_000001d4a09b2fb0, L_000001d4a09b2d80, C4<0>, C4<0>;
L_000001d4a09b2df0 .functor NOT 1, v000001d4a0a2d250_0, C4<0>, C4<0>, C4<0>;
L_000001d4a09b2220 .functor AND 1, v000001d4a0a2b420_0, L_000001d4a09b2df0, C4<1>, C4<1>;
L_000001d4a09b2370 .functor OR 1, L_000001d4a09b3090, L_000001d4a09b2220, C4<0>, C4<0>;
L_000001d4a09abea0 .functor AND 1, v000001d4a0a2b420_0, v000001d4a0a2d250_0, C4<1>, C4<1>;
L_000001d4a09ac450 .functor AND 1, v000001d4a0a2b4c0_0, v000001d4a0a2d250_0, C4<1>, C4<1>;
L_000001d4a09b2290 .functor NOT 1, L_000001d4a0a306f0, C4<0>, C4<0>, C4<0>;
L_000001d4a0a31020 .functor AND 1, L_000001d4a09ac450, L_000001d4a09b2290, C4<1>, C4<1>;
L_000001d4a0a30370 .functor OR 1, L_000001d4a09abea0, L_000001d4a0a31020, C4<0>, C4<0>;
v000001d4a0a2a700_0 .net *"_ivl_0", 0 0, L_000001d4a09b2990;  1 drivers
v000001d4a0a2ba60_0 .net *"_ivl_10", 0 0, L_000001d4a09b2f40;  1 drivers
v000001d4a0a2bf60_0 .net *"_ivl_12", 0 0, L_000001d4a09b2c30;  1 drivers
v000001d4a0a2b1a0_0 .net *"_ivl_14", 0 0, L_000001d4a09b2d10;  1 drivers
v000001d4a0a2a980_0 .net *"_ivl_16", 0 0, L_000001d4a09b2d80;  1 drivers
v000001d4a0a2b560_0 .net *"_ivl_18", 0 0, L_000001d4a09b3090;  1 drivers
v000001d4a0a2a480_0 .net *"_ivl_2", 0 0, L_000001d4a09b2a70;  1 drivers
v000001d4a0a2b240_0 .net *"_ivl_20", 0 0, L_000001d4a09b2df0;  1 drivers
v000001d4a0a2aa20_0 .net *"_ivl_22", 0 0, L_000001d4a09b2220;  1 drivers
v000001d4a0a2a340_0 .net *"_ivl_28", 0 0, L_000001d4a09abea0;  1 drivers
v000001d4a0a2aac0_0 .net *"_ivl_30", 0 0, L_000001d4a09ac450;  1 drivers
v000001d4a0a2a3e0_0 .net *"_ivl_32", 0 0, L_000001d4a09b2290;  1 drivers
v000001d4a0a2afc0_0 .net *"_ivl_34", 0 0, L_000001d4a0a31020;  1 drivers
v000001d4a0a2ac00_0 .net *"_ivl_4", 0 0, L_000001d4a09b2ca0;  1 drivers
v000001d4a0a2a660_0 .net *"_ivl_8", 0 0, L_000001d4a09b2fb0;  1 drivers
v000001d4a0a2b600_0 .net "clk", 0 0, v000001d4a0a2c990_0;  alias, 1 drivers
v000001d4a0a2b880_0 .net "s", 0 0, v000001d4a0a2cd50_0;  alias, 1 drivers
v000001d4a0a2aca0_0 .net "set", 0 0, v000001d4a0a2d930_0;  alias, 1 drivers
v000001d4a0a2a160_0 .net "t0", 0 0, v000001d4a0a2bba0_0;  alias, 1 drivers
v000001d4a0a2bc40_0 .net "t1", 0 0, v000001d4a0a2b420_0;  alias, 1 drivers
v000001d4a0a2b060_0 .net "t2", 0 0, v000001d4a0a2b4c0_0;  alias, 1 drivers
v000001d4a0a2b740_0 .net "x", 0 0, v000001d4a0a2d250_0;  alias, 1 drivers
v000001d4a0a2b6a0_0 .net "z", 0 0, L_000001d4a0a306f0;  1 drivers
S_000001d4a09b5eb0 .scope module, "d1" "d_ff" 5 19, 5 1 0, S_000001d4a09be320;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
v000001d4a09af3a0_0 .net "clk", 0 0, v000001d4a0a2c990_0;  alias, 1 drivers
v000001d4a0a2ade0_0 .net "d", 0 0, L_000001d4a09b2ae0;  1 drivers
v000001d4a0a2bba0_0 .var "q", 0 0;
v000001d4a0a2b9c0_0 .net "rst", 0 0, v000001d4a0a2d930_0;  alias, 1 drivers
E_000001d4a09cdc70 .event posedge, v000001d4a09af120_0;
S_000001d4a09b6040 .scope module, "d2" "d_ff" 5 20, 5 1 0, S_000001d4a09be320;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
v000001d4a0a2a2a0_0 .net "clk", 0 0, v000001d4a0a2c990_0;  alias, 1 drivers
v000001d4a0a2a8e0_0 .net "d", 0 0, L_000001d4a09b2370;  1 drivers
v000001d4a0a2b420_0 .var "q", 0 0;
L_000001d4a0a70088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d4a0a2b380_0 .net "rst", 0 0, L_000001d4a0a70088;  1 drivers
S_000001d4a09b61d0 .scope module, "d3" "d_ff" 5 21, 5 1 0, S_000001d4a09be320;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
v000001d4a0a2ab60_0 .net "clk", 0 0, v000001d4a0a2c990_0;  alias, 1 drivers
v000001d4a0a2a520_0 .net "d", 0 0, L_000001d4a0a30370;  1 drivers
v000001d4a0a2b4c0_0 .var "q", 0 0;
L_000001d4a0a700d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d4a0a2a0c0_0 .net "rst", 0 0, L_000001d4a0a700d0;  1 drivers
S_000001d4a09b9180 .scope module, "d" "d_ff" 2 14, 5 1 0, S_000001d4a09d1dc0;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
v000001d4a0a2ad40_0 .net "clk", 0 0, v000001d4a0a2c990_0;  alias, 1 drivers
v000001d4a0a2b100_0 .net "d", 0 0, L_000001d4a0a305a0;  1 drivers
v000001d4a0a2bec0_0 .var "q", 0 0;
L_000001d4a0a70160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d4a0a2b7e0_0 .net "rst", 0 0, L_000001d4a0a70160;  1 drivers
    .scope S_000001d4a09b5eb0;
T_0 ;
    %wait E_000001d4a09cdc70;
    %load/vec4 v000001d4a0a2b9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d4a0a2bba0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d4a0a2ade0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d4a0a2bba0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d4a0a2bba0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d4a09b6040;
T_1 ;
    %wait E_000001d4a09cdc70;
    %load/vec4 v000001d4a0a2b380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d4a0a2b420_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001d4a0a2a8e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d4a0a2b420_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d4a0a2b420_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d4a09b61d0;
T_2 ;
    %wait E_000001d4a09cdc70;
    %load/vec4 v000001d4a0a2a0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d4a0a2b4c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001d4a0a2a520_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d4a0a2b4c0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d4a0a2b4c0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d4a09bfa40;
T_3 ;
    %wait E_000001d4a09cdf70;
    %load/vec4 v000001d4a09ca3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d4a09ca2a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001d4a09cae80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001d4a09ca2a0_0;
    %inv;
    %assign/vec4 v000001d4a09ca2a0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001d4a09ca2a0_0;
    %assign/vec4 v000001d4a09ca2a0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d4a09bfbd0;
T_4 ;
    %wait E_000001d4a09cdf70;
    %load/vec4 v000001d4a09cb560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d4a09cb380_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001d4a09ca5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001d4a09cb380_0;
    %inv;
    %assign/vec4 v000001d4a09cb380_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000001d4a09cb380_0;
    %assign/vec4 v000001d4a09cb380_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001d4a09be000;
T_5 ;
    %wait E_000001d4a09cdf70;
    %load/vec4 v000001d4a09caca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d4a09c9ee0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001d4a09ca340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001d4a09c9ee0_0;
    %inv;
    %assign/vec4 v000001d4a09c9ee0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000001d4a09c9ee0_0;
    %assign/vec4 v000001d4a09c9ee0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001d4a09be190;
T_6 ;
    %wait E_000001d4a09cdf70;
    %load/vec4 v000001d4a09ca660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d4a09cad40_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001d4a09ca480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001d4a09cad40_0;
    %inv;
    %assign/vec4 v000001d4a09cad40_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000001d4a09cad40_0;
    %assign/vec4 v000001d4a09cad40_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001d4a09b9180;
T_7 ;
    %wait E_000001d4a09cdc70;
    %load/vec4 v000001d4a0a2b7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d4a0a2bec0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001d4a0a2b100_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d4a0a2bec0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d4a0a2bec0_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001d4a09d1c30;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4a0a2c990_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_000001d4a09d1c30;
T_9 ;
    %delay 500000, 0;
    %load/vec4 v000001d4a0a2c990_0;
    %inv;
    %store/vec4 v000001d4a0a2c990_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_000001d4a09d1c30;
T_10 ;
    %vpi_call 2 24 "$monitor", $time, " g=%b Q=%b", v000001d4a0a2cad0_0, v000001d4a0a2ccb0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_000001d4a09d1c30;
T_11 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4a0a2d250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4a0a2cd50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d4a0a2d930_0, 0, 1;
    %delay 5000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d4a0a2d250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d4a0a2cd50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4a0a2d930_0, 0, 1;
    %delay 50000000, 0;
    %vpi_call 2 28 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "INTG.v";
    "./COUNTER_4BIT.v";
    "./TFF.v";
    "./ControlLogic.v";
