
Projet_hipp_fonctionnel_v1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d464  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000780  0800d5f4  0800d5f4  0001d5f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800dd74  0800dd74  0001dd74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800dd78  0800dd78  0001dd78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000114  20000000  0800dd7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00009d38  20000114  0800de90  00020114  2**2
                  ALLOC
  7 ._user_heap_stack 00008000  20009e4c  0800de90  00029e4c  2**0
                  ALLOC
  8 .ARM.attributes 0000002a  00000000  00000000  00020114  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001430d  00000000  00000000  0002013e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00003bc9  00000000  00000000  0003444b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 000012d8  00000000  00000000  00038018  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 00001128  00000000  00000000  000392f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0001edd1  00000000  00000000  0003a418  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00022346  00000000  00000000  000591e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0009c6d5  00000000  00000000  0007b52f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000050  00000000  00000000  00117c04  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00005800  00000000  00000000  00117c54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000114 	.word	0x20000114
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d5dc 	.word	0x0800d5dc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000118 	.word	0x20000118
 80001cc:	0800d5dc 	.word	0x0800d5dc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_frsub>:
 8000270:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__addsf3>
 8000276:	bf00      	nop

08000278 <__aeabi_fsub>:
 8000278:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0800027c <__addsf3>:
 800027c:	0042      	lsls	r2, r0, #1
 800027e:	bf1f      	itttt	ne
 8000280:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000284:	ea92 0f03 	teqne	r2, r3
 8000288:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800028c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000290:	d06a      	beq.n	8000368 <__addsf3+0xec>
 8000292:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000296:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800029a:	bfc1      	itttt	gt
 800029c:	18d2      	addgt	r2, r2, r3
 800029e:	4041      	eorgt	r1, r0
 80002a0:	4048      	eorgt	r0, r1
 80002a2:	4041      	eorgt	r1, r0
 80002a4:	bfb8      	it	lt
 80002a6:	425b      	neglt	r3, r3
 80002a8:	2b19      	cmp	r3, #25
 80002aa:	bf88      	it	hi
 80002ac:	4770      	bxhi	lr
 80002ae:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80002b2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002b6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80002ba:	bf18      	it	ne
 80002bc:	4240      	negne	r0, r0
 80002be:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002c2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80002c6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80002ca:	bf18      	it	ne
 80002cc:	4249      	negne	r1, r1
 80002ce:	ea92 0f03 	teq	r2, r3
 80002d2:	d03f      	beq.n	8000354 <__addsf3+0xd8>
 80002d4:	f1a2 0201 	sub.w	r2, r2, #1
 80002d8:	fa41 fc03 	asr.w	ip, r1, r3
 80002dc:	eb10 000c 	adds.w	r0, r0, ip
 80002e0:	f1c3 0320 	rsb	r3, r3, #32
 80002e4:	fa01 f103 	lsl.w	r1, r1, r3
 80002e8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80002ec:	d502      	bpl.n	80002f4 <__addsf3+0x78>
 80002ee:	4249      	negs	r1, r1
 80002f0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80002f4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80002f8:	d313      	bcc.n	8000322 <__addsf3+0xa6>
 80002fa:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80002fe:	d306      	bcc.n	800030e <__addsf3+0x92>
 8000300:	0840      	lsrs	r0, r0, #1
 8000302:	ea4f 0131 	mov.w	r1, r1, rrx
 8000306:	f102 0201 	add.w	r2, r2, #1
 800030a:	2afe      	cmp	r2, #254	; 0xfe
 800030c:	d251      	bcs.n	80003b2 <__addsf3+0x136>
 800030e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000312:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000316:	bf08      	it	eq
 8000318:	f020 0001 	biceq.w	r0, r0, #1
 800031c:	ea40 0003 	orr.w	r0, r0, r3
 8000320:	4770      	bx	lr
 8000322:	0049      	lsls	r1, r1, #1
 8000324:	eb40 0000 	adc.w	r0, r0, r0
 8000328:	3a01      	subs	r2, #1
 800032a:	bf28      	it	cs
 800032c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000330:	d2ed      	bcs.n	800030e <__addsf3+0x92>
 8000332:	fab0 fc80 	clz	ip, r0
 8000336:	f1ac 0c08 	sub.w	ip, ip, #8
 800033a:	ebb2 020c 	subs.w	r2, r2, ip
 800033e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000342:	bfaa      	itet	ge
 8000344:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000348:	4252      	neglt	r2, r2
 800034a:	4318      	orrge	r0, r3
 800034c:	bfbc      	itt	lt
 800034e:	40d0      	lsrlt	r0, r2
 8000350:	4318      	orrlt	r0, r3
 8000352:	4770      	bx	lr
 8000354:	f092 0f00 	teq	r2, #0
 8000358:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 800035c:	bf06      	itte	eq
 800035e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000362:	3201      	addeq	r2, #1
 8000364:	3b01      	subne	r3, #1
 8000366:	e7b5      	b.n	80002d4 <__addsf3+0x58>
 8000368:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800036c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000370:	bf18      	it	ne
 8000372:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000376:	d021      	beq.n	80003bc <__addsf3+0x140>
 8000378:	ea92 0f03 	teq	r2, r3
 800037c:	d004      	beq.n	8000388 <__addsf3+0x10c>
 800037e:	f092 0f00 	teq	r2, #0
 8000382:	bf08      	it	eq
 8000384:	4608      	moveq	r0, r1
 8000386:	4770      	bx	lr
 8000388:	ea90 0f01 	teq	r0, r1
 800038c:	bf1c      	itt	ne
 800038e:	2000      	movne	r0, #0
 8000390:	4770      	bxne	lr
 8000392:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000396:	d104      	bne.n	80003a2 <__addsf3+0x126>
 8000398:	0040      	lsls	r0, r0, #1
 800039a:	bf28      	it	cs
 800039c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 80003a0:	4770      	bx	lr
 80003a2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 80003a6:	bf3c      	itt	cc
 80003a8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 80003ac:	4770      	bxcc	lr
 80003ae:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80003b2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80003b6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80003ba:	4770      	bx	lr
 80003bc:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80003c0:	bf16      	itet	ne
 80003c2:	4608      	movne	r0, r1
 80003c4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80003c8:	4601      	movne	r1, r0
 80003ca:	0242      	lsls	r2, r0, #9
 80003cc:	bf06      	itte	eq
 80003ce:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80003d2:	ea90 0f01 	teqeq	r0, r1
 80003d6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80003da:	4770      	bx	lr

080003dc <__aeabi_ui2f>:
 80003dc:	f04f 0300 	mov.w	r3, #0
 80003e0:	e004      	b.n	80003ec <__aeabi_i2f+0x8>
 80003e2:	bf00      	nop

080003e4 <__aeabi_i2f>:
 80003e4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80003e8:	bf48      	it	mi
 80003ea:	4240      	negmi	r0, r0
 80003ec:	ea5f 0c00 	movs.w	ip, r0
 80003f0:	bf08      	it	eq
 80003f2:	4770      	bxeq	lr
 80003f4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80003f8:	4601      	mov	r1, r0
 80003fa:	f04f 0000 	mov.w	r0, #0
 80003fe:	e01c      	b.n	800043a <__aeabi_l2f+0x2a>

08000400 <__aeabi_ul2f>:
 8000400:	ea50 0201 	orrs.w	r2, r0, r1
 8000404:	bf08      	it	eq
 8000406:	4770      	bxeq	lr
 8000408:	f04f 0300 	mov.w	r3, #0
 800040c:	e00a      	b.n	8000424 <__aeabi_l2f+0x14>
 800040e:	bf00      	nop

08000410 <__aeabi_l2f>:
 8000410:	ea50 0201 	orrs.w	r2, r0, r1
 8000414:	bf08      	it	eq
 8000416:	4770      	bxeq	lr
 8000418:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 800041c:	d502      	bpl.n	8000424 <__aeabi_l2f+0x14>
 800041e:	4240      	negs	r0, r0
 8000420:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000424:	ea5f 0c01 	movs.w	ip, r1
 8000428:	bf02      	ittt	eq
 800042a:	4684      	moveq	ip, r0
 800042c:	4601      	moveq	r1, r0
 800042e:	2000      	moveq	r0, #0
 8000430:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000434:	bf08      	it	eq
 8000436:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800043a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800043e:	fabc f28c 	clz	r2, ip
 8000442:	3a08      	subs	r2, #8
 8000444:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000448:	db10      	blt.n	800046c <__aeabi_l2f+0x5c>
 800044a:	fa01 fc02 	lsl.w	ip, r1, r2
 800044e:	4463      	add	r3, ip
 8000450:	fa00 fc02 	lsl.w	ip, r0, r2
 8000454:	f1c2 0220 	rsb	r2, r2, #32
 8000458:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800045c:	fa20 f202 	lsr.w	r2, r0, r2
 8000460:	eb43 0002 	adc.w	r0, r3, r2
 8000464:	bf08      	it	eq
 8000466:	f020 0001 	biceq.w	r0, r0, #1
 800046a:	4770      	bx	lr
 800046c:	f102 0220 	add.w	r2, r2, #32
 8000470:	fa01 fc02 	lsl.w	ip, r1, r2
 8000474:	f1c2 0220 	rsb	r2, r2, #32
 8000478:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800047c:	fa21 f202 	lsr.w	r2, r1, r2
 8000480:	eb43 0002 	adc.w	r0, r3, r2
 8000484:	bf08      	it	eq
 8000486:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800048a:	4770      	bx	lr

0800048c <__aeabi_fmul>:
 800048c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000490:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000494:	bf1e      	ittt	ne
 8000496:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800049a:	ea92 0f0c 	teqne	r2, ip
 800049e:	ea93 0f0c 	teqne	r3, ip
 80004a2:	d06f      	beq.n	8000584 <__aeabi_fmul+0xf8>
 80004a4:	441a      	add	r2, r3
 80004a6:	ea80 0c01 	eor.w	ip, r0, r1
 80004aa:	0240      	lsls	r0, r0, #9
 80004ac:	bf18      	it	ne
 80004ae:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80004b2:	d01e      	beq.n	80004f2 <__aeabi_fmul+0x66>
 80004b4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80004b8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80004bc:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80004c0:	fba0 3101 	umull	r3, r1, r0, r1
 80004c4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80004c8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80004cc:	bf3e      	ittt	cc
 80004ce:	0049      	lslcc	r1, r1, #1
 80004d0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80004d4:	005b      	lslcc	r3, r3, #1
 80004d6:	ea40 0001 	orr.w	r0, r0, r1
 80004da:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80004de:	2afd      	cmp	r2, #253	; 0xfd
 80004e0:	d81d      	bhi.n	800051e <__aeabi_fmul+0x92>
 80004e2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80004e6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80004ea:	bf08      	it	eq
 80004ec:	f020 0001 	biceq.w	r0, r0, #1
 80004f0:	4770      	bx	lr
 80004f2:	f090 0f00 	teq	r0, #0
 80004f6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80004fa:	bf08      	it	eq
 80004fc:	0249      	lsleq	r1, r1, #9
 80004fe:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000502:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000506:	3a7f      	subs	r2, #127	; 0x7f
 8000508:	bfc2      	ittt	gt
 800050a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800050e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000512:	4770      	bxgt	lr
 8000514:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000518:	f04f 0300 	mov.w	r3, #0
 800051c:	3a01      	subs	r2, #1
 800051e:	dc5d      	bgt.n	80005dc <__aeabi_fmul+0x150>
 8000520:	f112 0f19 	cmn.w	r2, #25
 8000524:	bfdc      	itt	le
 8000526:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 800052a:	4770      	bxle	lr
 800052c:	f1c2 0200 	rsb	r2, r2, #0
 8000530:	0041      	lsls	r1, r0, #1
 8000532:	fa21 f102 	lsr.w	r1, r1, r2
 8000536:	f1c2 0220 	rsb	r2, r2, #32
 800053a:	fa00 fc02 	lsl.w	ip, r0, r2
 800053e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000542:	f140 0000 	adc.w	r0, r0, #0
 8000546:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800054a:	bf08      	it	eq
 800054c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000550:	4770      	bx	lr
 8000552:	f092 0f00 	teq	r2, #0
 8000556:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800055a:	bf02      	ittt	eq
 800055c:	0040      	lsleq	r0, r0, #1
 800055e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000562:	3a01      	subeq	r2, #1
 8000564:	d0f9      	beq.n	800055a <__aeabi_fmul+0xce>
 8000566:	ea40 000c 	orr.w	r0, r0, ip
 800056a:	f093 0f00 	teq	r3, #0
 800056e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000572:	bf02      	ittt	eq
 8000574:	0049      	lsleq	r1, r1, #1
 8000576:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800057a:	3b01      	subeq	r3, #1
 800057c:	d0f9      	beq.n	8000572 <__aeabi_fmul+0xe6>
 800057e:	ea41 010c 	orr.w	r1, r1, ip
 8000582:	e78f      	b.n	80004a4 <__aeabi_fmul+0x18>
 8000584:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000588:	ea92 0f0c 	teq	r2, ip
 800058c:	bf18      	it	ne
 800058e:	ea93 0f0c 	teqne	r3, ip
 8000592:	d00a      	beq.n	80005aa <__aeabi_fmul+0x11e>
 8000594:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000598:	bf18      	it	ne
 800059a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800059e:	d1d8      	bne.n	8000552 <__aeabi_fmul+0xc6>
 80005a0:	ea80 0001 	eor.w	r0, r0, r1
 80005a4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80005a8:	4770      	bx	lr
 80005aa:	f090 0f00 	teq	r0, #0
 80005ae:	bf17      	itett	ne
 80005b0:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 80005b4:	4608      	moveq	r0, r1
 80005b6:	f091 0f00 	teqne	r1, #0
 80005ba:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80005be:	d014      	beq.n	80005ea <__aeabi_fmul+0x15e>
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d101      	bne.n	80005ca <__aeabi_fmul+0x13e>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	d10f      	bne.n	80005ea <__aeabi_fmul+0x15e>
 80005ca:	ea93 0f0c 	teq	r3, ip
 80005ce:	d103      	bne.n	80005d8 <__aeabi_fmul+0x14c>
 80005d0:	024b      	lsls	r3, r1, #9
 80005d2:	bf18      	it	ne
 80005d4:	4608      	movne	r0, r1
 80005d6:	d108      	bne.n	80005ea <__aeabi_fmul+0x15e>
 80005d8:	ea80 0001 	eor.w	r0, r0, r1
 80005dc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80005e0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80005e4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80005e8:	4770      	bx	lr
 80005ea:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80005ee:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80005f2:	4770      	bx	lr

080005f4 <__aeabi_fdiv>:
 80005f4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80005fc:	bf1e      	ittt	ne
 80005fe:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000602:	ea92 0f0c 	teqne	r2, ip
 8000606:	ea93 0f0c 	teqne	r3, ip
 800060a:	d069      	beq.n	80006e0 <__aeabi_fdiv+0xec>
 800060c:	eba2 0203 	sub.w	r2, r2, r3
 8000610:	ea80 0c01 	eor.w	ip, r0, r1
 8000614:	0249      	lsls	r1, r1, #9
 8000616:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800061a:	d037      	beq.n	800068c <__aeabi_fdiv+0x98>
 800061c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000620:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000624:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000628:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800062c:	428b      	cmp	r3, r1
 800062e:	bf38      	it	cc
 8000630:	005b      	lslcc	r3, r3, #1
 8000632:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000636:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 800063a:	428b      	cmp	r3, r1
 800063c:	bf24      	itt	cs
 800063e:	1a5b      	subcs	r3, r3, r1
 8000640:	ea40 000c 	orrcs.w	r0, r0, ip
 8000644:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000648:	bf24      	itt	cs
 800064a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800064e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000652:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000656:	bf24      	itt	cs
 8000658:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800065c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000660:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000664:	bf24      	itt	cs
 8000666:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800066a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800066e:	011b      	lsls	r3, r3, #4
 8000670:	bf18      	it	ne
 8000672:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000676:	d1e0      	bne.n	800063a <__aeabi_fdiv+0x46>
 8000678:	2afd      	cmp	r2, #253	; 0xfd
 800067a:	f63f af50 	bhi.w	800051e <__aeabi_fmul+0x92>
 800067e:	428b      	cmp	r3, r1
 8000680:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000684:	bf08      	it	eq
 8000686:	f020 0001 	biceq.w	r0, r0, #1
 800068a:	4770      	bx	lr
 800068c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000690:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000694:	327f      	adds	r2, #127	; 0x7f
 8000696:	bfc2      	ittt	gt
 8000698:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800069c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80006a0:	4770      	bxgt	lr
 80006a2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80006a6:	f04f 0300 	mov.w	r3, #0
 80006aa:	3a01      	subs	r2, #1
 80006ac:	e737      	b.n	800051e <__aeabi_fmul+0x92>
 80006ae:	f092 0f00 	teq	r2, #0
 80006b2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80006b6:	bf02      	ittt	eq
 80006b8:	0040      	lsleq	r0, r0, #1
 80006ba:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80006be:	3a01      	subeq	r2, #1
 80006c0:	d0f9      	beq.n	80006b6 <__aeabi_fdiv+0xc2>
 80006c2:	ea40 000c 	orr.w	r0, r0, ip
 80006c6:	f093 0f00 	teq	r3, #0
 80006ca:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80006ce:	bf02      	ittt	eq
 80006d0:	0049      	lsleq	r1, r1, #1
 80006d2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80006d6:	3b01      	subeq	r3, #1
 80006d8:	d0f9      	beq.n	80006ce <__aeabi_fdiv+0xda>
 80006da:	ea41 010c 	orr.w	r1, r1, ip
 80006de:	e795      	b.n	800060c <__aeabi_fdiv+0x18>
 80006e0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80006e4:	ea92 0f0c 	teq	r2, ip
 80006e8:	d108      	bne.n	80006fc <__aeabi_fdiv+0x108>
 80006ea:	0242      	lsls	r2, r0, #9
 80006ec:	f47f af7d 	bne.w	80005ea <__aeabi_fmul+0x15e>
 80006f0:	ea93 0f0c 	teq	r3, ip
 80006f4:	f47f af70 	bne.w	80005d8 <__aeabi_fmul+0x14c>
 80006f8:	4608      	mov	r0, r1
 80006fa:	e776      	b.n	80005ea <__aeabi_fmul+0x15e>
 80006fc:	ea93 0f0c 	teq	r3, ip
 8000700:	d104      	bne.n	800070c <__aeabi_fdiv+0x118>
 8000702:	024b      	lsls	r3, r1, #9
 8000704:	f43f af4c 	beq.w	80005a0 <__aeabi_fmul+0x114>
 8000708:	4608      	mov	r0, r1
 800070a:	e76e      	b.n	80005ea <__aeabi_fmul+0x15e>
 800070c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000710:	bf18      	it	ne
 8000712:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000716:	d1ca      	bne.n	80006ae <__aeabi_fdiv+0xba>
 8000718:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800071c:	f47f af5c 	bne.w	80005d8 <__aeabi_fmul+0x14c>
 8000720:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000724:	f47f af3c 	bne.w	80005a0 <__aeabi_fmul+0x114>
 8000728:	e75f      	b.n	80005ea <__aeabi_fmul+0x15e>
 800072a:	bf00      	nop

0800072c <__aeabi_f2iz>:
 800072c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000730:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000734:	d30f      	bcc.n	8000756 <__aeabi_f2iz+0x2a>
 8000736:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800073a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800073e:	d90d      	bls.n	800075c <__aeabi_f2iz+0x30>
 8000740:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000744:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000748:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800074c:	fa23 f002 	lsr.w	r0, r3, r2
 8000750:	bf18      	it	ne
 8000752:	4240      	negne	r0, r0
 8000754:	4770      	bx	lr
 8000756:	f04f 0000 	mov.w	r0, #0
 800075a:	4770      	bx	lr
 800075c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000760:	d101      	bne.n	8000766 <__aeabi_f2iz+0x3a>
 8000762:	0242      	lsls	r2, r0, #9
 8000764:	d105      	bne.n	8000772 <__aeabi_f2iz+0x46>
 8000766:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800076a:	bf08      	it	eq
 800076c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000770:	4770      	bx	lr
 8000772:	f04f 0000 	mov.w	r0, #0
 8000776:	4770      	bx	lr

08000778 <DEMO_accelerometer_close>:
	BSP_ACCELERO_output_on_opendrain();
	//BSP_ACCELERO_WakeUp();
	DEMO_ACCELERO_SetPorts(PORTS_FOR_LCD);
}

void DEMO_accelerometer_close(void) {
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0
	DEMO_ACCELERO_SetPorts(PORTS_FOR_ACCELERO);
 800077c:	2000      	movs	r0, #0
 800077e:	f000 f80b 	bl	8000798 <DEMO_ACCELERO_SetPorts>
	BSP_ACCELERO_Init();
 8000782:	f000 fdf3 	bl	800136c <BSP_ACCELERO_Init>
	BSP_ACCELERO_output_on_opendrain();
 8000786:	f000 fe7d 	bl	8001484 <BSP_ACCELERO_output_on_opendrain>
	BSP_ACCELERO_DeInit();
 800078a:	f000 fea1 	bl	80014d0 <BSP_ACCELERO_DeInit>
	DEMO_ACCELERO_SetPorts(PORTS_FOR_LCD);
 800078e:	2001      	movs	r0, #1
 8000790:	f000 f802 	bl	8000798 <DEMO_ACCELERO_SetPorts>
}
 8000794:	bf00      	nop
 8000796:	bd80      	pop	{r7, pc}

08000798 <DEMO_ACCELERO_SetPorts>:

/** @brief	Configure les ports du GPIO pour l'ecran LCD ou l'accelerometre
 * @func	void DEMO_ACCELERO_SetPorts(accelero_or_lcd_e accelero_or_lcd)
 * @param 	accelero_or_lcd element de l'enumeration accelero_or_lcd_e(peut etre PORTS_FOR_ACCELERO ou PORTS_FOR_LCD)
 */
void DEMO_ACCELERO_SetPorts(accelero_or_lcd_e accelero_or_lcd) {
 8000798:	b580      	push	{r7, lr}
 800079a:	b084      	sub	sp, #16
 800079c:	af02      	add	r7, sp, #8
 800079e:	4603      	mov	r3, r0
 80007a0:	71fb      	strb	r3, [r7, #7]
	if (accelero_or_lcd == PORTS_FOR_ACCELERO) {
 80007a2:	79fb      	ldrb	r3, [r7, #7]
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d114      	bne.n	80007d2 <DEMO_ACCELERO_SetPorts+0x3a>
		BSP_GPIO_PinCfg(GPIOA, (GPIO_PIN_6 | GPIO_PIN_7), GPIO_MODE_AF_PP,
 80007a8:	2305      	movs	r3, #5
 80007aa:	9301      	str	r3, [sp, #4]
 80007ac:	2301      	movs	r3, #1
 80007ae:	9300      	str	r3, [sp, #0]
 80007b0:	2302      	movs	r3, #2
 80007b2:	2202      	movs	r2, #2
 80007b4:	21c0      	movs	r1, #192	; 0xc0
 80007b6:	4813      	ldr	r0, [pc, #76]	; (8000804 <DEMO_ACCELERO_SetPorts+0x6c>)
 80007b8:	f001 f860 	bl	800187c <BSP_GPIO_PinCfg>
				GPIO_PULLDOWN, GPIO_SPEED_MEDIUM, DISCOVERY_SPIx_AF);
		BSP_GPIO_PinCfg(GPIOE, GPIO_PIN_3, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL,
 80007bc:	2300      	movs	r3, #0
 80007be:	9301      	str	r3, [sp, #4]
 80007c0:	2302      	movs	r3, #2
 80007c2:	9300      	str	r3, [sp, #0]
 80007c4:	2300      	movs	r3, #0
 80007c6:	2201      	movs	r2, #1
 80007c8:	2108      	movs	r1, #8
 80007ca:	480f      	ldr	r0, [pc, #60]	; (8000808 <DEMO_ACCELERO_SetPorts+0x70>)
 80007cc:	f001 f856 	bl	800187c <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLDOWN,
				GPIO_SPEED_MEDIUM, GPIO_AF13_DCMI);
		BSP_GPIO_PinCfg(GPIOE, GPIO_PIN_3, GPIO_MODE_AF_PP, GPIO_NOPULL,
				GPIO_SPEED_FAST, GPIO_AF12_FSMC);
	}
}
 80007d0:	e013      	b.n	80007fa <DEMO_ACCELERO_SetPorts+0x62>
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLDOWN,
 80007d2:	230d      	movs	r3, #13
 80007d4:	9301      	str	r3, [sp, #4]
 80007d6:	2301      	movs	r3, #1
 80007d8:	9300      	str	r3, [sp, #0]
 80007da:	2302      	movs	r3, #2
 80007dc:	2202      	movs	r2, #2
 80007de:	2140      	movs	r1, #64	; 0x40
 80007e0:	4808      	ldr	r0, [pc, #32]	; (8000804 <DEMO_ACCELERO_SetPorts+0x6c>)
 80007e2:	f001 f84b 	bl	800187c <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOE, GPIO_PIN_3, GPIO_MODE_AF_PP, GPIO_NOPULL,
 80007e6:	230c      	movs	r3, #12
 80007e8:	9301      	str	r3, [sp, #4]
 80007ea:	2302      	movs	r3, #2
 80007ec:	9300      	str	r3, [sp, #0]
 80007ee:	2300      	movs	r3, #0
 80007f0:	2202      	movs	r2, #2
 80007f2:	2108      	movs	r1, #8
 80007f4:	4804      	ldr	r0, [pc, #16]	; (8000808 <DEMO_ACCELERO_SetPorts+0x70>)
 80007f6:	f001 f841 	bl	800187c <BSP_GPIO_PinCfg>
}
 80007fa:	bf00      	nop
 80007fc:	3708      	adds	r7, #8
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd80      	pop	{r7, pc}
 8000802:	bf00      	nop
 8000804:	40020000 	.word	0x40020000
 8000808:	40021000 	.word	0x40021000

0800080c <NVIC_EnableIRQ>:

	 The function enables a device-specific interrupt in the NVIC interrupt controller.

	 \param [in]      IRQn  External interrupt number. Value cannot be negative.
	 */
	__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn) {
 800080c:	b480      	push	{r7}
 800080e:	b083      	sub	sp, #12
 8000810:	af00      	add	r7, sp, #0
 8000812:	4603      	mov	r3, r0
 8000814:	71fb      	strb	r3, [r7, #7]
		/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
		NVIC->ISER[(uint32_t) ((int32_t) IRQn) >> 5] = (uint32_t) (1
				<< ((uint32_t) ((int32_t) IRQn) & (uint32_t) 0x1F)); /* enable interrupt */
 8000816:	79fb      	ldrb	r3, [r7, #7]
 8000818:	f003 031f 	and.w	r3, r3, #31
 800081c:	2201      	movs	r2, #1
 800081e:	fa02 f103 	lsl.w	r1, r2, r3
		NVIC->ISER[(uint32_t) ((int32_t) IRQn) >> 5] = (uint32_t) (1
 8000822:	4a05      	ldr	r2, [pc, #20]	; (8000838 <NVIC_EnableIRQ+0x2c>)
 8000824:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000828:	095b      	lsrs	r3, r3, #5
 800082a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
 800082e:	bf00      	nop
 8000830:	370c      	adds	r7, #12
 8000832:	46bd      	mov	sp, r7
 8000834:	bc80      	pop	{r7}
 8000836:	4770      	bx	lr
 8000838:	e000e100 	.word	0xe000e100

0800083c <Camera_init>:
 * @brief  initialize (private function)
 * @func int CameraToSRAM_init(void)
 * @param  None
 * @retval None
 */
static void Camera_init(void) {
 800083c:	b580      	push	{r7, lr}
 800083e:	af00      	add	r7, sp, #0
	Delay(10);
 8000840:	200a      	movs	r0, #10
 8000842:	f001 fce3 	bl	800220c <Delay>
	DCMI_Control_IO_Init();
 8000846:	f002 fc5d 	bl	8003104 <DCMI_Control_IO_Init>
	Delay(10);
 800084a:	200a      	movs	r0, #10
 800084c:	f001 fcde 	bl	800220c <Delay>
}
 8000850:	bf00      	nop
 8000852:	bd80      	pop	{r7, pc}

08000854 <Camera_reset>:

/**
 * @brief  Reset de la camera
 *	@func void Camera_reset(void)
 */
void Camera_reset(void) {
 8000854:	b580      	push	{r7, lr}
 8000856:	af00      	add	r7, sp, #0
	DCMI_OV9655_hardware_reset();
 8000858:	f002 fc94 	bl	8003184 <DCMI_OV9655_hardware_reset>
}
 800085c:	bf00      	nop
 800085e:	bd80      	pop	{r7, pc}

08000860 <Camera_statemachine>:
 * @brief  Machine a etat qui copie l'image en RAM et l'envoie sur le LCD...
 * @func void statemachine (void)
 * @param  None
 * @retval
 */
running_e Camera_statemachine(bool_e ask_for_finish, CAMERA_mode_e mode) {
 8000860:	b5b0      	push	{r4, r5, r7, lr}
 8000862:	b09c      	sub	sp, #112	; 0x70
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
 8000868:	460b      	mov	r3, r1
 800086a:	70fb      	strb	r3, [r7, #3]
	static bool_e asked_for_finish = FALSE;
	static state_e state = INIT;
	static running_e ret = IN_PROGRESS;
	char text[30];

	if (ask_for_finish)
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	2b00      	cmp	r3, #0
 8000870:	d002      	beq.n	8000878 <Camera_statemachine+0x18>
		asked_for_finish = TRUE;
 8000872:	4b95      	ldr	r3, [pc, #596]	; (8000ac8 <Camera_statemachine+0x268>)
 8000874:	2201      	movs	r2, #1
 8000876:	601a      	str	r2, [r3, #0]
	switch (state) {
 8000878:	4b94      	ldr	r3, [pc, #592]	; (8000acc <Camera_statemachine+0x26c>)
 800087a:	781b      	ldrb	r3, [r3, #0]
 800087c:	2b08      	cmp	r3, #8
 800087e:	f200 8115 	bhi.w	8000aac <Camera_statemachine+0x24c>
 8000882:	a201      	add	r2, pc, #4	; (adr r2, 8000888 <Camera_statemachine+0x28>)
 8000884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000888:	080008ad 	.word	0x080008ad
 800088c:	080008e1 	.word	0x080008e1
 8000890:	080008f5 	.word	0x080008f5
 8000894:	0800090d 	.word	0x0800090d
 8000898:	08000971 	.word	0x08000971
 800089c:	08000999 	.word	0x08000999
 80008a0:	080009a7 	.word	0x080009a7
 80008a4:	08000a89 	.word	0x08000a89
 80008a8:	08000a99 	.word	0x08000a99
	case INIT:

		asked_for_finish = FALSE;
 80008ac:	4b86      	ldr	r3, [pc, #536]	; (8000ac8 <Camera_statemachine+0x268>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	601a      	str	r2, [r3, #0]
		sprintf(text, "Initialize camera...");
 80008b2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80008b6:	4986      	ldr	r1, [pc, #536]	; (8000ad0 <Camera_statemachine+0x270>)
 80008b8:	4618      	mov	r0, r3
 80008ba:	f00c f88d 	bl	800c9d8 <siprintf>
		Camera_init();
 80008be:	f7ff ffbd 	bl	800083c <Camera_init>
		if (DCMI_OV9655Config(mode) == 0x00)
 80008c2:	78fb      	ldrb	r3, [r7, #3]
 80008c4:	4618      	mov	r0, r3
 80008c6:	f000 f917 	bl	8000af8 <DCMI_OV9655Config>
 80008ca:	4603      	mov	r3, r0
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d103      	bne.n	80008d8 <Camera_statemachine+0x78>
			state = CAMERA_ENABLE;
 80008d0:	4b7e      	ldr	r3, [pc, #504]	; (8000acc <Camera_statemachine+0x26c>)
 80008d2:	2203      	movs	r2, #3
 80008d4:	701a      	strb	r2, [r3, #0]
		else
			state = FAIL_TO_INIT_CAMERA;
		break;
 80008d6:	e0f0      	b.n	8000aba <Camera_statemachine+0x25a>
			state = FAIL_TO_INIT_CAMERA;
 80008d8:	4b7c      	ldr	r3, [pc, #496]	; (8000acc <Camera_statemachine+0x26c>)
 80008da:	2201      	movs	r2, #1
 80008dc:	701a      	strb	r2, [r3, #0]
		break;
 80008de:	e0ec      	b.n	8000aba <Camera_statemachine+0x25a>
	case FAIL_TO_INIT_CAMERA:
		sprintf(text, "Fail to initialize camera");
 80008e0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80008e4:	497b      	ldr	r1, [pc, #492]	; (8000ad4 <Camera_statemachine+0x274>)
 80008e6:	4618      	mov	r0, r3
 80008e8:	f00c f876 	bl	800c9d8 <siprintf>
		state = IDLE;
 80008ec:	4b77      	ldr	r3, [pc, #476]	; (8000acc <Camera_statemachine+0x26c>)
 80008ee:	2207      	movs	r2, #7
 80008f0:	701a      	strb	r2, [r3, #0]
		break;
 80008f2:	e0e2      	b.n	8000aba <Camera_statemachine+0x25a>
	case WAIT_DETECTION:
		if (asked_for_finish)
 80008f4:	4b74      	ldr	r3, [pc, #464]	; (8000ac8 <Camera_statemachine+0x268>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d003      	beq.n	8000904 <Camera_statemachine+0xa4>
			state = CLOSE;
 80008fc:	4b73      	ldr	r3, [pc, #460]	; (8000acc <Camera_statemachine+0x26c>)
 80008fe:	2208      	movs	r2, #8
 8000900:	701a      	strb	r2, [r3, #0]
		else
			state = CAMERA_ENABLE;
		break;
 8000902:	e0da      	b.n	8000aba <Camera_statemachine+0x25a>
			state = CAMERA_ENABLE;
 8000904:	4b71      	ldr	r3, [pc, #452]	; (8000acc <Camera_statemachine+0x26c>)
 8000906:	2203      	movs	r2, #3
 8000908:	701a      	strb	r2, [r3, #0]
		break;
 800090a:	e0d6      	b.n	8000aba <Camera_statemachine+0x25a>

	case CAMERA_ENABLE:
		if (mode == MODE_CAMERA_TO_SRAM)
 800090c:	78fb      	ldrb	r3, [r7, #3]
 800090e:	2b00      	cmp	r3, #0
 8000910:	d102      	bne.n	8000918 <Camera_statemachine+0xb8>
			NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8000912:	2039      	movs	r0, #57	; 0x39
 8000914:	f7ff ff7a 	bl	800080c <NVIC_EnableIRQ>

		__HAL_DCMI_ENABLE(&DCMI_HandleStructure);
 8000918:	4b6f      	ldr	r3, [pc, #444]	; (8000ad8 <Camera_statemachine+0x278>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	681a      	ldr	r2, [r3, #0]
 800091e:	4b6e      	ldr	r3, [pc, #440]	; (8000ad8 <Camera_statemachine+0x278>)
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000926:	601a      	str	r2, [r3, #0]
		__HAL_DMA_ENABLE(&DMA_HandleStructure);
 8000928:	4b6c      	ldr	r3, [pc, #432]	; (8000adc <Camera_statemachine+0x27c>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	681a      	ldr	r2, [r3, #0]
 800092e:	4b6b      	ldr	r3, [pc, #428]	; (8000adc <Camera_statemachine+0x27c>)
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	f042 0201 	orr.w	r2, r2, #1
 8000936:	601a      	str	r2, [r3, #0]

		if (mode == MODE_CAMERA_TO_SRAM) {
 8000938:	78fb      	ldrb	r3, [r7, #3]
 800093a:	2b00      	cmp	r3, #0
 800093c:	d107      	bne.n	800094e <Camera_statemachine+0xee>
			if (HAL_DCMI_Start_DMA(&DCMI_HandleStructure, DCMI_MODE_CONTINUOUS,
 800093e:	4a68      	ldr	r2, [pc, #416]	; (8000ae0 <Camera_statemachine+0x280>)
 8000940:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8000944:	2100      	movs	r1, #0
 8000946:	4864      	ldr	r0, [pc, #400]	; (8000ad8 <Camera_statemachine+0x278>)
 8000948:	f003 ff6c 	bl	8004824 <HAL_DCMI_Start_DMA>
 800094c:	e005      	b.n	800095a <Camera_statemachine+0xfa>
					(uint32_t) dma_buffer, SIZE_DMA_TAB / 4) != HAL_OK) {
				// Erreur à gérer
			}
		} else {
			if (HAL_DCMI_Start_DMA(&DCMI_HandleStructure, DCMI_MODE_CONTINUOUS,FSMC_LCD_ADDRESS, 1) != HAL_OK) {
 800094e:	2301      	movs	r3, #1
 8000950:	4a64      	ldr	r2, [pc, #400]	; (8000ae4 <Camera_statemachine+0x284>)
 8000952:	2100      	movs	r1, #0
 8000954:	4860      	ldr	r0, [pc, #384]	; (8000ad8 <Camera_statemachine+0x278>)
 8000956:	f003 ff65 	bl	8004824 <HAL_DCMI_Start_DMA>
				// Erreur à gérer
			}
		}

		if (mode == MODE_CAMERA_TO_SRAM)
 800095a:	78fb      	ldrb	r3, [r7, #3]
 800095c:	2b00      	cmp	r3, #0
 800095e:	d103      	bne.n	8000968 <Camera_statemachine+0x108>
			state = WAIT_FULL_TAB;
 8000960:	4b5a      	ldr	r3, [pc, #360]	; (8000acc <Camera_statemachine+0x26c>)
 8000962:	2204      	movs	r2, #4
 8000964:	701a      	strb	r2, [r3, #0]
		else
			state = IDLE;

		break;
 8000966:	e0a8      	b.n	8000aba <Camera_statemachine+0x25a>
			state = IDLE;
 8000968:	4b58      	ldr	r3, [pc, #352]	; (8000acc <Camera_statemachine+0x26c>)
 800096a:	2207      	movs	r2, #7
 800096c:	701a      	strb	r2, [r3, #0]
		break;
 800096e:	e0a4      	b.n	8000aba <Camera_statemachine+0x25a>

	case WAIT_FULL_TAB:
		if (asked_for_finish) {
 8000970:	4b55      	ldr	r3, [pc, #340]	; (8000ac8 <Camera_statemachine+0x268>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	2b00      	cmp	r3, #0
 8000976:	d003      	beq.n	8000980 <Camera_statemachine+0x120>
			state = CLOSE;
 8000978:	4b54      	ldr	r3, [pc, #336]	; (8000acc <Camera_statemachine+0x26c>)
 800097a:	2208      	movs	r2, #8
 800097c:	701a      	strb	r2, [r3, #0]
		} else if (img_ready) {
			img_ready = FALSE;
			state = CAMERA_DISABLE;
		}
		break;
 800097e:	e099      	b.n	8000ab4 <Camera_statemachine+0x254>
		} else if (img_ready) {
 8000980:	4b59      	ldr	r3, [pc, #356]	; (8000ae8 <Camera_statemachine+0x288>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	2b00      	cmp	r3, #0
 8000986:	f000 8095 	beq.w	8000ab4 <Camera_statemachine+0x254>
			img_ready = FALSE;
 800098a:	4b57      	ldr	r3, [pc, #348]	; (8000ae8 <Camera_statemachine+0x288>)
 800098c:	2200      	movs	r2, #0
 800098e:	601a      	str	r2, [r3, #0]
			state = CAMERA_DISABLE;
 8000990:	4b4e      	ldr	r3, [pc, #312]	; (8000acc <Camera_statemachine+0x26c>)
 8000992:	2205      	movs	r2, #5
 8000994:	701a      	strb	r2, [r3, #0]
		break;
 8000996:	e08d      	b.n	8000ab4 <Camera_statemachine+0x254>

	case CAMERA_DISABLE:
		HAL_DCMI_Stop(&DCMI_HandleStructure);
 8000998:	484f      	ldr	r0, [pc, #316]	; (8000ad8 <Camera_statemachine+0x278>)
 800099a:	f003 ffcd 	bl	8004938 <HAL_DCMI_Stop>
		state = DATA_SENDING;
 800099e:	4b4b      	ldr	r3, [pc, #300]	; (8000acc <Camera_statemachine+0x26c>)
 80009a0:	2206      	movs	r2, #6
 80009a2:	701a      	strb	r2, [r3, #0]
		break;
 80009a4:	e089      	b.n	8000aba <Camera_statemachine+0x25a>

	case DATA_SENDING:
		;
		uint16_t x, y;
		uint16_t index=0;
 80009a6:	2300      	movs	r3, #0
 80009a8:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
		uint8_t compteur = 0;
 80009ac:	2300      	movs	r3, #0
 80009ae:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69
		uint8_t data[32];
		uint8_t hello[32]="helloworldhelloworldhelloworldxx";
 80009b2:	4b4e      	ldr	r3, [pc, #312]	; (8000aec <Camera_statemachine+0x28c>)
 80009b4:	f107 0428 	add.w	r4, r7, #40	; 0x28
 80009b8:	461d      	mov	r5, r3
 80009ba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009bc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009be:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80009c2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		if(nrf24_Transmit(hello)==1){}
 80009c6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80009ca:	4618      	mov	r0, r3
 80009cc:	f000 fc8e 	bl	80012ec <nrf24_Transmit>
		HAL_Delay(20);
 80009d0:	2014      	movs	r0, #20
 80009d2:	f003 fda9 	bl	8004528 <HAL_Delay>
		for (y = 0; y < 120; y++) {
 80009d6:	2300      	movs	r3, #0
 80009d8:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
 80009dc:	e046      	b.n	8000a6c <Camera_statemachine+0x20c>
			for (x = 0; x < 160; x++) {
 80009de:	2300      	movs	r3, #0
 80009e0:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
 80009e4:	e039      	b.n	8000a5a <Camera_statemachine+0x1fa>
				data[compteur]=dma_buffer[index];
 80009e6:	f8b7 206a 	ldrh.w	r2, [r7, #106]	; 0x6a
 80009ea:	f897 3069 	ldrb.w	r3, [r7, #105]	; 0x69
 80009ee:	493c      	ldr	r1, [pc, #240]	; (8000ae0 <Camera_statemachine+0x280>)
 80009f0:	5c8a      	ldrb	r2, [r1, r2]
 80009f2:	b2d2      	uxtb	r2, r2
 80009f4:	3370      	adds	r3, #112	; 0x70
 80009f6:	443b      	add	r3, r7
 80009f8:	f803 2c68 	strb.w	r2, [r3, #-104]
				data[compteur+1]=dma_buffer[index+1];
 80009fc:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 8000a00:	1c5a      	adds	r2, r3, #1
 8000a02:	f897 3069 	ldrb.w	r3, [r7, #105]	; 0x69
 8000a06:	3301      	adds	r3, #1
 8000a08:	4935      	ldr	r1, [pc, #212]	; (8000ae0 <Camera_statemachine+0x280>)
 8000a0a:	5c8a      	ldrb	r2, [r1, r2]
 8000a0c:	b2d2      	uxtb	r2, r2
 8000a0e:	3370      	adds	r3, #112	; 0x70
 8000a10:	443b      	add	r3, r7
 8000a12:	f803 2c68 	strb.w	r2, [r3, #-104]
				index+=2;
 8000a16:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 8000a1a:	3302      	adds	r3, #2
 8000a1c:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
				compteur+=2;
 8000a20:	f897 3069 	ldrb.w	r3, [r7, #105]	; 0x69
 8000a24:	3302      	adds	r3, #2
 8000a26:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69
				if(compteur==32 && test==1)
 8000a2a:	f897 3069 	ldrb.w	r3, [r7, #105]	; 0x69
 8000a2e:	2b20      	cmp	r3, #32
 8000a30:	d10e      	bne.n	8000a50 <Camera_statemachine+0x1f0>
 8000a32:	4b2f      	ldr	r3, [pc, #188]	; (8000af0 <Camera_statemachine+0x290>)
 8000a34:	781b      	ldrb	r3, [r3, #0]
 8000a36:	2b01      	cmp	r3, #1
 8000a38:	d10a      	bne.n	8000a50 <Camera_statemachine+0x1f0>
				{
					if(nrf24_Transmit(data) == 1)
 8000a3a:	f107 0308 	add.w	r3, r7, #8
 8000a3e:	4618      	mov	r0, r3
 8000a40:	f000 fc54 	bl	80012ec <nrf24_Transmit>
					{

					}
					compteur=0;
 8000a44:	2300      	movs	r3, #0
 8000a46:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69
					HAL_Delay(4);
 8000a4a:	2004      	movs	r0, #4
 8000a4c:	f003 fd6c 	bl	8004528 <HAL_Delay>
			for (x = 0; x < 160; x++) {
 8000a50:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8000a54:	3301      	adds	r3, #1
 8000a56:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
 8000a5a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8000a5e:	2b9f      	cmp	r3, #159	; 0x9f
 8000a60:	d9c1      	bls.n	80009e6 <Camera_statemachine+0x186>
		for (y = 0; y < 120; y++) {
 8000a62:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8000a66:	3301      	adds	r3, #1
 8000a68:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
 8000a6c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8000a70:	2b77      	cmp	r3, #119	; 0x77
 8000a72:	d9b4      	bls.n	80009de <Camera_statemachine+0x17e>
				}
			}
		}
		compteur=0;
 8000a74:	2300      	movs	r3, #0
 8000a76:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69
		//test=0;
		Delay(10);
 8000a7a:	200a      	movs	r0, #10
 8000a7c:	f001 fbc6 	bl	800220c <Delay>
		state = WAIT_DETECTION;
 8000a80:	4b12      	ldr	r3, [pc, #72]	; (8000acc <Camera_statemachine+0x26c>)
 8000a82:	2202      	movs	r2, #2
 8000a84:	701a      	strb	r2, [r3, #0]
		break;
 8000a86:	e018      	b.n	8000aba <Camera_statemachine+0x25a>
	case IDLE:
		if (asked_for_finish)
 8000a88:	4b0f      	ldr	r3, [pc, #60]	; (8000ac8 <Camera_statemachine+0x268>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d013      	beq.n	8000ab8 <Camera_statemachine+0x258>
			state = CLOSE;
 8000a90:	4b0e      	ldr	r3, [pc, #56]	; (8000acc <Camera_statemachine+0x26c>)
 8000a92:	2208      	movs	r2, #8
 8000a94:	701a      	strb	r2, [r3, #0]
		break;
 8000a96:	e00f      	b.n	8000ab8 <Camera_statemachine+0x258>
	case CLOSE:
		HAL_DCMI_Stop(&DCMI_HandleStructure);
 8000a98:	480f      	ldr	r0, [pc, #60]	; (8000ad8 <Camera_statemachine+0x278>)
 8000a9a:	f003 ff4d 	bl	8004938 <HAL_DCMI_Stop>
		ret = END_OK;
 8000a9e:	4b15      	ldr	r3, [pc, #84]	; (8000af4 <Camera_statemachine+0x294>)
 8000aa0:	2201      	movs	r2, #1
 8000aa2:	701a      	strb	r2, [r3, #0]
		state = INIT;
 8000aa4:	4b09      	ldr	r3, [pc, #36]	; (8000acc <Camera_statemachine+0x26c>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	701a      	strb	r2, [r3, #0]
		break;
 8000aaa:	e006      	b.n	8000aba <Camera_statemachine+0x25a>
	default:
		state = INIT;
 8000aac:	4b07      	ldr	r3, [pc, #28]	; (8000acc <Camera_statemachine+0x26c>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	701a      	strb	r2, [r3, #0]
		break;
 8000ab2:	e002      	b.n	8000aba <Camera_statemachine+0x25a>
		break;
 8000ab4:	bf00      	nop
 8000ab6:	e000      	b.n	8000aba <Camera_statemachine+0x25a>
		break;
 8000ab8:	bf00      	nop

	}
	return ret;
 8000aba:	4b0e      	ldr	r3, [pc, #56]	; (8000af4 <Camera_statemachine+0x294>)
 8000abc:	781b      	ldrb	r3, [r3, #0]
}
 8000abe:	4618      	mov	r0, r3
 8000ac0:	3770      	adds	r7, #112	; 0x70
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bdb0      	pop	{r4, r5, r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	20009804 	.word	0x20009804
 8000acc:	20009808 	.word	0x20009808
 8000ad0:	0800d5f4 	.word	0x0800d5f4
 8000ad4:	0800d60c 	.word	0x0800d60c
 8000ad8:	20009738 	.word	0x20009738
 8000adc:	20009778 	.word	0x20009778
 8000ae0:	20000130 	.word	0x20000130
 8000ae4:	60100000 	.word	0x60100000
 8000ae8:	20009730 	.word	0x20009730
 8000aec:	0800d628 	.word	0x0800d628
 8000af0:	20000000 	.word	0x20000000
 8000af4:	20009809 	.word	0x20009809

08000af8 <DCMI_OV9655Config>:
 *	@func uint8_t DCMI_OV9655Config(void)
 * @param  None
 * @retval 0x00 Camera module configured correctly
 *         0xFF Camera module configuration failed
 */
uint8_t DCMI_OV9655Config(CAMERA_mode_e mode) {
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b082      	sub	sp, #8
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	4603      	mov	r3, r0
 8000b00:	71fb      	strb	r3, [r7, #7]
	/* I2C1 will be used for OV9655 camera configuration */
	I2C1_Config();
 8000b02:	f000 f82b 	bl	8000b5c <I2C1_Config>

	/* Reset and check the presence of the OV9655 camera module */
	if (DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x12, 0x80)) {
 8000b06:	2280      	movs	r2, #128	; 0x80
 8000b08:	2112      	movs	r1, #18
 8000b0a:	2060      	movs	r0, #96	; 0x60
 8000b0c:	f000 f9bc 	bl	8000e88 <DCMI_SingleRandomWrite>
 8000b10:	4603      	mov	r3, r0
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d001      	beq.n	8000b1a <DCMI_OV9655Config+0x22>
		return (0xFF);
 8000b16:	23ff      	movs	r3, #255	; 0xff
 8000b18:	e01b      	b.n	8000b52 <DCMI_OV9655Config+0x5a>
	}

	/* OV9655 Camera size setup */
	if (mode == MODE_CAMERA_TO_LCD)
 8000b1a:	79fb      	ldrb	r3, [r7, #7]
 8000b1c:	2b01      	cmp	r3, #1
 8000b1e:	d102      	bne.n	8000b26 <DCMI_OV9655Config+0x2e>
		DCMI_OV9655_QVGASizeSetup();	//240*320
 8000b20:	f002 fb58 	bl	80031d4 <DCMI_OV9655_QVGASizeSetup>
 8000b24:	e001      	b.n	8000b2a <DCMI_OV9655Config+0x32>
	else
		DCMI_OV9655_QQVGASizeSetup();	//120*160
 8000b26:	f003 f802 	bl	8003b2e <DCMI_OV9655_QQVGASizeSetup>
	/* Set the RGB565 mode */
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, OV9655_COM7, 0x63);
 8000b2a:	2263      	movs	r2, #99	; 0x63
 8000b2c:	2112      	movs	r1, #18
 8000b2e:	2060      	movs	r0, #96	; 0x60
 8000b30:	f000 f9aa 	bl	8000e88 <DCMI_SingleRandomWrite>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, OV9655_COM15, 0x10);
 8000b34:	2210      	movs	r2, #16
 8000b36:	2140      	movs	r1, #64	; 0x40
 8000b38:	2060      	movs	r0, #96	; 0x60
 8000b3a:	f000 f9a5 	bl	8000e88 <DCMI_SingleRandomWrite>

	/* Invert the HRef signal*/
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, OV9655_COM10, 0x08);
 8000b3e:	2208      	movs	r2, #8
 8000b40:	2115      	movs	r1, #21
 8000b42:	2060      	movs	r0, #96	; 0x60
 8000b44:	f000 f9a0 	bl	8000e88 <DCMI_SingleRandomWrite>

	/* Configure the DCMI to interface with the OV9655 camera module */
	DCMI_Config(mode);
 8000b48:	79fb      	ldrb	r3, [r7, #7]
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f000 f864 	bl	8000c18 <DCMI_Config>

	return (0x00);
 8000b50:	2300      	movs	r3, #0
}
 8000b52:	4618      	mov	r0, r3
 8000b54:	3708      	adds	r7, #8
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}
	...

08000b5c <I2C1_Config>:
 * @brief  Configures the I2C1 used for OV9655 camera module configuration.
 * @func void I2C1_Config(void)
 * @param  None
 * @retval None
 */
void I2C1_Config(void) {
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b084      	sub	sp, #16
 8000b60:	af02      	add	r7, sp, #8

	I2C_HandleStructure.Instance = I2C1;
 8000b62:	4b29      	ldr	r3, [pc, #164]	; (8000c08 <I2C1_Config+0xac>)
 8000b64:	4a29      	ldr	r2, [pc, #164]	; (8000c0c <I2C1_Config+0xb0>)
 8000b66:	601a      	str	r2, [r3, #0]
	/* I2C1 clock enable */
	__HAL_RCC_I2C1_CLK_ENABLE();
 8000b68:	4b29      	ldr	r3, [pc, #164]	; (8000c10 <I2C1_Config+0xb4>)
 8000b6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b6c:	4a28      	ldr	r2, [pc, #160]	; (8000c10 <I2C1_Config+0xb4>)
 8000b6e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000b72:	6413      	str	r3, [r2, #64]	; 0x40
 8000b74:	4b26      	ldr	r3, [pc, #152]	; (8000c10 <I2C1_Config+0xb4>)
 8000b76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b78:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b7c:	607b      	str	r3, [r7, #4]
 8000b7e:	687b      	ldr	r3, [r7, #4]
	/* GPIOB clock enable */
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000b80:	4b23      	ldr	r3, [pc, #140]	; (8000c10 <I2C1_Config+0xb4>)
 8000b82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b84:	4a22      	ldr	r2, [pc, #136]	; (8000c10 <I2C1_Config+0xb4>)
 8000b86:	f043 0302 	orr.w	r3, r3, #2
 8000b8a:	6313      	str	r3, [r2, #48]	; 0x30
 8000b8c:	4b20      	ldr	r3, [pc, #128]	; (8000c10 <I2C1_Config+0xb4>)
 8000b8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b90:	f003 0302 	and.w	r3, r3, #2
 8000b94:	603b      	str	r3, [r7, #0]
 8000b96:	683b      	ldr	r3, [r7, #0]

	/* Connect I2C1 pins to AF4 ************************************************/
	/* Configure I2C1 GPIOs *****************************************************/
	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_8 | GPIO_PIN_9, GPIO_MODE_AF_OD,
 8000b98:	2304      	movs	r3, #4
 8000b9a:	9301      	str	r3, [sp, #4]
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	9300      	str	r3, [sp, #0]
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	2212      	movs	r2, #18
 8000ba4:	f44f 7140 	mov.w	r1, #768	; 0x300
 8000ba8:	481a      	ldr	r0, [pc, #104]	; (8000c14 <I2C1_Config+0xb8>)
 8000baa:	f000 fe67 	bl	800187c <BSP_GPIO_PinCfg>
			GPIO_NOPULL, GPIO_SPEED_LOW, GPIO_AF4_I2C1);

	/* Configure I2C1 ***********************************************************/
	/* I2C DeInit */
	if (HAL_I2C_DeInit(&I2C_HandleStructure) != HAL_OK) {
 8000bae:	4816      	ldr	r0, [pc, #88]	; (8000c08 <I2C1_Config+0xac>)
 8000bb0:	f008 fcfc 	bl	80095ac <HAL_I2C_DeInit>
		// Erreur à gérer
	}
	/* Enable the I2C peripheral */
	__HAL_I2C_ENABLE(&I2C_HandleStructure);
 8000bb4:	4b14      	ldr	r3, [pc, #80]	; (8000c08 <I2C1_Config+0xac>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	681a      	ldr	r2, [r3, #0]
 8000bba:	4b13      	ldr	r3, [pc, #76]	; (8000c08 <I2C1_Config+0xac>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	f042 0201 	orr.w	r2, r2, #1
 8000bc2:	601a      	str	r2, [r3, #0]

	/* Set the I2C structure parameters */
	I2C_HandleStructure.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000bc4:	4b10      	ldr	r3, [pc, #64]	; (8000c08 <I2C1_Config+0xac>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	615a      	str	r2, [r3, #20]
	I2C_HandleStructure.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000bca:	4b0f      	ldr	r3, [pc, #60]	; (8000c08 <I2C1_Config+0xac>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	609a      	str	r2, [r3, #8]
	I2C_HandleStructure.Init.OwnAddress1 = 0xFE;
 8000bd0:	4b0d      	ldr	r3, [pc, #52]	; (8000c08 <I2C1_Config+0xac>)
 8000bd2:	22fe      	movs	r2, #254	; 0xfe
 8000bd4:	60da      	str	r2, [r3, #12]
	I2C_HandleStructure.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000bd6:	4b0c      	ldr	r3, [pc, #48]	; (8000c08 <I2C1_Config+0xac>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	61da      	str	r2, [r3, #28]
	I2C_HandleStructure.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000bdc:	4b0a      	ldr	r3, [pc, #40]	; (8000c08 <I2C1_Config+0xac>)
 8000bde:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000be2:	611a      	str	r2, [r3, #16]
	I2C_HandleStructure.Init.ClockSpeed = 30000;
 8000be4:	4b08      	ldr	r3, [pc, #32]	; (8000c08 <I2C1_Config+0xac>)
 8000be6:	f247 5230 	movw	r2, #30000	; 0x7530
 8000bea:	605a      	str	r2, [r3, #4]
	I2C_HandleStructure.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000bec:	4b06      	ldr	r3, [pc, #24]	; (8000c08 <I2C1_Config+0xac>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	621a      	str	r2, [r3, #32]
	I2C_HandleStructure.Init.OwnAddress2 = 0xFE; ///----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 8000bf2:	4b05      	ldr	r3, [pc, #20]	; (8000c08 <I2C1_Config+0xac>)
 8000bf4:	22fe      	movs	r2, #254	; 0xfe
 8000bf6:	619a      	str	r2, [r3, #24]

	/* Initialize the I2C peripheral w/ selected parameters */
	if (HAL_I2C_Init(&I2C_HandleStructure) != HAL_OK) {
 8000bf8:	4803      	ldr	r0, [pc, #12]	; (8000c08 <I2C1_Config+0xac>)
 8000bfa:	f008 fbfd 	bl	80093f8 <HAL_I2C_Init>
		// Erreur à gérer
	}
}
 8000bfe:	bf00      	nop
 8000c00:	3708      	adds	r7, #8
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	200097c8 	.word	0x200097c8
 8000c0c:	40005400 	.word	0x40005400
 8000c10:	40023800 	.word	0x40023800
 8000c14:	40020400 	.word	0x40020400

08000c18 <DCMI_Config>:
 * @brief  Configures the DCMI to interface with the OV9655 camera module.
 * @func void DCMI_Config(void)
 * @param  None
 * @retval None
 */
void DCMI_Config(CAMERA_mode_e mode) {
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b08a      	sub	sp, #40	; 0x28
 8000c1c:	af02      	add	r7, sp, #8
 8000c1e:	4603      	mov	r3, r0
 8000c20:	71fb      	strb	r3, [r7, #7]
	/* Enable DCMI GPIOs clocks */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000c22:	4b80      	ldr	r3, [pc, #512]	; (8000e24 <DCMI_Config+0x20c>)
 8000c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c26:	4a7f      	ldr	r2, [pc, #508]	; (8000e24 <DCMI_Config+0x20c>)
 8000c28:	f043 0301 	orr.w	r3, r3, #1
 8000c2c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c2e:	4b7d      	ldr	r3, [pc, #500]	; (8000e24 <DCMI_Config+0x20c>)
 8000c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c32:	f003 0301 	and.w	r3, r3, #1
 8000c36:	61fb      	str	r3, [r7, #28]
 8000c38:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000c3a:	4b7a      	ldr	r3, [pc, #488]	; (8000e24 <DCMI_Config+0x20c>)
 8000c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c3e:	4a79      	ldr	r2, [pc, #484]	; (8000e24 <DCMI_Config+0x20c>)
 8000c40:	f043 0302 	orr.w	r3, r3, #2
 8000c44:	6313      	str	r3, [r2, #48]	; 0x30
 8000c46:	4b77      	ldr	r3, [pc, #476]	; (8000e24 <DCMI_Config+0x20c>)
 8000c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c4a:	f003 0302 	and.w	r3, r3, #2
 8000c4e:	61bb      	str	r3, [r7, #24]
 8000c50:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000c52:	4b74      	ldr	r3, [pc, #464]	; (8000e24 <DCMI_Config+0x20c>)
 8000c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c56:	4a73      	ldr	r2, [pc, #460]	; (8000e24 <DCMI_Config+0x20c>)
 8000c58:	f043 0304 	orr.w	r3, r3, #4
 8000c5c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c5e:	4b71      	ldr	r3, [pc, #452]	; (8000e24 <DCMI_Config+0x20c>)
 8000c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c62:	f003 0304 	and.w	r3, r3, #4
 8000c66:	617b      	str	r3, [r7, #20]
 8000c68:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000c6a:	4b6e      	ldr	r3, [pc, #440]	; (8000e24 <DCMI_Config+0x20c>)
 8000c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c6e:	4a6d      	ldr	r2, [pc, #436]	; (8000e24 <DCMI_Config+0x20c>)
 8000c70:	f043 0310 	orr.w	r3, r3, #16
 8000c74:	6313      	str	r3, [r2, #48]	; 0x30
 8000c76:	4b6b      	ldr	r3, [pc, #428]	; (8000e24 <DCMI_Config+0x20c>)
 8000c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c7a:	f003 0310 	and.w	r3, r3, #16
 8000c7e:	613b      	str	r3, [r7, #16]
 8000c80:	693b      	ldr	r3, [r7, #16]

	/* Enable DCMI clock */
	__HAL_RCC_DCMI_CLK_ENABLE();
 8000c82:	4b68      	ldr	r3, [pc, #416]	; (8000e24 <DCMI_Config+0x20c>)
 8000c84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c86:	4a67      	ldr	r2, [pc, #412]	; (8000e24 <DCMI_Config+0x20c>)
 8000c88:	f043 0301 	orr.w	r3, r3, #1
 8000c8c:	6353      	str	r3, [r2, #52]	; 0x34
 8000c8e:	4b65      	ldr	r3, [pc, #404]	; (8000e24 <DCMI_Config+0x20c>)
 8000c90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c92:	f003 0301 	and.w	r3, r3, #1
 8000c96:	60fb      	str	r3, [r7, #12]
 8000c98:	68fb      	ldr	r3, [r7, #12]

	/* DCMI GPIO configuration **************************************************/
	/* D0 D1(PC6/7) */
	BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_6 | GPIO_PIN_7, GPIO_MODE_AF_PP,
 8000c9a:	230d      	movs	r3, #13
 8000c9c:	9301      	str	r3, [sp, #4]
 8000c9e:	2303      	movs	r3, #3
 8000ca0:	9300      	str	r3, [sp, #0]
 8000ca2:	2301      	movs	r3, #1
 8000ca4:	2202      	movs	r2, #2
 8000ca6:	21c0      	movs	r1, #192	; 0xc0
 8000ca8:	485f      	ldr	r0, [pc, #380]	; (8000e28 <DCMI_Config+0x210>)
 8000caa:	f000 fde7 	bl	800187c <BSP_GPIO_PinCfg>
			GPIO_PULLUP, GPIO_SPEED_HIGH, GPIO_AF13_DCMI);

	/* D2..D4(PE0/1/4) D6/D7(PE5/6) */
	BSP_GPIO_PinCfg(GPIOE,
 8000cae:	230d      	movs	r3, #13
 8000cb0:	9301      	str	r3, [sp, #4]
 8000cb2:	2303      	movs	r3, #3
 8000cb4:	9300      	str	r3, [sp, #0]
 8000cb6:	2301      	movs	r3, #1
 8000cb8:	2202      	movs	r2, #2
 8000cba:	2173      	movs	r1, #115	; 0x73
 8000cbc:	485b      	ldr	r0, [pc, #364]	; (8000e2c <DCMI_Config+0x214>)
 8000cbe:	f000 fddd 	bl	800187c <BSP_GPIO_PinCfg>
			GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6,
			GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_HIGH, GPIO_AF13_DCMI);

	/* D5(PB6), VSYNC(PB7) */
	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6 | GPIO_PIN_7, GPIO_MODE_AF_PP,
 8000cc2:	230d      	movs	r3, #13
 8000cc4:	9301      	str	r3, [sp, #4]
 8000cc6:	2303      	movs	r3, #3
 8000cc8:	9300      	str	r3, [sp, #0]
 8000cca:	2301      	movs	r3, #1
 8000ccc:	2202      	movs	r2, #2
 8000cce:	21c0      	movs	r1, #192	; 0xc0
 8000cd0:	4857      	ldr	r0, [pc, #348]	; (8000e30 <DCMI_Config+0x218>)
 8000cd2:	f000 fdd3 	bl	800187c <BSP_GPIO_PinCfg>
			GPIO_PULLUP, GPIO_SPEED_HIGH, GPIO_AF13_DCMI);

	/* PCLK(PA6) HSYNC(PA4)*/
	BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_4 | GPIO_PIN_6, GPIO_MODE_AF_PP,
 8000cd6:	230d      	movs	r3, #13
 8000cd8:	9301      	str	r3, [sp, #4]
 8000cda:	2303      	movs	r3, #3
 8000cdc:	9300      	str	r3, [sp, #0]
 8000cde:	2301      	movs	r3, #1
 8000ce0:	2202      	movs	r2, #2
 8000ce2:	2150      	movs	r1, #80	; 0x50
 8000ce4:	4853      	ldr	r0, [pc, #332]	; (8000e34 <DCMI_Config+0x21c>)
 8000ce6:	f000 fdc9 	bl	800187c <BSP_GPIO_PinCfg>
			GPIO_PULLUP, GPIO_SPEED_HIGH, GPIO_AF13_DCMI);

	/* DCMI configuration *******************************************************/
	DCMI_HandleStructure.Instance = DCMI;
 8000cea:	4b53      	ldr	r3, [pc, #332]	; (8000e38 <DCMI_Config+0x220>)
 8000cec:	4a53      	ldr	r2, [pc, #332]	; (8000e3c <DCMI_Config+0x224>)
 8000cee:	601a      	str	r2, [r3, #0]

	HAL_DCMI_DeInit(&DCMI_HandleStructure);
 8000cf0:	4851      	ldr	r0, [pc, #324]	; (8000e38 <DCMI_Config+0x220>)
 8000cf2:	f003 fd6e 	bl	80047d2 <HAL_DCMI_DeInit>

	DCMI_HandleStructure.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 8000cf6:	4b50      	ldr	r3, [pc, #320]	; (8000e38 <DCMI_Config+0x220>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	605a      	str	r2, [r3, #4]
	DCMI_HandleStructure.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 8000cfc:	4b4e      	ldr	r3, [pc, #312]	; (8000e38 <DCMI_Config+0x220>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	609a      	str	r2, [r3, #8]
	DCMI_HandleStructure.Init.VSPolarity = DCMI_VSPOLARITY_HIGH;
 8000d02:	4b4d      	ldr	r3, [pc, #308]	; (8000e38 <DCMI_Config+0x220>)
 8000d04:	2280      	movs	r2, #128	; 0x80
 8000d06:	60da      	str	r2, [r3, #12]
	DCMI_HandleStructure.Init.HSPolarity = DCMI_HSPOLARITY_HIGH;
 8000d08:	4b4b      	ldr	r3, [pc, #300]	; (8000e38 <DCMI_Config+0x220>)
 8000d0a:	2240      	movs	r2, #64	; 0x40
 8000d0c:	611a      	str	r2, [r3, #16]
	DCMI_HandleStructure.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 8000d0e:	4b4a      	ldr	r3, [pc, #296]	; (8000e38 <DCMI_Config+0x220>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	615a      	str	r2, [r3, #20]
	DCMI_HandleStructure.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 8000d14:	4b48      	ldr	r3, [pc, #288]	; (8000e38 <DCMI_Config+0x220>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	619a      	str	r2, [r3, #24]
	DCMI_HandleStructure.Init.JPEGMode = DCMI_JPEG_DISABLE;
 8000d1a:	4b47      	ldr	r3, [pc, #284]	; (8000e38 <DCMI_Config+0x220>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	621a      	str	r2, [r3, #32]

	if (HAL_DCMI_Init(&DCMI_HandleStructure) != HAL_OK) {
 8000d20:	4845      	ldr	r0, [pc, #276]	; (8000e38 <DCMI_Config+0x220>)
 8000d22:	f003 fefd 	bl	8004b20 <HAL_DCMI_Init>
		// Erreur à gérer
	}

	/* Configures the DMA2 to transfer Data from DCMI to the LCD ****************/
	/* Enable DMA2 clock */
	__HAL_RCC_DMA2_CLK_ENABLE();
 8000d26:	4b3f      	ldr	r3, [pc, #252]	; (8000e24 <DCMI_Config+0x20c>)
 8000d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d2a:	4a3e      	ldr	r2, [pc, #248]	; (8000e24 <DCMI_Config+0x20c>)
 8000d2c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000d30:	6313      	str	r3, [r2, #48]	; 0x30
 8000d32:	4b3c      	ldr	r3, [pc, #240]	; (8000e24 <DCMI_Config+0x20c>)
 8000d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000d3a:	60bb      	str	r3, [r7, #8]
 8000d3c:	68bb      	ldr	r3, [r7, #8]

	DMA_HandleStructure.Instance = DMA2_Stream1;
 8000d3e:	4b40      	ldr	r3, [pc, #256]	; (8000e40 <DCMI_Config+0x228>)
 8000d40:	4a40      	ldr	r2, [pc, #256]	; (8000e44 <DCMI_Config+0x22c>)
 8000d42:	601a      	str	r2, [r3, #0]

	/* DMA2 Stream1 Configuration */
	if (HAL_DMA_DeInit(&DMA_HandleStructure) != HAL_OK) {
 8000d44:	483e      	ldr	r0, [pc, #248]	; (8000e40 <DCMI_Config+0x228>)
 8000d46:	f003 ffe3 	bl	8004d10 <HAL_DMA_DeInit>
		// Erreur à gérer
	}

	if (mode == MODE_CAMERA_TO_SRAM) {
 8000d4a:	79fb      	ldrb	r3, [r7, #7]
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d12a      	bne.n	8000da6 <DCMI_Config+0x18e>
		DMA_HandleStructure.Init.Channel = DMA_CHANNEL_1;
 8000d50:	4b3b      	ldr	r3, [pc, #236]	; (8000e40 <DCMI_Config+0x228>)
 8000d52:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000d56:	605a      	str	r2, [r3, #4]
		DMA_HandleStructure.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d58:	4b39      	ldr	r3, [pc, #228]	; (8000e40 <DCMI_Config+0x228>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	609a      	str	r2, [r3, #8]
		DMA_HandleStructure.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d5e:	4b38      	ldr	r3, [pc, #224]	; (8000e40 <DCMI_Config+0x228>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	60da      	str	r2, [r3, #12]
		DMA_HandleStructure.Init.MemInc = DMA_MINC_ENABLE;
 8000d64:	4b36      	ldr	r3, [pc, #216]	; (8000e40 <DCMI_Config+0x228>)
 8000d66:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000d6a:	611a      	str	r2, [r3, #16]
		DMA_HandleStructure.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000d6c:	4b34      	ldr	r3, [pc, #208]	; (8000e40 <DCMI_Config+0x228>)
 8000d6e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000d72:	615a      	str	r2, [r3, #20]
		DMA_HandleStructure.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000d74:	4b32      	ldr	r3, [pc, #200]	; (8000e40 <DCMI_Config+0x228>)
 8000d76:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000d7a:	619a      	str	r2, [r3, #24]
		DMA_HandleStructure.Init.Mode = DMA_CIRCULAR;
 8000d7c:	4b30      	ldr	r3, [pc, #192]	; (8000e40 <DCMI_Config+0x228>)
 8000d7e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000d82:	61da      	str	r2, [r3, #28]
		DMA_HandleStructure.Init.Priority = DMA_PRIORITY_HIGH;
 8000d84:	4b2e      	ldr	r3, [pc, #184]	; (8000e40 <DCMI_Config+0x228>)
 8000d86:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000d8a:	621a      	str	r2, [r3, #32]
		DMA_HandleStructure.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8000d8c:	4b2c      	ldr	r3, [pc, #176]	; (8000e40 <DCMI_Config+0x228>)
 8000d8e:	2204      	movs	r2, #4
 8000d90:	625a      	str	r2, [r3, #36]	; 0x24
		DMA_HandleStructure.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8000d92:	4b2b      	ldr	r3, [pc, #172]	; (8000e40 <DCMI_Config+0x228>)
 8000d94:	2203      	movs	r2, #3
 8000d96:	629a      	str	r2, [r3, #40]	; 0x28
		DMA_HandleStructure.Init.MemBurst = DMA_MBURST_SINGLE;
 8000d98:	4b29      	ldr	r3, [pc, #164]	; (8000e40 <DCMI_Config+0x228>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	62da      	str	r2, [r3, #44]	; 0x2c
		DMA_HandleStructure.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8000d9e:	4b28      	ldr	r3, [pc, #160]	; (8000e40 <DCMI_Config+0x228>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	631a      	str	r2, [r3, #48]	; 0x30
 8000da4:	e028      	b.n	8000df8 <DCMI_Config+0x1e0>
	} else	//MODE_CAMERA_TO_LCD
	{
		DMA_HandleStructure.Init.Channel = DMA_CHANNEL_1;
 8000da6:	4b26      	ldr	r3, [pc, #152]	; (8000e40 <DCMI_Config+0x228>)
 8000da8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000dac:	605a      	str	r2, [r3, #4]
		DMA_HandleStructure.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000dae:	4b24      	ldr	r3, [pc, #144]	; (8000e40 <DCMI_Config+0x228>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	609a      	str	r2, [r3, #8]
		DMA_HandleStructure.Init.PeriphInc = DMA_PINC_DISABLE;
 8000db4:	4b22      	ldr	r3, [pc, #136]	; (8000e40 <DCMI_Config+0x228>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	60da      	str	r2, [r3, #12]
		DMA_HandleStructure.Init.MemInc = DMA_MINC_DISABLE;
 8000dba:	4b21      	ldr	r3, [pc, #132]	; (8000e40 <DCMI_Config+0x228>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	611a      	str	r2, [r3, #16]
		DMA_HandleStructure.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000dc0:	4b1f      	ldr	r3, [pc, #124]	; (8000e40 <DCMI_Config+0x228>)
 8000dc2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000dc6:	615a      	str	r2, [r3, #20]
		DMA_HandleStructure.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000dc8:	4b1d      	ldr	r3, [pc, #116]	; (8000e40 <DCMI_Config+0x228>)
 8000dca:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000dce:	619a      	str	r2, [r3, #24]
		DMA_HandleStructure.Init.Mode = DMA_CIRCULAR;
 8000dd0:	4b1b      	ldr	r3, [pc, #108]	; (8000e40 <DCMI_Config+0x228>)
 8000dd2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000dd6:	61da      	str	r2, [r3, #28]
		DMA_HandleStructure.Init.Priority = DMA_PRIORITY_HIGH;
 8000dd8:	4b19      	ldr	r3, [pc, #100]	; (8000e40 <DCMI_Config+0x228>)
 8000dda:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000dde:	621a      	str	r2, [r3, #32]
		DMA_HandleStructure.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8000de0:	4b17      	ldr	r3, [pc, #92]	; (8000e40 <DCMI_Config+0x228>)
 8000de2:	2204      	movs	r2, #4
 8000de4:	625a      	str	r2, [r3, #36]	; 0x24
		DMA_HandleStructure.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8000de6:	4b16      	ldr	r3, [pc, #88]	; (8000e40 <DCMI_Config+0x228>)
 8000de8:	2203      	movs	r2, #3
 8000dea:	629a      	str	r2, [r3, #40]	; 0x28
		DMA_HandleStructure.Init.MemBurst = DMA_MBURST_SINGLE;
 8000dec:	4b14      	ldr	r3, [pc, #80]	; (8000e40 <DCMI_Config+0x228>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	62da      	str	r2, [r3, #44]	; 0x2c
		DMA_HandleStructure.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8000df2:	4b13      	ldr	r3, [pc, #76]	; (8000e40 <DCMI_Config+0x228>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	631a      	str	r2, [r3, #48]	; 0x30
	}
	if (HAL_DMA_Init(&DMA_HandleStructure) != HAL_OK) {
 8000df8:	4811      	ldr	r0, [pc, #68]	; (8000e40 <DCMI_Config+0x228>)
 8000dfa:	f003 ff1f 	bl	8004c3c <HAL_DMA_Init>
		// Erreur à gérer
	}
	__HAL_LINKDMA(&DCMI_HandleStructure, DMA_Handle, DMA_HandleStructure);
 8000dfe:	4b0e      	ldr	r3, [pc, #56]	; (8000e38 <DCMI_Config+0x220>)
 8000e00:	4a0f      	ldr	r2, [pc, #60]	; (8000e40 <DCMI_Config+0x228>)
 8000e02:	639a      	str	r2, [r3, #56]	; 0x38
 8000e04:	4b0e      	ldr	r3, [pc, #56]	; (8000e40 <DCMI_Config+0x228>)
 8000e06:	4a0c      	ldr	r2, [pc, #48]	; (8000e38 <DCMI_Config+0x220>)
 8000e08:	639a      	str	r2, [r3, #56]	; 0x38

	if (mode == MODE_CAMERA_TO_SRAM) {
 8000e0a:	79fb      	ldrb	r3, [r7, #7]
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d104      	bne.n	8000e1a <DCMI_Config+0x202>
		/* configuration de l'interruption */
		/* activation de l'interruption du DMA */
		HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 1, 1);
 8000e10:	2201      	movs	r2, #1
 8000e12:	2101      	movs	r1, #1
 8000e14:	2039      	movs	r0, #57	; 0x39
 8000e16:	f003 fc8c 	bl	8004732 <HAL_NVIC_SetPriority>
	}

}
 8000e1a:	bf00      	nop
 8000e1c:	3720      	adds	r7, #32
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bd80      	pop	{r7, pc}
 8000e22:	bf00      	nop
 8000e24:	40023800 	.word	0x40023800
 8000e28:	40020800 	.word	0x40020800
 8000e2c:	40021000 	.word	0x40021000
 8000e30:	40020400 	.word	0x40020400
 8000e34:	40020000 	.word	0x40020000
 8000e38:	20009738 	.word	0x20009738
 8000e3c:	50050000 	.word	0x50050000
 8000e40:	20009778 	.word	0x20009778
 8000e44:	40026428 	.word	0x40026428

08000e48 <DMA2_Stream1_IRQHandler>:
 * @brief  routine d'interruption du DMA levant une IT quand le buffer est à moitié rempli, et une IT quand le buffer est totalement rempli
 * @func void DMA2_Stream1_IRQHandler(void)
 * @param  None
 * @retval None
 */
void DMA2_Stream1_IRQHandler(void) {
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	af00      	add	r7, sp, #0
	HAL_DMA_IRQHandler(&DMA_HandleStructure);
 8000e4c:	4802      	ldr	r0, [pc, #8]	; (8000e58 <DMA2_Stream1_IRQHandler+0x10>)
 8000e4e:	f005 f905 	bl	800605c <HAL_DMA_IRQHandler>
}
 8000e52:	bf00      	nop
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	20009778 	.word	0x20009778

08000e5c <HAL_DCMI_FrameEventCallback>:
 * @brief  Desactive le dcmi et les interruptions sur DMA2_Stream1_IRQn. Met img_ready a TRUE.
 * @func 	void HAL_DCMI_FrameEventCallback(DCMI_HandleTypeDef *hdcmi)
 * @param  *hdcmi: Adresse du gestionnaire dcmi pour pouvoir le desactiver
 * @retval none
 */
void HAL_DCMI_FrameEventCallback(DCMI_HandleTypeDef *hdcmi) {
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b082      	sub	sp, #8
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
	img_ready = TRUE;
 8000e64:	4b06      	ldr	r3, [pc, #24]	; (8000e80 <HAL_DCMI_FrameEventCallback+0x24>)
 8000e66:	2201      	movs	r2, #1
 8000e68:	601a      	str	r2, [r3, #0]
	HAL_DCMI_Stop(&DCMI_HandleStructure);
 8000e6a:	4806      	ldr	r0, [pc, #24]	; (8000e84 <HAL_DCMI_FrameEventCallback+0x28>)
 8000e6c:	f003 fd64 	bl	8004938 <HAL_DCMI_Stop>
	HAL_NVIC_DisableIRQ(DMA2_Stream1_IRQn);
 8000e70:	2039      	movs	r0, #57	; 0x39
 8000e72:	f003 fc88 	bl	8004786 <HAL_NVIC_DisableIRQ>
}
 8000e76:	bf00      	nop
 8000e78:	3708      	adds	r7, #8
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}
 8000e7e:	bf00      	nop
 8000e80:	20009730 	.word	0x20009730
 8000e84:	20009738 	.word	0x20009738

08000e88 <DCMI_SingleRandomWrite>:
 * @param  Addr: OV9655 register address.
 * @param  Data: data to be written to the specific register
 * @retval 0x00 if write operation is OK.
 *         0xFF if timeout condition occured (device not connected or bus error).
 */
uint8_t DCMI_SingleRandomWrite(uint8_t Device, uint16_t Addr, uint8_t Data) {
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b086      	sub	sp, #24
 8000e8c:	af04      	add	r7, sp, #16
 8000e8e:	4603      	mov	r3, r0
 8000e90:	71fb      	strb	r3, [r7, #7]
 8000e92:	460b      	mov	r3, r1
 8000e94:	80bb      	strh	r3, [r7, #4]
 8000e96:	4613      	mov	r3, r2
 8000e98:	71bb      	strb	r3, [r7, #6]

	if (HAL_I2C_Mem_Write(&I2C_HandleStructure, (uint16_t) Device, Addr,
 8000e9a:	79fb      	ldrb	r3, [r7, #7]
 8000e9c:	b299      	uxth	r1, r3
 8000e9e:	88ba      	ldrh	r2, [r7, #4]
 8000ea0:	2364      	movs	r3, #100	; 0x64
 8000ea2:	9302      	str	r3, [sp, #8]
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	9301      	str	r3, [sp, #4]
 8000ea8:	1dbb      	adds	r3, r7, #6
 8000eaa:	9300      	str	r3, [sp, #0]
 8000eac:	2301      	movs	r3, #1
 8000eae:	4807      	ldr	r0, [pc, #28]	; (8000ecc <DCMI_SingleRandomWrite+0x44>)
 8000eb0:	f008 fbb6 	bl	8009620 <HAL_I2C_Mem_Write>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d002      	beq.n	8000ec0 <DCMI_SingleRandomWrite+0x38>
			I2C_MEMADD_SIZE_8BIT, &Data, 1, DCMI_TIMEOUT_MAX) != HAL_OK) {
		HAL_DCMI_ErrorCallback(&DCMI_HandleStructure);
 8000eba:	4805      	ldr	r0, [pc, #20]	; (8000ed0 <DCMI_SingleRandomWrite+0x48>)
 8000ebc:	f000 f80a 	bl	8000ed4 <HAL_DCMI_ErrorCallback>
		// Erreur à gérer
	}

	// If operation is OK, return 0 */
	return 0;
 8000ec0:	2300      	movs	r3, #0
}
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	3708      	adds	r7, #8
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	bf00      	nop
 8000ecc:	200097c8 	.word	0x200097c8
 8000ed0:	20009738 	.word	0x20009738

08000ed4 <HAL_DCMI_ErrorCallback>:
/**
 * @brief Permet de gerer une erreur dans le dcmi
 * @param *hdcmi: permet de recuperer l'erreur
 * @retval none
 */
void HAL_DCMI_ErrorCallback(DCMI_HandleTypeDef *hdcmi) {
 8000ed4:	b480      	push	{r7}
 8000ed6:	b083      	sub	sp, #12
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
	// A écrire selon les besoins...
}
 8000edc:	bf00      	nop
 8000ede:	370c      	adds	r7, #12
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bc80      	pop	{r7}
 8000ee4:	4770      	bx	lr
	...

08000ee8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000eec:	4b15      	ldr	r3, [pc, #84]	; (8000f44 <MX_SPI2_Init+0x5c>)
 8000eee:	4a16      	ldr	r2, [pc, #88]	; (8000f48 <MX_SPI2_Init+0x60>)
 8000ef0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000ef2:	4b14      	ldr	r3, [pc, #80]	; (8000f44 <MX_SPI2_Init+0x5c>)
 8000ef4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000ef8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000efa:	4b12      	ldr	r3, [pc, #72]	; (8000f44 <MX_SPI2_Init+0x5c>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f00:	4b10      	ldr	r3, [pc, #64]	; (8000f44 <MX_SPI2_Init+0x5c>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f06:	4b0f      	ldr	r3, [pc, #60]	; (8000f44 <MX_SPI2_Init+0x5c>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f0c:	4b0d      	ldr	r3, [pc, #52]	; (8000f44 <MX_SPI2_Init+0x5c>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000f12:	4b0c      	ldr	r3, [pc, #48]	; (8000f44 <MX_SPI2_Init+0x5c>)
 8000f14:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f18:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000f1a:	4b0a      	ldr	r3, [pc, #40]	; (8000f44 <MX_SPI2_Init+0x5c>)
 8000f1c:	2210      	movs	r2, #16
 8000f1e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f20:	4b08      	ldr	r3, [pc, #32]	; (8000f44 <MX_SPI2_Init+0x5c>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f26:	4b07      	ldr	r3, [pc, #28]	; (8000f44 <MX_SPI2_Init+0x5c>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f2c:	4b05      	ldr	r3, [pc, #20]	; (8000f44 <MX_SPI2_Init+0x5c>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000f32:	4b04      	ldr	r3, [pc, #16]	; (8000f44 <MX_SPI2_Init+0x5c>)
 8000f34:	220a      	movs	r2, #10
 8000f36:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000f38:	4802      	ldr	r0, [pc, #8]	; (8000f44 <MX_SPI2_Init+0x5c>)
 8000f3a:	f009 facf 	bl	800a4dc <HAL_SPI_Init>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000f3e:	bf00      	nop
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	bf00      	nop
 8000f44:	2000980c 	.word	0x2000980c
 8000f48:	40003800 	.word	0x40003800

08000f4c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b08c      	sub	sp, #48	; 0x30
 8000f50:	af02      	add	r7, sp, #8
 8000f52:	6078      	str	r0, [r7, #4]
	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000f54:	4b47      	ldr	r3, [pc, #284]	; (8001074 <HAL_SPI_MspInit+0x128>)
 8000f56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f58:	4a46      	ldr	r2, [pc, #280]	; (8001074 <HAL_SPI_MspInit+0x128>)
 8000f5a:	f043 0310 	orr.w	r3, r3, #16
 8000f5e:	6313      	str	r3, [r2, #48]	; 0x30
 8000f60:	4b44      	ldr	r3, [pc, #272]	; (8001074 <HAL_SPI_MspInit+0x128>)
 8000f62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f64:	f003 0310 	and.w	r3, r3, #16
 8000f68:	627b      	str	r3, [r7, #36]	; 0x24
 8000f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000f6c:	4b41      	ldr	r3, [pc, #260]	; (8001074 <HAL_SPI_MspInit+0x128>)
 8000f6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f70:	4a40      	ldr	r2, [pc, #256]	; (8001074 <HAL_SPI_MspInit+0x128>)
 8000f72:	f043 0304 	orr.w	r3, r3, #4
 8000f76:	6313      	str	r3, [r2, #48]	; 0x30
 8000f78:	4b3e      	ldr	r3, [pc, #248]	; (8001074 <HAL_SPI_MspInit+0x128>)
 8000f7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f7c:	f003 0304 	and.w	r3, r3, #4
 8000f80:	623b      	str	r3, [r7, #32]
 8000f82:	6a3b      	ldr	r3, [r7, #32]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000f84:	4b3b      	ldr	r3, [pc, #236]	; (8001074 <HAL_SPI_MspInit+0x128>)
 8000f86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f88:	4a3a      	ldr	r2, [pc, #232]	; (8001074 <HAL_SPI_MspInit+0x128>)
 8000f8a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f8e:	6313      	str	r3, [r2, #48]	; 0x30
 8000f90:	4b38      	ldr	r3, [pc, #224]	; (8001074 <HAL_SPI_MspInit+0x128>)
 8000f92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f98:	61fb      	str	r3, [r7, #28]
 8000f9a:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000f9c:	4b35      	ldr	r3, [pc, #212]	; (8001074 <HAL_SPI_MspInit+0x128>)
 8000f9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fa0:	4a34      	ldr	r2, [pc, #208]	; (8001074 <HAL_SPI_MspInit+0x128>)
 8000fa2:	f043 0301 	orr.w	r3, r3, #1
 8000fa6:	6313      	str	r3, [r2, #48]	; 0x30
 8000fa8:	4b32      	ldr	r3, [pc, #200]	; (8001074 <HAL_SPI_MspInit+0x128>)
 8000faa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fac:	f003 0301 	and.w	r3, r3, #1
 8000fb0:	61bb      	str	r3, [r7, #24]
 8000fb2:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000fb4:	4b2f      	ldr	r3, [pc, #188]	; (8001074 <HAL_SPI_MspInit+0x128>)
 8000fb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fb8:	4a2e      	ldr	r2, [pc, #184]	; (8001074 <HAL_SPI_MspInit+0x128>)
 8000fba:	f043 0302 	orr.w	r3, r3, #2
 8000fbe:	6313      	str	r3, [r2, #48]	; 0x30
 8000fc0:	4b2c      	ldr	r3, [pc, #176]	; (8001074 <HAL_SPI_MspInit+0x128>)
 8000fc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fc4:	f003 0302 	and.w	r3, r3, #2
 8000fc8:	617b      	str	r3, [r7, #20]
 8000fca:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000fcc:	4b29      	ldr	r3, [pc, #164]	; (8001074 <HAL_SPI_MspInit+0x128>)
 8000fce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fd0:	4a28      	ldr	r2, [pc, #160]	; (8001074 <HAL_SPI_MspInit+0x128>)
 8000fd2:	f043 0308 	orr.w	r3, r3, #8
 8000fd6:	6313      	str	r3, [r2, #48]	; 0x30
 8000fd8:	4b26      	ldr	r3, [pc, #152]	; (8001074 <HAL_SPI_MspInit+0x128>)
 8000fda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fdc:	f003 0308 	and.w	r3, r3, #8
 8000fe0:	613b      	str	r3, [r7, #16]
 8000fe2:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_SPI2_CLK_ENABLE();
 8000fe4:	4b23      	ldr	r3, [pc, #140]	; (8001074 <HAL_SPI_MspInit+0x128>)
 8000fe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fe8:	4a22      	ldr	r2, [pc, #136]	; (8001074 <HAL_SPI_MspInit+0x128>)
 8000fea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000fee:	6413      	str	r3, [r2, #64]	; 0x40
 8000ff0:	4b20      	ldr	r3, [pc, #128]	; (8001074 <HAL_SPI_MspInit+0x128>)
 8000ff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ff4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ff8:	60fb      	str	r3, [r7, #12]
 8000ffa:	68fb      	ldr	r3, [r7, #12]

	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_FAST, 0);
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	9301      	str	r3, [sp, #4]
 8001000:	2302      	movs	r3, #2
 8001002:	9300      	str	r3, [sp, #0]
 8001004:	2300      	movs	r3, #0
 8001006:	2201      	movs	r2, #1
 8001008:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800100c:	481a      	ldr	r0, [pc, #104]	; (8001078 <HAL_SPI_MspInit+0x12c>)
 800100e:	f000 fc35 	bl	800187c <BSP_GPIO_PinCfg>
	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_12, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_FAST, 0);
 8001012:	2300      	movs	r3, #0
 8001014:	9301      	str	r3, [sp, #4]
 8001016:	2302      	movs	r3, #2
 8001018:	9300      	str	r3, [sp, #0]
 800101a:	2300      	movs	r3, #0
 800101c:	2201      	movs	r2, #1
 800101e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001022:	4815      	ldr	r0, [pc, #84]	; (8001078 <HAL_SPI_MspInit+0x12c>)
 8001024:	f000 fc2a 	bl	800187c <BSP_GPIO_PinCfg>
	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_13, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FAST, GPIO_AF5_SPI2);
 8001028:	2305      	movs	r3, #5
 800102a:	9301      	str	r3, [sp, #4]
 800102c:	2302      	movs	r3, #2
 800102e:	9300      	str	r3, [sp, #0]
 8001030:	2300      	movs	r3, #0
 8001032:	2202      	movs	r2, #2
 8001034:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001038:	480f      	ldr	r0, [pc, #60]	; (8001078 <HAL_SPI_MspInit+0x12c>)
 800103a:	f000 fc1f 	bl	800187c <BSP_GPIO_PinCfg>
	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_14, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FAST, GPIO_AF5_SPI2);
 800103e:	2305      	movs	r3, #5
 8001040:	9301      	str	r3, [sp, #4]
 8001042:	2302      	movs	r3, #2
 8001044:	9300      	str	r3, [sp, #0]
 8001046:	2300      	movs	r3, #0
 8001048:	2202      	movs	r2, #2
 800104a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800104e:	480a      	ldr	r0, [pc, #40]	; (8001078 <HAL_SPI_MspInit+0x12c>)
 8001050:	f000 fc14 	bl	800187c <BSP_GPIO_PinCfg>
	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_15, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FAST, GPIO_AF5_SPI2);
 8001054:	2305      	movs	r3, #5
 8001056:	9301      	str	r3, [sp, #4]
 8001058:	2302      	movs	r3, #2
 800105a:	9300      	str	r3, [sp, #0]
 800105c:	2300      	movs	r3, #0
 800105e:	2202      	movs	r2, #2
 8001060:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001064:	4804      	ldr	r0, [pc, #16]	; (8001078 <HAL_SPI_MspInit+0x12c>)
 8001066:	f000 fc09 	bl	800187c <BSP_GPIO_PinCfg>
}
 800106a:	bf00      	nop
 800106c:	3728      	adds	r7, #40	; 0x28
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	40023800 	.word	0x40023800
 8001078:	40020400 	.word	0x40020400

0800107c <main>:
 * @func int main(void)
 * @param  None
 * @retval None
 */
int main(void)
	{
 800107c:	b580      	push	{r7, lr}
 800107e:	b082      	sub	sp, #8
 8001080:	af00      	add	r7, sp, #0
	HAL_Init();
 8001082:	f003 f9fb 	bl	800447c <HAL_Init>
	SYS_init();			//initialisation du systeme (horloge...)
 8001086:	f000 fc15 	bl	80018b4 <SYS_init>
	GPIO_Configure();	//Configuration des broches d'entree-sortie.
 800108a:	f000 fb99 	bl	80017c0 <GPIO_Configure>
	TIMER2_run_1ms();	//Lancement du timer 2 a une periode d'1ms.
 800108e:	f001 f8f5 	bl	800227c <TIMER2_run_1ms>
	Camera_reset();
 8001092:	f7ff fbdf 	bl	8000854 <Camera_reset>

	//UART_init(UART2_ID,115200);	//Initialisation de l'USART2 (PA2=Tx, PA3=Rx, 115200 bauds/sec)
	UART_init(UART6_ID,115200);	//Initialisation de l'USART6 (PC6=Tx, PC7=Rx, 115200 bauds/sec)
 8001096:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 800109a:	2005      	movs	r0, #5
 800109c:	f001 f95e 	bl	800235c <UART_init>
	UART_init(UART2_ID,115200);
 80010a0:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 80010a4:	2001      	movs	r0, #1
 80010a6:	f001 f959 	bl	800235c <UART_init>
	SYS_set_std_usart(UART2_ID, UART2_ID,UART2_ID);
 80010aa:	2201      	movs	r2, #1
 80010ac:	2101      	movs	r1, #1
 80010ae:	2001      	movs	r0, #1
 80010b0:	f000 fd42 	bl	8001b38 <SYS_set_std_usart>
	UART_DeInit(UART6_ID);
 80010b4:	2005      	movs	r0, #5
 80010b6:	f001 f9ed 	bl	8002494 <UART_DeInit>
	UART_init(UART1_ID, 9600);
 80010ba:	f44f 5116 	mov.w	r1, #9600	; 0x2580
 80010be:	2000      	movs	r0, #0
 80010c0:	f001 f94c 	bl	800235c <UART_init>
	SYS_set_std_usart(UART6_ID,UART6_ID,UART6_ID);
 80010c4:	2205      	movs	r2, #5
 80010c6:	2105      	movs	r1, #5
 80010c8:	2005      	movs	r0, #5
 80010ca:	f000 fd35 	bl	8001b38 <SYS_set_std_usart>

	DEMO_accelerometer_close();	//On initialise l'accéléromètre pour configurer ses sorties en opendrain... pour qu'elles n'entrent pas en conflit avec la caméra !
 80010ce:	f7ff fb53 	bl	8000778 <DEMO_accelerometer_close>

	MX_SPI2_Init(); // Initialisation SPI2
 80010d2:	f7ff ff09 	bl	8000ee8 <MX_SPI2_Init>
	uint8_t Address[]={0xEE, 0xDD, 0xCC, 0xBB, 0xAA};
 80010d6:	4a09      	ldr	r2, [pc, #36]	; (80010fc <main+0x80>)
 80010d8:	463b      	mov	r3, r7
 80010da:	e892 0003 	ldmia.w	r2, {r0, r1}
 80010de:	6018      	str	r0, [r3, #0]
 80010e0:	3304      	adds	r3, #4
 80010e2:	7019      	strb	r1, [r3, #0]
	nrf24_Init();
 80010e4:	f000 f8b8 	bl	8001258 <nrf24_Init>
	nrf24_TxMode(Address, 10);
 80010e8:	463b      	mov	r3, r7
 80010ea:	210a      	movs	r1, #10
 80010ec:	4618      	mov	r0, r3
 80010ee:	f000 f8d7 	bl	80012a0 <nrf24_TxMode>


	while (1)
	{
		Camera_statemachine(FALSE, MODE_CAMERA_TO_SRAM);
 80010f2:	2100      	movs	r1, #0
 80010f4:	2000      	movs	r0, #0
 80010f6:	f7ff fbb3 	bl	8000860 <Camera_statemachine>
 80010fa:	e7fa      	b.n	80010f2 <main+0x76>
 80010fc:	0800d648 	.word	0x0800d648

08001100 <selectCS>:
#define SPI_CS_PIN			GPIO_PIN_12

/**
 * @brief met le pin CS a 0
 */
void selectCS(void){
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_RESET);
 8001104:	2200      	movs	r2, #0
 8001106:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800110a:	4802      	ldr	r0, [pc, #8]	; (8001114 <selectCS+0x14>)
 800110c:	f008 f94a 	bl	80093a4 <HAL_GPIO_WritePin>
}
 8001110:	bf00      	nop
 8001112:	bd80      	pop	{r7, pc}
 8001114:	40020400 	.word	0x40020400

08001118 <unselectCS>:

/**
 * @brief met le pin CS a 1
 */
void unselectCS(void){
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_SET);
 800111c:	2201      	movs	r2, #1
 800111e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001122:	4802      	ldr	r0, [pc, #8]	; (800112c <unselectCS+0x14>)
 8001124:	f008 f93e 	bl	80093a4 <HAL_GPIO_WritePin>
}
 8001128:	bf00      	nop
 800112a:	bd80      	pop	{r7, pc}
 800112c:	40020400 	.word	0x40020400

08001130 <enableCE>:

/**
 * @brief met le pin CE a 1
 */
void enableCE(void){
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI_CE_GPIO, SPI_CE_PIN, GPIO_PIN_SET);
 8001134:	2201      	movs	r2, #1
 8001136:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800113a:	4802      	ldr	r0, [pc, #8]	; (8001144 <enableCE+0x14>)
 800113c:	f008 f932 	bl	80093a4 <HAL_GPIO_WritePin>
}
 8001140:	bf00      	nop
 8001142:	bd80      	pop	{r7, pc}
 8001144:	40020400 	.word	0x40020400

08001148 <disableCE>:

/**
 * @brief met le pin CE a 0
 */
void disableCE(void){
 8001148:	b580      	push	{r7, lr}
 800114a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI_CE_GPIO, SPI_CE_PIN, GPIO_PIN_RESET);
 800114c:	2200      	movs	r2, #0
 800114e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001152:	4802      	ldr	r0, [pc, #8]	; (800115c <disableCE+0x14>)
 8001154:	f008 f926 	bl	80093a4 <HAL_GPIO_WritePin>
}
 8001158:	bf00      	nop
 800115a:	bd80      	pop	{r7, pc}
 800115c:	40020400 	.word	0x40020400

08001160 <nrf24_WriteReg>:
 * @brief Ecrit une valeur dans un registre du module
 *
 * @param Reg : Registre a modifier
 * @param Data : Donnee a ecrire dans le registre
 */
void nrf24_WriteReg(uint8_t Reg, uint8_t Data){
 8001160:	b580      	push	{r7, lr}
 8001162:	b084      	sub	sp, #16
 8001164:	af00      	add	r7, sp, #0
 8001166:	4603      	mov	r3, r0
 8001168:	460a      	mov	r2, r1
 800116a:	71fb      	strb	r3, [r7, #7]
 800116c:	4613      	mov	r3, r2
 800116e:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[2];
	buf[0]=Reg|1<<5;
 8001170:	79fb      	ldrb	r3, [r7, #7]
 8001172:	f043 0320 	orr.w	r3, r3, #32
 8001176:	b2db      	uxtb	r3, r3
 8001178:	733b      	strb	r3, [r7, #12]
	buf[1]=Data;
 800117a:	79bb      	ldrb	r3, [r7, #6]
 800117c:	737b      	strb	r3, [r7, #13]

	selectCS();
 800117e:	f7ff ffbf 	bl	8001100 <selectCS>
	HAL_SPI_Transmit(SPI_PROTO, buf, 2, 100);
 8001182:	f107 010c 	add.w	r1, r7, #12
 8001186:	2364      	movs	r3, #100	; 0x64
 8001188:	2202      	movs	r2, #2
 800118a:	4804      	ldr	r0, [pc, #16]	; (800119c <nrf24_WriteReg+0x3c>)
 800118c:	f009 fa39 	bl	800a602 <HAL_SPI_Transmit>
	unselectCS();
 8001190:	f7ff ffc2 	bl	8001118 <unselectCS>
}
 8001194:	bf00      	nop
 8001196:	3710      	adds	r7, #16
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	2000980c 	.word	0x2000980c

080011a0 <nrf24_WriteRegMulti>:
 *
 * @param Reg : Registre a modifier
 * @param Data : Donnee a ecrire dans le registre
 * @param size : Taille de la donnee (en octets)
 */
void nrf24_WriteRegMulti(uint8_t Reg, uint8_t *Data, uint8_t size){
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b084      	sub	sp, #16
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	4603      	mov	r3, r0
 80011a8:	6039      	str	r1, [r7, #0]
 80011aa:	71fb      	strb	r3, [r7, #7]
 80011ac:	4613      	mov	r3, r2
 80011ae:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[2];
	buf[0]=Reg|1<<5;
 80011b0:	79fb      	ldrb	r3, [r7, #7]
 80011b2:	f043 0320 	orr.w	r3, r3, #32
 80011b6:	b2db      	uxtb	r3, r3
 80011b8:	733b      	strb	r3, [r7, #12]
	//buf[1]=Data;

	selectCS();
 80011ba:	f7ff ffa1 	bl	8001100 <selectCS>
	HAL_SPI_Transmit(SPI_PROTO, &buf[0], 1, 100);
 80011be:	f107 010c 	add.w	r1, r7, #12
 80011c2:	2364      	movs	r3, #100	; 0x64
 80011c4:	2201      	movs	r2, #1
 80011c6:	4808      	ldr	r0, [pc, #32]	; (80011e8 <nrf24_WriteRegMulti+0x48>)
 80011c8:	f009 fa1b 	bl	800a602 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(SPI_PROTO, Data, size, 100);
 80011cc:	79bb      	ldrb	r3, [r7, #6]
 80011ce:	b29a      	uxth	r2, r3
 80011d0:	2364      	movs	r3, #100	; 0x64
 80011d2:	6839      	ldr	r1, [r7, #0]
 80011d4:	4804      	ldr	r0, [pc, #16]	; (80011e8 <nrf24_WriteRegMulti+0x48>)
 80011d6:	f009 fa14 	bl	800a602 <HAL_SPI_Transmit>

	unselectCS();
 80011da:	f7ff ff9d 	bl	8001118 <unselectCS>
}
 80011de:	bf00      	nop
 80011e0:	3710      	adds	r7, #16
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	2000980c 	.word	0x2000980c

080011ec <nrf24_ReadReg>:
 * @brief lit la valeur d'un registre du module
 *
 * @param Reg : Registre ou l'on veut lire la valeur
 * @return la valeur du registre
 */
uint8_t nrf24_ReadReg(uint8_t Reg){
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b084      	sub	sp, #16
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	4603      	mov	r3, r0
 80011f4:	71fb      	strb	r3, [r7, #7]
	uint8_t data=0;
 80011f6:	2300      	movs	r3, #0
 80011f8:	73fb      	strb	r3, [r7, #15]
	selectCS();
 80011fa:	f7ff ff81 	bl	8001100 <selectCS>
	HAL_SPI_Transmit(SPI_PROTO, &Reg, 1, 100);
 80011fe:	1df9      	adds	r1, r7, #7
 8001200:	2364      	movs	r3, #100	; 0x64
 8001202:	2201      	movs	r2, #1
 8001204:	4808      	ldr	r0, [pc, #32]	; (8001228 <nrf24_ReadReg+0x3c>)
 8001206:	f009 f9fc 	bl	800a602 <HAL_SPI_Transmit>
	HAL_SPI_Receive(SPI_PROTO, &data, 1, 100);
 800120a:	f107 010f 	add.w	r1, r7, #15
 800120e:	2364      	movs	r3, #100	; 0x64
 8001210:	2201      	movs	r2, #1
 8001212:	4805      	ldr	r0, [pc, #20]	; (8001228 <nrf24_ReadReg+0x3c>)
 8001214:	f009 fb31 	bl	800a87a <HAL_SPI_Receive>
	unselectCS();
 8001218:	f7ff ff7e 	bl	8001118 <unselectCS>
	return data;
 800121c:	7bfb      	ldrb	r3, [r7, #15]
}
 800121e:	4618      	mov	r0, r3
 8001220:	3710      	adds	r7, #16
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	2000980c 	.word	0x2000980c

0800122c <nrfsendcmd>:
/**
 * @brief Envoie une commande au module
 *
 * @param cmd : Commande a envoyer (voir datasheet module pour liste des commandes)
 */
void nrfsendcmd(uint8_t cmd){
 800122c:	b580      	push	{r7, lr}
 800122e:	b082      	sub	sp, #8
 8001230:	af00      	add	r7, sp, #0
 8001232:	4603      	mov	r3, r0
 8001234:	71fb      	strb	r3, [r7, #7]
	selectCS();
 8001236:	f7ff ff63 	bl	8001100 <selectCS>
	HAL_SPI_Transmit(SPI_PROTO, &cmd, 1, 100);
 800123a:	1df9      	adds	r1, r7, #7
 800123c:	2364      	movs	r3, #100	; 0x64
 800123e:	2201      	movs	r2, #1
 8001240:	4804      	ldr	r0, [pc, #16]	; (8001254 <nrfsendcmd+0x28>)
 8001242:	f009 f9de 	bl	800a602 <HAL_SPI_Transmit>
	unselectCS();
 8001246:	f7ff ff67 	bl	8001118 <unselectCS>
}
 800124a:	bf00      	nop
 800124c:	3708      	adds	r7, #8
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	2000980c 	.word	0x2000980c

08001258 <nrf24_Init>:

/**
 * @brief Initialise les diffï¿½rents registre du module
 */
void nrf24_Init(void){
 8001258:	b580      	push	{r7, lr}
 800125a:	af00      	add	r7, sp, #0
	disableCE();
 800125c:	f7ff ff74 	bl	8001148 <disableCE>
	nrf24_WriteReg(CONFIG, 0);
 8001260:	2100      	movs	r1, #0
 8001262:	2000      	movs	r0, #0
 8001264:	f7ff ff7c 	bl	8001160 <nrf24_WriteReg>
	nrf24_WriteReg(EN_AA, 0);
 8001268:	2100      	movs	r1, #0
 800126a:	2001      	movs	r0, #1
 800126c:	f7ff ff78 	bl	8001160 <nrf24_WriteReg>
	nrf24_WriteReg(EN_RXADDR, 0);
 8001270:	2100      	movs	r1, #0
 8001272:	2002      	movs	r0, #2
 8001274:	f7ff ff74 	bl	8001160 <nrf24_WriteReg>
	nrf24_WriteReg(SETUP_AW, 0x03);
 8001278:	2103      	movs	r1, #3
 800127a:	2003      	movs	r0, #3
 800127c:	f7ff ff70 	bl	8001160 <nrf24_WriteReg>
	nrf24_WriteReg(SETUP_RETR, 0);
 8001280:	2100      	movs	r1, #0
 8001282:	2004      	movs	r0, #4
 8001284:	f7ff ff6c 	bl	8001160 <nrf24_WriteReg>
	nrf24_WriteReg(RF_CH, 0);
 8001288:	2100      	movs	r1, #0
 800128a:	2005      	movs	r0, #5
 800128c:	f7ff ff68 	bl	8001160 <nrf24_WriteReg>
	nrf24_WriteReg(RF_SETUP, 0x0e);
 8001290:	210e      	movs	r1, #14
 8001292:	2006      	movs	r0, #6
 8001294:	f7ff ff64 	bl	8001160 <nrf24_WriteReg>
	enableCE();
 8001298:	f7ff ff4a 	bl	8001130 <enableCE>
}
 800129c:	bf00      	nop
 800129e:	bd80      	pop	{r7, pc}

080012a0 <nrf24_TxMode>:
 * @brief initialise le module en mode Tx (envoi de donnees)
 *
 * @param Address : l'adresse du module
 * @param channel : chaine du module (mettre a 10)
 */
void nrf24_TxMode(uint8_t *Address, uint8_t channel){
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b084      	sub	sp, #16
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
 80012a8:	460b      	mov	r3, r1
 80012aa:	70fb      	strb	r3, [r7, #3]
	disableCE();
 80012ac:	f7ff ff4c 	bl	8001148 <disableCE>
	nrf24_WriteReg(RF_CH, channel);
 80012b0:	78fb      	ldrb	r3, [r7, #3]
 80012b2:	4619      	mov	r1, r3
 80012b4:	2005      	movs	r0, #5
 80012b6:	f7ff ff53 	bl	8001160 <nrf24_WriteReg>
	nrf24_WriteRegMulti(TX_ADDR, Address, 5);
 80012ba:	2205      	movs	r2, #5
 80012bc:	6879      	ldr	r1, [r7, #4]
 80012be:	2010      	movs	r0, #16
 80012c0:	f7ff ff6e 	bl	80011a0 <nrf24_WriteRegMulti>

	//power up the device
	uint8_t config = nrf24_ReadReg(CONFIG);
 80012c4:	2000      	movs	r0, #0
 80012c6:	f7ff ff91 	bl	80011ec <nrf24_ReadReg>
 80012ca:	4603      	mov	r3, r0
 80012cc:	73fb      	strb	r3, [r7, #15]
	config=config | (1<<1);
 80012ce:	7bfb      	ldrb	r3, [r7, #15]
 80012d0:	f043 0302 	orr.w	r3, r3, #2
 80012d4:	73fb      	strb	r3, [r7, #15]
	nrf24_WriteReg(CONFIG, config);
 80012d6:	7bfb      	ldrb	r3, [r7, #15]
 80012d8:	4619      	mov	r1, r3
 80012da:	2000      	movs	r0, #0
 80012dc:	f7ff ff40 	bl	8001160 <nrf24_WriteReg>
	enableCE();
 80012e0:	f7ff ff26 	bl	8001130 <enableCE>
}
 80012e4:	bf00      	nop
 80012e6:	3710      	adds	r7, #16
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}

080012ec <nrf24_Transmit>:
 * @brief envoie une donnee et confirme son envoi
 *
 * @param data : pointeur vers la donnee a envoyer (32 bits)
 * @return true : donnee bien envoyee; false : donnee non envoyee
 */
uint8_t nrf24_Transmit(uint8_t *data){
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b084      	sub	sp, #16
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
	uint8_t cmdtosend = 0;
 80012f4:	2300      	movs	r3, #0
 80012f6:	737b      	strb	r3, [r7, #13]
	selectCS();
 80012f8:	f7ff ff02 	bl	8001100 <selectCS>

	cmdtosend=W_TX_PAYLOAD;
 80012fc:	23a0      	movs	r3, #160	; 0xa0
 80012fe:	737b      	strb	r3, [r7, #13]
	HAL_SPI_Transmit(SPI_PROTO, &cmdtosend, 1, 100);
 8001300:	f107 010d 	add.w	r1, r7, #13
 8001304:	2364      	movs	r3, #100	; 0x64
 8001306:	2201      	movs	r2, #1
 8001308:	4817      	ldr	r0, [pc, #92]	; (8001368 <nrf24_Transmit+0x7c>)
 800130a:	f009 f97a 	bl	800a602 <HAL_SPI_Transmit>

	HAL_SPI_Transmit(SPI_PROTO, data, 32, 100);
 800130e:	2364      	movs	r3, #100	; 0x64
 8001310:	2220      	movs	r2, #32
 8001312:	6879      	ldr	r1, [r7, #4]
 8001314:	4814      	ldr	r0, [pc, #80]	; (8001368 <nrf24_Transmit+0x7c>)
 8001316:	f009 f974 	bl	800a602 <HAL_SPI_Transmit>

	unselectCS();
 800131a:	f7ff fefd 	bl	8001118 <unselectCS>

	HAL_Delay(1);
 800131e:	2001      	movs	r0, #1
 8001320:	f003 f902 	bl	8004528 <HAL_Delay>
	uint8_t check = nrf24_ReadReg(RF_SETUP);
 8001324:	2006      	movs	r0, #6
 8001326:	f7ff ff61 	bl	80011ec <nrf24_ReadReg>
 800132a:	4603      	mov	r3, r0
 800132c:	73fb      	strb	r3, [r7, #15]
	uint8_t fifostatus = nrf24_ReadReg(FIFO_STATUS);
 800132e:	2017      	movs	r0, #23
 8001330:	f7ff ff5c 	bl	80011ec <nrf24_ReadReg>
 8001334:	4603      	mov	r3, r0
 8001336:	73bb      	strb	r3, [r7, #14]

	if((fifostatus&(1<<4)) && !(fifostatus&(1<<3))){
 8001338:	7bbb      	ldrb	r3, [r7, #14]
 800133a:	f003 0310 	and.w	r3, r3, #16
 800133e:	2b00      	cmp	r3, #0
 8001340:	d00c      	beq.n	800135c <nrf24_Transmit+0x70>
 8001342:	7bbb      	ldrb	r3, [r7, #14]
 8001344:	f003 0308 	and.w	r3, r3, #8
 8001348:	2b00      	cmp	r3, #0
 800134a:	d107      	bne.n	800135c <nrf24_Transmit+0x70>
		cmdtosend = FLUSH_TX;
 800134c:	23e1      	movs	r3, #225	; 0xe1
 800134e:	737b      	strb	r3, [r7, #13]
		nrfsendcmd(cmdtosend);
 8001350:	7b7b      	ldrb	r3, [r7, #13]
 8001352:	4618      	mov	r0, r3
 8001354:	f7ff ff6a 	bl	800122c <nrfsendcmd>

		return 1;
 8001358:	2301      	movs	r3, #1
 800135a:	e000      	b.n	800135e <nrf24_Transmit+0x72>
	}
	else
		return 0;
 800135c:	2300      	movs	r3, #0


}
 800135e:	4618      	mov	r0, r3
 8001360:	3710      	adds	r7, #16
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	2000980c 	.word	0x2000980c

0800136c <BSP_ACCELERO_Init>:
/**
 * @brief  Setx Accelerometer Initialization.
 * @param  None
 * @retval ACCELERO_OK if no problem during initialization
 */
uint8_t BSP_ACCELERO_Init(void) {
 800136c:	b580      	push	{r7, lr}
 800136e:	b086      	sub	sp, #24
 8001370:	af00      	add	r7, sp, #0
	uint8_t ret = ACCELERO_ERROR;
 8001372:	2301      	movs	r3, #1
 8001374:	75fb      	strb	r3, [r7, #23]
	uint16_t ctrl = 0x0000;
 8001376:	2300      	movs	r3, #0
 8001378:	82bb      	strh	r3, [r7, #20]
	LIS302DL_InitTypeDef lis302dl_initstruct;
	LIS302DL_FilterConfigTypeDef lis302dl_filter = { 0, 0, 0 };
 800137a:	2300      	movs	r3, #0
 800137c:	723b      	strb	r3, [r7, #8]
 800137e:	2300      	movs	r3, #0
 8001380:	727b      	strb	r3, [r7, #9]
 8001382:	2300      	movs	r3, #0
 8001384:	72bb      	strb	r3, [r7, #10]
	LIS3DSH_InitTypeDef l1s3dsh_InitStruct;

	if (Lis302dlDrv.ReadID() == I_AM_LIS302DL) {
 8001386:	4b3c      	ldr	r3, [pc, #240]	; (8001478 <BSP_ACCELERO_Init+0x10c>)
 8001388:	685b      	ldr	r3, [r3, #4]
 800138a:	4798      	blx	r3
 800138c:	4603      	mov	r3, r0
 800138e:	2b3b      	cmp	r3, #59	; 0x3b
 8001390:	d138      	bne.n	8001404 <BSP_ACCELERO_Init+0x98>
		/* Initialize the accelerometer driver structure */
		AcceleroDrv = &Lis302dlDrv;
 8001392:	4b3a      	ldr	r3, [pc, #232]	; (800147c <BSP_ACCELERO_Init+0x110>)
 8001394:	4a38      	ldr	r2, [pc, #224]	; (8001478 <BSP_ACCELERO_Init+0x10c>)
 8001396:	601a      	str	r2, [r3, #0]

		/* Set configuration of LIS302DL MEMS Accelerometer *********************/
		lis302dl_initstruct.Power_Mode = LIS302DL_LOWPOWERMODE_ACTIVE;
 8001398:	2340      	movs	r3, #64	; 0x40
 800139a:	733b      	strb	r3, [r7, #12]
		lis302dl_initstruct.Output_DataRate = LIS302DL_DATARATE_100;
 800139c:	2300      	movs	r3, #0
 800139e:	737b      	strb	r3, [r7, #13]
		lis302dl_initstruct.Axes_Enable = LIS302DL_XYZ_ENABLE;
 80013a0:	2307      	movs	r3, #7
 80013a2:	73bb      	strb	r3, [r7, #14]
		lis302dl_initstruct.Full_Scale = LIS302DL_FULLSCALE_2_3;
 80013a4:	2300      	movs	r3, #0
 80013a6:	73fb      	strb	r3, [r7, #15]
		lis302dl_initstruct.Self_Test = LIS302DL_SELFTEST_NORMAL;
 80013a8:	2300      	movs	r3, #0
 80013aa:	743b      	strb	r3, [r7, #16]

		/* Configure MEMS: data rate, power mode, full scale, self test and axes */
		ctrl = (uint16_t) (lis302dl_initstruct.Output_DataRate
 80013ac:	7b7a      	ldrb	r2, [r7, #13]
				| lis302dl_initstruct.Power_Mode
 80013ae:	7b3b      	ldrb	r3, [r7, #12]
		ctrl = (uint16_t) (lis302dl_initstruct.Output_DataRate
 80013b0:	4313      	orrs	r3, r2
 80013b2:	b2da      	uxtb	r2, r3
				| lis302dl_initstruct.Full_Scale | lis302dl_initstruct.Self_Test
 80013b4:	7bfb      	ldrb	r3, [r7, #15]
		ctrl = (uint16_t) (lis302dl_initstruct.Output_DataRate
 80013b6:	4313      	orrs	r3, r2
 80013b8:	b2da      	uxtb	r2, r3
				| lis302dl_initstruct.Full_Scale | lis302dl_initstruct.Self_Test
 80013ba:	7c3b      	ldrb	r3, [r7, #16]
		ctrl = (uint16_t) (lis302dl_initstruct.Output_DataRate
 80013bc:	4313      	orrs	r3, r2
 80013be:	b2da      	uxtb	r2, r3
				| lis302dl_initstruct.Axes_Enable);
 80013c0:	7bbb      	ldrb	r3, [r7, #14]
		ctrl = (uint16_t) (lis302dl_initstruct.Output_DataRate
 80013c2:	4313      	orrs	r3, r2
 80013c4:	b2db      	uxtb	r3, r3
 80013c6:	82bb      	strh	r3, [r7, #20]

		/* Configure the accelerometer main parameters */
		AcceleroDrv->Init(ctrl);
 80013c8:	4b2c      	ldr	r3, [pc, #176]	; (800147c <BSP_ACCELERO_Init+0x110>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	8aba      	ldrh	r2, [r7, #20]
 80013d0:	4610      	mov	r0, r2
 80013d2:	4798      	blx	r3

		/* MEMS High Pass Filter configuration */
		lis302dl_filter.HighPassFilter_Data_Selection =
 80013d4:	2320      	movs	r3, #32
 80013d6:	723b      	strb	r3, [r7, #8]
				LIS302DL_FILTEREDDATASELECTION_OUTPUTREGISTER;
		lis302dl_filter.HighPassFilter_CutOff_Frequency =
 80013d8:	2301      	movs	r3, #1
 80013da:	727b      	strb	r3, [r7, #9]
				LIS302DL_HIGHPASSFILTER_LEVEL_1;
		lis302dl_filter.HighPassFilter_Interrupt =
 80013dc:	230c      	movs	r3, #12
 80013de:	72bb      	strb	r3, [r7, #10]
				LIS302DL_HIGHPASSFILTERINTERRUPT_1_2;

		/* Configure MEMS high pass filter cut-off level, interrupt and data selection bits */
		ctrl = (uint8_t) (lis302dl_filter.HighPassFilter_Data_Selection
 80013e0:	7a3a      	ldrb	r2, [r7, #8]
				| lis302dl_filter.HighPassFilter_CutOff_Frequency
 80013e2:	7a7b      	ldrb	r3, [r7, #9]
		ctrl = (uint8_t) (lis302dl_filter.HighPassFilter_Data_Selection
 80013e4:	4313      	orrs	r3, r2
 80013e6:	b2da      	uxtb	r2, r3
				| lis302dl_filter.HighPassFilter_Interrupt);
 80013e8:	7abb      	ldrb	r3, [r7, #10]
		ctrl = (uint8_t) (lis302dl_filter.HighPassFilter_Data_Selection
 80013ea:	4313      	orrs	r3, r2
 80013ec:	b2db      	uxtb	r3, r3
 80013ee:	82bb      	strh	r3, [r7, #20]

		/* Configure the accelerometer LPF main parameters */
		AcceleroDrv->FilterConfig(ctrl);
 80013f0:	4b22      	ldr	r3, [pc, #136]	; (800147c <BSP_ACCELERO_Init+0x110>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	6a1b      	ldr	r3, [r3, #32]
 80013f6:	8aba      	ldrh	r2, [r7, #20]
 80013f8:	b2d2      	uxtb	r2, r2
 80013fa:	4610      	mov	r0, r2
 80013fc:	4798      	blx	r3

		ret = ACCELERO_OK;
 80013fe:	2300      	movs	r3, #0
 8001400:	75fb      	strb	r3, [r7, #23]
 8001402:	e034      	b.n	800146e <BSP_ACCELERO_Init+0x102>
	} else if (Lis3dshDrv.ReadID() == I_AM_LIS3DSH) {
 8001404:	4b1e      	ldr	r3, [pc, #120]	; (8001480 <BSP_ACCELERO_Init+0x114>)
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	4798      	blx	r3
 800140a:	4603      	mov	r3, r0
 800140c:	2b3f      	cmp	r3, #63	; 0x3f
 800140e:	d12c      	bne.n	800146a <BSP_ACCELERO_Init+0xfe>
		/* Initialize the accelerometer driver structure */
		AcceleroDrv = &Lis3dshDrv;
 8001410:	4b1a      	ldr	r3, [pc, #104]	; (800147c <BSP_ACCELERO_Init+0x110>)
 8001412:	4a1b      	ldr	r2, [pc, #108]	; (8001480 <BSP_ACCELERO_Init+0x114>)
 8001414:	601a      	str	r2, [r3, #0]

		/* Set configuration of LIS3DSH MEMS Accelerometer **********************/
		l1s3dsh_InitStruct.Output_DataRate = LIS3DSH_DATARATE_100;
 8001416:	2360      	movs	r3, #96	; 0x60
 8001418:	703b      	strb	r3, [r7, #0]
		l1s3dsh_InitStruct.Axes_Enable = LIS3DSH_XYZ_ENABLE;
 800141a:	2307      	movs	r3, #7
 800141c:	707b      	strb	r3, [r7, #1]
		l1s3dsh_InitStruct.SPI_Wire = LIS3DSH_SERIALINTERFACE_4WIRE;
 800141e:	2300      	movs	r3, #0
 8001420:	70bb      	strb	r3, [r7, #2]
		l1s3dsh_InitStruct.Self_Test = LIS3DSH_SELFTEST_NORMAL;
 8001422:	2300      	movs	r3, #0
 8001424:	70fb      	strb	r3, [r7, #3]
		l1s3dsh_InitStruct.Full_Scale = LIS3DSH_FULLSCALE_2;
 8001426:	2300      	movs	r3, #0
 8001428:	713b      	strb	r3, [r7, #4]
		l1s3dsh_InitStruct.Filter_BW = LIS3DSH_FILTER_BW_800;
 800142a:	2300      	movs	r3, #0
 800142c:	717b      	strb	r3, [r7, #5]

		/* Configure MEMS: power mode(ODR) and axes enable */
		ctrl = (uint16_t) (l1s3dsh_InitStruct.Output_DataRate
 800142e:	783a      	ldrb	r2, [r7, #0]
				| l1s3dsh_InitStruct.Axes_Enable);
 8001430:	787b      	ldrb	r3, [r7, #1]
		ctrl = (uint16_t) (l1s3dsh_InitStruct.Output_DataRate
 8001432:	4313      	orrs	r3, r2
 8001434:	b2db      	uxtb	r3, r3
 8001436:	82bb      	strh	r3, [r7, #20]

		/* Configure MEMS: full scale and self test */
		ctrl |= (uint16_t) ((l1s3dsh_InitStruct.SPI_Wire
 8001438:	78ba      	ldrb	r2, [r7, #2]
				| l1s3dsh_InitStruct.Self_Test | l1s3dsh_InitStruct.Full_Scale
 800143a:	78fb      	ldrb	r3, [r7, #3]
		ctrl |= (uint16_t) ((l1s3dsh_InitStruct.SPI_Wire
 800143c:	4313      	orrs	r3, r2
 800143e:	b2da      	uxtb	r2, r3
				| l1s3dsh_InitStruct.Self_Test | l1s3dsh_InitStruct.Full_Scale
 8001440:	793b      	ldrb	r3, [r7, #4]
		ctrl |= (uint16_t) ((l1s3dsh_InitStruct.SPI_Wire
 8001442:	4313      	orrs	r3, r2
 8001444:	b2da      	uxtb	r2, r3
				| l1s3dsh_InitStruct.Filter_BW) << 8);
 8001446:	797b      	ldrb	r3, [r7, #5]
		ctrl |= (uint16_t) ((l1s3dsh_InitStruct.SPI_Wire
 8001448:	4313      	orrs	r3, r2
 800144a:	b2db      	uxtb	r3, r3
 800144c:	b29b      	uxth	r3, r3
 800144e:	021b      	lsls	r3, r3, #8
 8001450:	b29a      	uxth	r2, r3
 8001452:	8abb      	ldrh	r3, [r7, #20]
 8001454:	4313      	orrs	r3, r2
 8001456:	82bb      	strh	r3, [r7, #20]

		/* Configure the accelerometer main parameters */
		AcceleroDrv->Init(ctrl);
 8001458:	4b08      	ldr	r3, [pc, #32]	; (800147c <BSP_ACCELERO_Init+0x110>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	8aba      	ldrh	r2, [r7, #20]
 8001460:	4610      	mov	r0, r2
 8001462:	4798      	blx	r3

		ret = ACCELERO_OK;
 8001464:	2300      	movs	r3, #0
 8001466:	75fb      	strb	r3, [r7, #23]
 8001468:	e001      	b.n	800146e <BSP_ACCELERO_Init+0x102>
	}

	else {
		ret = ACCELERO_ERROR;
 800146a:	2301      	movs	r3, #1
 800146c:	75fb      	strb	r3, [r7, #23]
	}
	return ret;
 800146e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001470:	4618      	mov	r0, r3
 8001472:	3718      	adds	r7, #24
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}
 8001478:	20000038 	.word	0x20000038
 800147c:	20009864 	.word	0x20009864
 8001480:	20000068 	.word	0x20000068

08001484 <BSP_ACCELERO_output_on_opendrain>:
		LIS302DL_LowpowerCmd(LIS302DL_LOWPOWERMODE_POWERDOWN);
	else if (Lis3dshDrv.ReadID() == I_AM_LIS3DSH)
		LIS3DSH_ODR_LowpowerCmd(LIS3DSH_DATARATE_POWERDOWN);
}

void BSP_ACCELERO_output_on_opendrain(void) {
 8001484:	b580      	push	{r7, lr}
 8001486:	b082      	sub	sp, #8
 8001488:	af00      	add	r7, sp, #0
	uint8_t tmp;
	tmp = 0xC0;
 800148a:	23c0      	movs	r3, #192	; 0xc0
 800148c:	71fb      	strb	r3, [r7, #7]
	if (Lis302dlDrv.ReadID() == I_AM_LIS302DL)
 800148e:	4b0e      	ldr	r3, [pc, #56]	; (80014c8 <BSP_ACCELERO_output_on_opendrain+0x44>)
 8001490:	685b      	ldr	r3, [r3, #4]
 8001492:	4798      	blx	r3
 8001494:	4603      	mov	r3, r0
 8001496:	2b3b      	cmp	r3, #59	; 0x3b
 8001498:	d106      	bne.n	80014a8 <BSP_ACCELERO_output_on_opendrain+0x24>
		ACCELERO_IO_Write(&tmp, LIS302DL_CTRL_REG3_ADDR, 1);
 800149a:	1dfb      	adds	r3, r7, #7
 800149c:	2201      	movs	r2, #1
 800149e:	2122      	movs	r1, #34	; 0x22
 80014a0:	4618      	mov	r0, r3
 80014a2:	f000 f921 	bl	80016e8 <ACCELERO_IO_Write>
	else if (Lis3dshDrv.ReadID() == I_AM_LIS3DSH)
		ACCELERO_IO_Write(&tmp, LIS3DSH_CTRL_REG3_ADDR, 1);

}
 80014a6:	e00b      	b.n	80014c0 <BSP_ACCELERO_output_on_opendrain+0x3c>
	else if (Lis3dshDrv.ReadID() == I_AM_LIS3DSH)
 80014a8:	4b08      	ldr	r3, [pc, #32]	; (80014cc <BSP_ACCELERO_output_on_opendrain+0x48>)
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	4798      	blx	r3
 80014ae:	4603      	mov	r3, r0
 80014b0:	2b3f      	cmp	r3, #63	; 0x3f
 80014b2:	d105      	bne.n	80014c0 <BSP_ACCELERO_output_on_opendrain+0x3c>
		ACCELERO_IO_Write(&tmp, LIS3DSH_CTRL_REG3_ADDR, 1);
 80014b4:	1dfb      	adds	r3, r7, #7
 80014b6:	2201      	movs	r2, #1
 80014b8:	2123      	movs	r1, #35	; 0x23
 80014ba:	4618      	mov	r0, r3
 80014bc:	f000 f914 	bl	80016e8 <ACCELERO_IO_Write>
}
 80014c0:	bf00      	nop
 80014c2:	3708      	adds	r7, #8
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	20000038 	.word	0x20000038
 80014cc:	20000068 	.word	0x20000068

080014d0 <BSP_ACCELERO_DeInit>:
	if (AcceleroDrv->Reset != NULL) {
		AcceleroDrv->Reset();
	}
}

void BSP_ACCELERO_DeInit(void) {
 80014d0:	b580      	push	{r7, lr}
 80014d2:	af00      	add	r7, sp, #0
	if (AcceleroDrv->DeInit != NULL) {
 80014d4:	4b05      	ldr	r3, [pc, #20]	; (80014ec <BSP_ACCELERO_DeInit+0x1c>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d003      	beq.n	80014e6 <BSP_ACCELERO_DeInit+0x16>
		AcceleroDrv->DeInit();
 80014de:	4b03      	ldr	r3, [pc, #12]	; (80014ec <BSP_ACCELERO_DeInit+0x1c>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014e4:	4798      	blx	r3
	}
}
 80014e6:	bf00      	nop
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	20009864 	.word	0x20009864

080014f0 <SPIx_Init>:
/**
 * @brief  SPIx Bus initialization
 * @param  None
 * @retval None
 */
static void SPIx_Init(void) {
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
	if (HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET) {
 80014f4:	4819      	ldr	r0, [pc, #100]	; (800155c <SPIx_Init+0x6c>)
 80014f6:	f009 fd9f 	bl	800b038 <HAL_SPI_GetState>
 80014fa:	4603      	mov	r3, r0
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d12a      	bne.n	8001556 <SPIx_Init+0x66>
		/* SPI configuration -----------------------------------------------------*/
		SpiHandle.Instance = DISCOVERY_SPIx;
 8001500:	4b16      	ldr	r3, [pc, #88]	; (800155c <SPIx_Init+0x6c>)
 8001502:	4a17      	ldr	r2, [pc, #92]	; (8001560 <SPIx_Init+0x70>)
 8001504:	601a      	str	r2, [r3, #0]
		SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001506:	4b15      	ldr	r3, [pc, #84]	; (800155c <SPIx_Init+0x6c>)
 8001508:	2218      	movs	r2, #24
 800150a:	61da      	str	r2, [r3, #28]
		SpiHandle.Init.Direction = SPI_DIRECTION_2LINES;
 800150c:	4b13      	ldr	r3, [pc, #76]	; (800155c <SPIx_Init+0x6c>)
 800150e:	2200      	movs	r2, #0
 8001510:	609a      	str	r2, [r3, #8]
		SpiHandle.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001512:	4b12      	ldr	r3, [pc, #72]	; (800155c <SPIx_Init+0x6c>)
 8001514:	2200      	movs	r2, #0
 8001516:	615a      	str	r2, [r3, #20]
		SpiHandle.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001518:	4b10      	ldr	r3, [pc, #64]	; (800155c <SPIx_Init+0x6c>)
 800151a:	2200      	movs	r2, #0
 800151c:	611a      	str	r2, [r3, #16]
		SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 800151e:	4b0f      	ldr	r3, [pc, #60]	; (800155c <SPIx_Init+0x6c>)
 8001520:	2200      	movs	r2, #0
 8001522:	629a      	str	r2, [r3, #40]	; 0x28
		SpiHandle.Init.CRCPolynomial = 7;
 8001524:	4b0d      	ldr	r3, [pc, #52]	; (800155c <SPIx_Init+0x6c>)
 8001526:	2207      	movs	r2, #7
 8001528:	62da      	str	r2, [r3, #44]	; 0x2c
		SpiHandle.Init.DataSize = SPI_DATASIZE_8BIT;
 800152a:	4b0c      	ldr	r3, [pc, #48]	; (800155c <SPIx_Init+0x6c>)
 800152c:	2200      	movs	r2, #0
 800152e:	60da      	str	r2, [r3, #12]
		SpiHandle.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001530:	4b0a      	ldr	r3, [pc, #40]	; (800155c <SPIx_Init+0x6c>)
 8001532:	2200      	movs	r2, #0
 8001534:	621a      	str	r2, [r3, #32]
		SpiHandle.Init.NSS = SPI_NSS_SOFT;
 8001536:	4b09      	ldr	r3, [pc, #36]	; (800155c <SPIx_Init+0x6c>)
 8001538:	f44f 7200 	mov.w	r2, #512	; 0x200
 800153c:	619a      	str	r2, [r3, #24]
		SpiHandle.Init.TIMode = SPI_TIMODE_DISABLED;
 800153e:	4b07      	ldr	r3, [pc, #28]	; (800155c <SPIx_Init+0x6c>)
 8001540:	2200      	movs	r2, #0
 8001542:	625a      	str	r2, [r3, #36]	; 0x24
		SpiHandle.Init.Mode = SPI_MODE_MASTER;
 8001544:	4b05      	ldr	r3, [pc, #20]	; (800155c <SPIx_Init+0x6c>)
 8001546:	f44f 7282 	mov.w	r2, #260	; 0x104
 800154a:	605a      	str	r2, [r3, #4]

		SPIx_MspInit();
 800154c:	f000 f844 	bl	80015d8 <SPIx_MspInit>
		HAL_SPI_Init(&SpiHandle);
 8001550:	4802      	ldr	r0, [pc, #8]	; (800155c <SPIx_Init+0x6c>)
 8001552:	f008 ffc3 	bl	800a4dc <HAL_SPI_Init>
	}
}
 8001556:	bf00      	nop
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	20009868 	.word	0x20009868
 8001560:	40013000 	.word	0x40013000

08001564 <SPIx_Deinit>:

static void SPIx_Deinit(void) {
 8001564:	b580      	push	{r7, lr}
 8001566:	af00      	add	r7, sp, #0
	SpiHandle.Instance = DISCOVERY_SPIx;
 8001568:	4b03      	ldr	r3, [pc, #12]	; (8001578 <SPIx_Deinit+0x14>)
 800156a:	4a04      	ldr	r2, [pc, #16]	; (800157c <SPIx_Deinit+0x18>)
 800156c:	601a      	str	r2, [r3, #0]
	HAL_SPI_DeInit(&SpiHandle);
 800156e:	4802      	ldr	r0, [pc, #8]	; (8001578 <SPIx_Deinit+0x14>)
 8001570:	f009 f81a 	bl	800a5a8 <HAL_SPI_DeInit>
}
 8001574:	bf00      	nop
 8001576:	bd80      	pop	{r7, pc}
 8001578:	20009868 	.word	0x20009868
 800157c:	40013000 	.word	0x40013000

08001580 <SPIx_WriteRead>:
 * @brief  Sends a Byte through the SPI interface and return the Byte received 
 *         from the SPI bus.
 * @param  Byte: Byte send.
 * @retval The received byte value
 */
static uint8_t SPIx_WriteRead(uint8_t Byte) {
 8001580:	b580      	push	{r7, lr}
 8001582:	b086      	sub	sp, #24
 8001584:	af02      	add	r7, sp, #8
 8001586:	4603      	mov	r3, r0
 8001588:	71fb      	strb	r3, [r7, #7]
	uint8_t receivedbyte = 0;
 800158a:	2300      	movs	r3, #0
 800158c:	73fb      	strb	r3, [r7, #15]

	/* Send a Byte through the SPI peripheral */
	/* Read byte from the SPI bus */
	if (HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t*) &Byte,
 800158e:	4b0a      	ldr	r3, [pc, #40]	; (80015b8 <SPIx_WriteRead+0x38>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f107 020f 	add.w	r2, r7, #15
 8001596:	1df9      	adds	r1, r7, #7
 8001598:	9300      	str	r3, [sp, #0]
 800159a:	2301      	movs	r3, #1
 800159c:	4807      	ldr	r0, [pc, #28]	; (80015bc <SPIx_WriteRead+0x3c>)
 800159e:	f009 faf2 	bl	800ab86 <HAL_SPI_TransmitReceive>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <SPIx_WriteRead+0x2c>
			(uint8_t*) &receivedbyte, 1, SpixTimeout) != HAL_OK) {
		SPIx_Error();
 80015a8:	f000 f80a 	bl	80015c0 <SPIx_Error>
	}

	return receivedbyte;
 80015ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80015ae:	4618      	mov	r0, r3
 80015b0:	3710      	adds	r7, #16
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	2000001c 	.word	0x2000001c
 80015bc:	20009868 	.word	0x20009868

080015c0 <SPIx_Error>:
/**
 * @brief  SPIx error treatment function.
 * @param  None
 * @retval None
 */
static void SPIx_Error(void) {
 80015c0:	b580      	push	{r7, lr}
 80015c2:	af00      	add	r7, sp, #0
	/* De-initialize the SPI communication bus */
	HAL_SPI_DeInit(&SpiHandle);
 80015c4:	4803      	ldr	r0, [pc, #12]	; (80015d4 <SPIx_Error+0x14>)
 80015c6:	f008 ffef 	bl	800a5a8 <HAL_SPI_DeInit>

	/* Re-Initialize the SPI communication bus */
	SPIx_Init();
 80015ca:	f7ff ff91 	bl	80014f0 <SPIx_Init>
}
 80015ce:	bf00      	nop
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	20009868 	.word	0x20009868

080015d8 <SPIx_MspInit>:
/**
 * @brief  SPI MSP Init.
 * @param  hspi: SPI handle
 * @retval None
 */
static void SPIx_MspInit(void) {
 80015d8:	b580      	push	{r7, lr}
 80015da:	b084      	sub	sp, #16
 80015dc:	af02      	add	r7, sp, #8
	/* Enable the SPI peripheral */
	DISCOVERY_SPIx_CLK_ENABLE();
 80015de:	4b13      	ldr	r3, [pc, #76]	; (800162c <SPIx_MspInit+0x54>)
 80015e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015e2:	4a12      	ldr	r2, [pc, #72]	; (800162c <SPIx_MspInit+0x54>)
 80015e4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80015e8:	6453      	str	r3, [r2, #68]	; 0x44
 80015ea:	4b10      	ldr	r3, [pc, #64]	; (800162c <SPIx_MspInit+0x54>)
 80015ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015ee:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80015f2:	607b      	str	r3, [r7, #4]
 80015f4:	687b      	ldr	r3, [r7, #4]

	/* Enable SCK, MOSI and MISO GPIO clocks */
	DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 80015f6:	4b0d      	ldr	r3, [pc, #52]	; (800162c <SPIx_MspInit+0x54>)
 80015f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015fa:	4a0c      	ldr	r2, [pc, #48]	; (800162c <SPIx_MspInit+0x54>)
 80015fc:	f043 0301 	orr.w	r3, r3, #1
 8001600:	6313      	str	r3, [r2, #48]	; 0x30
 8001602:	4b0a      	ldr	r3, [pc, #40]	; (800162c <SPIx_MspInit+0x54>)
 8001604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001606:	f003 0301 	and.w	r3, r3, #1
 800160a:	603b      	str	r3, [r7, #0]
 800160c:	683b      	ldr	r3, [r7, #0]

	/* SPI SCK, MOSI, MISO pin configuration */
	BSP_GPIO_PinCfg(DISCOVERY_SPIx_GPIO_PORT,
 800160e:	2305      	movs	r3, #5
 8001610:	9301      	str	r3, [sp, #4]
 8001612:	2301      	movs	r3, #1
 8001614:	9300      	str	r3, [sp, #0]
 8001616:	2302      	movs	r3, #2
 8001618:	2202      	movs	r2, #2
 800161a:	21e0      	movs	r1, #224	; 0xe0
 800161c:	4804      	ldr	r0, [pc, #16]	; (8001630 <SPIx_MspInit+0x58>)
 800161e:	f000 f92d 	bl	800187c <BSP_GPIO_PinCfg>
			(DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MISO_PIN
					| DISCOVERY_SPIx_MOSI_PIN), GPIO_MODE_AF_PP, GPIO_PULLDOWN,
			GPIO_SPEED_MEDIUM, DISCOVERY_SPIx_AF);
}
 8001622:	bf00      	nop
 8001624:	3708      	adds	r7, #8
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	40023800 	.word	0x40023800
 8001630:	40020000 	.word	0x40020000

08001634 <ACCELERO_IO_Init>:
/**
 * @brief  Configures the Accelerometer SPI interface.
 * @param  None
 * @retval None
 */
void ACCELERO_IO_Init(void) {
 8001634:	b580      	push	{r7, lr}
 8001636:	b084      	sub	sp, #16
 8001638:	af02      	add	r7, sp, #8
	/* Configure the Accelerometer Control pins --------------------------------*/
	/* Enable CS GPIO clock and configure GPIO pin for Accelerometer Chip select */
	ACCELERO_CS_GPIO_CLK_ENABLE();
 800163a:	4b10      	ldr	r3, [pc, #64]	; (800167c <ACCELERO_IO_Init+0x48>)
 800163c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800163e:	4a0f      	ldr	r2, [pc, #60]	; (800167c <ACCELERO_IO_Init+0x48>)
 8001640:	f043 0310 	orr.w	r3, r3, #16
 8001644:	6313      	str	r3, [r2, #48]	; 0x30
 8001646:	4b0d      	ldr	r3, [pc, #52]	; (800167c <ACCELERO_IO_Init+0x48>)
 8001648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800164a:	f003 0310 	and.w	r3, r3, #16
 800164e:	607b      	str	r3, [r7, #4]
 8001650:	687b      	ldr	r3, [r7, #4]

	/* Configure GPIO PIN for LIS Chip select */
	BSP_GPIO_PinCfg(ACCELERO_CS_GPIO_PORT, ACCELERO_CS_PIN, GPIO_MODE_OUTPUT_PP,
 8001652:	2300      	movs	r3, #0
 8001654:	9301      	str	r3, [sp, #4]
 8001656:	2301      	movs	r3, #1
 8001658:	9300      	str	r3, [sp, #0]
 800165a:	2300      	movs	r3, #0
 800165c:	2201      	movs	r2, #1
 800165e:	2108      	movs	r1, #8
 8001660:	4807      	ldr	r0, [pc, #28]	; (8001680 <ACCELERO_IO_Init+0x4c>)
 8001662:	f000 f90b 	bl	800187c <BSP_GPIO_PinCfg>
			GPIO_NOPULL, GPIO_SPEED_MEDIUM, 0);

	/* Deselect: Chip Select high */
	ACCELERO_CS_HIGH();
 8001666:	2201      	movs	r2, #1
 8001668:	2108      	movs	r1, #8
 800166a:	4805      	ldr	r0, [pc, #20]	; (8001680 <ACCELERO_IO_Init+0x4c>)
 800166c:	f007 fe9a 	bl	80093a4 <HAL_GPIO_WritePin>

	SPIx_Init();
 8001670:	f7ff ff3e 	bl	80014f0 <SPIx_Init>
}
 8001674:	bf00      	nop
 8001676:	3708      	adds	r7, #8
 8001678:	46bd      	mov	sp, r7
 800167a:	bd80      	pop	{r7, pc}
 800167c:	40023800 	.word	0x40023800
 8001680:	40021000 	.word	0x40021000

08001684 <ACCELERO_IO_DeInit>:

void ACCELERO_IO_DeInit(void) {
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0
	SPIx_Deinit();
 8001688:	f7ff ff6c 	bl	8001564 <SPIx_Deinit>
}
 800168c:	bf00      	nop
 800168e:	bd80      	pop	{r7, pc}

08001690 <ACCELERO_IO_ITConfig>:
 * @brief  Configures the Accelerometer INT2.
 *         EXTI0 is already used by user button so INT1 is not configured here.
 * @param  None
 * @retval None
 */
void ACCELERO_IO_ITConfig(void) {
 8001690:	b580      	push	{r7, lr}
 8001692:	b084      	sub	sp, #16
 8001694:	af02      	add	r7, sp, #8
	/* Enable INT2 GPIO clock and configure GPIO PINs to detect Interrupts */
	ACCELERO_INT_GPIO_CLK_ENABLE();
 8001696:	4b11      	ldr	r3, [pc, #68]	; (80016dc <ACCELERO_IO_ITConfig+0x4c>)
 8001698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800169a:	4a10      	ldr	r2, [pc, #64]	; (80016dc <ACCELERO_IO_ITConfig+0x4c>)
 800169c:	f043 0310 	orr.w	r3, r3, #16
 80016a0:	6313      	str	r3, [r2, #48]	; 0x30
 80016a2:	4b0e      	ldr	r3, [pc, #56]	; (80016dc <ACCELERO_IO_ITConfig+0x4c>)
 80016a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a6:	f003 0310 	and.w	r3, r3, #16
 80016aa:	607b      	str	r3, [r7, #4]
 80016ac:	687b      	ldr	r3, [r7, #4]

	/* Configure GPIO PINs to detect Interrupts */
	BSP_GPIO_PinCfg(ACCELERO_INT_GPIO_PORT, ACCELERO_INT2_PIN,
 80016ae:	2300      	movs	r3, #0
 80016b0:	9301      	str	r3, [sp, #4]
 80016b2:	2302      	movs	r3, #2
 80016b4:	9300      	str	r3, [sp, #0]
 80016b6:	2300      	movs	r3, #0
 80016b8:	4a09      	ldr	r2, [pc, #36]	; (80016e0 <ACCELERO_IO_ITConfig+0x50>)
 80016ba:	2102      	movs	r1, #2
 80016bc:	4809      	ldr	r0, [pc, #36]	; (80016e4 <ACCELERO_IO_ITConfig+0x54>)
 80016be:	f000 f8dd 	bl	800187c <BSP_GPIO_PinCfg>
			GPIO_MODE_IT_RISING, GPIO_NOPULL, GPIO_SPEED_FAST, 0);

	/* Enable and set Accelerometer INT2 to the lowest priority */
	HAL_NVIC_SetPriority((IRQn_Type) ACCELERO_INT2_EXTI_IRQn, 0x0F, 0);
 80016c2:	2200      	movs	r2, #0
 80016c4:	210f      	movs	r1, #15
 80016c6:	2007      	movs	r0, #7
 80016c8:	f003 f833 	bl	8004732 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ((IRQn_Type) ACCELERO_INT2_EXTI_IRQn);
 80016cc:	2007      	movs	r0, #7
 80016ce:	f003 f84c 	bl	800476a <HAL_NVIC_EnableIRQ>
}
 80016d2:	bf00      	nop
 80016d4:	3708      	adds	r7, #8
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	40023800 	.word	0x40023800
 80016e0:	10110000 	.word	0x10110000
 80016e4:	40021000 	.word	0x40021000

080016e8 <ACCELERO_IO_Write>:
 * @param  WriteAddr: Accelerometer's internal address to write to.
 * @param  NumByteToWrite: Number of bytes to write.
 * @retval None
 */
void ACCELERO_IO_Write(uint8_t *pBuffer, uint8_t WriteAddr,
		uint16_t NumByteToWrite) {
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
 80016f0:	460b      	mov	r3, r1
 80016f2:	70fb      	strb	r3, [r7, #3]
 80016f4:	4613      	mov	r3, r2
 80016f6:	803b      	strh	r3, [r7, #0]
	/* Configure the MS bit:
	 - When 0, the address will remain unchanged in multiple read/write commands.
	 - When 1, the address will be auto incremented in multiple read/write commands.
	 */
	if (NumByteToWrite > 0x01) {
 80016f8:	883b      	ldrh	r3, [r7, #0]
 80016fa:	2b01      	cmp	r3, #1
 80016fc:	d903      	bls.n	8001706 <ACCELERO_IO_Write+0x1e>
		WriteAddr |= (uint8_t) MULTIPLEBYTE_CMD;
 80016fe:	78fb      	ldrb	r3, [r7, #3]
 8001700:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001704:	70fb      	strb	r3, [r7, #3]
	}
	/* Set chip select Low at the start of the transmission */
	ACCELERO_CS_LOW();
 8001706:	2200      	movs	r2, #0
 8001708:	2108      	movs	r1, #8
 800170a:	480f      	ldr	r0, [pc, #60]	; (8001748 <ACCELERO_IO_Write+0x60>)
 800170c:	f007 fe4a 	bl	80093a4 <HAL_GPIO_WritePin>

	/* Send the Address of the indexed register */
	SPIx_WriteRead(WriteAddr);
 8001710:	78fb      	ldrb	r3, [r7, #3]
 8001712:	4618      	mov	r0, r3
 8001714:	f7ff ff34 	bl	8001580 <SPIx_WriteRead>

	/* Send the data that will be written into the device (MSB First) */
	while (NumByteToWrite >= 0x01) {
 8001718:	e00a      	b.n	8001730 <ACCELERO_IO_Write+0x48>
		SPIx_WriteRead(*pBuffer);
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	781b      	ldrb	r3, [r3, #0]
 800171e:	4618      	mov	r0, r3
 8001720:	f7ff ff2e 	bl	8001580 <SPIx_WriteRead>
		NumByteToWrite--;
 8001724:	883b      	ldrh	r3, [r7, #0]
 8001726:	3b01      	subs	r3, #1
 8001728:	803b      	strh	r3, [r7, #0]
		pBuffer++;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	3301      	adds	r3, #1
 800172e:	607b      	str	r3, [r7, #4]
	while (NumByteToWrite >= 0x01) {
 8001730:	883b      	ldrh	r3, [r7, #0]
 8001732:	2b00      	cmp	r3, #0
 8001734:	d1f1      	bne.n	800171a <ACCELERO_IO_Write+0x32>
	}

	/* Set chip select High at the end of the transmission */
	ACCELERO_CS_HIGH();
 8001736:	2201      	movs	r2, #1
 8001738:	2108      	movs	r1, #8
 800173a:	4803      	ldr	r0, [pc, #12]	; (8001748 <ACCELERO_IO_Write+0x60>)
 800173c:	f007 fe32 	bl	80093a4 <HAL_GPIO_WritePin>
}
 8001740:	bf00      	nop
 8001742:	3708      	adds	r7, #8
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}
 8001748:	40021000 	.word	0x40021000

0800174c <ACCELERO_IO_Read>:
 * @param  ReadAddr: Accelerometer's internal address to read from.
 * @param  NumByteToRead: number of bytes to read from the Accelerometer.
 * @retval None
 */
void ACCELERO_IO_Read(uint8_t *pBuffer, uint8_t ReadAddr,
		uint16_t NumByteToRead) {
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
 8001754:	460b      	mov	r3, r1
 8001756:	70fb      	strb	r3, [r7, #3]
 8001758:	4613      	mov	r3, r2
 800175a:	803b      	strh	r3, [r7, #0]
	if (NumByteToRead > 0x01) {
 800175c:	883b      	ldrh	r3, [r7, #0]
 800175e:	2b01      	cmp	r3, #1
 8001760:	d904      	bls.n	800176c <ACCELERO_IO_Read+0x20>
		ReadAddr |= (uint8_t) (READWRITE_CMD | MULTIPLEBYTE_CMD);
 8001762:	78fb      	ldrb	r3, [r7, #3]
 8001764:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8001768:	70fb      	strb	r3, [r7, #3]
 800176a:	e003      	b.n	8001774 <ACCELERO_IO_Read+0x28>
	} else {
		ReadAddr |= (uint8_t) READWRITE_CMD;
 800176c:	78fb      	ldrb	r3, [r7, #3]
 800176e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001772:	70fb      	strb	r3, [r7, #3]
	}
	/* Set chip select Low at the start of the transmission */
	ACCELERO_CS_LOW();
 8001774:	2200      	movs	r2, #0
 8001776:	2108      	movs	r1, #8
 8001778:	4810      	ldr	r0, [pc, #64]	; (80017bc <ACCELERO_IO_Read+0x70>)
 800177a:	f007 fe13 	bl	80093a4 <HAL_GPIO_WritePin>

	/* Send the Address of the indexed register */
	SPIx_WriteRead(ReadAddr);
 800177e:	78fb      	ldrb	r3, [r7, #3]
 8001780:	4618      	mov	r0, r3
 8001782:	f7ff fefd 	bl	8001580 <SPIx_WriteRead>

	/* Receive the data that will be read from the device (MSB First) */
	while (NumByteToRead > 0x00) {
 8001786:	e00c      	b.n	80017a2 <ACCELERO_IO_Read+0x56>
		/* Send dummy byte (0x00) to generate the SPI clock to ACCELEROMETER (Slave device) */
		*pBuffer = SPIx_WriteRead(DUMMY_BYTE);
 8001788:	2000      	movs	r0, #0
 800178a:	f7ff fef9 	bl	8001580 <SPIx_WriteRead>
 800178e:	4603      	mov	r3, r0
 8001790:	461a      	mov	r2, r3
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	701a      	strb	r2, [r3, #0]
		NumByteToRead--;
 8001796:	883b      	ldrh	r3, [r7, #0]
 8001798:	3b01      	subs	r3, #1
 800179a:	803b      	strh	r3, [r7, #0]
		pBuffer++;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	3301      	adds	r3, #1
 80017a0:	607b      	str	r3, [r7, #4]
	while (NumByteToRead > 0x00) {
 80017a2:	883b      	ldrh	r3, [r7, #0]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d1ef      	bne.n	8001788 <ACCELERO_IO_Read+0x3c>
	}

	/* Set chip select High at the end of the transmission */
	ACCELERO_CS_HIGH();
 80017a8:	2201      	movs	r2, #1
 80017aa:	2108      	movs	r1, #8
 80017ac:	4803      	ldr	r0, [pc, #12]	; (80017bc <ACCELERO_IO_Read+0x70>)
 80017ae:	f007 fdf9 	bl	80093a4 <HAL_GPIO_WritePin>
}
 80017b2:	bf00      	nop
 80017b4:	3708      	adds	r7, #8
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	40021000 	.word	0x40021000

080017c0 <GPIO_Configure>:
/**
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void GPIO_COnfigure(void)
 * @post	Activation des horloges des peripheriques GPIO, configuration en entree ou en sortie des broches choisies.
 */
void GPIO_Configure(void) {
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b088      	sub	sp, #32
 80017c4:	af02      	add	r7, sp, #8
	//Activation des horloges des peropheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f4_hal_rcc.h (417)
 80017c6:	4b2a      	ldr	r3, [pc, #168]	; (8001870 <GPIO_Configure+0xb0>)
 80017c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ca:	4a29      	ldr	r2, [pc, #164]	; (8001870 <GPIO_Configure+0xb0>)
 80017cc:	f043 0301 	orr.w	r3, r3, #1
 80017d0:	6313      	str	r3, [r2, #48]	; 0x30
 80017d2:	4b27      	ldr	r3, [pc, #156]	; (8001870 <GPIO_Configure+0xb0>)
 80017d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017d6:	f003 0301 	and.w	r3, r3, #1
 80017da:	617b      	str	r3, [r7, #20]
 80017dc:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80017de:	4b24      	ldr	r3, [pc, #144]	; (8001870 <GPIO_Configure+0xb0>)
 80017e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e2:	4a23      	ldr	r2, [pc, #140]	; (8001870 <GPIO_Configure+0xb0>)
 80017e4:	f043 0302 	orr.w	r3, r3, #2
 80017e8:	6313      	str	r3, [r2, #48]	; 0x30
 80017ea:	4b21      	ldr	r3, [pc, #132]	; (8001870 <GPIO_Configure+0xb0>)
 80017ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ee:	f003 0302 	and.w	r3, r3, #2
 80017f2:	613b      	str	r3, [r7, #16]
 80017f4:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80017f6:	4b1e      	ldr	r3, [pc, #120]	; (8001870 <GPIO_Configure+0xb0>)
 80017f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017fa:	4a1d      	ldr	r2, [pc, #116]	; (8001870 <GPIO_Configure+0xb0>)
 80017fc:	f043 0304 	orr.w	r3, r3, #4
 8001800:	6313      	str	r3, [r2, #48]	; 0x30
 8001802:	4b1b      	ldr	r3, [pc, #108]	; (8001870 <GPIO_Configure+0xb0>)
 8001804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001806:	f003 0304 	and.w	r3, r3, #4
 800180a:	60fb      	str	r3, [r7, #12]
 800180c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800180e:	4b18      	ldr	r3, [pc, #96]	; (8001870 <GPIO_Configure+0xb0>)
 8001810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001812:	4a17      	ldr	r2, [pc, #92]	; (8001870 <GPIO_Configure+0xb0>)
 8001814:	f043 0308 	orr.w	r3, r3, #8
 8001818:	6313      	str	r3, [r2, #48]	; 0x30
 800181a:	4b15      	ldr	r3, [pc, #84]	; (8001870 <GPIO_Configure+0xb0>)
 800181c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181e:	f003 0308 	and.w	r3, r3, #8
 8001822:	60bb      	str	r3, [r7, #8]
 8001824:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001826:	4b12      	ldr	r3, [pc, #72]	; (8001870 <GPIO_Configure+0xb0>)
 8001828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800182a:	4a11      	ldr	r2, [pc, #68]	; (8001870 <GPIO_Configure+0xb0>)
 800182c:	f043 0310 	orr.w	r3, r3, #16
 8001830:	6313      	str	r3, [r2, #48]	; 0x30
 8001832:	4b0f      	ldr	r3, [pc, #60]	; (8001870 <GPIO_Configure+0xb0>)
 8001834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001836:	f003 0310 	and.w	r3, r3, #16
 800183a:	607b      	str	r3, [r7, #4]
 800183c:	687b      	ldr	r3, [r7, #4]

	//BOUTON
	BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_0, GPIO_MODE_INPUT, GPIO_NOPULL,
 800183e:	2300      	movs	r3, #0
 8001840:	9301      	str	r3, [sp, #4]
 8001842:	2302      	movs	r3, #2
 8001844:	9300      	str	r3, [sp, #0]
 8001846:	2300      	movs	r3, #0
 8001848:	2200      	movs	r2, #0
 800184a:	2101      	movs	r1, #1
 800184c:	4809      	ldr	r0, [pc, #36]	; (8001874 <GPIO_Configure+0xb4>)
 800184e:	f000 f815 	bl	800187c <BSP_GPIO_PinCfg>
			GPIO_SPEED_FAST, 0);

	BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_0, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL,
 8001852:	2300      	movs	r3, #0
 8001854:	9301      	str	r3, [sp, #4]
 8001856:	2302      	movs	r3, #2
 8001858:	9300      	str	r3, [sp, #0]
 800185a:	2300      	movs	r3, #0
 800185c:	2201      	movs	r2, #1
 800185e:	2101      	movs	r1, #1
 8001860:	4805      	ldr	r0, [pc, #20]	; (8001878 <GPIO_Configure+0xb8>)
 8001862:	f000 f80b 	bl	800187c <BSP_GPIO_PinCfg>
			GPIO_SPEED_FAST, 0);
}
 8001866:	bf00      	nop
 8001868:	3718      	adds	r7, #24
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	40023800 	.word	0x40023800
 8001874:	40020000 	.word	0x40020000
 8001878:	40020800 	.word	0x40020800

0800187c <BSP_GPIO_PinCfg>:
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_FAST (50MHz), GPIO_SPEED_HIGH (100MHz)
 * @param GPIO_Alternate : voir stm32f4xx_hal_gpio_ex.h (Uniquement pour GPIO_Mode = GPIO_MODE_AF_PP ou GPIO_MODE_AF_OD, mettre à 0 sinon
 */
void BSP_GPIO_PinCfg(GPIO_TypeDef *GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode,
		uint32_t GPIO_Pull, uint32_t GPIO_Speed, uint32_t GPIO_Alternate) {
 800187c:	b580      	push	{r7, lr}
 800187e:	b08a      	sub	sp, #40	; 0x28
 8001880:	af00      	add	r7, sp, #0
 8001882:	60f8      	str	r0, [r7, #12]
 8001884:	60b9      	str	r1, [r7, #8]
 8001886:	607a      	str	r2, [r7, #4]
 8001888:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;//Structure contenant les arguments de la fonction GPIO_Init

	GPIO_InitStructure.Pin = GPIO_Pin;
 800188a:	68bb      	ldr	r3, [r7, #8]
 800188c:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Mode = GPIO_Mode;
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Pull = GPIO_Pull;
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	61fb      	str	r3, [r7, #28]
	GPIO_InitStructure.Speed = GPIO_Speed;
 8001896:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001898:	623b      	str	r3, [r7, #32]
	GPIO_InitStructure.Alternate = GPIO_Alternate;
 800189a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800189c:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 800189e:	f107 0314 	add.w	r3, r7, #20
 80018a2:	4619      	mov	r1, r3
 80018a4:	68f8      	ldr	r0, [r7, #12]
 80018a6:	f007 fbdd 	bl	8009064 <HAL_GPIO_Init>
}
 80018aa:	bf00      	nop
 80018ac:	3728      	adds	r7, #40	; 0x28
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}
	...

080018b4 <SYS_init>:

/*
 * @func SYS_init(void)
 * @brief	initialise les horloges du microcontroleur selon les fréquences indiquées en macro.
 */
void SYS_init(void) {
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b094      	sub	sp, #80	; 0x50
 80018b8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStructure;
	RCC_ClkInitTypeDef RCC_ClkInitStructure;

	__HAL_RCC_PWR_CLK_ENABLE();
 80018ba:	4b38      	ldr	r3, [pc, #224]	; (800199c <SYS_init+0xe8>)
 80018bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018be:	4a37      	ldr	r2, [pc, #220]	; (800199c <SYS_init+0xe8>)
 80018c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018c4:	6413      	str	r3, [r2, #64]	; 0x40
 80018c6:	4b35      	ldr	r3, [pc, #212]	; (800199c <SYS_init+0xe8>)
 80018c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018ce:	60bb      	str	r3, [r7, #8]
 80018d0:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80018d2:	4b33      	ldr	r3, [pc, #204]	; (80019a0 <SYS_init+0xec>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4a32      	ldr	r2, [pc, #200]	; (80019a0 <SYS_init+0xec>)
 80018d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018dc:	6013      	str	r3, [r2, #0]
 80018de:	4b30      	ldr	r3, [pc, #192]	; (80019a0 <SYS_init+0xec>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018e6:	607b      	str	r3, [r7, #4]
 80018e8:	687b      	ldr	r3, [r7, #4]

	HAL_RCC_DeInit();
 80018ea:	f008 f8bb 	bl	8009a64 <HAL_RCC_DeInit>

	/* Oscillateur externe */
	//ErrorStatus HSEStartUpStatus;
	//RCC_HSEConfig(RCC_HSE_ON);
	//HSEStartUpStatus = RCC_WaitForHSEStartUp();
	RCC_OscInitStructure.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80018ee:	2301      	movs	r3, #1
 80018f0:	623b      	str	r3, [r7, #32]
	RCC_OscInitStructure.HSEState = RCC_HSE_ON;
 80018f2:	2301      	movs	r3, #1
 80018f4:	627b      	str	r3, [r7, #36]	; 0x24

	RCC_OscInitStructure.PLL.PLLState = RCC_PLL_ON;
 80018f6:	2302      	movs	r3, #2
 80018f8:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStructure.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80018fa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80018fe:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStructure.PLL.PLLM = PLLM1;
 8001900:	2308      	movs	r3, #8
 8001902:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStructure.PLL.PLLN = PLLN1;
 8001904:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001908:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStructure.PLL.PLLP = PLLP1;
 800190a:	2302      	movs	r3, #2
 800190c:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStructure.PLL.PLLQ = PLLQ1;
 800190e:	2307      	movs	r3, #7
 8001910:	64fb      	str	r3, [r7, #76]	; 0x4c

	if (HAL_RCC_OscConfig(&RCC_OscInitStructure) != HAL_OK) {
 8001912:	f107 0320 	add.w	r3, r7, #32
 8001916:	4618      	mov	r0, r3
 8001918:	f008 f8ee 	bl	8009af8 <HAL_RCC_OscConfig>
		// Erreur à gérer
	}

	//Voir page 60 du manuel de reference
	//FLASH_SetLatency(FLASH_WAIT_CYCLES);
	__HAL_FLASH_SET_LATENCY(FLASH_WAIT_CYCLES);
 800191c:	4b21      	ldr	r3, [pc, #132]	; (80019a4 <SYS_init+0xf0>)
 800191e:	2205      	movs	r2, #5
 8001920:	701a      	strb	r2, [r3, #0]

	//Défini la clock HSE pour avoir des valeurs correcte pour RCC_GetClocksFreq()
	RCC_SetHSEFreq(CPU_EXTERNAL_CLOCK_HZ);
 8001922:	4821      	ldr	r0, [pc, #132]	; (80019a8 <SYS_init+0xf4>)
 8001924:	f008 f8da 	bl	8009adc <RCC_SetHSEFreq>
	/* PCLK1 = HCLK/2, PCLK2 = HCLK | HCLK = SYSCLK */
	//Pour savoir si les valeurs sont correctes, veuillez changer HCLK_CHOOSEN_DIV, PCLK1_CHOOSEN_DIV et PCLK2_CHOOSEN_DIV. Une erreur de précompilation indiquera s'il y a un problème
	//RCC_HCLKConfig(RCC_SYSCLK_Div1);
	//RCC_PCLK1Config(RCC_HCLK_Div4);
	//RCC_PCLK2Config(RCC_HCLK_Div2);
	RCC_ClkInitStructure.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1
 8001928:	230f      	movs	r3, #15
 800192a:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_SYSCLK;
	RCC_ClkInitStructure.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800192c:	2300      	movs	r3, #0
 800192e:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStructure.APB1CLKDivider = RCC_HCLK_DIV4;
 8001930:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001934:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStructure.APB2CLKDivider = RCC_HCLK_DIV2;
 8001936:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800193a:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStructure.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800193c:	2302      	movs	r3, #2
 800193e:	613b      	str	r3, [r7, #16]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStructure, FLASH_WAIT_CYCLES)
 8001940:	f107 030c 	add.w	r3, r7, #12
 8001944:	2105      	movs	r1, #5
 8001946:	4618      	mov	r0, r3
 8001948:	f008 fb30 	bl	8009fac <HAL_RCC_ClockConfig>
	//while (RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET){}
	/* Select PLL as system clock source */
	//RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
	//while (RCC_GetSYSCLKSource() != 0x08){}

	SystemCoreClockUpdate();
 800194c:	f00a fa26 	bl	800bd9c <SystemCoreClockUpdate>

	//Pas de subpriority sur les interruptions
	//NVIC_PriorityGroupConfig(NVIC_PriorityGroup_4);
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001950:	2003      	movs	r0, #3
 8001952:	f002 fee3 	bl	800471c <HAL_NVIC_SetPriorityGrouping>

	//Activation de l'exception Division par 0
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;	//
 8001956:	4b15      	ldr	r3, [pc, #84]	; (80019ac <SYS_init+0xf8>)
 8001958:	695b      	ldr	r3, [r3, #20]
 800195a:	4a14      	ldr	r2, [pc, #80]	; (80019ac <SYS_init+0xf8>)
 800195c:	f043 0310 	orr.w	r3, r3, #16
 8001960:	6153      	str	r3, [r2, #20]

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0);
 8001962:	4b13      	ldr	r3, [pc, #76]	; (80019b0 <SYS_init+0xfc>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	6898      	ldr	r0, [r3, #8]
 8001968:	2300      	movs	r3, #0
 800196a:	2202      	movs	r2, #2
 800196c:	2100      	movs	r1, #0
 800196e:	f00a ff6d 	bl	800c84c <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0);
 8001972:	4b0f      	ldr	r3, [pc, #60]	; (80019b0 <SYS_init+0xfc>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	68d8      	ldr	r0, [r3, #12]
 8001978:	2300      	movs	r3, #0
 800197a:	2202      	movs	r2, #2
 800197c:	2100      	movs	r1, #0
 800197e:	f00a ff65 	bl	800c84c <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0);
 8001982:	4b0b      	ldr	r3, [pc, #44]	; (80019b0 <SYS_init+0xfc>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	6858      	ldr	r0, [r3, #4]
 8001988:	2300      	movs	r3, #0
 800198a:	2202      	movs	r2, #2
 800198c:	2100      	movs	r1, #0
 800198e:	f00a ff5d 	bl	800c84c <setvbuf>
}
 8001992:	bf00      	nop
 8001994:	3750      	adds	r7, #80	; 0x50
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	40023800 	.word	0x40023800
 80019a0:	40007000 	.word	0x40007000
 80019a4:	40023c00 	.word	0x40023c00
 80019a8:	007a1200 	.word	0x007a1200
 80019ac:	e000ed00 	.word	0xe000ed00
 80019b0:	200000b0 	.word	0x200000b0

080019b4 <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status) {
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b082      	sub	sp, #8
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 80019bc:	2204      	movs	r2, #4
 80019be:	4902      	ldr	r1, [pc, #8]	; (80019c8 <_exit+0x14>)
 80019c0:	2001      	movs	r0, #1
 80019c2:	f000 f915 	bl	8001bf0 <_write>
	while (1) {
 80019c6:	e7fe      	b.n	80019c6 <_exit+0x12>
 80019c8:	0800d650 	.word	0x0800d650

080019cc <_close>:
		;
	}
}

__attribute__((weak))
int _close(int file) {
 80019cc:	b480      	push	{r7}
 80019ce:	b083      	sub	sp, #12
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
	return -1;
 80019d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019d8:	4618      	mov	r0, r3
 80019da:	370c      	adds	r7, #12
 80019dc:	46bd      	mov	sp, r7
 80019de:	bc80      	pop	{r7}
 80019e0:	4770      	bx	lr

080019e2 <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file, struct stat *st) {
 80019e2:	b480      	push	{r7}
 80019e4:	b083      	sub	sp, #12
 80019e6:	af00      	add	r7, sp, #0
 80019e8:	6078      	str	r0, [r7, #4]
 80019ea:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80019f2:	605a      	str	r2, [r3, #4]
	return 0;
 80019f4:	2300      	movs	r3, #0
}
 80019f6:	4618      	mov	r0, r3
 80019f8:	370c      	adds	r7, #12
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bc80      	pop	{r7}
 80019fe:	4770      	bx	lr

08001a00 <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 8001a00:	b480      	push	{r7}
 8001a02:	af00      	add	r7, sp, #0
	return 1;
 8001a04:	2301      	movs	r3, #1
}
 8001a06:	4618      	mov	r0, r3
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bc80      	pop	{r7}
 8001a0c:	4770      	bx	lr

08001a0e <_isatty>:
/*
 isatty
 Query whether output stream is a terminal. For consistency with the other minimal implementations,
 */
__attribute__((weak))
int _isatty(int file) {
 8001a0e:	b580      	push	{r7, lr}
 8001a10:	b082      	sub	sp, #8
 8001a12:	af00      	add	r7, sp, #0
 8001a14:	6078      	str	r0, [r7, #4]
 8001a16:	687b      	ldr	r3, [r7, #4]
	switch (file) {
 8001a18:	2b02      	cmp	r3, #2
 8001a1a:	d801      	bhi.n	8001a20 <_isatty+0x12>
	case STDOUT_FILENO:
	case STDERR_FILENO:
	case STDIN_FILENO:
		return 1;
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	e005      	b.n	8001a2c <_isatty+0x1e>
	default:
		//errno = ENOTTY;
		errno = EBADF;
 8001a20:	f00a fa80 	bl	800bf24 <__errno>
 8001a24:	4603      	mov	r3, r0
 8001a26:	2209      	movs	r2, #9
 8001a28:	601a      	str	r2, [r3, #0]
		return 0;
 8001a2a:	2300      	movs	r3, #0
	}
}
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	3708      	adds	r7, #8
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bd80      	pop	{r7, pc}

08001a34 <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid, int sig) {
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b082      	sub	sp, #8
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
 8001a3c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001a3e:	f00a fa71 	bl	800bf24 <__errno>
 8001a42:	4603      	mov	r3, r0
 8001a44:	2216      	movs	r2, #22
 8001a46:	601a      	str	r2, [r3, #0]
	return (-1);
 8001a48:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	3708      	adds	r7, #8
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}

08001a54 <_lseek>:
/*
 lseek
 Set position in a file. Minimal implementation:
 */
__attribute__((weak))
int _lseek(int file, int ptr, int dir) {
 8001a54:	b480      	push	{r7}
 8001a56:	b085      	sub	sp, #20
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	60f8      	str	r0, [r7, #12]
 8001a5c:	60b9      	str	r1, [r7, #8]
 8001a5e:	607a      	str	r2, [r7, #4]
	return 0;
 8001a60:	2300      	movs	r3, #0
}
 8001a62:	4618      	mov	r0, r3
 8001a64:	3714      	adds	r7, #20
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bc80      	pop	{r7}
 8001a6a:	4770      	bx	lr

08001a6c <_sbrk>:
 sbrk
 Increase program data space.
 Malloc and related functions depend on this
 */
__attribute__((weak))
 caddr_t _sbrk(int incr) {
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b084      	sub	sp, #16
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
	static int *heap_current = 0;
	static int *heap_end_address = 0;

	int *prev_heap_end;

	if (heap_current == 0)
 8001a74:	4b19      	ldr	r3, [pc, #100]	; (8001adc <_sbrk+0x70>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d102      	bne.n	8001a82 <_sbrk+0x16>
		heap_current = &heap_start;
 8001a7c:	4b17      	ldr	r3, [pc, #92]	; (8001adc <_sbrk+0x70>)
 8001a7e:	4a18      	ldr	r2, [pc, #96]	; (8001ae0 <_sbrk+0x74>)
 8001a80:	601a      	str	r2, [r3, #0]

	if (heap_end_address == 0)
 8001a82:	4b18      	ldr	r3, [pc, #96]	; (8001ae4 <_sbrk+0x78>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d102      	bne.n	8001a90 <_sbrk+0x24>
		heap_end_address = &heap_end;
 8001a8a:	4b16      	ldr	r3, [pc, #88]	; (8001ae4 <_sbrk+0x78>)
 8001a8c:	4a16      	ldr	r2, [pc, #88]	; (8001ae8 <_sbrk+0x7c>)
 8001a8e:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_current;
 8001a90:	4b12      	ldr	r3, [pc, #72]	; (8001adc <_sbrk+0x70>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	60fb      	str	r3, [r7, #12]

	//char * stack = (char*) __get_MSP();

	if (heap_current + incr > heap_end_address) {
 8001a96:	4b11      	ldr	r3, [pc, #68]	; (8001adc <_sbrk+0x70>)
 8001a98:	681a      	ldr	r2, [r3, #0]
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	009b      	lsls	r3, r3, #2
 8001a9e:	441a      	add	r2, r3
 8001aa0:	4b10      	ldr	r3, [pc, #64]	; (8001ae4 <_sbrk+0x78>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	429a      	cmp	r2, r3
 8001aa6:	d90c      	bls.n	8001ac2 <_sbrk+0x56>
		_write(STDERR_FILENO, "Heap overflow\n", 25);
 8001aa8:	2219      	movs	r2, #25
 8001aaa:	4910      	ldr	r1, [pc, #64]	; (8001aec <_sbrk+0x80>)
 8001aac:	2002      	movs	r0, #2
 8001aae:	f000 f89f 	bl	8001bf0 <_write>
		errno = ENOMEM;
 8001ab2:	f00a fa37 	bl	800bf24 <__errno>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	220c      	movs	r2, #12
 8001aba:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001abc:	f04f 33ff 	mov.w	r3, #4294967295
 8001ac0:	e007      	b.n	8001ad2 <_sbrk+0x66>
	}

	heap_current += incr;
 8001ac2:	4b06      	ldr	r3, [pc, #24]	; (8001adc <_sbrk+0x70>)
 8001ac4:	681a      	ldr	r2, [r3, #0]
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	009b      	lsls	r3, r3, #2
 8001aca:	4413      	add	r3, r2
 8001acc:	4a03      	ldr	r2, [pc, #12]	; (8001adc <_sbrk+0x70>)
 8001ace:	6013      	str	r3, [r2, #0]
	return (caddr_t) prev_heap_end;
 8001ad0:	68fb      	ldr	r3, [r7, #12]
}
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	3710      	adds	r7, #16
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	20009904 	.word	0x20009904
 8001ae0:	20009e4c 	.word	0x20009e4c
 8001ae4:	2000990c 	.word	0x2000990c
 8001ae8:	2000de4c 	.word	0x2000de4c
 8001aec:	0800d658 	.word	0x0800d658

08001af0 <_sbrk_r>:

void* _sbrk_r(struct _reent *ptr, ptrdiff_t incr) {
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b084      	sub	sp, #16
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
 8001af8:	6039      	str	r1, [r7, #0]
	char *ret;

	errno = 0;
 8001afa:	f00a fa13 	bl	800bf24 <__errno>
 8001afe:	4603      	mov	r3, r0
 8001b00:	2200      	movs	r2, #0
 8001b02:	601a      	str	r2, [r3, #0]
	if ((ret = (char*) (_sbrk(incr))) == (void*) -1 && errno != 0)
 8001b04:	6838      	ldr	r0, [r7, #0]
 8001b06:	f7ff ffb1 	bl	8001a6c <_sbrk>
 8001b0a:	60f8      	str	r0, [r7, #12]
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b12:	d10b      	bne.n	8001b2c <_sbrk_r+0x3c>
 8001b14:	f00a fa06 	bl	800bf24 <__errno>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d005      	beq.n	8001b2c <_sbrk_r+0x3c>
		ptr->_errno = errno;
 8001b20:	f00a fa00 	bl	800bf24 <__errno>
 8001b24:	4603      	mov	r3, r0
 8001b26:	681a      	ldr	r2, [r3, #0]
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	601a      	str	r2, [r3, #0]
	return ret;
 8001b2c:	68fb      	ldr	r3, [r7, #12]
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3710      	adds	r7, #16
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
	...

08001b38 <SYS_set_std_usart>:

 return (caddr_t) prev_heap;
 }
 */

void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err) {
 8001b38:	b480      	push	{r7}
 8001b3a:	b083      	sub	sp, #12
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	4603      	mov	r3, r0
 8001b40:	71fb      	strb	r3, [r7, #7]
 8001b42:	460b      	mov	r3, r1
 8001b44:	71bb      	strb	r3, [r7, #6]
 8001b46:	4613      	mov	r3, r2
 8001b48:	717b      	strb	r3, [r7, #5]
	stdin_usart = in;
 8001b4a:	4a07      	ldr	r2, [pc, #28]	; (8001b68 <SYS_set_std_usart+0x30>)
 8001b4c:	79fb      	ldrb	r3, [r7, #7]
 8001b4e:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 8001b50:	4a06      	ldr	r2, [pc, #24]	; (8001b6c <SYS_set_std_usart+0x34>)
 8001b52:	79bb      	ldrb	r3, [r7, #6]
 8001b54:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 8001b56:	4a06      	ldr	r2, [pc, #24]	; (8001b70 <SYS_set_std_usart+0x38>)
 8001b58:	797b      	ldrb	r3, [r7, #5]
 8001b5a:	7013      	strb	r3, [r2, #0]
}
 8001b5c:	bf00      	nop
 8001b5e:	370c      	adds	r7, #12
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bc80      	pop	{r7}
 8001b64:	4770      	bx	lr
 8001b66:	bf00      	nop
 8001b68:	200098fe 	.word	0x200098fe
 8001b6c:	200098fc 	.word	0x200098fc
 8001b70:	200098fd 	.word	0x200098fd

08001b74 <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b088      	sub	sp, #32
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	60f8      	str	r0, [r7, #12]
 8001b7c:	60b9      	str	r1, [r7, #8]
 8001b7e:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 8001b80:	2300      	movs	r3, #0
 8001b82:	61bb      	str	r3, [r7, #24]
	switch (file) {
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d122      	bne.n	8001bd0 <_read+0x5c>
	case STDIN_FILENO:
		for (n = 0; n < len; n++) {
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	61fb      	str	r3, [r7, #28]
 8001b8e:	e01a      	b.n	8001bc6 <_read+0x52>
			/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
			 char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
			char c;
			while (!UART_data_ready(stdin_usart))
 8001b90:	bf00      	nop
 8001b92:	4b16      	ldr	r3, [pc, #88]	; (8001bec <_read+0x78>)
 8001b94:	781b      	ldrb	r3, [r3, #0]
 8001b96:	4618      	mov	r0, r3
 8001b98:	f000 fca6 	bl	80024e8 <UART_data_ready>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d0f7      	beq.n	8001b92 <_read+0x1e>
				;	//Blocant.
			c = UART_get_next_byte(stdin_usart);
 8001ba2:	4b12      	ldr	r3, [pc, #72]	; (8001bec <_read+0x78>)
 8001ba4:	781b      	ldrb	r3, [r3, #0]
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f000 fcbc 	bl	8002524 <UART_get_next_byte>
 8001bac:	4603      	mov	r3, r0
 8001bae:	75fb      	strb	r3, [r7, #23]
			*ptr++ = c;
 8001bb0:	68bb      	ldr	r3, [r7, #8]
 8001bb2:	1c5a      	adds	r2, r3, #1
 8001bb4:	60ba      	str	r2, [r7, #8]
 8001bb6:	7dfa      	ldrb	r2, [r7, #23]
 8001bb8:	701a      	strb	r2, [r3, #0]
			num++;
 8001bba:	69bb      	ldr	r3, [r7, #24]
 8001bbc:	3301      	adds	r3, #1
 8001bbe:	61bb      	str	r3, [r7, #24]
		for (n = 0; n < len; n++) {
 8001bc0:	69fb      	ldr	r3, [r7, #28]
 8001bc2:	3301      	adds	r3, #1
 8001bc4:	61fb      	str	r3, [r7, #28]
 8001bc6:	69fa      	ldr	r2, [r7, #28]
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	429a      	cmp	r2, r3
 8001bcc:	dbe0      	blt.n	8001b90 <_read+0x1c>
		}
		break;
 8001bce:	e007      	b.n	8001be0 <_read+0x6c>
	default:
		errno = EBADF;
 8001bd0:	f00a f9a8 	bl	800bf24 <__errno>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	2209      	movs	r2, #9
 8001bd8:	601a      	str	r2, [r3, #0]
		return -1;
 8001bda:	f04f 33ff 	mov.w	r3, #4294967295
 8001bde:	e000      	b.n	8001be2 <_read+0x6e>
	}
	return num;
 8001be0:	69bb      	ldr	r3, [r7, #24]
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	3720      	adds	r7, #32
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop
 8001bec:	200098fe 	.word	0x200098fe

08001bf0 <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b086      	sub	sp, #24
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	60f8      	str	r0, [r7, #12]
 8001bf8:	60b9      	str	r1, [r7, #8]
 8001bfa:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	2b01      	cmp	r3, #1
 8001c00:	d003      	beq.n	8001c0a <_write+0x1a>
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	2b02      	cmp	r3, #2
 8001c06:	d014      	beq.n	8001c32 <_write+0x42>
 8001c08:	e027      	b.n	8001c5a <_write+0x6a>
	case STDOUT_FILENO: /*stdout*/
		for (n = 0; n < len; n++) {
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	617b      	str	r3, [r7, #20]
 8001c0e:	e00b      	b.n	8001c28 <_write+0x38>
			//while ((stdout_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
			//stdout_usart->DR = (*ptr++ & (uint16_t)0x01FF);
			UART_putc(stdout_usart, *ptr++);
 8001c10:	4b18      	ldr	r3, [pc, #96]	; (8001c74 <_write+0x84>)
 8001c12:	7818      	ldrb	r0, [r3, #0]
 8001c14:	68bb      	ldr	r3, [r7, #8]
 8001c16:	1c5a      	adds	r2, r3, #1
 8001c18:	60ba      	str	r2, [r7, #8]
 8001c1a:	781b      	ldrb	r3, [r3, #0]
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	f000 fcdf 	bl	80025e0 <UART_putc>
		for (n = 0; n < len; n++) {
 8001c22:	697b      	ldr	r3, [r7, #20]
 8001c24:	3301      	adds	r3, #1
 8001c26:	617b      	str	r3, [r7, #20]
 8001c28:	697a      	ldr	r2, [r7, #20]
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	429a      	cmp	r2, r3
 8001c2e:	dbef      	blt.n	8001c10 <_write+0x20>
		}
		break;
 8001c30:	e01b      	b.n	8001c6a <_write+0x7a>
	case STDERR_FILENO: /* stderr */
		for (n = 0; n < len; n++) {
 8001c32:	2300      	movs	r3, #0
 8001c34:	617b      	str	r3, [r7, #20]
 8001c36:	e00b      	b.n	8001c50 <_write+0x60>
			//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
			//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
			UART_putc(stderr_usart, *ptr++);
 8001c38:	4b0f      	ldr	r3, [pc, #60]	; (8001c78 <_write+0x88>)
 8001c3a:	7818      	ldrb	r0, [r3, #0]
 8001c3c:	68bb      	ldr	r3, [r7, #8]
 8001c3e:	1c5a      	adds	r2, r3, #1
 8001c40:	60ba      	str	r2, [r7, #8]
 8001c42:	781b      	ldrb	r3, [r3, #0]
 8001c44:	4619      	mov	r1, r3
 8001c46:	f000 fccb 	bl	80025e0 <UART_putc>
		for (n = 0; n < len; n++) {
 8001c4a:	697b      	ldr	r3, [r7, #20]
 8001c4c:	3301      	adds	r3, #1
 8001c4e:	617b      	str	r3, [r7, #20]
 8001c50:	697a      	ldr	r2, [r7, #20]
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	429a      	cmp	r2, r3
 8001c56:	dbef      	blt.n	8001c38 <_write+0x48>
		}
		break;
 8001c58:	e007      	b.n	8001c6a <_write+0x7a>
	default:
		errno = EBADF;
 8001c5a:	f00a f963 	bl	800bf24 <__errno>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	2209      	movs	r2, #9
 8001c62:	601a      	str	r2, [r3, #0]
		return -1;
 8001c64:	f04f 33ff 	mov.w	r3, #4294967295
 8001c68:	e000      	b.n	8001c6c <_write+0x7c>
	}
	return len;
 8001c6a:	687b      	ldr	r3, [r7, #4]
}
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	3718      	adds	r7, #24
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	200098fc 	.word	0x200098fc
 8001c78:	200098fd 	.word	0x200098fd

08001c7c <dump_trap_info>:
	debug_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while (1)
		;
}

void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 8001c7c:	b590      	push	{r4, r7, lr}
 8001c7e:	b08d      	sub	sp, #52	; 0x34
 8001c80:	af02      	add	r7, sp, #8
 8001c82:	6078      	str	r0, [r7, #4]
 8001c84:	6039      	str	r1, [r7, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
{
	uint32_t result;

	__ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001c86:	f3ef 8305 	mrs	r3, IPSR
 8001c8a:	61fb      	str	r3, [r7, #28]
	return(result);
 8001c8c:	69fb      	ldr	r3, [r7, #28]
	extern char _estack;	//Defined by the linker, end of stack

	debug_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 8001c8e:	b2db      	uxtb	r3, r3
 8001c90:	4619      	mov	r1, r3
 8001c92:	4880      	ldr	r0, [pc, #512]	; (8001e94 <dump_trap_info+0x218>)
 8001c94:	f00a fd38 	bl	800c708 <iprintf>
	 13 = Reserved
	 14 = PendSV
	 15 = SysTick
	 16 = IRQ0.
	 */
	if (lr & 0x00000008)
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	f003 0308 	and.w	r3, r3, #8
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d003      	beq.n	8001caa <dump_trap_info+0x2e>
		debug_printf("CPU was in thread mode\n");
 8001ca2:	487d      	ldr	r0, [pc, #500]	; (8001e98 <dump_trap_info+0x21c>)
 8001ca4:	f00a fdca 	bl	800c83c <puts>
 8001ca8:	e002      	b.n	8001cb0 <dump_trap_info+0x34>
	else
		debug_printf("CPU was in handler mode\n");
 8001caa:	487c      	ldr	r0, [pc, #496]	; (8001e9c <dump_trap_info+0x220>)
 8001cac:	f00a fdc6 	bl	800c83c <puts>

	int offset, i;
	offset = 0;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	627b      	str	r3, [r7, #36]	; 0x24

	debug_printf("CPU status was:\n");
 8001cb4:	487a      	ldr	r0, [pc, #488]	; (8001ea0 <dump_trap_info+0x224>)
 8001cb6:	f00a fdc1 	bl	800c83c <puts>
	debug_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset],
 8001cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cbc:	009b      	lsls	r3, r3, #2
 8001cbe:	687a      	ldr	r2, [r7, #4]
 8001cc0:	4413      	add	r3, r2
 8001cc2:	6819      	ldr	r1, [r3, #0]
 8001cc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cc6:	3301      	adds	r3, #1
 8001cc8:	009b      	lsls	r3, r3, #2
 8001cca:	687a      	ldr	r2, [r7, #4]
 8001ccc:	4413      	add	r3, r2
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	461a      	mov	r2, r3
 8001cd2:	4874      	ldr	r0, [pc, #464]	; (8001ea4 <dump_trap_info+0x228>)
 8001cd4:	f00a fd18 	bl	800c708 <iprintf>
			stack_ptr[offset + 1]);
	offset += 2;
 8001cd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cda:	3302      	adds	r3, #2
 8001cdc:	627b      	str	r3, [r7, #36]	; 0x24
	debug_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset],
 8001cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ce0:	009b      	lsls	r3, r3, #2
 8001ce2:	687a      	ldr	r2, [r7, #4]
 8001ce4:	4413      	add	r3, r2
 8001ce6:	6819      	ldr	r1, [r3, #0]
 8001ce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cea:	3301      	adds	r3, #1
 8001cec:	009b      	lsls	r3, r3, #2
 8001cee:	687a      	ldr	r2, [r7, #4]
 8001cf0:	4413      	add	r3, r2
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	461a      	mov	r2, r3
 8001cf6:	486c      	ldr	r0, [pc, #432]	; (8001ea8 <dump_trap_info+0x22c>)
 8001cf8:	f00a fd06 	bl	800c708 <iprintf>
			stack_ptr[offset + 1]);
	offset += 2;
 8001cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cfe:	3302      	adds	r3, #2
 8001d00:	627b      	str	r3, [r7, #36]	; 0x24
	debug_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 8001d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d04:	1c5a      	adds	r2, r3, #1
 8001d06:	627a      	str	r2, [r7, #36]	; 0x24
 8001d08:	009b      	lsls	r3, r3, #2
 8001d0a:	687a      	ldr	r2, [r7, #4]
 8001d0c:	4413      	add	r3, r2
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4619      	mov	r1, r3
 8001d12:	4866      	ldr	r0, [pc, #408]	; (8001eac <dump_trap_info+0x230>)
 8001d14:	f00a fcf8 	bl	800c708 <iprintf>
	debug_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 8001d18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d1a:	1c5a      	adds	r2, r3, #1
 8001d1c:	627a      	str	r2, [r7, #36]	; 0x24
 8001d1e:	009b      	lsls	r3, r3, #2
 8001d20:	687a      	ldr	r2, [r7, #4]
 8001d22:	4413      	add	r3, r2
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4619      	mov	r1, r3
 8001d28:	4861      	ldr	r0, [pc, #388]	; (8001eb0 <dump_trap_info+0x234>)
 8001d2a:	f00a fced 	bl	800c708 <iprintf>
	debug_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 8001d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d30:	1c5a      	adds	r2, r3, #1
 8001d32:	627a      	str	r2, [r7, #36]	; 0x24
 8001d34:	009b      	lsls	r3, r3, #2
 8001d36:	687a      	ldr	r2, [r7, #4]
 8001d38:	4413      	add	r3, r2
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4619      	mov	r1, r3
 8001d3e:	485d      	ldr	r0, [pc, #372]	; (8001eb4 <dump_trap_info+0x238>)
 8001d40:	f00a fce2 	bl	800c708 <iprintf>
	debug_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 8001d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d46:	1c5a      	adds	r2, r3, #1
 8001d48:	627a      	str	r2, [r7, #36]	; 0x24
 8001d4a:	009b      	lsls	r3, r3, #2
 8001d4c:	687a      	ldr	r2, [r7, #4]
 8001d4e:	4413      	add	r3, r2
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4619      	mov	r1, r3
 8001d54:	4858      	ldr	r0, [pc, #352]	; (8001eb8 <dump_trap_info+0x23c>)
 8001d56:	f00a fcd7 	bl	800c708 <iprintf>
	if (lr & 0x00000010) {
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	f003 0310 	and.w	r3, r3, #16
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	f000 8091 	beq.w	8001e88 <dump_trap_info+0x20c>
		debug_printf("FPU status was:\n");
 8001d66:	4855      	ldr	r0, [pc, #340]	; (8001ebc <dump_trap_info+0x240>)
 8001d68:	f00a fd68 	bl	800c83c <puts>
		debug_printf(
 8001d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d6e:	009b      	lsls	r3, r3, #2
 8001d70:	687a      	ldr	r2, [r7, #4]
 8001d72:	4413      	add	r3, r2
 8001d74:	6819      	ldr	r1, [r3, #0]
 8001d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d78:	3301      	adds	r3, #1
 8001d7a:	009b      	lsls	r3, r3, #2
 8001d7c:	687a      	ldr	r2, [r7, #4]
 8001d7e:	4413      	add	r3, r2
 8001d80:	6818      	ldr	r0, [r3, #0]
 8001d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d84:	3302      	adds	r3, #2
 8001d86:	009b      	lsls	r3, r3, #2
 8001d88:	687a      	ldr	r2, [r7, #4]
 8001d8a:	4413      	add	r3, r2
 8001d8c:	681c      	ldr	r4, [r3, #0]
 8001d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d90:	3303      	adds	r3, #3
 8001d92:	009b      	lsls	r3, r3, #2
 8001d94:	687a      	ldr	r2, [r7, #4]
 8001d96:	4413      	add	r3, r2
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	9300      	str	r3, [sp, #0]
 8001d9c:	4623      	mov	r3, r4
 8001d9e:	4602      	mov	r2, r0
 8001da0:	4847      	ldr	r0, [pc, #284]	; (8001ec0 <dump_trap_info+0x244>)
 8001da2:	f00a fcb1 	bl	800c708 <iprintf>
				"-  S0: 0x%08lX   S1: 0x%08lX   S2: 0x%08lX   S3: 0x%08lX\n",
				stack_ptr[offset], stack_ptr[offset + 1], stack_ptr[offset + 2],
				stack_ptr[offset + 3]);
		offset += 4;
 8001da6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001da8:	3304      	adds	r3, #4
 8001daa:	627b      	str	r3, [r7, #36]	; 0x24
		debug_printf(
 8001dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dae:	009b      	lsls	r3, r3, #2
 8001db0:	687a      	ldr	r2, [r7, #4]
 8001db2:	4413      	add	r3, r2
 8001db4:	6819      	ldr	r1, [r3, #0]
 8001db6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001db8:	3301      	adds	r3, #1
 8001dba:	009b      	lsls	r3, r3, #2
 8001dbc:	687a      	ldr	r2, [r7, #4]
 8001dbe:	4413      	add	r3, r2
 8001dc0:	6818      	ldr	r0, [r3, #0]
 8001dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dc4:	3302      	adds	r3, #2
 8001dc6:	009b      	lsls	r3, r3, #2
 8001dc8:	687a      	ldr	r2, [r7, #4]
 8001dca:	4413      	add	r3, r2
 8001dcc:	681c      	ldr	r4, [r3, #0]
 8001dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dd0:	3303      	adds	r3, #3
 8001dd2:	009b      	lsls	r3, r3, #2
 8001dd4:	687a      	ldr	r2, [r7, #4]
 8001dd6:	4413      	add	r3, r2
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	9300      	str	r3, [sp, #0]
 8001ddc:	4623      	mov	r3, r4
 8001dde:	4602      	mov	r2, r0
 8001de0:	4838      	ldr	r0, [pc, #224]	; (8001ec4 <dump_trap_info+0x248>)
 8001de2:	f00a fc91 	bl	800c708 <iprintf>
				"-  S4: 0x%08lX   S5: 0x%08lX   S6: 0x%08lX   S7: 0x%08lX\n",
				stack_ptr[offset], stack_ptr[offset + 1], stack_ptr[offset + 2],
				stack_ptr[offset + 3]);
		offset += 4;
 8001de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001de8:	3304      	adds	r3, #4
 8001dea:	627b      	str	r3, [r7, #36]	; 0x24
		debug_printf(
 8001dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dee:	009b      	lsls	r3, r3, #2
 8001df0:	687a      	ldr	r2, [r7, #4]
 8001df2:	4413      	add	r3, r2
 8001df4:	6819      	ldr	r1, [r3, #0]
 8001df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001df8:	3301      	adds	r3, #1
 8001dfa:	009b      	lsls	r3, r3, #2
 8001dfc:	687a      	ldr	r2, [r7, #4]
 8001dfe:	4413      	add	r3, r2
 8001e00:	6818      	ldr	r0, [r3, #0]
 8001e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e04:	3302      	adds	r3, #2
 8001e06:	009b      	lsls	r3, r3, #2
 8001e08:	687a      	ldr	r2, [r7, #4]
 8001e0a:	4413      	add	r3, r2
 8001e0c:	681c      	ldr	r4, [r3, #0]
 8001e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e10:	3303      	adds	r3, #3
 8001e12:	009b      	lsls	r3, r3, #2
 8001e14:	687a      	ldr	r2, [r7, #4]
 8001e16:	4413      	add	r3, r2
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	9300      	str	r3, [sp, #0]
 8001e1c:	4623      	mov	r3, r4
 8001e1e:	4602      	mov	r2, r0
 8001e20:	4829      	ldr	r0, [pc, #164]	; (8001ec8 <dump_trap_info+0x24c>)
 8001e22:	f00a fc71 	bl	800c708 <iprintf>
				"-  S8: 0x%08lX   S9: 0x%08lX  S10: 0x%08lX  S11: 0x%08lX\n",
				stack_ptr[offset], stack_ptr[offset + 1], stack_ptr[offset + 2],
				stack_ptr[offset + 3]);
		offset += 4;
 8001e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e28:	3304      	adds	r3, #4
 8001e2a:	627b      	str	r3, [r7, #36]	; 0x24
		debug_printf(
 8001e2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e2e:	009b      	lsls	r3, r3, #2
 8001e30:	687a      	ldr	r2, [r7, #4]
 8001e32:	4413      	add	r3, r2
 8001e34:	6819      	ldr	r1, [r3, #0]
 8001e36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e38:	3301      	adds	r3, #1
 8001e3a:	009b      	lsls	r3, r3, #2
 8001e3c:	687a      	ldr	r2, [r7, #4]
 8001e3e:	4413      	add	r3, r2
 8001e40:	6818      	ldr	r0, [r3, #0]
 8001e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e44:	3302      	adds	r3, #2
 8001e46:	009b      	lsls	r3, r3, #2
 8001e48:	687a      	ldr	r2, [r7, #4]
 8001e4a:	4413      	add	r3, r2
 8001e4c:	681c      	ldr	r4, [r3, #0]
 8001e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e50:	3303      	adds	r3, #3
 8001e52:	009b      	lsls	r3, r3, #2
 8001e54:	687a      	ldr	r2, [r7, #4]
 8001e56:	4413      	add	r3, r2
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	9300      	str	r3, [sp, #0]
 8001e5c:	4623      	mov	r3, r4
 8001e5e:	4602      	mov	r2, r0
 8001e60:	481a      	ldr	r0, [pc, #104]	; (8001ecc <dump_trap_info+0x250>)
 8001e62:	f00a fc51 	bl	800c708 <iprintf>
				"- S12: 0x%08lX  S13: 0x%08lX  S14: 0x%08lX  S15: 0x%08lX\n",
				stack_ptr[offset], stack_ptr[offset + 1], stack_ptr[offset + 2],
				stack_ptr[offset + 3]);
		offset += 4;
 8001e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e68:	3304      	adds	r3, #4
 8001e6a:	627b      	str	r3, [r7, #36]	; 0x24
		debug_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
 8001e6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e6e:	1c5a      	adds	r2, r3, #1
 8001e70:	627a      	str	r2, [r7, #36]	; 0x24
 8001e72:	009b      	lsls	r3, r3, #2
 8001e74:	687a      	ldr	r2, [r7, #4]
 8001e76:	4413      	add	r3, r2
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4619      	mov	r1, r3
 8001e7c:	4814      	ldr	r0, [pc, #80]	; (8001ed0 <dump_trap_info+0x254>)
 8001e7e:	f00a fc43 	bl	800c708 <iprintf>
		offset++; //empty value at end
 8001e82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e84:	3301      	adds	r3, #1
 8001e86:	627b      	str	r3, [r7, #36]	; 0x24
	}

	debug_printf("Stack was: \n");
 8001e88:	4812      	ldr	r0, [pc, #72]	; (8001ed4 <dump_trap_info+0x258>)
 8001e8a:	f00a fcd7 	bl	800c83c <puts>
	for (i = 0; i < 32 && (char*) &(stack_ptr[offset]) < &_estack; i++) {
 8001e8e:	2300      	movs	r3, #0
 8001e90:	623b      	str	r3, [r7, #32]
 8001e92:	e03b      	b.n	8001f0c <dump_trap_info+0x290>
 8001e94:	0800d6a4 	.word	0x0800d6a4
 8001e98:	0800d6c4 	.word	0x0800d6c4
 8001e9c:	0800d6dc 	.word	0x0800d6dc
 8001ea0:	0800d6f4 	.word	0x0800d6f4
 8001ea4:	0800d704 	.word	0x0800d704
 8001ea8:	0800d724 	.word	0x0800d724
 8001eac:	0800d744 	.word	0x0800d744
 8001eb0:	0800d754 	.word	0x0800d754
 8001eb4:	0800d768 	.word	0x0800d768
 8001eb8:	0800d77c 	.word	0x0800d77c
 8001ebc:	0800d790 	.word	0x0800d790
 8001ec0:	0800d7a0 	.word	0x0800d7a0
 8001ec4:	0800d7dc 	.word	0x0800d7dc
 8001ec8:	0800d818 	.word	0x0800d818
 8001ecc:	0800d854 	.word	0x0800d854
 8001ed0:	0800d890 	.word	0x0800d890
 8001ed4:	0800d8a4 	.word	0x0800d8a4
		if (!((i + 1) % 4) && i)
 8001ed8:	6a3b      	ldr	r3, [r7, #32]
 8001eda:	3301      	adds	r3, #1
 8001edc:	f003 0303 	and.w	r3, r3, #3
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d105      	bne.n	8001ef0 <dump_trap_info+0x274>
 8001ee4:	6a3b      	ldr	r3, [r7, #32]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d002      	beq.n	8001ef0 <dump_trap_info+0x274>
			debug_printf("\n");
 8001eea:	200a      	movs	r0, #10
 8001eec:	f00a fc24 	bl	800c738 <putchar>
		debug_printf("0x%08lX ", stack_ptr[offset++]);
 8001ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ef2:	1c5a      	adds	r2, r3, #1
 8001ef4:	627a      	str	r2, [r7, #36]	; 0x24
 8001ef6:	009b      	lsls	r3, r3, #2
 8001ef8:	687a      	ldr	r2, [r7, #4]
 8001efa:	4413      	add	r3, r2
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4619      	mov	r1, r3
 8001f00:	488f      	ldr	r0, [pc, #572]	; (8002140 <dump_trap_info+0x4c4>)
 8001f02:	f00a fc01 	bl	800c708 <iprintf>
	for (i = 0; i < 32 && (char*) &(stack_ptr[offset]) < &_estack; i++) {
 8001f06:	6a3b      	ldr	r3, [r7, #32]
 8001f08:	3301      	adds	r3, #1
 8001f0a:	623b      	str	r3, [r7, #32]
 8001f0c:	6a3b      	ldr	r3, [r7, #32]
 8001f0e:	2b1f      	cmp	r3, #31
 8001f10:	dc06      	bgt.n	8001f20 <dump_trap_info+0x2a4>
 8001f12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f14:	009b      	lsls	r3, r3, #2
 8001f16:	687a      	ldr	r2, [r7, #4]
 8001f18:	4413      	add	r3, r2
 8001f1a:	4a8a      	ldr	r2, [pc, #552]	; (8002144 <dump_trap_info+0x4c8>)
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	d3db      	bcc.n	8001ed8 <dump_trap_info+0x25c>
	}
	debug_printf("\n");
 8001f20:	200a      	movs	r0, #10
 8001f22:	f00a fc09 	bl	800c738 <putchar>
	__ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001f26:	f3ef 8305 	mrs	r3, IPSR
 8001f2a:	61bb      	str	r3, [r7, #24]
	return(result);
 8001f2c:	69bb      	ldr	r3, [r7, #24]

	//See http://infocenter.arm.com/help/topic/com.arm.doc.dui0553a/Cihdjcfc.html

	if ((__get_IPSR() & 0xFF) == 3) {
 8001f2e:	b2db      	uxtb	r3, r3
 8001f30:	2b03      	cmp	r3, #3
 8001f32:	d11b      	bne.n	8001f6c <dump_trap_info+0x2f0>
		debug_printf("HardFault reason:\n");
 8001f34:	4884      	ldr	r0, [pc, #528]	; (8002148 <dump_trap_info+0x4cc>)
 8001f36:	f00a fc81 	bl	800c83c <puts>
		if (SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk)
 8001f3a:	4b84      	ldr	r3, [pc, #528]	; (800214c <dump_trap_info+0x4d0>)
 8001f3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	da02      	bge.n	8001f48 <dump_trap_info+0x2cc>
			debug_printf("- DEBUGEVT\n");
 8001f42:	4883      	ldr	r0, [pc, #524]	; (8002150 <dump_trap_info+0x4d4>)
 8001f44:	f00a fc7a 	bl	800c83c <puts>
		if (SCB->HFSR & SCB_HFSR_FORCED_Msk)
 8001f48:	4b80      	ldr	r3, [pc, #512]	; (800214c <dump_trap_info+0x4d0>)
 8001f4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f4c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d002      	beq.n	8001f5a <dump_trap_info+0x2de>
			debug_printf("- Fault escalated to a hard fault\n");
 8001f54:	487f      	ldr	r0, [pc, #508]	; (8002154 <dump_trap_info+0x4d8>)
 8001f56:	f00a fc71 	bl	800c83c <puts>
		if (SCB->HFSR & SCB_HFSR_VECTTBL_Msk)
 8001f5a:	4b7c      	ldr	r3, [pc, #496]	; (800214c <dump_trap_info+0x4d0>)
 8001f5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f5e:	f003 0302 	and.w	r3, r3, #2
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d002      	beq.n	8001f6c <dump_trap_info+0x2f0>
			debug_printf("- Bus error on a vector read\n");
 8001f66:	487c      	ldr	r0, [pc, #496]	; (8002158 <dump_trap_info+0x4dc>)
 8001f68:	f00a fc68 	bl	800c83c <puts>
	__ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001f6c:	f3ef 8305 	mrs	r3, IPSR
 8001f70:	617b      	str	r3, [r7, #20]
	return(result);
 8001f72:	697b      	ldr	r3, [r7, #20]
	}

	//See http://infocenter.arm.com/help/topic/com.arm.doc.dui0553a/Cihcfefj.html#Cihgghei

	if ((__get_IPSR() & 0xFF) == 4) {
 8001f74:	b2db      	uxtb	r3, r3
 8001f76:	2b04      	cmp	r3, #4
 8001f78:	d13c      	bne.n	8001ff4 <dump_trap_info+0x378>
		if ((SCB->CFSR >> SCB_CFSR_MEMFAULTSR_Pos) & 0x80)
 8001f7a:	4b74      	ldr	r3, [pc, #464]	; (800214c <dump_trap_info+0x4d0>)
 8001f7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d006      	beq.n	8001f94 <dump_trap_info+0x318>
			debug_printf("MemManage fault at address 0x%08lX\n", SCB->MMFAR);
 8001f86:	4b71      	ldr	r3, [pc, #452]	; (800214c <dump_trap_info+0x4d0>)
 8001f88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f8a:	4619      	mov	r1, r3
 8001f8c:	4873      	ldr	r0, [pc, #460]	; (800215c <dump_trap_info+0x4e0>)
 8001f8e:	f00a fbbb 	bl	800c708 <iprintf>
 8001f92:	e002      	b.n	8001f9a <dump_trap_info+0x31e>
		else
			debug_printf("MemManage fault\n");
 8001f94:	4872      	ldr	r0, [pc, #456]	; (8002160 <dump_trap_info+0x4e4>)
 8001f96:	f00a fc51 	bl	800c83c <puts>

		if ((SCB->CFSR >> SCB_CFSR_MEMFAULTSR_Pos) & 0x01)
 8001f9a:	4b6c      	ldr	r3, [pc, #432]	; (800214c <dump_trap_info+0x4d0>)
 8001f9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f9e:	f003 0301 	and.w	r3, r3, #1
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d002      	beq.n	8001fac <dump_trap_info+0x330>
			debug_printf("- Memory is not executable\n");
 8001fa6:	486f      	ldr	r0, [pc, #444]	; (8002164 <dump_trap_info+0x4e8>)
 8001fa8:	f00a fc48 	bl	800c83c <puts>
		if ((SCB->CFSR >> SCB_CFSR_MEMFAULTSR_Pos) & 0x02)
 8001fac:	4b67      	ldr	r3, [pc, #412]	; (800214c <dump_trap_info+0x4d0>)
 8001fae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fb0:	f003 0302 	and.w	r3, r3, #2
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d002      	beq.n	8001fbe <dump_trap_info+0x342>
			debug_printf("- Memory is not readable/writable\n");
 8001fb8:	486b      	ldr	r0, [pc, #428]	; (8002168 <dump_trap_info+0x4ec>)
 8001fba:	f00a fc3f 	bl	800c83c <puts>
		if ((SCB->CFSR >> SCB_CFSR_MEMFAULTSR_Pos) & 0x08)
 8001fbe:	4b63      	ldr	r3, [pc, #396]	; (800214c <dump_trap_info+0x4d0>)
 8001fc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fc2:	f003 0308 	and.w	r3, r3, #8
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d002      	beq.n	8001fd0 <dump_trap_info+0x354>
			debug_printf("- Exception when unstacking from exception\n");
 8001fca:	4868      	ldr	r0, [pc, #416]	; (800216c <dump_trap_info+0x4f0>)
 8001fcc:	f00a fc36 	bl	800c83c <puts>
		if ((SCB->CFSR >> SCB_CFSR_MEMFAULTSR_Pos) & 0x10)
 8001fd0:	4b5e      	ldr	r3, [pc, #376]	; (800214c <dump_trap_info+0x4d0>)
 8001fd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fd4:	f003 0310 	and.w	r3, r3, #16
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d002      	beq.n	8001fe2 <dump_trap_info+0x366>
			debug_printf("- Exception when stacking for an exception\n");
 8001fdc:	4864      	ldr	r0, [pc, #400]	; (8002170 <dump_trap_info+0x4f4>)
 8001fde:	f00a fc2d 	bl	800c83c <puts>
		if ((SCB->CFSR >> SCB_CFSR_MEMFAULTSR_Pos) & 0x20)
 8001fe2:	4b5a      	ldr	r3, [pc, #360]	; (800214c <dump_trap_info+0x4d0>)
 8001fe4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fe6:	f003 0320 	and.w	r3, r3, #32
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d002      	beq.n	8001ff4 <dump_trap_info+0x378>
			debug_printf(
 8001fee:	4861      	ldr	r0, [pc, #388]	; (8002174 <dump_trap_info+0x4f8>)
 8001ff0:	f00a fc24 	bl	800c83c <puts>
	__ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001ff4:	f3ef 8305 	mrs	r3, IPSR
 8001ff8:	613b      	str	r3, [r7, #16]
	return(result);
 8001ffa:	693b      	ldr	r3, [r7, #16]
					"- Fault when floating-point lazy state preservation\n");
	}

	//See http://infocenter.arm.com/help/topic/com.arm.doc.dui0553a/Cihcfefj.html#Cihbeigb

	if ((__get_IPSR() & 0xFF) == 5) {
 8001ffc:	b2db      	uxtb	r3, r3
 8001ffe:	2b05      	cmp	r3, #5
 8002000:	d14c      	bne.n	800209c <dump_trap_info+0x420>
		if ((SCB->CFSR >> SCB_CFSR_BUSFAULTSR_Pos) & 0x80)
 8002002:	4b52      	ldr	r3, [pc, #328]	; (800214c <dump_trap_info+0x4d0>)
 8002004:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002006:	0a1b      	lsrs	r3, r3, #8
 8002008:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800200c:	2b00      	cmp	r3, #0
 800200e:	d006      	beq.n	800201e <dump_trap_info+0x3a2>
			debug_printf("BusFault fault at address 0x%08lX\n", SCB->BFAR);
 8002010:	4b4e      	ldr	r3, [pc, #312]	; (800214c <dump_trap_info+0x4d0>)
 8002012:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002014:	4619      	mov	r1, r3
 8002016:	4858      	ldr	r0, [pc, #352]	; (8002178 <dump_trap_info+0x4fc>)
 8002018:	f00a fb76 	bl	800c708 <iprintf>
 800201c:	e002      	b.n	8002024 <dump_trap_info+0x3a8>
		else
			debug_printf("BusFault fault\n");
 800201e:	4857      	ldr	r0, [pc, #348]	; (800217c <dump_trap_info+0x500>)
 8002020:	f00a fc0c 	bl	800c83c <puts>

		if ((SCB->CFSR >> SCB_CFSR_BUSFAULTSR_Pos) & 0x01)
 8002024:	4b49      	ldr	r3, [pc, #292]	; (800214c <dump_trap_info+0x4d0>)
 8002026:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002028:	0a1b      	lsrs	r3, r3, #8
 800202a:	f003 0301 	and.w	r3, r3, #1
 800202e:	2b00      	cmp	r3, #0
 8002030:	d002      	beq.n	8002038 <dump_trap_info+0x3bc>
			debug_printf("- Instruction bus error\n");
 8002032:	4853      	ldr	r0, [pc, #332]	; (8002180 <dump_trap_info+0x504>)
 8002034:	f00a fc02 	bl	800c83c <puts>
		if ((SCB->CFSR >> SCB_CFSR_BUSFAULTSR_Pos) & 0x02)
 8002038:	4b44      	ldr	r3, [pc, #272]	; (800214c <dump_trap_info+0x4d0>)
 800203a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800203c:	0a1b      	lsrs	r3, r3, #8
 800203e:	f003 0302 	and.w	r3, r3, #2
 8002042:	2b00      	cmp	r3, #0
 8002044:	d002      	beq.n	800204c <dump_trap_info+0x3d0>
			debug_printf("- Precise Data bus error\n");
 8002046:	484f      	ldr	r0, [pc, #316]	; (8002184 <dump_trap_info+0x508>)
 8002048:	f00a fbf8 	bl	800c83c <puts>
		if ((SCB->CFSR >> SCB_CFSR_BUSFAULTSR_Pos) & 0x04)
 800204c:	4b3f      	ldr	r3, [pc, #252]	; (800214c <dump_trap_info+0x4d0>)
 800204e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002050:	0a1b      	lsrs	r3, r3, #8
 8002052:	f003 0304 	and.w	r3, r3, #4
 8002056:	2b00      	cmp	r3, #0
 8002058:	d002      	beq.n	8002060 <dump_trap_info+0x3e4>
			debug_printf("- Imprecise Data bus error\n");
 800205a:	484b      	ldr	r0, [pc, #300]	; (8002188 <dump_trap_info+0x50c>)
 800205c:	f00a fbee 	bl	800c83c <puts>
		if ((SCB->CFSR >> SCB_CFSR_BUSFAULTSR_Pos) & 0x08)
 8002060:	4b3a      	ldr	r3, [pc, #232]	; (800214c <dump_trap_info+0x4d0>)
 8002062:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002064:	0a1b      	lsrs	r3, r3, #8
 8002066:	f003 0308 	and.w	r3, r3, #8
 800206a:	2b00      	cmp	r3, #0
 800206c:	d002      	beq.n	8002074 <dump_trap_info+0x3f8>
			debug_printf("- Exception when unstacking from exception\n");
 800206e:	483f      	ldr	r0, [pc, #252]	; (800216c <dump_trap_info+0x4f0>)
 8002070:	f00a fbe4 	bl	800c83c <puts>
		if ((SCB->CFSR >> SCB_CFSR_BUSFAULTSR_Pos) & 0x10)
 8002074:	4b35      	ldr	r3, [pc, #212]	; (800214c <dump_trap_info+0x4d0>)
 8002076:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002078:	0a1b      	lsrs	r3, r3, #8
 800207a:	f003 0310 	and.w	r3, r3, #16
 800207e:	2b00      	cmp	r3, #0
 8002080:	d002      	beq.n	8002088 <dump_trap_info+0x40c>
			debug_printf("- Exception when stacking for an exception\n");
 8002082:	483b      	ldr	r0, [pc, #236]	; (8002170 <dump_trap_info+0x4f4>)
 8002084:	f00a fbda 	bl	800c83c <puts>
		if ((SCB->CFSR >> SCB_CFSR_BUSFAULTSR_Pos) & 0x20)
 8002088:	4b30      	ldr	r3, [pc, #192]	; (800214c <dump_trap_info+0x4d0>)
 800208a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800208c:	0a1b      	lsrs	r3, r3, #8
 800208e:	f003 0320 	and.w	r3, r3, #32
 8002092:	2b00      	cmp	r3, #0
 8002094:	d002      	beq.n	800209c <dump_trap_info+0x420>
			debug_printf(
 8002096:	4837      	ldr	r0, [pc, #220]	; (8002174 <dump_trap_info+0x4f8>)
 8002098:	f00a fbd0 	bl	800c83c <puts>
	__ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800209c:	f3ef 8305 	mrs	r3, IPSR
 80020a0:	60fb      	str	r3, [r7, #12]
	return(result);
 80020a2:	68fb      	ldr	r3, [r7, #12]
					"- Fault when floating-point lazy state preservation\n");
	}

	//See http://infocenter.arm.com/help/topic/com.arm.doc.dui0553a/Cihcfefj.html#Cihgbdbi

	if ((__get_IPSR() & 0xFF) == 6) {
 80020a4:	b2db      	uxtb	r3, r3
 80020a6:	2b06      	cmp	r3, #6
 80020a8:	d142      	bne.n	8002130 <dump_trap_info+0x4b4>
		debug_printf("UsageFault fault, return address: 0x%08lX\n",
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	3318      	adds	r3, #24
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4619      	mov	r1, r3
 80020b2:	4836      	ldr	r0, [pc, #216]	; (800218c <dump_trap_info+0x510>)
 80020b4:	f00a fb28 	bl	800c708 <iprintf>
				stack_ptr[6]);

		if ((SCB->CFSR >> SCB_CFSR_USGFAULTSR_Pos) & 0x001)
 80020b8:	4b24      	ldr	r3, [pc, #144]	; (800214c <dump_trap_info+0x4d0>)
 80020ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020bc:	0c1b      	lsrs	r3, r3, #16
 80020be:	f003 0301 	and.w	r3, r3, #1
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d002      	beq.n	80020cc <dump_trap_info+0x450>
			debug_printf("- Undefined instruction\n");
 80020c6:	4832      	ldr	r0, [pc, #200]	; (8002190 <dump_trap_info+0x514>)
 80020c8:	f00a fbb8 	bl	800c83c <puts>
		if ((SCB->CFSR >> SCB_CFSR_USGFAULTSR_Pos) & 0x002)
 80020cc:	4b1f      	ldr	r3, [pc, #124]	; (800214c <dump_trap_info+0x4d0>)
 80020ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020d0:	0c1b      	lsrs	r3, r3, #16
 80020d2:	f003 0302 	and.w	r3, r3, #2
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d002      	beq.n	80020e0 <dump_trap_info+0x464>
			debug_printf("- Illegal use of the EPSR\n");
 80020da:	482e      	ldr	r0, [pc, #184]	; (8002194 <dump_trap_info+0x518>)
 80020dc:	f00a fbae 	bl	800c83c <puts>
		if ((SCB->CFSR >> SCB_CFSR_USGFAULTSR_Pos) & 0x004)
 80020e0:	4b1a      	ldr	r3, [pc, #104]	; (800214c <dump_trap_info+0x4d0>)
 80020e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020e4:	0c1b      	lsrs	r3, r3, #16
 80020e6:	f003 0304 	and.w	r3, r3, #4
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d002      	beq.n	80020f4 <dump_trap_info+0x478>
			debug_printf("- Illegal load of the PC\n");
 80020ee:	482a      	ldr	r0, [pc, #168]	; (8002198 <dump_trap_info+0x51c>)
 80020f0:	f00a fba4 	bl	800c83c <puts>
		if ((SCB->CFSR >> SCB_CFSR_USGFAULTSR_Pos) & 0x008)
 80020f4:	4b15      	ldr	r3, [pc, #84]	; (800214c <dump_trap_info+0x4d0>)
 80020f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020f8:	0c1b      	lsrs	r3, r3, #16
 80020fa:	f003 0308 	and.w	r3, r3, #8
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d002      	beq.n	8002108 <dump_trap_info+0x48c>
			debug_printf("- Attempt to access a coprocessor but not present\n");
 8002102:	4826      	ldr	r0, [pc, #152]	; (800219c <dump_trap_info+0x520>)
 8002104:	f00a fb9a 	bl	800c83c <puts>
		if ((SCB->CFSR >> SCB_CFSR_USGFAULTSR_Pos) & 0x100)
 8002108:	4b10      	ldr	r3, [pc, #64]	; (800214c <dump_trap_info+0x4d0>)
 800210a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800210c:	0c1b      	lsrs	r3, r3, #16
 800210e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002112:	2b00      	cmp	r3, #0
 8002114:	d002      	beq.n	800211c <dump_trap_info+0x4a0>
			debug_printf("- Unaligned memory access\n");
 8002116:	4822      	ldr	r0, [pc, #136]	; (80021a0 <dump_trap_info+0x524>)
 8002118:	f00a fb90 	bl	800c83c <puts>
		if ((SCB->CFSR >> SCB_CFSR_USGFAULTSR_Pos) & 0x200)
 800211c:	4b0b      	ldr	r3, [pc, #44]	; (800214c <dump_trap_info+0x4d0>)
 800211e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002120:	0c1b      	lsrs	r3, r3, #16
 8002122:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002126:	2b00      	cmp	r3, #0
 8002128:	d002      	beq.n	8002130 <dump_trap_info+0x4b4>
			debug_printf("- Divide by zero\n");
 800212a:	481e      	ldr	r0, [pc, #120]	; (80021a4 <dump_trap_info+0x528>)
 800212c:	f00a fb86 	bl	800c83c <puts>
	}
	debug_printf("END of Fault Handler\n");
 8002130:	481d      	ldr	r0, [pc, #116]	; (80021a8 <dump_trap_info+0x52c>)
 8002132:	f00a fb83 	bl	800c83c <puts>
}
 8002136:	bf00      	nop
 8002138:	372c      	adds	r7, #44	; 0x2c
 800213a:	46bd      	mov	sp, r7
 800213c:	bd90      	pop	{r4, r7, pc}
 800213e:	bf00      	nop
 8002140:	0800d8b0 	.word	0x0800d8b0
 8002144:	20011e4c 	.word	0x20011e4c
 8002148:	0800d8bc 	.word	0x0800d8bc
 800214c:	e000ed00 	.word	0xe000ed00
 8002150:	0800d8d0 	.word	0x0800d8d0
 8002154:	0800d8dc 	.word	0x0800d8dc
 8002158:	0800d900 	.word	0x0800d900
 800215c:	0800d920 	.word	0x0800d920
 8002160:	0800d944 	.word	0x0800d944
 8002164:	0800d954 	.word	0x0800d954
 8002168:	0800d970 	.word	0x0800d970
 800216c:	0800d994 	.word	0x0800d994
 8002170:	0800d9c0 	.word	0x0800d9c0
 8002174:	0800d9ec 	.word	0x0800d9ec
 8002178:	0800da20 	.word	0x0800da20
 800217c:	0800da44 	.word	0x0800da44
 8002180:	0800da54 	.word	0x0800da54
 8002184:	0800da6c 	.word	0x0800da6c
 8002188:	0800da88 	.word	0x0800da88
 800218c:	0800daa4 	.word	0x0800daa4
 8002190:	0800dad0 	.word	0x0800dad0
 8002194:	0800dae8 	.word	0x0800dae8
 8002198:	0800db04 	.word	0x0800db04
 800219c:	0800db20 	.word	0x0800db20
 80021a0:	0800db54 	.word	0x0800db54
 80021a4:	0800db70 	.word	0x0800db70
 80021a8:	0800db84 	.word	0x0800db84

080021ac <BusFault_Handler>:

__attribute__((naked)) void Fault_Handler(void) {
	//On ne veux pas perdre l'état des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue générés par GCC
	__asm volatile
 80021ac:	f01e 0f04 	tst.w	lr, #4
 80021b0:	bf0c      	ite	eq
 80021b2:	f3ef 8008 	mrseq	r0, MSP
 80021b6:	f3ef 8009 	mrsne	r0, PSP
 80021ba:	4671      	mov	r1, lr
 80021bc:	f7ff bd5e 	b.w	8001c7c <dump_trap_info>
			"MRSEQ R0, MSP\n"//r0 = msp
			"MRSNE R0, PSP\n"//else r0 = psp
			"MOV R1, LR\n"
			"B dump_trap_info\n"
	);
}
 80021c0:	bf00      	nop

080021c2 <NMI_Handler>:
void HardFault_Handler(void) __attribute__((alias("Fault_Handler"))) __attribute__((unused));
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) __attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) __attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) __attribute__((unused));

void NMI_Handler(void) {
 80021c2:	b480      	push	{r7}
 80021c4:	af00      	add	r7, sp, #0
}
 80021c6:	bf00      	nop
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bc80      	pop	{r7}
 80021cc:	4770      	bx	lr
	...

080021d0 <SVC_Handler>:

void SVC_Handler(void) {
 80021d0:	b580      	push	{r7, lr}
 80021d2:	af00      	add	r7, sp, #0
	debug_printf("SVC interrupt: unimplemented\n");
 80021d4:	4802      	ldr	r0, [pc, #8]	; (80021e0 <SVC_Handler+0x10>)
 80021d6:	f00a fb31 	bl	800c83c <puts>
}
 80021da:	bf00      	nop
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	bf00      	nop
 80021e0:	0800db9c 	.word	0x0800db9c

080021e4 <DebugMon_Handler>:

void DebugMon_Handler(void) {
 80021e4:	b580      	push	{r7, lr}
 80021e6:	af00      	add	r7, sp, #0
	debug_printf("DebugMon: unimplemented\n");
 80021e8:	4802      	ldr	r0, [pc, #8]	; (80021f4 <DebugMon_Handler+0x10>)
 80021ea:	f00a fb27 	bl	800c83c <puts>
}
 80021ee:	bf00      	nop
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	0800dbbc 	.word	0x0800dbbc

080021f8 <PendSV_Handler>:

void PendSV_Handler(void) {
 80021f8:	b580      	push	{r7, lr}
 80021fa:	af00      	add	r7, sp, #0
	debug_printf("Pending SVC interrupt: unimplemented\n");
 80021fc:	4802      	ldr	r0, [pc, #8]	; (8002208 <PendSV_Handler+0x10>)
 80021fe:	f00a fb1d 	bl	800c83c <puts>
}
 8002202:	bf00      	nop
 8002204:	bd80      	pop	{r7, pc}
 8002206:	bf00      	nop
 8002208:	0800dbd4 	.word	0x0800dbd4

0800220c <Delay>:
 * @brief  Inserts a delay time.
 * @func void Delay(uint32_t wait_duration_ms)
 * @param  wait_duration_ms: specifies the delay time length, in milliseconds
 * @retval None
 */
void Delay(uint32_t wait_duration_ms) {
 800220c:	b580      	push	{r7, lr}
 800220e:	b084      	sub	sp, #16
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
	uint32_t tick;
	tick = HAL_GetTick();
 8002214:	f002 f97e 	bl	8004514 <HAL_GetTick>
 8002218:	60f8      	str	r0, [r7, #12]
	while (HAL_GetTick() - tick < wait_duration_ms)
 800221a:	bf00      	nop
 800221c:	f002 f97a 	bl	8004514 <HAL_GetTick>
 8002220:	4602      	mov	r2, r0
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	1ad3      	subs	r3, r2, r3
 8002226:	687a      	ldr	r2, [r7, #4]
 8002228:	429a      	cmp	r2, r3
 800222a:	d8f7      	bhi.n	800221c <Delay+0x10>
		;
}
 800222c:	bf00      	nop
 800222e:	bf00      	nop
 8002230:	3710      	adds	r7, #16
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}
	...

08002238 <TIM2_IRQHandler>:
 * @func 	void TIM2_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS être appelée directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER2_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme ça qu'elle est nommée dans le fichier startup.s !
 */
void TIM2_IRQHandler(void) {
 8002238:	b580      	push	{r7, lr}
 800223a:	af00      	add	r7, sp, #0
	if (__HAL_TIM_GET_IT_SOURCE(&Tim2_Handle, TIM_IT_UPDATE) != RESET) //Si le flag est levé...
 800223c:	4b0a      	ldr	r3, [pc, #40]	; (8002268 <TIM2_IRQHandler+0x30>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	68db      	ldr	r3, [r3, #12]
 8002242:	f003 0301 	and.w	r3, r3, #1
 8002246:	2b01      	cmp	r3, #1
 8002248:	d106      	bne.n	8002258 <TIM2_IRQHandler+0x20>
			{
		__HAL_TIM_CLEAR_IT(&Tim2_Handle, TIM_IT_UPDATE);//...On l'acquitte...
 800224a:	4b07      	ldr	r3, [pc, #28]	; (8002268 <TIM2_IRQHandler+0x30>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f06f 0201 	mvn.w	r2, #1
 8002252:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it_1ms();//...Et on appelle la fonction qui nous intéresse
 8002254:	f000 f80c 	bl	8002270 <TIMER2_user_handler_it_1ms>
	}
	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 8002258:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800225c:	4803      	ldr	r0, [pc, #12]	; (800226c <TIM2_IRQHandler+0x34>)
 800225e:	f007 f8b9 	bl	80093d4 <HAL_GPIO_TogglePin>
}
 8002262:	bf00      	nop
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	20009910 	.word	0x20009910
 800226c:	40020c00 	.word	0x40020c00

08002270 <TIMER2_user_handler_it_1ms>:

//L'attribut weak indique à l'éditeur de liens, lors de la compilation, que cette fonction sera ignorée s'il en existe une autre portant le même nom. Elle sera choisie par défaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur définie sa propre TIMER2_user_handler_it_1ms(), elle sera appelée
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER2_user_handler_it_1ms(void) {
 8002270:	b480      	push	{r7}
 8002272:	af00      	add	r7, sp, #0

}
 8002274:	bf00      	nop
 8002276:	46bd      	mov	sp, r7
 8002278:	bc80      	pop	{r7}
 800227a:	4770      	bx	lr

0800227c <TIMER2_run_1ms>:
 * @brief	Initialisation et lancement du timer 2.
 * 			Cette fonction lance de timer 2 et le configure pour qu'il déclenche sa routine d'interruption toutes les ms.
 * @func 	void TIMER2_run_1ms(void)
 * @post	Le timer 2 et son horloge sont activés, ses interruptions autorisées, et son décompte lancé.
 */
void TIMER2_run_1ms(void) {
 800227c:	b580      	push	{r7, lr}
 800227e:	b082      	sub	sp, #8
 8002280:	af00      	add	r7, sp, #0
	// On active l'horloge du TIM2
	__HAL_RCC_TIM2_CLK_ENABLE();
 8002282:	4b1b      	ldr	r3, [pc, #108]	; (80022f0 <TIMER2_run_1ms+0x74>)
 8002284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002286:	4a1a      	ldr	r2, [pc, #104]	; (80022f0 <TIMER2_run_1ms+0x74>)
 8002288:	f043 0301 	orr.w	r3, r3, #1
 800228c:	6413      	str	r3, [r2, #64]	; 0x40
 800228e:	4b18      	ldr	r3, [pc, #96]	; (80022f0 <TIMER2_run_1ms+0x74>)
 8002290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002292:	f003 0301 	and.w	r3, r3, #1
 8002296:	607b      	str	r3, [r7, #4]
 8002298:	687b      	ldr	r3, [r7, #4]

	// On fixe les priorités des interruptions du timer2 PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(TIM2_IRQn, 0, 1);
 800229a:	2201      	movs	r2, #1
 800229c:	2100      	movs	r1, #0
 800229e:	201c      	movs	r0, #28
 80022a0:	f002 fa47 	bl	8004732 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80022a4:	201c      	movs	r0, #28
 80022a6:	f002 fa60 	bl	800476a <HAL_NVIC_EnableIRQ>

	// Time base configuration
	Tim2_Handle.Instance = TIM2; //On donne le timer 2 en instance à notre gestionnaire (Handle)
 80022aa:	4b12      	ldr	r3, [pc, #72]	; (80022f4 <TIMER2_run_1ms+0x78>)
 80022ac:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80022b0:	601a      	str	r2, [r3, #0]
	Tim2_Handle.Init.Period = 1000; //period_us - période choisie en us : Min = 1us, Max = 65535 us
 80022b2:	4b10      	ldr	r3, [pc, #64]	; (80022f4 <TIMER2_run_1ms+0x78>)
 80022b4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80022b8:	60da      	str	r2, [r3, #12]
	Tim2_Handle.Init.Prescaler = TIM2_3_4_5_6_7_12_13_14_CLK / (1000000) - 1; //divise notre clock de timer par 84 (afin d'augmenter la période maximale)
 80022ba:	4b0e      	ldr	r3, [pc, #56]	; (80022f4 <TIMER2_run_1ms+0x78>)
 80022bc:	2253      	movs	r2, #83	; 0x53
 80022be:	605a      	str	r2, [r3, #4]
	Tim2_Handle.Init.ClockDivision = 0;
 80022c0:	4b0c      	ldr	r3, [pc, #48]	; (80022f4 <TIMER2_run_1ms+0x78>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	611a      	str	r2, [r3, #16]
	Tim2_Handle.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022c6:	4b0b      	ldr	r3, [pc, #44]	; (80022f4 <TIMER2_run_1ms+0x78>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	609a      	str	r2, [r3, #8]

	// On applique les paramètres d'initialisation
	HAL_TIM_Base_Init(&Tim2_Handle);
 80022cc:	4809      	ldr	r0, [pc, #36]	; (80022f4 <TIMER2_run_1ms+0x78>)
 80022ce:	f008 ff64 	bl	800b19a <HAL_TIM_Base_Init>

	// On autorise les interruptions
	HAL_TIM_Base_Start_IT(&Tim2_Handle);
 80022d2:	4808      	ldr	r0, [pc, #32]	; (80022f4 <TIMER2_run_1ms+0x78>)
 80022d4:	f008 ff95 	bl	800b202 <HAL_TIM_Base_Start_IT>

	// On lance le timer2
	__HAL_TIM_ENABLE(&Tim2_Handle);
 80022d8:	4b06      	ldr	r3, [pc, #24]	; (80022f4 <TIMER2_run_1ms+0x78>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	681a      	ldr	r2, [r3, #0]
 80022de:	4b05      	ldr	r3, [pc, #20]	; (80022f4 <TIMER2_run_1ms+0x78>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f042 0201 	orr.w	r2, r2, #1
 80022e6:	601a      	str	r2, [r3, #0]
}
 80022e8:	bf00      	nop
 80022ea:	3708      	adds	r7, #8
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	40023800 	.word	0x40023800
 80022f4:	20009910 	.word	0x20009910

080022f8 <NVIC_EnableIRQ>:
	__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn) {
 80022f8:	b480      	push	{r7}
 80022fa:	b083      	sub	sp, #12
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	4603      	mov	r3, r0
 8002300:	71fb      	strb	r3, [r7, #7]
				<< ((uint32_t) ((int32_t) IRQn) & (uint32_t) 0x1F)); /* enable interrupt */
 8002302:	79fb      	ldrb	r3, [r7, #7]
 8002304:	f003 031f 	and.w	r3, r3, #31
 8002308:	2201      	movs	r2, #1
 800230a:	fa02 f103 	lsl.w	r1, r2, r3
		NVIC->ISER[(uint32_t) ((int32_t) IRQn) >> 5] = (uint32_t) (1
 800230e:	4a05      	ldr	r2, [pc, #20]	; (8002324 <NVIC_EnableIRQ+0x2c>)
 8002310:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002314:	095b      	lsrs	r3, r3, #5
 8002316:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
 800231a:	bf00      	nop
 800231c:	370c      	adds	r7, #12
 800231e:	46bd      	mov	sp, r7
 8002320:	bc80      	pop	{r7}
 8002322:	4770      	bx	lr
 8002324:	e000e100 	.word	0xe000e100

08002328 <NVIC_DisableIRQ>:

	 The function disables a device-specific interrupt in the NVIC interrupt controller.

	 \param [in]      IRQn  External interrupt number. Value cannot be negative.
	 */
	__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn) {
 8002328:	b480      	push	{r7}
 800232a:	b083      	sub	sp, #12
 800232c:	af00      	add	r7, sp, #0
 800232e:	4603      	mov	r3, r0
 8002330:	71fb      	strb	r3, [r7, #7]
		NVIC->ICER[((uint32_t) (IRQn) >> 5)] =
				(1 << ((uint32_t) (IRQn) & 0x1F)); /* disable interrupt */
 8002332:	79fb      	ldrb	r3, [r7, #7]
 8002334:	f003 031f 	and.w	r3, r3, #31
 8002338:	2201      	movs	r2, #1
 800233a:	fa02 f103 	lsl.w	r1, r2, r3
		NVIC->ICER[((uint32_t) (IRQn) >> 5)] =
 800233e:	4a06      	ldr	r2, [pc, #24]	; (8002358 <NVIC_DisableIRQ+0x30>)
 8002340:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002344:	095b      	lsrs	r3, r3, #5
 8002346:	3320      	adds	r3, #32
 8002348:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
 800234c:	bf00      	nop
 800234e:	370c      	adds	r7, #12
 8002350:	46bd      	mov	sp, r7
 8002352:	bc80      	pop	{r7}
 8002354:	4770      	bx	lr
 8002356:	bf00      	nop
 8002358:	e000e100 	.word	0xe000e100

0800235c <UART_init>:
 * 				UART5  : Rx=PD2 et Tx=PC12, 	init des horloges des GPIOC et D et de l'UART5.
 * 				USART6 : Rx=PC7 et Tx=PC6, 		init des horloges du GPIOC et de l'USART6.
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate) {
 800235c:	b580      	push	{r7, lr}
 800235e:	b082      	sub	sp, #8
 8002360:	af00      	add	r7, sp, #0
 8002362:	4603      	mov	r3, r0
 8002364:	6039      	str	r1, [r7, #0]
 8002366:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800236e:	d805      	bhi.n	800237c <UART_init+0x20>
 8002370:	4b3e      	ldr	r3, [pc, #248]	; (800246c <UART_init+0x110>)
 8002372:	4a3f      	ldr	r2, [pc, #252]	; (8002470 <UART_init+0x114>)
 8002374:	215f      	movs	r1, #95	; 0x5f
 8002376:	483f      	ldr	r0, [pc, #252]	; (8002474 <UART_init+0x118>)
 8002378:	f009 fdb6 	bl	800bee8 <__assert_func>
	assert(uart_id < UART_ID_NB);
 800237c:	79fb      	ldrb	r3, [r7, #7]
 800237e:	2b05      	cmp	r3, #5
 8002380:	d905      	bls.n	800238e <UART_init+0x32>
 8002382:	4b3d      	ldr	r3, [pc, #244]	; (8002478 <UART_init+0x11c>)
 8002384:	4a3a      	ldr	r2, [pc, #232]	; (8002470 <UART_init+0x114>)
 8002386:	2160      	movs	r1, #96	; 0x60
 8002388:	483a      	ldr	r0, [pc, #232]	; (8002474 <UART_init+0x118>)
 800238a:	f009 fdad 	bl	800bee8 <__assert_func>

	buffer_rx_read_index[uart_id] = 0;
 800238e:	79fb      	ldrb	r3, [r7, #7]
 8002390:	4a3a      	ldr	r2, [pc, #232]	; (800247c <UART_init+0x120>)
 8002392:	2100      	movs	r1, #0
 8002394:	54d1      	strb	r1, [r2, r3]
	buffer_rx_write_index[uart_id] = 0;
 8002396:	79fb      	ldrb	r3, [r7, #7]
 8002398:	4a39      	ldr	r2, [pc, #228]	; (8002480 <UART_init+0x124>)
 800239a:	2100      	movs	r1, #0
 800239c:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 800239e:	79fb      	ldrb	r3, [r7, #7]
 80023a0:	4a38      	ldr	r2, [pc, #224]	; (8002484 <UART_init+0x128>)
 80023a2:	2100      	movs	r1, #0
 80023a4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	 - Hardware flow control disabled (RTS and CTS signals)
	 - Receive and transmit enabled
	 - OverSampling: enable
	 */
	UART_HandleStructure[uart_id].Instance =
			(USART_TypeDef*) instance_array[uart_id];
 80023a8:	79fa      	ldrb	r2, [r7, #7]
	UART_HandleStructure[uart_id].Instance =
 80023aa:	79fb      	ldrb	r3, [r7, #7]
			(USART_TypeDef*) instance_array[uart_id];
 80023ac:	4936      	ldr	r1, [pc, #216]	; (8002488 <UART_init+0x12c>)
 80023ae:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
	UART_HandleStructure[uart_id].Instance =
 80023b2:	4936      	ldr	r1, [pc, #216]	; (800248c <UART_init+0x130>)
 80023b4:	019b      	lsls	r3, r3, #6
 80023b6:	440b      	add	r3, r1
 80023b8:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 80023ba:	79fb      	ldrb	r3, [r7, #7]
 80023bc:	4a33      	ldr	r2, [pc, #204]	; (800248c <UART_init+0x130>)
 80023be:	019b      	lsls	r3, r3, #6
 80023c0:	4413      	add	r3, r2
 80023c2:	3304      	adds	r3, #4
 80023c4:	683a      	ldr	r2, [r7, #0]
 80023c6:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;	//
 80023c8:	79fb      	ldrb	r3, [r7, #7]
 80023ca:	4a30      	ldr	r2, [pc, #192]	; (800248c <UART_init+0x130>)
 80023cc:	019b      	lsls	r3, r3, #6
 80023ce:	4413      	add	r3, r2
 80023d0:	3308      	adds	r3, #8
 80023d2:	2200      	movs	r2, #0
 80023d4:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;	//
 80023d6:	79fb      	ldrb	r3, [r7, #7]
 80023d8:	4a2c      	ldr	r2, [pc, #176]	; (800248c <UART_init+0x130>)
 80023da:	019b      	lsls	r3, r3, #6
 80023dc:	4413      	add	r3, r2
 80023de:	330c      	adds	r3, #12
 80023e0:	2200      	movs	r2, #0
 80023e2:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;	//
 80023e4:	79fb      	ldrb	r3, [r7, #7]
 80023e6:	4a29      	ldr	r2, [pc, #164]	; (800248c <UART_init+0x130>)
 80023e8:	019b      	lsls	r3, r3, #6
 80023ea:	4413      	add	r3, r2
 80023ec:	3310      	adds	r3, #16
 80023ee:	2200      	movs	r2, #0
 80023f0:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;	//
 80023f2:	79fb      	ldrb	r3, [r7, #7]
 80023f4:	4a25      	ldr	r2, [pc, #148]	; (800248c <UART_init+0x130>)
 80023f6:	019b      	lsls	r3, r3, #6
 80023f8:	4413      	add	r3, r2
 80023fa:	3318      	adds	r3, #24
 80023fc:	2200      	movs	r2, #0
 80023fe:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;	//
 8002400:	79fb      	ldrb	r3, [r7, #7]
 8002402:	4a22      	ldr	r2, [pc, #136]	; (800248c <UART_init+0x130>)
 8002404:	019b      	lsls	r3, r3, #6
 8002406:	4413      	add	r3, r2
 8002408:	3314      	adds	r3, #20
 800240a:	220c      	movs	r2, #12
 800240c:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_8;	//
 800240e:	79fb      	ldrb	r3, [r7, #7]
 8002410:	4a1e      	ldr	r2, [pc, #120]	; (800248c <UART_init+0x130>)
 8002412:	019b      	lsls	r3, r3, #6
 8002414:	4413      	add	r3, r2
 8002416:	331c      	adds	r3, #28
 8002418:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800241c:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 800241e:	79fb      	ldrb	r3, [r7, #7]
 8002420:	019b      	lsls	r3, r3, #6
 8002422:	4a1a      	ldr	r2, [pc, #104]	; (800248c <UART_init+0x130>)
 8002424:	4413      	add	r3, r2
 8002426:	4618      	mov	r0, r3
 8002428:	f008 ffae 	bl	800b388 <HAL_UART_Init>

	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 800242c:	79fb      	ldrb	r3, [r7, #7]
 800242e:	4a17      	ldr	r2, [pc, #92]	; (800248c <UART_init+0x130>)
 8002430:	019b      	lsls	r3, r3, #6
 8002432:	4413      	add	r3, r2
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	68da      	ldr	r2, [r3, #12]
 8002438:	79fb      	ldrb	r3, [r7, #7]
 800243a:	4914      	ldr	r1, [pc, #80]	; (800248c <UART_init+0x130>)
 800243c:	019b      	lsls	r3, r3, #6
 800243e:	440b      	add	r3, r1
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002446:	60da      	str	r2, [r3, #12]

	// On fixe les priorités des interruptions de usart6 PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id], 0, 1);
 8002448:	79fb      	ldrb	r3, [r7, #7]
 800244a:	4a11      	ldr	r2, [pc, #68]	; (8002490 <UART_init+0x134>)
 800244c:	56d3      	ldrsb	r3, [r2, r3]
 800244e:	2201      	movs	r2, #1
 8002450:	2100      	movs	r1, #0
 8002452:	4618      	mov	r0, r3
 8002454:	f002 f96d 	bl	8004732 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8002458:	79fb      	ldrb	r3, [r7, #7]
 800245a:	4a0d      	ldr	r2, [pc, #52]	; (8002490 <UART_init+0x134>)
 800245c:	56d3      	ldrsb	r3, [r2, r3]
 800245e:	4618      	mov	r0, r3
 8002460:	f002 f983 	bl	800476a <HAL_NVIC_EnableIRQ>
	//HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la réception d'un caractère
}
 8002464:	bf00      	nop
 8002466:	3708      	adds	r7, #8
 8002468:	46bd      	mov	sp, r7
 800246a:	bd80      	pop	{r7, pc}
 800246c:	0800dc04 	.word	0x0800dc04
 8002470:	0800dc48 	.word	0x0800dc48
 8002474:	0800dc14 	.word	0x0800dc14
 8002478:	0800dc30 	.word	0x0800dc30
 800247c:	20009dd4 	.word	0x20009dd4
 8002480:	20009dcc 	.word	0x20009dcc
 8002484:	20009ddc 	.word	0x20009ddc
 8002488:	20000020 	.word	0x20000020
 800248c:	2000994c 	.word	0x2000994c
 8002490:	0800dbfc 	.word	0x0800dbfc

08002494 <UART_DeInit>:

void UART_DeInit(uart_id_e uart_id) {
 8002494:	b580      	push	{r7, lr}
 8002496:	b082      	sub	sp, #8
 8002498:	af00      	add	r7, sp, #0
 800249a:	4603      	mov	r3, r0
 800249c:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 800249e:	79fb      	ldrb	r3, [r7, #7]
 80024a0:	2b05      	cmp	r3, #5
 80024a2:	d905      	bls.n	80024b0 <UART_DeInit+0x1c>
 80024a4:	4b0b      	ldr	r3, [pc, #44]	; (80024d4 <UART_DeInit+0x40>)
 80024a6:	4a0c      	ldr	r2, [pc, #48]	; (80024d8 <UART_DeInit+0x44>)
 80024a8:	2184      	movs	r1, #132	; 0x84
 80024aa:	480c      	ldr	r0, [pc, #48]	; (80024dc <UART_DeInit+0x48>)
 80024ac:	f009 fd1c 	bl	800bee8 <__assert_func>
	HAL_NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 80024b0:	79fb      	ldrb	r3, [r7, #7]
 80024b2:	4a0b      	ldr	r2, [pc, #44]	; (80024e0 <UART_DeInit+0x4c>)
 80024b4:	56d3      	ldrsb	r3, [r2, r3]
 80024b6:	4618      	mov	r0, r3
 80024b8:	f002 f965 	bl	8004786 <HAL_NVIC_DisableIRQ>
	HAL_UART_DeInit(&UART_HandleStructure[uart_id]);
 80024bc:	79fb      	ldrb	r3, [r7, #7]
 80024be:	019b      	lsls	r3, r3, #6
 80024c0:	4a08      	ldr	r2, [pc, #32]	; (80024e4 <UART_DeInit+0x50>)
 80024c2:	4413      	add	r3, r2
 80024c4:	4618      	mov	r0, r3
 80024c6:	f008 ffa8 	bl	800b41a <HAL_UART_DeInit>
}
 80024ca:	bf00      	nop
 80024cc:	3708      	adds	r7, #8
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	0800dc30 	.word	0x0800dc30
 80024d8:	0800dc54 	.word	0x0800dc54
 80024dc:	0800dc14 	.word	0x0800dc14
 80024e0:	0800dbfc 	.word	0x0800dbfc
 80024e4:	2000994c 	.word	0x2000994c

080024e8 <UART_data_ready>:

/*
 * Retourne VRAI si un ou des caractères sont disponibles dans le buffer.
 * Retourne FAUX si aucun caractère n'est disponible dans le buffer (le buffer est vide)
 */
bool_e UART_data_ready(uart_id_e uart_id) {
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b082      	sub	sp, #8
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	4603      	mov	r3, r0
 80024f0:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 80024f2:	79fb      	ldrb	r3, [r7, #7]
 80024f4:	2b05      	cmp	r3, #5
 80024f6:	d905      	bls.n	8002504 <UART_data_ready+0x1c>
 80024f8:	4b06      	ldr	r3, [pc, #24]	; (8002514 <UART_data_ready+0x2c>)
 80024fa:	4a07      	ldr	r2, [pc, #28]	; (8002518 <UART_data_ready+0x30>)
 80024fc:	218e      	movs	r1, #142	; 0x8e
 80024fe:	4807      	ldr	r0, [pc, #28]	; (800251c <UART_data_ready+0x34>)
 8002500:	f009 fcf2 	bl	800bee8 <__assert_func>
	return buffer_rx_data_ready[uart_id];
 8002504:	79fb      	ldrb	r3, [r7, #7]
 8002506:	4a06      	ldr	r2, [pc, #24]	; (8002520 <UART_data_ready+0x38>)
 8002508:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 800250c:	4618      	mov	r0, r3
 800250e:	3708      	adds	r7, #8
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}
 8002514:	0800dc30 	.word	0x0800dc30
 8002518:	0800dc60 	.word	0x0800dc60
 800251c:	0800dc14 	.word	0x0800dc14
 8002520:	20009ddc 	.word	0x20009ddc

08002524 <UART_get_next_byte>:

/*
 * @ret Retourne le prochain caractère reçu. Ou 0 si rien n'a été reçu.
 * @post 	Le caractère renvoyé par cette fonction ne sera plus renvoyé.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id) {
 8002524:	b580      	push	{r7, lr}
 8002526:	b084      	sub	sp, #16
 8002528:	af00      	add	r7, sp, #0
 800252a:	4603      	mov	r3, r0
 800252c:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 800252e:	79fb      	ldrb	r3, [r7, #7]
 8002530:	2b05      	cmp	r3, #5
 8002532:	d905      	bls.n	8002540 <UART_get_next_byte+0x1c>
 8002534:	4b22      	ldr	r3, [pc, #136]	; (80025c0 <UART_get_next_byte+0x9c>)
 8002536:	4a23      	ldr	r2, [pc, #140]	; (80025c4 <UART_get_next_byte+0xa0>)
 8002538:	2198      	movs	r1, #152	; 0x98
 800253a:	4823      	ldr	r0, [pc, #140]	; (80025c8 <UART_get_next_byte+0xa4>)
 800253c:	f009 fcd4 	bl	800bee8 <__assert_func>

	if (!buffer_rx_data_ready[uart_id])	//N'est jamais sensé se produire si l'utilisateur vérifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 8002540:	79fb      	ldrb	r3, [r7, #7]
 8002542:	4a22      	ldr	r2, [pc, #136]	; (80025cc <UART_get_next_byte+0xa8>)
 8002544:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d101      	bne.n	8002550 <UART_get_next_byte+0x2c>
		return 0;
 800254c:	2300      	movs	r3, #0
 800254e:	e033      	b.n	80025b8 <UART_get_next_byte+0x94>

	ret = buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 8002550:	79fb      	ldrb	r3, [r7, #7]
 8002552:	79fa      	ldrb	r2, [r7, #7]
 8002554:	491e      	ldr	r1, [pc, #120]	; (80025d0 <UART_get_next_byte+0xac>)
 8002556:	5c8a      	ldrb	r2, [r1, r2]
 8002558:	4611      	mov	r1, r2
 800255a:	4a1e      	ldr	r2, [pc, #120]	; (80025d4 <UART_get_next_byte+0xb0>)
 800255c:	01db      	lsls	r3, r3, #7
 800255e:	4413      	add	r3, r2
 8002560:	440b      	add	r3, r1
 8002562:	781b      	ldrb	r3, [r3, #0]
 8002564:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1)
 8002566:	79fb      	ldrb	r3, [r7, #7]
 8002568:	4a19      	ldr	r2, [pc, #100]	; (80025d0 <UART_get_next_byte+0xac>)
 800256a:	5cd3      	ldrb	r3, [r2, r3]
 800256c:	3301      	adds	r3, #1
			% BUFFER_RX_SIZE;
 800256e:	425a      	negs	r2, r3
 8002570:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002574:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002578:	bf58      	it	pl
 800257a:	4253      	negpl	r3, r2
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1)
 800257c:	79fa      	ldrb	r2, [r7, #7]
 800257e:	b2d9      	uxtb	r1, r3
 8002580:	4b13      	ldr	r3, [pc, #76]	; (80025d0 <UART_get_next_byte+0xac>)
 8002582:	5499      	strb	r1, [r3, r2]

	//Section critique durant laquelle on désactive les interruptions... pour éviter une mauvaise préemption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8002584:	79fb      	ldrb	r3, [r7, #7]
 8002586:	4a14      	ldr	r2, [pc, #80]	; (80025d8 <UART_get_next_byte+0xb4>)
 8002588:	56d3      	ldrsb	r3, [r2, r3]
 800258a:	4618      	mov	r0, r3
 800258c:	f7ff fecc 	bl	8002328 <NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 8002590:	79fb      	ldrb	r3, [r7, #7]
 8002592:	4a12      	ldr	r2, [pc, #72]	; (80025dc <UART_get_next_byte+0xb8>)
 8002594:	5cd2      	ldrb	r2, [r2, r3]
 8002596:	79fb      	ldrb	r3, [r7, #7]
 8002598:	490d      	ldr	r1, [pc, #52]	; (80025d0 <UART_get_next_byte+0xac>)
 800259a:	5ccb      	ldrb	r3, [r1, r3]
 800259c:	429a      	cmp	r2, r3
 800259e:	d104      	bne.n	80025aa <UART_get_next_byte+0x86>
		buffer_rx_data_ready[uart_id] = FALSE;
 80025a0:	79fb      	ldrb	r3, [r7, #7]
 80025a2:	4a0a      	ldr	r2, [pc, #40]	; (80025cc <UART_get_next_byte+0xa8>)
 80025a4:	2100      	movs	r1, #0
 80025a6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 80025aa:	79fb      	ldrb	r3, [r7, #7]
 80025ac:	4a0a      	ldr	r2, [pc, #40]	; (80025d8 <UART_get_next_byte+0xb4>)
 80025ae:	56d3      	ldrsb	r3, [r2, r3]
 80025b0:	4618      	mov	r0, r3
 80025b2:	f7ff fea1 	bl	80022f8 <NVIC_EnableIRQ>
	return ret;
 80025b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	3710      	adds	r7, #16
 80025bc:	46bd      	mov	sp, r7
 80025be:	bd80      	pop	{r7, pc}
 80025c0:	0800dc30 	.word	0x0800dc30
 80025c4:	0800dc70 	.word	0x0800dc70
 80025c8:	0800dc14 	.word	0x0800dc14
 80025cc:	20009ddc 	.word	0x20009ddc
 80025d0:	20009dd4 	.word	0x20009dd4
 80025d4:	20009acc 	.word	0x20009acc
 80025d8:	0800dbfc 	.word	0x0800dbfc
 80025dc:	20009dcc 	.word	0x20009dcc

080025e0 <UART_putc>:
 * @brief	Envoi un caractere sur l'USARTx. Fonction BLOCANTE si un caractere est deja en cours d'envoi.
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c) {
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b084      	sub	sp, #16
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	4603      	mov	r3, r0
 80025e8:	460a      	mov	r2, r1
 80025ea:	71fb      	strb	r3, [r7, #7]
 80025ec:	4613      	mov	r3, r2
 80025ee:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 80025f0:	79fb      	ldrb	r3, [r7, #7]
 80025f2:	2b05      	cmp	r3, #5
 80025f4:	d905      	bls.n	8002602 <UART_putc+0x22>
 80025f6:	4b0c      	ldr	r3, [pc, #48]	; (8002628 <UART_putc+0x48>)
 80025f8:	4a0c      	ldr	r2, [pc, #48]	; (800262c <UART_putc+0x4c>)
 80025fa:	21c1      	movs	r1, #193	; 0xc1
 80025fc:	480c      	ldr	r0, [pc, #48]	; (8002630 <UART_putc+0x50>)
 80025fe:	f009 fc73 	bl	800bee8 <__assert_func>
	do {
		state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 8002602:	79fb      	ldrb	r3, [r7, #7]
 8002604:	019b      	lsls	r3, r3, #6
 8002606:	4a0b      	ldr	r2, [pc, #44]	; (8002634 <UART_putc+0x54>)
 8002608:	4413      	add	r3, r2
 800260a:	1db9      	adds	r1, r7, #6
 800260c:	2201      	movs	r2, #1
 800260e:	4618      	mov	r0, r3
 8002610:	f008 ff2c 	bl	800b46c <HAL_UART_Transmit_IT>
 8002614:	4603      	mov	r3, r0
 8002616:	73fb      	strb	r3, [r7, #15]
	} while (state == HAL_BUSY);
 8002618:	7bfb      	ldrb	r3, [r7, #15]
 800261a:	2b02      	cmp	r3, #2
 800261c:	d0f1      	beq.n	8002602 <UART_putc+0x22>
}
 800261e:	bf00      	nop
 8002620:	bf00      	nop
 8002622:	3710      	adds	r7, #16
 8002624:	46bd      	mov	sp, r7
 8002626:	bd80      	pop	{r7, pc}
 8002628:	0800dc30 	.word	0x0800dc30
 800262c:	0800dc84 	.word	0x0800dc84
 8002630:	0800dc14 	.word	0x0800dc14
 8002634:	2000994c 	.word	0x2000994c

08002638 <USART1_IRQHandler>:
	}
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void) {
 8002638:	b580      	push	{r7, lr}
 800263a:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 800263c:	4802      	ldr	r0, [pc, #8]	; (8002648 <USART1_IRQHandler+0x10>)
 800263e:	f008 ffe1 	bl	800b604 <HAL_UART_IRQHandler>
}
 8002642:	bf00      	nop
 8002644:	bd80      	pop	{r7, pc}
 8002646:	bf00      	nop
 8002648:	2000994c 	.word	0x2000994c

0800264c <USART2_IRQHandler>:

void USART2_IRQHandler(void) {
 800264c:	b580      	push	{r7, lr}
 800264e:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 8002650:	4802      	ldr	r0, [pc, #8]	; (800265c <USART2_IRQHandler+0x10>)
 8002652:	f008 ffd7 	bl	800b604 <HAL_UART_IRQHandler>
}
 8002656:	bf00      	nop
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	2000998c 	.word	0x2000998c

08002660 <USART3_IRQHandler>:

void USART3_IRQHandler(void) {
 8002660:	b580      	push	{r7, lr}
 8002662:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 8002664:	4802      	ldr	r0, [pc, #8]	; (8002670 <USART3_IRQHandler+0x10>)
 8002666:	f008 ffcd 	bl	800b604 <HAL_UART_IRQHandler>
}
 800266a:	bf00      	nop
 800266c:	bd80      	pop	{r7, pc}
 800266e:	bf00      	nop
 8002670:	200099cc 	.word	0x200099cc

08002674 <UART4_IRQHandler>:

void UART4_IRQHandler(void) {
 8002674:	b580      	push	{r7, lr}
 8002676:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART4_ID]);
 8002678:	4802      	ldr	r0, [pc, #8]	; (8002684 <UART4_IRQHandler+0x10>)
 800267a:	f008 ffc3 	bl	800b604 <HAL_UART_IRQHandler>
}
 800267e:	bf00      	nop
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	20009a0c 	.word	0x20009a0c

08002688 <UART5_IRQHandler>:

void UART5_IRQHandler(void) {
 8002688:	b580      	push	{r7, lr}
 800268a:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART5_ID]);
 800268c:	4802      	ldr	r0, [pc, #8]	; (8002698 <UART5_IRQHandler+0x10>)
 800268e:	f008 ffb9 	bl	800b604 <HAL_UART_IRQHandler>
}
 8002692:	bf00      	nop
 8002694:	bd80      	pop	{r7, pc}
 8002696:	bf00      	nop
 8002698:	20009a4c 	.word	0x20009a4c

0800269c <USART6_IRQHandler>:

void USART6_IRQHandler(void) {
 800269c:	b580      	push	{r7, lr}
 800269e:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART6_ID]);
 80026a0:	4802      	ldr	r0, [pc, #8]	; (80026ac <USART6_IRQHandler+0x10>)
 80026a2:	f008 ffaf 	bl	800b604 <HAL_UART_IRQHandler>
}
 80026a6:	bf00      	nop
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	20009a8c 	.word	0x20009a8c

080026b0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b084      	sub	sp, #16
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if (huart->Instance == USART1)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a2a      	ldr	r2, [pc, #168]	; (8002768 <HAL_UART_RxCpltCallback+0xb8>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d102      	bne.n	80026c8 <HAL_UART_RxCpltCallback+0x18>
		uart_id = UART1_ID;
 80026c2:	2300      	movs	r3, #0
 80026c4:	73fb      	strb	r3, [r7, #15]
 80026c6:	e026      	b.n	8002716 <HAL_UART_RxCpltCallback+0x66>
	else if (huart->Instance == USART2)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a27      	ldr	r2, [pc, #156]	; (800276c <HAL_UART_RxCpltCallback+0xbc>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d102      	bne.n	80026d8 <HAL_UART_RxCpltCallback+0x28>
		uart_id = UART2_ID;
 80026d2:	2301      	movs	r3, #1
 80026d4:	73fb      	strb	r3, [r7, #15]
 80026d6:	e01e      	b.n	8002716 <HAL_UART_RxCpltCallback+0x66>
	else if (huart->Instance == USART3)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4a24      	ldr	r2, [pc, #144]	; (8002770 <HAL_UART_RxCpltCallback+0xc0>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d102      	bne.n	80026e8 <HAL_UART_RxCpltCallback+0x38>
		uart_id = UART3_ID;
 80026e2:	2302      	movs	r3, #2
 80026e4:	73fb      	strb	r3, [r7, #15]
 80026e6:	e016      	b.n	8002716 <HAL_UART_RxCpltCallback+0x66>
	else if (huart->Instance == UART4)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4a21      	ldr	r2, [pc, #132]	; (8002774 <HAL_UART_RxCpltCallback+0xc4>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d102      	bne.n	80026f8 <HAL_UART_RxCpltCallback+0x48>
		uart_id = UART4_ID;
 80026f2:	2303      	movs	r3, #3
 80026f4:	73fb      	strb	r3, [r7, #15]
 80026f6:	e00e      	b.n	8002716 <HAL_UART_RxCpltCallback+0x66>
	else if (huart->Instance == UART5)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a1e      	ldr	r2, [pc, #120]	; (8002778 <HAL_UART_RxCpltCallback+0xc8>)
 80026fe:	4293      	cmp	r3, r2
 8002700:	d102      	bne.n	8002708 <HAL_UART_RxCpltCallback+0x58>
		uart_id = UART5_ID;
 8002702:	2304      	movs	r3, #4
 8002704:	73fb      	strb	r3, [r7, #15]
 8002706:	e006      	b.n	8002716 <HAL_UART_RxCpltCallback+0x66>
	else if (huart->Instance == USART6)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a1b      	ldr	r2, [pc, #108]	; (800277c <HAL_UART_RxCpltCallback+0xcc>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d126      	bne.n	8002760 <HAL_UART_RxCpltCallback+0xb0>
		uart_id = UART6_ID;
 8002712:	2305      	movs	r3, #5
 8002714:	73fb      	strb	r3, [r7, #15]
	else
		return;

	buffer_rx_data_ready[uart_id] = TRUE;//Le buffer n'est pas (ou plus) vide.
 8002716:	7bfb      	ldrb	r3, [r7, #15]
 8002718:	4a19      	ldr	r2, [pc, #100]	; (8002780 <HAL_UART_RxCpltCallback+0xd0>)
 800271a:	2101      	movs	r1, #1
 800271c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (buffer_rx_write_index[uart_id] + 1)
 8002720:	7bfb      	ldrb	r3, [r7, #15]
 8002722:	4a18      	ldr	r2, [pc, #96]	; (8002784 <HAL_UART_RxCpltCallback+0xd4>)
 8002724:	5cd3      	ldrb	r3, [r2, r3]
 8002726:	3301      	adds	r3, #1
			% BUFFER_RX_SIZE;				//Déplacement pointeur en écriture
 8002728:	425a      	negs	r2, r3
 800272a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800272e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002732:	bf58      	it	pl
 8002734:	4253      	negpl	r3, r2
	buffer_rx_write_index[uart_id] = (buffer_rx_write_index[uart_id] + 1)
 8002736:	7bfa      	ldrb	r2, [r7, #15]
 8002738:	b2d9      	uxtb	r1, r3
 800273a:	4b12      	ldr	r3, [pc, #72]	; (8002784 <HAL_UART_RxCpltCallback+0xd4>)
 800273c:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],
 800273e:	7bfb      	ldrb	r3, [r7, #15]
 8002740:	019b      	lsls	r3, r3, #6
 8002742:	4a11      	ldr	r2, [pc, #68]	; (8002788 <HAL_UART_RxCpltCallback+0xd8>)
 8002744:	1898      	adds	r0, r3, r2
			&buffer_rx[uart_id][buffer_rx_write_index[uart_id]], 1);//Réactivation de la réception d'un caractère
 8002746:	7bfb      	ldrb	r3, [r7, #15]
 8002748:	7bfa      	ldrb	r2, [r7, #15]
 800274a:	490e      	ldr	r1, [pc, #56]	; (8002784 <HAL_UART_RxCpltCallback+0xd4>)
 800274c:	5c8a      	ldrb	r2, [r1, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],
 800274e:	01db      	lsls	r3, r3, #7
 8002750:	4413      	add	r3, r2
 8002752:	4a0e      	ldr	r2, [pc, #56]	; (800278c <HAL_UART_RxCpltCallback+0xdc>)
 8002754:	4413      	add	r3, r2
 8002756:	2201      	movs	r2, #1
 8002758:	4619      	mov	r1, r3
 800275a:	f008 feed 	bl	800b538 <HAL_UART_Receive_IT>
 800275e:	e000      	b.n	8002762 <HAL_UART_RxCpltCallback+0xb2>
		return;
 8002760:	bf00      	nop
}
 8002762:	3710      	adds	r7, #16
 8002764:	46bd      	mov	sp, r7
 8002766:	bd80      	pop	{r7, pc}
 8002768:	40011000 	.word	0x40011000
 800276c:	40004400 	.word	0x40004400
 8002770:	40004800 	.word	0x40004800
 8002774:	40004c00 	.word	0x40004c00
 8002778:	40005000 	.word	0x40005000
 800277c:	40011400 	.word	0x40011400
 8002780:	20009ddc 	.word	0x20009ddc
 8002784:	20009dcc 	.word	0x20009dcc
 8002788:	2000994c 	.word	0x2000994c
 800278c:	20009acc 	.word	0x20009acc

08002790 <HAL_UART_MspInit>:
//Callback called by hal_uart
/*Selon l'instance de l'UART, on defini les broches qui vont bien (voir la doc)*/
/* Remarque : pour la plupart des UART, plusieurs combinaisons de broches sont disponible. En cas de besoin, cette fonction peut être modifiée.
 * -> consultez le classeur Ports_STM32F4.
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart) {
 8002790:	b580      	push	{r7, lr}
 8002792:	b092      	sub	sp, #72	; 0x48
 8002794:	af02      	add	r7, sp, #8
 8002796:	6078      	str	r0, [r7, #4]

	if (huart->Instance == USART1) {
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a9e      	ldr	r2, [pc, #632]	; (8002a18 <HAL_UART_MspInit+0x288>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d12c      	bne.n	80027fc <HAL_UART_MspInit+0x6c>
		__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 80027a2:	4b9e      	ldr	r3, [pc, #632]	; (8002a1c <HAL_UART_MspInit+0x28c>)
 80027a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027a6:	4a9d      	ldr	r2, [pc, #628]	; (8002a1c <HAL_UART_MspInit+0x28c>)
 80027a8:	f043 0302 	orr.w	r3, r3, #2
 80027ac:	6313      	str	r3, [r2, #48]	; 0x30
 80027ae:	4b9b      	ldr	r3, [pc, #620]	; (8002a1c <HAL_UART_MspInit+0x28c>)
 80027b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027b2:	f003 0302 	and.w	r3, r3, #2
 80027b6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80027b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP,
 80027ba:	2307      	movs	r3, #7
 80027bc:	9301      	str	r3, [sp, #4]
 80027be:	2302      	movs	r3, #2
 80027c0:	9300      	str	r3, [sp, #0]
 80027c2:	2301      	movs	r3, #1
 80027c4:	2202      	movs	r2, #2
 80027c6:	2140      	movs	r1, #64	; 0x40
 80027c8:	4895      	ldr	r0, [pc, #596]	; (8002a20 <HAL_UART_MspInit+0x290>)
 80027ca:	f7ff f857 	bl	800187c <BSP_GPIO_PinCfg>
				GPIO_SPEED_FAST, GPIO_AF7_USART1); //Configure Tx as AF
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_PULLUP,
 80027ce:	2307      	movs	r3, #7
 80027d0:	9301      	str	r3, [sp, #4]
 80027d2:	2302      	movs	r3, #2
 80027d4:	9300      	str	r3, [sp, #0]
 80027d6:	2301      	movs	r3, #1
 80027d8:	2202      	movs	r2, #2
 80027da:	2180      	movs	r1, #128	; 0x80
 80027dc:	4890      	ldr	r0, [pc, #576]	; (8002a20 <HAL_UART_MspInit+0x290>)
 80027de:	f7ff f84d 	bl	800187c <BSP_GPIO_PinCfg>
				GPIO_SPEED_FAST, GPIO_AF7_USART1); //Configure Rx as AF
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 80027e2:	4b8e      	ldr	r3, [pc, #568]	; (8002a1c <HAL_UART_MspInit+0x28c>)
 80027e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027e6:	4a8d      	ldr	r2, [pc, #564]	; (8002a1c <HAL_UART_MspInit+0x28c>)
 80027e8:	f043 0310 	orr.w	r3, r3, #16
 80027ec:	6453      	str	r3, [r2, #68]	; 0x44
 80027ee:	4b8b      	ldr	r3, [pc, #556]	; (8002a1c <HAL_UART_MspInit+0x28c>)
 80027f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027f2:	f003 0310 	and.w	r3, r3, #16
 80027f6:	63bb      	str	r3, [r7, #56]	; 0x38
 80027f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
				GPIO_SPEED_FAST, GPIO_AF8_USART6); //Configure Tx as AF
		BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_PULLUP,
				GPIO_SPEED_FAST, GPIO_AF8_USART6); //Configure Rx as AF
		__HAL_RCC_USART6_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 80027fa:	e109      	b.n	8002a10 <HAL_UART_MspInit+0x280>
	} else if (huart->Instance == USART2) {
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4a88      	ldr	r2, [pc, #544]	; (8002a24 <HAL_UART_MspInit+0x294>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d12c      	bne.n	8002860 <HAL_UART_MspInit+0xd0>
		__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 8002806:	4b85      	ldr	r3, [pc, #532]	; (8002a1c <HAL_UART_MspInit+0x28c>)
 8002808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800280a:	4a84      	ldr	r2, [pc, #528]	; (8002a1c <HAL_UART_MspInit+0x28c>)
 800280c:	f043 0301 	orr.w	r3, r3, #1
 8002810:	6313      	str	r3, [r2, #48]	; 0x30
 8002812:	4b82      	ldr	r3, [pc, #520]	; (8002a1c <HAL_UART_MspInit+0x28c>)
 8002814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002816:	f003 0301 	and.w	r3, r3, #1
 800281a:	637b      	str	r3, [r7, #52]	; 0x34
 800281c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP,
 800281e:	2307      	movs	r3, #7
 8002820:	9301      	str	r3, [sp, #4]
 8002822:	2302      	movs	r3, #2
 8002824:	9300      	str	r3, [sp, #0]
 8002826:	2301      	movs	r3, #1
 8002828:	2202      	movs	r2, #2
 800282a:	2104      	movs	r1, #4
 800282c:	487e      	ldr	r0, [pc, #504]	; (8002a28 <HAL_UART_MspInit+0x298>)
 800282e:	f7ff f825 	bl	800187c <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_PP, GPIO_PULLUP,
 8002832:	2307      	movs	r3, #7
 8002834:	9301      	str	r3, [sp, #4]
 8002836:	2302      	movs	r3, #2
 8002838:	9300      	str	r3, [sp, #0]
 800283a:	2301      	movs	r3, #1
 800283c:	2202      	movs	r2, #2
 800283e:	2108      	movs	r1, #8
 8002840:	4879      	ldr	r0, [pc, #484]	; (8002a28 <HAL_UART_MspInit+0x298>)
 8002842:	f7ff f81b 	bl	800187c <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 8002846:	4b75      	ldr	r3, [pc, #468]	; (8002a1c <HAL_UART_MspInit+0x28c>)
 8002848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800284a:	4a74      	ldr	r2, [pc, #464]	; (8002a1c <HAL_UART_MspInit+0x28c>)
 800284c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002850:	6413      	str	r3, [r2, #64]	; 0x40
 8002852:	4b72      	ldr	r3, [pc, #456]	; (8002a1c <HAL_UART_MspInit+0x28c>)
 8002854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002856:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800285a:	633b      	str	r3, [r7, #48]	; 0x30
 800285c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800285e:	e0d7      	b.n	8002a10 <HAL_UART_MspInit+0x280>
	} else if (huart->Instance == USART3) {
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a71      	ldr	r2, [pc, #452]	; (8002a2c <HAL_UART_MspInit+0x29c>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d12e      	bne.n	80028c8 <HAL_UART_MspInit+0x138>
		__HAL_RCC_GPIOD_CLK_ENABLE();		//Horloge des broches a utiliser
 800286a:	4b6c      	ldr	r3, [pc, #432]	; (8002a1c <HAL_UART_MspInit+0x28c>)
 800286c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800286e:	4a6b      	ldr	r2, [pc, #428]	; (8002a1c <HAL_UART_MspInit+0x28c>)
 8002870:	f043 0308 	orr.w	r3, r3, #8
 8002874:	6313      	str	r3, [r2, #48]	; 0x30
 8002876:	4b69      	ldr	r3, [pc, #420]	; (8002a1c <HAL_UART_MspInit+0x28c>)
 8002878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800287a:	f003 0308 	and.w	r3, r3, #8
 800287e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002880:	6afb      	ldr	r3, [r7, #44]	; 0x2c
		BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_8, GPIO_MODE_AF_PP, GPIO_PULLUP,
 8002882:	2307      	movs	r3, #7
 8002884:	9301      	str	r3, [sp, #4]
 8002886:	2302      	movs	r3, #2
 8002888:	9300      	str	r3, [sp, #0]
 800288a:	2301      	movs	r3, #1
 800288c:	2202      	movs	r2, #2
 800288e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002892:	4867      	ldr	r0, [pc, #412]	; (8002a30 <HAL_UART_MspInit+0x2a0>)
 8002894:	f7fe fff2 	bl	800187c <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP,
 8002898:	2307      	movs	r3, #7
 800289a:	9301      	str	r3, [sp, #4]
 800289c:	2302      	movs	r3, #2
 800289e:	9300      	str	r3, [sp, #0]
 80028a0:	2301      	movs	r3, #1
 80028a2:	2202      	movs	r2, #2
 80028a4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80028a8:	4861      	ldr	r0, [pc, #388]	; (8002a30 <HAL_UART_MspInit+0x2a0>)
 80028aa:	f7fe ffe7 	bl	800187c <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 80028ae:	4b5b      	ldr	r3, [pc, #364]	; (8002a1c <HAL_UART_MspInit+0x28c>)
 80028b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b2:	4a5a      	ldr	r2, [pc, #360]	; (8002a1c <HAL_UART_MspInit+0x28c>)
 80028b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028b8:	6413      	str	r3, [r2, #64]	; 0x40
 80028ba:	4b58      	ldr	r3, [pc, #352]	; (8002a1c <HAL_UART_MspInit+0x28c>)
 80028bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028be:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80028c2:	62bb      	str	r3, [r7, #40]	; 0x28
 80028c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 80028c6:	e0a3      	b.n	8002a10 <HAL_UART_MspInit+0x280>
	} else if (huart->Instance == UART4) {
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a59      	ldr	r2, [pc, #356]	; (8002a34 <HAL_UART_MspInit+0x2a4>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d12e      	bne.n	8002930 <HAL_UART_MspInit+0x1a0>
		__HAL_RCC_GPIOC_CLK_ENABLE();		//Horloge des broches a utiliser
 80028d2:	4b52      	ldr	r3, [pc, #328]	; (8002a1c <HAL_UART_MspInit+0x28c>)
 80028d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028d6:	4a51      	ldr	r2, [pc, #324]	; (8002a1c <HAL_UART_MspInit+0x28c>)
 80028d8:	f043 0304 	orr.w	r3, r3, #4
 80028dc:	6313      	str	r3, [r2, #48]	; 0x30
 80028de:	4b4f      	ldr	r3, [pc, #316]	; (8002a1c <HAL_UART_MspInit+0x28c>)
 80028e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e2:	f003 0304 	and.w	r3, r3, #4
 80028e6:	627b      	str	r3, [r7, #36]	; 0x24
 80028e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
		BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP,
 80028ea:	2307      	movs	r3, #7
 80028ec:	9301      	str	r3, [sp, #4]
 80028ee:	2302      	movs	r3, #2
 80028f0:	9300      	str	r3, [sp, #0]
 80028f2:	2301      	movs	r3, #1
 80028f4:	2202      	movs	r2, #2
 80028f6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80028fa:	484f      	ldr	r0, [pc, #316]	; (8002a38 <HAL_UART_MspInit+0x2a8>)
 80028fc:	f7fe ffbe 	bl	800187c <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_11, GPIO_MODE_AF_PP, GPIO_PULLUP,
 8002900:	2307      	movs	r3, #7
 8002902:	9301      	str	r3, [sp, #4]
 8002904:	2302      	movs	r3, #2
 8002906:	9300      	str	r3, [sp, #0]
 8002908:	2301      	movs	r3, #1
 800290a:	2202      	movs	r2, #2
 800290c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002910:	4849      	ldr	r0, [pc, #292]	; (8002a38 <HAL_UART_MspInit+0x2a8>)
 8002912:	f7fe ffb3 	bl	800187c <BSP_GPIO_PinCfg>
		__HAL_RCC_UART4_CLK_ENABLE();		//Horloge du peripherique UART
 8002916:	4b41      	ldr	r3, [pc, #260]	; (8002a1c <HAL_UART_MspInit+0x28c>)
 8002918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800291a:	4a40      	ldr	r2, [pc, #256]	; (8002a1c <HAL_UART_MspInit+0x28c>)
 800291c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002920:	6413      	str	r3, [r2, #64]	; 0x40
 8002922:	4b3e      	ldr	r3, [pc, #248]	; (8002a1c <HAL_UART_MspInit+0x28c>)
 8002924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002926:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800292a:	623b      	str	r3, [r7, #32]
 800292c:	6a3b      	ldr	r3, [r7, #32]
}
 800292e:	e06f      	b.n	8002a10 <HAL_UART_MspInit+0x280>
	} else if (huart->Instance == UART5) {
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a41      	ldr	r2, [pc, #260]	; (8002a3c <HAL_UART_MspInit+0x2ac>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d139      	bne.n	80029ae <HAL_UART_MspInit+0x21e>
		__HAL_RCC_GPIOC_CLK_ENABLE();		//Horloge des broches a utiliser
 800293a:	4b38      	ldr	r3, [pc, #224]	; (8002a1c <HAL_UART_MspInit+0x28c>)
 800293c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800293e:	4a37      	ldr	r2, [pc, #220]	; (8002a1c <HAL_UART_MspInit+0x28c>)
 8002940:	f043 0304 	orr.w	r3, r3, #4
 8002944:	6313      	str	r3, [r2, #48]	; 0x30
 8002946:	4b35      	ldr	r3, [pc, #212]	; (8002a1c <HAL_UART_MspInit+0x28c>)
 8002948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800294a:	f003 0304 	and.w	r3, r3, #4
 800294e:	61fb      	str	r3, [r7, #28]
 8002950:	69fb      	ldr	r3, [r7, #28]
		__HAL_RCC_GPIOD_CLK_ENABLE();		//Horloge des broches a utiliser
 8002952:	4b32      	ldr	r3, [pc, #200]	; (8002a1c <HAL_UART_MspInit+0x28c>)
 8002954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002956:	4a31      	ldr	r2, [pc, #196]	; (8002a1c <HAL_UART_MspInit+0x28c>)
 8002958:	f043 0308 	orr.w	r3, r3, #8
 800295c:	6313      	str	r3, [r2, #48]	; 0x30
 800295e:	4b2f      	ldr	r3, [pc, #188]	; (8002a1c <HAL_UART_MspInit+0x28c>)
 8002960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002962:	f003 0308 	and.w	r3, r3, #8
 8002966:	61bb      	str	r3, [r7, #24]
 8002968:	69bb      	ldr	r3, [r7, #24]
		BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_12, GPIO_MODE_AF_PP, GPIO_PULLUP,
 800296a:	2307      	movs	r3, #7
 800296c:	9301      	str	r3, [sp, #4]
 800296e:	2302      	movs	r3, #2
 8002970:	9300      	str	r3, [sp, #0]
 8002972:	2301      	movs	r3, #1
 8002974:	2202      	movs	r2, #2
 8002976:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800297a:	482f      	ldr	r0, [pc, #188]	; (8002a38 <HAL_UART_MspInit+0x2a8>)
 800297c:	f7fe ff7e 	bl	800187c <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP,
 8002980:	2307      	movs	r3, #7
 8002982:	9301      	str	r3, [sp, #4]
 8002984:	2302      	movs	r3, #2
 8002986:	9300      	str	r3, [sp, #0]
 8002988:	2301      	movs	r3, #1
 800298a:	2202      	movs	r2, #2
 800298c:	2104      	movs	r1, #4
 800298e:	4828      	ldr	r0, [pc, #160]	; (8002a30 <HAL_UART_MspInit+0x2a0>)
 8002990:	f7fe ff74 	bl	800187c <BSP_GPIO_PinCfg>
		__HAL_RCC_UART5_CLK_ENABLE();		//Horloge du peripherique UART
 8002994:	4b21      	ldr	r3, [pc, #132]	; (8002a1c <HAL_UART_MspInit+0x28c>)
 8002996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002998:	4a20      	ldr	r2, [pc, #128]	; (8002a1c <HAL_UART_MspInit+0x28c>)
 800299a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800299e:	6413      	str	r3, [r2, #64]	; 0x40
 80029a0:	4b1e      	ldr	r3, [pc, #120]	; (8002a1c <HAL_UART_MspInit+0x28c>)
 80029a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80029a8:	617b      	str	r3, [r7, #20]
 80029aa:	697b      	ldr	r3, [r7, #20]
}
 80029ac:	e030      	b.n	8002a10 <HAL_UART_MspInit+0x280>
	} else if (huart->Instance == USART6) {
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4a23      	ldr	r2, [pc, #140]	; (8002a40 <HAL_UART_MspInit+0x2b0>)
 80029b4:	4293      	cmp	r3, r2
 80029b6:	d12b      	bne.n	8002a10 <HAL_UART_MspInit+0x280>
		__HAL_RCC_GPIOC_CLK_ENABLE();		//Horloge des broches a utiliser
 80029b8:	4b18      	ldr	r3, [pc, #96]	; (8002a1c <HAL_UART_MspInit+0x28c>)
 80029ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029bc:	4a17      	ldr	r2, [pc, #92]	; (8002a1c <HAL_UART_MspInit+0x28c>)
 80029be:	f043 0304 	orr.w	r3, r3, #4
 80029c2:	6313      	str	r3, [r2, #48]	; 0x30
 80029c4:	4b15      	ldr	r3, [pc, #84]	; (8002a1c <HAL_UART_MspInit+0x28c>)
 80029c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029c8:	f003 0304 	and.w	r3, r3, #4
 80029cc:	613b      	str	r3, [r7, #16]
 80029ce:	693b      	ldr	r3, [r7, #16]
		BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP,
 80029d0:	2308      	movs	r3, #8
 80029d2:	9301      	str	r3, [sp, #4]
 80029d4:	2302      	movs	r3, #2
 80029d6:	9300      	str	r3, [sp, #0]
 80029d8:	2301      	movs	r3, #1
 80029da:	2202      	movs	r2, #2
 80029dc:	2140      	movs	r1, #64	; 0x40
 80029de:	4816      	ldr	r0, [pc, #88]	; (8002a38 <HAL_UART_MspInit+0x2a8>)
 80029e0:	f7fe ff4c 	bl	800187c <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_PULLUP,
 80029e4:	2308      	movs	r3, #8
 80029e6:	9301      	str	r3, [sp, #4]
 80029e8:	2302      	movs	r3, #2
 80029ea:	9300      	str	r3, [sp, #0]
 80029ec:	2301      	movs	r3, #1
 80029ee:	2202      	movs	r2, #2
 80029f0:	2180      	movs	r1, #128	; 0x80
 80029f2:	4811      	ldr	r0, [pc, #68]	; (8002a38 <HAL_UART_MspInit+0x2a8>)
 80029f4:	f7fe ff42 	bl	800187c <BSP_GPIO_PinCfg>
		__HAL_RCC_USART6_CLK_ENABLE();		//Horloge du peripherique UART
 80029f8:	4b08      	ldr	r3, [pc, #32]	; (8002a1c <HAL_UART_MspInit+0x28c>)
 80029fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029fc:	4a07      	ldr	r2, [pc, #28]	; (8002a1c <HAL_UART_MspInit+0x28c>)
 80029fe:	f043 0320 	orr.w	r3, r3, #32
 8002a02:	6453      	str	r3, [r2, #68]	; 0x44
 8002a04:	4b05      	ldr	r3, [pc, #20]	; (8002a1c <HAL_UART_MspInit+0x28c>)
 8002a06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a08:	f003 0320 	and.w	r3, r3, #32
 8002a0c:	60fb      	str	r3, [r7, #12]
 8002a0e:	68fb      	ldr	r3, [r7, #12]
}
 8002a10:	bf00      	nop
 8002a12:	3740      	adds	r7, #64	; 0x40
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}
 8002a18:	40011000 	.word	0x40011000
 8002a1c:	40023800 	.word	0x40023800
 8002a20:	40020400 	.word	0x40020400
 8002a24:	40004400 	.word	0x40004400
 8002a28:	40020000 	.word	0x40020000
 8002a2c:	40004800 	.word	0x40004800
 8002a30:	40020c00 	.word	0x40020c00
 8002a34:	40004c00 	.word	0x40004c00
 8002a38:	40020800 	.word	0x40020800
 8002a3c:	40005000 	.word	0x40005000
 8002a40:	40011400 	.word	0x40011400

08002a44 <Systick_init>:

//Tableau de pointeurs sur fonctions qui doivent être appelées périodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void) {
 8002a44:	b480      	push	{r7}
 8002a46:	b083      	sub	sp, #12
 8002a48:	af00      	add	r7, sp, #0
	uint8_t i;
	for (i = 0; i < MAX_CALLBACK_FUNCTION_NB; i++)
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	71fb      	strb	r3, [r7, #7]
 8002a4e:	e007      	b.n	8002a60 <Systick_init+0x1c>
		callback_functions[i] = NULL;
 8002a50:	79fb      	ldrb	r3, [r7, #7]
 8002a52:	4a09      	ldr	r2, [pc, #36]	; (8002a78 <Systick_init+0x34>)
 8002a54:	2100      	movs	r1, #0
 8002a56:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (i = 0; i < MAX_CALLBACK_FUNCTION_NB; i++)
 8002a5a:	79fb      	ldrb	r3, [r7, #7]
 8002a5c:	3301      	adds	r3, #1
 8002a5e:	71fb      	strb	r3, [r7, #7]
 8002a60:	79fb      	ldrb	r3, [r7, #7]
 8002a62:	2b0f      	cmp	r3, #15
 8002a64:	d9f4      	bls.n	8002a50 <Systick_init+0xc>
	initialized = TRUE;
 8002a66:	4b05      	ldr	r3, [pc, #20]	; (8002a7c <Systick_init+0x38>)
 8002a68:	2201      	movs	r2, #1
 8002a6a:	601a      	str	r2, [r3, #0]
}
 8002a6c:	bf00      	nop
 8002a6e:	370c      	adds	r7, #12
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bc80      	pop	{r7}
 8002a74:	4770      	bx	lr
 8002a76:	bf00      	nop
 8002a78:	20009df4 	.word	0x20009df4
 8002a7c:	20009e34 	.word	0x20009e34

08002a80 <SysTick_Handler>:

//Routine d'interruption appelée automatiquement à chaque ms.
void SysTick_Handler(void) {
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b082      	sub	sp, #8
 8002a84:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 8002a86:	f001 fd37 	bl	80044f8 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8002a8a:	f001 fe96 	bl	80047ba <HAL_SYSTICK_IRQHandler>

	if (!initialized)
 8002a8e:	4b0f      	ldr	r3, [pc, #60]	; (8002acc <SysTick_Handler+0x4c>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d101      	bne.n	8002a9a <SysTick_Handler+0x1a>
		Systick_init();
 8002a96:	f7ff ffd5 	bl	8002a44 <Systick_init>

	uint8_t i;
	for (i = 0; i < MAX_CALLBACK_FUNCTION_NB; i++) {
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	71fb      	strb	r3, [r7, #7]
 8002a9e:	e00d      	b.n	8002abc <SysTick_Handler+0x3c>
		if (callback_functions[i])
 8002aa0:	79fb      	ldrb	r3, [r7, #7]
 8002aa2:	4a0b      	ldr	r2, [pc, #44]	; (8002ad0 <SysTick_Handler+0x50>)
 8002aa4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d004      	beq.n	8002ab6 <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 8002aac:	79fb      	ldrb	r3, [r7, #7]
 8002aae:	4a08      	ldr	r2, [pc, #32]	; (8002ad0 <SysTick_Handler+0x50>)
 8002ab0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ab4:	4798      	blx	r3
	for (i = 0; i < MAX_CALLBACK_FUNCTION_NB; i++) {
 8002ab6:	79fb      	ldrb	r3, [r7, #7]
 8002ab8:	3301      	adds	r3, #1
 8002aba:	71fb      	strb	r3, [r7, #7]
 8002abc:	79fb      	ldrb	r3, [r7, #7]
 8002abe:	2b0f      	cmp	r3, #15
 8002ac0:	d9ee      	bls.n	8002aa0 <SysTick_Handler+0x20>
	}
}
 8002ac2:	bf00      	nop
 8002ac4:	bf00      	nop
 8002ac6:	3708      	adds	r7, #8
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bd80      	pop	{r7, pc}
 8002acc:	20009e34 	.word	0x20009e34
 8002ad0:	20009df4 	.word	0x20009df4

08002ad4 <LIS302DL_Init>:
  * @brief  Set LIS302DL Initialization.
  * @param  InitStruct: contains mask of different init parameters
  * @retval None
  */
void LIS302DL_Init(uint16_t InitStruct)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b084      	sub	sp, #16
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	4603      	mov	r3, r0
 8002adc:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	73fb      	strb	r3, [r7, #15]
  
  /* Configure the low level interface */
  ACCELERO_IO_Init();
 8002ae2:	f7fe fda7 	bl	8001634 <ACCELERO_IO_Init>

  ctrl = (uint8_t) InitStruct;
 8002ae6:	88fb      	ldrh	r3, [r7, #6]
 8002ae8:	b2db      	uxtb	r3, r3
 8002aea:	73fb      	strb	r3, [r7, #15]

  /* Write value to MEMS CTRL_REG1 register */
  ACCELERO_IO_Write(&ctrl, LIS302DL_CTRL_REG1_ADDR, 1);
 8002aec:	f107 030f 	add.w	r3, r7, #15
 8002af0:	2201      	movs	r2, #1
 8002af2:	2120      	movs	r1, #32
 8002af4:	4618      	mov	r0, r3
 8002af6:	f7fe fdf7 	bl	80016e8 <ACCELERO_IO_Write>
}
 8002afa:	bf00      	nop
 8002afc:	3710      	adds	r7, #16
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}

08002b02 <LIS302DL_ReadID>:
  * @brief  Read LIS302DL device ID.
  * @param  None
  * @retval The Device ID (two bytes).
  */
uint8_t LIS302DL_ReadID(void)
{
 8002b02:	b580      	push	{r7, lr}
 8002b04:	b082      	sub	sp, #8
 8002b06:	af00      	add	r7, sp, #0
  uint8_t tmp = 0;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	71fb      	strb	r3, [r7, #7]

  /* Configure the low level interface */
  ACCELERO_IO_Init();
 8002b0c:	f7fe fd92 	bl	8001634 <ACCELERO_IO_Init>

  /* Read WHO_AM_I register */
  ACCELERO_IO_Read(&tmp, LIS302DL_WHO_AM_I_ADDR, 1);
 8002b10:	1dfb      	adds	r3, r7, #7
 8002b12:	2201      	movs	r2, #1
 8002b14:	210f      	movs	r1, #15
 8002b16:	4618      	mov	r0, r3
 8002b18:	f7fe fe18 	bl	800174c <ACCELERO_IO_Read>
  
  /* Return the ID */
  return (uint16_t)tmp;
 8002b1c:	79fb      	ldrb	r3, [r7, #7]
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	3708      	adds	r7, #8
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd80      	pop	{r7, pc}

08002b26 <LIS302DL_FilterConfig>:
  * @brief  Set LIS302DL Internal High Pass Filter configuration.
  * @param  FilterStruct: contains data for filter config
  * @retval None
  */
void LIS302DL_FilterConfig(uint8_t FilterStruct)
{
 8002b26:	b580      	push	{r7, lr}
 8002b28:	b084      	sub	sp, #16
 8002b2a:	af00      	add	r7, sp, #0
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	71fb      	strb	r3, [r7, #7]
  uint8_t ctrl = 0x00;
 8002b30:	2300      	movs	r3, #0
 8002b32:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL_REG2 register */
  ACCELERO_IO_Read(&ctrl, LIS302DL_CTRL_REG2_ADDR, 1);
 8002b34:	f107 030f 	add.w	r3, r7, #15
 8002b38:	2201      	movs	r2, #1
 8002b3a:	2121      	movs	r1, #33	; 0x21
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	f7fe fe05 	bl	800174c <ACCELERO_IO_Read>

  /* Clear high pass filter cut-off level, interrupt and data selection bits */
  ctrl &= (uint8_t)~(LIS302DL_FILTEREDDATASELECTION_OUTPUTREGISTER | \
 8002b42:	7bfb      	ldrb	r3, [r7, #15]
 8002b44:	f023 032f 	bic.w	r3, r3, #47	; 0x2f
 8002b48:	b2db      	uxtb	r3, r3
 8002b4a:	73fb      	strb	r3, [r7, #15]
                     LIS302DL_HIGHPASSFILTER_LEVEL_3 | \
                     LIS302DL_HIGHPASSFILTERINTERRUPT_1_2);

  ctrl |= FilterStruct;
 8002b4c:	7bfa      	ldrb	r2, [r7, #15]
 8002b4e:	79fb      	ldrb	r3, [r7, #7]
 8002b50:	4313      	orrs	r3, r2
 8002b52:	b2db      	uxtb	r3, r3
 8002b54:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG2 register */
  ACCELERO_IO_Write(&ctrl, LIS302DL_CTRL_REG2_ADDR, 1);
 8002b56:	f107 030f 	add.w	r3, r7, #15
 8002b5a:	2201      	movs	r2, #1
 8002b5c:	2121      	movs	r1, #33	; 0x21
 8002b5e:	4618      	mov	r0, r3
 8002b60:	f7fe fdc2 	bl	80016e8 <ACCELERO_IO_Write>
}
 8002b64:	bf00      	nop
 8002b66:	3710      	adds	r7, #16
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bd80      	pop	{r7, pc}

08002b6c <LIS302DL_InterruptConfig>:
  * @param  LIS302DL_InterruptConfig_TypeDef: pointer to a LIS302DL_InterruptConfig_TypeDef 
  *         structure that contains the configuration setting for the LIS302DL Interrupt.
  * @retval None
  */
void LIS302DL_InterruptConfig(LIS302DL_InterruptConfigTypeDef *LIS302DL_IntConfigStruct)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b084      	sub	sp, #16
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  uint8_t ctrl = 0x00;
 8002b74:	2300      	movs	r3, #0
 8002b76:	73fb      	strb	r3, [r7, #15]
  
  /* Read CLICK_CFG register */
  ACCELERO_IO_Read(&ctrl, LIS302DL_CLICK_CFG_REG_ADDR, 1);
 8002b78:	f107 030f 	add.w	r3, r7, #15
 8002b7c:	2201      	movs	r2, #1
 8002b7e:	2138      	movs	r1, #56	; 0x38
 8002b80:	4618      	mov	r0, r3
 8002b82:	f7fe fde3 	bl	800174c <ACCELERO_IO_Read>
  
  /* Configure latch Interrupt request, click interrupts and double click interrupts */                   
  ctrl = (uint8_t)(LIS302DL_IntConfigStruct->Latch_Request| \
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	781a      	ldrb	r2, [r3, #0]
                   LIS302DL_IntConfigStruct->SingleClick_Axes | \
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	785b      	ldrb	r3, [r3, #1]
  ctrl = (uint8_t)(LIS302DL_IntConfigStruct->Latch_Request| \
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	b2da      	uxtb	r2, r3
                   LIS302DL_IntConfigStruct->DoubleClick_Axes);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	789b      	ldrb	r3, [r3, #2]
  ctrl = (uint8_t)(LIS302DL_IntConfigStruct->Latch_Request| \
 8002b96:	4313      	orrs	r3, r2
 8002b98:	b2db      	uxtb	r3, r3
 8002b9a:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CLICK_CFG register */
  ACCELERO_IO_Write(&ctrl, LIS302DL_CLICK_CFG_REG_ADDR, 1);
 8002b9c:	f107 030f 	add.w	r3, r7, #15
 8002ba0:	2201      	movs	r2, #1
 8002ba2:	2138      	movs	r1, #56	; 0x38
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f7fe fd9f 	bl	80016e8 <ACCELERO_IO_Write>
}
 8002baa:	bf00      	nop
 8002bac:	3710      	adds	r7, #16
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bd80      	pop	{r7, pc}

08002bb2 <LIS302DL_Click_IntConfig>:
  * @brief  Set LIS302DL Interrupt configuration
  * @param  None
  * @retval None
  */
void LIS302DL_Click_IntConfig(void)
{
 8002bb2:	b580      	push	{r7, lr}
 8002bb4:	b082      	sub	sp, #8
 8002bb6:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	71fb      	strb	r3, [r7, #7]
  LIS302DL_InterruptConfigTypeDef   LIS302DL_InterruptStruct;
  
  ACCELERO_IO_ITConfig();
 8002bbc:	f7fe fd68 	bl	8001690 <ACCELERO_IO_ITConfig>
  
  /* Set configuration of Internal High Pass Filter of LIS302DL */
  LIS302DL_InterruptStruct.Latch_Request = LIS302DL_INTERRUPTREQUEST_LATCHED;
 8002bc0:	2340      	movs	r3, #64	; 0x40
 8002bc2:	713b      	strb	r3, [r7, #4]
  LIS302DL_InterruptStruct.SingleClick_Axes = LIS302DL_CLICKINTERRUPT_Z_ENABLE;
 8002bc4:	2310      	movs	r3, #16
 8002bc6:	717b      	strb	r3, [r7, #5]
  LIS302DL_InterruptStruct.DoubleClick_Axes = LIS302DL_DOUBLECLICKINTERRUPT_Z_ENABLE;
 8002bc8:	2320      	movs	r3, #32
 8002bca:	71bb      	strb	r3, [r7, #6]
  LIS302DL_InterruptConfig(&LIS302DL_InterruptStruct);
 8002bcc:	1d3b      	adds	r3, r7, #4
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f7ff ffcc 	bl	8002b6c <LIS302DL_InterruptConfig>
  
  /* Configure Interrupt control register: enable Click interrupt on INT1 and
  INT2 on Z axis high event */
  ctrl = 0x3F;
 8002bd4:	233f      	movs	r3, #63	; 0x3f
 8002bd6:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_CTRL_REG3_ADDR, 1);
 8002bd8:	1dfb      	adds	r3, r7, #7
 8002bda:	2201      	movs	r2, #1
 8002bdc:	2122      	movs	r1, #34	; 0x22
 8002bde:	4618      	mov	r0, r3
 8002be0:	f7fe fd82 	bl	80016e8 <ACCELERO_IO_Write>
  
  /* Enable Interrupt generation on click on Z axis */
  ctrl = 0x50;
 8002be4:	2350      	movs	r3, #80	; 0x50
 8002be6:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_CLICK_CFG_REG_ADDR, 1);
 8002be8:	1dfb      	adds	r3, r7, #7
 8002bea:	2201      	movs	r2, #1
 8002bec:	2138      	movs	r1, #56	; 0x38
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f7fe fd7a 	bl	80016e8 <ACCELERO_IO_Write>
  
  /* Configure Click Threshold on X/Y axis (10 x 0.5g) */
  ctrl = 0xAA;
 8002bf4:	23aa      	movs	r3, #170	; 0xaa
 8002bf6:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_CLICK_THSY_X_REG_ADDR, 1);
 8002bf8:	1dfb      	adds	r3, r7, #7
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	213b      	movs	r1, #59	; 0x3b
 8002bfe:	4618      	mov	r0, r3
 8002c00:	f7fe fd72 	bl	80016e8 <ACCELERO_IO_Write>
  
  /* Configure Click Threshold on Z axis (10 x 0.5g) */
  ctrl = 0x0A;
 8002c04:	230a      	movs	r3, #10
 8002c06:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_CLICK_THSZ_REG_ADDR, 1);
 8002c08:	1dfb      	adds	r3, r7, #7
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	213c      	movs	r1, #60	; 0x3c
 8002c0e:	4618      	mov	r0, r3
 8002c10:	f7fe fd6a 	bl	80016e8 <ACCELERO_IO_Write>
  
  /* Enable interrupt on Y axis high event */
  ctrl = 0x4C;
 8002c14:	234c      	movs	r3, #76	; 0x4c
 8002c16:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_FF_WU_CFG1_REG_ADDR, 1);
 8002c18:	1dfb      	adds	r3, r7, #7
 8002c1a:	2201      	movs	r2, #1
 8002c1c:	2130      	movs	r1, #48	; 0x30
 8002c1e:	4618      	mov	r0, r3
 8002c20:	f7fe fd62 	bl	80016e8 <ACCELERO_IO_Write>
  
  /* Configure Time Limit */
  ctrl = 0x03;
 8002c24:	2303      	movs	r3, #3
 8002c26:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_CLICK_TIMELIMIT_REG_ADDR, 1);
 8002c28:	1dfb      	adds	r3, r7, #7
 8002c2a:	2201      	movs	r2, #1
 8002c2c:	213d      	movs	r1, #61	; 0x3d
 8002c2e:	4618      	mov	r0, r3
 8002c30:	f7fe fd5a 	bl	80016e8 <ACCELERO_IO_Write>
  
  /* Configure Latency */
  ctrl = 0x7F;
 8002c34:	237f      	movs	r3, #127	; 0x7f
 8002c36:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_CLICK_LATENCY_REG_ADDR, 1);
 8002c38:	1dfb      	adds	r3, r7, #7
 8002c3a:	2201      	movs	r2, #1
 8002c3c:	213e      	movs	r1, #62	; 0x3e
 8002c3e:	4618      	mov	r0, r3
 8002c40:	f7fe fd52 	bl	80016e8 <ACCELERO_IO_Write>
  
  /* Configure Click Window */
  ctrl = 0x7F;
 8002c44:	237f      	movs	r3, #127	; 0x7f
 8002c46:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_CLICK_WINDOW_REG_ADDR, 1);
 8002c48:	1dfb      	adds	r3, r7, #7
 8002c4a:	2201      	movs	r2, #1
 8002c4c:	213f      	movs	r1, #63	; 0x3f
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f7fe fd4a 	bl	80016e8 <ACCELERO_IO_Write>
}
 8002c54:	bf00      	nop
 8002c56:	3708      	adds	r7, #8
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bd80      	pop	{r7, pc}

08002c5c <LIS302DL_Click_IntClear>:
  * @brief  Clear LIS302DL click Interrupt 
  * @param  None
  * @retval None
  */
void LIS302DL_Click_IntClear(void)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b084      	sub	sp, #16
 8002c60:	af00      	add	r7, sp, #0
  uint8_t buffer[6], clickreg = 0;
 8002c62:	2300      	movs	r3, #0
 8002c64:	71fb      	strb	r3, [r7, #7]

  /* Read click and status registers if the available MEMS Accelerometer is LIS302DL */
  ACCELERO_IO_Read(&clickreg, LIS302DL_CLICK_SRC_REG_ADDR, 1); 
 8002c66:	1dfb      	adds	r3, r7, #7
 8002c68:	2201      	movs	r2, #1
 8002c6a:	2139      	movs	r1, #57	; 0x39
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	f7fe fd6d 	bl	800174c <ACCELERO_IO_Read>
  ACCELERO_IO_Read(buffer, LIS302DL_STATUS_REG_ADDR, 6);
 8002c72:	f107 0308 	add.w	r3, r7, #8
 8002c76:	2206      	movs	r2, #6
 8002c78:	2127      	movs	r1, #39	; 0x27
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	f7fe fd66 	bl	800174c <ACCELERO_IO_Read>
}
 8002c80:	bf00      	nop
 8002c82:	3710      	adds	r7, #16
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}

08002c88 <LIS302DL_RebootCmd>:
  * @brief  Reboot memory content of LIS302DL.
  * @param  None
  * @retval None
  */
void LIS302DL_RebootCmd(void)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b082      	sub	sp, #8
 8002c8c:	af00      	add	r7, sp, #0
  uint8_t tmpreg;
  /* Read CTRL_REG2 register */
  ACCELERO_IO_Read(&tmpreg, LIS302DL_CTRL_REG2_ADDR, 1);
 8002c8e:	1dfb      	adds	r3, r7, #7
 8002c90:	2201      	movs	r2, #1
 8002c92:	2121      	movs	r1, #33	; 0x21
 8002c94:	4618      	mov	r0, r3
 8002c96:	f7fe fd59 	bl	800174c <ACCELERO_IO_Read>
  
  /* Enable or Disable the reboot memory */
  tmpreg |= LIS302DL_BOOT_REBOOTMEMORY;
 8002c9a:	79fb      	ldrb	r3, [r7, #7]
 8002c9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ca0:	b2db      	uxtb	r3, r3
 8002ca2:	71fb      	strb	r3, [r7, #7]
  
  /* Write value to MEMS CTRL_REG2 register */
  ACCELERO_IO_Write(&tmpreg, LIS302DL_CTRL_REG2_ADDR, 1);
 8002ca4:	1dfb      	adds	r3, r7, #7
 8002ca6:	2201      	movs	r2, #1
 8002ca8:	2121      	movs	r1, #33	; 0x21
 8002caa:	4618      	mov	r0, r3
 8002cac:	f7fe fd1c 	bl	80016e8 <ACCELERO_IO_Write>
}
 8002cb0:	bf00      	nop
 8002cb2:	3708      	adds	r7, #8
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}

08002cb8 <LIS302DL_ReadACC>:
  *         ACC[mg]=SENSITIVITY* (out_h*256+out_l)/16 (12 bit rappresentation)
  * @param  pfData: Data out pointer
  * @retval None
  */
void LIS302DL_ReadACC(int16_t *pData)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b088      	sub	sp, #32
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  int8_t buffer[6];
  int16_t pnRawData[3];
  uint8_t sensitivity = LIS302DL_SENSITIVITY_2_3G;
 8002cc0:	2312      	movs	r3, #18
 8002cc2:	77fb      	strb	r3, [r7, #31]
  uint8_t crtl, i = 0x00;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	77bb      	strb	r3, [r7, #30]
  
  ACCELERO_IO_Read(&crtl, LIS302DL_CTRL_REG1_ADDR, 1);
 8002cc8:	f107 030f 	add.w	r3, r7, #15
 8002ccc:	2201      	movs	r2, #1
 8002cce:	2120      	movs	r1, #32
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	f7fe fd3b 	bl	800174c <ACCELERO_IO_Read>
  ACCELERO_IO_Read((uint8_t*)buffer, LIS302DL_OUT_X_ADDR, 6);
 8002cd6:	f107 0318 	add.w	r3, r7, #24
 8002cda:	2206      	movs	r2, #6
 8002cdc:	2129      	movs	r1, #41	; 0x29
 8002cde:	4618      	mov	r0, r3
 8002ce0:	f7fe fd34 	bl	800174c <ACCELERO_IO_Read>
  
  for(i=0; i<3; i++)
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	77bb      	strb	r3, [r7, #30]
 8002ce8:	e00f      	b.n	8002d0a <LIS302DL_ReadACC+0x52>
  {
    pnRawData[i] = buffer[2*i];
 8002cea:	7fbb      	ldrb	r3, [r7, #30]
 8002cec:	005b      	lsls	r3, r3, #1
 8002cee:	3320      	adds	r3, #32
 8002cf0:	443b      	add	r3, r7
 8002cf2:	f913 2c08 	ldrsb.w	r2, [r3, #-8]
 8002cf6:	7fbb      	ldrb	r3, [r7, #30]
 8002cf8:	b212      	sxth	r2, r2
 8002cfa:	005b      	lsls	r3, r3, #1
 8002cfc:	3320      	adds	r3, #32
 8002cfe:	443b      	add	r3, r7
 8002d00:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 8002d04:	7fbb      	ldrb	r3, [r7, #30]
 8002d06:	3301      	adds	r3, #1
 8002d08:	77bb      	strb	r3, [r7, #30]
 8002d0a:	7fbb      	ldrb	r3, [r7, #30]
 8002d0c:	2b02      	cmp	r3, #2
 8002d0e:	d9ec      	bls.n	8002cea <LIS302DL_ReadACC+0x32>
  }
  
  switch(crtl & LIS302DL_FULLSCALE_9_2) 
 8002d10:	7bfb      	ldrb	r3, [r7, #15]
 8002d12:	f003 0320 	and.w	r3, r3, #32
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d002      	beq.n	8002d20 <LIS302DL_ReadACC+0x68>
 8002d1a:	2b20      	cmp	r3, #32
 8002d1c:	d003      	beq.n	8002d26 <LIS302DL_ReadACC+0x6e>
  case LIS302DL_FULLSCALE_9_2:
    sensitivity = LIS302DL_SENSITIVITY_9_2G;
    break;
    
  default:
    break;
 8002d1e:	e005      	b.n	8002d2c <LIS302DL_ReadACC+0x74>
    sensitivity = LIS302DL_SENSITIVITY_2_3G;
 8002d20:	2312      	movs	r3, #18
 8002d22:	77fb      	strb	r3, [r7, #31]
    break;
 8002d24:	e002      	b.n	8002d2c <LIS302DL_ReadACC+0x74>
    sensitivity = LIS302DL_SENSITIVITY_9_2G;
 8002d26:	2348      	movs	r3, #72	; 0x48
 8002d28:	77fb      	strb	r3, [r7, #31]
    break;
 8002d2a:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	77bb      	strb	r3, [r7, #30]
 8002d30:	e014      	b.n	8002d5c <LIS302DL_ReadACC+0xa4>
  {
    pData[i]=(pnRawData[i] * sensitivity);
 8002d32:	7fbb      	ldrb	r3, [r7, #30]
 8002d34:	005b      	lsls	r3, r3, #1
 8002d36:	3320      	adds	r3, #32
 8002d38:	443b      	add	r3, r7
 8002d3a:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8002d3e:	b29a      	uxth	r2, r3
 8002d40:	7ffb      	ldrb	r3, [r7, #31]
 8002d42:	b29b      	uxth	r3, r3
 8002d44:	fb12 f303 	smulbb	r3, r2, r3
 8002d48:	b299      	uxth	r1, r3
 8002d4a:	7fbb      	ldrb	r3, [r7, #30]
 8002d4c:	005b      	lsls	r3, r3, #1
 8002d4e:	687a      	ldr	r2, [r7, #4]
 8002d50:	4413      	add	r3, r2
 8002d52:	b20a      	sxth	r2, r1
 8002d54:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 8002d56:	7fbb      	ldrb	r3, [r7, #30]
 8002d58:	3301      	adds	r3, #1
 8002d5a:	77bb      	strb	r3, [r7, #30]
 8002d5c:	7fbb      	ldrb	r3, [r7, #30]
 8002d5e:	2b02      	cmp	r3, #2
 8002d60:	d9e7      	bls.n	8002d32 <LIS302DL_ReadACC+0x7a>
  }
}
 8002d62:	bf00      	nop
 8002d64:	bf00      	nop
 8002d66:	3720      	adds	r7, #32
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bd80      	pop	{r7, pc}

08002d6c <LIS3DSH_Init>:
  * @brief  Set LIS3DSH Initialization.
  * @param  InitStruct: contains mask of different init parameters
  * @retval None
  */
void LIS3DSH_Init(uint16_t InitStruct)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b084      	sub	sp, #16
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	4603      	mov	r3, r0
 8002d74:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8002d76:	2300      	movs	r3, #0
 8002d78:	73fb      	strb	r3, [r7, #15]
  
  /* Configure the low level interface */
  ACCELERO_IO_Init();
 8002d7a:	f7fe fc5b 	bl	8001634 <ACCELERO_IO_Init>

  /* Configure MEMS: power mode(ODR) and axes enable */
  ctrl = (uint8_t) (InitStruct);
 8002d7e:	88fb      	ldrh	r3, [r7, #6]
 8002d80:	b2db      	uxtb	r3, r3
 8002d82:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG4 register */
  ACCELERO_IO_Write(&ctrl, LIS3DSH_CTRL_REG4_ADDR, 1);
 8002d84:	f107 030f 	add.w	r3, r7, #15
 8002d88:	2201      	movs	r2, #1
 8002d8a:	2120      	movs	r1, #32
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	f7fe fcab 	bl	80016e8 <ACCELERO_IO_Write>
  
  /* Configure MEMS: full scale and self test */
  ctrl = (uint8_t) (InitStruct >> 8);
 8002d92:	88fb      	ldrh	r3, [r7, #6]
 8002d94:	0a1b      	lsrs	r3, r3, #8
 8002d96:	b29b      	uxth	r3, r3
 8002d98:	b2db      	uxtb	r3, r3
 8002d9a:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG5 register */
  ACCELERO_IO_Write(&ctrl, LIS3DSH_CTRL_REG5_ADDR, 1);
 8002d9c:	f107 030f 	add.w	r3, r7, #15
 8002da0:	2201      	movs	r2, #1
 8002da2:	2124      	movs	r1, #36	; 0x24
 8002da4:	4618      	mov	r0, r3
 8002da6:	f7fe fc9f 	bl	80016e8 <ACCELERO_IO_Write>
}
 8002daa:	bf00      	nop
 8002dac:	3710      	adds	r7, #16
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bd80      	pop	{r7, pc}

08002db2 <LIS3DSH_ReadID>:
  * @brief  Read LIS3DSH device ID.
  * @param  None
  * @retval The Device ID (two bytes).
  */
uint8_t LIS3DSH_ReadID(void)
{
 8002db2:	b580      	push	{r7, lr}
 8002db4:	b082      	sub	sp, #8
 8002db6:	af00      	add	r7, sp, #0
  uint8_t tmp = 0;
 8002db8:	2300      	movs	r3, #0
 8002dba:	71fb      	strb	r3, [r7, #7]

  /* Configure the low level interface */
  ACCELERO_IO_Init();
 8002dbc:	f7fe fc3a 	bl	8001634 <ACCELERO_IO_Init>

  /* Read WHO_AM_I register */
  ACCELERO_IO_Read(&tmp, LIS3DSH_WHO_AM_I_ADDR, 1);
 8002dc0:	1dfb      	adds	r3, r7, #7
 8002dc2:	2201      	movs	r2, #1
 8002dc4:	210f      	movs	r1, #15
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	f7fe fcc0 	bl	800174c <ACCELERO_IO_Read>
  
  /* Return the ID */
  return (uint16_t)tmp;
 8002dcc:	79fb      	ldrb	r3, [r7, #7]
}
 8002dce:	4618      	mov	r0, r3
 8002dd0:	3708      	adds	r7, #8
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bd80      	pop	{r7, pc}

08002dd6 <LIS3DSH_InterruptConfig>:
  * @param  LIS3DSH_InterruptConfig_TypeDef: pointer to a LIS3DSH_InterruptConfig_TypeDef 
  *         structure that contains the configuration setting for the LIS3DSH Interrupt.
  * @retval None
  */
void LIS3DSH_InterruptConfig(LIS3DSH_InterruptConfigTypeDef *LIS3DSH_IntConfigStruct)
{
 8002dd6:	b580      	push	{r7, lr}
 8002dd8:	b084      	sub	sp, #16
 8002dda:	af00      	add	r7, sp, #0
 8002ddc:	6078      	str	r0, [r7, #4]
  uint8_t ctrl = 0x00;
 8002dde:	2300      	movs	r3, #0
 8002de0:	73fb      	strb	r3, [r7, #15]
  
  /* Configure Interrupt Selection , Request and Signal */                   
  ctrl = (uint8_t)(LIS3DSH_IntConfigStruct->Interrupt_Selection_Enable | \
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	785a      	ldrb	r2, [r3, #1]
                   LIS3DSH_IntConfigStruct->Interrupt_Request | \
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	781b      	ldrb	r3, [r3, #0]
  ctrl = (uint8_t)(LIS3DSH_IntConfigStruct->Interrupt_Selection_Enable | \
 8002dea:	4313      	orrs	r3, r2
 8002dec:	b2da      	uxtb	r2, r3
                   LIS3DSH_IntConfigStruct->Interrupt_Signal);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	789b      	ldrb	r3, [r3, #2]
  ctrl = (uint8_t)(LIS3DSH_IntConfigStruct->Interrupt_Selection_Enable | \
 8002df2:	4313      	orrs	r3, r2
 8002df4:	b2db      	uxtb	r3, r3
 8002df6:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG3 register */
  ACCELERO_IO_Write(&ctrl, LIS3DSH_CTRL_REG3_ADDR, 1);
 8002df8:	f107 030f 	add.w	r3, r7, #15
 8002dfc:	2201      	movs	r2, #1
 8002dfe:	2123      	movs	r1, #35	; 0x23
 8002e00:	4618      	mov	r0, r3
 8002e02:	f7fe fc71 	bl	80016e8 <ACCELERO_IO_Write>
  
  /* Configure State Machine 1 */                   
  ctrl = (uint8_t)(LIS3DSH_IntConfigStruct->State_Machine1_Enable | \
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	78da      	ldrb	r2, [r3, #3]
                   LIS3DSH_IntConfigStruct->State_Machine1_Interrupt);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	791b      	ldrb	r3, [r3, #4]
  ctrl = (uint8_t)(LIS3DSH_IntConfigStruct->State_Machine1_Enable | \
 8002e0e:	4313      	orrs	r3, r2
 8002e10:	b2db      	uxtb	r3, r3
 8002e12:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG1 register */
  ACCELERO_IO_Write(&ctrl, LIS3DSH_CTRL_REG1_ADDR, 1);
 8002e14:	f107 030f 	add.w	r3, r7, #15
 8002e18:	2201      	movs	r2, #1
 8002e1a:	2121      	movs	r1, #33	; 0x21
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f7fe fc63 	bl	80016e8 <ACCELERO_IO_Write>
  
  /* Configure State Machine 2 */                   
  ctrl = (uint8_t)(LIS3DSH_IntConfigStruct->State_Machine2_Enable | \
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	795a      	ldrb	r2, [r3, #5]
                   LIS3DSH_IntConfigStruct->State_Machine2_Interrupt);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	799b      	ldrb	r3, [r3, #6]
  ctrl = (uint8_t)(LIS3DSH_IntConfigStruct->State_Machine2_Enable | \
 8002e2a:	4313      	orrs	r3, r2
 8002e2c:	b2db      	uxtb	r3, r3
 8002e2e:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG2 register */
  ACCELERO_IO_Write(&ctrl, LIS3DSH_CTRL_REG2_ADDR, 1);
 8002e30:	f107 030f 	add.w	r3, r7, #15
 8002e34:	2201      	movs	r2, #1
 8002e36:	2122      	movs	r1, #34	; 0x22
 8002e38:	4618      	mov	r0, r3
 8002e3a:	f7fe fc55 	bl	80016e8 <ACCELERO_IO_Write>
}
 8002e3e:	bf00      	nop
 8002e40:	3710      	adds	r7, #16
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd80      	pop	{r7, pc}

08002e46 <LIS3DSH_Click_IntConfig>:
  * @brief  Set LIS3DSH for click detection
  * @param  None
  * @retval None
  */
void LIS3DSH_Click_IntConfig(void)
{
 8002e46:	b580      	push	{r7, lr}
 8002e48:	b082      	sub	sp, #8
 8002e4a:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	71fb      	strb	r3, [r7, #7]
  LIS3DSH_InterruptConfigTypeDef   LIS3DSH_InterruptStruct; 

  ACCELERO_IO_ITConfig();
 8002e50:	f7fe fc1e 	bl	8001690 <ACCELERO_IO_ITConfig>

  /* Set LIS3DSH Interrupt configuration */
  LIS3DSH_InterruptStruct.Interrupt_Selection_Enable = LIS3DSH_INTERRUPT_2_ENABLE;
 8002e54:	2300      	movs	r3, #0
 8002e56:	707b      	strb	r3, [r7, #1]
  LIS3DSH_InterruptStruct.Interrupt_Request = LIS3DSH_INTERRUPT_REQUEST_LATCHED;
 8002e58:	2300      	movs	r3, #0
 8002e5a:	703b      	strb	r3, [r7, #0]
  LIS3DSH_InterruptStruct.Interrupt_Signal = LIS3DSH_INTERRUPT_SIGNAL_HIGH;
 8002e5c:	2340      	movs	r3, #64	; 0x40
 8002e5e:	70bb      	strb	r3, [r7, #2]
  LIS3DSH_InterruptStruct.State_Machine1_Enable = LIS3DSH_SM_DISABLE;
 8002e60:	2300      	movs	r3, #0
 8002e62:	70fb      	strb	r3, [r7, #3]
  LIS3DSH_InterruptStruct.State_Machine2_Enable = LIS3DSH_SM_ENABLE;
 8002e64:	2301      	movs	r3, #1
 8002e66:	717b      	strb	r3, [r7, #5]
  LIS3DSH_InterruptStruct.State_Machine2_Interrupt = LIS3DSH_SM_INT1;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	71bb      	strb	r3, [r7, #6]
  LIS3DSH_InterruptConfig(&LIS3DSH_InterruptStruct);
 8002e6c:	463b      	mov	r3, r7
 8002e6e:	4618      	mov	r0, r3
 8002e70:	f7ff ffb1 	bl	8002dd6 <LIS3DSH_InterruptConfig>
    
  /* Set LIS3DSH State Machines configuration */
  ctrl=0x03; 
 8002e74:	2303      	movs	r3, #3
 8002e76:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_TIM2_1_L_ADDR,1);
 8002e78:	1dfb      	adds	r3, r7, #7
 8002e7a:	2201      	movs	r2, #1
 8002e7c:	2152      	movs	r1, #82	; 0x52
 8002e7e:	4618      	mov	r0, r3
 8002e80:	f7fe fc32 	bl	80016e8 <ACCELERO_IO_Write>
  ctrl=0xC8; 
 8002e84:	23c8      	movs	r3, #200	; 0xc8
 8002e86:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_TIM1_1_L_ADDR,1);
 8002e88:	1dfb      	adds	r3, r7, #7
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	2154      	movs	r1, #84	; 0x54
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f7fe fc2a 	bl	80016e8 <ACCELERO_IO_Write>
  ctrl=0x45; 
 8002e94:	2345      	movs	r3, #69	; 0x45
 8002e96:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_THRS2_1_ADDR,1);
 8002e98:	1dfb      	adds	r3, r7, #7
 8002e9a:	2201      	movs	r2, #1
 8002e9c:	2156      	movs	r1, #86	; 0x56
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	f7fe fc22 	bl	80016e8 <ACCELERO_IO_Write>
  ctrl=0xFC; 
 8002ea4:	23fc      	movs	r3, #252	; 0xfc
 8002ea6:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_MASK1_A_ADDR,1);
 8002ea8:	1dfb      	adds	r3, r7, #7
 8002eaa:	2201      	movs	r2, #1
 8002eac:	215a      	movs	r1, #90	; 0x5a
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f7fe fc1a 	bl	80016e8 <ACCELERO_IO_Write>
  ctrl=0xA1; 
 8002eb4:	23a1      	movs	r3, #161	; 0xa1
 8002eb6:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_SETT1_ADDR,1);
 8002eb8:	1dfb      	adds	r3, r7, #7
 8002eba:	2201      	movs	r2, #1
 8002ebc:	215b      	movs	r1, #91	; 0x5b
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f7fe fc12 	bl	80016e8 <ACCELERO_IO_Write>
  ctrl=0x01; 
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_PR1_ADDR,1);
 8002ec8:	1dfb      	adds	r3, r7, #7
 8002eca:	2201      	movs	r2, #1
 8002ecc:	215c      	movs	r1, #92	; 0x5c
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f7fe fc0a 	bl	80016e8 <ACCELERO_IO_Write>

  ACCELERO_IO_Write(&ctrl, LIS3DSH_SETT2_ADDR,1);
 8002ed4:	1dfb      	adds	r3, r7, #7
 8002ed6:	2201      	movs	r2, #1
 8002ed8:	217b      	movs	r1, #123	; 0x7b
 8002eda:	4618      	mov	r0, r3
 8002edc:	f7fe fc04 	bl	80016e8 <ACCELERO_IO_Write>
  
  /* Configure State Machine 2 to detect single click */
  ACCELERO_IO_Write(&ctrl, LIS3DSH_ST2_1_ADDR,1);
 8002ee0:	1dfb      	adds	r3, r7, #7
 8002ee2:	2201      	movs	r2, #1
 8002ee4:	2160      	movs	r1, #96	; 0x60
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	f7fe fbfe 	bl	80016e8 <ACCELERO_IO_Write>
  ctrl=0x06; 
 8002eec:	2306      	movs	r3, #6
 8002eee:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_ST2_2_ADDR,1);
 8002ef0:	1dfb      	adds	r3, r7, #7
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	2161      	movs	r1, #97	; 0x61
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	f7fe fbf6 	bl	80016e8 <ACCELERO_IO_Write>
  ctrl=0x28; 
 8002efc:	2328      	movs	r3, #40	; 0x28
 8002efe:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_ST2_3_ADDR,1);
 8002f00:	1dfb      	adds	r3, r7, #7
 8002f02:	2201      	movs	r2, #1
 8002f04:	2162      	movs	r1, #98	; 0x62
 8002f06:	4618      	mov	r0, r3
 8002f08:	f7fe fbee 	bl	80016e8 <ACCELERO_IO_Write>
  ctrl=0x11; 
 8002f0c:	2311      	movs	r3, #17
 8002f0e:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_ST2_4_ADDR,1);
 8002f10:	1dfb      	adds	r3, r7, #7
 8002f12:	2201      	movs	r2, #1
 8002f14:	2163      	movs	r1, #99	; 0x63
 8002f16:	4618      	mov	r0, r3
 8002f18:	f7fe fbe6 	bl	80016e8 <ACCELERO_IO_Write>
}
 8002f1c:	bf00      	nop
 8002f1e:	3708      	adds	r7, #8
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bd80      	pop	{r7, pc}

08002f24 <LIS3DSH_RebootCmd>:
  * @brief  Reboot memory content of LIS3DSH.
  * @param  None
  * @retval None
  */
void LIS3DSH_RebootCmd(void)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b082      	sub	sp, #8
 8002f28:	af00      	add	r7, sp, #0
  uint8_t tmpreg;
  /* Read CTRL_REG6 register */
  ACCELERO_IO_Read(&tmpreg, LIS3DSH_CTRL_REG6_ADDR, 1);
 8002f2a:	1dfb      	adds	r3, r7, #7
 8002f2c:	2201      	movs	r2, #1
 8002f2e:	2125      	movs	r1, #37	; 0x25
 8002f30:	4618      	mov	r0, r3
 8002f32:	f7fe fc0b 	bl	800174c <ACCELERO_IO_Read>
  
  /* Enable or Disable the reboot memory */
  tmpreg |= LIS3DSH_BOOT_FORCED;
 8002f36:	79fb      	ldrb	r3, [r7, #7]
 8002f38:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002f3c:	b2db      	uxtb	r3, r3
 8002f3e:	71fb      	strb	r3, [r7, #7]
  
  /* Write value to MEMS CTRL_REG6 register */
  ACCELERO_IO_Write(&tmpreg, LIS3DSH_CTRL_REG6_ADDR, 1);
 8002f40:	1dfb      	adds	r3, r7, #7
 8002f42:	2201      	movs	r2, #1
 8002f44:	2125      	movs	r1, #37	; 0x25
 8002f46:	4618      	mov	r0, r3
 8002f48:	f7fe fbce 	bl	80016e8 <ACCELERO_IO_Write>
}
 8002f4c:	bf00      	nop
 8002f4e:	3708      	adds	r7, #8
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bd80      	pop	{r7, pc}

08002f54 <LIS3DSH_ReadACC>:
  *         ACC[mg]=SENSITIVITY* (out_h*256+out_l)/16 (12 bit representation).
  * @param  pointer on floating buffer.
  * @retval None
  */
void LIS3DSH_ReadACC(int16_t *pData)
{
 8002f54:	b590      	push	{r4, r7, lr}
 8002f56:	b089      	sub	sp, #36	; 0x24
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  int8_t buffer[6];
  uint8_t crtl, i = 0x00;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	77fb      	strb	r3, [r7, #31]
  float sensitivity = LIS3DSH_SENSITIVITY_0_06G;
 8002f60:	4b63      	ldr	r3, [pc, #396]	; (80030f0 <LIS3DSH_ReadACC+0x19c>)
 8002f62:	61bb      	str	r3, [r7, #24]
  float valueinfloat = 0;
 8002f64:	f04f 0300 	mov.w	r3, #0
 8002f68:	617b      	str	r3, [r7, #20]
  
  ACCELERO_IO_Read(&crtl, LIS3DSH_CTRL_REG5_ADDR, 1);  
 8002f6a:	f107 030b 	add.w	r3, r7, #11
 8002f6e:	2201      	movs	r2, #1
 8002f70:	2124      	movs	r1, #36	; 0x24
 8002f72:	4618      	mov	r0, r3
 8002f74:	f7fe fbea 	bl	800174c <ACCELERO_IO_Read>
  ACCELERO_IO_Read((uint8_t*)&buffer[0], LIS3DSH_OUT_X_L_ADDR, 1);
 8002f78:	f107 030c 	add.w	r3, r7, #12
 8002f7c:	2201      	movs	r2, #1
 8002f7e:	2128      	movs	r1, #40	; 0x28
 8002f80:	4618      	mov	r0, r3
 8002f82:	f7fe fbe3 	bl	800174c <ACCELERO_IO_Read>
  ACCELERO_IO_Read((uint8_t*)&buffer[1], LIS3DSH_OUT_X_H_ADDR, 1);
 8002f86:	f107 030c 	add.w	r3, r7, #12
 8002f8a:	3301      	adds	r3, #1
 8002f8c:	2201      	movs	r2, #1
 8002f8e:	2129      	movs	r1, #41	; 0x29
 8002f90:	4618      	mov	r0, r3
 8002f92:	f7fe fbdb 	bl	800174c <ACCELERO_IO_Read>
  ACCELERO_IO_Read((uint8_t*)&buffer[2], LIS3DSH_OUT_Y_L_ADDR, 1);
 8002f96:	f107 030c 	add.w	r3, r7, #12
 8002f9a:	3302      	adds	r3, #2
 8002f9c:	2201      	movs	r2, #1
 8002f9e:	212a      	movs	r1, #42	; 0x2a
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	f7fe fbd3 	bl	800174c <ACCELERO_IO_Read>
  ACCELERO_IO_Read((uint8_t*)&buffer[3], LIS3DSH_OUT_Y_H_ADDR, 1);
 8002fa6:	f107 030c 	add.w	r3, r7, #12
 8002faa:	3303      	adds	r3, #3
 8002fac:	2201      	movs	r2, #1
 8002fae:	212b      	movs	r1, #43	; 0x2b
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	f7fe fbcb 	bl	800174c <ACCELERO_IO_Read>
  ACCELERO_IO_Read((uint8_t*)&buffer[4], LIS3DSH_OUT_Z_L_ADDR, 1);
 8002fb6:	f107 030c 	add.w	r3, r7, #12
 8002fba:	3304      	adds	r3, #4
 8002fbc:	2201      	movs	r2, #1
 8002fbe:	212c      	movs	r1, #44	; 0x2c
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	f7fe fbc3 	bl	800174c <ACCELERO_IO_Read>
  ACCELERO_IO_Read((uint8_t*)&buffer[5], LIS3DSH_OUT_Z_H_ADDR, 1);
 8002fc6:	f107 030c 	add.w	r3, r7, #12
 8002fca:	3305      	adds	r3, #5
 8002fcc:	2201      	movs	r2, #1
 8002fce:	212d      	movs	r1, #45	; 0x2d
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f7fe fbbb 	bl	800174c <ACCELERO_IO_Read>
  
  switch(crtl & LIS3DSH__FULLSCALE_SELECTION) 
 8002fd6:	7afb      	ldrb	r3, [r7, #11]
 8002fd8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002fdc:	2b20      	cmp	r3, #32
 8002fde:	d854      	bhi.n	800308a <LIS3DSH_ReadACC+0x136>
 8002fe0:	a201      	add	r2, pc, #4	; (adr r2, 8002fe8 <LIS3DSH_ReadACC+0x94>)
 8002fe2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fe6:	bf00      	nop
 8002fe8:	0800306d 	.word	0x0800306d
 8002fec:	0800308b 	.word	0x0800308b
 8002ff0:	0800308b 	.word	0x0800308b
 8002ff4:	0800308b 	.word	0x0800308b
 8002ff8:	0800308b 	.word	0x0800308b
 8002ffc:	0800308b 	.word	0x0800308b
 8003000:	0800308b 	.word	0x0800308b
 8003004:	0800308b 	.word	0x0800308b
 8003008:	08003073 	.word	0x08003073
 800300c:	0800308b 	.word	0x0800308b
 8003010:	0800308b 	.word	0x0800308b
 8003014:	0800308b 	.word	0x0800308b
 8003018:	0800308b 	.word	0x0800308b
 800301c:	0800308b 	.word	0x0800308b
 8003020:	0800308b 	.word	0x0800308b
 8003024:	0800308b 	.word	0x0800308b
 8003028:	08003079 	.word	0x08003079
 800302c:	0800308b 	.word	0x0800308b
 8003030:	0800308b 	.word	0x0800308b
 8003034:	0800308b 	.word	0x0800308b
 8003038:	0800308b 	.word	0x0800308b
 800303c:	0800308b 	.word	0x0800308b
 8003040:	0800308b 	.word	0x0800308b
 8003044:	0800308b 	.word	0x0800308b
 8003048:	0800307f 	.word	0x0800307f
 800304c:	0800308b 	.word	0x0800308b
 8003050:	0800308b 	.word	0x0800308b
 8003054:	0800308b 	.word	0x0800308b
 8003058:	0800308b 	.word	0x0800308b
 800305c:	0800308b 	.word	0x0800308b
 8003060:	0800308b 	.word	0x0800308b
 8003064:	0800308b 	.word	0x0800308b
 8003068:	08003085 	.word	0x08003085
  {
    /* FS bit = 000 ==> Sensitivity typical value = 0.06milligals/digit */ 
  case LIS3DSH_FULLSCALE_2:
    sensitivity = LIS3DSH_SENSITIVITY_0_06G;
 800306c:	4b20      	ldr	r3, [pc, #128]	; (80030f0 <LIS3DSH_ReadACC+0x19c>)
 800306e:	61bb      	str	r3, [r7, #24]
    break;
 8003070:	e00c      	b.n	800308c <LIS3DSH_ReadACC+0x138>
    
    /* FS bit = 001 ==> Sensitivity typical value = 0.12milligals/digit */ 
  case LIS3DSH_FULLSCALE_4:
    sensitivity = LIS3DSH_SENSITIVITY_0_12G;
 8003072:	4b20      	ldr	r3, [pc, #128]	; (80030f4 <LIS3DSH_ReadACC+0x1a0>)
 8003074:	61bb      	str	r3, [r7, #24]
    break;
 8003076:	e009      	b.n	800308c <LIS3DSH_ReadACC+0x138>
    
    /* FS bit = 010 ==> Sensitivity typical value = 0.18milligals/digit */ 
  case LIS3DSH_FULLSCALE_6:
    sensitivity = LIS3DSH_SENSITIVITY_0_18G;
 8003078:	4b1f      	ldr	r3, [pc, #124]	; (80030f8 <LIS3DSH_ReadACC+0x1a4>)
 800307a:	61bb      	str	r3, [r7, #24]
    break;
 800307c:	e006      	b.n	800308c <LIS3DSH_ReadACC+0x138>
    
    /* FS bit = 011 ==> Sensitivity typical value = 0.24milligals/digit */ 
  case LIS3DSH_FULLSCALE_8:
    sensitivity = LIS3DSH_SENSITIVITY_0_24G;
 800307e:	4b1f      	ldr	r3, [pc, #124]	; (80030fc <LIS3DSH_ReadACC+0x1a8>)
 8003080:	61bb      	str	r3, [r7, #24]
    break;
 8003082:	e003      	b.n	800308c <LIS3DSH_ReadACC+0x138>
    
    /* FS bit = 100 ==> Sensitivity typical value = 0.73milligals/digit */ 
  case LIS3DSH_FULLSCALE_16:
    sensitivity = LIS3DSH_SENSITIVITY_0_73G;
 8003084:	4b1e      	ldr	r3, [pc, #120]	; (8003100 <LIS3DSH_ReadACC+0x1ac>)
 8003086:	61bb      	str	r3, [r7, #24]
    break;
 8003088:	e000      	b.n	800308c <LIS3DSH_ReadACC+0x138>
    
  default:
    break;
 800308a:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 800308c:	2300      	movs	r3, #0
 800308e:	77fb      	strb	r3, [r7, #31]
 8003090:	e025      	b.n	80030de <LIS3DSH_ReadACC+0x18a>
  {
    valueinfloat = ((buffer[2*i+1] << 8) + buffer[2*i]) * sensitivity;
 8003092:	7ffb      	ldrb	r3, [r7, #31]
 8003094:	005b      	lsls	r3, r3, #1
 8003096:	3301      	adds	r3, #1
 8003098:	3320      	adds	r3, #32
 800309a:	443b      	add	r3, r7
 800309c:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 80030a0:	021b      	lsls	r3, r3, #8
 80030a2:	7ffa      	ldrb	r2, [r7, #31]
 80030a4:	0052      	lsls	r2, r2, #1
 80030a6:	3220      	adds	r2, #32
 80030a8:	443a      	add	r2, r7
 80030aa:	f912 2c14 	ldrsb.w	r2, [r2, #-20]
 80030ae:	4413      	add	r3, r2
 80030b0:	4618      	mov	r0, r3
 80030b2:	f7fd f997 	bl	80003e4 <__aeabi_i2f>
 80030b6:	4603      	mov	r3, r0
 80030b8:	4619      	mov	r1, r3
 80030ba:	69b8      	ldr	r0, [r7, #24]
 80030bc:	f7fd f9e6 	bl	800048c <__aeabi_fmul>
 80030c0:	4603      	mov	r3, r0
 80030c2:	617b      	str	r3, [r7, #20]
    pData[i] = (int16_t)valueinfloat;
 80030c4:	7ffb      	ldrb	r3, [r7, #31]
 80030c6:	005b      	lsls	r3, r3, #1
 80030c8:	687a      	ldr	r2, [r7, #4]
 80030ca:	18d4      	adds	r4, r2, r3
 80030cc:	6978      	ldr	r0, [r7, #20]
 80030ce:	f7fd fb2d 	bl	800072c <__aeabi_f2iz>
 80030d2:	4603      	mov	r3, r0
 80030d4:	b21b      	sxth	r3, r3
 80030d6:	8023      	strh	r3, [r4, #0]
  for(i=0; i<3; i++)
 80030d8:	7ffb      	ldrb	r3, [r7, #31]
 80030da:	3301      	adds	r3, #1
 80030dc:	77fb      	strb	r3, [r7, #31]
 80030de:	7ffb      	ldrb	r3, [r7, #31]
 80030e0:	2b02      	cmp	r3, #2
 80030e2:	d9d6      	bls.n	8003092 <LIS3DSH_ReadACC+0x13e>
  }
}
 80030e4:	bf00      	nop
 80030e6:	bf00      	nop
 80030e8:	3724      	adds	r7, #36	; 0x24
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd90      	pop	{r4, r7, pc}
 80030ee:	bf00      	nop
 80030f0:	3d75c28f 	.word	0x3d75c28f
 80030f4:	3df5c28f 	.word	0x3df5c28f
 80030f8:	3e3851ec 	.word	0x3e3851ec
 80030fc:	3e75c28f 	.word	0x3e75c28f
 8003100:	3f3ae148 	.word	0x3f3ae148

08003104 <DCMI_Control_IO_Init>:
 * @brief	Init DCMI module power control
 * @func	void DCMI_Control_IO_Init(void)
 * @param 	none
 * @retval	none
 */
void DCMI_Control_IO_Init(void) {
 8003104:	b580      	push	{r7, lr}
 8003106:	b084      	sub	sp, #16
 8003108:	af02      	add	r7, sp, #8
	/* Enable GPIOD clocks */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800310a:	4b1c      	ldr	r3, [pc, #112]	; (800317c <DCMI_Control_IO_Init+0x78>)
 800310c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800310e:	4a1b      	ldr	r2, [pc, #108]	; (800317c <DCMI_Control_IO_Init+0x78>)
 8003110:	f043 0308 	orr.w	r3, r3, #8
 8003114:	6313      	str	r3, [r2, #48]	; 0x30
 8003116:	4b19      	ldr	r3, [pc, #100]	; (800317c <DCMI_Control_IO_Init+0x78>)
 8003118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800311a:	f003 0308 	and.w	r3, r3, #8
 800311e:	607b      	str	r3, [r7, #4]
 8003120:	687b      	ldr	r3, [r7, #4]

	/* camera RST pin configuration */
	BSP_GPIO_PinCfg(CAMERA_RST_PORT, CAMERA_RST_PIN, GPIO_MODE_OUTPUT_PP,
 8003122:	2300      	movs	r3, #0
 8003124:	9301      	str	r3, [sp, #4]
 8003126:	2300      	movs	r3, #0
 8003128:	9300      	str	r3, [sp, #0]
 800312a:	2300      	movs	r3, #0
 800312c:	2201      	movs	r2, #1
 800312e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003132:	4813      	ldr	r0, [pc, #76]	; (8003180 <DCMI_Control_IO_Init+0x7c>)
 8003134:	f7fe fba2 	bl	800187c <BSP_GPIO_PinCfg>
			GPIO_NOPULL, GPIO_SPEED_LOW, 0);

	/*Reset camera*/
	HAL_GPIO_WritePin(CAMERA_RST_PORT, CAMERA_RST_PIN, GPIO_PIN_RESET);
 8003138:	2200      	movs	r2, #0
 800313a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800313e:	4810      	ldr	r0, [pc, #64]	; (8003180 <DCMI_Control_IO_Init+0x7c>)
 8003140:	f006 f930 	bl	80093a4 <HAL_GPIO_WritePin>
	Delay(10);
 8003144:	200a      	movs	r0, #10
 8003146:	f7ff f861 	bl	800220c <Delay>
	HAL_GPIO_WritePin(CAMERA_RST_PORT, CAMERA_RST_PIN, GPIO_PIN_SET);
 800314a:	2201      	movs	r2, #1
 800314c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003150:	480b      	ldr	r0, [pc, #44]	; (8003180 <DCMI_Control_IO_Init+0x7c>)
 8003152:	f006 f927 	bl	80093a4 <HAL_GPIO_WritePin>

	/* camera PWR EN pin configuration */
	BSP_GPIO_PinCfg(CAMERA_PWR_EN_PORT, CAMERA_PWR_EN_PIN, GPIO_MODE_OUTPUT_PP,
 8003156:	2300      	movs	r3, #0
 8003158:	9301      	str	r3, [sp, #4]
 800315a:	2300      	movs	r3, #0
 800315c:	9300      	str	r3, [sp, #0]
 800315e:	2300      	movs	r3, #0
 8003160:	2201      	movs	r2, #1
 8003162:	2140      	movs	r1, #64	; 0x40
 8003164:	4806      	ldr	r0, [pc, #24]	; (8003180 <DCMI_Control_IO_Init+0x7c>)
 8003166:	f7fe fb89 	bl	800187c <BSP_GPIO_PinCfg>
			GPIO_NOPULL, GPIO_SPEED_LOW, 0);

	HAL_GPIO_WritePin(CAMERA_PWR_EN_PORT, CAMERA_PWR_EN_PIN, GPIO_PIN_RESET);
 800316a:	2200      	movs	r2, #0
 800316c:	2140      	movs	r1, #64	; 0x40
 800316e:	4804      	ldr	r0, [pc, #16]	; (8003180 <DCMI_Control_IO_Init+0x7c>)
 8003170:	f006 f918 	bl	80093a4 <HAL_GPIO_WritePin>
}
 8003174:	bf00      	nop
 8003176:	3708      	adds	r7, #8
 8003178:	46bd      	mov	sp, r7
 800317a:	bd80      	pop	{r7, pc}
 800317c:	40023800 	.word	0x40023800
 8003180:	40020c00 	.word	0x40020c00

08003184 <DCMI_OV9655_hardware_reset>:
 * @brief	Reset of the DCMI_OV9655
 * @func	void DCMI_OV9655_hardware_reset(void)
 * @param	none
 * @retval	none
 */
void DCMI_OV9655_hardware_reset(void) {
 8003184:	b580      	push	{r7, lr}
 8003186:	b084      	sub	sp, #16
 8003188:	af02      	add	r7, sp, #8
	/* Enable GPIOD clocks */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800318a:	4b10      	ldr	r3, [pc, #64]	; (80031cc <DCMI_OV9655_hardware_reset+0x48>)
 800318c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800318e:	4a0f      	ldr	r2, [pc, #60]	; (80031cc <DCMI_OV9655_hardware_reset+0x48>)
 8003190:	f043 0308 	orr.w	r3, r3, #8
 8003194:	6313      	str	r3, [r2, #48]	; 0x30
 8003196:	4b0d      	ldr	r3, [pc, #52]	; (80031cc <DCMI_OV9655_hardware_reset+0x48>)
 8003198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800319a:	f003 0308 	and.w	r3, r3, #8
 800319e:	607b      	str	r3, [r7, #4]
 80031a0:	687b      	ldr	r3, [r7, #4]

	/* Camera RST pin configuration */
	BSP_GPIO_PinCfg(CAMERA_RST_PORT, CAMERA_RST_PIN, GPIO_MODE_OUTPUT_PP,
 80031a2:	2300      	movs	r3, #0
 80031a4:	9301      	str	r3, [sp, #4]
 80031a6:	2300      	movs	r3, #0
 80031a8:	9300      	str	r3, [sp, #0]
 80031aa:	2300      	movs	r3, #0
 80031ac:	2201      	movs	r2, #1
 80031ae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80031b2:	4807      	ldr	r0, [pc, #28]	; (80031d0 <DCMI_OV9655_hardware_reset+0x4c>)
 80031b4:	f7fe fb62 	bl	800187c <BSP_GPIO_PinCfg>
			GPIO_NOPULL, GPIO_SPEED_LOW, 0);

	/* Reset camera*/
	HAL_GPIO_WritePin(CAMERA_PWR_EN_PORT, CAMERA_PWR_EN_PIN, GPIO_PIN_RESET);
 80031b8:	2200      	movs	r2, #0
 80031ba:	2140      	movs	r1, #64	; 0x40
 80031bc:	4804      	ldr	r0, [pc, #16]	; (80031d0 <DCMI_OV9655_hardware_reset+0x4c>)
 80031be:	f006 f8f1 	bl	80093a4 <HAL_GPIO_WritePin>
}
 80031c2:	bf00      	nop
 80031c4:	3708      	adds	r7, #8
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bd80      	pop	{r7, pc}
 80031ca:	bf00      	nop
 80031cc:	40023800 	.word	0x40023800
 80031d0:	40020c00 	.word	0x40020c00

080031d4 <DCMI_OV9655_QVGASizeSetup>:
/**
 * @brief  Set the QVGA size(240*320).
 * @param  None
 * @retval None
 */
void DCMI_OV9655_QVGASizeSetup(void) {
 80031d4:	b580      	push	{r7, lr}
 80031d6:	af00      	add	r7, sp, #0
	Delay(TIMEOUT);
 80031d8:	2002      	movs	r0, #2
 80031da:	f7ff f817 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x00, 0x00);
 80031de:	2200      	movs	r2, #0
 80031e0:	2100      	movs	r1, #0
 80031e2:	2060      	movs	r0, #96	; 0x60
 80031e4:	f7fd fe50 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80031e8:	2002      	movs	r0, #2
 80031ea:	f7ff f80f 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x01, 0x80);
 80031ee:	2280      	movs	r2, #128	; 0x80
 80031f0:	2101      	movs	r1, #1
 80031f2:	2060      	movs	r0, #96	; 0x60
 80031f4:	f7fd fe48 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80031f8:	2002      	movs	r0, #2
 80031fa:	f7ff f807 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x02, 0x80);
 80031fe:	2280      	movs	r2, #128	; 0x80
 8003200:	2102      	movs	r1, #2
 8003202:	2060      	movs	r0, #96	; 0x60
 8003204:	f7fd fe40 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003208:	2002      	movs	r0, #2
 800320a:	f7fe ffff 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x03, 0x02);
 800320e:	2202      	movs	r2, #2
 8003210:	2103      	movs	r1, #3
 8003212:	2060      	movs	r0, #96	; 0x60
 8003214:	f7fd fe38 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003218:	2002      	movs	r0, #2
 800321a:	f7fe fff7 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x04, 0x03);
 800321e:	2203      	movs	r2, #3
 8003220:	2104      	movs	r1, #4
 8003222:	2060      	movs	r0, #96	; 0x60
 8003224:	f7fd fe30 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003228:	2002      	movs	r0, #2
 800322a:	f7fe ffef 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x09, 0x01);
 800322e:	2201      	movs	r2, #1
 8003230:	2109      	movs	r1, #9
 8003232:	2060      	movs	r0, #96	; 0x60
 8003234:	f7fd fe28 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003238:	2002      	movs	r0, #2
 800323a:	f7fe ffe7 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x0b, 0x57);
 800323e:	2257      	movs	r2, #87	; 0x57
 8003240:	210b      	movs	r1, #11
 8003242:	2060      	movs	r0, #96	; 0x60
 8003244:	f7fd fe20 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003248:	2002      	movs	r0, #2
 800324a:	f7fe ffdf 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x0e, 0x61);
 800324e:	2261      	movs	r2, #97	; 0x61
 8003250:	210e      	movs	r1, #14
 8003252:	2060      	movs	r0, #96	; 0x60
 8003254:	f7fd fe18 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003258:	2002      	movs	r0, #2
 800325a:	f7fe ffd7 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x0f, 0x40);
 800325e:	2240      	movs	r2, #64	; 0x40
 8003260:	210f      	movs	r1, #15
 8003262:	2060      	movs	r0, #96	; 0x60
 8003264:	f7fd fe10 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003268:	2002      	movs	r0, #2
 800326a:	f7fe ffcf 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x11, 0x01);
 800326e:	2201      	movs	r2, #1
 8003270:	2111      	movs	r1, #17
 8003272:	2060      	movs	r0, #96	; 0x60
 8003274:	f7fd fe08 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003278:	2002      	movs	r0, #2
 800327a:	f7fe ffc7 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x12, 0x62);
 800327e:	2262      	movs	r2, #98	; 0x62
 8003280:	2112      	movs	r1, #18
 8003282:	2060      	movs	r0, #96	; 0x60
 8003284:	f7fd fe00 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003288:	2002      	movs	r0, #2
 800328a:	f7fe ffbf 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x13, 0xc7);
 800328e:	22c7      	movs	r2, #199	; 0xc7
 8003290:	2113      	movs	r1, #19
 8003292:	2060      	movs	r0, #96	; 0x60
 8003294:	f7fd fdf8 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003298:	2002      	movs	r0, #2
 800329a:	f7fe ffb7 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x14, 0x3a);
 800329e:	223a      	movs	r2, #58	; 0x3a
 80032a0:	2114      	movs	r1, #20
 80032a2:	2060      	movs	r0, #96	; 0x60
 80032a4:	f7fd fdf0 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80032a8:	2002      	movs	r0, #2
 80032aa:	f7fe ffaf 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x16, 0x24);
 80032ae:	2224      	movs	r2, #36	; 0x24
 80032b0:	2116      	movs	r1, #22
 80032b2:	2060      	movs	r0, #96	; 0x60
 80032b4:	f7fd fde8 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80032b8:	2002      	movs	r0, #2
 80032ba:	f7fe ffa7 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x17, 0x18);
 80032be:	2218      	movs	r2, #24
 80032c0:	2117      	movs	r1, #23
 80032c2:	2060      	movs	r0, #96	; 0x60
 80032c4:	f7fd fde0 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80032c8:	2002      	movs	r0, #2
 80032ca:	f7fe ff9f 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x18, 0x04);
 80032ce:	2204      	movs	r2, #4
 80032d0:	2118      	movs	r1, #24
 80032d2:	2060      	movs	r0, #96	; 0x60
 80032d4:	f7fd fdd8 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80032d8:	2002      	movs	r0, #2
 80032da:	f7fe ff97 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x19, 0x01);
 80032de:	2201      	movs	r2, #1
 80032e0:	2119      	movs	r1, #25
 80032e2:	2060      	movs	r0, #96	; 0x60
 80032e4:	f7fd fdd0 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80032e8:	2002      	movs	r0, #2
 80032ea:	f7fe ff8f 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x1a, 0x81);
 80032ee:	2281      	movs	r2, #129	; 0x81
 80032f0:	211a      	movs	r1, #26
 80032f2:	2060      	movs	r0, #96	; 0x60
 80032f4:	f7fd fdc8 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80032f8:	2002      	movs	r0, #2
 80032fa:	f7fe ff87 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x1e, 0x00); /*0x20*/
 80032fe:	2200      	movs	r2, #0
 8003300:	211e      	movs	r1, #30
 8003302:	2060      	movs	r0, #96	; 0x60
 8003304:	f7fd fdc0 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003308:	2002      	movs	r0, #2
 800330a:	f7fe ff7f 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x24, 0x3c);
 800330e:	223c      	movs	r2, #60	; 0x3c
 8003310:	2124      	movs	r1, #36	; 0x24
 8003312:	2060      	movs	r0, #96	; 0x60
 8003314:	f7fd fdb8 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003318:	2002      	movs	r0, #2
 800331a:	f7fe ff77 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x25, 0x36);
 800331e:	2236      	movs	r2, #54	; 0x36
 8003320:	2125      	movs	r1, #37	; 0x25
 8003322:	2060      	movs	r0, #96	; 0x60
 8003324:	f7fd fdb0 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003328:	2002      	movs	r0, #2
 800332a:	f7fe ff6f 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x26, 0x72);
 800332e:	2272      	movs	r2, #114	; 0x72
 8003330:	2126      	movs	r1, #38	; 0x26
 8003332:	2060      	movs	r0, #96	; 0x60
 8003334:	f7fd fda8 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003338:	2002      	movs	r0, #2
 800333a:	f7fe ff67 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x27, 0x08);
 800333e:	2208      	movs	r2, #8
 8003340:	2127      	movs	r1, #39	; 0x27
 8003342:	2060      	movs	r0, #96	; 0x60
 8003344:	f7fd fda0 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003348:	2002      	movs	r0, #2
 800334a:	f7fe ff5f 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x28, 0x08);
 800334e:	2208      	movs	r2, #8
 8003350:	2128      	movs	r1, #40	; 0x28
 8003352:	2060      	movs	r0, #96	; 0x60
 8003354:	f7fd fd98 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003358:	2002      	movs	r0, #2
 800335a:	f7fe ff57 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x29, 0x15);
 800335e:	2215      	movs	r2, #21
 8003360:	2129      	movs	r1, #41	; 0x29
 8003362:	2060      	movs	r0, #96	; 0x60
 8003364:	f7fd fd90 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003368:	2002      	movs	r0, #2
 800336a:	f7fe ff4f 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x2a, 0x00);
 800336e:	2200      	movs	r2, #0
 8003370:	212a      	movs	r1, #42	; 0x2a
 8003372:	2060      	movs	r0, #96	; 0x60
 8003374:	f7fd fd88 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003378:	2002      	movs	r0, #2
 800337a:	f7fe ff47 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x2b, 0x00);
 800337e:	2200      	movs	r2, #0
 8003380:	212b      	movs	r1, #43	; 0x2b
 8003382:	2060      	movs	r0, #96	; 0x60
 8003384:	f7fd fd80 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003388:	2002      	movs	r0, #2
 800338a:	f7fe ff3f 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x2c, 0x08);
 800338e:	2208      	movs	r2, #8
 8003390:	212c      	movs	r1, #44	; 0x2c
 8003392:	2060      	movs	r0, #96	; 0x60
 8003394:	f7fd fd78 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003398:	2002      	movs	r0, #2
 800339a:	f7fe ff37 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x32, 0x12);
 800339e:	2212      	movs	r2, #18
 80033a0:	2132      	movs	r1, #50	; 0x32
 80033a2:	2060      	movs	r0, #96	; 0x60
 80033a4:	f7fd fd70 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80033a8:	2002      	movs	r0, #2
 80033aa:	f7fe ff2f 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x33, 0x00);
 80033ae:	2200      	movs	r2, #0
 80033b0:	2133      	movs	r1, #51	; 0x33
 80033b2:	2060      	movs	r0, #96	; 0x60
 80033b4:	f7fd fd68 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80033b8:	2002      	movs	r0, #2
 80033ba:	f7fe ff27 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x34, 0x3f);
 80033be:	223f      	movs	r2, #63	; 0x3f
 80033c0:	2134      	movs	r1, #52	; 0x34
 80033c2:	2060      	movs	r0, #96	; 0x60
 80033c4:	f7fd fd60 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80033c8:	2002      	movs	r0, #2
 80033ca:	f7fe ff1f 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x35, 0x00);
 80033ce:	2200      	movs	r2, #0
 80033d0:	2135      	movs	r1, #53	; 0x35
 80033d2:	2060      	movs	r0, #96	; 0x60
 80033d4:	f7fd fd58 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80033d8:	2002      	movs	r0, #2
 80033da:	f7fe ff17 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x36, 0x3a);
 80033de:	223a      	movs	r2, #58	; 0x3a
 80033e0:	2136      	movs	r1, #54	; 0x36
 80033e2:	2060      	movs	r0, #96	; 0x60
 80033e4:	f7fd fd50 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80033e8:	2002      	movs	r0, #2
 80033ea:	f7fe ff0f 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x38, 0x72);
 80033ee:	2272      	movs	r2, #114	; 0x72
 80033f0:	2138      	movs	r1, #56	; 0x38
 80033f2:	2060      	movs	r0, #96	; 0x60
 80033f4:	f7fd fd48 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80033f8:	2002      	movs	r0, #2
 80033fa:	f7fe ff07 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x39, 0x57);
 80033fe:	2257      	movs	r2, #87	; 0x57
 8003400:	2139      	movs	r1, #57	; 0x39
 8003402:	2060      	movs	r0, #96	; 0x60
 8003404:	f7fd fd40 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003408:	2002      	movs	r0, #2
 800340a:	f7fe feff 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3a, 0xcc);
 800340e:	22cc      	movs	r2, #204	; 0xcc
 8003410:	213a      	movs	r1, #58	; 0x3a
 8003412:	2060      	movs	r0, #96	; 0x60
 8003414:	f7fd fd38 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003418:	2002      	movs	r0, #2
 800341a:	f7fe fef7 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3b, 0x04);
 800341e:	2204      	movs	r2, #4
 8003420:	213b      	movs	r1, #59	; 0x3b
 8003422:	2060      	movs	r0, #96	; 0x60
 8003424:	f7fd fd30 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003428:	2002      	movs	r0, #2
 800342a:	f7fe feef 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3d, 0x99);
 800342e:	2299      	movs	r2, #153	; 0x99
 8003430:	213d      	movs	r1, #61	; 0x3d
 8003432:	2060      	movs	r0, #96	; 0x60
 8003434:	f7fd fd28 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003438:	2002      	movs	r0, #2
 800343a:	f7fe fee7 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3e, 0x02);
 800343e:	2202      	movs	r2, #2
 8003440:	213e      	movs	r1, #62	; 0x3e
 8003442:	2060      	movs	r0, #96	; 0x60
 8003444:	f7fd fd20 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003448:	2002      	movs	r0, #2
 800344a:	f7fe fedf 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3f, 0xc1);
 800344e:	22c1      	movs	r2, #193	; 0xc1
 8003450:	213f      	movs	r1, #63	; 0x3f
 8003452:	2060      	movs	r0, #96	; 0x60
 8003454:	f7fd fd18 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003458:	2002      	movs	r0, #2
 800345a:	f7fe fed7 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x40, 0xc0);
 800345e:	22c0      	movs	r2, #192	; 0xc0
 8003460:	2140      	movs	r1, #64	; 0x40
 8003462:	2060      	movs	r0, #96	; 0x60
 8003464:	f7fd fd10 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003468:	2002      	movs	r0, #2
 800346a:	f7fe fecf 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x41, 0x41);
 800346e:	2241      	movs	r2, #65	; 0x41
 8003470:	2141      	movs	r1, #65	; 0x41
 8003472:	2060      	movs	r0, #96	; 0x60
 8003474:	f7fd fd08 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003478:	2002      	movs	r0, #2
 800347a:	f7fe fec7 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x42, 0xc0);
 800347e:	22c0      	movs	r2, #192	; 0xc0
 8003480:	2142      	movs	r1, #66	; 0x42
 8003482:	2060      	movs	r0, #96	; 0x60
 8003484:	f7fd fd00 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003488:	2002      	movs	r0, #2
 800348a:	f7fe febf 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x43, 0x0a);
 800348e:	220a      	movs	r2, #10
 8003490:	2143      	movs	r1, #67	; 0x43
 8003492:	2060      	movs	r0, #96	; 0x60
 8003494:	f7fd fcf8 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003498:	2002      	movs	r0, #2
 800349a:	f7fe feb7 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x44, 0xf0);
 800349e:	22f0      	movs	r2, #240	; 0xf0
 80034a0:	2144      	movs	r1, #68	; 0x44
 80034a2:	2060      	movs	r0, #96	; 0x60
 80034a4:	f7fd fcf0 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80034a8:	2002      	movs	r0, #2
 80034aa:	f7fe feaf 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x45, 0x46);
 80034ae:	2246      	movs	r2, #70	; 0x46
 80034b0:	2145      	movs	r1, #69	; 0x45
 80034b2:	2060      	movs	r0, #96	; 0x60
 80034b4:	f7fd fce8 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80034b8:	2002      	movs	r0, #2
 80034ba:	f7fe fea7 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x46, 0x62);
 80034be:	2262      	movs	r2, #98	; 0x62
 80034c0:	2146      	movs	r1, #70	; 0x46
 80034c2:	2060      	movs	r0, #96	; 0x60
 80034c4:	f7fd fce0 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80034c8:	2002      	movs	r0, #2
 80034ca:	f7fe fe9f 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x47, 0x2a);
 80034ce:	222a      	movs	r2, #42	; 0x2a
 80034d0:	2147      	movs	r1, #71	; 0x47
 80034d2:	2060      	movs	r0, #96	; 0x60
 80034d4:	f7fd fcd8 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80034d8:	2002      	movs	r0, #2
 80034da:	f7fe fe97 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x48, 0x3c);
 80034de:	223c      	movs	r2, #60	; 0x3c
 80034e0:	2148      	movs	r1, #72	; 0x48
 80034e2:	2060      	movs	r0, #96	; 0x60
 80034e4:	f7fd fcd0 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80034e8:	2002      	movs	r0, #2
 80034ea:	f7fe fe8f 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4a, 0xfc);
 80034ee:	22fc      	movs	r2, #252	; 0xfc
 80034f0:	214a      	movs	r1, #74	; 0x4a
 80034f2:	2060      	movs	r0, #96	; 0x60
 80034f4:	f7fd fcc8 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80034f8:	2002      	movs	r0, #2
 80034fa:	f7fe fe87 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4b, 0xfc);
 80034fe:	22fc      	movs	r2, #252	; 0xfc
 8003500:	214b      	movs	r1, #75	; 0x4b
 8003502:	2060      	movs	r0, #96	; 0x60
 8003504:	f7fd fcc0 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003508:	2002      	movs	r0, #2
 800350a:	f7fe fe7f 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4c, 0x7f);
 800350e:	227f      	movs	r2, #127	; 0x7f
 8003510:	214c      	movs	r1, #76	; 0x4c
 8003512:	2060      	movs	r0, #96	; 0x60
 8003514:	f7fd fcb8 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003518:	2002      	movs	r0, #2
 800351a:	f7fe fe77 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4d, 0x7f);
 800351e:	227f      	movs	r2, #127	; 0x7f
 8003520:	214d      	movs	r1, #77	; 0x4d
 8003522:	2060      	movs	r0, #96	; 0x60
 8003524:	f7fd fcb0 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003528:	2002      	movs	r0, #2
 800352a:	f7fe fe6f 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4e, 0x7f);
 800352e:	227f      	movs	r2, #127	; 0x7f
 8003530:	214e      	movs	r1, #78	; 0x4e
 8003532:	2060      	movs	r0, #96	; 0x60
 8003534:	f7fd fca8 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003538:	2002      	movs	r0, #2
 800353a:	f7fe fe67 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4f, 0x98);
 800353e:	2298      	movs	r2, #152	; 0x98
 8003540:	214f      	movs	r1, #79	; 0x4f
 8003542:	2060      	movs	r0, #96	; 0x60
 8003544:	f7fd fca0 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003548:	2002      	movs	r0, #2
 800354a:	f7fe fe5f 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x50, 0x98);
 800354e:	2298      	movs	r2, #152	; 0x98
 8003550:	2150      	movs	r1, #80	; 0x50
 8003552:	2060      	movs	r0, #96	; 0x60
 8003554:	f7fd fc98 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003558:	2002      	movs	r0, #2
 800355a:	f7fe fe57 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x51, 0x00);
 800355e:	2200      	movs	r2, #0
 8003560:	2151      	movs	r1, #81	; 0x51
 8003562:	2060      	movs	r0, #96	; 0x60
 8003564:	f7fd fc90 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003568:	2002      	movs	r0, #2
 800356a:	f7fe fe4f 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x52, 0x28);
 800356e:	2228      	movs	r2, #40	; 0x28
 8003570:	2152      	movs	r1, #82	; 0x52
 8003572:	2060      	movs	r0, #96	; 0x60
 8003574:	f7fd fc88 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003578:	2002      	movs	r0, #2
 800357a:	f7fe fe47 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x53, 0x70);
 800357e:	2270      	movs	r2, #112	; 0x70
 8003580:	2153      	movs	r1, #83	; 0x53
 8003582:	2060      	movs	r0, #96	; 0x60
 8003584:	f7fd fc80 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003588:	2002      	movs	r0, #2
 800358a:	f7fe fe3f 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x54, 0x98);
 800358e:	2298      	movs	r2, #152	; 0x98
 8003590:	2154      	movs	r1, #84	; 0x54
 8003592:	2060      	movs	r0, #96	; 0x60
 8003594:	f7fd fc78 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003598:	2002      	movs	r0, #2
 800359a:	f7fe fe37 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x58, 0x1a);
 800359e:	221a      	movs	r2, #26
 80035a0:	2158      	movs	r1, #88	; 0x58
 80035a2:	2060      	movs	r0, #96	; 0x60
 80035a4:	f7fd fc70 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80035a8:	2002      	movs	r0, #2
 80035aa:	f7fe fe2f 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x59, 0x85);
 80035ae:	2285      	movs	r2, #133	; 0x85
 80035b0:	2159      	movs	r1, #89	; 0x59
 80035b2:	2060      	movs	r0, #96	; 0x60
 80035b4:	f7fd fc68 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80035b8:	2002      	movs	r0, #2
 80035ba:	f7fe fe27 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5a, 0xa9);
 80035be:	22a9      	movs	r2, #169	; 0xa9
 80035c0:	215a      	movs	r1, #90	; 0x5a
 80035c2:	2060      	movs	r0, #96	; 0x60
 80035c4:	f7fd fc60 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80035c8:	2002      	movs	r0, #2
 80035ca:	f7fe fe1f 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5b, 0x64);
 80035ce:	2264      	movs	r2, #100	; 0x64
 80035d0:	215b      	movs	r1, #91	; 0x5b
 80035d2:	2060      	movs	r0, #96	; 0x60
 80035d4:	f7fd fc58 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80035d8:	2002      	movs	r0, #2
 80035da:	f7fe fe17 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5c, 0x84);
 80035de:	2284      	movs	r2, #132	; 0x84
 80035e0:	215c      	movs	r1, #92	; 0x5c
 80035e2:	2060      	movs	r0, #96	; 0x60
 80035e4:	f7fd fc50 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80035e8:	2002      	movs	r0, #2
 80035ea:	f7fe fe0f 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5d, 0x53);
 80035ee:	2253      	movs	r2, #83	; 0x53
 80035f0:	215d      	movs	r1, #93	; 0x5d
 80035f2:	2060      	movs	r0, #96	; 0x60
 80035f4:	f7fd fc48 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80035f8:	2002      	movs	r0, #2
 80035fa:	f7fe fe07 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5e, 0x0e);
 80035fe:	220e      	movs	r2, #14
 8003600:	215e      	movs	r1, #94	; 0x5e
 8003602:	2060      	movs	r0, #96	; 0x60
 8003604:	f7fd fc40 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003608:	2002      	movs	r0, #2
 800360a:	f7fe fdff 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5f, 0xf0);
 800360e:	22f0      	movs	r2, #240	; 0xf0
 8003610:	215f      	movs	r1, #95	; 0x5f
 8003612:	2060      	movs	r0, #96	; 0x60
 8003614:	f7fd fc38 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003618:	2002      	movs	r0, #2
 800361a:	f7fe fdf7 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x60, 0xf0);
 800361e:	22f0      	movs	r2, #240	; 0xf0
 8003620:	2160      	movs	r1, #96	; 0x60
 8003622:	2060      	movs	r0, #96	; 0x60
 8003624:	f7fd fc30 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003628:	2002      	movs	r0, #2
 800362a:	f7fe fdef 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x61, 0xf0);
 800362e:	22f0      	movs	r2, #240	; 0xf0
 8003630:	2161      	movs	r1, #97	; 0x61
 8003632:	2060      	movs	r0, #96	; 0x60
 8003634:	f7fd fc28 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003638:	2002      	movs	r0, #2
 800363a:	f7fe fde7 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x62, 0x00);
 800363e:	2200      	movs	r2, #0
 8003640:	2162      	movs	r1, #98	; 0x62
 8003642:	2060      	movs	r0, #96	; 0x60
 8003644:	f7fd fc20 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003648:	2002      	movs	r0, #2
 800364a:	f7fe fddf 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x63, 0x00);
 800364e:	2200      	movs	r2, #0
 8003650:	2163      	movs	r1, #99	; 0x63
 8003652:	2060      	movs	r0, #96	; 0x60
 8003654:	f7fd fc18 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003658:	2002      	movs	r0, #2
 800365a:	f7fe fdd7 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x64, 0x02);
 800365e:	2202      	movs	r2, #2
 8003660:	2164      	movs	r1, #100	; 0x64
 8003662:	2060      	movs	r0, #96	; 0x60
 8003664:	f7fd fc10 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003668:	2002      	movs	r0, #2
 800366a:	f7fe fdcf 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x65, 0x20);
 800366e:	2220      	movs	r2, #32
 8003670:	2165      	movs	r1, #101	; 0x65
 8003672:	2060      	movs	r0, #96	; 0x60
 8003674:	f7fd fc08 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003678:	2002      	movs	r0, #2
 800367a:	f7fe fdc7 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x66, 0x00);
 800367e:	2200      	movs	r2, #0
 8003680:	2166      	movs	r1, #102	; 0x66
 8003682:	2060      	movs	r0, #96	; 0x60
 8003684:	f7fd fc00 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003688:	2002      	movs	r0, #2
 800368a:	f7fe fdbf 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x69, 0x0a);
 800368e:	220a      	movs	r2, #10
 8003690:	2169      	movs	r1, #105	; 0x69
 8003692:	2060      	movs	r0, #96	; 0x60
 8003694:	f7fd fbf8 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003698:	2002      	movs	r0, #2
 800369a:	f7fe fdb7 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6b, 0x5a);
 800369e:	225a      	movs	r2, #90	; 0x5a
 80036a0:	216b      	movs	r1, #107	; 0x6b
 80036a2:	2060      	movs	r0, #96	; 0x60
 80036a4:	f7fd fbf0 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80036a8:	2002      	movs	r0, #2
 80036aa:	f7fe fdaf 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6c, 0x04);
 80036ae:	2204      	movs	r2, #4
 80036b0:	216c      	movs	r1, #108	; 0x6c
 80036b2:	2060      	movs	r0, #96	; 0x60
 80036b4:	f7fd fbe8 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80036b8:	2002      	movs	r0, #2
 80036ba:	f7fe fda7 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6d, 0x55);
 80036be:	2255      	movs	r2, #85	; 0x55
 80036c0:	216d      	movs	r1, #109	; 0x6d
 80036c2:	2060      	movs	r0, #96	; 0x60
 80036c4:	f7fd fbe0 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80036c8:	2002      	movs	r0, #2
 80036ca:	f7fe fd9f 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6e, 0x00);
 80036ce:	2200      	movs	r2, #0
 80036d0:	216e      	movs	r1, #110	; 0x6e
 80036d2:	2060      	movs	r0, #96	; 0x60
 80036d4:	f7fd fbd8 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80036d8:	2002      	movs	r0, #2
 80036da:	f7fe fd97 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6f, 0x9d);
 80036de:	229d      	movs	r2, #157	; 0x9d
 80036e0:	216f      	movs	r1, #111	; 0x6f
 80036e2:	2060      	movs	r0, #96	; 0x60
 80036e4:	f7fd fbd0 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80036e8:	2002      	movs	r0, #2
 80036ea:	f7fe fd8f 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x70, 0x21);
 80036ee:	2221      	movs	r2, #33	; 0x21
 80036f0:	2170      	movs	r1, #112	; 0x70
 80036f2:	2060      	movs	r0, #96	; 0x60
 80036f4:	f7fd fbc8 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80036f8:	2002      	movs	r0, #2
 80036fa:	f7fe fd87 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x71, 0x78);
 80036fe:	2278      	movs	r2, #120	; 0x78
 8003700:	2171      	movs	r1, #113	; 0x71
 8003702:	2060      	movs	r0, #96	; 0x60
 8003704:	f7fd fbc0 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003708:	2002      	movs	r0, #2
 800370a:	f7fe fd7f 	bl	800220c <Delay>
	Delay(TIMEOUT);
 800370e:	2002      	movs	r0, #2
 8003710:	f7fe fd7c 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x72, 0x11);
 8003714:	2211      	movs	r2, #17
 8003716:	2172      	movs	r1, #114	; 0x72
 8003718:	2060      	movs	r0, #96	; 0x60
 800371a:	f7fd fbb5 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800371e:	2002      	movs	r0, #2
 8003720:	f7fe fd74 	bl	800220c <Delay>
	Delay(TIMEOUT);
 8003724:	2002      	movs	r0, #2
 8003726:	f7fe fd71 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x73, 0x01);
 800372a:	2201      	movs	r2, #1
 800372c:	2173      	movs	r1, #115	; 0x73
 800372e:	2060      	movs	r0, #96	; 0x60
 8003730:	f7fd fbaa 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003734:	2002      	movs	r0, #2
 8003736:	f7fe fd69 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x74, 0x10);
 800373a:	2210      	movs	r2, #16
 800373c:	2174      	movs	r1, #116	; 0x74
 800373e:	2060      	movs	r0, #96	; 0x60
 8003740:	f7fd fba2 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003744:	2002      	movs	r0, #2
 8003746:	f7fe fd61 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x75, 0x10);
 800374a:	2210      	movs	r2, #16
 800374c:	2175      	movs	r1, #117	; 0x75
 800374e:	2060      	movs	r0, #96	; 0x60
 8003750:	f7fd fb9a 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003754:	2002      	movs	r0, #2
 8003756:	f7fe fd59 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x76, 0x01);
 800375a:	2201      	movs	r2, #1
 800375c:	2176      	movs	r1, #118	; 0x76
 800375e:	2060      	movs	r0, #96	; 0x60
 8003760:	f7fd fb92 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003764:	2002      	movs	r0, #2
 8003766:	f7fe fd51 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x77, 0x02);
 800376a:	2202      	movs	r2, #2
 800376c:	2177      	movs	r1, #119	; 0x77
 800376e:	2060      	movs	r0, #96	; 0x60
 8003770:	f7fd fb8a 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003774:	2002      	movs	r0, #2
 8003776:	f7fe fd49 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7A, 0x12);
 800377a:	2212      	movs	r2, #18
 800377c:	217a      	movs	r1, #122	; 0x7a
 800377e:	2060      	movs	r0, #96	; 0x60
 8003780:	f7fd fb82 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003784:	2002      	movs	r0, #2
 8003786:	f7fe fd41 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7B, 0x08);
 800378a:	2208      	movs	r2, #8
 800378c:	217b      	movs	r1, #123	; 0x7b
 800378e:	2060      	movs	r0, #96	; 0x60
 8003790:	f7fd fb7a 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003794:	2002      	movs	r0, #2
 8003796:	f7fe fd39 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7C, 0x16);
 800379a:	2216      	movs	r2, #22
 800379c:	217c      	movs	r1, #124	; 0x7c
 800379e:	2060      	movs	r0, #96	; 0x60
 80037a0:	f7fd fb72 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80037a4:	2002      	movs	r0, #2
 80037a6:	f7fe fd31 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7D, 0x30);
 80037aa:	2230      	movs	r2, #48	; 0x30
 80037ac:	217d      	movs	r1, #125	; 0x7d
 80037ae:	2060      	movs	r0, #96	; 0x60
 80037b0:	f7fd fb6a 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80037b4:	2002      	movs	r0, #2
 80037b6:	f7fe fd29 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7E, 0x5e);
 80037ba:	225e      	movs	r2, #94	; 0x5e
 80037bc:	217e      	movs	r1, #126	; 0x7e
 80037be:	2060      	movs	r0, #96	; 0x60
 80037c0:	f7fd fb62 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80037c4:	2002      	movs	r0, #2
 80037c6:	f7fe fd21 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7F, 0x72);
 80037ca:	2272      	movs	r2, #114	; 0x72
 80037cc:	217f      	movs	r1, #127	; 0x7f
 80037ce:	2060      	movs	r0, #96	; 0x60
 80037d0:	f7fd fb5a 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80037d4:	2002      	movs	r0, #2
 80037d6:	f7fe fd19 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x80, 0x82);
 80037da:	2282      	movs	r2, #130	; 0x82
 80037dc:	2180      	movs	r1, #128	; 0x80
 80037de:	2060      	movs	r0, #96	; 0x60
 80037e0:	f7fd fb52 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80037e4:	2002      	movs	r0, #2
 80037e6:	f7fe fd11 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x81, 0x8e);
 80037ea:	228e      	movs	r2, #142	; 0x8e
 80037ec:	2181      	movs	r1, #129	; 0x81
 80037ee:	2060      	movs	r0, #96	; 0x60
 80037f0:	f7fd fb4a 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80037f4:	2002      	movs	r0, #2
 80037f6:	f7fe fd09 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x82, 0x9a);
 80037fa:	229a      	movs	r2, #154	; 0x9a
 80037fc:	2182      	movs	r1, #130	; 0x82
 80037fe:	2060      	movs	r0, #96	; 0x60
 8003800:	f7fd fb42 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003804:	2002      	movs	r0, #2
 8003806:	f7fe fd01 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x83, 0xa4);
 800380a:	22a4      	movs	r2, #164	; 0xa4
 800380c:	2183      	movs	r1, #131	; 0x83
 800380e:	2060      	movs	r0, #96	; 0x60
 8003810:	f7fd fb3a 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003814:	2002      	movs	r0, #2
 8003816:	f7fe fcf9 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x84, 0xac);
 800381a:	22ac      	movs	r2, #172	; 0xac
 800381c:	2184      	movs	r1, #132	; 0x84
 800381e:	2060      	movs	r0, #96	; 0x60
 8003820:	f7fd fb32 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003824:	2002      	movs	r0, #2
 8003826:	f7fe fcf1 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x85, 0xb8);
 800382a:	22b8      	movs	r2, #184	; 0xb8
 800382c:	2185      	movs	r1, #133	; 0x85
 800382e:	2060      	movs	r0, #96	; 0x60
 8003830:	f7fd fb2a 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003834:	2002      	movs	r0, #2
 8003836:	f7fe fce9 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x86, 0xc3);
 800383a:	22c3      	movs	r2, #195	; 0xc3
 800383c:	2186      	movs	r1, #134	; 0x86
 800383e:	2060      	movs	r0, #96	; 0x60
 8003840:	f7fd fb22 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003844:	2002      	movs	r0, #2
 8003846:	f7fe fce1 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x87, 0xd6);
 800384a:	22d6      	movs	r2, #214	; 0xd6
 800384c:	2187      	movs	r1, #135	; 0x87
 800384e:	2060      	movs	r0, #96	; 0x60
 8003850:	f7fd fb1a 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003854:	2002      	movs	r0, #2
 8003856:	f7fe fcd9 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x88, 0xe6);
 800385a:	22e6      	movs	r2, #230	; 0xe6
 800385c:	2188      	movs	r1, #136	; 0x88
 800385e:	2060      	movs	r0, #96	; 0x60
 8003860:	f7fd fb12 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003864:	2002      	movs	r0, #2
 8003866:	f7fe fcd1 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x89, 0xf2);
 800386a:	22f2      	movs	r2, #242	; 0xf2
 800386c:	2189      	movs	r1, #137	; 0x89
 800386e:	2060      	movs	r0, #96	; 0x60
 8003870:	f7fd fb0a 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003874:	2002      	movs	r0, #2
 8003876:	f7fe fcc9 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x8a, 0x24);
 800387a:	2224      	movs	r2, #36	; 0x24
 800387c:	218a      	movs	r1, #138	; 0x8a
 800387e:	2060      	movs	r0, #96	; 0x60
 8003880:	f7fd fb02 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003884:	2002      	movs	r0, #2
 8003886:	f7fe fcc1 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x8c, 0x80);
 800388a:	2280      	movs	r2, #128	; 0x80
 800388c:	218c      	movs	r1, #140	; 0x8c
 800388e:	2060      	movs	r0, #96	; 0x60
 8003890:	f7fd fafa 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003894:	2002      	movs	r0, #2
 8003896:	f7fe fcb9 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x90, 0x7d);
 800389a:	227d      	movs	r2, #125	; 0x7d
 800389c:	2190      	movs	r1, #144	; 0x90
 800389e:	2060      	movs	r0, #96	; 0x60
 80038a0:	f7fd faf2 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80038a4:	2002      	movs	r0, #2
 80038a6:	f7fe fcb1 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x91, 0x7b);
 80038aa:	227b      	movs	r2, #123	; 0x7b
 80038ac:	2191      	movs	r1, #145	; 0x91
 80038ae:	2060      	movs	r0, #96	; 0x60
 80038b0:	f7fd faea 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80038b4:	2002      	movs	r0, #2
 80038b6:	f7fe fca9 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x9d, 0x02);
 80038ba:	2202      	movs	r2, #2
 80038bc:	219d      	movs	r1, #157	; 0x9d
 80038be:	2060      	movs	r0, #96	; 0x60
 80038c0:	f7fd fae2 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80038c4:	2002      	movs	r0, #2
 80038c6:	f7fe fca1 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x9e, 0x02);
 80038ca:	2202      	movs	r2, #2
 80038cc:	219e      	movs	r1, #158	; 0x9e
 80038ce:	2060      	movs	r0, #96	; 0x60
 80038d0:	f7fd fada 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80038d4:	2002      	movs	r0, #2
 80038d6:	f7fe fc99 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x9f, 0x7a);
 80038da:	227a      	movs	r2, #122	; 0x7a
 80038dc:	219f      	movs	r1, #159	; 0x9f
 80038de:	2060      	movs	r0, #96	; 0x60
 80038e0:	f7fd fad2 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80038e4:	2002      	movs	r0, #2
 80038e6:	f7fe fc91 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa0, 0x79);
 80038ea:	2279      	movs	r2, #121	; 0x79
 80038ec:	21a0      	movs	r1, #160	; 0xa0
 80038ee:	2060      	movs	r0, #96	; 0x60
 80038f0:	f7fd faca 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80038f4:	2002      	movs	r0, #2
 80038f6:	f7fe fc89 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa1, 0x40);
 80038fa:	2240      	movs	r2, #64	; 0x40
 80038fc:	21a1      	movs	r1, #161	; 0xa1
 80038fe:	2060      	movs	r0, #96	; 0x60
 8003900:	f7fd fac2 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003904:	2002      	movs	r0, #2
 8003906:	f7fe fc81 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa4, 0x50);
 800390a:	2250      	movs	r2, #80	; 0x50
 800390c:	21a4      	movs	r1, #164	; 0xa4
 800390e:	2060      	movs	r0, #96	; 0x60
 8003910:	f7fd faba 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003914:	2002      	movs	r0, #2
 8003916:	f7fe fc79 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa5, 0x68);
 800391a:	2268      	movs	r2, #104	; 0x68
 800391c:	21a5      	movs	r1, #165	; 0xa5
 800391e:	2060      	movs	r0, #96	; 0x60
 8003920:	f7fd fab2 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003924:	2002      	movs	r0, #2
 8003926:	f7fe fc71 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa6, 0x4a);
 800392a:	224a      	movs	r2, #74	; 0x4a
 800392c:	21a6      	movs	r1, #166	; 0xa6
 800392e:	2060      	movs	r0, #96	; 0x60
 8003930:	f7fd faaa 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003934:	2002      	movs	r0, #2
 8003936:	f7fe fc69 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa8, 0xc1);
 800393a:	22c1      	movs	r2, #193	; 0xc1
 800393c:	21a8      	movs	r1, #168	; 0xa8
 800393e:	2060      	movs	r0, #96	; 0x60
 8003940:	f7fd faa2 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003944:	2002      	movs	r0, #2
 8003946:	f7fe fc61 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa9, 0xef);
 800394a:	22ef      	movs	r2, #239	; 0xef
 800394c:	21a9      	movs	r1, #169	; 0xa9
 800394e:	2060      	movs	r0, #96	; 0x60
 8003950:	f7fd fa9a 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003954:	2002      	movs	r0, #2
 8003956:	f7fe fc59 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xaa, 0x92);
 800395a:	2292      	movs	r2, #146	; 0x92
 800395c:	21aa      	movs	r1, #170	; 0xaa
 800395e:	2060      	movs	r0, #96	; 0x60
 8003960:	f7fd fa92 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003964:	2002      	movs	r0, #2
 8003966:	f7fe fc51 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xab, 0x04);
 800396a:	2204      	movs	r2, #4
 800396c:	21ab      	movs	r1, #171	; 0xab
 800396e:	2060      	movs	r0, #96	; 0x60
 8003970:	f7fd fa8a 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003974:	2002      	movs	r0, #2
 8003976:	f7fe fc49 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xac, 0x80);
 800397a:	2280      	movs	r2, #128	; 0x80
 800397c:	21ac      	movs	r1, #172	; 0xac
 800397e:	2060      	movs	r0, #96	; 0x60
 8003980:	f7fd fa82 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003984:	2002      	movs	r0, #2
 8003986:	f7fe fc41 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xad, 0x80);
 800398a:	2280      	movs	r2, #128	; 0x80
 800398c:	21ad      	movs	r1, #173	; 0xad
 800398e:	2060      	movs	r0, #96	; 0x60
 8003990:	f7fd fa7a 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003994:	2002      	movs	r0, #2
 8003996:	f7fe fc39 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xae, 0x80);
 800399a:	2280      	movs	r2, #128	; 0x80
 800399c:	21ae      	movs	r1, #174	; 0xae
 800399e:	2060      	movs	r0, #96	; 0x60
 80039a0:	f7fd fa72 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80039a4:	2002      	movs	r0, #2
 80039a6:	f7fe fc31 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xaf, 0x80);
 80039aa:	2280      	movs	r2, #128	; 0x80
 80039ac:	21af      	movs	r1, #175	; 0xaf
 80039ae:	2060      	movs	r0, #96	; 0x60
 80039b0:	f7fd fa6a 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80039b4:	2002      	movs	r0, #2
 80039b6:	f7fe fc29 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb2, 0xf2);
 80039ba:	22f2      	movs	r2, #242	; 0xf2
 80039bc:	21b2      	movs	r1, #178	; 0xb2
 80039be:	2060      	movs	r0, #96	; 0x60
 80039c0:	f7fd fa62 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80039c4:	2002      	movs	r0, #2
 80039c6:	f7fe fc21 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb3, 0x20);
 80039ca:	2220      	movs	r2, #32
 80039cc:	21b3      	movs	r1, #179	; 0xb3
 80039ce:	2060      	movs	r0, #96	; 0x60
 80039d0:	f7fd fa5a 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80039d4:	2002      	movs	r0, #2
 80039d6:	f7fe fc19 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb4, 0x20);
 80039da:	2220      	movs	r2, #32
 80039dc:	21b4      	movs	r1, #180	; 0xb4
 80039de:	2060      	movs	r0, #96	; 0x60
 80039e0:	f7fd fa52 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80039e4:	2002      	movs	r0, #2
 80039e6:	f7fe fc11 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb5, 0x00);
 80039ea:	2200      	movs	r2, #0
 80039ec:	21b5      	movs	r1, #181	; 0xb5
 80039ee:	2060      	movs	r0, #96	; 0x60
 80039f0:	f7fd fa4a 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80039f4:	2002      	movs	r0, #2
 80039f6:	f7fe fc09 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb6, 0xaf);
 80039fa:	22af      	movs	r2, #175	; 0xaf
 80039fc:	21b6      	movs	r1, #182	; 0xb6
 80039fe:	2060      	movs	r0, #96	; 0x60
 8003a00:	f7fd fa42 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a04:	2002      	movs	r0, #2
 8003a06:	f7fe fc01 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb6, 0xaf);
 8003a0a:	22af      	movs	r2, #175	; 0xaf
 8003a0c:	21b6      	movs	r1, #182	; 0xb6
 8003a0e:	2060      	movs	r0, #96	; 0x60
 8003a10:	f7fd fa3a 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a14:	2002      	movs	r0, #2
 8003a16:	f7fe fbf9 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbb, 0xae);
 8003a1a:	22ae      	movs	r2, #174	; 0xae
 8003a1c:	21bb      	movs	r1, #187	; 0xbb
 8003a1e:	2060      	movs	r0, #96	; 0x60
 8003a20:	f7fd fa32 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a24:	2002      	movs	r0, #2
 8003a26:	f7fe fbf1 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbc, 0x7f);
 8003a2a:	227f      	movs	r2, #127	; 0x7f
 8003a2c:	21bc      	movs	r1, #188	; 0xbc
 8003a2e:	2060      	movs	r0, #96	; 0x60
 8003a30:	f7fd fa2a 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a34:	2002      	movs	r0, #2
 8003a36:	f7fe fbe9 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbd, 0x7f);
 8003a3a:	227f      	movs	r2, #127	; 0x7f
 8003a3c:	21bd      	movs	r1, #189	; 0xbd
 8003a3e:	2060      	movs	r0, #96	; 0x60
 8003a40:	f7fd fa22 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a44:	2002      	movs	r0, #2
 8003a46:	f7fe fbe1 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbe, 0x7f);
 8003a4a:	227f      	movs	r2, #127	; 0x7f
 8003a4c:	21be      	movs	r1, #190	; 0xbe
 8003a4e:	2060      	movs	r0, #96	; 0x60
 8003a50:	f7fd fa1a 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a54:	2002      	movs	r0, #2
 8003a56:	f7fe fbd9 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbf, 0x7f);
 8003a5a:	227f      	movs	r2, #127	; 0x7f
 8003a5c:	21bf      	movs	r1, #191	; 0xbf
 8003a5e:	2060      	movs	r0, #96	; 0x60
 8003a60:	f7fd fa12 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a64:	2002      	movs	r0, #2
 8003a66:	f7fe fbd1 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbf, 0x7f);
 8003a6a:	227f      	movs	r2, #127	; 0x7f
 8003a6c:	21bf      	movs	r1, #191	; 0xbf
 8003a6e:	2060      	movs	r0, #96	; 0x60
 8003a70:	f7fd fa0a 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a74:	2002      	movs	r0, #2
 8003a76:	f7fe fbc9 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc0, 0xaa);
 8003a7a:	22aa      	movs	r2, #170	; 0xaa
 8003a7c:	21c0      	movs	r1, #192	; 0xc0
 8003a7e:	2060      	movs	r0, #96	; 0x60
 8003a80:	f7fd fa02 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a84:	2002      	movs	r0, #2
 8003a86:	f7fe fbc1 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc1, 0xc0);
 8003a8a:	22c0      	movs	r2, #192	; 0xc0
 8003a8c:	21c1      	movs	r1, #193	; 0xc1
 8003a8e:	2060      	movs	r0, #96	; 0x60
 8003a90:	f7fd f9fa 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a94:	2002      	movs	r0, #2
 8003a96:	f7fe fbb9 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc2, 0x01);
 8003a9a:	2201      	movs	r2, #1
 8003a9c:	21c2      	movs	r1, #194	; 0xc2
 8003a9e:	2060      	movs	r0, #96	; 0x60
 8003aa0:	f7fd f9f2 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003aa4:	2002      	movs	r0, #2
 8003aa6:	f7fe fbb1 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc3, 0x4e);
 8003aaa:	224e      	movs	r2, #78	; 0x4e
 8003aac:	21c3      	movs	r1, #195	; 0xc3
 8003aae:	2060      	movs	r0, #96	; 0x60
 8003ab0:	f7fd f9ea 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003ab4:	2002      	movs	r0, #2
 8003ab6:	f7fe fba9 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc6, 0x05);
 8003aba:	2205      	movs	r2, #5
 8003abc:	21c6      	movs	r1, #198	; 0xc6
 8003abe:	2060      	movs	r0, #96	; 0x60
 8003ac0:	f7fd f9e2 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003ac4:	2002      	movs	r0, #2
 8003ac6:	f7fe fba1 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc7, 0x81);
 8003aca:	2281      	movs	r2, #129	; 0x81
 8003acc:	21c7      	movs	r1, #199	; 0xc7
 8003ace:	2060      	movs	r0, #96	; 0x60
 8003ad0:	f7fd f9da 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003ad4:	2002      	movs	r0, #2
 8003ad6:	f7fe fb99 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc9, 0xe0);
 8003ada:	22e0      	movs	r2, #224	; 0xe0
 8003adc:	21c9      	movs	r1, #201	; 0xc9
 8003ade:	2060      	movs	r0, #96	; 0x60
 8003ae0:	f7fd f9d2 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003ae4:	2002      	movs	r0, #2
 8003ae6:	f7fe fb91 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xca, 0xe8);
 8003aea:	22e8      	movs	r2, #232	; 0xe8
 8003aec:	21ca      	movs	r1, #202	; 0xca
 8003aee:	2060      	movs	r0, #96	; 0x60
 8003af0:	f7fd f9ca 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003af4:	2002      	movs	r0, #2
 8003af6:	f7fe fb89 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xcb, 0xf0);
 8003afa:	22f0      	movs	r2, #240	; 0xf0
 8003afc:	21cb      	movs	r1, #203	; 0xcb
 8003afe:	2060      	movs	r0, #96	; 0x60
 8003b00:	f7fd f9c2 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b04:	2002      	movs	r0, #2
 8003b06:	f7fe fb81 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xcc, 0xd8);
 8003b0a:	22d8      	movs	r2, #216	; 0xd8
 8003b0c:	21cc      	movs	r1, #204	; 0xcc
 8003b0e:	2060      	movs	r0, #96	; 0x60
 8003b10:	f7fd f9ba 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b14:	2002      	movs	r0, #2
 8003b16:	f7fe fb79 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xcd, 0x93);
 8003b1a:	2293      	movs	r2, #147	; 0x93
 8003b1c:	21cd      	movs	r1, #205	; 0xcd
 8003b1e:	2060      	movs	r0, #96	; 0x60
 8003b20:	f7fd f9b2 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b24:	2002      	movs	r0, #2
 8003b26:	f7fe fb71 	bl	800220c <Delay>
}
 8003b2a:	bf00      	nop
 8003b2c:	bd80      	pop	{r7, pc}

08003b2e <DCMI_OV9655_QQVGASizeSetup>:
/**
 * @brief  Set the QQVGA size(120*160).
 * @param  None
 * @retval None
 */
void DCMI_OV9655_QQVGASizeSetup(void) {
 8003b2e:	b580      	push	{r7, lr}
 8003b30:	af00      	add	r7, sp, #0
	Delay(TIMEOUT);
 8003b32:	2002      	movs	r0, #2
 8003b34:	f7fe fb6a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x00, 0x00);
 8003b38:	2200      	movs	r2, #0
 8003b3a:	2100      	movs	r1, #0
 8003b3c:	2060      	movs	r0, #96	; 0x60
 8003b3e:	f7fd f9a3 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b42:	2002      	movs	r0, #2
 8003b44:	f7fe fb62 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x01, 0x80);
 8003b48:	2280      	movs	r2, #128	; 0x80
 8003b4a:	2101      	movs	r1, #1
 8003b4c:	2060      	movs	r0, #96	; 0x60
 8003b4e:	f7fd f99b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b52:	2002      	movs	r0, #2
 8003b54:	f7fe fb5a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x02, 0x80);
 8003b58:	2280      	movs	r2, #128	; 0x80
 8003b5a:	2102      	movs	r1, #2
 8003b5c:	2060      	movs	r0, #96	; 0x60
 8003b5e:	f7fd f993 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b62:	2002      	movs	r0, #2
 8003b64:	f7fe fb52 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x03, 0x02);
 8003b68:	2202      	movs	r2, #2
 8003b6a:	2103      	movs	r1, #3
 8003b6c:	2060      	movs	r0, #96	; 0x60
 8003b6e:	f7fd f98b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b72:	2002      	movs	r0, #2
 8003b74:	f7fe fb4a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x04, 0x03);
 8003b78:	2203      	movs	r2, #3
 8003b7a:	2104      	movs	r1, #4
 8003b7c:	2060      	movs	r0, #96	; 0x60
 8003b7e:	f7fd f983 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b82:	2002      	movs	r0, #2
 8003b84:	f7fe fb42 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x09, 0x01);
 8003b88:	2201      	movs	r2, #1
 8003b8a:	2109      	movs	r1, #9
 8003b8c:	2060      	movs	r0, #96	; 0x60
 8003b8e:	f7fd f97b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b92:	2002      	movs	r0, #2
 8003b94:	f7fe fb3a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x0b, 0x57);
 8003b98:	2257      	movs	r2, #87	; 0x57
 8003b9a:	210b      	movs	r1, #11
 8003b9c:	2060      	movs	r0, #96	; 0x60
 8003b9e:	f7fd f973 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003ba2:	2002      	movs	r0, #2
 8003ba4:	f7fe fb32 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x0e, 0x61);
 8003ba8:	2261      	movs	r2, #97	; 0x61
 8003baa:	210e      	movs	r1, #14
 8003bac:	2060      	movs	r0, #96	; 0x60
 8003bae:	f7fd f96b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003bb2:	2002      	movs	r0, #2
 8003bb4:	f7fe fb2a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x0f, 0x40);
 8003bb8:	2240      	movs	r2, #64	; 0x40
 8003bba:	210f      	movs	r1, #15
 8003bbc:	2060      	movs	r0, #96	; 0x60
 8003bbe:	f7fd f963 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003bc2:	2002      	movs	r0, #2
 8003bc4:	f7fe fb22 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x11, 0x01);
 8003bc8:	2201      	movs	r2, #1
 8003bca:	2111      	movs	r1, #17
 8003bcc:	2060      	movs	r0, #96	; 0x60
 8003bce:	f7fd f95b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003bd2:	2002      	movs	r0, #2
 8003bd4:	f7fe fb1a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x12, 0x62);
 8003bd8:	2262      	movs	r2, #98	; 0x62
 8003bda:	2112      	movs	r1, #18
 8003bdc:	2060      	movs	r0, #96	; 0x60
 8003bde:	f7fd f953 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003be2:	2002      	movs	r0, #2
 8003be4:	f7fe fb12 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x13, 0xc7);
 8003be8:	22c7      	movs	r2, #199	; 0xc7
 8003bea:	2113      	movs	r1, #19
 8003bec:	2060      	movs	r0, #96	; 0x60
 8003bee:	f7fd f94b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003bf2:	2002      	movs	r0, #2
 8003bf4:	f7fe fb0a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x14, 0x3a);
 8003bf8:	223a      	movs	r2, #58	; 0x3a
 8003bfa:	2114      	movs	r1, #20
 8003bfc:	2060      	movs	r0, #96	; 0x60
 8003bfe:	f7fd f943 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c02:	2002      	movs	r0, #2
 8003c04:	f7fe fb02 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x16, 0x24);
 8003c08:	2224      	movs	r2, #36	; 0x24
 8003c0a:	2116      	movs	r1, #22
 8003c0c:	2060      	movs	r0, #96	; 0x60
 8003c0e:	f7fd f93b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c12:	2002      	movs	r0, #2
 8003c14:	f7fe fafa 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x17, 0x18);
 8003c18:	2218      	movs	r2, #24
 8003c1a:	2117      	movs	r1, #23
 8003c1c:	2060      	movs	r0, #96	; 0x60
 8003c1e:	f7fd f933 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c22:	2002      	movs	r0, #2
 8003c24:	f7fe faf2 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x18, 0x04);
 8003c28:	2204      	movs	r2, #4
 8003c2a:	2118      	movs	r1, #24
 8003c2c:	2060      	movs	r0, #96	; 0x60
 8003c2e:	f7fd f92b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c32:	2002      	movs	r0, #2
 8003c34:	f7fe faea 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x19, 0x01);
 8003c38:	2201      	movs	r2, #1
 8003c3a:	2119      	movs	r1, #25
 8003c3c:	2060      	movs	r0, #96	; 0x60
 8003c3e:	f7fd f923 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c42:	2002      	movs	r0, #2
 8003c44:	f7fe fae2 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x1a, 0x81);
 8003c48:	2281      	movs	r2, #129	; 0x81
 8003c4a:	211a      	movs	r1, #26
 8003c4c:	2060      	movs	r0, #96	; 0x60
 8003c4e:	f7fd f91b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c52:	2002      	movs	r0, #2
 8003c54:	f7fe fada 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x1e, 0x20);
 8003c58:	2220      	movs	r2, #32
 8003c5a:	211e      	movs	r1, #30
 8003c5c:	2060      	movs	r0, #96	; 0x60
 8003c5e:	f7fd f913 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c62:	2002      	movs	r0, #2
 8003c64:	f7fe fad2 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x24, 0x3c);
 8003c68:	223c      	movs	r2, #60	; 0x3c
 8003c6a:	2124      	movs	r1, #36	; 0x24
 8003c6c:	2060      	movs	r0, #96	; 0x60
 8003c6e:	f7fd f90b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c72:	2002      	movs	r0, #2
 8003c74:	f7fe faca 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x25, 0x36);
 8003c78:	2236      	movs	r2, #54	; 0x36
 8003c7a:	2125      	movs	r1, #37	; 0x25
 8003c7c:	2060      	movs	r0, #96	; 0x60
 8003c7e:	f7fd f903 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c82:	2002      	movs	r0, #2
 8003c84:	f7fe fac2 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x26, 0x72);
 8003c88:	2272      	movs	r2, #114	; 0x72
 8003c8a:	2126      	movs	r1, #38	; 0x26
 8003c8c:	2060      	movs	r0, #96	; 0x60
 8003c8e:	f7fd f8fb 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c92:	2002      	movs	r0, #2
 8003c94:	f7fe faba 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x27, 0x08);
 8003c98:	2208      	movs	r2, #8
 8003c9a:	2127      	movs	r1, #39	; 0x27
 8003c9c:	2060      	movs	r0, #96	; 0x60
 8003c9e:	f7fd f8f3 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003ca2:	2002      	movs	r0, #2
 8003ca4:	f7fe fab2 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x28, 0x08);
 8003ca8:	2208      	movs	r2, #8
 8003caa:	2128      	movs	r1, #40	; 0x28
 8003cac:	2060      	movs	r0, #96	; 0x60
 8003cae:	f7fd f8eb 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003cb2:	2002      	movs	r0, #2
 8003cb4:	f7fe faaa 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x29, 0x15);
 8003cb8:	2215      	movs	r2, #21
 8003cba:	2129      	movs	r1, #41	; 0x29
 8003cbc:	2060      	movs	r0, #96	; 0x60
 8003cbe:	f7fd f8e3 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003cc2:	2002      	movs	r0, #2
 8003cc4:	f7fe faa2 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x2a, 0x00);
 8003cc8:	2200      	movs	r2, #0
 8003cca:	212a      	movs	r1, #42	; 0x2a
 8003ccc:	2060      	movs	r0, #96	; 0x60
 8003cce:	f7fd f8db 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003cd2:	2002      	movs	r0, #2
 8003cd4:	f7fe fa9a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x2b, 0x00);
 8003cd8:	2200      	movs	r2, #0
 8003cda:	212b      	movs	r1, #43	; 0x2b
 8003cdc:	2060      	movs	r0, #96	; 0x60
 8003cde:	f7fd f8d3 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003ce2:	2002      	movs	r0, #2
 8003ce4:	f7fe fa92 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x2c, 0x08);
 8003ce8:	2208      	movs	r2, #8
 8003cea:	212c      	movs	r1, #44	; 0x2c
 8003cec:	2060      	movs	r0, #96	; 0x60
 8003cee:	f7fd f8cb 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003cf2:	2002      	movs	r0, #2
 8003cf4:	f7fe fa8a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x32, 0xa4);
 8003cf8:	22a4      	movs	r2, #164	; 0xa4
 8003cfa:	2132      	movs	r1, #50	; 0x32
 8003cfc:	2060      	movs	r0, #96	; 0x60
 8003cfe:	f7fd f8c3 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d02:	2002      	movs	r0, #2
 8003d04:	f7fe fa82 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x33, 0x00);
 8003d08:	2200      	movs	r2, #0
 8003d0a:	2133      	movs	r1, #51	; 0x33
 8003d0c:	2060      	movs	r0, #96	; 0x60
 8003d0e:	f7fd f8bb 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d12:	2002      	movs	r0, #2
 8003d14:	f7fe fa7a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x34, 0x3f);
 8003d18:	223f      	movs	r2, #63	; 0x3f
 8003d1a:	2134      	movs	r1, #52	; 0x34
 8003d1c:	2060      	movs	r0, #96	; 0x60
 8003d1e:	f7fd f8b3 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d22:	2002      	movs	r0, #2
 8003d24:	f7fe fa72 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x35, 0x00);
 8003d28:	2200      	movs	r2, #0
 8003d2a:	2135      	movs	r1, #53	; 0x35
 8003d2c:	2060      	movs	r0, #96	; 0x60
 8003d2e:	f7fd f8ab 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d32:	2002      	movs	r0, #2
 8003d34:	f7fe fa6a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x36, 0x3a);
 8003d38:	223a      	movs	r2, #58	; 0x3a
 8003d3a:	2136      	movs	r1, #54	; 0x36
 8003d3c:	2060      	movs	r0, #96	; 0x60
 8003d3e:	f7fd f8a3 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d42:	2002      	movs	r0, #2
 8003d44:	f7fe fa62 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x38, 0x72);
 8003d48:	2272      	movs	r2, #114	; 0x72
 8003d4a:	2138      	movs	r1, #56	; 0x38
 8003d4c:	2060      	movs	r0, #96	; 0x60
 8003d4e:	f7fd f89b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d52:	2002      	movs	r0, #2
 8003d54:	f7fe fa5a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x39, 0x57);
 8003d58:	2257      	movs	r2, #87	; 0x57
 8003d5a:	2139      	movs	r1, #57	; 0x39
 8003d5c:	2060      	movs	r0, #96	; 0x60
 8003d5e:	f7fd f893 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d62:	2002      	movs	r0, #2
 8003d64:	f7fe fa52 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3a, 0xcc);
 8003d68:	22cc      	movs	r2, #204	; 0xcc
 8003d6a:	213a      	movs	r1, #58	; 0x3a
 8003d6c:	2060      	movs	r0, #96	; 0x60
 8003d6e:	f7fd f88b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d72:	2002      	movs	r0, #2
 8003d74:	f7fe fa4a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3b, 0x04);
 8003d78:	2204      	movs	r2, #4
 8003d7a:	213b      	movs	r1, #59	; 0x3b
 8003d7c:	2060      	movs	r0, #96	; 0x60
 8003d7e:	f7fd f883 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d82:	2002      	movs	r0, #2
 8003d84:	f7fe fa42 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3d, 0x99);
 8003d88:	2299      	movs	r2, #153	; 0x99
 8003d8a:	213d      	movs	r1, #61	; 0x3d
 8003d8c:	2060      	movs	r0, #96	; 0x60
 8003d8e:	f7fd f87b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d92:	2002      	movs	r0, #2
 8003d94:	f7fe fa3a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3e, 0x0e);
 8003d98:	220e      	movs	r2, #14
 8003d9a:	213e      	movs	r1, #62	; 0x3e
 8003d9c:	2060      	movs	r0, #96	; 0x60
 8003d9e:	f7fd f873 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003da2:	2002      	movs	r0, #2
 8003da4:	f7fe fa32 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3f, 0xc1);
 8003da8:	22c1      	movs	r2, #193	; 0xc1
 8003daa:	213f      	movs	r1, #63	; 0x3f
 8003dac:	2060      	movs	r0, #96	; 0x60
 8003dae:	f7fd f86b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003db2:	2002      	movs	r0, #2
 8003db4:	f7fe fa2a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x40, 0xc0);
 8003db8:	22c0      	movs	r2, #192	; 0xc0
 8003dba:	2140      	movs	r1, #64	; 0x40
 8003dbc:	2060      	movs	r0, #96	; 0x60
 8003dbe:	f7fd f863 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003dc2:	2002      	movs	r0, #2
 8003dc4:	f7fe fa22 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x41, 0x41);
 8003dc8:	2241      	movs	r2, #65	; 0x41
 8003dca:	2141      	movs	r1, #65	; 0x41
 8003dcc:	2060      	movs	r0, #96	; 0x60
 8003dce:	f7fd f85b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003dd2:	2002      	movs	r0, #2
 8003dd4:	f7fe fa1a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x42, 0xc0);
 8003dd8:	22c0      	movs	r2, #192	; 0xc0
 8003dda:	2142      	movs	r1, #66	; 0x42
 8003ddc:	2060      	movs	r0, #96	; 0x60
 8003dde:	f7fd f853 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003de2:	2002      	movs	r0, #2
 8003de4:	f7fe fa12 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x43, 0x0a);
 8003de8:	220a      	movs	r2, #10
 8003dea:	2143      	movs	r1, #67	; 0x43
 8003dec:	2060      	movs	r0, #96	; 0x60
 8003dee:	f7fd f84b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003df2:	2002      	movs	r0, #2
 8003df4:	f7fe fa0a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x44, 0xf0);
 8003df8:	22f0      	movs	r2, #240	; 0xf0
 8003dfa:	2144      	movs	r1, #68	; 0x44
 8003dfc:	2060      	movs	r0, #96	; 0x60
 8003dfe:	f7fd f843 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e02:	2002      	movs	r0, #2
 8003e04:	f7fe fa02 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x45, 0x46);
 8003e08:	2246      	movs	r2, #70	; 0x46
 8003e0a:	2145      	movs	r1, #69	; 0x45
 8003e0c:	2060      	movs	r0, #96	; 0x60
 8003e0e:	f7fd f83b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e12:	2002      	movs	r0, #2
 8003e14:	f7fe f9fa 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x46, 0x62);
 8003e18:	2262      	movs	r2, #98	; 0x62
 8003e1a:	2146      	movs	r1, #70	; 0x46
 8003e1c:	2060      	movs	r0, #96	; 0x60
 8003e1e:	f7fd f833 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e22:	2002      	movs	r0, #2
 8003e24:	f7fe f9f2 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x47, 0x2a);
 8003e28:	222a      	movs	r2, #42	; 0x2a
 8003e2a:	2147      	movs	r1, #71	; 0x47
 8003e2c:	2060      	movs	r0, #96	; 0x60
 8003e2e:	f7fd f82b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e32:	2002      	movs	r0, #2
 8003e34:	f7fe f9ea 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x48, 0x3c);
 8003e38:	223c      	movs	r2, #60	; 0x3c
 8003e3a:	2148      	movs	r1, #72	; 0x48
 8003e3c:	2060      	movs	r0, #96	; 0x60
 8003e3e:	f7fd f823 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e42:	2002      	movs	r0, #2
 8003e44:	f7fe f9e2 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4a, 0xfc);
 8003e48:	22fc      	movs	r2, #252	; 0xfc
 8003e4a:	214a      	movs	r1, #74	; 0x4a
 8003e4c:	2060      	movs	r0, #96	; 0x60
 8003e4e:	f7fd f81b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e52:	2002      	movs	r0, #2
 8003e54:	f7fe f9da 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4b, 0xfc);
 8003e58:	22fc      	movs	r2, #252	; 0xfc
 8003e5a:	214b      	movs	r1, #75	; 0x4b
 8003e5c:	2060      	movs	r0, #96	; 0x60
 8003e5e:	f7fd f813 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e62:	2002      	movs	r0, #2
 8003e64:	f7fe f9d2 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4c, 0x7f);
 8003e68:	227f      	movs	r2, #127	; 0x7f
 8003e6a:	214c      	movs	r1, #76	; 0x4c
 8003e6c:	2060      	movs	r0, #96	; 0x60
 8003e6e:	f7fd f80b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e72:	2002      	movs	r0, #2
 8003e74:	f7fe f9ca 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4d, 0x7f);
 8003e78:	227f      	movs	r2, #127	; 0x7f
 8003e7a:	214d      	movs	r1, #77	; 0x4d
 8003e7c:	2060      	movs	r0, #96	; 0x60
 8003e7e:	f7fd f803 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e82:	2002      	movs	r0, #2
 8003e84:	f7fe f9c2 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4e, 0x7f);
 8003e88:	227f      	movs	r2, #127	; 0x7f
 8003e8a:	214e      	movs	r1, #78	; 0x4e
 8003e8c:	2060      	movs	r0, #96	; 0x60
 8003e8e:	f7fc fffb 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e92:	2002      	movs	r0, #2
 8003e94:	f7fe f9ba 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4f, 0x98);
 8003e98:	2298      	movs	r2, #152	; 0x98
 8003e9a:	214f      	movs	r1, #79	; 0x4f
 8003e9c:	2060      	movs	r0, #96	; 0x60
 8003e9e:	f7fc fff3 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003ea2:	2002      	movs	r0, #2
 8003ea4:	f7fe f9b2 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x50, 0x98);
 8003ea8:	2298      	movs	r2, #152	; 0x98
 8003eaa:	2150      	movs	r1, #80	; 0x50
 8003eac:	2060      	movs	r0, #96	; 0x60
 8003eae:	f7fc ffeb 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003eb2:	2002      	movs	r0, #2
 8003eb4:	f7fe f9aa 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x51, 0x00);
 8003eb8:	2200      	movs	r2, #0
 8003eba:	2151      	movs	r1, #81	; 0x51
 8003ebc:	2060      	movs	r0, #96	; 0x60
 8003ebe:	f7fc ffe3 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003ec2:	2002      	movs	r0, #2
 8003ec4:	f7fe f9a2 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x52, 0x28);
 8003ec8:	2228      	movs	r2, #40	; 0x28
 8003eca:	2152      	movs	r1, #82	; 0x52
 8003ecc:	2060      	movs	r0, #96	; 0x60
 8003ece:	f7fc ffdb 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003ed2:	2002      	movs	r0, #2
 8003ed4:	f7fe f99a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x53, 0x70);
 8003ed8:	2270      	movs	r2, #112	; 0x70
 8003eda:	2153      	movs	r1, #83	; 0x53
 8003edc:	2060      	movs	r0, #96	; 0x60
 8003ede:	f7fc ffd3 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003ee2:	2002      	movs	r0, #2
 8003ee4:	f7fe f992 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x54, 0x98);
 8003ee8:	2298      	movs	r2, #152	; 0x98
 8003eea:	2154      	movs	r1, #84	; 0x54
 8003eec:	2060      	movs	r0, #96	; 0x60
 8003eee:	f7fc ffcb 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003ef2:	2002      	movs	r0, #2
 8003ef4:	f7fe f98a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x58, 0x1a);
 8003ef8:	221a      	movs	r2, #26
 8003efa:	2158      	movs	r1, #88	; 0x58
 8003efc:	2060      	movs	r0, #96	; 0x60
 8003efe:	f7fc ffc3 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f02:	2002      	movs	r0, #2
 8003f04:	f7fe f982 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x59, 0x85);
 8003f08:	2285      	movs	r2, #133	; 0x85
 8003f0a:	2159      	movs	r1, #89	; 0x59
 8003f0c:	2060      	movs	r0, #96	; 0x60
 8003f0e:	f7fc ffbb 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f12:	2002      	movs	r0, #2
 8003f14:	f7fe f97a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5a, 0xa9);
 8003f18:	22a9      	movs	r2, #169	; 0xa9
 8003f1a:	215a      	movs	r1, #90	; 0x5a
 8003f1c:	2060      	movs	r0, #96	; 0x60
 8003f1e:	f7fc ffb3 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f22:	2002      	movs	r0, #2
 8003f24:	f7fe f972 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5b, 0x64);
 8003f28:	2264      	movs	r2, #100	; 0x64
 8003f2a:	215b      	movs	r1, #91	; 0x5b
 8003f2c:	2060      	movs	r0, #96	; 0x60
 8003f2e:	f7fc ffab 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f32:	2002      	movs	r0, #2
 8003f34:	f7fe f96a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5c, 0x84);
 8003f38:	2284      	movs	r2, #132	; 0x84
 8003f3a:	215c      	movs	r1, #92	; 0x5c
 8003f3c:	2060      	movs	r0, #96	; 0x60
 8003f3e:	f7fc ffa3 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f42:	2002      	movs	r0, #2
 8003f44:	f7fe f962 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5d, 0x53);
 8003f48:	2253      	movs	r2, #83	; 0x53
 8003f4a:	215d      	movs	r1, #93	; 0x5d
 8003f4c:	2060      	movs	r0, #96	; 0x60
 8003f4e:	f7fc ff9b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f52:	2002      	movs	r0, #2
 8003f54:	f7fe f95a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5e, 0x0e);
 8003f58:	220e      	movs	r2, #14
 8003f5a:	215e      	movs	r1, #94	; 0x5e
 8003f5c:	2060      	movs	r0, #96	; 0x60
 8003f5e:	f7fc ff93 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f62:	2002      	movs	r0, #2
 8003f64:	f7fe f952 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5f, 0xf0);
 8003f68:	22f0      	movs	r2, #240	; 0xf0
 8003f6a:	215f      	movs	r1, #95	; 0x5f
 8003f6c:	2060      	movs	r0, #96	; 0x60
 8003f6e:	f7fc ff8b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f72:	2002      	movs	r0, #2
 8003f74:	f7fe f94a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x60, 0xf0);
 8003f78:	22f0      	movs	r2, #240	; 0xf0
 8003f7a:	2160      	movs	r1, #96	; 0x60
 8003f7c:	2060      	movs	r0, #96	; 0x60
 8003f7e:	f7fc ff83 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f82:	2002      	movs	r0, #2
 8003f84:	f7fe f942 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x61, 0xf0);
 8003f88:	22f0      	movs	r2, #240	; 0xf0
 8003f8a:	2161      	movs	r1, #97	; 0x61
 8003f8c:	2060      	movs	r0, #96	; 0x60
 8003f8e:	f7fc ff7b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f92:	2002      	movs	r0, #2
 8003f94:	f7fe f93a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x62, 0x00);
 8003f98:	2200      	movs	r2, #0
 8003f9a:	2162      	movs	r1, #98	; 0x62
 8003f9c:	2060      	movs	r0, #96	; 0x60
 8003f9e:	f7fc ff73 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003fa2:	2002      	movs	r0, #2
 8003fa4:	f7fe f932 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x63, 0x00);
 8003fa8:	2200      	movs	r2, #0
 8003faa:	2163      	movs	r1, #99	; 0x63
 8003fac:	2060      	movs	r0, #96	; 0x60
 8003fae:	f7fc ff6b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003fb2:	2002      	movs	r0, #2
 8003fb4:	f7fe f92a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x64, 0x02);
 8003fb8:	2202      	movs	r2, #2
 8003fba:	2164      	movs	r1, #100	; 0x64
 8003fbc:	2060      	movs	r0, #96	; 0x60
 8003fbe:	f7fc ff63 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003fc2:	2002      	movs	r0, #2
 8003fc4:	f7fe f922 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x65, 0x20);
 8003fc8:	2220      	movs	r2, #32
 8003fca:	2165      	movs	r1, #101	; 0x65
 8003fcc:	2060      	movs	r0, #96	; 0x60
 8003fce:	f7fc ff5b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003fd2:	2002      	movs	r0, #2
 8003fd4:	f7fe f91a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x66, 0x00);
 8003fd8:	2200      	movs	r2, #0
 8003fda:	2166      	movs	r1, #102	; 0x66
 8003fdc:	2060      	movs	r0, #96	; 0x60
 8003fde:	f7fc ff53 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003fe2:	2002      	movs	r0, #2
 8003fe4:	f7fe f912 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x69, 0x0a);
 8003fe8:	220a      	movs	r2, #10
 8003fea:	2169      	movs	r1, #105	; 0x69
 8003fec:	2060      	movs	r0, #96	; 0x60
 8003fee:	f7fc ff4b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003ff2:	2002      	movs	r0, #2
 8003ff4:	f7fe f90a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6b, 0x5a);
 8003ff8:	225a      	movs	r2, #90	; 0x5a
 8003ffa:	216b      	movs	r1, #107	; 0x6b
 8003ffc:	2060      	movs	r0, #96	; 0x60
 8003ffe:	f7fc ff43 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004002:	2002      	movs	r0, #2
 8004004:	f7fe f902 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6c, 0x04);
 8004008:	2204      	movs	r2, #4
 800400a:	216c      	movs	r1, #108	; 0x6c
 800400c:	2060      	movs	r0, #96	; 0x60
 800400e:	f7fc ff3b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004012:	2002      	movs	r0, #2
 8004014:	f7fe f8fa 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6d, 0x55);
 8004018:	2255      	movs	r2, #85	; 0x55
 800401a:	216d      	movs	r1, #109	; 0x6d
 800401c:	2060      	movs	r0, #96	; 0x60
 800401e:	f7fc ff33 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004022:	2002      	movs	r0, #2
 8004024:	f7fe f8f2 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6e, 0x00);
 8004028:	2200      	movs	r2, #0
 800402a:	216e      	movs	r1, #110	; 0x6e
 800402c:	2060      	movs	r0, #96	; 0x60
 800402e:	f7fc ff2b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004032:	2002      	movs	r0, #2
 8004034:	f7fe f8ea 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6f, 0x9d);
 8004038:	229d      	movs	r2, #157	; 0x9d
 800403a:	216f      	movs	r1, #111	; 0x6f
 800403c:	2060      	movs	r0, #96	; 0x60
 800403e:	f7fc ff23 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004042:	2002      	movs	r0, #2
 8004044:	f7fe f8e2 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x70, 0x21);
 8004048:	2221      	movs	r2, #33	; 0x21
 800404a:	2170      	movs	r1, #112	; 0x70
 800404c:	2060      	movs	r0, #96	; 0x60
 800404e:	f7fc ff1b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004052:	2002      	movs	r0, #2
 8004054:	f7fe f8da 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x71, 0x78);
 8004058:	2278      	movs	r2, #120	; 0x78
 800405a:	2171      	movs	r1, #113	; 0x71
 800405c:	2060      	movs	r0, #96	; 0x60
 800405e:	f7fc ff13 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004062:	2002      	movs	r0, #2
 8004064:	f7fe f8d2 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x72, 0x22);
 8004068:	2222      	movs	r2, #34	; 0x22
 800406a:	2172      	movs	r1, #114	; 0x72
 800406c:	2060      	movs	r0, #96	; 0x60
 800406e:	f7fc ff0b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004072:	2002      	movs	r0, #2
 8004074:	f7fe f8ca 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x73, 0x02);
 8004078:	2202      	movs	r2, #2
 800407a:	2173      	movs	r1, #115	; 0x73
 800407c:	2060      	movs	r0, #96	; 0x60
 800407e:	f7fc ff03 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004082:	2002      	movs	r0, #2
 8004084:	f7fe f8c2 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x74, 0x10);
 8004088:	2210      	movs	r2, #16
 800408a:	2174      	movs	r1, #116	; 0x74
 800408c:	2060      	movs	r0, #96	; 0x60
 800408e:	f7fc fefb 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004092:	2002      	movs	r0, #2
 8004094:	f7fe f8ba 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x75, 0x10);
 8004098:	2210      	movs	r2, #16
 800409a:	2175      	movs	r1, #117	; 0x75
 800409c:	2060      	movs	r0, #96	; 0x60
 800409e:	f7fc fef3 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80040a2:	2002      	movs	r0, #2
 80040a4:	f7fe f8b2 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x76, 0x01);
 80040a8:	2201      	movs	r2, #1
 80040aa:	2176      	movs	r1, #118	; 0x76
 80040ac:	2060      	movs	r0, #96	; 0x60
 80040ae:	f7fc feeb 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80040b2:	2002      	movs	r0, #2
 80040b4:	f7fe f8aa 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x77, 0x02);
 80040b8:	2202      	movs	r2, #2
 80040ba:	2177      	movs	r1, #119	; 0x77
 80040bc:	2060      	movs	r0, #96	; 0x60
 80040be:	f7fc fee3 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80040c2:	2002      	movs	r0, #2
 80040c4:	f7fe f8a2 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7A, 0x12);
 80040c8:	2212      	movs	r2, #18
 80040ca:	217a      	movs	r1, #122	; 0x7a
 80040cc:	2060      	movs	r0, #96	; 0x60
 80040ce:	f7fc fedb 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80040d2:	2002      	movs	r0, #2
 80040d4:	f7fe f89a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7B, 0x08);
 80040d8:	2208      	movs	r2, #8
 80040da:	217b      	movs	r1, #123	; 0x7b
 80040dc:	2060      	movs	r0, #96	; 0x60
 80040de:	f7fc fed3 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80040e2:	2002      	movs	r0, #2
 80040e4:	f7fe f892 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7C, 0x16);
 80040e8:	2216      	movs	r2, #22
 80040ea:	217c      	movs	r1, #124	; 0x7c
 80040ec:	2060      	movs	r0, #96	; 0x60
 80040ee:	f7fc fecb 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80040f2:	2002      	movs	r0, #2
 80040f4:	f7fe f88a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7D, 0x30);
 80040f8:	2230      	movs	r2, #48	; 0x30
 80040fa:	217d      	movs	r1, #125	; 0x7d
 80040fc:	2060      	movs	r0, #96	; 0x60
 80040fe:	f7fc fec3 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004102:	2002      	movs	r0, #2
 8004104:	f7fe f882 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7E, 0x5e);
 8004108:	225e      	movs	r2, #94	; 0x5e
 800410a:	217e      	movs	r1, #126	; 0x7e
 800410c:	2060      	movs	r0, #96	; 0x60
 800410e:	f7fc febb 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004112:	2002      	movs	r0, #2
 8004114:	f7fe f87a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7F, 0x72);
 8004118:	2272      	movs	r2, #114	; 0x72
 800411a:	217f      	movs	r1, #127	; 0x7f
 800411c:	2060      	movs	r0, #96	; 0x60
 800411e:	f7fc feb3 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004122:	2002      	movs	r0, #2
 8004124:	f7fe f872 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x80, 0x82);
 8004128:	2282      	movs	r2, #130	; 0x82
 800412a:	2180      	movs	r1, #128	; 0x80
 800412c:	2060      	movs	r0, #96	; 0x60
 800412e:	f7fc feab 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004132:	2002      	movs	r0, #2
 8004134:	f7fe f86a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x81, 0x8e);
 8004138:	228e      	movs	r2, #142	; 0x8e
 800413a:	2181      	movs	r1, #129	; 0x81
 800413c:	2060      	movs	r0, #96	; 0x60
 800413e:	f7fc fea3 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004142:	2002      	movs	r0, #2
 8004144:	f7fe f862 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x82, 0x9a);
 8004148:	229a      	movs	r2, #154	; 0x9a
 800414a:	2182      	movs	r1, #130	; 0x82
 800414c:	2060      	movs	r0, #96	; 0x60
 800414e:	f7fc fe9b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004152:	2002      	movs	r0, #2
 8004154:	f7fe f85a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x83, 0xa4);
 8004158:	22a4      	movs	r2, #164	; 0xa4
 800415a:	2183      	movs	r1, #131	; 0x83
 800415c:	2060      	movs	r0, #96	; 0x60
 800415e:	f7fc fe93 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004162:	2002      	movs	r0, #2
 8004164:	f7fe f852 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x84, 0xac);
 8004168:	22ac      	movs	r2, #172	; 0xac
 800416a:	2184      	movs	r1, #132	; 0x84
 800416c:	2060      	movs	r0, #96	; 0x60
 800416e:	f7fc fe8b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004172:	2002      	movs	r0, #2
 8004174:	f7fe f84a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x85, 0xb8);
 8004178:	22b8      	movs	r2, #184	; 0xb8
 800417a:	2185      	movs	r1, #133	; 0x85
 800417c:	2060      	movs	r0, #96	; 0x60
 800417e:	f7fc fe83 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004182:	2002      	movs	r0, #2
 8004184:	f7fe f842 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x86, 0xc3);
 8004188:	22c3      	movs	r2, #195	; 0xc3
 800418a:	2186      	movs	r1, #134	; 0x86
 800418c:	2060      	movs	r0, #96	; 0x60
 800418e:	f7fc fe7b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004192:	2002      	movs	r0, #2
 8004194:	f7fe f83a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x87, 0xd6);
 8004198:	22d6      	movs	r2, #214	; 0xd6
 800419a:	2187      	movs	r1, #135	; 0x87
 800419c:	2060      	movs	r0, #96	; 0x60
 800419e:	f7fc fe73 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80041a2:	2002      	movs	r0, #2
 80041a4:	f7fe f832 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x88, 0xe6);
 80041a8:	22e6      	movs	r2, #230	; 0xe6
 80041aa:	2188      	movs	r1, #136	; 0x88
 80041ac:	2060      	movs	r0, #96	; 0x60
 80041ae:	f7fc fe6b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80041b2:	2002      	movs	r0, #2
 80041b4:	f7fe f82a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x89, 0xf2);
 80041b8:	22f2      	movs	r2, #242	; 0xf2
 80041ba:	2189      	movs	r1, #137	; 0x89
 80041bc:	2060      	movs	r0, #96	; 0x60
 80041be:	f7fc fe63 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80041c2:	2002      	movs	r0, #2
 80041c4:	f7fe f822 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x8a, 0x24);
 80041c8:	2224      	movs	r2, #36	; 0x24
 80041ca:	218a      	movs	r1, #138	; 0x8a
 80041cc:	2060      	movs	r0, #96	; 0x60
 80041ce:	f7fc fe5b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80041d2:	2002      	movs	r0, #2
 80041d4:	f7fe f81a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x8c, 0x80);
 80041d8:	2280      	movs	r2, #128	; 0x80
 80041da:	218c      	movs	r1, #140	; 0x8c
 80041dc:	2060      	movs	r0, #96	; 0x60
 80041de:	f7fc fe53 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80041e2:	2002      	movs	r0, #2
 80041e4:	f7fe f812 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x90, 0x7d);
 80041e8:	227d      	movs	r2, #125	; 0x7d
 80041ea:	2190      	movs	r1, #144	; 0x90
 80041ec:	2060      	movs	r0, #96	; 0x60
 80041ee:	f7fc fe4b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80041f2:	2002      	movs	r0, #2
 80041f4:	f7fe f80a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x91, 0x7b);
 80041f8:	227b      	movs	r2, #123	; 0x7b
 80041fa:	2191      	movs	r1, #145	; 0x91
 80041fc:	2060      	movs	r0, #96	; 0x60
 80041fe:	f7fc fe43 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004202:	2002      	movs	r0, #2
 8004204:	f7fe f802 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x9d, 0x02);
 8004208:	2202      	movs	r2, #2
 800420a:	219d      	movs	r1, #157	; 0x9d
 800420c:	2060      	movs	r0, #96	; 0x60
 800420e:	f7fc fe3b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004212:	2002      	movs	r0, #2
 8004214:	f7fd fffa 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x9e, 0x02);
 8004218:	2202      	movs	r2, #2
 800421a:	219e      	movs	r1, #158	; 0x9e
 800421c:	2060      	movs	r0, #96	; 0x60
 800421e:	f7fc fe33 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004222:	2002      	movs	r0, #2
 8004224:	f7fd fff2 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x9f, 0x7a);
 8004228:	227a      	movs	r2, #122	; 0x7a
 800422a:	219f      	movs	r1, #159	; 0x9f
 800422c:	2060      	movs	r0, #96	; 0x60
 800422e:	f7fc fe2b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004232:	2002      	movs	r0, #2
 8004234:	f7fd ffea 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa0, 0x79);
 8004238:	2279      	movs	r2, #121	; 0x79
 800423a:	21a0      	movs	r1, #160	; 0xa0
 800423c:	2060      	movs	r0, #96	; 0x60
 800423e:	f7fc fe23 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004242:	2002      	movs	r0, #2
 8004244:	f7fd ffe2 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa1, 0x40);
 8004248:	2240      	movs	r2, #64	; 0x40
 800424a:	21a1      	movs	r1, #161	; 0xa1
 800424c:	2060      	movs	r0, #96	; 0x60
 800424e:	f7fc fe1b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004252:	2002      	movs	r0, #2
 8004254:	f7fd ffda 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa4, 0x50);
 8004258:	2250      	movs	r2, #80	; 0x50
 800425a:	21a4      	movs	r1, #164	; 0xa4
 800425c:	2060      	movs	r0, #96	; 0x60
 800425e:	f7fc fe13 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004262:	2002      	movs	r0, #2
 8004264:	f7fd ffd2 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa5, 0x68);
 8004268:	2268      	movs	r2, #104	; 0x68
 800426a:	21a5      	movs	r1, #165	; 0xa5
 800426c:	2060      	movs	r0, #96	; 0x60
 800426e:	f7fc fe0b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004272:	2002      	movs	r0, #2
 8004274:	f7fd ffca 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa6, 0x4a);
 8004278:	224a      	movs	r2, #74	; 0x4a
 800427a:	21a6      	movs	r1, #166	; 0xa6
 800427c:	2060      	movs	r0, #96	; 0x60
 800427e:	f7fc fe03 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004282:	2002      	movs	r0, #2
 8004284:	f7fd ffc2 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa8, 0xc1);
 8004288:	22c1      	movs	r2, #193	; 0xc1
 800428a:	21a8      	movs	r1, #168	; 0xa8
 800428c:	2060      	movs	r0, #96	; 0x60
 800428e:	f7fc fdfb 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004292:	2002      	movs	r0, #2
 8004294:	f7fd ffba 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa9, 0xef);
 8004298:	22ef      	movs	r2, #239	; 0xef
 800429a:	21a9      	movs	r1, #169	; 0xa9
 800429c:	2060      	movs	r0, #96	; 0x60
 800429e:	f7fc fdf3 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80042a2:	2002      	movs	r0, #2
 80042a4:	f7fd ffb2 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xaa, 0x92);
 80042a8:	2292      	movs	r2, #146	; 0x92
 80042aa:	21aa      	movs	r1, #170	; 0xaa
 80042ac:	2060      	movs	r0, #96	; 0x60
 80042ae:	f7fc fdeb 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80042b2:	2002      	movs	r0, #2
 80042b4:	f7fd ffaa 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xab, 0x04);
 80042b8:	2204      	movs	r2, #4
 80042ba:	21ab      	movs	r1, #171	; 0xab
 80042bc:	2060      	movs	r0, #96	; 0x60
 80042be:	f7fc fde3 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80042c2:	2002      	movs	r0, #2
 80042c4:	f7fd ffa2 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xac, 0x80);
 80042c8:	2280      	movs	r2, #128	; 0x80
 80042ca:	21ac      	movs	r1, #172	; 0xac
 80042cc:	2060      	movs	r0, #96	; 0x60
 80042ce:	f7fc fddb 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80042d2:	2002      	movs	r0, #2
 80042d4:	f7fd ff9a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xad, 0x80);
 80042d8:	2280      	movs	r2, #128	; 0x80
 80042da:	21ad      	movs	r1, #173	; 0xad
 80042dc:	2060      	movs	r0, #96	; 0x60
 80042de:	f7fc fdd3 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80042e2:	2002      	movs	r0, #2
 80042e4:	f7fd ff92 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xae, 0x80);
 80042e8:	2280      	movs	r2, #128	; 0x80
 80042ea:	21ae      	movs	r1, #174	; 0xae
 80042ec:	2060      	movs	r0, #96	; 0x60
 80042ee:	f7fc fdcb 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80042f2:	2002      	movs	r0, #2
 80042f4:	f7fd ff8a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xaf, 0x80);
 80042f8:	2280      	movs	r2, #128	; 0x80
 80042fa:	21af      	movs	r1, #175	; 0xaf
 80042fc:	2060      	movs	r0, #96	; 0x60
 80042fe:	f7fc fdc3 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004302:	2002      	movs	r0, #2
 8004304:	f7fd ff82 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb2, 0xf2);
 8004308:	22f2      	movs	r2, #242	; 0xf2
 800430a:	21b2      	movs	r1, #178	; 0xb2
 800430c:	2060      	movs	r0, #96	; 0x60
 800430e:	f7fc fdbb 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004312:	2002      	movs	r0, #2
 8004314:	f7fd ff7a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb3, 0x20);
 8004318:	2220      	movs	r2, #32
 800431a:	21b3      	movs	r1, #179	; 0xb3
 800431c:	2060      	movs	r0, #96	; 0x60
 800431e:	f7fc fdb3 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004322:	2002      	movs	r0, #2
 8004324:	f7fd ff72 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb4, 0x20);
 8004328:	2220      	movs	r2, #32
 800432a:	21b4      	movs	r1, #180	; 0xb4
 800432c:	2060      	movs	r0, #96	; 0x60
 800432e:	f7fc fdab 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004332:	2002      	movs	r0, #2
 8004334:	f7fd ff6a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb5, 0x00);
 8004338:	2200      	movs	r2, #0
 800433a:	21b5      	movs	r1, #181	; 0xb5
 800433c:	2060      	movs	r0, #96	; 0x60
 800433e:	f7fc fda3 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004342:	2002      	movs	r0, #2
 8004344:	f7fd ff62 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb6, 0xaf);
 8004348:	22af      	movs	r2, #175	; 0xaf
 800434a:	21b6      	movs	r1, #182	; 0xb6
 800434c:	2060      	movs	r0, #96	; 0x60
 800434e:	f7fc fd9b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004352:	2002      	movs	r0, #2
 8004354:	f7fd ff5a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb6, 0xaf);
 8004358:	22af      	movs	r2, #175	; 0xaf
 800435a:	21b6      	movs	r1, #182	; 0xb6
 800435c:	2060      	movs	r0, #96	; 0x60
 800435e:	f7fc fd93 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004362:	2002      	movs	r0, #2
 8004364:	f7fd ff52 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbb, 0xae);
 8004368:	22ae      	movs	r2, #174	; 0xae
 800436a:	21bb      	movs	r1, #187	; 0xbb
 800436c:	2060      	movs	r0, #96	; 0x60
 800436e:	f7fc fd8b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004372:	2002      	movs	r0, #2
 8004374:	f7fd ff4a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbc, 0x7f);
 8004378:	227f      	movs	r2, #127	; 0x7f
 800437a:	21bc      	movs	r1, #188	; 0xbc
 800437c:	2060      	movs	r0, #96	; 0x60
 800437e:	f7fc fd83 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004382:	2002      	movs	r0, #2
 8004384:	f7fd ff42 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbd, 0x7f);
 8004388:	227f      	movs	r2, #127	; 0x7f
 800438a:	21bd      	movs	r1, #189	; 0xbd
 800438c:	2060      	movs	r0, #96	; 0x60
 800438e:	f7fc fd7b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004392:	2002      	movs	r0, #2
 8004394:	f7fd ff3a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbe, 0x7f);
 8004398:	227f      	movs	r2, #127	; 0x7f
 800439a:	21be      	movs	r1, #190	; 0xbe
 800439c:	2060      	movs	r0, #96	; 0x60
 800439e:	f7fc fd73 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80043a2:	2002      	movs	r0, #2
 80043a4:	f7fd ff32 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbf, 0x7f);
 80043a8:	227f      	movs	r2, #127	; 0x7f
 80043aa:	21bf      	movs	r1, #191	; 0xbf
 80043ac:	2060      	movs	r0, #96	; 0x60
 80043ae:	f7fc fd6b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80043b2:	2002      	movs	r0, #2
 80043b4:	f7fd ff2a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbf, 0x7f);
 80043b8:	227f      	movs	r2, #127	; 0x7f
 80043ba:	21bf      	movs	r1, #191	; 0xbf
 80043bc:	2060      	movs	r0, #96	; 0x60
 80043be:	f7fc fd63 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80043c2:	2002      	movs	r0, #2
 80043c4:	f7fd ff22 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc0, 0xaa);
 80043c8:	22aa      	movs	r2, #170	; 0xaa
 80043ca:	21c0      	movs	r1, #192	; 0xc0
 80043cc:	2060      	movs	r0, #96	; 0x60
 80043ce:	f7fc fd5b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80043d2:	2002      	movs	r0, #2
 80043d4:	f7fd ff1a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc1, 0xc0);
 80043d8:	22c0      	movs	r2, #192	; 0xc0
 80043da:	21c1      	movs	r1, #193	; 0xc1
 80043dc:	2060      	movs	r0, #96	; 0x60
 80043de:	f7fc fd53 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80043e2:	2002      	movs	r0, #2
 80043e4:	f7fd ff12 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc2, 0x01);
 80043e8:	2201      	movs	r2, #1
 80043ea:	21c2      	movs	r1, #194	; 0xc2
 80043ec:	2060      	movs	r0, #96	; 0x60
 80043ee:	f7fc fd4b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80043f2:	2002      	movs	r0, #2
 80043f4:	f7fd ff0a 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc3, 0x4e);
 80043f8:	224e      	movs	r2, #78	; 0x4e
 80043fa:	21c3      	movs	r1, #195	; 0xc3
 80043fc:	2060      	movs	r0, #96	; 0x60
 80043fe:	f7fc fd43 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004402:	2002      	movs	r0, #2
 8004404:	f7fd ff02 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc6, 0x05);
 8004408:	2205      	movs	r2, #5
 800440a:	21c6      	movs	r1, #198	; 0xc6
 800440c:	2060      	movs	r0, #96	; 0x60
 800440e:	f7fc fd3b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004412:	2002      	movs	r0, #2
 8004414:	f7fd fefa 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc7, 0x82);
 8004418:	2282      	movs	r2, #130	; 0x82
 800441a:	21c7      	movs	r1, #199	; 0xc7
 800441c:	2060      	movs	r0, #96	; 0x60
 800441e:	f7fc fd33 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004422:	2002      	movs	r0, #2
 8004424:	f7fd fef2 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc9, 0xe0);
 8004428:	22e0      	movs	r2, #224	; 0xe0
 800442a:	21c9      	movs	r1, #201	; 0xc9
 800442c:	2060      	movs	r0, #96	; 0x60
 800442e:	f7fc fd2b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004432:	2002      	movs	r0, #2
 8004434:	f7fd feea 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xca, 0xe8);
 8004438:	22e8      	movs	r2, #232	; 0xe8
 800443a:	21ca      	movs	r1, #202	; 0xca
 800443c:	2060      	movs	r0, #96	; 0x60
 800443e:	f7fc fd23 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004442:	2002      	movs	r0, #2
 8004444:	f7fd fee2 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xcb, 0xf0);
 8004448:	22f0      	movs	r2, #240	; 0xf0
 800444a:	21cb      	movs	r1, #203	; 0xcb
 800444c:	2060      	movs	r0, #96	; 0x60
 800444e:	f7fc fd1b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004452:	2002      	movs	r0, #2
 8004454:	f7fd feda 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xcc, 0xd8);
 8004458:	22d8      	movs	r2, #216	; 0xd8
 800445a:	21cc      	movs	r1, #204	; 0xcc
 800445c:	2060      	movs	r0, #96	; 0x60
 800445e:	f7fc fd13 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004462:	2002      	movs	r0, #2
 8004464:	f7fd fed2 	bl	800220c <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xcd, 0x93);
 8004468:	2293      	movs	r2, #147	; 0x93
 800446a:	21cd      	movs	r1, #205	; 0xcd
 800446c:	2060      	movs	r0, #96	; 0x60
 800446e:	f7fc fd0b 	bl	8000e88 <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004472:	2002      	movs	r0, #2
 8004474:	f7fd feca 	bl	800220c <Delay>
}
 8004478:	bf00      	nop
 800447a:	bd80      	pop	{r7, pc}

0800447c <HAL_Init>:
 * @note   SysTick is used as time base for the HAL_Delay() function, the application
 *         need to ensure that the SysTick time base is always set to 1 millisecond
 *         to have correct HAL operation.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_Init(void) {
 800447c:	b580      	push	{r7, lr}
 800447e:	af00      	add	r7, sp, #0
	/* Configure Flash prefetch, Instruction cache, Data cache */
#if (INSTRUCTION_CACHE_ENABLE != 0)
	__HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004480:	4b0e      	ldr	r3, [pc, #56]	; (80044bc <HAL_Init+0x40>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	4a0d      	ldr	r2, [pc, #52]	; (80044bc <HAL_Init+0x40>)
 8004486:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800448a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0)
	__HAL_FLASH_DATA_CACHE_ENABLE();
 800448c:	4b0b      	ldr	r3, [pc, #44]	; (80044bc <HAL_Init+0x40>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4a0a      	ldr	r2, [pc, #40]	; (80044bc <HAL_Init+0x40>)
 8004492:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004496:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
	__HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004498:	4b08      	ldr	r3, [pc, #32]	; (80044bc <HAL_Init+0x40>)
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	4a07      	ldr	r2, [pc, #28]	; (80044bc <HAL_Init+0x40>)
 800449e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80044a2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

	/* Set Interrupt Group Priority */
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80044a4:	2003      	movs	r0, #3
 80044a6:	f000 f939 	bl	800471c <HAL_NVIC_SetPriorityGrouping>

	/* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
	HAL_InitTick(TICK_INT_PRIORITY);
 80044aa:	200f      	movs	r0, #15
 80044ac:	f000 f808 	bl	80044c0 <HAL_InitTick>

	/* Init the low level hardware */
	HAL_MspInit();
 80044b0:	f005 fad1 	bl	8009a56 <HAL_MspInit>

	/* Return function status */
	return HAL_OK;
 80044b4:	2300      	movs	r3, #0
}
 80044b6:	4618      	mov	r0, r3
 80044b8:	bd80      	pop	{r7, pc}
 80044ba:	bf00      	nop
 80044bc:	40023c00 	.word	0x40023c00

080044c0 <HAL_InitTick>:
 *       The function is declared as __weak  to be overwritten  in case of other
 *       implementation  in user file.
 * @param TickPriority: Tick interrupt priority.
 * @retval HAL status
 */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority) {
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b082      	sub	sp, #8
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
	/*Configure the SysTick to have interrupt in 1ms time basis*/
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / 1000);
 80044c8:	f005 ff90 	bl	800a3ec <HAL_RCC_GetHCLKFreq>
 80044cc:	4603      	mov	r3, r0
 80044ce:	4a09      	ldr	r2, [pc, #36]	; (80044f4 <HAL_InitTick+0x34>)
 80044d0:	fba2 2303 	umull	r2, r3, r2, r3
 80044d4:	099b      	lsrs	r3, r3, #6
 80044d6:	4618      	mov	r0, r3
 80044d8:	f000 f963 	bl	80047a2 <HAL_SYSTICK_Config>

	/*Configure the SysTick IRQ priority */
	HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 80044dc:	2200      	movs	r2, #0
 80044de:	6879      	ldr	r1, [r7, #4]
 80044e0:	f04f 30ff 	mov.w	r0, #4294967295
 80044e4:	f000 f925 	bl	8004732 <HAL_NVIC_SetPriority>

	/* Return function status */
	return HAL_OK;
 80044e8:	2300      	movs	r3, #0
}
 80044ea:	4618      	mov	r0, r3
 80044ec:	3708      	adds	r7, #8
 80044ee:	46bd      	mov	sp, r7
 80044f0:	bd80      	pop	{r7, pc}
 80044f2:	bf00      	nop
 80044f4:	10624dd3 	.word	0x10624dd3

080044f8 <HAL_IncTick>:
 *       in Systick ISR.
 * @note This function is declared as __weak to be overwritten in case of other 
 *      implementations in user file.
 * @retval None
 */
__weak void HAL_IncTick(void) {
 80044f8:	b480      	push	{r7}
 80044fa:	af00      	add	r7, sp, #0
	uwTick++;
 80044fc:	4b04      	ldr	r3, [pc, #16]	; (8004510 <HAL_IncTick+0x18>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	3301      	adds	r3, #1
 8004502:	4a03      	ldr	r2, [pc, #12]	; (8004510 <HAL_IncTick+0x18>)
 8004504:	6013      	str	r3, [r2, #0]
}
 8004506:	bf00      	nop
 8004508:	46bd      	mov	sp, r7
 800450a:	bc80      	pop	{r7}
 800450c:	4770      	bx	lr
 800450e:	bf00      	nop
 8004510:	20009e38 	.word	0x20009e38

08004514 <HAL_GetTick>:
 * @brief Provides a tick value in millisecond.
 * @note This function is declared as __weak to be overwritten in case of other 
 *       implementations in user file.
 * @retval tick value
 */
__weak uint32_t HAL_GetTick(void) {
 8004514:	b480      	push	{r7}
 8004516:	af00      	add	r7, sp, #0
	return uwTick;
 8004518:	4b02      	ldr	r3, [pc, #8]	; (8004524 <HAL_GetTick+0x10>)
 800451a:	681b      	ldr	r3, [r3, #0]
}
 800451c:	4618      	mov	r0, r3
 800451e:	46bd      	mov	sp, r7
 8004520:	bc80      	pop	{r7}
 8004522:	4770      	bx	lr
 8004524:	20009e38 	.word	0x20009e38

08004528 <HAL_Delay>:
 * @note This function is declared as __weak to be overwritten in case of other
 *       implementations in user file.
 * @param Delay: specifies the delay time length, in milliseconds.
 * @retval None
 */
__weak void HAL_Delay(__IO uint32_t Delay) {
 8004528:	b580      	push	{r7, lr}
 800452a:	b084      	sub	sp, #16
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
	uint32_t tickstart = 0;
 8004530:	2300      	movs	r3, #0
 8004532:	60fb      	str	r3, [r7, #12]
	tickstart = HAL_GetTick();
 8004534:	f7ff ffee 	bl	8004514 <HAL_GetTick>
 8004538:	60f8      	str	r0, [r7, #12]
	while ((HAL_GetTick() - tickstart) < Delay) {
 800453a:	bf00      	nop
 800453c:	f7ff ffea 	bl	8004514 <HAL_GetTick>
 8004540:	4602      	mov	r2, r0
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	1ad2      	subs	r2, r2, r3
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	429a      	cmp	r2, r3
 800454a:	d3f7      	bcc.n	800453c <HAL_Delay+0x14>
	}
}
 800454c:	bf00      	nop
 800454e:	bf00      	nop
 8004550:	3710      	adds	r7, #16
 8004552:	46bd      	mov	sp, r7
 8004554:	bd80      	pop	{r7, pc}
	...

08004558 <NVIC_SetPriorityGrouping>:
	__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup) {
 8004558:	b480      	push	{r7}
 800455a:	b085      	sub	sp, #20
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
		uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t) 0x07); /* only values 0..7 are used          */
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	f003 0307 	and.w	r3, r3, #7
 8004566:	60fb      	str	r3, [r7, #12]
		reg_value = SCB->AIRCR; /* read old register configuration    */
 8004568:	4b0c      	ldr	r3, [pc, #48]	; (800459c <NVIC_SetPriorityGrouping+0x44>)
 800456a:	68db      	ldr	r3, [r3, #12]
 800456c:	60bb      	str	r3, [r7, #8]
		reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk); /* clear bits to change               */
 800456e:	68ba      	ldr	r2, [r7, #8]
 8004570:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004574:	4013      	ands	r3, r2
 8004576:	60bb      	str	r3, [r7, #8]
				| (PriorityGroupTmp << 8)); /* Insert write key and priorty group */
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	021a      	lsls	r2, r3, #8
 800457c:	68bb      	ldr	r3, [r7, #8]
 800457e:	4313      	orrs	r3, r2
		reg_value = (reg_value | ((uint32_t) 0x5FA << SCB_AIRCR_VECTKEY_Pos)
 8004580:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004584:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004588:	60bb      	str	r3, [r7, #8]
		SCB->AIRCR = reg_value;
 800458a:	4a04      	ldr	r2, [pc, #16]	; (800459c <NVIC_SetPriorityGrouping+0x44>)
 800458c:	68bb      	ldr	r3, [r7, #8]
 800458e:	60d3      	str	r3, [r2, #12]
	}
 8004590:	bf00      	nop
 8004592:	3714      	adds	r7, #20
 8004594:	46bd      	mov	sp, r7
 8004596:	bc80      	pop	{r7}
 8004598:	4770      	bx	lr
 800459a:	bf00      	nop
 800459c:	e000ed00 	.word	0xe000ed00

080045a0 <NVIC_GetPriorityGrouping>:
	__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void) {
 80045a0:	b480      	push	{r7}
 80045a2:	af00      	add	r7, sp, #0
		return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos); /* read priority grouping field */
 80045a4:	4b04      	ldr	r3, [pc, #16]	; (80045b8 <NVIC_GetPriorityGrouping+0x18>)
 80045a6:	68db      	ldr	r3, [r3, #12]
 80045a8:	0a1b      	lsrs	r3, r3, #8
 80045aa:	f003 0307 	and.w	r3, r3, #7
	}
 80045ae:	4618      	mov	r0, r3
 80045b0:	46bd      	mov	sp, r7
 80045b2:	bc80      	pop	{r7}
 80045b4:	4770      	bx	lr
 80045b6:	bf00      	nop
 80045b8:	e000ed00 	.word	0xe000ed00

080045bc <NVIC_EnableIRQ>:
	__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn) {
 80045bc:	b480      	push	{r7}
 80045be:	b083      	sub	sp, #12
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	4603      	mov	r3, r0
 80045c4:	71fb      	strb	r3, [r7, #7]
				<< ((uint32_t) ((int32_t) IRQn) & (uint32_t) 0x1F)); /* enable interrupt */
 80045c6:	79fb      	ldrb	r3, [r7, #7]
 80045c8:	f003 031f 	and.w	r3, r3, #31
 80045cc:	2201      	movs	r2, #1
 80045ce:	fa02 f103 	lsl.w	r1, r2, r3
		NVIC->ISER[(uint32_t) ((int32_t) IRQn) >> 5] = (uint32_t) (1
 80045d2:	4a05      	ldr	r2, [pc, #20]	; (80045e8 <NVIC_EnableIRQ+0x2c>)
 80045d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045d8:	095b      	lsrs	r3, r3, #5
 80045da:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
 80045de:	bf00      	nop
 80045e0:	370c      	adds	r7, #12
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bc80      	pop	{r7}
 80045e6:	4770      	bx	lr
 80045e8:	e000e100 	.word	0xe000e100

080045ec <NVIC_DisableIRQ>:
	__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn) {
 80045ec:	b480      	push	{r7}
 80045ee:	b083      	sub	sp, #12
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	4603      	mov	r3, r0
 80045f4:	71fb      	strb	r3, [r7, #7]
				(1 << ((uint32_t) (IRQn) & 0x1F)); /* disable interrupt */
 80045f6:	79fb      	ldrb	r3, [r7, #7]
 80045f8:	f003 031f 	and.w	r3, r3, #31
 80045fc:	2201      	movs	r2, #1
 80045fe:	fa02 f103 	lsl.w	r1, r2, r3
		NVIC->ICER[((uint32_t) (IRQn) >> 5)] =
 8004602:	4a06      	ldr	r2, [pc, #24]	; (800461c <NVIC_DisableIRQ+0x30>)
 8004604:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004608:	095b      	lsrs	r3, r3, #5
 800460a:	3320      	adds	r3, #32
 800460c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
 8004610:	bf00      	nop
 8004612:	370c      	adds	r7, #12
 8004614:	46bd      	mov	sp, r7
 8004616:	bc80      	pop	{r7}
 8004618:	4770      	bx	lr
 800461a:	bf00      	nop
 800461c:	e000e100 	.word	0xe000e100

08004620 <NVIC_SetPriority>:
	 \note The priority cannot be set for every core interrupt.

	 \param [in]      IRQn  Interrupt number.
	 \param [in]  priority  Priority to set.
	 */
	__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) {
 8004620:	b480      	push	{r7}
 8004622:	b083      	sub	sp, #12
 8004624:	af00      	add	r7, sp, #0
 8004626:	4603      	mov	r3, r0
 8004628:	6039      	str	r1, [r7, #0]
 800462a:	71fb      	strb	r3, [r7, #7]
		if (IRQn < 0) {
 800462c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004630:	2b00      	cmp	r3, #0
 8004632:	da0b      	bge.n	800464c <NVIC_SetPriority+0x2c>
			SCB->SHP[((uint32_t) (IRQn) & 0xF) - 4] = ((priority
					<< (8 - __NVIC_PRIO_BITS)) & 0xff);
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	b2da      	uxtb	r2, r3
			SCB->SHP[((uint32_t) (IRQn) & 0xF) - 4] = ((priority
 8004638:	490c      	ldr	r1, [pc, #48]	; (800466c <NVIC_SetPriority+0x4c>)
 800463a:	79fb      	ldrb	r3, [r7, #7]
 800463c:	f003 030f 	and.w	r3, r3, #15
 8004640:	3b04      	subs	r3, #4
					<< (8 - __NVIC_PRIO_BITS)) & 0xff);
 8004642:	0112      	lsls	r2, r2, #4
 8004644:	b2d2      	uxtb	r2, r2
			SCB->SHP[((uint32_t) (IRQn) & 0xF) - 4] = ((priority
 8004646:	440b      	add	r3, r1
 8004648:	761a      	strb	r2, [r3, #24]
		} /* set Priority for Cortex-M  System Interrupts */
		else {
			NVIC->IP[(uint32_t) (IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS))
					& 0xff);
		} /* set Priority for device specific Interrupts  */
	}
 800464a:	e009      	b.n	8004660 <NVIC_SetPriority+0x40>
			NVIC->IP[(uint32_t) (IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS))
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	b2da      	uxtb	r2, r3
 8004650:	4907      	ldr	r1, [pc, #28]	; (8004670 <NVIC_SetPriority+0x50>)
 8004652:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004656:	0112      	lsls	r2, r2, #4
 8004658:	b2d2      	uxtb	r2, r2
 800465a:	440b      	add	r3, r1
 800465c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
	}
 8004660:	bf00      	nop
 8004662:	370c      	adds	r7, #12
 8004664:	46bd      	mov	sp, r7
 8004666:	bc80      	pop	{r7}
 8004668:	4770      	bx	lr
 800466a:	bf00      	nop
 800466c:	e000ed00 	.word	0xe000ed00
 8004670:	e000e100 	.word	0xe000e100

08004674 <NVIC_EncodePriority>:
	 \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
	 \param [in]       SubPriority  Subpriority value (starting from 0).
	 \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
	 */
	__STATIC_INLINE uint32_t NVIC_EncodePriority(uint32_t PriorityGroup,
			uint32_t PreemptPriority, uint32_t SubPriority) {
 8004674:	b480      	push	{r7}
 8004676:	b089      	sub	sp, #36	; 0x24
 8004678:	af00      	add	r7, sp, #0
 800467a:	60f8      	str	r0, [r7, #12]
 800467c:	60b9      	str	r1, [r7, #8]
 800467e:	607a      	str	r2, [r7, #4]
		uint32_t PriorityGroupTmp = (PriorityGroup & 0x07); /* only values 0..7 are used          */
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	f003 0307 	and.w	r3, r3, #7
 8004686:	61fb      	str	r3, [r7, #28]
		uint32_t PreemptPriorityBits;
		uint32_t SubPriorityBits;

		PreemptPriorityBits =
				((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ?
 8004688:	69fb      	ldr	r3, [r7, #28]
 800468a:	f1c3 0307 	rsb	r3, r3, #7
		PreemptPriorityBits =
 800468e:	2b04      	cmp	r3, #4
 8004690:	bf28      	it	cs
 8004692:	2304      	movcs	r3, #4
 8004694:	61bb      	str	r3, [r7, #24]
						__NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
		SubPriorityBits =
				((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ?
 8004696:	69fb      	ldr	r3, [r7, #28]
 8004698:	3304      	adds	r3, #4
						0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 800469a:	2b06      	cmp	r3, #6
 800469c:	d902      	bls.n	80046a4 <NVIC_EncodePriority+0x30>
 800469e:	69fb      	ldr	r3, [r7, #28]
 80046a0:	3b03      	subs	r3, #3
 80046a2:	e000      	b.n	80046a6 <NVIC_EncodePriority+0x32>
 80046a4:	2300      	movs	r3, #0
		SubPriorityBits =
 80046a6:	617b      	str	r3, [r7, #20]

		return (((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1))
 80046a8:	2201      	movs	r2, #1
 80046aa:	69bb      	ldr	r3, [r7, #24]
 80046ac:	fa02 f303 	lsl.w	r3, r2, r3
 80046b0:	3b01      	subs	r3, #1
 80046b2:	461a      	mov	r2, r3
 80046b4:	68bb      	ldr	r3, [r7, #8]
 80046b6:	401a      	ands	r2, r3
				<< SubPriorityBits)
 80046b8:	697b      	ldr	r3, [r7, #20]
 80046ba:	409a      	lsls	r2, r3
				| ((SubPriority & ((1 << (SubPriorityBits)) - 1))));
 80046bc:	2101      	movs	r1, #1
 80046be:	697b      	ldr	r3, [r7, #20]
 80046c0:	fa01 f303 	lsl.w	r3, r1, r3
 80046c4:	3b01      	subs	r3, #1
 80046c6:	4619      	mov	r1, r3
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	400b      	ands	r3, r1
 80046cc:	4313      	orrs	r3, r2
	}
 80046ce:	4618      	mov	r0, r3
 80046d0:	3724      	adds	r7, #36	; 0x24
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bc80      	pop	{r7}
 80046d6:	4770      	bx	lr

080046d8 <SysTick_Config>:
	 \note     When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
	 function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
	 must contain a vendor-specific implementation of this function.

	 */
	__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) {
 80046d8:	b580      	push	{r7, lr}
 80046da:	b082      	sub	sp, #8
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
		if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	3b01      	subs	r3, #1
 80046e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80046e8:	d301      	bcc.n	80046ee <SysTick_Config+0x16>
			return (1); /* Reload value impossible */
 80046ea:	2301      	movs	r3, #1
 80046ec:	e00f      	b.n	800470e <SysTick_Config+0x36>

		SysTick->LOAD = ticks - 1; /* set reload register */
 80046ee:	4a0a      	ldr	r2, [pc, #40]	; (8004718 <SysTick_Config+0x40>)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	3b01      	subs	r3, #1
 80046f4:	6053      	str	r3, [r2, #4]
		NVIC_SetPriority(SysTick_IRQn, (1 << __NVIC_PRIO_BITS) - 1); /* set Priority for Systick Interrupt */
 80046f6:	210f      	movs	r1, #15
 80046f8:	f04f 30ff 	mov.w	r0, #4294967295
 80046fc:	f7ff ff90 	bl	8004620 <NVIC_SetPriority>
		SysTick->VAL = 0; /* Load the SysTick Counter Value */
 8004700:	4b05      	ldr	r3, [pc, #20]	; (8004718 <SysTick_Config+0x40>)
 8004702:	2200      	movs	r2, #0
 8004704:	609a      	str	r2, [r3, #8]
		SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
 8004706:	4b04      	ldr	r3, [pc, #16]	; (8004718 <SysTick_Config+0x40>)
 8004708:	2207      	movs	r2, #7
 800470a:	601a      	str	r2, [r3, #0]
		SysTick_CTRL_TICKINT_Msk |
		SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */
		return (0); /* Function successful */
 800470c:	2300      	movs	r3, #0
	}
 800470e:	4618      	mov	r0, r3
 8004710:	3708      	adds	r7, #8
 8004712:	46bd      	mov	sp, r7
 8004714:	bd80      	pop	{r7, pc}
 8004716:	bf00      	nop
 8004718:	e000e010 	.word	0xe000e010

0800471c <HAL_NVIC_SetPriorityGrouping>:
 *                                    0 bits for subpriority
 * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
 *         The pending IRQ priority will be managed only by the subpriority. 
 * @retval None
 */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup) {
 800471c:	b580      	push	{r7, lr}
 800471e:	b082      	sub	sp, #8
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
	/* Check the parameters */
	assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

	/* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
	NVIC_SetPriorityGrouping(PriorityGroup);
 8004724:	6878      	ldr	r0, [r7, #4]
 8004726:	f7ff ff17 	bl	8004558 <NVIC_SetPriorityGrouping>
}
 800472a:	bf00      	nop
 800472c:	3708      	adds	r7, #8
 800472e:	46bd      	mov	sp, r7
 8004730:	bd80      	pop	{r7, pc}

08004732 <HAL_NVIC_SetPriority>:
 *         This parameter can be a value between 0 and 15
 *         A lower priority value indicates a higher priority.          
 * @retval None
 */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority,
		uint32_t SubPriority) {
 8004732:	b580      	push	{r7, lr}
 8004734:	b086      	sub	sp, #24
 8004736:	af00      	add	r7, sp, #0
 8004738:	4603      	mov	r3, r0
 800473a:	60b9      	str	r1, [r7, #8]
 800473c:	607a      	str	r2, [r7, #4]
 800473e:	73fb      	strb	r3, [r7, #15]
	uint32_t prioritygroup = 0x00;
 8004740:	2300      	movs	r3, #0
 8004742:	617b      	str	r3, [r7, #20]

	/* Check the parameters */
	assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
	assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

	prioritygroup = NVIC_GetPriorityGrouping();
 8004744:	f7ff ff2c 	bl	80045a0 <NVIC_GetPriorityGrouping>
 8004748:	6178      	str	r0, [r7, #20]

	NVIC_SetPriority(IRQn,
 800474a:	687a      	ldr	r2, [r7, #4]
 800474c:	68b9      	ldr	r1, [r7, #8]
 800474e:	6978      	ldr	r0, [r7, #20]
 8004750:	f7ff ff90 	bl	8004674 <NVIC_EncodePriority>
 8004754:	4602      	mov	r2, r0
 8004756:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800475a:	4611      	mov	r1, r2
 800475c:	4618      	mov	r0, r3
 800475e:	f7ff ff5f 	bl	8004620 <NVIC_SetPriority>
			NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8004762:	bf00      	nop
 8004764:	3718      	adds	r7, #24
 8004766:	46bd      	mov	sp, r7
 8004768:	bd80      	pop	{r7, pc}

0800476a <HAL_NVIC_EnableIRQ>:
 * @param  IRQn External interrupt number.
 *         This parameter can be an enumerator of IRQn_Type enumeration
 *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
 * @retval None
 */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn) {
 800476a:	b580      	push	{r7, lr}
 800476c:	b082      	sub	sp, #8
 800476e:	af00      	add	r7, sp, #0
 8004770:	4603      	mov	r3, r0
 8004772:	71fb      	strb	r3, [r7, #7]
	/* Check the parameters */
	assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

	/* Enable interrupt */
	NVIC_EnableIRQ(IRQn);
 8004774:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004778:	4618      	mov	r0, r3
 800477a:	f7ff ff1f 	bl	80045bc <NVIC_EnableIRQ>
}
 800477e:	bf00      	nop
 8004780:	3708      	adds	r7, #8
 8004782:	46bd      	mov	sp, r7
 8004784:	bd80      	pop	{r7, pc}

08004786 <HAL_NVIC_DisableIRQ>:
 * @param  IRQn External interrupt number.
 *         This parameter can be an enumerator of IRQn_Type enumeration
 *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
 * @retval None
 */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn) {
 8004786:	b580      	push	{r7, lr}
 8004788:	b082      	sub	sp, #8
 800478a:	af00      	add	r7, sp, #0
 800478c:	4603      	mov	r3, r0
 800478e:	71fb      	strb	r3, [r7, #7]
	/* Check the parameters */
	assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

	/* Disable interrupt */
	NVIC_DisableIRQ(IRQn);
 8004790:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004794:	4618      	mov	r0, r3
 8004796:	f7ff ff29 	bl	80045ec <NVIC_DisableIRQ>
}
 800479a:	bf00      	nop
 800479c:	3708      	adds	r7, #8
 800479e:	46bd      	mov	sp, r7
 80047a0:	bd80      	pop	{r7, pc}

080047a2 <HAL_SYSTICK_Config>:
 *         Counter is in free running mode to generate periodic interrupts.
 * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
 * @retval status:  - 0  Function succeeded.
 *                  - 1  Function failed.
 */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb) {
 80047a2:	b580      	push	{r7, lr}
 80047a4:	b082      	sub	sp, #8
 80047a6:	af00      	add	r7, sp, #0
 80047a8:	6078      	str	r0, [r7, #4]
	return SysTick_Config(TicksNumb);
 80047aa:	6878      	ldr	r0, [r7, #4]
 80047ac:	f7ff ff94 	bl	80046d8 <SysTick_Config>
 80047b0:	4603      	mov	r3, r0
}
 80047b2:	4618      	mov	r0, r3
 80047b4:	3708      	adds	r7, #8
 80047b6:	46bd      	mov	sp, r7
 80047b8:	bd80      	pop	{r7, pc}

080047ba <HAL_SYSTICK_IRQHandler>:

/**
 * @brief  This function handles SYSTICK interrupt request.
 * @retval None
 */
void HAL_SYSTICK_IRQHandler(void) {
 80047ba:	b580      	push	{r7, lr}
 80047bc:	af00      	add	r7, sp, #0
	HAL_SYSTICK_Callback();
 80047be:	f000 f802 	bl	80047c6 <HAL_SYSTICK_Callback>
}
 80047c2:	bf00      	nop
 80047c4:	bd80      	pop	{r7, pc}

080047c6 <HAL_SYSTICK_Callback>:

/**
 * @brief  SYSTICK callback.
 * @retval None
 */
__weak void HAL_SYSTICK_Callback(void) {
 80047c6:	b480      	push	{r7}
 80047c8:	af00      	add	r7, sp, #0
	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_SYSTICK_Callback could be implemented in the user file
	 */
}
 80047ca:	bf00      	nop
 80047cc:	46bd      	mov	sp, r7
 80047ce:	bc80      	pop	{r7}
 80047d0:	4770      	bx	lr

080047d2 <HAL_DCMI_DeInit>:
 * @param  hdcmi: pointer to a DCMI_HandleTypeDef structure that contains
 *                the configuration information for DCMI.
 * @retval HAL status
 */

HAL_StatusTypeDef HAL_DCMI_DeInit(DCMI_HandleTypeDef *hdcmi) {
 80047d2:	b580      	push	{r7, lr}
 80047d4:	b082      	sub	sp, #8
 80047d6:	af00      	add	r7, sp, #0
 80047d8:	6078      	str	r0, [r7, #4]
	/* DeInit the low level hardware */
	HAL_DCMI_MspDeInit(hdcmi);
 80047da:	6878      	ldr	r0, [r7, #4]
 80047dc:	f000 f819 	bl	8004812 <HAL_DCMI_MspDeInit>

	/* Update error code */
	hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2200      	movs	r2, #0
 80047e4:	63da      	str	r2, [r3, #60]	; 0x3c

	/* Initialize the DCMI state*/
	hdcmi->State = HAL_DCMI_STATE_RESET;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	2200      	movs	r2, #0
 80047ea:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

	/* Release Lock */
	__HAL_UNLOCK(hdcmi);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2200      	movs	r2, #0
 80047f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	return HAL_OK;
 80047f6:	2300      	movs	r3, #0
}
 80047f8:	4618      	mov	r0, r3
 80047fa:	3708      	adds	r7, #8
 80047fc:	46bd      	mov	sp, r7
 80047fe:	bd80      	pop	{r7, pc}

08004800 <HAL_DCMI_MspInit>:
 * @brief  Initializes the DCMI MSP.
 * @param  hdcmi: pointer to a DCMI_HandleTypeDef structure that contains
 *                the configuration information for DCMI.
 * @retval None
 */
__weak void HAL_DCMI_MspInit(DCMI_HandleTypeDef *hdcmi) {
 8004800:	b480      	push	{r7}
 8004802:	b083      	sub	sp, #12
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_DCMI_MspInit could be implemented in the user file
	 */
}
 8004808:	bf00      	nop
 800480a:	370c      	adds	r7, #12
 800480c:	46bd      	mov	sp, r7
 800480e:	bc80      	pop	{r7}
 8004810:	4770      	bx	lr

08004812 <HAL_DCMI_MspDeInit>:
 * @brief  DeInitializes the DCMI MSP.
 * @param  hdcmi: pointer to a DCMI_HandleTypeDef structure that contains
 *                the configuration information for DCMI.
 * @retval None
 */
__weak void HAL_DCMI_MspDeInit(DCMI_HandleTypeDef *hdcmi) {
 8004812:	b480      	push	{r7}
 8004814:	b083      	sub	sp, #12
 8004816:	af00      	add	r7, sp, #0
 8004818:	6078      	str	r0, [r7, #4]
	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_DCMI_MspDeInit could be implemented in the user file
	 */
}
 800481a:	bf00      	nop
 800481c:	370c      	adds	r7, #12
 800481e:	46bd      	mov	sp, r7
 8004820:	bc80      	pop	{r7}
 8004822:	4770      	bx	lr

08004824 <HAL_DCMI_Start_DMA>:
 * @param  pData:     The destination memory Buffer address (LCD Frame buffer).
 * @param  Length:    The length of capture to be transferred.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DCMI_Start_DMA(DCMI_HandleTypeDef *hdcmi,
		uint32_t DCMI_Mode, uint32_t pData, uint32_t Length) {
 8004824:	b580      	push	{r7, lr}
 8004826:	b088      	sub	sp, #32
 8004828:	af02      	add	r7, sp, #8
 800482a:	60f8      	str	r0, [r7, #12]
 800482c:	60b9      	str	r1, [r7, #8]
 800482e:	607a      	str	r2, [r7, #4]
 8004830:	603b      	str	r3, [r7, #0]
	/* Initialize the second memory address */
	uint32_t SecondMemAddress = 0;
 8004832:	2300      	movs	r3, #0
 8004834:	617b      	str	r3, [r7, #20]

	/* Check function parameters */
	assert_param(IS_DCMI_CAPTURE_MODE(DCMI_Mode));

	/* Process Locked */
	__HAL_LOCK(hdcmi);
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800483c:	2b01      	cmp	r3, #1
 800483e:	d101      	bne.n	8004844 <HAL_DCMI_Start_DMA+0x20>
 8004840:	2302      	movs	r3, #2
 8004842:	e06e      	b.n	8004922 <HAL_DCMI_Start_DMA+0xfe>
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	2201      	movs	r2, #1
 8004848:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	/* Lock the DCMI peripheral state */
	hdcmi->State = HAL_DCMI_STATE_BUSY;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	2202      	movs	r2, #2
 8004850:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

	/* Check the parameters */
	assert_param(IS_DCMI_CAPTURE_MODE(DCMI_Mode));

	/* Configure the DCMI Mode */
	hdcmi->Instance->CR &= ~(DCMI_CR_CM);
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	681a      	ldr	r2, [r3, #0]
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f022 0202 	bic.w	r2, r2, #2
 8004862:	601a      	str	r2, [r3, #0]
	hdcmi->Instance->CR |= (uint32_t) (DCMI_Mode);
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	6819      	ldr	r1, [r3, #0]
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	68ba      	ldr	r2, [r7, #8]
 8004870:	430a      	orrs	r2, r1
 8004872:	601a      	str	r2, [r3, #0]

	/* Set the DMA memory0 conversion complete callback */
	hdcmi->DMA_Handle->XferCpltCallback = DCMI_DMAConvCplt;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004878:	4a2c      	ldr	r2, [pc, #176]	; (800492c <HAL_DCMI_Start_DMA+0x108>)
 800487a:	63da      	str	r2, [r3, #60]	; 0x3c

	/* Set the DMA error callback */
	hdcmi->DMA_Handle->XferErrorCallback = DCMI_DMAError;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004880:	4a2b      	ldr	r2, [pc, #172]	; (8004930 <HAL_DCMI_Start_DMA+0x10c>)
 8004882:	649a      	str	r2, [r3, #72]	; 0x48

	if (Length <= 0xFFFF) {
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800488a:	d20a      	bcs.n	80048a2 <HAL_DCMI_Start_DMA+0x7e>
		/* Enable the DMA Stream */
		HAL_DMA_Start_IT(hdcmi->DMA_Handle, (uint32_t) &hdcmi->Instance->DR,
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	3328      	adds	r3, #40	; 0x28
 8004896:	4619      	mov	r1, r3
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	687a      	ldr	r2, [r7, #4]
 800489c:	f001 fb46 	bl	8005f2c <HAL_DMA_Start_IT>
 80048a0:	e038      	b.n	8004914 <HAL_DCMI_Start_DMA+0xf0>
				(uint32_t) pData, Length);
	} else /* DCMI_DOUBLE_BUFFER Mode */
	{
		/* Set the DMA memory1 conversion complete callback */
		hdcmi->DMA_Handle->XferM1CpltCallback = DCMI_DMAConvCplt;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048a6:	4a21      	ldr	r2, [pc, #132]	; (800492c <HAL_DCMI_Start_DMA+0x108>)
 80048a8:	645a      	str	r2, [r3, #68]	; 0x44

		/* Initialize transfer parameters */
		hdcmi->XferCount = 1;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	2201      	movs	r2, #1
 80048ae:	629a      	str	r2, [r3, #40]	; 0x28
		hdcmi->XferSize = Length;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	683a      	ldr	r2, [r7, #0]
 80048b4:	62da      	str	r2, [r3, #44]	; 0x2c
		hdcmi->pBuffPtr = pData;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	687a      	ldr	r2, [r7, #4]
 80048ba:	635a      	str	r2, [r3, #52]	; 0x34

		/* Get the number of buffer */
		while (hdcmi->XferSize > 0xFFFF) {
 80048bc:	e009      	b.n	80048d2 <HAL_DCMI_Start_DMA+0xae>
			hdcmi->XferSize = (hdcmi->XferSize / 2);
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048c2:	085a      	lsrs	r2, r3, #1
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	62da      	str	r2, [r3, #44]	; 0x2c
			hdcmi->XferCount = hdcmi->XferCount * 2;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048cc:	005a      	lsls	r2, r3, #1
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	629a      	str	r2, [r3, #40]	; 0x28
		while (hdcmi->XferSize > 0xFFFF) {
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80048da:	d2f0      	bcs.n	80048be <HAL_DCMI_Start_DMA+0x9a>
		}

		/* Update DCMI counter  and transfer number*/
		hdcmi->XferCount = (hdcmi->XferCount - 2);
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048e0:	1e9a      	subs	r2, r3, #2
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	629a      	str	r2, [r3, #40]	; 0x28
		hdcmi->XferTransferNumber = hdcmi->XferCount;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	631a      	str	r2, [r3, #48]	; 0x30

		/* Update second memory address */
		SecondMemAddress = (uint32_t) (pData + (4 * hdcmi->XferSize));
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048f2:	009b      	lsls	r3, r3, #2
 80048f4:	687a      	ldr	r2, [r7, #4]
 80048f6:	4413      	add	r3, r2
 80048f8:	617b      	str	r3, [r7, #20]

		/* Start DMA multi buffer transfer */
		HAL_DMAEx_MultiBufferStart_IT(hdcmi->DMA_Handle,
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	6b98      	ldr	r0, [r3, #56]	; 0x38
				(uint32_t) &hdcmi->Instance->DR, (uint32_t) pData,
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	3328      	adds	r3, #40	; 0x28
		HAL_DMAEx_MultiBufferStart_IT(hdcmi->DMA_Handle,
 8004904:	4619      	mov	r1, r3
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800490a:	9300      	str	r3, [sp, #0]
 800490c:	697b      	ldr	r3, [r7, #20]
 800490e:	687a      	ldr	r2, [r7, #4]
 8004910:	f004 faf1 	bl	8008ef6 <HAL_DMAEx_MultiBufferStart_IT>
				SecondMemAddress, hdcmi->XferSize);
	}

	/* Enable Capture */
	DCMI->CR |= DCMI_CR_CAPTURE;
 8004914:	4b07      	ldr	r3, [pc, #28]	; (8004934 <HAL_DCMI_Start_DMA+0x110>)
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	4a06      	ldr	r2, [pc, #24]	; (8004934 <HAL_DCMI_Start_DMA+0x110>)
 800491a:	f043 0301 	orr.w	r3, r3, #1
 800491e:	6013      	str	r3, [r2, #0]

	/* Return function status */
	return HAL_OK;
 8004920:	2300      	movs	r3, #0
}
 8004922:	4618      	mov	r0, r3
 8004924:	3718      	adds	r7, #24
 8004926:	46bd      	mov	sp, r7
 8004928:	bd80      	pop	{r7, pc}
 800492a:	bf00      	nop
 800492c:	080049e1 	.word	0x080049e1
 8004930:	08004afd 	.word	0x08004afd
 8004934:	50050000 	.word	0x50050000

08004938 <HAL_DCMI_Stop>:
 * @brief  Disable DCMI DMA request and Disable DCMI capture  
 * @param  hdcmi: pointer to a DCMI_HandleTypeDef structure that contains
 *                the configuration information for DCMI. 
 * @retval HAL status     
 */
HAL_StatusTypeDef HAL_DCMI_Stop(DCMI_HandleTypeDef *hdcmi) {
 8004938:	b580      	push	{r7, lr}
 800493a:	b084      	sub	sp, #16
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
	uint32_t tickstart = 0;
 8004940:	2300      	movs	r3, #0
 8004942:	60fb      	str	r3, [r7, #12]

	/* Lock the DCMI peripheral state */
	hdcmi->State = HAL_DCMI_STATE_BUSY;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2202      	movs	r2, #2
 8004948:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

	__HAL_DCMI_DISABLE(hdcmi);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	681a      	ldr	r2, [r3, #0]
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800495a:	601a      	str	r2, [r3, #0]

	/* Disable Capture */
	DCMI->CR &= ~(DCMI_CR_CAPTURE);
 800495c:	4b1f      	ldr	r3, [pc, #124]	; (80049dc <HAL_DCMI_Stop+0xa4>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	4a1e      	ldr	r2, [pc, #120]	; (80049dc <HAL_DCMI_Stop+0xa4>)
 8004962:	f023 0301 	bic.w	r3, r3, #1
 8004966:	6013      	str	r3, [r2, #0]

	/* Get tick */
	tickstart = HAL_GetTick();
 8004968:	f7ff fdd4 	bl	8004514 <HAL_GetTick>
 800496c:	60f8      	str	r0, [r7, #12]

	/* Check if the DCMI capture effectively disabled */
	while ((hdcmi->Instance->CR & DCMI_CR_CAPTURE) != 0) {
 800496e:	e017      	b.n	80049a0 <HAL_DCMI_Stop+0x68>
		if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DCMI_STOP) {
 8004970:	f7ff fdd0 	bl	8004514 <HAL_GetTick>
 8004974:	4602      	mov	r2, r0
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	1ad3      	subs	r3, r2, r3
 800497a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800497e:	d90f      	bls.n	80049a0 <HAL_DCMI_Stop+0x68>
			/* Process Unlocked */
			__HAL_UNLOCK(hdcmi);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2200      	movs	r2, #0
 8004984:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

			/* Update error code */
			hdcmi->ErrorCode |= HAL_DCMI_ERROR_TIMEOUT;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800498c:	f043 0220 	orr.w	r2, r3, #32
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	63da      	str	r2, [r3, #60]	; 0x3c

			/* Change DCMI state */
			hdcmi->State = HAL_DCMI_STATE_TIMEOUT;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2203      	movs	r2, #3
 8004998:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

			return HAL_TIMEOUT;
 800499c:	2303      	movs	r3, #3
 800499e:	e018      	b.n	80049d2 <HAL_DCMI_Stop+0x9a>
	while ((hdcmi->Instance->CR & DCMI_CR_CAPTURE) != 0) {
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f003 0301 	and.w	r3, r3, #1
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d1e0      	bne.n	8004970 <HAL_DCMI_Stop+0x38>
		}
	}

	/* Disable the DMA */
	HAL_DMA_Abort(hdcmi->DMA_Handle);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049b2:	4618      	mov	r0, r3
 80049b4:	f001 fb13 	bl	8005fde <HAL_DMA_Abort>

	/* Update error code */
	hdcmi->ErrorCode |= HAL_DCMI_ERROR_NONE;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	63da      	str	r2, [r3, #60]	; 0x3c

	/* Change DCMI state */
	hdcmi->State = HAL_DCMI_STATE_READY;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2201      	movs	r2, #1
 80049c4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

	/* Process Unlocked */
	__HAL_UNLOCK(hdcmi);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2200      	movs	r2, #0
 80049cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	/* Return function status */
	return HAL_OK;
 80049d0:	2300      	movs	r3, #0
}
 80049d2:	4618      	mov	r0, r3
 80049d4:	3710      	adds	r7, #16
 80049d6:	46bd      	mov	sp, r7
 80049d8:	bd80      	pop	{r7, pc}
 80049da:	bf00      	nop
 80049dc:	50050000 	.word	0x50050000

080049e0 <DCMI_DMAConvCplt>:
 * @brief  DMA conversion complete callback. 
 * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
 *                the configuration information for the specified DMA module.
 * @retval None
 */
static void DCMI_DMAConvCplt(DMA_HandleTypeDef *hdma) {
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b084      	sub	sp, #16
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
	uint32_t tmp = 0;
 80049e8:	2300      	movs	r3, #0
 80049ea:	60fb      	str	r3, [r7, #12]

	DCMI_HandleTypeDef *hdcmi =
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049f0:	60bb      	str	r3, [r7, #8]
			(DCMI_HandleTypeDef*) ((DMA_HandleTypeDef*) hdma)->Parent;
	hdcmi->State = HAL_DCMI_STATE_READY;
 80049f2:	68bb      	ldr	r3, [r7, #8]
 80049f4:	2201      	movs	r2, #1
 80049f6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

	if (hdcmi->XferCount != 0) {
 80049fa:	68bb      	ldr	r3, [r7, #8]
 80049fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d043      	beq.n	8004a8a <DCMI_DMAConvCplt+0xaa>
		/* Update memory 0 address location */
		tmp = ((hdcmi->DMA_Handle->Instance->CR) & DMA_SxCR_CT);
 8004a02:	68bb      	ldr	r3, [r7, #8]
 8004a04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004a0e:	60fb      	str	r3, [r7, #12]
		if (((hdcmi->XferCount % 2) == 0) && (tmp != 0)) {
 8004a10:	68bb      	ldr	r3, [r7, #8]
 8004a12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a14:	f003 0301 	and.w	r3, r3, #1
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d118      	bne.n	8004a4e <DCMI_DMAConvCplt+0x6e>
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d015      	beq.n	8004a4e <DCMI_DMAConvCplt+0x6e>
			tmp = hdcmi->DMA_Handle->Instance->M0AR;
 8004a22:	68bb      	ldr	r3, [r7, #8]
 8004a24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	68db      	ldr	r3, [r3, #12]
 8004a2a:	60fb      	str	r3, [r7, #12]
			HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle,
 8004a2c:	68bb      	ldr	r3, [r7, #8]
 8004a2e:	6b98      	ldr	r0, [r3, #56]	; 0x38
					(tmp + (8 * hdcmi->XferSize)), MEMORY0);
 8004a30:	68bb      	ldr	r3, [r7, #8]
 8004a32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a34:	00da      	lsls	r2, r3, #3
			HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle,
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	4413      	add	r3, r2
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	4619      	mov	r1, r3
 8004a3e:	f004 fad2 	bl	8008fe6 <HAL_DMAEx_ChangeMemory>
			hdcmi->XferCount--;
 8004a42:	68bb      	ldr	r3, [r7, #8]
 8004a44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a46:	1e5a      	subs	r2, r3, #1
 8004a48:	68bb      	ldr	r3, [r7, #8]
 8004a4a:	629a      	str	r2, [r3, #40]	; 0x28
 8004a4c:	e044      	b.n	8004ad8 <DCMI_DMAConvCplt+0xf8>
		}
		/* Update memory 1 address location */
		else if ((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) == 0) {
 8004a4e:	68bb      	ldr	r3, [r7, #8]
 8004a50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d13c      	bne.n	8004ad8 <DCMI_DMAConvCplt+0xf8>
			tmp = hdcmi->DMA_Handle->Instance->M1AR;
 8004a5e:	68bb      	ldr	r3, [r7, #8]
 8004a60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	691b      	ldr	r3, [r3, #16]
 8004a66:	60fb      	str	r3, [r7, #12]
			HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle,
 8004a68:	68bb      	ldr	r3, [r7, #8]
 8004a6a:	6b98      	ldr	r0, [r3, #56]	; 0x38
					(tmp + (8 * hdcmi->XferSize)), MEMORY1);
 8004a6c:	68bb      	ldr	r3, [r7, #8]
 8004a6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a70:	00da      	lsls	r2, r3, #3
			HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle,
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	4413      	add	r3, r2
 8004a76:	2201      	movs	r2, #1
 8004a78:	4619      	mov	r1, r3
 8004a7a:	f004 fab4 	bl	8008fe6 <HAL_DMAEx_ChangeMemory>
			hdcmi->XferCount--;
 8004a7e:	68bb      	ldr	r3, [r7, #8]
 8004a80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a82:	1e5a      	subs	r2, r3, #1
 8004a84:	68bb      	ldr	r3, [r7, #8]
 8004a86:	629a      	str	r2, [r3, #40]	; 0x28
 8004a88:	e026      	b.n	8004ad8 <DCMI_DMAConvCplt+0xf8>
		}
	}
	/* Update memory 0 address location */
	else if ((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) != 0) {
 8004a8a:	68bb      	ldr	r3, [r7, #8]
 8004a8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d006      	beq.n	8004aa8 <DCMI_DMAConvCplt+0xc8>
		hdcmi->DMA_Handle->Instance->M0AR = hdcmi->pBuffPtr;
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	68ba      	ldr	r2, [r7, #8]
 8004aa2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004aa4:	60da      	str	r2, [r3, #12]
 8004aa6:	e017      	b.n	8004ad8 <DCMI_DMAConvCplt+0xf8>
	}
	/* Update memory 1 address location */
	else if ((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) == 0) {
 8004aa8:	68bb      	ldr	r3, [r7, #8]
 8004aaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d10f      	bne.n	8004ad8 <DCMI_DMAConvCplt+0xf8>
		tmp = hdcmi->pBuffPtr;
 8004ab8:	68bb      	ldr	r3, [r7, #8]
 8004aba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004abc:	60fb      	str	r3, [r7, #12]
		hdcmi->DMA_Handle->Instance->M1AR = (tmp + (4 * hdcmi->XferSize));
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ac2:	0099      	lsls	r1, r3, #2
 8004ac4:	68bb      	ldr	r3, [r7, #8]
 8004ac6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	68fa      	ldr	r2, [r7, #12]
 8004acc:	440a      	add	r2, r1
 8004ace:	611a      	str	r2, [r3, #16]
		hdcmi->XferCount = hdcmi->XferTransferNumber;
 8004ad0:	68bb      	ldr	r3, [r7, #8]
 8004ad2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ad4:	68bb      	ldr	r3, [r7, #8]
 8004ad6:	629a      	str	r2, [r3, #40]	; 0x28
	}

	if (__HAL_DCMI_GET_FLAG(hdcmi, DCMI_FLAG_FRAMERI) != RESET) {
 8004ad8:	68bb      	ldr	r3, [r7, #8]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	689b      	ldr	r3, [r3, #8]
 8004ade:	f003 0301 	and.w	r3, r3, #1
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d006      	beq.n	8004af4 <DCMI_DMAConvCplt+0x114>
		/* Process Unlocked */
		__HAL_UNLOCK(hdcmi);
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

		/* FRAME Callback */
		HAL_DCMI_FrameEventCallback(hdcmi);
 8004aee:	68b8      	ldr	r0, [r7, #8]
 8004af0:	f7fc f9b4 	bl	8000e5c <HAL_DCMI_FrameEventCallback>
	}
}
 8004af4:	bf00      	nop
 8004af6:	3710      	adds	r7, #16
 8004af8:	46bd      	mov	sp, r7
 8004afa:	bd80      	pop	{r7, pc}

08004afc <DCMI_DMAError>:
 * @brief  DMA error callback 
 * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
 *                the configuration information for the specified DMA module.
 * @retval None
 */
static void DCMI_DMAError(DMA_HandleTypeDef *hdma) {
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b084      	sub	sp, #16
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
	DCMI_HandleTypeDef *hdcmi =
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b08:	60fb      	str	r3, [r7, #12]
			(DCMI_HandleTypeDef*) ((DMA_HandleTypeDef*) hdma)->Parent;
	hdcmi->State = HAL_DCMI_STATE_READY;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	2201      	movs	r2, #1
 8004b0e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	HAL_DCMI_ErrorCallback(hdcmi);
 8004b12:	68f8      	ldr	r0, [r7, #12]
 8004b14:	f7fc f9de 	bl	8000ed4 <HAL_DCMI_ErrorCallback>
}
 8004b18:	bf00      	nop
 8004b1a:	3710      	adds	r7, #16
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	bd80      	pop	{r7, pc}

08004b20 <HAL_DCMI_Init>:
 *         parameters in the DCMI_InitTypeDef and create the associated handle.
 * @param  hdcmi: pointer to a DCMI_HandleTypeDef structure that contains
 *                the configuration information for DCMI.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi) {
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b082      	sub	sp, #8
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
	/* Check the DCMI peripheral state */
	if (hdcmi == NULL) {
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d101      	bne.n	8004b32 <HAL_DCMI_Init+0x12>
		return HAL_ERROR;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	e07e      	b.n	8004c30 <HAL_DCMI_Init+0x110>
  assert_param(IS_DCMI_BYTE_SELECT_MODE(hdcmi->Init.ByteSelectMode));
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));
#endif                 
	if (hdcmi->State == HAL_DCMI_STATE_RESET) {
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004b38:	b2db      	uxtb	r3, r3
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d102      	bne.n	8004b44 <HAL_DCMI_Init+0x24>
		/* Init the low level hardware */
		HAL_DCMI_MspInit(hdcmi);
 8004b3e:	6878      	ldr	r0, [r7, #4]
 8004b40:	f7ff fe5e 	bl	8004800 <HAL_DCMI_MspInit>
	}

	/* Change the DCMI state */
	hdcmi->State = HAL_DCMI_STATE_BUSY;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2202      	movs	r2, #2
 8004b48:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	/* Configures the HS, VS, DE and PC polarity */
	hdcmi->Instance->CR &=
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	687a      	ldr	r2, [r7, #4]
 8004b54:	6812      	ldr	r2, [r2, #0]
 8004b56:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8004b5a:	f023 0308 	bic.w	r3, r3, #8
 8004b5e:	6013      	str	r3, [r2, #0]
#if defined(STM32F446xx)                           
                           | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS |\
                           DCMI_CR_LSM | DCMI_CR_OELS
#endif                           
			);
	hdcmi->Instance->CR |=
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	6819      	ldr	r1, [r3, #0]
			(uint32_t) (hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	685a      	ldr	r2, [r3, #4]
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	695b      	ldr	r3, [r3, #20]
 8004b6e:	431a      	orrs	r2, r3
					|\
 hdcmi->Init.VSPolarity | hdcmi->Init.HSPolarity
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	68db      	ldr	r3, [r3, #12]
					|\
 8004b74:	431a      	orrs	r2, r3
 hdcmi->Init.VSPolarity | hdcmi->Init.HSPolarity
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	691b      	ldr	r3, [r3, #16]
 8004b7a:	431a      	orrs	r2, r3
					|\
 hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	689b      	ldr	r3, [r3, #8]
					|\
 8004b80:	431a      	orrs	r2, r3
 hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	699b      	ldr	r3, [r3, #24]
 8004b86:	431a      	orrs	r2, r3
					|\
 hdcmi->Init.JPEGMode
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6a1b      	ldr	r3, [r3, #32]
					|\
 8004b8c:	431a      	orrs	r2, r3
	hdcmi->Instance->CR |=
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	430a      	orrs	r2, r1
 8004b94:	601a      	str	r2, [r3, #0]
                                     | hdcmi->Init.ByteSelectMode |\
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
                                     hdcmi->Init.LineSelectStart
#endif
			);
	if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED) {
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	2b10      	cmp	r3, #16
 8004b9c:	d110      	bne.n	8004bc0 <HAL_DCMI_Init+0xa0>
		DCMI->ESCR = (((uint32_t) hdcmi->Init.SyncroCode.FrameStartCode)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	7f1b      	ldrb	r3, [r3, #28]
 8004ba2:	461a      	mov	r2, r3
				| ((uint32_t) hdcmi->Init.SyncroCode.LineStartCode << 8)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	7f5b      	ldrb	r3, [r3, #29]
 8004ba8:	021b      	lsls	r3, r3, #8
 8004baa:	431a      	orrs	r2, r3
				| ((uint32_t) hdcmi->Init.SyncroCode.LineEndCode << 16)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	7f9b      	ldrb	r3, [r3, #30]
 8004bb0:	041b      	lsls	r3, r3, #16
 8004bb2:	431a      	orrs	r2, r3
				| ((uint32_t) hdcmi->Init.SyncroCode.FrameEndCode << 24));
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	7fdb      	ldrb	r3, [r3, #31]
 8004bb8:	061b      	lsls	r3, r3, #24
		DCMI->ESCR = (((uint32_t) hdcmi->Init.SyncroCode.FrameStartCode)
 8004bba:	491f      	ldr	r1, [pc, #124]	; (8004c38 <HAL_DCMI_Init+0x118>)
				| ((uint32_t) hdcmi->Init.SyncroCode.FrameEndCode << 24));
 8004bbc:	4313      	orrs	r3, r2
		DCMI->ESCR = (((uint32_t) hdcmi->Init.SyncroCode.FrameStartCode)
 8004bbe:	618b      	str	r3, [r1, #24]

	}

	/* Enable the Line interrupt */
	__HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	68da      	ldr	r2, [r3, #12]
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f042 0210 	orr.w	r2, r2, #16
 8004bce:	60da      	str	r2, [r3, #12]

	/* Enable the VSYNC interrupt */
	__HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_VSYNC);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	68da      	ldr	r2, [r3, #12]
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f042 0208 	orr.w	r2, r2, #8
 8004bde:	60da      	str	r2, [r3, #12]

	/* Enable the Frame capture complete interrupt */
	__HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_FRAME);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	68da      	ldr	r2, [r3, #12]
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f042 0201 	orr.w	r2, r2, #1
 8004bee:	60da      	str	r2, [r3, #12]

	/* Enable the Synchronization error interrupt */
	__HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_ERR);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	68da      	ldr	r2, [r3, #12]
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f042 0204 	orr.w	r2, r2, #4
 8004bfe:	60da      	str	r2, [r3, #12]

	/* Enable the Overflow interrupt */
	__HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_OVF);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	68da      	ldr	r2, [r3, #12]
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f042 0202 	orr.w	r2, r2, #2
 8004c0e:	60da      	str	r2, [r3, #12]

	/* Enable DCMI by setting DCMIEN bit */
	__HAL_DCMI_ENABLE(hdcmi);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	681a      	ldr	r2, [r3, #0]
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004c1e:	601a      	str	r2, [r3, #0]

	/* Update error code */
	hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2200      	movs	r2, #0
 8004c24:	63da      	str	r2, [r3, #60]	; 0x3c

	/* Initialize the DCMI state*/
	hdcmi->State = HAL_DCMI_STATE_READY;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2201      	movs	r2, #1
 8004c2a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

	return HAL_OK;
 8004c2e:	2300      	movs	r3, #0
}
 8004c30:	4618      	mov	r0, r3
 8004c32:	3708      	adds	r7, #8
 8004c34:	46bd      	mov	sp, r7
 8004c36:	bd80      	pop	{r7, pc}
 8004c38:	50050000 	.word	0x50050000

08004c3c <HAL_DMA_Init>:
 *         parameters in the DMA_InitTypeDef and create the associated handle.
 * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
 *               the configuration information for the specified DMA Stream.  
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma) {
 8004c3c:	b480      	push	{r7}
 8004c3e:	b085      	sub	sp, #20
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
	uint32_t tmp = 0;
 8004c44:	2300      	movs	r3, #0
 8004c46:	60fb      	str	r3, [r7, #12]

	/* Check the DMA peripheral state */
	if (hdma == NULL) {
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d101      	bne.n	8004c52 <HAL_DMA_Init+0x16>
		return HAL_ERROR;
 8004c4e:	2301      	movs	r3, #1
 8004c50:	e057      	b.n	8004d02 <HAL_DMA_Init+0xc6>
		assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
		assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
	}

	/* Change DMA peripheral state */
	hdma->State = HAL_DMA_STATE_BUSY;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2202      	movs	r2, #2
 8004c56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	/* Get the CR register value */
	tmp = hdma->Instance->CR;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	60fb      	str	r3, [r7, #12]

	/* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
	tmp &= ((uint32_t) ~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST |
 8004c62:	68fa      	ldr	r2, [r7, #12]
 8004c64:	4b29      	ldr	r3, [pc, #164]	; (8004d0c <HAL_DMA_Init+0xd0>)
 8004c66:	4013      	ands	r3, r2
 8004c68:	60fb      	str	r3, [r7, #12]
	DMA_SxCR_PL | DMA_SxCR_MSIZE | DMA_SxCR_PSIZE |
	DMA_SxCR_MINC | DMA_SxCR_PINC | DMA_SxCR_CIRC |
	DMA_SxCR_DIR | DMA_SxCR_CT | DMA_SxCR_DBM));

	/* Prepare the DMA Stream configuration */
	tmp |= hdma->Init.Channel | hdma->Init.Direction | hdma->Init.PeriphInc
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	685a      	ldr	r2, [r3, #4]
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	689b      	ldr	r3, [r3, #8]
 8004c72:	431a      	orrs	r2, r3
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	68db      	ldr	r3, [r3, #12]
 8004c78:	431a      	orrs	r2, r3
			| hdma->Init.MemInc | hdma->Init.PeriphDataAlignment
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	691b      	ldr	r3, [r3, #16]
 8004c7e:	431a      	orrs	r2, r3
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	695b      	ldr	r3, [r3, #20]
 8004c84:	431a      	orrs	r2, r3
			| hdma->Init.MemDataAlignment | hdma->Init.Mode
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	699b      	ldr	r3, [r3, #24]
 8004c8a:	431a      	orrs	r2, r3
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	69db      	ldr	r3, [r3, #28]
 8004c90:	431a      	orrs	r2, r3
			| hdma->Init.Priority;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6a1b      	ldr	r3, [r3, #32]
 8004c96:	4313      	orrs	r3, r2
	tmp |= hdma->Init.Channel | hdma->Init.Direction | hdma->Init.PeriphInc
 8004c98:	68fa      	ldr	r2, [r7, #12]
 8004c9a:	4313      	orrs	r3, r2
 8004c9c:	60fb      	str	r3, [r7, #12]

	/* the Memory burst and peripheral burst are not used when the FIFO is disabled */
	if (hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE) {
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ca2:	2b04      	cmp	r3, #4
 8004ca4:	d107      	bne.n	8004cb6 <HAL_DMA_Init+0x7a>
		/* Get memory burst and peripheral burst */
		tmp |= hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	68fa      	ldr	r2, [r7, #12]
 8004cb2:	4313      	orrs	r3, r2
 8004cb4:	60fb      	str	r3, [r7, #12]
	}

	/* Write to DMA Stream CR register */
	hdma->Instance->CR = tmp;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	68fa      	ldr	r2, [r7, #12]
 8004cbc:	601a      	str	r2, [r3, #0]

	/* Get the FCR register value */
	tmp = hdma->Instance->FCR;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	695b      	ldr	r3, [r3, #20]
 8004cc4:	60fb      	str	r3, [r7, #12]

	/* Clear Direct mode and FIFO threshold bits */
	tmp &= (uint32_t) ~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	f023 0307 	bic.w	r3, r3, #7
 8004ccc:	60fb      	str	r3, [r7, #12]

	/* Prepare the DMA Stream FIFO configuration */
	tmp |= hdma->Init.FIFOMode;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cd2:	68fa      	ldr	r2, [r7, #12]
 8004cd4:	4313      	orrs	r3, r2
 8004cd6:	60fb      	str	r3, [r7, #12]

	/* the FIFO threshold is not used when the FIFO mode is disabled */
	if (hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE) {
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cdc:	2b04      	cmp	r3, #4
 8004cde:	d104      	bne.n	8004cea <HAL_DMA_Init+0xae>
		/* Get the FIFO threshold */
		tmp |= hdma->Init.FIFOThreshold;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ce4:	68fa      	ldr	r2, [r7, #12]
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	60fb      	str	r3, [r7, #12]
	}

	/* Write to DMA Stream FCR */
	hdma->Instance->FCR = tmp;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	68fa      	ldr	r2, [r7, #12]
 8004cf0:	615a      	str	r2, [r3, #20]

	/* Initialize the error code */
	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	64da      	str	r2, [r3, #76]	; 0x4c

	/* Initialize the DMA state */
	hdma->State = HAL_DMA_STATE_READY;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2201      	movs	r2, #1
 8004cfc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	return HAL_OK;
 8004d00:	2300      	movs	r3, #0
}
 8004d02:	4618      	mov	r0, r3
 8004d04:	3714      	adds	r7, #20
 8004d06:	46bd      	mov	sp, r7
 8004d08:	bc80      	pop	{r7}
 8004d0a:	4770      	bx	lr
 8004d0c:	f010803f 	.word	0xf010803f

08004d10 <HAL_DMA_DeInit>:
 * @brief  DeInitializes the DMA peripheral 
 * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
 *               the configuration information for the specified DMA Stream.  
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma) {
 8004d10:	b480      	push	{r7}
 8004d12:	b083      	sub	sp, #12
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
	/* Check the DMA peripheral state */
	if (hdma == NULL) {
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d102      	bne.n	8004d24 <HAL_DMA_DeInit+0x14>
		return HAL_ERROR;
 8004d1e:	2301      	movs	r3, #1
 8004d20:	f001 b8fc 	b.w	8005f1c <HAL_DMA_DeInit+0x120c>
	}

	/* Check the DMA peripheral state */
	if (hdma->State == HAL_DMA_STATE_BUSY) {
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004d2a:	b2db      	uxtb	r3, r3
 8004d2c:	2b02      	cmp	r3, #2
 8004d2e:	d102      	bne.n	8004d36 <HAL_DMA_DeInit+0x26>
		return HAL_ERROR;
 8004d30:	2301      	movs	r3, #1
 8004d32:	f001 b8f3 	b.w	8005f1c <HAL_DMA_DeInit+0x120c>
	}

	/* Disable the selected DMA Streamx */
	__HAL_DMA_DISABLE(hdma);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	681a      	ldr	r2, [r3, #0]
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f022 0201 	bic.w	r2, r2, #1
 8004d44:	601a      	str	r2, [r3, #0]

	/* Reset DMA Streamx control register */
	hdma->Instance->CR = 0;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	601a      	str	r2, [r3, #0]

	/* Reset DMA Streamx number of data to transfer register */
	hdma->Instance->NDTR = 0;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	2200      	movs	r2, #0
 8004d54:	605a      	str	r2, [r3, #4]

	/* Reset DMA Streamx peripheral address register */
	hdma->Instance->PAR = 0;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	609a      	str	r2, [r3, #8]

	/* Reset DMA Streamx memory 0 address register */
	hdma->Instance->M0AR = 0;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	2200      	movs	r2, #0
 8004d64:	60da      	str	r2, [r3, #12]

	/* Reset DMA Streamx memory 1 address register */
	hdma->Instance->M1AR = 0;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	611a      	str	r2, [r3, #16]

	/* Reset DMA Streamx FIFO control register */
	hdma->Instance->FCR = (uint32_t) 0x00000021;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	2221      	movs	r2, #33	; 0x21
 8004d74:	615a      	str	r2, [r3, #20]

	/* Clear all flags */
	__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	461a      	mov	r2, r3
 8004d7c:	4b89      	ldr	r3, [pc, #548]	; (8004fa4 <HAL_DMA_DeInit+0x294>)
 8004d7e:	429a      	cmp	r2, r3
 8004d80:	d960      	bls.n	8004e44 <HAL_DMA_DeInit+0x134>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4a88      	ldr	r2, [pc, #544]	; (8004fa8 <HAL_DMA_DeInit+0x298>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d057      	beq.n	8004e3c <HAL_DMA_DeInit+0x12c>
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4a86      	ldr	r2, [pc, #536]	; (8004fac <HAL_DMA_DeInit+0x29c>)
 8004d92:	4293      	cmp	r3, r2
 8004d94:	d050      	beq.n	8004e38 <HAL_DMA_DeInit+0x128>
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	4a85      	ldr	r2, [pc, #532]	; (8004fb0 <HAL_DMA_DeInit+0x2a0>)
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d049      	beq.n	8004e34 <HAL_DMA_DeInit+0x124>
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	4a83      	ldr	r2, [pc, #524]	; (8004fb4 <HAL_DMA_DeInit+0x2a4>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d042      	beq.n	8004e30 <HAL_DMA_DeInit+0x120>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	4a82      	ldr	r2, [pc, #520]	; (8004fb8 <HAL_DMA_DeInit+0x2a8>)
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d03a      	beq.n	8004e2a <HAL_DMA_DeInit+0x11a>
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	4a80      	ldr	r2, [pc, #512]	; (8004fbc <HAL_DMA_DeInit+0x2ac>)
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	d032      	beq.n	8004e24 <HAL_DMA_DeInit+0x114>
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	4a7f      	ldr	r2, [pc, #508]	; (8004fc0 <HAL_DMA_DeInit+0x2b0>)
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d02a      	beq.n	8004e1e <HAL_DMA_DeInit+0x10e>
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	4a7d      	ldr	r2, [pc, #500]	; (8004fc4 <HAL_DMA_DeInit+0x2b4>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d022      	beq.n	8004e18 <HAL_DMA_DeInit+0x108>
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	4a7c      	ldr	r2, [pc, #496]	; (8004fc8 <HAL_DMA_DeInit+0x2b8>)
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d01a      	beq.n	8004e12 <HAL_DMA_DeInit+0x102>
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	4a7a      	ldr	r2, [pc, #488]	; (8004fcc <HAL_DMA_DeInit+0x2bc>)
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d012      	beq.n	8004e0c <HAL_DMA_DeInit+0xfc>
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	4a79      	ldr	r2, [pc, #484]	; (8004fd0 <HAL_DMA_DeInit+0x2c0>)
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d00a      	beq.n	8004e06 <HAL_DMA_DeInit+0xf6>
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	4a77      	ldr	r2, [pc, #476]	; (8004fd4 <HAL_DMA_DeInit+0x2c4>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d102      	bne.n	8004e00 <HAL_DMA_DeInit+0xf0>
 8004dfa:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004dfe:	e01e      	b.n	8004e3e <HAL_DMA_DeInit+0x12e>
 8004e00:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004e04:	e01b      	b.n	8004e3e <HAL_DMA_DeInit+0x12e>
 8004e06:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004e0a:	e018      	b.n	8004e3e <HAL_DMA_DeInit+0x12e>
 8004e0c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004e10:	e015      	b.n	8004e3e <HAL_DMA_DeInit+0x12e>
 8004e12:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004e16:	e012      	b.n	8004e3e <HAL_DMA_DeInit+0x12e>
 8004e18:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004e1c:	e00f      	b.n	8004e3e <HAL_DMA_DeInit+0x12e>
 8004e1e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004e22:	e00c      	b.n	8004e3e <HAL_DMA_DeInit+0x12e>
 8004e24:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004e28:	e009      	b.n	8004e3e <HAL_DMA_DeInit+0x12e>
 8004e2a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004e2e:	e006      	b.n	8004e3e <HAL_DMA_DeInit+0x12e>
 8004e30:	4b69      	ldr	r3, [pc, #420]	; (8004fd8 <HAL_DMA_DeInit+0x2c8>)
 8004e32:	e004      	b.n	8004e3e <HAL_DMA_DeInit+0x12e>
 8004e34:	4b68      	ldr	r3, [pc, #416]	; (8004fd8 <HAL_DMA_DeInit+0x2c8>)
 8004e36:	e002      	b.n	8004e3e <HAL_DMA_DeInit+0x12e>
 8004e38:	4b67      	ldr	r3, [pc, #412]	; (8004fd8 <HAL_DMA_DeInit+0x2c8>)
 8004e3a:	e000      	b.n	8004e3e <HAL_DMA_DeInit+0x12e>
 8004e3c:	4b66      	ldr	r3, [pc, #408]	; (8004fd8 <HAL_DMA_DeInit+0x2c8>)
 8004e3e:	4a67      	ldr	r2, [pc, #412]	; (8004fdc <HAL_DMA_DeInit+0x2cc>)
 8004e40:	60d3      	str	r3, [r2, #12]
 8004e42:	e150      	b.n	80050e6 <HAL_DMA_DeInit+0x3d6>
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	461a      	mov	r2, r3
 8004e4a:	4b65      	ldr	r3, [pc, #404]	; (8004fe0 <HAL_DMA_DeInit+0x2d0>)
 8004e4c:	429a      	cmp	r2, r3
 8004e4e:	d960      	bls.n	8004f12 <HAL_DMA_DeInit+0x202>
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	4a54      	ldr	r2, [pc, #336]	; (8004fa8 <HAL_DMA_DeInit+0x298>)
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d057      	beq.n	8004f0a <HAL_DMA_DeInit+0x1fa>
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	4a53      	ldr	r2, [pc, #332]	; (8004fac <HAL_DMA_DeInit+0x29c>)
 8004e60:	4293      	cmp	r3, r2
 8004e62:	d050      	beq.n	8004f06 <HAL_DMA_DeInit+0x1f6>
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	4a51      	ldr	r2, [pc, #324]	; (8004fb0 <HAL_DMA_DeInit+0x2a0>)
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	d049      	beq.n	8004f02 <HAL_DMA_DeInit+0x1f2>
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	4a50      	ldr	r2, [pc, #320]	; (8004fb4 <HAL_DMA_DeInit+0x2a4>)
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d042      	beq.n	8004efe <HAL_DMA_DeInit+0x1ee>
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4a4e      	ldr	r2, [pc, #312]	; (8004fb8 <HAL_DMA_DeInit+0x2a8>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d03a      	beq.n	8004ef8 <HAL_DMA_DeInit+0x1e8>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	4a4d      	ldr	r2, [pc, #308]	; (8004fbc <HAL_DMA_DeInit+0x2ac>)
 8004e88:	4293      	cmp	r3, r2
 8004e8a:	d032      	beq.n	8004ef2 <HAL_DMA_DeInit+0x1e2>
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	4a4b      	ldr	r2, [pc, #300]	; (8004fc0 <HAL_DMA_DeInit+0x2b0>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d02a      	beq.n	8004eec <HAL_DMA_DeInit+0x1dc>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	4a4a      	ldr	r2, [pc, #296]	; (8004fc4 <HAL_DMA_DeInit+0x2b4>)
 8004e9c:	4293      	cmp	r3, r2
 8004e9e:	d022      	beq.n	8004ee6 <HAL_DMA_DeInit+0x1d6>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	4a48      	ldr	r2, [pc, #288]	; (8004fc8 <HAL_DMA_DeInit+0x2b8>)
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d01a      	beq.n	8004ee0 <HAL_DMA_DeInit+0x1d0>
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	4a47      	ldr	r2, [pc, #284]	; (8004fcc <HAL_DMA_DeInit+0x2bc>)
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	d012      	beq.n	8004eda <HAL_DMA_DeInit+0x1ca>
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	4a45      	ldr	r2, [pc, #276]	; (8004fd0 <HAL_DMA_DeInit+0x2c0>)
 8004eba:	4293      	cmp	r3, r2
 8004ebc:	d00a      	beq.n	8004ed4 <HAL_DMA_DeInit+0x1c4>
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4a44      	ldr	r2, [pc, #272]	; (8004fd4 <HAL_DMA_DeInit+0x2c4>)
 8004ec4:	4293      	cmp	r3, r2
 8004ec6:	d102      	bne.n	8004ece <HAL_DMA_DeInit+0x1be>
 8004ec8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004ecc:	e01e      	b.n	8004f0c <HAL_DMA_DeInit+0x1fc>
 8004ece:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004ed2:	e01b      	b.n	8004f0c <HAL_DMA_DeInit+0x1fc>
 8004ed4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004ed8:	e018      	b.n	8004f0c <HAL_DMA_DeInit+0x1fc>
 8004eda:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004ede:	e015      	b.n	8004f0c <HAL_DMA_DeInit+0x1fc>
 8004ee0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004ee4:	e012      	b.n	8004f0c <HAL_DMA_DeInit+0x1fc>
 8004ee6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004eea:	e00f      	b.n	8004f0c <HAL_DMA_DeInit+0x1fc>
 8004eec:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004ef0:	e00c      	b.n	8004f0c <HAL_DMA_DeInit+0x1fc>
 8004ef2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004ef6:	e009      	b.n	8004f0c <HAL_DMA_DeInit+0x1fc>
 8004ef8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004efc:	e006      	b.n	8004f0c <HAL_DMA_DeInit+0x1fc>
 8004efe:	4b36      	ldr	r3, [pc, #216]	; (8004fd8 <HAL_DMA_DeInit+0x2c8>)
 8004f00:	e004      	b.n	8004f0c <HAL_DMA_DeInit+0x1fc>
 8004f02:	4b35      	ldr	r3, [pc, #212]	; (8004fd8 <HAL_DMA_DeInit+0x2c8>)
 8004f04:	e002      	b.n	8004f0c <HAL_DMA_DeInit+0x1fc>
 8004f06:	4b34      	ldr	r3, [pc, #208]	; (8004fd8 <HAL_DMA_DeInit+0x2c8>)
 8004f08:	e000      	b.n	8004f0c <HAL_DMA_DeInit+0x1fc>
 8004f0a:	4b33      	ldr	r3, [pc, #204]	; (8004fd8 <HAL_DMA_DeInit+0x2c8>)
 8004f0c:	4a33      	ldr	r2, [pc, #204]	; (8004fdc <HAL_DMA_DeInit+0x2cc>)
 8004f0e:	6093      	str	r3, [r2, #8]
 8004f10:	e0e9      	b.n	80050e6 <HAL_DMA_DeInit+0x3d6>
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	461a      	mov	r2, r3
 8004f18:	4b32      	ldr	r3, [pc, #200]	; (8004fe4 <HAL_DMA_DeInit+0x2d4>)
 8004f1a:	429a      	cmp	r2, r3
 8004f1c:	f240 8083 	bls.w	8005026 <HAL_DMA_DeInit+0x316>
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	4a20      	ldr	r2, [pc, #128]	; (8004fa8 <HAL_DMA_DeInit+0x298>)
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d079      	beq.n	800501e <HAL_DMA_DeInit+0x30e>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4a1f      	ldr	r2, [pc, #124]	; (8004fac <HAL_DMA_DeInit+0x29c>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d072      	beq.n	800501a <HAL_DMA_DeInit+0x30a>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4a1d      	ldr	r2, [pc, #116]	; (8004fb0 <HAL_DMA_DeInit+0x2a0>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d06b      	beq.n	8005016 <HAL_DMA_DeInit+0x306>
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	4a1c      	ldr	r2, [pc, #112]	; (8004fb4 <HAL_DMA_DeInit+0x2a4>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d064      	beq.n	8005012 <HAL_DMA_DeInit+0x302>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4a1a      	ldr	r2, [pc, #104]	; (8004fb8 <HAL_DMA_DeInit+0x2a8>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d05c      	beq.n	800500c <HAL_DMA_DeInit+0x2fc>
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	4a19      	ldr	r2, [pc, #100]	; (8004fbc <HAL_DMA_DeInit+0x2ac>)
 8004f58:	4293      	cmp	r3, r2
 8004f5a:	d054      	beq.n	8005006 <HAL_DMA_DeInit+0x2f6>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	4a17      	ldr	r2, [pc, #92]	; (8004fc0 <HAL_DMA_DeInit+0x2b0>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d04c      	beq.n	8005000 <HAL_DMA_DeInit+0x2f0>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4a16      	ldr	r2, [pc, #88]	; (8004fc4 <HAL_DMA_DeInit+0x2b4>)
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d044      	beq.n	8004ffa <HAL_DMA_DeInit+0x2ea>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4a14      	ldr	r2, [pc, #80]	; (8004fc8 <HAL_DMA_DeInit+0x2b8>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d03c      	beq.n	8004ff4 <HAL_DMA_DeInit+0x2e4>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4a13      	ldr	r2, [pc, #76]	; (8004fcc <HAL_DMA_DeInit+0x2bc>)
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d034      	beq.n	8004fee <HAL_DMA_DeInit+0x2de>
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	4a11      	ldr	r2, [pc, #68]	; (8004fd0 <HAL_DMA_DeInit+0x2c0>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d02c      	beq.n	8004fe8 <HAL_DMA_DeInit+0x2d8>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4a10      	ldr	r2, [pc, #64]	; (8004fd4 <HAL_DMA_DeInit+0x2c4>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d102      	bne.n	8004f9e <HAL_DMA_DeInit+0x28e>
 8004f98:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004f9c:	e040      	b.n	8005020 <HAL_DMA_DeInit+0x310>
 8004f9e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004fa2:	e03d      	b.n	8005020 <HAL_DMA_DeInit+0x310>
 8004fa4:	40026458 	.word	0x40026458
 8004fa8:	40026010 	.word	0x40026010
 8004fac:	40026410 	.word	0x40026410
 8004fb0:	40026070 	.word	0x40026070
 8004fb4:	40026470 	.word	0x40026470
 8004fb8:	40026028 	.word	0x40026028
 8004fbc:	40026428 	.word	0x40026428
 8004fc0:	40026088 	.word	0x40026088
 8004fc4:	40026488 	.word	0x40026488
 8004fc8:	40026040 	.word	0x40026040
 8004fcc:	40026440 	.word	0x40026440
 8004fd0:	400260a0 	.word	0x400260a0
 8004fd4:	400264a0 	.word	0x400264a0
 8004fd8:	00800004 	.word	0x00800004
 8004fdc:	40026400 	.word	0x40026400
 8004fe0:	400260b8 	.word	0x400260b8
 8004fe4:	40026058 	.word	0x40026058
 8004fe8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004fec:	e018      	b.n	8005020 <HAL_DMA_DeInit+0x310>
 8004fee:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004ff2:	e015      	b.n	8005020 <HAL_DMA_DeInit+0x310>
 8004ff4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004ff8:	e012      	b.n	8005020 <HAL_DMA_DeInit+0x310>
 8004ffa:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004ffe:	e00f      	b.n	8005020 <HAL_DMA_DeInit+0x310>
 8005000:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005004:	e00c      	b.n	8005020 <HAL_DMA_DeInit+0x310>
 8005006:	f44f 7380 	mov.w	r3, #256	; 0x100
 800500a:	e009      	b.n	8005020 <HAL_DMA_DeInit+0x310>
 800500c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005010:	e006      	b.n	8005020 <HAL_DMA_DeInit+0x310>
 8005012:	4b69      	ldr	r3, [pc, #420]	; (80051b8 <HAL_DMA_DeInit+0x4a8>)
 8005014:	e004      	b.n	8005020 <HAL_DMA_DeInit+0x310>
 8005016:	4b68      	ldr	r3, [pc, #416]	; (80051b8 <HAL_DMA_DeInit+0x4a8>)
 8005018:	e002      	b.n	8005020 <HAL_DMA_DeInit+0x310>
 800501a:	4b67      	ldr	r3, [pc, #412]	; (80051b8 <HAL_DMA_DeInit+0x4a8>)
 800501c:	e000      	b.n	8005020 <HAL_DMA_DeInit+0x310>
 800501e:	4b66      	ldr	r3, [pc, #408]	; (80051b8 <HAL_DMA_DeInit+0x4a8>)
 8005020:	4a66      	ldr	r2, [pc, #408]	; (80051bc <HAL_DMA_DeInit+0x4ac>)
 8005022:	60d3      	str	r3, [r2, #12]
 8005024:	e05f      	b.n	80050e6 <HAL_DMA_DeInit+0x3d6>
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	4a65      	ldr	r2, [pc, #404]	; (80051c0 <HAL_DMA_DeInit+0x4b0>)
 800502c:	4293      	cmp	r3, r2
 800502e:	d057      	beq.n	80050e0 <HAL_DMA_DeInit+0x3d0>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	4a63      	ldr	r2, [pc, #396]	; (80051c4 <HAL_DMA_DeInit+0x4b4>)
 8005036:	4293      	cmp	r3, r2
 8005038:	d050      	beq.n	80050dc <HAL_DMA_DeInit+0x3cc>
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	4a62      	ldr	r2, [pc, #392]	; (80051c8 <HAL_DMA_DeInit+0x4b8>)
 8005040:	4293      	cmp	r3, r2
 8005042:	d049      	beq.n	80050d8 <HAL_DMA_DeInit+0x3c8>
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	4a60      	ldr	r2, [pc, #384]	; (80051cc <HAL_DMA_DeInit+0x4bc>)
 800504a:	4293      	cmp	r3, r2
 800504c:	d042      	beq.n	80050d4 <HAL_DMA_DeInit+0x3c4>
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	4a5f      	ldr	r2, [pc, #380]	; (80051d0 <HAL_DMA_DeInit+0x4c0>)
 8005054:	4293      	cmp	r3, r2
 8005056:	d03a      	beq.n	80050ce <HAL_DMA_DeInit+0x3be>
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	4a5d      	ldr	r2, [pc, #372]	; (80051d4 <HAL_DMA_DeInit+0x4c4>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d032      	beq.n	80050c8 <HAL_DMA_DeInit+0x3b8>
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	4a5c      	ldr	r2, [pc, #368]	; (80051d8 <HAL_DMA_DeInit+0x4c8>)
 8005068:	4293      	cmp	r3, r2
 800506a:	d02a      	beq.n	80050c2 <HAL_DMA_DeInit+0x3b2>
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	4a5a      	ldr	r2, [pc, #360]	; (80051dc <HAL_DMA_DeInit+0x4cc>)
 8005072:	4293      	cmp	r3, r2
 8005074:	d022      	beq.n	80050bc <HAL_DMA_DeInit+0x3ac>
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	4a59      	ldr	r2, [pc, #356]	; (80051e0 <HAL_DMA_DeInit+0x4d0>)
 800507c:	4293      	cmp	r3, r2
 800507e:	d01a      	beq.n	80050b6 <HAL_DMA_DeInit+0x3a6>
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	4a57      	ldr	r2, [pc, #348]	; (80051e4 <HAL_DMA_DeInit+0x4d4>)
 8005086:	4293      	cmp	r3, r2
 8005088:	d012      	beq.n	80050b0 <HAL_DMA_DeInit+0x3a0>
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	4a56      	ldr	r2, [pc, #344]	; (80051e8 <HAL_DMA_DeInit+0x4d8>)
 8005090:	4293      	cmp	r3, r2
 8005092:	d00a      	beq.n	80050aa <HAL_DMA_DeInit+0x39a>
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4a54      	ldr	r2, [pc, #336]	; (80051ec <HAL_DMA_DeInit+0x4dc>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d102      	bne.n	80050a4 <HAL_DMA_DeInit+0x394>
 800509e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80050a2:	e01e      	b.n	80050e2 <HAL_DMA_DeInit+0x3d2>
 80050a4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80050a8:	e01b      	b.n	80050e2 <HAL_DMA_DeInit+0x3d2>
 80050aa:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80050ae:	e018      	b.n	80050e2 <HAL_DMA_DeInit+0x3d2>
 80050b0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80050b4:	e015      	b.n	80050e2 <HAL_DMA_DeInit+0x3d2>
 80050b6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80050ba:	e012      	b.n	80050e2 <HAL_DMA_DeInit+0x3d2>
 80050bc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80050c0:	e00f      	b.n	80050e2 <HAL_DMA_DeInit+0x3d2>
 80050c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80050c6:	e00c      	b.n	80050e2 <HAL_DMA_DeInit+0x3d2>
 80050c8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80050cc:	e009      	b.n	80050e2 <HAL_DMA_DeInit+0x3d2>
 80050ce:	f44f 7380 	mov.w	r3, #256	; 0x100
 80050d2:	e006      	b.n	80050e2 <HAL_DMA_DeInit+0x3d2>
 80050d4:	4b38      	ldr	r3, [pc, #224]	; (80051b8 <HAL_DMA_DeInit+0x4a8>)
 80050d6:	e004      	b.n	80050e2 <HAL_DMA_DeInit+0x3d2>
 80050d8:	4b37      	ldr	r3, [pc, #220]	; (80051b8 <HAL_DMA_DeInit+0x4a8>)
 80050da:	e002      	b.n	80050e2 <HAL_DMA_DeInit+0x3d2>
 80050dc:	4b36      	ldr	r3, [pc, #216]	; (80051b8 <HAL_DMA_DeInit+0x4a8>)
 80050de:	e000      	b.n	80050e2 <HAL_DMA_DeInit+0x3d2>
 80050e0:	4b35      	ldr	r3, [pc, #212]	; (80051b8 <HAL_DMA_DeInit+0x4a8>)
 80050e2:	4a36      	ldr	r2, [pc, #216]	; (80051bc <HAL_DMA_DeInit+0x4ac>)
 80050e4:	6093      	str	r3, [r2, #8]
	__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	461a      	mov	r2, r3
 80050ec:	4b40      	ldr	r3, [pc, #256]	; (80051f0 <HAL_DMA_DeInit+0x4e0>)
 80050ee:	429a      	cmp	r2, r3
 80050f0:	f240 8082 	bls.w	80051f8 <HAL_DMA_DeInit+0x4e8>
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4a31      	ldr	r2, [pc, #196]	; (80051c0 <HAL_DMA_DeInit+0x4b0>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d057      	beq.n	80051ae <HAL_DMA_DeInit+0x49e>
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	4a30      	ldr	r2, [pc, #192]	; (80051c4 <HAL_DMA_DeInit+0x4b4>)
 8005104:	4293      	cmp	r3, r2
 8005106:	d050      	beq.n	80051aa <HAL_DMA_DeInit+0x49a>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	4a2e      	ldr	r2, [pc, #184]	; (80051c8 <HAL_DMA_DeInit+0x4b8>)
 800510e:	4293      	cmp	r3, r2
 8005110:	d049      	beq.n	80051a6 <HAL_DMA_DeInit+0x496>
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	4a2d      	ldr	r2, [pc, #180]	; (80051cc <HAL_DMA_DeInit+0x4bc>)
 8005118:	4293      	cmp	r3, r2
 800511a:	d042      	beq.n	80051a2 <HAL_DMA_DeInit+0x492>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4a2b      	ldr	r2, [pc, #172]	; (80051d0 <HAL_DMA_DeInit+0x4c0>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d03a      	beq.n	800519c <HAL_DMA_DeInit+0x48c>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	4a2a      	ldr	r2, [pc, #168]	; (80051d4 <HAL_DMA_DeInit+0x4c4>)
 800512c:	4293      	cmp	r3, r2
 800512e:	d032      	beq.n	8005196 <HAL_DMA_DeInit+0x486>
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a28      	ldr	r2, [pc, #160]	; (80051d8 <HAL_DMA_DeInit+0x4c8>)
 8005136:	4293      	cmp	r3, r2
 8005138:	d02a      	beq.n	8005190 <HAL_DMA_DeInit+0x480>
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	4a27      	ldr	r2, [pc, #156]	; (80051dc <HAL_DMA_DeInit+0x4cc>)
 8005140:	4293      	cmp	r3, r2
 8005142:	d022      	beq.n	800518a <HAL_DMA_DeInit+0x47a>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4a25      	ldr	r2, [pc, #148]	; (80051e0 <HAL_DMA_DeInit+0x4d0>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d01a      	beq.n	8005184 <HAL_DMA_DeInit+0x474>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	4a24      	ldr	r2, [pc, #144]	; (80051e4 <HAL_DMA_DeInit+0x4d4>)
 8005154:	4293      	cmp	r3, r2
 8005156:	d012      	beq.n	800517e <HAL_DMA_DeInit+0x46e>
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	4a22      	ldr	r2, [pc, #136]	; (80051e8 <HAL_DMA_DeInit+0x4d8>)
 800515e:	4293      	cmp	r3, r2
 8005160:	d00a      	beq.n	8005178 <HAL_DMA_DeInit+0x468>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4a21      	ldr	r2, [pc, #132]	; (80051ec <HAL_DMA_DeInit+0x4dc>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d102      	bne.n	8005172 <HAL_DMA_DeInit+0x462>
 800516c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005170:	e01e      	b.n	80051b0 <HAL_DMA_DeInit+0x4a0>
 8005172:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005176:	e01b      	b.n	80051b0 <HAL_DMA_DeInit+0x4a0>
 8005178:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800517c:	e018      	b.n	80051b0 <HAL_DMA_DeInit+0x4a0>
 800517e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005182:	e015      	b.n	80051b0 <HAL_DMA_DeInit+0x4a0>
 8005184:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005188:	e012      	b.n	80051b0 <HAL_DMA_DeInit+0x4a0>
 800518a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800518e:	e00f      	b.n	80051b0 <HAL_DMA_DeInit+0x4a0>
 8005190:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005194:	e00c      	b.n	80051b0 <HAL_DMA_DeInit+0x4a0>
 8005196:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800519a:	e009      	b.n	80051b0 <HAL_DMA_DeInit+0x4a0>
 800519c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80051a0:	e006      	b.n	80051b0 <HAL_DMA_DeInit+0x4a0>
 80051a2:	2320      	movs	r3, #32
 80051a4:	e004      	b.n	80051b0 <HAL_DMA_DeInit+0x4a0>
 80051a6:	2320      	movs	r3, #32
 80051a8:	e002      	b.n	80051b0 <HAL_DMA_DeInit+0x4a0>
 80051aa:	2320      	movs	r3, #32
 80051ac:	e000      	b.n	80051b0 <HAL_DMA_DeInit+0x4a0>
 80051ae:	2320      	movs	r3, #32
 80051b0:	4a10      	ldr	r2, [pc, #64]	; (80051f4 <HAL_DMA_DeInit+0x4e4>)
 80051b2:	60d3      	str	r3, [r2, #12]
 80051b4:	e16e      	b.n	8005494 <HAL_DMA_DeInit+0x784>
 80051b6:	bf00      	nop
 80051b8:	00800004 	.word	0x00800004
 80051bc:	40026000 	.word	0x40026000
 80051c0:	40026010 	.word	0x40026010
 80051c4:	40026410 	.word	0x40026410
 80051c8:	40026070 	.word	0x40026070
 80051cc:	40026470 	.word	0x40026470
 80051d0:	40026028 	.word	0x40026028
 80051d4:	40026428 	.word	0x40026428
 80051d8:	40026088 	.word	0x40026088
 80051dc:	40026488 	.word	0x40026488
 80051e0:	40026040 	.word	0x40026040
 80051e4:	40026440 	.word	0x40026440
 80051e8:	400260a0 	.word	0x400260a0
 80051ec:	400264a0 	.word	0x400264a0
 80051f0:	40026458 	.word	0x40026458
 80051f4:	40026400 	.word	0x40026400
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	461a      	mov	r2, r3
 80051fe:	4b8c      	ldr	r3, [pc, #560]	; (8005430 <HAL_DMA_DeInit+0x720>)
 8005200:	429a      	cmp	r2, r3
 8005202:	d960      	bls.n	80052c6 <HAL_DMA_DeInit+0x5b6>
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	4a8a      	ldr	r2, [pc, #552]	; (8005434 <HAL_DMA_DeInit+0x724>)
 800520a:	4293      	cmp	r3, r2
 800520c:	d057      	beq.n	80052be <HAL_DMA_DeInit+0x5ae>
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	4a89      	ldr	r2, [pc, #548]	; (8005438 <HAL_DMA_DeInit+0x728>)
 8005214:	4293      	cmp	r3, r2
 8005216:	d050      	beq.n	80052ba <HAL_DMA_DeInit+0x5aa>
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	4a87      	ldr	r2, [pc, #540]	; (800543c <HAL_DMA_DeInit+0x72c>)
 800521e:	4293      	cmp	r3, r2
 8005220:	d049      	beq.n	80052b6 <HAL_DMA_DeInit+0x5a6>
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	4a86      	ldr	r2, [pc, #536]	; (8005440 <HAL_DMA_DeInit+0x730>)
 8005228:	4293      	cmp	r3, r2
 800522a:	d042      	beq.n	80052b2 <HAL_DMA_DeInit+0x5a2>
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	4a84      	ldr	r2, [pc, #528]	; (8005444 <HAL_DMA_DeInit+0x734>)
 8005232:	4293      	cmp	r3, r2
 8005234:	d03a      	beq.n	80052ac <HAL_DMA_DeInit+0x59c>
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	4a83      	ldr	r2, [pc, #524]	; (8005448 <HAL_DMA_DeInit+0x738>)
 800523c:	4293      	cmp	r3, r2
 800523e:	d032      	beq.n	80052a6 <HAL_DMA_DeInit+0x596>
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	4a81      	ldr	r2, [pc, #516]	; (800544c <HAL_DMA_DeInit+0x73c>)
 8005246:	4293      	cmp	r3, r2
 8005248:	d02a      	beq.n	80052a0 <HAL_DMA_DeInit+0x590>
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	4a80      	ldr	r2, [pc, #512]	; (8005450 <HAL_DMA_DeInit+0x740>)
 8005250:	4293      	cmp	r3, r2
 8005252:	d022      	beq.n	800529a <HAL_DMA_DeInit+0x58a>
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	4a7e      	ldr	r2, [pc, #504]	; (8005454 <HAL_DMA_DeInit+0x744>)
 800525a:	4293      	cmp	r3, r2
 800525c:	d01a      	beq.n	8005294 <HAL_DMA_DeInit+0x584>
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	4a7d      	ldr	r2, [pc, #500]	; (8005458 <HAL_DMA_DeInit+0x748>)
 8005264:	4293      	cmp	r3, r2
 8005266:	d012      	beq.n	800528e <HAL_DMA_DeInit+0x57e>
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	4a7b      	ldr	r2, [pc, #492]	; (800545c <HAL_DMA_DeInit+0x74c>)
 800526e:	4293      	cmp	r3, r2
 8005270:	d00a      	beq.n	8005288 <HAL_DMA_DeInit+0x578>
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	4a7a      	ldr	r2, [pc, #488]	; (8005460 <HAL_DMA_DeInit+0x750>)
 8005278:	4293      	cmp	r3, r2
 800527a:	d102      	bne.n	8005282 <HAL_DMA_DeInit+0x572>
 800527c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005280:	e01e      	b.n	80052c0 <HAL_DMA_DeInit+0x5b0>
 8005282:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005286:	e01b      	b.n	80052c0 <HAL_DMA_DeInit+0x5b0>
 8005288:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800528c:	e018      	b.n	80052c0 <HAL_DMA_DeInit+0x5b0>
 800528e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005292:	e015      	b.n	80052c0 <HAL_DMA_DeInit+0x5b0>
 8005294:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005298:	e012      	b.n	80052c0 <HAL_DMA_DeInit+0x5b0>
 800529a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800529e:	e00f      	b.n	80052c0 <HAL_DMA_DeInit+0x5b0>
 80052a0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80052a4:	e00c      	b.n	80052c0 <HAL_DMA_DeInit+0x5b0>
 80052a6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80052aa:	e009      	b.n	80052c0 <HAL_DMA_DeInit+0x5b0>
 80052ac:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80052b0:	e006      	b.n	80052c0 <HAL_DMA_DeInit+0x5b0>
 80052b2:	2320      	movs	r3, #32
 80052b4:	e004      	b.n	80052c0 <HAL_DMA_DeInit+0x5b0>
 80052b6:	2320      	movs	r3, #32
 80052b8:	e002      	b.n	80052c0 <HAL_DMA_DeInit+0x5b0>
 80052ba:	2320      	movs	r3, #32
 80052bc:	e000      	b.n	80052c0 <HAL_DMA_DeInit+0x5b0>
 80052be:	2320      	movs	r3, #32
 80052c0:	4a68      	ldr	r2, [pc, #416]	; (8005464 <HAL_DMA_DeInit+0x754>)
 80052c2:	6093      	str	r3, [r2, #8]
 80052c4:	e0e6      	b.n	8005494 <HAL_DMA_DeInit+0x784>
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	461a      	mov	r2, r3
 80052cc:	4b66      	ldr	r3, [pc, #408]	; (8005468 <HAL_DMA_DeInit+0x758>)
 80052ce:	429a      	cmp	r2, r3
 80052d0:	d960      	bls.n	8005394 <HAL_DMA_DeInit+0x684>
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	4a57      	ldr	r2, [pc, #348]	; (8005434 <HAL_DMA_DeInit+0x724>)
 80052d8:	4293      	cmp	r3, r2
 80052da:	d057      	beq.n	800538c <HAL_DMA_DeInit+0x67c>
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	4a55      	ldr	r2, [pc, #340]	; (8005438 <HAL_DMA_DeInit+0x728>)
 80052e2:	4293      	cmp	r3, r2
 80052e4:	d050      	beq.n	8005388 <HAL_DMA_DeInit+0x678>
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	4a54      	ldr	r2, [pc, #336]	; (800543c <HAL_DMA_DeInit+0x72c>)
 80052ec:	4293      	cmp	r3, r2
 80052ee:	d049      	beq.n	8005384 <HAL_DMA_DeInit+0x674>
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	4a52      	ldr	r2, [pc, #328]	; (8005440 <HAL_DMA_DeInit+0x730>)
 80052f6:	4293      	cmp	r3, r2
 80052f8:	d042      	beq.n	8005380 <HAL_DMA_DeInit+0x670>
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	4a51      	ldr	r2, [pc, #324]	; (8005444 <HAL_DMA_DeInit+0x734>)
 8005300:	4293      	cmp	r3, r2
 8005302:	d03a      	beq.n	800537a <HAL_DMA_DeInit+0x66a>
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	4a4f      	ldr	r2, [pc, #316]	; (8005448 <HAL_DMA_DeInit+0x738>)
 800530a:	4293      	cmp	r3, r2
 800530c:	d032      	beq.n	8005374 <HAL_DMA_DeInit+0x664>
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	4a4e      	ldr	r2, [pc, #312]	; (800544c <HAL_DMA_DeInit+0x73c>)
 8005314:	4293      	cmp	r3, r2
 8005316:	d02a      	beq.n	800536e <HAL_DMA_DeInit+0x65e>
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	4a4c      	ldr	r2, [pc, #304]	; (8005450 <HAL_DMA_DeInit+0x740>)
 800531e:	4293      	cmp	r3, r2
 8005320:	d022      	beq.n	8005368 <HAL_DMA_DeInit+0x658>
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	4a4b      	ldr	r2, [pc, #300]	; (8005454 <HAL_DMA_DeInit+0x744>)
 8005328:	4293      	cmp	r3, r2
 800532a:	d01a      	beq.n	8005362 <HAL_DMA_DeInit+0x652>
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	4a49      	ldr	r2, [pc, #292]	; (8005458 <HAL_DMA_DeInit+0x748>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d012      	beq.n	800535c <HAL_DMA_DeInit+0x64c>
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	4a48      	ldr	r2, [pc, #288]	; (800545c <HAL_DMA_DeInit+0x74c>)
 800533c:	4293      	cmp	r3, r2
 800533e:	d00a      	beq.n	8005356 <HAL_DMA_DeInit+0x646>
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	4a46      	ldr	r2, [pc, #280]	; (8005460 <HAL_DMA_DeInit+0x750>)
 8005346:	4293      	cmp	r3, r2
 8005348:	d102      	bne.n	8005350 <HAL_DMA_DeInit+0x640>
 800534a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800534e:	e01e      	b.n	800538e <HAL_DMA_DeInit+0x67e>
 8005350:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005354:	e01b      	b.n	800538e <HAL_DMA_DeInit+0x67e>
 8005356:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800535a:	e018      	b.n	800538e <HAL_DMA_DeInit+0x67e>
 800535c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005360:	e015      	b.n	800538e <HAL_DMA_DeInit+0x67e>
 8005362:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005366:	e012      	b.n	800538e <HAL_DMA_DeInit+0x67e>
 8005368:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800536c:	e00f      	b.n	800538e <HAL_DMA_DeInit+0x67e>
 800536e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005372:	e00c      	b.n	800538e <HAL_DMA_DeInit+0x67e>
 8005374:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005378:	e009      	b.n	800538e <HAL_DMA_DeInit+0x67e>
 800537a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800537e:	e006      	b.n	800538e <HAL_DMA_DeInit+0x67e>
 8005380:	2320      	movs	r3, #32
 8005382:	e004      	b.n	800538e <HAL_DMA_DeInit+0x67e>
 8005384:	2320      	movs	r3, #32
 8005386:	e002      	b.n	800538e <HAL_DMA_DeInit+0x67e>
 8005388:	2320      	movs	r3, #32
 800538a:	e000      	b.n	800538e <HAL_DMA_DeInit+0x67e>
 800538c:	2320      	movs	r3, #32
 800538e:	4a37      	ldr	r2, [pc, #220]	; (800546c <HAL_DMA_DeInit+0x75c>)
 8005390:	60d3      	str	r3, [r2, #12]
 8005392:	e07f      	b.n	8005494 <HAL_DMA_DeInit+0x784>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	4a26      	ldr	r2, [pc, #152]	; (8005434 <HAL_DMA_DeInit+0x724>)
 800539a:	4293      	cmp	r3, r2
 800539c:	d077      	beq.n	800548e <HAL_DMA_DeInit+0x77e>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	4a25      	ldr	r2, [pc, #148]	; (8005438 <HAL_DMA_DeInit+0x728>)
 80053a4:	4293      	cmp	r3, r2
 80053a6:	d070      	beq.n	800548a <HAL_DMA_DeInit+0x77a>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	4a23      	ldr	r2, [pc, #140]	; (800543c <HAL_DMA_DeInit+0x72c>)
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d069      	beq.n	8005486 <HAL_DMA_DeInit+0x776>
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	4a22      	ldr	r2, [pc, #136]	; (8005440 <HAL_DMA_DeInit+0x730>)
 80053b8:	4293      	cmp	r3, r2
 80053ba:	d062      	beq.n	8005482 <HAL_DMA_DeInit+0x772>
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	4a20      	ldr	r2, [pc, #128]	; (8005444 <HAL_DMA_DeInit+0x734>)
 80053c2:	4293      	cmp	r3, r2
 80053c4:	d05a      	beq.n	800547c <HAL_DMA_DeInit+0x76c>
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	4a1f      	ldr	r2, [pc, #124]	; (8005448 <HAL_DMA_DeInit+0x738>)
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d052      	beq.n	8005476 <HAL_DMA_DeInit+0x766>
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	4a1d      	ldr	r2, [pc, #116]	; (800544c <HAL_DMA_DeInit+0x73c>)
 80053d6:	4293      	cmp	r3, r2
 80053d8:	d04a      	beq.n	8005470 <HAL_DMA_DeInit+0x760>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	4a1c      	ldr	r2, [pc, #112]	; (8005450 <HAL_DMA_DeInit+0x740>)
 80053e0:	4293      	cmp	r3, r2
 80053e2:	d022      	beq.n	800542a <HAL_DMA_DeInit+0x71a>
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	4a1a      	ldr	r2, [pc, #104]	; (8005454 <HAL_DMA_DeInit+0x744>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d01a      	beq.n	8005424 <HAL_DMA_DeInit+0x714>
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	4a19      	ldr	r2, [pc, #100]	; (8005458 <HAL_DMA_DeInit+0x748>)
 80053f4:	4293      	cmp	r3, r2
 80053f6:	d012      	beq.n	800541e <HAL_DMA_DeInit+0x70e>
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	4a17      	ldr	r2, [pc, #92]	; (800545c <HAL_DMA_DeInit+0x74c>)
 80053fe:	4293      	cmp	r3, r2
 8005400:	d00a      	beq.n	8005418 <HAL_DMA_DeInit+0x708>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	4a16      	ldr	r2, [pc, #88]	; (8005460 <HAL_DMA_DeInit+0x750>)
 8005408:	4293      	cmp	r3, r2
 800540a:	d102      	bne.n	8005412 <HAL_DMA_DeInit+0x702>
 800540c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005410:	e03e      	b.n	8005490 <HAL_DMA_DeInit+0x780>
 8005412:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005416:	e03b      	b.n	8005490 <HAL_DMA_DeInit+0x780>
 8005418:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800541c:	e038      	b.n	8005490 <HAL_DMA_DeInit+0x780>
 800541e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005422:	e035      	b.n	8005490 <HAL_DMA_DeInit+0x780>
 8005424:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005428:	e032      	b.n	8005490 <HAL_DMA_DeInit+0x780>
 800542a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800542e:	e02f      	b.n	8005490 <HAL_DMA_DeInit+0x780>
 8005430:	400260b8 	.word	0x400260b8
 8005434:	40026010 	.word	0x40026010
 8005438:	40026410 	.word	0x40026410
 800543c:	40026070 	.word	0x40026070
 8005440:	40026470 	.word	0x40026470
 8005444:	40026028 	.word	0x40026028
 8005448:	40026428 	.word	0x40026428
 800544c:	40026088 	.word	0x40026088
 8005450:	40026488 	.word	0x40026488
 8005454:	40026040 	.word	0x40026040
 8005458:	40026440 	.word	0x40026440
 800545c:	400260a0 	.word	0x400260a0
 8005460:	400264a0 	.word	0x400264a0
 8005464:	40026400 	.word	0x40026400
 8005468:	40026058 	.word	0x40026058
 800546c:	40026000 	.word	0x40026000
 8005470:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005474:	e00c      	b.n	8005490 <HAL_DMA_DeInit+0x780>
 8005476:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800547a:	e009      	b.n	8005490 <HAL_DMA_DeInit+0x780>
 800547c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005480:	e006      	b.n	8005490 <HAL_DMA_DeInit+0x780>
 8005482:	2320      	movs	r3, #32
 8005484:	e004      	b.n	8005490 <HAL_DMA_DeInit+0x780>
 8005486:	2320      	movs	r3, #32
 8005488:	e002      	b.n	8005490 <HAL_DMA_DeInit+0x780>
 800548a:	2320      	movs	r3, #32
 800548c:	e000      	b.n	8005490 <HAL_DMA_DeInit+0x780>
 800548e:	2320      	movs	r3, #32
 8005490:	4a8a      	ldr	r2, [pc, #552]	; (80056bc <HAL_DMA_DeInit+0x9ac>)
 8005492:	6093      	str	r3, [r2, #8]
	__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	461a      	mov	r2, r3
 800549a:	4b89      	ldr	r3, [pc, #548]	; (80056c0 <HAL_DMA_DeInit+0x9b0>)
 800549c:	429a      	cmp	r2, r3
 800549e:	d960      	bls.n	8005562 <HAL_DMA_DeInit+0x852>
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	4a87      	ldr	r2, [pc, #540]	; (80056c4 <HAL_DMA_DeInit+0x9b4>)
 80054a6:	4293      	cmp	r3, r2
 80054a8:	d057      	beq.n	800555a <HAL_DMA_DeInit+0x84a>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	4a86      	ldr	r2, [pc, #536]	; (80056c8 <HAL_DMA_DeInit+0x9b8>)
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d050      	beq.n	8005556 <HAL_DMA_DeInit+0x846>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	4a84      	ldr	r2, [pc, #528]	; (80056cc <HAL_DMA_DeInit+0x9bc>)
 80054ba:	4293      	cmp	r3, r2
 80054bc:	d049      	beq.n	8005552 <HAL_DMA_DeInit+0x842>
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	4a83      	ldr	r2, [pc, #524]	; (80056d0 <HAL_DMA_DeInit+0x9c0>)
 80054c4:	4293      	cmp	r3, r2
 80054c6:	d042      	beq.n	800554e <HAL_DMA_DeInit+0x83e>
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	4a81      	ldr	r2, [pc, #516]	; (80056d4 <HAL_DMA_DeInit+0x9c4>)
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d03a      	beq.n	8005548 <HAL_DMA_DeInit+0x838>
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	4a80      	ldr	r2, [pc, #512]	; (80056d8 <HAL_DMA_DeInit+0x9c8>)
 80054d8:	4293      	cmp	r3, r2
 80054da:	d032      	beq.n	8005542 <HAL_DMA_DeInit+0x832>
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	4a7e      	ldr	r2, [pc, #504]	; (80056dc <HAL_DMA_DeInit+0x9cc>)
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d02a      	beq.n	800553c <HAL_DMA_DeInit+0x82c>
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	4a7d      	ldr	r2, [pc, #500]	; (80056e0 <HAL_DMA_DeInit+0x9d0>)
 80054ec:	4293      	cmp	r3, r2
 80054ee:	d022      	beq.n	8005536 <HAL_DMA_DeInit+0x826>
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	4a7b      	ldr	r2, [pc, #492]	; (80056e4 <HAL_DMA_DeInit+0x9d4>)
 80054f6:	4293      	cmp	r3, r2
 80054f8:	d01a      	beq.n	8005530 <HAL_DMA_DeInit+0x820>
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	4a7a      	ldr	r2, [pc, #488]	; (80056e8 <HAL_DMA_DeInit+0x9d8>)
 8005500:	4293      	cmp	r3, r2
 8005502:	d012      	beq.n	800552a <HAL_DMA_DeInit+0x81a>
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	4a78      	ldr	r2, [pc, #480]	; (80056ec <HAL_DMA_DeInit+0x9dc>)
 800550a:	4293      	cmp	r3, r2
 800550c:	d00a      	beq.n	8005524 <HAL_DMA_DeInit+0x814>
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	4a77      	ldr	r2, [pc, #476]	; (80056f0 <HAL_DMA_DeInit+0x9e0>)
 8005514:	4293      	cmp	r3, r2
 8005516:	d102      	bne.n	800551e <HAL_DMA_DeInit+0x80e>
 8005518:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800551c:	e01e      	b.n	800555c <HAL_DMA_DeInit+0x84c>
 800551e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005522:	e01b      	b.n	800555c <HAL_DMA_DeInit+0x84c>
 8005524:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005528:	e018      	b.n	800555c <HAL_DMA_DeInit+0x84c>
 800552a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800552e:	e015      	b.n	800555c <HAL_DMA_DeInit+0x84c>
 8005530:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005534:	e012      	b.n	800555c <HAL_DMA_DeInit+0x84c>
 8005536:	f44f 7300 	mov.w	r3, #512	; 0x200
 800553a:	e00f      	b.n	800555c <HAL_DMA_DeInit+0x84c>
 800553c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005540:	e00c      	b.n	800555c <HAL_DMA_DeInit+0x84c>
 8005542:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005546:	e009      	b.n	800555c <HAL_DMA_DeInit+0x84c>
 8005548:	f44f 7300 	mov.w	r3, #512	; 0x200
 800554c:	e006      	b.n	800555c <HAL_DMA_DeInit+0x84c>
 800554e:	2308      	movs	r3, #8
 8005550:	e004      	b.n	800555c <HAL_DMA_DeInit+0x84c>
 8005552:	2308      	movs	r3, #8
 8005554:	e002      	b.n	800555c <HAL_DMA_DeInit+0x84c>
 8005556:	2308      	movs	r3, #8
 8005558:	e000      	b.n	800555c <HAL_DMA_DeInit+0x84c>
 800555a:	2308      	movs	r3, #8
 800555c:	4a65      	ldr	r2, [pc, #404]	; (80056f4 <HAL_DMA_DeInit+0x9e4>)
 800555e:	60d3      	str	r3, [r2, #12]
 8005560:	e150      	b.n	8005804 <HAL_DMA_DeInit+0xaf4>
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	461a      	mov	r2, r3
 8005568:	4b63      	ldr	r3, [pc, #396]	; (80056f8 <HAL_DMA_DeInit+0x9e8>)
 800556a:	429a      	cmp	r2, r3
 800556c:	d960      	bls.n	8005630 <HAL_DMA_DeInit+0x920>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	4a54      	ldr	r2, [pc, #336]	; (80056c4 <HAL_DMA_DeInit+0x9b4>)
 8005574:	4293      	cmp	r3, r2
 8005576:	d057      	beq.n	8005628 <HAL_DMA_DeInit+0x918>
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	4a52      	ldr	r2, [pc, #328]	; (80056c8 <HAL_DMA_DeInit+0x9b8>)
 800557e:	4293      	cmp	r3, r2
 8005580:	d050      	beq.n	8005624 <HAL_DMA_DeInit+0x914>
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	4a51      	ldr	r2, [pc, #324]	; (80056cc <HAL_DMA_DeInit+0x9bc>)
 8005588:	4293      	cmp	r3, r2
 800558a:	d049      	beq.n	8005620 <HAL_DMA_DeInit+0x910>
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	4a4f      	ldr	r2, [pc, #316]	; (80056d0 <HAL_DMA_DeInit+0x9c0>)
 8005592:	4293      	cmp	r3, r2
 8005594:	d042      	beq.n	800561c <HAL_DMA_DeInit+0x90c>
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	4a4e      	ldr	r2, [pc, #312]	; (80056d4 <HAL_DMA_DeInit+0x9c4>)
 800559c:	4293      	cmp	r3, r2
 800559e:	d03a      	beq.n	8005616 <HAL_DMA_DeInit+0x906>
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	4a4c      	ldr	r2, [pc, #304]	; (80056d8 <HAL_DMA_DeInit+0x9c8>)
 80055a6:	4293      	cmp	r3, r2
 80055a8:	d032      	beq.n	8005610 <HAL_DMA_DeInit+0x900>
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	4a4b      	ldr	r2, [pc, #300]	; (80056dc <HAL_DMA_DeInit+0x9cc>)
 80055b0:	4293      	cmp	r3, r2
 80055b2:	d02a      	beq.n	800560a <HAL_DMA_DeInit+0x8fa>
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	4a49      	ldr	r2, [pc, #292]	; (80056e0 <HAL_DMA_DeInit+0x9d0>)
 80055ba:	4293      	cmp	r3, r2
 80055bc:	d022      	beq.n	8005604 <HAL_DMA_DeInit+0x8f4>
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	4a48      	ldr	r2, [pc, #288]	; (80056e4 <HAL_DMA_DeInit+0x9d4>)
 80055c4:	4293      	cmp	r3, r2
 80055c6:	d01a      	beq.n	80055fe <HAL_DMA_DeInit+0x8ee>
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	4a46      	ldr	r2, [pc, #280]	; (80056e8 <HAL_DMA_DeInit+0x9d8>)
 80055ce:	4293      	cmp	r3, r2
 80055d0:	d012      	beq.n	80055f8 <HAL_DMA_DeInit+0x8e8>
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	4a45      	ldr	r2, [pc, #276]	; (80056ec <HAL_DMA_DeInit+0x9dc>)
 80055d8:	4293      	cmp	r3, r2
 80055da:	d00a      	beq.n	80055f2 <HAL_DMA_DeInit+0x8e2>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	4a43      	ldr	r2, [pc, #268]	; (80056f0 <HAL_DMA_DeInit+0x9e0>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d102      	bne.n	80055ec <HAL_DMA_DeInit+0x8dc>
 80055e6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80055ea:	e01e      	b.n	800562a <HAL_DMA_DeInit+0x91a>
 80055ec:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80055f0:	e01b      	b.n	800562a <HAL_DMA_DeInit+0x91a>
 80055f2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80055f6:	e018      	b.n	800562a <HAL_DMA_DeInit+0x91a>
 80055f8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80055fc:	e015      	b.n	800562a <HAL_DMA_DeInit+0x91a>
 80055fe:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005602:	e012      	b.n	800562a <HAL_DMA_DeInit+0x91a>
 8005604:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005608:	e00f      	b.n	800562a <HAL_DMA_DeInit+0x91a>
 800560a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800560e:	e00c      	b.n	800562a <HAL_DMA_DeInit+0x91a>
 8005610:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005614:	e009      	b.n	800562a <HAL_DMA_DeInit+0x91a>
 8005616:	f44f 7300 	mov.w	r3, #512	; 0x200
 800561a:	e006      	b.n	800562a <HAL_DMA_DeInit+0x91a>
 800561c:	2308      	movs	r3, #8
 800561e:	e004      	b.n	800562a <HAL_DMA_DeInit+0x91a>
 8005620:	2308      	movs	r3, #8
 8005622:	e002      	b.n	800562a <HAL_DMA_DeInit+0x91a>
 8005624:	2308      	movs	r3, #8
 8005626:	e000      	b.n	800562a <HAL_DMA_DeInit+0x91a>
 8005628:	2308      	movs	r3, #8
 800562a:	4a32      	ldr	r2, [pc, #200]	; (80056f4 <HAL_DMA_DeInit+0x9e4>)
 800562c:	6093      	str	r3, [r2, #8]
 800562e:	e0e9      	b.n	8005804 <HAL_DMA_DeInit+0xaf4>
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	461a      	mov	r2, r3
 8005636:	4b31      	ldr	r3, [pc, #196]	; (80056fc <HAL_DMA_DeInit+0x9ec>)
 8005638:	429a      	cmp	r2, r3
 800563a:	f240 8083 	bls.w	8005744 <HAL_DMA_DeInit+0xa34>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	4a20      	ldr	r2, [pc, #128]	; (80056c4 <HAL_DMA_DeInit+0x9b4>)
 8005644:	4293      	cmp	r3, r2
 8005646:	d079      	beq.n	800573c <HAL_DMA_DeInit+0xa2c>
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	4a1e      	ldr	r2, [pc, #120]	; (80056c8 <HAL_DMA_DeInit+0x9b8>)
 800564e:	4293      	cmp	r3, r2
 8005650:	d072      	beq.n	8005738 <HAL_DMA_DeInit+0xa28>
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	4a1d      	ldr	r2, [pc, #116]	; (80056cc <HAL_DMA_DeInit+0x9bc>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d06b      	beq.n	8005734 <HAL_DMA_DeInit+0xa24>
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	4a1b      	ldr	r2, [pc, #108]	; (80056d0 <HAL_DMA_DeInit+0x9c0>)
 8005662:	4293      	cmp	r3, r2
 8005664:	d064      	beq.n	8005730 <HAL_DMA_DeInit+0xa20>
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	4a1a      	ldr	r2, [pc, #104]	; (80056d4 <HAL_DMA_DeInit+0x9c4>)
 800566c:	4293      	cmp	r3, r2
 800566e:	d05c      	beq.n	800572a <HAL_DMA_DeInit+0xa1a>
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	4a18      	ldr	r2, [pc, #96]	; (80056d8 <HAL_DMA_DeInit+0x9c8>)
 8005676:	4293      	cmp	r3, r2
 8005678:	d054      	beq.n	8005724 <HAL_DMA_DeInit+0xa14>
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	4a17      	ldr	r2, [pc, #92]	; (80056dc <HAL_DMA_DeInit+0x9cc>)
 8005680:	4293      	cmp	r3, r2
 8005682:	d04c      	beq.n	800571e <HAL_DMA_DeInit+0xa0e>
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	4a15      	ldr	r2, [pc, #84]	; (80056e0 <HAL_DMA_DeInit+0x9d0>)
 800568a:	4293      	cmp	r3, r2
 800568c:	d044      	beq.n	8005718 <HAL_DMA_DeInit+0xa08>
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	4a14      	ldr	r2, [pc, #80]	; (80056e4 <HAL_DMA_DeInit+0x9d4>)
 8005694:	4293      	cmp	r3, r2
 8005696:	d03c      	beq.n	8005712 <HAL_DMA_DeInit+0xa02>
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	4a12      	ldr	r2, [pc, #72]	; (80056e8 <HAL_DMA_DeInit+0x9d8>)
 800569e:	4293      	cmp	r3, r2
 80056a0:	d034      	beq.n	800570c <HAL_DMA_DeInit+0x9fc>
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	4a11      	ldr	r2, [pc, #68]	; (80056ec <HAL_DMA_DeInit+0x9dc>)
 80056a8:	4293      	cmp	r3, r2
 80056aa:	d02c      	beq.n	8005706 <HAL_DMA_DeInit+0x9f6>
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	4a0f      	ldr	r2, [pc, #60]	; (80056f0 <HAL_DMA_DeInit+0x9e0>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d124      	bne.n	8005700 <HAL_DMA_DeInit+0x9f0>
 80056b6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80056ba:	e040      	b.n	800573e <HAL_DMA_DeInit+0xa2e>
 80056bc:	40026000 	.word	0x40026000
 80056c0:	40026458 	.word	0x40026458
 80056c4:	40026010 	.word	0x40026010
 80056c8:	40026410 	.word	0x40026410
 80056cc:	40026070 	.word	0x40026070
 80056d0:	40026470 	.word	0x40026470
 80056d4:	40026028 	.word	0x40026028
 80056d8:	40026428 	.word	0x40026428
 80056dc:	40026088 	.word	0x40026088
 80056e0:	40026488 	.word	0x40026488
 80056e4:	40026040 	.word	0x40026040
 80056e8:	40026440 	.word	0x40026440
 80056ec:	400260a0 	.word	0x400260a0
 80056f0:	400264a0 	.word	0x400264a0
 80056f4:	40026400 	.word	0x40026400
 80056f8:	400260b8 	.word	0x400260b8
 80056fc:	40026058 	.word	0x40026058
 8005700:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005704:	e01b      	b.n	800573e <HAL_DMA_DeInit+0xa2e>
 8005706:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800570a:	e018      	b.n	800573e <HAL_DMA_DeInit+0xa2e>
 800570c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005710:	e015      	b.n	800573e <HAL_DMA_DeInit+0xa2e>
 8005712:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005716:	e012      	b.n	800573e <HAL_DMA_DeInit+0xa2e>
 8005718:	f44f 7300 	mov.w	r3, #512	; 0x200
 800571c:	e00f      	b.n	800573e <HAL_DMA_DeInit+0xa2e>
 800571e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005722:	e00c      	b.n	800573e <HAL_DMA_DeInit+0xa2e>
 8005724:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005728:	e009      	b.n	800573e <HAL_DMA_DeInit+0xa2e>
 800572a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800572e:	e006      	b.n	800573e <HAL_DMA_DeInit+0xa2e>
 8005730:	2308      	movs	r3, #8
 8005732:	e004      	b.n	800573e <HAL_DMA_DeInit+0xa2e>
 8005734:	2308      	movs	r3, #8
 8005736:	e002      	b.n	800573e <HAL_DMA_DeInit+0xa2e>
 8005738:	2308      	movs	r3, #8
 800573a:	e000      	b.n	800573e <HAL_DMA_DeInit+0xa2e>
 800573c:	2308      	movs	r3, #8
 800573e:	4a8a      	ldr	r2, [pc, #552]	; (8005968 <HAL_DMA_DeInit+0xc58>)
 8005740:	60d3      	str	r3, [r2, #12]
 8005742:	e05f      	b.n	8005804 <HAL_DMA_DeInit+0xaf4>
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	4a88      	ldr	r2, [pc, #544]	; (800596c <HAL_DMA_DeInit+0xc5c>)
 800574a:	4293      	cmp	r3, r2
 800574c:	d057      	beq.n	80057fe <HAL_DMA_DeInit+0xaee>
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	4a87      	ldr	r2, [pc, #540]	; (8005970 <HAL_DMA_DeInit+0xc60>)
 8005754:	4293      	cmp	r3, r2
 8005756:	d050      	beq.n	80057fa <HAL_DMA_DeInit+0xaea>
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	4a85      	ldr	r2, [pc, #532]	; (8005974 <HAL_DMA_DeInit+0xc64>)
 800575e:	4293      	cmp	r3, r2
 8005760:	d049      	beq.n	80057f6 <HAL_DMA_DeInit+0xae6>
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	4a84      	ldr	r2, [pc, #528]	; (8005978 <HAL_DMA_DeInit+0xc68>)
 8005768:	4293      	cmp	r3, r2
 800576a:	d042      	beq.n	80057f2 <HAL_DMA_DeInit+0xae2>
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	4a82      	ldr	r2, [pc, #520]	; (800597c <HAL_DMA_DeInit+0xc6c>)
 8005772:	4293      	cmp	r3, r2
 8005774:	d03a      	beq.n	80057ec <HAL_DMA_DeInit+0xadc>
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	4a81      	ldr	r2, [pc, #516]	; (8005980 <HAL_DMA_DeInit+0xc70>)
 800577c:	4293      	cmp	r3, r2
 800577e:	d032      	beq.n	80057e6 <HAL_DMA_DeInit+0xad6>
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	4a7f      	ldr	r2, [pc, #508]	; (8005984 <HAL_DMA_DeInit+0xc74>)
 8005786:	4293      	cmp	r3, r2
 8005788:	d02a      	beq.n	80057e0 <HAL_DMA_DeInit+0xad0>
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	4a7e      	ldr	r2, [pc, #504]	; (8005988 <HAL_DMA_DeInit+0xc78>)
 8005790:	4293      	cmp	r3, r2
 8005792:	d022      	beq.n	80057da <HAL_DMA_DeInit+0xaca>
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	4a7c      	ldr	r2, [pc, #496]	; (800598c <HAL_DMA_DeInit+0xc7c>)
 800579a:	4293      	cmp	r3, r2
 800579c:	d01a      	beq.n	80057d4 <HAL_DMA_DeInit+0xac4>
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	4a7b      	ldr	r2, [pc, #492]	; (8005990 <HAL_DMA_DeInit+0xc80>)
 80057a4:	4293      	cmp	r3, r2
 80057a6:	d012      	beq.n	80057ce <HAL_DMA_DeInit+0xabe>
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	4a79      	ldr	r2, [pc, #484]	; (8005994 <HAL_DMA_DeInit+0xc84>)
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d00a      	beq.n	80057c8 <HAL_DMA_DeInit+0xab8>
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	4a78      	ldr	r2, [pc, #480]	; (8005998 <HAL_DMA_DeInit+0xc88>)
 80057b8:	4293      	cmp	r3, r2
 80057ba:	d102      	bne.n	80057c2 <HAL_DMA_DeInit+0xab2>
 80057bc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80057c0:	e01e      	b.n	8005800 <HAL_DMA_DeInit+0xaf0>
 80057c2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80057c6:	e01b      	b.n	8005800 <HAL_DMA_DeInit+0xaf0>
 80057c8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80057cc:	e018      	b.n	8005800 <HAL_DMA_DeInit+0xaf0>
 80057ce:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80057d2:	e015      	b.n	8005800 <HAL_DMA_DeInit+0xaf0>
 80057d4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80057d8:	e012      	b.n	8005800 <HAL_DMA_DeInit+0xaf0>
 80057da:	f44f 7300 	mov.w	r3, #512	; 0x200
 80057de:	e00f      	b.n	8005800 <HAL_DMA_DeInit+0xaf0>
 80057e0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80057e4:	e00c      	b.n	8005800 <HAL_DMA_DeInit+0xaf0>
 80057e6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80057ea:	e009      	b.n	8005800 <HAL_DMA_DeInit+0xaf0>
 80057ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80057f0:	e006      	b.n	8005800 <HAL_DMA_DeInit+0xaf0>
 80057f2:	2308      	movs	r3, #8
 80057f4:	e004      	b.n	8005800 <HAL_DMA_DeInit+0xaf0>
 80057f6:	2308      	movs	r3, #8
 80057f8:	e002      	b.n	8005800 <HAL_DMA_DeInit+0xaf0>
 80057fa:	2308      	movs	r3, #8
 80057fc:	e000      	b.n	8005800 <HAL_DMA_DeInit+0xaf0>
 80057fe:	2308      	movs	r3, #8
 8005800:	4a59      	ldr	r2, [pc, #356]	; (8005968 <HAL_DMA_DeInit+0xc58>)
 8005802:	6093      	str	r3, [r2, #8]
	__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	461a      	mov	r2, r3
 800580a:	4b64      	ldr	r3, [pc, #400]	; (800599c <HAL_DMA_DeInit+0xc8c>)
 800580c:	429a      	cmp	r2, r3
 800580e:	d95c      	bls.n	80058ca <HAL_DMA_DeInit+0xbba>
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	4a55      	ldr	r2, [pc, #340]	; (800596c <HAL_DMA_DeInit+0xc5c>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d053      	beq.n	80058c2 <HAL_DMA_DeInit+0xbb2>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	4a54      	ldr	r2, [pc, #336]	; (8005970 <HAL_DMA_DeInit+0xc60>)
 8005820:	4293      	cmp	r3, r2
 8005822:	d04c      	beq.n	80058be <HAL_DMA_DeInit+0xbae>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	4a52      	ldr	r2, [pc, #328]	; (8005974 <HAL_DMA_DeInit+0xc64>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d045      	beq.n	80058ba <HAL_DMA_DeInit+0xbaa>
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	4a51      	ldr	r2, [pc, #324]	; (8005978 <HAL_DMA_DeInit+0xc68>)
 8005834:	4293      	cmp	r3, r2
 8005836:	d03e      	beq.n	80058b6 <HAL_DMA_DeInit+0xba6>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	4a4f      	ldr	r2, [pc, #316]	; (800597c <HAL_DMA_DeInit+0xc6c>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d037      	beq.n	80058b2 <HAL_DMA_DeInit+0xba2>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	4a4e      	ldr	r2, [pc, #312]	; (8005980 <HAL_DMA_DeInit+0xc70>)
 8005848:	4293      	cmp	r3, r2
 800584a:	d030      	beq.n	80058ae <HAL_DMA_DeInit+0xb9e>
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	4a4c      	ldr	r2, [pc, #304]	; (8005984 <HAL_DMA_DeInit+0xc74>)
 8005852:	4293      	cmp	r3, r2
 8005854:	d029      	beq.n	80058aa <HAL_DMA_DeInit+0xb9a>
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	4a4b      	ldr	r2, [pc, #300]	; (8005988 <HAL_DMA_DeInit+0xc78>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d022      	beq.n	80058a6 <HAL_DMA_DeInit+0xb96>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	4a49      	ldr	r2, [pc, #292]	; (800598c <HAL_DMA_DeInit+0xc7c>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d01a      	beq.n	80058a0 <HAL_DMA_DeInit+0xb90>
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	4a48      	ldr	r2, [pc, #288]	; (8005990 <HAL_DMA_DeInit+0xc80>)
 8005870:	4293      	cmp	r3, r2
 8005872:	d012      	beq.n	800589a <HAL_DMA_DeInit+0xb8a>
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	4a46      	ldr	r2, [pc, #280]	; (8005994 <HAL_DMA_DeInit+0xc84>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d00a      	beq.n	8005894 <HAL_DMA_DeInit+0xb84>
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	4a45      	ldr	r2, [pc, #276]	; (8005998 <HAL_DMA_DeInit+0xc88>)
 8005884:	4293      	cmp	r3, r2
 8005886:	d102      	bne.n	800588e <HAL_DMA_DeInit+0xb7e>
 8005888:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800588c:	e01a      	b.n	80058c4 <HAL_DMA_DeInit+0xbb4>
 800588e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005892:	e017      	b.n	80058c4 <HAL_DMA_DeInit+0xbb4>
 8005894:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005898:	e014      	b.n	80058c4 <HAL_DMA_DeInit+0xbb4>
 800589a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800589e:	e011      	b.n	80058c4 <HAL_DMA_DeInit+0xbb4>
 80058a0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80058a4:	e00e      	b.n	80058c4 <HAL_DMA_DeInit+0xbb4>
 80058a6:	2340      	movs	r3, #64	; 0x40
 80058a8:	e00c      	b.n	80058c4 <HAL_DMA_DeInit+0xbb4>
 80058aa:	2340      	movs	r3, #64	; 0x40
 80058ac:	e00a      	b.n	80058c4 <HAL_DMA_DeInit+0xbb4>
 80058ae:	2340      	movs	r3, #64	; 0x40
 80058b0:	e008      	b.n	80058c4 <HAL_DMA_DeInit+0xbb4>
 80058b2:	2340      	movs	r3, #64	; 0x40
 80058b4:	e006      	b.n	80058c4 <HAL_DMA_DeInit+0xbb4>
 80058b6:	4b3a      	ldr	r3, [pc, #232]	; (80059a0 <HAL_DMA_DeInit+0xc90>)
 80058b8:	e004      	b.n	80058c4 <HAL_DMA_DeInit+0xbb4>
 80058ba:	4b39      	ldr	r3, [pc, #228]	; (80059a0 <HAL_DMA_DeInit+0xc90>)
 80058bc:	e002      	b.n	80058c4 <HAL_DMA_DeInit+0xbb4>
 80058be:	4b38      	ldr	r3, [pc, #224]	; (80059a0 <HAL_DMA_DeInit+0xc90>)
 80058c0:	e000      	b.n	80058c4 <HAL_DMA_DeInit+0xbb4>
 80058c2:	4b37      	ldr	r3, [pc, #220]	; (80059a0 <HAL_DMA_DeInit+0xc90>)
 80058c4:	4a37      	ldr	r2, [pc, #220]	; (80059a4 <HAL_DMA_DeInit+0xc94>)
 80058c6:	60d3      	str	r3, [r2, #12]
 80058c8:	e144      	b.n	8005b54 <HAL_DMA_DeInit+0xe44>
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	461a      	mov	r2, r3
 80058d0:	4b35      	ldr	r3, [pc, #212]	; (80059a8 <HAL_DMA_DeInit+0xc98>)
 80058d2:	429a      	cmp	r2, r3
 80058d4:	d97f      	bls.n	80059d6 <HAL_DMA_DeInit+0xcc6>
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	4a24      	ldr	r2, [pc, #144]	; (800596c <HAL_DMA_DeInit+0xc5c>)
 80058dc:	4293      	cmp	r3, r2
 80058de:	d076      	beq.n	80059ce <HAL_DMA_DeInit+0xcbe>
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	4a22      	ldr	r2, [pc, #136]	; (8005970 <HAL_DMA_DeInit+0xc60>)
 80058e6:	4293      	cmp	r3, r2
 80058e8:	d06f      	beq.n	80059ca <HAL_DMA_DeInit+0xcba>
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	4a21      	ldr	r2, [pc, #132]	; (8005974 <HAL_DMA_DeInit+0xc64>)
 80058f0:	4293      	cmp	r3, r2
 80058f2:	d068      	beq.n	80059c6 <HAL_DMA_DeInit+0xcb6>
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	4a1f      	ldr	r2, [pc, #124]	; (8005978 <HAL_DMA_DeInit+0xc68>)
 80058fa:	4293      	cmp	r3, r2
 80058fc:	d061      	beq.n	80059c2 <HAL_DMA_DeInit+0xcb2>
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	4a1e      	ldr	r2, [pc, #120]	; (800597c <HAL_DMA_DeInit+0xc6c>)
 8005904:	4293      	cmp	r3, r2
 8005906:	d05a      	beq.n	80059be <HAL_DMA_DeInit+0xcae>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	4a1c      	ldr	r2, [pc, #112]	; (8005980 <HAL_DMA_DeInit+0xc70>)
 800590e:	4293      	cmp	r3, r2
 8005910:	d053      	beq.n	80059ba <HAL_DMA_DeInit+0xcaa>
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	4a1b      	ldr	r2, [pc, #108]	; (8005984 <HAL_DMA_DeInit+0xc74>)
 8005918:	4293      	cmp	r3, r2
 800591a:	d04c      	beq.n	80059b6 <HAL_DMA_DeInit+0xca6>
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	4a19      	ldr	r2, [pc, #100]	; (8005988 <HAL_DMA_DeInit+0xc78>)
 8005922:	4293      	cmp	r3, r2
 8005924:	d045      	beq.n	80059b2 <HAL_DMA_DeInit+0xca2>
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	4a18      	ldr	r2, [pc, #96]	; (800598c <HAL_DMA_DeInit+0xc7c>)
 800592c:	4293      	cmp	r3, r2
 800592e:	d03d      	beq.n	80059ac <HAL_DMA_DeInit+0xc9c>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	4a16      	ldr	r2, [pc, #88]	; (8005990 <HAL_DMA_DeInit+0xc80>)
 8005936:	4293      	cmp	r3, r2
 8005938:	d012      	beq.n	8005960 <HAL_DMA_DeInit+0xc50>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	4a15      	ldr	r2, [pc, #84]	; (8005994 <HAL_DMA_DeInit+0xc84>)
 8005940:	4293      	cmp	r3, r2
 8005942:	d00a      	beq.n	800595a <HAL_DMA_DeInit+0xc4a>
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	4a13      	ldr	r2, [pc, #76]	; (8005998 <HAL_DMA_DeInit+0xc88>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d102      	bne.n	8005954 <HAL_DMA_DeInit+0xc44>
 800594e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005952:	e03d      	b.n	80059d0 <HAL_DMA_DeInit+0xcc0>
 8005954:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005958:	e03a      	b.n	80059d0 <HAL_DMA_DeInit+0xcc0>
 800595a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800595e:	e037      	b.n	80059d0 <HAL_DMA_DeInit+0xcc0>
 8005960:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005964:	e034      	b.n	80059d0 <HAL_DMA_DeInit+0xcc0>
 8005966:	bf00      	nop
 8005968:	40026000 	.word	0x40026000
 800596c:	40026010 	.word	0x40026010
 8005970:	40026410 	.word	0x40026410
 8005974:	40026070 	.word	0x40026070
 8005978:	40026470 	.word	0x40026470
 800597c:	40026028 	.word	0x40026028
 8005980:	40026428 	.word	0x40026428
 8005984:	40026088 	.word	0x40026088
 8005988:	40026488 	.word	0x40026488
 800598c:	40026040 	.word	0x40026040
 8005990:	40026440 	.word	0x40026440
 8005994:	400260a0 	.word	0x400260a0
 8005998:	400264a0 	.word	0x400264a0
 800599c:	40026458 	.word	0x40026458
 80059a0:	00800001 	.word	0x00800001
 80059a4:	40026400 	.word	0x40026400
 80059a8:	400260b8 	.word	0x400260b8
 80059ac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80059b0:	e00e      	b.n	80059d0 <HAL_DMA_DeInit+0xcc0>
 80059b2:	2340      	movs	r3, #64	; 0x40
 80059b4:	e00c      	b.n	80059d0 <HAL_DMA_DeInit+0xcc0>
 80059b6:	2340      	movs	r3, #64	; 0x40
 80059b8:	e00a      	b.n	80059d0 <HAL_DMA_DeInit+0xcc0>
 80059ba:	2340      	movs	r3, #64	; 0x40
 80059bc:	e008      	b.n	80059d0 <HAL_DMA_DeInit+0xcc0>
 80059be:	2340      	movs	r3, #64	; 0x40
 80059c0:	e006      	b.n	80059d0 <HAL_DMA_DeInit+0xcc0>
 80059c2:	4b87      	ldr	r3, [pc, #540]	; (8005be0 <HAL_DMA_DeInit+0xed0>)
 80059c4:	e004      	b.n	80059d0 <HAL_DMA_DeInit+0xcc0>
 80059c6:	4b86      	ldr	r3, [pc, #536]	; (8005be0 <HAL_DMA_DeInit+0xed0>)
 80059c8:	e002      	b.n	80059d0 <HAL_DMA_DeInit+0xcc0>
 80059ca:	4b85      	ldr	r3, [pc, #532]	; (8005be0 <HAL_DMA_DeInit+0xed0>)
 80059cc:	e000      	b.n	80059d0 <HAL_DMA_DeInit+0xcc0>
 80059ce:	4b84      	ldr	r3, [pc, #528]	; (8005be0 <HAL_DMA_DeInit+0xed0>)
 80059d0:	4a84      	ldr	r2, [pc, #528]	; (8005be4 <HAL_DMA_DeInit+0xed4>)
 80059d2:	6093      	str	r3, [r2, #8]
 80059d4:	e0be      	b.n	8005b54 <HAL_DMA_DeInit+0xe44>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	461a      	mov	r2, r3
 80059dc:	4b82      	ldr	r3, [pc, #520]	; (8005be8 <HAL_DMA_DeInit+0xed8>)
 80059de:	429a      	cmp	r2, r3
 80059e0:	d95c      	bls.n	8005a9c <HAL_DMA_DeInit+0xd8c>
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	4a81      	ldr	r2, [pc, #516]	; (8005bec <HAL_DMA_DeInit+0xedc>)
 80059e8:	4293      	cmp	r3, r2
 80059ea:	d053      	beq.n	8005a94 <HAL_DMA_DeInit+0xd84>
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	4a7f      	ldr	r2, [pc, #508]	; (8005bf0 <HAL_DMA_DeInit+0xee0>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d04c      	beq.n	8005a90 <HAL_DMA_DeInit+0xd80>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	4a7e      	ldr	r2, [pc, #504]	; (8005bf4 <HAL_DMA_DeInit+0xee4>)
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d045      	beq.n	8005a8c <HAL_DMA_DeInit+0xd7c>
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	4a7c      	ldr	r2, [pc, #496]	; (8005bf8 <HAL_DMA_DeInit+0xee8>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d03e      	beq.n	8005a88 <HAL_DMA_DeInit+0xd78>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	4a7b      	ldr	r2, [pc, #492]	; (8005bfc <HAL_DMA_DeInit+0xeec>)
 8005a10:	4293      	cmp	r3, r2
 8005a12:	d037      	beq.n	8005a84 <HAL_DMA_DeInit+0xd74>
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	4a79      	ldr	r2, [pc, #484]	; (8005c00 <HAL_DMA_DeInit+0xef0>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d030      	beq.n	8005a80 <HAL_DMA_DeInit+0xd70>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	4a78      	ldr	r2, [pc, #480]	; (8005c04 <HAL_DMA_DeInit+0xef4>)
 8005a24:	4293      	cmp	r3, r2
 8005a26:	d029      	beq.n	8005a7c <HAL_DMA_DeInit+0xd6c>
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	4a76      	ldr	r2, [pc, #472]	; (8005c08 <HAL_DMA_DeInit+0xef8>)
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d022      	beq.n	8005a78 <HAL_DMA_DeInit+0xd68>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	4a75      	ldr	r2, [pc, #468]	; (8005c0c <HAL_DMA_DeInit+0xefc>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d01a      	beq.n	8005a72 <HAL_DMA_DeInit+0xd62>
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	4a73      	ldr	r2, [pc, #460]	; (8005c10 <HAL_DMA_DeInit+0xf00>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d012      	beq.n	8005a6c <HAL_DMA_DeInit+0xd5c>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4a72      	ldr	r2, [pc, #456]	; (8005c14 <HAL_DMA_DeInit+0xf04>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d00a      	beq.n	8005a66 <HAL_DMA_DeInit+0xd56>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	4a70      	ldr	r2, [pc, #448]	; (8005c18 <HAL_DMA_DeInit+0xf08>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d102      	bne.n	8005a60 <HAL_DMA_DeInit+0xd50>
 8005a5a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005a5e:	e01a      	b.n	8005a96 <HAL_DMA_DeInit+0xd86>
 8005a60:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005a64:	e017      	b.n	8005a96 <HAL_DMA_DeInit+0xd86>
 8005a66:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005a6a:	e014      	b.n	8005a96 <HAL_DMA_DeInit+0xd86>
 8005a6c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005a70:	e011      	b.n	8005a96 <HAL_DMA_DeInit+0xd86>
 8005a72:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005a76:	e00e      	b.n	8005a96 <HAL_DMA_DeInit+0xd86>
 8005a78:	2340      	movs	r3, #64	; 0x40
 8005a7a:	e00c      	b.n	8005a96 <HAL_DMA_DeInit+0xd86>
 8005a7c:	2340      	movs	r3, #64	; 0x40
 8005a7e:	e00a      	b.n	8005a96 <HAL_DMA_DeInit+0xd86>
 8005a80:	2340      	movs	r3, #64	; 0x40
 8005a82:	e008      	b.n	8005a96 <HAL_DMA_DeInit+0xd86>
 8005a84:	2340      	movs	r3, #64	; 0x40
 8005a86:	e006      	b.n	8005a96 <HAL_DMA_DeInit+0xd86>
 8005a88:	4b55      	ldr	r3, [pc, #340]	; (8005be0 <HAL_DMA_DeInit+0xed0>)
 8005a8a:	e004      	b.n	8005a96 <HAL_DMA_DeInit+0xd86>
 8005a8c:	4b54      	ldr	r3, [pc, #336]	; (8005be0 <HAL_DMA_DeInit+0xed0>)
 8005a8e:	e002      	b.n	8005a96 <HAL_DMA_DeInit+0xd86>
 8005a90:	4b53      	ldr	r3, [pc, #332]	; (8005be0 <HAL_DMA_DeInit+0xed0>)
 8005a92:	e000      	b.n	8005a96 <HAL_DMA_DeInit+0xd86>
 8005a94:	4b52      	ldr	r3, [pc, #328]	; (8005be0 <HAL_DMA_DeInit+0xed0>)
 8005a96:	4a61      	ldr	r2, [pc, #388]	; (8005c1c <HAL_DMA_DeInit+0xf0c>)
 8005a98:	60d3      	str	r3, [r2, #12]
 8005a9a:	e05b      	b.n	8005b54 <HAL_DMA_DeInit+0xe44>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	4a52      	ldr	r2, [pc, #328]	; (8005bec <HAL_DMA_DeInit+0xedc>)
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d053      	beq.n	8005b4e <HAL_DMA_DeInit+0xe3e>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	4a51      	ldr	r2, [pc, #324]	; (8005bf0 <HAL_DMA_DeInit+0xee0>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d04c      	beq.n	8005b4a <HAL_DMA_DeInit+0xe3a>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	4a4f      	ldr	r2, [pc, #316]	; (8005bf4 <HAL_DMA_DeInit+0xee4>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d045      	beq.n	8005b46 <HAL_DMA_DeInit+0xe36>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	4a4e      	ldr	r2, [pc, #312]	; (8005bf8 <HAL_DMA_DeInit+0xee8>)
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d03e      	beq.n	8005b42 <HAL_DMA_DeInit+0xe32>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	4a4c      	ldr	r2, [pc, #304]	; (8005bfc <HAL_DMA_DeInit+0xeec>)
 8005aca:	4293      	cmp	r3, r2
 8005acc:	d037      	beq.n	8005b3e <HAL_DMA_DeInit+0xe2e>
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	4a4b      	ldr	r2, [pc, #300]	; (8005c00 <HAL_DMA_DeInit+0xef0>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d030      	beq.n	8005b3a <HAL_DMA_DeInit+0xe2a>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	4a49      	ldr	r2, [pc, #292]	; (8005c04 <HAL_DMA_DeInit+0xef4>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d029      	beq.n	8005b36 <HAL_DMA_DeInit+0xe26>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	4a48      	ldr	r2, [pc, #288]	; (8005c08 <HAL_DMA_DeInit+0xef8>)
 8005ae8:	4293      	cmp	r3, r2
 8005aea:	d022      	beq.n	8005b32 <HAL_DMA_DeInit+0xe22>
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	4a46      	ldr	r2, [pc, #280]	; (8005c0c <HAL_DMA_DeInit+0xefc>)
 8005af2:	4293      	cmp	r3, r2
 8005af4:	d01a      	beq.n	8005b2c <HAL_DMA_DeInit+0xe1c>
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	4a45      	ldr	r2, [pc, #276]	; (8005c10 <HAL_DMA_DeInit+0xf00>)
 8005afc:	4293      	cmp	r3, r2
 8005afe:	d012      	beq.n	8005b26 <HAL_DMA_DeInit+0xe16>
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	4a43      	ldr	r2, [pc, #268]	; (8005c14 <HAL_DMA_DeInit+0xf04>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d00a      	beq.n	8005b20 <HAL_DMA_DeInit+0xe10>
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	4a42      	ldr	r2, [pc, #264]	; (8005c18 <HAL_DMA_DeInit+0xf08>)
 8005b10:	4293      	cmp	r3, r2
 8005b12:	d102      	bne.n	8005b1a <HAL_DMA_DeInit+0xe0a>
 8005b14:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005b18:	e01a      	b.n	8005b50 <HAL_DMA_DeInit+0xe40>
 8005b1a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005b1e:	e017      	b.n	8005b50 <HAL_DMA_DeInit+0xe40>
 8005b20:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005b24:	e014      	b.n	8005b50 <HAL_DMA_DeInit+0xe40>
 8005b26:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005b2a:	e011      	b.n	8005b50 <HAL_DMA_DeInit+0xe40>
 8005b2c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005b30:	e00e      	b.n	8005b50 <HAL_DMA_DeInit+0xe40>
 8005b32:	2340      	movs	r3, #64	; 0x40
 8005b34:	e00c      	b.n	8005b50 <HAL_DMA_DeInit+0xe40>
 8005b36:	2340      	movs	r3, #64	; 0x40
 8005b38:	e00a      	b.n	8005b50 <HAL_DMA_DeInit+0xe40>
 8005b3a:	2340      	movs	r3, #64	; 0x40
 8005b3c:	e008      	b.n	8005b50 <HAL_DMA_DeInit+0xe40>
 8005b3e:	2340      	movs	r3, #64	; 0x40
 8005b40:	e006      	b.n	8005b50 <HAL_DMA_DeInit+0xe40>
 8005b42:	4b27      	ldr	r3, [pc, #156]	; (8005be0 <HAL_DMA_DeInit+0xed0>)
 8005b44:	e004      	b.n	8005b50 <HAL_DMA_DeInit+0xe40>
 8005b46:	4b26      	ldr	r3, [pc, #152]	; (8005be0 <HAL_DMA_DeInit+0xed0>)
 8005b48:	e002      	b.n	8005b50 <HAL_DMA_DeInit+0xe40>
 8005b4a:	4b25      	ldr	r3, [pc, #148]	; (8005be0 <HAL_DMA_DeInit+0xed0>)
 8005b4c:	e000      	b.n	8005b50 <HAL_DMA_DeInit+0xe40>
 8005b4e:	4b24      	ldr	r3, [pc, #144]	; (8005be0 <HAL_DMA_DeInit+0xed0>)
 8005b50:	4a32      	ldr	r2, [pc, #200]	; (8005c1c <HAL_DMA_DeInit+0xf0c>)
 8005b52:	6093      	str	r3, [r2, #8]
	__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	461a      	mov	r2, r3
 8005b5a:	4b31      	ldr	r3, [pc, #196]	; (8005c20 <HAL_DMA_DeInit+0xf10>)
 8005b5c:	429a      	cmp	r2, r3
 8005b5e:	f240 8083 	bls.w	8005c68 <HAL_DMA_DeInit+0xf58>
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4a21      	ldr	r2, [pc, #132]	; (8005bec <HAL_DMA_DeInit+0xedc>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d079      	beq.n	8005c60 <HAL_DMA_DeInit+0xf50>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	4a1f      	ldr	r2, [pc, #124]	; (8005bf0 <HAL_DMA_DeInit+0xee0>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d072      	beq.n	8005c5c <HAL_DMA_DeInit+0xf4c>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	4a1e      	ldr	r2, [pc, #120]	; (8005bf4 <HAL_DMA_DeInit+0xee4>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d06b      	beq.n	8005c58 <HAL_DMA_DeInit+0xf48>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4a1c      	ldr	r2, [pc, #112]	; (8005bf8 <HAL_DMA_DeInit+0xee8>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d064      	beq.n	8005c54 <HAL_DMA_DeInit+0xf44>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	4a1b      	ldr	r2, [pc, #108]	; (8005bfc <HAL_DMA_DeInit+0xeec>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d05c      	beq.n	8005c4e <HAL_DMA_DeInit+0xf3e>
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	4a19      	ldr	r2, [pc, #100]	; (8005c00 <HAL_DMA_DeInit+0xef0>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d054      	beq.n	8005c48 <HAL_DMA_DeInit+0xf38>
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	4a18      	ldr	r2, [pc, #96]	; (8005c04 <HAL_DMA_DeInit+0xef4>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d04c      	beq.n	8005c42 <HAL_DMA_DeInit+0xf32>
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	4a16      	ldr	r2, [pc, #88]	; (8005c08 <HAL_DMA_DeInit+0xef8>)
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d044      	beq.n	8005c3c <HAL_DMA_DeInit+0xf2c>
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	4a15      	ldr	r2, [pc, #84]	; (8005c0c <HAL_DMA_DeInit+0xefc>)
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	d03c      	beq.n	8005c36 <HAL_DMA_DeInit+0xf26>
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	4a13      	ldr	r2, [pc, #76]	; (8005c10 <HAL_DMA_DeInit+0xf00>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d034      	beq.n	8005c30 <HAL_DMA_DeInit+0xf20>
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	4a12      	ldr	r2, [pc, #72]	; (8005c14 <HAL_DMA_DeInit+0xf04>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d02c      	beq.n	8005c2a <HAL_DMA_DeInit+0xf1a>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	4a10      	ldr	r2, [pc, #64]	; (8005c18 <HAL_DMA_DeInit+0xf08>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d124      	bne.n	8005c24 <HAL_DMA_DeInit+0xf14>
 8005bda:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005bde:	e040      	b.n	8005c62 <HAL_DMA_DeInit+0xf52>
 8005be0:	00800001 	.word	0x00800001
 8005be4:	40026400 	.word	0x40026400
 8005be8:	40026058 	.word	0x40026058
 8005bec:	40026010 	.word	0x40026010
 8005bf0:	40026410 	.word	0x40026410
 8005bf4:	40026070 	.word	0x40026070
 8005bf8:	40026470 	.word	0x40026470
 8005bfc:	40026028 	.word	0x40026028
 8005c00:	40026428 	.word	0x40026428
 8005c04:	40026088 	.word	0x40026088
 8005c08:	40026488 	.word	0x40026488
 8005c0c:	40026040 	.word	0x40026040
 8005c10:	40026440 	.word	0x40026440
 8005c14:	400260a0 	.word	0x400260a0
 8005c18:	400264a0 	.word	0x400264a0
 8005c1c:	40026000 	.word	0x40026000
 8005c20:	40026458 	.word	0x40026458
 8005c24:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8005c28:	e01b      	b.n	8005c62 <HAL_DMA_DeInit+0xf52>
 8005c2a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005c2e:	e018      	b.n	8005c62 <HAL_DMA_DeInit+0xf52>
 8005c30:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005c34:	e015      	b.n	8005c62 <HAL_DMA_DeInit+0xf52>
 8005c36:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005c3a:	e012      	b.n	8005c62 <HAL_DMA_DeInit+0xf52>
 8005c3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005c40:	e00f      	b.n	8005c62 <HAL_DMA_DeInit+0xf52>
 8005c42:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005c46:	e00c      	b.n	8005c62 <HAL_DMA_DeInit+0xf52>
 8005c48:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005c4c:	e009      	b.n	8005c62 <HAL_DMA_DeInit+0xf52>
 8005c4e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005c52:	e006      	b.n	8005c62 <HAL_DMA_DeInit+0xf52>
 8005c54:	2310      	movs	r3, #16
 8005c56:	e004      	b.n	8005c62 <HAL_DMA_DeInit+0xf52>
 8005c58:	2310      	movs	r3, #16
 8005c5a:	e002      	b.n	8005c62 <HAL_DMA_DeInit+0xf52>
 8005c5c:	2310      	movs	r3, #16
 8005c5e:	e000      	b.n	8005c62 <HAL_DMA_DeInit+0xf52>
 8005c60:	2310      	movs	r3, #16
 8005c62:	4a8c      	ldr	r2, [pc, #560]	; (8005e94 <HAL_DMA_DeInit+0x1184>)
 8005c64:	60d3      	str	r3, [r2, #12]
 8005c66:	e14d      	b.n	8005f04 <HAL_DMA_DeInit+0x11f4>
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	461a      	mov	r2, r3
 8005c6e:	4b8a      	ldr	r3, [pc, #552]	; (8005e98 <HAL_DMA_DeInit+0x1188>)
 8005c70:	429a      	cmp	r2, r3
 8005c72:	d960      	bls.n	8005d36 <HAL_DMA_DeInit+0x1026>
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	4a88      	ldr	r2, [pc, #544]	; (8005e9c <HAL_DMA_DeInit+0x118c>)
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d057      	beq.n	8005d2e <HAL_DMA_DeInit+0x101e>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	4a87      	ldr	r2, [pc, #540]	; (8005ea0 <HAL_DMA_DeInit+0x1190>)
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d050      	beq.n	8005d2a <HAL_DMA_DeInit+0x101a>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	4a85      	ldr	r2, [pc, #532]	; (8005ea4 <HAL_DMA_DeInit+0x1194>)
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d049      	beq.n	8005d26 <HAL_DMA_DeInit+0x1016>
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4a84      	ldr	r2, [pc, #528]	; (8005ea8 <HAL_DMA_DeInit+0x1198>)
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d042      	beq.n	8005d22 <HAL_DMA_DeInit+0x1012>
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	4a82      	ldr	r2, [pc, #520]	; (8005eac <HAL_DMA_DeInit+0x119c>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d03a      	beq.n	8005d1c <HAL_DMA_DeInit+0x100c>
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	4a81      	ldr	r2, [pc, #516]	; (8005eb0 <HAL_DMA_DeInit+0x11a0>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d032      	beq.n	8005d16 <HAL_DMA_DeInit+0x1006>
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4a7f      	ldr	r2, [pc, #508]	; (8005eb4 <HAL_DMA_DeInit+0x11a4>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d02a      	beq.n	8005d10 <HAL_DMA_DeInit+0x1000>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	4a7e      	ldr	r2, [pc, #504]	; (8005eb8 <HAL_DMA_DeInit+0x11a8>)
 8005cc0:	4293      	cmp	r3, r2
 8005cc2:	d022      	beq.n	8005d0a <HAL_DMA_DeInit+0xffa>
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	4a7c      	ldr	r2, [pc, #496]	; (8005ebc <HAL_DMA_DeInit+0x11ac>)
 8005cca:	4293      	cmp	r3, r2
 8005ccc:	d01a      	beq.n	8005d04 <HAL_DMA_DeInit+0xff4>
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	4a7b      	ldr	r2, [pc, #492]	; (8005ec0 <HAL_DMA_DeInit+0x11b0>)
 8005cd4:	4293      	cmp	r3, r2
 8005cd6:	d012      	beq.n	8005cfe <HAL_DMA_DeInit+0xfee>
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	4a79      	ldr	r2, [pc, #484]	; (8005ec4 <HAL_DMA_DeInit+0x11b4>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d00a      	beq.n	8005cf8 <HAL_DMA_DeInit+0xfe8>
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	4a78      	ldr	r2, [pc, #480]	; (8005ec8 <HAL_DMA_DeInit+0x11b8>)
 8005ce8:	4293      	cmp	r3, r2
 8005cea:	d102      	bne.n	8005cf2 <HAL_DMA_DeInit+0xfe2>
 8005cec:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005cf0:	e01e      	b.n	8005d30 <HAL_DMA_DeInit+0x1020>
 8005cf2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8005cf6:	e01b      	b.n	8005d30 <HAL_DMA_DeInit+0x1020>
 8005cf8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005cfc:	e018      	b.n	8005d30 <HAL_DMA_DeInit+0x1020>
 8005cfe:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005d02:	e015      	b.n	8005d30 <HAL_DMA_DeInit+0x1020>
 8005d04:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005d08:	e012      	b.n	8005d30 <HAL_DMA_DeInit+0x1020>
 8005d0a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005d0e:	e00f      	b.n	8005d30 <HAL_DMA_DeInit+0x1020>
 8005d10:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005d14:	e00c      	b.n	8005d30 <HAL_DMA_DeInit+0x1020>
 8005d16:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005d1a:	e009      	b.n	8005d30 <HAL_DMA_DeInit+0x1020>
 8005d1c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005d20:	e006      	b.n	8005d30 <HAL_DMA_DeInit+0x1020>
 8005d22:	2310      	movs	r3, #16
 8005d24:	e004      	b.n	8005d30 <HAL_DMA_DeInit+0x1020>
 8005d26:	2310      	movs	r3, #16
 8005d28:	e002      	b.n	8005d30 <HAL_DMA_DeInit+0x1020>
 8005d2a:	2310      	movs	r3, #16
 8005d2c:	e000      	b.n	8005d30 <HAL_DMA_DeInit+0x1020>
 8005d2e:	2310      	movs	r3, #16
 8005d30:	4a58      	ldr	r2, [pc, #352]	; (8005e94 <HAL_DMA_DeInit+0x1184>)
 8005d32:	6093      	str	r3, [r2, #8]
 8005d34:	e0e6      	b.n	8005f04 <HAL_DMA_DeInit+0x11f4>
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	461a      	mov	r2, r3
 8005d3c:	4b63      	ldr	r3, [pc, #396]	; (8005ecc <HAL_DMA_DeInit+0x11bc>)
 8005d3e:	429a      	cmp	r2, r3
 8005d40:	d960      	bls.n	8005e04 <HAL_DMA_DeInit+0x10f4>
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	4a55      	ldr	r2, [pc, #340]	; (8005e9c <HAL_DMA_DeInit+0x118c>)
 8005d48:	4293      	cmp	r3, r2
 8005d4a:	d057      	beq.n	8005dfc <HAL_DMA_DeInit+0x10ec>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	4a53      	ldr	r2, [pc, #332]	; (8005ea0 <HAL_DMA_DeInit+0x1190>)
 8005d52:	4293      	cmp	r3, r2
 8005d54:	d050      	beq.n	8005df8 <HAL_DMA_DeInit+0x10e8>
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	4a52      	ldr	r2, [pc, #328]	; (8005ea4 <HAL_DMA_DeInit+0x1194>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d049      	beq.n	8005df4 <HAL_DMA_DeInit+0x10e4>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	4a50      	ldr	r2, [pc, #320]	; (8005ea8 <HAL_DMA_DeInit+0x1198>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d042      	beq.n	8005df0 <HAL_DMA_DeInit+0x10e0>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	4a4f      	ldr	r2, [pc, #316]	; (8005eac <HAL_DMA_DeInit+0x119c>)
 8005d70:	4293      	cmp	r3, r2
 8005d72:	d03a      	beq.n	8005dea <HAL_DMA_DeInit+0x10da>
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	4a4d      	ldr	r2, [pc, #308]	; (8005eb0 <HAL_DMA_DeInit+0x11a0>)
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	d032      	beq.n	8005de4 <HAL_DMA_DeInit+0x10d4>
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	4a4c      	ldr	r2, [pc, #304]	; (8005eb4 <HAL_DMA_DeInit+0x11a4>)
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d02a      	beq.n	8005dde <HAL_DMA_DeInit+0x10ce>
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	4a4a      	ldr	r2, [pc, #296]	; (8005eb8 <HAL_DMA_DeInit+0x11a8>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d022      	beq.n	8005dd8 <HAL_DMA_DeInit+0x10c8>
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	4a49      	ldr	r2, [pc, #292]	; (8005ebc <HAL_DMA_DeInit+0x11ac>)
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d01a      	beq.n	8005dd2 <HAL_DMA_DeInit+0x10c2>
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	4a47      	ldr	r2, [pc, #284]	; (8005ec0 <HAL_DMA_DeInit+0x11b0>)
 8005da2:	4293      	cmp	r3, r2
 8005da4:	d012      	beq.n	8005dcc <HAL_DMA_DeInit+0x10bc>
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	4a46      	ldr	r2, [pc, #280]	; (8005ec4 <HAL_DMA_DeInit+0x11b4>)
 8005dac:	4293      	cmp	r3, r2
 8005dae:	d00a      	beq.n	8005dc6 <HAL_DMA_DeInit+0x10b6>
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	4a44      	ldr	r2, [pc, #272]	; (8005ec8 <HAL_DMA_DeInit+0x11b8>)
 8005db6:	4293      	cmp	r3, r2
 8005db8:	d102      	bne.n	8005dc0 <HAL_DMA_DeInit+0x10b0>
 8005dba:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005dbe:	e01e      	b.n	8005dfe <HAL_DMA_DeInit+0x10ee>
 8005dc0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8005dc4:	e01b      	b.n	8005dfe <HAL_DMA_DeInit+0x10ee>
 8005dc6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005dca:	e018      	b.n	8005dfe <HAL_DMA_DeInit+0x10ee>
 8005dcc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005dd0:	e015      	b.n	8005dfe <HAL_DMA_DeInit+0x10ee>
 8005dd2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005dd6:	e012      	b.n	8005dfe <HAL_DMA_DeInit+0x10ee>
 8005dd8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005ddc:	e00f      	b.n	8005dfe <HAL_DMA_DeInit+0x10ee>
 8005dde:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005de2:	e00c      	b.n	8005dfe <HAL_DMA_DeInit+0x10ee>
 8005de4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005de8:	e009      	b.n	8005dfe <HAL_DMA_DeInit+0x10ee>
 8005dea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005dee:	e006      	b.n	8005dfe <HAL_DMA_DeInit+0x10ee>
 8005df0:	2310      	movs	r3, #16
 8005df2:	e004      	b.n	8005dfe <HAL_DMA_DeInit+0x10ee>
 8005df4:	2310      	movs	r3, #16
 8005df6:	e002      	b.n	8005dfe <HAL_DMA_DeInit+0x10ee>
 8005df8:	2310      	movs	r3, #16
 8005dfa:	e000      	b.n	8005dfe <HAL_DMA_DeInit+0x10ee>
 8005dfc:	2310      	movs	r3, #16
 8005dfe:	4a34      	ldr	r2, [pc, #208]	; (8005ed0 <HAL_DMA_DeInit+0x11c0>)
 8005e00:	60d3      	str	r3, [r2, #12]
 8005e02:	e07f      	b.n	8005f04 <HAL_DMA_DeInit+0x11f4>
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	4a24      	ldr	r2, [pc, #144]	; (8005e9c <HAL_DMA_DeInit+0x118c>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d077      	beq.n	8005efe <HAL_DMA_DeInit+0x11ee>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	4a23      	ldr	r2, [pc, #140]	; (8005ea0 <HAL_DMA_DeInit+0x1190>)
 8005e14:	4293      	cmp	r3, r2
 8005e16:	d070      	beq.n	8005efa <HAL_DMA_DeInit+0x11ea>
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	4a21      	ldr	r2, [pc, #132]	; (8005ea4 <HAL_DMA_DeInit+0x1194>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d069      	beq.n	8005ef6 <HAL_DMA_DeInit+0x11e6>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	4a20      	ldr	r2, [pc, #128]	; (8005ea8 <HAL_DMA_DeInit+0x1198>)
 8005e28:	4293      	cmp	r3, r2
 8005e2a:	d062      	beq.n	8005ef2 <HAL_DMA_DeInit+0x11e2>
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	4a1e      	ldr	r2, [pc, #120]	; (8005eac <HAL_DMA_DeInit+0x119c>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d05a      	beq.n	8005eec <HAL_DMA_DeInit+0x11dc>
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	4a1d      	ldr	r2, [pc, #116]	; (8005eb0 <HAL_DMA_DeInit+0x11a0>)
 8005e3c:	4293      	cmp	r3, r2
 8005e3e:	d052      	beq.n	8005ee6 <HAL_DMA_DeInit+0x11d6>
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	4a1b      	ldr	r2, [pc, #108]	; (8005eb4 <HAL_DMA_DeInit+0x11a4>)
 8005e46:	4293      	cmp	r3, r2
 8005e48:	d04a      	beq.n	8005ee0 <HAL_DMA_DeInit+0x11d0>
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	4a1a      	ldr	r2, [pc, #104]	; (8005eb8 <HAL_DMA_DeInit+0x11a8>)
 8005e50:	4293      	cmp	r3, r2
 8005e52:	d042      	beq.n	8005eda <HAL_DMA_DeInit+0x11ca>
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	4a18      	ldr	r2, [pc, #96]	; (8005ebc <HAL_DMA_DeInit+0x11ac>)
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	d03a      	beq.n	8005ed4 <HAL_DMA_DeInit+0x11c4>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	4a17      	ldr	r2, [pc, #92]	; (8005ec0 <HAL_DMA_DeInit+0x11b0>)
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d012      	beq.n	8005e8e <HAL_DMA_DeInit+0x117e>
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	4a15      	ldr	r2, [pc, #84]	; (8005ec4 <HAL_DMA_DeInit+0x11b4>)
 8005e6e:	4293      	cmp	r3, r2
 8005e70:	d00a      	beq.n	8005e88 <HAL_DMA_DeInit+0x1178>
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	4a14      	ldr	r2, [pc, #80]	; (8005ec8 <HAL_DMA_DeInit+0x11b8>)
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	d102      	bne.n	8005e82 <HAL_DMA_DeInit+0x1172>
 8005e7c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005e80:	e03e      	b.n	8005f00 <HAL_DMA_DeInit+0x11f0>
 8005e82:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8005e86:	e03b      	b.n	8005f00 <HAL_DMA_DeInit+0x11f0>
 8005e88:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005e8c:	e038      	b.n	8005f00 <HAL_DMA_DeInit+0x11f0>
 8005e8e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005e92:	e035      	b.n	8005f00 <HAL_DMA_DeInit+0x11f0>
 8005e94:	40026400 	.word	0x40026400
 8005e98:	400260b8 	.word	0x400260b8
 8005e9c:	40026010 	.word	0x40026010
 8005ea0:	40026410 	.word	0x40026410
 8005ea4:	40026070 	.word	0x40026070
 8005ea8:	40026470 	.word	0x40026470
 8005eac:	40026028 	.word	0x40026028
 8005eb0:	40026428 	.word	0x40026428
 8005eb4:	40026088 	.word	0x40026088
 8005eb8:	40026488 	.word	0x40026488
 8005ebc:	40026040 	.word	0x40026040
 8005ec0:	40026440 	.word	0x40026440
 8005ec4:	400260a0 	.word	0x400260a0
 8005ec8:	400264a0 	.word	0x400264a0
 8005ecc:	40026058 	.word	0x40026058
 8005ed0:	40026000 	.word	0x40026000
 8005ed4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005ed8:	e012      	b.n	8005f00 <HAL_DMA_DeInit+0x11f0>
 8005eda:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005ede:	e00f      	b.n	8005f00 <HAL_DMA_DeInit+0x11f0>
 8005ee0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005ee4:	e00c      	b.n	8005f00 <HAL_DMA_DeInit+0x11f0>
 8005ee6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005eea:	e009      	b.n	8005f00 <HAL_DMA_DeInit+0x11f0>
 8005eec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005ef0:	e006      	b.n	8005f00 <HAL_DMA_DeInit+0x11f0>
 8005ef2:	2310      	movs	r3, #16
 8005ef4:	e004      	b.n	8005f00 <HAL_DMA_DeInit+0x11f0>
 8005ef6:	2310      	movs	r3, #16
 8005ef8:	e002      	b.n	8005f00 <HAL_DMA_DeInit+0x11f0>
 8005efa:	2310      	movs	r3, #16
 8005efc:	e000      	b.n	8005f00 <HAL_DMA_DeInit+0x11f0>
 8005efe:	2310      	movs	r3, #16
 8005f00:	4a09      	ldr	r2, [pc, #36]	; (8005f28 <HAL_DMA_DeInit+0x1218>)
 8005f02:	6093      	str	r3, [r2, #8]

	/* Initialize the error code */
	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2200      	movs	r2, #0
 8005f08:	64da      	str	r2, [r3, #76]	; 0x4c

	/* Initialize the DMA state */
	hdma->State = HAL_DMA_STATE_RESET;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	/* Release Lock */
	__HAL_UNLOCK(hdma);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2200      	movs	r2, #0
 8005f16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

	return HAL_OK;
 8005f1a:	2300      	movs	r3, #0
}
 8005f1c:	4618      	mov	r0, r3
 8005f1e:	370c      	adds	r7, #12
 8005f20:	46bd      	mov	sp, r7
 8005f22:	bc80      	pop	{r7}
 8005f24:	4770      	bx	lr
 8005f26:	bf00      	nop
 8005f28:	40026000 	.word	0x40026000

08005f2c <HAL_DMA_Start_IT>:
 * @param  DstAddress: The destination memory Buffer address
 * @param  DataLength: The length of data to be transferred from source to destination
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress,
		uint32_t DstAddress, uint32_t DataLength) {
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b084      	sub	sp, #16
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	60f8      	str	r0, [r7, #12]
 8005f34:	60b9      	str	r1, [r7, #8]
 8005f36:	607a      	str	r2, [r7, #4]
 8005f38:	603b      	str	r3, [r7, #0]
	/* Process locked */
	__HAL_LOCK(hdma);
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005f40:	2b01      	cmp	r3, #1
 8005f42:	d101      	bne.n	8005f48 <HAL_DMA_Start_IT+0x1c>
 8005f44:	2302      	movs	r3, #2
 8005f46:	e046      	b.n	8005fd6 <HAL_DMA_Start_IT+0xaa>
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	2201      	movs	r2, #1
 8005f4c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

	/* Change DMA peripheral state */
	hdma->State = HAL_DMA_STATE_BUSY;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	2202      	movs	r2, #2
 8005f54:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	/* Check the parameters */
	assert_param(IS_DMA_BUFFER_SIZE(DataLength));

	/* Disable the peripheral */
	__HAL_DMA_DISABLE(hdma);
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	681a      	ldr	r2, [r3, #0]
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f022 0201 	bic.w	r2, r2, #1
 8005f66:	601a      	str	r2, [r3, #0]

	/* Configure the source, destination address and the data length */
	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	687a      	ldr	r2, [r7, #4]
 8005f6c:	68b9      	ldr	r1, [r7, #8]
 8005f6e:	68f8      	ldr	r0, [r7, #12]
 8005f70:	f002 ff94 	bl	8008e9c <DMA_SetConfig>

	/* Enable the transfer complete interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_TC);
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	681a      	ldr	r2, [r3, #0]
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f042 0210 	orr.w	r2, r2, #16
 8005f82:	601a      	str	r2, [r3, #0]

	/* Enable the Half transfer complete interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	681a      	ldr	r2, [r3, #0]
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f042 0208 	orr.w	r2, r2, #8
 8005f92:	601a      	str	r2, [r3, #0]

	/* Enable the transfer Error interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_TE);
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	681a      	ldr	r2, [r3, #0]
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f042 0204 	orr.w	r2, r2, #4
 8005fa2:	601a      	str	r2, [r3, #0]

	/* Enable the FIFO Error interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_FE);
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	695a      	ldr	r2, [r3, #20]
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005fb2:	615a      	str	r2, [r3, #20]

	/* Enable the direct mode Error interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_DME);
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	681a      	ldr	r2, [r3, #0]
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f042 0202 	orr.w	r2, r2, #2
 8005fc2:	601a      	str	r2, [r3, #0]

	/* Enable the Peripheral */
	__HAL_DMA_ENABLE(hdma);
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	681a      	ldr	r2, [r3, #0]
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f042 0201 	orr.w	r2, r2, #1
 8005fd2:	601a      	str	r2, [r3, #0]

	return HAL_OK;
 8005fd4:	2300      	movs	r3, #0
}
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	3710      	adds	r7, #16
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	bd80      	pop	{r7, pc}

08005fde <HAL_DMA_Abort>:
 *        while a data transfer is ongoing, the current data will be transferred
 *        and the Stream will be effectively disabled only after the transfer of
 *        this single data is finished.  
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma) {
 8005fde:	b580      	push	{r7, lr}
 8005fe0:	b084      	sub	sp, #16
 8005fe2:	af00      	add	r7, sp, #0
 8005fe4:	6078      	str	r0, [r7, #4]
	uint32_t tickstart = 0;
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	60fb      	str	r3, [r7, #12]

	/* Disable the stream */
	__HAL_DMA_DISABLE(hdma);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	681a      	ldr	r2, [r3, #0]
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f022 0201 	bic.w	r2, r2, #1
 8005ff8:	601a      	str	r2, [r3, #0]

	/* Get tick */
	tickstart = HAL_GetTick();
 8005ffa:	f7fe fa8b 	bl	8004514 <HAL_GetTick>
 8005ffe:	60f8      	str	r0, [r7, #12]

	/* Check if the DMA Stream is effectively disabled */
	while ((hdma->Instance->CR & DMA_SxCR_EN) != 0) {
 8006000:	e017      	b.n	8006032 <HAL_DMA_Abort+0x54>
		/* Check for the Timeout */
		if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT) {
 8006002:	f7fe fa87 	bl	8004514 <HAL_GetTick>
 8006006:	4602      	mov	r2, r0
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	1ad3      	subs	r3, r2, r3
 800600c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006010:	d90f      	bls.n	8006032 <HAL_DMA_Abort+0x54>
			/* Update error code */
			hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006016:	f043 0220 	orr.w	r2, r3, #32
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	64da      	str	r2, [r3, #76]	; 0x4c

			/* Process Unlocked */
			__HAL_UNLOCK(hdma);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2200      	movs	r2, #0
 8006022:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

			/* Change the DMA state */
			hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2203      	movs	r2, #3
 800602a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

			return HAL_TIMEOUT;
 800602e:	2303      	movs	r3, #3
 8006030:	e00f      	b.n	8006052 <HAL_DMA_Abort+0x74>
	while ((hdma->Instance->CR & DMA_SxCR_EN) != 0) {
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f003 0301 	and.w	r3, r3, #1
 800603c:	2b00      	cmp	r3, #0
 800603e:	d1e0      	bne.n	8006002 <HAL_DMA_Abort+0x24>
		}
	}
	/* Process Unlocked */
	__HAL_UNLOCK(hdma);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2200      	movs	r2, #0
 8006044:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

	/* Change the DMA state*/
	hdma->State = HAL_DMA_STATE_READY;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2201      	movs	r2, #1
 800604c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	return HAL_OK;
 8006050:	2300      	movs	r3, #0
}
 8006052:	4618      	mov	r0, r3
 8006054:	3710      	adds	r7, #16
 8006056:	46bd      	mov	sp, r7
 8006058:	bd80      	pop	{r7, pc}
	...

0800605c <HAL_DMA_IRQHandler>:
 * @brief  Handles DMA interrupt request.
 * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
 *               the configuration information for the specified DMA Stream.  
 * @retval None
 */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma) {
 800605c:	b580      	push	{r7, lr}
 800605e:	b082      	sub	sp, #8
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
	/* Transfer Error Interrupt management ***************************************/
	if (__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET) {
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	461a      	mov	r2, r3
 800606a:	4b6c      	ldr	r3, [pc, #432]	; (800621c <HAL_DMA_IRQHandler+0x1c0>)
 800606c:	429a      	cmp	r2, r3
 800606e:	d966      	bls.n	800613e <HAL_DMA_IRQHandler+0xe2>
 8006070:	4b6b      	ldr	r3, [pc, #428]	; (8006220 <HAL_DMA_IRQHandler+0x1c4>)
 8006072:	685a      	ldr	r2, [r3, #4]
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	496a      	ldr	r1, [pc, #424]	; (8006224 <HAL_DMA_IRQHandler+0x1c8>)
 800607a:	428b      	cmp	r3, r1
 800607c:	d057      	beq.n	800612e <HAL_DMA_IRQHandler+0xd2>
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	4969      	ldr	r1, [pc, #420]	; (8006228 <HAL_DMA_IRQHandler+0x1cc>)
 8006084:	428b      	cmp	r3, r1
 8006086:	d050      	beq.n	800612a <HAL_DMA_IRQHandler+0xce>
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	4967      	ldr	r1, [pc, #412]	; (800622c <HAL_DMA_IRQHandler+0x1d0>)
 800608e:	428b      	cmp	r3, r1
 8006090:	d049      	beq.n	8006126 <HAL_DMA_IRQHandler+0xca>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	4966      	ldr	r1, [pc, #408]	; (8006230 <HAL_DMA_IRQHandler+0x1d4>)
 8006098:	428b      	cmp	r3, r1
 800609a:	d042      	beq.n	8006122 <HAL_DMA_IRQHandler+0xc6>
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	4964      	ldr	r1, [pc, #400]	; (8006234 <HAL_DMA_IRQHandler+0x1d8>)
 80060a2:	428b      	cmp	r3, r1
 80060a4:	d03a      	beq.n	800611c <HAL_DMA_IRQHandler+0xc0>
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	4963      	ldr	r1, [pc, #396]	; (8006238 <HAL_DMA_IRQHandler+0x1dc>)
 80060ac:	428b      	cmp	r3, r1
 80060ae:	d032      	beq.n	8006116 <HAL_DMA_IRQHandler+0xba>
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	4961      	ldr	r1, [pc, #388]	; (800623c <HAL_DMA_IRQHandler+0x1e0>)
 80060b6:	428b      	cmp	r3, r1
 80060b8:	d02a      	beq.n	8006110 <HAL_DMA_IRQHandler+0xb4>
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	4960      	ldr	r1, [pc, #384]	; (8006240 <HAL_DMA_IRQHandler+0x1e4>)
 80060c0:	428b      	cmp	r3, r1
 80060c2:	d022      	beq.n	800610a <HAL_DMA_IRQHandler+0xae>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	495e      	ldr	r1, [pc, #376]	; (8006244 <HAL_DMA_IRQHandler+0x1e8>)
 80060ca:	428b      	cmp	r3, r1
 80060cc:	d01a      	beq.n	8006104 <HAL_DMA_IRQHandler+0xa8>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	495d      	ldr	r1, [pc, #372]	; (8006248 <HAL_DMA_IRQHandler+0x1ec>)
 80060d4:	428b      	cmp	r3, r1
 80060d6:	d012      	beq.n	80060fe <HAL_DMA_IRQHandler+0xa2>
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	495b      	ldr	r1, [pc, #364]	; (800624c <HAL_DMA_IRQHandler+0x1f0>)
 80060de:	428b      	cmp	r3, r1
 80060e0:	d00a      	beq.n	80060f8 <HAL_DMA_IRQHandler+0x9c>
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	495a      	ldr	r1, [pc, #360]	; (8006250 <HAL_DMA_IRQHandler+0x1f4>)
 80060e8:	428b      	cmp	r3, r1
 80060ea:	d102      	bne.n	80060f2 <HAL_DMA_IRQHandler+0x96>
 80060ec:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80060f0:	e01e      	b.n	8006130 <HAL_DMA_IRQHandler+0xd4>
 80060f2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80060f6:	e01b      	b.n	8006130 <HAL_DMA_IRQHandler+0xd4>
 80060f8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80060fc:	e018      	b.n	8006130 <HAL_DMA_IRQHandler+0xd4>
 80060fe:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006102:	e015      	b.n	8006130 <HAL_DMA_IRQHandler+0xd4>
 8006104:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006108:	e012      	b.n	8006130 <HAL_DMA_IRQHandler+0xd4>
 800610a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800610e:	e00f      	b.n	8006130 <HAL_DMA_IRQHandler+0xd4>
 8006110:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006114:	e00c      	b.n	8006130 <HAL_DMA_IRQHandler+0xd4>
 8006116:	f44f 7300 	mov.w	r3, #512	; 0x200
 800611a:	e009      	b.n	8006130 <HAL_DMA_IRQHandler+0xd4>
 800611c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006120:	e006      	b.n	8006130 <HAL_DMA_IRQHandler+0xd4>
 8006122:	2308      	movs	r3, #8
 8006124:	e004      	b.n	8006130 <HAL_DMA_IRQHandler+0xd4>
 8006126:	2308      	movs	r3, #8
 8006128:	e002      	b.n	8006130 <HAL_DMA_IRQHandler+0xd4>
 800612a:	2308      	movs	r3, #8
 800612c:	e000      	b.n	8006130 <HAL_DMA_IRQHandler+0xd4>
 800612e:	2308      	movs	r3, #8
 8006130:	4013      	ands	r3, r2
 8006132:	2b00      	cmp	r3, #0
 8006134:	bf14      	ite	ne
 8006136:	2301      	movne	r3, #1
 8006138:	2300      	moveq	r3, #0
 800613a:	b2db      	uxtb	r3, r3
 800613c:	e17b      	b.n	8006436 <HAL_DMA_IRQHandler+0x3da>
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	461a      	mov	r2, r3
 8006144:	4b43      	ldr	r3, [pc, #268]	; (8006254 <HAL_DMA_IRQHandler+0x1f8>)
 8006146:	429a      	cmp	r2, r3
 8006148:	f240 8086 	bls.w	8006258 <HAL_DMA_IRQHandler+0x1fc>
 800614c:	4b34      	ldr	r3, [pc, #208]	; (8006220 <HAL_DMA_IRQHandler+0x1c4>)
 800614e:	681a      	ldr	r2, [r3, #0]
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	4933      	ldr	r1, [pc, #204]	; (8006224 <HAL_DMA_IRQHandler+0x1c8>)
 8006156:	428b      	cmp	r3, r1
 8006158:	d057      	beq.n	800620a <HAL_DMA_IRQHandler+0x1ae>
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	4932      	ldr	r1, [pc, #200]	; (8006228 <HAL_DMA_IRQHandler+0x1cc>)
 8006160:	428b      	cmp	r3, r1
 8006162:	d050      	beq.n	8006206 <HAL_DMA_IRQHandler+0x1aa>
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	4930      	ldr	r1, [pc, #192]	; (800622c <HAL_DMA_IRQHandler+0x1d0>)
 800616a:	428b      	cmp	r3, r1
 800616c:	d049      	beq.n	8006202 <HAL_DMA_IRQHandler+0x1a6>
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	492f      	ldr	r1, [pc, #188]	; (8006230 <HAL_DMA_IRQHandler+0x1d4>)
 8006174:	428b      	cmp	r3, r1
 8006176:	d042      	beq.n	80061fe <HAL_DMA_IRQHandler+0x1a2>
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	492d      	ldr	r1, [pc, #180]	; (8006234 <HAL_DMA_IRQHandler+0x1d8>)
 800617e:	428b      	cmp	r3, r1
 8006180:	d03a      	beq.n	80061f8 <HAL_DMA_IRQHandler+0x19c>
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	492c      	ldr	r1, [pc, #176]	; (8006238 <HAL_DMA_IRQHandler+0x1dc>)
 8006188:	428b      	cmp	r3, r1
 800618a:	d032      	beq.n	80061f2 <HAL_DMA_IRQHandler+0x196>
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	492a      	ldr	r1, [pc, #168]	; (800623c <HAL_DMA_IRQHandler+0x1e0>)
 8006192:	428b      	cmp	r3, r1
 8006194:	d02a      	beq.n	80061ec <HAL_DMA_IRQHandler+0x190>
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	4929      	ldr	r1, [pc, #164]	; (8006240 <HAL_DMA_IRQHandler+0x1e4>)
 800619c:	428b      	cmp	r3, r1
 800619e:	d022      	beq.n	80061e6 <HAL_DMA_IRQHandler+0x18a>
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	4927      	ldr	r1, [pc, #156]	; (8006244 <HAL_DMA_IRQHandler+0x1e8>)
 80061a6:	428b      	cmp	r3, r1
 80061a8:	d01a      	beq.n	80061e0 <HAL_DMA_IRQHandler+0x184>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	4926      	ldr	r1, [pc, #152]	; (8006248 <HAL_DMA_IRQHandler+0x1ec>)
 80061b0:	428b      	cmp	r3, r1
 80061b2:	d012      	beq.n	80061da <HAL_DMA_IRQHandler+0x17e>
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	4924      	ldr	r1, [pc, #144]	; (800624c <HAL_DMA_IRQHandler+0x1f0>)
 80061ba:	428b      	cmp	r3, r1
 80061bc:	d00a      	beq.n	80061d4 <HAL_DMA_IRQHandler+0x178>
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	4923      	ldr	r1, [pc, #140]	; (8006250 <HAL_DMA_IRQHandler+0x1f4>)
 80061c4:	428b      	cmp	r3, r1
 80061c6:	d102      	bne.n	80061ce <HAL_DMA_IRQHandler+0x172>
 80061c8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80061cc:	e01e      	b.n	800620c <HAL_DMA_IRQHandler+0x1b0>
 80061ce:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80061d2:	e01b      	b.n	800620c <HAL_DMA_IRQHandler+0x1b0>
 80061d4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80061d8:	e018      	b.n	800620c <HAL_DMA_IRQHandler+0x1b0>
 80061da:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80061de:	e015      	b.n	800620c <HAL_DMA_IRQHandler+0x1b0>
 80061e0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80061e4:	e012      	b.n	800620c <HAL_DMA_IRQHandler+0x1b0>
 80061e6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80061ea:	e00f      	b.n	800620c <HAL_DMA_IRQHandler+0x1b0>
 80061ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80061f0:	e00c      	b.n	800620c <HAL_DMA_IRQHandler+0x1b0>
 80061f2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80061f6:	e009      	b.n	800620c <HAL_DMA_IRQHandler+0x1b0>
 80061f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80061fc:	e006      	b.n	800620c <HAL_DMA_IRQHandler+0x1b0>
 80061fe:	2308      	movs	r3, #8
 8006200:	e004      	b.n	800620c <HAL_DMA_IRQHandler+0x1b0>
 8006202:	2308      	movs	r3, #8
 8006204:	e002      	b.n	800620c <HAL_DMA_IRQHandler+0x1b0>
 8006206:	2308      	movs	r3, #8
 8006208:	e000      	b.n	800620c <HAL_DMA_IRQHandler+0x1b0>
 800620a:	2308      	movs	r3, #8
 800620c:	4013      	ands	r3, r2
 800620e:	2b00      	cmp	r3, #0
 8006210:	bf14      	ite	ne
 8006212:	2301      	movne	r3, #1
 8006214:	2300      	moveq	r3, #0
 8006216:	b2db      	uxtb	r3, r3
 8006218:	e10d      	b.n	8006436 <HAL_DMA_IRQHandler+0x3da>
 800621a:	bf00      	nop
 800621c:	40026458 	.word	0x40026458
 8006220:	40026400 	.word	0x40026400
 8006224:	40026010 	.word	0x40026010
 8006228:	40026410 	.word	0x40026410
 800622c:	40026070 	.word	0x40026070
 8006230:	40026470 	.word	0x40026470
 8006234:	40026028 	.word	0x40026028
 8006238:	40026428 	.word	0x40026428
 800623c:	40026088 	.word	0x40026088
 8006240:	40026488 	.word	0x40026488
 8006244:	40026040 	.word	0x40026040
 8006248:	40026440 	.word	0x40026440
 800624c:	400260a0 	.word	0x400260a0
 8006250:	400264a0 	.word	0x400264a0
 8006254:	400260b8 	.word	0x400260b8
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	461a      	mov	r2, r3
 800625e:	4b64      	ldr	r3, [pc, #400]	; (80063f0 <HAL_DMA_IRQHandler+0x394>)
 8006260:	429a      	cmp	r2, r3
 8006262:	d966      	bls.n	8006332 <HAL_DMA_IRQHandler+0x2d6>
 8006264:	4b63      	ldr	r3, [pc, #396]	; (80063f4 <HAL_DMA_IRQHandler+0x398>)
 8006266:	685a      	ldr	r2, [r3, #4]
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	4962      	ldr	r1, [pc, #392]	; (80063f8 <HAL_DMA_IRQHandler+0x39c>)
 800626e:	428b      	cmp	r3, r1
 8006270:	d057      	beq.n	8006322 <HAL_DMA_IRQHandler+0x2c6>
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	4961      	ldr	r1, [pc, #388]	; (80063fc <HAL_DMA_IRQHandler+0x3a0>)
 8006278:	428b      	cmp	r3, r1
 800627a:	d050      	beq.n	800631e <HAL_DMA_IRQHandler+0x2c2>
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	495f      	ldr	r1, [pc, #380]	; (8006400 <HAL_DMA_IRQHandler+0x3a4>)
 8006282:	428b      	cmp	r3, r1
 8006284:	d049      	beq.n	800631a <HAL_DMA_IRQHandler+0x2be>
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	495e      	ldr	r1, [pc, #376]	; (8006404 <HAL_DMA_IRQHandler+0x3a8>)
 800628c:	428b      	cmp	r3, r1
 800628e:	d042      	beq.n	8006316 <HAL_DMA_IRQHandler+0x2ba>
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	495c      	ldr	r1, [pc, #368]	; (8006408 <HAL_DMA_IRQHandler+0x3ac>)
 8006296:	428b      	cmp	r3, r1
 8006298:	d03a      	beq.n	8006310 <HAL_DMA_IRQHandler+0x2b4>
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	495b      	ldr	r1, [pc, #364]	; (800640c <HAL_DMA_IRQHandler+0x3b0>)
 80062a0:	428b      	cmp	r3, r1
 80062a2:	d032      	beq.n	800630a <HAL_DMA_IRQHandler+0x2ae>
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	4959      	ldr	r1, [pc, #356]	; (8006410 <HAL_DMA_IRQHandler+0x3b4>)
 80062aa:	428b      	cmp	r3, r1
 80062ac:	d02a      	beq.n	8006304 <HAL_DMA_IRQHandler+0x2a8>
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	4958      	ldr	r1, [pc, #352]	; (8006414 <HAL_DMA_IRQHandler+0x3b8>)
 80062b4:	428b      	cmp	r3, r1
 80062b6:	d022      	beq.n	80062fe <HAL_DMA_IRQHandler+0x2a2>
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	4956      	ldr	r1, [pc, #344]	; (8006418 <HAL_DMA_IRQHandler+0x3bc>)
 80062be:	428b      	cmp	r3, r1
 80062c0:	d01a      	beq.n	80062f8 <HAL_DMA_IRQHandler+0x29c>
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	4955      	ldr	r1, [pc, #340]	; (800641c <HAL_DMA_IRQHandler+0x3c0>)
 80062c8:	428b      	cmp	r3, r1
 80062ca:	d012      	beq.n	80062f2 <HAL_DMA_IRQHandler+0x296>
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	4953      	ldr	r1, [pc, #332]	; (8006420 <HAL_DMA_IRQHandler+0x3c4>)
 80062d2:	428b      	cmp	r3, r1
 80062d4:	d00a      	beq.n	80062ec <HAL_DMA_IRQHandler+0x290>
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	4952      	ldr	r1, [pc, #328]	; (8006424 <HAL_DMA_IRQHandler+0x3c8>)
 80062dc:	428b      	cmp	r3, r1
 80062de:	d102      	bne.n	80062e6 <HAL_DMA_IRQHandler+0x28a>
 80062e0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80062e4:	e01e      	b.n	8006324 <HAL_DMA_IRQHandler+0x2c8>
 80062e6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80062ea:	e01b      	b.n	8006324 <HAL_DMA_IRQHandler+0x2c8>
 80062ec:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80062f0:	e018      	b.n	8006324 <HAL_DMA_IRQHandler+0x2c8>
 80062f2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80062f6:	e015      	b.n	8006324 <HAL_DMA_IRQHandler+0x2c8>
 80062f8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80062fc:	e012      	b.n	8006324 <HAL_DMA_IRQHandler+0x2c8>
 80062fe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006302:	e00f      	b.n	8006324 <HAL_DMA_IRQHandler+0x2c8>
 8006304:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006308:	e00c      	b.n	8006324 <HAL_DMA_IRQHandler+0x2c8>
 800630a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800630e:	e009      	b.n	8006324 <HAL_DMA_IRQHandler+0x2c8>
 8006310:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006314:	e006      	b.n	8006324 <HAL_DMA_IRQHandler+0x2c8>
 8006316:	2308      	movs	r3, #8
 8006318:	e004      	b.n	8006324 <HAL_DMA_IRQHandler+0x2c8>
 800631a:	2308      	movs	r3, #8
 800631c:	e002      	b.n	8006324 <HAL_DMA_IRQHandler+0x2c8>
 800631e:	2308      	movs	r3, #8
 8006320:	e000      	b.n	8006324 <HAL_DMA_IRQHandler+0x2c8>
 8006322:	2308      	movs	r3, #8
 8006324:	4013      	ands	r3, r2
 8006326:	2b00      	cmp	r3, #0
 8006328:	bf14      	ite	ne
 800632a:	2301      	movne	r3, #1
 800632c:	2300      	moveq	r3, #0
 800632e:	b2db      	uxtb	r3, r3
 8006330:	e081      	b.n	8006436 <HAL_DMA_IRQHandler+0x3da>
 8006332:	4b30      	ldr	r3, [pc, #192]	; (80063f4 <HAL_DMA_IRQHandler+0x398>)
 8006334:	681a      	ldr	r2, [r3, #0]
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	492f      	ldr	r1, [pc, #188]	; (80063f8 <HAL_DMA_IRQHandler+0x39c>)
 800633c:	428b      	cmp	r3, r1
 800633e:	d073      	beq.n	8006428 <HAL_DMA_IRQHandler+0x3cc>
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	492d      	ldr	r1, [pc, #180]	; (80063fc <HAL_DMA_IRQHandler+0x3a0>)
 8006346:	428b      	cmp	r3, r1
 8006348:	d050      	beq.n	80063ec <HAL_DMA_IRQHandler+0x390>
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	492c      	ldr	r1, [pc, #176]	; (8006400 <HAL_DMA_IRQHandler+0x3a4>)
 8006350:	428b      	cmp	r3, r1
 8006352:	d049      	beq.n	80063e8 <HAL_DMA_IRQHandler+0x38c>
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	492a      	ldr	r1, [pc, #168]	; (8006404 <HAL_DMA_IRQHandler+0x3a8>)
 800635a:	428b      	cmp	r3, r1
 800635c:	d042      	beq.n	80063e4 <HAL_DMA_IRQHandler+0x388>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	4929      	ldr	r1, [pc, #164]	; (8006408 <HAL_DMA_IRQHandler+0x3ac>)
 8006364:	428b      	cmp	r3, r1
 8006366:	d03a      	beq.n	80063de <HAL_DMA_IRQHandler+0x382>
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	4927      	ldr	r1, [pc, #156]	; (800640c <HAL_DMA_IRQHandler+0x3b0>)
 800636e:	428b      	cmp	r3, r1
 8006370:	d032      	beq.n	80063d8 <HAL_DMA_IRQHandler+0x37c>
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	4926      	ldr	r1, [pc, #152]	; (8006410 <HAL_DMA_IRQHandler+0x3b4>)
 8006378:	428b      	cmp	r3, r1
 800637a:	d02a      	beq.n	80063d2 <HAL_DMA_IRQHandler+0x376>
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	4924      	ldr	r1, [pc, #144]	; (8006414 <HAL_DMA_IRQHandler+0x3b8>)
 8006382:	428b      	cmp	r3, r1
 8006384:	d022      	beq.n	80063cc <HAL_DMA_IRQHandler+0x370>
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	4923      	ldr	r1, [pc, #140]	; (8006418 <HAL_DMA_IRQHandler+0x3bc>)
 800638c:	428b      	cmp	r3, r1
 800638e:	d01a      	beq.n	80063c6 <HAL_DMA_IRQHandler+0x36a>
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	4921      	ldr	r1, [pc, #132]	; (800641c <HAL_DMA_IRQHandler+0x3c0>)
 8006396:	428b      	cmp	r3, r1
 8006398:	d012      	beq.n	80063c0 <HAL_DMA_IRQHandler+0x364>
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	4920      	ldr	r1, [pc, #128]	; (8006420 <HAL_DMA_IRQHandler+0x3c4>)
 80063a0:	428b      	cmp	r3, r1
 80063a2:	d00a      	beq.n	80063ba <HAL_DMA_IRQHandler+0x35e>
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	491e      	ldr	r1, [pc, #120]	; (8006424 <HAL_DMA_IRQHandler+0x3c8>)
 80063aa:	428b      	cmp	r3, r1
 80063ac:	d102      	bne.n	80063b4 <HAL_DMA_IRQHandler+0x358>
 80063ae:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80063b2:	e03a      	b.n	800642a <HAL_DMA_IRQHandler+0x3ce>
 80063b4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80063b8:	e037      	b.n	800642a <HAL_DMA_IRQHandler+0x3ce>
 80063ba:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80063be:	e034      	b.n	800642a <HAL_DMA_IRQHandler+0x3ce>
 80063c0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80063c4:	e031      	b.n	800642a <HAL_DMA_IRQHandler+0x3ce>
 80063c6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80063ca:	e02e      	b.n	800642a <HAL_DMA_IRQHandler+0x3ce>
 80063cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80063d0:	e02b      	b.n	800642a <HAL_DMA_IRQHandler+0x3ce>
 80063d2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80063d6:	e028      	b.n	800642a <HAL_DMA_IRQHandler+0x3ce>
 80063d8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80063dc:	e025      	b.n	800642a <HAL_DMA_IRQHandler+0x3ce>
 80063de:	f44f 7300 	mov.w	r3, #512	; 0x200
 80063e2:	e022      	b.n	800642a <HAL_DMA_IRQHandler+0x3ce>
 80063e4:	2308      	movs	r3, #8
 80063e6:	e020      	b.n	800642a <HAL_DMA_IRQHandler+0x3ce>
 80063e8:	2308      	movs	r3, #8
 80063ea:	e01e      	b.n	800642a <HAL_DMA_IRQHandler+0x3ce>
 80063ec:	2308      	movs	r3, #8
 80063ee:	e01c      	b.n	800642a <HAL_DMA_IRQHandler+0x3ce>
 80063f0:	40026058 	.word	0x40026058
 80063f4:	40026000 	.word	0x40026000
 80063f8:	40026010 	.word	0x40026010
 80063fc:	40026410 	.word	0x40026410
 8006400:	40026070 	.word	0x40026070
 8006404:	40026470 	.word	0x40026470
 8006408:	40026028 	.word	0x40026028
 800640c:	40026428 	.word	0x40026428
 8006410:	40026088 	.word	0x40026088
 8006414:	40026488 	.word	0x40026488
 8006418:	40026040 	.word	0x40026040
 800641c:	40026440 	.word	0x40026440
 8006420:	400260a0 	.word	0x400260a0
 8006424:	400264a0 	.word	0x400264a0
 8006428:	2308      	movs	r3, #8
 800642a:	4013      	ands	r3, r2
 800642c:	2b00      	cmp	r3, #0
 800642e:	bf14      	ite	ne
 8006430:	2301      	movne	r3, #1
 8006432:	2300      	moveq	r3, #0
 8006434:	b2db      	uxtb	r3, r3
 8006436:	2b00      	cmp	r3, #0
 8006438:	f000 81dd 	beq.w	80067f6 <HAL_DMA_IRQHandler+0x79a>
		if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET) {
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f003 0304 	and.w	r3, r3, #4
 8006446:	2b00      	cmp	r3, #0
 8006448:	f000 81d5 	beq.w	80067f6 <HAL_DMA_IRQHandler+0x79a>
			/* Disable the transfer error interrupt */
			__HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE);
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	681a      	ldr	r2, [r3, #0]
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f022 0204 	bic.w	r2, r2, #4
 800645a:	601a      	str	r2, [r3, #0]

			/* Clear the transfer error flag */
			__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	461a      	mov	r2, r3
 8006462:	4b8d      	ldr	r3, [pc, #564]	; (8006698 <HAL_DMA_IRQHandler+0x63c>)
 8006464:	429a      	cmp	r2, r3
 8006466:	d960      	bls.n	800652a <HAL_DMA_IRQHandler+0x4ce>
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	4a8b      	ldr	r2, [pc, #556]	; (800669c <HAL_DMA_IRQHandler+0x640>)
 800646e:	4293      	cmp	r3, r2
 8006470:	d057      	beq.n	8006522 <HAL_DMA_IRQHandler+0x4c6>
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	4a8a      	ldr	r2, [pc, #552]	; (80066a0 <HAL_DMA_IRQHandler+0x644>)
 8006478:	4293      	cmp	r3, r2
 800647a:	d050      	beq.n	800651e <HAL_DMA_IRQHandler+0x4c2>
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	4a88      	ldr	r2, [pc, #544]	; (80066a4 <HAL_DMA_IRQHandler+0x648>)
 8006482:	4293      	cmp	r3, r2
 8006484:	d049      	beq.n	800651a <HAL_DMA_IRQHandler+0x4be>
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	4a87      	ldr	r2, [pc, #540]	; (80066a8 <HAL_DMA_IRQHandler+0x64c>)
 800648c:	4293      	cmp	r3, r2
 800648e:	d042      	beq.n	8006516 <HAL_DMA_IRQHandler+0x4ba>
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	4a85      	ldr	r2, [pc, #532]	; (80066ac <HAL_DMA_IRQHandler+0x650>)
 8006496:	4293      	cmp	r3, r2
 8006498:	d03a      	beq.n	8006510 <HAL_DMA_IRQHandler+0x4b4>
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	4a84      	ldr	r2, [pc, #528]	; (80066b0 <HAL_DMA_IRQHandler+0x654>)
 80064a0:	4293      	cmp	r3, r2
 80064a2:	d032      	beq.n	800650a <HAL_DMA_IRQHandler+0x4ae>
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	4a82      	ldr	r2, [pc, #520]	; (80066b4 <HAL_DMA_IRQHandler+0x658>)
 80064aa:	4293      	cmp	r3, r2
 80064ac:	d02a      	beq.n	8006504 <HAL_DMA_IRQHandler+0x4a8>
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	4a81      	ldr	r2, [pc, #516]	; (80066b8 <HAL_DMA_IRQHandler+0x65c>)
 80064b4:	4293      	cmp	r3, r2
 80064b6:	d022      	beq.n	80064fe <HAL_DMA_IRQHandler+0x4a2>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	4a7f      	ldr	r2, [pc, #508]	; (80066bc <HAL_DMA_IRQHandler+0x660>)
 80064be:	4293      	cmp	r3, r2
 80064c0:	d01a      	beq.n	80064f8 <HAL_DMA_IRQHandler+0x49c>
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	4a7e      	ldr	r2, [pc, #504]	; (80066c0 <HAL_DMA_IRQHandler+0x664>)
 80064c8:	4293      	cmp	r3, r2
 80064ca:	d012      	beq.n	80064f2 <HAL_DMA_IRQHandler+0x496>
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	4a7c      	ldr	r2, [pc, #496]	; (80066c4 <HAL_DMA_IRQHandler+0x668>)
 80064d2:	4293      	cmp	r3, r2
 80064d4:	d00a      	beq.n	80064ec <HAL_DMA_IRQHandler+0x490>
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	4a7b      	ldr	r2, [pc, #492]	; (80066c8 <HAL_DMA_IRQHandler+0x66c>)
 80064dc:	4293      	cmp	r3, r2
 80064de:	d102      	bne.n	80064e6 <HAL_DMA_IRQHandler+0x48a>
 80064e0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80064e4:	e01e      	b.n	8006524 <HAL_DMA_IRQHandler+0x4c8>
 80064e6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80064ea:	e01b      	b.n	8006524 <HAL_DMA_IRQHandler+0x4c8>
 80064ec:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80064f0:	e018      	b.n	8006524 <HAL_DMA_IRQHandler+0x4c8>
 80064f2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80064f6:	e015      	b.n	8006524 <HAL_DMA_IRQHandler+0x4c8>
 80064f8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80064fc:	e012      	b.n	8006524 <HAL_DMA_IRQHandler+0x4c8>
 80064fe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006502:	e00f      	b.n	8006524 <HAL_DMA_IRQHandler+0x4c8>
 8006504:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006508:	e00c      	b.n	8006524 <HAL_DMA_IRQHandler+0x4c8>
 800650a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800650e:	e009      	b.n	8006524 <HAL_DMA_IRQHandler+0x4c8>
 8006510:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006514:	e006      	b.n	8006524 <HAL_DMA_IRQHandler+0x4c8>
 8006516:	2308      	movs	r3, #8
 8006518:	e004      	b.n	8006524 <HAL_DMA_IRQHandler+0x4c8>
 800651a:	2308      	movs	r3, #8
 800651c:	e002      	b.n	8006524 <HAL_DMA_IRQHandler+0x4c8>
 800651e:	2308      	movs	r3, #8
 8006520:	e000      	b.n	8006524 <HAL_DMA_IRQHandler+0x4c8>
 8006522:	2308      	movs	r3, #8
 8006524:	4a69      	ldr	r2, [pc, #420]	; (80066cc <HAL_DMA_IRQHandler+0x670>)
 8006526:	60d3      	str	r3, [r2, #12]
 8006528:	e14f      	b.n	80067ca <HAL_DMA_IRQHandler+0x76e>
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	461a      	mov	r2, r3
 8006530:	4b67      	ldr	r3, [pc, #412]	; (80066d0 <HAL_DMA_IRQHandler+0x674>)
 8006532:	429a      	cmp	r2, r3
 8006534:	d960      	bls.n	80065f8 <HAL_DMA_IRQHandler+0x59c>
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	4a58      	ldr	r2, [pc, #352]	; (800669c <HAL_DMA_IRQHandler+0x640>)
 800653c:	4293      	cmp	r3, r2
 800653e:	d057      	beq.n	80065f0 <HAL_DMA_IRQHandler+0x594>
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	4a56      	ldr	r2, [pc, #344]	; (80066a0 <HAL_DMA_IRQHandler+0x644>)
 8006546:	4293      	cmp	r3, r2
 8006548:	d050      	beq.n	80065ec <HAL_DMA_IRQHandler+0x590>
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	4a55      	ldr	r2, [pc, #340]	; (80066a4 <HAL_DMA_IRQHandler+0x648>)
 8006550:	4293      	cmp	r3, r2
 8006552:	d049      	beq.n	80065e8 <HAL_DMA_IRQHandler+0x58c>
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	4a53      	ldr	r2, [pc, #332]	; (80066a8 <HAL_DMA_IRQHandler+0x64c>)
 800655a:	4293      	cmp	r3, r2
 800655c:	d042      	beq.n	80065e4 <HAL_DMA_IRQHandler+0x588>
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	4a52      	ldr	r2, [pc, #328]	; (80066ac <HAL_DMA_IRQHandler+0x650>)
 8006564:	4293      	cmp	r3, r2
 8006566:	d03a      	beq.n	80065de <HAL_DMA_IRQHandler+0x582>
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	4a50      	ldr	r2, [pc, #320]	; (80066b0 <HAL_DMA_IRQHandler+0x654>)
 800656e:	4293      	cmp	r3, r2
 8006570:	d032      	beq.n	80065d8 <HAL_DMA_IRQHandler+0x57c>
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	4a4f      	ldr	r2, [pc, #316]	; (80066b4 <HAL_DMA_IRQHandler+0x658>)
 8006578:	4293      	cmp	r3, r2
 800657a:	d02a      	beq.n	80065d2 <HAL_DMA_IRQHandler+0x576>
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	4a4d      	ldr	r2, [pc, #308]	; (80066b8 <HAL_DMA_IRQHandler+0x65c>)
 8006582:	4293      	cmp	r3, r2
 8006584:	d022      	beq.n	80065cc <HAL_DMA_IRQHandler+0x570>
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	4a4c      	ldr	r2, [pc, #304]	; (80066bc <HAL_DMA_IRQHandler+0x660>)
 800658c:	4293      	cmp	r3, r2
 800658e:	d01a      	beq.n	80065c6 <HAL_DMA_IRQHandler+0x56a>
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	4a4a      	ldr	r2, [pc, #296]	; (80066c0 <HAL_DMA_IRQHandler+0x664>)
 8006596:	4293      	cmp	r3, r2
 8006598:	d012      	beq.n	80065c0 <HAL_DMA_IRQHandler+0x564>
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	4a49      	ldr	r2, [pc, #292]	; (80066c4 <HAL_DMA_IRQHandler+0x668>)
 80065a0:	4293      	cmp	r3, r2
 80065a2:	d00a      	beq.n	80065ba <HAL_DMA_IRQHandler+0x55e>
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	4a47      	ldr	r2, [pc, #284]	; (80066c8 <HAL_DMA_IRQHandler+0x66c>)
 80065aa:	4293      	cmp	r3, r2
 80065ac:	d102      	bne.n	80065b4 <HAL_DMA_IRQHandler+0x558>
 80065ae:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80065b2:	e01e      	b.n	80065f2 <HAL_DMA_IRQHandler+0x596>
 80065b4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80065b8:	e01b      	b.n	80065f2 <HAL_DMA_IRQHandler+0x596>
 80065ba:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80065be:	e018      	b.n	80065f2 <HAL_DMA_IRQHandler+0x596>
 80065c0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80065c4:	e015      	b.n	80065f2 <HAL_DMA_IRQHandler+0x596>
 80065c6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80065ca:	e012      	b.n	80065f2 <HAL_DMA_IRQHandler+0x596>
 80065cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80065d0:	e00f      	b.n	80065f2 <HAL_DMA_IRQHandler+0x596>
 80065d2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80065d6:	e00c      	b.n	80065f2 <HAL_DMA_IRQHandler+0x596>
 80065d8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80065dc:	e009      	b.n	80065f2 <HAL_DMA_IRQHandler+0x596>
 80065de:	f44f 7300 	mov.w	r3, #512	; 0x200
 80065e2:	e006      	b.n	80065f2 <HAL_DMA_IRQHandler+0x596>
 80065e4:	2308      	movs	r3, #8
 80065e6:	e004      	b.n	80065f2 <HAL_DMA_IRQHandler+0x596>
 80065e8:	2308      	movs	r3, #8
 80065ea:	e002      	b.n	80065f2 <HAL_DMA_IRQHandler+0x596>
 80065ec:	2308      	movs	r3, #8
 80065ee:	e000      	b.n	80065f2 <HAL_DMA_IRQHandler+0x596>
 80065f0:	2308      	movs	r3, #8
 80065f2:	4a36      	ldr	r2, [pc, #216]	; (80066cc <HAL_DMA_IRQHandler+0x670>)
 80065f4:	6093      	str	r3, [r2, #8]
 80065f6:	e0e8      	b.n	80067ca <HAL_DMA_IRQHandler+0x76e>
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	461a      	mov	r2, r3
 80065fe:	4b35      	ldr	r3, [pc, #212]	; (80066d4 <HAL_DMA_IRQHandler+0x678>)
 8006600:	429a      	cmp	r2, r3
 8006602:	f240 8082 	bls.w	800670a <HAL_DMA_IRQHandler+0x6ae>
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	4a24      	ldr	r2, [pc, #144]	; (800669c <HAL_DMA_IRQHandler+0x640>)
 800660c:	4293      	cmp	r3, r2
 800660e:	d078      	beq.n	8006702 <HAL_DMA_IRQHandler+0x6a6>
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	4a22      	ldr	r2, [pc, #136]	; (80066a0 <HAL_DMA_IRQHandler+0x644>)
 8006616:	4293      	cmp	r3, r2
 8006618:	d071      	beq.n	80066fe <HAL_DMA_IRQHandler+0x6a2>
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	4a21      	ldr	r2, [pc, #132]	; (80066a4 <HAL_DMA_IRQHandler+0x648>)
 8006620:	4293      	cmp	r3, r2
 8006622:	d06a      	beq.n	80066fa <HAL_DMA_IRQHandler+0x69e>
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	4a1f      	ldr	r2, [pc, #124]	; (80066a8 <HAL_DMA_IRQHandler+0x64c>)
 800662a:	4293      	cmp	r3, r2
 800662c:	d063      	beq.n	80066f6 <HAL_DMA_IRQHandler+0x69a>
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	4a1e      	ldr	r2, [pc, #120]	; (80066ac <HAL_DMA_IRQHandler+0x650>)
 8006634:	4293      	cmp	r3, r2
 8006636:	d05b      	beq.n	80066f0 <HAL_DMA_IRQHandler+0x694>
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	4a1c      	ldr	r2, [pc, #112]	; (80066b0 <HAL_DMA_IRQHandler+0x654>)
 800663e:	4293      	cmp	r3, r2
 8006640:	d053      	beq.n	80066ea <HAL_DMA_IRQHandler+0x68e>
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	4a1b      	ldr	r2, [pc, #108]	; (80066b4 <HAL_DMA_IRQHandler+0x658>)
 8006648:	4293      	cmp	r3, r2
 800664a:	d04b      	beq.n	80066e4 <HAL_DMA_IRQHandler+0x688>
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	4a19      	ldr	r2, [pc, #100]	; (80066b8 <HAL_DMA_IRQHandler+0x65c>)
 8006652:	4293      	cmp	r3, r2
 8006654:	d043      	beq.n	80066de <HAL_DMA_IRQHandler+0x682>
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	4a18      	ldr	r2, [pc, #96]	; (80066bc <HAL_DMA_IRQHandler+0x660>)
 800665c:	4293      	cmp	r3, r2
 800665e:	d03b      	beq.n	80066d8 <HAL_DMA_IRQHandler+0x67c>
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	4a16      	ldr	r2, [pc, #88]	; (80066c0 <HAL_DMA_IRQHandler+0x664>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d012      	beq.n	8006690 <HAL_DMA_IRQHandler+0x634>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	4a15      	ldr	r2, [pc, #84]	; (80066c4 <HAL_DMA_IRQHandler+0x668>)
 8006670:	4293      	cmp	r3, r2
 8006672:	d00a      	beq.n	800668a <HAL_DMA_IRQHandler+0x62e>
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	4a13      	ldr	r2, [pc, #76]	; (80066c8 <HAL_DMA_IRQHandler+0x66c>)
 800667a:	4293      	cmp	r3, r2
 800667c:	d102      	bne.n	8006684 <HAL_DMA_IRQHandler+0x628>
 800667e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006682:	e03f      	b.n	8006704 <HAL_DMA_IRQHandler+0x6a8>
 8006684:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006688:	e03c      	b.n	8006704 <HAL_DMA_IRQHandler+0x6a8>
 800668a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800668e:	e039      	b.n	8006704 <HAL_DMA_IRQHandler+0x6a8>
 8006690:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006694:	e036      	b.n	8006704 <HAL_DMA_IRQHandler+0x6a8>
 8006696:	bf00      	nop
 8006698:	40026458 	.word	0x40026458
 800669c:	40026010 	.word	0x40026010
 80066a0:	40026410 	.word	0x40026410
 80066a4:	40026070 	.word	0x40026070
 80066a8:	40026470 	.word	0x40026470
 80066ac:	40026028 	.word	0x40026028
 80066b0:	40026428 	.word	0x40026428
 80066b4:	40026088 	.word	0x40026088
 80066b8:	40026488 	.word	0x40026488
 80066bc:	40026040 	.word	0x40026040
 80066c0:	40026440 	.word	0x40026440
 80066c4:	400260a0 	.word	0x400260a0
 80066c8:	400264a0 	.word	0x400264a0
 80066cc:	40026400 	.word	0x40026400
 80066d0:	400260b8 	.word	0x400260b8
 80066d4:	40026058 	.word	0x40026058
 80066d8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80066dc:	e012      	b.n	8006704 <HAL_DMA_IRQHandler+0x6a8>
 80066de:	f44f 7300 	mov.w	r3, #512	; 0x200
 80066e2:	e00f      	b.n	8006704 <HAL_DMA_IRQHandler+0x6a8>
 80066e4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80066e8:	e00c      	b.n	8006704 <HAL_DMA_IRQHandler+0x6a8>
 80066ea:	f44f 7300 	mov.w	r3, #512	; 0x200
 80066ee:	e009      	b.n	8006704 <HAL_DMA_IRQHandler+0x6a8>
 80066f0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80066f4:	e006      	b.n	8006704 <HAL_DMA_IRQHandler+0x6a8>
 80066f6:	2308      	movs	r3, #8
 80066f8:	e004      	b.n	8006704 <HAL_DMA_IRQHandler+0x6a8>
 80066fa:	2308      	movs	r3, #8
 80066fc:	e002      	b.n	8006704 <HAL_DMA_IRQHandler+0x6a8>
 80066fe:	2308      	movs	r3, #8
 8006700:	e000      	b.n	8006704 <HAL_DMA_IRQHandler+0x6a8>
 8006702:	2308      	movs	r3, #8
 8006704:	4a71      	ldr	r2, [pc, #452]	; (80068cc <HAL_DMA_IRQHandler+0x870>)
 8006706:	60d3      	str	r3, [r2, #12]
 8006708:	e05f      	b.n	80067ca <HAL_DMA_IRQHandler+0x76e>
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	4a70      	ldr	r2, [pc, #448]	; (80068d0 <HAL_DMA_IRQHandler+0x874>)
 8006710:	4293      	cmp	r3, r2
 8006712:	d057      	beq.n	80067c4 <HAL_DMA_IRQHandler+0x768>
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	4a6e      	ldr	r2, [pc, #440]	; (80068d4 <HAL_DMA_IRQHandler+0x878>)
 800671a:	4293      	cmp	r3, r2
 800671c:	d050      	beq.n	80067c0 <HAL_DMA_IRQHandler+0x764>
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	4a6d      	ldr	r2, [pc, #436]	; (80068d8 <HAL_DMA_IRQHandler+0x87c>)
 8006724:	4293      	cmp	r3, r2
 8006726:	d049      	beq.n	80067bc <HAL_DMA_IRQHandler+0x760>
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	4a6b      	ldr	r2, [pc, #428]	; (80068dc <HAL_DMA_IRQHandler+0x880>)
 800672e:	4293      	cmp	r3, r2
 8006730:	d042      	beq.n	80067b8 <HAL_DMA_IRQHandler+0x75c>
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	4a6a      	ldr	r2, [pc, #424]	; (80068e0 <HAL_DMA_IRQHandler+0x884>)
 8006738:	4293      	cmp	r3, r2
 800673a:	d03a      	beq.n	80067b2 <HAL_DMA_IRQHandler+0x756>
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	4a68      	ldr	r2, [pc, #416]	; (80068e4 <HAL_DMA_IRQHandler+0x888>)
 8006742:	4293      	cmp	r3, r2
 8006744:	d032      	beq.n	80067ac <HAL_DMA_IRQHandler+0x750>
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	4a67      	ldr	r2, [pc, #412]	; (80068e8 <HAL_DMA_IRQHandler+0x88c>)
 800674c:	4293      	cmp	r3, r2
 800674e:	d02a      	beq.n	80067a6 <HAL_DMA_IRQHandler+0x74a>
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	4a65      	ldr	r2, [pc, #404]	; (80068ec <HAL_DMA_IRQHandler+0x890>)
 8006756:	4293      	cmp	r3, r2
 8006758:	d022      	beq.n	80067a0 <HAL_DMA_IRQHandler+0x744>
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	4a64      	ldr	r2, [pc, #400]	; (80068f0 <HAL_DMA_IRQHandler+0x894>)
 8006760:	4293      	cmp	r3, r2
 8006762:	d01a      	beq.n	800679a <HAL_DMA_IRQHandler+0x73e>
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	4a62      	ldr	r2, [pc, #392]	; (80068f4 <HAL_DMA_IRQHandler+0x898>)
 800676a:	4293      	cmp	r3, r2
 800676c:	d012      	beq.n	8006794 <HAL_DMA_IRQHandler+0x738>
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	4a61      	ldr	r2, [pc, #388]	; (80068f8 <HAL_DMA_IRQHandler+0x89c>)
 8006774:	4293      	cmp	r3, r2
 8006776:	d00a      	beq.n	800678e <HAL_DMA_IRQHandler+0x732>
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	4a5f      	ldr	r2, [pc, #380]	; (80068fc <HAL_DMA_IRQHandler+0x8a0>)
 800677e:	4293      	cmp	r3, r2
 8006780:	d102      	bne.n	8006788 <HAL_DMA_IRQHandler+0x72c>
 8006782:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006786:	e01e      	b.n	80067c6 <HAL_DMA_IRQHandler+0x76a>
 8006788:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800678c:	e01b      	b.n	80067c6 <HAL_DMA_IRQHandler+0x76a>
 800678e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006792:	e018      	b.n	80067c6 <HAL_DMA_IRQHandler+0x76a>
 8006794:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006798:	e015      	b.n	80067c6 <HAL_DMA_IRQHandler+0x76a>
 800679a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800679e:	e012      	b.n	80067c6 <HAL_DMA_IRQHandler+0x76a>
 80067a0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80067a4:	e00f      	b.n	80067c6 <HAL_DMA_IRQHandler+0x76a>
 80067a6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80067aa:	e00c      	b.n	80067c6 <HAL_DMA_IRQHandler+0x76a>
 80067ac:	f44f 7300 	mov.w	r3, #512	; 0x200
 80067b0:	e009      	b.n	80067c6 <HAL_DMA_IRQHandler+0x76a>
 80067b2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80067b6:	e006      	b.n	80067c6 <HAL_DMA_IRQHandler+0x76a>
 80067b8:	2308      	movs	r3, #8
 80067ba:	e004      	b.n	80067c6 <HAL_DMA_IRQHandler+0x76a>
 80067bc:	2308      	movs	r3, #8
 80067be:	e002      	b.n	80067c6 <HAL_DMA_IRQHandler+0x76a>
 80067c0:	2308      	movs	r3, #8
 80067c2:	e000      	b.n	80067c6 <HAL_DMA_IRQHandler+0x76a>
 80067c4:	2308      	movs	r3, #8
 80067c6:	4a41      	ldr	r2, [pc, #260]	; (80068cc <HAL_DMA_IRQHandler+0x870>)
 80067c8:	6093      	str	r3, [r2, #8]

			/* Update error code */
			hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80067ce:	f043 0201 	orr.w	r2, r3, #1
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	64da      	str	r2, [r3, #76]	; 0x4c

			/* Change the DMA state */
			hdma->State = HAL_DMA_STATE_ERROR;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	2204      	movs	r2, #4
 80067da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

			/* Process Unlocked */
			__HAL_UNLOCK(hdma);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	2200      	movs	r2, #0
 80067e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

			if (hdma->XferErrorCallback != NULL) {
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d003      	beq.n	80067f6 <HAL_DMA_IRQHandler+0x79a>
				/* Transfer error callback */
				hdma->XferErrorCallback(hdma);
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80067f2:	6878      	ldr	r0, [r7, #4]
 80067f4:	4798      	blx	r3
			}
		}
	}
	/* FIFO Error Interrupt management ******************************************/
	if (__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma)) != RESET) {
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	461a      	mov	r2, r3
 80067fc:	4b40      	ldr	r3, [pc, #256]	; (8006900 <HAL_DMA_IRQHandler+0x8a4>)
 80067fe:	429a      	cmp	r2, r3
 8006800:	f240 8084 	bls.w	800690c <HAL_DMA_IRQHandler+0x8b0>
 8006804:	4b3f      	ldr	r3, [pc, #252]	; (8006904 <HAL_DMA_IRQHandler+0x8a8>)
 8006806:	685a      	ldr	r2, [r3, #4]
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	4930      	ldr	r1, [pc, #192]	; (80068d0 <HAL_DMA_IRQHandler+0x874>)
 800680e:	428b      	cmp	r3, r1
 8006810:	d053      	beq.n	80068ba <HAL_DMA_IRQHandler+0x85e>
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	492f      	ldr	r1, [pc, #188]	; (80068d4 <HAL_DMA_IRQHandler+0x878>)
 8006818:	428b      	cmp	r3, r1
 800681a:	d04c      	beq.n	80068b6 <HAL_DMA_IRQHandler+0x85a>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	492d      	ldr	r1, [pc, #180]	; (80068d8 <HAL_DMA_IRQHandler+0x87c>)
 8006822:	428b      	cmp	r3, r1
 8006824:	d045      	beq.n	80068b2 <HAL_DMA_IRQHandler+0x856>
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	492c      	ldr	r1, [pc, #176]	; (80068dc <HAL_DMA_IRQHandler+0x880>)
 800682c:	428b      	cmp	r3, r1
 800682e:	d03e      	beq.n	80068ae <HAL_DMA_IRQHandler+0x852>
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	492a      	ldr	r1, [pc, #168]	; (80068e0 <HAL_DMA_IRQHandler+0x884>)
 8006836:	428b      	cmp	r3, r1
 8006838:	d037      	beq.n	80068aa <HAL_DMA_IRQHandler+0x84e>
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	4929      	ldr	r1, [pc, #164]	; (80068e4 <HAL_DMA_IRQHandler+0x888>)
 8006840:	428b      	cmp	r3, r1
 8006842:	d030      	beq.n	80068a6 <HAL_DMA_IRQHandler+0x84a>
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	4927      	ldr	r1, [pc, #156]	; (80068e8 <HAL_DMA_IRQHandler+0x88c>)
 800684a:	428b      	cmp	r3, r1
 800684c:	d029      	beq.n	80068a2 <HAL_DMA_IRQHandler+0x846>
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	4926      	ldr	r1, [pc, #152]	; (80068ec <HAL_DMA_IRQHandler+0x890>)
 8006854:	428b      	cmp	r3, r1
 8006856:	d022      	beq.n	800689e <HAL_DMA_IRQHandler+0x842>
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	4924      	ldr	r1, [pc, #144]	; (80068f0 <HAL_DMA_IRQHandler+0x894>)
 800685e:	428b      	cmp	r3, r1
 8006860:	d01a      	beq.n	8006898 <HAL_DMA_IRQHandler+0x83c>
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	4923      	ldr	r1, [pc, #140]	; (80068f4 <HAL_DMA_IRQHandler+0x898>)
 8006868:	428b      	cmp	r3, r1
 800686a:	d012      	beq.n	8006892 <HAL_DMA_IRQHandler+0x836>
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	4921      	ldr	r1, [pc, #132]	; (80068f8 <HAL_DMA_IRQHandler+0x89c>)
 8006872:	428b      	cmp	r3, r1
 8006874:	d00a      	beq.n	800688c <HAL_DMA_IRQHandler+0x830>
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	4920      	ldr	r1, [pc, #128]	; (80068fc <HAL_DMA_IRQHandler+0x8a0>)
 800687c:	428b      	cmp	r3, r1
 800687e:	d102      	bne.n	8006886 <HAL_DMA_IRQHandler+0x82a>
 8006880:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006884:	e01a      	b.n	80068bc <HAL_DMA_IRQHandler+0x860>
 8006886:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800688a:	e017      	b.n	80068bc <HAL_DMA_IRQHandler+0x860>
 800688c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006890:	e014      	b.n	80068bc <HAL_DMA_IRQHandler+0x860>
 8006892:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006896:	e011      	b.n	80068bc <HAL_DMA_IRQHandler+0x860>
 8006898:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800689c:	e00e      	b.n	80068bc <HAL_DMA_IRQHandler+0x860>
 800689e:	2340      	movs	r3, #64	; 0x40
 80068a0:	e00c      	b.n	80068bc <HAL_DMA_IRQHandler+0x860>
 80068a2:	2340      	movs	r3, #64	; 0x40
 80068a4:	e00a      	b.n	80068bc <HAL_DMA_IRQHandler+0x860>
 80068a6:	2340      	movs	r3, #64	; 0x40
 80068a8:	e008      	b.n	80068bc <HAL_DMA_IRQHandler+0x860>
 80068aa:	2340      	movs	r3, #64	; 0x40
 80068ac:	e006      	b.n	80068bc <HAL_DMA_IRQHandler+0x860>
 80068ae:	4b16      	ldr	r3, [pc, #88]	; (8006908 <HAL_DMA_IRQHandler+0x8ac>)
 80068b0:	e004      	b.n	80068bc <HAL_DMA_IRQHandler+0x860>
 80068b2:	4b15      	ldr	r3, [pc, #84]	; (8006908 <HAL_DMA_IRQHandler+0x8ac>)
 80068b4:	e002      	b.n	80068bc <HAL_DMA_IRQHandler+0x860>
 80068b6:	4b14      	ldr	r3, [pc, #80]	; (8006908 <HAL_DMA_IRQHandler+0x8ac>)
 80068b8:	e000      	b.n	80068bc <HAL_DMA_IRQHandler+0x860>
 80068ba:	4b13      	ldr	r3, [pc, #76]	; (8006908 <HAL_DMA_IRQHandler+0x8ac>)
 80068bc:	4013      	ands	r3, r2
 80068be:	2b00      	cmp	r3, #0
 80068c0:	bf14      	ite	ne
 80068c2:	2301      	movne	r3, #1
 80068c4:	2300      	moveq	r3, #0
 80068c6:	b2db      	uxtb	r3, r3
 80068c8:	e178      	b.n	8006bbc <HAL_DMA_IRQHandler+0xb60>
 80068ca:	bf00      	nop
 80068cc:	40026000 	.word	0x40026000
 80068d0:	40026010 	.word	0x40026010
 80068d4:	40026410 	.word	0x40026410
 80068d8:	40026070 	.word	0x40026070
 80068dc:	40026470 	.word	0x40026470
 80068e0:	40026028 	.word	0x40026028
 80068e4:	40026428 	.word	0x40026428
 80068e8:	40026088 	.word	0x40026088
 80068ec:	40026488 	.word	0x40026488
 80068f0:	40026040 	.word	0x40026040
 80068f4:	40026440 	.word	0x40026440
 80068f8:	400260a0 	.word	0x400260a0
 80068fc:	400264a0 	.word	0x400264a0
 8006900:	40026458 	.word	0x40026458
 8006904:	40026400 	.word	0x40026400
 8006908:	00800001 	.word	0x00800001
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	461a      	mov	r2, r3
 8006912:	4b68      	ldr	r3, [pc, #416]	; (8006ab4 <HAL_DMA_IRQHandler+0xa58>)
 8006914:	429a      	cmp	r2, r3
 8006916:	d962      	bls.n	80069de <HAL_DMA_IRQHandler+0x982>
 8006918:	4b67      	ldr	r3, [pc, #412]	; (8006ab8 <HAL_DMA_IRQHandler+0xa5c>)
 800691a:	681a      	ldr	r2, [r3, #0]
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	4966      	ldr	r1, [pc, #408]	; (8006abc <HAL_DMA_IRQHandler+0xa60>)
 8006922:	428b      	cmp	r3, r1
 8006924:	d053      	beq.n	80069ce <HAL_DMA_IRQHandler+0x972>
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	4965      	ldr	r1, [pc, #404]	; (8006ac0 <HAL_DMA_IRQHandler+0xa64>)
 800692c:	428b      	cmp	r3, r1
 800692e:	d04c      	beq.n	80069ca <HAL_DMA_IRQHandler+0x96e>
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	4963      	ldr	r1, [pc, #396]	; (8006ac4 <HAL_DMA_IRQHandler+0xa68>)
 8006936:	428b      	cmp	r3, r1
 8006938:	d045      	beq.n	80069c6 <HAL_DMA_IRQHandler+0x96a>
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	4962      	ldr	r1, [pc, #392]	; (8006ac8 <HAL_DMA_IRQHandler+0xa6c>)
 8006940:	428b      	cmp	r3, r1
 8006942:	d03e      	beq.n	80069c2 <HAL_DMA_IRQHandler+0x966>
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	4960      	ldr	r1, [pc, #384]	; (8006acc <HAL_DMA_IRQHandler+0xa70>)
 800694a:	428b      	cmp	r3, r1
 800694c:	d037      	beq.n	80069be <HAL_DMA_IRQHandler+0x962>
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	495f      	ldr	r1, [pc, #380]	; (8006ad0 <HAL_DMA_IRQHandler+0xa74>)
 8006954:	428b      	cmp	r3, r1
 8006956:	d030      	beq.n	80069ba <HAL_DMA_IRQHandler+0x95e>
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	495d      	ldr	r1, [pc, #372]	; (8006ad4 <HAL_DMA_IRQHandler+0xa78>)
 800695e:	428b      	cmp	r3, r1
 8006960:	d029      	beq.n	80069b6 <HAL_DMA_IRQHandler+0x95a>
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	495c      	ldr	r1, [pc, #368]	; (8006ad8 <HAL_DMA_IRQHandler+0xa7c>)
 8006968:	428b      	cmp	r3, r1
 800696a:	d022      	beq.n	80069b2 <HAL_DMA_IRQHandler+0x956>
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	495a      	ldr	r1, [pc, #360]	; (8006adc <HAL_DMA_IRQHandler+0xa80>)
 8006972:	428b      	cmp	r3, r1
 8006974:	d01a      	beq.n	80069ac <HAL_DMA_IRQHandler+0x950>
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	4959      	ldr	r1, [pc, #356]	; (8006ae0 <HAL_DMA_IRQHandler+0xa84>)
 800697c:	428b      	cmp	r3, r1
 800697e:	d012      	beq.n	80069a6 <HAL_DMA_IRQHandler+0x94a>
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	4957      	ldr	r1, [pc, #348]	; (8006ae4 <HAL_DMA_IRQHandler+0xa88>)
 8006986:	428b      	cmp	r3, r1
 8006988:	d00a      	beq.n	80069a0 <HAL_DMA_IRQHandler+0x944>
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	4956      	ldr	r1, [pc, #344]	; (8006ae8 <HAL_DMA_IRQHandler+0xa8c>)
 8006990:	428b      	cmp	r3, r1
 8006992:	d102      	bne.n	800699a <HAL_DMA_IRQHandler+0x93e>
 8006994:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006998:	e01a      	b.n	80069d0 <HAL_DMA_IRQHandler+0x974>
 800699a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800699e:	e017      	b.n	80069d0 <HAL_DMA_IRQHandler+0x974>
 80069a0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80069a4:	e014      	b.n	80069d0 <HAL_DMA_IRQHandler+0x974>
 80069a6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80069aa:	e011      	b.n	80069d0 <HAL_DMA_IRQHandler+0x974>
 80069ac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80069b0:	e00e      	b.n	80069d0 <HAL_DMA_IRQHandler+0x974>
 80069b2:	2340      	movs	r3, #64	; 0x40
 80069b4:	e00c      	b.n	80069d0 <HAL_DMA_IRQHandler+0x974>
 80069b6:	2340      	movs	r3, #64	; 0x40
 80069b8:	e00a      	b.n	80069d0 <HAL_DMA_IRQHandler+0x974>
 80069ba:	2340      	movs	r3, #64	; 0x40
 80069bc:	e008      	b.n	80069d0 <HAL_DMA_IRQHandler+0x974>
 80069be:	2340      	movs	r3, #64	; 0x40
 80069c0:	e006      	b.n	80069d0 <HAL_DMA_IRQHandler+0x974>
 80069c2:	4b4a      	ldr	r3, [pc, #296]	; (8006aec <HAL_DMA_IRQHandler+0xa90>)
 80069c4:	e004      	b.n	80069d0 <HAL_DMA_IRQHandler+0x974>
 80069c6:	4b49      	ldr	r3, [pc, #292]	; (8006aec <HAL_DMA_IRQHandler+0xa90>)
 80069c8:	e002      	b.n	80069d0 <HAL_DMA_IRQHandler+0x974>
 80069ca:	4b48      	ldr	r3, [pc, #288]	; (8006aec <HAL_DMA_IRQHandler+0xa90>)
 80069cc:	e000      	b.n	80069d0 <HAL_DMA_IRQHandler+0x974>
 80069ce:	4b47      	ldr	r3, [pc, #284]	; (8006aec <HAL_DMA_IRQHandler+0xa90>)
 80069d0:	4013      	ands	r3, r2
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	bf14      	ite	ne
 80069d6:	2301      	movne	r3, #1
 80069d8:	2300      	moveq	r3, #0
 80069da:	b2db      	uxtb	r3, r3
 80069dc:	e0ee      	b.n	8006bbc <HAL_DMA_IRQHandler+0xb60>
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	461a      	mov	r2, r3
 80069e4:	4b42      	ldr	r3, [pc, #264]	; (8006af0 <HAL_DMA_IRQHandler+0xa94>)
 80069e6:	429a      	cmp	r2, r3
 80069e8:	f240 8086 	bls.w	8006af8 <HAL_DMA_IRQHandler+0xa9c>
 80069ec:	4b41      	ldr	r3, [pc, #260]	; (8006af4 <HAL_DMA_IRQHandler+0xa98>)
 80069ee:	685a      	ldr	r2, [r3, #4]
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	4931      	ldr	r1, [pc, #196]	; (8006abc <HAL_DMA_IRQHandler+0xa60>)
 80069f6:	428b      	cmp	r3, r1
 80069f8:	d053      	beq.n	8006aa2 <HAL_DMA_IRQHandler+0xa46>
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	4930      	ldr	r1, [pc, #192]	; (8006ac0 <HAL_DMA_IRQHandler+0xa64>)
 8006a00:	428b      	cmp	r3, r1
 8006a02:	d04c      	beq.n	8006a9e <HAL_DMA_IRQHandler+0xa42>
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	492e      	ldr	r1, [pc, #184]	; (8006ac4 <HAL_DMA_IRQHandler+0xa68>)
 8006a0a:	428b      	cmp	r3, r1
 8006a0c:	d045      	beq.n	8006a9a <HAL_DMA_IRQHandler+0xa3e>
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	492d      	ldr	r1, [pc, #180]	; (8006ac8 <HAL_DMA_IRQHandler+0xa6c>)
 8006a14:	428b      	cmp	r3, r1
 8006a16:	d03e      	beq.n	8006a96 <HAL_DMA_IRQHandler+0xa3a>
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	492b      	ldr	r1, [pc, #172]	; (8006acc <HAL_DMA_IRQHandler+0xa70>)
 8006a1e:	428b      	cmp	r3, r1
 8006a20:	d037      	beq.n	8006a92 <HAL_DMA_IRQHandler+0xa36>
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	492a      	ldr	r1, [pc, #168]	; (8006ad0 <HAL_DMA_IRQHandler+0xa74>)
 8006a28:	428b      	cmp	r3, r1
 8006a2a:	d030      	beq.n	8006a8e <HAL_DMA_IRQHandler+0xa32>
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	4928      	ldr	r1, [pc, #160]	; (8006ad4 <HAL_DMA_IRQHandler+0xa78>)
 8006a32:	428b      	cmp	r3, r1
 8006a34:	d029      	beq.n	8006a8a <HAL_DMA_IRQHandler+0xa2e>
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	4927      	ldr	r1, [pc, #156]	; (8006ad8 <HAL_DMA_IRQHandler+0xa7c>)
 8006a3c:	428b      	cmp	r3, r1
 8006a3e:	d022      	beq.n	8006a86 <HAL_DMA_IRQHandler+0xa2a>
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	4925      	ldr	r1, [pc, #148]	; (8006adc <HAL_DMA_IRQHandler+0xa80>)
 8006a46:	428b      	cmp	r3, r1
 8006a48:	d01a      	beq.n	8006a80 <HAL_DMA_IRQHandler+0xa24>
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	4924      	ldr	r1, [pc, #144]	; (8006ae0 <HAL_DMA_IRQHandler+0xa84>)
 8006a50:	428b      	cmp	r3, r1
 8006a52:	d012      	beq.n	8006a7a <HAL_DMA_IRQHandler+0xa1e>
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	4922      	ldr	r1, [pc, #136]	; (8006ae4 <HAL_DMA_IRQHandler+0xa88>)
 8006a5a:	428b      	cmp	r3, r1
 8006a5c:	d00a      	beq.n	8006a74 <HAL_DMA_IRQHandler+0xa18>
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	4921      	ldr	r1, [pc, #132]	; (8006ae8 <HAL_DMA_IRQHandler+0xa8c>)
 8006a64:	428b      	cmp	r3, r1
 8006a66:	d102      	bne.n	8006a6e <HAL_DMA_IRQHandler+0xa12>
 8006a68:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006a6c:	e01a      	b.n	8006aa4 <HAL_DMA_IRQHandler+0xa48>
 8006a6e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006a72:	e017      	b.n	8006aa4 <HAL_DMA_IRQHandler+0xa48>
 8006a74:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006a78:	e014      	b.n	8006aa4 <HAL_DMA_IRQHandler+0xa48>
 8006a7a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006a7e:	e011      	b.n	8006aa4 <HAL_DMA_IRQHandler+0xa48>
 8006a80:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006a84:	e00e      	b.n	8006aa4 <HAL_DMA_IRQHandler+0xa48>
 8006a86:	2340      	movs	r3, #64	; 0x40
 8006a88:	e00c      	b.n	8006aa4 <HAL_DMA_IRQHandler+0xa48>
 8006a8a:	2340      	movs	r3, #64	; 0x40
 8006a8c:	e00a      	b.n	8006aa4 <HAL_DMA_IRQHandler+0xa48>
 8006a8e:	2340      	movs	r3, #64	; 0x40
 8006a90:	e008      	b.n	8006aa4 <HAL_DMA_IRQHandler+0xa48>
 8006a92:	2340      	movs	r3, #64	; 0x40
 8006a94:	e006      	b.n	8006aa4 <HAL_DMA_IRQHandler+0xa48>
 8006a96:	4b15      	ldr	r3, [pc, #84]	; (8006aec <HAL_DMA_IRQHandler+0xa90>)
 8006a98:	e004      	b.n	8006aa4 <HAL_DMA_IRQHandler+0xa48>
 8006a9a:	4b14      	ldr	r3, [pc, #80]	; (8006aec <HAL_DMA_IRQHandler+0xa90>)
 8006a9c:	e002      	b.n	8006aa4 <HAL_DMA_IRQHandler+0xa48>
 8006a9e:	4b13      	ldr	r3, [pc, #76]	; (8006aec <HAL_DMA_IRQHandler+0xa90>)
 8006aa0:	e000      	b.n	8006aa4 <HAL_DMA_IRQHandler+0xa48>
 8006aa2:	4b12      	ldr	r3, [pc, #72]	; (8006aec <HAL_DMA_IRQHandler+0xa90>)
 8006aa4:	4013      	ands	r3, r2
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	bf14      	ite	ne
 8006aaa:	2301      	movne	r3, #1
 8006aac:	2300      	moveq	r3, #0
 8006aae:	b2db      	uxtb	r3, r3
 8006ab0:	e084      	b.n	8006bbc <HAL_DMA_IRQHandler+0xb60>
 8006ab2:	bf00      	nop
 8006ab4:	400260b8 	.word	0x400260b8
 8006ab8:	40026400 	.word	0x40026400
 8006abc:	40026010 	.word	0x40026010
 8006ac0:	40026410 	.word	0x40026410
 8006ac4:	40026070 	.word	0x40026070
 8006ac8:	40026470 	.word	0x40026470
 8006acc:	40026028 	.word	0x40026028
 8006ad0:	40026428 	.word	0x40026428
 8006ad4:	40026088 	.word	0x40026088
 8006ad8:	40026488 	.word	0x40026488
 8006adc:	40026040 	.word	0x40026040
 8006ae0:	40026440 	.word	0x40026440
 8006ae4:	400260a0 	.word	0x400260a0
 8006ae8:	400264a0 	.word	0x400264a0
 8006aec:	00800001 	.word	0x00800001
 8006af0:	40026058 	.word	0x40026058
 8006af4:	40026000 	.word	0x40026000
 8006af8:	4b6b      	ldr	r3, [pc, #428]	; (8006ca8 <HAL_DMA_IRQHandler+0xc4c>)
 8006afa:	681a      	ldr	r2, [r3, #0]
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	496a      	ldr	r1, [pc, #424]	; (8006cac <HAL_DMA_IRQHandler+0xc50>)
 8006b02:	428b      	cmp	r3, r1
 8006b04:	d053      	beq.n	8006bae <HAL_DMA_IRQHandler+0xb52>
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	4969      	ldr	r1, [pc, #420]	; (8006cb0 <HAL_DMA_IRQHandler+0xc54>)
 8006b0c:	428b      	cmp	r3, r1
 8006b0e:	d04c      	beq.n	8006baa <HAL_DMA_IRQHandler+0xb4e>
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	4967      	ldr	r1, [pc, #412]	; (8006cb4 <HAL_DMA_IRQHandler+0xc58>)
 8006b16:	428b      	cmp	r3, r1
 8006b18:	d045      	beq.n	8006ba6 <HAL_DMA_IRQHandler+0xb4a>
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	4966      	ldr	r1, [pc, #408]	; (8006cb8 <HAL_DMA_IRQHandler+0xc5c>)
 8006b20:	428b      	cmp	r3, r1
 8006b22:	d03e      	beq.n	8006ba2 <HAL_DMA_IRQHandler+0xb46>
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	4964      	ldr	r1, [pc, #400]	; (8006cbc <HAL_DMA_IRQHandler+0xc60>)
 8006b2a:	428b      	cmp	r3, r1
 8006b2c:	d037      	beq.n	8006b9e <HAL_DMA_IRQHandler+0xb42>
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	4963      	ldr	r1, [pc, #396]	; (8006cc0 <HAL_DMA_IRQHandler+0xc64>)
 8006b34:	428b      	cmp	r3, r1
 8006b36:	d030      	beq.n	8006b9a <HAL_DMA_IRQHandler+0xb3e>
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	4961      	ldr	r1, [pc, #388]	; (8006cc4 <HAL_DMA_IRQHandler+0xc68>)
 8006b3e:	428b      	cmp	r3, r1
 8006b40:	d029      	beq.n	8006b96 <HAL_DMA_IRQHandler+0xb3a>
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	4960      	ldr	r1, [pc, #384]	; (8006cc8 <HAL_DMA_IRQHandler+0xc6c>)
 8006b48:	428b      	cmp	r3, r1
 8006b4a:	d022      	beq.n	8006b92 <HAL_DMA_IRQHandler+0xb36>
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	495e      	ldr	r1, [pc, #376]	; (8006ccc <HAL_DMA_IRQHandler+0xc70>)
 8006b52:	428b      	cmp	r3, r1
 8006b54:	d01a      	beq.n	8006b8c <HAL_DMA_IRQHandler+0xb30>
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	495d      	ldr	r1, [pc, #372]	; (8006cd0 <HAL_DMA_IRQHandler+0xc74>)
 8006b5c:	428b      	cmp	r3, r1
 8006b5e:	d012      	beq.n	8006b86 <HAL_DMA_IRQHandler+0xb2a>
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	495b      	ldr	r1, [pc, #364]	; (8006cd4 <HAL_DMA_IRQHandler+0xc78>)
 8006b66:	428b      	cmp	r3, r1
 8006b68:	d00a      	beq.n	8006b80 <HAL_DMA_IRQHandler+0xb24>
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	495a      	ldr	r1, [pc, #360]	; (8006cd8 <HAL_DMA_IRQHandler+0xc7c>)
 8006b70:	428b      	cmp	r3, r1
 8006b72:	d102      	bne.n	8006b7a <HAL_DMA_IRQHandler+0xb1e>
 8006b74:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006b78:	e01a      	b.n	8006bb0 <HAL_DMA_IRQHandler+0xb54>
 8006b7a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006b7e:	e017      	b.n	8006bb0 <HAL_DMA_IRQHandler+0xb54>
 8006b80:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006b84:	e014      	b.n	8006bb0 <HAL_DMA_IRQHandler+0xb54>
 8006b86:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006b8a:	e011      	b.n	8006bb0 <HAL_DMA_IRQHandler+0xb54>
 8006b8c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006b90:	e00e      	b.n	8006bb0 <HAL_DMA_IRQHandler+0xb54>
 8006b92:	2340      	movs	r3, #64	; 0x40
 8006b94:	e00c      	b.n	8006bb0 <HAL_DMA_IRQHandler+0xb54>
 8006b96:	2340      	movs	r3, #64	; 0x40
 8006b98:	e00a      	b.n	8006bb0 <HAL_DMA_IRQHandler+0xb54>
 8006b9a:	2340      	movs	r3, #64	; 0x40
 8006b9c:	e008      	b.n	8006bb0 <HAL_DMA_IRQHandler+0xb54>
 8006b9e:	2340      	movs	r3, #64	; 0x40
 8006ba0:	e006      	b.n	8006bb0 <HAL_DMA_IRQHandler+0xb54>
 8006ba2:	4b4e      	ldr	r3, [pc, #312]	; (8006cdc <HAL_DMA_IRQHandler+0xc80>)
 8006ba4:	e004      	b.n	8006bb0 <HAL_DMA_IRQHandler+0xb54>
 8006ba6:	4b4d      	ldr	r3, [pc, #308]	; (8006cdc <HAL_DMA_IRQHandler+0xc80>)
 8006ba8:	e002      	b.n	8006bb0 <HAL_DMA_IRQHandler+0xb54>
 8006baa:	4b4c      	ldr	r3, [pc, #304]	; (8006cdc <HAL_DMA_IRQHandler+0xc80>)
 8006bac:	e000      	b.n	8006bb0 <HAL_DMA_IRQHandler+0xb54>
 8006bae:	4b4b      	ldr	r3, [pc, #300]	; (8006cdc <HAL_DMA_IRQHandler+0xc80>)
 8006bb0:	4013      	ands	r3, r2
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	bf14      	ite	ne
 8006bb6:	2301      	movne	r3, #1
 8006bb8:	2300      	moveq	r3, #0
 8006bba:	b2db      	uxtb	r3, r3
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	f000 81ee 	beq.w	8006f9e <HAL_DMA_IRQHandler+0xf42>
		if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET) {
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	695b      	ldr	r3, [r3, #20]
 8006bc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	f000 81e6 	beq.w	8006f9e <HAL_DMA_IRQHandler+0xf42>
			/* Disable the FIFO Error interrupt */
			__HAL_DMA_DISABLE_IT(hdma, DMA_IT_FE);
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	695a      	ldr	r2, [r3, #20]
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006be0:	615a      	str	r2, [r3, #20]

			/* Clear the FIFO error flag */
			__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	461a      	mov	r2, r3
 8006be8:	4b3d      	ldr	r3, [pc, #244]	; (8006ce0 <HAL_DMA_IRQHandler+0xc84>)
 8006bea:	429a      	cmp	r2, r3
 8006bec:	d97c      	bls.n	8006ce8 <HAL_DMA_IRQHandler+0xc8c>
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	4a2e      	ldr	r2, [pc, #184]	; (8006cac <HAL_DMA_IRQHandler+0xc50>)
 8006bf4:	4293      	cmp	r3, r2
 8006bf6:	d053      	beq.n	8006ca0 <HAL_DMA_IRQHandler+0xc44>
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	4a2c      	ldr	r2, [pc, #176]	; (8006cb0 <HAL_DMA_IRQHandler+0xc54>)
 8006bfe:	4293      	cmp	r3, r2
 8006c00:	d04c      	beq.n	8006c9c <HAL_DMA_IRQHandler+0xc40>
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	4a2b      	ldr	r2, [pc, #172]	; (8006cb4 <HAL_DMA_IRQHandler+0xc58>)
 8006c08:	4293      	cmp	r3, r2
 8006c0a:	d045      	beq.n	8006c98 <HAL_DMA_IRQHandler+0xc3c>
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	4a29      	ldr	r2, [pc, #164]	; (8006cb8 <HAL_DMA_IRQHandler+0xc5c>)
 8006c12:	4293      	cmp	r3, r2
 8006c14:	d03e      	beq.n	8006c94 <HAL_DMA_IRQHandler+0xc38>
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	4a28      	ldr	r2, [pc, #160]	; (8006cbc <HAL_DMA_IRQHandler+0xc60>)
 8006c1c:	4293      	cmp	r3, r2
 8006c1e:	d037      	beq.n	8006c90 <HAL_DMA_IRQHandler+0xc34>
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	4a26      	ldr	r2, [pc, #152]	; (8006cc0 <HAL_DMA_IRQHandler+0xc64>)
 8006c26:	4293      	cmp	r3, r2
 8006c28:	d030      	beq.n	8006c8c <HAL_DMA_IRQHandler+0xc30>
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	4a25      	ldr	r2, [pc, #148]	; (8006cc4 <HAL_DMA_IRQHandler+0xc68>)
 8006c30:	4293      	cmp	r3, r2
 8006c32:	d029      	beq.n	8006c88 <HAL_DMA_IRQHandler+0xc2c>
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	4a23      	ldr	r2, [pc, #140]	; (8006cc8 <HAL_DMA_IRQHandler+0xc6c>)
 8006c3a:	4293      	cmp	r3, r2
 8006c3c:	d022      	beq.n	8006c84 <HAL_DMA_IRQHandler+0xc28>
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	4a22      	ldr	r2, [pc, #136]	; (8006ccc <HAL_DMA_IRQHandler+0xc70>)
 8006c44:	4293      	cmp	r3, r2
 8006c46:	d01a      	beq.n	8006c7e <HAL_DMA_IRQHandler+0xc22>
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	4a20      	ldr	r2, [pc, #128]	; (8006cd0 <HAL_DMA_IRQHandler+0xc74>)
 8006c4e:	4293      	cmp	r3, r2
 8006c50:	d012      	beq.n	8006c78 <HAL_DMA_IRQHandler+0xc1c>
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	4a1f      	ldr	r2, [pc, #124]	; (8006cd4 <HAL_DMA_IRQHandler+0xc78>)
 8006c58:	4293      	cmp	r3, r2
 8006c5a:	d00a      	beq.n	8006c72 <HAL_DMA_IRQHandler+0xc16>
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	4a1d      	ldr	r2, [pc, #116]	; (8006cd8 <HAL_DMA_IRQHandler+0xc7c>)
 8006c62:	4293      	cmp	r3, r2
 8006c64:	d102      	bne.n	8006c6c <HAL_DMA_IRQHandler+0xc10>
 8006c66:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006c6a:	e01a      	b.n	8006ca2 <HAL_DMA_IRQHandler+0xc46>
 8006c6c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006c70:	e017      	b.n	8006ca2 <HAL_DMA_IRQHandler+0xc46>
 8006c72:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006c76:	e014      	b.n	8006ca2 <HAL_DMA_IRQHandler+0xc46>
 8006c78:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006c7c:	e011      	b.n	8006ca2 <HAL_DMA_IRQHandler+0xc46>
 8006c7e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006c82:	e00e      	b.n	8006ca2 <HAL_DMA_IRQHandler+0xc46>
 8006c84:	2340      	movs	r3, #64	; 0x40
 8006c86:	e00c      	b.n	8006ca2 <HAL_DMA_IRQHandler+0xc46>
 8006c88:	2340      	movs	r3, #64	; 0x40
 8006c8a:	e00a      	b.n	8006ca2 <HAL_DMA_IRQHandler+0xc46>
 8006c8c:	2340      	movs	r3, #64	; 0x40
 8006c8e:	e008      	b.n	8006ca2 <HAL_DMA_IRQHandler+0xc46>
 8006c90:	2340      	movs	r3, #64	; 0x40
 8006c92:	e006      	b.n	8006ca2 <HAL_DMA_IRQHandler+0xc46>
 8006c94:	4b11      	ldr	r3, [pc, #68]	; (8006cdc <HAL_DMA_IRQHandler+0xc80>)
 8006c96:	e004      	b.n	8006ca2 <HAL_DMA_IRQHandler+0xc46>
 8006c98:	4b10      	ldr	r3, [pc, #64]	; (8006cdc <HAL_DMA_IRQHandler+0xc80>)
 8006c9a:	e002      	b.n	8006ca2 <HAL_DMA_IRQHandler+0xc46>
 8006c9c:	4b0f      	ldr	r3, [pc, #60]	; (8006cdc <HAL_DMA_IRQHandler+0xc80>)
 8006c9e:	e000      	b.n	8006ca2 <HAL_DMA_IRQHandler+0xc46>
 8006ca0:	4b0e      	ldr	r3, [pc, #56]	; (8006cdc <HAL_DMA_IRQHandler+0xc80>)
 8006ca2:	4a10      	ldr	r2, [pc, #64]	; (8006ce4 <HAL_DMA_IRQHandler+0xc88>)
 8006ca4:	60d3      	str	r3, [r2, #12]
 8006ca6:	e164      	b.n	8006f72 <HAL_DMA_IRQHandler+0xf16>
 8006ca8:	40026000 	.word	0x40026000
 8006cac:	40026010 	.word	0x40026010
 8006cb0:	40026410 	.word	0x40026410
 8006cb4:	40026070 	.word	0x40026070
 8006cb8:	40026470 	.word	0x40026470
 8006cbc:	40026028 	.word	0x40026028
 8006cc0:	40026428 	.word	0x40026428
 8006cc4:	40026088 	.word	0x40026088
 8006cc8:	40026488 	.word	0x40026488
 8006ccc:	40026040 	.word	0x40026040
 8006cd0:	40026440 	.word	0x40026440
 8006cd4:	400260a0 	.word	0x400260a0
 8006cd8:	400264a0 	.word	0x400264a0
 8006cdc:	00800001 	.word	0x00800001
 8006ce0:	40026458 	.word	0x40026458
 8006ce4:	40026400 	.word	0x40026400
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	461a      	mov	r2, r3
 8006cee:	4b89      	ldr	r3, [pc, #548]	; (8006f14 <HAL_DMA_IRQHandler+0xeb8>)
 8006cf0:	429a      	cmp	r2, r3
 8006cf2:	d95c      	bls.n	8006dae <HAL_DMA_IRQHandler+0xd52>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	4a87      	ldr	r2, [pc, #540]	; (8006f18 <HAL_DMA_IRQHandler+0xebc>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d053      	beq.n	8006da6 <HAL_DMA_IRQHandler+0xd4a>
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	4a86      	ldr	r2, [pc, #536]	; (8006f1c <HAL_DMA_IRQHandler+0xec0>)
 8006d04:	4293      	cmp	r3, r2
 8006d06:	d04c      	beq.n	8006da2 <HAL_DMA_IRQHandler+0xd46>
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	4a84      	ldr	r2, [pc, #528]	; (8006f20 <HAL_DMA_IRQHandler+0xec4>)
 8006d0e:	4293      	cmp	r3, r2
 8006d10:	d045      	beq.n	8006d9e <HAL_DMA_IRQHandler+0xd42>
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	4a83      	ldr	r2, [pc, #524]	; (8006f24 <HAL_DMA_IRQHandler+0xec8>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d03e      	beq.n	8006d9a <HAL_DMA_IRQHandler+0xd3e>
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	4a81      	ldr	r2, [pc, #516]	; (8006f28 <HAL_DMA_IRQHandler+0xecc>)
 8006d22:	4293      	cmp	r3, r2
 8006d24:	d037      	beq.n	8006d96 <HAL_DMA_IRQHandler+0xd3a>
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	4a80      	ldr	r2, [pc, #512]	; (8006f2c <HAL_DMA_IRQHandler+0xed0>)
 8006d2c:	4293      	cmp	r3, r2
 8006d2e:	d030      	beq.n	8006d92 <HAL_DMA_IRQHandler+0xd36>
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	4a7e      	ldr	r2, [pc, #504]	; (8006f30 <HAL_DMA_IRQHandler+0xed4>)
 8006d36:	4293      	cmp	r3, r2
 8006d38:	d029      	beq.n	8006d8e <HAL_DMA_IRQHandler+0xd32>
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	4a7d      	ldr	r2, [pc, #500]	; (8006f34 <HAL_DMA_IRQHandler+0xed8>)
 8006d40:	4293      	cmp	r3, r2
 8006d42:	d022      	beq.n	8006d8a <HAL_DMA_IRQHandler+0xd2e>
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	4a7b      	ldr	r2, [pc, #492]	; (8006f38 <HAL_DMA_IRQHandler+0xedc>)
 8006d4a:	4293      	cmp	r3, r2
 8006d4c:	d01a      	beq.n	8006d84 <HAL_DMA_IRQHandler+0xd28>
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	4a7a      	ldr	r2, [pc, #488]	; (8006f3c <HAL_DMA_IRQHandler+0xee0>)
 8006d54:	4293      	cmp	r3, r2
 8006d56:	d012      	beq.n	8006d7e <HAL_DMA_IRQHandler+0xd22>
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	4a78      	ldr	r2, [pc, #480]	; (8006f40 <HAL_DMA_IRQHandler+0xee4>)
 8006d5e:	4293      	cmp	r3, r2
 8006d60:	d00a      	beq.n	8006d78 <HAL_DMA_IRQHandler+0xd1c>
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	4a77      	ldr	r2, [pc, #476]	; (8006f44 <HAL_DMA_IRQHandler+0xee8>)
 8006d68:	4293      	cmp	r3, r2
 8006d6a:	d102      	bne.n	8006d72 <HAL_DMA_IRQHandler+0xd16>
 8006d6c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006d70:	e01a      	b.n	8006da8 <HAL_DMA_IRQHandler+0xd4c>
 8006d72:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006d76:	e017      	b.n	8006da8 <HAL_DMA_IRQHandler+0xd4c>
 8006d78:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006d7c:	e014      	b.n	8006da8 <HAL_DMA_IRQHandler+0xd4c>
 8006d7e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006d82:	e011      	b.n	8006da8 <HAL_DMA_IRQHandler+0xd4c>
 8006d84:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006d88:	e00e      	b.n	8006da8 <HAL_DMA_IRQHandler+0xd4c>
 8006d8a:	2340      	movs	r3, #64	; 0x40
 8006d8c:	e00c      	b.n	8006da8 <HAL_DMA_IRQHandler+0xd4c>
 8006d8e:	2340      	movs	r3, #64	; 0x40
 8006d90:	e00a      	b.n	8006da8 <HAL_DMA_IRQHandler+0xd4c>
 8006d92:	2340      	movs	r3, #64	; 0x40
 8006d94:	e008      	b.n	8006da8 <HAL_DMA_IRQHandler+0xd4c>
 8006d96:	2340      	movs	r3, #64	; 0x40
 8006d98:	e006      	b.n	8006da8 <HAL_DMA_IRQHandler+0xd4c>
 8006d9a:	4b6b      	ldr	r3, [pc, #428]	; (8006f48 <HAL_DMA_IRQHandler+0xeec>)
 8006d9c:	e004      	b.n	8006da8 <HAL_DMA_IRQHandler+0xd4c>
 8006d9e:	4b6a      	ldr	r3, [pc, #424]	; (8006f48 <HAL_DMA_IRQHandler+0xeec>)
 8006da0:	e002      	b.n	8006da8 <HAL_DMA_IRQHandler+0xd4c>
 8006da2:	4b69      	ldr	r3, [pc, #420]	; (8006f48 <HAL_DMA_IRQHandler+0xeec>)
 8006da4:	e000      	b.n	8006da8 <HAL_DMA_IRQHandler+0xd4c>
 8006da6:	4b68      	ldr	r3, [pc, #416]	; (8006f48 <HAL_DMA_IRQHandler+0xeec>)
 8006da8:	4a68      	ldr	r2, [pc, #416]	; (8006f4c <HAL_DMA_IRQHandler+0xef0>)
 8006daa:	6093      	str	r3, [r2, #8]
 8006dac:	e0e1      	b.n	8006f72 <HAL_DMA_IRQHandler+0xf16>
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	461a      	mov	r2, r3
 8006db4:	4b66      	ldr	r3, [pc, #408]	; (8006f50 <HAL_DMA_IRQHandler+0xef4>)
 8006db6:	429a      	cmp	r2, r3
 8006db8:	d95c      	bls.n	8006e74 <HAL_DMA_IRQHandler+0xe18>
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	4a56      	ldr	r2, [pc, #344]	; (8006f18 <HAL_DMA_IRQHandler+0xebc>)
 8006dc0:	4293      	cmp	r3, r2
 8006dc2:	d053      	beq.n	8006e6c <HAL_DMA_IRQHandler+0xe10>
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	4a54      	ldr	r2, [pc, #336]	; (8006f1c <HAL_DMA_IRQHandler+0xec0>)
 8006dca:	4293      	cmp	r3, r2
 8006dcc:	d04c      	beq.n	8006e68 <HAL_DMA_IRQHandler+0xe0c>
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	4a53      	ldr	r2, [pc, #332]	; (8006f20 <HAL_DMA_IRQHandler+0xec4>)
 8006dd4:	4293      	cmp	r3, r2
 8006dd6:	d045      	beq.n	8006e64 <HAL_DMA_IRQHandler+0xe08>
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	4a51      	ldr	r2, [pc, #324]	; (8006f24 <HAL_DMA_IRQHandler+0xec8>)
 8006dde:	4293      	cmp	r3, r2
 8006de0:	d03e      	beq.n	8006e60 <HAL_DMA_IRQHandler+0xe04>
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	4a50      	ldr	r2, [pc, #320]	; (8006f28 <HAL_DMA_IRQHandler+0xecc>)
 8006de8:	4293      	cmp	r3, r2
 8006dea:	d037      	beq.n	8006e5c <HAL_DMA_IRQHandler+0xe00>
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	4a4e      	ldr	r2, [pc, #312]	; (8006f2c <HAL_DMA_IRQHandler+0xed0>)
 8006df2:	4293      	cmp	r3, r2
 8006df4:	d030      	beq.n	8006e58 <HAL_DMA_IRQHandler+0xdfc>
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	4a4d      	ldr	r2, [pc, #308]	; (8006f30 <HAL_DMA_IRQHandler+0xed4>)
 8006dfc:	4293      	cmp	r3, r2
 8006dfe:	d029      	beq.n	8006e54 <HAL_DMA_IRQHandler+0xdf8>
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	4a4b      	ldr	r2, [pc, #300]	; (8006f34 <HAL_DMA_IRQHandler+0xed8>)
 8006e06:	4293      	cmp	r3, r2
 8006e08:	d022      	beq.n	8006e50 <HAL_DMA_IRQHandler+0xdf4>
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	4a4a      	ldr	r2, [pc, #296]	; (8006f38 <HAL_DMA_IRQHandler+0xedc>)
 8006e10:	4293      	cmp	r3, r2
 8006e12:	d01a      	beq.n	8006e4a <HAL_DMA_IRQHandler+0xdee>
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	4a48      	ldr	r2, [pc, #288]	; (8006f3c <HAL_DMA_IRQHandler+0xee0>)
 8006e1a:	4293      	cmp	r3, r2
 8006e1c:	d012      	beq.n	8006e44 <HAL_DMA_IRQHandler+0xde8>
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	4a47      	ldr	r2, [pc, #284]	; (8006f40 <HAL_DMA_IRQHandler+0xee4>)
 8006e24:	4293      	cmp	r3, r2
 8006e26:	d00a      	beq.n	8006e3e <HAL_DMA_IRQHandler+0xde2>
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	4a45      	ldr	r2, [pc, #276]	; (8006f44 <HAL_DMA_IRQHandler+0xee8>)
 8006e2e:	4293      	cmp	r3, r2
 8006e30:	d102      	bne.n	8006e38 <HAL_DMA_IRQHandler+0xddc>
 8006e32:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006e36:	e01a      	b.n	8006e6e <HAL_DMA_IRQHandler+0xe12>
 8006e38:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006e3c:	e017      	b.n	8006e6e <HAL_DMA_IRQHandler+0xe12>
 8006e3e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006e42:	e014      	b.n	8006e6e <HAL_DMA_IRQHandler+0xe12>
 8006e44:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006e48:	e011      	b.n	8006e6e <HAL_DMA_IRQHandler+0xe12>
 8006e4a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006e4e:	e00e      	b.n	8006e6e <HAL_DMA_IRQHandler+0xe12>
 8006e50:	2340      	movs	r3, #64	; 0x40
 8006e52:	e00c      	b.n	8006e6e <HAL_DMA_IRQHandler+0xe12>
 8006e54:	2340      	movs	r3, #64	; 0x40
 8006e56:	e00a      	b.n	8006e6e <HAL_DMA_IRQHandler+0xe12>
 8006e58:	2340      	movs	r3, #64	; 0x40
 8006e5a:	e008      	b.n	8006e6e <HAL_DMA_IRQHandler+0xe12>
 8006e5c:	2340      	movs	r3, #64	; 0x40
 8006e5e:	e006      	b.n	8006e6e <HAL_DMA_IRQHandler+0xe12>
 8006e60:	4b39      	ldr	r3, [pc, #228]	; (8006f48 <HAL_DMA_IRQHandler+0xeec>)
 8006e62:	e004      	b.n	8006e6e <HAL_DMA_IRQHandler+0xe12>
 8006e64:	4b38      	ldr	r3, [pc, #224]	; (8006f48 <HAL_DMA_IRQHandler+0xeec>)
 8006e66:	e002      	b.n	8006e6e <HAL_DMA_IRQHandler+0xe12>
 8006e68:	4b37      	ldr	r3, [pc, #220]	; (8006f48 <HAL_DMA_IRQHandler+0xeec>)
 8006e6a:	e000      	b.n	8006e6e <HAL_DMA_IRQHandler+0xe12>
 8006e6c:	4b36      	ldr	r3, [pc, #216]	; (8006f48 <HAL_DMA_IRQHandler+0xeec>)
 8006e6e:	4a39      	ldr	r2, [pc, #228]	; (8006f54 <HAL_DMA_IRQHandler+0xef8>)
 8006e70:	60d3      	str	r3, [r2, #12]
 8006e72:	e07e      	b.n	8006f72 <HAL_DMA_IRQHandler+0xf16>
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	4a27      	ldr	r2, [pc, #156]	; (8006f18 <HAL_DMA_IRQHandler+0xebc>)
 8006e7a:	4293      	cmp	r3, r2
 8006e7c:	d076      	beq.n	8006f6c <HAL_DMA_IRQHandler+0xf10>
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	4a26      	ldr	r2, [pc, #152]	; (8006f1c <HAL_DMA_IRQHandler+0xec0>)
 8006e84:	4293      	cmp	r3, r2
 8006e86:	d06f      	beq.n	8006f68 <HAL_DMA_IRQHandler+0xf0c>
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	4a24      	ldr	r2, [pc, #144]	; (8006f20 <HAL_DMA_IRQHandler+0xec4>)
 8006e8e:	4293      	cmp	r3, r2
 8006e90:	d068      	beq.n	8006f64 <HAL_DMA_IRQHandler+0xf08>
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	4a23      	ldr	r2, [pc, #140]	; (8006f24 <HAL_DMA_IRQHandler+0xec8>)
 8006e98:	4293      	cmp	r3, r2
 8006e9a:	d061      	beq.n	8006f60 <HAL_DMA_IRQHandler+0xf04>
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	4a21      	ldr	r2, [pc, #132]	; (8006f28 <HAL_DMA_IRQHandler+0xecc>)
 8006ea2:	4293      	cmp	r3, r2
 8006ea4:	d05a      	beq.n	8006f5c <HAL_DMA_IRQHandler+0xf00>
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	4a20      	ldr	r2, [pc, #128]	; (8006f2c <HAL_DMA_IRQHandler+0xed0>)
 8006eac:	4293      	cmp	r3, r2
 8006eae:	d053      	beq.n	8006f58 <HAL_DMA_IRQHandler+0xefc>
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	4a1e      	ldr	r2, [pc, #120]	; (8006f30 <HAL_DMA_IRQHandler+0xed4>)
 8006eb6:	4293      	cmp	r3, r2
 8006eb8:	d029      	beq.n	8006f0e <HAL_DMA_IRQHandler+0xeb2>
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	4a1d      	ldr	r2, [pc, #116]	; (8006f34 <HAL_DMA_IRQHandler+0xed8>)
 8006ec0:	4293      	cmp	r3, r2
 8006ec2:	d022      	beq.n	8006f0a <HAL_DMA_IRQHandler+0xeae>
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	4a1b      	ldr	r2, [pc, #108]	; (8006f38 <HAL_DMA_IRQHandler+0xedc>)
 8006eca:	4293      	cmp	r3, r2
 8006ecc:	d01a      	beq.n	8006f04 <HAL_DMA_IRQHandler+0xea8>
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	4a1a      	ldr	r2, [pc, #104]	; (8006f3c <HAL_DMA_IRQHandler+0xee0>)
 8006ed4:	4293      	cmp	r3, r2
 8006ed6:	d012      	beq.n	8006efe <HAL_DMA_IRQHandler+0xea2>
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	4a18      	ldr	r2, [pc, #96]	; (8006f40 <HAL_DMA_IRQHandler+0xee4>)
 8006ede:	4293      	cmp	r3, r2
 8006ee0:	d00a      	beq.n	8006ef8 <HAL_DMA_IRQHandler+0xe9c>
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	4a17      	ldr	r2, [pc, #92]	; (8006f44 <HAL_DMA_IRQHandler+0xee8>)
 8006ee8:	4293      	cmp	r3, r2
 8006eea:	d102      	bne.n	8006ef2 <HAL_DMA_IRQHandler+0xe96>
 8006eec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006ef0:	e03d      	b.n	8006f6e <HAL_DMA_IRQHandler+0xf12>
 8006ef2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006ef6:	e03a      	b.n	8006f6e <HAL_DMA_IRQHandler+0xf12>
 8006ef8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006efc:	e037      	b.n	8006f6e <HAL_DMA_IRQHandler+0xf12>
 8006efe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006f02:	e034      	b.n	8006f6e <HAL_DMA_IRQHandler+0xf12>
 8006f04:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006f08:	e031      	b.n	8006f6e <HAL_DMA_IRQHandler+0xf12>
 8006f0a:	2340      	movs	r3, #64	; 0x40
 8006f0c:	e02f      	b.n	8006f6e <HAL_DMA_IRQHandler+0xf12>
 8006f0e:	2340      	movs	r3, #64	; 0x40
 8006f10:	e02d      	b.n	8006f6e <HAL_DMA_IRQHandler+0xf12>
 8006f12:	bf00      	nop
 8006f14:	400260b8 	.word	0x400260b8
 8006f18:	40026010 	.word	0x40026010
 8006f1c:	40026410 	.word	0x40026410
 8006f20:	40026070 	.word	0x40026070
 8006f24:	40026470 	.word	0x40026470
 8006f28:	40026028 	.word	0x40026028
 8006f2c:	40026428 	.word	0x40026428
 8006f30:	40026088 	.word	0x40026088
 8006f34:	40026488 	.word	0x40026488
 8006f38:	40026040 	.word	0x40026040
 8006f3c:	40026440 	.word	0x40026440
 8006f40:	400260a0 	.word	0x400260a0
 8006f44:	400264a0 	.word	0x400264a0
 8006f48:	00800001 	.word	0x00800001
 8006f4c:	40026400 	.word	0x40026400
 8006f50:	40026058 	.word	0x40026058
 8006f54:	40026000 	.word	0x40026000
 8006f58:	2340      	movs	r3, #64	; 0x40
 8006f5a:	e008      	b.n	8006f6e <HAL_DMA_IRQHandler+0xf12>
 8006f5c:	2340      	movs	r3, #64	; 0x40
 8006f5e:	e006      	b.n	8006f6e <HAL_DMA_IRQHandler+0xf12>
 8006f60:	4b7c      	ldr	r3, [pc, #496]	; (8007154 <HAL_DMA_IRQHandler+0x10f8>)
 8006f62:	e004      	b.n	8006f6e <HAL_DMA_IRQHandler+0xf12>
 8006f64:	4b7b      	ldr	r3, [pc, #492]	; (8007154 <HAL_DMA_IRQHandler+0x10f8>)
 8006f66:	e002      	b.n	8006f6e <HAL_DMA_IRQHandler+0xf12>
 8006f68:	4b7a      	ldr	r3, [pc, #488]	; (8007154 <HAL_DMA_IRQHandler+0x10f8>)
 8006f6a:	e000      	b.n	8006f6e <HAL_DMA_IRQHandler+0xf12>
 8006f6c:	4b79      	ldr	r3, [pc, #484]	; (8007154 <HAL_DMA_IRQHandler+0x10f8>)
 8006f6e:	4a7a      	ldr	r2, [pc, #488]	; (8007158 <HAL_DMA_IRQHandler+0x10fc>)
 8006f70:	6093      	str	r3, [r2, #8]

			/* Update error code */
			hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f76:	f043 0202 	orr.w	r2, r3, #2
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	64da      	str	r2, [r3, #76]	; 0x4c

			/* Change the DMA state */
			hdma->State = HAL_DMA_STATE_ERROR;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	2204      	movs	r2, #4
 8006f82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

			/* Process Unlocked */
			__HAL_UNLOCK(hdma);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	2200      	movs	r2, #0
 8006f8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

			if (hdma->XferErrorCallback != NULL) {
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d003      	beq.n	8006f9e <HAL_DMA_IRQHandler+0xf42>
				/* Transfer error callback */
				hdma->XferErrorCallback(hdma);
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f9a:	6878      	ldr	r0, [r7, #4]
 8006f9c:	4798      	blx	r3
			}
		}
	}
	/* Direct Mode Error Interrupt management ***********************************/
	if (__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma)) != RESET) {
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	461a      	mov	r2, r3
 8006fa4:	4b6d      	ldr	r3, [pc, #436]	; (800715c <HAL_DMA_IRQHandler+0x1100>)
 8006fa6:	429a      	cmp	r2, r3
 8006fa8:	d966      	bls.n	8007078 <HAL_DMA_IRQHandler+0x101c>
 8006faa:	4b6d      	ldr	r3, [pc, #436]	; (8007160 <HAL_DMA_IRQHandler+0x1104>)
 8006fac:	685a      	ldr	r2, [r3, #4]
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	496c      	ldr	r1, [pc, #432]	; (8007164 <HAL_DMA_IRQHandler+0x1108>)
 8006fb4:	428b      	cmp	r3, r1
 8006fb6:	d057      	beq.n	8007068 <HAL_DMA_IRQHandler+0x100c>
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	496a      	ldr	r1, [pc, #424]	; (8007168 <HAL_DMA_IRQHandler+0x110c>)
 8006fbe:	428b      	cmp	r3, r1
 8006fc0:	d050      	beq.n	8007064 <HAL_DMA_IRQHandler+0x1008>
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	4969      	ldr	r1, [pc, #420]	; (800716c <HAL_DMA_IRQHandler+0x1110>)
 8006fc8:	428b      	cmp	r3, r1
 8006fca:	d049      	beq.n	8007060 <HAL_DMA_IRQHandler+0x1004>
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	4967      	ldr	r1, [pc, #412]	; (8007170 <HAL_DMA_IRQHandler+0x1114>)
 8006fd2:	428b      	cmp	r3, r1
 8006fd4:	d042      	beq.n	800705c <HAL_DMA_IRQHandler+0x1000>
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	4966      	ldr	r1, [pc, #408]	; (8007174 <HAL_DMA_IRQHandler+0x1118>)
 8006fdc:	428b      	cmp	r3, r1
 8006fde:	d03a      	beq.n	8007056 <HAL_DMA_IRQHandler+0xffa>
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	4964      	ldr	r1, [pc, #400]	; (8007178 <HAL_DMA_IRQHandler+0x111c>)
 8006fe6:	428b      	cmp	r3, r1
 8006fe8:	d032      	beq.n	8007050 <HAL_DMA_IRQHandler+0xff4>
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	4963      	ldr	r1, [pc, #396]	; (800717c <HAL_DMA_IRQHandler+0x1120>)
 8006ff0:	428b      	cmp	r3, r1
 8006ff2:	d02a      	beq.n	800704a <HAL_DMA_IRQHandler+0xfee>
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	4961      	ldr	r1, [pc, #388]	; (8007180 <HAL_DMA_IRQHandler+0x1124>)
 8006ffa:	428b      	cmp	r3, r1
 8006ffc:	d022      	beq.n	8007044 <HAL_DMA_IRQHandler+0xfe8>
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	4960      	ldr	r1, [pc, #384]	; (8007184 <HAL_DMA_IRQHandler+0x1128>)
 8007004:	428b      	cmp	r3, r1
 8007006:	d01a      	beq.n	800703e <HAL_DMA_IRQHandler+0xfe2>
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	495e      	ldr	r1, [pc, #376]	; (8007188 <HAL_DMA_IRQHandler+0x112c>)
 800700e:	428b      	cmp	r3, r1
 8007010:	d012      	beq.n	8007038 <HAL_DMA_IRQHandler+0xfdc>
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	495d      	ldr	r1, [pc, #372]	; (800718c <HAL_DMA_IRQHandler+0x1130>)
 8007018:	428b      	cmp	r3, r1
 800701a:	d00a      	beq.n	8007032 <HAL_DMA_IRQHandler+0xfd6>
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	495b      	ldr	r1, [pc, #364]	; (8007190 <HAL_DMA_IRQHandler+0x1134>)
 8007022:	428b      	cmp	r3, r1
 8007024:	d102      	bne.n	800702c <HAL_DMA_IRQHandler+0xfd0>
 8007026:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800702a:	e01e      	b.n	800706a <HAL_DMA_IRQHandler+0x100e>
 800702c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007030:	e01b      	b.n	800706a <HAL_DMA_IRQHandler+0x100e>
 8007032:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007036:	e018      	b.n	800706a <HAL_DMA_IRQHandler+0x100e>
 8007038:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800703c:	e015      	b.n	800706a <HAL_DMA_IRQHandler+0x100e>
 800703e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007042:	e012      	b.n	800706a <HAL_DMA_IRQHandler+0x100e>
 8007044:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007048:	e00f      	b.n	800706a <HAL_DMA_IRQHandler+0x100e>
 800704a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800704e:	e00c      	b.n	800706a <HAL_DMA_IRQHandler+0x100e>
 8007050:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007054:	e009      	b.n	800706a <HAL_DMA_IRQHandler+0x100e>
 8007056:	f44f 7380 	mov.w	r3, #256	; 0x100
 800705a:	e006      	b.n	800706a <HAL_DMA_IRQHandler+0x100e>
 800705c:	4b4d      	ldr	r3, [pc, #308]	; (8007194 <HAL_DMA_IRQHandler+0x1138>)
 800705e:	e004      	b.n	800706a <HAL_DMA_IRQHandler+0x100e>
 8007060:	4b4c      	ldr	r3, [pc, #304]	; (8007194 <HAL_DMA_IRQHandler+0x1138>)
 8007062:	e002      	b.n	800706a <HAL_DMA_IRQHandler+0x100e>
 8007064:	4b4b      	ldr	r3, [pc, #300]	; (8007194 <HAL_DMA_IRQHandler+0x1138>)
 8007066:	e000      	b.n	800706a <HAL_DMA_IRQHandler+0x100e>
 8007068:	4b4a      	ldr	r3, [pc, #296]	; (8007194 <HAL_DMA_IRQHandler+0x1138>)
 800706a:	4013      	ands	r3, r2
 800706c:	2b00      	cmp	r3, #0
 800706e:	bf14      	ite	ne
 8007070:	2301      	movne	r3, #1
 8007072:	2300      	moveq	r3, #0
 8007074:	b2db      	uxtb	r3, r3
 8007076:	e182      	b.n	800737e <HAL_DMA_IRQHandler+0x1322>
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	461a      	mov	r2, r3
 800707e:	4b46      	ldr	r3, [pc, #280]	; (8007198 <HAL_DMA_IRQHandler+0x113c>)
 8007080:	429a      	cmp	r2, r3
 8007082:	f240 808b 	bls.w	800719c <HAL_DMA_IRQHandler+0x1140>
 8007086:	4b36      	ldr	r3, [pc, #216]	; (8007160 <HAL_DMA_IRQHandler+0x1104>)
 8007088:	681a      	ldr	r2, [r3, #0]
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	4935      	ldr	r1, [pc, #212]	; (8007164 <HAL_DMA_IRQHandler+0x1108>)
 8007090:	428b      	cmp	r3, r1
 8007092:	d057      	beq.n	8007144 <HAL_DMA_IRQHandler+0x10e8>
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	4933      	ldr	r1, [pc, #204]	; (8007168 <HAL_DMA_IRQHandler+0x110c>)
 800709a:	428b      	cmp	r3, r1
 800709c:	d050      	beq.n	8007140 <HAL_DMA_IRQHandler+0x10e4>
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	4932      	ldr	r1, [pc, #200]	; (800716c <HAL_DMA_IRQHandler+0x1110>)
 80070a4:	428b      	cmp	r3, r1
 80070a6:	d049      	beq.n	800713c <HAL_DMA_IRQHandler+0x10e0>
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	4930      	ldr	r1, [pc, #192]	; (8007170 <HAL_DMA_IRQHandler+0x1114>)
 80070ae:	428b      	cmp	r3, r1
 80070b0:	d042      	beq.n	8007138 <HAL_DMA_IRQHandler+0x10dc>
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	492f      	ldr	r1, [pc, #188]	; (8007174 <HAL_DMA_IRQHandler+0x1118>)
 80070b8:	428b      	cmp	r3, r1
 80070ba:	d03a      	beq.n	8007132 <HAL_DMA_IRQHandler+0x10d6>
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	492d      	ldr	r1, [pc, #180]	; (8007178 <HAL_DMA_IRQHandler+0x111c>)
 80070c2:	428b      	cmp	r3, r1
 80070c4:	d032      	beq.n	800712c <HAL_DMA_IRQHandler+0x10d0>
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	492c      	ldr	r1, [pc, #176]	; (800717c <HAL_DMA_IRQHandler+0x1120>)
 80070cc:	428b      	cmp	r3, r1
 80070ce:	d02a      	beq.n	8007126 <HAL_DMA_IRQHandler+0x10ca>
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	492a      	ldr	r1, [pc, #168]	; (8007180 <HAL_DMA_IRQHandler+0x1124>)
 80070d6:	428b      	cmp	r3, r1
 80070d8:	d022      	beq.n	8007120 <HAL_DMA_IRQHandler+0x10c4>
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	4929      	ldr	r1, [pc, #164]	; (8007184 <HAL_DMA_IRQHandler+0x1128>)
 80070e0:	428b      	cmp	r3, r1
 80070e2:	d01a      	beq.n	800711a <HAL_DMA_IRQHandler+0x10be>
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	4927      	ldr	r1, [pc, #156]	; (8007188 <HAL_DMA_IRQHandler+0x112c>)
 80070ea:	428b      	cmp	r3, r1
 80070ec:	d012      	beq.n	8007114 <HAL_DMA_IRQHandler+0x10b8>
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	4926      	ldr	r1, [pc, #152]	; (800718c <HAL_DMA_IRQHandler+0x1130>)
 80070f4:	428b      	cmp	r3, r1
 80070f6:	d00a      	beq.n	800710e <HAL_DMA_IRQHandler+0x10b2>
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	4924      	ldr	r1, [pc, #144]	; (8007190 <HAL_DMA_IRQHandler+0x1134>)
 80070fe:	428b      	cmp	r3, r1
 8007100:	d102      	bne.n	8007108 <HAL_DMA_IRQHandler+0x10ac>
 8007102:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007106:	e01e      	b.n	8007146 <HAL_DMA_IRQHandler+0x10ea>
 8007108:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800710c:	e01b      	b.n	8007146 <HAL_DMA_IRQHandler+0x10ea>
 800710e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007112:	e018      	b.n	8007146 <HAL_DMA_IRQHandler+0x10ea>
 8007114:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007118:	e015      	b.n	8007146 <HAL_DMA_IRQHandler+0x10ea>
 800711a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800711e:	e012      	b.n	8007146 <HAL_DMA_IRQHandler+0x10ea>
 8007120:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007124:	e00f      	b.n	8007146 <HAL_DMA_IRQHandler+0x10ea>
 8007126:	f44f 7380 	mov.w	r3, #256	; 0x100
 800712a:	e00c      	b.n	8007146 <HAL_DMA_IRQHandler+0x10ea>
 800712c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007130:	e009      	b.n	8007146 <HAL_DMA_IRQHandler+0x10ea>
 8007132:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007136:	e006      	b.n	8007146 <HAL_DMA_IRQHandler+0x10ea>
 8007138:	4b16      	ldr	r3, [pc, #88]	; (8007194 <HAL_DMA_IRQHandler+0x1138>)
 800713a:	e004      	b.n	8007146 <HAL_DMA_IRQHandler+0x10ea>
 800713c:	4b15      	ldr	r3, [pc, #84]	; (8007194 <HAL_DMA_IRQHandler+0x1138>)
 800713e:	e002      	b.n	8007146 <HAL_DMA_IRQHandler+0x10ea>
 8007140:	4b14      	ldr	r3, [pc, #80]	; (8007194 <HAL_DMA_IRQHandler+0x1138>)
 8007142:	e000      	b.n	8007146 <HAL_DMA_IRQHandler+0x10ea>
 8007144:	4b13      	ldr	r3, [pc, #76]	; (8007194 <HAL_DMA_IRQHandler+0x1138>)
 8007146:	4013      	ands	r3, r2
 8007148:	2b00      	cmp	r3, #0
 800714a:	bf14      	ite	ne
 800714c:	2301      	movne	r3, #1
 800714e:	2300      	moveq	r3, #0
 8007150:	b2db      	uxtb	r3, r3
 8007152:	e114      	b.n	800737e <HAL_DMA_IRQHandler+0x1322>
 8007154:	00800001 	.word	0x00800001
 8007158:	40026000 	.word	0x40026000
 800715c:	40026458 	.word	0x40026458
 8007160:	40026400 	.word	0x40026400
 8007164:	40026010 	.word	0x40026010
 8007168:	40026410 	.word	0x40026410
 800716c:	40026070 	.word	0x40026070
 8007170:	40026470 	.word	0x40026470
 8007174:	40026028 	.word	0x40026028
 8007178:	40026428 	.word	0x40026428
 800717c:	40026088 	.word	0x40026088
 8007180:	40026488 	.word	0x40026488
 8007184:	40026040 	.word	0x40026040
 8007188:	40026440 	.word	0x40026440
 800718c:	400260a0 	.word	0x400260a0
 8007190:	400264a0 	.word	0x400264a0
 8007194:	00800004 	.word	0x00800004
 8007198:	400260b8 	.word	0x400260b8
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	461a      	mov	r2, r3
 80071a2:	4b64      	ldr	r3, [pc, #400]	; (8007334 <HAL_DMA_IRQHandler+0x12d8>)
 80071a4:	429a      	cmp	r2, r3
 80071a6:	d966      	bls.n	8007276 <HAL_DMA_IRQHandler+0x121a>
 80071a8:	4b63      	ldr	r3, [pc, #396]	; (8007338 <HAL_DMA_IRQHandler+0x12dc>)
 80071aa:	685a      	ldr	r2, [r3, #4]
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	4962      	ldr	r1, [pc, #392]	; (800733c <HAL_DMA_IRQHandler+0x12e0>)
 80071b2:	428b      	cmp	r3, r1
 80071b4:	d057      	beq.n	8007266 <HAL_DMA_IRQHandler+0x120a>
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	4961      	ldr	r1, [pc, #388]	; (8007340 <HAL_DMA_IRQHandler+0x12e4>)
 80071bc:	428b      	cmp	r3, r1
 80071be:	d050      	beq.n	8007262 <HAL_DMA_IRQHandler+0x1206>
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	495f      	ldr	r1, [pc, #380]	; (8007344 <HAL_DMA_IRQHandler+0x12e8>)
 80071c6:	428b      	cmp	r3, r1
 80071c8:	d049      	beq.n	800725e <HAL_DMA_IRQHandler+0x1202>
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	495e      	ldr	r1, [pc, #376]	; (8007348 <HAL_DMA_IRQHandler+0x12ec>)
 80071d0:	428b      	cmp	r3, r1
 80071d2:	d042      	beq.n	800725a <HAL_DMA_IRQHandler+0x11fe>
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	495c      	ldr	r1, [pc, #368]	; (800734c <HAL_DMA_IRQHandler+0x12f0>)
 80071da:	428b      	cmp	r3, r1
 80071dc:	d03a      	beq.n	8007254 <HAL_DMA_IRQHandler+0x11f8>
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	495b      	ldr	r1, [pc, #364]	; (8007350 <HAL_DMA_IRQHandler+0x12f4>)
 80071e4:	428b      	cmp	r3, r1
 80071e6:	d032      	beq.n	800724e <HAL_DMA_IRQHandler+0x11f2>
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	4959      	ldr	r1, [pc, #356]	; (8007354 <HAL_DMA_IRQHandler+0x12f8>)
 80071ee:	428b      	cmp	r3, r1
 80071f0:	d02a      	beq.n	8007248 <HAL_DMA_IRQHandler+0x11ec>
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	4958      	ldr	r1, [pc, #352]	; (8007358 <HAL_DMA_IRQHandler+0x12fc>)
 80071f8:	428b      	cmp	r3, r1
 80071fa:	d022      	beq.n	8007242 <HAL_DMA_IRQHandler+0x11e6>
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	4956      	ldr	r1, [pc, #344]	; (800735c <HAL_DMA_IRQHandler+0x1300>)
 8007202:	428b      	cmp	r3, r1
 8007204:	d01a      	beq.n	800723c <HAL_DMA_IRQHandler+0x11e0>
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	4955      	ldr	r1, [pc, #340]	; (8007360 <HAL_DMA_IRQHandler+0x1304>)
 800720c:	428b      	cmp	r3, r1
 800720e:	d012      	beq.n	8007236 <HAL_DMA_IRQHandler+0x11da>
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	4953      	ldr	r1, [pc, #332]	; (8007364 <HAL_DMA_IRQHandler+0x1308>)
 8007216:	428b      	cmp	r3, r1
 8007218:	d00a      	beq.n	8007230 <HAL_DMA_IRQHandler+0x11d4>
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	4952      	ldr	r1, [pc, #328]	; (8007368 <HAL_DMA_IRQHandler+0x130c>)
 8007220:	428b      	cmp	r3, r1
 8007222:	d102      	bne.n	800722a <HAL_DMA_IRQHandler+0x11ce>
 8007224:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007228:	e01e      	b.n	8007268 <HAL_DMA_IRQHandler+0x120c>
 800722a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800722e:	e01b      	b.n	8007268 <HAL_DMA_IRQHandler+0x120c>
 8007230:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007234:	e018      	b.n	8007268 <HAL_DMA_IRQHandler+0x120c>
 8007236:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800723a:	e015      	b.n	8007268 <HAL_DMA_IRQHandler+0x120c>
 800723c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007240:	e012      	b.n	8007268 <HAL_DMA_IRQHandler+0x120c>
 8007242:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007246:	e00f      	b.n	8007268 <HAL_DMA_IRQHandler+0x120c>
 8007248:	f44f 7380 	mov.w	r3, #256	; 0x100
 800724c:	e00c      	b.n	8007268 <HAL_DMA_IRQHandler+0x120c>
 800724e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007252:	e009      	b.n	8007268 <HAL_DMA_IRQHandler+0x120c>
 8007254:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007258:	e006      	b.n	8007268 <HAL_DMA_IRQHandler+0x120c>
 800725a:	4b44      	ldr	r3, [pc, #272]	; (800736c <HAL_DMA_IRQHandler+0x1310>)
 800725c:	e004      	b.n	8007268 <HAL_DMA_IRQHandler+0x120c>
 800725e:	4b43      	ldr	r3, [pc, #268]	; (800736c <HAL_DMA_IRQHandler+0x1310>)
 8007260:	e002      	b.n	8007268 <HAL_DMA_IRQHandler+0x120c>
 8007262:	4b42      	ldr	r3, [pc, #264]	; (800736c <HAL_DMA_IRQHandler+0x1310>)
 8007264:	e000      	b.n	8007268 <HAL_DMA_IRQHandler+0x120c>
 8007266:	4b41      	ldr	r3, [pc, #260]	; (800736c <HAL_DMA_IRQHandler+0x1310>)
 8007268:	4013      	ands	r3, r2
 800726a:	2b00      	cmp	r3, #0
 800726c:	bf14      	ite	ne
 800726e:	2301      	movne	r3, #1
 8007270:	2300      	moveq	r3, #0
 8007272:	b2db      	uxtb	r3, r3
 8007274:	e083      	b.n	800737e <HAL_DMA_IRQHandler+0x1322>
 8007276:	4b30      	ldr	r3, [pc, #192]	; (8007338 <HAL_DMA_IRQHandler+0x12dc>)
 8007278:	681a      	ldr	r2, [r3, #0]
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	492f      	ldr	r1, [pc, #188]	; (800733c <HAL_DMA_IRQHandler+0x12e0>)
 8007280:	428b      	cmp	r3, r1
 8007282:	d075      	beq.n	8007370 <HAL_DMA_IRQHandler+0x1314>
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	492d      	ldr	r1, [pc, #180]	; (8007340 <HAL_DMA_IRQHandler+0x12e4>)
 800728a:	428b      	cmp	r3, r1
 800728c:	d050      	beq.n	8007330 <HAL_DMA_IRQHandler+0x12d4>
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	492c      	ldr	r1, [pc, #176]	; (8007344 <HAL_DMA_IRQHandler+0x12e8>)
 8007294:	428b      	cmp	r3, r1
 8007296:	d049      	beq.n	800732c <HAL_DMA_IRQHandler+0x12d0>
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	492a      	ldr	r1, [pc, #168]	; (8007348 <HAL_DMA_IRQHandler+0x12ec>)
 800729e:	428b      	cmp	r3, r1
 80072a0:	d042      	beq.n	8007328 <HAL_DMA_IRQHandler+0x12cc>
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	4929      	ldr	r1, [pc, #164]	; (800734c <HAL_DMA_IRQHandler+0x12f0>)
 80072a8:	428b      	cmp	r3, r1
 80072aa:	d03a      	beq.n	8007322 <HAL_DMA_IRQHandler+0x12c6>
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	4927      	ldr	r1, [pc, #156]	; (8007350 <HAL_DMA_IRQHandler+0x12f4>)
 80072b2:	428b      	cmp	r3, r1
 80072b4:	d032      	beq.n	800731c <HAL_DMA_IRQHandler+0x12c0>
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	4926      	ldr	r1, [pc, #152]	; (8007354 <HAL_DMA_IRQHandler+0x12f8>)
 80072bc:	428b      	cmp	r3, r1
 80072be:	d02a      	beq.n	8007316 <HAL_DMA_IRQHandler+0x12ba>
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	4924      	ldr	r1, [pc, #144]	; (8007358 <HAL_DMA_IRQHandler+0x12fc>)
 80072c6:	428b      	cmp	r3, r1
 80072c8:	d022      	beq.n	8007310 <HAL_DMA_IRQHandler+0x12b4>
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	4923      	ldr	r1, [pc, #140]	; (800735c <HAL_DMA_IRQHandler+0x1300>)
 80072d0:	428b      	cmp	r3, r1
 80072d2:	d01a      	beq.n	800730a <HAL_DMA_IRQHandler+0x12ae>
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	4921      	ldr	r1, [pc, #132]	; (8007360 <HAL_DMA_IRQHandler+0x1304>)
 80072da:	428b      	cmp	r3, r1
 80072dc:	d012      	beq.n	8007304 <HAL_DMA_IRQHandler+0x12a8>
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	4920      	ldr	r1, [pc, #128]	; (8007364 <HAL_DMA_IRQHandler+0x1308>)
 80072e4:	428b      	cmp	r3, r1
 80072e6:	d00a      	beq.n	80072fe <HAL_DMA_IRQHandler+0x12a2>
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	491e      	ldr	r1, [pc, #120]	; (8007368 <HAL_DMA_IRQHandler+0x130c>)
 80072ee:	428b      	cmp	r3, r1
 80072f0:	d102      	bne.n	80072f8 <HAL_DMA_IRQHandler+0x129c>
 80072f2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80072f6:	e03c      	b.n	8007372 <HAL_DMA_IRQHandler+0x1316>
 80072f8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80072fc:	e039      	b.n	8007372 <HAL_DMA_IRQHandler+0x1316>
 80072fe:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007302:	e036      	b.n	8007372 <HAL_DMA_IRQHandler+0x1316>
 8007304:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007308:	e033      	b.n	8007372 <HAL_DMA_IRQHandler+0x1316>
 800730a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800730e:	e030      	b.n	8007372 <HAL_DMA_IRQHandler+0x1316>
 8007310:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007314:	e02d      	b.n	8007372 <HAL_DMA_IRQHandler+0x1316>
 8007316:	f44f 7380 	mov.w	r3, #256	; 0x100
 800731a:	e02a      	b.n	8007372 <HAL_DMA_IRQHandler+0x1316>
 800731c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007320:	e027      	b.n	8007372 <HAL_DMA_IRQHandler+0x1316>
 8007322:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007326:	e024      	b.n	8007372 <HAL_DMA_IRQHandler+0x1316>
 8007328:	4b10      	ldr	r3, [pc, #64]	; (800736c <HAL_DMA_IRQHandler+0x1310>)
 800732a:	e022      	b.n	8007372 <HAL_DMA_IRQHandler+0x1316>
 800732c:	4b0f      	ldr	r3, [pc, #60]	; (800736c <HAL_DMA_IRQHandler+0x1310>)
 800732e:	e020      	b.n	8007372 <HAL_DMA_IRQHandler+0x1316>
 8007330:	4b0e      	ldr	r3, [pc, #56]	; (800736c <HAL_DMA_IRQHandler+0x1310>)
 8007332:	e01e      	b.n	8007372 <HAL_DMA_IRQHandler+0x1316>
 8007334:	40026058 	.word	0x40026058
 8007338:	40026000 	.word	0x40026000
 800733c:	40026010 	.word	0x40026010
 8007340:	40026410 	.word	0x40026410
 8007344:	40026070 	.word	0x40026070
 8007348:	40026470 	.word	0x40026470
 800734c:	40026028 	.word	0x40026028
 8007350:	40026428 	.word	0x40026428
 8007354:	40026088 	.word	0x40026088
 8007358:	40026488 	.word	0x40026488
 800735c:	40026040 	.word	0x40026040
 8007360:	40026440 	.word	0x40026440
 8007364:	400260a0 	.word	0x400260a0
 8007368:	400264a0 	.word	0x400264a0
 800736c:	00800004 	.word	0x00800004
 8007370:	4b74      	ldr	r3, [pc, #464]	; (8007544 <HAL_DMA_IRQHandler+0x14e8>)
 8007372:	4013      	ands	r3, r2
 8007374:	2b00      	cmp	r3, #0
 8007376:	bf14      	ite	ne
 8007378:	2301      	movne	r3, #1
 800737a:	2300      	moveq	r3, #0
 800737c:	b2db      	uxtb	r3, r3
 800737e:	2b00      	cmp	r3, #0
 8007380:	f000 81fb 	beq.w	800777a <HAL_DMA_IRQHandler+0x171e>
		if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET) {
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	f003 0302 	and.w	r3, r3, #2
 800738e:	2b00      	cmp	r3, #0
 8007390:	f000 81f3 	beq.w	800777a <HAL_DMA_IRQHandler+0x171e>
			/* Disable the direct mode Error interrupt */
			__HAL_DMA_DISABLE_IT(hdma, DMA_IT_DME);
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	681a      	ldr	r2, [r3, #0]
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f022 0202 	bic.w	r2, r2, #2
 80073a2:	601a      	str	r2, [r3, #0]

			/* Clear the direct mode error flag */
			__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	461a      	mov	r2, r3
 80073aa:	4b67      	ldr	r3, [pc, #412]	; (8007548 <HAL_DMA_IRQHandler+0x14ec>)
 80073ac:	429a      	cmp	r2, r3
 80073ae:	d960      	bls.n	8007472 <HAL_DMA_IRQHandler+0x1416>
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	4a65      	ldr	r2, [pc, #404]	; (800754c <HAL_DMA_IRQHandler+0x14f0>)
 80073b6:	4293      	cmp	r3, r2
 80073b8:	d057      	beq.n	800746a <HAL_DMA_IRQHandler+0x140e>
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	4a64      	ldr	r2, [pc, #400]	; (8007550 <HAL_DMA_IRQHandler+0x14f4>)
 80073c0:	4293      	cmp	r3, r2
 80073c2:	d050      	beq.n	8007466 <HAL_DMA_IRQHandler+0x140a>
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	4a62      	ldr	r2, [pc, #392]	; (8007554 <HAL_DMA_IRQHandler+0x14f8>)
 80073ca:	4293      	cmp	r3, r2
 80073cc:	d049      	beq.n	8007462 <HAL_DMA_IRQHandler+0x1406>
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	4a61      	ldr	r2, [pc, #388]	; (8007558 <HAL_DMA_IRQHandler+0x14fc>)
 80073d4:	4293      	cmp	r3, r2
 80073d6:	d042      	beq.n	800745e <HAL_DMA_IRQHandler+0x1402>
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	4a5f      	ldr	r2, [pc, #380]	; (800755c <HAL_DMA_IRQHandler+0x1500>)
 80073de:	4293      	cmp	r3, r2
 80073e0:	d03a      	beq.n	8007458 <HAL_DMA_IRQHandler+0x13fc>
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	4a5e      	ldr	r2, [pc, #376]	; (8007560 <HAL_DMA_IRQHandler+0x1504>)
 80073e8:	4293      	cmp	r3, r2
 80073ea:	d032      	beq.n	8007452 <HAL_DMA_IRQHandler+0x13f6>
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	4a5c      	ldr	r2, [pc, #368]	; (8007564 <HAL_DMA_IRQHandler+0x1508>)
 80073f2:	4293      	cmp	r3, r2
 80073f4:	d02a      	beq.n	800744c <HAL_DMA_IRQHandler+0x13f0>
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	4a5b      	ldr	r2, [pc, #364]	; (8007568 <HAL_DMA_IRQHandler+0x150c>)
 80073fc:	4293      	cmp	r3, r2
 80073fe:	d022      	beq.n	8007446 <HAL_DMA_IRQHandler+0x13ea>
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	4a59      	ldr	r2, [pc, #356]	; (800756c <HAL_DMA_IRQHandler+0x1510>)
 8007406:	4293      	cmp	r3, r2
 8007408:	d01a      	beq.n	8007440 <HAL_DMA_IRQHandler+0x13e4>
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	4a58      	ldr	r2, [pc, #352]	; (8007570 <HAL_DMA_IRQHandler+0x1514>)
 8007410:	4293      	cmp	r3, r2
 8007412:	d012      	beq.n	800743a <HAL_DMA_IRQHandler+0x13de>
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	4a56      	ldr	r2, [pc, #344]	; (8007574 <HAL_DMA_IRQHandler+0x1518>)
 800741a:	4293      	cmp	r3, r2
 800741c:	d00a      	beq.n	8007434 <HAL_DMA_IRQHandler+0x13d8>
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	4a55      	ldr	r2, [pc, #340]	; (8007578 <HAL_DMA_IRQHandler+0x151c>)
 8007424:	4293      	cmp	r3, r2
 8007426:	d102      	bne.n	800742e <HAL_DMA_IRQHandler+0x13d2>
 8007428:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800742c:	e01e      	b.n	800746c <HAL_DMA_IRQHandler+0x1410>
 800742e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007432:	e01b      	b.n	800746c <HAL_DMA_IRQHandler+0x1410>
 8007434:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007438:	e018      	b.n	800746c <HAL_DMA_IRQHandler+0x1410>
 800743a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800743e:	e015      	b.n	800746c <HAL_DMA_IRQHandler+0x1410>
 8007440:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007444:	e012      	b.n	800746c <HAL_DMA_IRQHandler+0x1410>
 8007446:	f44f 7380 	mov.w	r3, #256	; 0x100
 800744a:	e00f      	b.n	800746c <HAL_DMA_IRQHandler+0x1410>
 800744c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007450:	e00c      	b.n	800746c <HAL_DMA_IRQHandler+0x1410>
 8007452:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007456:	e009      	b.n	800746c <HAL_DMA_IRQHandler+0x1410>
 8007458:	f44f 7380 	mov.w	r3, #256	; 0x100
 800745c:	e006      	b.n	800746c <HAL_DMA_IRQHandler+0x1410>
 800745e:	4b39      	ldr	r3, [pc, #228]	; (8007544 <HAL_DMA_IRQHandler+0x14e8>)
 8007460:	e004      	b.n	800746c <HAL_DMA_IRQHandler+0x1410>
 8007462:	4b38      	ldr	r3, [pc, #224]	; (8007544 <HAL_DMA_IRQHandler+0x14e8>)
 8007464:	e002      	b.n	800746c <HAL_DMA_IRQHandler+0x1410>
 8007466:	4b37      	ldr	r3, [pc, #220]	; (8007544 <HAL_DMA_IRQHandler+0x14e8>)
 8007468:	e000      	b.n	800746c <HAL_DMA_IRQHandler+0x1410>
 800746a:	4b36      	ldr	r3, [pc, #216]	; (8007544 <HAL_DMA_IRQHandler+0x14e8>)
 800746c:	4a43      	ldr	r2, [pc, #268]	; (800757c <HAL_DMA_IRQHandler+0x1520>)
 800746e:	60d3      	str	r3, [r2, #12]
 8007470:	e16d      	b.n	800774e <HAL_DMA_IRQHandler+0x16f2>
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	461a      	mov	r2, r3
 8007478:	4b41      	ldr	r3, [pc, #260]	; (8007580 <HAL_DMA_IRQHandler+0x1524>)
 800747a:	429a      	cmp	r2, r3
 800747c:	f240 8082 	bls.w	8007584 <HAL_DMA_IRQHandler+0x1528>
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	4a31      	ldr	r2, [pc, #196]	; (800754c <HAL_DMA_IRQHandler+0x14f0>)
 8007486:	4293      	cmp	r3, r2
 8007488:	d057      	beq.n	800753a <HAL_DMA_IRQHandler+0x14de>
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	4a30      	ldr	r2, [pc, #192]	; (8007550 <HAL_DMA_IRQHandler+0x14f4>)
 8007490:	4293      	cmp	r3, r2
 8007492:	d050      	beq.n	8007536 <HAL_DMA_IRQHandler+0x14da>
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	4a2e      	ldr	r2, [pc, #184]	; (8007554 <HAL_DMA_IRQHandler+0x14f8>)
 800749a:	4293      	cmp	r3, r2
 800749c:	d049      	beq.n	8007532 <HAL_DMA_IRQHandler+0x14d6>
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	4a2d      	ldr	r2, [pc, #180]	; (8007558 <HAL_DMA_IRQHandler+0x14fc>)
 80074a4:	4293      	cmp	r3, r2
 80074a6:	d042      	beq.n	800752e <HAL_DMA_IRQHandler+0x14d2>
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	4a2b      	ldr	r2, [pc, #172]	; (800755c <HAL_DMA_IRQHandler+0x1500>)
 80074ae:	4293      	cmp	r3, r2
 80074b0:	d03a      	beq.n	8007528 <HAL_DMA_IRQHandler+0x14cc>
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	4a2a      	ldr	r2, [pc, #168]	; (8007560 <HAL_DMA_IRQHandler+0x1504>)
 80074b8:	4293      	cmp	r3, r2
 80074ba:	d032      	beq.n	8007522 <HAL_DMA_IRQHandler+0x14c6>
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	4a28      	ldr	r2, [pc, #160]	; (8007564 <HAL_DMA_IRQHandler+0x1508>)
 80074c2:	4293      	cmp	r3, r2
 80074c4:	d02a      	beq.n	800751c <HAL_DMA_IRQHandler+0x14c0>
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	4a27      	ldr	r2, [pc, #156]	; (8007568 <HAL_DMA_IRQHandler+0x150c>)
 80074cc:	4293      	cmp	r3, r2
 80074ce:	d022      	beq.n	8007516 <HAL_DMA_IRQHandler+0x14ba>
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	4a25      	ldr	r2, [pc, #148]	; (800756c <HAL_DMA_IRQHandler+0x1510>)
 80074d6:	4293      	cmp	r3, r2
 80074d8:	d01a      	beq.n	8007510 <HAL_DMA_IRQHandler+0x14b4>
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	4a24      	ldr	r2, [pc, #144]	; (8007570 <HAL_DMA_IRQHandler+0x1514>)
 80074e0:	4293      	cmp	r3, r2
 80074e2:	d012      	beq.n	800750a <HAL_DMA_IRQHandler+0x14ae>
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	4a22      	ldr	r2, [pc, #136]	; (8007574 <HAL_DMA_IRQHandler+0x1518>)
 80074ea:	4293      	cmp	r3, r2
 80074ec:	d00a      	beq.n	8007504 <HAL_DMA_IRQHandler+0x14a8>
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	4a21      	ldr	r2, [pc, #132]	; (8007578 <HAL_DMA_IRQHandler+0x151c>)
 80074f4:	4293      	cmp	r3, r2
 80074f6:	d102      	bne.n	80074fe <HAL_DMA_IRQHandler+0x14a2>
 80074f8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80074fc:	e01e      	b.n	800753c <HAL_DMA_IRQHandler+0x14e0>
 80074fe:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007502:	e01b      	b.n	800753c <HAL_DMA_IRQHandler+0x14e0>
 8007504:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007508:	e018      	b.n	800753c <HAL_DMA_IRQHandler+0x14e0>
 800750a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800750e:	e015      	b.n	800753c <HAL_DMA_IRQHandler+0x14e0>
 8007510:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007514:	e012      	b.n	800753c <HAL_DMA_IRQHandler+0x14e0>
 8007516:	f44f 7380 	mov.w	r3, #256	; 0x100
 800751a:	e00f      	b.n	800753c <HAL_DMA_IRQHandler+0x14e0>
 800751c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007520:	e00c      	b.n	800753c <HAL_DMA_IRQHandler+0x14e0>
 8007522:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007526:	e009      	b.n	800753c <HAL_DMA_IRQHandler+0x14e0>
 8007528:	f44f 7380 	mov.w	r3, #256	; 0x100
 800752c:	e006      	b.n	800753c <HAL_DMA_IRQHandler+0x14e0>
 800752e:	4b05      	ldr	r3, [pc, #20]	; (8007544 <HAL_DMA_IRQHandler+0x14e8>)
 8007530:	e004      	b.n	800753c <HAL_DMA_IRQHandler+0x14e0>
 8007532:	4b04      	ldr	r3, [pc, #16]	; (8007544 <HAL_DMA_IRQHandler+0x14e8>)
 8007534:	e002      	b.n	800753c <HAL_DMA_IRQHandler+0x14e0>
 8007536:	4b03      	ldr	r3, [pc, #12]	; (8007544 <HAL_DMA_IRQHandler+0x14e8>)
 8007538:	e000      	b.n	800753c <HAL_DMA_IRQHandler+0x14e0>
 800753a:	4b02      	ldr	r3, [pc, #8]	; (8007544 <HAL_DMA_IRQHandler+0x14e8>)
 800753c:	4a0f      	ldr	r2, [pc, #60]	; (800757c <HAL_DMA_IRQHandler+0x1520>)
 800753e:	6093      	str	r3, [r2, #8]
 8007540:	e105      	b.n	800774e <HAL_DMA_IRQHandler+0x16f2>
 8007542:	bf00      	nop
 8007544:	00800004 	.word	0x00800004
 8007548:	40026458 	.word	0x40026458
 800754c:	40026010 	.word	0x40026010
 8007550:	40026410 	.word	0x40026410
 8007554:	40026070 	.word	0x40026070
 8007558:	40026470 	.word	0x40026470
 800755c:	40026028 	.word	0x40026028
 8007560:	40026428 	.word	0x40026428
 8007564:	40026088 	.word	0x40026088
 8007568:	40026488 	.word	0x40026488
 800756c:	40026040 	.word	0x40026040
 8007570:	40026440 	.word	0x40026440
 8007574:	400260a0 	.word	0x400260a0
 8007578:	400264a0 	.word	0x400264a0
 800757c:	40026400 	.word	0x40026400
 8007580:	400260b8 	.word	0x400260b8
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	461a      	mov	r2, r3
 800758a:	4b60      	ldr	r3, [pc, #384]	; (800770c <HAL_DMA_IRQHandler+0x16b0>)
 800758c:	429a      	cmp	r2, r3
 800758e:	d960      	bls.n	8007652 <HAL_DMA_IRQHandler+0x15f6>
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	4a5e      	ldr	r2, [pc, #376]	; (8007710 <HAL_DMA_IRQHandler+0x16b4>)
 8007596:	4293      	cmp	r3, r2
 8007598:	d057      	beq.n	800764a <HAL_DMA_IRQHandler+0x15ee>
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	4a5d      	ldr	r2, [pc, #372]	; (8007714 <HAL_DMA_IRQHandler+0x16b8>)
 80075a0:	4293      	cmp	r3, r2
 80075a2:	d050      	beq.n	8007646 <HAL_DMA_IRQHandler+0x15ea>
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	4a5b      	ldr	r2, [pc, #364]	; (8007718 <HAL_DMA_IRQHandler+0x16bc>)
 80075aa:	4293      	cmp	r3, r2
 80075ac:	d049      	beq.n	8007642 <HAL_DMA_IRQHandler+0x15e6>
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	4a5a      	ldr	r2, [pc, #360]	; (800771c <HAL_DMA_IRQHandler+0x16c0>)
 80075b4:	4293      	cmp	r3, r2
 80075b6:	d042      	beq.n	800763e <HAL_DMA_IRQHandler+0x15e2>
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	4a58      	ldr	r2, [pc, #352]	; (8007720 <HAL_DMA_IRQHandler+0x16c4>)
 80075be:	4293      	cmp	r3, r2
 80075c0:	d03a      	beq.n	8007638 <HAL_DMA_IRQHandler+0x15dc>
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	4a57      	ldr	r2, [pc, #348]	; (8007724 <HAL_DMA_IRQHandler+0x16c8>)
 80075c8:	4293      	cmp	r3, r2
 80075ca:	d032      	beq.n	8007632 <HAL_DMA_IRQHandler+0x15d6>
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	4a55      	ldr	r2, [pc, #340]	; (8007728 <HAL_DMA_IRQHandler+0x16cc>)
 80075d2:	4293      	cmp	r3, r2
 80075d4:	d02a      	beq.n	800762c <HAL_DMA_IRQHandler+0x15d0>
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	4a54      	ldr	r2, [pc, #336]	; (800772c <HAL_DMA_IRQHandler+0x16d0>)
 80075dc:	4293      	cmp	r3, r2
 80075de:	d022      	beq.n	8007626 <HAL_DMA_IRQHandler+0x15ca>
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	4a52      	ldr	r2, [pc, #328]	; (8007730 <HAL_DMA_IRQHandler+0x16d4>)
 80075e6:	4293      	cmp	r3, r2
 80075e8:	d01a      	beq.n	8007620 <HAL_DMA_IRQHandler+0x15c4>
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	4a51      	ldr	r2, [pc, #324]	; (8007734 <HAL_DMA_IRQHandler+0x16d8>)
 80075f0:	4293      	cmp	r3, r2
 80075f2:	d012      	beq.n	800761a <HAL_DMA_IRQHandler+0x15be>
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	4a4f      	ldr	r2, [pc, #316]	; (8007738 <HAL_DMA_IRQHandler+0x16dc>)
 80075fa:	4293      	cmp	r3, r2
 80075fc:	d00a      	beq.n	8007614 <HAL_DMA_IRQHandler+0x15b8>
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	4a4e      	ldr	r2, [pc, #312]	; (800773c <HAL_DMA_IRQHandler+0x16e0>)
 8007604:	4293      	cmp	r3, r2
 8007606:	d102      	bne.n	800760e <HAL_DMA_IRQHandler+0x15b2>
 8007608:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800760c:	e01e      	b.n	800764c <HAL_DMA_IRQHandler+0x15f0>
 800760e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007612:	e01b      	b.n	800764c <HAL_DMA_IRQHandler+0x15f0>
 8007614:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007618:	e018      	b.n	800764c <HAL_DMA_IRQHandler+0x15f0>
 800761a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800761e:	e015      	b.n	800764c <HAL_DMA_IRQHandler+0x15f0>
 8007620:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007624:	e012      	b.n	800764c <HAL_DMA_IRQHandler+0x15f0>
 8007626:	f44f 7380 	mov.w	r3, #256	; 0x100
 800762a:	e00f      	b.n	800764c <HAL_DMA_IRQHandler+0x15f0>
 800762c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007630:	e00c      	b.n	800764c <HAL_DMA_IRQHandler+0x15f0>
 8007632:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007636:	e009      	b.n	800764c <HAL_DMA_IRQHandler+0x15f0>
 8007638:	f44f 7380 	mov.w	r3, #256	; 0x100
 800763c:	e006      	b.n	800764c <HAL_DMA_IRQHandler+0x15f0>
 800763e:	4b40      	ldr	r3, [pc, #256]	; (8007740 <HAL_DMA_IRQHandler+0x16e4>)
 8007640:	e004      	b.n	800764c <HAL_DMA_IRQHandler+0x15f0>
 8007642:	4b3f      	ldr	r3, [pc, #252]	; (8007740 <HAL_DMA_IRQHandler+0x16e4>)
 8007644:	e002      	b.n	800764c <HAL_DMA_IRQHandler+0x15f0>
 8007646:	4b3e      	ldr	r3, [pc, #248]	; (8007740 <HAL_DMA_IRQHandler+0x16e4>)
 8007648:	e000      	b.n	800764c <HAL_DMA_IRQHandler+0x15f0>
 800764a:	4b3d      	ldr	r3, [pc, #244]	; (8007740 <HAL_DMA_IRQHandler+0x16e4>)
 800764c:	4a3d      	ldr	r2, [pc, #244]	; (8007744 <HAL_DMA_IRQHandler+0x16e8>)
 800764e:	60d3      	str	r3, [r2, #12]
 8007650:	e07d      	b.n	800774e <HAL_DMA_IRQHandler+0x16f2>
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	4a2e      	ldr	r2, [pc, #184]	; (8007710 <HAL_DMA_IRQHandler+0x16b4>)
 8007658:	4293      	cmp	r3, r2
 800765a:	d075      	beq.n	8007748 <HAL_DMA_IRQHandler+0x16ec>
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	4a2c      	ldr	r2, [pc, #176]	; (8007714 <HAL_DMA_IRQHandler+0x16b8>)
 8007662:	4293      	cmp	r3, r2
 8007664:	d050      	beq.n	8007708 <HAL_DMA_IRQHandler+0x16ac>
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	4a2b      	ldr	r2, [pc, #172]	; (8007718 <HAL_DMA_IRQHandler+0x16bc>)
 800766c:	4293      	cmp	r3, r2
 800766e:	d049      	beq.n	8007704 <HAL_DMA_IRQHandler+0x16a8>
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	4a29      	ldr	r2, [pc, #164]	; (800771c <HAL_DMA_IRQHandler+0x16c0>)
 8007676:	4293      	cmp	r3, r2
 8007678:	d042      	beq.n	8007700 <HAL_DMA_IRQHandler+0x16a4>
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	4a28      	ldr	r2, [pc, #160]	; (8007720 <HAL_DMA_IRQHandler+0x16c4>)
 8007680:	4293      	cmp	r3, r2
 8007682:	d03a      	beq.n	80076fa <HAL_DMA_IRQHandler+0x169e>
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	4a26      	ldr	r2, [pc, #152]	; (8007724 <HAL_DMA_IRQHandler+0x16c8>)
 800768a:	4293      	cmp	r3, r2
 800768c:	d032      	beq.n	80076f4 <HAL_DMA_IRQHandler+0x1698>
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	4a25      	ldr	r2, [pc, #148]	; (8007728 <HAL_DMA_IRQHandler+0x16cc>)
 8007694:	4293      	cmp	r3, r2
 8007696:	d02a      	beq.n	80076ee <HAL_DMA_IRQHandler+0x1692>
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	4a23      	ldr	r2, [pc, #140]	; (800772c <HAL_DMA_IRQHandler+0x16d0>)
 800769e:	4293      	cmp	r3, r2
 80076a0:	d022      	beq.n	80076e8 <HAL_DMA_IRQHandler+0x168c>
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	4a22      	ldr	r2, [pc, #136]	; (8007730 <HAL_DMA_IRQHandler+0x16d4>)
 80076a8:	4293      	cmp	r3, r2
 80076aa:	d01a      	beq.n	80076e2 <HAL_DMA_IRQHandler+0x1686>
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	4a20      	ldr	r2, [pc, #128]	; (8007734 <HAL_DMA_IRQHandler+0x16d8>)
 80076b2:	4293      	cmp	r3, r2
 80076b4:	d012      	beq.n	80076dc <HAL_DMA_IRQHandler+0x1680>
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	4a1f      	ldr	r2, [pc, #124]	; (8007738 <HAL_DMA_IRQHandler+0x16dc>)
 80076bc:	4293      	cmp	r3, r2
 80076be:	d00a      	beq.n	80076d6 <HAL_DMA_IRQHandler+0x167a>
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	4a1d      	ldr	r2, [pc, #116]	; (800773c <HAL_DMA_IRQHandler+0x16e0>)
 80076c6:	4293      	cmp	r3, r2
 80076c8:	d102      	bne.n	80076d0 <HAL_DMA_IRQHandler+0x1674>
 80076ca:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80076ce:	e03c      	b.n	800774a <HAL_DMA_IRQHandler+0x16ee>
 80076d0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80076d4:	e039      	b.n	800774a <HAL_DMA_IRQHandler+0x16ee>
 80076d6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80076da:	e036      	b.n	800774a <HAL_DMA_IRQHandler+0x16ee>
 80076dc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80076e0:	e033      	b.n	800774a <HAL_DMA_IRQHandler+0x16ee>
 80076e2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80076e6:	e030      	b.n	800774a <HAL_DMA_IRQHandler+0x16ee>
 80076e8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80076ec:	e02d      	b.n	800774a <HAL_DMA_IRQHandler+0x16ee>
 80076ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 80076f2:	e02a      	b.n	800774a <HAL_DMA_IRQHandler+0x16ee>
 80076f4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80076f8:	e027      	b.n	800774a <HAL_DMA_IRQHandler+0x16ee>
 80076fa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80076fe:	e024      	b.n	800774a <HAL_DMA_IRQHandler+0x16ee>
 8007700:	4b0f      	ldr	r3, [pc, #60]	; (8007740 <HAL_DMA_IRQHandler+0x16e4>)
 8007702:	e022      	b.n	800774a <HAL_DMA_IRQHandler+0x16ee>
 8007704:	4b0e      	ldr	r3, [pc, #56]	; (8007740 <HAL_DMA_IRQHandler+0x16e4>)
 8007706:	e020      	b.n	800774a <HAL_DMA_IRQHandler+0x16ee>
 8007708:	4b0d      	ldr	r3, [pc, #52]	; (8007740 <HAL_DMA_IRQHandler+0x16e4>)
 800770a:	e01e      	b.n	800774a <HAL_DMA_IRQHandler+0x16ee>
 800770c:	40026058 	.word	0x40026058
 8007710:	40026010 	.word	0x40026010
 8007714:	40026410 	.word	0x40026410
 8007718:	40026070 	.word	0x40026070
 800771c:	40026470 	.word	0x40026470
 8007720:	40026028 	.word	0x40026028
 8007724:	40026428 	.word	0x40026428
 8007728:	40026088 	.word	0x40026088
 800772c:	40026488 	.word	0x40026488
 8007730:	40026040 	.word	0x40026040
 8007734:	40026440 	.word	0x40026440
 8007738:	400260a0 	.word	0x400260a0
 800773c:	400264a0 	.word	0x400264a0
 8007740:	00800004 	.word	0x00800004
 8007744:	40026000 	.word	0x40026000
 8007748:	4b79      	ldr	r3, [pc, #484]	; (8007930 <HAL_DMA_IRQHandler+0x18d4>)
 800774a:	4a7a      	ldr	r2, [pc, #488]	; (8007934 <HAL_DMA_IRQHandler+0x18d8>)
 800774c:	6093      	str	r3, [r2, #8]

			/* Update error code */
			hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007752:	f043 0204 	orr.w	r2, r3, #4
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	64da      	str	r2, [r3, #76]	; 0x4c

			/* Change the DMA state */
			hdma->State = HAL_DMA_STATE_ERROR;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	2204      	movs	r2, #4
 800775e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

			/* Process Unlocked */
			__HAL_UNLOCK(hdma);
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	2200      	movs	r2, #0
 8007766:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

			if (hdma->XferErrorCallback != NULL) {
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800776e:	2b00      	cmp	r3, #0
 8007770:	d003      	beq.n	800777a <HAL_DMA_IRQHandler+0x171e>
				/* Transfer error callback */
				hdma->XferErrorCallback(hdma);
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007776:	6878      	ldr	r0, [r7, #4]
 8007778:	4798      	blx	r3
			}
		}
	}
	/* Half Transfer Complete Interrupt management ******************************/
	if (__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma)) != RESET) {
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	461a      	mov	r2, r3
 8007780:	4b6d      	ldr	r3, [pc, #436]	; (8007938 <HAL_DMA_IRQHandler+0x18dc>)
 8007782:	429a      	cmp	r2, r3
 8007784:	d966      	bls.n	8007854 <HAL_DMA_IRQHandler+0x17f8>
 8007786:	4b6d      	ldr	r3, [pc, #436]	; (800793c <HAL_DMA_IRQHandler+0x18e0>)
 8007788:	685a      	ldr	r2, [r3, #4]
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	496c      	ldr	r1, [pc, #432]	; (8007940 <HAL_DMA_IRQHandler+0x18e4>)
 8007790:	428b      	cmp	r3, r1
 8007792:	d057      	beq.n	8007844 <HAL_DMA_IRQHandler+0x17e8>
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	496a      	ldr	r1, [pc, #424]	; (8007944 <HAL_DMA_IRQHandler+0x18e8>)
 800779a:	428b      	cmp	r3, r1
 800779c:	d050      	beq.n	8007840 <HAL_DMA_IRQHandler+0x17e4>
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	4969      	ldr	r1, [pc, #420]	; (8007948 <HAL_DMA_IRQHandler+0x18ec>)
 80077a4:	428b      	cmp	r3, r1
 80077a6:	d049      	beq.n	800783c <HAL_DMA_IRQHandler+0x17e0>
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	4967      	ldr	r1, [pc, #412]	; (800794c <HAL_DMA_IRQHandler+0x18f0>)
 80077ae:	428b      	cmp	r3, r1
 80077b0:	d042      	beq.n	8007838 <HAL_DMA_IRQHandler+0x17dc>
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	4966      	ldr	r1, [pc, #408]	; (8007950 <HAL_DMA_IRQHandler+0x18f4>)
 80077b8:	428b      	cmp	r3, r1
 80077ba:	d03a      	beq.n	8007832 <HAL_DMA_IRQHandler+0x17d6>
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	4964      	ldr	r1, [pc, #400]	; (8007954 <HAL_DMA_IRQHandler+0x18f8>)
 80077c2:	428b      	cmp	r3, r1
 80077c4:	d032      	beq.n	800782c <HAL_DMA_IRQHandler+0x17d0>
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	4963      	ldr	r1, [pc, #396]	; (8007958 <HAL_DMA_IRQHandler+0x18fc>)
 80077cc:	428b      	cmp	r3, r1
 80077ce:	d02a      	beq.n	8007826 <HAL_DMA_IRQHandler+0x17ca>
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	4961      	ldr	r1, [pc, #388]	; (800795c <HAL_DMA_IRQHandler+0x1900>)
 80077d6:	428b      	cmp	r3, r1
 80077d8:	d022      	beq.n	8007820 <HAL_DMA_IRQHandler+0x17c4>
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	4960      	ldr	r1, [pc, #384]	; (8007960 <HAL_DMA_IRQHandler+0x1904>)
 80077e0:	428b      	cmp	r3, r1
 80077e2:	d01a      	beq.n	800781a <HAL_DMA_IRQHandler+0x17be>
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	495e      	ldr	r1, [pc, #376]	; (8007964 <HAL_DMA_IRQHandler+0x1908>)
 80077ea:	428b      	cmp	r3, r1
 80077ec:	d012      	beq.n	8007814 <HAL_DMA_IRQHandler+0x17b8>
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	495d      	ldr	r1, [pc, #372]	; (8007968 <HAL_DMA_IRQHandler+0x190c>)
 80077f4:	428b      	cmp	r3, r1
 80077f6:	d00a      	beq.n	800780e <HAL_DMA_IRQHandler+0x17b2>
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	495b      	ldr	r1, [pc, #364]	; (800796c <HAL_DMA_IRQHandler+0x1910>)
 80077fe:	428b      	cmp	r3, r1
 8007800:	d102      	bne.n	8007808 <HAL_DMA_IRQHandler+0x17ac>
 8007802:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007806:	e01e      	b.n	8007846 <HAL_DMA_IRQHandler+0x17ea>
 8007808:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800780c:	e01b      	b.n	8007846 <HAL_DMA_IRQHandler+0x17ea>
 800780e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007812:	e018      	b.n	8007846 <HAL_DMA_IRQHandler+0x17ea>
 8007814:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007818:	e015      	b.n	8007846 <HAL_DMA_IRQHandler+0x17ea>
 800781a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800781e:	e012      	b.n	8007846 <HAL_DMA_IRQHandler+0x17ea>
 8007820:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007824:	e00f      	b.n	8007846 <HAL_DMA_IRQHandler+0x17ea>
 8007826:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800782a:	e00c      	b.n	8007846 <HAL_DMA_IRQHandler+0x17ea>
 800782c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007830:	e009      	b.n	8007846 <HAL_DMA_IRQHandler+0x17ea>
 8007832:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007836:	e006      	b.n	8007846 <HAL_DMA_IRQHandler+0x17ea>
 8007838:	2310      	movs	r3, #16
 800783a:	e004      	b.n	8007846 <HAL_DMA_IRQHandler+0x17ea>
 800783c:	2310      	movs	r3, #16
 800783e:	e002      	b.n	8007846 <HAL_DMA_IRQHandler+0x17ea>
 8007840:	2310      	movs	r3, #16
 8007842:	e000      	b.n	8007846 <HAL_DMA_IRQHandler+0x17ea>
 8007844:	2310      	movs	r3, #16
 8007846:	4013      	ands	r3, r2
 8007848:	2b00      	cmp	r3, #0
 800784a:	bf14      	ite	ne
 800784c:	2301      	movne	r3, #1
 800784e:	2300      	moveq	r3, #0
 8007850:	b2db      	uxtb	r3, r3
 8007852:	e17e      	b.n	8007b52 <HAL_DMA_IRQHandler+0x1af6>
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	461a      	mov	r2, r3
 800785a:	4b45      	ldr	r3, [pc, #276]	; (8007970 <HAL_DMA_IRQHandler+0x1914>)
 800785c:	429a      	cmp	r2, r3
 800785e:	f240 8089 	bls.w	8007974 <HAL_DMA_IRQHandler+0x1918>
 8007862:	4b36      	ldr	r3, [pc, #216]	; (800793c <HAL_DMA_IRQHandler+0x18e0>)
 8007864:	681a      	ldr	r2, [r3, #0]
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	4935      	ldr	r1, [pc, #212]	; (8007940 <HAL_DMA_IRQHandler+0x18e4>)
 800786c:	428b      	cmp	r3, r1
 800786e:	d057      	beq.n	8007920 <HAL_DMA_IRQHandler+0x18c4>
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	4933      	ldr	r1, [pc, #204]	; (8007944 <HAL_DMA_IRQHandler+0x18e8>)
 8007876:	428b      	cmp	r3, r1
 8007878:	d050      	beq.n	800791c <HAL_DMA_IRQHandler+0x18c0>
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	4932      	ldr	r1, [pc, #200]	; (8007948 <HAL_DMA_IRQHandler+0x18ec>)
 8007880:	428b      	cmp	r3, r1
 8007882:	d049      	beq.n	8007918 <HAL_DMA_IRQHandler+0x18bc>
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	4930      	ldr	r1, [pc, #192]	; (800794c <HAL_DMA_IRQHandler+0x18f0>)
 800788a:	428b      	cmp	r3, r1
 800788c:	d042      	beq.n	8007914 <HAL_DMA_IRQHandler+0x18b8>
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	492f      	ldr	r1, [pc, #188]	; (8007950 <HAL_DMA_IRQHandler+0x18f4>)
 8007894:	428b      	cmp	r3, r1
 8007896:	d03a      	beq.n	800790e <HAL_DMA_IRQHandler+0x18b2>
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	492d      	ldr	r1, [pc, #180]	; (8007954 <HAL_DMA_IRQHandler+0x18f8>)
 800789e:	428b      	cmp	r3, r1
 80078a0:	d032      	beq.n	8007908 <HAL_DMA_IRQHandler+0x18ac>
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	492c      	ldr	r1, [pc, #176]	; (8007958 <HAL_DMA_IRQHandler+0x18fc>)
 80078a8:	428b      	cmp	r3, r1
 80078aa:	d02a      	beq.n	8007902 <HAL_DMA_IRQHandler+0x18a6>
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	492a      	ldr	r1, [pc, #168]	; (800795c <HAL_DMA_IRQHandler+0x1900>)
 80078b2:	428b      	cmp	r3, r1
 80078b4:	d022      	beq.n	80078fc <HAL_DMA_IRQHandler+0x18a0>
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	4929      	ldr	r1, [pc, #164]	; (8007960 <HAL_DMA_IRQHandler+0x1904>)
 80078bc:	428b      	cmp	r3, r1
 80078be:	d01a      	beq.n	80078f6 <HAL_DMA_IRQHandler+0x189a>
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	4927      	ldr	r1, [pc, #156]	; (8007964 <HAL_DMA_IRQHandler+0x1908>)
 80078c6:	428b      	cmp	r3, r1
 80078c8:	d012      	beq.n	80078f0 <HAL_DMA_IRQHandler+0x1894>
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	4926      	ldr	r1, [pc, #152]	; (8007968 <HAL_DMA_IRQHandler+0x190c>)
 80078d0:	428b      	cmp	r3, r1
 80078d2:	d00a      	beq.n	80078ea <HAL_DMA_IRQHandler+0x188e>
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	4924      	ldr	r1, [pc, #144]	; (800796c <HAL_DMA_IRQHandler+0x1910>)
 80078da:	428b      	cmp	r3, r1
 80078dc:	d102      	bne.n	80078e4 <HAL_DMA_IRQHandler+0x1888>
 80078de:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80078e2:	e01e      	b.n	8007922 <HAL_DMA_IRQHandler+0x18c6>
 80078e4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80078e8:	e01b      	b.n	8007922 <HAL_DMA_IRQHandler+0x18c6>
 80078ea:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80078ee:	e018      	b.n	8007922 <HAL_DMA_IRQHandler+0x18c6>
 80078f0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80078f4:	e015      	b.n	8007922 <HAL_DMA_IRQHandler+0x18c6>
 80078f6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80078fa:	e012      	b.n	8007922 <HAL_DMA_IRQHandler+0x18c6>
 80078fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007900:	e00f      	b.n	8007922 <HAL_DMA_IRQHandler+0x18c6>
 8007902:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007906:	e00c      	b.n	8007922 <HAL_DMA_IRQHandler+0x18c6>
 8007908:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800790c:	e009      	b.n	8007922 <HAL_DMA_IRQHandler+0x18c6>
 800790e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007912:	e006      	b.n	8007922 <HAL_DMA_IRQHandler+0x18c6>
 8007914:	2310      	movs	r3, #16
 8007916:	e004      	b.n	8007922 <HAL_DMA_IRQHandler+0x18c6>
 8007918:	2310      	movs	r3, #16
 800791a:	e002      	b.n	8007922 <HAL_DMA_IRQHandler+0x18c6>
 800791c:	2310      	movs	r3, #16
 800791e:	e000      	b.n	8007922 <HAL_DMA_IRQHandler+0x18c6>
 8007920:	2310      	movs	r3, #16
 8007922:	4013      	ands	r3, r2
 8007924:	2b00      	cmp	r3, #0
 8007926:	bf14      	ite	ne
 8007928:	2301      	movne	r3, #1
 800792a:	2300      	moveq	r3, #0
 800792c:	b2db      	uxtb	r3, r3
 800792e:	e110      	b.n	8007b52 <HAL_DMA_IRQHandler+0x1af6>
 8007930:	00800004 	.word	0x00800004
 8007934:	40026000 	.word	0x40026000
 8007938:	40026458 	.word	0x40026458
 800793c:	40026400 	.word	0x40026400
 8007940:	40026010 	.word	0x40026010
 8007944:	40026410 	.word	0x40026410
 8007948:	40026070 	.word	0x40026070
 800794c:	40026470 	.word	0x40026470
 8007950:	40026028 	.word	0x40026028
 8007954:	40026428 	.word	0x40026428
 8007958:	40026088 	.word	0x40026088
 800795c:	40026488 	.word	0x40026488
 8007960:	40026040 	.word	0x40026040
 8007964:	40026440 	.word	0x40026440
 8007968:	400260a0 	.word	0x400260a0
 800796c:	400264a0 	.word	0x400264a0
 8007970:	400260b8 	.word	0x400260b8
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	461a      	mov	r2, r3
 800797a:	4b64      	ldr	r3, [pc, #400]	; (8007b0c <HAL_DMA_IRQHandler+0x1ab0>)
 800797c:	429a      	cmp	r2, r3
 800797e:	d966      	bls.n	8007a4e <HAL_DMA_IRQHandler+0x19f2>
 8007980:	4b63      	ldr	r3, [pc, #396]	; (8007b10 <HAL_DMA_IRQHandler+0x1ab4>)
 8007982:	685a      	ldr	r2, [r3, #4]
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	4962      	ldr	r1, [pc, #392]	; (8007b14 <HAL_DMA_IRQHandler+0x1ab8>)
 800798a:	428b      	cmp	r3, r1
 800798c:	d057      	beq.n	8007a3e <HAL_DMA_IRQHandler+0x19e2>
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	4961      	ldr	r1, [pc, #388]	; (8007b18 <HAL_DMA_IRQHandler+0x1abc>)
 8007994:	428b      	cmp	r3, r1
 8007996:	d050      	beq.n	8007a3a <HAL_DMA_IRQHandler+0x19de>
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	495f      	ldr	r1, [pc, #380]	; (8007b1c <HAL_DMA_IRQHandler+0x1ac0>)
 800799e:	428b      	cmp	r3, r1
 80079a0:	d049      	beq.n	8007a36 <HAL_DMA_IRQHandler+0x19da>
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	495e      	ldr	r1, [pc, #376]	; (8007b20 <HAL_DMA_IRQHandler+0x1ac4>)
 80079a8:	428b      	cmp	r3, r1
 80079aa:	d042      	beq.n	8007a32 <HAL_DMA_IRQHandler+0x19d6>
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	495c      	ldr	r1, [pc, #368]	; (8007b24 <HAL_DMA_IRQHandler+0x1ac8>)
 80079b2:	428b      	cmp	r3, r1
 80079b4:	d03a      	beq.n	8007a2c <HAL_DMA_IRQHandler+0x19d0>
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	495b      	ldr	r1, [pc, #364]	; (8007b28 <HAL_DMA_IRQHandler+0x1acc>)
 80079bc:	428b      	cmp	r3, r1
 80079be:	d032      	beq.n	8007a26 <HAL_DMA_IRQHandler+0x19ca>
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	4959      	ldr	r1, [pc, #356]	; (8007b2c <HAL_DMA_IRQHandler+0x1ad0>)
 80079c6:	428b      	cmp	r3, r1
 80079c8:	d02a      	beq.n	8007a20 <HAL_DMA_IRQHandler+0x19c4>
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	4958      	ldr	r1, [pc, #352]	; (8007b30 <HAL_DMA_IRQHandler+0x1ad4>)
 80079d0:	428b      	cmp	r3, r1
 80079d2:	d022      	beq.n	8007a1a <HAL_DMA_IRQHandler+0x19be>
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	4956      	ldr	r1, [pc, #344]	; (8007b34 <HAL_DMA_IRQHandler+0x1ad8>)
 80079da:	428b      	cmp	r3, r1
 80079dc:	d01a      	beq.n	8007a14 <HAL_DMA_IRQHandler+0x19b8>
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	4955      	ldr	r1, [pc, #340]	; (8007b38 <HAL_DMA_IRQHandler+0x1adc>)
 80079e4:	428b      	cmp	r3, r1
 80079e6:	d012      	beq.n	8007a0e <HAL_DMA_IRQHandler+0x19b2>
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	4953      	ldr	r1, [pc, #332]	; (8007b3c <HAL_DMA_IRQHandler+0x1ae0>)
 80079ee:	428b      	cmp	r3, r1
 80079f0:	d00a      	beq.n	8007a08 <HAL_DMA_IRQHandler+0x19ac>
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	4952      	ldr	r1, [pc, #328]	; (8007b40 <HAL_DMA_IRQHandler+0x1ae4>)
 80079f8:	428b      	cmp	r3, r1
 80079fa:	d102      	bne.n	8007a02 <HAL_DMA_IRQHandler+0x19a6>
 80079fc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007a00:	e01e      	b.n	8007a40 <HAL_DMA_IRQHandler+0x19e4>
 8007a02:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007a06:	e01b      	b.n	8007a40 <HAL_DMA_IRQHandler+0x19e4>
 8007a08:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007a0c:	e018      	b.n	8007a40 <HAL_DMA_IRQHandler+0x19e4>
 8007a0e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007a12:	e015      	b.n	8007a40 <HAL_DMA_IRQHandler+0x19e4>
 8007a14:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007a18:	e012      	b.n	8007a40 <HAL_DMA_IRQHandler+0x19e4>
 8007a1a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a1e:	e00f      	b.n	8007a40 <HAL_DMA_IRQHandler+0x19e4>
 8007a20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a24:	e00c      	b.n	8007a40 <HAL_DMA_IRQHandler+0x19e4>
 8007a26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a2a:	e009      	b.n	8007a40 <HAL_DMA_IRQHandler+0x19e4>
 8007a2c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a30:	e006      	b.n	8007a40 <HAL_DMA_IRQHandler+0x19e4>
 8007a32:	2310      	movs	r3, #16
 8007a34:	e004      	b.n	8007a40 <HAL_DMA_IRQHandler+0x19e4>
 8007a36:	2310      	movs	r3, #16
 8007a38:	e002      	b.n	8007a40 <HAL_DMA_IRQHandler+0x19e4>
 8007a3a:	2310      	movs	r3, #16
 8007a3c:	e000      	b.n	8007a40 <HAL_DMA_IRQHandler+0x19e4>
 8007a3e:	2310      	movs	r3, #16
 8007a40:	4013      	ands	r3, r2
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	bf14      	ite	ne
 8007a46:	2301      	movne	r3, #1
 8007a48:	2300      	moveq	r3, #0
 8007a4a:	b2db      	uxtb	r3, r3
 8007a4c:	e081      	b.n	8007b52 <HAL_DMA_IRQHandler+0x1af6>
 8007a4e:	4b30      	ldr	r3, [pc, #192]	; (8007b10 <HAL_DMA_IRQHandler+0x1ab4>)
 8007a50:	681a      	ldr	r2, [r3, #0]
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	492f      	ldr	r1, [pc, #188]	; (8007b14 <HAL_DMA_IRQHandler+0x1ab8>)
 8007a58:	428b      	cmp	r3, r1
 8007a5a:	d073      	beq.n	8007b44 <HAL_DMA_IRQHandler+0x1ae8>
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	492d      	ldr	r1, [pc, #180]	; (8007b18 <HAL_DMA_IRQHandler+0x1abc>)
 8007a62:	428b      	cmp	r3, r1
 8007a64:	d050      	beq.n	8007b08 <HAL_DMA_IRQHandler+0x1aac>
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	492c      	ldr	r1, [pc, #176]	; (8007b1c <HAL_DMA_IRQHandler+0x1ac0>)
 8007a6c:	428b      	cmp	r3, r1
 8007a6e:	d049      	beq.n	8007b04 <HAL_DMA_IRQHandler+0x1aa8>
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	492a      	ldr	r1, [pc, #168]	; (8007b20 <HAL_DMA_IRQHandler+0x1ac4>)
 8007a76:	428b      	cmp	r3, r1
 8007a78:	d042      	beq.n	8007b00 <HAL_DMA_IRQHandler+0x1aa4>
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	4929      	ldr	r1, [pc, #164]	; (8007b24 <HAL_DMA_IRQHandler+0x1ac8>)
 8007a80:	428b      	cmp	r3, r1
 8007a82:	d03a      	beq.n	8007afa <HAL_DMA_IRQHandler+0x1a9e>
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	4927      	ldr	r1, [pc, #156]	; (8007b28 <HAL_DMA_IRQHandler+0x1acc>)
 8007a8a:	428b      	cmp	r3, r1
 8007a8c:	d032      	beq.n	8007af4 <HAL_DMA_IRQHandler+0x1a98>
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	4926      	ldr	r1, [pc, #152]	; (8007b2c <HAL_DMA_IRQHandler+0x1ad0>)
 8007a94:	428b      	cmp	r3, r1
 8007a96:	d02a      	beq.n	8007aee <HAL_DMA_IRQHandler+0x1a92>
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	4924      	ldr	r1, [pc, #144]	; (8007b30 <HAL_DMA_IRQHandler+0x1ad4>)
 8007a9e:	428b      	cmp	r3, r1
 8007aa0:	d022      	beq.n	8007ae8 <HAL_DMA_IRQHandler+0x1a8c>
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	4923      	ldr	r1, [pc, #140]	; (8007b34 <HAL_DMA_IRQHandler+0x1ad8>)
 8007aa8:	428b      	cmp	r3, r1
 8007aaa:	d01a      	beq.n	8007ae2 <HAL_DMA_IRQHandler+0x1a86>
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	4921      	ldr	r1, [pc, #132]	; (8007b38 <HAL_DMA_IRQHandler+0x1adc>)
 8007ab2:	428b      	cmp	r3, r1
 8007ab4:	d012      	beq.n	8007adc <HAL_DMA_IRQHandler+0x1a80>
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	4920      	ldr	r1, [pc, #128]	; (8007b3c <HAL_DMA_IRQHandler+0x1ae0>)
 8007abc:	428b      	cmp	r3, r1
 8007abe:	d00a      	beq.n	8007ad6 <HAL_DMA_IRQHandler+0x1a7a>
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	491e      	ldr	r1, [pc, #120]	; (8007b40 <HAL_DMA_IRQHandler+0x1ae4>)
 8007ac6:	428b      	cmp	r3, r1
 8007ac8:	d102      	bne.n	8007ad0 <HAL_DMA_IRQHandler+0x1a74>
 8007aca:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007ace:	e03a      	b.n	8007b46 <HAL_DMA_IRQHandler+0x1aea>
 8007ad0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007ad4:	e037      	b.n	8007b46 <HAL_DMA_IRQHandler+0x1aea>
 8007ad6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007ada:	e034      	b.n	8007b46 <HAL_DMA_IRQHandler+0x1aea>
 8007adc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007ae0:	e031      	b.n	8007b46 <HAL_DMA_IRQHandler+0x1aea>
 8007ae2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007ae6:	e02e      	b.n	8007b46 <HAL_DMA_IRQHandler+0x1aea>
 8007ae8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007aec:	e02b      	b.n	8007b46 <HAL_DMA_IRQHandler+0x1aea>
 8007aee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007af2:	e028      	b.n	8007b46 <HAL_DMA_IRQHandler+0x1aea>
 8007af4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007af8:	e025      	b.n	8007b46 <HAL_DMA_IRQHandler+0x1aea>
 8007afa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007afe:	e022      	b.n	8007b46 <HAL_DMA_IRQHandler+0x1aea>
 8007b00:	2310      	movs	r3, #16
 8007b02:	e020      	b.n	8007b46 <HAL_DMA_IRQHandler+0x1aea>
 8007b04:	2310      	movs	r3, #16
 8007b06:	e01e      	b.n	8007b46 <HAL_DMA_IRQHandler+0x1aea>
 8007b08:	2310      	movs	r3, #16
 8007b0a:	e01c      	b.n	8007b46 <HAL_DMA_IRQHandler+0x1aea>
 8007b0c:	40026058 	.word	0x40026058
 8007b10:	40026000 	.word	0x40026000
 8007b14:	40026010 	.word	0x40026010
 8007b18:	40026410 	.word	0x40026410
 8007b1c:	40026070 	.word	0x40026070
 8007b20:	40026470 	.word	0x40026470
 8007b24:	40026028 	.word	0x40026028
 8007b28:	40026428 	.word	0x40026428
 8007b2c:	40026088 	.word	0x40026088
 8007b30:	40026488 	.word	0x40026488
 8007b34:	40026040 	.word	0x40026040
 8007b38:	40026440 	.word	0x40026440
 8007b3c:	400260a0 	.word	0x400260a0
 8007b40:	400264a0 	.word	0x400264a0
 8007b44:	2310      	movs	r3, #16
 8007b46:	4013      	ands	r3, r2
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	bf14      	ite	ne
 8007b4c:	2301      	movne	r3, #1
 8007b4e:	2300      	moveq	r3, #0
 8007b50:	b2db      	uxtb	r3, r3
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	f000 83ce 	beq.w	80082f4 <HAL_DMA_IRQHandler+0x2298>
		if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET) {
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	f003 0308 	and.w	r3, r3, #8
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	f000 83c6 	beq.w	80082f4 <HAL_DMA_IRQHandler+0x2298>
			/* Multi_Buffering mode enabled */
			if (((hdma->Instance->CR) & (uint32_t) (DMA_SxCR_DBM)) != 0) {
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	f000 81d0 	beq.w	8007f18 <HAL_DMA_IRQHandler+0x1ebc>
				/* Clear the half transfer complete flag */
				__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	461a      	mov	r2, r3
 8007b7e:	4b8d      	ldr	r3, [pc, #564]	; (8007db4 <HAL_DMA_IRQHandler+0x1d58>)
 8007b80:	429a      	cmp	r2, r3
 8007b82:	d960      	bls.n	8007c46 <HAL_DMA_IRQHandler+0x1bea>
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	4a8b      	ldr	r2, [pc, #556]	; (8007db8 <HAL_DMA_IRQHandler+0x1d5c>)
 8007b8a:	4293      	cmp	r3, r2
 8007b8c:	d057      	beq.n	8007c3e <HAL_DMA_IRQHandler+0x1be2>
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	4a8a      	ldr	r2, [pc, #552]	; (8007dbc <HAL_DMA_IRQHandler+0x1d60>)
 8007b94:	4293      	cmp	r3, r2
 8007b96:	d050      	beq.n	8007c3a <HAL_DMA_IRQHandler+0x1bde>
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	4a88      	ldr	r2, [pc, #544]	; (8007dc0 <HAL_DMA_IRQHandler+0x1d64>)
 8007b9e:	4293      	cmp	r3, r2
 8007ba0:	d049      	beq.n	8007c36 <HAL_DMA_IRQHandler+0x1bda>
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	4a87      	ldr	r2, [pc, #540]	; (8007dc4 <HAL_DMA_IRQHandler+0x1d68>)
 8007ba8:	4293      	cmp	r3, r2
 8007baa:	d042      	beq.n	8007c32 <HAL_DMA_IRQHandler+0x1bd6>
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	4a85      	ldr	r2, [pc, #532]	; (8007dc8 <HAL_DMA_IRQHandler+0x1d6c>)
 8007bb2:	4293      	cmp	r3, r2
 8007bb4:	d03a      	beq.n	8007c2c <HAL_DMA_IRQHandler+0x1bd0>
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	4a84      	ldr	r2, [pc, #528]	; (8007dcc <HAL_DMA_IRQHandler+0x1d70>)
 8007bbc:	4293      	cmp	r3, r2
 8007bbe:	d032      	beq.n	8007c26 <HAL_DMA_IRQHandler+0x1bca>
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	4a82      	ldr	r2, [pc, #520]	; (8007dd0 <HAL_DMA_IRQHandler+0x1d74>)
 8007bc6:	4293      	cmp	r3, r2
 8007bc8:	d02a      	beq.n	8007c20 <HAL_DMA_IRQHandler+0x1bc4>
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	4a81      	ldr	r2, [pc, #516]	; (8007dd4 <HAL_DMA_IRQHandler+0x1d78>)
 8007bd0:	4293      	cmp	r3, r2
 8007bd2:	d022      	beq.n	8007c1a <HAL_DMA_IRQHandler+0x1bbe>
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	4a7f      	ldr	r2, [pc, #508]	; (8007dd8 <HAL_DMA_IRQHandler+0x1d7c>)
 8007bda:	4293      	cmp	r3, r2
 8007bdc:	d01a      	beq.n	8007c14 <HAL_DMA_IRQHandler+0x1bb8>
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	4a7e      	ldr	r2, [pc, #504]	; (8007ddc <HAL_DMA_IRQHandler+0x1d80>)
 8007be4:	4293      	cmp	r3, r2
 8007be6:	d012      	beq.n	8007c0e <HAL_DMA_IRQHandler+0x1bb2>
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	4a7c      	ldr	r2, [pc, #496]	; (8007de0 <HAL_DMA_IRQHandler+0x1d84>)
 8007bee:	4293      	cmp	r3, r2
 8007bf0:	d00a      	beq.n	8007c08 <HAL_DMA_IRQHandler+0x1bac>
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	4a7b      	ldr	r2, [pc, #492]	; (8007de4 <HAL_DMA_IRQHandler+0x1d88>)
 8007bf8:	4293      	cmp	r3, r2
 8007bfa:	d102      	bne.n	8007c02 <HAL_DMA_IRQHandler+0x1ba6>
 8007bfc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007c00:	e01e      	b.n	8007c40 <HAL_DMA_IRQHandler+0x1be4>
 8007c02:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007c06:	e01b      	b.n	8007c40 <HAL_DMA_IRQHandler+0x1be4>
 8007c08:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007c0c:	e018      	b.n	8007c40 <HAL_DMA_IRQHandler+0x1be4>
 8007c0e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007c12:	e015      	b.n	8007c40 <HAL_DMA_IRQHandler+0x1be4>
 8007c14:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007c18:	e012      	b.n	8007c40 <HAL_DMA_IRQHandler+0x1be4>
 8007c1a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007c1e:	e00f      	b.n	8007c40 <HAL_DMA_IRQHandler+0x1be4>
 8007c20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007c24:	e00c      	b.n	8007c40 <HAL_DMA_IRQHandler+0x1be4>
 8007c26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007c2a:	e009      	b.n	8007c40 <HAL_DMA_IRQHandler+0x1be4>
 8007c2c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007c30:	e006      	b.n	8007c40 <HAL_DMA_IRQHandler+0x1be4>
 8007c32:	2310      	movs	r3, #16
 8007c34:	e004      	b.n	8007c40 <HAL_DMA_IRQHandler+0x1be4>
 8007c36:	2310      	movs	r3, #16
 8007c38:	e002      	b.n	8007c40 <HAL_DMA_IRQHandler+0x1be4>
 8007c3a:	2310      	movs	r3, #16
 8007c3c:	e000      	b.n	8007c40 <HAL_DMA_IRQHandler+0x1be4>
 8007c3e:	2310      	movs	r3, #16
 8007c40:	4a69      	ldr	r2, [pc, #420]	; (8007de8 <HAL_DMA_IRQHandler+0x1d8c>)
 8007c42:	60d3      	str	r3, [r2, #12]
 8007c44:	e14f      	b.n	8007ee6 <HAL_DMA_IRQHandler+0x1e8a>
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	461a      	mov	r2, r3
 8007c4c:	4b67      	ldr	r3, [pc, #412]	; (8007dec <HAL_DMA_IRQHandler+0x1d90>)
 8007c4e:	429a      	cmp	r2, r3
 8007c50:	d960      	bls.n	8007d14 <HAL_DMA_IRQHandler+0x1cb8>
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	4a58      	ldr	r2, [pc, #352]	; (8007db8 <HAL_DMA_IRQHandler+0x1d5c>)
 8007c58:	4293      	cmp	r3, r2
 8007c5a:	d057      	beq.n	8007d0c <HAL_DMA_IRQHandler+0x1cb0>
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	4a56      	ldr	r2, [pc, #344]	; (8007dbc <HAL_DMA_IRQHandler+0x1d60>)
 8007c62:	4293      	cmp	r3, r2
 8007c64:	d050      	beq.n	8007d08 <HAL_DMA_IRQHandler+0x1cac>
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	4a55      	ldr	r2, [pc, #340]	; (8007dc0 <HAL_DMA_IRQHandler+0x1d64>)
 8007c6c:	4293      	cmp	r3, r2
 8007c6e:	d049      	beq.n	8007d04 <HAL_DMA_IRQHandler+0x1ca8>
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	4a53      	ldr	r2, [pc, #332]	; (8007dc4 <HAL_DMA_IRQHandler+0x1d68>)
 8007c76:	4293      	cmp	r3, r2
 8007c78:	d042      	beq.n	8007d00 <HAL_DMA_IRQHandler+0x1ca4>
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	4a52      	ldr	r2, [pc, #328]	; (8007dc8 <HAL_DMA_IRQHandler+0x1d6c>)
 8007c80:	4293      	cmp	r3, r2
 8007c82:	d03a      	beq.n	8007cfa <HAL_DMA_IRQHandler+0x1c9e>
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	4a50      	ldr	r2, [pc, #320]	; (8007dcc <HAL_DMA_IRQHandler+0x1d70>)
 8007c8a:	4293      	cmp	r3, r2
 8007c8c:	d032      	beq.n	8007cf4 <HAL_DMA_IRQHandler+0x1c98>
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	4a4f      	ldr	r2, [pc, #316]	; (8007dd0 <HAL_DMA_IRQHandler+0x1d74>)
 8007c94:	4293      	cmp	r3, r2
 8007c96:	d02a      	beq.n	8007cee <HAL_DMA_IRQHandler+0x1c92>
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	4a4d      	ldr	r2, [pc, #308]	; (8007dd4 <HAL_DMA_IRQHandler+0x1d78>)
 8007c9e:	4293      	cmp	r3, r2
 8007ca0:	d022      	beq.n	8007ce8 <HAL_DMA_IRQHandler+0x1c8c>
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	4a4c      	ldr	r2, [pc, #304]	; (8007dd8 <HAL_DMA_IRQHandler+0x1d7c>)
 8007ca8:	4293      	cmp	r3, r2
 8007caa:	d01a      	beq.n	8007ce2 <HAL_DMA_IRQHandler+0x1c86>
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	4a4a      	ldr	r2, [pc, #296]	; (8007ddc <HAL_DMA_IRQHandler+0x1d80>)
 8007cb2:	4293      	cmp	r3, r2
 8007cb4:	d012      	beq.n	8007cdc <HAL_DMA_IRQHandler+0x1c80>
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	4a49      	ldr	r2, [pc, #292]	; (8007de0 <HAL_DMA_IRQHandler+0x1d84>)
 8007cbc:	4293      	cmp	r3, r2
 8007cbe:	d00a      	beq.n	8007cd6 <HAL_DMA_IRQHandler+0x1c7a>
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	4a47      	ldr	r2, [pc, #284]	; (8007de4 <HAL_DMA_IRQHandler+0x1d88>)
 8007cc6:	4293      	cmp	r3, r2
 8007cc8:	d102      	bne.n	8007cd0 <HAL_DMA_IRQHandler+0x1c74>
 8007cca:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007cce:	e01e      	b.n	8007d0e <HAL_DMA_IRQHandler+0x1cb2>
 8007cd0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007cd4:	e01b      	b.n	8007d0e <HAL_DMA_IRQHandler+0x1cb2>
 8007cd6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007cda:	e018      	b.n	8007d0e <HAL_DMA_IRQHandler+0x1cb2>
 8007cdc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007ce0:	e015      	b.n	8007d0e <HAL_DMA_IRQHandler+0x1cb2>
 8007ce2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007ce6:	e012      	b.n	8007d0e <HAL_DMA_IRQHandler+0x1cb2>
 8007ce8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007cec:	e00f      	b.n	8007d0e <HAL_DMA_IRQHandler+0x1cb2>
 8007cee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007cf2:	e00c      	b.n	8007d0e <HAL_DMA_IRQHandler+0x1cb2>
 8007cf4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007cf8:	e009      	b.n	8007d0e <HAL_DMA_IRQHandler+0x1cb2>
 8007cfa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007cfe:	e006      	b.n	8007d0e <HAL_DMA_IRQHandler+0x1cb2>
 8007d00:	2310      	movs	r3, #16
 8007d02:	e004      	b.n	8007d0e <HAL_DMA_IRQHandler+0x1cb2>
 8007d04:	2310      	movs	r3, #16
 8007d06:	e002      	b.n	8007d0e <HAL_DMA_IRQHandler+0x1cb2>
 8007d08:	2310      	movs	r3, #16
 8007d0a:	e000      	b.n	8007d0e <HAL_DMA_IRQHandler+0x1cb2>
 8007d0c:	2310      	movs	r3, #16
 8007d0e:	4a36      	ldr	r2, [pc, #216]	; (8007de8 <HAL_DMA_IRQHandler+0x1d8c>)
 8007d10:	6093      	str	r3, [r2, #8]
 8007d12:	e0e8      	b.n	8007ee6 <HAL_DMA_IRQHandler+0x1e8a>
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	461a      	mov	r2, r3
 8007d1a:	4b35      	ldr	r3, [pc, #212]	; (8007df0 <HAL_DMA_IRQHandler+0x1d94>)
 8007d1c:	429a      	cmp	r2, r3
 8007d1e:	f240 8082 	bls.w	8007e26 <HAL_DMA_IRQHandler+0x1dca>
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	4a24      	ldr	r2, [pc, #144]	; (8007db8 <HAL_DMA_IRQHandler+0x1d5c>)
 8007d28:	4293      	cmp	r3, r2
 8007d2a:	d078      	beq.n	8007e1e <HAL_DMA_IRQHandler+0x1dc2>
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	4a22      	ldr	r2, [pc, #136]	; (8007dbc <HAL_DMA_IRQHandler+0x1d60>)
 8007d32:	4293      	cmp	r3, r2
 8007d34:	d071      	beq.n	8007e1a <HAL_DMA_IRQHandler+0x1dbe>
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	4a21      	ldr	r2, [pc, #132]	; (8007dc0 <HAL_DMA_IRQHandler+0x1d64>)
 8007d3c:	4293      	cmp	r3, r2
 8007d3e:	d06a      	beq.n	8007e16 <HAL_DMA_IRQHandler+0x1dba>
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	4a1f      	ldr	r2, [pc, #124]	; (8007dc4 <HAL_DMA_IRQHandler+0x1d68>)
 8007d46:	4293      	cmp	r3, r2
 8007d48:	d063      	beq.n	8007e12 <HAL_DMA_IRQHandler+0x1db6>
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	4a1e      	ldr	r2, [pc, #120]	; (8007dc8 <HAL_DMA_IRQHandler+0x1d6c>)
 8007d50:	4293      	cmp	r3, r2
 8007d52:	d05b      	beq.n	8007e0c <HAL_DMA_IRQHandler+0x1db0>
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	4a1c      	ldr	r2, [pc, #112]	; (8007dcc <HAL_DMA_IRQHandler+0x1d70>)
 8007d5a:	4293      	cmp	r3, r2
 8007d5c:	d053      	beq.n	8007e06 <HAL_DMA_IRQHandler+0x1daa>
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	4a1b      	ldr	r2, [pc, #108]	; (8007dd0 <HAL_DMA_IRQHandler+0x1d74>)
 8007d64:	4293      	cmp	r3, r2
 8007d66:	d04b      	beq.n	8007e00 <HAL_DMA_IRQHandler+0x1da4>
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	4a19      	ldr	r2, [pc, #100]	; (8007dd4 <HAL_DMA_IRQHandler+0x1d78>)
 8007d6e:	4293      	cmp	r3, r2
 8007d70:	d043      	beq.n	8007dfa <HAL_DMA_IRQHandler+0x1d9e>
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	4a18      	ldr	r2, [pc, #96]	; (8007dd8 <HAL_DMA_IRQHandler+0x1d7c>)
 8007d78:	4293      	cmp	r3, r2
 8007d7a:	d03b      	beq.n	8007df4 <HAL_DMA_IRQHandler+0x1d98>
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	4a16      	ldr	r2, [pc, #88]	; (8007ddc <HAL_DMA_IRQHandler+0x1d80>)
 8007d82:	4293      	cmp	r3, r2
 8007d84:	d012      	beq.n	8007dac <HAL_DMA_IRQHandler+0x1d50>
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	4a15      	ldr	r2, [pc, #84]	; (8007de0 <HAL_DMA_IRQHandler+0x1d84>)
 8007d8c:	4293      	cmp	r3, r2
 8007d8e:	d00a      	beq.n	8007da6 <HAL_DMA_IRQHandler+0x1d4a>
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	4a13      	ldr	r2, [pc, #76]	; (8007de4 <HAL_DMA_IRQHandler+0x1d88>)
 8007d96:	4293      	cmp	r3, r2
 8007d98:	d102      	bne.n	8007da0 <HAL_DMA_IRQHandler+0x1d44>
 8007d9a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007d9e:	e03f      	b.n	8007e20 <HAL_DMA_IRQHandler+0x1dc4>
 8007da0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007da4:	e03c      	b.n	8007e20 <HAL_DMA_IRQHandler+0x1dc4>
 8007da6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007daa:	e039      	b.n	8007e20 <HAL_DMA_IRQHandler+0x1dc4>
 8007dac:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007db0:	e036      	b.n	8007e20 <HAL_DMA_IRQHandler+0x1dc4>
 8007db2:	bf00      	nop
 8007db4:	40026458 	.word	0x40026458
 8007db8:	40026010 	.word	0x40026010
 8007dbc:	40026410 	.word	0x40026410
 8007dc0:	40026070 	.word	0x40026070
 8007dc4:	40026470 	.word	0x40026470
 8007dc8:	40026028 	.word	0x40026028
 8007dcc:	40026428 	.word	0x40026428
 8007dd0:	40026088 	.word	0x40026088
 8007dd4:	40026488 	.word	0x40026488
 8007dd8:	40026040 	.word	0x40026040
 8007ddc:	40026440 	.word	0x40026440
 8007de0:	400260a0 	.word	0x400260a0
 8007de4:	400264a0 	.word	0x400264a0
 8007de8:	40026400 	.word	0x40026400
 8007dec:	400260b8 	.word	0x400260b8
 8007df0:	40026058 	.word	0x40026058
 8007df4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007df8:	e012      	b.n	8007e20 <HAL_DMA_IRQHandler+0x1dc4>
 8007dfa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007dfe:	e00f      	b.n	8007e20 <HAL_DMA_IRQHandler+0x1dc4>
 8007e00:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007e04:	e00c      	b.n	8007e20 <HAL_DMA_IRQHandler+0x1dc4>
 8007e06:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007e0a:	e009      	b.n	8007e20 <HAL_DMA_IRQHandler+0x1dc4>
 8007e0c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007e10:	e006      	b.n	8007e20 <HAL_DMA_IRQHandler+0x1dc4>
 8007e12:	2310      	movs	r3, #16
 8007e14:	e004      	b.n	8007e20 <HAL_DMA_IRQHandler+0x1dc4>
 8007e16:	2310      	movs	r3, #16
 8007e18:	e002      	b.n	8007e20 <HAL_DMA_IRQHandler+0x1dc4>
 8007e1a:	2310      	movs	r3, #16
 8007e1c:	e000      	b.n	8007e20 <HAL_DMA_IRQHandler+0x1dc4>
 8007e1e:	2310      	movs	r3, #16
 8007e20:	4a78      	ldr	r2, [pc, #480]	; (8008004 <HAL_DMA_IRQHandler+0x1fa8>)
 8007e22:	60d3      	str	r3, [r2, #12]
 8007e24:	e05f      	b.n	8007ee6 <HAL_DMA_IRQHandler+0x1e8a>
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	4a77      	ldr	r2, [pc, #476]	; (8008008 <HAL_DMA_IRQHandler+0x1fac>)
 8007e2c:	4293      	cmp	r3, r2
 8007e2e:	d057      	beq.n	8007ee0 <HAL_DMA_IRQHandler+0x1e84>
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	4a75      	ldr	r2, [pc, #468]	; (800800c <HAL_DMA_IRQHandler+0x1fb0>)
 8007e36:	4293      	cmp	r3, r2
 8007e38:	d050      	beq.n	8007edc <HAL_DMA_IRQHandler+0x1e80>
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	4a74      	ldr	r2, [pc, #464]	; (8008010 <HAL_DMA_IRQHandler+0x1fb4>)
 8007e40:	4293      	cmp	r3, r2
 8007e42:	d049      	beq.n	8007ed8 <HAL_DMA_IRQHandler+0x1e7c>
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	4a72      	ldr	r2, [pc, #456]	; (8008014 <HAL_DMA_IRQHandler+0x1fb8>)
 8007e4a:	4293      	cmp	r3, r2
 8007e4c:	d042      	beq.n	8007ed4 <HAL_DMA_IRQHandler+0x1e78>
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	4a71      	ldr	r2, [pc, #452]	; (8008018 <HAL_DMA_IRQHandler+0x1fbc>)
 8007e54:	4293      	cmp	r3, r2
 8007e56:	d03a      	beq.n	8007ece <HAL_DMA_IRQHandler+0x1e72>
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	4a6f      	ldr	r2, [pc, #444]	; (800801c <HAL_DMA_IRQHandler+0x1fc0>)
 8007e5e:	4293      	cmp	r3, r2
 8007e60:	d032      	beq.n	8007ec8 <HAL_DMA_IRQHandler+0x1e6c>
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	4a6e      	ldr	r2, [pc, #440]	; (8008020 <HAL_DMA_IRQHandler+0x1fc4>)
 8007e68:	4293      	cmp	r3, r2
 8007e6a:	d02a      	beq.n	8007ec2 <HAL_DMA_IRQHandler+0x1e66>
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	4a6c      	ldr	r2, [pc, #432]	; (8008024 <HAL_DMA_IRQHandler+0x1fc8>)
 8007e72:	4293      	cmp	r3, r2
 8007e74:	d022      	beq.n	8007ebc <HAL_DMA_IRQHandler+0x1e60>
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	4a6b      	ldr	r2, [pc, #428]	; (8008028 <HAL_DMA_IRQHandler+0x1fcc>)
 8007e7c:	4293      	cmp	r3, r2
 8007e7e:	d01a      	beq.n	8007eb6 <HAL_DMA_IRQHandler+0x1e5a>
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	4a69      	ldr	r2, [pc, #420]	; (800802c <HAL_DMA_IRQHandler+0x1fd0>)
 8007e86:	4293      	cmp	r3, r2
 8007e88:	d012      	beq.n	8007eb0 <HAL_DMA_IRQHandler+0x1e54>
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	4a68      	ldr	r2, [pc, #416]	; (8008030 <HAL_DMA_IRQHandler+0x1fd4>)
 8007e90:	4293      	cmp	r3, r2
 8007e92:	d00a      	beq.n	8007eaa <HAL_DMA_IRQHandler+0x1e4e>
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	4a66      	ldr	r2, [pc, #408]	; (8008034 <HAL_DMA_IRQHandler+0x1fd8>)
 8007e9a:	4293      	cmp	r3, r2
 8007e9c:	d102      	bne.n	8007ea4 <HAL_DMA_IRQHandler+0x1e48>
 8007e9e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007ea2:	e01e      	b.n	8007ee2 <HAL_DMA_IRQHandler+0x1e86>
 8007ea4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007ea8:	e01b      	b.n	8007ee2 <HAL_DMA_IRQHandler+0x1e86>
 8007eaa:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007eae:	e018      	b.n	8007ee2 <HAL_DMA_IRQHandler+0x1e86>
 8007eb0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007eb4:	e015      	b.n	8007ee2 <HAL_DMA_IRQHandler+0x1e86>
 8007eb6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007eba:	e012      	b.n	8007ee2 <HAL_DMA_IRQHandler+0x1e86>
 8007ebc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007ec0:	e00f      	b.n	8007ee2 <HAL_DMA_IRQHandler+0x1e86>
 8007ec2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007ec6:	e00c      	b.n	8007ee2 <HAL_DMA_IRQHandler+0x1e86>
 8007ec8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007ecc:	e009      	b.n	8007ee2 <HAL_DMA_IRQHandler+0x1e86>
 8007ece:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007ed2:	e006      	b.n	8007ee2 <HAL_DMA_IRQHandler+0x1e86>
 8007ed4:	2310      	movs	r3, #16
 8007ed6:	e004      	b.n	8007ee2 <HAL_DMA_IRQHandler+0x1e86>
 8007ed8:	2310      	movs	r3, #16
 8007eda:	e002      	b.n	8007ee2 <HAL_DMA_IRQHandler+0x1e86>
 8007edc:	2310      	movs	r3, #16
 8007ede:	e000      	b.n	8007ee2 <HAL_DMA_IRQHandler+0x1e86>
 8007ee0:	2310      	movs	r3, #16
 8007ee2:	4a48      	ldr	r2, [pc, #288]	; (8008004 <HAL_DMA_IRQHandler+0x1fa8>)
 8007ee4:	6093      	str	r3, [r2, #8]

				/* Current memory buffer used is Memory 0 */
				if ((hdma->Instance->CR & DMA_SxCR_CT) == 0) {
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d104      	bne.n	8007efe <HAL_DMA_IRQHandler+0x1ea2>
					/* Change DMA peripheral state */
					hdma->State = HAL_DMA_STATE_READY_HALF_MEM0;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	2231      	movs	r2, #49	; 0x31
 8007ef8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8007efc:	e1f2      	b.n	80082e4 <HAL_DMA_IRQHandler+0x2288>
				}
				/* Current memory buffer used is Memory 1 */
				else if ((hdma->Instance->CR & DMA_SxCR_CT) != 0) {
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	f000 81eb 	beq.w	80082e4 <HAL_DMA_IRQHandler+0x2288>
					/* Change DMA peripheral state */
					hdma->State = HAL_DMA_STATE_READY_HALF_MEM1;
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	2241      	movs	r2, #65	; 0x41
 8007f12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8007f16:	e1e5      	b.n	80082e4 <HAL_DMA_IRQHandler+0x2288>
				}
			} else {
				/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
				if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0) {
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d107      	bne.n	8007f36 <HAL_DMA_IRQHandler+0x1eda>
					/* Disable the half transfer interrupt */
					__HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	681a      	ldr	r2, [r3, #0]
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	f022 0208 	bic.w	r2, r2, #8
 8007f34:	601a      	str	r2, [r3, #0]
				}
				/* Clear the half transfer complete flag */
				__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	461a      	mov	r2, r3
 8007f3c:	4b3e      	ldr	r3, [pc, #248]	; (8008038 <HAL_DMA_IRQHandler+0x1fdc>)
 8007f3e:	429a      	cmp	r2, r3
 8007f40:	d97e      	bls.n	8008040 <HAL_DMA_IRQHandler+0x1fe4>
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	4a30      	ldr	r2, [pc, #192]	; (8008008 <HAL_DMA_IRQHandler+0x1fac>)
 8007f48:	4293      	cmp	r3, r2
 8007f4a:	d057      	beq.n	8007ffc <HAL_DMA_IRQHandler+0x1fa0>
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	4a2e      	ldr	r2, [pc, #184]	; (800800c <HAL_DMA_IRQHandler+0x1fb0>)
 8007f52:	4293      	cmp	r3, r2
 8007f54:	d050      	beq.n	8007ff8 <HAL_DMA_IRQHandler+0x1f9c>
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	4a2d      	ldr	r2, [pc, #180]	; (8008010 <HAL_DMA_IRQHandler+0x1fb4>)
 8007f5c:	4293      	cmp	r3, r2
 8007f5e:	d049      	beq.n	8007ff4 <HAL_DMA_IRQHandler+0x1f98>
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	4a2b      	ldr	r2, [pc, #172]	; (8008014 <HAL_DMA_IRQHandler+0x1fb8>)
 8007f66:	4293      	cmp	r3, r2
 8007f68:	d042      	beq.n	8007ff0 <HAL_DMA_IRQHandler+0x1f94>
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	4a2a      	ldr	r2, [pc, #168]	; (8008018 <HAL_DMA_IRQHandler+0x1fbc>)
 8007f70:	4293      	cmp	r3, r2
 8007f72:	d03a      	beq.n	8007fea <HAL_DMA_IRQHandler+0x1f8e>
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	4a28      	ldr	r2, [pc, #160]	; (800801c <HAL_DMA_IRQHandler+0x1fc0>)
 8007f7a:	4293      	cmp	r3, r2
 8007f7c:	d032      	beq.n	8007fe4 <HAL_DMA_IRQHandler+0x1f88>
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	4a27      	ldr	r2, [pc, #156]	; (8008020 <HAL_DMA_IRQHandler+0x1fc4>)
 8007f84:	4293      	cmp	r3, r2
 8007f86:	d02a      	beq.n	8007fde <HAL_DMA_IRQHandler+0x1f82>
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	4a25      	ldr	r2, [pc, #148]	; (8008024 <HAL_DMA_IRQHandler+0x1fc8>)
 8007f8e:	4293      	cmp	r3, r2
 8007f90:	d022      	beq.n	8007fd8 <HAL_DMA_IRQHandler+0x1f7c>
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	4a24      	ldr	r2, [pc, #144]	; (8008028 <HAL_DMA_IRQHandler+0x1fcc>)
 8007f98:	4293      	cmp	r3, r2
 8007f9a:	d01a      	beq.n	8007fd2 <HAL_DMA_IRQHandler+0x1f76>
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	4a22      	ldr	r2, [pc, #136]	; (800802c <HAL_DMA_IRQHandler+0x1fd0>)
 8007fa2:	4293      	cmp	r3, r2
 8007fa4:	d012      	beq.n	8007fcc <HAL_DMA_IRQHandler+0x1f70>
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	4a21      	ldr	r2, [pc, #132]	; (8008030 <HAL_DMA_IRQHandler+0x1fd4>)
 8007fac:	4293      	cmp	r3, r2
 8007fae:	d00a      	beq.n	8007fc6 <HAL_DMA_IRQHandler+0x1f6a>
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	4a1f      	ldr	r2, [pc, #124]	; (8008034 <HAL_DMA_IRQHandler+0x1fd8>)
 8007fb6:	4293      	cmp	r3, r2
 8007fb8:	d102      	bne.n	8007fc0 <HAL_DMA_IRQHandler+0x1f64>
 8007fba:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007fbe:	e01e      	b.n	8007ffe <HAL_DMA_IRQHandler+0x1fa2>
 8007fc0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007fc4:	e01b      	b.n	8007ffe <HAL_DMA_IRQHandler+0x1fa2>
 8007fc6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007fca:	e018      	b.n	8007ffe <HAL_DMA_IRQHandler+0x1fa2>
 8007fcc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007fd0:	e015      	b.n	8007ffe <HAL_DMA_IRQHandler+0x1fa2>
 8007fd2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007fd6:	e012      	b.n	8007ffe <HAL_DMA_IRQHandler+0x1fa2>
 8007fd8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007fdc:	e00f      	b.n	8007ffe <HAL_DMA_IRQHandler+0x1fa2>
 8007fde:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007fe2:	e00c      	b.n	8007ffe <HAL_DMA_IRQHandler+0x1fa2>
 8007fe4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007fe8:	e009      	b.n	8007ffe <HAL_DMA_IRQHandler+0x1fa2>
 8007fea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007fee:	e006      	b.n	8007ffe <HAL_DMA_IRQHandler+0x1fa2>
 8007ff0:	2310      	movs	r3, #16
 8007ff2:	e004      	b.n	8007ffe <HAL_DMA_IRQHandler+0x1fa2>
 8007ff4:	2310      	movs	r3, #16
 8007ff6:	e002      	b.n	8007ffe <HAL_DMA_IRQHandler+0x1fa2>
 8007ff8:	2310      	movs	r3, #16
 8007ffa:	e000      	b.n	8007ffe <HAL_DMA_IRQHandler+0x1fa2>
 8007ffc:	2310      	movs	r3, #16
 8007ffe:	4a0f      	ldr	r2, [pc, #60]	; (800803c <HAL_DMA_IRQHandler+0x1fe0>)
 8008000:	60d3      	str	r3, [r2, #12]
 8008002:	e16b      	b.n	80082dc <HAL_DMA_IRQHandler+0x2280>
 8008004:	40026000 	.word	0x40026000
 8008008:	40026010 	.word	0x40026010
 800800c:	40026410 	.word	0x40026410
 8008010:	40026070 	.word	0x40026070
 8008014:	40026470 	.word	0x40026470
 8008018:	40026028 	.word	0x40026028
 800801c:	40026428 	.word	0x40026428
 8008020:	40026088 	.word	0x40026088
 8008024:	40026488 	.word	0x40026488
 8008028:	40026040 	.word	0x40026040
 800802c:	40026440 	.word	0x40026440
 8008030:	400260a0 	.word	0x400260a0
 8008034:	400264a0 	.word	0x400264a0
 8008038:	40026458 	.word	0x40026458
 800803c:	40026400 	.word	0x40026400
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	461a      	mov	r2, r3
 8008046:	4b8c      	ldr	r3, [pc, #560]	; (8008278 <HAL_DMA_IRQHandler+0x221c>)
 8008048:	429a      	cmp	r2, r3
 800804a:	d960      	bls.n	800810e <HAL_DMA_IRQHandler+0x20b2>
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	4a8a      	ldr	r2, [pc, #552]	; (800827c <HAL_DMA_IRQHandler+0x2220>)
 8008052:	4293      	cmp	r3, r2
 8008054:	d057      	beq.n	8008106 <HAL_DMA_IRQHandler+0x20aa>
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	4a89      	ldr	r2, [pc, #548]	; (8008280 <HAL_DMA_IRQHandler+0x2224>)
 800805c:	4293      	cmp	r3, r2
 800805e:	d050      	beq.n	8008102 <HAL_DMA_IRQHandler+0x20a6>
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	4a87      	ldr	r2, [pc, #540]	; (8008284 <HAL_DMA_IRQHandler+0x2228>)
 8008066:	4293      	cmp	r3, r2
 8008068:	d049      	beq.n	80080fe <HAL_DMA_IRQHandler+0x20a2>
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	4a86      	ldr	r2, [pc, #536]	; (8008288 <HAL_DMA_IRQHandler+0x222c>)
 8008070:	4293      	cmp	r3, r2
 8008072:	d042      	beq.n	80080fa <HAL_DMA_IRQHandler+0x209e>
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	4a84      	ldr	r2, [pc, #528]	; (800828c <HAL_DMA_IRQHandler+0x2230>)
 800807a:	4293      	cmp	r3, r2
 800807c:	d03a      	beq.n	80080f4 <HAL_DMA_IRQHandler+0x2098>
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	4a83      	ldr	r2, [pc, #524]	; (8008290 <HAL_DMA_IRQHandler+0x2234>)
 8008084:	4293      	cmp	r3, r2
 8008086:	d032      	beq.n	80080ee <HAL_DMA_IRQHandler+0x2092>
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	4a81      	ldr	r2, [pc, #516]	; (8008294 <HAL_DMA_IRQHandler+0x2238>)
 800808e:	4293      	cmp	r3, r2
 8008090:	d02a      	beq.n	80080e8 <HAL_DMA_IRQHandler+0x208c>
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	4a80      	ldr	r2, [pc, #512]	; (8008298 <HAL_DMA_IRQHandler+0x223c>)
 8008098:	4293      	cmp	r3, r2
 800809a:	d022      	beq.n	80080e2 <HAL_DMA_IRQHandler+0x2086>
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	4a7e      	ldr	r2, [pc, #504]	; (800829c <HAL_DMA_IRQHandler+0x2240>)
 80080a2:	4293      	cmp	r3, r2
 80080a4:	d01a      	beq.n	80080dc <HAL_DMA_IRQHandler+0x2080>
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	4a7d      	ldr	r2, [pc, #500]	; (80082a0 <HAL_DMA_IRQHandler+0x2244>)
 80080ac:	4293      	cmp	r3, r2
 80080ae:	d012      	beq.n	80080d6 <HAL_DMA_IRQHandler+0x207a>
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	4a7b      	ldr	r2, [pc, #492]	; (80082a4 <HAL_DMA_IRQHandler+0x2248>)
 80080b6:	4293      	cmp	r3, r2
 80080b8:	d00a      	beq.n	80080d0 <HAL_DMA_IRQHandler+0x2074>
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	4a7a      	ldr	r2, [pc, #488]	; (80082a8 <HAL_DMA_IRQHandler+0x224c>)
 80080c0:	4293      	cmp	r3, r2
 80080c2:	d102      	bne.n	80080ca <HAL_DMA_IRQHandler+0x206e>
 80080c4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80080c8:	e01e      	b.n	8008108 <HAL_DMA_IRQHandler+0x20ac>
 80080ca:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80080ce:	e01b      	b.n	8008108 <HAL_DMA_IRQHandler+0x20ac>
 80080d0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80080d4:	e018      	b.n	8008108 <HAL_DMA_IRQHandler+0x20ac>
 80080d6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80080da:	e015      	b.n	8008108 <HAL_DMA_IRQHandler+0x20ac>
 80080dc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80080e0:	e012      	b.n	8008108 <HAL_DMA_IRQHandler+0x20ac>
 80080e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80080e6:	e00f      	b.n	8008108 <HAL_DMA_IRQHandler+0x20ac>
 80080e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80080ec:	e00c      	b.n	8008108 <HAL_DMA_IRQHandler+0x20ac>
 80080ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80080f2:	e009      	b.n	8008108 <HAL_DMA_IRQHandler+0x20ac>
 80080f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80080f8:	e006      	b.n	8008108 <HAL_DMA_IRQHandler+0x20ac>
 80080fa:	2310      	movs	r3, #16
 80080fc:	e004      	b.n	8008108 <HAL_DMA_IRQHandler+0x20ac>
 80080fe:	2310      	movs	r3, #16
 8008100:	e002      	b.n	8008108 <HAL_DMA_IRQHandler+0x20ac>
 8008102:	2310      	movs	r3, #16
 8008104:	e000      	b.n	8008108 <HAL_DMA_IRQHandler+0x20ac>
 8008106:	2310      	movs	r3, #16
 8008108:	4a68      	ldr	r2, [pc, #416]	; (80082ac <HAL_DMA_IRQHandler+0x2250>)
 800810a:	6093      	str	r3, [r2, #8]
 800810c:	e0e6      	b.n	80082dc <HAL_DMA_IRQHandler+0x2280>
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	461a      	mov	r2, r3
 8008114:	4b66      	ldr	r3, [pc, #408]	; (80082b0 <HAL_DMA_IRQHandler+0x2254>)
 8008116:	429a      	cmp	r2, r3
 8008118:	d960      	bls.n	80081dc <HAL_DMA_IRQHandler+0x2180>
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	4a57      	ldr	r2, [pc, #348]	; (800827c <HAL_DMA_IRQHandler+0x2220>)
 8008120:	4293      	cmp	r3, r2
 8008122:	d057      	beq.n	80081d4 <HAL_DMA_IRQHandler+0x2178>
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	4a55      	ldr	r2, [pc, #340]	; (8008280 <HAL_DMA_IRQHandler+0x2224>)
 800812a:	4293      	cmp	r3, r2
 800812c:	d050      	beq.n	80081d0 <HAL_DMA_IRQHandler+0x2174>
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	4a54      	ldr	r2, [pc, #336]	; (8008284 <HAL_DMA_IRQHandler+0x2228>)
 8008134:	4293      	cmp	r3, r2
 8008136:	d049      	beq.n	80081cc <HAL_DMA_IRQHandler+0x2170>
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	4a52      	ldr	r2, [pc, #328]	; (8008288 <HAL_DMA_IRQHandler+0x222c>)
 800813e:	4293      	cmp	r3, r2
 8008140:	d042      	beq.n	80081c8 <HAL_DMA_IRQHandler+0x216c>
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	4a51      	ldr	r2, [pc, #324]	; (800828c <HAL_DMA_IRQHandler+0x2230>)
 8008148:	4293      	cmp	r3, r2
 800814a:	d03a      	beq.n	80081c2 <HAL_DMA_IRQHandler+0x2166>
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	4a4f      	ldr	r2, [pc, #316]	; (8008290 <HAL_DMA_IRQHandler+0x2234>)
 8008152:	4293      	cmp	r3, r2
 8008154:	d032      	beq.n	80081bc <HAL_DMA_IRQHandler+0x2160>
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	4a4e      	ldr	r2, [pc, #312]	; (8008294 <HAL_DMA_IRQHandler+0x2238>)
 800815c:	4293      	cmp	r3, r2
 800815e:	d02a      	beq.n	80081b6 <HAL_DMA_IRQHandler+0x215a>
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	4a4c      	ldr	r2, [pc, #304]	; (8008298 <HAL_DMA_IRQHandler+0x223c>)
 8008166:	4293      	cmp	r3, r2
 8008168:	d022      	beq.n	80081b0 <HAL_DMA_IRQHandler+0x2154>
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	4a4b      	ldr	r2, [pc, #300]	; (800829c <HAL_DMA_IRQHandler+0x2240>)
 8008170:	4293      	cmp	r3, r2
 8008172:	d01a      	beq.n	80081aa <HAL_DMA_IRQHandler+0x214e>
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	4a49      	ldr	r2, [pc, #292]	; (80082a0 <HAL_DMA_IRQHandler+0x2244>)
 800817a:	4293      	cmp	r3, r2
 800817c:	d012      	beq.n	80081a4 <HAL_DMA_IRQHandler+0x2148>
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	4a48      	ldr	r2, [pc, #288]	; (80082a4 <HAL_DMA_IRQHandler+0x2248>)
 8008184:	4293      	cmp	r3, r2
 8008186:	d00a      	beq.n	800819e <HAL_DMA_IRQHandler+0x2142>
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	4a46      	ldr	r2, [pc, #280]	; (80082a8 <HAL_DMA_IRQHandler+0x224c>)
 800818e:	4293      	cmp	r3, r2
 8008190:	d102      	bne.n	8008198 <HAL_DMA_IRQHandler+0x213c>
 8008192:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008196:	e01e      	b.n	80081d6 <HAL_DMA_IRQHandler+0x217a>
 8008198:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800819c:	e01b      	b.n	80081d6 <HAL_DMA_IRQHandler+0x217a>
 800819e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80081a2:	e018      	b.n	80081d6 <HAL_DMA_IRQHandler+0x217a>
 80081a4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80081a8:	e015      	b.n	80081d6 <HAL_DMA_IRQHandler+0x217a>
 80081aa:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80081ae:	e012      	b.n	80081d6 <HAL_DMA_IRQHandler+0x217a>
 80081b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80081b4:	e00f      	b.n	80081d6 <HAL_DMA_IRQHandler+0x217a>
 80081b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80081ba:	e00c      	b.n	80081d6 <HAL_DMA_IRQHandler+0x217a>
 80081bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80081c0:	e009      	b.n	80081d6 <HAL_DMA_IRQHandler+0x217a>
 80081c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80081c6:	e006      	b.n	80081d6 <HAL_DMA_IRQHandler+0x217a>
 80081c8:	2310      	movs	r3, #16
 80081ca:	e004      	b.n	80081d6 <HAL_DMA_IRQHandler+0x217a>
 80081cc:	2310      	movs	r3, #16
 80081ce:	e002      	b.n	80081d6 <HAL_DMA_IRQHandler+0x217a>
 80081d0:	2310      	movs	r3, #16
 80081d2:	e000      	b.n	80081d6 <HAL_DMA_IRQHandler+0x217a>
 80081d4:	2310      	movs	r3, #16
 80081d6:	4a37      	ldr	r2, [pc, #220]	; (80082b4 <HAL_DMA_IRQHandler+0x2258>)
 80081d8:	60d3      	str	r3, [r2, #12]
 80081da:	e07f      	b.n	80082dc <HAL_DMA_IRQHandler+0x2280>
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	4a26      	ldr	r2, [pc, #152]	; (800827c <HAL_DMA_IRQHandler+0x2220>)
 80081e2:	4293      	cmp	r3, r2
 80081e4:	d077      	beq.n	80082d6 <HAL_DMA_IRQHandler+0x227a>
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	4a25      	ldr	r2, [pc, #148]	; (8008280 <HAL_DMA_IRQHandler+0x2224>)
 80081ec:	4293      	cmp	r3, r2
 80081ee:	d070      	beq.n	80082d2 <HAL_DMA_IRQHandler+0x2276>
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	4a23      	ldr	r2, [pc, #140]	; (8008284 <HAL_DMA_IRQHandler+0x2228>)
 80081f6:	4293      	cmp	r3, r2
 80081f8:	d069      	beq.n	80082ce <HAL_DMA_IRQHandler+0x2272>
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	4a22      	ldr	r2, [pc, #136]	; (8008288 <HAL_DMA_IRQHandler+0x222c>)
 8008200:	4293      	cmp	r3, r2
 8008202:	d062      	beq.n	80082ca <HAL_DMA_IRQHandler+0x226e>
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	4a20      	ldr	r2, [pc, #128]	; (800828c <HAL_DMA_IRQHandler+0x2230>)
 800820a:	4293      	cmp	r3, r2
 800820c:	d05a      	beq.n	80082c4 <HAL_DMA_IRQHandler+0x2268>
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	4a1f      	ldr	r2, [pc, #124]	; (8008290 <HAL_DMA_IRQHandler+0x2234>)
 8008214:	4293      	cmp	r3, r2
 8008216:	d052      	beq.n	80082be <HAL_DMA_IRQHandler+0x2262>
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	4a1d      	ldr	r2, [pc, #116]	; (8008294 <HAL_DMA_IRQHandler+0x2238>)
 800821e:	4293      	cmp	r3, r2
 8008220:	d04a      	beq.n	80082b8 <HAL_DMA_IRQHandler+0x225c>
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	4a1c      	ldr	r2, [pc, #112]	; (8008298 <HAL_DMA_IRQHandler+0x223c>)
 8008228:	4293      	cmp	r3, r2
 800822a:	d022      	beq.n	8008272 <HAL_DMA_IRQHandler+0x2216>
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	4a1a      	ldr	r2, [pc, #104]	; (800829c <HAL_DMA_IRQHandler+0x2240>)
 8008232:	4293      	cmp	r3, r2
 8008234:	d01a      	beq.n	800826c <HAL_DMA_IRQHandler+0x2210>
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	4a19      	ldr	r2, [pc, #100]	; (80082a0 <HAL_DMA_IRQHandler+0x2244>)
 800823c:	4293      	cmp	r3, r2
 800823e:	d012      	beq.n	8008266 <HAL_DMA_IRQHandler+0x220a>
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	4a17      	ldr	r2, [pc, #92]	; (80082a4 <HAL_DMA_IRQHandler+0x2248>)
 8008246:	4293      	cmp	r3, r2
 8008248:	d00a      	beq.n	8008260 <HAL_DMA_IRQHandler+0x2204>
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	4a16      	ldr	r2, [pc, #88]	; (80082a8 <HAL_DMA_IRQHandler+0x224c>)
 8008250:	4293      	cmp	r3, r2
 8008252:	d102      	bne.n	800825a <HAL_DMA_IRQHandler+0x21fe>
 8008254:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008258:	e03e      	b.n	80082d8 <HAL_DMA_IRQHandler+0x227c>
 800825a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800825e:	e03b      	b.n	80082d8 <HAL_DMA_IRQHandler+0x227c>
 8008260:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008264:	e038      	b.n	80082d8 <HAL_DMA_IRQHandler+0x227c>
 8008266:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800826a:	e035      	b.n	80082d8 <HAL_DMA_IRQHandler+0x227c>
 800826c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008270:	e032      	b.n	80082d8 <HAL_DMA_IRQHandler+0x227c>
 8008272:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008276:	e02f      	b.n	80082d8 <HAL_DMA_IRQHandler+0x227c>
 8008278:	400260b8 	.word	0x400260b8
 800827c:	40026010 	.word	0x40026010
 8008280:	40026410 	.word	0x40026410
 8008284:	40026070 	.word	0x40026070
 8008288:	40026470 	.word	0x40026470
 800828c:	40026028 	.word	0x40026028
 8008290:	40026428 	.word	0x40026428
 8008294:	40026088 	.word	0x40026088
 8008298:	40026488 	.word	0x40026488
 800829c:	40026040 	.word	0x40026040
 80082a0:	40026440 	.word	0x40026440
 80082a4:	400260a0 	.word	0x400260a0
 80082a8:	400264a0 	.word	0x400264a0
 80082ac:	40026400 	.word	0x40026400
 80082b0:	40026058 	.word	0x40026058
 80082b4:	40026000 	.word	0x40026000
 80082b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80082bc:	e00c      	b.n	80082d8 <HAL_DMA_IRQHandler+0x227c>
 80082be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80082c2:	e009      	b.n	80082d8 <HAL_DMA_IRQHandler+0x227c>
 80082c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80082c8:	e006      	b.n	80082d8 <HAL_DMA_IRQHandler+0x227c>
 80082ca:	2310      	movs	r3, #16
 80082cc:	e004      	b.n	80082d8 <HAL_DMA_IRQHandler+0x227c>
 80082ce:	2310      	movs	r3, #16
 80082d0:	e002      	b.n	80082d8 <HAL_DMA_IRQHandler+0x227c>
 80082d2:	2310      	movs	r3, #16
 80082d4:	e000      	b.n	80082d8 <HAL_DMA_IRQHandler+0x227c>
 80082d6:	2310      	movs	r3, #16
 80082d8:	4a74      	ldr	r2, [pc, #464]	; (80084ac <HAL_DMA_IRQHandler+0x2450>)
 80082da:	6093      	str	r3, [r2, #8]

				/* Change DMA peripheral state */
				hdma->State = HAL_DMA_STATE_READY_HALF_MEM0;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	2231      	movs	r2, #49	; 0x31
 80082e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
			}

			if (hdma->XferHalfCpltCallback != NULL) {
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d003      	beq.n	80082f4 <HAL_DMA_IRQHandler+0x2298>
				/* Half transfer callback */
				hdma->XferHalfCpltCallback(hdma);
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082f0:	6878      	ldr	r0, [r7, #4]
 80082f2:	4798      	blx	r3
			}
		}
	}
	/* Transfer Complete Interrupt management ***********************************/
	if (__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma)) != RESET) {
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	461a      	mov	r2, r3
 80082fa:	4b6d      	ldr	r3, [pc, #436]	; (80084b0 <HAL_DMA_IRQHandler+0x2454>)
 80082fc:	429a      	cmp	r2, r3
 80082fe:	d966      	bls.n	80083ce <HAL_DMA_IRQHandler+0x2372>
 8008300:	4b6c      	ldr	r3, [pc, #432]	; (80084b4 <HAL_DMA_IRQHandler+0x2458>)
 8008302:	685a      	ldr	r2, [r3, #4]
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	496b      	ldr	r1, [pc, #428]	; (80084b8 <HAL_DMA_IRQHandler+0x245c>)
 800830a:	428b      	cmp	r3, r1
 800830c:	d057      	beq.n	80083be <HAL_DMA_IRQHandler+0x2362>
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	496a      	ldr	r1, [pc, #424]	; (80084bc <HAL_DMA_IRQHandler+0x2460>)
 8008314:	428b      	cmp	r3, r1
 8008316:	d050      	beq.n	80083ba <HAL_DMA_IRQHandler+0x235e>
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	4968      	ldr	r1, [pc, #416]	; (80084c0 <HAL_DMA_IRQHandler+0x2464>)
 800831e:	428b      	cmp	r3, r1
 8008320:	d049      	beq.n	80083b6 <HAL_DMA_IRQHandler+0x235a>
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	4967      	ldr	r1, [pc, #412]	; (80084c4 <HAL_DMA_IRQHandler+0x2468>)
 8008328:	428b      	cmp	r3, r1
 800832a:	d042      	beq.n	80083b2 <HAL_DMA_IRQHandler+0x2356>
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	4965      	ldr	r1, [pc, #404]	; (80084c8 <HAL_DMA_IRQHandler+0x246c>)
 8008332:	428b      	cmp	r3, r1
 8008334:	d03a      	beq.n	80083ac <HAL_DMA_IRQHandler+0x2350>
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	4964      	ldr	r1, [pc, #400]	; (80084cc <HAL_DMA_IRQHandler+0x2470>)
 800833c:	428b      	cmp	r3, r1
 800833e:	d032      	beq.n	80083a6 <HAL_DMA_IRQHandler+0x234a>
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	4962      	ldr	r1, [pc, #392]	; (80084d0 <HAL_DMA_IRQHandler+0x2474>)
 8008346:	428b      	cmp	r3, r1
 8008348:	d02a      	beq.n	80083a0 <HAL_DMA_IRQHandler+0x2344>
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	4961      	ldr	r1, [pc, #388]	; (80084d4 <HAL_DMA_IRQHandler+0x2478>)
 8008350:	428b      	cmp	r3, r1
 8008352:	d022      	beq.n	800839a <HAL_DMA_IRQHandler+0x233e>
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	495f      	ldr	r1, [pc, #380]	; (80084d8 <HAL_DMA_IRQHandler+0x247c>)
 800835a:	428b      	cmp	r3, r1
 800835c:	d01a      	beq.n	8008394 <HAL_DMA_IRQHandler+0x2338>
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	495e      	ldr	r1, [pc, #376]	; (80084dc <HAL_DMA_IRQHandler+0x2480>)
 8008364:	428b      	cmp	r3, r1
 8008366:	d012      	beq.n	800838e <HAL_DMA_IRQHandler+0x2332>
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	495c      	ldr	r1, [pc, #368]	; (80084e0 <HAL_DMA_IRQHandler+0x2484>)
 800836e:	428b      	cmp	r3, r1
 8008370:	d00a      	beq.n	8008388 <HAL_DMA_IRQHandler+0x232c>
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	495b      	ldr	r1, [pc, #364]	; (80084e4 <HAL_DMA_IRQHandler+0x2488>)
 8008378:	428b      	cmp	r3, r1
 800837a:	d102      	bne.n	8008382 <HAL_DMA_IRQHandler+0x2326>
 800837c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008380:	e01e      	b.n	80083c0 <HAL_DMA_IRQHandler+0x2364>
 8008382:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008386:	e01b      	b.n	80083c0 <HAL_DMA_IRQHandler+0x2364>
 8008388:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800838c:	e018      	b.n	80083c0 <HAL_DMA_IRQHandler+0x2364>
 800838e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008392:	e015      	b.n	80083c0 <HAL_DMA_IRQHandler+0x2364>
 8008394:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008398:	e012      	b.n	80083c0 <HAL_DMA_IRQHandler+0x2364>
 800839a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800839e:	e00f      	b.n	80083c0 <HAL_DMA_IRQHandler+0x2364>
 80083a0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80083a4:	e00c      	b.n	80083c0 <HAL_DMA_IRQHandler+0x2364>
 80083a6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80083aa:	e009      	b.n	80083c0 <HAL_DMA_IRQHandler+0x2364>
 80083ac:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80083b0:	e006      	b.n	80083c0 <HAL_DMA_IRQHandler+0x2364>
 80083b2:	2320      	movs	r3, #32
 80083b4:	e004      	b.n	80083c0 <HAL_DMA_IRQHandler+0x2364>
 80083b6:	2320      	movs	r3, #32
 80083b8:	e002      	b.n	80083c0 <HAL_DMA_IRQHandler+0x2364>
 80083ba:	2320      	movs	r3, #32
 80083bc:	e000      	b.n	80083c0 <HAL_DMA_IRQHandler+0x2364>
 80083be:	2320      	movs	r3, #32
 80083c0:	4013      	ands	r3, r2
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	bf14      	ite	ne
 80083c6:	2301      	movne	r3, #1
 80083c8:	2300      	moveq	r3, #0
 80083ca:	b2db      	uxtb	r3, r3
 80083cc:	e17d      	b.n	80086ca <HAL_DMA_IRQHandler+0x266e>
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	461a      	mov	r2, r3
 80083d4:	4b44      	ldr	r3, [pc, #272]	; (80084e8 <HAL_DMA_IRQHandler+0x248c>)
 80083d6:	429a      	cmp	r2, r3
 80083d8:	f240 8088 	bls.w	80084ec <HAL_DMA_IRQHandler+0x2490>
 80083dc:	4b35      	ldr	r3, [pc, #212]	; (80084b4 <HAL_DMA_IRQHandler+0x2458>)
 80083de:	681a      	ldr	r2, [r3, #0]
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	4934      	ldr	r1, [pc, #208]	; (80084b8 <HAL_DMA_IRQHandler+0x245c>)
 80083e6:	428b      	cmp	r3, r1
 80083e8:	d057      	beq.n	800849a <HAL_DMA_IRQHandler+0x243e>
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	4933      	ldr	r1, [pc, #204]	; (80084bc <HAL_DMA_IRQHandler+0x2460>)
 80083f0:	428b      	cmp	r3, r1
 80083f2:	d050      	beq.n	8008496 <HAL_DMA_IRQHandler+0x243a>
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	4931      	ldr	r1, [pc, #196]	; (80084c0 <HAL_DMA_IRQHandler+0x2464>)
 80083fa:	428b      	cmp	r3, r1
 80083fc:	d049      	beq.n	8008492 <HAL_DMA_IRQHandler+0x2436>
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	4930      	ldr	r1, [pc, #192]	; (80084c4 <HAL_DMA_IRQHandler+0x2468>)
 8008404:	428b      	cmp	r3, r1
 8008406:	d042      	beq.n	800848e <HAL_DMA_IRQHandler+0x2432>
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	492e      	ldr	r1, [pc, #184]	; (80084c8 <HAL_DMA_IRQHandler+0x246c>)
 800840e:	428b      	cmp	r3, r1
 8008410:	d03a      	beq.n	8008488 <HAL_DMA_IRQHandler+0x242c>
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	492d      	ldr	r1, [pc, #180]	; (80084cc <HAL_DMA_IRQHandler+0x2470>)
 8008418:	428b      	cmp	r3, r1
 800841a:	d032      	beq.n	8008482 <HAL_DMA_IRQHandler+0x2426>
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	492b      	ldr	r1, [pc, #172]	; (80084d0 <HAL_DMA_IRQHandler+0x2474>)
 8008422:	428b      	cmp	r3, r1
 8008424:	d02a      	beq.n	800847c <HAL_DMA_IRQHandler+0x2420>
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	492a      	ldr	r1, [pc, #168]	; (80084d4 <HAL_DMA_IRQHandler+0x2478>)
 800842c:	428b      	cmp	r3, r1
 800842e:	d022      	beq.n	8008476 <HAL_DMA_IRQHandler+0x241a>
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	4928      	ldr	r1, [pc, #160]	; (80084d8 <HAL_DMA_IRQHandler+0x247c>)
 8008436:	428b      	cmp	r3, r1
 8008438:	d01a      	beq.n	8008470 <HAL_DMA_IRQHandler+0x2414>
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	4927      	ldr	r1, [pc, #156]	; (80084dc <HAL_DMA_IRQHandler+0x2480>)
 8008440:	428b      	cmp	r3, r1
 8008442:	d012      	beq.n	800846a <HAL_DMA_IRQHandler+0x240e>
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	4925      	ldr	r1, [pc, #148]	; (80084e0 <HAL_DMA_IRQHandler+0x2484>)
 800844a:	428b      	cmp	r3, r1
 800844c:	d00a      	beq.n	8008464 <HAL_DMA_IRQHandler+0x2408>
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	4924      	ldr	r1, [pc, #144]	; (80084e4 <HAL_DMA_IRQHandler+0x2488>)
 8008454:	428b      	cmp	r3, r1
 8008456:	d102      	bne.n	800845e <HAL_DMA_IRQHandler+0x2402>
 8008458:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800845c:	e01e      	b.n	800849c <HAL_DMA_IRQHandler+0x2440>
 800845e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008462:	e01b      	b.n	800849c <HAL_DMA_IRQHandler+0x2440>
 8008464:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008468:	e018      	b.n	800849c <HAL_DMA_IRQHandler+0x2440>
 800846a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800846e:	e015      	b.n	800849c <HAL_DMA_IRQHandler+0x2440>
 8008470:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008474:	e012      	b.n	800849c <HAL_DMA_IRQHandler+0x2440>
 8008476:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800847a:	e00f      	b.n	800849c <HAL_DMA_IRQHandler+0x2440>
 800847c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008480:	e00c      	b.n	800849c <HAL_DMA_IRQHandler+0x2440>
 8008482:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008486:	e009      	b.n	800849c <HAL_DMA_IRQHandler+0x2440>
 8008488:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800848c:	e006      	b.n	800849c <HAL_DMA_IRQHandler+0x2440>
 800848e:	2320      	movs	r3, #32
 8008490:	e004      	b.n	800849c <HAL_DMA_IRQHandler+0x2440>
 8008492:	2320      	movs	r3, #32
 8008494:	e002      	b.n	800849c <HAL_DMA_IRQHandler+0x2440>
 8008496:	2320      	movs	r3, #32
 8008498:	e000      	b.n	800849c <HAL_DMA_IRQHandler+0x2440>
 800849a:	2320      	movs	r3, #32
 800849c:	4013      	ands	r3, r2
 800849e:	2b00      	cmp	r3, #0
 80084a0:	bf14      	ite	ne
 80084a2:	2301      	movne	r3, #1
 80084a4:	2300      	moveq	r3, #0
 80084a6:	b2db      	uxtb	r3, r3
 80084a8:	e10f      	b.n	80086ca <HAL_DMA_IRQHandler+0x266e>
 80084aa:	bf00      	nop
 80084ac:	40026000 	.word	0x40026000
 80084b0:	40026458 	.word	0x40026458
 80084b4:	40026400 	.word	0x40026400
 80084b8:	40026010 	.word	0x40026010
 80084bc:	40026410 	.word	0x40026410
 80084c0:	40026070 	.word	0x40026070
 80084c4:	40026470 	.word	0x40026470
 80084c8:	40026028 	.word	0x40026028
 80084cc:	40026428 	.word	0x40026428
 80084d0:	40026088 	.word	0x40026088
 80084d4:	40026488 	.word	0x40026488
 80084d8:	40026040 	.word	0x40026040
 80084dc:	40026440 	.word	0x40026440
 80084e0:	400260a0 	.word	0x400260a0
 80084e4:	400264a0 	.word	0x400264a0
 80084e8:	400260b8 	.word	0x400260b8
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	461a      	mov	r2, r3
 80084f2:	4b64      	ldr	r3, [pc, #400]	; (8008684 <HAL_DMA_IRQHandler+0x2628>)
 80084f4:	429a      	cmp	r2, r3
 80084f6:	d966      	bls.n	80085c6 <HAL_DMA_IRQHandler+0x256a>
 80084f8:	4b63      	ldr	r3, [pc, #396]	; (8008688 <HAL_DMA_IRQHandler+0x262c>)
 80084fa:	685a      	ldr	r2, [r3, #4]
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	4962      	ldr	r1, [pc, #392]	; (800868c <HAL_DMA_IRQHandler+0x2630>)
 8008502:	428b      	cmp	r3, r1
 8008504:	d057      	beq.n	80085b6 <HAL_DMA_IRQHandler+0x255a>
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	4961      	ldr	r1, [pc, #388]	; (8008690 <HAL_DMA_IRQHandler+0x2634>)
 800850c:	428b      	cmp	r3, r1
 800850e:	d050      	beq.n	80085b2 <HAL_DMA_IRQHandler+0x2556>
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	495f      	ldr	r1, [pc, #380]	; (8008694 <HAL_DMA_IRQHandler+0x2638>)
 8008516:	428b      	cmp	r3, r1
 8008518:	d049      	beq.n	80085ae <HAL_DMA_IRQHandler+0x2552>
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	495e      	ldr	r1, [pc, #376]	; (8008698 <HAL_DMA_IRQHandler+0x263c>)
 8008520:	428b      	cmp	r3, r1
 8008522:	d042      	beq.n	80085aa <HAL_DMA_IRQHandler+0x254e>
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	495c      	ldr	r1, [pc, #368]	; (800869c <HAL_DMA_IRQHandler+0x2640>)
 800852a:	428b      	cmp	r3, r1
 800852c:	d03a      	beq.n	80085a4 <HAL_DMA_IRQHandler+0x2548>
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	495b      	ldr	r1, [pc, #364]	; (80086a0 <HAL_DMA_IRQHandler+0x2644>)
 8008534:	428b      	cmp	r3, r1
 8008536:	d032      	beq.n	800859e <HAL_DMA_IRQHandler+0x2542>
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	4959      	ldr	r1, [pc, #356]	; (80086a4 <HAL_DMA_IRQHandler+0x2648>)
 800853e:	428b      	cmp	r3, r1
 8008540:	d02a      	beq.n	8008598 <HAL_DMA_IRQHandler+0x253c>
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	4958      	ldr	r1, [pc, #352]	; (80086a8 <HAL_DMA_IRQHandler+0x264c>)
 8008548:	428b      	cmp	r3, r1
 800854a:	d022      	beq.n	8008592 <HAL_DMA_IRQHandler+0x2536>
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	4956      	ldr	r1, [pc, #344]	; (80086ac <HAL_DMA_IRQHandler+0x2650>)
 8008552:	428b      	cmp	r3, r1
 8008554:	d01a      	beq.n	800858c <HAL_DMA_IRQHandler+0x2530>
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	4955      	ldr	r1, [pc, #340]	; (80086b0 <HAL_DMA_IRQHandler+0x2654>)
 800855c:	428b      	cmp	r3, r1
 800855e:	d012      	beq.n	8008586 <HAL_DMA_IRQHandler+0x252a>
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	4953      	ldr	r1, [pc, #332]	; (80086b4 <HAL_DMA_IRQHandler+0x2658>)
 8008566:	428b      	cmp	r3, r1
 8008568:	d00a      	beq.n	8008580 <HAL_DMA_IRQHandler+0x2524>
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	4952      	ldr	r1, [pc, #328]	; (80086b8 <HAL_DMA_IRQHandler+0x265c>)
 8008570:	428b      	cmp	r3, r1
 8008572:	d102      	bne.n	800857a <HAL_DMA_IRQHandler+0x251e>
 8008574:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008578:	e01e      	b.n	80085b8 <HAL_DMA_IRQHandler+0x255c>
 800857a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800857e:	e01b      	b.n	80085b8 <HAL_DMA_IRQHandler+0x255c>
 8008580:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008584:	e018      	b.n	80085b8 <HAL_DMA_IRQHandler+0x255c>
 8008586:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800858a:	e015      	b.n	80085b8 <HAL_DMA_IRQHandler+0x255c>
 800858c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008590:	e012      	b.n	80085b8 <HAL_DMA_IRQHandler+0x255c>
 8008592:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008596:	e00f      	b.n	80085b8 <HAL_DMA_IRQHandler+0x255c>
 8008598:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800859c:	e00c      	b.n	80085b8 <HAL_DMA_IRQHandler+0x255c>
 800859e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80085a2:	e009      	b.n	80085b8 <HAL_DMA_IRQHandler+0x255c>
 80085a4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80085a8:	e006      	b.n	80085b8 <HAL_DMA_IRQHandler+0x255c>
 80085aa:	2320      	movs	r3, #32
 80085ac:	e004      	b.n	80085b8 <HAL_DMA_IRQHandler+0x255c>
 80085ae:	2320      	movs	r3, #32
 80085b0:	e002      	b.n	80085b8 <HAL_DMA_IRQHandler+0x255c>
 80085b2:	2320      	movs	r3, #32
 80085b4:	e000      	b.n	80085b8 <HAL_DMA_IRQHandler+0x255c>
 80085b6:	2320      	movs	r3, #32
 80085b8:	4013      	ands	r3, r2
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	bf14      	ite	ne
 80085be:	2301      	movne	r3, #1
 80085c0:	2300      	moveq	r3, #0
 80085c2:	b2db      	uxtb	r3, r3
 80085c4:	e081      	b.n	80086ca <HAL_DMA_IRQHandler+0x266e>
 80085c6:	4b30      	ldr	r3, [pc, #192]	; (8008688 <HAL_DMA_IRQHandler+0x262c>)
 80085c8:	681a      	ldr	r2, [r3, #0]
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	492f      	ldr	r1, [pc, #188]	; (800868c <HAL_DMA_IRQHandler+0x2630>)
 80085d0:	428b      	cmp	r3, r1
 80085d2:	d073      	beq.n	80086bc <HAL_DMA_IRQHandler+0x2660>
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	492d      	ldr	r1, [pc, #180]	; (8008690 <HAL_DMA_IRQHandler+0x2634>)
 80085da:	428b      	cmp	r3, r1
 80085dc:	d050      	beq.n	8008680 <HAL_DMA_IRQHandler+0x2624>
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	492c      	ldr	r1, [pc, #176]	; (8008694 <HAL_DMA_IRQHandler+0x2638>)
 80085e4:	428b      	cmp	r3, r1
 80085e6:	d049      	beq.n	800867c <HAL_DMA_IRQHandler+0x2620>
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	492a      	ldr	r1, [pc, #168]	; (8008698 <HAL_DMA_IRQHandler+0x263c>)
 80085ee:	428b      	cmp	r3, r1
 80085f0:	d042      	beq.n	8008678 <HAL_DMA_IRQHandler+0x261c>
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	4929      	ldr	r1, [pc, #164]	; (800869c <HAL_DMA_IRQHandler+0x2640>)
 80085f8:	428b      	cmp	r3, r1
 80085fa:	d03a      	beq.n	8008672 <HAL_DMA_IRQHandler+0x2616>
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	4927      	ldr	r1, [pc, #156]	; (80086a0 <HAL_DMA_IRQHandler+0x2644>)
 8008602:	428b      	cmp	r3, r1
 8008604:	d032      	beq.n	800866c <HAL_DMA_IRQHandler+0x2610>
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	4926      	ldr	r1, [pc, #152]	; (80086a4 <HAL_DMA_IRQHandler+0x2648>)
 800860c:	428b      	cmp	r3, r1
 800860e:	d02a      	beq.n	8008666 <HAL_DMA_IRQHandler+0x260a>
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	4924      	ldr	r1, [pc, #144]	; (80086a8 <HAL_DMA_IRQHandler+0x264c>)
 8008616:	428b      	cmp	r3, r1
 8008618:	d022      	beq.n	8008660 <HAL_DMA_IRQHandler+0x2604>
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	4923      	ldr	r1, [pc, #140]	; (80086ac <HAL_DMA_IRQHandler+0x2650>)
 8008620:	428b      	cmp	r3, r1
 8008622:	d01a      	beq.n	800865a <HAL_DMA_IRQHandler+0x25fe>
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	4921      	ldr	r1, [pc, #132]	; (80086b0 <HAL_DMA_IRQHandler+0x2654>)
 800862a:	428b      	cmp	r3, r1
 800862c:	d012      	beq.n	8008654 <HAL_DMA_IRQHandler+0x25f8>
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	4920      	ldr	r1, [pc, #128]	; (80086b4 <HAL_DMA_IRQHandler+0x2658>)
 8008634:	428b      	cmp	r3, r1
 8008636:	d00a      	beq.n	800864e <HAL_DMA_IRQHandler+0x25f2>
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	491e      	ldr	r1, [pc, #120]	; (80086b8 <HAL_DMA_IRQHandler+0x265c>)
 800863e:	428b      	cmp	r3, r1
 8008640:	d102      	bne.n	8008648 <HAL_DMA_IRQHandler+0x25ec>
 8008642:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008646:	e03a      	b.n	80086be <HAL_DMA_IRQHandler+0x2662>
 8008648:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800864c:	e037      	b.n	80086be <HAL_DMA_IRQHandler+0x2662>
 800864e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008652:	e034      	b.n	80086be <HAL_DMA_IRQHandler+0x2662>
 8008654:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008658:	e031      	b.n	80086be <HAL_DMA_IRQHandler+0x2662>
 800865a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800865e:	e02e      	b.n	80086be <HAL_DMA_IRQHandler+0x2662>
 8008660:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008664:	e02b      	b.n	80086be <HAL_DMA_IRQHandler+0x2662>
 8008666:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800866a:	e028      	b.n	80086be <HAL_DMA_IRQHandler+0x2662>
 800866c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008670:	e025      	b.n	80086be <HAL_DMA_IRQHandler+0x2662>
 8008672:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008676:	e022      	b.n	80086be <HAL_DMA_IRQHandler+0x2662>
 8008678:	2320      	movs	r3, #32
 800867a:	e020      	b.n	80086be <HAL_DMA_IRQHandler+0x2662>
 800867c:	2320      	movs	r3, #32
 800867e:	e01e      	b.n	80086be <HAL_DMA_IRQHandler+0x2662>
 8008680:	2320      	movs	r3, #32
 8008682:	e01c      	b.n	80086be <HAL_DMA_IRQHandler+0x2662>
 8008684:	40026058 	.word	0x40026058
 8008688:	40026000 	.word	0x40026000
 800868c:	40026010 	.word	0x40026010
 8008690:	40026410 	.word	0x40026410
 8008694:	40026070 	.word	0x40026070
 8008698:	40026470 	.word	0x40026470
 800869c:	40026028 	.word	0x40026028
 80086a0:	40026428 	.word	0x40026428
 80086a4:	40026088 	.word	0x40026088
 80086a8:	40026488 	.word	0x40026488
 80086ac:	40026040 	.word	0x40026040
 80086b0:	40026440 	.word	0x40026440
 80086b4:	400260a0 	.word	0x400260a0
 80086b8:	400264a0 	.word	0x400264a0
 80086bc:	2320      	movs	r3, #32
 80086be:	4013      	ands	r3, r2
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	bf14      	ite	ne
 80086c4:	2301      	movne	r3, #1
 80086c6:	2300      	moveq	r3, #0
 80086c8:	b2db      	uxtb	r3, r3
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	f000 83e0 	beq.w	8008e90 <HAL_DMA_IRQHandler+0x2e34>
		if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET) {
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	f003 0310 	and.w	r3, r3, #16
 80086da:	2b00      	cmp	r3, #0
 80086dc:	f000 83d8 	beq.w	8008e90 <HAL_DMA_IRQHandler+0x2e34>
			if (((hdma->Instance->CR) & (uint32_t) (DMA_SxCR_DBM)) != 0) {
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	f000 81da 	beq.w	8008aa4 <HAL_DMA_IRQHandler+0x2a48>
				/* Clear the transfer complete flag */
				__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	461a      	mov	r2, r3
 80086f6:	4b8d      	ldr	r3, [pc, #564]	; (800892c <HAL_DMA_IRQHandler+0x28d0>)
 80086f8:	429a      	cmp	r2, r3
 80086fa:	d960      	bls.n	80087be <HAL_DMA_IRQHandler+0x2762>
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	4a8b      	ldr	r2, [pc, #556]	; (8008930 <HAL_DMA_IRQHandler+0x28d4>)
 8008702:	4293      	cmp	r3, r2
 8008704:	d057      	beq.n	80087b6 <HAL_DMA_IRQHandler+0x275a>
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	4a8a      	ldr	r2, [pc, #552]	; (8008934 <HAL_DMA_IRQHandler+0x28d8>)
 800870c:	4293      	cmp	r3, r2
 800870e:	d050      	beq.n	80087b2 <HAL_DMA_IRQHandler+0x2756>
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	4a88      	ldr	r2, [pc, #544]	; (8008938 <HAL_DMA_IRQHandler+0x28dc>)
 8008716:	4293      	cmp	r3, r2
 8008718:	d049      	beq.n	80087ae <HAL_DMA_IRQHandler+0x2752>
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	4a87      	ldr	r2, [pc, #540]	; (800893c <HAL_DMA_IRQHandler+0x28e0>)
 8008720:	4293      	cmp	r3, r2
 8008722:	d042      	beq.n	80087aa <HAL_DMA_IRQHandler+0x274e>
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	4a85      	ldr	r2, [pc, #532]	; (8008940 <HAL_DMA_IRQHandler+0x28e4>)
 800872a:	4293      	cmp	r3, r2
 800872c:	d03a      	beq.n	80087a4 <HAL_DMA_IRQHandler+0x2748>
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	4a84      	ldr	r2, [pc, #528]	; (8008944 <HAL_DMA_IRQHandler+0x28e8>)
 8008734:	4293      	cmp	r3, r2
 8008736:	d032      	beq.n	800879e <HAL_DMA_IRQHandler+0x2742>
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	4a82      	ldr	r2, [pc, #520]	; (8008948 <HAL_DMA_IRQHandler+0x28ec>)
 800873e:	4293      	cmp	r3, r2
 8008740:	d02a      	beq.n	8008798 <HAL_DMA_IRQHandler+0x273c>
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	4a81      	ldr	r2, [pc, #516]	; (800894c <HAL_DMA_IRQHandler+0x28f0>)
 8008748:	4293      	cmp	r3, r2
 800874a:	d022      	beq.n	8008792 <HAL_DMA_IRQHandler+0x2736>
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	4a7f      	ldr	r2, [pc, #508]	; (8008950 <HAL_DMA_IRQHandler+0x28f4>)
 8008752:	4293      	cmp	r3, r2
 8008754:	d01a      	beq.n	800878c <HAL_DMA_IRQHandler+0x2730>
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	4a7e      	ldr	r2, [pc, #504]	; (8008954 <HAL_DMA_IRQHandler+0x28f8>)
 800875c:	4293      	cmp	r3, r2
 800875e:	d012      	beq.n	8008786 <HAL_DMA_IRQHandler+0x272a>
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	4a7c      	ldr	r2, [pc, #496]	; (8008958 <HAL_DMA_IRQHandler+0x28fc>)
 8008766:	4293      	cmp	r3, r2
 8008768:	d00a      	beq.n	8008780 <HAL_DMA_IRQHandler+0x2724>
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	4a7b      	ldr	r2, [pc, #492]	; (800895c <HAL_DMA_IRQHandler+0x2900>)
 8008770:	4293      	cmp	r3, r2
 8008772:	d102      	bne.n	800877a <HAL_DMA_IRQHandler+0x271e>
 8008774:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008778:	e01e      	b.n	80087b8 <HAL_DMA_IRQHandler+0x275c>
 800877a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800877e:	e01b      	b.n	80087b8 <HAL_DMA_IRQHandler+0x275c>
 8008780:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008784:	e018      	b.n	80087b8 <HAL_DMA_IRQHandler+0x275c>
 8008786:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800878a:	e015      	b.n	80087b8 <HAL_DMA_IRQHandler+0x275c>
 800878c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008790:	e012      	b.n	80087b8 <HAL_DMA_IRQHandler+0x275c>
 8008792:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008796:	e00f      	b.n	80087b8 <HAL_DMA_IRQHandler+0x275c>
 8008798:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800879c:	e00c      	b.n	80087b8 <HAL_DMA_IRQHandler+0x275c>
 800879e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80087a2:	e009      	b.n	80087b8 <HAL_DMA_IRQHandler+0x275c>
 80087a4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80087a8:	e006      	b.n	80087b8 <HAL_DMA_IRQHandler+0x275c>
 80087aa:	2320      	movs	r3, #32
 80087ac:	e004      	b.n	80087b8 <HAL_DMA_IRQHandler+0x275c>
 80087ae:	2320      	movs	r3, #32
 80087b0:	e002      	b.n	80087b8 <HAL_DMA_IRQHandler+0x275c>
 80087b2:	2320      	movs	r3, #32
 80087b4:	e000      	b.n	80087b8 <HAL_DMA_IRQHandler+0x275c>
 80087b6:	2320      	movs	r3, #32
 80087b8:	4a69      	ldr	r2, [pc, #420]	; (8008960 <HAL_DMA_IRQHandler+0x2904>)
 80087ba:	60d3      	str	r3, [r2, #12]
 80087bc:	e14f      	b.n	8008a5e <HAL_DMA_IRQHandler+0x2a02>
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	461a      	mov	r2, r3
 80087c4:	4b67      	ldr	r3, [pc, #412]	; (8008964 <HAL_DMA_IRQHandler+0x2908>)
 80087c6:	429a      	cmp	r2, r3
 80087c8:	d960      	bls.n	800888c <HAL_DMA_IRQHandler+0x2830>
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	4a58      	ldr	r2, [pc, #352]	; (8008930 <HAL_DMA_IRQHandler+0x28d4>)
 80087d0:	4293      	cmp	r3, r2
 80087d2:	d057      	beq.n	8008884 <HAL_DMA_IRQHandler+0x2828>
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	4a56      	ldr	r2, [pc, #344]	; (8008934 <HAL_DMA_IRQHandler+0x28d8>)
 80087da:	4293      	cmp	r3, r2
 80087dc:	d050      	beq.n	8008880 <HAL_DMA_IRQHandler+0x2824>
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	4a55      	ldr	r2, [pc, #340]	; (8008938 <HAL_DMA_IRQHandler+0x28dc>)
 80087e4:	4293      	cmp	r3, r2
 80087e6:	d049      	beq.n	800887c <HAL_DMA_IRQHandler+0x2820>
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	4a53      	ldr	r2, [pc, #332]	; (800893c <HAL_DMA_IRQHandler+0x28e0>)
 80087ee:	4293      	cmp	r3, r2
 80087f0:	d042      	beq.n	8008878 <HAL_DMA_IRQHandler+0x281c>
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	4a52      	ldr	r2, [pc, #328]	; (8008940 <HAL_DMA_IRQHandler+0x28e4>)
 80087f8:	4293      	cmp	r3, r2
 80087fa:	d03a      	beq.n	8008872 <HAL_DMA_IRQHandler+0x2816>
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	4a50      	ldr	r2, [pc, #320]	; (8008944 <HAL_DMA_IRQHandler+0x28e8>)
 8008802:	4293      	cmp	r3, r2
 8008804:	d032      	beq.n	800886c <HAL_DMA_IRQHandler+0x2810>
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	4a4f      	ldr	r2, [pc, #316]	; (8008948 <HAL_DMA_IRQHandler+0x28ec>)
 800880c:	4293      	cmp	r3, r2
 800880e:	d02a      	beq.n	8008866 <HAL_DMA_IRQHandler+0x280a>
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	4a4d      	ldr	r2, [pc, #308]	; (800894c <HAL_DMA_IRQHandler+0x28f0>)
 8008816:	4293      	cmp	r3, r2
 8008818:	d022      	beq.n	8008860 <HAL_DMA_IRQHandler+0x2804>
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	4a4c      	ldr	r2, [pc, #304]	; (8008950 <HAL_DMA_IRQHandler+0x28f4>)
 8008820:	4293      	cmp	r3, r2
 8008822:	d01a      	beq.n	800885a <HAL_DMA_IRQHandler+0x27fe>
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	4a4a      	ldr	r2, [pc, #296]	; (8008954 <HAL_DMA_IRQHandler+0x28f8>)
 800882a:	4293      	cmp	r3, r2
 800882c:	d012      	beq.n	8008854 <HAL_DMA_IRQHandler+0x27f8>
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	4a49      	ldr	r2, [pc, #292]	; (8008958 <HAL_DMA_IRQHandler+0x28fc>)
 8008834:	4293      	cmp	r3, r2
 8008836:	d00a      	beq.n	800884e <HAL_DMA_IRQHandler+0x27f2>
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	4a47      	ldr	r2, [pc, #284]	; (800895c <HAL_DMA_IRQHandler+0x2900>)
 800883e:	4293      	cmp	r3, r2
 8008840:	d102      	bne.n	8008848 <HAL_DMA_IRQHandler+0x27ec>
 8008842:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008846:	e01e      	b.n	8008886 <HAL_DMA_IRQHandler+0x282a>
 8008848:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800884c:	e01b      	b.n	8008886 <HAL_DMA_IRQHandler+0x282a>
 800884e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008852:	e018      	b.n	8008886 <HAL_DMA_IRQHandler+0x282a>
 8008854:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008858:	e015      	b.n	8008886 <HAL_DMA_IRQHandler+0x282a>
 800885a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800885e:	e012      	b.n	8008886 <HAL_DMA_IRQHandler+0x282a>
 8008860:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008864:	e00f      	b.n	8008886 <HAL_DMA_IRQHandler+0x282a>
 8008866:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800886a:	e00c      	b.n	8008886 <HAL_DMA_IRQHandler+0x282a>
 800886c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008870:	e009      	b.n	8008886 <HAL_DMA_IRQHandler+0x282a>
 8008872:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008876:	e006      	b.n	8008886 <HAL_DMA_IRQHandler+0x282a>
 8008878:	2320      	movs	r3, #32
 800887a:	e004      	b.n	8008886 <HAL_DMA_IRQHandler+0x282a>
 800887c:	2320      	movs	r3, #32
 800887e:	e002      	b.n	8008886 <HAL_DMA_IRQHandler+0x282a>
 8008880:	2320      	movs	r3, #32
 8008882:	e000      	b.n	8008886 <HAL_DMA_IRQHandler+0x282a>
 8008884:	2320      	movs	r3, #32
 8008886:	4a36      	ldr	r2, [pc, #216]	; (8008960 <HAL_DMA_IRQHandler+0x2904>)
 8008888:	6093      	str	r3, [r2, #8]
 800888a:	e0e8      	b.n	8008a5e <HAL_DMA_IRQHandler+0x2a02>
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	461a      	mov	r2, r3
 8008892:	4b35      	ldr	r3, [pc, #212]	; (8008968 <HAL_DMA_IRQHandler+0x290c>)
 8008894:	429a      	cmp	r2, r3
 8008896:	f240 8082 	bls.w	800899e <HAL_DMA_IRQHandler+0x2942>
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	4a24      	ldr	r2, [pc, #144]	; (8008930 <HAL_DMA_IRQHandler+0x28d4>)
 80088a0:	4293      	cmp	r3, r2
 80088a2:	d078      	beq.n	8008996 <HAL_DMA_IRQHandler+0x293a>
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	4a22      	ldr	r2, [pc, #136]	; (8008934 <HAL_DMA_IRQHandler+0x28d8>)
 80088aa:	4293      	cmp	r3, r2
 80088ac:	d071      	beq.n	8008992 <HAL_DMA_IRQHandler+0x2936>
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	4a21      	ldr	r2, [pc, #132]	; (8008938 <HAL_DMA_IRQHandler+0x28dc>)
 80088b4:	4293      	cmp	r3, r2
 80088b6:	d06a      	beq.n	800898e <HAL_DMA_IRQHandler+0x2932>
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	4a1f      	ldr	r2, [pc, #124]	; (800893c <HAL_DMA_IRQHandler+0x28e0>)
 80088be:	4293      	cmp	r3, r2
 80088c0:	d063      	beq.n	800898a <HAL_DMA_IRQHandler+0x292e>
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	4a1e      	ldr	r2, [pc, #120]	; (8008940 <HAL_DMA_IRQHandler+0x28e4>)
 80088c8:	4293      	cmp	r3, r2
 80088ca:	d05b      	beq.n	8008984 <HAL_DMA_IRQHandler+0x2928>
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	4a1c      	ldr	r2, [pc, #112]	; (8008944 <HAL_DMA_IRQHandler+0x28e8>)
 80088d2:	4293      	cmp	r3, r2
 80088d4:	d053      	beq.n	800897e <HAL_DMA_IRQHandler+0x2922>
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	4a1b      	ldr	r2, [pc, #108]	; (8008948 <HAL_DMA_IRQHandler+0x28ec>)
 80088dc:	4293      	cmp	r3, r2
 80088de:	d04b      	beq.n	8008978 <HAL_DMA_IRQHandler+0x291c>
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	4a19      	ldr	r2, [pc, #100]	; (800894c <HAL_DMA_IRQHandler+0x28f0>)
 80088e6:	4293      	cmp	r3, r2
 80088e8:	d043      	beq.n	8008972 <HAL_DMA_IRQHandler+0x2916>
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	4a18      	ldr	r2, [pc, #96]	; (8008950 <HAL_DMA_IRQHandler+0x28f4>)
 80088f0:	4293      	cmp	r3, r2
 80088f2:	d03b      	beq.n	800896c <HAL_DMA_IRQHandler+0x2910>
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	4a16      	ldr	r2, [pc, #88]	; (8008954 <HAL_DMA_IRQHandler+0x28f8>)
 80088fa:	4293      	cmp	r3, r2
 80088fc:	d012      	beq.n	8008924 <HAL_DMA_IRQHandler+0x28c8>
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	4a15      	ldr	r2, [pc, #84]	; (8008958 <HAL_DMA_IRQHandler+0x28fc>)
 8008904:	4293      	cmp	r3, r2
 8008906:	d00a      	beq.n	800891e <HAL_DMA_IRQHandler+0x28c2>
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	4a13      	ldr	r2, [pc, #76]	; (800895c <HAL_DMA_IRQHandler+0x2900>)
 800890e:	4293      	cmp	r3, r2
 8008910:	d102      	bne.n	8008918 <HAL_DMA_IRQHandler+0x28bc>
 8008912:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008916:	e03f      	b.n	8008998 <HAL_DMA_IRQHandler+0x293c>
 8008918:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800891c:	e03c      	b.n	8008998 <HAL_DMA_IRQHandler+0x293c>
 800891e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008922:	e039      	b.n	8008998 <HAL_DMA_IRQHandler+0x293c>
 8008924:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008928:	e036      	b.n	8008998 <HAL_DMA_IRQHandler+0x293c>
 800892a:	bf00      	nop
 800892c:	40026458 	.word	0x40026458
 8008930:	40026010 	.word	0x40026010
 8008934:	40026410 	.word	0x40026410
 8008938:	40026070 	.word	0x40026070
 800893c:	40026470 	.word	0x40026470
 8008940:	40026028 	.word	0x40026028
 8008944:	40026428 	.word	0x40026428
 8008948:	40026088 	.word	0x40026088
 800894c:	40026488 	.word	0x40026488
 8008950:	40026040 	.word	0x40026040
 8008954:	40026440 	.word	0x40026440
 8008958:	400260a0 	.word	0x400260a0
 800895c:	400264a0 	.word	0x400264a0
 8008960:	40026400 	.word	0x40026400
 8008964:	400260b8 	.word	0x400260b8
 8008968:	40026058 	.word	0x40026058
 800896c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008970:	e012      	b.n	8008998 <HAL_DMA_IRQHandler+0x293c>
 8008972:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008976:	e00f      	b.n	8008998 <HAL_DMA_IRQHandler+0x293c>
 8008978:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800897c:	e00c      	b.n	8008998 <HAL_DMA_IRQHandler+0x293c>
 800897e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008982:	e009      	b.n	8008998 <HAL_DMA_IRQHandler+0x293c>
 8008984:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008988:	e006      	b.n	8008998 <HAL_DMA_IRQHandler+0x293c>
 800898a:	2320      	movs	r3, #32
 800898c:	e004      	b.n	8008998 <HAL_DMA_IRQHandler+0x293c>
 800898e:	2320      	movs	r3, #32
 8008990:	e002      	b.n	8008998 <HAL_DMA_IRQHandler+0x293c>
 8008992:	2320      	movs	r3, #32
 8008994:	e000      	b.n	8008998 <HAL_DMA_IRQHandler+0x293c>
 8008996:	2320      	movs	r3, #32
 8008998:	4a7d      	ldr	r2, [pc, #500]	; (8008b90 <HAL_DMA_IRQHandler+0x2b34>)
 800899a:	60d3      	str	r3, [r2, #12]
 800899c:	e05f      	b.n	8008a5e <HAL_DMA_IRQHandler+0x2a02>
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	4a7c      	ldr	r2, [pc, #496]	; (8008b94 <HAL_DMA_IRQHandler+0x2b38>)
 80089a4:	4293      	cmp	r3, r2
 80089a6:	d057      	beq.n	8008a58 <HAL_DMA_IRQHandler+0x29fc>
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	4a7a      	ldr	r2, [pc, #488]	; (8008b98 <HAL_DMA_IRQHandler+0x2b3c>)
 80089ae:	4293      	cmp	r3, r2
 80089b0:	d050      	beq.n	8008a54 <HAL_DMA_IRQHandler+0x29f8>
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	4a79      	ldr	r2, [pc, #484]	; (8008b9c <HAL_DMA_IRQHandler+0x2b40>)
 80089b8:	4293      	cmp	r3, r2
 80089ba:	d049      	beq.n	8008a50 <HAL_DMA_IRQHandler+0x29f4>
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	4a77      	ldr	r2, [pc, #476]	; (8008ba0 <HAL_DMA_IRQHandler+0x2b44>)
 80089c2:	4293      	cmp	r3, r2
 80089c4:	d042      	beq.n	8008a4c <HAL_DMA_IRQHandler+0x29f0>
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	4a76      	ldr	r2, [pc, #472]	; (8008ba4 <HAL_DMA_IRQHandler+0x2b48>)
 80089cc:	4293      	cmp	r3, r2
 80089ce:	d03a      	beq.n	8008a46 <HAL_DMA_IRQHandler+0x29ea>
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	4a74      	ldr	r2, [pc, #464]	; (8008ba8 <HAL_DMA_IRQHandler+0x2b4c>)
 80089d6:	4293      	cmp	r3, r2
 80089d8:	d032      	beq.n	8008a40 <HAL_DMA_IRQHandler+0x29e4>
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	4a73      	ldr	r2, [pc, #460]	; (8008bac <HAL_DMA_IRQHandler+0x2b50>)
 80089e0:	4293      	cmp	r3, r2
 80089e2:	d02a      	beq.n	8008a3a <HAL_DMA_IRQHandler+0x29de>
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	4a71      	ldr	r2, [pc, #452]	; (8008bb0 <HAL_DMA_IRQHandler+0x2b54>)
 80089ea:	4293      	cmp	r3, r2
 80089ec:	d022      	beq.n	8008a34 <HAL_DMA_IRQHandler+0x29d8>
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	4a70      	ldr	r2, [pc, #448]	; (8008bb4 <HAL_DMA_IRQHandler+0x2b58>)
 80089f4:	4293      	cmp	r3, r2
 80089f6:	d01a      	beq.n	8008a2e <HAL_DMA_IRQHandler+0x29d2>
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	4a6e      	ldr	r2, [pc, #440]	; (8008bb8 <HAL_DMA_IRQHandler+0x2b5c>)
 80089fe:	4293      	cmp	r3, r2
 8008a00:	d012      	beq.n	8008a28 <HAL_DMA_IRQHandler+0x29cc>
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	4a6d      	ldr	r2, [pc, #436]	; (8008bbc <HAL_DMA_IRQHandler+0x2b60>)
 8008a08:	4293      	cmp	r3, r2
 8008a0a:	d00a      	beq.n	8008a22 <HAL_DMA_IRQHandler+0x29c6>
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	4a6b      	ldr	r2, [pc, #428]	; (8008bc0 <HAL_DMA_IRQHandler+0x2b64>)
 8008a12:	4293      	cmp	r3, r2
 8008a14:	d102      	bne.n	8008a1c <HAL_DMA_IRQHandler+0x29c0>
 8008a16:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008a1a:	e01e      	b.n	8008a5a <HAL_DMA_IRQHandler+0x29fe>
 8008a1c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008a20:	e01b      	b.n	8008a5a <HAL_DMA_IRQHandler+0x29fe>
 8008a22:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008a26:	e018      	b.n	8008a5a <HAL_DMA_IRQHandler+0x29fe>
 8008a28:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008a2c:	e015      	b.n	8008a5a <HAL_DMA_IRQHandler+0x29fe>
 8008a2e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008a32:	e012      	b.n	8008a5a <HAL_DMA_IRQHandler+0x29fe>
 8008a34:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008a38:	e00f      	b.n	8008a5a <HAL_DMA_IRQHandler+0x29fe>
 8008a3a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008a3e:	e00c      	b.n	8008a5a <HAL_DMA_IRQHandler+0x29fe>
 8008a40:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008a44:	e009      	b.n	8008a5a <HAL_DMA_IRQHandler+0x29fe>
 8008a46:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008a4a:	e006      	b.n	8008a5a <HAL_DMA_IRQHandler+0x29fe>
 8008a4c:	2320      	movs	r3, #32
 8008a4e:	e004      	b.n	8008a5a <HAL_DMA_IRQHandler+0x29fe>
 8008a50:	2320      	movs	r3, #32
 8008a52:	e002      	b.n	8008a5a <HAL_DMA_IRQHandler+0x29fe>
 8008a54:	2320      	movs	r3, #32
 8008a56:	e000      	b.n	8008a5a <HAL_DMA_IRQHandler+0x29fe>
 8008a58:	2320      	movs	r3, #32
 8008a5a:	4a4d      	ldr	r2, [pc, #308]	; (8008b90 <HAL_DMA_IRQHandler+0x2b34>)
 8008a5c:	6093      	str	r3, [r2, #8]

				/* Current memory buffer used is Memory 1 */
				if ((hdma->Instance->CR & DMA_SxCR_CT) == 0) {
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d109      	bne.n	8008a80 <HAL_DMA_IRQHandler+0x2a24>
					if (hdma->XferM1CpltCallback != NULL) {
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	f000 820d 	beq.w	8008e90 <HAL_DMA_IRQHandler+0x2e34>
						/* Transfer complete Callback for memory1 */
						hdma->XferM1CpltCallback(hdma);
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a7a:	6878      	ldr	r0, [r7, #4]
 8008a7c:	4798      	blx	r3
					hdma->XferCpltCallback(hdma);
				}
			}
		}
	}
}
 8008a7e:	e207      	b.n	8008e90 <HAL_DMA_IRQHandler+0x2e34>
				else if ((hdma->Instance->CR & DMA_SxCR_CT) != 0) {
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	f000 8200 	beq.w	8008e90 <HAL_DMA_IRQHandler+0x2e34>
					if (hdma->XferCpltCallback != NULL) {
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	f000 81fb 	beq.w	8008e90 <HAL_DMA_IRQHandler+0x2e34>
						hdma->XferCpltCallback(hdma);
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a9e:	6878      	ldr	r0, [r7, #4]
 8008aa0:	4798      	blx	r3
}
 8008aa2:	e1f5      	b.n	8008e90 <HAL_DMA_IRQHandler+0x2e34>
				if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0) {
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d107      	bne.n	8008ac2 <HAL_DMA_IRQHandler+0x2a66>
					__HAL_DMA_DISABLE_IT(hdma, DMA_IT_TC);
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	681a      	ldr	r2, [r3, #0]
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	f022 0210 	bic.w	r2, r2, #16
 8008ac0:	601a      	str	r2, [r3, #0]
				__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	461a      	mov	r2, r3
 8008ac8:	4b3e      	ldr	r3, [pc, #248]	; (8008bc4 <HAL_DMA_IRQHandler+0x2b68>)
 8008aca:	429a      	cmp	r2, r3
 8008acc:	d97e      	bls.n	8008bcc <HAL_DMA_IRQHandler+0x2b70>
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	4a30      	ldr	r2, [pc, #192]	; (8008b94 <HAL_DMA_IRQHandler+0x2b38>)
 8008ad4:	4293      	cmp	r3, r2
 8008ad6:	d057      	beq.n	8008b88 <HAL_DMA_IRQHandler+0x2b2c>
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	4a2e      	ldr	r2, [pc, #184]	; (8008b98 <HAL_DMA_IRQHandler+0x2b3c>)
 8008ade:	4293      	cmp	r3, r2
 8008ae0:	d050      	beq.n	8008b84 <HAL_DMA_IRQHandler+0x2b28>
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	4a2d      	ldr	r2, [pc, #180]	; (8008b9c <HAL_DMA_IRQHandler+0x2b40>)
 8008ae8:	4293      	cmp	r3, r2
 8008aea:	d049      	beq.n	8008b80 <HAL_DMA_IRQHandler+0x2b24>
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	4a2b      	ldr	r2, [pc, #172]	; (8008ba0 <HAL_DMA_IRQHandler+0x2b44>)
 8008af2:	4293      	cmp	r3, r2
 8008af4:	d042      	beq.n	8008b7c <HAL_DMA_IRQHandler+0x2b20>
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	4a2a      	ldr	r2, [pc, #168]	; (8008ba4 <HAL_DMA_IRQHandler+0x2b48>)
 8008afc:	4293      	cmp	r3, r2
 8008afe:	d03a      	beq.n	8008b76 <HAL_DMA_IRQHandler+0x2b1a>
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	4a28      	ldr	r2, [pc, #160]	; (8008ba8 <HAL_DMA_IRQHandler+0x2b4c>)
 8008b06:	4293      	cmp	r3, r2
 8008b08:	d032      	beq.n	8008b70 <HAL_DMA_IRQHandler+0x2b14>
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	4a27      	ldr	r2, [pc, #156]	; (8008bac <HAL_DMA_IRQHandler+0x2b50>)
 8008b10:	4293      	cmp	r3, r2
 8008b12:	d02a      	beq.n	8008b6a <HAL_DMA_IRQHandler+0x2b0e>
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	4a25      	ldr	r2, [pc, #148]	; (8008bb0 <HAL_DMA_IRQHandler+0x2b54>)
 8008b1a:	4293      	cmp	r3, r2
 8008b1c:	d022      	beq.n	8008b64 <HAL_DMA_IRQHandler+0x2b08>
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	4a24      	ldr	r2, [pc, #144]	; (8008bb4 <HAL_DMA_IRQHandler+0x2b58>)
 8008b24:	4293      	cmp	r3, r2
 8008b26:	d01a      	beq.n	8008b5e <HAL_DMA_IRQHandler+0x2b02>
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	4a22      	ldr	r2, [pc, #136]	; (8008bb8 <HAL_DMA_IRQHandler+0x2b5c>)
 8008b2e:	4293      	cmp	r3, r2
 8008b30:	d012      	beq.n	8008b58 <HAL_DMA_IRQHandler+0x2afc>
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	4a21      	ldr	r2, [pc, #132]	; (8008bbc <HAL_DMA_IRQHandler+0x2b60>)
 8008b38:	4293      	cmp	r3, r2
 8008b3a:	d00a      	beq.n	8008b52 <HAL_DMA_IRQHandler+0x2af6>
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	4a1f      	ldr	r2, [pc, #124]	; (8008bc0 <HAL_DMA_IRQHandler+0x2b64>)
 8008b42:	4293      	cmp	r3, r2
 8008b44:	d102      	bne.n	8008b4c <HAL_DMA_IRQHandler+0x2af0>
 8008b46:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008b4a:	e01e      	b.n	8008b8a <HAL_DMA_IRQHandler+0x2b2e>
 8008b4c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008b50:	e01b      	b.n	8008b8a <HAL_DMA_IRQHandler+0x2b2e>
 8008b52:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008b56:	e018      	b.n	8008b8a <HAL_DMA_IRQHandler+0x2b2e>
 8008b58:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008b5c:	e015      	b.n	8008b8a <HAL_DMA_IRQHandler+0x2b2e>
 8008b5e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008b62:	e012      	b.n	8008b8a <HAL_DMA_IRQHandler+0x2b2e>
 8008b64:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008b68:	e00f      	b.n	8008b8a <HAL_DMA_IRQHandler+0x2b2e>
 8008b6a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008b6e:	e00c      	b.n	8008b8a <HAL_DMA_IRQHandler+0x2b2e>
 8008b70:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008b74:	e009      	b.n	8008b8a <HAL_DMA_IRQHandler+0x2b2e>
 8008b76:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008b7a:	e006      	b.n	8008b8a <HAL_DMA_IRQHandler+0x2b2e>
 8008b7c:	2320      	movs	r3, #32
 8008b7e:	e004      	b.n	8008b8a <HAL_DMA_IRQHandler+0x2b2e>
 8008b80:	2320      	movs	r3, #32
 8008b82:	e002      	b.n	8008b8a <HAL_DMA_IRQHandler+0x2b2e>
 8008b84:	2320      	movs	r3, #32
 8008b86:	e000      	b.n	8008b8a <HAL_DMA_IRQHandler+0x2b2e>
 8008b88:	2320      	movs	r3, #32
 8008b8a:	4a0f      	ldr	r2, [pc, #60]	; (8008bc8 <HAL_DMA_IRQHandler+0x2b6c>)
 8008b8c:	60d3      	str	r3, [r2, #12]
 8008b8e:	e16b      	b.n	8008e68 <HAL_DMA_IRQHandler+0x2e0c>
 8008b90:	40026000 	.word	0x40026000
 8008b94:	40026010 	.word	0x40026010
 8008b98:	40026410 	.word	0x40026410
 8008b9c:	40026070 	.word	0x40026070
 8008ba0:	40026470 	.word	0x40026470
 8008ba4:	40026028 	.word	0x40026028
 8008ba8:	40026428 	.word	0x40026428
 8008bac:	40026088 	.word	0x40026088
 8008bb0:	40026488 	.word	0x40026488
 8008bb4:	40026040 	.word	0x40026040
 8008bb8:	40026440 	.word	0x40026440
 8008bbc:	400260a0 	.word	0x400260a0
 8008bc0:	400264a0 	.word	0x400264a0
 8008bc4:	40026458 	.word	0x40026458
 8008bc8:	40026400 	.word	0x40026400
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	461a      	mov	r2, r3
 8008bd2:	4b8c      	ldr	r3, [pc, #560]	; (8008e04 <HAL_DMA_IRQHandler+0x2da8>)
 8008bd4:	429a      	cmp	r2, r3
 8008bd6:	d960      	bls.n	8008c9a <HAL_DMA_IRQHandler+0x2c3e>
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	4a8a      	ldr	r2, [pc, #552]	; (8008e08 <HAL_DMA_IRQHandler+0x2dac>)
 8008bde:	4293      	cmp	r3, r2
 8008be0:	d057      	beq.n	8008c92 <HAL_DMA_IRQHandler+0x2c36>
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	4a89      	ldr	r2, [pc, #548]	; (8008e0c <HAL_DMA_IRQHandler+0x2db0>)
 8008be8:	4293      	cmp	r3, r2
 8008bea:	d050      	beq.n	8008c8e <HAL_DMA_IRQHandler+0x2c32>
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	4a87      	ldr	r2, [pc, #540]	; (8008e10 <HAL_DMA_IRQHandler+0x2db4>)
 8008bf2:	4293      	cmp	r3, r2
 8008bf4:	d049      	beq.n	8008c8a <HAL_DMA_IRQHandler+0x2c2e>
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	4a86      	ldr	r2, [pc, #536]	; (8008e14 <HAL_DMA_IRQHandler+0x2db8>)
 8008bfc:	4293      	cmp	r3, r2
 8008bfe:	d042      	beq.n	8008c86 <HAL_DMA_IRQHandler+0x2c2a>
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	4a84      	ldr	r2, [pc, #528]	; (8008e18 <HAL_DMA_IRQHandler+0x2dbc>)
 8008c06:	4293      	cmp	r3, r2
 8008c08:	d03a      	beq.n	8008c80 <HAL_DMA_IRQHandler+0x2c24>
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	4a83      	ldr	r2, [pc, #524]	; (8008e1c <HAL_DMA_IRQHandler+0x2dc0>)
 8008c10:	4293      	cmp	r3, r2
 8008c12:	d032      	beq.n	8008c7a <HAL_DMA_IRQHandler+0x2c1e>
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	4a81      	ldr	r2, [pc, #516]	; (8008e20 <HAL_DMA_IRQHandler+0x2dc4>)
 8008c1a:	4293      	cmp	r3, r2
 8008c1c:	d02a      	beq.n	8008c74 <HAL_DMA_IRQHandler+0x2c18>
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	4a80      	ldr	r2, [pc, #512]	; (8008e24 <HAL_DMA_IRQHandler+0x2dc8>)
 8008c24:	4293      	cmp	r3, r2
 8008c26:	d022      	beq.n	8008c6e <HAL_DMA_IRQHandler+0x2c12>
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	4a7e      	ldr	r2, [pc, #504]	; (8008e28 <HAL_DMA_IRQHandler+0x2dcc>)
 8008c2e:	4293      	cmp	r3, r2
 8008c30:	d01a      	beq.n	8008c68 <HAL_DMA_IRQHandler+0x2c0c>
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	4a7d      	ldr	r2, [pc, #500]	; (8008e2c <HAL_DMA_IRQHandler+0x2dd0>)
 8008c38:	4293      	cmp	r3, r2
 8008c3a:	d012      	beq.n	8008c62 <HAL_DMA_IRQHandler+0x2c06>
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	4a7b      	ldr	r2, [pc, #492]	; (8008e30 <HAL_DMA_IRQHandler+0x2dd4>)
 8008c42:	4293      	cmp	r3, r2
 8008c44:	d00a      	beq.n	8008c5c <HAL_DMA_IRQHandler+0x2c00>
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	4a7a      	ldr	r2, [pc, #488]	; (8008e34 <HAL_DMA_IRQHandler+0x2dd8>)
 8008c4c:	4293      	cmp	r3, r2
 8008c4e:	d102      	bne.n	8008c56 <HAL_DMA_IRQHandler+0x2bfa>
 8008c50:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008c54:	e01e      	b.n	8008c94 <HAL_DMA_IRQHandler+0x2c38>
 8008c56:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008c5a:	e01b      	b.n	8008c94 <HAL_DMA_IRQHandler+0x2c38>
 8008c5c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008c60:	e018      	b.n	8008c94 <HAL_DMA_IRQHandler+0x2c38>
 8008c62:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008c66:	e015      	b.n	8008c94 <HAL_DMA_IRQHandler+0x2c38>
 8008c68:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008c6c:	e012      	b.n	8008c94 <HAL_DMA_IRQHandler+0x2c38>
 8008c6e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008c72:	e00f      	b.n	8008c94 <HAL_DMA_IRQHandler+0x2c38>
 8008c74:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008c78:	e00c      	b.n	8008c94 <HAL_DMA_IRQHandler+0x2c38>
 8008c7a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008c7e:	e009      	b.n	8008c94 <HAL_DMA_IRQHandler+0x2c38>
 8008c80:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008c84:	e006      	b.n	8008c94 <HAL_DMA_IRQHandler+0x2c38>
 8008c86:	2320      	movs	r3, #32
 8008c88:	e004      	b.n	8008c94 <HAL_DMA_IRQHandler+0x2c38>
 8008c8a:	2320      	movs	r3, #32
 8008c8c:	e002      	b.n	8008c94 <HAL_DMA_IRQHandler+0x2c38>
 8008c8e:	2320      	movs	r3, #32
 8008c90:	e000      	b.n	8008c94 <HAL_DMA_IRQHandler+0x2c38>
 8008c92:	2320      	movs	r3, #32
 8008c94:	4a68      	ldr	r2, [pc, #416]	; (8008e38 <HAL_DMA_IRQHandler+0x2ddc>)
 8008c96:	6093      	str	r3, [r2, #8]
 8008c98:	e0e6      	b.n	8008e68 <HAL_DMA_IRQHandler+0x2e0c>
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	461a      	mov	r2, r3
 8008ca0:	4b66      	ldr	r3, [pc, #408]	; (8008e3c <HAL_DMA_IRQHandler+0x2de0>)
 8008ca2:	429a      	cmp	r2, r3
 8008ca4:	d960      	bls.n	8008d68 <HAL_DMA_IRQHandler+0x2d0c>
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	4a57      	ldr	r2, [pc, #348]	; (8008e08 <HAL_DMA_IRQHandler+0x2dac>)
 8008cac:	4293      	cmp	r3, r2
 8008cae:	d057      	beq.n	8008d60 <HAL_DMA_IRQHandler+0x2d04>
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	4a55      	ldr	r2, [pc, #340]	; (8008e0c <HAL_DMA_IRQHandler+0x2db0>)
 8008cb6:	4293      	cmp	r3, r2
 8008cb8:	d050      	beq.n	8008d5c <HAL_DMA_IRQHandler+0x2d00>
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	4a54      	ldr	r2, [pc, #336]	; (8008e10 <HAL_DMA_IRQHandler+0x2db4>)
 8008cc0:	4293      	cmp	r3, r2
 8008cc2:	d049      	beq.n	8008d58 <HAL_DMA_IRQHandler+0x2cfc>
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	4a52      	ldr	r2, [pc, #328]	; (8008e14 <HAL_DMA_IRQHandler+0x2db8>)
 8008cca:	4293      	cmp	r3, r2
 8008ccc:	d042      	beq.n	8008d54 <HAL_DMA_IRQHandler+0x2cf8>
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	4a51      	ldr	r2, [pc, #324]	; (8008e18 <HAL_DMA_IRQHandler+0x2dbc>)
 8008cd4:	4293      	cmp	r3, r2
 8008cd6:	d03a      	beq.n	8008d4e <HAL_DMA_IRQHandler+0x2cf2>
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	4a4f      	ldr	r2, [pc, #316]	; (8008e1c <HAL_DMA_IRQHandler+0x2dc0>)
 8008cde:	4293      	cmp	r3, r2
 8008ce0:	d032      	beq.n	8008d48 <HAL_DMA_IRQHandler+0x2cec>
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	4a4e      	ldr	r2, [pc, #312]	; (8008e20 <HAL_DMA_IRQHandler+0x2dc4>)
 8008ce8:	4293      	cmp	r3, r2
 8008cea:	d02a      	beq.n	8008d42 <HAL_DMA_IRQHandler+0x2ce6>
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	4a4c      	ldr	r2, [pc, #304]	; (8008e24 <HAL_DMA_IRQHandler+0x2dc8>)
 8008cf2:	4293      	cmp	r3, r2
 8008cf4:	d022      	beq.n	8008d3c <HAL_DMA_IRQHandler+0x2ce0>
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	4a4b      	ldr	r2, [pc, #300]	; (8008e28 <HAL_DMA_IRQHandler+0x2dcc>)
 8008cfc:	4293      	cmp	r3, r2
 8008cfe:	d01a      	beq.n	8008d36 <HAL_DMA_IRQHandler+0x2cda>
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	4a49      	ldr	r2, [pc, #292]	; (8008e2c <HAL_DMA_IRQHandler+0x2dd0>)
 8008d06:	4293      	cmp	r3, r2
 8008d08:	d012      	beq.n	8008d30 <HAL_DMA_IRQHandler+0x2cd4>
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	4a48      	ldr	r2, [pc, #288]	; (8008e30 <HAL_DMA_IRQHandler+0x2dd4>)
 8008d10:	4293      	cmp	r3, r2
 8008d12:	d00a      	beq.n	8008d2a <HAL_DMA_IRQHandler+0x2cce>
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	4a46      	ldr	r2, [pc, #280]	; (8008e34 <HAL_DMA_IRQHandler+0x2dd8>)
 8008d1a:	4293      	cmp	r3, r2
 8008d1c:	d102      	bne.n	8008d24 <HAL_DMA_IRQHandler+0x2cc8>
 8008d1e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008d22:	e01e      	b.n	8008d62 <HAL_DMA_IRQHandler+0x2d06>
 8008d24:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008d28:	e01b      	b.n	8008d62 <HAL_DMA_IRQHandler+0x2d06>
 8008d2a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008d2e:	e018      	b.n	8008d62 <HAL_DMA_IRQHandler+0x2d06>
 8008d30:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008d34:	e015      	b.n	8008d62 <HAL_DMA_IRQHandler+0x2d06>
 8008d36:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008d3a:	e012      	b.n	8008d62 <HAL_DMA_IRQHandler+0x2d06>
 8008d3c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008d40:	e00f      	b.n	8008d62 <HAL_DMA_IRQHandler+0x2d06>
 8008d42:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008d46:	e00c      	b.n	8008d62 <HAL_DMA_IRQHandler+0x2d06>
 8008d48:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008d4c:	e009      	b.n	8008d62 <HAL_DMA_IRQHandler+0x2d06>
 8008d4e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008d52:	e006      	b.n	8008d62 <HAL_DMA_IRQHandler+0x2d06>
 8008d54:	2320      	movs	r3, #32
 8008d56:	e004      	b.n	8008d62 <HAL_DMA_IRQHandler+0x2d06>
 8008d58:	2320      	movs	r3, #32
 8008d5a:	e002      	b.n	8008d62 <HAL_DMA_IRQHandler+0x2d06>
 8008d5c:	2320      	movs	r3, #32
 8008d5e:	e000      	b.n	8008d62 <HAL_DMA_IRQHandler+0x2d06>
 8008d60:	2320      	movs	r3, #32
 8008d62:	4a37      	ldr	r2, [pc, #220]	; (8008e40 <HAL_DMA_IRQHandler+0x2de4>)
 8008d64:	60d3      	str	r3, [r2, #12]
 8008d66:	e07f      	b.n	8008e68 <HAL_DMA_IRQHandler+0x2e0c>
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	4a26      	ldr	r2, [pc, #152]	; (8008e08 <HAL_DMA_IRQHandler+0x2dac>)
 8008d6e:	4293      	cmp	r3, r2
 8008d70:	d077      	beq.n	8008e62 <HAL_DMA_IRQHandler+0x2e06>
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	4a25      	ldr	r2, [pc, #148]	; (8008e0c <HAL_DMA_IRQHandler+0x2db0>)
 8008d78:	4293      	cmp	r3, r2
 8008d7a:	d070      	beq.n	8008e5e <HAL_DMA_IRQHandler+0x2e02>
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	4a23      	ldr	r2, [pc, #140]	; (8008e10 <HAL_DMA_IRQHandler+0x2db4>)
 8008d82:	4293      	cmp	r3, r2
 8008d84:	d069      	beq.n	8008e5a <HAL_DMA_IRQHandler+0x2dfe>
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	4a22      	ldr	r2, [pc, #136]	; (8008e14 <HAL_DMA_IRQHandler+0x2db8>)
 8008d8c:	4293      	cmp	r3, r2
 8008d8e:	d062      	beq.n	8008e56 <HAL_DMA_IRQHandler+0x2dfa>
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	4a20      	ldr	r2, [pc, #128]	; (8008e18 <HAL_DMA_IRQHandler+0x2dbc>)
 8008d96:	4293      	cmp	r3, r2
 8008d98:	d05a      	beq.n	8008e50 <HAL_DMA_IRQHandler+0x2df4>
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	4a1f      	ldr	r2, [pc, #124]	; (8008e1c <HAL_DMA_IRQHandler+0x2dc0>)
 8008da0:	4293      	cmp	r3, r2
 8008da2:	d052      	beq.n	8008e4a <HAL_DMA_IRQHandler+0x2dee>
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	4a1d      	ldr	r2, [pc, #116]	; (8008e20 <HAL_DMA_IRQHandler+0x2dc4>)
 8008daa:	4293      	cmp	r3, r2
 8008dac:	d04a      	beq.n	8008e44 <HAL_DMA_IRQHandler+0x2de8>
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	4a1c      	ldr	r2, [pc, #112]	; (8008e24 <HAL_DMA_IRQHandler+0x2dc8>)
 8008db4:	4293      	cmp	r3, r2
 8008db6:	d022      	beq.n	8008dfe <HAL_DMA_IRQHandler+0x2da2>
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	4a1a      	ldr	r2, [pc, #104]	; (8008e28 <HAL_DMA_IRQHandler+0x2dcc>)
 8008dbe:	4293      	cmp	r3, r2
 8008dc0:	d01a      	beq.n	8008df8 <HAL_DMA_IRQHandler+0x2d9c>
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	4a19      	ldr	r2, [pc, #100]	; (8008e2c <HAL_DMA_IRQHandler+0x2dd0>)
 8008dc8:	4293      	cmp	r3, r2
 8008dca:	d012      	beq.n	8008df2 <HAL_DMA_IRQHandler+0x2d96>
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	4a17      	ldr	r2, [pc, #92]	; (8008e30 <HAL_DMA_IRQHandler+0x2dd4>)
 8008dd2:	4293      	cmp	r3, r2
 8008dd4:	d00a      	beq.n	8008dec <HAL_DMA_IRQHandler+0x2d90>
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	4a16      	ldr	r2, [pc, #88]	; (8008e34 <HAL_DMA_IRQHandler+0x2dd8>)
 8008ddc:	4293      	cmp	r3, r2
 8008dde:	d102      	bne.n	8008de6 <HAL_DMA_IRQHandler+0x2d8a>
 8008de0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008de4:	e03e      	b.n	8008e64 <HAL_DMA_IRQHandler+0x2e08>
 8008de6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008dea:	e03b      	b.n	8008e64 <HAL_DMA_IRQHandler+0x2e08>
 8008dec:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008df0:	e038      	b.n	8008e64 <HAL_DMA_IRQHandler+0x2e08>
 8008df2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008df6:	e035      	b.n	8008e64 <HAL_DMA_IRQHandler+0x2e08>
 8008df8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008dfc:	e032      	b.n	8008e64 <HAL_DMA_IRQHandler+0x2e08>
 8008dfe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008e02:	e02f      	b.n	8008e64 <HAL_DMA_IRQHandler+0x2e08>
 8008e04:	400260b8 	.word	0x400260b8
 8008e08:	40026010 	.word	0x40026010
 8008e0c:	40026410 	.word	0x40026410
 8008e10:	40026070 	.word	0x40026070
 8008e14:	40026470 	.word	0x40026470
 8008e18:	40026028 	.word	0x40026028
 8008e1c:	40026428 	.word	0x40026428
 8008e20:	40026088 	.word	0x40026088
 8008e24:	40026488 	.word	0x40026488
 8008e28:	40026040 	.word	0x40026040
 8008e2c:	40026440 	.word	0x40026440
 8008e30:	400260a0 	.word	0x400260a0
 8008e34:	400264a0 	.word	0x400264a0
 8008e38:	40026400 	.word	0x40026400
 8008e3c:	40026058 	.word	0x40026058
 8008e40:	40026000 	.word	0x40026000
 8008e44:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008e48:	e00c      	b.n	8008e64 <HAL_DMA_IRQHandler+0x2e08>
 8008e4a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008e4e:	e009      	b.n	8008e64 <HAL_DMA_IRQHandler+0x2e08>
 8008e50:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008e54:	e006      	b.n	8008e64 <HAL_DMA_IRQHandler+0x2e08>
 8008e56:	2320      	movs	r3, #32
 8008e58:	e004      	b.n	8008e64 <HAL_DMA_IRQHandler+0x2e08>
 8008e5a:	2320      	movs	r3, #32
 8008e5c:	e002      	b.n	8008e64 <HAL_DMA_IRQHandler+0x2e08>
 8008e5e:	2320      	movs	r3, #32
 8008e60:	e000      	b.n	8008e64 <HAL_DMA_IRQHandler+0x2e08>
 8008e62:	2320      	movs	r3, #32
 8008e64:	4a0c      	ldr	r2, [pc, #48]	; (8008e98 <HAL_DMA_IRQHandler+0x2e3c>)
 8008e66:	6093      	str	r3, [r2, #8]
				hdma->ErrorCode |= HAL_DMA_ERROR_NONE;
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	64da      	str	r2, [r3, #76]	; 0x4c
				hdma->State = HAL_DMA_STATE_READY_MEM0;
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	2211      	movs	r2, #17
 8008e74:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
				__HAL_UNLOCK(hdma);
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	2200      	movs	r2, #0
 8008e7c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
				if (hdma->XferCpltCallback != NULL) {
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d003      	beq.n	8008e90 <HAL_DMA_IRQHandler+0x2e34>
					hdma->XferCpltCallback(hdma);
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e8c:	6878      	ldr	r0, [r7, #4]
 8008e8e:	4798      	blx	r3
}
 8008e90:	bf00      	nop
 8008e92:	3708      	adds	r7, #8
 8008e94:	46bd      	mov	sp, r7
 8008e96:	bd80      	pop	{r7, pc}
 8008e98:	40026000 	.word	0x40026000

08008e9c <DMA_SetConfig>:
 * @param  DstAddress: The destination memory Buffer address
 * @param  DataLength: The length of data to be transferred from source to destination
 * @retval HAL status
 */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress,
		uint32_t DstAddress, uint32_t DataLength) {
 8008e9c:	b480      	push	{r7}
 8008e9e:	b085      	sub	sp, #20
 8008ea0:	af00      	add	r7, sp, #0
 8008ea2:	60f8      	str	r0, [r7, #12]
 8008ea4:	60b9      	str	r1, [r7, #8]
 8008ea6:	607a      	str	r2, [r7, #4]
 8008ea8:	603b      	str	r3, [r7, #0]
	/* Clear DBM bit */
	hdma->Instance->CR &= (uint32_t) (~DMA_SxCR_DBM);
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	681a      	ldr	r2, [r3, #0]
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008eb8:	601a      	str	r2, [r3, #0]

	/* Configure DMA Stream data length */
	hdma->Instance->NDTR = DataLength;
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	683a      	ldr	r2, [r7, #0]
 8008ec0:	605a      	str	r2, [r3, #4]

	/* Peripheral to Memory */
	if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH) {
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	689b      	ldr	r3, [r3, #8]
 8008ec6:	2b40      	cmp	r3, #64	; 0x40
 8008ec8:	d108      	bne.n	8008edc <DMA_SetConfig+0x40>
		/* Configure DMA Stream destination address */
		hdma->Instance->PAR = DstAddress;
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	687a      	ldr	r2, [r7, #4]
 8008ed0:	609a      	str	r2, [r3, #8]

		/* Configure DMA Stream source address */
		hdma->Instance->M0AR = SrcAddress;
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	68ba      	ldr	r2, [r7, #8]
 8008ed8:	60da      	str	r2, [r3, #12]
		hdma->Instance->PAR = SrcAddress;

		/* Configure DMA Stream destination address */
		hdma->Instance->M0AR = DstAddress;
	}
}
 8008eda:	e007      	b.n	8008eec <DMA_SetConfig+0x50>
		hdma->Instance->PAR = SrcAddress;
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	68ba      	ldr	r2, [r7, #8]
 8008ee2:	609a      	str	r2, [r3, #8]
		hdma->Instance->M0AR = DstAddress;
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	687a      	ldr	r2, [r7, #4]
 8008eea:	60da      	str	r2, [r3, #12]
}
 8008eec:	bf00      	nop
 8008eee:	3714      	adds	r7, #20
 8008ef0:	46bd      	mov	sp, r7
 8008ef2:	bc80      	pop	{r7}
 8008ef4:	4770      	bx	lr

08008ef6 <HAL_DMAEx_MultiBufferStart_IT>:
 * @param  DataLength: The length of data to be transferred from source to destination
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma,
		uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress,
		uint32_t DataLength) {
 8008ef6:	b580      	push	{r7, lr}
 8008ef8:	b084      	sub	sp, #16
 8008efa:	af00      	add	r7, sp, #0
 8008efc:	60f8      	str	r0, [r7, #12]
 8008efe:	60b9      	str	r1, [r7, #8]
 8008f00:	607a      	str	r2, [r7, #4]
 8008f02:	603b      	str	r3, [r7, #0]
	/* Process Locked */
	__HAL_LOCK(hdma);
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008f0a:	2b01      	cmp	r3, #1
 8008f0c:	d101      	bne.n	8008f12 <HAL_DMAEx_MultiBufferStart_IT+0x1c>
 8008f0e:	2302      	movs	r3, #2
 8008f10:	e065      	b.n	8008fde <HAL_DMAEx_MultiBufferStart_IT+0xe8>
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	2201      	movs	r2, #1
 8008f16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

	/* Current memory buffer used is Memory 0 */
	if ((hdma->Instance->CR & DMA_SxCR_CT) == 0) {
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d104      	bne.n	8008f32 <HAL_DMAEx_MultiBufferStart_IT+0x3c>
		hdma->State = HAL_DMA_STATE_BUSY_MEM0;
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	2212      	movs	r2, #18
 8008f2c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8008f30:	e00a      	b.n	8008f48 <HAL_DMAEx_MultiBufferStart_IT+0x52>
	}
	/* Current memory buffer used is Memory 1 */
	else if ((hdma->Instance->CR & DMA_SxCR_CT) != 0) {
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d003      	beq.n	8008f48 <HAL_DMAEx_MultiBufferStart_IT+0x52>
		hdma->State = HAL_DMA_STATE_BUSY_MEM1;
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	2222      	movs	r2, #34	; 0x22
 8008f44:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	/* Check the parameters */
	assert_param(IS_DMA_BUFFER_SIZE(DataLength));

	/* Disable the peripheral */
	__HAL_DMA_DISABLE(hdma);
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	681a      	ldr	r2, [r3, #0]
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	f022 0201 	bic.w	r2, r2, #1
 8008f56:	601a      	str	r2, [r3, #0]

	/* Enable the Double buffer mode */
	hdma->Instance->CR |= (uint32_t) DMA_SxCR_DBM;
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	681a      	ldr	r2, [r3, #0]
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8008f66:	601a      	str	r2, [r3, #0]

	/* Configure DMA Stream destination address */
	hdma->Instance->M1AR = SecondMemAddress;
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	683a      	ldr	r2, [r7, #0]
 8008f6e:	611a      	str	r2, [r3, #16]

	/* Configure the source, destination address and the data length */
	DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008f70:	69bb      	ldr	r3, [r7, #24]
 8008f72:	687a      	ldr	r2, [r7, #4]
 8008f74:	68b9      	ldr	r1, [r7, #8]
 8008f76:	68f8      	ldr	r0, [r7, #12]
 8008f78:	f000 f84e 	bl	8009018 <DMA_MultiBufferSetConfig>

	/* Enable the transfer complete interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_TC);
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	681a      	ldr	r2, [r3, #0]
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	f042 0210 	orr.w	r2, r2, #16
 8008f8a:	601a      	str	r2, [r3, #0]

	/* Enable the Half transfer interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	681a      	ldr	r2, [r3, #0]
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	f042 0208 	orr.w	r2, r2, #8
 8008f9a:	601a      	str	r2, [r3, #0]

	/* Enable the transfer Error interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_TE);
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	681a      	ldr	r2, [r3, #0]
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	f042 0204 	orr.w	r2, r2, #4
 8008faa:	601a      	str	r2, [r3, #0]

	/* Enable the fifo Error interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_FE);
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	695a      	ldr	r2, [r3, #20]
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008fba:	615a      	str	r2, [r3, #20]

	/* Enable the direct mode Error interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_DME);
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	681a      	ldr	r2, [r3, #0]
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	f042 0202 	orr.w	r2, r2, #2
 8008fca:	601a      	str	r2, [r3, #0]

	/* Enable the peripheral */
	__HAL_DMA_ENABLE(hdma);
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	681a      	ldr	r2, [r3, #0]
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	f042 0201 	orr.w	r2, r2, #1
 8008fda:	601a      	str	r2, [r3, #0]

	return HAL_OK;
 8008fdc:	2300      	movs	r3, #0
}
 8008fde:	4618      	mov	r0, r3
 8008fe0:	3710      	adds	r7, #16
 8008fe2:	46bd      	mov	sp, r7
 8008fe4:	bd80      	pop	{r7, pc}

08008fe6 <HAL_DMAEx_ChangeMemory>:
 *         MEMORY1 and the MEMORY1 address can be changed only when the current 
 *         transfer use MEMORY0.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DMAEx_ChangeMemory(DMA_HandleTypeDef *hdma,
		uint32_t Address, HAL_DMA_MemoryTypeDef memory) {
 8008fe6:	b480      	push	{r7}
 8008fe8:	b085      	sub	sp, #20
 8008fea:	af00      	add	r7, sp, #0
 8008fec:	60f8      	str	r0, [r7, #12]
 8008fee:	60b9      	str	r1, [r7, #8]
 8008ff0:	4613      	mov	r3, r2
 8008ff2:	71fb      	strb	r3, [r7, #7]
	if (memory == MEMORY0) {
 8008ff4:	79fb      	ldrb	r3, [r7, #7]
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d104      	bne.n	8009004 <HAL_DMAEx_ChangeMemory+0x1e>
		/* change the memory0 address */
		hdma->Instance->M0AR = Address;
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	68ba      	ldr	r2, [r7, #8]
 8009000:	60da      	str	r2, [r3, #12]
 8009002:	e003      	b.n	800900c <HAL_DMAEx_ChangeMemory+0x26>
	} else {
		/* change the memory1 address */
		hdma->Instance->M1AR = Address;
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	68ba      	ldr	r2, [r7, #8]
 800900a:	611a      	str	r2, [r3, #16]
	}

	return HAL_OK;
 800900c:	2300      	movs	r3, #0
}
 800900e:	4618      	mov	r0, r3
 8009010:	3714      	adds	r7, #20
 8009012:	46bd      	mov	sp, r7
 8009014:	bc80      	pop	{r7}
 8009016:	4770      	bx	lr

08009018 <DMA_MultiBufferSetConfig>:
 * @param  DstAddress: The destination memory Buffer address
 * @param  DataLength: The length of data to be transferred from source to destination
 * @retval HAL status
 */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma,
		uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength) {
 8009018:	b480      	push	{r7}
 800901a:	b085      	sub	sp, #20
 800901c:	af00      	add	r7, sp, #0
 800901e:	60f8      	str	r0, [r7, #12]
 8009020:	60b9      	str	r1, [r7, #8]
 8009022:	607a      	str	r2, [r7, #4]
 8009024:	603b      	str	r3, [r7, #0]
	/* Configure DMA Stream data length */
	hdma->Instance->NDTR = DataLength;
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	683a      	ldr	r2, [r7, #0]
 800902c:	605a      	str	r2, [r3, #4]

	/* Peripheral to Memory */
	if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH) {
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	689b      	ldr	r3, [r3, #8]
 8009032:	2b40      	cmp	r3, #64	; 0x40
 8009034:	d108      	bne.n	8009048 <DMA_MultiBufferSetConfig+0x30>
		/* Configure DMA Stream destination address */
		hdma->Instance->PAR = DstAddress;
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	687a      	ldr	r2, [r7, #4]
 800903c:	609a      	str	r2, [r3, #8]

		/* Configure DMA Stream source address */
		hdma->Instance->M0AR = SrcAddress;
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	68ba      	ldr	r2, [r7, #8]
 8009044:	60da      	str	r2, [r3, #12]
		hdma->Instance->PAR = SrcAddress;

		/* Configure DMA Stream destination address */
		hdma->Instance->M0AR = DstAddress;
	}
}
 8009046:	e007      	b.n	8009058 <DMA_MultiBufferSetConfig+0x40>
		hdma->Instance->PAR = SrcAddress;
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	68ba      	ldr	r2, [r7, #8]
 800904e:	609a      	str	r2, [r3, #8]
		hdma->Instance->M0AR = DstAddress;
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	687a      	ldr	r2, [r7, #4]
 8009056:	60da      	str	r2, [r3, #12]
}
 8009058:	bf00      	nop
 800905a:	3714      	adds	r7, #20
 800905c:	46bd      	mov	sp, r7
 800905e:	bc80      	pop	{r7}
 8009060:	4770      	bx	lr
	...

08009064 <HAL_GPIO_Init>:
 *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
 * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
 *         the configuration information for the specified GPIO peripheral.
 * @retval None
 */
void HAL_GPIO_Init(GPIO_TypeDef *GPIOx, GPIO_InitTypeDef *GPIO_Init) {
 8009064:	b480      	push	{r7}
 8009066:	b089      	sub	sp, #36	; 0x24
 8009068:	af00      	add	r7, sp, #0
 800906a:	6078      	str	r0, [r7, #4]
 800906c:	6039      	str	r1, [r7, #0]
	uint32_t position;
	uint32_t ioposition = 0x00;
 800906e:	2300      	movs	r3, #0
 8009070:	617b      	str	r3, [r7, #20]
	uint32_t iocurrent = 0x00;
 8009072:	2300      	movs	r3, #0
 8009074:	613b      	str	r3, [r7, #16]
	uint32_t temp = 0x00;
 8009076:	2300      	movs	r3, #0
 8009078:	61bb      	str	r3, [r7, #24]
	assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
	assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
	assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

	/* Configure the port pins */
	for (position = 0; position < GPIO_NUMBER; position++) {
 800907a:	2300      	movs	r3, #0
 800907c:	61fb      	str	r3, [r7, #28]
 800907e:	e16f      	b.n	8009360 <HAL_GPIO_Init+0x2fc>
		/* Get the IO position */
		ioposition = ((uint32_t) 0x01) << position;
 8009080:	2201      	movs	r2, #1
 8009082:	69fb      	ldr	r3, [r7, #28]
 8009084:	fa02 f303 	lsl.w	r3, r2, r3
 8009088:	617b      	str	r3, [r7, #20]
		/* Get the current IO position */
		iocurrent = (uint32_t) (GPIO_Init->Pin) & ioposition;
 800908a:	683b      	ldr	r3, [r7, #0]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	697a      	ldr	r2, [r7, #20]
 8009090:	4013      	ands	r3, r2
 8009092:	613b      	str	r3, [r7, #16]

		if (iocurrent == ioposition) {
 8009094:	693a      	ldr	r2, [r7, #16]
 8009096:	697b      	ldr	r3, [r7, #20]
 8009098:	429a      	cmp	r2, r3
 800909a:	f040 815e 	bne.w	800935a <HAL_GPIO_Init+0x2f6>
			/*--------------------- GPIO Mode Configuration ------------------------*/
			/* In case of Alternate function mode selection */
			if ((GPIO_Init->Mode == GPIO_MODE_AF_PP)
 800909e:	683b      	ldr	r3, [r7, #0]
 80090a0:	685b      	ldr	r3, [r3, #4]
 80090a2:	2b02      	cmp	r3, #2
 80090a4:	d003      	beq.n	80090ae <HAL_GPIO_Init+0x4a>
					|| (GPIO_Init->Mode == GPIO_MODE_AF_OD)) {
 80090a6:	683b      	ldr	r3, [r7, #0]
 80090a8:	685b      	ldr	r3, [r3, #4]
 80090aa:	2b12      	cmp	r3, #18
 80090ac:	d123      	bne.n	80090f6 <HAL_GPIO_Init+0x92>
				/* Check the Alternate function parameter */
				assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
				/* Configure Alternate function mapped with the current IO */
				temp = GPIOx->AFR[position >> 3];
 80090ae:	69fb      	ldr	r3, [r7, #28]
 80090b0:	08da      	lsrs	r2, r3, #3
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	3208      	adds	r2, #8
 80090b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090ba:	61bb      	str	r3, [r7, #24]
				temp &= ~((uint32_t) 0xF
						<< ((uint32_t) (position & (uint32_t) 0x07) * 4));
 80090bc:	69fb      	ldr	r3, [r7, #28]
 80090be:	f003 0307 	and.w	r3, r3, #7
 80090c2:	009b      	lsls	r3, r3, #2
 80090c4:	220f      	movs	r2, #15
 80090c6:	fa02 f303 	lsl.w	r3, r2, r3
				temp &= ~((uint32_t) 0xF
 80090ca:	43db      	mvns	r3, r3
 80090cc:	69ba      	ldr	r2, [r7, #24]
 80090ce:	4013      	ands	r3, r2
 80090d0:	61bb      	str	r3, [r7, #24]
				temp |= ((uint32_t) (GPIO_Init->Alternate)
 80090d2:	683b      	ldr	r3, [r7, #0]
 80090d4:	691a      	ldr	r2, [r3, #16]
						<< (((uint32_t) position & (uint32_t) 0x07) * 4));
 80090d6:	69fb      	ldr	r3, [r7, #28]
 80090d8:	f003 0307 	and.w	r3, r3, #7
 80090dc:	009b      	lsls	r3, r3, #2
 80090de:	fa02 f303 	lsl.w	r3, r2, r3
				temp |= ((uint32_t) (GPIO_Init->Alternate)
 80090e2:	69ba      	ldr	r2, [r7, #24]
 80090e4:	4313      	orrs	r3, r2
 80090e6:	61bb      	str	r3, [r7, #24]
				GPIOx->AFR[position >> 3] = temp;
 80090e8:	69fb      	ldr	r3, [r7, #28]
 80090ea:	08da      	lsrs	r2, r3, #3
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	3208      	adds	r2, #8
 80090f0:	69b9      	ldr	r1, [r7, #24]
 80090f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			}

			/* Configure IO Direction mode (Input, Output, Alternate or Analog) */
			temp = GPIOx->MODER;
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	61bb      	str	r3, [r7, #24]
			temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80090fc:	69fb      	ldr	r3, [r7, #28]
 80090fe:	005b      	lsls	r3, r3, #1
 8009100:	2203      	movs	r2, #3
 8009102:	fa02 f303 	lsl.w	r3, r2, r3
 8009106:	43db      	mvns	r3, r3
 8009108:	69ba      	ldr	r2, [r7, #24]
 800910a:	4013      	ands	r3, r2
 800910c:	61bb      	str	r3, [r7, #24]
			temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800910e:	683b      	ldr	r3, [r7, #0]
 8009110:	685b      	ldr	r3, [r3, #4]
 8009112:	f003 0203 	and.w	r2, r3, #3
 8009116:	69fb      	ldr	r3, [r7, #28]
 8009118:	005b      	lsls	r3, r3, #1
 800911a:	fa02 f303 	lsl.w	r3, r2, r3
 800911e:	69ba      	ldr	r2, [r7, #24]
 8009120:	4313      	orrs	r3, r2
 8009122:	61bb      	str	r3, [r7, #24]
			GPIOx->MODER = temp;
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	69ba      	ldr	r2, [r7, #24]
 8009128:	601a      	str	r2, [r3, #0]

			/* In case of Output or Alternate function mode selection */
			if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP)
 800912a:	683b      	ldr	r3, [r7, #0]
 800912c:	685b      	ldr	r3, [r3, #4]
 800912e:	2b01      	cmp	r3, #1
 8009130:	d00b      	beq.n	800914a <HAL_GPIO_Init+0xe6>
					|| (GPIO_Init->Mode == GPIO_MODE_AF_PP)
 8009132:	683b      	ldr	r3, [r7, #0]
 8009134:	685b      	ldr	r3, [r3, #4]
 8009136:	2b02      	cmp	r3, #2
 8009138:	d007      	beq.n	800914a <HAL_GPIO_Init+0xe6>
					|| (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD)
 800913a:	683b      	ldr	r3, [r7, #0]
 800913c:	685b      	ldr	r3, [r3, #4]
 800913e:	2b11      	cmp	r3, #17
 8009140:	d003      	beq.n	800914a <HAL_GPIO_Init+0xe6>
					|| (GPIO_Init->Mode == GPIO_MODE_AF_OD)) {
 8009142:	683b      	ldr	r3, [r7, #0]
 8009144:	685b      	ldr	r3, [r3, #4]
 8009146:	2b12      	cmp	r3, #18
 8009148:	d130      	bne.n	80091ac <HAL_GPIO_Init+0x148>
				/* Check the Speed parameter */
				assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
				/* Configure the IO Speed */
				temp = GPIOx->OSPEEDR;
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	689b      	ldr	r3, [r3, #8]
 800914e:	61bb      	str	r3, [r7, #24]
				temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8009150:	69fb      	ldr	r3, [r7, #28]
 8009152:	005b      	lsls	r3, r3, #1
 8009154:	2203      	movs	r2, #3
 8009156:	fa02 f303 	lsl.w	r3, r2, r3
 800915a:	43db      	mvns	r3, r3
 800915c:	69ba      	ldr	r2, [r7, #24]
 800915e:	4013      	ands	r3, r2
 8009160:	61bb      	str	r3, [r7, #24]
				temp |= (GPIO_Init->Speed << (position * 2));
 8009162:	683b      	ldr	r3, [r7, #0]
 8009164:	68da      	ldr	r2, [r3, #12]
 8009166:	69fb      	ldr	r3, [r7, #28]
 8009168:	005b      	lsls	r3, r3, #1
 800916a:	fa02 f303 	lsl.w	r3, r2, r3
 800916e:	69ba      	ldr	r2, [r7, #24]
 8009170:	4313      	orrs	r3, r2
 8009172:	61bb      	str	r3, [r7, #24]
				GPIOx->OSPEEDR = temp;
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	69ba      	ldr	r2, [r7, #24]
 8009178:	609a      	str	r2, [r3, #8]

				/* Configure the IO Output Type */
				temp = GPIOx->OTYPER;
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	685b      	ldr	r3, [r3, #4]
 800917e:	61bb      	str	r3, [r7, #24]
				temp &= ~(GPIO_OTYPER_OT_0 << position);
 8009180:	2201      	movs	r2, #1
 8009182:	69fb      	ldr	r3, [r7, #28]
 8009184:	fa02 f303 	lsl.w	r3, r2, r3
 8009188:	43db      	mvns	r3, r3
 800918a:	69ba      	ldr	r2, [r7, #24]
 800918c:	4013      	ands	r3, r2
 800918e:	61bb      	str	r3, [r7, #24]
				temp |=
						(((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8009190:	683b      	ldr	r3, [r7, #0]
 8009192:	685b      	ldr	r3, [r3, #4]
 8009194:	091b      	lsrs	r3, r3, #4
 8009196:	f003 0201 	and.w	r2, r3, #1
 800919a:	69fb      	ldr	r3, [r7, #28]
 800919c:	fa02 f303 	lsl.w	r3, r2, r3
				temp |=
 80091a0:	69ba      	ldr	r2, [r7, #24]
 80091a2:	4313      	orrs	r3, r2
 80091a4:	61bb      	str	r3, [r7, #24]
				GPIOx->OTYPER = temp;
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	69ba      	ldr	r2, [r7, #24]
 80091aa:	605a      	str	r2, [r3, #4]
			}

			/* Activate the Pull-up or Pull down resistor for the current IO */
			temp = GPIOx->PUPDR;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	68db      	ldr	r3, [r3, #12]
 80091b0:	61bb      	str	r3, [r7, #24]
			temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80091b2:	69fb      	ldr	r3, [r7, #28]
 80091b4:	005b      	lsls	r3, r3, #1
 80091b6:	2203      	movs	r2, #3
 80091b8:	fa02 f303 	lsl.w	r3, r2, r3
 80091bc:	43db      	mvns	r3, r3
 80091be:	69ba      	ldr	r2, [r7, #24]
 80091c0:	4013      	ands	r3, r2
 80091c2:	61bb      	str	r3, [r7, #24]
			temp |= ((GPIO_Init->Pull) << (position * 2));
 80091c4:	683b      	ldr	r3, [r7, #0]
 80091c6:	689a      	ldr	r2, [r3, #8]
 80091c8:	69fb      	ldr	r3, [r7, #28]
 80091ca:	005b      	lsls	r3, r3, #1
 80091cc:	fa02 f303 	lsl.w	r3, r2, r3
 80091d0:	69ba      	ldr	r2, [r7, #24]
 80091d2:	4313      	orrs	r3, r2
 80091d4:	61bb      	str	r3, [r7, #24]
			GPIOx->PUPDR = temp;
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	69ba      	ldr	r2, [r7, #24]
 80091da:	60da      	str	r2, [r3, #12]

			/*--------------------- EXTI Mode Configuration ------------------------*/
			/* Configure the External Interrupt or event for the current IO */
			if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) {
 80091dc:	683b      	ldr	r3, [r7, #0]
 80091de:	685b      	ldr	r3, [r3, #4]
 80091e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	f000 80b8 	beq.w	800935a <HAL_GPIO_Init+0x2f6>
				/* Enable SYSCFG Clock */
				__HAL_RCC_SYSCFG_CLK_ENABLE();
 80091ea:	4b62      	ldr	r3, [pc, #392]	; (8009374 <HAL_GPIO_Init+0x310>)
 80091ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80091ee:	4a61      	ldr	r2, [pc, #388]	; (8009374 <HAL_GPIO_Init+0x310>)
 80091f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80091f4:	6453      	str	r3, [r2, #68]	; 0x44
 80091f6:	4b5f      	ldr	r3, [pc, #380]	; (8009374 <HAL_GPIO_Init+0x310>)
 80091f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80091fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80091fe:	60fb      	str	r3, [r7, #12]
 8009200:	68fb      	ldr	r3, [r7, #12]

				temp = SYSCFG->EXTICR[position >> 2];
 8009202:	4a5d      	ldr	r2, [pc, #372]	; (8009378 <HAL_GPIO_Init+0x314>)
 8009204:	69fb      	ldr	r3, [r7, #28]
 8009206:	089b      	lsrs	r3, r3, #2
 8009208:	3302      	adds	r3, #2
 800920a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800920e:	61bb      	str	r3, [r7, #24]
				temp &= ~(((uint32_t) 0x0F) << (4 * (position & 0x03)));
 8009210:	69fb      	ldr	r3, [r7, #28]
 8009212:	f003 0303 	and.w	r3, r3, #3
 8009216:	009b      	lsls	r3, r3, #2
 8009218:	220f      	movs	r2, #15
 800921a:	fa02 f303 	lsl.w	r3, r2, r3
 800921e:	43db      	mvns	r3, r3
 8009220:	69ba      	ldr	r2, [r7, #24]
 8009222:	4013      	ands	r3, r2
 8009224:	61bb      	str	r3, [r7, #24]
				temp |= ((uint32_t) (GPIO_GET_INDEX(GPIOx))
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	4a54      	ldr	r2, [pc, #336]	; (800937c <HAL_GPIO_Init+0x318>)
 800922a:	4293      	cmp	r3, r2
 800922c:	d031      	beq.n	8009292 <HAL_GPIO_Init+0x22e>
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	4a53      	ldr	r2, [pc, #332]	; (8009380 <HAL_GPIO_Init+0x31c>)
 8009232:	4293      	cmp	r3, r2
 8009234:	d02b      	beq.n	800928e <HAL_GPIO_Init+0x22a>
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	4a52      	ldr	r2, [pc, #328]	; (8009384 <HAL_GPIO_Init+0x320>)
 800923a:	4293      	cmp	r3, r2
 800923c:	d025      	beq.n	800928a <HAL_GPIO_Init+0x226>
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	4a51      	ldr	r2, [pc, #324]	; (8009388 <HAL_GPIO_Init+0x324>)
 8009242:	4293      	cmp	r3, r2
 8009244:	d01f      	beq.n	8009286 <HAL_GPIO_Init+0x222>
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	4a50      	ldr	r2, [pc, #320]	; (800938c <HAL_GPIO_Init+0x328>)
 800924a:	4293      	cmp	r3, r2
 800924c:	d019      	beq.n	8009282 <HAL_GPIO_Init+0x21e>
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	4a4f      	ldr	r2, [pc, #316]	; (8009390 <HAL_GPIO_Init+0x32c>)
 8009252:	4293      	cmp	r3, r2
 8009254:	d013      	beq.n	800927e <HAL_GPIO_Init+0x21a>
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	4a4e      	ldr	r2, [pc, #312]	; (8009394 <HAL_GPIO_Init+0x330>)
 800925a:	4293      	cmp	r3, r2
 800925c:	d00d      	beq.n	800927a <HAL_GPIO_Init+0x216>
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	4a4d      	ldr	r2, [pc, #308]	; (8009398 <HAL_GPIO_Init+0x334>)
 8009262:	4293      	cmp	r3, r2
 8009264:	d007      	beq.n	8009276 <HAL_GPIO_Init+0x212>
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	4a4c      	ldr	r2, [pc, #304]	; (800939c <HAL_GPIO_Init+0x338>)
 800926a:	4293      	cmp	r3, r2
 800926c:	d101      	bne.n	8009272 <HAL_GPIO_Init+0x20e>
 800926e:	2308      	movs	r3, #8
 8009270:	e010      	b.n	8009294 <HAL_GPIO_Init+0x230>
 8009272:	2309      	movs	r3, #9
 8009274:	e00e      	b.n	8009294 <HAL_GPIO_Init+0x230>
 8009276:	2307      	movs	r3, #7
 8009278:	e00c      	b.n	8009294 <HAL_GPIO_Init+0x230>
 800927a:	2306      	movs	r3, #6
 800927c:	e00a      	b.n	8009294 <HAL_GPIO_Init+0x230>
 800927e:	2305      	movs	r3, #5
 8009280:	e008      	b.n	8009294 <HAL_GPIO_Init+0x230>
 8009282:	2304      	movs	r3, #4
 8009284:	e006      	b.n	8009294 <HAL_GPIO_Init+0x230>
 8009286:	2303      	movs	r3, #3
 8009288:	e004      	b.n	8009294 <HAL_GPIO_Init+0x230>
 800928a:	2302      	movs	r3, #2
 800928c:	e002      	b.n	8009294 <HAL_GPIO_Init+0x230>
 800928e:	2301      	movs	r3, #1
 8009290:	e000      	b.n	8009294 <HAL_GPIO_Init+0x230>
 8009292:	2300      	movs	r3, #0
						<< (4 * (position & 0x03)));
 8009294:	69fa      	ldr	r2, [r7, #28]
 8009296:	f002 0203 	and.w	r2, r2, #3
 800929a:	0092      	lsls	r2, r2, #2
 800929c:	4093      	lsls	r3, r2
				temp |= ((uint32_t) (GPIO_GET_INDEX(GPIOx))
 800929e:	69ba      	ldr	r2, [r7, #24]
 80092a0:	4313      	orrs	r3, r2
 80092a2:	61bb      	str	r3, [r7, #24]
				SYSCFG->EXTICR[position >> 2] = temp;
 80092a4:	4934      	ldr	r1, [pc, #208]	; (8009378 <HAL_GPIO_Init+0x314>)
 80092a6:	69fb      	ldr	r3, [r7, #28]
 80092a8:	089b      	lsrs	r3, r3, #2
 80092aa:	3302      	adds	r3, #2
 80092ac:	69ba      	ldr	r2, [r7, #24]
 80092ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

				/* Clear EXTI line configuration */
				temp = EXTI->IMR;
 80092b2:	4b3b      	ldr	r3, [pc, #236]	; (80093a0 <HAL_GPIO_Init+0x33c>)
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	61bb      	str	r3, [r7, #24]
				temp &= ~((uint32_t) iocurrent);
 80092b8:	693b      	ldr	r3, [r7, #16]
 80092ba:	43db      	mvns	r3, r3
 80092bc:	69ba      	ldr	r2, [r7, #24]
 80092be:	4013      	ands	r3, r2
 80092c0:	61bb      	str	r3, [r7, #24]
				if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT) {
 80092c2:	683b      	ldr	r3, [r7, #0]
 80092c4:	685b      	ldr	r3, [r3, #4]
 80092c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d003      	beq.n	80092d6 <HAL_GPIO_Init+0x272>
					temp |= iocurrent;
 80092ce:	69ba      	ldr	r2, [r7, #24]
 80092d0:	693b      	ldr	r3, [r7, #16]
 80092d2:	4313      	orrs	r3, r2
 80092d4:	61bb      	str	r3, [r7, #24]
				}
				EXTI->IMR = temp;
 80092d6:	4a32      	ldr	r2, [pc, #200]	; (80093a0 <HAL_GPIO_Init+0x33c>)
 80092d8:	69bb      	ldr	r3, [r7, #24]
 80092da:	6013      	str	r3, [r2, #0]

				temp = EXTI->EMR;
 80092dc:	4b30      	ldr	r3, [pc, #192]	; (80093a0 <HAL_GPIO_Init+0x33c>)
 80092de:	685b      	ldr	r3, [r3, #4]
 80092e0:	61bb      	str	r3, [r7, #24]
				temp &= ~((uint32_t) iocurrent);
 80092e2:	693b      	ldr	r3, [r7, #16]
 80092e4:	43db      	mvns	r3, r3
 80092e6:	69ba      	ldr	r2, [r7, #24]
 80092e8:	4013      	ands	r3, r2
 80092ea:	61bb      	str	r3, [r7, #24]
				if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT) {
 80092ec:	683b      	ldr	r3, [r7, #0]
 80092ee:	685b      	ldr	r3, [r3, #4]
 80092f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d003      	beq.n	8009300 <HAL_GPIO_Init+0x29c>
					temp |= iocurrent;
 80092f8:	69ba      	ldr	r2, [r7, #24]
 80092fa:	693b      	ldr	r3, [r7, #16]
 80092fc:	4313      	orrs	r3, r2
 80092fe:	61bb      	str	r3, [r7, #24]
				}
				EXTI->EMR = temp;
 8009300:	4a27      	ldr	r2, [pc, #156]	; (80093a0 <HAL_GPIO_Init+0x33c>)
 8009302:	69bb      	ldr	r3, [r7, #24]
 8009304:	6053      	str	r3, [r2, #4]

				/* Clear Rising Falling edge configuration */
				temp = EXTI->RTSR;
 8009306:	4b26      	ldr	r3, [pc, #152]	; (80093a0 <HAL_GPIO_Init+0x33c>)
 8009308:	689b      	ldr	r3, [r3, #8]
 800930a:	61bb      	str	r3, [r7, #24]
				temp &= ~((uint32_t) iocurrent);
 800930c:	693b      	ldr	r3, [r7, #16]
 800930e:	43db      	mvns	r3, r3
 8009310:	69ba      	ldr	r2, [r7, #24]
 8009312:	4013      	ands	r3, r2
 8009314:	61bb      	str	r3, [r7, #24]
				if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE) {
 8009316:	683b      	ldr	r3, [r7, #0]
 8009318:	685b      	ldr	r3, [r3, #4]
 800931a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800931e:	2b00      	cmp	r3, #0
 8009320:	d003      	beq.n	800932a <HAL_GPIO_Init+0x2c6>
					temp |= iocurrent;
 8009322:	69ba      	ldr	r2, [r7, #24]
 8009324:	693b      	ldr	r3, [r7, #16]
 8009326:	4313      	orrs	r3, r2
 8009328:	61bb      	str	r3, [r7, #24]
				}
				EXTI->RTSR = temp;
 800932a:	4a1d      	ldr	r2, [pc, #116]	; (80093a0 <HAL_GPIO_Init+0x33c>)
 800932c:	69bb      	ldr	r3, [r7, #24]
 800932e:	6093      	str	r3, [r2, #8]

				temp = EXTI->FTSR;
 8009330:	4b1b      	ldr	r3, [pc, #108]	; (80093a0 <HAL_GPIO_Init+0x33c>)
 8009332:	68db      	ldr	r3, [r3, #12]
 8009334:	61bb      	str	r3, [r7, #24]
				temp &= ~((uint32_t) iocurrent);
 8009336:	693b      	ldr	r3, [r7, #16]
 8009338:	43db      	mvns	r3, r3
 800933a:	69ba      	ldr	r2, [r7, #24]
 800933c:	4013      	ands	r3, r2
 800933e:	61bb      	str	r3, [r7, #24]
				if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE) {
 8009340:	683b      	ldr	r3, [r7, #0]
 8009342:	685b      	ldr	r3, [r3, #4]
 8009344:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009348:	2b00      	cmp	r3, #0
 800934a:	d003      	beq.n	8009354 <HAL_GPIO_Init+0x2f0>
					temp |= iocurrent;
 800934c:	69ba      	ldr	r2, [r7, #24]
 800934e:	693b      	ldr	r3, [r7, #16]
 8009350:	4313      	orrs	r3, r2
 8009352:	61bb      	str	r3, [r7, #24]
				}
				EXTI->FTSR = temp;
 8009354:	4a12      	ldr	r2, [pc, #72]	; (80093a0 <HAL_GPIO_Init+0x33c>)
 8009356:	69bb      	ldr	r3, [r7, #24]
 8009358:	60d3      	str	r3, [r2, #12]
	for (position = 0; position < GPIO_NUMBER; position++) {
 800935a:	69fb      	ldr	r3, [r7, #28]
 800935c:	3301      	adds	r3, #1
 800935e:	61fb      	str	r3, [r7, #28]
 8009360:	69fb      	ldr	r3, [r7, #28]
 8009362:	2b0f      	cmp	r3, #15
 8009364:	f67f ae8c 	bls.w	8009080 <HAL_GPIO_Init+0x1c>
			}
		}
	}
}
 8009368:	bf00      	nop
 800936a:	bf00      	nop
 800936c:	3724      	adds	r7, #36	; 0x24
 800936e:	46bd      	mov	sp, r7
 8009370:	bc80      	pop	{r7}
 8009372:	4770      	bx	lr
 8009374:	40023800 	.word	0x40023800
 8009378:	40013800 	.word	0x40013800
 800937c:	40020000 	.word	0x40020000
 8009380:	40020400 	.word	0x40020400
 8009384:	40020800 	.word	0x40020800
 8009388:	40020c00 	.word	0x40020c00
 800938c:	40021000 	.word	0x40021000
 8009390:	40021400 	.word	0x40021400
 8009394:	40021800 	.word	0x40021800
 8009398:	40021c00 	.word	0x40021c00
 800939c:	40022000 	.word	0x40022000
 80093a0:	40013c00 	.word	0x40013c00

080093a4 <HAL_GPIO_WritePin>:
 *            @arg GPIO_PIN_RESET: to clear the port pin
 *            @arg GPIO_PIN_SET: to set the port pin
 * @retval None
 */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin,
		GPIO_PinState PinState) {
 80093a4:	b480      	push	{r7}
 80093a6:	b083      	sub	sp, #12
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	6078      	str	r0, [r7, #4]
 80093ac:	460b      	mov	r3, r1
 80093ae:	807b      	strh	r3, [r7, #2]
 80093b0:	4613      	mov	r3, r2
 80093b2:	707b      	strb	r3, [r7, #1]
	/* Check the parameters */
	assert_param(IS_GPIO_PIN(GPIO_Pin));
	assert_param(IS_GPIO_PIN_ACTION(PinState));

	if (PinState != GPIO_PIN_RESET) {
 80093b4:	787b      	ldrb	r3, [r7, #1]
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d003      	beq.n	80093c2 <HAL_GPIO_WritePin+0x1e>
		GPIOx->BSRR = GPIO_Pin;
 80093ba:	887a      	ldrh	r2, [r7, #2]
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	619a      	str	r2, [r3, #24]
	} else {
		GPIOx->BSRR = (uint32_t) GPIO_Pin << 16;
	}
}
 80093c0:	e003      	b.n	80093ca <HAL_GPIO_WritePin+0x26>
		GPIOx->BSRR = (uint32_t) GPIO_Pin << 16;
 80093c2:	887b      	ldrh	r3, [r7, #2]
 80093c4:	041a      	lsls	r2, r3, #16
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	619a      	str	r2, [r3, #24]
}
 80093ca:	bf00      	nop
 80093cc:	370c      	adds	r7, #12
 80093ce:	46bd      	mov	sp, r7
 80093d0:	bc80      	pop	{r7}
 80093d2:	4770      	bx	lr

080093d4 <HAL_GPIO_TogglePin>:
 * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral for STM32F429X device or
 *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
 * @param  GPIO_Pin: Specifies the pins to be toggled.
 * @retval None
 */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) {
 80093d4:	b480      	push	{r7}
 80093d6:	b083      	sub	sp, #12
 80093d8:	af00      	add	r7, sp, #0
 80093da:	6078      	str	r0, [r7, #4]
 80093dc:	460b      	mov	r3, r1
 80093de:	807b      	strh	r3, [r7, #2]
	/* Check the parameters */
	assert_param(IS_GPIO_PIN(GPIO_Pin));

	GPIOx->ODR ^= GPIO_Pin;
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	695a      	ldr	r2, [r3, #20]
 80093e4:	887b      	ldrh	r3, [r7, #2]
 80093e6:	405a      	eors	r2, r3
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	615a      	str	r2, [r3, #20]
}
 80093ec:	bf00      	nop
 80093ee:	370c      	adds	r7, #12
 80093f0:	46bd      	mov	sp, r7
 80093f2:	bc80      	pop	{r7}
 80093f4:	4770      	bx	lr
	...

080093f8 <HAL_I2C_Init>:
 *         in the I2C_InitTypeDef and create the associated handle.
 * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
 *         the configuration information for I2C module
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c) {
 80093f8:	b580      	push	{r7, lr}
 80093fa:	b084      	sub	sp, #16
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	6078      	str	r0, [r7, #4]
	uint32_t freqrange = 0;
 8009400:	2300      	movs	r3, #0
 8009402:	60fb      	str	r3, [r7, #12]
	uint32_t pclk1 = 0;
 8009404:	2300      	movs	r3, #0
 8009406:	60bb      	str	r3, [r7, #8]

	/* Check the I2C handle allocation */
	if (hi2c == NULL) {
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	2b00      	cmp	r3, #0
 800940c:	d101      	bne.n	8009412 <HAL_I2C_Init+0x1a>
		return HAL_ERROR;
 800940e:	2301      	movs	r3, #1
 8009410:	e0c2      	b.n	8009598 <HAL_I2C_Init+0x1a0>
	assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
	assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
	assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
	assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

	if (hi2c->State == HAL_I2C_STATE_RESET) {
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8009418:	b2db      	uxtb	r3, r3
 800941a:	2b00      	cmp	r3, #0
 800941c:	d106      	bne.n	800942c <HAL_I2C_Init+0x34>
		/* Allocate lock resource and initialize it */
		hi2c->Lock = HAL_UNLOCKED;
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	2200      	movs	r2, #0
 8009422:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
		/* Init the low level hardware : GPIO, CLOCK, NVIC */
		HAL_I2C_MspInit(hi2c);
 8009426:	6878      	ldr	r0, [r7, #4]
 8009428:	f000 f8e8 	bl	80095fc <HAL_I2C_MspInit>
	}

	hi2c->State = HAL_I2C_STATE_BUSY;
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	2202      	movs	r2, #2
 8009430:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	/* Disable the selected I2C peripheral */
	__HAL_I2C_DISABLE(hi2c);
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	681a      	ldr	r2, [r3, #0]
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	f022 0201 	bic.w	r2, r2, #1
 8009442:	601a      	str	r2, [r3, #0]

	/* Get PCLK1 frequency */
	pclk1 = HAL_RCC_GetPCLK1Freq();
 8009444:	f000 fffe 	bl	800a444 <HAL_RCC_GetPCLK1Freq>
 8009448:	60b8      	str	r0, [r7, #8]

	/* Calculate frequency range */
	freqrange = I2C_FREQRANGE(pclk1);
 800944a:	68bb      	ldr	r3, [r7, #8]
 800944c:	4a54      	ldr	r2, [pc, #336]	; (80095a0 <HAL_I2C_Init+0x1a8>)
 800944e:	fba2 2303 	umull	r2, r3, r2, r3
 8009452:	0c9b      	lsrs	r3, r3, #18
 8009454:	60fb      	str	r3, [r7, #12]

	/*---------------------------- I2Cx CR2 Configuration ----------------------*/
	/* Configure I2Cx: Frequency range */
	hi2c->Instance->CR2 = freqrange;
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	68fa      	ldr	r2, [r7, #12]
 800945c:	605a      	str	r2, [r3, #4]

	/*---------------------------- I2Cx TRISE Configuration --------------------*/
	/* Configure I2Cx: Rise Time */
	hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	685b      	ldr	r3, [r3, #4]
 8009462:	4a50      	ldr	r2, [pc, #320]	; (80095a4 <HAL_I2C_Init+0x1ac>)
 8009464:	4293      	cmp	r3, r2
 8009466:	d802      	bhi.n	800946e <HAL_I2C_Init+0x76>
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	3301      	adds	r3, #1
 800946c:	e009      	b.n	8009482 <HAL_I2C_Init+0x8a>
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8009474:	fb02 f303 	mul.w	r3, r2, r3
 8009478:	4a4b      	ldr	r2, [pc, #300]	; (80095a8 <HAL_I2C_Init+0x1b0>)
 800947a:	fba2 2303 	umull	r2, r3, r2, r3
 800947e:	099b      	lsrs	r3, r3, #6
 8009480:	3301      	adds	r3, #1
 8009482:	687a      	ldr	r2, [r7, #4]
 8009484:	6812      	ldr	r2, [r2, #0]
 8009486:	6213      	str	r3, [r2, #32]

	/*---------------------------- I2Cx CCR Configuration ----------------------*/
	/* Configure I2Cx: Speed */
	hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed,
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	685b      	ldr	r3, [r3, #4]
 800948c:	4a45      	ldr	r2, [pc, #276]	; (80095a4 <HAL_I2C_Init+0x1ac>)
 800948e:	4293      	cmp	r3, r2
 8009490:	d813      	bhi.n	80094ba <HAL_I2C_Init+0xc2>
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	685b      	ldr	r3, [r3, #4]
 8009496:	005b      	lsls	r3, r3, #1
 8009498:	68ba      	ldr	r2, [r7, #8]
 800949a:	fbb2 f2f3 	udiv	r2, r2, r3
 800949e:	f640 73fc 	movw	r3, #4092	; 0xffc
 80094a2:	4013      	ands	r3, r2
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d006      	beq.n	80094b6 <HAL_I2C_Init+0xbe>
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	685b      	ldr	r3, [r3, #4]
 80094ac:	005b      	lsls	r3, r3, #1
 80094ae:	68ba      	ldr	r2, [r7, #8]
 80094b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80094b4:	e045      	b.n	8009542 <HAL_I2C_Init+0x14a>
 80094b6:	2304      	movs	r3, #4
 80094b8:	e043      	b.n	8009542 <HAL_I2C_Init+0x14a>
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	689b      	ldr	r3, [r3, #8]
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d10f      	bne.n	80094e2 <HAL_I2C_Init+0xea>
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	685a      	ldr	r2, [r3, #4]
 80094c6:	4613      	mov	r3, r2
 80094c8:	005b      	lsls	r3, r3, #1
 80094ca:	4413      	add	r3, r2
 80094cc:	68ba      	ldr	r2, [r7, #8]
 80094ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80094d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	bf0c      	ite	eq
 80094da:	2301      	moveq	r3, #1
 80094dc:	2300      	movne	r3, #0
 80094de:	b2db      	uxtb	r3, r3
 80094e0:	e010      	b.n	8009504 <HAL_I2C_Init+0x10c>
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	685a      	ldr	r2, [r3, #4]
 80094e6:	4613      	mov	r3, r2
 80094e8:	009b      	lsls	r3, r3, #2
 80094ea:	4413      	add	r3, r2
 80094ec:	009a      	lsls	r2, r3, #2
 80094ee:	4413      	add	r3, r2
 80094f0:	68ba      	ldr	r2, [r7, #8]
 80094f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80094f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	bf0c      	ite	eq
 80094fe:	2301      	moveq	r3, #1
 8009500:	2300      	movne	r3, #0
 8009502:	b2db      	uxtb	r3, r3
 8009504:	2b00      	cmp	r3, #0
 8009506:	d001      	beq.n	800950c <HAL_I2C_Init+0x114>
 8009508:	2301      	movs	r3, #1
 800950a:	e01a      	b.n	8009542 <HAL_I2C_Init+0x14a>
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	689b      	ldr	r3, [r3, #8]
 8009510:	2b00      	cmp	r3, #0
 8009512:	d10a      	bne.n	800952a <HAL_I2C_Init+0x132>
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	685a      	ldr	r2, [r3, #4]
 8009518:	4613      	mov	r3, r2
 800951a:	005b      	lsls	r3, r3, #1
 800951c:	4413      	add	r3, r2
 800951e:	68ba      	ldr	r2, [r7, #8]
 8009520:	fbb2 f3f3 	udiv	r3, r2, r3
 8009524:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009528:	e00b      	b.n	8009542 <HAL_I2C_Init+0x14a>
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	685a      	ldr	r2, [r3, #4]
 800952e:	4613      	mov	r3, r2
 8009530:	009b      	lsls	r3, r3, #2
 8009532:	4413      	add	r3, r2
 8009534:	009a      	lsls	r2, r3, #2
 8009536:	4413      	add	r3, r2
 8009538:	68ba      	ldr	r2, [r7, #8]
 800953a:	fbb2 f3f3 	udiv	r3, r2, r3
 800953e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009542:	687a      	ldr	r2, [r7, #4]
 8009544:	6812      	ldr	r2, [r2, #0]
 8009546:	61d3      	str	r3, [r2, #28]
			hi2c->Init.DutyCycle);

	/*---------------------------- I2Cx CR1 Configuration ----------------------*/
	/* Configure I2Cx: Generalcall and NoStretch mode */
	hi2c->Instance->CR1 =
			(hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	69d9      	ldr	r1, [r3, #28]
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	6a1a      	ldr	r2, [r3, #32]
	hi2c->Instance->CR1 =
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
			(hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009554:	430a      	orrs	r2, r1
	hi2c->Instance->CR1 =
 8009556:	601a      	str	r2, [r3, #0]

	/*---------------------------- I2Cx OAR1 Configuration ---------------------*/
	/* Configure I2Cx: Own Address1 and addressing mode */
	hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	6919      	ldr	r1, [r3, #16]
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	68da      	ldr	r2, [r3, #12]
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	430a      	orrs	r2, r1
 8009566:	609a      	str	r2, [r3, #8]

	/*---------------------------- I2Cx OAR2 Configuration ---------------------*/
	/* Configure I2Cx: Dual mode and Own Address2 */
	hi2c->Instance->OAR2 =
			(hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	6959      	ldr	r1, [r3, #20]
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	699a      	ldr	r2, [r3, #24]
	hi2c->Instance->OAR2 =
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
			(hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8009574:	430a      	orrs	r2, r1
	hi2c->Instance->OAR2 =
 8009576:	60da      	str	r2, [r3, #12]

	/* Enable the selected I2C peripheral */
	__HAL_I2C_ENABLE(hi2c);
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	681a      	ldr	r2, [r3, #0]
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	f042 0201 	orr.w	r2, r2, #1
 8009586:	601a      	str	r2, [r3, #0]

	hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	2200      	movs	r2, #0
 800958c:	639a      	str	r2, [r3, #56]	; 0x38
	hi2c->State = HAL_I2C_STATE_READY;
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	2201      	movs	r2, #1
 8009592:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	return HAL_OK;
 8009596:	2300      	movs	r3, #0
}
 8009598:	4618      	mov	r0, r3
 800959a:	3710      	adds	r7, #16
 800959c:	46bd      	mov	sp, r7
 800959e:	bd80      	pop	{r7, pc}
 80095a0:	431bde83 	.word	0x431bde83
 80095a4:	000186a0 	.word	0x000186a0
 80095a8:	10624dd3 	.word	0x10624dd3

080095ac <HAL_I2C_DeInit>:
 * @brief  DeInitializes the I2C peripheral.
 * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
 *         the configuration information for I2C module
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c) {
 80095ac:	b580      	push	{r7, lr}
 80095ae:	b082      	sub	sp, #8
 80095b0:	af00      	add	r7, sp, #0
 80095b2:	6078      	str	r0, [r7, #4]
	/* Check the I2C handle allocation */
	if (hi2c == NULL) {
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d101      	bne.n	80095be <HAL_I2C_DeInit+0x12>
		return HAL_ERROR;
 80095ba:	2301      	movs	r3, #1
 80095bc:	e01a      	b.n	80095f4 <HAL_I2C_DeInit+0x48>
	}

	/* Check the parameters */
	assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

	hi2c->State = HAL_I2C_STATE_BUSY;
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	2202      	movs	r2, #2
 80095c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	/* Disable the I2C Peripheral Clock */
	__HAL_I2C_DISABLE(hi2c);
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	681a      	ldr	r2, [r3, #0]
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	f022 0201 	bic.w	r2, r2, #1
 80095d4:	601a      	str	r2, [r3, #0]

	/* DeInit the low level hardware: GPIO, CLOCK, NVIC */
	HAL_I2C_MspDeInit(hi2c);
 80095d6:	6878      	ldr	r0, [r7, #4]
 80095d8:	f000 f819 	bl	800960e <HAL_I2C_MspDeInit>

	hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	2200      	movs	r2, #0
 80095e0:	639a      	str	r2, [r3, #56]	; 0x38

	hi2c->State = HAL_I2C_STATE_RESET;
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	2200      	movs	r2, #0
 80095e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	/* Release Lock */
	__HAL_UNLOCK(hi2c);
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	2200      	movs	r2, #0
 80095ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

	return HAL_OK;
 80095f2:	2300      	movs	r3, #0
}
 80095f4:	4618      	mov	r0, r3
 80095f6:	3708      	adds	r7, #8
 80095f8:	46bd      	mov	sp, r7
 80095fa:	bd80      	pop	{r7, pc}

080095fc <HAL_I2C_MspInit>:
 * @brief I2C MSP Init.
 * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
 *         the configuration information for I2C module
 * @retval None
 */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c) {
 80095fc:	b480      	push	{r7}
 80095fe:	b083      	sub	sp, #12
 8009600:	af00      	add	r7, sp, #0
 8009602:	6078      	str	r0, [r7, #4]
	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_I2C_MspInit could be implemented in the user file
	 */
}
 8009604:	bf00      	nop
 8009606:	370c      	adds	r7, #12
 8009608:	46bd      	mov	sp, r7
 800960a:	bc80      	pop	{r7}
 800960c:	4770      	bx	lr

0800960e <HAL_I2C_MspDeInit>:
 * @brief I2C MSP DeInit
 * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
 *         the configuration information for I2C module
 * @retval None
 */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c) {
 800960e:	b480      	push	{r7}
 8009610:	b083      	sub	sp, #12
 8009612:	af00      	add	r7, sp, #0
 8009614:	6078      	str	r0, [r7, #4]
	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_I2C_MspDeInit could be implemented in the user file
	 */
}
 8009616:	bf00      	nop
 8009618:	370c      	adds	r7, #12
 800961a:	46bd      	mov	sp, r7
 800961c:	bc80      	pop	{r7}
 800961e:	4770      	bx	lr

08009620 <HAL_I2C_Mem_Write>:
 * @param  Timeout: Timeout duration
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c,
		uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize,
		uint8_t *pData, uint16_t Size, uint32_t Timeout) {
 8009620:	b580      	push	{r7, lr}
 8009622:	b086      	sub	sp, #24
 8009624:	af02      	add	r7, sp, #8
 8009626:	60f8      	str	r0, [r7, #12]
 8009628:	4608      	mov	r0, r1
 800962a:	4611      	mov	r1, r2
 800962c:	461a      	mov	r2, r3
 800962e:	4603      	mov	r3, r0
 8009630:	817b      	strh	r3, [r7, #10]
 8009632:	460b      	mov	r3, r1
 8009634:	813b      	strh	r3, [r7, #8]
 8009636:	4613      	mov	r3, r2
 8009638:	80fb      	strh	r3, [r7, #6]
	/* Check the parameters */
	assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

	if (hi2c->State == HAL_I2C_STATE_READY) {
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8009640:	b2db      	uxtb	r3, r3
 8009642:	2b01      	cmp	r3, #1
 8009644:	f040 8092 	bne.w	800976c <HAL_I2C_Mem_Write+0x14c>
		if ((pData == NULL) || (Size == 0)) {
 8009648:	69bb      	ldr	r3, [r7, #24]
 800964a:	2b00      	cmp	r3, #0
 800964c:	d002      	beq.n	8009654 <HAL_I2C_Mem_Write+0x34>
 800964e:	8bbb      	ldrh	r3, [r7, #28]
 8009650:	2b00      	cmp	r3, #0
 8009652:	d101      	bne.n	8009658 <HAL_I2C_Mem_Write+0x38>
			return HAL_ERROR;
 8009654:	2301      	movs	r3, #1
 8009656:	e08a      	b.n	800976e <HAL_I2C_Mem_Write+0x14e>
		}

		/* Wait until BUSY flag is reset */
		if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET,
 8009658:	230a      	movs	r3, #10
 800965a:	2201      	movs	r2, #1
 800965c:	4946      	ldr	r1, [pc, #280]	; (8009778 <HAL_I2C_Mem_Write+0x158>)
 800965e:	68f8      	ldr	r0, [r7, #12]
 8009660:	f000 f904 	bl	800986c <I2C_WaitOnFlagUntilTimeout>
 8009664:	4603      	mov	r3, r0
 8009666:	2b00      	cmp	r3, #0
 8009668:	d001      	beq.n	800966e <HAL_I2C_Mem_Write+0x4e>
				I2C_TIMEOUT_BUSY_FLAG) != HAL_OK) {
			return HAL_BUSY;
 800966a:	2302      	movs	r3, #2
 800966c:	e07f      	b.n	800976e <HAL_I2C_Mem_Write+0x14e>
		}

		/* Process Locked */
		__HAL_LOCK(hi2c);
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8009674:	2b01      	cmp	r3, #1
 8009676:	d101      	bne.n	800967c <HAL_I2C_Mem_Write+0x5c>
 8009678:	2302      	movs	r3, #2
 800967a:	e078      	b.n	800976e <HAL_I2C_Mem_Write+0x14e>
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	2201      	movs	r2, #1
 8009680:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

		/* Disable Pos */
		hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	681a      	ldr	r2, [r3, #0]
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009692:	601a      	str	r2, [r3, #0]

		hi2c->State = HAL_I2C_STATE_MEM_BUSY_TX;
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	2232      	movs	r2, #50	; 0x32
 8009698:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
		hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	2200      	movs	r2, #0
 80096a0:	639a      	str	r2, [r3, #56]	; 0x38

		/* Send Slave Address and Memory Address */
		if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize,
 80096a2:	88f8      	ldrh	r0, [r7, #6]
 80096a4:	893a      	ldrh	r2, [r7, #8]
 80096a6:	8979      	ldrh	r1, [r7, #10]
 80096a8:	6a3b      	ldr	r3, [r7, #32]
 80096aa:	9300      	str	r3, [sp, #0]
 80096ac:	4603      	mov	r3, r0
 80096ae:	68f8      	ldr	r0, [r7, #12]
 80096b0:	f000 f866 	bl	8009780 <I2C_RequestMemoryWrite>
 80096b4:	4603      	mov	r3, r0
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d038      	beq.n	800972c <HAL_I2C_Mem_Write+0x10c>
				Timeout) != HAL_OK) {
			if (hi2c->ErrorCode == HAL_I2C_ERROR_AF) {
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096be:	2b04      	cmp	r3, #4
 80096c0:	d105      	bne.n	80096ce <HAL_I2C_Mem_Write+0xae>
				/* Process Unlocked */
				__HAL_UNLOCK(hi2c);
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	2200      	movs	r2, #0
 80096c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
				return HAL_ERROR;
 80096ca:	2301      	movs	r3, #1
 80096cc:	e04f      	b.n	800976e <HAL_I2C_Mem_Write+0x14e>
			} else {
				/* Process Unlocked */
				__HAL_UNLOCK(hi2c);
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	2200      	movs	r2, #0
 80096d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
				return HAL_TIMEOUT;
 80096d6:	2303      	movs	r3, #3
 80096d8:	e049      	b.n	800976e <HAL_I2C_Mem_Write+0x14e>
			}
		}

		while (Size > 0) {
			/* Wait until TXE flag is set */
			if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TXE, RESET, Timeout)
 80096da:	6a3b      	ldr	r3, [r7, #32]
 80096dc:	2200      	movs	r2, #0
 80096de:	4927      	ldr	r1, [pc, #156]	; (800977c <HAL_I2C_Mem_Write+0x15c>)
 80096e0:	68f8      	ldr	r0, [r7, #12]
 80096e2:	f000 f8c3 	bl	800986c <I2C_WaitOnFlagUntilTimeout>
 80096e6:	4603      	mov	r3, r0
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d001      	beq.n	80096f0 <HAL_I2C_Mem_Write+0xd0>
					!= HAL_OK) {
				return HAL_TIMEOUT;
 80096ec:	2303      	movs	r3, #3
 80096ee:	e03e      	b.n	800976e <HAL_I2C_Mem_Write+0x14e>
			}

			/* Write data to DR */
			hi2c->Instance->DR = (*pData++);
 80096f0:	69bb      	ldr	r3, [r7, #24]
 80096f2:	1c5a      	adds	r2, r3, #1
 80096f4:	61ba      	str	r2, [r7, #24]
 80096f6:	781a      	ldrb	r2, [r3, #0]
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	611a      	str	r2, [r3, #16]
			Size--;
 80096fe:	8bbb      	ldrh	r3, [r7, #28]
 8009700:	3b01      	subs	r3, #1
 8009702:	83bb      	strh	r3, [r7, #28]

			if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	695b      	ldr	r3, [r3, #20]
 800970a:	f003 0304 	and.w	r3, r3, #4
 800970e:	2b04      	cmp	r3, #4
 8009710:	d10c      	bne.n	800972c <HAL_I2C_Mem_Write+0x10c>
					&& (Size != 0)) {
 8009712:	8bbb      	ldrh	r3, [r7, #28]
 8009714:	2b00      	cmp	r3, #0
 8009716:	d009      	beq.n	800972c <HAL_I2C_Mem_Write+0x10c>
				/* Write data to DR */
				hi2c->Instance->DR = (*pData++);
 8009718:	69bb      	ldr	r3, [r7, #24]
 800971a:	1c5a      	adds	r2, r3, #1
 800971c:	61ba      	str	r2, [r7, #24]
 800971e:	781a      	ldrb	r2, [r3, #0]
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	611a      	str	r2, [r3, #16]
				Size--;
 8009726:	8bbb      	ldrh	r3, [r7, #28]
 8009728:	3b01      	subs	r3, #1
 800972a:	83bb      	strh	r3, [r7, #28]
		while (Size > 0) {
 800972c:	8bbb      	ldrh	r3, [r7, #28]
 800972e:	2b00      	cmp	r3, #0
 8009730:	d1d3      	bne.n	80096da <HAL_I2C_Mem_Write+0xba>
			}
		}

		/* Wait until TXE flag is set */
		if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TXE, RESET, Timeout)
 8009732:	6a3b      	ldr	r3, [r7, #32]
 8009734:	2200      	movs	r2, #0
 8009736:	4911      	ldr	r1, [pc, #68]	; (800977c <HAL_I2C_Mem_Write+0x15c>)
 8009738:	68f8      	ldr	r0, [r7, #12]
 800973a:	f000 f897 	bl	800986c <I2C_WaitOnFlagUntilTimeout>
 800973e:	4603      	mov	r3, r0
 8009740:	2b00      	cmp	r3, #0
 8009742:	d001      	beq.n	8009748 <HAL_I2C_Mem_Write+0x128>
				!= HAL_OK) {
			return HAL_TIMEOUT;
 8009744:	2303      	movs	r3, #3
 8009746:	e012      	b.n	800976e <HAL_I2C_Mem_Write+0x14e>
		}

		/* Generate Stop */
		hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	681a      	ldr	r2, [r3, #0]
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009756:	601a      	str	r2, [r3, #0]

		hi2c->State = HAL_I2C_STATE_READY;
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	2201      	movs	r2, #1
 800975c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

		/* Process Unlocked */
		__HAL_UNLOCK(hi2c);
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	2200      	movs	r2, #0
 8009764:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

		return HAL_OK;
 8009768:	2300      	movs	r3, #0
 800976a:	e000      	b.n	800976e <HAL_I2C_Mem_Write+0x14e>
	} else {
		return HAL_BUSY;
 800976c:	2302      	movs	r3, #2
	}
}
 800976e:	4618      	mov	r0, r3
 8009770:	3710      	adds	r7, #16
 8009772:	46bd      	mov	sp, r7
 8009774:	bd80      	pop	{r7, pc}
 8009776:	bf00      	nop
 8009778:	00100002 	.word	0x00100002
 800977c:	00010080 	.word	0x00010080

08009780 <I2C_RequestMemoryWrite>:
 * @param  Timeout: Timeout duration
 * @retval HAL status
 */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c,
		uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize,
		uint32_t Timeout) {
 8009780:	b580      	push	{r7, lr}
 8009782:	b086      	sub	sp, #24
 8009784:	af00      	add	r7, sp, #0
 8009786:	60f8      	str	r0, [r7, #12]
 8009788:	4608      	mov	r0, r1
 800978a:	4611      	mov	r1, r2
 800978c:	461a      	mov	r2, r3
 800978e:	4603      	mov	r3, r0
 8009790:	817b      	strh	r3, [r7, #10]
 8009792:	460b      	mov	r3, r1
 8009794:	813b      	strh	r3, [r7, #8]
 8009796:	4613      	mov	r3, r2
 8009798:	80fb      	strh	r3, [r7, #6]
	/* Generate Start */
	hi2c->Instance->CR1 |= I2C_CR1_START;
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	681a      	ldr	r2, [r3, #0]
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80097a8:	601a      	str	r2, [r3, #0]

	/* Wait until SB flag is set */
	if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout)
 80097aa:	6a3b      	ldr	r3, [r7, #32]
 80097ac:	2200      	movs	r2, #0
 80097ae:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80097b2:	68f8      	ldr	r0, [r7, #12]
 80097b4:	f000 f85a 	bl	800986c <I2C_WaitOnFlagUntilTimeout>
 80097b8:	4603      	mov	r3, r0
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d001      	beq.n	80097c2 <I2C_RequestMemoryWrite+0x42>
			!= HAL_OK) {
		return HAL_TIMEOUT;
 80097be:	2303      	movs	r3, #3
 80097c0:	e04c      	b.n	800985c <I2C_RequestMemoryWrite+0xdc>
	}

	/* Send slave address */
	hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80097c2:	897b      	ldrh	r3, [r7, #10]
 80097c4:	b2db      	uxtb	r3, r3
 80097c6:	461a      	mov	r2, r3
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80097d0:	611a      	str	r2, [r3, #16]

	/* Wait until ADDR flag is set */
	if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout)
 80097d2:	6a3a      	ldr	r2, [r7, #32]
 80097d4:	4923      	ldr	r1, [pc, #140]	; (8009864 <I2C_RequestMemoryWrite+0xe4>)
 80097d6:	68f8      	ldr	r0, [r7, #12]
 80097d8:	f000 f8d1 	bl	800997e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80097dc:	4603      	mov	r3, r0
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d007      	beq.n	80097f2 <I2C_RequestMemoryWrite+0x72>
			!= HAL_OK) {
		if (hi2c->ErrorCode == HAL_I2C_ERROR_AF) {
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80097e6:	2b04      	cmp	r3, #4
 80097e8:	d101      	bne.n	80097ee <I2C_RequestMemoryWrite+0x6e>
			return HAL_ERROR;
 80097ea:	2301      	movs	r3, #1
 80097ec:	e036      	b.n	800985c <I2C_RequestMemoryWrite+0xdc>
		} else {
			return HAL_TIMEOUT;
 80097ee:	2303      	movs	r3, #3
 80097f0:	e034      	b.n	800985c <I2C_RequestMemoryWrite+0xdc>
		}
	}

	/* Clear ADDR flag */
	__HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	695b      	ldr	r3, [r3, #20]
 80097f8:	617b      	str	r3, [r7, #20]
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	699b      	ldr	r3, [r3, #24]
 8009800:	617b      	str	r3, [r7, #20]
 8009802:	697b      	ldr	r3, [r7, #20]

	/* Wait until TXE flag is set */
	if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TXE, RESET, Timeout)
 8009804:	6a3b      	ldr	r3, [r7, #32]
 8009806:	2200      	movs	r2, #0
 8009808:	4917      	ldr	r1, [pc, #92]	; (8009868 <I2C_RequestMemoryWrite+0xe8>)
 800980a:	68f8      	ldr	r0, [r7, #12]
 800980c:	f000 f82e 	bl	800986c <I2C_WaitOnFlagUntilTimeout>
 8009810:	4603      	mov	r3, r0
 8009812:	2b00      	cmp	r3, #0
 8009814:	d001      	beq.n	800981a <I2C_RequestMemoryWrite+0x9a>
			!= HAL_OK) {
		return HAL_TIMEOUT;
 8009816:	2303      	movs	r3, #3
 8009818:	e020      	b.n	800985c <I2C_RequestMemoryWrite+0xdc>
	}

	/* If Memory address size is 8Bit */
	if (MemAddSize == I2C_MEMADD_SIZE_8BIT) {
 800981a:	88fb      	ldrh	r3, [r7, #6]
 800981c:	2b01      	cmp	r3, #1
 800981e:	d105      	bne.n	800982c <I2C_RequestMemoryWrite+0xac>
		/* Send Memory Address */
		hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009820:	893b      	ldrh	r3, [r7, #8]
 8009822:	b2da      	uxtb	r2, r3
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	611a      	str	r2, [r3, #16]
 800982a:	e016      	b.n	800985a <I2C_RequestMemoryWrite+0xda>
	}
	/* If Memory address size is 16Bit */
	else {
		/* Send MSB of Memory Address */
		hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800982c:	893b      	ldrh	r3, [r7, #8]
 800982e:	0a1b      	lsrs	r3, r3, #8
 8009830:	b29b      	uxth	r3, r3
 8009832:	b2da      	uxtb	r2, r3
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	611a      	str	r2, [r3, #16]

		/* Wait until TXE flag is set */
		if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TXE, RESET, Timeout)
 800983a:	6a3b      	ldr	r3, [r7, #32]
 800983c:	2200      	movs	r2, #0
 800983e:	490a      	ldr	r1, [pc, #40]	; (8009868 <I2C_RequestMemoryWrite+0xe8>)
 8009840:	68f8      	ldr	r0, [r7, #12]
 8009842:	f000 f813 	bl	800986c <I2C_WaitOnFlagUntilTimeout>
 8009846:	4603      	mov	r3, r0
 8009848:	2b00      	cmp	r3, #0
 800984a:	d001      	beq.n	8009850 <I2C_RequestMemoryWrite+0xd0>
				!= HAL_OK) {
			return HAL_TIMEOUT;
 800984c:	2303      	movs	r3, #3
 800984e:	e005      	b.n	800985c <I2C_RequestMemoryWrite+0xdc>
		}

		/* Send LSB of Memory Address */
		hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009850:	893b      	ldrh	r3, [r7, #8]
 8009852:	b2da      	uxtb	r2, r3
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	611a      	str	r2, [r3, #16]
	}

	return HAL_OK;
 800985a:	2300      	movs	r3, #0
}
 800985c:	4618      	mov	r0, r3
 800985e:	3718      	adds	r7, #24
 8009860:	46bd      	mov	sp, r7
 8009862:	bd80      	pop	{r7, pc}
 8009864:	00010002 	.word	0x00010002
 8009868:	00010080 	.word	0x00010080

0800986c <I2C_WaitOnFlagUntilTimeout>:
 * @param  Status: The new Flag status (SET or RESET).
 * @param  Timeout: Timeout duration
 * @retval HAL status
 */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c,
		uint32_t Flag, FlagStatus Status, uint32_t Timeout) {
 800986c:	b580      	push	{r7, lr}
 800986e:	b086      	sub	sp, #24
 8009870:	af00      	add	r7, sp, #0
 8009872:	60f8      	str	r0, [r7, #12]
 8009874:	60b9      	str	r1, [r7, #8]
 8009876:	603b      	str	r3, [r7, #0]
 8009878:	4613      	mov	r3, r2
 800987a:	71fb      	strb	r3, [r7, #7]
	uint32_t tickstart = 0;
 800987c:	2300      	movs	r3, #0
 800987e:	617b      	str	r3, [r7, #20]

	/* Get tick */
	tickstart = HAL_GetTick();
 8009880:	f7fa fe48 	bl	8004514 <HAL_GetTick>
 8009884:	6178      	str	r0, [r7, #20]

	/* Wait until flag is set */
	if (Status == RESET) {
 8009886:	79fb      	ldrb	r3, [r7, #7]
 8009888:	2b00      	cmp	r3, #0
 800988a:	d153      	bne.n	8009934 <I2C_WaitOnFlagUntilTimeout+0xc8>
		while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET) {
 800988c:	e018      	b.n	80098c0 <I2C_WaitOnFlagUntilTimeout+0x54>
			/* Check for the Timeout */
			if (Timeout != HAL_MAX_DELAY) {
 800988e:	683b      	ldr	r3, [r7, #0]
 8009890:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009894:	d014      	beq.n	80098c0 <I2C_WaitOnFlagUntilTimeout+0x54>
				if ((Timeout == 0) || ((HAL_GetTick() - tickstart) > Timeout)) {
 8009896:	683b      	ldr	r3, [r7, #0]
 8009898:	2b00      	cmp	r3, #0
 800989a:	d007      	beq.n	80098ac <I2C_WaitOnFlagUntilTimeout+0x40>
 800989c:	f7fa fe3a 	bl	8004514 <HAL_GetTick>
 80098a0:	4602      	mov	r2, r0
 80098a2:	697b      	ldr	r3, [r7, #20]
 80098a4:	1ad3      	subs	r3, r2, r3
 80098a6:	683a      	ldr	r2, [r7, #0]
 80098a8:	429a      	cmp	r2, r3
 80098aa:	d209      	bcs.n	80098c0 <I2C_WaitOnFlagUntilTimeout+0x54>
					hi2c->State = HAL_I2C_STATE_READY;
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	2201      	movs	r2, #1
 80098b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

					/* Process Unlocked */
					__HAL_UNLOCK(hi2c);
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	2200      	movs	r2, #0
 80098b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

					return HAL_TIMEOUT;
 80098bc:	2303      	movs	r3, #3
 80098be:	e05a      	b.n	8009976 <I2C_WaitOnFlagUntilTimeout+0x10a>
		while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET) {
 80098c0:	68bb      	ldr	r3, [r7, #8]
 80098c2:	0c1b      	lsrs	r3, r3, #16
 80098c4:	b2db      	uxtb	r3, r3
 80098c6:	2b01      	cmp	r3, #1
 80098c8:	d10c      	bne.n	80098e4 <I2C_WaitOnFlagUntilTimeout+0x78>
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	695b      	ldr	r3, [r3, #20]
 80098d0:	43da      	mvns	r2, r3
 80098d2:	68bb      	ldr	r3, [r7, #8]
 80098d4:	4013      	ands	r3, r2
 80098d6:	b29b      	uxth	r3, r3
 80098d8:	2b00      	cmp	r3, #0
 80098da:	bf14      	ite	ne
 80098dc:	2301      	movne	r3, #1
 80098de:	2300      	moveq	r3, #0
 80098e0:	b2db      	uxtb	r3, r3
 80098e2:	e00b      	b.n	80098fc <I2C_WaitOnFlagUntilTimeout+0x90>
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	699b      	ldr	r3, [r3, #24]
 80098ea:	43da      	mvns	r2, r3
 80098ec:	68bb      	ldr	r3, [r7, #8]
 80098ee:	4013      	ands	r3, r2
 80098f0:	b29b      	uxth	r3, r3
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	bf14      	ite	ne
 80098f6:	2301      	movne	r3, #1
 80098f8:	2300      	moveq	r3, #0
 80098fa:	b2db      	uxtb	r3, r3
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d1c6      	bne.n	800988e <I2C_WaitOnFlagUntilTimeout+0x22>
 8009900:	e038      	b.n	8009974 <I2C_WaitOnFlagUntilTimeout+0x108>
			}
		}
	} else {
		while (__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET) {
			/* Check for the Timeout */
			if (Timeout != HAL_MAX_DELAY) {
 8009902:	683b      	ldr	r3, [r7, #0]
 8009904:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009908:	d014      	beq.n	8009934 <I2C_WaitOnFlagUntilTimeout+0xc8>
				if ((Timeout == 0) || ((HAL_GetTick() - tickstart) > Timeout)) {
 800990a:	683b      	ldr	r3, [r7, #0]
 800990c:	2b00      	cmp	r3, #0
 800990e:	d007      	beq.n	8009920 <I2C_WaitOnFlagUntilTimeout+0xb4>
 8009910:	f7fa fe00 	bl	8004514 <HAL_GetTick>
 8009914:	4602      	mov	r2, r0
 8009916:	697b      	ldr	r3, [r7, #20]
 8009918:	1ad3      	subs	r3, r2, r3
 800991a:	683a      	ldr	r2, [r7, #0]
 800991c:	429a      	cmp	r2, r3
 800991e:	d209      	bcs.n	8009934 <I2C_WaitOnFlagUntilTimeout+0xc8>
					hi2c->State = HAL_I2C_STATE_READY;
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	2201      	movs	r2, #1
 8009924:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

					/* Process Unlocked */
					__HAL_UNLOCK(hi2c);
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	2200      	movs	r2, #0
 800992c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

					return HAL_TIMEOUT;
 8009930:	2303      	movs	r3, #3
 8009932:	e020      	b.n	8009976 <I2C_WaitOnFlagUntilTimeout+0x10a>
		while (__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET) {
 8009934:	68bb      	ldr	r3, [r7, #8]
 8009936:	0c1b      	lsrs	r3, r3, #16
 8009938:	b2db      	uxtb	r3, r3
 800993a:	2b01      	cmp	r3, #1
 800993c:	d10c      	bne.n	8009958 <I2C_WaitOnFlagUntilTimeout+0xec>
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	695b      	ldr	r3, [r3, #20]
 8009944:	43da      	mvns	r2, r3
 8009946:	68bb      	ldr	r3, [r7, #8]
 8009948:	4013      	ands	r3, r2
 800994a:	b29b      	uxth	r3, r3
 800994c:	2b00      	cmp	r3, #0
 800994e:	bf0c      	ite	eq
 8009950:	2301      	moveq	r3, #1
 8009952:	2300      	movne	r3, #0
 8009954:	b2db      	uxtb	r3, r3
 8009956:	e00b      	b.n	8009970 <I2C_WaitOnFlagUntilTimeout+0x104>
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	699b      	ldr	r3, [r3, #24]
 800995e:	43da      	mvns	r2, r3
 8009960:	68bb      	ldr	r3, [r7, #8]
 8009962:	4013      	ands	r3, r2
 8009964:	b29b      	uxth	r3, r3
 8009966:	2b00      	cmp	r3, #0
 8009968:	bf0c      	ite	eq
 800996a:	2301      	moveq	r3, #1
 800996c:	2300      	movne	r3, #0
 800996e:	b2db      	uxtb	r3, r3
 8009970:	2b00      	cmp	r3, #0
 8009972:	d1c6      	bne.n	8009902 <I2C_WaitOnFlagUntilTimeout+0x96>
				}
			}
		}
	}
	return HAL_OK;
 8009974:	2300      	movs	r3, #0
}
 8009976:	4618      	mov	r0, r3
 8009978:	3718      	adds	r7, #24
 800997a:	46bd      	mov	sp, r7
 800997c:	bd80      	pop	{r7, pc}

0800997e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
 * @param  Flag: specifies the I2C flag to check.
 * @param  Timeout: Timeout duration
 * @retval HAL status
 */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(
		I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout) {
 800997e:	b580      	push	{r7, lr}
 8009980:	b086      	sub	sp, #24
 8009982:	af00      	add	r7, sp, #0
 8009984:	60f8      	str	r0, [r7, #12]
 8009986:	60b9      	str	r1, [r7, #8]
 8009988:	607a      	str	r2, [r7, #4]
	uint32_t tickstart = 0;
 800998a:	2300      	movs	r3, #0
 800998c:	617b      	str	r3, [r7, #20]

	/* Get tick */
	tickstart = HAL_GetTick();
 800998e:	f7fa fdc1 	bl	8004514 <HAL_GetTick>
 8009992:	6178      	str	r0, [r7, #20]

	while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET) {
 8009994:	e03a      	b.n	8009a0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x8e>
		if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET) {
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	695b      	ldr	r3, [r3, #20]
 800999c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80099a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80099a4:	d119      	bne.n	80099da <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5c>
			/* Generate Stop */
			hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	681a      	ldr	r2, [r3, #0]
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80099b4:	601a      	str	r2, [r3, #0]

			/* Clear AF Flag */
			__HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80099be:	615a      	str	r2, [r3, #20]

			hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	2204      	movs	r2, #4
 80099c4:	639a      	str	r2, [r3, #56]	; 0x38
			hi2c->State = HAL_I2C_STATE_READY;
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	2201      	movs	r2, #1
 80099ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

			/* Process Unlocked */
			__HAL_UNLOCK(hi2c);
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	2200      	movs	r2, #0
 80099d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

			return HAL_ERROR;
 80099d6:	2301      	movs	r3, #1
 80099d8:	e039      	b.n	8009a4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd0>
		}

		/* Check for the Timeout */
		if (Timeout != HAL_MAX_DELAY) {
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099e0:	d014      	beq.n	8009a0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x8e>
			if ((Timeout == 0) || ((HAL_GetTick() - tickstart) > Timeout)) {
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d007      	beq.n	80099f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x7a>
 80099e8:	f7fa fd94 	bl	8004514 <HAL_GetTick>
 80099ec:	4602      	mov	r2, r0
 80099ee:	697b      	ldr	r3, [r7, #20]
 80099f0:	1ad3      	subs	r3, r2, r3
 80099f2:	687a      	ldr	r2, [r7, #4]
 80099f4:	429a      	cmp	r2, r3
 80099f6:	d209      	bcs.n	8009a0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x8e>
				hi2c->State = HAL_I2C_STATE_READY;
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	2201      	movs	r2, #1
 80099fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

				/* Process Unlocked */
				__HAL_UNLOCK(hi2c);
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	2200      	movs	r2, #0
 8009a04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

				return HAL_TIMEOUT;
 8009a08:	2303      	movs	r3, #3
 8009a0a:	e020      	b.n	8009a4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd0>
	while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET) {
 8009a0c:	68bb      	ldr	r3, [r7, #8]
 8009a0e:	0c1b      	lsrs	r3, r3, #16
 8009a10:	b2db      	uxtb	r3, r3
 8009a12:	2b01      	cmp	r3, #1
 8009a14:	d10c      	bne.n	8009a30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb2>
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	695b      	ldr	r3, [r3, #20]
 8009a1c:	43da      	mvns	r2, r3
 8009a1e:	68bb      	ldr	r3, [r7, #8]
 8009a20:	4013      	ands	r3, r2
 8009a22:	b29b      	uxth	r3, r3
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	bf14      	ite	ne
 8009a28:	2301      	movne	r3, #1
 8009a2a:	2300      	moveq	r3, #0
 8009a2c:	b2db      	uxtb	r3, r3
 8009a2e:	e00b      	b.n	8009a48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xca>
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	699b      	ldr	r3, [r3, #24]
 8009a36:	43da      	mvns	r2, r3
 8009a38:	68bb      	ldr	r3, [r7, #8]
 8009a3a:	4013      	ands	r3, r2
 8009a3c:	b29b      	uxth	r3, r3
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	bf14      	ite	ne
 8009a42:	2301      	movne	r3, #1
 8009a44:	2300      	moveq	r3, #0
 8009a46:	b2db      	uxtb	r3, r3
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d1a4      	bne.n	8009996 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x18>
			}
		}
	}
	return HAL_OK;
 8009a4c:	2300      	movs	r3, #0
}
 8009a4e:	4618      	mov	r0, r3
 8009a50:	3718      	adds	r7, #24
 8009a52:	46bd      	mov	sp, r7
 8009a54:	bd80      	pop	{r7, pc}

08009a56 <HAL_MspInit>:
 * @brief  Initializes the Global MSP.
 * @note   This function is called from HAL_Init() function to perform system
 *         level initialization (GPIOs, clock, DMA, interrupt).
 * @retval None
 */
void HAL_MspInit(void) {
 8009a56:	b480      	push	{r7}
 8009a58:	af00      	add	r7, sp, #0

}
 8009a5a:	bf00      	nop
 8009a5c:	46bd      	mov	sp, r7
 8009a5e:	bc80      	pop	{r7}
 8009a60:	4770      	bx	lr
	...

08009a64 <HAL_RCC_DeInit>:
 * @note   This function doesn't modify the configuration of the
 *            - Peripheral clocks  
 *            - LSI, LSE and RTC clocks 
 * @retval None
 */
void HAL_RCC_DeInit(void) {
 8009a64:	b480      	push	{r7}
 8009a66:	af00      	add	r7, sp, #0
	/* Set HSION bit */
	SET_BIT(RCC->CR, RCC_CR_HSION | RCC_CR_HSITRIM_4);
 8009a68:	4b1a      	ldr	r3, [pc, #104]	; (8009ad4 <HAL_RCC_DeInit+0x70>)
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	4a19      	ldr	r2, [pc, #100]	; (8009ad4 <HAL_RCC_DeInit+0x70>)
 8009a6e:	f043 0381 	orr.w	r3, r3, #129	; 0x81
 8009a72:	6013      	str	r3, [r2, #0]

	/* Reset CFGR register */
	CLEAR_REG(RCC->CFGR);
 8009a74:	4b17      	ldr	r3, [pc, #92]	; (8009ad4 <HAL_RCC_DeInit+0x70>)
 8009a76:	2200      	movs	r2, #0
 8009a78:	609a      	str	r2, [r3, #8]

	/* Reset HSEON, CSSON, PLLON, PLLI2S */
	CLEAR_BIT(RCC->CR,
 8009a7a:	4b16      	ldr	r3, [pc, #88]	; (8009ad4 <HAL_RCC_DeInit+0x70>)
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	4a15      	ldr	r2, [pc, #84]	; (8009ad4 <HAL_RCC_DeInit+0x70>)
 8009a80:	f023 63a1 	bic.w	r3, r3, #84410368	; 0x5080000
 8009a84:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009a88:	6013      	str	r3, [r2, #0]
			RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLLON| RCC_CR_PLLI2SON);

	/* Reset PLLCFGR register */
	CLEAR_REG(RCC->PLLCFGR);
 8009a8a:	4b12      	ldr	r3, [pc, #72]	; (8009ad4 <HAL_RCC_DeInit+0x70>)
 8009a8c:	2200      	movs	r2, #0
 8009a8e:	605a      	str	r2, [r3, #4]
	SET_BIT(RCC->PLLCFGR,
 8009a90:	4b10      	ldr	r3, [pc, #64]	; (8009ad4 <HAL_RCC_DeInit+0x70>)
 8009a92:	685a      	ldr	r2, [r3, #4]
 8009a94:	490f      	ldr	r1, [pc, #60]	; (8009ad4 <HAL_RCC_DeInit+0x70>)
 8009a96:	4b10      	ldr	r3, [pc, #64]	; (8009ad8 <HAL_RCC_DeInit+0x74>)
 8009a98:	4313      	orrs	r3, r2
 8009a9a:	604b      	str	r3, [r1, #4]
			RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2);

	/* Reset PLLI2SCFGR register */
	CLEAR_REG(RCC->PLLI2SCFGR);
 8009a9c:	4b0d      	ldr	r3, [pc, #52]	; (8009ad4 <HAL_RCC_DeInit+0x70>)
 8009a9e:	2200      	movs	r2, #0
 8009aa0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	SET_BIT(RCC->PLLI2SCFGR,
 8009aa4:	4b0b      	ldr	r3, [pc, #44]	; (8009ad4 <HAL_RCC_DeInit+0x70>)
 8009aa6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009aaa:	4a0a      	ldr	r2, [pc, #40]	; (8009ad4 <HAL_RCC_DeInit+0x70>)
 8009aac:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009ab0:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8009ab4:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
			RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1);

	/* Reset HSEBYP bit */
	CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 8009ab8:	4b06      	ldr	r3, [pc, #24]	; (8009ad4 <HAL_RCC_DeInit+0x70>)
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	4a05      	ldr	r2, [pc, #20]	; (8009ad4 <HAL_RCC_DeInit+0x70>)
 8009abe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009ac2:	6013      	str	r3, [r2, #0]

	/* Disable all interrupts */
	CLEAR_REG(RCC->CIR);
 8009ac4:	4b03      	ldr	r3, [pc, #12]	; (8009ad4 <HAL_RCC_DeInit+0x70>)
 8009ac6:	2200      	movs	r2, #0
 8009ac8:	60da      	str	r2, [r3, #12]
}
 8009aca:	bf00      	nop
 8009acc:	46bd      	mov	sp, r7
 8009ace:	bc80      	pop	{r7}
 8009ad0:	4770      	bx	lr
 8009ad2:	bf00      	nop
 8009ad4:	40023800 	.word	0x40023800
 8009ad8:	04003010 	.word	0x04003010

08009adc <RCC_SetHSEFreq>:

//AjoutÃ© par Alexis Murzeau: HSE_VALUE n'est pas mis en dur => pour compilation en librarie
void RCC_SetHSEFreq(uint32_t HSEFreq) {
 8009adc:	b480      	push	{r7}
 8009ade:	b083      	sub	sp, #12
 8009ae0:	af00      	add	r7, sp, #0
 8009ae2:	6078      	str	r0, [r7, #4]
	HSEClockSpeed = HSEFreq;
 8009ae4:	4a03      	ldr	r2, [pc, #12]	; (8009af4 <RCC_SetHSEFreq+0x18>)
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	6013      	str	r3, [r2, #0]
}
 8009aea:	bf00      	nop
 8009aec:	370c      	adds	r7, #12
 8009aee:	46bd      	mov	sp, r7
 8009af0:	bc80      	pop	{r7}
 8009af2:	4770      	bx	lr
 8009af4:	20000098 	.word	0x20000098

08009af8 <HAL_RCC_OscConfig>:
 *         contains the configuration information for the RCC Oscillators.
 * @note   The PLL is not disabled when used as system clock.
 * @retval HAL status
 */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(
		RCC_OscInitTypeDef *RCC_OscInitStruct) {
 8009af8:	b580      	push	{r7, lr}
 8009afa:	b098      	sub	sp, #96	; 0x60
 8009afc:	af00      	add	r7, sp, #0
 8009afe:	6078      	str	r0, [r7, #4]
	uint32_t tickstart = 0;
 8009b00:	2300      	movs	r3, #0
 8009b02:	65fb      	str	r3, [r7, #92]	; 0x5c

	/* Check the parameters */
	assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
	/*------------------------------- HSE Configuration ------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE)
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	f003 0301 	and.w	r3, r3, #1
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d06c      	beq.n	8009bea <HAL_RCC_OscConfig+0xf2>
			== RCC_OSCILLATORTYPE_HSE) {
		/* Check the parameters */
		assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
		/* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
		if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8009b10:	4b91      	ldr	r3, [pc, #580]	; (8009d58 <HAL_RCC_OscConfig+0x260>)
 8009b12:	689b      	ldr	r3, [r3, #8]
 8009b14:	f003 030c 	and.w	r3, r3, #12
 8009b18:	2b04      	cmp	r3, #4
 8009b1a:	d00c      	beq.n	8009b36 <HAL_RCC_OscConfig+0x3e>
				|| ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8009b1c:	4b8e      	ldr	r3, [pc, #568]	; (8009d58 <HAL_RCC_OscConfig+0x260>)
 8009b1e:	689b      	ldr	r3, [r3, #8]
 8009b20:	f003 030c 	and.w	r3, r3, #12
 8009b24:	2b08      	cmp	r3, #8
 8009b26:	d112      	bne.n	8009b4e <HAL_RCC_OscConfig+0x56>
						&& ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC)
 8009b28:	4b8b      	ldr	r3, [pc, #556]	; (8009d58 <HAL_RCC_OscConfig+0x260>)
 8009b2a:	685b      	ldr	r3, [r3, #4]
 8009b2c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009b30:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009b34:	d10b      	bne.n	8009b4e <HAL_RCC_OscConfig+0x56>
								== RCC_PLLCFGR_PLLSRC_HSE))) {
			if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009b36:	4b88      	ldr	r3, [pc, #544]	; (8009d58 <HAL_RCC_OscConfig+0x260>)
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d052      	beq.n	8009be8 <HAL_RCC_OscConfig+0xf0>
					&& (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)) {
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	685b      	ldr	r3, [r3, #4]
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d14e      	bne.n	8009be8 <HAL_RCC_OscConfig+0xf0>
				return HAL_ERROR;
 8009b4a:	2301      	movs	r3, #1
 8009b4c:	e222      	b.n	8009f94 <HAL_RCC_OscConfig+0x49c>
			}
		} else {
			/* Reset HSEON and HSEBYP bits before configuring the HSE --------------*/
			__HAL_RCC_HSE_CONFIG(RCC_HSE_OFF);
 8009b4e:	4b83      	ldr	r3, [pc, #524]	; (8009d5c <HAL_RCC_OscConfig+0x264>)
 8009b50:	2200      	movs	r2, #0
 8009b52:	701a      	strb	r2, [r3, #0]

			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 8009b54:	f7fa fcde 	bl	8004514 <HAL_GetTick>
 8009b58:	65f8      	str	r0, [r7, #92]	; 0x5c

			/* Wait till HSE is disabled */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) {
 8009b5a:	e00a      	b.n	8009b72 <HAL_RCC_OscConfig+0x7a>
				if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE) {
 8009b5c:	f7fa fcda 	bl	8004514 <HAL_GetTick>
 8009b60:	4602      	mov	r2, r0
 8009b62:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009b64:	1ad3      	subs	r3, r2, r3
 8009b66:	f241 3288 	movw	r2, #5000	; 0x1388
 8009b6a:	4293      	cmp	r3, r2
 8009b6c:	d901      	bls.n	8009b72 <HAL_RCC_OscConfig+0x7a>
					return HAL_TIMEOUT;
 8009b6e:	2303      	movs	r3, #3
 8009b70:	e210      	b.n	8009f94 <HAL_RCC_OscConfig+0x49c>
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) {
 8009b72:	4b79      	ldr	r3, [pc, #484]	; (8009d58 <HAL_RCC_OscConfig+0x260>)
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d1ee      	bne.n	8009b5c <HAL_RCC_OscConfig+0x64>
				}
			}

			/* Set the new HSE configuration ---------------------------------------*/
			__HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	685a      	ldr	r2, [r3, #4]
 8009b82:	4b76      	ldr	r3, [pc, #472]	; (8009d5c <HAL_RCC_OscConfig+0x264>)
 8009b84:	b2d2      	uxtb	r2, r2
 8009b86:	701a      	strb	r2, [r3, #0]

			/* Check the HSE State */
			if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF) {
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	685b      	ldr	r3, [r3, #4]
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d015      	beq.n	8009bbc <HAL_RCC_OscConfig+0xc4>
				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 8009b90:	f7fa fcc0 	bl	8004514 <HAL_GetTick>
 8009b94:	65f8      	str	r0, [r7, #92]	; 0x5c

				/* Wait till HSE is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET) {
 8009b96:	e00a      	b.n	8009bae <HAL_RCC_OscConfig+0xb6>
					if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE) {
 8009b98:	f7fa fcbc 	bl	8004514 <HAL_GetTick>
 8009b9c:	4602      	mov	r2, r0
 8009b9e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009ba0:	1ad3      	subs	r3, r2, r3
 8009ba2:	f241 3288 	movw	r2, #5000	; 0x1388
 8009ba6:	4293      	cmp	r3, r2
 8009ba8:	d901      	bls.n	8009bae <HAL_RCC_OscConfig+0xb6>
						return HAL_TIMEOUT;
 8009baa:	2303      	movs	r3, #3
 8009bac:	e1f2      	b.n	8009f94 <HAL_RCC_OscConfig+0x49c>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET) {
 8009bae:	4b6a      	ldr	r3, [pc, #424]	; (8009d58 <HAL_RCC_OscConfig+0x260>)
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d0ee      	beq.n	8009b98 <HAL_RCC_OscConfig+0xa0>
 8009bba:	e016      	b.n	8009bea <HAL_RCC_OscConfig+0xf2>
					}
				}
			} else {
				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 8009bbc:	f7fa fcaa 	bl	8004514 <HAL_GetTick>
 8009bc0:	65f8      	str	r0, [r7, #92]	; 0x5c

				/* Wait till HSE is bypassed or disabled */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) {
 8009bc2:	e00a      	b.n	8009bda <HAL_RCC_OscConfig+0xe2>
					if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE) {
 8009bc4:	f7fa fca6 	bl	8004514 <HAL_GetTick>
 8009bc8:	4602      	mov	r2, r0
 8009bca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009bcc:	1ad3      	subs	r3, r2, r3
 8009bce:	f241 3288 	movw	r2, #5000	; 0x1388
 8009bd2:	4293      	cmp	r3, r2
 8009bd4:	d901      	bls.n	8009bda <HAL_RCC_OscConfig+0xe2>
						return HAL_TIMEOUT;
 8009bd6:	2303      	movs	r3, #3
 8009bd8:	e1dc      	b.n	8009f94 <HAL_RCC_OscConfig+0x49c>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) {
 8009bda:	4b5f      	ldr	r3, [pc, #380]	; (8009d58 <HAL_RCC_OscConfig+0x260>)
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d1ee      	bne.n	8009bc4 <HAL_RCC_OscConfig+0xcc>
 8009be6:	e000      	b.n	8009bea <HAL_RCC_OscConfig+0xf2>
			if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009be8:	bf00      	nop
				}
			}
		}
	}
	/*----------------------------- HSI Configuration --------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI)
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	f003 0302 	and.w	r3, r3, #2
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d07f      	beq.n	8009cf6 <HAL_RCC_OscConfig+0x1fe>
		assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
		assert_param(
				IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

		/* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
		if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8009bf6:	4b58      	ldr	r3, [pc, #352]	; (8009d58 <HAL_RCC_OscConfig+0x260>)
 8009bf8:	689b      	ldr	r3, [r3, #8]
 8009bfa:	f003 030c 	and.w	r3, r3, #12
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d00b      	beq.n	8009c1a <HAL_RCC_OscConfig+0x122>
				|| ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8009c02:	4b55      	ldr	r3, [pc, #340]	; (8009d58 <HAL_RCC_OscConfig+0x260>)
 8009c04:	689b      	ldr	r3, [r3, #8]
 8009c06:	f003 030c 	and.w	r3, r3, #12
 8009c0a:	2b08      	cmp	r3, #8
 8009c0c:	d12a      	bne.n	8009c64 <HAL_RCC_OscConfig+0x16c>
						&& ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC)
 8009c0e:	4b52      	ldr	r3, [pc, #328]	; (8009d58 <HAL_RCC_OscConfig+0x260>)
 8009c10:	685b      	ldr	r3, [r3, #4]
 8009c12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d124      	bne.n	8009c64 <HAL_RCC_OscConfig+0x16c>
								== RCC_PLLCFGR_PLLSRC_HSI))) {
			/* When HSI is used as system clock it will not disabled */
			if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009c1a:	4b4f      	ldr	r3, [pc, #316]	; (8009d58 <HAL_RCC_OscConfig+0x260>)
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	f003 0302 	and.w	r3, r3, #2
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d005      	beq.n	8009c32 <HAL_RCC_OscConfig+0x13a>
					&& (RCC_OscInitStruct->HSIState != RCC_HSI_ON)) {
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	68db      	ldr	r3, [r3, #12]
 8009c2a:	2b01      	cmp	r3, #1
 8009c2c:	d001      	beq.n	8009c32 <HAL_RCC_OscConfig+0x13a>
				return HAL_ERROR;
 8009c2e:	2301      	movs	r3, #1
 8009c30:	e1b0      	b.n	8009f94 <HAL_RCC_OscConfig+0x49c>
			}
			/* Otherwise, just the calibration is allowed */
			else {
				/* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
				__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(
 8009c32:	4b49      	ldr	r3, [pc, #292]	; (8009d58 <HAL_RCC_OscConfig+0x260>)
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	691b      	ldr	r3, [r3, #16]
 8009c3e:	21f8      	movs	r1, #248	; 0xf8
 8009c40:	6539      	str	r1, [r7, #80]	; 0x50
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009c42:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009c44:	fa91 f1a1 	rbit	r1, r1
 8009c48:	64f9      	str	r1, [r7, #76]	; 0x4c
   return(result);
 8009c4a:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8009c4c:	65b9      	str	r1, [r7, #88]	; 0x58
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8009c4e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009c50:	fab1 f181 	clz	r1, r1
 8009c54:	6579      	str	r1, [r7, #84]	; 0x54
   return ((uint8_t) result);    /* Add explicit type cast here */
 8009c56:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009c58:	b2c9      	uxtb	r1, r1
 8009c5a:	408b      	lsls	r3, r1
 8009c5c:	493e      	ldr	r1, [pc, #248]	; (8009d58 <HAL_RCC_OscConfig+0x260>)
 8009c5e:	4313      	orrs	r3, r2
 8009c60:	600b      	str	r3, [r1, #0]
			if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009c62:	e048      	b.n	8009cf6 <HAL_RCC_OscConfig+0x1fe>
						RCC_OscInitStruct->HSICalibrationValue);
			}
		} else {
			/* Check the HSI State */
			if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF) {
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	68db      	ldr	r3, [r3, #12]
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d02e      	beq.n	8009cca <HAL_RCC_OscConfig+0x1d2>
				/* Enable the Internal High Speed oscillator (HSI). */
				__HAL_RCC_HSI_ENABLE();
 8009c6c:	4b3c      	ldr	r3, [pc, #240]	; (8009d60 <HAL_RCC_OscConfig+0x268>)
 8009c6e:	2201      	movs	r2, #1
 8009c70:	601a      	str	r2, [r3, #0]

				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 8009c72:	f7fa fc4f 	bl	8004514 <HAL_GetTick>
 8009c76:	65f8      	str	r0, [r7, #92]	; 0x5c

				/* Wait till HSI is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET) {
 8009c78:	e008      	b.n	8009c8c <HAL_RCC_OscConfig+0x194>
					if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE) {
 8009c7a:	f7fa fc4b 	bl	8004514 <HAL_GetTick>
 8009c7e:	4602      	mov	r2, r0
 8009c80:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009c82:	1ad3      	subs	r3, r2, r3
 8009c84:	2b64      	cmp	r3, #100	; 0x64
 8009c86:	d901      	bls.n	8009c8c <HAL_RCC_OscConfig+0x194>
						return HAL_TIMEOUT;
 8009c88:	2303      	movs	r3, #3
 8009c8a:	e183      	b.n	8009f94 <HAL_RCC_OscConfig+0x49c>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET) {
 8009c8c:	4b32      	ldr	r3, [pc, #200]	; (8009d58 <HAL_RCC_OscConfig+0x260>)
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	f003 0302 	and.w	r3, r3, #2
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d0f0      	beq.n	8009c7a <HAL_RCC_OscConfig+0x182>
					}
				}

				/* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
				__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(
 8009c98:	4b2f      	ldr	r3, [pc, #188]	; (8009d58 <HAL_RCC_OscConfig+0x260>)
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	691b      	ldr	r3, [r3, #16]
 8009ca4:	21f8      	movs	r1, #248	; 0xf8
 8009ca6:	6439      	str	r1, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009ca8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009caa:	fa91 f1a1 	rbit	r1, r1
 8009cae:	63f9      	str	r1, [r7, #60]	; 0x3c
   return(result);
 8009cb0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009cb2:	64b9      	str	r1, [r7, #72]	; 0x48
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8009cb4:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8009cb6:	fab1 f181 	clz	r1, r1
 8009cba:	6479      	str	r1, [r7, #68]	; 0x44
   return ((uint8_t) result);    /* Add explicit type cast here */
 8009cbc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009cbe:	b2c9      	uxtb	r1, r1
 8009cc0:	408b      	lsls	r3, r1
 8009cc2:	4925      	ldr	r1, [pc, #148]	; (8009d58 <HAL_RCC_OscConfig+0x260>)
 8009cc4:	4313      	orrs	r3, r2
 8009cc6:	600b      	str	r3, [r1, #0]
 8009cc8:	e015      	b.n	8009cf6 <HAL_RCC_OscConfig+0x1fe>
						RCC_OscInitStruct->HSICalibrationValue);
			} else {
				/* Disable the Internal High Speed oscillator (HSI). */
				__HAL_RCC_HSI_DISABLE();
 8009cca:	4b25      	ldr	r3, [pc, #148]	; (8009d60 <HAL_RCC_OscConfig+0x268>)
 8009ccc:	2200      	movs	r2, #0
 8009cce:	601a      	str	r2, [r3, #0]

				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 8009cd0:	f7fa fc20 	bl	8004514 <HAL_GetTick>
 8009cd4:	65f8      	str	r0, [r7, #92]	; 0x5c

				/* Wait till HSI is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) {
 8009cd6:	e008      	b.n	8009cea <HAL_RCC_OscConfig+0x1f2>
					if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE) {
 8009cd8:	f7fa fc1c 	bl	8004514 <HAL_GetTick>
 8009cdc:	4602      	mov	r2, r0
 8009cde:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009ce0:	1ad3      	subs	r3, r2, r3
 8009ce2:	2b64      	cmp	r3, #100	; 0x64
 8009ce4:	d901      	bls.n	8009cea <HAL_RCC_OscConfig+0x1f2>
						return HAL_TIMEOUT;
 8009ce6:	2303      	movs	r3, #3
 8009ce8:	e154      	b.n	8009f94 <HAL_RCC_OscConfig+0x49c>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) {
 8009cea:	4b1b      	ldr	r3, [pc, #108]	; (8009d58 <HAL_RCC_OscConfig+0x260>)
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	f003 0302 	and.w	r3, r3, #2
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d1f0      	bne.n	8009cd8 <HAL_RCC_OscConfig+0x1e0>
				}
			}
		}
	}
	/*------------------------------ LSI Configuration -------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI)
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	f003 0308 	and.w	r3, r3, #8
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d038      	beq.n	8009d74 <HAL_RCC_OscConfig+0x27c>
			== RCC_OSCILLATORTYPE_LSI) {
		/* Check the parameters */
		assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

		/* Check the LSI State */
		if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF) {
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	695b      	ldr	r3, [r3, #20]
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d016      	beq.n	8009d38 <HAL_RCC_OscConfig+0x240>
			/* Enable the Internal Low Speed oscillator (LSI). */
			__HAL_RCC_LSI_ENABLE();
 8009d0a:	4b16      	ldr	r3, [pc, #88]	; (8009d64 <HAL_RCC_OscConfig+0x26c>)
 8009d0c:	2201      	movs	r2, #1
 8009d0e:	601a      	str	r2, [r3, #0]

			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 8009d10:	f7fa fc00 	bl	8004514 <HAL_GetTick>
 8009d14:	65f8      	str	r0, [r7, #92]	; 0x5c

			/* Wait till LSI is ready */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET) {
 8009d16:	e008      	b.n	8009d2a <HAL_RCC_OscConfig+0x232>
				if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE) {
 8009d18:	f7fa fbfc 	bl	8004514 <HAL_GetTick>
 8009d1c:	4602      	mov	r2, r0
 8009d1e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009d20:	1ad3      	subs	r3, r2, r3
 8009d22:	2b64      	cmp	r3, #100	; 0x64
 8009d24:	d901      	bls.n	8009d2a <HAL_RCC_OscConfig+0x232>
					return HAL_TIMEOUT;
 8009d26:	2303      	movs	r3, #3
 8009d28:	e134      	b.n	8009f94 <HAL_RCC_OscConfig+0x49c>
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET) {
 8009d2a:	4b0b      	ldr	r3, [pc, #44]	; (8009d58 <HAL_RCC_OscConfig+0x260>)
 8009d2c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009d2e:	f003 0302 	and.w	r3, r3, #2
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d0f0      	beq.n	8009d18 <HAL_RCC_OscConfig+0x220>
 8009d36:	e01d      	b.n	8009d74 <HAL_RCC_OscConfig+0x27c>
				}
			}
		} else {
			/* Disable the Internal Low Speed oscillator (LSI). */
			__HAL_RCC_LSI_DISABLE();
 8009d38:	4b0a      	ldr	r3, [pc, #40]	; (8009d64 <HAL_RCC_OscConfig+0x26c>)
 8009d3a:	2200      	movs	r2, #0
 8009d3c:	601a      	str	r2, [r3, #0]

			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 8009d3e:	f7fa fbe9 	bl	8004514 <HAL_GetTick>
 8009d42:	65f8      	str	r0, [r7, #92]	; 0x5c

			/* Wait till LSI is ready */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET) {
 8009d44:	e010      	b.n	8009d68 <HAL_RCC_OscConfig+0x270>
				if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE) {
 8009d46:	f7fa fbe5 	bl	8004514 <HAL_GetTick>
 8009d4a:	4602      	mov	r2, r0
 8009d4c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009d4e:	1ad3      	subs	r3, r2, r3
 8009d50:	2b64      	cmp	r3, #100	; 0x64
 8009d52:	d909      	bls.n	8009d68 <HAL_RCC_OscConfig+0x270>
					return HAL_TIMEOUT;
 8009d54:	2303      	movs	r3, #3
 8009d56:	e11d      	b.n	8009f94 <HAL_RCC_OscConfig+0x49c>
 8009d58:	40023800 	.word	0x40023800
 8009d5c:	40023802 	.word	0x40023802
 8009d60:	42470000 	.word	0x42470000
 8009d64:	42470e80 	.word	0x42470e80
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET) {
 8009d68:	4b8c      	ldr	r3, [pc, #560]	; (8009f9c <HAL_RCC_OscConfig+0x4a4>)
 8009d6a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009d6c:	f003 0302 	and.w	r3, r3, #2
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d1e8      	bne.n	8009d46 <HAL_RCC_OscConfig+0x24e>
				}
			}
		}
	}
	/*------------------------------ LSE Configuration -------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE)
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	f003 0304 	and.w	r3, r3, #4
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d070      	beq.n	8009e62 <HAL_RCC_OscConfig+0x36a>
			== RCC_OSCILLATORTYPE_LSE) {
		/* Check the parameters */
		assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

		/* Enable Power Clock*/
		__HAL_RCC_PWR_CLK_ENABLE();
 8009d80:	4b86      	ldr	r3, [pc, #536]	; (8009f9c <HAL_RCC_OscConfig+0x4a4>)
 8009d82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d84:	4a85      	ldr	r2, [pc, #532]	; (8009f9c <HAL_RCC_OscConfig+0x4a4>)
 8009d86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009d8a:	6413      	str	r3, [r2, #64]	; 0x40
 8009d8c:	4b83      	ldr	r3, [pc, #524]	; (8009f9c <HAL_RCC_OscConfig+0x4a4>)
 8009d8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009d94:	60bb      	str	r3, [r7, #8]
 8009d96:	68bb      	ldr	r3, [r7, #8]

		/* Enable write access to Backup domain */
		PWR->CR |= PWR_CR_DBP;
 8009d98:	4b81      	ldr	r3, [pc, #516]	; (8009fa0 <HAL_RCC_OscConfig+0x4a8>)
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	4a80      	ldr	r2, [pc, #512]	; (8009fa0 <HAL_RCC_OscConfig+0x4a8>)
 8009d9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009da2:	6013      	str	r3, [r2, #0]

		/* Wait for Backup domain Write protection disable */
		tickstart = HAL_GetTick();
 8009da4:	f7fa fbb6 	bl	8004514 <HAL_GetTick>
 8009da8:	65f8      	str	r0, [r7, #92]	; 0x5c

		while ((PWR->CR & PWR_CR_DBP) == RESET) {
 8009daa:	e008      	b.n	8009dbe <HAL_RCC_OscConfig+0x2c6>
			if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE) {
 8009dac:	f7fa fbb2 	bl	8004514 <HAL_GetTick>
 8009db0:	4602      	mov	r2, r0
 8009db2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009db4:	1ad3      	subs	r3, r2, r3
 8009db6:	2b64      	cmp	r3, #100	; 0x64
 8009db8:	d901      	bls.n	8009dbe <HAL_RCC_OscConfig+0x2c6>
				return HAL_TIMEOUT;
 8009dba:	2303      	movs	r3, #3
 8009dbc:	e0ea      	b.n	8009f94 <HAL_RCC_OscConfig+0x49c>
		while ((PWR->CR & PWR_CR_DBP) == RESET) {
 8009dbe:	4b78      	ldr	r3, [pc, #480]	; (8009fa0 <HAL_RCC_OscConfig+0x4a8>)
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d0f0      	beq.n	8009dac <HAL_RCC_OscConfig+0x2b4>
			}
		}

		/* Reset LSEON and LSEBYP bits before configuring the LSE ----------------*/
		__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF);
 8009dca:	4b76      	ldr	r3, [pc, #472]	; (8009fa4 <HAL_RCC_OscConfig+0x4ac>)
 8009dcc:	2200      	movs	r2, #0
 8009dce:	701a      	strb	r2, [r3, #0]

		/* Get Start Tick*/
		tickstart = HAL_GetTick();
 8009dd0:	f7fa fba0 	bl	8004514 <HAL_GetTick>
 8009dd4:	65f8      	str	r0, [r7, #92]	; 0x5c

		/* Wait till LSE is ready */
		while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET) {
 8009dd6:	e00a      	b.n	8009dee <HAL_RCC_OscConfig+0x2f6>
			if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) {
 8009dd8:	f7fa fb9c 	bl	8004514 <HAL_GetTick>
 8009ddc:	4602      	mov	r2, r0
 8009dde:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009de0:	1ad3      	subs	r3, r2, r3
 8009de2:	f241 3288 	movw	r2, #5000	; 0x1388
 8009de6:	4293      	cmp	r3, r2
 8009de8:	d901      	bls.n	8009dee <HAL_RCC_OscConfig+0x2f6>
				return HAL_TIMEOUT;
 8009dea:	2303      	movs	r3, #3
 8009dec:	e0d2      	b.n	8009f94 <HAL_RCC_OscConfig+0x49c>
		while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET) {
 8009dee:	4b6b      	ldr	r3, [pc, #428]	; (8009f9c <HAL_RCC_OscConfig+0x4a4>)
 8009df0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009df2:	f003 0302 	and.w	r3, r3, #2
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d1ee      	bne.n	8009dd8 <HAL_RCC_OscConfig+0x2e0>
			}
		}

		/* Set the new LSE configuration -----------------------------------------*/
		__HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	689a      	ldr	r2, [r3, #8]
 8009dfe:	4b69      	ldr	r3, [pc, #420]	; (8009fa4 <HAL_RCC_OscConfig+0x4ac>)
 8009e00:	b2d2      	uxtb	r2, r2
 8009e02:	701a      	strb	r2, [r3, #0]
		/* Check the LSE State */
		if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF) {
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	689b      	ldr	r3, [r3, #8]
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d015      	beq.n	8009e38 <HAL_RCC_OscConfig+0x340>
			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 8009e0c:	f7fa fb82 	bl	8004514 <HAL_GetTick>
 8009e10:	65f8      	str	r0, [r7, #92]	; 0x5c

			/* Wait till LSE is ready */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET) {
 8009e12:	e00a      	b.n	8009e2a <HAL_RCC_OscConfig+0x332>
				if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) {
 8009e14:	f7fa fb7e 	bl	8004514 <HAL_GetTick>
 8009e18:	4602      	mov	r2, r0
 8009e1a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009e1c:	1ad3      	subs	r3, r2, r3
 8009e1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8009e22:	4293      	cmp	r3, r2
 8009e24:	d901      	bls.n	8009e2a <HAL_RCC_OscConfig+0x332>
					return HAL_TIMEOUT;
 8009e26:	2303      	movs	r3, #3
 8009e28:	e0b4      	b.n	8009f94 <HAL_RCC_OscConfig+0x49c>
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET) {
 8009e2a:	4b5c      	ldr	r3, [pc, #368]	; (8009f9c <HAL_RCC_OscConfig+0x4a4>)
 8009e2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009e2e:	f003 0302 	and.w	r3, r3, #2
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d0ee      	beq.n	8009e14 <HAL_RCC_OscConfig+0x31c>
 8009e36:	e014      	b.n	8009e62 <HAL_RCC_OscConfig+0x36a>
				}
			}
		} else {
			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 8009e38:	f7fa fb6c 	bl	8004514 <HAL_GetTick>
 8009e3c:	65f8      	str	r0, [r7, #92]	; 0x5c

			/* Wait till LSE is ready */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET) {
 8009e3e:	e00a      	b.n	8009e56 <HAL_RCC_OscConfig+0x35e>
				if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) {
 8009e40:	f7fa fb68 	bl	8004514 <HAL_GetTick>
 8009e44:	4602      	mov	r2, r0
 8009e46:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009e48:	1ad3      	subs	r3, r2, r3
 8009e4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8009e4e:	4293      	cmp	r3, r2
 8009e50:	d901      	bls.n	8009e56 <HAL_RCC_OscConfig+0x35e>
					return HAL_TIMEOUT;
 8009e52:	2303      	movs	r3, #3
 8009e54:	e09e      	b.n	8009f94 <HAL_RCC_OscConfig+0x49c>
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET) {
 8009e56:	4b51      	ldr	r3, [pc, #324]	; (8009f9c <HAL_RCC_OscConfig+0x4a4>)
 8009e58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009e5a:	f003 0302 	and.w	r3, r3, #2
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d1ee      	bne.n	8009e40 <HAL_RCC_OscConfig+0x348>
		}
	}
	/*-------------------------------- PLL Configuration -----------------------*/
	/* Check the parameters */
	assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
	if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE) {
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	699b      	ldr	r3, [r3, #24]
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	f000 8093 	beq.w	8009f92 <HAL_RCC_OscConfig+0x49a>
		/* Check if the PLL is used as system clock or not */
		if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL) {
 8009e6c:	4b4b      	ldr	r3, [pc, #300]	; (8009f9c <HAL_RCC_OscConfig+0x4a4>)
 8009e6e:	689b      	ldr	r3, [r3, #8]
 8009e70:	f003 030c 	and.w	r3, r3, #12
 8009e74:	2b08      	cmp	r3, #8
 8009e76:	f000 808a 	beq.w	8009f8e <HAL_RCC_OscConfig+0x496>
			if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON) {
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	699b      	ldr	r3, [r3, #24]
 8009e7e:	2b02      	cmp	r3, #2
 8009e80:	d16e      	bne.n	8009f60 <HAL_RCC_OscConfig+0x468>
				assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
				assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
				assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

				/* Disable the main PLL. */
				__HAL_RCC_PLL_DISABLE();
 8009e82:	4b49      	ldr	r3, [pc, #292]	; (8009fa8 <HAL_RCC_OscConfig+0x4b0>)
 8009e84:	2200      	movs	r2, #0
 8009e86:	601a      	str	r2, [r3, #0]

				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 8009e88:	f7fa fb44 	bl	8004514 <HAL_GetTick>
 8009e8c:	65f8      	str	r0, [r7, #92]	; 0x5c

				/* Wait till PLL is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET) {
 8009e8e:	e008      	b.n	8009ea2 <HAL_RCC_OscConfig+0x3aa>
					if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) {
 8009e90:	f7fa fb40 	bl	8004514 <HAL_GetTick>
 8009e94:	4602      	mov	r2, r0
 8009e96:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009e98:	1ad3      	subs	r3, r2, r3
 8009e9a:	2b64      	cmp	r3, #100	; 0x64
 8009e9c:	d901      	bls.n	8009ea2 <HAL_RCC_OscConfig+0x3aa>
						return HAL_TIMEOUT;
 8009e9e:	2303      	movs	r3, #3
 8009ea0:	e078      	b.n	8009f94 <HAL_RCC_OscConfig+0x49c>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET) {
 8009ea2:	4b3e      	ldr	r3, [pc, #248]	; (8009f9c <HAL_RCC_OscConfig+0x4a4>)
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d1f0      	bne.n	8009e90 <HAL_RCC_OscConfig+0x398>
					}
				}

				/* Configure the main PLL clock source, multiplication and division factors. */
				WRITE_REG(RCC->PLLCFGR,
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	69da      	ldr	r2, [r3, #28]
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	6a1b      	ldr	r3, [r3, #32]
 8009eb6:	431a      	orrs	r2, r3
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ebc:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8009ec0:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009ec2:	6939      	ldr	r1, [r7, #16]
 8009ec4:	fa91 f1a1 	rbit	r1, r1
 8009ec8:	60f9      	str	r1, [r7, #12]
   return(result);
 8009eca:	68f9      	ldr	r1, [r7, #12]
 8009ecc:	61b9      	str	r1, [r7, #24]
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8009ece:	69b9      	ldr	r1, [r7, #24]
 8009ed0:	fab1 f181 	clz	r1, r1
 8009ed4:	6179      	str	r1, [r7, #20]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8009ed6:	6979      	ldr	r1, [r7, #20]
 8009ed8:	b2c9      	uxtb	r1, r1
 8009eda:	408b      	lsls	r3, r1
 8009edc:	431a      	orrs	r2, r3
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ee2:	085b      	lsrs	r3, r3, #1
 8009ee4:	3b01      	subs	r3, #1
 8009ee6:	f44f 3140 	mov.w	r1, #196608	; 0x30000
 8009eea:	6239      	str	r1, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009eec:	6a39      	ldr	r1, [r7, #32]
 8009eee:	fa91 f1a1 	rbit	r1, r1
 8009ef2:	61f9      	str	r1, [r7, #28]
   return(result);
 8009ef4:	69f9      	ldr	r1, [r7, #28]
 8009ef6:	62b9      	str	r1, [r7, #40]	; 0x28
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8009ef8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009efa:	fab1 f181 	clz	r1, r1
 8009efe:	6279      	str	r1, [r7, #36]	; 0x24
   return ((uint8_t) result);    /* Add explicit type cast here */
 8009f00:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009f02:	b2c9      	uxtb	r1, r1
 8009f04:	408b      	lsls	r3, r1
 8009f06:	431a      	orrs	r2, r3
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f0c:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 8009f10:	6339      	str	r1, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009f12:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009f14:	fa91 f1a1 	rbit	r1, r1
 8009f18:	62f9      	str	r1, [r7, #44]	; 0x2c
   return(result);
 8009f1a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009f1c:	63b9      	str	r1, [r7, #56]	; 0x38
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8009f1e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009f20:	fab1 f181 	clz	r1, r1
 8009f24:	6379      	str	r1, [r7, #52]	; 0x34
   return ((uint8_t) result);    /* Add explicit type cast here */
 8009f26:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009f28:	b2c9      	uxtb	r1, r1
 8009f2a:	408b      	lsls	r3, r1
 8009f2c:	491b      	ldr	r1, [pc, #108]	; (8009f9c <HAL_RCC_OscConfig+0x4a4>)
 8009f2e:	4313      	orrs	r3, r2
 8009f30:	604b      	str	r3, [r1, #4]
						(RCC_OscInitStruct->PLL.PLLSource | RCC_OscInitStruct->PLL.PLLM | (RCC_OscInitStruct->PLL.PLLN << POSITION_VAL(RCC_PLLCFGR_PLLN)) | (((RCC_OscInitStruct->PLL.PLLP >> 1) -1) << POSITION_VAL(RCC_PLLCFGR_PLLP)) | (RCC_OscInitStruct->PLL.PLLQ << POSITION_VAL(RCC_PLLCFGR_PLLQ))));
				/* Enable the main PLL. */
				__HAL_RCC_PLL_ENABLE();
 8009f32:	4b1d      	ldr	r3, [pc, #116]	; (8009fa8 <HAL_RCC_OscConfig+0x4b0>)
 8009f34:	2201      	movs	r2, #1
 8009f36:	601a      	str	r2, [r3, #0]

				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 8009f38:	f7fa faec 	bl	8004514 <HAL_GetTick>
 8009f3c:	65f8      	str	r0, [r7, #92]	; 0x5c

				/* Wait till PLL is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET) {
 8009f3e:	e008      	b.n	8009f52 <HAL_RCC_OscConfig+0x45a>
					if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) {
 8009f40:	f7fa fae8 	bl	8004514 <HAL_GetTick>
 8009f44:	4602      	mov	r2, r0
 8009f46:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009f48:	1ad3      	subs	r3, r2, r3
 8009f4a:	2b64      	cmp	r3, #100	; 0x64
 8009f4c:	d901      	bls.n	8009f52 <HAL_RCC_OscConfig+0x45a>
						return HAL_TIMEOUT;
 8009f4e:	2303      	movs	r3, #3
 8009f50:	e020      	b.n	8009f94 <HAL_RCC_OscConfig+0x49c>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET) {
 8009f52:	4b12      	ldr	r3, [pc, #72]	; (8009f9c <HAL_RCC_OscConfig+0x4a4>)
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d0f0      	beq.n	8009f40 <HAL_RCC_OscConfig+0x448>
 8009f5e:	e018      	b.n	8009f92 <HAL_RCC_OscConfig+0x49a>
					}
				}
			} else {
				/* Disable the main PLL. */
				__HAL_RCC_PLL_DISABLE();
 8009f60:	4b11      	ldr	r3, [pc, #68]	; (8009fa8 <HAL_RCC_OscConfig+0x4b0>)
 8009f62:	2200      	movs	r2, #0
 8009f64:	601a      	str	r2, [r3, #0]

				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 8009f66:	f7fa fad5 	bl	8004514 <HAL_GetTick>
 8009f6a:	65f8      	str	r0, [r7, #92]	; 0x5c

				/* Wait till PLL is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET) {
 8009f6c:	e008      	b.n	8009f80 <HAL_RCC_OscConfig+0x488>
					if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) {
 8009f6e:	f7fa fad1 	bl	8004514 <HAL_GetTick>
 8009f72:	4602      	mov	r2, r0
 8009f74:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009f76:	1ad3      	subs	r3, r2, r3
 8009f78:	2b64      	cmp	r3, #100	; 0x64
 8009f7a:	d901      	bls.n	8009f80 <HAL_RCC_OscConfig+0x488>
						return HAL_TIMEOUT;
 8009f7c:	2303      	movs	r3, #3
 8009f7e:	e009      	b.n	8009f94 <HAL_RCC_OscConfig+0x49c>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET) {
 8009f80:	4b06      	ldr	r3, [pc, #24]	; (8009f9c <HAL_RCC_OscConfig+0x4a4>)
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d1f0      	bne.n	8009f6e <HAL_RCC_OscConfig+0x476>
 8009f8c:	e001      	b.n	8009f92 <HAL_RCC_OscConfig+0x49a>
					}
				}
			}
		} else {
			return HAL_ERROR;
 8009f8e:	2301      	movs	r3, #1
 8009f90:	e000      	b.n	8009f94 <HAL_RCC_OscConfig+0x49c>
		}
	}
	return HAL_OK;
 8009f92:	2300      	movs	r3, #0
}
 8009f94:	4618      	mov	r0, r3
 8009f96:	3760      	adds	r7, #96	; 0x60
 8009f98:	46bd      	mov	sp, r7
 8009f9a:	bd80      	pop	{r7, pc}
 8009f9c:	40023800 	.word	0x40023800
 8009fa0:	40007000 	.word	0x40007000
 8009fa4:	40023870 	.word	0x40023870
 8009fa8:	42470060 	.word	0x42470060

08009fac <HAL_RCC_ClockConfig>:
 *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
 *         (for more details refer to section above "Initialization/de-initialization functions")
 * @retval None
 */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct,
		uint32_t FLatency) {
 8009fac:	b580      	push	{r7, lr}
 8009fae:	b084      	sub	sp, #16
 8009fb0:	af00      	add	r7, sp, #0
 8009fb2:	6078      	str	r0, [r7, #4]
 8009fb4:	6039      	str	r1, [r7, #0]
	uint32_t tickstart = 0;
 8009fb6:	2300      	movs	r3, #0
 8009fb8:	60fb      	str	r3, [r7, #12]
	/* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
	 must be correctly programmed according to the frequency of the CPU clock 
	 (HCLK) and the supply voltage of the device. */

	/* Increasing the CPU frequency */
	if (FLatency > (FLASH->ACR & FLASH_ACR_LATENCY)) {
 8009fba:	4b9b      	ldr	r3, [pc, #620]	; (800a228 <HAL_RCC_ClockConfig+0x27c>)
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	f003 030f 	and.w	r3, r3, #15
 8009fc2:	683a      	ldr	r2, [r7, #0]
 8009fc4:	429a      	cmp	r2, r3
 8009fc6:	f240 80aa 	bls.w	800a11e <HAL_RCC_ClockConfig+0x172>
		/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
		__HAL_FLASH_SET_LATENCY(FLatency);
 8009fca:	4b97      	ldr	r3, [pc, #604]	; (800a228 <HAL_RCC_ClockConfig+0x27c>)
 8009fcc:	683a      	ldr	r2, [r7, #0]
 8009fce:	b2d2      	uxtb	r2, r2
 8009fd0:	701a      	strb	r2, [r3, #0]

		/* Check that the new number of wait states is taken into account to access the Flash
		 memory by reading the FLASH_ACR register */
		if ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency) {
 8009fd2:	4b95      	ldr	r3, [pc, #596]	; (800a228 <HAL_RCC_ClockConfig+0x27c>)
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	f003 030f 	and.w	r3, r3, #15
 8009fda:	683a      	ldr	r2, [r7, #0]
 8009fdc:	429a      	cmp	r2, r3
 8009fde:	d001      	beq.n	8009fe4 <HAL_RCC_ClockConfig+0x38>
			return HAL_ERROR;
 8009fe0:	2301      	movs	r3, #1
 8009fe2:	e16d      	b.n	800a2c0 <HAL_RCC_ClockConfig+0x314>
		}

		/*-------------------------- HCLK Configuration --------------------------*/
		if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK)
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	f003 0302 	and.w	r3, r3, #2
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d008      	beq.n	800a002 <HAL_RCC_ClockConfig+0x56>
				== RCC_CLOCKTYPE_HCLK) {
			assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
			MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE,
 8009ff0:	4b8e      	ldr	r3, [pc, #568]	; (800a22c <HAL_RCC_ClockConfig+0x280>)
 8009ff2:	689b      	ldr	r3, [r3, #8]
 8009ff4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	689b      	ldr	r3, [r3, #8]
 8009ffc:	498b      	ldr	r1, [pc, #556]	; (800a22c <HAL_RCC_ClockConfig+0x280>)
 8009ffe:	4313      	orrs	r3, r2
 800a000:	608b      	str	r3, [r1, #8]
					RCC_ClkInitStruct->AHBCLKDivider);
		}

		/*------------------------- SYSCLK Configuration ---------------------------*/
		if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK)
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	f003 0301 	and.w	r3, r3, #1
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	f000 8135 	beq.w	800a27a <HAL_RCC_ClockConfig+0x2ce>
				== RCC_CLOCKTYPE_SYSCLK) {
			assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

			/* HSE is selected as System Clock Source */
			if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE) {
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	685b      	ldr	r3, [r3, #4]
 800a014:	2b01      	cmp	r3, #1
 800a016:	d107      	bne.n	800a028 <HAL_RCC_ClockConfig+0x7c>
				/* Check the HSE ready flag */
				if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET) {
 800a018:	4b84      	ldr	r3, [pc, #528]	; (800a22c <HAL_RCC_ClockConfig+0x280>)
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a020:	2b00      	cmp	r3, #0
 800a022:	d119      	bne.n	800a058 <HAL_RCC_ClockConfig+0xac>
					return HAL_ERROR;
 800a024:	2301      	movs	r3, #1
 800a026:	e14b      	b.n	800a2c0 <HAL_RCC_ClockConfig+0x314>
				}
			}
			/* PLL is selected as System Clock Source */
			else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	685b      	ldr	r3, [r3, #4]
 800a02c:	2b02      	cmp	r3, #2
 800a02e:	d003      	beq.n	800a038 <HAL_RCC_ClockConfig+0x8c>
					|| (RCC_ClkInitStruct->SYSCLKSource
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	685b      	ldr	r3, [r3, #4]
 800a034:	2b03      	cmp	r3, #3
 800a036:	d107      	bne.n	800a048 <HAL_RCC_ClockConfig+0x9c>
							== RCC_SYSCLKSOURCE_PLLRCLK)) {
				/* Check the PLL ready flag */
				if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET) {
 800a038:	4b7c      	ldr	r3, [pc, #496]	; (800a22c <HAL_RCC_ClockConfig+0x280>)
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a040:	2b00      	cmp	r3, #0
 800a042:	d109      	bne.n	800a058 <HAL_RCC_ClockConfig+0xac>
					return HAL_ERROR;
 800a044:	2301      	movs	r3, #1
 800a046:	e13b      	b.n	800a2c0 <HAL_RCC_ClockConfig+0x314>
				}
			}
			/* HSI is selected as System Clock Source */
			else {
				/* Check the HSI ready flag */
				if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET) {
 800a048:	4b78      	ldr	r3, [pc, #480]	; (800a22c <HAL_RCC_ClockConfig+0x280>)
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	f003 0302 	and.w	r3, r3, #2
 800a050:	2b00      	cmp	r3, #0
 800a052:	d101      	bne.n	800a058 <HAL_RCC_ClockConfig+0xac>
					return HAL_ERROR;
 800a054:	2301      	movs	r3, #1
 800a056:	e133      	b.n	800a2c0 <HAL_RCC_ClockConfig+0x314>
				}
			}

			__HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a058:	4b74      	ldr	r3, [pc, #464]	; (800a22c <HAL_RCC_ClockConfig+0x280>)
 800a05a:	689b      	ldr	r3, [r3, #8]
 800a05c:	f023 0203 	bic.w	r2, r3, #3
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	685b      	ldr	r3, [r3, #4]
 800a064:	4971      	ldr	r1, [pc, #452]	; (800a22c <HAL_RCC_ClockConfig+0x280>)
 800a066:	4313      	orrs	r3, r2
 800a068:	608b      	str	r3, [r1, #8]
			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 800a06a:	f7fa fa53 	bl	8004514 <HAL_GetTick>
 800a06e:	60f8      	str	r0, [r7, #12]

			if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE) {
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	685b      	ldr	r3, [r3, #4]
 800a074:	2b01      	cmp	r3, #1
 800a076:	d112      	bne.n	800a09e <HAL_RCC_ClockConfig+0xf2>
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a078:	e00a      	b.n	800a090 <HAL_RCC_ClockConfig+0xe4>
						!= RCC_SYSCLKSOURCE_STATUS_HSE) {
					if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 800a07a:	f7fa fa4b 	bl	8004514 <HAL_GetTick>
 800a07e:	4602      	mov	r2, r0
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	1ad3      	subs	r3, r2, r3
 800a084:	f241 3288 	movw	r2, #5000	; 0x1388
 800a088:	4293      	cmp	r3, r2
 800a08a:	d901      	bls.n	800a090 <HAL_RCC_ClockConfig+0xe4>
						return HAL_TIMEOUT;
 800a08c:	2303      	movs	r3, #3
 800a08e:	e117      	b.n	800a2c0 <HAL_RCC_ClockConfig+0x314>
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a090:	4b66      	ldr	r3, [pc, #408]	; (800a22c <HAL_RCC_ClockConfig+0x280>)
 800a092:	689b      	ldr	r3, [r3, #8]
 800a094:	f003 030c 	and.w	r3, r3, #12
 800a098:	2b04      	cmp	r3, #4
 800a09a:	d1ee      	bne.n	800a07a <HAL_RCC_ClockConfig+0xce>
 800a09c:	e0ed      	b.n	800a27a <HAL_RCC_ClockConfig+0x2ce>
					}
				}
			} else if (RCC_ClkInitStruct->SYSCLKSource
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	685b      	ldr	r3, [r3, #4]
 800a0a2:	2b02      	cmp	r3, #2
 800a0a4:	d112      	bne.n	800a0cc <HAL_RCC_ClockConfig+0x120>
					== RCC_SYSCLKSOURCE_PLLCLK) {
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a0a6:	e00a      	b.n	800a0be <HAL_RCC_ClockConfig+0x112>
						!= RCC_SYSCLKSOURCE_STATUS_PLLCLK) {
					if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 800a0a8:	f7fa fa34 	bl	8004514 <HAL_GetTick>
 800a0ac:	4602      	mov	r2, r0
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	1ad3      	subs	r3, r2, r3
 800a0b2:	f241 3288 	movw	r2, #5000	; 0x1388
 800a0b6:	4293      	cmp	r3, r2
 800a0b8:	d901      	bls.n	800a0be <HAL_RCC_ClockConfig+0x112>
						return HAL_TIMEOUT;
 800a0ba:	2303      	movs	r3, #3
 800a0bc:	e100      	b.n	800a2c0 <HAL_RCC_ClockConfig+0x314>
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a0be:	4b5b      	ldr	r3, [pc, #364]	; (800a22c <HAL_RCC_ClockConfig+0x280>)
 800a0c0:	689b      	ldr	r3, [r3, #8]
 800a0c2:	f003 030c 	and.w	r3, r3, #12
 800a0c6:	2b08      	cmp	r3, #8
 800a0c8:	d1ee      	bne.n	800a0a8 <HAL_RCC_ClockConfig+0xfc>
 800a0ca:	e0d6      	b.n	800a27a <HAL_RCC_ClockConfig+0x2ce>
					}
				}
			} else if (RCC_ClkInitStruct->SYSCLKSource
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	685b      	ldr	r3, [r3, #4]
 800a0d0:	2b03      	cmp	r3, #3
 800a0d2:	d11d      	bne.n	800a110 <HAL_RCC_ClockConfig+0x164>
					== RCC_SYSCLKSOURCE_PLLRCLK) {
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a0d4:	e00a      	b.n	800a0ec <HAL_RCC_ClockConfig+0x140>
						!= RCC_SYSCLKSOURCE_STATUS_PLLRCLK) {
					if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 800a0d6:	f7fa fa1d 	bl	8004514 <HAL_GetTick>
 800a0da:	4602      	mov	r2, r0
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	1ad3      	subs	r3, r2, r3
 800a0e0:	f241 3288 	movw	r2, #5000	; 0x1388
 800a0e4:	4293      	cmp	r3, r2
 800a0e6:	d901      	bls.n	800a0ec <HAL_RCC_ClockConfig+0x140>
						return HAL_TIMEOUT;
 800a0e8:	2303      	movs	r3, #3
 800a0ea:	e0e9      	b.n	800a2c0 <HAL_RCC_ClockConfig+0x314>
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a0ec:	4b4f      	ldr	r3, [pc, #316]	; (800a22c <HAL_RCC_ClockConfig+0x280>)
 800a0ee:	689b      	ldr	r3, [r3, #8]
 800a0f0:	f003 030c 	and.w	r3, r3, #12
 800a0f4:	2b03      	cmp	r3, #3
 800a0f6:	d1ee      	bne.n	800a0d6 <HAL_RCC_ClockConfig+0x12a>
 800a0f8:	e0bf      	b.n	800a27a <HAL_RCC_ClockConfig+0x2ce>
					}
				}
			} else {
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
						!= RCC_SYSCLKSOURCE_STATUS_HSI) {
					if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 800a0fa:	f7fa fa0b 	bl	8004514 <HAL_GetTick>
 800a0fe:	4602      	mov	r2, r0
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	1ad3      	subs	r3, r2, r3
 800a104:	f241 3288 	movw	r2, #5000	; 0x1388
 800a108:	4293      	cmp	r3, r2
 800a10a:	d901      	bls.n	800a110 <HAL_RCC_ClockConfig+0x164>
						return HAL_TIMEOUT;
 800a10c:	2303      	movs	r3, #3
 800a10e:	e0d7      	b.n	800a2c0 <HAL_RCC_ClockConfig+0x314>
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a110:	4b46      	ldr	r3, [pc, #280]	; (800a22c <HAL_RCC_ClockConfig+0x280>)
 800a112:	689b      	ldr	r3, [r3, #8]
 800a114:	f003 030c 	and.w	r3, r3, #12
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d1ee      	bne.n	800a0fa <HAL_RCC_ClockConfig+0x14e>
 800a11c:	e0ad      	b.n	800a27a <HAL_RCC_ClockConfig+0x2ce>
		}
	}
	/* Decreasing the CPU frequency */
	else {
		/*-------------------------- HCLK Configuration --------------------------*/
		if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK)
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	f003 0302 	and.w	r3, r3, #2
 800a126:	2b00      	cmp	r3, #0
 800a128:	d008      	beq.n	800a13c <HAL_RCC_ClockConfig+0x190>
				== RCC_CLOCKTYPE_HCLK) {
			assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
			MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE,
 800a12a:	4b40      	ldr	r3, [pc, #256]	; (800a22c <HAL_RCC_ClockConfig+0x280>)
 800a12c:	689b      	ldr	r3, [r3, #8]
 800a12e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	689b      	ldr	r3, [r3, #8]
 800a136:	493d      	ldr	r1, [pc, #244]	; (800a22c <HAL_RCC_ClockConfig+0x280>)
 800a138:	4313      	orrs	r3, r2
 800a13a:	608b      	str	r3, [r1, #8]
					RCC_ClkInitStruct->AHBCLKDivider);
		}

		/*------------------------- SYSCLK Configuration -------------------------*/
		if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK)
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	f003 0301 	and.w	r3, r3, #1
 800a144:	2b00      	cmp	r3, #0
 800a146:	f000 808b 	beq.w	800a260 <HAL_RCC_ClockConfig+0x2b4>
				== RCC_CLOCKTYPE_SYSCLK) {
			assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

			/* HSE is selected as System Clock Source */
			if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE) {
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	685b      	ldr	r3, [r3, #4]
 800a14e:	2b01      	cmp	r3, #1
 800a150:	d107      	bne.n	800a162 <HAL_RCC_ClockConfig+0x1b6>
				/* Check the HSE ready flag */
				if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET) {
 800a152:	4b36      	ldr	r3, [pc, #216]	; (800a22c <HAL_RCC_ClockConfig+0x280>)
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d119      	bne.n	800a192 <HAL_RCC_ClockConfig+0x1e6>
					return HAL_ERROR;
 800a15e:	2301      	movs	r3, #1
 800a160:	e0ae      	b.n	800a2c0 <HAL_RCC_ClockConfig+0x314>
				}
			}
			/* PLL is selected as System Clock Source */
			else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	685b      	ldr	r3, [r3, #4]
 800a166:	2b02      	cmp	r3, #2
 800a168:	d003      	beq.n	800a172 <HAL_RCC_ClockConfig+0x1c6>
					|| (RCC_ClkInitStruct->SYSCLKSource
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	685b      	ldr	r3, [r3, #4]
 800a16e:	2b03      	cmp	r3, #3
 800a170:	d107      	bne.n	800a182 <HAL_RCC_ClockConfig+0x1d6>
							== RCC_SYSCLKSOURCE_PLLRCLK)) {
				/* Check the PLL ready flag */
				if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET) {
 800a172:	4b2e      	ldr	r3, [pc, #184]	; (800a22c <HAL_RCC_ClockConfig+0x280>)
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d109      	bne.n	800a192 <HAL_RCC_ClockConfig+0x1e6>
					return HAL_ERROR;
 800a17e:	2301      	movs	r3, #1
 800a180:	e09e      	b.n	800a2c0 <HAL_RCC_ClockConfig+0x314>
				}
			}
			/* HSI is selected as System Clock Source */
			else {
				/* Check the HSI ready flag */
				if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET) {
 800a182:	4b2a      	ldr	r3, [pc, #168]	; (800a22c <HAL_RCC_ClockConfig+0x280>)
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	f003 0302 	and.w	r3, r3, #2
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d101      	bne.n	800a192 <HAL_RCC_ClockConfig+0x1e6>
					return HAL_ERROR;
 800a18e:	2301      	movs	r3, #1
 800a190:	e096      	b.n	800a2c0 <HAL_RCC_ClockConfig+0x314>
				}
			}
			__HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a192:	4b26      	ldr	r3, [pc, #152]	; (800a22c <HAL_RCC_ClockConfig+0x280>)
 800a194:	689b      	ldr	r3, [r3, #8]
 800a196:	f023 0203 	bic.w	r2, r3, #3
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	685b      	ldr	r3, [r3, #4]
 800a19e:	4923      	ldr	r1, [pc, #140]	; (800a22c <HAL_RCC_ClockConfig+0x280>)
 800a1a0:	4313      	orrs	r3, r2
 800a1a2:	608b      	str	r3, [r1, #8]
			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 800a1a4:	f7fa f9b6 	bl	8004514 <HAL_GetTick>
 800a1a8:	60f8      	str	r0, [r7, #12]

			if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE) {
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	685b      	ldr	r3, [r3, #4]
 800a1ae:	2b01      	cmp	r3, #1
 800a1b0:	d112      	bne.n	800a1d8 <HAL_RCC_ClockConfig+0x22c>
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a1b2:	e00a      	b.n	800a1ca <HAL_RCC_ClockConfig+0x21e>
						!= RCC_SYSCLKSOURCE_STATUS_HSE) {
					if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 800a1b4:	f7fa f9ae 	bl	8004514 <HAL_GetTick>
 800a1b8:	4602      	mov	r2, r0
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	1ad3      	subs	r3, r2, r3
 800a1be:	f241 3288 	movw	r2, #5000	; 0x1388
 800a1c2:	4293      	cmp	r3, r2
 800a1c4:	d901      	bls.n	800a1ca <HAL_RCC_ClockConfig+0x21e>
						return HAL_TIMEOUT;
 800a1c6:	2303      	movs	r3, #3
 800a1c8:	e07a      	b.n	800a2c0 <HAL_RCC_ClockConfig+0x314>
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a1ca:	4b18      	ldr	r3, [pc, #96]	; (800a22c <HAL_RCC_ClockConfig+0x280>)
 800a1cc:	689b      	ldr	r3, [r3, #8]
 800a1ce:	f003 030c 	and.w	r3, r3, #12
 800a1d2:	2b04      	cmp	r3, #4
 800a1d4:	d1ee      	bne.n	800a1b4 <HAL_RCC_ClockConfig+0x208>
 800a1d6:	e043      	b.n	800a260 <HAL_RCC_ClockConfig+0x2b4>
					}
				}
			} else if (RCC_ClkInitStruct->SYSCLKSource
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	685b      	ldr	r3, [r3, #4]
 800a1dc:	2b02      	cmp	r3, #2
 800a1de:	d112      	bne.n	800a206 <HAL_RCC_ClockConfig+0x25a>
					== RCC_SYSCLKSOURCE_PLLCLK) {
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a1e0:	e00a      	b.n	800a1f8 <HAL_RCC_ClockConfig+0x24c>
						!= RCC_SYSCLKSOURCE_STATUS_PLLCLK) {
					if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 800a1e2:	f7fa f997 	bl	8004514 <HAL_GetTick>
 800a1e6:	4602      	mov	r2, r0
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	1ad3      	subs	r3, r2, r3
 800a1ec:	f241 3288 	movw	r2, #5000	; 0x1388
 800a1f0:	4293      	cmp	r3, r2
 800a1f2:	d901      	bls.n	800a1f8 <HAL_RCC_ClockConfig+0x24c>
						return HAL_TIMEOUT;
 800a1f4:	2303      	movs	r3, #3
 800a1f6:	e063      	b.n	800a2c0 <HAL_RCC_ClockConfig+0x314>
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a1f8:	4b0c      	ldr	r3, [pc, #48]	; (800a22c <HAL_RCC_ClockConfig+0x280>)
 800a1fa:	689b      	ldr	r3, [r3, #8]
 800a1fc:	f003 030c 	and.w	r3, r3, #12
 800a200:	2b08      	cmp	r3, #8
 800a202:	d1ee      	bne.n	800a1e2 <HAL_RCC_ClockConfig+0x236>
 800a204:	e02c      	b.n	800a260 <HAL_RCC_ClockConfig+0x2b4>
					}
				}
			} else if (RCC_ClkInitStruct->SYSCLKSource
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	685b      	ldr	r3, [r3, #4]
 800a20a:	2b03      	cmp	r3, #3
 800a20c:	d122      	bne.n	800a254 <HAL_RCC_ClockConfig+0x2a8>
					== RCC_SYSCLKSOURCE_PLLRCLK) {
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a20e:	e00f      	b.n	800a230 <HAL_RCC_ClockConfig+0x284>
						!= RCC_SYSCLKSOURCE_STATUS_PLLRCLK) {
					if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 800a210:	f7fa f980 	bl	8004514 <HAL_GetTick>
 800a214:	4602      	mov	r2, r0
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	1ad3      	subs	r3, r2, r3
 800a21a:	f241 3288 	movw	r2, #5000	; 0x1388
 800a21e:	4293      	cmp	r3, r2
 800a220:	d906      	bls.n	800a230 <HAL_RCC_ClockConfig+0x284>
						return HAL_TIMEOUT;
 800a222:	2303      	movs	r3, #3
 800a224:	e04c      	b.n	800a2c0 <HAL_RCC_ClockConfig+0x314>
 800a226:	bf00      	nop
 800a228:	40023c00 	.word	0x40023c00
 800a22c:	40023800 	.word	0x40023800
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a230:	4b25      	ldr	r3, [pc, #148]	; (800a2c8 <HAL_RCC_ClockConfig+0x31c>)
 800a232:	689b      	ldr	r3, [r3, #8]
 800a234:	f003 030c 	and.w	r3, r3, #12
 800a238:	2b03      	cmp	r3, #3
 800a23a:	d1e9      	bne.n	800a210 <HAL_RCC_ClockConfig+0x264>
 800a23c:	e010      	b.n	800a260 <HAL_RCC_ClockConfig+0x2b4>
					}
				}
			} else {
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
						!= RCC_SYSCLKSOURCE_STATUS_HSI) {
					if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 800a23e:	f7fa f969 	bl	8004514 <HAL_GetTick>
 800a242:	4602      	mov	r2, r0
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	1ad3      	subs	r3, r2, r3
 800a248:	f241 3288 	movw	r2, #5000	; 0x1388
 800a24c:	4293      	cmp	r3, r2
 800a24e:	d901      	bls.n	800a254 <HAL_RCC_ClockConfig+0x2a8>
						return HAL_TIMEOUT;
 800a250:	2303      	movs	r3, #3
 800a252:	e035      	b.n	800a2c0 <HAL_RCC_ClockConfig+0x314>
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a254:	4b1c      	ldr	r3, [pc, #112]	; (800a2c8 <HAL_RCC_ClockConfig+0x31c>)
 800a256:	689b      	ldr	r3, [r3, #8]
 800a258:	f003 030c 	and.w	r3, r3, #12
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d1ee      	bne.n	800a23e <HAL_RCC_ClockConfig+0x292>
				}
			}
		}

		/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
		__HAL_FLASH_SET_LATENCY(FLatency);
 800a260:	4b1a      	ldr	r3, [pc, #104]	; (800a2cc <HAL_RCC_ClockConfig+0x320>)
 800a262:	683a      	ldr	r2, [r7, #0]
 800a264:	b2d2      	uxtb	r2, r2
 800a266:	701a      	strb	r2, [r3, #0]

		/* Check that the new number of wait states is taken into account to access the Flash
		 memory by reading the FLASH_ACR register */
		if ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency) {
 800a268:	4b18      	ldr	r3, [pc, #96]	; (800a2cc <HAL_RCC_ClockConfig+0x320>)
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	f003 030f 	and.w	r3, r3, #15
 800a270:	683a      	ldr	r2, [r7, #0]
 800a272:	429a      	cmp	r2, r3
 800a274:	d001      	beq.n	800a27a <HAL_RCC_ClockConfig+0x2ce>
			return HAL_ERROR;
 800a276:	2301      	movs	r3, #1
 800a278:	e022      	b.n	800a2c0 <HAL_RCC_ClockConfig+0x314>
		}
	}

	/*-------------------------- PCLK1 Configuration ---------------------------*/
	if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1)
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	f003 0304 	and.w	r3, r3, #4
 800a282:	2b00      	cmp	r3, #0
 800a284:	d008      	beq.n	800a298 <HAL_RCC_ClockConfig+0x2ec>
			== RCC_CLOCKTYPE_PCLK1) {
		assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
		MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1,
 800a286:	4b10      	ldr	r3, [pc, #64]	; (800a2c8 <HAL_RCC_ClockConfig+0x31c>)
 800a288:	689b      	ldr	r3, [r3, #8]
 800a28a:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	68db      	ldr	r3, [r3, #12]
 800a292:	490d      	ldr	r1, [pc, #52]	; (800a2c8 <HAL_RCC_ClockConfig+0x31c>)
 800a294:	4313      	orrs	r3, r2
 800a296:	608b      	str	r3, [r1, #8]
				RCC_ClkInitStruct->APB1CLKDivider);
	}

	/*-------------------------- PCLK2 Configuration ---------------------------*/
	if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2)
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	f003 0308 	and.w	r3, r3, #8
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d009      	beq.n	800a2b8 <HAL_RCC_ClockConfig+0x30c>
			== RCC_CLOCKTYPE_PCLK2) {
		assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
		MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2,
 800a2a4:	4b08      	ldr	r3, [pc, #32]	; (800a2c8 <HAL_RCC_ClockConfig+0x31c>)
 800a2a6:	689b      	ldr	r3, [r3, #8]
 800a2a8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	691b      	ldr	r3, [r3, #16]
 800a2b0:	00db      	lsls	r3, r3, #3
 800a2b2:	4905      	ldr	r1, [pc, #20]	; (800a2c8 <HAL_RCC_ClockConfig+0x31c>)
 800a2b4:	4313      	orrs	r3, r2
 800a2b6:	608b      	str	r3, [r1, #8]
				((RCC_ClkInitStruct->APB2CLKDivider) << 3));
	}

	/* Configure the source of time base considering new system clocks settings*/
	HAL_InitTick(TICK_INT_PRIORITY);
 800a2b8:	200f      	movs	r0, #15
 800a2ba:	f7fa f901 	bl	80044c0 <HAL_InitTick>

	return HAL_OK;
 800a2be:	2300      	movs	r3, #0
}
 800a2c0:	4618      	mov	r0, r3
 800a2c2:	3710      	adds	r7, #16
 800a2c4:	46bd      	mov	sp, r7
 800a2c6:	bd80      	pop	{r7, pc}
 800a2c8:	40023800 	.word	0x40023800
 800a2cc:	40023c00 	.word	0x40023c00

0800a2d0 <HAL_RCC_GetSysClockFreq>:
 *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
 *         
 *               
 * @retval SYSCLK frequency
 */
__weak uint32_t HAL_RCC_GetSysClockFreq(void) {
 800a2d0:	b480      	push	{r7}
 800a2d2:	b091      	sub	sp, #68	; 0x44
 800a2d4:	af00      	add	r7, sp, #0
	uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800a2d6:	2300      	movs	r3, #0
 800a2d8:	637b      	str	r3, [r7, #52]	; 0x34
 800a2da:	2300      	movs	r3, #0
 800a2dc:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a2de:	2300      	movs	r3, #0
 800a2e0:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t sysclockfreq = 0;
 800a2e2:	2300      	movs	r3, #0
 800a2e4:	63bb      	str	r3, [r7, #56]	; 0x38

	/* Get SYSCLK source -------------------------------------------------------*/
	switch (RCC->CFGR & RCC_CFGR_SWS) {
 800a2e6:	4b3e      	ldr	r3, [pc, #248]	; (800a3e0 <HAL_RCC_GetSysClockFreq+0x110>)
 800a2e8:	689b      	ldr	r3, [r3, #8]
 800a2ea:	f003 030c 	and.w	r3, r3, #12
 800a2ee:	2b08      	cmp	r3, #8
 800a2f0:	d00c      	beq.n	800a30c <HAL_RCC_GetSysClockFreq+0x3c>
 800a2f2:	2b08      	cmp	r3, #8
 800a2f4:	d86b      	bhi.n	800a3ce <HAL_RCC_GetSysClockFreq+0xfe>
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d002      	beq.n	800a300 <HAL_RCC_GetSysClockFreq+0x30>
 800a2fa:	2b04      	cmp	r3, #4
 800a2fc:	d003      	beq.n	800a306 <HAL_RCC_GetSysClockFreq+0x36>
 800a2fe:	e066      	b.n	800a3ce <HAL_RCC_GetSysClockFreq+0xfe>
	case RCC_CFGR_SWS_HSI: /* HSI used as system clock source */
	{
		sysclockfreq = HSI_VALUE;
 800a300:	4b38      	ldr	r3, [pc, #224]	; (800a3e4 <HAL_RCC_GetSysClockFreq+0x114>)
 800a302:	63bb      	str	r3, [r7, #56]	; 0x38
		break;
 800a304:	e066      	b.n	800a3d4 <HAL_RCC_GetSysClockFreq+0x104>
	}
	case RCC_CFGR_SWS_HSE: /* HSE used as system clock  source */
	{
		sysclockfreq = HSE_VALUE;
 800a306:	4b38      	ldr	r3, [pc, #224]	; (800a3e8 <HAL_RCC_GetSysClockFreq+0x118>)
 800a308:	63bb      	str	r3, [r7, #56]	; 0x38
		break;
 800a30a:	e063      	b.n	800a3d4 <HAL_RCC_GetSysClockFreq+0x104>
	}
	case RCC_CFGR_SWS_PLL: /* PLL used as system clock  source */
	{
		/* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
		 SYSCLK = PLL_VCO / PLLP */
		pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a30c:	4b34      	ldr	r3, [pc, #208]	; (800a3e0 <HAL_RCC_GetSysClockFreq+0x110>)
 800a30e:	685b      	ldr	r3, [r3, #4]
 800a310:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a314:	637b      	str	r3, [r7, #52]	; 0x34
		if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI) {
 800a316:	4b32      	ldr	r3, [pc, #200]	; (800a3e0 <HAL_RCC_GetSysClockFreq+0x110>)
 800a318:	685b      	ldr	r3, [r3, #4]
 800a31a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d01c      	beq.n	800a35c <HAL_RCC_GetSysClockFreq+0x8c>
			/* HSE used as PLL clock source */
			pllvco = ((HSE_VALUE / pllm)
 800a322:	4a31      	ldr	r2, [pc, #196]	; (800a3e8 <HAL_RCC_GetSysClockFreq+0x118>)
 800a324:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a326:	fbb2 f2f3 	udiv	r2, r2, r3
					* ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN)
 800a32a:	4b2d      	ldr	r3, [pc, #180]	; (800a3e0 <HAL_RCC_GetSysClockFreq+0x110>)
 800a32c:	6859      	ldr	r1, [r3, #4]
 800a32e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800a332:	400b      	ands	r3, r1
 800a334:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 800a338:	6279      	str	r1, [r7, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a33a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a33c:	fa91 f1a1 	rbit	r1, r1
 800a340:	6239      	str	r1, [r7, #32]
   return(result);
 800a342:	6a39      	ldr	r1, [r7, #32]
 800a344:	62f9      	str	r1, [r7, #44]	; 0x2c
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800a346:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a348:	fab1 f181 	clz	r1, r1
 800a34c:	62b9      	str	r1, [r7, #40]	; 0x28
   return ((uint8_t) result);    /* Add explicit type cast here */
 800a34e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a350:	b2c9      	uxtb	r1, r1
							>> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 800a352:	40cb      	lsrs	r3, r1
			pllvco = ((HSE_VALUE / pllm)
 800a354:	fb02 f303 	mul.w	r3, r2, r3
 800a358:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a35a:	e01b      	b.n	800a394 <HAL_RCC_GetSysClockFreq+0xc4>
		} else {
			/* HSI used as PLL clock source */
			pllvco = ((HSI_VALUE / pllm)
 800a35c:	4a21      	ldr	r2, [pc, #132]	; (800a3e4 <HAL_RCC_GetSysClockFreq+0x114>)
 800a35e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a360:	fbb2 f2f3 	udiv	r2, r2, r3
					* ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN)
 800a364:	4b1e      	ldr	r3, [pc, #120]	; (800a3e0 <HAL_RCC_GetSysClockFreq+0x110>)
 800a366:	6859      	ldr	r1, [r3, #4]
 800a368:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800a36c:	400b      	ands	r3, r1
 800a36e:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 800a372:	6179      	str	r1, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a374:	6979      	ldr	r1, [r7, #20]
 800a376:	fa91 f1a1 	rbit	r1, r1
 800a37a:	6139      	str	r1, [r7, #16]
   return(result);
 800a37c:	6939      	ldr	r1, [r7, #16]
 800a37e:	61f9      	str	r1, [r7, #28]
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800a380:	69f9      	ldr	r1, [r7, #28]
 800a382:	fab1 f181 	clz	r1, r1
 800a386:	61b9      	str	r1, [r7, #24]
   return ((uint8_t) result);    /* Add explicit type cast here */
 800a388:	69b9      	ldr	r1, [r7, #24]
 800a38a:	b2c9      	uxtb	r1, r1
							>> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 800a38c:	40cb      	lsrs	r3, r1
			pllvco = ((HSI_VALUE / pllm)
 800a38e:	fb02 f303 	mul.w	r3, r2, r3
 800a392:	63fb      	str	r3, [r7, #60]	; 0x3c
		}
		pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP)
 800a394:	4b12      	ldr	r3, [pc, #72]	; (800a3e0 <HAL_RCC_GetSysClockFreq+0x110>)
 800a396:	685b      	ldr	r3, [r3, #4]
 800a398:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800a39c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800a3a0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a3a2:	687a      	ldr	r2, [r7, #4]
 800a3a4:	fa92 f2a2 	rbit	r2, r2
 800a3a8:	603a      	str	r2, [r7, #0]
   return(result);
 800a3aa:	683a      	ldr	r2, [r7, #0]
 800a3ac:	60fa      	str	r2, [r7, #12]
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800a3ae:	68fa      	ldr	r2, [r7, #12]
 800a3b0:	fab2 f282 	clz	r2, r2
 800a3b4:	60ba      	str	r2, [r7, #8]
   return ((uint8_t) result);    /* Add explicit type cast here */
 800a3b6:	68ba      	ldr	r2, [r7, #8]
 800a3b8:	b2d2      	uxtb	r2, r2
				>> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1) * 2);
 800a3ba:	40d3      	lsrs	r3, r2
 800a3bc:	3301      	adds	r3, #1
		pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP)
 800a3be:	005b      	lsls	r3, r3, #1
 800a3c0:	633b      	str	r3, [r7, #48]	; 0x30

		sysclockfreq = pllvco / pllp;
 800a3c2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a3c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3c6:	fbb2 f3f3 	udiv	r3, r2, r3
 800a3ca:	63bb      	str	r3, [r7, #56]	; 0x38
		break;
 800a3cc:	e002      	b.n	800a3d4 <HAL_RCC_GetSysClockFreq+0x104>
	}
	default: {
		sysclockfreq = HSI_VALUE;
 800a3ce:	4b05      	ldr	r3, [pc, #20]	; (800a3e4 <HAL_RCC_GetSysClockFreq+0x114>)
 800a3d0:	63bb      	str	r3, [r7, #56]	; 0x38
		break;
 800a3d2:	bf00      	nop
	}
	}
	return sysclockfreq;
 800a3d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800a3d6:	4618      	mov	r0, r3
 800a3d8:	3744      	adds	r7, #68	; 0x44
 800a3da:	46bd      	mov	sp, r7
 800a3dc:	bc80      	pop	{r7}
 800a3de:	4770      	bx	lr
 800a3e0:	40023800 	.word	0x40023800
 800a3e4:	00f42400 	.word	0x00f42400
 800a3e8:	007a1200 	.word	0x007a1200

0800a3ec <HAL_RCC_GetHCLKFreq>:
 * 
 * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
 *         and updated within this function
 * @retval HCLK frequency
 */
uint32_t HAL_RCC_GetHCLKFreq(void) {
 800a3ec:	b580      	push	{r7, lr}
 800a3ee:	b084      	sub	sp, #16
 800a3f0:	af00      	add	r7, sp, #0
	SystemCoreClock = HAL_RCC_GetSysClockFreq()
 800a3f2:	f7ff ff6d 	bl	800a2d0 <HAL_RCC_GetSysClockFreq>
 800a3f6:	4601      	mov	r1, r0
			>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)
 800a3f8:	4b0f      	ldr	r3, [pc, #60]	; (800a438 <HAL_RCC_GetHCLKFreq+0x4c>)
 800a3fa:	689b      	ldr	r3, [r3, #8]
 800a3fc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a400:	22f0      	movs	r2, #240	; 0xf0
 800a402:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a404:	687a      	ldr	r2, [r7, #4]
 800a406:	fa92 f2a2 	rbit	r2, r2
 800a40a:	603a      	str	r2, [r7, #0]
   return(result);
 800a40c:	683a      	ldr	r2, [r7, #0]
 800a40e:	60fa      	str	r2, [r7, #12]
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800a410:	68fa      	ldr	r2, [r7, #12]
 800a412:	fab2 f282 	clz	r2, r2
 800a416:	60ba      	str	r2, [r7, #8]
   return ((uint8_t) result);    /* Add explicit type cast here */
 800a418:	68ba      	ldr	r2, [r7, #8]
 800a41a:	b2d2      	uxtb	r2, r2
					>> POSITION_VAL(RCC_CFGR_HPRE)];
 800a41c:	40d3      	lsrs	r3, r2
			>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)
 800a41e:	4a07      	ldr	r2, [pc, #28]	; (800a43c <HAL_RCC_GetHCLKFreq+0x50>)
 800a420:	5cd3      	ldrb	r3, [r2, r3]
 800a422:	fa21 f303 	lsr.w	r3, r1, r3
	SystemCoreClock = HAL_RCC_GetSysClockFreq()
 800a426:	4a06      	ldr	r2, [pc, #24]	; (800a440 <HAL_RCC_GetHCLKFreq+0x54>)
 800a428:	6013      	str	r3, [r2, #0]
	return SystemCoreClock;
 800a42a:	4b05      	ldr	r3, [pc, #20]	; (800a440 <HAL_RCC_GetHCLKFreq+0x54>)
 800a42c:	681b      	ldr	r3, [r3, #0]
}
 800a42e:	4618      	mov	r0, r3
 800a430:	3710      	adds	r7, #16
 800a432:	46bd      	mov	sp, r7
 800a434:	bd80      	pop	{r7, pc}
 800a436:	bf00      	nop
 800a438:	40023800 	.word	0x40023800
 800a43c:	0800dc90 	.word	0x0800dc90
 800a440:	2000009c 	.word	0x2000009c

0800a444 <HAL_RCC_GetPCLK1Freq>:
 * @brief  Returns the PCLK1 frequency     
 * @note   Each time PCLK1 changes, this function must be called to update the
 *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
 * @retval PCLK1 frequency
 */
uint32_t HAL_RCC_GetPCLK1Freq(void) {
 800a444:	b580      	push	{r7, lr}
 800a446:	b084      	sub	sp, #16
 800a448:	af00      	add	r7, sp, #0
	/* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
	return (HAL_RCC_GetHCLKFreq()
 800a44a:	f7ff ffcf 	bl	800a3ec <HAL_RCC_GetHCLKFreq>
 800a44e:	4601      	mov	r1, r0
			>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)
 800a450:	4b0d      	ldr	r3, [pc, #52]	; (800a488 <HAL_RCC_GetPCLK1Freq+0x44>)
 800a452:	689b      	ldr	r3, [r3, #8]
 800a454:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 800a458:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 800a45c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a45e:	687a      	ldr	r2, [r7, #4]
 800a460:	fa92 f2a2 	rbit	r2, r2
 800a464:	603a      	str	r2, [r7, #0]
   return(result);
 800a466:	683a      	ldr	r2, [r7, #0]
 800a468:	60fa      	str	r2, [r7, #12]
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800a46a:	68fa      	ldr	r2, [r7, #12]
 800a46c:	fab2 f282 	clz	r2, r2
 800a470:	60ba      	str	r2, [r7, #8]
   return ((uint8_t) result);    /* Add explicit type cast here */
 800a472:	68ba      	ldr	r2, [r7, #8]
 800a474:	b2d2      	uxtb	r2, r2
					>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 800a476:	40d3      	lsrs	r3, r2
			>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)
 800a478:	4a04      	ldr	r2, [pc, #16]	; (800a48c <HAL_RCC_GetPCLK1Freq+0x48>)
 800a47a:	5cd3      	ldrb	r3, [r2, r3]
 800a47c:	fa21 f303 	lsr.w	r3, r1, r3
}
 800a480:	4618      	mov	r0, r3
 800a482:	3710      	adds	r7, #16
 800a484:	46bd      	mov	sp, r7
 800a486:	bd80      	pop	{r7, pc}
 800a488:	40023800 	.word	0x40023800
 800a48c:	0800dc90 	.word	0x0800dc90

0800a490 <HAL_RCC_GetPCLK2Freq>:
 * @brief  Returns the PCLK2 frequency     
 * @note   Each time PCLK2 changes, this function must be called to update the
 *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
 * @retval PCLK2 frequency
 */
uint32_t HAL_RCC_GetPCLK2Freq(void) {
 800a490:	b580      	push	{r7, lr}
 800a492:	b084      	sub	sp, #16
 800a494:	af00      	add	r7, sp, #0
	/* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
	return (HAL_RCC_GetHCLKFreq()
 800a496:	f7ff ffa9 	bl	800a3ec <HAL_RCC_GetHCLKFreq>
 800a49a:	4601      	mov	r1, r0
			>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)
 800a49c:	4b0d      	ldr	r3, [pc, #52]	; (800a4d4 <HAL_RCC_GetPCLK2Freq+0x44>)
 800a49e:	689b      	ldr	r3, [r3, #8]
 800a4a0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800a4a4:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 800a4a8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a4aa:	687a      	ldr	r2, [r7, #4]
 800a4ac:	fa92 f2a2 	rbit	r2, r2
 800a4b0:	603a      	str	r2, [r7, #0]
   return(result);
 800a4b2:	683a      	ldr	r2, [r7, #0]
 800a4b4:	60fa      	str	r2, [r7, #12]
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800a4b6:	68fa      	ldr	r2, [r7, #12]
 800a4b8:	fab2 f282 	clz	r2, r2
 800a4bc:	60ba      	str	r2, [r7, #8]
   return ((uint8_t) result);    /* Add explicit type cast here */
 800a4be:	68ba      	ldr	r2, [r7, #8]
 800a4c0:	b2d2      	uxtb	r2, r2
					>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 800a4c2:	40d3      	lsrs	r3, r2
			>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)
 800a4c4:	4a04      	ldr	r2, [pc, #16]	; (800a4d8 <HAL_RCC_GetPCLK2Freq+0x48>)
 800a4c6:	5cd3      	ldrb	r3, [r2, r3]
 800a4c8:	fa21 f303 	lsr.w	r3, r1, r3
}
 800a4cc:	4618      	mov	r0, r3
 800a4ce:	3710      	adds	r7, #16
 800a4d0:	46bd      	mov	sp, r7
 800a4d2:	bd80      	pop	{r7, pc}
 800a4d4:	40023800 	.word	0x40023800
 800a4d8:	0800dc90 	.word	0x0800dc90

0800a4dc <HAL_SPI_Init>:
 *         in the SPI_InitTypeDef and create the associated handle.
 * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
 *                the configuration information for SPI module.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi) {
 800a4dc:	b580      	push	{r7, lr}
 800a4de:	b082      	sub	sp, #8
 800a4e0:	af00      	add	r7, sp, #0
 800a4e2:	6078      	str	r0, [r7, #4]
	/* Check the SPI handle allocation */
	if (hspi == NULL) {
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d101      	bne.n	800a4ee <HAL_SPI_Init+0x12>
		return HAL_ERROR;
 800a4ea:	2301      	movs	r3, #1
 800a4ec:	e058      	b.n	800a5a0 <HAL_SPI_Init+0xc4>
	assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
	assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
	assert_param(IS_SPI_CRC_CALCULATION(hspi->Init.CRCCalculation));
	assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));

	if (hspi->State == HAL_SPI_STATE_RESET) {
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a4f4:	b2db      	uxtb	r3, r3
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d106      	bne.n	800a508 <HAL_SPI_Init+0x2c>
		/* Allocate lock resource and initialize it */
		hspi->Lock = HAL_UNLOCKED;
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	2200      	movs	r2, #0
 800a4fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		/* Init the low level hardware : GPIO, CLOCK, NVIC... */
		HAL_SPI_MspInit(hspi);
 800a502:	6878      	ldr	r0, [r7, #4]
 800a504:	f7f6 fd22 	bl	8000f4c <HAL_SPI_MspInit>
	}

	hspi->State = HAL_SPI_STATE_BUSY;
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	2202      	movs	r2, #2
 800a50c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

	/* Disable the selected SPI peripheral */
	__HAL_SPI_DISABLE(hspi);
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	681a      	ldr	r2, [r3, #0]
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a51e:	601a      	str	r2, [r3, #0]

	/*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
	/* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
	 Communication speed, First bit and CRC calculation state */
	hspi->Instance->CR1 = (hspi->Init.Mode | hspi->Init.Direction
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	685a      	ldr	r2, [r3, #4]
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	689b      	ldr	r3, [r3, #8]
 800a528:	431a      	orrs	r2, r3
			| hspi->Init.DataSize | hspi->Init.CLKPolarity | hspi->Init.CLKPhase
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	68db      	ldr	r3, [r3, #12]
 800a52e:	431a      	orrs	r2, r3
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	691b      	ldr	r3, [r3, #16]
 800a534:	431a      	orrs	r2, r3
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	695b      	ldr	r3, [r3, #20]
 800a53a:	431a      	orrs	r2, r3
			| (hspi->Init.NSS & SPI_CR1_SSM) | hspi->Init.BaudRatePrescaler
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	699b      	ldr	r3, [r3, #24]
 800a540:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a544:	431a      	orrs	r2, r3
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	69db      	ldr	r3, [r3, #28]
 800a54a:	431a      	orrs	r2, r3
			| hspi->Init.FirstBit | hspi->Init.CRCCalculation);
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	6a1b      	ldr	r3, [r3, #32]
 800a550:	ea42 0103 	orr.w	r1, r2, r3
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	hspi->Instance->CR1 = (hspi->Init.Mode | hspi->Init.Direction
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	681b      	ldr	r3, [r3, #0]
			| hspi->Init.FirstBit | hspi->Init.CRCCalculation);
 800a55c:	430a      	orrs	r2, r1
	hspi->Instance->CR1 = (hspi->Init.Mode | hspi->Init.Direction
 800a55e:	601a      	str	r2, [r3, #0]

	/* Configure : NSS management */
	hspi->Instance->CR2 = (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE)
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	699b      	ldr	r3, [r3, #24]
 800a564:	0c1b      	lsrs	r3, r3, #16
 800a566:	f003 0104 	and.w	r1, r3, #4
			| hspi->Init.TIMode);
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	hspi->Instance->CR2 = (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE)
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	681b      	ldr	r3, [r3, #0]
			| hspi->Init.TIMode);
 800a572:	430a      	orrs	r2, r1
	hspi->Instance->CR2 = (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE)
 800a574:	605a      	str	r2, [r3, #4]

	/*---------------------------- SPIx CRCPOLY Configuration ------------------*/
	/* Configure : CRC Polynomial */
	hspi->Instance->CRCPR = hspi->Init.CRCPolynomial;
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	687a      	ldr	r2, [r7, #4]
 800a57c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800a57e:	611a      	str	r2, [r3, #16]

	/* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
	hspi->Instance->I2SCFGR &= (uint32_t) (~SPI_I2SCFGR_I2SMOD);
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	69da      	ldr	r2, [r3, #28]
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a58e:	61da      	str	r2, [r3, #28]

	hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	2200      	movs	r2, #0
 800a594:	655a      	str	r2, [r3, #84]	; 0x54
	hspi->State = HAL_SPI_STATE_READY;
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	2201      	movs	r2, #1
 800a59a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

	return HAL_OK;
 800a59e:	2300      	movs	r3, #0
}
 800a5a0:	4618      	mov	r0, r3
 800a5a2:	3708      	adds	r7, #8
 800a5a4:	46bd      	mov	sp, r7
 800a5a6:	bd80      	pop	{r7, pc}

0800a5a8 <HAL_SPI_DeInit>:
 * @brief  DeInitializes the SPI peripheral 
 * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
 *                the configuration information for SPI module.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi) {
 800a5a8:	b580      	push	{r7, lr}
 800a5aa:	b082      	sub	sp, #8
 800a5ac:	af00      	add	r7, sp, #0
 800a5ae:	6078      	str	r0, [r7, #4]
	/* Check the SPI handle allocation */
	if (hspi == NULL) {
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d101      	bne.n	800a5ba <HAL_SPI_DeInit+0x12>
		return HAL_ERROR;
 800a5b6:	2301      	movs	r3, #1
 800a5b8:	e016      	b.n	800a5e8 <HAL_SPI_DeInit+0x40>
	}

	/* Disable the SPI Peripheral Clock */
	__HAL_SPI_DISABLE(hspi);
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	681a      	ldr	r2, [r3, #0]
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a5c8:	601a      	str	r2, [r3, #0]

	/* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
	HAL_SPI_MspDeInit(hspi);
 800a5ca:	6878      	ldr	r0, [r7, #4]
 800a5cc:	f000 f810 	bl	800a5f0 <HAL_SPI_MspDeInit>

	hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	2200      	movs	r2, #0
 800a5d4:	655a      	str	r2, [r3, #84]	; 0x54
	hspi->State = HAL_SPI_STATE_RESET;
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	2200      	movs	r2, #0
 800a5da:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

	/* Release Lock */
	__HAL_UNLOCK(hspi);
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	2200      	movs	r2, #0
 800a5e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

	return HAL_OK;
 800a5e6:	2300      	movs	r3, #0
}
 800a5e8:	4618      	mov	r0, r3
 800a5ea:	3708      	adds	r7, #8
 800a5ec:	46bd      	mov	sp, r7
 800a5ee:	bd80      	pop	{r7, pc}

0800a5f0 <HAL_SPI_MspDeInit>:
 * @brief SPI MSP DeInit
 * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
 *                the configuration information for SPI module.
 * @retval None
 */
__weak void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi) {
 800a5f0:	b480      	push	{r7}
 800a5f2:	b083      	sub	sp, #12
 800a5f4:	af00      	add	r7, sp, #0
 800a5f6:	6078      	str	r0, [r7, #4]
	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_SPI_MspDeInit could be implemented in the user file
	 */
}
 800a5f8:	bf00      	nop
 800a5fa:	370c      	adds	r7, #12
 800a5fc:	46bd      	mov	sp, r7
 800a5fe:	bc80      	pop	{r7}
 800a600:	4770      	bx	lr

0800a602 <HAL_SPI_Transmit>:
 * @param  Size: amount of data to be sent
 * @param  Timeout: Timeout duration
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData,
		uint16_t Size, uint32_t Timeout) {
 800a602:	b580      	push	{r7, lr}
 800a604:	b086      	sub	sp, #24
 800a606:	af00      	add	r7, sp, #0
 800a608:	60f8      	str	r0, [r7, #12]
 800a60a:	60b9      	str	r1, [r7, #8]
 800a60c:	603b      	str	r3, [r7, #0]
 800a60e:	4613      	mov	r3, r2
 800a610:	80fb      	strh	r3, [r7, #6]

	if (hspi->State == HAL_SPI_STATE_READY) {
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a618:	b2db      	uxtb	r3, r3
 800a61a:	2b01      	cmp	r3, #1
 800a61c:	f040 8128 	bne.w	800a870 <HAL_SPI_Transmit+0x26e>
		if ((pData == NULL) || (Size == 0)) {
 800a620:	68bb      	ldr	r3, [r7, #8]
 800a622:	2b00      	cmp	r3, #0
 800a624:	d002      	beq.n	800a62c <HAL_SPI_Transmit+0x2a>
 800a626:	88fb      	ldrh	r3, [r7, #6]
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d101      	bne.n	800a630 <HAL_SPI_Transmit+0x2e>
			return HAL_ERROR;
 800a62c:	2301      	movs	r3, #1
 800a62e:	e120      	b.n	800a872 <HAL_SPI_Transmit+0x270>

		/* Check the parameters */
		assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

		/* Process Locked */
		__HAL_LOCK(hspi);
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a636:	2b01      	cmp	r3, #1
 800a638:	d101      	bne.n	800a63e <HAL_SPI_Transmit+0x3c>
 800a63a:	2302      	movs	r3, #2
 800a63c:	e119      	b.n	800a872 <HAL_SPI_Transmit+0x270>
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	2201      	movs	r2, #1
 800a642:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

		/* Configure communication */
		hspi->State = HAL_SPI_STATE_BUSY_TX;
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	2212      	movs	r2, #18
 800a64a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
		hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	2200      	movs	r2, #0
 800a652:	655a      	str	r2, [r3, #84]	; 0x54

		hspi->pTxBuffPtr = pData;
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	68ba      	ldr	r2, [r7, #8]
 800a658:	631a      	str	r2, [r3, #48]	; 0x30
		hspi->TxXferSize = Size;
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	88fa      	ldrh	r2, [r7, #6]
 800a65e:	869a      	strh	r2, [r3, #52]	; 0x34
		hspi->TxXferCount = Size;
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	88fa      	ldrh	r2, [r7, #6]
 800a664:	86da      	strh	r2, [r3, #54]	; 0x36

		/*Init field not used in handle to zero */
		hspi->TxISR = 0;
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	2200      	movs	r2, #0
 800a66a:	64da      	str	r2, [r3, #76]	; 0x4c
		hspi->RxISR = 0;
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	2200      	movs	r2, #0
 800a670:	649a      	str	r2, [r3, #72]	; 0x48
		hspi->RxXferSize = 0;
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	2200      	movs	r2, #0
 800a676:	879a      	strh	r2, [r3, #60]	; 0x3c
		hspi->RxXferCount = 0;
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	2200      	movs	r2, #0
 800a67c:	87da      	strh	r2, [r3, #62]	; 0x3e

		/* Reset CRC Calculation */
		if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a682:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a686:	d10f      	bne.n	800a6a8 <HAL_SPI_Transmit+0xa6>
			SPI_RESET_CRC(hspi);
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	681a      	ldr	r2, [r3, #0]
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a696:	601a      	str	r2, [r3, #0]
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	681a      	ldr	r2, [r3, #0]
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a6a6:	601a      	str	r2, [r3, #0]
		}

		if (hspi->Init.Direction == SPI_DIRECTION_1LINE) {
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	689b      	ldr	r3, [r3, #8]
 800a6ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a6b0:	d107      	bne.n	800a6c2 <HAL_SPI_Transmit+0xc0>
			/* Configure communication direction : 1Line */
			SPI_1LINE_TX(hspi);
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	681a      	ldr	r2, [r3, #0]
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a6c0:	601a      	str	r2, [r3, #0]
		}

		/* Check if the SPI is already enabled */
		if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE) {
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a6cc:	2b40      	cmp	r3, #64	; 0x40
 800a6ce:	d007      	beq.n	800a6e0 <HAL_SPI_Transmit+0xde>
			/* Enable SPI peripheral */
			__HAL_SPI_ENABLE(hspi);
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	681a      	ldr	r2, [r3, #0]
 800a6d6:	68fb      	ldr	r3, [r7, #12]
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a6de:	601a      	str	r2, [r3, #0]
		}

		/* Transmit data in 8 Bit mode */
		if (hspi->Init.DataSize == SPI_DATASIZE_8BIT) {
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	68db      	ldr	r3, [r3, #12]
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d143      	bne.n	800a770 <HAL_SPI_Transmit+0x16e>
			if ((hspi->Init.Mode == SPI_MODE_SLAVE)
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	685b      	ldr	r3, [r3, #4]
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d003      	beq.n	800a6f8 <HAL_SPI_Transmit+0xf6>
					|| (hspi->TxXferCount == 0x01)) {
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a6f4:	2b01      	cmp	r3, #1
 800a6f6:	d129      	bne.n	800a74c <HAL_SPI_Transmit+0x14a>
				hspi->Instance->DR = (*hspi->pTxBuffPtr++);
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6fc:	1c59      	adds	r1, r3, #1
 800a6fe:	68fa      	ldr	r2, [r7, #12]
 800a700:	6311      	str	r1, [r2, #48]	; 0x30
 800a702:	781a      	ldrb	r2, [r3, #0]
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	60da      	str	r2, [r3, #12]
				hspi->TxXferCount--;
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a70e:	3b01      	subs	r3, #1
 800a710:	b29a      	uxth	r2, r3
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	86da      	strh	r2, [r3, #54]	; 0x36
			}
			while (hspi->TxXferCount > 0) {
 800a716:	e019      	b.n	800a74c <HAL_SPI_Transmit+0x14a>
				/* Wait until TXE flag is set to send data */
				if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_TXE, RESET,
 800a718:	683b      	ldr	r3, [r7, #0]
 800a71a:	2200      	movs	r2, #0
 800a71c:	2102      	movs	r1, #2
 800a71e:	68f8      	ldr	r0, [r7, #12]
 800a720:	f000 fc97 	bl	800b052 <SPI_WaitOnFlagUntilTimeout>
 800a724:	4603      	mov	r3, r0
 800a726:	2b00      	cmp	r3, #0
 800a728:	d001      	beq.n	800a72e <HAL_SPI_Transmit+0x12c>
						Timeout) != HAL_OK) {
					return HAL_TIMEOUT;
 800a72a:	2303      	movs	r3, #3
 800a72c:	e0a1      	b.n	800a872 <HAL_SPI_Transmit+0x270>
				}
				hspi->Instance->DR = (*hspi->pTxBuffPtr++);
 800a72e:	68fb      	ldr	r3, [r7, #12]
 800a730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a732:	1c59      	adds	r1, r3, #1
 800a734:	68fa      	ldr	r2, [r7, #12]
 800a736:	6311      	str	r1, [r2, #48]	; 0x30
 800a738:	781a      	ldrb	r2, [r3, #0]
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	60da      	str	r2, [r3, #12]
				hspi->TxXferCount--;
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a744:	3b01      	subs	r3, #1
 800a746:	b29a      	uxth	r2, r3
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	86da      	strh	r2, [r3, #54]	; 0x36
			while (hspi->TxXferCount > 0) {
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a750:	2b00      	cmp	r3, #0
 800a752:	d1e1      	bne.n	800a718 <HAL_SPI_Transmit+0x116>
			}
			/* Enable CRC Transmission */
			if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a758:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a75c:	d14f      	bne.n	800a7fe <HAL_SPI_Transmit+0x1fc>
				hspi->Instance->CR1 |= SPI_CR1_CRCNEXT;
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	681a      	ldr	r2, [r3, #0]
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800a76c:	601a      	str	r2, [r3, #0]
 800a76e:	e046      	b.n	800a7fe <HAL_SPI_Transmit+0x1fc>
			}
		}
		/* Transmit data in 16 Bit mode */
		else {
			if ((hspi->Init.Mode == SPI_MODE_SLAVE)
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	685b      	ldr	r3, [r3, #4]
 800a774:	2b00      	cmp	r3, #0
 800a776:	d003      	beq.n	800a780 <HAL_SPI_Transmit+0x17e>
					|| (hspi->TxXferCount == 0x01)) {
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a77c:	2b01      	cmp	r3, #1
 800a77e:	d12d      	bne.n	800a7dc <HAL_SPI_Transmit+0x1da>
				hspi->Instance->DR = *((uint16_t*) hspi->pTxBuffPtr);
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a784:	881a      	ldrh	r2, [r3, #0]
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	60da      	str	r2, [r3, #12]
				hspi->pTxBuffPtr += 2;
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a790:	1c9a      	adds	r2, r3, #2
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	631a      	str	r2, [r3, #48]	; 0x30
				hspi->TxXferCount--;
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a79a:	3b01      	subs	r3, #1
 800a79c:	b29a      	uxth	r2, r3
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	86da      	strh	r2, [r3, #54]	; 0x36
			}
			while (hspi->TxXferCount > 0) {
 800a7a2:	e01b      	b.n	800a7dc <HAL_SPI_Transmit+0x1da>
				/* Wait until TXE flag is set to send data */
				if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_TXE, RESET,
 800a7a4:	683b      	ldr	r3, [r7, #0]
 800a7a6:	2200      	movs	r2, #0
 800a7a8:	2102      	movs	r1, #2
 800a7aa:	68f8      	ldr	r0, [r7, #12]
 800a7ac:	f000 fc51 	bl	800b052 <SPI_WaitOnFlagUntilTimeout>
 800a7b0:	4603      	mov	r3, r0
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d001      	beq.n	800a7ba <HAL_SPI_Transmit+0x1b8>
						Timeout) != HAL_OK) {
					return HAL_TIMEOUT;
 800a7b6:	2303      	movs	r3, #3
 800a7b8:	e05b      	b.n	800a872 <HAL_SPI_Transmit+0x270>
				}
				hspi->Instance->DR = *((uint16_t*) hspi->pTxBuffPtr);
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a7be:	881a      	ldrh	r2, [r3, #0]
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	60da      	str	r2, [r3, #12]
				hspi->pTxBuffPtr += 2;
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a7ca:	1c9a      	adds	r2, r3, #2
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	631a      	str	r2, [r3, #48]	; 0x30
				hspi->TxXferCount--;
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a7d4:	3b01      	subs	r3, #1
 800a7d6:	b29a      	uxth	r2, r3
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	86da      	strh	r2, [r3, #54]	; 0x36
			while (hspi->TxXferCount > 0) {
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d1df      	bne.n	800a7a4 <HAL_SPI_Transmit+0x1a2>
			}
			/* Enable CRC Transmission */
			if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a7e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a7ec:	d107      	bne.n	800a7fe <HAL_SPI_Transmit+0x1fc>
				hspi->Instance->CR1 |= SPI_CR1_CRCNEXT;
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	681a      	ldr	r2, [r3, #0]
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800a7fc:	601a      	str	r2, [r3, #0]
			}
		}

		/* Wait until TXE flag is set to send data */
		if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_TXE, RESET, Timeout)
 800a7fe:	683b      	ldr	r3, [r7, #0]
 800a800:	2200      	movs	r2, #0
 800a802:	2102      	movs	r1, #2
 800a804:	68f8      	ldr	r0, [r7, #12]
 800a806:	f000 fc24 	bl	800b052 <SPI_WaitOnFlagUntilTimeout>
 800a80a:	4603      	mov	r3, r0
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d007      	beq.n	800a820 <HAL_SPI_Transmit+0x21e>
				!= HAL_OK) {
			hspi->ErrorCode |= HAL_SPI_ERROR_FLAG;
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a814:	f043 0210 	orr.w	r2, r3, #16
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	655a      	str	r2, [r3, #84]	; 0x54
			return HAL_TIMEOUT;
 800a81c:	2303      	movs	r3, #3
 800a81e:	e028      	b.n	800a872 <HAL_SPI_Transmit+0x270>
		}

		/* Wait until Busy flag is reset before disabling SPI */
		if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_BSY, SET, Timeout)
 800a820:	683b      	ldr	r3, [r7, #0]
 800a822:	2201      	movs	r2, #1
 800a824:	2180      	movs	r1, #128	; 0x80
 800a826:	68f8      	ldr	r0, [r7, #12]
 800a828:	f000 fc13 	bl	800b052 <SPI_WaitOnFlagUntilTimeout>
 800a82c:	4603      	mov	r3, r0
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d007      	beq.n	800a842 <HAL_SPI_Transmit+0x240>
				!= HAL_OK) {
			hspi->ErrorCode |= HAL_SPI_ERROR_FLAG;
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a836:	f043 0210 	orr.w	r2, r3, #16
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	655a      	str	r2, [r3, #84]	; 0x54
			return HAL_TIMEOUT;
 800a83e:	2303      	movs	r3, #3
 800a840:	e017      	b.n	800a872 <HAL_SPI_Transmit+0x270>
		}

		/* Clear OVERRUN flag in 2 Lines communication mode because received is not read */
		if (hspi->Init.Direction == SPI_DIRECTION_2LINES) {
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	689b      	ldr	r3, [r3, #8]
 800a846:	2b00      	cmp	r3, #0
 800a848:	d108      	bne.n	800a85c <HAL_SPI_Transmit+0x25a>
			__HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	68db      	ldr	r3, [r3, #12]
 800a850:	617b      	str	r3, [r7, #20]
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	689b      	ldr	r3, [r3, #8]
 800a858:	617b      	str	r3, [r7, #20]
 800a85a:	697b      	ldr	r3, [r7, #20]
		}

		hspi->State = HAL_SPI_STATE_READY;
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	2201      	movs	r2, #1
 800a860:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

		/* Process Unlocked */
		__HAL_UNLOCK(hspi);
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	2200      	movs	r2, #0
 800a868:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

		return HAL_OK;
 800a86c:	2300      	movs	r3, #0
 800a86e:	e000      	b.n	800a872 <HAL_SPI_Transmit+0x270>
	} else {
		return HAL_BUSY;
 800a870:	2302      	movs	r3, #2
	}
}
 800a872:	4618      	mov	r0, r3
 800a874:	3718      	adds	r7, #24
 800a876:	46bd      	mov	sp, r7
 800a878:	bd80      	pop	{r7, pc}

0800a87a <HAL_SPI_Receive>:
 * @param  Size: amount of data to be sent
 * @param  Timeout: Timeout duration
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData,
		uint16_t Size, uint32_t Timeout) {
 800a87a:	b580      	push	{r7, lr}
 800a87c:	b088      	sub	sp, #32
 800a87e:	af02      	add	r7, sp, #8
 800a880:	60f8      	str	r0, [r7, #12]
 800a882:	60b9      	str	r1, [r7, #8]
 800a884:	603b      	str	r3, [r7, #0]
 800a886:	4613      	mov	r3, r2
 800a888:	80fb      	strh	r3, [r7, #6]
	__IO uint16_t tmpreg;
	uint32_t tmp = 0;
 800a88a:	2300      	movs	r3, #0
 800a88c:	617b      	str	r3, [r7, #20]

	if (hspi->State == HAL_SPI_STATE_READY) {
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a894:	b2db      	uxtb	r3, r3
 800a896:	2b01      	cmp	r3, #1
 800a898:	f040 8170 	bne.w	800ab7c <HAL_SPI_Receive+0x302>
		if ((pData == NULL) || (Size == 0)) {
 800a89c:	68bb      	ldr	r3, [r7, #8]
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d002      	beq.n	800a8a8 <HAL_SPI_Receive+0x2e>
 800a8a2:	88fb      	ldrh	r3, [r7, #6]
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d101      	bne.n	800a8ac <HAL_SPI_Receive+0x32>
			return HAL_ERROR;
 800a8a8:	2301      	movs	r3, #1
 800a8aa:	e168      	b.n	800ab7e <HAL_SPI_Receive+0x304>
		}

		/* Process Locked */
		__HAL_LOCK(hspi);
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a8b2:	2b01      	cmp	r3, #1
 800a8b4:	d101      	bne.n	800a8ba <HAL_SPI_Receive+0x40>
 800a8b6:	2302      	movs	r3, #2
 800a8b8:	e161      	b.n	800ab7e <HAL_SPI_Receive+0x304>
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	2201      	movs	r2, #1
 800a8be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

		/* Configure communication */
		hspi->State = HAL_SPI_STATE_BUSY_RX;
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	2222      	movs	r2, #34	; 0x22
 800a8c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
		hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	2200      	movs	r2, #0
 800a8ce:	655a      	str	r2, [r3, #84]	; 0x54

		hspi->pRxBuffPtr = pData;
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	68ba      	ldr	r2, [r7, #8]
 800a8d4:	639a      	str	r2, [r3, #56]	; 0x38
		hspi->RxXferSize = Size;
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	88fa      	ldrh	r2, [r7, #6]
 800a8da:	879a      	strh	r2, [r3, #60]	; 0x3c
		hspi->RxXferCount = Size;
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	88fa      	ldrh	r2, [r7, #6]
 800a8e0:	87da      	strh	r2, [r3, #62]	; 0x3e

		/*Init field not used in handle to zero */
		hspi->RxISR = 0;
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	2200      	movs	r2, #0
 800a8e6:	649a      	str	r2, [r3, #72]	; 0x48
		hspi->TxISR = 0;
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	2200      	movs	r2, #0
 800a8ec:	64da      	str	r2, [r3, #76]	; 0x4c
		hspi->TxXferSize = 0;
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	2200      	movs	r2, #0
 800a8f2:	869a      	strh	r2, [r3, #52]	; 0x34
		hspi->TxXferCount = 0;
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	2200      	movs	r2, #0
 800a8f8:	86da      	strh	r2, [r3, #54]	; 0x36

		/* Configure communication direction : 1Line */
		if (hspi->Init.Direction == SPI_DIRECTION_1LINE) {
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	689b      	ldr	r3, [r3, #8]
 800a8fe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a902:	d107      	bne.n	800a914 <HAL_SPI_Receive+0x9a>
			SPI_1LINE_RX(hspi);
 800a904:	68fb      	ldr	r3, [r7, #12]
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	681a      	ldr	r2, [r3, #0]
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800a912:	601a      	str	r2, [r3, #0]
		}

		/* Reset CRC Calculation */
		if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a918:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a91c:	d10f      	bne.n	800a93e <HAL_SPI_Receive+0xc4>
			SPI_RESET_CRC(hspi);
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	681a      	ldr	r2, [r3, #0]
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a92c:	601a      	str	r2, [r3, #0]
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	681a      	ldr	r2, [r3, #0]
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a93c:	601a      	str	r2, [r3, #0]
		}

		if ((hspi->Init.Mode == SPI_MODE_MASTER)
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	685b      	ldr	r3, [r3, #4]
 800a942:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a946:	d112      	bne.n	800a96e <HAL_SPI_Receive+0xf4>
				&& (hspi->Init.Direction == SPI_DIRECTION_2LINES)) {
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	689b      	ldr	r3, [r3, #8]
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d10e      	bne.n	800a96e <HAL_SPI_Receive+0xf4>
			/* Process Unlocked */
			__HAL_UNLOCK(hspi);
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	2200      	movs	r2, #0
 800a954:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			/* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
			return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800a958:	88fa      	ldrh	r2, [r7, #6]
 800a95a:	683b      	ldr	r3, [r7, #0]
 800a95c:	9300      	str	r3, [sp, #0]
 800a95e:	4613      	mov	r3, r2
 800a960:	68ba      	ldr	r2, [r7, #8]
 800a962:	68b9      	ldr	r1, [r7, #8]
 800a964:	68f8      	ldr	r0, [r7, #12]
 800a966:	f000 f90e 	bl	800ab86 <HAL_SPI_TransmitReceive>
 800a96a:	4603      	mov	r3, r0
 800a96c:	e107      	b.n	800ab7e <HAL_SPI_Receive+0x304>
		}

		/* Check if the SPI is already enabled */
		if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE) {
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a978:	2b40      	cmp	r3, #64	; 0x40
 800a97a:	d007      	beq.n	800a98c <HAL_SPI_Receive+0x112>
			/* Enable SPI peripheral */
			__HAL_SPI_ENABLE(hspi);
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	681a      	ldr	r2, [r3, #0]
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a98a:	601a      	str	r2, [r3, #0]
		}

		/* Receive data in 8 Bit mode */
		if (hspi->Init.DataSize == SPI_DATASIZE_8BIT) {
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	68db      	ldr	r3, [r3, #12]
 800a990:	2b00      	cmp	r3, #0
 800a992:	d14a      	bne.n	800aa2a <HAL_SPI_Receive+0x1b0>
			while (hspi->RxXferCount > 1) {
 800a994:	e01a      	b.n	800a9cc <HAL_SPI_Receive+0x152>
				/* Wait until RXNE flag is set */
				if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET,
 800a996:	683b      	ldr	r3, [r7, #0]
 800a998:	2200      	movs	r2, #0
 800a99a:	2101      	movs	r1, #1
 800a99c:	68f8      	ldr	r0, [r7, #12]
 800a99e:	f000 fb58 	bl	800b052 <SPI_WaitOnFlagUntilTimeout>
 800a9a2:	4603      	mov	r3, r0
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d001      	beq.n	800a9ac <HAL_SPI_Receive+0x132>
						Timeout) != HAL_OK) {
					return HAL_TIMEOUT;
 800a9a8:	2303      	movs	r3, #3
 800a9aa:	e0e8      	b.n	800ab7e <HAL_SPI_Receive+0x304>
				}

				(*hspi->pRxBuffPtr++) = hspi->Instance->DR;
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	68d8      	ldr	r0, [r3, #12]
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a9b6:	1c59      	adds	r1, r3, #1
 800a9b8:	68fa      	ldr	r2, [r7, #12]
 800a9ba:	6391      	str	r1, [r2, #56]	; 0x38
 800a9bc:	b2c2      	uxtb	r2, r0
 800a9be:	701a      	strb	r2, [r3, #0]
				hspi->RxXferCount--;
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a9c4:	3b01      	subs	r3, #1
 800a9c6:	b29a      	uxth	r2, r3
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	87da      	strh	r2, [r3, #62]	; 0x3e
			while (hspi->RxXferCount > 1) {
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a9d0:	2b01      	cmp	r3, #1
 800a9d2:	d8e0      	bhi.n	800a996 <HAL_SPI_Receive+0x11c>
			}
			/* Enable CRC Transmission */
			if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a9d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a9dc:	d136      	bne.n	800aa4c <HAL_SPI_Receive+0x1d2>
				hspi->Instance->CR1 |= SPI_CR1_CRCNEXT;
 800a9de:	68fb      	ldr	r3, [r7, #12]
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	681a      	ldr	r2, [r3, #0]
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800a9ec:	601a      	str	r2, [r3, #0]
 800a9ee:	e02d      	b.n	800aa4c <HAL_SPI_Receive+0x1d2>
		}
		/* Receive data in 16 Bit mode */
		else {
			while (hspi->RxXferCount > 1) {
				/* Wait until RXNE flag is set to read data */
				if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET,
 800a9f0:	683b      	ldr	r3, [r7, #0]
 800a9f2:	2200      	movs	r2, #0
 800a9f4:	2101      	movs	r1, #1
 800a9f6:	68f8      	ldr	r0, [r7, #12]
 800a9f8:	f000 fb2b 	bl	800b052 <SPI_WaitOnFlagUntilTimeout>
 800a9fc:	4603      	mov	r3, r0
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d001      	beq.n	800aa06 <HAL_SPI_Receive+0x18c>
						Timeout) != HAL_OK) {
					return HAL_TIMEOUT;
 800aa02:	2303      	movs	r3, #3
 800aa04:	e0bb      	b.n	800ab7e <HAL_SPI_Receive+0x304>
				}

				*((uint16_t*) hspi->pRxBuffPtr) = hspi->Instance->DR;
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	68da      	ldr	r2, [r3, #12]
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa10:	b292      	uxth	r2, r2
 800aa12:	801a      	strh	r2, [r3, #0]
				hspi->pRxBuffPtr += 2;
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa18:	1c9a      	adds	r2, r3, #2
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	639a      	str	r2, [r3, #56]	; 0x38
				hspi->RxXferCount--;
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aa22:	3b01      	subs	r3, #1
 800aa24:	b29a      	uxth	r2, r3
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	87da      	strh	r2, [r3, #62]	; 0x3e
			while (hspi->RxXferCount > 1) {
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aa2e:	2b01      	cmp	r3, #1
 800aa30:	d8de      	bhi.n	800a9f0 <HAL_SPI_Receive+0x176>
			}
			/* Enable CRC Transmission */
			if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa36:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800aa3a:	d107      	bne.n	800aa4c <HAL_SPI_Receive+0x1d2>
				hspi->Instance->CR1 |= SPI_CR1_CRCNEXT;
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	681a      	ldr	r2, [r3, #0]
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800aa4a:	601a      	str	r2, [r3, #0]
			}
		}

		/* Wait until RXNE flag is set */
		if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout)
 800aa4c:	683b      	ldr	r3, [r7, #0]
 800aa4e:	2200      	movs	r2, #0
 800aa50:	2101      	movs	r1, #1
 800aa52:	68f8      	ldr	r0, [r7, #12]
 800aa54:	f000 fafd 	bl	800b052 <SPI_WaitOnFlagUntilTimeout>
 800aa58:	4603      	mov	r3, r0
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d001      	beq.n	800aa62 <HAL_SPI_Receive+0x1e8>
				!= HAL_OK) {
			return HAL_TIMEOUT;
 800aa5e:	2303      	movs	r3, #3
 800aa60:	e08d      	b.n	800ab7e <HAL_SPI_Receive+0x304>
		}

		/* Receive last data in 8 Bit mode */
		if (hspi->Init.DataSize == SPI_DATASIZE_8BIT) {
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	68db      	ldr	r3, [r3, #12]
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d10a      	bne.n	800aa80 <HAL_SPI_Receive+0x206>
			(*hspi->pRxBuffPtr++) = hspi->Instance->DR;
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	68d8      	ldr	r0, [r3, #12]
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa74:	1c59      	adds	r1, r3, #1
 800aa76:	68fa      	ldr	r2, [r7, #12]
 800aa78:	6391      	str	r1, [r2, #56]	; 0x38
 800aa7a:	b2c2      	uxtb	r2, r0
 800aa7c:	701a      	strb	r2, [r3, #0]
 800aa7e:	e00b      	b.n	800aa98 <HAL_SPI_Receive+0x21e>
		}
		/* Receive last data in 16 Bit mode */
		else {
			*((uint16_t*) hspi->pRxBuffPtr) = hspi->Instance->DR;
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	68da      	ldr	r2, [r3, #12]
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa8a:	b292      	uxth	r2, r2
 800aa8c:	801a      	strh	r2, [r3, #0]
			hspi->pRxBuffPtr += 2;
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa92:	1c9a      	adds	r2, r3, #2
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	639a      	str	r2, [r3, #56]	; 0x38
		}
		hspi->RxXferCount--;
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aa9c:	3b01      	subs	r3, #1
 800aa9e:	b29a      	uxth	r2, r3
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	87da      	strh	r2, [r3, #62]	; 0x3e

		/* Wait until RXNE flag is set: CRC Received */
		if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aaa8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800aaac:	d116      	bne.n	800aadc <HAL_SPI_Receive+0x262>
			if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout)
 800aaae:	683b      	ldr	r3, [r7, #0]
 800aab0:	2200      	movs	r2, #0
 800aab2:	2101      	movs	r1, #1
 800aab4:	68f8      	ldr	r0, [r7, #12]
 800aab6:	f000 facc 	bl	800b052 <SPI_WaitOnFlagUntilTimeout>
 800aaba:	4603      	mov	r3, r0
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d007      	beq.n	800aad0 <HAL_SPI_Receive+0x256>
					!= HAL_OK) {
				hspi->ErrorCode |= HAL_SPI_ERROR_CRC;
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aac4:	f043 0202 	orr.w	r2, r3, #2
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	655a      	str	r2, [r3, #84]	; 0x54
				return HAL_TIMEOUT;
 800aacc:	2303      	movs	r3, #3
 800aace:	e056      	b.n	800ab7e <HAL_SPI_Receive+0x304>
			}

			/* Read CRC to Flush RXNE flag */
			tmpreg = hspi->Instance->DR;
 800aad0:	68fb      	ldr	r3, [r7, #12]
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	68db      	ldr	r3, [r3, #12]
 800aad6:	b29b      	uxth	r3, r3
 800aad8:	827b      	strh	r3, [r7, #18]
			UNUSED(tmpreg);
 800aada:	8a7b      	ldrh	r3, [r7, #18]
		}

		if ((hspi->Init.Mode == SPI_MODE_MASTER)
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	685b      	ldr	r3, [r3, #4]
 800aae0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800aae4:	d111      	bne.n	800ab0a <HAL_SPI_Receive+0x290>
				&& ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	689b      	ldr	r3, [r3, #8]
 800aaea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800aaee:	d004      	beq.n	800aafa <HAL_SPI_Receive+0x280>
						|| (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))) {
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	689b      	ldr	r3, [r3, #8]
 800aaf4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800aaf8:	d107      	bne.n	800ab0a <HAL_SPI_Receive+0x290>
			/* Disable SPI peripheral */
			__HAL_SPI_DISABLE(hspi);
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	681a      	ldr	r2, [r3, #0]
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ab08:	601a      	str	r2, [r3, #0]
		}

		hspi->State = HAL_SPI_STATE_READY;
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	2201      	movs	r2, #1
 800ab0e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

		tmp = __HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR);
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	689b      	ldr	r3, [r3, #8]
 800ab18:	f003 0310 	and.w	r3, r3, #16
 800ab1c:	2b10      	cmp	r3, #16
 800ab1e:	bf0c      	ite	eq
 800ab20:	2301      	moveq	r3, #1
 800ab22:	2300      	movne	r3, #0
 800ab24:	b2db      	uxtb	r3, r3
 800ab26:	617b      	str	r3, [r7, #20]
		/* Check if CRC error occurred */
		if ((hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab2c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ab30:	d11e      	bne.n	800ab70 <HAL_SPI_Receive+0x2f6>
				&& (tmp != RESET)) {
 800ab32:	697b      	ldr	r3, [r7, #20]
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	d01b      	beq.n	800ab70 <HAL_SPI_Receive+0x2f6>
			hspi->ErrorCode |= HAL_SPI_ERROR_CRC;
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ab3c:	f043 0202 	orr.w	r2, r3, #2
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	655a      	str	r2, [r3, #84]	; 0x54

			/* Reset CRC Calculation */
			SPI_RESET_CRC(hspi);
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	681a      	ldr	r2, [r3, #0]
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ab52:	601a      	str	r2, [r3, #0]
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	681a      	ldr	r2, [r3, #0]
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ab62:	601a      	str	r2, [r3, #0]

			/* Process Unlocked */
			__HAL_UNLOCK(hspi);
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	2200      	movs	r2, #0
 800ab68:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			return HAL_ERROR;
 800ab6c:	2301      	movs	r3, #1
 800ab6e:	e006      	b.n	800ab7e <HAL_SPI_Receive+0x304>
		}

		/* Process Unlocked */
		__HAL_UNLOCK(hspi);
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	2200      	movs	r2, #0
 800ab74:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

		return HAL_OK;
 800ab78:	2300      	movs	r3, #0
 800ab7a:	e000      	b.n	800ab7e <HAL_SPI_Receive+0x304>
	} else {
		return HAL_BUSY;
 800ab7c:	2302      	movs	r3, #2
	}
}
 800ab7e:	4618      	mov	r0, r3
 800ab80:	3718      	adds	r7, #24
 800ab82:	46bd      	mov	sp, r7
 800ab84:	bd80      	pop	{r7, pc}

0800ab86 <HAL_SPI_TransmitReceive>:
 * @param  Size: amount of data to be sent
 * @param  Timeout: Timeout duration
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi,
		uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout) {
 800ab86:	b580      	push	{r7, lr}
 800ab88:	b088      	sub	sp, #32
 800ab8a:	af00      	add	r7, sp, #0
 800ab8c:	60f8      	str	r0, [r7, #12]
 800ab8e:	60b9      	str	r1, [r7, #8]
 800ab90:	607a      	str	r2, [r7, #4]
 800ab92:	807b      	strh	r3, [r7, #2]
	__IO uint16_t tmpreg;
	uint32_t tmpstate = 0, tmp = 0;
 800ab94:	2300      	movs	r3, #0
 800ab96:	61fb      	str	r3, [r7, #28]
 800ab98:	2300      	movs	r3, #0
 800ab9a:	61bb      	str	r3, [r7, #24]

	tmpstate = hspi->State;
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800aba2:	b2db      	uxtb	r3, r3
 800aba4:	61fb      	str	r3, [r7, #28]
	if ((tmpstate == HAL_SPI_STATE_READY)
 800aba6:	69fb      	ldr	r3, [r7, #28]
 800aba8:	2b01      	cmp	r3, #1
 800abaa:	d003      	beq.n	800abb4 <HAL_SPI_TransmitReceive+0x2e>
			|| (tmpstate == HAL_SPI_STATE_BUSY_RX)) {
 800abac:	69fb      	ldr	r3, [r7, #28]
 800abae:	2b22      	cmp	r3, #34	; 0x22
 800abb0:	f040 823d 	bne.w	800b02e <HAL_SPI_TransmitReceive+0x4a8>
		if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0)) {
 800abb4:	68bb      	ldr	r3, [r7, #8]
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	d005      	beq.n	800abc6 <HAL_SPI_TransmitReceive+0x40>
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d002      	beq.n	800abc6 <HAL_SPI_TransmitReceive+0x40>
 800abc0:	887b      	ldrh	r3, [r7, #2]
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d101      	bne.n	800abca <HAL_SPI_TransmitReceive+0x44>
			return HAL_ERROR;
 800abc6:	2301      	movs	r3, #1
 800abc8:	e232      	b.n	800b030 <HAL_SPI_TransmitReceive+0x4aa>

		/* Check the parameters */
		assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

		/* Process Locked */
		__HAL_LOCK(hspi);
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800abd0:	2b01      	cmp	r3, #1
 800abd2:	d101      	bne.n	800abd8 <HAL_SPI_TransmitReceive+0x52>
 800abd4:	2302      	movs	r3, #2
 800abd6:	e22b      	b.n	800b030 <HAL_SPI_TransmitReceive+0x4aa>
 800abd8:	68fb      	ldr	r3, [r7, #12]
 800abda:	2201      	movs	r2, #1
 800abdc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

		/* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
		if (hspi->State == HAL_SPI_STATE_READY) {
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800abe6:	b2db      	uxtb	r3, r3
 800abe8:	2b01      	cmp	r3, #1
 800abea:	d103      	bne.n	800abf4 <HAL_SPI_TransmitReceive+0x6e>
			hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	2232      	movs	r2, #50	; 0x32
 800abf0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
		}

		/* Configure communication */
		hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800abf4:	68fb      	ldr	r3, [r7, #12]
 800abf6:	2200      	movs	r2, #0
 800abf8:	655a      	str	r2, [r3, #84]	; 0x54

		hspi->pRxBuffPtr = pRxData;
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	687a      	ldr	r2, [r7, #4]
 800abfe:	639a      	str	r2, [r3, #56]	; 0x38
		hspi->RxXferSize = Size;
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	887a      	ldrh	r2, [r7, #2]
 800ac04:	879a      	strh	r2, [r3, #60]	; 0x3c
		hspi->RxXferCount = Size;
 800ac06:	68fb      	ldr	r3, [r7, #12]
 800ac08:	887a      	ldrh	r2, [r7, #2]
 800ac0a:	87da      	strh	r2, [r3, #62]	; 0x3e

		hspi->pTxBuffPtr = pTxData;
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	68ba      	ldr	r2, [r7, #8]
 800ac10:	631a      	str	r2, [r3, #48]	; 0x30
		hspi->TxXferSize = Size;
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	887a      	ldrh	r2, [r7, #2]
 800ac16:	869a      	strh	r2, [r3, #52]	; 0x34
		hspi->TxXferCount = Size;
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	887a      	ldrh	r2, [r7, #2]
 800ac1c:	86da      	strh	r2, [r3, #54]	; 0x36

		/*Init field not used in handle to zero */
		hspi->RxISR = 0;
 800ac1e:	68fb      	ldr	r3, [r7, #12]
 800ac20:	2200      	movs	r2, #0
 800ac22:	649a      	str	r2, [r3, #72]	; 0x48
		hspi->TxISR = 0;
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	2200      	movs	r2, #0
 800ac28:	64da      	str	r2, [r3, #76]	; 0x4c

		/* Reset CRC Calculation */
		if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac2e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ac32:	d10f      	bne.n	800ac54 <HAL_SPI_TransmitReceive+0xce>
			SPI_RESET_CRC(hspi);
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	681a      	ldr	r2, [r3, #0]
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ac42:	601a      	str	r2, [r3, #0]
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	681a      	ldr	r2, [r3, #0]
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ac52:	601a      	str	r2, [r3, #0]
		}

		/* Check if the SPI is already enabled */
		if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE) {
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ac5e:	2b40      	cmp	r3, #64	; 0x40
 800ac60:	d007      	beq.n	800ac72 <HAL_SPI_TransmitReceive+0xec>
			/* Enable SPI peripheral */
			__HAL_SPI_ENABLE(hspi);
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	681a      	ldr	r2, [r3, #0]
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ac70:	601a      	str	r2, [r3, #0]
		}

		/* Transmit and Receive data in 16 Bit mode */
		if (hspi->Init.DataSize == SPI_DATASIZE_16BIT) {
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	68db      	ldr	r3, [r3, #12]
 800ac76:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ac7a:	f040 80be 	bne.w	800adfa <HAL_SPI_TransmitReceive+0x274>
			if ((hspi->Init.Mode == SPI_MODE_SLAVE)
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	685b      	ldr	r3, [r3, #4]
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d008      	beq.n	800ac98 <HAL_SPI_TransmitReceive+0x112>
					|| ((hspi->Init.Mode == SPI_MODE_MASTER)
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	685b      	ldr	r3, [r3, #4]
 800ac8a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ac8e:	d114      	bne.n	800acba <HAL_SPI_TransmitReceive+0x134>
							&& (hspi->TxXferCount == 0x01))) {
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ac94:	2b01      	cmp	r3, #1
 800ac96:	d110      	bne.n	800acba <HAL_SPI_TransmitReceive+0x134>
				hspi->Instance->DR = *((uint16_t*) hspi->pTxBuffPtr);
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac9c:	881a      	ldrh	r2, [r3, #0]
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	60da      	str	r2, [r3, #12]
				hspi->pTxBuffPtr += 2;
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aca8:	1c9a      	adds	r2, r3, #2
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	631a      	str	r2, [r3, #48]	; 0x30
				hspi->TxXferCount--;
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800acb2:	3b01      	subs	r3, #1
 800acb4:	b29a      	uxth	r2, r3
 800acb6:	68fb      	ldr	r3, [r7, #12]
 800acb8:	86da      	strh	r2, [r3, #54]	; 0x36
			}
			if (hspi->TxXferCount == 0) {
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	d174      	bne.n	800adac <HAL_SPI_TransmitReceive+0x226>
				/* Enable CRC Transmission */
				if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800acc6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800acca:	d107      	bne.n	800acdc <HAL_SPI_TransmitReceive+0x156>
					hspi->Instance->CR1 |= SPI_CR1_CRCNEXT;
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	681a      	ldr	r2, [r3, #0]
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	681b      	ldr	r3, [r3, #0]
 800acd6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800acda:	601a      	str	r2, [r3, #0]
				}

				/* Wait until RXNE flag is set */
				if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET,
 800acdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acde:	2200      	movs	r2, #0
 800ace0:	2101      	movs	r1, #1
 800ace2:	68f8      	ldr	r0, [r7, #12]
 800ace4:	f000 f9b5 	bl	800b052 <SPI_WaitOnFlagUntilTimeout>
 800ace8:	4603      	mov	r3, r0
 800acea:	2b00      	cmp	r3, #0
 800acec:	d001      	beq.n	800acf2 <HAL_SPI_TransmitReceive+0x16c>
						Timeout) != HAL_OK) {
					return HAL_TIMEOUT;
 800acee:	2303      	movs	r3, #3
 800acf0:	e19e      	b.n	800b030 <HAL_SPI_TransmitReceive+0x4aa>
				}

				*((uint16_t*) hspi->pRxBuffPtr) = hspi->Instance->DR;
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	68da      	ldr	r2, [r3, #12]
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acfc:	b292      	uxth	r2, r2
 800acfe:	801a      	strh	r2, [r3, #0]
				hspi->pRxBuffPtr += 2;
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad04:	1c9a      	adds	r2, r3, #2
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	639a      	str	r2, [r3, #56]	; 0x38
				hspi->RxXferCount--;
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ad0e:	3b01      	subs	r3, #1
 800ad10:	b29a      	uxth	r2, r3
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	87da      	strh	r2, [r3, #62]	; 0x3e
 800ad16:	e11f      	b.n	800af58 <HAL_SPI_TransmitReceive+0x3d2>
			} else {
				while (hspi->TxXferCount > 0) {
					/* Wait until TXE flag is set to send data */
					if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_TXE, RESET,
 800ad18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad1a:	2200      	movs	r2, #0
 800ad1c:	2102      	movs	r1, #2
 800ad1e:	68f8      	ldr	r0, [r7, #12]
 800ad20:	f000 f997 	bl	800b052 <SPI_WaitOnFlagUntilTimeout>
 800ad24:	4603      	mov	r3, r0
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	d001      	beq.n	800ad2e <HAL_SPI_TransmitReceive+0x1a8>
							Timeout) != HAL_OK) {
						return HAL_TIMEOUT;
 800ad2a:	2303      	movs	r3, #3
 800ad2c:	e180      	b.n	800b030 <HAL_SPI_TransmitReceive+0x4aa>
					}

					hspi->Instance->DR = *((uint16_t*) hspi->pTxBuffPtr);
 800ad2e:	68fb      	ldr	r3, [r7, #12]
 800ad30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad32:	881a      	ldrh	r2, [r3, #0]
 800ad34:	68fb      	ldr	r3, [r7, #12]
 800ad36:	681b      	ldr	r3, [r3, #0]
 800ad38:	60da      	str	r2, [r3, #12]
					hspi->pTxBuffPtr += 2;
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad3e:	1c9a      	adds	r2, r3, #2
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	631a      	str	r2, [r3, #48]	; 0x30
					hspi->TxXferCount--;
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ad48:	3b01      	subs	r3, #1
 800ad4a:	b29a      	uxth	r2, r3
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	86da      	strh	r2, [r3, #54]	; 0x36

					/* Enable CRC Transmission */
					if ((hspi->TxXferCount == 0)
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d10c      	bne.n	800ad72 <HAL_SPI_TransmitReceive+0x1ec>
							&& (hspi->Init.CRCCalculation
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad5c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ad60:	d107      	bne.n	800ad72 <HAL_SPI_TransmitReceive+0x1ec>
									== SPI_CRCCALCULATION_ENABLE)) {
						hspi->Instance->CR1 |= SPI_CR1_CRCNEXT;
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	681a      	ldr	r2, [r3, #0]
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800ad70:	601a      	str	r2, [r3, #0]
					}

					/* Wait until RXNE flag is set */
					if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET,
 800ad72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad74:	2200      	movs	r2, #0
 800ad76:	2101      	movs	r1, #1
 800ad78:	68f8      	ldr	r0, [r7, #12]
 800ad7a:	f000 f96a 	bl	800b052 <SPI_WaitOnFlagUntilTimeout>
 800ad7e:	4603      	mov	r3, r0
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	d001      	beq.n	800ad88 <HAL_SPI_TransmitReceive+0x202>
							Timeout) != HAL_OK) {
						return HAL_TIMEOUT;
 800ad84:	2303      	movs	r3, #3
 800ad86:	e153      	b.n	800b030 <HAL_SPI_TransmitReceive+0x4aa>
					}

					*((uint16_t*) hspi->pRxBuffPtr) = hspi->Instance->DR;
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	68da      	ldr	r2, [r3, #12]
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad92:	b292      	uxth	r2, r2
 800ad94:	801a      	strh	r2, [r3, #0]
					hspi->pRxBuffPtr += 2;
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad9a:	1c9a      	adds	r2, r3, #2
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	639a      	str	r2, [r3, #56]	; 0x38
					hspi->RxXferCount--;
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ada4:	3b01      	subs	r3, #1
 800ada6:	b29a      	uxth	r2, r3
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	87da      	strh	r2, [r3, #62]	; 0x3e
				while (hspi->TxXferCount > 0) {
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d1b1      	bne.n	800ad18 <HAL_SPI_TransmitReceive+0x192>
				}
				/* Receive the last byte */
				if (hspi->Init.Mode == SPI_MODE_SLAVE) {
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	685b      	ldr	r3, [r3, #4]
 800adb8:	2b00      	cmp	r3, #0
 800adba:	f040 80cd 	bne.w	800af58 <HAL_SPI_TransmitReceive+0x3d2>
					/* Wait until RXNE flag is set */
					if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET,
 800adbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adc0:	2200      	movs	r2, #0
 800adc2:	2101      	movs	r1, #1
 800adc4:	68f8      	ldr	r0, [r7, #12]
 800adc6:	f000 f944 	bl	800b052 <SPI_WaitOnFlagUntilTimeout>
 800adca:	4603      	mov	r3, r0
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d001      	beq.n	800add4 <HAL_SPI_TransmitReceive+0x24e>
							Timeout) != HAL_OK) {
						return HAL_TIMEOUT;
 800add0:	2303      	movs	r3, #3
 800add2:	e12d      	b.n	800b030 <HAL_SPI_TransmitReceive+0x4aa>
					}

					*((uint16_t*) hspi->pRxBuffPtr) = hspi->Instance->DR;
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	68da      	ldr	r2, [r3, #12]
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800adde:	b292      	uxth	r2, r2
 800ade0:	801a      	strh	r2, [r3, #0]
					hspi->pRxBuffPtr += 2;
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ade6:	1c9a      	adds	r2, r3, #2
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	639a      	str	r2, [r3, #56]	; 0x38
					hspi->RxXferCount--;
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800adf0:	3b01      	subs	r3, #1
 800adf2:	b29a      	uxth	r2, r3
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	87da      	strh	r2, [r3, #62]	; 0x3e
 800adf8:	e0ae      	b.n	800af58 <HAL_SPI_TransmitReceive+0x3d2>
				}
			}
		}
		/* Transmit and Receive data in 8 Bit mode */
		else {
			if ((hspi->Init.Mode == SPI_MODE_SLAVE)
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	685b      	ldr	r3, [r3, #4]
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d008      	beq.n	800ae14 <HAL_SPI_TransmitReceive+0x28e>
					|| ((hspi->Init.Mode == SPI_MODE_MASTER)
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	685b      	ldr	r3, [r3, #4]
 800ae06:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ae0a:	d112      	bne.n	800ae32 <HAL_SPI_TransmitReceive+0x2ac>
							&& (hspi->TxXferCount == 0x01))) {
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ae10:	2b01      	cmp	r3, #1
 800ae12:	d10e      	bne.n	800ae32 <HAL_SPI_TransmitReceive+0x2ac>
				hspi->Instance->DR = (*hspi->pTxBuffPtr++);
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae18:	1c59      	adds	r1, r3, #1
 800ae1a:	68fa      	ldr	r2, [r7, #12]
 800ae1c:	6311      	str	r1, [r2, #48]	; 0x30
 800ae1e:	781a      	ldrb	r2, [r3, #0]
 800ae20:	68fb      	ldr	r3, [r7, #12]
 800ae22:	681b      	ldr	r3, [r3, #0]
 800ae24:	60da      	str	r2, [r3, #12]
				hspi->TxXferCount--;
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ae2a:	3b01      	subs	r3, #1
 800ae2c:	b29a      	uxth	r2, r3
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	86da      	strh	r2, [r3, #54]	; 0x36
			}
			if (hspi->TxXferCount == 0) {
 800ae32:	68fb      	ldr	r3, [r7, #12]
 800ae34:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d16b      	bne.n	800af12 <HAL_SPI_TransmitReceive+0x38c>
				/* Enable CRC Transmission */
				if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ae3e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ae42:	d107      	bne.n	800ae54 <HAL_SPI_TransmitReceive+0x2ce>
					hspi->Instance->CR1 |= SPI_CR1_CRCNEXT;
 800ae44:	68fb      	ldr	r3, [r7, #12]
 800ae46:	681b      	ldr	r3, [r3, #0]
 800ae48:	681a      	ldr	r2, [r3, #0]
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800ae52:	601a      	str	r2, [r3, #0]
				}

				/* Wait until RXNE flag is set */
				if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET,
 800ae54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae56:	2200      	movs	r2, #0
 800ae58:	2101      	movs	r1, #1
 800ae5a:	68f8      	ldr	r0, [r7, #12]
 800ae5c:	f000 f8f9 	bl	800b052 <SPI_WaitOnFlagUntilTimeout>
 800ae60:	4603      	mov	r3, r0
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d001      	beq.n	800ae6a <HAL_SPI_TransmitReceive+0x2e4>
						Timeout) != HAL_OK) {
					return HAL_TIMEOUT;
 800ae66:	2303      	movs	r3, #3
 800ae68:	e0e2      	b.n	800b030 <HAL_SPI_TransmitReceive+0x4aa>
				}

				(*hspi->pRxBuffPtr) = hspi->Instance->DR;
 800ae6a:	68fb      	ldr	r3, [r7, #12]
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	68da      	ldr	r2, [r3, #12]
 800ae70:	68fb      	ldr	r3, [r7, #12]
 800ae72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae74:	b2d2      	uxtb	r2, r2
 800ae76:	701a      	strb	r2, [r3, #0]
				hspi->RxXferCount--;
 800ae78:	68fb      	ldr	r3, [r7, #12]
 800ae7a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ae7c:	3b01      	subs	r3, #1
 800ae7e:	b29a      	uxth	r2, r3
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	87da      	strh	r2, [r3, #62]	; 0x3e
 800ae84:	e068      	b.n	800af58 <HAL_SPI_TransmitReceive+0x3d2>
			} else {
				while (hspi->TxXferCount > 0) {
					/* Wait until TXE flag is set to send data */
					if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_TXE, RESET,
 800ae86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae88:	2200      	movs	r2, #0
 800ae8a:	2102      	movs	r1, #2
 800ae8c:	68f8      	ldr	r0, [r7, #12]
 800ae8e:	f000 f8e0 	bl	800b052 <SPI_WaitOnFlagUntilTimeout>
 800ae92:	4603      	mov	r3, r0
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d001      	beq.n	800ae9c <HAL_SPI_TransmitReceive+0x316>
							Timeout) != HAL_OK) {
						return HAL_TIMEOUT;
 800ae98:	2303      	movs	r3, #3
 800ae9a:	e0c9      	b.n	800b030 <HAL_SPI_TransmitReceive+0x4aa>
					}

					hspi->Instance->DR = (*hspi->pTxBuffPtr++);
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aea0:	1c59      	adds	r1, r3, #1
 800aea2:	68fa      	ldr	r2, [r7, #12]
 800aea4:	6311      	str	r1, [r2, #48]	; 0x30
 800aea6:	781a      	ldrb	r2, [r3, #0]
 800aea8:	68fb      	ldr	r3, [r7, #12]
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	60da      	str	r2, [r3, #12]
					hspi->TxXferCount--;
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800aeb2:	3b01      	subs	r3, #1
 800aeb4:	b29a      	uxth	r2, r3
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	86da      	strh	r2, [r3, #54]	; 0x36

					/* Enable CRC Transmission */
					if ((hspi->TxXferCount == 0)
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d10c      	bne.n	800aedc <HAL_SPI_TransmitReceive+0x356>
							&& (hspi->Init.CRCCalculation
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aec6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800aeca:	d107      	bne.n	800aedc <HAL_SPI_TransmitReceive+0x356>
									== SPI_CRCCALCULATION_ENABLE)) {
						hspi->Instance->CR1 |= SPI_CR1_CRCNEXT;
 800aecc:	68fb      	ldr	r3, [r7, #12]
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	681a      	ldr	r2, [r3, #0]
 800aed2:	68fb      	ldr	r3, [r7, #12]
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800aeda:	601a      	str	r2, [r3, #0]
					}

					/* Wait until RXNE flag is set */
					if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET,
 800aedc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aede:	2200      	movs	r2, #0
 800aee0:	2101      	movs	r1, #1
 800aee2:	68f8      	ldr	r0, [r7, #12]
 800aee4:	f000 f8b5 	bl	800b052 <SPI_WaitOnFlagUntilTimeout>
 800aee8:	4603      	mov	r3, r0
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d001      	beq.n	800aef2 <HAL_SPI_TransmitReceive+0x36c>
							Timeout) != HAL_OK) {
						return HAL_TIMEOUT;
 800aeee:	2303      	movs	r3, #3
 800aef0:	e09e      	b.n	800b030 <HAL_SPI_TransmitReceive+0x4aa>
					}

					(*hspi->pRxBuffPtr++) = hspi->Instance->DR;
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	68d8      	ldr	r0, [r3, #12]
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aefc:	1c59      	adds	r1, r3, #1
 800aefe:	68fa      	ldr	r2, [r7, #12]
 800af00:	6391      	str	r1, [r2, #56]	; 0x38
 800af02:	b2c2      	uxtb	r2, r0
 800af04:	701a      	strb	r2, [r3, #0]
					hspi->RxXferCount--;
 800af06:	68fb      	ldr	r3, [r7, #12]
 800af08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800af0a:	3b01      	subs	r3, #1
 800af0c:	b29a      	uxth	r2, r3
 800af0e:	68fb      	ldr	r3, [r7, #12]
 800af10:	87da      	strh	r2, [r3, #62]	; 0x3e
				while (hspi->TxXferCount > 0) {
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800af16:	2b00      	cmp	r3, #0
 800af18:	d1b5      	bne.n	800ae86 <HAL_SPI_TransmitReceive+0x300>
				}
				if (hspi->Init.Mode == SPI_MODE_SLAVE) {
 800af1a:	68fb      	ldr	r3, [r7, #12]
 800af1c:	685b      	ldr	r3, [r3, #4]
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d11a      	bne.n	800af58 <HAL_SPI_TransmitReceive+0x3d2>
					/* Wait until RXNE flag is set */
					if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET,
 800af22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af24:	2200      	movs	r2, #0
 800af26:	2101      	movs	r1, #1
 800af28:	68f8      	ldr	r0, [r7, #12]
 800af2a:	f000 f892 	bl	800b052 <SPI_WaitOnFlagUntilTimeout>
 800af2e:	4603      	mov	r3, r0
 800af30:	2b00      	cmp	r3, #0
 800af32:	d001      	beq.n	800af38 <HAL_SPI_TransmitReceive+0x3b2>
							Timeout) != HAL_OK) {
						return HAL_TIMEOUT;
 800af34:	2303      	movs	r3, #3
 800af36:	e07b      	b.n	800b030 <HAL_SPI_TransmitReceive+0x4aa>
					}

					(*hspi->pRxBuffPtr++) = hspi->Instance->DR;
 800af38:	68fb      	ldr	r3, [r7, #12]
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	68d8      	ldr	r0, [r3, #12]
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af42:	1c59      	adds	r1, r3, #1
 800af44:	68fa      	ldr	r2, [r7, #12]
 800af46:	6391      	str	r1, [r2, #56]	; 0x38
 800af48:	b2c2      	uxtb	r2, r0
 800af4a:	701a      	strb	r2, [r3, #0]
					hspi->RxXferCount--;
 800af4c:	68fb      	ldr	r3, [r7, #12]
 800af4e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800af50:	3b01      	subs	r3, #1
 800af52:	b29a      	uxth	r2, r3
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	87da      	strh	r2, [r3, #62]	; 0x3e
				}
			}
		}

		/* Read CRC from DR to close CRC calculation process */
		if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800af5c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800af60:	d116      	bne.n	800af90 <HAL_SPI_TransmitReceive+0x40a>
			/* Wait until RXNE flag is set */
			if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout)
 800af62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af64:	2200      	movs	r2, #0
 800af66:	2101      	movs	r1, #1
 800af68:	68f8      	ldr	r0, [r7, #12]
 800af6a:	f000 f872 	bl	800b052 <SPI_WaitOnFlagUntilTimeout>
 800af6e:	4603      	mov	r3, r0
 800af70:	2b00      	cmp	r3, #0
 800af72:	d007      	beq.n	800af84 <HAL_SPI_TransmitReceive+0x3fe>
					!= HAL_OK) {
				hspi->ErrorCode |= HAL_SPI_ERROR_CRC;
 800af74:	68fb      	ldr	r3, [r7, #12]
 800af76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800af78:	f043 0202 	orr.w	r2, r3, #2
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	655a      	str	r2, [r3, #84]	; 0x54
				return HAL_TIMEOUT;
 800af80:	2303      	movs	r3, #3
 800af82:	e055      	b.n	800b030 <HAL_SPI_TransmitReceive+0x4aa>
			}
			/* Read CRC */
			tmpreg = hspi->Instance->DR;
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	681b      	ldr	r3, [r3, #0]
 800af88:	68db      	ldr	r3, [r3, #12]
 800af8a:	b29b      	uxth	r3, r3
 800af8c:	82fb      	strh	r3, [r7, #22]
			UNUSED(tmpreg);
 800af8e:	8afb      	ldrh	r3, [r7, #22]
		}

		/* Wait until Busy flag is reset before disabling SPI */
		if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_BSY, SET, Timeout)
 800af90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af92:	2201      	movs	r2, #1
 800af94:	2180      	movs	r1, #128	; 0x80
 800af96:	68f8      	ldr	r0, [r7, #12]
 800af98:	f000 f85b 	bl	800b052 <SPI_WaitOnFlagUntilTimeout>
 800af9c:	4603      	mov	r3, r0
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	d007      	beq.n	800afb2 <HAL_SPI_TransmitReceive+0x42c>
				!= HAL_OK) {
			hspi->ErrorCode |= HAL_SPI_ERROR_FLAG;
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800afa6:	f043 0210 	orr.w	r2, r3, #16
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	655a      	str	r2, [r3, #84]	; 0x54
			return HAL_TIMEOUT;
 800afae:	2303      	movs	r3, #3
 800afb0:	e03e      	b.n	800b030 <HAL_SPI_TransmitReceive+0x4aa>
		}

		hspi->State = HAL_SPI_STATE_READY;
 800afb2:	68fb      	ldr	r3, [r7, #12]
 800afb4:	2201      	movs	r2, #1
 800afb6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

		tmp = __HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR);
 800afba:	68fb      	ldr	r3, [r7, #12]
 800afbc:	681b      	ldr	r3, [r3, #0]
 800afbe:	689b      	ldr	r3, [r3, #8]
 800afc0:	f003 0310 	and.w	r3, r3, #16
 800afc4:	2b10      	cmp	r3, #16
 800afc6:	bf0c      	ite	eq
 800afc8:	2301      	moveq	r3, #1
 800afca:	2300      	movne	r3, #0
 800afcc:	b2db      	uxtb	r3, r3
 800afce:	61bb      	str	r3, [r7, #24]
		/* Check if CRC error occurred */
		if ((hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800afd0:	68fb      	ldr	r3, [r7, #12]
 800afd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800afd4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800afd8:	d123      	bne.n	800b022 <HAL_SPI_TransmitReceive+0x49c>
				&& (tmp != RESET)) {
 800afda:	69bb      	ldr	r3, [r7, #24]
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d020      	beq.n	800b022 <HAL_SPI_TransmitReceive+0x49c>
			hspi->ErrorCode |= HAL_SPI_ERROR_CRC;
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800afe4:	f043 0202 	orr.w	r2, r3, #2
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	655a      	str	r2, [r3, #84]	; 0x54

			/* Reset CRC Calculation */
			if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aff0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800aff4:	d10f      	bne.n	800b016 <HAL_SPI_TransmitReceive+0x490>
				SPI_RESET_CRC(hspi);
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	681a      	ldr	r2, [r3, #0]
 800affc:	68fb      	ldr	r3, [r7, #12]
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b004:	601a      	str	r2, [r3, #0]
 800b006:	68fb      	ldr	r3, [r7, #12]
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	681a      	ldr	r2, [r3, #0]
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b014:	601a      	str	r2, [r3, #0]
			}

			/* Process Unlocked */
			__HAL_UNLOCK(hspi);
 800b016:	68fb      	ldr	r3, [r7, #12]
 800b018:	2200      	movs	r2, #0
 800b01a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			return HAL_ERROR;
 800b01e:	2301      	movs	r3, #1
 800b020:	e006      	b.n	800b030 <HAL_SPI_TransmitReceive+0x4aa>
		}

		/* Process Unlocked */
		__HAL_UNLOCK(hspi);
 800b022:	68fb      	ldr	r3, [r7, #12]
 800b024:	2200      	movs	r2, #0
 800b026:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

		return HAL_OK;
 800b02a:	2300      	movs	r3, #0
 800b02c:	e000      	b.n	800b030 <HAL_SPI_TransmitReceive+0x4aa>
	} else {
		return HAL_BUSY;
 800b02e:	2302      	movs	r3, #2
	}
}
 800b030:	4618      	mov	r0, r3
 800b032:	3720      	adds	r7, #32
 800b034:	46bd      	mov	sp, r7
 800b036:	bd80      	pop	{r7, pc}

0800b038 <HAL_SPI_GetState>:
 * @brief  Return the SPI state
 * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
 *                the configuration information for SPI module.
 * @retval HAL state
 */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi) {
 800b038:	b480      	push	{r7}
 800b03a:	b083      	sub	sp, #12
 800b03c:	af00      	add	r7, sp, #0
 800b03e:	6078      	str	r0, [r7, #4]
	return hspi->State;
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b046:	b2db      	uxtb	r3, r3
}
 800b048:	4618      	mov	r0, r3
 800b04a:	370c      	adds	r7, #12
 800b04c:	46bd      	mov	sp, r7
 800b04e:	bc80      	pop	{r7}
 800b050:	4770      	bx	lr

0800b052 <SPI_WaitOnFlagUntilTimeout>:
 * @param  Status: Flag status to check: RESET or set
 * @param  Timeout: Timeout duration
 * @retval HAL status
 */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi,
		uint32_t Flag, FlagStatus Status, uint32_t Timeout) {
 800b052:	b580      	push	{r7, lr}
 800b054:	b086      	sub	sp, #24
 800b056:	af00      	add	r7, sp, #0
 800b058:	60f8      	str	r0, [r7, #12]
 800b05a:	60b9      	str	r1, [r7, #8]
 800b05c:	603b      	str	r3, [r7, #0]
 800b05e:	4613      	mov	r3, r2
 800b060:	71fb      	strb	r3, [r7, #7]
	uint32_t tickstart = 0;
 800b062:	2300      	movs	r3, #0
 800b064:	617b      	str	r3, [r7, #20]

	/* Get tick */
	tickstart = HAL_GetTick();
 800b066:	f7f9 fa55 	bl	8004514 <HAL_GetTick>
 800b06a:	6178      	str	r0, [r7, #20]

	/* Wait until flag is set */
	if (Status == RESET) {
 800b06c:	79fb      	ldrb	r3, [r7, #7]
 800b06e:	2b00      	cmp	r3, #0
 800b070:	f040 8086 	bne.w	800b180 <SPI_WaitOnFlagUntilTimeout+0x12e>
		while (__HAL_SPI_GET_FLAG(hspi, Flag) == RESET) {
 800b074:	e03d      	b.n	800b0f2 <SPI_WaitOnFlagUntilTimeout+0xa0>
			if (Timeout != HAL_MAX_DELAY) {
 800b076:	683b      	ldr	r3, [r7, #0]
 800b078:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b07c:	d039      	beq.n	800b0f2 <SPI_WaitOnFlagUntilTimeout+0xa0>
				if ((Timeout == 0) || ((HAL_GetTick() - tickstart) > Timeout)) {
 800b07e:	683b      	ldr	r3, [r7, #0]
 800b080:	2b00      	cmp	r3, #0
 800b082:	d007      	beq.n	800b094 <SPI_WaitOnFlagUntilTimeout+0x42>
 800b084:	f7f9 fa46 	bl	8004514 <HAL_GetTick>
 800b088:	4602      	mov	r2, r0
 800b08a:	697b      	ldr	r3, [r7, #20]
 800b08c:	1ad3      	subs	r3, r2, r3
 800b08e:	683a      	ldr	r2, [r7, #0]
 800b090:	429a      	cmp	r2, r3
 800b092:	d22e      	bcs.n	800b0f2 <SPI_WaitOnFlagUntilTimeout+0xa0>
					/* Disable the SPI and reset the CRC: the CRC value should be cleared
					 on both master and slave sides in order to resynchronize the master
					 and slave for their respective CRC calculation */

					/* Disable TXE, RXNE and ERR interrupts for the interrupt process */
					__HAL_SPI_DISABLE_IT(hspi,
 800b094:	68fb      	ldr	r3, [r7, #12]
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	685a      	ldr	r2, [r3, #4]
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800b0a2:	605a      	str	r2, [r3, #4]
							(SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));

					/* Disable SPI peripheral */
					__HAL_SPI_DISABLE(hspi);
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	681a      	ldr	r2, [r3, #0]
 800b0aa:	68fb      	ldr	r3, [r7, #12]
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b0b2:	601a      	str	r2, [r3, #0]

					/* Reset CRC Calculation */
					if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800b0b4:	68fb      	ldr	r3, [r7, #12]
 800b0b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b0b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b0bc:	d10f      	bne.n	800b0de <SPI_WaitOnFlagUntilTimeout+0x8c>
						SPI_RESET_CRC(hspi);
 800b0be:	68fb      	ldr	r3, [r7, #12]
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	681a      	ldr	r2, [r3, #0]
 800b0c4:	68fb      	ldr	r3, [r7, #12]
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b0cc:	601a      	str	r2, [r3, #0]
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	681a      	ldr	r2, [r3, #0]
 800b0d4:	68fb      	ldr	r3, [r7, #12]
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b0dc:	601a      	str	r2, [r3, #0]
					}

					hspi->State = HAL_SPI_STATE_READY;
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	2201      	movs	r2, #1
 800b0e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

					/* Process Unlocked */
					__HAL_UNLOCK(hspi);
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	2200      	movs	r2, #0
 800b0ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

					return HAL_TIMEOUT;
 800b0ee:	2303      	movs	r3, #3
 800b0f0:	e04f      	b.n	800b192 <SPI_WaitOnFlagUntilTimeout+0x140>
		while (__HAL_SPI_GET_FLAG(hspi, Flag) == RESET) {
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	689a      	ldr	r2, [r3, #8]
 800b0f8:	68bb      	ldr	r3, [r7, #8]
 800b0fa:	4013      	ands	r3, r2
 800b0fc:	68ba      	ldr	r2, [r7, #8]
 800b0fe:	429a      	cmp	r2, r3
 800b100:	d1b9      	bne.n	800b076 <SPI_WaitOnFlagUntilTimeout+0x24>
 800b102:	e045      	b.n	800b190 <SPI_WaitOnFlagUntilTimeout+0x13e>
				}
			}
		}
	} else {
		while (__HAL_SPI_GET_FLAG(hspi, Flag) != RESET) {
			if (Timeout != HAL_MAX_DELAY) {
 800b104:	683b      	ldr	r3, [r7, #0]
 800b106:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b10a:	d039      	beq.n	800b180 <SPI_WaitOnFlagUntilTimeout+0x12e>
				if ((Timeout == 0) || ((HAL_GetTick() - tickstart) > Timeout)) {
 800b10c:	683b      	ldr	r3, [r7, #0]
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d007      	beq.n	800b122 <SPI_WaitOnFlagUntilTimeout+0xd0>
 800b112:	f7f9 f9ff 	bl	8004514 <HAL_GetTick>
 800b116:	4602      	mov	r2, r0
 800b118:	697b      	ldr	r3, [r7, #20]
 800b11a:	1ad3      	subs	r3, r2, r3
 800b11c:	683a      	ldr	r2, [r7, #0]
 800b11e:	429a      	cmp	r2, r3
 800b120:	d22e      	bcs.n	800b180 <SPI_WaitOnFlagUntilTimeout+0x12e>
					/* Disable the SPI and reset the CRC: the CRC value should be cleared
					 on both master and slave sides in order to resynchronize the master
					 and slave for their respective CRC calculation */

					/* Disable TXE, RXNE and ERR interrupts for the interrupt process */
					__HAL_SPI_DISABLE_IT(hspi,
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	685a      	ldr	r2, [r3, #4]
 800b128:	68fb      	ldr	r3, [r7, #12]
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800b130:	605a      	str	r2, [r3, #4]
							(SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));

					/* Disable SPI peripheral */
					__HAL_SPI_DISABLE(hspi);
 800b132:	68fb      	ldr	r3, [r7, #12]
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	681a      	ldr	r2, [r3, #0]
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b140:	601a      	str	r2, [r3, #0]

					/* Reset CRC Calculation */
					if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b146:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b14a:	d10f      	bne.n	800b16c <SPI_WaitOnFlagUntilTimeout+0x11a>
						SPI_RESET_CRC(hspi);
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	681a      	ldr	r2, [r3, #0]
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b15a:	601a      	str	r2, [r3, #0]
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	681a      	ldr	r2, [r3, #0]
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b16a:	601a      	str	r2, [r3, #0]
					}

					hspi->State = HAL_SPI_STATE_READY;
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	2201      	movs	r2, #1
 800b170:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

					/* Process Unlocked */
					__HAL_UNLOCK(hspi);
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	2200      	movs	r2, #0
 800b178:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

					return HAL_TIMEOUT;
 800b17c:	2303      	movs	r3, #3
 800b17e:	e008      	b.n	800b192 <SPI_WaitOnFlagUntilTimeout+0x140>
		while (__HAL_SPI_GET_FLAG(hspi, Flag) != RESET) {
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	689a      	ldr	r2, [r3, #8]
 800b186:	68bb      	ldr	r3, [r7, #8]
 800b188:	4013      	ands	r3, r2
 800b18a:	68ba      	ldr	r2, [r7, #8]
 800b18c:	429a      	cmp	r2, r3
 800b18e:	d0b9      	beq.n	800b104 <SPI_WaitOnFlagUntilTimeout+0xb2>
				}
			}
		}
	}
	return HAL_OK;
 800b190:	2300      	movs	r3, #0
}
 800b192:	4618      	mov	r0, r3
 800b194:	3718      	adds	r7, #24
 800b196:	46bd      	mov	sp, r7
 800b198:	bd80      	pop	{r7, pc}

0800b19a <HAL_TIM_Base_Init>:
 *         parameters in the TIM_HandleTypeDef and create the associated handle.
 * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
 *                the configuration information for TIM module.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim) {
 800b19a:	b580      	push	{r7, lr}
 800b19c:	b082      	sub	sp, #8
 800b19e:	af00      	add	r7, sp, #0
 800b1a0:	6078      	str	r0, [r7, #4]
	/* Check the TIM handle allocation */
	if (htim == NULL) {
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d101      	bne.n	800b1ac <HAL_TIM_Base_Init+0x12>
		return HAL_ERROR;
 800b1a8:	2301      	movs	r3, #1
 800b1aa:	e01d      	b.n	800b1e8 <HAL_TIM_Base_Init+0x4e>
	/* Check the parameters */
	assert_param(IS_TIM_INSTANCE(htim->Instance));
	assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
	assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));

	if (htim->State == HAL_TIM_STATE_RESET) {
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b1b2:	b2db      	uxtb	r3, r3
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d106      	bne.n	800b1c6 <HAL_TIM_Base_Init+0x2c>
		/* Allocate lock resource and initialize it */
		htim->Lock = HAL_UNLOCKED;
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	2200      	movs	r2, #0
 800b1bc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		/* Init the low level hardware : GPIO, CLOCK, NVIC */
		HAL_TIM_Base_MspInit(htim);
 800b1c0:	6878      	ldr	r0, [r7, #4]
 800b1c2:	f000 f815 	bl	800b1f0 <HAL_TIM_Base_MspInit>
	}

	/* Set the TIM state */
	htim->State = HAL_TIM_STATE_BUSY;
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	2202      	movs	r2, #2
 800b1ca:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

	/* Set the Time Base configuration */
	TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	681a      	ldr	r2, [r3, #0]
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	3304      	adds	r3, #4
 800b1d6:	4619      	mov	r1, r3
 800b1d8:	4610      	mov	r0, r2
 800b1da:	f000 f82d 	bl	800b238 <TIM_Base_SetConfig>

	/* Initialize the TIM state*/
	htim->State = HAL_TIM_STATE_READY;
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	2201      	movs	r2, #1
 800b1e2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

	return HAL_OK;
 800b1e6:	2300      	movs	r3, #0
}
 800b1e8:	4618      	mov	r0, r3
 800b1ea:	3708      	adds	r7, #8
 800b1ec:	46bd      	mov	sp, r7
 800b1ee:	bd80      	pop	{r7, pc}

0800b1f0 <HAL_TIM_Base_MspInit>:
 * @brief  Initializes the TIM Base MSP.
 * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
 *                the configuration information for TIM module.
 * @retval None
 */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim) {
 800b1f0:	b480      	push	{r7}
 800b1f2:	b083      	sub	sp, #12
 800b1f4:	af00      	add	r7, sp, #0
 800b1f6:	6078      	str	r0, [r7, #4]
	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_TIM_Base_MspInit could be implemented in the user file
	 */
}
 800b1f8:	bf00      	nop
 800b1fa:	370c      	adds	r7, #12
 800b1fc:	46bd      	mov	sp, r7
 800b1fe:	bc80      	pop	{r7}
 800b200:	4770      	bx	lr

0800b202 <HAL_TIM_Base_Start_IT>:
 * @brief  Starts the TIM Base generation in interrupt mode.
 * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
 *                the configuration information for TIM module.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim) {
 800b202:	b480      	push	{r7}
 800b204:	b083      	sub	sp, #12
 800b206:	af00      	add	r7, sp, #0
 800b208:	6078      	str	r0, [r7, #4]
	/* Check the parameters */
	assert_param(IS_TIM_INSTANCE(htim->Instance));

	/* Enable the TIM Update interrupt */
	__HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	68da      	ldr	r2, [r3, #12]
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	f042 0201 	orr.w	r2, r2, #1
 800b218:	60da      	str	r2, [r3, #12]

	/* Enable the Peripheral */
	__HAL_TIM_ENABLE(htim);
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	681a      	ldr	r2, [r3, #0]
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	f042 0201 	orr.w	r2, r2, #1
 800b228:	601a      	str	r2, [r3, #0]

	/* Return function status */
	return HAL_OK;
 800b22a:	2300      	movs	r3, #0
}
 800b22c:	4618      	mov	r0, r3
 800b22e:	370c      	adds	r7, #12
 800b230:	46bd      	mov	sp, r7
 800b232:	bc80      	pop	{r7}
 800b234:	4770      	bx	lr
	...

0800b238 <TIM_Base_SetConfig>:
 * @brief  Time Base configuration
 * @param  TIMx: TIM peripheral
 * @param  Structure: pointer on TIM Time Base required parameters  
 * @retval None
 */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure) {
 800b238:	b480      	push	{r7}
 800b23a:	b085      	sub	sp, #20
 800b23c:	af00      	add	r7, sp, #0
 800b23e:	6078      	str	r0, [r7, #4]
 800b240:	6039      	str	r1, [r7, #0]
	uint32_t tmpcr1 = 0;
 800b242:	2300      	movs	r3, #0
 800b244:	60fb      	str	r3, [r7, #12]
	tmpcr1 = TIMx->CR1;
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	60fb      	str	r3, [r7, #12]

	/* Set TIM Time Base Unit parameters ---------------------------------------*/
	if (IS_TIM_CC3_INSTANCE(TIMx) != RESET) {
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	4a43      	ldr	r2, [pc, #268]	; (800b35c <TIM_Base_SetConfig+0x124>)
 800b250:	4293      	cmp	r3, r2
 800b252:	d013      	beq.n	800b27c <TIM_Base_SetConfig+0x44>
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b25a:	d00f      	beq.n	800b27c <TIM_Base_SetConfig+0x44>
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	4a40      	ldr	r2, [pc, #256]	; (800b360 <TIM_Base_SetConfig+0x128>)
 800b260:	4293      	cmp	r3, r2
 800b262:	d00b      	beq.n	800b27c <TIM_Base_SetConfig+0x44>
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	4a3f      	ldr	r2, [pc, #252]	; (800b364 <TIM_Base_SetConfig+0x12c>)
 800b268:	4293      	cmp	r3, r2
 800b26a:	d007      	beq.n	800b27c <TIM_Base_SetConfig+0x44>
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	4a3e      	ldr	r2, [pc, #248]	; (800b368 <TIM_Base_SetConfig+0x130>)
 800b270:	4293      	cmp	r3, r2
 800b272:	d003      	beq.n	800b27c <TIM_Base_SetConfig+0x44>
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	4a3d      	ldr	r2, [pc, #244]	; (800b36c <TIM_Base_SetConfig+0x134>)
 800b278:	4293      	cmp	r3, r2
 800b27a:	d101      	bne.n	800b280 <TIM_Base_SetConfig+0x48>
 800b27c:	2301      	movs	r3, #1
 800b27e:	e000      	b.n	800b282 <TIM_Base_SetConfig+0x4a>
 800b280:	2300      	movs	r3, #0
 800b282:	2b00      	cmp	r3, #0
 800b284:	d008      	beq.n	800b298 <TIM_Base_SetConfig+0x60>
		/* Select the Counter Mode */
		tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b28c:	60fb      	str	r3, [r7, #12]
		tmpcr1 |= Structure->CounterMode;
 800b28e:	683b      	ldr	r3, [r7, #0]
 800b290:	685b      	ldr	r3, [r3, #4]
 800b292:	68fa      	ldr	r2, [r7, #12]
 800b294:	4313      	orrs	r3, r2
 800b296:	60fb      	str	r3, [r7, #12]
	}

	if (IS_TIM_CC1_INSTANCE(TIMx) != RESET) {
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	4a30      	ldr	r2, [pc, #192]	; (800b35c <TIM_Base_SetConfig+0x124>)
 800b29c:	4293      	cmp	r3, r2
 800b29e:	d02b      	beq.n	800b2f8 <TIM_Base_SetConfig+0xc0>
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b2a6:	d027      	beq.n	800b2f8 <TIM_Base_SetConfig+0xc0>
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	4a2d      	ldr	r2, [pc, #180]	; (800b360 <TIM_Base_SetConfig+0x128>)
 800b2ac:	4293      	cmp	r3, r2
 800b2ae:	d023      	beq.n	800b2f8 <TIM_Base_SetConfig+0xc0>
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	4a2c      	ldr	r2, [pc, #176]	; (800b364 <TIM_Base_SetConfig+0x12c>)
 800b2b4:	4293      	cmp	r3, r2
 800b2b6:	d01f      	beq.n	800b2f8 <TIM_Base_SetConfig+0xc0>
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	4a2b      	ldr	r2, [pc, #172]	; (800b368 <TIM_Base_SetConfig+0x130>)
 800b2bc:	4293      	cmp	r3, r2
 800b2be:	d01b      	beq.n	800b2f8 <TIM_Base_SetConfig+0xc0>
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	4a2a      	ldr	r2, [pc, #168]	; (800b36c <TIM_Base_SetConfig+0x134>)
 800b2c4:	4293      	cmp	r3, r2
 800b2c6:	d017      	beq.n	800b2f8 <TIM_Base_SetConfig+0xc0>
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	4a29      	ldr	r2, [pc, #164]	; (800b370 <TIM_Base_SetConfig+0x138>)
 800b2cc:	4293      	cmp	r3, r2
 800b2ce:	d013      	beq.n	800b2f8 <TIM_Base_SetConfig+0xc0>
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	4a28      	ldr	r2, [pc, #160]	; (800b374 <TIM_Base_SetConfig+0x13c>)
 800b2d4:	4293      	cmp	r3, r2
 800b2d6:	d00f      	beq.n	800b2f8 <TIM_Base_SetConfig+0xc0>
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	4a27      	ldr	r2, [pc, #156]	; (800b378 <TIM_Base_SetConfig+0x140>)
 800b2dc:	4293      	cmp	r3, r2
 800b2de:	d00b      	beq.n	800b2f8 <TIM_Base_SetConfig+0xc0>
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	4a26      	ldr	r2, [pc, #152]	; (800b37c <TIM_Base_SetConfig+0x144>)
 800b2e4:	4293      	cmp	r3, r2
 800b2e6:	d007      	beq.n	800b2f8 <TIM_Base_SetConfig+0xc0>
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	4a25      	ldr	r2, [pc, #148]	; (800b380 <TIM_Base_SetConfig+0x148>)
 800b2ec:	4293      	cmp	r3, r2
 800b2ee:	d003      	beq.n	800b2f8 <TIM_Base_SetConfig+0xc0>
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	4a24      	ldr	r2, [pc, #144]	; (800b384 <TIM_Base_SetConfig+0x14c>)
 800b2f4:	4293      	cmp	r3, r2
 800b2f6:	d101      	bne.n	800b2fc <TIM_Base_SetConfig+0xc4>
 800b2f8:	2301      	movs	r3, #1
 800b2fa:	e000      	b.n	800b2fe <TIM_Base_SetConfig+0xc6>
 800b2fc:	2300      	movs	r3, #0
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d008      	beq.n	800b314 <TIM_Base_SetConfig+0xdc>
		/* Set the clock division */
		tmpcr1 &= ~TIM_CR1_CKD;
 800b302:	68fb      	ldr	r3, [r7, #12]
 800b304:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b308:	60fb      	str	r3, [r7, #12]
		tmpcr1 |= (uint32_t) Structure->ClockDivision;
 800b30a:	683b      	ldr	r3, [r7, #0]
 800b30c:	68db      	ldr	r3, [r3, #12]
 800b30e:	68fa      	ldr	r2, [r7, #12]
 800b310:	4313      	orrs	r3, r2
 800b312:	60fb      	str	r3, [r7, #12]
	}

	TIMx->CR1 = tmpcr1;
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	68fa      	ldr	r2, [r7, #12]
 800b318:	601a      	str	r2, [r3, #0]

	/* Set the Auto-reload value */
	TIMx->ARR = (uint32_t) Structure->Period;
 800b31a:	683b      	ldr	r3, [r7, #0]
 800b31c:	689a      	ldr	r2, [r3, #8]
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	62da      	str	r2, [r3, #44]	; 0x2c

	/* Set the Prescaler value */
	TIMx->PSC = (uint32_t) Structure->Prescaler;
 800b322:	683b      	ldr	r3, [r7, #0]
 800b324:	681a      	ldr	r2, [r3, #0]
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	629a      	str	r2, [r3, #40]	; 0x28

	if (IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET) {
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	4a0b      	ldr	r2, [pc, #44]	; (800b35c <TIM_Base_SetConfig+0x124>)
 800b32e:	4293      	cmp	r3, r2
 800b330:	d003      	beq.n	800b33a <TIM_Base_SetConfig+0x102>
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	4a0d      	ldr	r2, [pc, #52]	; (800b36c <TIM_Base_SetConfig+0x134>)
 800b336:	4293      	cmp	r3, r2
 800b338:	d101      	bne.n	800b33e <TIM_Base_SetConfig+0x106>
 800b33a:	2301      	movs	r3, #1
 800b33c:	e000      	b.n	800b340 <TIM_Base_SetConfig+0x108>
 800b33e:	2300      	movs	r3, #0
 800b340:	2b00      	cmp	r3, #0
 800b342:	d003      	beq.n	800b34c <TIM_Base_SetConfig+0x114>
		/* Set the Repetition Counter value */
		TIMx->RCR = Structure->RepetitionCounter;
 800b344:	683b      	ldr	r3, [r7, #0]
 800b346:	691a      	ldr	r2, [r3, #16]
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	631a      	str	r2, [r3, #48]	; 0x30
	}

	/* Generate an update event to reload the Prescaler 
	 and the repetition counter(only for TIM1 and TIM8) value immediately */
	TIMx->EGR = TIM_EGR_UG;
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	2201      	movs	r2, #1
 800b350:	615a      	str	r2, [r3, #20]
}
 800b352:	bf00      	nop
 800b354:	3714      	adds	r7, #20
 800b356:	46bd      	mov	sp, r7
 800b358:	bc80      	pop	{r7}
 800b35a:	4770      	bx	lr
 800b35c:	40010000 	.word	0x40010000
 800b360:	40000400 	.word	0x40000400
 800b364:	40000800 	.word	0x40000800
 800b368:	40000c00 	.word	0x40000c00
 800b36c:	40010400 	.word	0x40010400
 800b370:	40014000 	.word	0x40014000
 800b374:	40014400 	.word	0x40014400
 800b378:	40014800 	.word	0x40014800
 800b37c:	40001800 	.word	0x40001800
 800b380:	40001c00 	.word	0x40001c00
 800b384:	40002000 	.word	0x40002000

0800b388 <HAL_UART_Init>:
 *         the UART_InitTypeDef and create the associated handle.
 * @param  huart: pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart) {
 800b388:	b580      	push	{r7, lr}
 800b38a:	b082      	sub	sp, #8
 800b38c:	af00      	add	r7, sp, #0
 800b38e:	6078      	str	r0, [r7, #4]
	/* Check the UART handle allocation */
	if (huart == NULL) {
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	2b00      	cmp	r3, #0
 800b394:	d101      	bne.n	800b39a <HAL_UART_Init+0x12>
		return HAL_ERROR;
 800b396:	2301      	movs	r3, #1
 800b398:	e03b      	b.n	800b412 <HAL_UART_Init+0x8a>
		assert_param(IS_UART_INSTANCE(huart->Instance));
	}
	assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
	assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

	if (huart->State == HAL_UART_STATE_RESET) {
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b3a0:	b2db      	uxtb	r3, r3
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	d106      	bne.n	800b3b4 <HAL_UART_Init+0x2c>
		/* Allocate lock resource and initialize it */
		huart->Lock = HAL_UNLOCKED;
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	2200      	movs	r2, #0
 800b3aa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		/* Init the low level hardware */
		HAL_UART_MspInit(huart);
 800b3ae:	6878      	ldr	r0, [r7, #4]
 800b3b0:	f7f7 f9ee 	bl	8002790 <HAL_UART_MspInit>
	}

	huart->State = HAL_UART_STATE_BUSY;
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	2202      	movs	r2, #2
 800b3b8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

	/* Disable the peripheral */
	__HAL_UART_DISABLE(huart);
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	68da      	ldr	r2, [r3, #12]
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	681b      	ldr	r3, [r3, #0]
 800b3c6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b3ca:	60da      	str	r2, [r3, #12]

	/* Set the UART Communication parameters */
	UART_SetConfig(huart);
 800b3cc:	6878      	ldr	r0, [r7, #4]
 800b3ce:	f000 fb4b 	bl	800ba68 <UART_SetConfig>

	/* In asynchronous mode, the following bits must be kept cleared: 
	 - LINEN and CLKEN bits in the USART_CR2 register,
	 - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
	huart->Instance->CR2 &= ~(USART_CR2_LINEN | USART_CR2_CLKEN);
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	681b      	ldr	r3, [r3, #0]
 800b3d6:	691a      	ldr	r2, [r3, #16]
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	681b      	ldr	r3, [r3, #0]
 800b3dc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b3e0:	611a      	str	r2, [r3, #16]
	huart->Instance->CR3 &=
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	695a      	ldr	r2, [r3, #20]
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b3f0:	615a      	str	r2, [r3, #20]
			~(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN);

	/* Enable the peripheral */
	__HAL_UART_ENABLE(huart);
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	681b      	ldr	r3, [r3, #0]
 800b3f6:	68da      	ldr	r2, [r3, #12]
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b400:	60da      	str	r2, [r3, #12]

	/* Initialize the UART state */
	huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	2200      	movs	r2, #0
 800b406:	63da      	str	r2, [r3, #60]	; 0x3c
	huart->State = HAL_UART_STATE_READY;
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	2201      	movs	r2, #1
 800b40c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

	return HAL_OK;
 800b410:	2300      	movs	r3, #0
}
 800b412:	4618      	mov	r0, r3
 800b414:	3708      	adds	r7, #8
 800b416:	46bd      	mov	sp, r7
 800b418:	bd80      	pop	{r7, pc}

0800b41a <HAL_UART_DeInit>:
 * @brief  DeInitializes the UART peripheral. 
 * @param  huart: pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart) {
 800b41a:	b580      	push	{r7, lr}
 800b41c:	b082      	sub	sp, #8
 800b41e:	af00      	add	r7, sp, #0
 800b420:	6078      	str	r0, [r7, #4]
	/* Check the UART handle allocation */
	if (huart == NULL) {
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	2b00      	cmp	r3, #0
 800b426:	d101      	bne.n	800b42c <HAL_UART_DeInit+0x12>
		return HAL_ERROR;
 800b428:	2301      	movs	r3, #1
 800b42a:	e012      	b.n	800b452 <HAL_UART_DeInit+0x38>
	}

	/* Check the parameters */
	assert_param(IS_UART_INSTANCE(huart->Instance));

	huart->State = HAL_UART_STATE_BUSY;
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	2202      	movs	r2, #2
 800b430:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

	/* DeInit the low level hardware */
	HAL_UART_MspDeInit(huart);
 800b434:	6878      	ldr	r0, [r7, #4]
 800b436:	f000 f810 	bl	800b45a <HAL_UART_MspDeInit>

	huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	2200      	movs	r2, #0
 800b43e:	63da      	str	r2, [r3, #60]	; 0x3c
	huart->State = HAL_UART_STATE_RESET;
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	2200      	movs	r2, #0
 800b444:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

	/* Process Lock */
	__HAL_UNLOCK(huart);
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	2200      	movs	r2, #0
 800b44c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

	return HAL_OK;
 800b450:	2300      	movs	r3, #0
}
 800b452:	4618      	mov	r0, r3
 800b454:	3708      	adds	r7, #8
 800b456:	46bd      	mov	sp, r7
 800b458:	bd80      	pop	{r7, pc}

0800b45a <HAL_UART_MspDeInit>:
 * @brief  UART MSP DeInit.
 * @param  huart: pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval None
 */
__weak void HAL_UART_MspDeInit(UART_HandleTypeDef *huart) {
 800b45a:	b480      	push	{r7}
 800b45c:	b083      	sub	sp, #12
 800b45e:	af00      	add	r7, sp, #0
 800b460:	6078      	str	r0, [r7, #4]
	/* NOTE: This function Should not be modified, when the callback is needed,
	 the HAL_UART_MspDeInit could be implemented in the user file
	 */
}
 800b462:	bf00      	nop
 800b464:	370c      	adds	r7, #12
 800b466:	46bd      	mov	sp, r7
 800b468:	bc80      	pop	{r7}
 800b46a:	4770      	bx	lr

0800b46c <HAL_UART_Transmit_IT>:
 * @param  pData: Pointer to data buffer
 * @param  Size: Amount of data to be sent
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart,
		uint8_t *pData, uint16_t Size) {
 800b46c:	b480      	push	{r7}
 800b46e:	b087      	sub	sp, #28
 800b470:	af00      	add	r7, sp, #0
 800b472:	60f8      	str	r0, [r7, #12]
 800b474:	60b9      	str	r1, [r7, #8]
 800b476:	4613      	mov	r3, r2
 800b478:	80fb      	strh	r3, [r7, #6]
	uint32_t tmp = 0;
 800b47a:	2300      	movs	r3, #0
 800b47c:	617b      	str	r3, [r7, #20]

	tmp = huart->State;
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b484:	b2db      	uxtb	r3, r3
 800b486:	617b      	str	r3, [r7, #20]
	if ((tmp == HAL_UART_STATE_READY) || (tmp == HAL_UART_STATE_BUSY_RX)) {
 800b488:	697b      	ldr	r3, [r7, #20]
 800b48a:	2b01      	cmp	r3, #1
 800b48c:	d002      	beq.n	800b494 <HAL_UART_Transmit_IT+0x28>
 800b48e:	697b      	ldr	r3, [r7, #20]
 800b490:	2b22      	cmp	r3, #34	; 0x22
 800b492:	d14b      	bne.n	800b52c <HAL_UART_Transmit_IT+0xc0>
		if ((pData == NULL) || (Size == 0)) {
 800b494:	68bb      	ldr	r3, [r7, #8]
 800b496:	2b00      	cmp	r3, #0
 800b498:	d002      	beq.n	800b4a0 <HAL_UART_Transmit_IT+0x34>
 800b49a:	88fb      	ldrh	r3, [r7, #6]
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d101      	bne.n	800b4a4 <HAL_UART_Transmit_IT+0x38>
			return HAL_ERROR;
 800b4a0:	2301      	movs	r3, #1
 800b4a2:	e044      	b.n	800b52e <HAL_UART_Transmit_IT+0xc2>
		}

		/* Process Locked */
		__HAL_LOCK(huart);
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b4aa:	2b01      	cmp	r3, #1
 800b4ac:	d101      	bne.n	800b4b2 <HAL_UART_Transmit_IT+0x46>
 800b4ae:	2302      	movs	r3, #2
 800b4b0:	e03d      	b.n	800b52e <HAL_UART_Transmit_IT+0xc2>
 800b4b2:	68fb      	ldr	r3, [r7, #12]
 800b4b4:	2201      	movs	r2, #1
 800b4b6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

		huart->pTxBuffPtr = pData;
 800b4ba:	68fb      	ldr	r3, [r7, #12]
 800b4bc:	68ba      	ldr	r2, [r7, #8]
 800b4be:	621a      	str	r2, [r3, #32]
		huart->TxXferSize = Size;
 800b4c0:	68fb      	ldr	r3, [r7, #12]
 800b4c2:	88fa      	ldrh	r2, [r7, #6]
 800b4c4:	849a      	strh	r2, [r3, #36]	; 0x24
		huart->TxXferCount = Size;
 800b4c6:	68fb      	ldr	r3, [r7, #12]
 800b4c8:	88fa      	ldrh	r2, [r7, #6]
 800b4ca:	84da      	strh	r2, [r3, #38]	; 0x26

		huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	2200      	movs	r2, #0
 800b4d0:	63da      	str	r2, [r3, #60]	; 0x3c
		/* Check if a receive process is ongoing or not */
		if (huart->State == HAL_UART_STATE_BUSY_RX) {
 800b4d2:	68fb      	ldr	r3, [r7, #12]
 800b4d4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b4d8:	b2db      	uxtb	r3, r3
 800b4da:	2b22      	cmp	r3, #34	; 0x22
 800b4dc:	d104      	bne.n	800b4e8 <HAL_UART_Transmit_IT+0x7c>
			huart->State = HAL_UART_STATE_BUSY_TX_RX;
 800b4de:	68fb      	ldr	r3, [r7, #12]
 800b4e0:	2232      	movs	r2, #50	; 0x32
 800b4e2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800b4e6:	e003      	b.n	800b4f0 <HAL_UART_Transmit_IT+0x84>
		} else {
			huart->State = HAL_UART_STATE_BUSY_TX;
 800b4e8:	68fb      	ldr	r3, [r7, #12]
 800b4ea:	2212      	movs	r2, #18
 800b4ec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
		}

		/* Enable the UART Parity Error Interrupt */
		__HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	68da      	ldr	r2, [r3, #12]
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b4fe:	60da      	str	r2, [r3, #12]

		/* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
		__HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800b500:	68fb      	ldr	r3, [r7, #12]
 800b502:	681b      	ldr	r3, [r3, #0]
 800b504:	695a      	ldr	r2, [r3, #20]
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	f042 0201 	orr.w	r2, r2, #1
 800b50e:	615a      	str	r2, [r3, #20]

		/* Process Unlocked */
		__HAL_UNLOCK(huart);
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	2200      	movs	r2, #0
 800b514:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

		/* Enable the UART Transmit data register empty Interrupt */
		__HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	68da      	ldr	r2, [r3, #12]
 800b51e:	68fb      	ldr	r3, [r7, #12]
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b526:	60da      	str	r2, [r3, #12]

		return HAL_OK;
 800b528:	2300      	movs	r3, #0
 800b52a:	e000      	b.n	800b52e <HAL_UART_Transmit_IT+0xc2>
	} else {
		return HAL_BUSY;
 800b52c:	2302      	movs	r3, #2
	}
}
 800b52e:	4618      	mov	r0, r3
 800b530:	371c      	adds	r7, #28
 800b532:	46bd      	mov	sp, r7
 800b534:	bc80      	pop	{r7}
 800b536:	4770      	bx	lr

0800b538 <HAL_UART_Receive_IT>:
 * @param  pData: Pointer to data buffer
 * @param  Size: Amount of data to be received
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData,
		uint16_t Size) {
 800b538:	b480      	push	{r7}
 800b53a:	b087      	sub	sp, #28
 800b53c:	af00      	add	r7, sp, #0
 800b53e:	60f8      	str	r0, [r7, #12]
 800b540:	60b9      	str	r1, [r7, #8]
 800b542:	4613      	mov	r3, r2
 800b544:	80fb      	strh	r3, [r7, #6]
	uint32_t tmp = 0;
 800b546:	2300      	movs	r3, #0
 800b548:	617b      	str	r3, [r7, #20]

	tmp = huart->State;
 800b54a:	68fb      	ldr	r3, [r7, #12]
 800b54c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b550:	b2db      	uxtb	r3, r3
 800b552:	617b      	str	r3, [r7, #20]
	if ((tmp == HAL_UART_STATE_READY) || (tmp == HAL_UART_STATE_BUSY_TX)) {
 800b554:	697b      	ldr	r3, [r7, #20]
 800b556:	2b01      	cmp	r3, #1
 800b558:	d002      	beq.n	800b560 <HAL_UART_Receive_IT+0x28>
 800b55a:	697b      	ldr	r3, [r7, #20]
 800b55c:	2b12      	cmp	r3, #18
 800b55e:	d14b      	bne.n	800b5f8 <HAL_UART_Receive_IT+0xc0>
		if ((pData == NULL) || (Size == 0)) {
 800b560:	68bb      	ldr	r3, [r7, #8]
 800b562:	2b00      	cmp	r3, #0
 800b564:	d002      	beq.n	800b56c <HAL_UART_Receive_IT+0x34>
 800b566:	88fb      	ldrh	r3, [r7, #6]
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d101      	bne.n	800b570 <HAL_UART_Receive_IT+0x38>
			return HAL_ERROR;
 800b56c:	2301      	movs	r3, #1
 800b56e:	e044      	b.n	800b5fa <HAL_UART_Receive_IT+0xc2>
		}

		/* Process Locked */
		__HAL_LOCK(huart);
 800b570:	68fb      	ldr	r3, [r7, #12]
 800b572:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b576:	2b01      	cmp	r3, #1
 800b578:	d101      	bne.n	800b57e <HAL_UART_Receive_IT+0x46>
 800b57a:	2302      	movs	r3, #2
 800b57c:	e03d      	b.n	800b5fa <HAL_UART_Receive_IT+0xc2>
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	2201      	movs	r2, #1
 800b582:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

		huart->pRxBuffPtr = pData;
 800b586:	68fb      	ldr	r3, [r7, #12]
 800b588:	68ba      	ldr	r2, [r7, #8]
 800b58a:	629a      	str	r2, [r3, #40]	; 0x28
		huart->RxXferSize = Size;
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	88fa      	ldrh	r2, [r7, #6]
 800b590:	859a      	strh	r2, [r3, #44]	; 0x2c
		huart->RxXferCount = Size;
 800b592:	68fb      	ldr	r3, [r7, #12]
 800b594:	88fa      	ldrh	r2, [r7, #6]
 800b596:	85da      	strh	r2, [r3, #46]	; 0x2e

		huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b598:	68fb      	ldr	r3, [r7, #12]
 800b59a:	2200      	movs	r2, #0
 800b59c:	63da      	str	r2, [r3, #60]	; 0x3c
		/* Check if a transmit process is ongoing or not */
		if (huart->State == HAL_UART_STATE_BUSY_TX) {
 800b59e:	68fb      	ldr	r3, [r7, #12]
 800b5a0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b5a4:	b2db      	uxtb	r3, r3
 800b5a6:	2b12      	cmp	r3, #18
 800b5a8:	d104      	bne.n	800b5b4 <HAL_UART_Receive_IT+0x7c>
			huart->State = HAL_UART_STATE_BUSY_TX_RX;
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	2232      	movs	r2, #50	; 0x32
 800b5ae:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800b5b2:	e003      	b.n	800b5bc <HAL_UART_Receive_IT+0x84>
		} else {
			huart->State = HAL_UART_STATE_BUSY_RX;
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	2222      	movs	r2, #34	; 0x22
 800b5b8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
		}

		/* Enable the UART Parity Error Interrupt */
		__HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	68da      	ldr	r2, [r3, #12]
 800b5c2:	68fb      	ldr	r3, [r7, #12]
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b5ca:	60da      	str	r2, [r3, #12]

		/* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
		__HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800b5cc:	68fb      	ldr	r3, [r7, #12]
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	695a      	ldr	r2, [r3, #20]
 800b5d2:	68fb      	ldr	r3, [r7, #12]
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	f042 0201 	orr.w	r2, r2, #1
 800b5da:	615a      	str	r2, [r3, #20]

		/* Process Unlocked */
		__HAL_UNLOCK(huart);
 800b5dc:	68fb      	ldr	r3, [r7, #12]
 800b5de:	2200      	movs	r2, #0
 800b5e0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

		/* Enable the UART Data Register not empty Interrupt */
		__HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	68da      	ldr	r2, [r3, #12]
 800b5ea:	68fb      	ldr	r3, [r7, #12]
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	f042 0220 	orr.w	r2, r2, #32
 800b5f2:	60da      	str	r2, [r3, #12]

		return HAL_OK;
 800b5f4:	2300      	movs	r3, #0
 800b5f6:	e000      	b.n	800b5fa <HAL_UART_Receive_IT+0xc2>
	} else {
		return HAL_BUSY;
 800b5f8:	2302      	movs	r3, #2
	}
}
 800b5fa:	4618      	mov	r0, r3
 800b5fc:	371c      	adds	r7, #28
 800b5fe:	46bd      	mov	sp, r7
 800b600:	bc80      	pop	{r7}
 800b602:	4770      	bx	lr

0800b604 <HAL_UART_IRQHandler>:
 * @brief  This function handles UART interrupt request.
 * @param  huart: pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval None
 */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart) {
 800b604:	b580      	push	{r7, lr}
 800b606:	b088      	sub	sp, #32
 800b608:	af00      	add	r7, sp, #0
 800b60a:	6078      	str	r0, [r7, #4]
	uint32_t tmp1 = 0, tmp2 = 0;
 800b60c:	2300      	movs	r3, #0
 800b60e:	61fb      	str	r3, [r7, #28]
 800b610:	2300      	movs	r3, #0
 800b612:	61bb      	str	r3, [r7, #24]

	tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_PE);
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	f003 0301 	and.w	r3, r3, #1
 800b61e:	2b01      	cmp	r3, #1
 800b620:	bf0c      	ite	eq
 800b622:	2301      	moveq	r3, #1
 800b624:	2300      	movne	r3, #0
 800b626:	b2db      	uxtb	r3, r3
 800b628:	61fb      	str	r3, [r7, #28]
	tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_PE);
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	68db      	ldr	r3, [r3, #12]
 800b630:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b634:	61bb      	str	r3, [r7, #24]
	/* UART parity error interrupt occurred ------------------------------------*/
	if ((tmp1 != RESET) && (tmp2 != RESET)) {
 800b636:	69fb      	ldr	r3, [r7, #28]
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d011      	beq.n	800b660 <HAL_UART_IRQHandler+0x5c>
 800b63c:	69bb      	ldr	r3, [r7, #24]
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d00e      	beq.n	800b660 <HAL_UART_IRQHandler+0x5c>
		__HAL_UART_CLEAR_PEFLAG(huart);
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	681b      	ldr	r3, [r3, #0]
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	617b      	str	r3, [r7, #20]
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	685b      	ldr	r3, [r3, #4]
 800b650:	617b      	str	r3, [r7, #20]
 800b652:	697b      	ldr	r3, [r7, #20]

		huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b658:	f043 0201 	orr.w	r2, r3, #1
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	63da      	str	r2, [r3, #60]	; 0x3c
	}

	tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_FE);
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	f003 0302 	and.w	r3, r3, #2
 800b66a:	2b02      	cmp	r3, #2
 800b66c:	bf0c      	ite	eq
 800b66e:	2301      	moveq	r3, #1
 800b670:	2300      	movne	r3, #0
 800b672:	b2db      	uxtb	r3, r3
 800b674:	61fb      	str	r3, [r7, #28]
	tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_ERR);
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	695b      	ldr	r3, [r3, #20]
 800b67c:	f003 0301 	and.w	r3, r3, #1
 800b680:	61bb      	str	r3, [r7, #24]
	/* UART frame error interrupt occurred -------------------------------------*/
	if ((tmp1 != RESET) && (tmp2 != RESET)) {
 800b682:	69fb      	ldr	r3, [r7, #28]
 800b684:	2b00      	cmp	r3, #0
 800b686:	d011      	beq.n	800b6ac <HAL_UART_IRQHandler+0xa8>
 800b688:	69bb      	ldr	r3, [r7, #24]
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d00e      	beq.n	800b6ac <HAL_UART_IRQHandler+0xa8>
		__HAL_UART_CLEAR_FEFLAG(huart);
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	681b      	ldr	r3, [r3, #0]
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	613b      	str	r3, [r7, #16]
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	685b      	ldr	r3, [r3, #4]
 800b69c:	613b      	str	r3, [r7, #16]
 800b69e:	693b      	ldr	r3, [r7, #16]

		huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b6a4:	f043 0204 	orr.w	r2, r3, #4
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	63da      	str	r2, [r3, #60]	; 0x3c
	}

	tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_NE);
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	681b      	ldr	r3, [r3, #0]
 800b6b0:	681b      	ldr	r3, [r3, #0]
 800b6b2:	f003 0304 	and.w	r3, r3, #4
 800b6b6:	2b04      	cmp	r3, #4
 800b6b8:	bf0c      	ite	eq
 800b6ba:	2301      	moveq	r3, #1
 800b6bc:	2300      	movne	r3, #0
 800b6be:	b2db      	uxtb	r3, r3
 800b6c0:	61fb      	str	r3, [r7, #28]
	tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_ERR);
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	681b      	ldr	r3, [r3, #0]
 800b6c6:	695b      	ldr	r3, [r3, #20]
 800b6c8:	f003 0301 	and.w	r3, r3, #1
 800b6cc:	61bb      	str	r3, [r7, #24]
	/* UART noise error interrupt occurred -------------------------------------*/
	if ((tmp1 != RESET) && (tmp2 != RESET)) {
 800b6ce:	69fb      	ldr	r3, [r7, #28]
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d011      	beq.n	800b6f8 <HAL_UART_IRQHandler+0xf4>
 800b6d4:	69bb      	ldr	r3, [r7, #24]
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	d00e      	beq.n	800b6f8 <HAL_UART_IRQHandler+0xf4>
		__HAL_UART_CLEAR_NEFLAG(huart);
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	60fb      	str	r3, [r7, #12]
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	685b      	ldr	r3, [r3, #4]
 800b6e8:	60fb      	str	r3, [r7, #12]
 800b6ea:	68fb      	ldr	r3, [r7, #12]

		huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b6f0:	f043 0202 	orr.w	r2, r3, #2
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	63da      	str	r2, [r3, #60]	; 0x3c
	}

	tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_ORE);
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	f003 0308 	and.w	r3, r3, #8
 800b702:	2b08      	cmp	r3, #8
 800b704:	bf0c      	ite	eq
 800b706:	2301      	moveq	r3, #1
 800b708:	2300      	movne	r3, #0
 800b70a:	b2db      	uxtb	r3, r3
 800b70c:	61fb      	str	r3, [r7, #28]
	tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_ERR);
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	695b      	ldr	r3, [r3, #20]
 800b714:	f003 0301 	and.w	r3, r3, #1
 800b718:	61bb      	str	r3, [r7, #24]
	/* UART Over-Run interrupt occurred ----------------------------------------*/
	if ((tmp1 != RESET) && (tmp2 != RESET)) {
 800b71a:	69fb      	ldr	r3, [r7, #28]
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d011      	beq.n	800b744 <HAL_UART_IRQHandler+0x140>
 800b720:	69bb      	ldr	r3, [r7, #24]
 800b722:	2b00      	cmp	r3, #0
 800b724:	d00e      	beq.n	800b744 <HAL_UART_IRQHandler+0x140>
		__HAL_UART_CLEAR_OREFLAG(huart);
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	681b      	ldr	r3, [r3, #0]
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	60bb      	str	r3, [r7, #8]
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	681b      	ldr	r3, [r3, #0]
 800b732:	685b      	ldr	r3, [r3, #4]
 800b734:	60bb      	str	r3, [r7, #8]
 800b736:	68bb      	ldr	r3, [r7, #8]

		huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b73c:	f043 0208 	orr.w	r2, r3, #8
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	63da      	str	r2, [r3, #60]	; 0x3c
	}

	tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE);
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	681b      	ldr	r3, [r3, #0]
 800b74a:	f003 0320 	and.w	r3, r3, #32
 800b74e:	2b20      	cmp	r3, #32
 800b750:	bf0c      	ite	eq
 800b752:	2301      	moveq	r3, #1
 800b754:	2300      	movne	r3, #0
 800b756:	b2db      	uxtb	r3, r3
 800b758:	61fb      	str	r3, [r7, #28]
	tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_RXNE);
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	681b      	ldr	r3, [r3, #0]
 800b75e:	68db      	ldr	r3, [r3, #12]
 800b760:	f003 0320 	and.w	r3, r3, #32
 800b764:	61bb      	str	r3, [r7, #24]
	/* UART in mode Receiver ---------------------------------------------------*/
	if ((tmp1 != RESET) && (tmp2 != RESET)) {
 800b766:	69fb      	ldr	r3, [r7, #28]
 800b768:	2b00      	cmp	r3, #0
 800b76a:	d005      	beq.n	800b778 <HAL_UART_IRQHandler+0x174>
 800b76c:	69bb      	ldr	r3, [r7, #24]
 800b76e:	2b00      	cmp	r3, #0
 800b770:	d002      	beq.n	800b778 <HAL_UART_IRQHandler+0x174>
		UART_Receive_IT(huart);
 800b772:	6878      	ldr	r0, [r7, #4]
 800b774:	f000 f8e4 	bl	800b940 <UART_Receive_IT>
	}

	tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_TXE);
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	681b      	ldr	r3, [r3, #0]
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b782:	2b80      	cmp	r3, #128	; 0x80
 800b784:	bf0c      	ite	eq
 800b786:	2301      	moveq	r3, #1
 800b788:	2300      	movne	r3, #0
 800b78a:	b2db      	uxtb	r3, r3
 800b78c:	61fb      	str	r3, [r7, #28]
	tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_TXE);
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	68db      	ldr	r3, [r3, #12]
 800b794:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b798:	61bb      	str	r3, [r7, #24]
	/* UART in mode Transmitter ------------------------------------------------*/
	if ((tmp1 != RESET) && (tmp2 != RESET)) {
 800b79a:	69fb      	ldr	r3, [r7, #28]
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	d005      	beq.n	800b7ac <HAL_UART_IRQHandler+0x1a8>
 800b7a0:	69bb      	ldr	r3, [r7, #24]
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d002      	beq.n	800b7ac <HAL_UART_IRQHandler+0x1a8>
		UART_Transmit_IT(huart);
 800b7a6:	6878      	ldr	r0, [r7, #4]
 800b7a8:	f000 f83b 	bl	800b822 <UART_Transmit_IT>
	}

	tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_TC);
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	681b      	ldr	r3, [r3, #0]
 800b7b0:	681b      	ldr	r3, [r3, #0]
 800b7b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b7b6:	2b40      	cmp	r3, #64	; 0x40
 800b7b8:	bf0c      	ite	eq
 800b7ba:	2301      	moveq	r3, #1
 800b7bc:	2300      	movne	r3, #0
 800b7be:	b2db      	uxtb	r3, r3
 800b7c0:	61fb      	str	r3, [r7, #28]
	tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_TC);
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	68db      	ldr	r3, [r3, #12]
 800b7c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b7cc:	61bb      	str	r3, [r7, #24]
	/* UART in mode Transmitter end --------------------------------------------*/
	if ((tmp1 != RESET) && (tmp2 != RESET)) {
 800b7ce:	69fb      	ldr	r3, [r7, #28]
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	d005      	beq.n	800b7e0 <HAL_UART_IRQHandler+0x1dc>
 800b7d4:	69bb      	ldr	r3, [r7, #24]
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	d002      	beq.n	800b7e0 <HAL_UART_IRQHandler+0x1dc>
		UART_EndTransmit_IT(huart);
 800b7da:	6878      	ldr	r0, [r7, #4]
 800b7dc:	f000 f87d 	bl	800b8da <UART_EndTransmit_IT>
	}

	if (huart->ErrorCode != HAL_UART_ERROR_NONE) {
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	d006      	beq.n	800b7f6 <HAL_UART_IRQHandler+0x1f2>
		/* Set the UART state ready to be able to start again the process */
		huart->State = HAL_UART_STATE_READY;
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	2201      	movs	r2, #1
 800b7ec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

		HAL_UART_ErrorCallback(huart);
 800b7f0:	6878      	ldr	r0, [r7, #4]
 800b7f2:	f000 f80d 	bl	800b810 <HAL_UART_ErrorCallback>
	}
}
 800b7f6:	bf00      	nop
 800b7f8:	3720      	adds	r7, #32
 800b7fa:	46bd      	mov	sp, r7
 800b7fc:	bd80      	pop	{r7, pc}

0800b7fe <HAL_UART_TxCpltCallback>:
 * @brief  Tx Transfer completed callbacks.
 * @param  huart: pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval None
 */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 800b7fe:	b480      	push	{r7}
 800b800:	b083      	sub	sp, #12
 800b802:	af00      	add	r7, sp, #0
 800b804:	6078      	str	r0, [r7, #4]
	/* NOTE: This function Should not be modified, when the callback is needed,
	 the HAL_UART_TxCpltCallback could be implemented in the user file
	 */
}
 800b806:	bf00      	nop
 800b808:	370c      	adds	r7, #12
 800b80a:	46bd      	mov	sp, r7
 800b80c:	bc80      	pop	{r7}
 800b80e:	4770      	bx	lr

0800b810 <HAL_UART_ErrorCallback>:
 * @brief  UART error callbacks.
 * @param  huart: pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval None
 */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 800b810:	b480      	push	{r7}
 800b812:	b083      	sub	sp, #12
 800b814:	af00      	add	r7, sp, #0
 800b816:	6078      	str	r0, [r7, #4]
	/* NOTE: This function Should not be modified, when the callback is needed,
	 the HAL_UART_ErrorCallback could be implemented in the user file
	 */
}
 800b818:	bf00      	nop
 800b81a:	370c      	adds	r7, #12
 800b81c:	46bd      	mov	sp, r7
 800b81e:	bc80      	pop	{r7}
 800b820:	4770      	bx	lr

0800b822 <UART_Transmit_IT>:
 * @brief  Sends an amount of data in non blocking mode.
 * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval HAL status
 */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart) {
 800b822:	b480      	push	{r7}
 800b824:	b085      	sub	sp, #20
 800b826:	af00      	add	r7, sp, #0
 800b828:	6078      	str	r0, [r7, #4]
	uint16_t *tmp;
	uint32_t tmp1 = 0;
 800b82a:	2300      	movs	r3, #0
 800b82c:	60fb      	str	r3, [r7, #12]

	tmp1 = huart->State;
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b834:	b2db      	uxtb	r3, r3
 800b836:	60fb      	str	r3, [r7, #12]
	if ((tmp1 == HAL_UART_STATE_BUSY_TX)
 800b838:	68fb      	ldr	r3, [r7, #12]
 800b83a:	2b12      	cmp	r3, #18
 800b83c:	d002      	beq.n	800b844 <UART_Transmit_IT+0x22>
			|| (tmp1 == HAL_UART_STATE_BUSY_TX_RX)) {
 800b83e:	68fb      	ldr	r3, [r7, #12]
 800b840:	2b32      	cmp	r3, #50	; 0x32
 800b842:	d144      	bne.n	800b8ce <UART_Transmit_IT+0xac>
		if (huart->Init.WordLength == UART_WORDLENGTH_9B) {
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	689b      	ldr	r3, [r3, #8]
 800b848:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b84c:	d11a      	bne.n	800b884 <UART_Transmit_IT+0x62>
			tmp = (uint16_t*) huart->pTxBuffPtr;
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	6a1b      	ldr	r3, [r3, #32]
 800b852:	60bb      	str	r3, [r7, #8]
			huart->Instance->DR = (uint16_t) (*tmp & (uint16_t) 0x01FF);
 800b854:	68bb      	ldr	r3, [r7, #8]
 800b856:	881b      	ldrh	r3, [r3, #0]
 800b858:	461a      	mov	r2, r3
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	681b      	ldr	r3, [r3, #0]
 800b85e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b862:	605a      	str	r2, [r3, #4]
			if (huart->Init.Parity == UART_PARITY_NONE) {
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	691b      	ldr	r3, [r3, #16]
 800b868:	2b00      	cmp	r3, #0
 800b86a:	d105      	bne.n	800b878 <UART_Transmit_IT+0x56>
				huart->pTxBuffPtr += 2;
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	6a1b      	ldr	r3, [r3, #32]
 800b870:	1c9a      	adds	r2, r3, #2
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	621a      	str	r2, [r3, #32]
 800b876:	e00e      	b.n	800b896 <UART_Transmit_IT+0x74>
			} else {
				huart->pTxBuffPtr += 1;
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	6a1b      	ldr	r3, [r3, #32]
 800b87c:	1c5a      	adds	r2, r3, #1
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	621a      	str	r2, [r3, #32]
 800b882:	e008      	b.n	800b896 <UART_Transmit_IT+0x74>
			}
		} else {
			huart->Instance->DR = (uint8_t) (*huart->pTxBuffPtr++
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	6a1b      	ldr	r3, [r3, #32]
 800b888:	1c59      	adds	r1, r3, #1
 800b88a:	687a      	ldr	r2, [r7, #4]
 800b88c:	6211      	str	r1, [r2, #32]
 800b88e:	781a      	ldrb	r2, [r3, #0]
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	681b      	ldr	r3, [r3, #0]
 800b894:	605a      	str	r2, [r3, #4]
					& (uint8_t) 0x00FF);
		}

		if (--huart->TxXferCount == 0) {
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b89a:	3b01      	subs	r3, #1
 800b89c:	b29a      	uxth	r2, r3
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	84da      	strh	r2, [r3, #38]	; 0x26
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d10f      	bne.n	800b8ca <UART_Transmit_IT+0xa8>
			/* Disable the UART Transmit Complete Interrupt */
			__HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	681b      	ldr	r3, [r3, #0]
 800b8ae:	68da      	ldr	r2, [r3, #12]
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b8b8:	60da      	str	r2, [r3, #12]

			/* Enable the UART Transmit Complete Interrupt */
			__HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	681b      	ldr	r3, [r3, #0]
 800b8be:	68da      	ldr	r2, [r3, #12]
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b8c8:	60da      	str	r2, [r3, #12]
		}
		return HAL_OK;
 800b8ca:	2300      	movs	r3, #0
 800b8cc:	e000      	b.n	800b8d0 <UART_Transmit_IT+0xae>
	} else {
		return HAL_BUSY;
 800b8ce:	2302      	movs	r3, #2
	}
}
 800b8d0:	4618      	mov	r0, r3
 800b8d2:	3714      	adds	r7, #20
 800b8d4:	46bd      	mov	sp, r7
 800b8d6:	bc80      	pop	{r7}
 800b8d8:	4770      	bx	lr

0800b8da <UART_EndTransmit_IT>:
 * @brief  Wraps up transmission in non blocking mode.
 * @param  huart: pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval HAL status
 */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart) {
 800b8da:	b580      	push	{r7, lr}
 800b8dc:	b082      	sub	sp, #8
 800b8de:	af00      	add	r7, sp, #0
 800b8e0:	6078      	str	r0, [r7, #4]
	/* Disable the UART Transmit Complete Interrupt */
	__HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	68da      	ldr	r2, [r3, #12]
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b8f0:	60da      	str	r2, [r3, #12]

	/* Check if a receive process is ongoing or not */
	if (huart->State == HAL_UART_STATE_BUSY_TX_RX) {
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b8f8:	b2db      	uxtb	r3, r3
 800b8fa:	2b32      	cmp	r3, #50	; 0x32
 800b8fc:	d104      	bne.n	800b908 <UART_EndTransmit_IT+0x2e>
		huart->State = HAL_UART_STATE_BUSY_RX;
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	2222      	movs	r2, #34	; 0x22
 800b902:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800b906:	e013      	b.n	800b930 <UART_EndTransmit_IT+0x56>
	} else {
		/* Disable the UART Parity Error Interrupt */
		__HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	681b      	ldr	r3, [r3, #0]
 800b90c:	68da      	ldr	r2, [r3, #12]
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	681b      	ldr	r3, [r3, #0]
 800b912:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b916:	60da      	str	r2, [r3, #12]

		/* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
		__HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	695a      	ldr	r2, [r3, #20]
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	681b      	ldr	r3, [r3, #0]
 800b922:	f022 0201 	bic.w	r2, r2, #1
 800b926:	615a      	str	r2, [r3, #20]

		huart->State = HAL_UART_STATE_READY;
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	2201      	movs	r2, #1
 800b92c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	}

	HAL_UART_TxCpltCallback(huart);
 800b930:	6878      	ldr	r0, [r7, #4]
 800b932:	f7ff ff64 	bl	800b7fe <HAL_UART_TxCpltCallback>

	return HAL_OK;
 800b936:	2300      	movs	r3, #0
}
 800b938:	4618      	mov	r0, r3
 800b93a:	3708      	adds	r7, #8
 800b93c:	46bd      	mov	sp, r7
 800b93e:	bd80      	pop	{r7, pc}

0800b940 <UART_Receive_IT>:
 * @brief  Receives an amount of data in non blocking mode 
 * @param  huart: pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval HAL status
 */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart) {
 800b940:	b580      	push	{r7, lr}
 800b942:	b084      	sub	sp, #16
 800b944:	af00      	add	r7, sp, #0
 800b946:	6078      	str	r0, [r7, #4]
	uint16_t *tmp;
	uint32_t tmp1 = 0;
 800b948:	2300      	movs	r3, #0
 800b94a:	60fb      	str	r3, [r7, #12]

	tmp1 = huart->State;
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b952:	b2db      	uxtb	r3, r3
 800b954:	60fb      	str	r3, [r7, #12]
	if ((tmp1 == HAL_UART_STATE_BUSY_RX)
 800b956:	68fb      	ldr	r3, [r7, #12]
 800b958:	2b22      	cmp	r3, #34	; 0x22
 800b95a:	d002      	beq.n	800b962 <UART_Receive_IT+0x22>
			|| (tmp1 == HAL_UART_STATE_BUSY_TX_RX)) {
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	2b32      	cmp	r3, #50	; 0x32
 800b960:	d17c      	bne.n	800ba5c <UART_Receive_IT+0x11c>
		if (huart->Init.WordLength == UART_WORDLENGTH_9B) {
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	689b      	ldr	r3, [r3, #8]
 800b966:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b96a:	d123      	bne.n	800b9b4 <UART_Receive_IT+0x74>
			tmp = (uint16_t*) huart->pRxBuffPtr;
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b970:	60bb      	str	r3, [r7, #8]
			if (huart->Init.Parity == UART_PARITY_NONE) {
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	691b      	ldr	r3, [r3, #16]
 800b976:	2b00      	cmp	r3, #0
 800b978:	d10e      	bne.n	800b998 <UART_Receive_IT+0x58>
				*tmp = (uint16_t) (huart->Instance->DR & (uint16_t) 0x01FF);
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	685b      	ldr	r3, [r3, #4]
 800b980:	b29b      	uxth	r3, r3
 800b982:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b986:	b29a      	uxth	r2, r3
 800b988:	68bb      	ldr	r3, [r7, #8]
 800b98a:	801a      	strh	r2, [r3, #0]
				huart->pRxBuffPtr += 2;
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b990:	1c9a      	adds	r2, r3, #2
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	629a      	str	r2, [r3, #40]	; 0x28
 800b996:	e029      	b.n	800b9ec <UART_Receive_IT+0xac>
			} else {
				*tmp = (uint16_t) (huart->Instance->DR & (uint16_t) 0x00FF);
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	681b      	ldr	r3, [r3, #0]
 800b99c:	685b      	ldr	r3, [r3, #4]
 800b99e:	b29b      	uxth	r3, r3
 800b9a0:	b2db      	uxtb	r3, r3
 800b9a2:	b29a      	uxth	r2, r3
 800b9a4:	68bb      	ldr	r3, [r7, #8]
 800b9a6:	801a      	strh	r2, [r3, #0]
				huart->pRxBuffPtr += 1;
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b9ac:	1c5a      	adds	r2, r3, #1
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	629a      	str	r2, [r3, #40]	; 0x28
 800b9b2:	e01b      	b.n	800b9ec <UART_Receive_IT+0xac>
			}
		} else {
			if (huart->Init.Parity == UART_PARITY_NONE) {
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	691b      	ldr	r3, [r3, #16]
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d10a      	bne.n	800b9d2 <UART_Receive_IT+0x92>
				*huart->pRxBuffPtr++ = (uint8_t) (huart->Instance->DR
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	681b      	ldr	r3, [r3, #0]
 800b9c0:	6858      	ldr	r0, [r3, #4]
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b9c6:	1c59      	adds	r1, r3, #1
 800b9c8:	687a      	ldr	r2, [r7, #4]
 800b9ca:	6291      	str	r1, [r2, #40]	; 0x28
 800b9cc:	b2c2      	uxtb	r2, r0
 800b9ce:	701a      	strb	r2, [r3, #0]
 800b9d0:	e00c      	b.n	800b9ec <UART_Receive_IT+0xac>
						& (uint8_t) 0x00FF);
			} else {
				*huart->pRxBuffPtr++ = (uint8_t) (huart->Instance->DR
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	681b      	ldr	r3, [r3, #0]
 800b9d6:	685b      	ldr	r3, [r3, #4]
 800b9d8:	b2da      	uxtb	r2, r3
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b9de:	1c58      	adds	r0, r3, #1
 800b9e0:	6879      	ldr	r1, [r7, #4]
 800b9e2:	6288      	str	r0, [r1, #40]	; 0x28
 800b9e4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b9e8:	b2d2      	uxtb	r2, r2
 800b9ea:	701a      	strb	r2, [r3, #0]
						& (uint8_t) 0x007F);
			}
		}

		if (--huart->RxXferCount == 0) {
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b9f0:	3b01      	subs	r3, #1
 800b9f2:	b29a      	uxth	r2, r3
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	85da      	strh	r2, [r3, #46]	; 0x2e
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	d12b      	bne.n	800ba58 <UART_Receive_IT+0x118>
			__HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	68da      	ldr	r2, [r3, #12]
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	681b      	ldr	r3, [r3, #0]
 800ba0a:	f022 0220 	bic.w	r2, r2, #32
 800ba0e:	60da      	str	r2, [r3, #12]

			/* Check if a transmit process is ongoing or not */
			if (huart->State == HAL_UART_STATE_BUSY_TX_RX) {
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800ba16:	b2db      	uxtb	r3, r3
 800ba18:	2b32      	cmp	r3, #50	; 0x32
 800ba1a:	d104      	bne.n	800ba26 <UART_Receive_IT+0xe6>
				huart->State = HAL_UART_STATE_BUSY_TX;
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	2212      	movs	r2, #18
 800ba20:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800ba24:	e013      	b.n	800ba4e <UART_Receive_IT+0x10e>
			} else {
				/* Disable the UART Parity Error Interrupt */
				__HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	68da      	ldr	r2, [r3, #12]
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800ba34:	60da      	str	r2, [r3, #12]

				/* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
				__HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	681b      	ldr	r3, [r3, #0]
 800ba3a:	695a      	ldr	r2, [r3, #20]
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	f022 0201 	bic.w	r2, r2, #1
 800ba44:	615a      	str	r2, [r3, #20]

				huart->State = HAL_UART_STATE_READY;
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	2201      	movs	r2, #1
 800ba4a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
			}
			HAL_UART_RxCpltCallback(huart);
 800ba4e:	6878      	ldr	r0, [r7, #4]
 800ba50:	f7f6 fe2e 	bl	80026b0 <HAL_UART_RxCpltCallback>

			return HAL_OK;
 800ba54:	2300      	movs	r3, #0
 800ba56:	e002      	b.n	800ba5e <UART_Receive_IT+0x11e>
		}
		return HAL_OK;
 800ba58:	2300      	movs	r3, #0
 800ba5a:	e000      	b.n	800ba5e <UART_Receive_IT+0x11e>
	} else {
		return HAL_BUSY;
 800ba5c:	2302      	movs	r3, #2
	}
}
 800ba5e:	4618      	mov	r0, r3
 800ba60:	3710      	adds	r7, #16
 800ba62:	46bd      	mov	sp, r7
 800ba64:	bd80      	pop	{r7, pc}
	...

0800ba68 <UART_SetConfig>:
 * @brief  Configures the UART peripheral. 
 * @param  huart: pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval None
 */
static void UART_SetConfig(UART_HandleTypeDef *huart) {
 800ba68:	b5b0      	push	{r4, r5, r7, lr}
 800ba6a:	b084      	sub	sp, #16
 800ba6c:	af00      	add	r7, sp, #0
 800ba6e:	6078      	str	r0, [r7, #4]
	uint32_t tmpreg = 0x00;
 800ba70:	2300      	movs	r3, #0
 800ba72:	60fb      	str	r3, [r7, #12]
	assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
	assert_param(IS_UART_PARITY(huart->Init.Parity));
	assert_param(IS_UART_MODE(huart->Init.Mode));

	/*-------------------------- USART CR2 Configuration -----------------------*/
	tmpreg = huart->Instance->CR2;
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	681b      	ldr	r3, [r3, #0]
 800ba78:	691b      	ldr	r3, [r3, #16]
 800ba7a:	60fb      	str	r3, [r7, #12]

	/* Clear STOP[13:12] bits */
	tmpreg &= (uint32_t) ~((uint32_t) USART_CR2_STOP);
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800ba82:	60fb      	str	r3, [r7, #12]

	/* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
	tmpreg |= (uint32_t) huart->Init.StopBits;
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	68db      	ldr	r3, [r3, #12]
 800ba88:	68fa      	ldr	r2, [r7, #12]
 800ba8a:	4313      	orrs	r3, r2
 800ba8c:	60fb      	str	r3, [r7, #12]

	/* Write to USART CR2 */
	huart->Instance->CR2 = (uint32_t) tmpreg;
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	681b      	ldr	r3, [r3, #0]
 800ba92:	68fa      	ldr	r2, [r7, #12]
 800ba94:	611a      	str	r2, [r3, #16]

	/*-------------------------- USART CR1 Configuration -----------------------*/
	tmpreg = huart->Instance->CR1;
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	681b      	ldr	r3, [r3, #0]
 800ba9a:	68db      	ldr	r3, [r3, #12]
 800ba9c:	60fb      	str	r3, [r7, #12]

	/* Clear M, PCE, PS, TE and RE bits */
	tmpreg &= (uint32_t) ~((uint32_t) (USART_CR1_M | USART_CR1_PCE
 800ba9e:	68fb      	ldr	r3, [r7, #12]
 800baa0:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800baa4:	f023 030c 	bic.w	r3, r3, #12
 800baa8:	60fb      	str	r3, [r7, #12]
	/* Configure the UART Word Length, Parity and mode: 
	 Set the M bits according to huart->Init.WordLength value 
	 Set PCE and PS bits according to huart->Init.Parity value
	 Set TE and RE bits according to huart->Init.Mode value
	 Set OVER8 bit according to huart->Init.OverSampling value */
	tmpreg |= (uint32_t) huart->Init.WordLength | huart->Init.Parity
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	689a      	ldr	r2, [r3, #8]
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	691b      	ldr	r3, [r3, #16]
 800bab2:	431a      	orrs	r2, r3
			| huart->Init.Mode | huart->Init.OverSampling;
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	695b      	ldr	r3, [r3, #20]
 800bab8:	431a      	orrs	r2, r3
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	69db      	ldr	r3, [r3, #28]
 800babe:	4313      	orrs	r3, r2
	tmpreg |= (uint32_t) huart->Init.WordLength | huart->Init.Parity
 800bac0:	68fa      	ldr	r2, [r7, #12]
 800bac2:	4313      	orrs	r3, r2
 800bac4:	60fb      	str	r3, [r7, #12]

	/* Write to USART CR1 */
	huart->Instance->CR1 = (uint32_t) tmpreg;
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	681b      	ldr	r3, [r3, #0]
 800baca:	68fa      	ldr	r2, [r7, #12]
 800bacc:	60da      	str	r2, [r3, #12]

	/*-------------------------- USART CR3 Configuration -----------------------*/
	tmpreg = huart->Instance->CR3;
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	681b      	ldr	r3, [r3, #0]
 800bad2:	695b      	ldr	r3, [r3, #20]
 800bad4:	60fb      	str	r3, [r7, #12]

	/* Clear CTSE and RTSE bits */
	tmpreg &= (uint32_t) ~((uint32_t) (USART_CR3_RTSE | USART_CR3_CTSE));
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800badc:	60fb      	str	r3, [r7, #12]

	/* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
	tmpreg |= huart->Init.HwFlowCtl;
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	699b      	ldr	r3, [r3, #24]
 800bae2:	68fa      	ldr	r2, [r7, #12]
 800bae4:	4313      	orrs	r3, r2
 800bae6:	60fb      	str	r3, [r7, #12]

	/* Write to USART CR3 */
	huart->Instance->CR3 = (uint32_t) tmpreg;
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	68fa      	ldr	r2, [r7, #12]
 800baee:	615a      	str	r2, [r3, #20]

	/* Check the Over Sampling */
	if (huart->Init.OverSampling == UART_OVERSAMPLING_8) {
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	69db      	ldr	r3, [r3, #28]
 800baf4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800baf8:	f040 808c 	bne.w	800bc14 <UART_SetConfig+0x1ac>
		/*-------------------------- USART BRR Configuration ---------------------*/
		if ((huart->Instance == USART1) || (huart->Instance == USART6)) {
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	4a8c      	ldr	r2, [pc, #560]	; (800bd34 <UART_SetConfig+0x2cc>)
 800bb02:	4293      	cmp	r3, r2
 800bb04:	d004      	beq.n	800bb10 <UART_SetConfig+0xa8>
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	681b      	ldr	r3, [r3, #0]
 800bb0a:	4a8b      	ldr	r2, [pc, #556]	; (800bd38 <UART_SetConfig+0x2d0>)
 800bb0c:	4293      	cmp	r3, r2
 800bb0e:	d140      	bne.n	800bb92 <UART_SetConfig+0x12a>
			huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(),
 800bb10:	f7fe fcbe 	bl	800a490 <HAL_RCC_GetPCLK2Freq>
 800bb14:	4602      	mov	r2, r0
 800bb16:	4613      	mov	r3, r2
 800bb18:	009b      	lsls	r3, r3, #2
 800bb1a:	4413      	add	r3, r2
 800bb1c:	009a      	lsls	r2, r3, #2
 800bb1e:	441a      	add	r2, r3
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	685b      	ldr	r3, [r3, #4]
 800bb24:	005b      	lsls	r3, r3, #1
 800bb26:	fbb2 f3f3 	udiv	r3, r2, r3
 800bb2a:	4a84      	ldr	r2, [pc, #528]	; (800bd3c <UART_SetConfig+0x2d4>)
 800bb2c:	fba2 2303 	umull	r2, r3, r2, r3
 800bb30:	095b      	lsrs	r3, r3, #5
 800bb32:	011c      	lsls	r4, r3, #4
 800bb34:	f7fe fcac 	bl	800a490 <HAL_RCC_GetPCLK2Freq>
 800bb38:	4602      	mov	r2, r0
 800bb3a:	4613      	mov	r3, r2
 800bb3c:	009b      	lsls	r3, r3, #2
 800bb3e:	4413      	add	r3, r2
 800bb40:	009a      	lsls	r2, r3, #2
 800bb42:	441a      	add	r2, r3
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	685b      	ldr	r3, [r3, #4]
 800bb48:	005b      	lsls	r3, r3, #1
 800bb4a:	fbb2 f5f3 	udiv	r5, r2, r3
 800bb4e:	f7fe fc9f 	bl	800a490 <HAL_RCC_GetPCLK2Freq>
 800bb52:	4602      	mov	r2, r0
 800bb54:	4613      	mov	r3, r2
 800bb56:	009b      	lsls	r3, r3, #2
 800bb58:	4413      	add	r3, r2
 800bb5a:	009a      	lsls	r2, r3, #2
 800bb5c:	441a      	add	r2, r3
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	685b      	ldr	r3, [r3, #4]
 800bb62:	005b      	lsls	r3, r3, #1
 800bb64:	fbb2 f3f3 	udiv	r3, r2, r3
 800bb68:	4a74      	ldr	r2, [pc, #464]	; (800bd3c <UART_SetConfig+0x2d4>)
 800bb6a:	fba2 2303 	umull	r2, r3, r2, r3
 800bb6e:	095b      	lsrs	r3, r3, #5
 800bb70:	2264      	movs	r2, #100	; 0x64
 800bb72:	fb02 f303 	mul.w	r3, r2, r3
 800bb76:	1aeb      	subs	r3, r5, r3
 800bb78:	011b      	lsls	r3, r3, #4
 800bb7a:	3332      	adds	r3, #50	; 0x32
 800bb7c:	4a6f      	ldr	r2, [pc, #444]	; (800bd3c <UART_SetConfig+0x2d4>)
 800bb7e:	fba2 2303 	umull	r2, r3, r2, r3
 800bb82:	095b      	lsrs	r3, r3, #5
 800bb84:	f003 020f 	and.w	r2, r3, #15
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	681b      	ldr	r3, [r3, #0]
 800bb8c:	4322      	orrs	r2, r4
 800bb8e:	609a      	str	r2, [r3, #8]
 800bb90:	e0cc      	b.n	800bd2c <UART_SetConfig+0x2c4>
					huart->Init.BaudRate);
		} else {
			huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(),
 800bb92:	f7fe fc57 	bl	800a444 <HAL_RCC_GetPCLK1Freq>
 800bb96:	4602      	mov	r2, r0
 800bb98:	4613      	mov	r3, r2
 800bb9a:	009b      	lsls	r3, r3, #2
 800bb9c:	4413      	add	r3, r2
 800bb9e:	009a      	lsls	r2, r3, #2
 800bba0:	441a      	add	r2, r3
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	685b      	ldr	r3, [r3, #4]
 800bba6:	005b      	lsls	r3, r3, #1
 800bba8:	fbb2 f3f3 	udiv	r3, r2, r3
 800bbac:	4a63      	ldr	r2, [pc, #396]	; (800bd3c <UART_SetConfig+0x2d4>)
 800bbae:	fba2 2303 	umull	r2, r3, r2, r3
 800bbb2:	095b      	lsrs	r3, r3, #5
 800bbb4:	011c      	lsls	r4, r3, #4
 800bbb6:	f7fe fc45 	bl	800a444 <HAL_RCC_GetPCLK1Freq>
 800bbba:	4602      	mov	r2, r0
 800bbbc:	4613      	mov	r3, r2
 800bbbe:	009b      	lsls	r3, r3, #2
 800bbc0:	4413      	add	r3, r2
 800bbc2:	009a      	lsls	r2, r3, #2
 800bbc4:	441a      	add	r2, r3
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	685b      	ldr	r3, [r3, #4]
 800bbca:	005b      	lsls	r3, r3, #1
 800bbcc:	fbb2 f5f3 	udiv	r5, r2, r3
 800bbd0:	f7fe fc38 	bl	800a444 <HAL_RCC_GetPCLK1Freq>
 800bbd4:	4602      	mov	r2, r0
 800bbd6:	4613      	mov	r3, r2
 800bbd8:	009b      	lsls	r3, r3, #2
 800bbda:	4413      	add	r3, r2
 800bbdc:	009a      	lsls	r2, r3, #2
 800bbde:	441a      	add	r2, r3
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	685b      	ldr	r3, [r3, #4]
 800bbe4:	005b      	lsls	r3, r3, #1
 800bbe6:	fbb2 f3f3 	udiv	r3, r2, r3
 800bbea:	4a54      	ldr	r2, [pc, #336]	; (800bd3c <UART_SetConfig+0x2d4>)
 800bbec:	fba2 2303 	umull	r2, r3, r2, r3
 800bbf0:	095b      	lsrs	r3, r3, #5
 800bbf2:	2264      	movs	r2, #100	; 0x64
 800bbf4:	fb02 f303 	mul.w	r3, r2, r3
 800bbf8:	1aeb      	subs	r3, r5, r3
 800bbfa:	011b      	lsls	r3, r3, #4
 800bbfc:	3332      	adds	r3, #50	; 0x32
 800bbfe:	4a4f      	ldr	r2, [pc, #316]	; (800bd3c <UART_SetConfig+0x2d4>)
 800bc00:	fba2 2303 	umull	r2, r3, r2, r3
 800bc04:	095b      	lsrs	r3, r3, #5
 800bc06:	f003 020f 	and.w	r2, r3, #15
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	4322      	orrs	r2, r4
 800bc10:	609a      	str	r2, [r3, #8]
		} else {
			huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(),
					huart->Init.BaudRate);
		}
	}
}
 800bc12:	e08b      	b.n	800bd2c <UART_SetConfig+0x2c4>
		if ((huart->Instance == USART1) || (huart->Instance == USART6)) {
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	4a46      	ldr	r2, [pc, #280]	; (800bd34 <UART_SetConfig+0x2cc>)
 800bc1a:	4293      	cmp	r3, r2
 800bc1c:	d004      	beq.n	800bc28 <UART_SetConfig+0x1c0>
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	4a45      	ldr	r2, [pc, #276]	; (800bd38 <UART_SetConfig+0x2d0>)
 800bc24:	4293      	cmp	r3, r2
 800bc26:	d140      	bne.n	800bcaa <UART_SetConfig+0x242>
			huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(),
 800bc28:	f7fe fc32 	bl	800a490 <HAL_RCC_GetPCLK2Freq>
 800bc2c:	4602      	mov	r2, r0
 800bc2e:	4613      	mov	r3, r2
 800bc30:	009b      	lsls	r3, r3, #2
 800bc32:	4413      	add	r3, r2
 800bc34:	009a      	lsls	r2, r3, #2
 800bc36:	441a      	add	r2, r3
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	685b      	ldr	r3, [r3, #4]
 800bc3c:	009b      	lsls	r3, r3, #2
 800bc3e:	fbb2 f3f3 	udiv	r3, r2, r3
 800bc42:	4a3e      	ldr	r2, [pc, #248]	; (800bd3c <UART_SetConfig+0x2d4>)
 800bc44:	fba2 2303 	umull	r2, r3, r2, r3
 800bc48:	095b      	lsrs	r3, r3, #5
 800bc4a:	011c      	lsls	r4, r3, #4
 800bc4c:	f7fe fc20 	bl	800a490 <HAL_RCC_GetPCLK2Freq>
 800bc50:	4602      	mov	r2, r0
 800bc52:	4613      	mov	r3, r2
 800bc54:	009b      	lsls	r3, r3, #2
 800bc56:	4413      	add	r3, r2
 800bc58:	009a      	lsls	r2, r3, #2
 800bc5a:	441a      	add	r2, r3
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	685b      	ldr	r3, [r3, #4]
 800bc60:	009b      	lsls	r3, r3, #2
 800bc62:	fbb2 f5f3 	udiv	r5, r2, r3
 800bc66:	f7fe fc13 	bl	800a490 <HAL_RCC_GetPCLK2Freq>
 800bc6a:	4602      	mov	r2, r0
 800bc6c:	4613      	mov	r3, r2
 800bc6e:	009b      	lsls	r3, r3, #2
 800bc70:	4413      	add	r3, r2
 800bc72:	009a      	lsls	r2, r3, #2
 800bc74:	441a      	add	r2, r3
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	685b      	ldr	r3, [r3, #4]
 800bc7a:	009b      	lsls	r3, r3, #2
 800bc7c:	fbb2 f3f3 	udiv	r3, r2, r3
 800bc80:	4a2e      	ldr	r2, [pc, #184]	; (800bd3c <UART_SetConfig+0x2d4>)
 800bc82:	fba2 2303 	umull	r2, r3, r2, r3
 800bc86:	095b      	lsrs	r3, r3, #5
 800bc88:	2264      	movs	r2, #100	; 0x64
 800bc8a:	fb02 f303 	mul.w	r3, r2, r3
 800bc8e:	1aeb      	subs	r3, r5, r3
 800bc90:	011b      	lsls	r3, r3, #4
 800bc92:	3332      	adds	r3, #50	; 0x32
 800bc94:	4a29      	ldr	r2, [pc, #164]	; (800bd3c <UART_SetConfig+0x2d4>)
 800bc96:	fba2 2303 	umull	r2, r3, r2, r3
 800bc9a:	095b      	lsrs	r3, r3, #5
 800bc9c:	f003 020f 	and.w	r2, r3, #15
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	681b      	ldr	r3, [r3, #0]
 800bca4:	4322      	orrs	r2, r4
 800bca6:	609a      	str	r2, [r3, #8]
 800bca8:	e040      	b.n	800bd2c <UART_SetConfig+0x2c4>
			huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(),
 800bcaa:	f7fe fbcb 	bl	800a444 <HAL_RCC_GetPCLK1Freq>
 800bcae:	4602      	mov	r2, r0
 800bcb0:	4613      	mov	r3, r2
 800bcb2:	009b      	lsls	r3, r3, #2
 800bcb4:	4413      	add	r3, r2
 800bcb6:	009a      	lsls	r2, r3, #2
 800bcb8:	441a      	add	r2, r3
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	685b      	ldr	r3, [r3, #4]
 800bcbe:	009b      	lsls	r3, r3, #2
 800bcc0:	fbb2 f3f3 	udiv	r3, r2, r3
 800bcc4:	4a1d      	ldr	r2, [pc, #116]	; (800bd3c <UART_SetConfig+0x2d4>)
 800bcc6:	fba2 2303 	umull	r2, r3, r2, r3
 800bcca:	095b      	lsrs	r3, r3, #5
 800bccc:	011c      	lsls	r4, r3, #4
 800bcce:	f7fe fbb9 	bl	800a444 <HAL_RCC_GetPCLK1Freq>
 800bcd2:	4602      	mov	r2, r0
 800bcd4:	4613      	mov	r3, r2
 800bcd6:	009b      	lsls	r3, r3, #2
 800bcd8:	4413      	add	r3, r2
 800bcda:	009a      	lsls	r2, r3, #2
 800bcdc:	441a      	add	r2, r3
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	685b      	ldr	r3, [r3, #4]
 800bce2:	009b      	lsls	r3, r3, #2
 800bce4:	fbb2 f5f3 	udiv	r5, r2, r3
 800bce8:	f7fe fbac 	bl	800a444 <HAL_RCC_GetPCLK1Freq>
 800bcec:	4602      	mov	r2, r0
 800bcee:	4613      	mov	r3, r2
 800bcf0:	009b      	lsls	r3, r3, #2
 800bcf2:	4413      	add	r3, r2
 800bcf4:	009a      	lsls	r2, r3, #2
 800bcf6:	441a      	add	r2, r3
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	685b      	ldr	r3, [r3, #4]
 800bcfc:	009b      	lsls	r3, r3, #2
 800bcfe:	fbb2 f3f3 	udiv	r3, r2, r3
 800bd02:	4a0e      	ldr	r2, [pc, #56]	; (800bd3c <UART_SetConfig+0x2d4>)
 800bd04:	fba2 2303 	umull	r2, r3, r2, r3
 800bd08:	095b      	lsrs	r3, r3, #5
 800bd0a:	2264      	movs	r2, #100	; 0x64
 800bd0c:	fb02 f303 	mul.w	r3, r2, r3
 800bd10:	1aeb      	subs	r3, r5, r3
 800bd12:	011b      	lsls	r3, r3, #4
 800bd14:	3332      	adds	r3, #50	; 0x32
 800bd16:	4a09      	ldr	r2, [pc, #36]	; (800bd3c <UART_SetConfig+0x2d4>)
 800bd18:	fba2 2303 	umull	r2, r3, r2, r3
 800bd1c:	095b      	lsrs	r3, r3, #5
 800bd1e:	f003 020f 	and.w	r2, r3, #15
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	4322      	orrs	r2, r4
 800bd28:	609a      	str	r2, [r3, #8]
}
 800bd2a:	e7ff      	b.n	800bd2c <UART_SetConfig+0x2c4>
 800bd2c:	bf00      	nop
 800bd2e:	3710      	adds	r7, #16
 800bd30:	46bd      	mov	sp, r7
 800bd32:	bdb0      	pop	{r4, r5, r7, pc}
 800bd34:	40011000 	.word	0x40011000
 800bd38:	40011400 	.word	0x40011400
 800bd3c:	51eb851f 	.word	0x51eb851f

0800bd40 <SystemInit>:
 *         Initialize the FPU setting, vector table location and External memory 
 *         configuration.
 * @param  None
 * @retval None
 */
void SystemInit(void) {
 800bd40:	b480      	push	{r7}
 800bd42:	af00      	add	r7, sp, #0
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
	/* Reset the RCC clock configuration to the default reset state ------------*/
	/* Set HSION bit */
	RCC->CR |= (uint32_t) 0x00000001;
 800bd44:	4b12      	ldr	r3, [pc, #72]	; (800bd90 <SystemInit+0x50>)
 800bd46:	681b      	ldr	r3, [r3, #0]
 800bd48:	4a11      	ldr	r2, [pc, #68]	; (800bd90 <SystemInit+0x50>)
 800bd4a:	f043 0301 	orr.w	r3, r3, #1
 800bd4e:	6013      	str	r3, [r2, #0]

	/* Reset CFGR register */
	RCC->CFGR = 0x00000000;
 800bd50:	4b0f      	ldr	r3, [pc, #60]	; (800bd90 <SystemInit+0x50>)
 800bd52:	2200      	movs	r2, #0
 800bd54:	609a      	str	r2, [r3, #8]

	/* Reset HSEON, CSSON and PLLON bits */
	RCC->CR &= (uint32_t) 0xFEF6FFFF;
 800bd56:	4b0e      	ldr	r3, [pc, #56]	; (800bd90 <SystemInit+0x50>)
 800bd58:	681b      	ldr	r3, [r3, #0]
 800bd5a:	4a0d      	ldr	r2, [pc, #52]	; (800bd90 <SystemInit+0x50>)
 800bd5c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800bd60:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800bd64:	6013      	str	r3, [r2, #0]

	/* Reset PLLCFGR register */
	RCC->PLLCFGR = 0x24003010;
 800bd66:	4b0a      	ldr	r3, [pc, #40]	; (800bd90 <SystemInit+0x50>)
 800bd68:	4a0a      	ldr	r2, [pc, #40]	; (800bd94 <SystemInit+0x54>)
 800bd6a:	605a      	str	r2, [r3, #4]

	/* Reset HSEBYP bit */
	RCC->CR &= (uint32_t) 0xFFFBFFFF;
 800bd6c:	4b08      	ldr	r3, [pc, #32]	; (800bd90 <SystemInit+0x50>)
 800bd6e:	681b      	ldr	r3, [r3, #0]
 800bd70:	4a07      	ldr	r2, [pc, #28]	; (800bd90 <SystemInit+0x50>)
 800bd72:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800bd76:	6013      	str	r3, [r2, #0]

	/* Disable all interrupts */
	RCC->CIR = 0x00000000;
 800bd78:	4b05      	ldr	r3, [pc, #20]	; (800bd90 <SystemInit+0x50>)
 800bd7a:	2200      	movs	r2, #0
 800bd7c:	60da      	str	r2, [r3, #12]

	/* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
	SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800bd7e:	4b06      	ldr	r3, [pc, #24]	; (800bd98 <SystemInit+0x58>)
 800bd80:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800bd84:	609a      	str	r2, [r3, #8]
#endif
}
 800bd86:	bf00      	nop
 800bd88:	46bd      	mov	sp, r7
 800bd8a:	bc80      	pop	{r7}
 800bd8c:	4770      	bx	lr
 800bd8e:	bf00      	nop
 800bd90:	40023800 	.word	0x40023800
 800bd94:	24003010 	.word	0x24003010
 800bd98:	e000ed00 	.word	0xe000ed00

0800bd9c <SystemCoreClockUpdate>:
 *           value for HSE crystal.
 *     
 * @param  None
 * @retval None
 */
void SystemCoreClockUpdate(void) {
 800bd9c:	b480      	push	{r7}
 800bd9e:	b087      	sub	sp, #28
 800bda0:	af00      	add	r7, sp, #0
	uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 800bda2:	2300      	movs	r3, #0
 800bda4:	613b      	str	r3, [r7, #16]
 800bda6:	2300      	movs	r3, #0
 800bda8:	617b      	str	r3, [r7, #20]
 800bdaa:	2302      	movs	r3, #2
 800bdac:	60fb      	str	r3, [r7, #12]
 800bdae:	2300      	movs	r3, #0
 800bdb0:	60bb      	str	r3, [r7, #8]
 800bdb2:	2302      	movs	r3, #2
 800bdb4:	607b      	str	r3, [r7, #4]

	/* Get SYSCLK source -------------------------------------------------------*/
	tmp = RCC->CFGR & RCC_CFGR_SWS;
 800bdb6:	4b35      	ldr	r3, [pc, #212]	; (800be8c <SystemCoreClockUpdate+0xf0>)
 800bdb8:	689b      	ldr	r3, [r3, #8]
 800bdba:	f003 030c 	and.w	r3, r3, #12
 800bdbe:	613b      	str	r3, [r7, #16]

	switch (tmp) {
 800bdc0:	693b      	ldr	r3, [r7, #16]
 800bdc2:	2b08      	cmp	r3, #8
 800bdc4:	d012      	beq.n	800bdec <SystemCoreClockUpdate+0x50>
 800bdc6:	693b      	ldr	r3, [r7, #16]
 800bdc8:	2b08      	cmp	r3, #8
 800bdca:	d846      	bhi.n	800be5a <SystemCoreClockUpdate+0xbe>
 800bdcc:	693b      	ldr	r3, [r7, #16]
 800bdce:	2b00      	cmp	r3, #0
 800bdd0:	d003      	beq.n	800bdda <SystemCoreClockUpdate+0x3e>
 800bdd2:	693b      	ldr	r3, [r7, #16]
 800bdd4:	2b04      	cmp	r3, #4
 800bdd6:	d004      	beq.n	800bde2 <SystemCoreClockUpdate+0x46>
 800bdd8:	e03f      	b.n	800be5a <SystemCoreClockUpdate+0xbe>
	case 0x00: /* HSI used as system clock source */
		SystemCoreClock = HSI_VALUE;
 800bdda:	4b2d      	ldr	r3, [pc, #180]	; (800be90 <SystemCoreClockUpdate+0xf4>)
 800bddc:	4a2d      	ldr	r2, [pc, #180]	; (800be94 <SystemCoreClockUpdate+0xf8>)
 800bdde:	601a      	str	r2, [r3, #0]
		break;
 800bde0:	e03f      	b.n	800be62 <SystemCoreClockUpdate+0xc6>
	case 0x04: /* HSE used as system clock source */
		SystemCoreClock = HSE_VALUE;
 800bde2:	4b2d      	ldr	r3, [pc, #180]	; (800be98 <SystemCoreClockUpdate+0xfc>)
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	4a2a      	ldr	r2, [pc, #168]	; (800be90 <SystemCoreClockUpdate+0xf4>)
 800bde8:	6013      	str	r3, [r2, #0]
		break;
 800bdea:	e03a      	b.n	800be62 <SystemCoreClockUpdate+0xc6>
	case 0x08: /* PLL used as system clock source */

		/* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
		 SYSCLK = PLL_VCO / PLL_P
		 */
		pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800bdec:	4b27      	ldr	r3, [pc, #156]	; (800be8c <SystemCoreClockUpdate+0xf0>)
 800bdee:	685b      	ldr	r3, [r3, #4]
 800bdf0:	0d9b      	lsrs	r3, r3, #22
 800bdf2:	f003 0301 	and.w	r3, r3, #1
 800bdf6:	60bb      	str	r3, [r7, #8]
		pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800bdf8:	4b24      	ldr	r3, [pc, #144]	; (800be8c <SystemCoreClockUpdate+0xf0>)
 800bdfa:	685b      	ldr	r3, [r3, #4]
 800bdfc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800be00:	607b      	str	r3, [r7, #4]

		if (pllsource != 0) {
 800be02:	68bb      	ldr	r3, [r7, #8]
 800be04:	2b00      	cmp	r3, #0
 800be06:	d00d      	beq.n	800be24 <SystemCoreClockUpdate+0x88>
			/* HSE used as PLL clock source */
			pllvco = (HSE_VALUE / pllm)
 800be08:	4b23      	ldr	r3, [pc, #140]	; (800be98 <SystemCoreClockUpdate+0xfc>)
 800be0a:	681a      	ldr	r2, [r3, #0]
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	fbb2 f3f3 	udiv	r3, r2, r3
					* ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800be12:	4a1e      	ldr	r2, [pc, #120]	; (800be8c <SystemCoreClockUpdate+0xf0>)
 800be14:	6852      	ldr	r2, [r2, #4]
 800be16:	0992      	lsrs	r2, r2, #6
 800be18:	f3c2 0208 	ubfx	r2, r2, #0, #9
			pllvco = (HSE_VALUE / pllm)
 800be1c:	fb02 f303 	mul.w	r3, r2, r3
 800be20:	617b      	str	r3, [r7, #20]
 800be22:	e00b      	b.n	800be3c <SystemCoreClockUpdate+0xa0>
		} else {
			/* HSI used as PLL clock source */
			pllvco = (HSI_VALUE / pllm)
 800be24:	4a1b      	ldr	r2, [pc, #108]	; (800be94 <SystemCoreClockUpdate+0xf8>)
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	fbb2 f3f3 	udiv	r3, r2, r3
					* ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800be2c:	4a17      	ldr	r2, [pc, #92]	; (800be8c <SystemCoreClockUpdate+0xf0>)
 800be2e:	6852      	ldr	r2, [r2, #4]
 800be30:	0992      	lsrs	r2, r2, #6
 800be32:	f3c2 0208 	ubfx	r2, r2, #0, #9
			pllvco = (HSI_VALUE / pllm)
 800be36:	fb02 f303 	mul.w	r3, r2, r3
 800be3a:	617b      	str	r3, [r7, #20]
		}

		pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> 16) + 1) * 2;
 800be3c:	4b13      	ldr	r3, [pc, #76]	; (800be8c <SystemCoreClockUpdate+0xf0>)
 800be3e:	685b      	ldr	r3, [r3, #4]
 800be40:	0c1b      	lsrs	r3, r3, #16
 800be42:	f003 0303 	and.w	r3, r3, #3
 800be46:	3301      	adds	r3, #1
 800be48:	005b      	lsls	r3, r3, #1
 800be4a:	60fb      	str	r3, [r7, #12]
		SystemCoreClock = pllvco / pllp;
 800be4c:	697a      	ldr	r2, [r7, #20]
 800be4e:	68fb      	ldr	r3, [r7, #12]
 800be50:	fbb2 f3f3 	udiv	r3, r2, r3
 800be54:	4a0e      	ldr	r2, [pc, #56]	; (800be90 <SystemCoreClockUpdate+0xf4>)
 800be56:	6013      	str	r3, [r2, #0]
		break;
 800be58:	e003      	b.n	800be62 <SystemCoreClockUpdate+0xc6>
	default:
		SystemCoreClock = HSI_VALUE;
 800be5a:	4b0d      	ldr	r3, [pc, #52]	; (800be90 <SystemCoreClockUpdate+0xf4>)
 800be5c:	4a0d      	ldr	r2, [pc, #52]	; (800be94 <SystemCoreClockUpdate+0xf8>)
 800be5e:	601a      	str	r2, [r3, #0]
		break;
 800be60:	bf00      	nop
	}
	/* Compute HCLK frequency --------------------------------------------------*/
	/* Get HCLK prescaler */
	tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800be62:	4b0a      	ldr	r3, [pc, #40]	; (800be8c <SystemCoreClockUpdate+0xf0>)
 800be64:	689b      	ldr	r3, [r3, #8]
 800be66:	091b      	lsrs	r3, r3, #4
 800be68:	f003 030f 	and.w	r3, r3, #15
 800be6c:	4a0b      	ldr	r2, [pc, #44]	; (800be9c <SystemCoreClockUpdate+0x100>)
 800be6e:	5cd3      	ldrb	r3, [r2, r3]
 800be70:	b2db      	uxtb	r3, r3
 800be72:	613b      	str	r3, [r7, #16]
	/* HCLK frequency */
	SystemCoreClock >>= tmp;
 800be74:	4b06      	ldr	r3, [pc, #24]	; (800be90 <SystemCoreClockUpdate+0xf4>)
 800be76:	681a      	ldr	r2, [r3, #0]
 800be78:	693b      	ldr	r3, [r7, #16]
 800be7a:	fa22 f303 	lsr.w	r3, r2, r3
 800be7e:	4a04      	ldr	r2, [pc, #16]	; (800be90 <SystemCoreClockUpdate+0xf4>)
 800be80:	6013      	str	r3, [r2, #0]
}
 800be82:	bf00      	nop
 800be84:	371c      	adds	r7, #28
 800be86:	46bd      	mov	sp, r7
 800be88:	bc80      	pop	{r7}
 800be8a:	4770      	bx	lr
 800be8c:	40023800 	.word	0x40023800
 800be90:	2000009c 	.word	0x2000009c
 800be94:	00f42400 	.word	0x00f42400
 800be98:	20000098 	.word	0x20000098
 800be9c:	200000a0 	.word	0x200000a0

0800bea0 <Reset_Handler>:
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 800bea0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800bea2:	e003      	b.n	800beac <LoopCopyDataInit>

0800bea4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800bea4:	4b0a      	ldr	r3, [pc, #40]	; (800bed0 <LoopFillZerobss+0x10>)
  ldr  r3, [r3, r1]
 800bea6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800bea8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800beaa:	3104      	adds	r1, #4

0800beac <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 800beac:	4809      	ldr	r0, [pc, #36]	; (800bed4 <LoopFillZerobss+0x14>)
  ldr  r3, =_edata
 800beae:	4b0a      	ldr	r3, [pc, #40]	; (800bed8 <LoopFillZerobss+0x18>)
  adds  r2, r0, r1
 800beb0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800beb2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800beb4:	d3f6      	bcc.n	800bea4 <CopyDataInit>
  ldr  r2, =_sbss
 800beb6:	4a09      	ldr	r2, [pc, #36]	; (800bedc <LoopFillZerobss+0x1c>)
  b  LoopFillZerobss
 800beb8:	e002      	b.n	800bec0 <LoopFillZerobss>

0800beba <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 800beba:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800bebc:	f842 3b04 	str.w	r3, [r2], #4

0800bec0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr  r3, = _ebss
 800bec0:	4b07      	ldr	r3, [pc, #28]	; (800bee0 <LoopFillZerobss+0x20>)
  cmp  r2, r3
 800bec2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800bec4:	d3f9      	bcc.n	800beba <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800bec6:	f7ff ff3b 	bl	800bd40 <SystemInit>
/* Call the application's entry point.*/
 	bl main
 800beca:	f7f5 f8d7 	bl	800107c <main>
  bx  lr
 800bece:	4770      	bx	lr
  ldr  r3, =_sidata
 800bed0:	0800dd7c 	.word	0x0800dd7c
  ldr  r0, =_sdata
 800bed4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800bed8:	20000114 	.word	0x20000114
  ldr  r2, =_sbss
 800bedc:	20000114 	.word	0x20000114
  ldr  r3, = _ebss
 800bee0:	20009e4c 	.word	0x20009e4c

0800bee4 <ADC_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800bee4:	e7fe      	b.n	800bee4 <ADC_IRQHandler>
	...

0800bee8 <__assert_func>:
 800bee8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800beea:	4614      	mov	r4, r2
 800beec:	461a      	mov	r2, r3
 800beee:	4b09      	ldr	r3, [pc, #36]	; (800bf14 <__assert_func+0x2c>)
 800bef0:	681b      	ldr	r3, [r3, #0]
 800bef2:	4605      	mov	r5, r0
 800bef4:	68d8      	ldr	r0, [r3, #12]
 800bef6:	b14c      	cbz	r4, 800bf0c <__assert_func+0x24>
 800bef8:	4b07      	ldr	r3, [pc, #28]	; (800bf18 <__assert_func+0x30>)
 800befa:	9100      	str	r1, [sp, #0]
 800befc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bf00:	4906      	ldr	r1, [pc, #24]	; (800bf1c <__assert_func+0x34>)
 800bf02:	462b      	mov	r3, r5
 800bf04:	f000 f814 	bl	800bf30 <fiprintf>
 800bf08:	f000 fe46 	bl	800cb98 <abort>
 800bf0c:	4b04      	ldr	r3, [pc, #16]	; (800bf20 <__assert_func+0x38>)
 800bf0e:	461c      	mov	r4, r3
 800bf10:	e7f3      	b.n	800befa <__assert_func+0x12>
 800bf12:	bf00      	nop
 800bf14:	200000b0 	.word	0x200000b0
 800bf18:	0800dca0 	.word	0x0800dca0
 800bf1c:	0800dcad 	.word	0x0800dcad
 800bf20:	0800dcdb 	.word	0x0800dcdb

0800bf24 <__errno>:
 800bf24:	4b01      	ldr	r3, [pc, #4]	; (800bf2c <__errno+0x8>)
 800bf26:	6818      	ldr	r0, [r3, #0]
 800bf28:	4770      	bx	lr
 800bf2a:	bf00      	nop
 800bf2c:	200000b0 	.word	0x200000b0

0800bf30 <fiprintf>:
 800bf30:	b40e      	push	{r1, r2, r3}
 800bf32:	b503      	push	{r0, r1, lr}
 800bf34:	4601      	mov	r1, r0
 800bf36:	ab03      	add	r3, sp, #12
 800bf38:	4805      	ldr	r0, [pc, #20]	; (800bf50 <fiprintf+0x20>)
 800bf3a:	f853 2b04 	ldr.w	r2, [r3], #4
 800bf3e:	6800      	ldr	r0, [r0, #0]
 800bf40:	9301      	str	r3, [sp, #4]
 800bf42:	f000 f91d 	bl	800c180 <_vfiprintf_r>
 800bf46:	b002      	add	sp, #8
 800bf48:	f85d eb04 	ldr.w	lr, [sp], #4
 800bf4c:	b003      	add	sp, #12
 800bf4e:	4770      	bx	lr
 800bf50:	200000b0 	.word	0x200000b0

0800bf54 <malloc>:
 800bf54:	4b02      	ldr	r3, [pc, #8]	; (800bf60 <malloc+0xc>)
 800bf56:	4601      	mov	r1, r0
 800bf58:	6818      	ldr	r0, [r3, #0]
 800bf5a:	f000 b875 	b.w	800c048 <_malloc_r>
 800bf5e:	bf00      	nop
 800bf60:	200000b0 	.word	0x200000b0

0800bf64 <memset>:
 800bf64:	4402      	add	r2, r0
 800bf66:	4603      	mov	r3, r0
 800bf68:	4293      	cmp	r3, r2
 800bf6a:	d100      	bne.n	800bf6e <memset+0xa>
 800bf6c:	4770      	bx	lr
 800bf6e:	f803 1b01 	strb.w	r1, [r3], #1
 800bf72:	e7f9      	b.n	800bf68 <memset+0x4>

0800bf74 <_free_r>:
 800bf74:	b538      	push	{r3, r4, r5, lr}
 800bf76:	4605      	mov	r5, r0
 800bf78:	2900      	cmp	r1, #0
 800bf7a:	d041      	beq.n	800c000 <_free_r+0x8c>
 800bf7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bf80:	1f0c      	subs	r4, r1, #4
 800bf82:	2b00      	cmp	r3, #0
 800bf84:	bfb8      	it	lt
 800bf86:	18e4      	addlt	r4, r4, r3
 800bf88:	f001 f852 	bl	800d030 <__malloc_lock>
 800bf8c:	4a1d      	ldr	r2, [pc, #116]	; (800c004 <_free_r+0x90>)
 800bf8e:	6813      	ldr	r3, [r2, #0]
 800bf90:	b933      	cbnz	r3, 800bfa0 <_free_r+0x2c>
 800bf92:	6063      	str	r3, [r4, #4]
 800bf94:	6014      	str	r4, [r2, #0]
 800bf96:	4628      	mov	r0, r5
 800bf98:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bf9c:	f001 b84e 	b.w	800d03c <__malloc_unlock>
 800bfa0:	42a3      	cmp	r3, r4
 800bfa2:	d908      	bls.n	800bfb6 <_free_r+0x42>
 800bfa4:	6820      	ldr	r0, [r4, #0]
 800bfa6:	1821      	adds	r1, r4, r0
 800bfa8:	428b      	cmp	r3, r1
 800bfaa:	bf01      	itttt	eq
 800bfac:	6819      	ldreq	r1, [r3, #0]
 800bfae:	685b      	ldreq	r3, [r3, #4]
 800bfb0:	1809      	addeq	r1, r1, r0
 800bfb2:	6021      	streq	r1, [r4, #0]
 800bfb4:	e7ed      	b.n	800bf92 <_free_r+0x1e>
 800bfb6:	461a      	mov	r2, r3
 800bfb8:	685b      	ldr	r3, [r3, #4]
 800bfba:	b10b      	cbz	r3, 800bfc0 <_free_r+0x4c>
 800bfbc:	42a3      	cmp	r3, r4
 800bfbe:	d9fa      	bls.n	800bfb6 <_free_r+0x42>
 800bfc0:	6811      	ldr	r1, [r2, #0]
 800bfc2:	1850      	adds	r0, r2, r1
 800bfc4:	42a0      	cmp	r0, r4
 800bfc6:	d10b      	bne.n	800bfe0 <_free_r+0x6c>
 800bfc8:	6820      	ldr	r0, [r4, #0]
 800bfca:	4401      	add	r1, r0
 800bfcc:	1850      	adds	r0, r2, r1
 800bfce:	4283      	cmp	r3, r0
 800bfd0:	6011      	str	r1, [r2, #0]
 800bfd2:	d1e0      	bne.n	800bf96 <_free_r+0x22>
 800bfd4:	6818      	ldr	r0, [r3, #0]
 800bfd6:	685b      	ldr	r3, [r3, #4]
 800bfd8:	6053      	str	r3, [r2, #4]
 800bfda:	4401      	add	r1, r0
 800bfdc:	6011      	str	r1, [r2, #0]
 800bfde:	e7da      	b.n	800bf96 <_free_r+0x22>
 800bfe0:	d902      	bls.n	800bfe8 <_free_r+0x74>
 800bfe2:	230c      	movs	r3, #12
 800bfe4:	602b      	str	r3, [r5, #0]
 800bfe6:	e7d6      	b.n	800bf96 <_free_r+0x22>
 800bfe8:	6820      	ldr	r0, [r4, #0]
 800bfea:	1821      	adds	r1, r4, r0
 800bfec:	428b      	cmp	r3, r1
 800bfee:	bf04      	itt	eq
 800bff0:	6819      	ldreq	r1, [r3, #0]
 800bff2:	685b      	ldreq	r3, [r3, #4]
 800bff4:	6063      	str	r3, [r4, #4]
 800bff6:	bf04      	itt	eq
 800bff8:	1809      	addeq	r1, r1, r0
 800bffa:	6021      	streq	r1, [r4, #0]
 800bffc:	6054      	str	r4, [r2, #4]
 800bffe:	e7ca      	b.n	800bf96 <_free_r+0x22>
 800c000:	bd38      	pop	{r3, r4, r5, pc}
 800c002:	bf00      	nop
 800c004:	20009e3c 	.word	0x20009e3c

0800c008 <sbrk_aligned>:
 800c008:	b570      	push	{r4, r5, r6, lr}
 800c00a:	4e0e      	ldr	r6, [pc, #56]	; (800c044 <sbrk_aligned+0x3c>)
 800c00c:	460c      	mov	r4, r1
 800c00e:	6831      	ldr	r1, [r6, #0]
 800c010:	4605      	mov	r5, r0
 800c012:	b911      	cbnz	r1, 800c01a <sbrk_aligned+0x12>
 800c014:	f7f5 fd6c 	bl	8001af0 <_sbrk_r>
 800c018:	6030      	str	r0, [r6, #0]
 800c01a:	4621      	mov	r1, r4
 800c01c:	4628      	mov	r0, r5
 800c01e:	f7f5 fd67 	bl	8001af0 <_sbrk_r>
 800c022:	1c43      	adds	r3, r0, #1
 800c024:	d00a      	beq.n	800c03c <sbrk_aligned+0x34>
 800c026:	1cc4      	adds	r4, r0, #3
 800c028:	f024 0403 	bic.w	r4, r4, #3
 800c02c:	42a0      	cmp	r0, r4
 800c02e:	d007      	beq.n	800c040 <sbrk_aligned+0x38>
 800c030:	1a21      	subs	r1, r4, r0
 800c032:	4628      	mov	r0, r5
 800c034:	f7f5 fd5c 	bl	8001af0 <_sbrk_r>
 800c038:	3001      	adds	r0, #1
 800c03a:	d101      	bne.n	800c040 <sbrk_aligned+0x38>
 800c03c:	f04f 34ff 	mov.w	r4, #4294967295
 800c040:	4620      	mov	r0, r4
 800c042:	bd70      	pop	{r4, r5, r6, pc}
 800c044:	20009e40 	.word	0x20009e40

0800c048 <_malloc_r>:
 800c048:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c04c:	1ccd      	adds	r5, r1, #3
 800c04e:	f025 0503 	bic.w	r5, r5, #3
 800c052:	3508      	adds	r5, #8
 800c054:	2d0c      	cmp	r5, #12
 800c056:	bf38      	it	cc
 800c058:	250c      	movcc	r5, #12
 800c05a:	2d00      	cmp	r5, #0
 800c05c:	4607      	mov	r7, r0
 800c05e:	db01      	blt.n	800c064 <_malloc_r+0x1c>
 800c060:	42a9      	cmp	r1, r5
 800c062:	d905      	bls.n	800c070 <_malloc_r+0x28>
 800c064:	230c      	movs	r3, #12
 800c066:	603b      	str	r3, [r7, #0]
 800c068:	2600      	movs	r6, #0
 800c06a:	4630      	mov	r0, r6
 800c06c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c070:	4e2e      	ldr	r6, [pc, #184]	; (800c12c <_malloc_r+0xe4>)
 800c072:	f000 ffdd 	bl	800d030 <__malloc_lock>
 800c076:	6833      	ldr	r3, [r6, #0]
 800c078:	461c      	mov	r4, r3
 800c07a:	bb34      	cbnz	r4, 800c0ca <_malloc_r+0x82>
 800c07c:	4629      	mov	r1, r5
 800c07e:	4638      	mov	r0, r7
 800c080:	f7ff ffc2 	bl	800c008 <sbrk_aligned>
 800c084:	1c43      	adds	r3, r0, #1
 800c086:	4604      	mov	r4, r0
 800c088:	d14d      	bne.n	800c126 <_malloc_r+0xde>
 800c08a:	6834      	ldr	r4, [r6, #0]
 800c08c:	4626      	mov	r6, r4
 800c08e:	2e00      	cmp	r6, #0
 800c090:	d140      	bne.n	800c114 <_malloc_r+0xcc>
 800c092:	6823      	ldr	r3, [r4, #0]
 800c094:	4631      	mov	r1, r6
 800c096:	4638      	mov	r0, r7
 800c098:	eb04 0803 	add.w	r8, r4, r3
 800c09c:	f7f5 fd28 	bl	8001af0 <_sbrk_r>
 800c0a0:	4580      	cmp	r8, r0
 800c0a2:	d13a      	bne.n	800c11a <_malloc_r+0xd2>
 800c0a4:	6821      	ldr	r1, [r4, #0]
 800c0a6:	3503      	adds	r5, #3
 800c0a8:	1a6d      	subs	r5, r5, r1
 800c0aa:	f025 0503 	bic.w	r5, r5, #3
 800c0ae:	3508      	adds	r5, #8
 800c0b0:	2d0c      	cmp	r5, #12
 800c0b2:	bf38      	it	cc
 800c0b4:	250c      	movcc	r5, #12
 800c0b6:	4629      	mov	r1, r5
 800c0b8:	4638      	mov	r0, r7
 800c0ba:	f7ff ffa5 	bl	800c008 <sbrk_aligned>
 800c0be:	3001      	adds	r0, #1
 800c0c0:	d02b      	beq.n	800c11a <_malloc_r+0xd2>
 800c0c2:	6823      	ldr	r3, [r4, #0]
 800c0c4:	442b      	add	r3, r5
 800c0c6:	6023      	str	r3, [r4, #0]
 800c0c8:	e00e      	b.n	800c0e8 <_malloc_r+0xa0>
 800c0ca:	6822      	ldr	r2, [r4, #0]
 800c0cc:	1b52      	subs	r2, r2, r5
 800c0ce:	d41e      	bmi.n	800c10e <_malloc_r+0xc6>
 800c0d0:	2a0b      	cmp	r2, #11
 800c0d2:	d916      	bls.n	800c102 <_malloc_r+0xba>
 800c0d4:	1961      	adds	r1, r4, r5
 800c0d6:	42a3      	cmp	r3, r4
 800c0d8:	6025      	str	r5, [r4, #0]
 800c0da:	bf18      	it	ne
 800c0dc:	6059      	strne	r1, [r3, #4]
 800c0de:	6863      	ldr	r3, [r4, #4]
 800c0e0:	bf08      	it	eq
 800c0e2:	6031      	streq	r1, [r6, #0]
 800c0e4:	5162      	str	r2, [r4, r5]
 800c0e6:	604b      	str	r3, [r1, #4]
 800c0e8:	4638      	mov	r0, r7
 800c0ea:	f104 060b 	add.w	r6, r4, #11
 800c0ee:	f000 ffa5 	bl	800d03c <__malloc_unlock>
 800c0f2:	f026 0607 	bic.w	r6, r6, #7
 800c0f6:	1d23      	adds	r3, r4, #4
 800c0f8:	1af2      	subs	r2, r6, r3
 800c0fa:	d0b6      	beq.n	800c06a <_malloc_r+0x22>
 800c0fc:	1b9b      	subs	r3, r3, r6
 800c0fe:	50a3      	str	r3, [r4, r2]
 800c100:	e7b3      	b.n	800c06a <_malloc_r+0x22>
 800c102:	6862      	ldr	r2, [r4, #4]
 800c104:	42a3      	cmp	r3, r4
 800c106:	bf0c      	ite	eq
 800c108:	6032      	streq	r2, [r6, #0]
 800c10a:	605a      	strne	r2, [r3, #4]
 800c10c:	e7ec      	b.n	800c0e8 <_malloc_r+0xa0>
 800c10e:	4623      	mov	r3, r4
 800c110:	6864      	ldr	r4, [r4, #4]
 800c112:	e7b2      	b.n	800c07a <_malloc_r+0x32>
 800c114:	4634      	mov	r4, r6
 800c116:	6876      	ldr	r6, [r6, #4]
 800c118:	e7b9      	b.n	800c08e <_malloc_r+0x46>
 800c11a:	230c      	movs	r3, #12
 800c11c:	603b      	str	r3, [r7, #0]
 800c11e:	4638      	mov	r0, r7
 800c120:	f000 ff8c 	bl	800d03c <__malloc_unlock>
 800c124:	e7a1      	b.n	800c06a <_malloc_r+0x22>
 800c126:	6025      	str	r5, [r4, #0]
 800c128:	e7de      	b.n	800c0e8 <_malloc_r+0xa0>
 800c12a:	bf00      	nop
 800c12c:	20009e3c 	.word	0x20009e3c

0800c130 <__sfputc_r>:
 800c130:	6893      	ldr	r3, [r2, #8]
 800c132:	3b01      	subs	r3, #1
 800c134:	2b00      	cmp	r3, #0
 800c136:	b410      	push	{r4}
 800c138:	6093      	str	r3, [r2, #8]
 800c13a:	da07      	bge.n	800c14c <__sfputc_r+0x1c>
 800c13c:	6994      	ldr	r4, [r2, #24]
 800c13e:	42a3      	cmp	r3, r4
 800c140:	db01      	blt.n	800c146 <__sfputc_r+0x16>
 800c142:	290a      	cmp	r1, #10
 800c144:	d102      	bne.n	800c14c <__sfputc_r+0x1c>
 800c146:	bc10      	pop	{r4}
 800c148:	f000 bc66 	b.w	800ca18 <__swbuf_r>
 800c14c:	6813      	ldr	r3, [r2, #0]
 800c14e:	1c58      	adds	r0, r3, #1
 800c150:	6010      	str	r0, [r2, #0]
 800c152:	7019      	strb	r1, [r3, #0]
 800c154:	4608      	mov	r0, r1
 800c156:	bc10      	pop	{r4}
 800c158:	4770      	bx	lr

0800c15a <__sfputs_r>:
 800c15a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c15c:	4606      	mov	r6, r0
 800c15e:	460f      	mov	r7, r1
 800c160:	4614      	mov	r4, r2
 800c162:	18d5      	adds	r5, r2, r3
 800c164:	42ac      	cmp	r4, r5
 800c166:	d101      	bne.n	800c16c <__sfputs_r+0x12>
 800c168:	2000      	movs	r0, #0
 800c16a:	e007      	b.n	800c17c <__sfputs_r+0x22>
 800c16c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c170:	463a      	mov	r2, r7
 800c172:	4630      	mov	r0, r6
 800c174:	f7ff ffdc 	bl	800c130 <__sfputc_r>
 800c178:	1c43      	adds	r3, r0, #1
 800c17a:	d1f3      	bne.n	800c164 <__sfputs_r+0xa>
 800c17c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c180 <_vfiprintf_r>:
 800c180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c184:	460d      	mov	r5, r1
 800c186:	b09d      	sub	sp, #116	; 0x74
 800c188:	4614      	mov	r4, r2
 800c18a:	4698      	mov	r8, r3
 800c18c:	4606      	mov	r6, r0
 800c18e:	b118      	cbz	r0, 800c198 <_vfiprintf_r+0x18>
 800c190:	6983      	ldr	r3, [r0, #24]
 800c192:	b90b      	cbnz	r3, 800c198 <_vfiprintf_r+0x18>
 800c194:	f000 fe1e 	bl	800cdd4 <__sinit>
 800c198:	4b89      	ldr	r3, [pc, #548]	; (800c3c0 <_vfiprintf_r+0x240>)
 800c19a:	429d      	cmp	r5, r3
 800c19c:	d11b      	bne.n	800c1d6 <_vfiprintf_r+0x56>
 800c19e:	6875      	ldr	r5, [r6, #4]
 800c1a0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c1a2:	07d9      	lsls	r1, r3, #31
 800c1a4:	d405      	bmi.n	800c1b2 <_vfiprintf_r+0x32>
 800c1a6:	89ab      	ldrh	r3, [r5, #12]
 800c1a8:	059a      	lsls	r2, r3, #22
 800c1aa:	d402      	bmi.n	800c1b2 <_vfiprintf_r+0x32>
 800c1ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c1ae:	f000 feaf 	bl	800cf10 <__retarget_lock_acquire_recursive>
 800c1b2:	89ab      	ldrh	r3, [r5, #12]
 800c1b4:	071b      	lsls	r3, r3, #28
 800c1b6:	d501      	bpl.n	800c1bc <_vfiprintf_r+0x3c>
 800c1b8:	692b      	ldr	r3, [r5, #16]
 800c1ba:	b9eb      	cbnz	r3, 800c1f8 <_vfiprintf_r+0x78>
 800c1bc:	4629      	mov	r1, r5
 800c1be:	4630      	mov	r0, r6
 800c1c0:	f000 fc7c 	bl	800cabc <__swsetup_r>
 800c1c4:	b1c0      	cbz	r0, 800c1f8 <_vfiprintf_r+0x78>
 800c1c6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c1c8:	07dc      	lsls	r4, r3, #31
 800c1ca:	d50e      	bpl.n	800c1ea <_vfiprintf_r+0x6a>
 800c1cc:	f04f 30ff 	mov.w	r0, #4294967295
 800c1d0:	b01d      	add	sp, #116	; 0x74
 800c1d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1d6:	4b7b      	ldr	r3, [pc, #492]	; (800c3c4 <_vfiprintf_r+0x244>)
 800c1d8:	429d      	cmp	r5, r3
 800c1da:	d101      	bne.n	800c1e0 <_vfiprintf_r+0x60>
 800c1dc:	68b5      	ldr	r5, [r6, #8]
 800c1de:	e7df      	b.n	800c1a0 <_vfiprintf_r+0x20>
 800c1e0:	4b79      	ldr	r3, [pc, #484]	; (800c3c8 <_vfiprintf_r+0x248>)
 800c1e2:	429d      	cmp	r5, r3
 800c1e4:	bf08      	it	eq
 800c1e6:	68f5      	ldreq	r5, [r6, #12]
 800c1e8:	e7da      	b.n	800c1a0 <_vfiprintf_r+0x20>
 800c1ea:	89ab      	ldrh	r3, [r5, #12]
 800c1ec:	0598      	lsls	r0, r3, #22
 800c1ee:	d4ed      	bmi.n	800c1cc <_vfiprintf_r+0x4c>
 800c1f0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c1f2:	f000 fe8e 	bl	800cf12 <__retarget_lock_release_recursive>
 800c1f6:	e7e9      	b.n	800c1cc <_vfiprintf_r+0x4c>
 800c1f8:	2300      	movs	r3, #0
 800c1fa:	9309      	str	r3, [sp, #36]	; 0x24
 800c1fc:	2320      	movs	r3, #32
 800c1fe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c202:	f8cd 800c 	str.w	r8, [sp, #12]
 800c206:	2330      	movs	r3, #48	; 0x30
 800c208:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800c3cc <_vfiprintf_r+0x24c>
 800c20c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c210:	f04f 0901 	mov.w	r9, #1
 800c214:	4623      	mov	r3, r4
 800c216:	469a      	mov	sl, r3
 800c218:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c21c:	b10a      	cbz	r2, 800c222 <_vfiprintf_r+0xa2>
 800c21e:	2a25      	cmp	r2, #37	; 0x25
 800c220:	d1f9      	bne.n	800c216 <_vfiprintf_r+0x96>
 800c222:	ebba 0b04 	subs.w	fp, sl, r4
 800c226:	d00b      	beq.n	800c240 <_vfiprintf_r+0xc0>
 800c228:	465b      	mov	r3, fp
 800c22a:	4622      	mov	r2, r4
 800c22c:	4629      	mov	r1, r5
 800c22e:	4630      	mov	r0, r6
 800c230:	f7ff ff93 	bl	800c15a <__sfputs_r>
 800c234:	3001      	adds	r0, #1
 800c236:	f000 80aa 	beq.w	800c38e <_vfiprintf_r+0x20e>
 800c23a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c23c:	445a      	add	r2, fp
 800c23e:	9209      	str	r2, [sp, #36]	; 0x24
 800c240:	f89a 3000 	ldrb.w	r3, [sl]
 800c244:	2b00      	cmp	r3, #0
 800c246:	f000 80a2 	beq.w	800c38e <_vfiprintf_r+0x20e>
 800c24a:	2300      	movs	r3, #0
 800c24c:	f04f 32ff 	mov.w	r2, #4294967295
 800c250:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c254:	f10a 0a01 	add.w	sl, sl, #1
 800c258:	9304      	str	r3, [sp, #16]
 800c25a:	9307      	str	r3, [sp, #28]
 800c25c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c260:	931a      	str	r3, [sp, #104]	; 0x68
 800c262:	4654      	mov	r4, sl
 800c264:	2205      	movs	r2, #5
 800c266:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c26a:	4858      	ldr	r0, [pc, #352]	; (800c3cc <_vfiprintf_r+0x24c>)
 800c26c:	f7f3 ffb0 	bl	80001d0 <memchr>
 800c270:	9a04      	ldr	r2, [sp, #16]
 800c272:	b9d8      	cbnz	r0, 800c2ac <_vfiprintf_r+0x12c>
 800c274:	06d1      	lsls	r1, r2, #27
 800c276:	bf44      	itt	mi
 800c278:	2320      	movmi	r3, #32
 800c27a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c27e:	0713      	lsls	r3, r2, #28
 800c280:	bf44      	itt	mi
 800c282:	232b      	movmi	r3, #43	; 0x2b
 800c284:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c288:	f89a 3000 	ldrb.w	r3, [sl]
 800c28c:	2b2a      	cmp	r3, #42	; 0x2a
 800c28e:	d015      	beq.n	800c2bc <_vfiprintf_r+0x13c>
 800c290:	9a07      	ldr	r2, [sp, #28]
 800c292:	4654      	mov	r4, sl
 800c294:	2000      	movs	r0, #0
 800c296:	f04f 0c0a 	mov.w	ip, #10
 800c29a:	4621      	mov	r1, r4
 800c29c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c2a0:	3b30      	subs	r3, #48	; 0x30
 800c2a2:	2b09      	cmp	r3, #9
 800c2a4:	d94e      	bls.n	800c344 <_vfiprintf_r+0x1c4>
 800c2a6:	b1b0      	cbz	r0, 800c2d6 <_vfiprintf_r+0x156>
 800c2a8:	9207      	str	r2, [sp, #28]
 800c2aa:	e014      	b.n	800c2d6 <_vfiprintf_r+0x156>
 800c2ac:	eba0 0308 	sub.w	r3, r0, r8
 800c2b0:	fa09 f303 	lsl.w	r3, r9, r3
 800c2b4:	4313      	orrs	r3, r2
 800c2b6:	9304      	str	r3, [sp, #16]
 800c2b8:	46a2      	mov	sl, r4
 800c2ba:	e7d2      	b.n	800c262 <_vfiprintf_r+0xe2>
 800c2bc:	9b03      	ldr	r3, [sp, #12]
 800c2be:	1d19      	adds	r1, r3, #4
 800c2c0:	681b      	ldr	r3, [r3, #0]
 800c2c2:	9103      	str	r1, [sp, #12]
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	bfbb      	ittet	lt
 800c2c8:	425b      	neglt	r3, r3
 800c2ca:	f042 0202 	orrlt.w	r2, r2, #2
 800c2ce:	9307      	strge	r3, [sp, #28]
 800c2d0:	9307      	strlt	r3, [sp, #28]
 800c2d2:	bfb8      	it	lt
 800c2d4:	9204      	strlt	r2, [sp, #16]
 800c2d6:	7823      	ldrb	r3, [r4, #0]
 800c2d8:	2b2e      	cmp	r3, #46	; 0x2e
 800c2da:	d10c      	bne.n	800c2f6 <_vfiprintf_r+0x176>
 800c2dc:	7863      	ldrb	r3, [r4, #1]
 800c2de:	2b2a      	cmp	r3, #42	; 0x2a
 800c2e0:	d135      	bne.n	800c34e <_vfiprintf_r+0x1ce>
 800c2e2:	9b03      	ldr	r3, [sp, #12]
 800c2e4:	1d1a      	adds	r2, r3, #4
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	9203      	str	r2, [sp, #12]
 800c2ea:	2b00      	cmp	r3, #0
 800c2ec:	bfb8      	it	lt
 800c2ee:	f04f 33ff 	movlt.w	r3, #4294967295
 800c2f2:	3402      	adds	r4, #2
 800c2f4:	9305      	str	r3, [sp, #20]
 800c2f6:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800c3d0 <_vfiprintf_r+0x250>
 800c2fa:	7821      	ldrb	r1, [r4, #0]
 800c2fc:	2203      	movs	r2, #3
 800c2fe:	4650      	mov	r0, sl
 800c300:	f7f3 ff66 	bl	80001d0 <memchr>
 800c304:	b140      	cbz	r0, 800c318 <_vfiprintf_r+0x198>
 800c306:	2340      	movs	r3, #64	; 0x40
 800c308:	eba0 000a 	sub.w	r0, r0, sl
 800c30c:	fa03 f000 	lsl.w	r0, r3, r0
 800c310:	9b04      	ldr	r3, [sp, #16]
 800c312:	4303      	orrs	r3, r0
 800c314:	3401      	adds	r4, #1
 800c316:	9304      	str	r3, [sp, #16]
 800c318:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c31c:	482d      	ldr	r0, [pc, #180]	; (800c3d4 <_vfiprintf_r+0x254>)
 800c31e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c322:	2206      	movs	r2, #6
 800c324:	f7f3 ff54 	bl	80001d0 <memchr>
 800c328:	2800      	cmp	r0, #0
 800c32a:	d03f      	beq.n	800c3ac <_vfiprintf_r+0x22c>
 800c32c:	4b2a      	ldr	r3, [pc, #168]	; (800c3d8 <_vfiprintf_r+0x258>)
 800c32e:	bb1b      	cbnz	r3, 800c378 <_vfiprintf_r+0x1f8>
 800c330:	9b03      	ldr	r3, [sp, #12]
 800c332:	3307      	adds	r3, #7
 800c334:	f023 0307 	bic.w	r3, r3, #7
 800c338:	3308      	adds	r3, #8
 800c33a:	9303      	str	r3, [sp, #12]
 800c33c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c33e:	443b      	add	r3, r7
 800c340:	9309      	str	r3, [sp, #36]	; 0x24
 800c342:	e767      	b.n	800c214 <_vfiprintf_r+0x94>
 800c344:	fb0c 3202 	mla	r2, ip, r2, r3
 800c348:	460c      	mov	r4, r1
 800c34a:	2001      	movs	r0, #1
 800c34c:	e7a5      	b.n	800c29a <_vfiprintf_r+0x11a>
 800c34e:	2300      	movs	r3, #0
 800c350:	3401      	adds	r4, #1
 800c352:	9305      	str	r3, [sp, #20]
 800c354:	4619      	mov	r1, r3
 800c356:	f04f 0c0a 	mov.w	ip, #10
 800c35a:	4620      	mov	r0, r4
 800c35c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c360:	3a30      	subs	r2, #48	; 0x30
 800c362:	2a09      	cmp	r2, #9
 800c364:	d903      	bls.n	800c36e <_vfiprintf_r+0x1ee>
 800c366:	2b00      	cmp	r3, #0
 800c368:	d0c5      	beq.n	800c2f6 <_vfiprintf_r+0x176>
 800c36a:	9105      	str	r1, [sp, #20]
 800c36c:	e7c3      	b.n	800c2f6 <_vfiprintf_r+0x176>
 800c36e:	fb0c 2101 	mla	r1, ip, r1, r2
 800c372:	4604      	mov	r4, r0
 800c374:	2301      	movs	r3, #1
 800c376:	e7f0      	b.n	800c35a <_vfiprintf_r+0x1da>
 800c378:	ab03      	add	r3, sp, #12
 800c37a:	9300      	str	r3, [sp, #0]
 800c37c:	462a      	mov	r2, r5
 800c37e:	4b17      	ldr	r3, [pc, #92]	; (800c3dc <_vfiprintf_r+0x25c>)
 800c380:	a904      	add	r1, sp, #16
 800c382:	4630      	mov	r0, r6
 800c384:	f3af 8000 	nop.w
 800c388:	4607      	mov	r7, r0
 800c38a:	1c78      	adds	r0, r7, #1
 800c38c:	d1d6      	bne.n	800c33c <_vfiprintf_r+0x1bc>
 800c38e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c390:	07d9      	lsls	r1, r3, #31
 800c392:	d405      	bmi.n	800c3a0 <_vfiprintf_r+0x220>
 800c394:	89ab      	ldrh	r3, [r5, #12]
 800c396:	059a      	lsls	r2, r3, #22
 800c398:	d402      	bmi.n	800c3a0 <_vfiprintf_r+0x220>
 800c39a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c39c:	f000 fdb9 	bl	800cf12 <__retarget_lock_release_recursive>
 800c3a0:	89ab      	ldrh	r3, [r5, #12]
 800c3a2:	065b      	lsls	r3, r3, #25
 800c3a4:	f53f af12 	bmi.w	800c1cc <_vfiprintf_r+0x4c>
 800c3a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c3aa:	e711      	b.n	800c1d0 <_vfiprintf_r+0x50>
 800c3ac:	ab03      	add	r3, sp, #12
 800c3ae:	9300      	str	r3, [sp, #0]
 800c3b0:	462a      	mov	r2, r5
 800c3b2:	4b0a      	ldr	r3, [pc, #40]	; (800c3dc <_vfiprintf_r+0x25c>)
 800c3b4:	a904      	add	r1, sp, #16
 800c3b6:	4630      	mov	r0, r6
 800c3b8:	f000 f880 	bl	800c4bc <_printf_i>
 800c3bc:	e7e4      	b.n	800c388 <_vfiprintf_r+0x208>
 800c3be:	bf00      	nop
 800c3c0:	0800dd34 	.word	0x0800dd34
 800c3c4:	0800dd54 	.word	0x0800dd54
 800c3c8:	0800dd14 	.word	0x0800dd14
 800c3cc:	0800dce0 	.word	0x0800dce0
 800c3d0:	0800dce6 	.word	0x0800dce6
 800c3d4:	0800dcea 	.word	0x0800dcea
 800c3d8:	00000000 	.word	0x00000000
 800c3dc:	0800c15b 	.word	0x0800c15b

0800c3e0 <_printf_common>:
 800c3e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c3e4:	4616      	mov	r6, r2
 800c3e6:	4699      	mov	r9, r3
 800c3e8:	688a      	ldr	r2, [r1, #8]
 800c3ea:	690b      	ldr	r3, [r1, #16]
 800c3ec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c3f0:	4293      	cmp	r3, r2
 800c3f2:	bfb8      	it	lt
 800c3f4:	4613      	movlt	r3, r2
 800c3f6:	6033      	str	r3, [r6, #0]
 800c3f8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c3fc:	4607      	mov	r7, r0
 800c3fe:	460c      	mov	r4, r1
 800c400:	b10a      	cbz	r2, 800c406 <_printf_common+0x26>
 800c402:	3301      	adds	r3, #1
 800c404:	6033      	str	r3, [r6, #0]
 800c406:	6823      	ldr	r3, [r4, #0]
 800c408:	0699      	lsls	r1, r3, #26
 800c40a:	bf42      	ittt	mi
 800c40c:	6833      	ldrmi	r3, [r6, #0]
 800c40e:	3302      	addmi	r3, #2
 800c410:	6033      	strmi	r3, [r6, #0]
 800c412:	6825      	ldr	r5, [r4, #0]
 800c414:	f015 0506 	ands.w	r5, r5, #6
 800c418:	d106      	bne.n	800c428 <_printf_common+0x48>
 800c41a:	f104 0a19 	add.w	sl, r4, #25
 800c41e:	68e3      	ldr	r3, [r4, #12]
 800c420:	6832      	ldr	r2, [r6, #0]
 800c422:	1a9b      	subs	r3, r3, r2
 800c424:	42ab      	cmp	r3, r5
 800c426:	dc26      	bgt.n	800c476 <_printf_common+0x96>
 800c428:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c42c:	1e13      	subs	r3, r2, #0
 800c42e:	6822      	ldr	r2, [r4, #0]
 800c430:	bf18      	it	ne
 800c432:	2301      	movne	r3, #1
 800c434:	0692      	lsls	r2, r2, #26
 800c436:	d42b      	bmi.n	800c490 <_printf_common+0xb0>
 800c438:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c43c:	4649      	mov	r1, r9
 800c43e:	4638      	mov	r0, r7
 800c440:	47c0      	blx	r8
 800c442:	3001      	adds	r0, #1
 800c444:	d01e      	beq.n	800c484 <_printf_common+0xa4>
 800c446:	6823      	ldr	r3, [r4, #0]
 800c448:	68e5      	ldr	r5, [r4, #12]
 800c44a:	6832      	ldr	r2, [r6, #0]
 800c44c:	f003 0306 	and.w	r3, r3, #6
 800c450:	2b04      	cmp	r3, #4
 800c452:	bf08      	it	eq
 800c454:	1aad      	subeq	r5, r5, r2
 800c456:	68a3      	ldr	r3, [r4, #8]
 800c458:	6922      	ldr	r2, [r4, #16]
 800c45a:	bf0c      	ite	eq
 800c45c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c460:	2500      	movne	r5, #0
 800c462:	4293      	cmp	r3, r2
 800c464:	bfc4      	itt	gt
 800c466:	1a9b      	subgt	r3, r3, r2
 800c468:	18ed      	addgt	r5, r5, r3
 800c46a:	2600      	movs	r6, #0
 800c46c:	341a      	adds	r4, #26
 800c46e:	42b5      	cmp	r5, r6
 800c470:	d11a      	bne.n	800c4a8 <_printf_common+0xc8>
 800c472:	2000      	movs	r0, #0
 800c474:	e008      	b.n	800c488 <_printf_common+0xa8>
 800c476:	2301      	movs	r3, #1
 800c478:	4652      	mov	r2, sl
 800c47a:	4649      	mov	r1, r9
 800c47c:	4638      	mov	r0, r7
 800c47e:	47c0      	blx	r8
 800c480:	3001      	adds	r0, #1
 800c482:	d103      	bne.n	800c48c <_printf_common+0xac>
 800c484:	f04f 30ff 	mov.w	r0, #4294967295
 800c488:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c48c:	3501      	adds	r5, #1
 800c48e:	e7c6      	b.n	800c41e <_printf_common+0x3e>
 800c490:	18e1      	adds	r1, r4, r3
 800c492:	1c5a      	adds	r2, r3, #1
 800c494:	2030      	movs	r0, #48	; 0x30
 800c496:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c49a:	4422      	add	r2, r4
 800c49c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c4a0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c4a4:	3302      	adds	r3, #2
 800c4a6:	e7c7      	b.n	800c438 <_printf_common+0x58>
 800c4a8:	2301      	movs	r3, #1
 800c4aa:	4622      	mov	r2, r4
 800c4ac:	4649      	mov	r1, r9
 800c4ae:	4638      	mov	r0, r7
 800c4b0:	47c0      	blx	r8
 800c4b2:	3001      	adds	r0, #1
 800c4b4:	d0e6      	beq.n	800c484 <_printf_common+0xa4>
 800c4b6:	3601      	adds	r6, #1
 800c4b8:	e7d9      	b.n	800c46e <_printf_common+0x8e>
	...

0800c4bc <_printf_i>:
 800c4bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c4c0:	7e0f      	ldrb	r7, [r1, #24]
 800c4c2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c4c4:	2f78      	cmp	r7, #120	; 0x78
 800c4c6:	4691      	mov	r9, r2
 800c4c8:	4680      	mov	r8, r0
 800c4ca:	460c      	mov	r4, r1
 800c4cc:	469a      	mov	sl, r3
 800c4ce:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800c4d2:	d807      	bhi.n	800c4e4 <_printf_i+0x28>
 800c4d4:	2f62      	cmp	r7, #98	; 0x62
 800c4d6:	d80a      	bhi.n	800c4ee <_printf_i+0x32>
 800c4d8:	2f00      	cmp	r7, #0
 800c4da:	f000 80d8 	beq.w	800c68e <_printf_i+0x1d2>
 800c4de:	2f58      	cmp	r7, #88	; 0x58
 800c4e0:	f000 80a3 	beq.w	800c62a <_printf_i+0x16e>
 800c4e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c4e8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c4ec:	e03a      	b.n	800c564 <_printf_i+0xa8>
 800c4ee:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c4f2:	2b15      	cmp	r3, #21
 800c4f4:	d8f6      	bhi.n	800c4e4 <_printf_i+0x28>
 800c4f6:	a101      	add	r1, pc, #4	; (adr r1, 800c4fc <_printf_i+0x40>)
 800c4f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c4fc:	0800c555 	.word	0x0800c555
 800c500:	0800c569 	.word	0x0800c569
 800c504:	0800c4e5 	.word	0x0800c4e5
 800c508:	0800c4e5 	.word	0x0800c4e5
 800c50c:	0800c4e5 	.word	0x0800c4e5
 800c510:	0800c4e5 	.word	0x0800c4e5
 800c514:	0800c569 	.word	0x0800c569
 800c518:	0800c4e5 	.word	0x0800c4e5
 800c51c:	0800c4e5 	.word	0x0800c4e5
 800c520:	0800c4e5 	.word	0x0800c4e5
 800c524:	0800c4e5 	.word	0x0800c4e5
 800c528:	0800c675 	.word	0x0800c675
 800c52c:	0800c599 	.word	0x0800c599
 800c530:	0800c657 	.word	0x0800c657
 800c534:	0800c4e5 	.word	0x0800c4e5
 800c538:	0800c4e5 	.word	0x0800c4e5
 800c53c:	0800c697 	.word	0x0800c697
 800c540:	0800c4e5 	.word	0x0800c4e5
 800c544:	0800c599 	.word	0x0800c599
 800c548:	0800c4e5 	.word	0x0800c4e5
 800c54c:	0800c4e5 	.word	0x0800c4e5
 800c550:	0800c65f 	.word	0x0800c65f
 800c554:	682b      	ldr	r3, [r5, #0]
 800c556:	1d1a      	adds	r2, r3, #4
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	602a      	str	r2, [r5, #0]
 800c55c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c560:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c564:	2301      	movs	r3, #1
 800c566:	e0a3      	b.n	800c6b0 <_printf_i+0x1f4>
 800c568:	6820      	ldr	r0, [r4, #0]
 800c56a:	6829      	ldr	r1, [r5, #0]
 800c56c:	0606      	lsls	r6, r0, #24
 800c56e:	f101 0304 	add.w	r3, r1, #4
 800c572:	d50a      	bpl.n	800c58a <_printf_i+0xce>
 800c574:	680e      	ldr	r6, [r1, #0]
 800c576:	602b      	str	r3, [r5, #0]
 800c578:	2e00      	cmp	r6, #0
 800c57a:	da03      	bge.n	800c584 <_printf_i+0xc8>
 800c57c:	232d      	movs	r3, #45	; 0x2d
 800c57e:	4276      	negs	r6, r6
 800c580:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c584:	485e      	ldr	r0, [pc, #376]	; (800c700 <_printf_i+0x244>)
 800c586:	230a      	movs	r3, #10
 800c588:	e019      	b.n	800c5be <_printf_i+0x102>
 800c58a:	680e      	ldr	r6, [r1, #0]
 800c58c:	602b      	str	r3, [r5, #0]
 800c58e:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c592:	bf18      	it	ne
 800c594:	b236      	sxthne	r6, r6
 800c596:	e7ef      	b.n	800c578 <_printf_i+0xbc>
 800c598:	682b      	ldr	r3, [r5, #0]
 800c59a:	6820      	ldr	r0, [r4, #0]
 800c59c:	1d19      	adds	r1, r3, #4
 800c59e:	6029      	str	r1, [r5, #0]
 800c5a0:	0601      	lsls	r1, r0, #24
 800c5a2:	d501      	bpl.n	800c5a8 <_printf_i+0xec>
 800c5a4:	681e      	ldr	r6, [r3, #0]
 800c5a6:	e002      	b.n	800c5ae <_printf_i+0xf2>
 800c5a8:	0646      	lsls	r6, r0, #25
 800c5aa:	d5fb      	bpl.n	800c5a4 <_printf_i+0xe8>
 800c5ac:	881e      	ldrh	r6, [r3, #0]
 800c5ae:	4854      	ldr	r0, [pc, #336]	; (800c700 <_printf_i+0x244>)
 800c5b0:	2f6f      	cmp	r7, #111	; 0x6f
 800c5b2:	bf0c      	ite	eq
 800c5b4:	2308      	moveq	r3, #8
 800c5b6:	230a      	movne	r3, #10
 800c5b8:	2100      	movs	r1, #0
 800c5ba:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c5be:	6865      	ldr	r5, [r4, #4]
 800c5c0:	60a5      	str	r5, [r4, #8]
 800c5c2:	2d00      	cmp	r5, #0
 800c5c4:	bfa2      	ittt	ge
 800c5c6:	6821      	ldrge	r1, [r4, #0]
 800c5c8:	f021 0104 	bicge.w	r1, r1, #4
 800c5cc:	6021      	strge	r1, [r4, #0]
 800c5ce:	b90e      	cbnz	r6, 800c5d4 <_printf_i+0x118>
 800c5d0:	2d00      	cmp	r5, #0
 800c5d2:	d04d      	beq.n	800c670 <_printf_i+0x1b4>
 800c5d4:	4615      	mov	r5, r2
 800c5d6:	fbb6 f1f3 	udiv	r1, r6, r3
 800c5da:	fb03 6711 	mls	r7, r3, r1, r6
 800c5de:	5dc7      	ldrb	r7, [r0, r7]
 800c5e0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c5e4:	4637      	mov	r7, r6
 800c5e6:	42bb      	cmp	r3, r7
 800c5e8:	460e      	mov	r6, r1
 800c5ea:	d9f4      	bls.n	800c5d6 <_printf_i+0x11a>
 800c5ec:	2b08      	cmp	r3, #8
 800c5ee:	d10b      	bne.n	800c608 <_printf_i+0x14c>
 800c5f0:	6823      	ldr	r3, [r4, #0]
 800c5f2:	07de      	lsls	r6, r3, #31
 800c5f4:	d508      	bpl.n	800c608 <_printf_i+0x14c>
 800c5f6:	6923      	ldr	r3, [r4, #16]
 800c5f8:	6861      	ldr	r1, [r4, #4]
 800c5fa:	4299      	cmp	r1, r3
 800c5fc:	bfde      	ittt	le
 800c5fe:	2330      	movle	r3, #48	; 0x30
 800c600:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c604:	f105 35ff 	addle.w	r5, r5, #4294967295
 800c608:	1b52      	subs	r2, r2, r5
 800c60a:	6122      	str	r2, [r4, #16]
 800c60c:	f8cd a000 	str.w	sl, [sp]
 800c610:	464b      	mov	r3, r9
 800c612:	aa03      	add	r2, sp, #12
 800c614:	4621      	mov	r1, r4
 800c616:	4640      	mov	r0, r8
 800c618:	f7ff fee2 	bl	800c3e0 <_printf_common>
 800c61c:	3001      	adds	r0, #1
 800c61e:	d14c      	bne.n	800c6ba <_printf_i+0x1fe>
 800c620:	f04f 30ff 	mov.w	r0, #4294967295
 800c624:	b004      	add	sp, #16
 800c626:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c62a:	4835      	ldr	r0, [pc, #212]	; (800c700 <_printf_i+0x244>)
 800c62c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800c630:	6829      	ldr	r1, [r5, #0]
 800c632:	6823      	ldr	r3, [r4, #0]
 800c634:	f851 6b04 	ldr.w	r6, [r1], #4
 800c638:	6029      	str	r1, [r5, #0]
 800c63a:	061d      	lsls	r5, r3, #24
 800c63c:	d514      	bpl.n	800c668 <_printf_i+0x1ac>
 800c63e:	07df      	lsls	r7, r3, #31
 800c640:	bf44      	itt	mi
 800c642:	f043 0320 	orrmi.w	r3, r3, #32
 800c646:	6023      	strmi	r3, [r4, #0]
 800c648:	b91e      	cbnz	r6, 800c652 <_printf_i+0x196>
 800c64a:	6823      	ldr	r3, [r4, #0]
 800c64c:	f023 0320 	bic.w	r3, r3, #32
 800c650:	6023      	str	r3, [r4, #0]
 800c652:	2310      	movs	r3, #16
 800c654:	e7b0      	b.n	800c5b8 <_printf_i+0xfc>
 800c656:	6823      	ldr	r3, [r4, #0]
 800c658:	f043 0320 	orr.w	r3, r3, #32
 800c65c:	6023      	str	r3, [r4, #0]
 800c65e:	2378      	movs	r3, #120	; 0x78
 800c660:	4828      	ldr	r0, [pc, #160]	; (800c704 <_printf_i+0x248>)
 800c662:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c666:	e7e3      	b.n	800c630 <_printf_i+0x174>
 800c668:	0659      	lsls	r1, r3, #25
 800c66a:	bf48      	it	mi
 800c66c:	b2b6      	uxthmi	r6, r6
 800c66e:	e7e6      	b.n	800c63e <_printf_i+0x182>
 800c670:	4615      	mov	r5, r2
 800c672:	e7bb      	b.n	800c5ec <_printf_i+0x130>
 800c674:	682b      	ldr	r3, [r5, #0]
 800c676:	6826      	ldr	r6, [r4, #0]
 800c678:	6961      	ldr	r1, [r4, #20]
 800c67a:	1d18      	adds	r0, r3, #4
 800c67c:	6028      	str	r0, [r5, #0]
 800c67e:	0635      	lsls	r5, r6, #24
 800c680:	681b      	ldr	r3, [r3, #0]
 800c682:	d501      	bpl.n	800c688 <_printf_i+0x1cc>
 800c684:	6019      	str	r1, [r3, #0]
 800c686:	e002      	b.n	800c68e <_printf_i+0x1d2>
 800c688:	0670      	lsls	r0, r6, #25
 800c68a:	d5fb      	bpl.n	800c684 <_printf_i+0x1c8>
 800c68c:	8019      	strh	r1, [r3, #0]
 800c68e:	2300      	movs	r3, #0
 800c690:	6123      	str	r3, [r4, #16]
 800c692:	4615      	mov	r5, r2
 800c694:	e7ba      	b.n	800c60c <_printf_i+0x150>
 800c696:	682b      	ldr	r3, [r5, #0]
 800c698:	1d1a      	adds	r2, r3, #4
 800c69a:	602a      	str	r2, [r5, #0]
 800c69c:	681d      	ldr	r5, [r3, #0]
 800c69e:	6862      	ldr	r2, [r4, #4]
 800c6a0:	2100      	movs	r1, #0
 800c6a2:	4628      	mov	r0, r5
 800c6a4:	f7f3 fd94 	bl	80001d0 <memchr>
 800c6a8:	b108      	cbz	r0, 800c6ae <_printf_i+0x1f2>
 800c6aa:	1b40      	subs	r0, r0, r5
 800c6ac:	6060      	str	r0, [r4, #4]
 800c6ae:	6863      	ldr	r3, [r4, #4]
 800c6b0:	6123      	str	r3, [r4, #16]
 800c6b2:	2300      	movs	r3, #0
 800c6b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c6b8:	e7a8      	b.n	800c60c <_printf_i+0x150>
 800c6ba:	6923      	ldr	r3, [r4, #16]
 800c6bc:	462a      	mov	r2, r5
 800c6be:	4649      	mov	r1, r9
 800c6c0:	4640      	mov	r0, r8
 800c6c2:	47d0      	blx	sl
 800c6c4:	3001      	adds	r0, #1
 800c6c6:	d0ab      	beq.n	800c620 <_printf_i+0x164>
 800c6c8:	6823      	ldr	r3, [r4, #0]
 800c6ca:	079b      	lsls	r3, r3, #30
 800c6cc:	d413      	bmi.n	800c6f6 <_printf_i+0x23a>
 800c6ce:	68e0      	ldr	r0, [r4, #12]
 800c6d0:	9b03      	ldr	r3, [sp, #12]
 800c6d2:	4298      	cmp	r0, r3
 800c6d4:	bfb8      	it	lt
 800c6d6:	4618      	movlt	r0, r3
 800c6d8:	e7a4      	b.n	800c624 <_printf_i+0x168>
 800c6da:	2301      	movs	r3, #1
 800c6dc:	4632      	mov	r2, r6
 800c6de:	4649      	mov	r1, r9
 800c6e0:	4640      	mov	r0, r8
 800c6e2:	47d0      	blx	sl
 800c6e4:	3001      	adds	r0, #1
 800c6e6:	d09b      	beq.n	800c620 <_printf_i+0x164>
 800c6e8:	3501      	adds	r5, #1
 800c6ea:	68e3      	ldr	r3, [r4, #12]
 800c6ec:	9903      	ldr	r1, [sp, #12]
 800c6ee:	1a5b      	subs	r3, r3, r1
 800c6f0:	42ab      	cmp	r3, r5
 800c6f2:	dcf2      	bgt.n	800c6da <_printf_i+0x21e>
 800c6f4:	e7eb      	b.n	800c6ce <_printf_i+0x212>
 800c6f6:	2500      	movs	r5, #0
 800c6f8:	f104 0619 	add.w	r6, r4, #25
 800c6fc:	e7f5      	b.n	800c6ea <_printf_i+0x22e>
 800c6fe:	bf00      	nop
 800c700:	0800dcf1 	.word	0x0800dcf1
 800c704:	0800dd02 	.word	0x0800dd02

0800c708 <iprintf>:
 800c708:	b40f      	push	{r0, r1, r2, r3}
 800c70a:	4b0a      	ldr	r3, [pc, #40]	; (800c734 <iprintf+0x2c>)
 800c70c:	b513      	push	{r0, r1, r4, lr}
 800c70e:	681c      	ldr	r4, [r3, #0]
 800c710:	b124      	cbz	r4, 800c71c <iprintf+0x14>
 800c712:	69a3      	ldr	r3, [r4, #24]
 800c714:	b913      	cbnz	r3, 800c71c <iprintf+0x14>
 800c716:	4620      	mov	r0, r4
 800c718:	f000 fb5c 	bl	800cdd4 <__sinit>
 800c71c:	ab05      	add	r3, sp, #20
 800c71e:	9a04      	ldr	r2, [sp, #16]
 800c720:	68a1      	ldr	r1, [r4, #8]
 800c722:	9301      	str	r3, [sp, #4]
 800c724:	4620      	mov	r0, r4
 800c726:	f7ff fd2b 	bl	800c180 <_vfiprintf_r>
 800c72a:	b002      	add	sp, #8
 800c72c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c730:	b004      	add	sp, #16
 800c732:	4770      	bx	lr
 800c734:	200000b0 	.word	0x200000b0

0800c738 <putchar>:
 800c738:	b538      	push	{r3, r4, r5, lr}
 800c73a:	4b08      	ldr	r3, [pc, #32]	; (800c75c <putchar+0x24>)
 800c73c:	681c      	ldr	r4, [r3, #0]
 800c73e:	4605      	mov	r5, r0
 800c740:	b124      	cbz	r4, 800c74c <putchar+0x14>
 800c742:	69a3      	ldr	r3, [r4, #24]
 800c744:	b913      	cbnz	r3, 800c74c <putchar+0x14>
 800c746:	4620      	mov	r0, r4
 800c748:	f000 fb44 	bl	800cdd4 <__sinit>
 800c74c:	68a2      	ldr	r2, [r4, #8]
 800c74e:	4629      	mov	r1, r5
 800c750:	4620      	mov	r0, r4
 800c752:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c756:	f000 be01 	b.w	800d35c <_putc_r>
 800c75a:	bf00      	nop
 800c75c:	200000b0 	.word	0x200000b0

0800c760 <_puts_r>:
 800c760:	b570      	push	{r4, r5, r6, lr}
 800c762:	460e      	mov	r6, r1
 800c764:	4605      	mov	r5, r0
 800c766:	b118      	cbz	r0, 800c770 <_puts_r+0x10>
 800c768:	6983      	ldr	r3, [r0, #24]
 800c76a:	b90b      	cbnz	r3, 800c770 <_puts_r+0x10>
 800c76c:	f000 fb32 	bl	800cdd4 <__sinit>
 800c770:	69ab      	ldr	r3, [r5, #24]
 800c772:	68ac      	ldr	r4, [r5, #8]
 800c774:	b913      	cbnz	r3, 800c77c <_puts_r+0x1c>
 800c776:	4628      	mov	r0, r5
 800c778:	f000 fb2c 	bl	800cdd4 <__sinit>
 800c77c:	4b2c      	ldr	r3, [pc, #176]	; (800c830 <_puts_r+0xd0>)
 800c77e:	429c      	cmp	r4, r3
 800c780:	d120      	bne.n	800c7c4 <_puts_r+0x64>
 800c782:	686c      	ldr	r4, [r5, #4]
 800c784:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c786:	07db      	lsls	r3, r3, #31
 800c788:	d405      	bmi.n	800c796 <_puts_r+0x36>
 800c78a:	89a3      	ldrh	r3, [r4, #12]
 800c78c:	0598      	lsls	r0, r3, #22
 800c78e:	d402      	bmi.n	800c796 <_puts_r+0x36>
 800c790:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c792:	f000 fbbd 	bl	800cf10 <__retarget_lock_acquire_recursive>
 800c796:	89a3      	ldrh	r3, [r4, #12]
 800c798:	0719      	lsls	r1, r3, #28
 800c79a:	d51d      	bpl.n	800c7d8 <_puts_r+0x78>
 800c79c:	6923      	ldr	r3, [r4, #16]
 800c79e:	b1db      	cbz	r3, 800c7d8 <_puts_r+0x78>
 800c7a0:	3e01      	subs	r6, #1
 800c7a2:	68a3      	ldr	r3, [r4, #8]
 800c7a4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c7a8:	3b01      	subs	r3, #1
 800c7aa:	60a3      	str	r3, [r4, #8]
 800c7ac:	bb39      	cbnz	r1, 800c7fe <_puts_r+0x9e>
 800c7ae:	2b00      	cmp	r3, #0
 800c7b0:	da38      	bge.n	800c824 <_puts_r+0xc4>
 800c7b2:	4622      	mov	r2, r4
 800c7b4:	210a      	movs	r1, #10
 800c7b6:	4628      	mov	r0, r5
 800c7b8:	f000 f92e 	bl	800ca18 <__swbuf_r>
 800c7bc:	3001      	adds	r0, #1
 800c7be:	d011      	beq.n	800c7e4 <_puts_r+0x84>
 800c7c0:	250a      	movs	r5, #10
 800c7c2:	e011      	b.n	800c7e8 <_puts_r+0x88>
 800c7c4:	4b1b      	ldr	r3, [pc, #108]	; (800c834 <_puts_r+0xd4>)
 800c7c6:	429c      	cmp	r4, r3
 800c7c8:	d101      	bne.n	800c7ce <_puts_r+0x6e>
 800c7ca:	68ac      	ldr	r4, [r5, #8]
 800c7cc:	e7da      	b.n	800c784 <_puts_r+0x24>
 800c7ce:	4b1a      	ldr	r3, [pc, #104]	; (800c838 <_puts_r+0xd8>)
 800c7d0:	429c      	cmp	r4, r3
 800c7d2:	bf08      	it	eq
 800c7d4:	68ec      	ldreq	r4, [r5, #12]
 800c7d6:	e7d5      	b.n	800c784 <_puts_r+0x24>
 800c7d8:	4621      	mov	r1, r4
 800c7da:	4628      	mov	r0, r5
 800c7dc:	f000 f96e 	bl	800cabc <__swsetup_r>
 800c7e0:	2800      	cmp	r0, #0
 800c7e2:	d0dd      	beq.n	800c7a0 <_puts_r+0x40>
 800c7e4:	f04f 35ff 	mov.w	r5, #4294967295
 800c7e8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c7ea:	07da      	lsls	r2, r3, #31
 800c7ec:	d405      	bmi.n	800c7fa <_puts_r+0x9a>
 800c7ee:	89a3      	ldrh	r3, [r4, #12]
 800c7f0:	059b      	lsls	r3, r3, #22
 800c7f2:	d402      	bmi.n	800c7fa <_puts_r+0x9a>
 800c7f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c7f6:	f000 fb8c 	bl	800cf12 <__retarget_lock_release_recursive>
 800c7fa:	4628      	mov	r0, r5
 800c7fc:	bd70      	pop	{r4, r5, r6, pc}
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	da04      	bge.n	800c80c <_puts_r+0xac>
 800c802:	69a2      	ldr	r2, [r4, #24]
 800c804:	429a      	cmp	r2, r3
 800c806:	dc06      	bgt.n	800c816 <_puts_r+0xb6>
 800c808:	290a      	cmp	r1, #10
 800c80a:	d004      	beq.n	800c816 <_puts_r+0xb6>
 800c80c:	6823      	ldr	r3, [r4, #0]
 800c80e:	1c5a      	adds	r2, r3, #1
 800c810:	6022      	str	r2, [r4, #0]
 800c812:	7019      	strb	r1, [r3, #0]
 800c814:	e7c5      	b.n	800c7a2 <_puts_r+0x42>
 800c816:	4622      	mov	r2, r4
 800c818:	4628      	mov	r0, r5
 800c81a:	f000 f8fd 	bl	800ca18 <__swbuf_r>
 800c81e:	3001      	adds	r0, #1
 800c820:	d1bf      	bne.n	800c7a2 <_puts_r+0x42>
 800c822:	e7df      	b.n	800c7e4 <_puts_r+0x84>
 800c824:	6823      	ldr	r3, [r4, #0]
 800c826:	250a      	movs	r5, #10
 800c828:	1c5a      	adds	r2, r3, #1
 800c82a:	6022      	str	r2, [r4, #0]
 800c82c:	701d      	strb	r5, [r3, #0]
 800c82e:	e7db      	b.n	800c7e8 <_puts_r+0x88>
 800c830:	0800dd34 	.word	0x0800dd34
 800c834:	0800dd54 	.word	0x0800dd54
 800c838:	0800dd14 	.word	0x0800dd14

0800c83c <puts>:
 800c83c:	4b02      	ldr	r3, [pc, #8]	; (800c848 <puts+0xc>)
 800c83e:	4601      	mov	r1, r0
 800c840:	6818      	ldr	r0, [r3, #0]
 800c842:	f7ff bf8d 	b.w	800c760 <_puts_r>
 800c846:	bf00      	nop
 800c848:	200000b0 	.word	0x200000b0

0800c84c <setvbuf>:
 800c84c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c850:	461d      	mov	r5, r3
 800c852:	4b5d      	ldr	r3, [pc, #372]	; (800c9c8 <setvbuf+0x17c>)
 800c854:	681f      	ldr	r7, [r3, #0]
 800c856:	4604      	mov	r4, r0
 800c858:	460e      	mov	r6, r1
 800c85a:	4690      	mov	r8, r2
 800c85c:	b127      	cbz	r7, 800c868 <setvbuf+0x1c>
 800c85e:	69bb      	ldr	r3, [r7, #24]
 800c860:	b913      	cbnz	r3, 800c868 <setvbuf+0x1c>
 800c862:	4638      	mov	r0, r7
 800c864:	f000 fab6 	bl	800cdd4 <__sinit>
 800c868:	4b58      	ldr	r3, [pc, #352]	; (800c9cc <setvbuf+0x180>)
 800c86a:	429c      	cmp	r4, r3
 800c86c:	d167      	bne.n	800c93e <setvbuf+0xf2>
 800c86e:	687c      	ldr	r4, [r7, #4]
 800c870:	f1b8 0f02 	cmp.w	r8, #2
 800c874:	d006      	beq.n	800c884 <setvbuf+0x38>
 800c876:	f1b8 0f01 	cmp.w	r8, #1
 800c87a:	f200 809f 	bhi.w	800c9bc <setvbuf+0x170>
 800c87e:	2d00      	cmp	r5, #0
 800c880:	f2c0 809c 	blt.w	800c9bc <setvbuf+0x170>
 800c884:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c886:	07db      	lsls	r3, r3, #31
 800c888:	d405      	bmi.n	800c896 <setvbuf+0x4a>
 800c88a:	89a3      	ldrh	r3, [r4, #12]
 800c88c:	0598      	lsls	r0, r3, #22
 800c88e:	d402      	bmi.n	800c896 <setvbuf+0x4a>
 800c890:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c892:	f000 fb3d 	bl	800cf10 <__retarget_lock_acquire_recursive>
 800c896:	4621      	mov	r1, r4
 800c898:	4638      	mov	r0, r7
 800c89a:	f000 fa07 	bl	800ccac <_fflush_r>
 800c89e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c8a0:	b141      	cbz	r1, 800c8b4 <setvbuf+0x68>
 800c8a2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c8a6:	4299      	cmp	r1, r3
 800c8a8:	d002      	beq.n	800c8b0 <setvbuf+0x64>
 800c8aa:	4638      	mov	r0, r7
 800c8ac:	f7ff fb62 	bl	800bf74 <_free_r>
 800c8b0:	2300      	movs	r3, #0
 800c8b2:	6363      	str	r3, [r4, #52]	; 0x34
 800c8b4:	2300      	movs	r3, #0
 800c8b6:	61a3      	str	r3, [r4, #24]
 800c8b8:	6063      	str	r3, [r4, #4]
 800c8ba:	89a3      	ldrh	r3, [r4, #12]
 800c8bc:	0619      	lsls	r1, r3, #24
 800c8be:	d503      	bpl.n	800c8c8 <setvbuf+0x7c>
 800c8c0:	6921      	ldr	r1, [r4, #16]
 800c8c2:	4638      	mov	r0, r7
 800c8c4:	f7ff fb56 	bl	800bf74 <_free_r>
 800c8c8:	89a3      	ldrh	r3, [r4, #12]
 800c8ca:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800c8ce:	f023 0303 	bic.w	r3, r3, #3
 800c8d2:	f1b8 0f02 	cmp.w	r8, #2
 800c8d6:	81a3      	strh	r3, [r4, #12]
 800c8d8:	d06c      	beq.n	800c9b4 <setvbuf+0x168>
 800c8da:	ab01      	add	r3, sp, #4
 800c8dc:	466a      	mov	r2, sp
 800c8de:	4621      	mov	r1, r4
 800c8e0:	4638      	mov	r0, r7
 800c8e2:	f000 fb17 	bl	800cf14 <__swhatbuf_r>
 800c8e6:	89a3      	ldrh	r3, [r4, #12]
 800c8e8:	4318      	orrs	r0, r3
 800c8ea:	81a0      	strh	r0, [r4, #12]
 800c8ec:	2d00      	cmp	r5, #0
 800c8ee:	d130      	bne.n	800c952 <setvbuf+0x106>
 800c8f0:	9d00      	ldr	r5, [sp, #0]
 800c8f2:	4628      	mov	r0, r5
 800c8f4:	f7ff fb2e 	bl	800bf54 <malloc>
 800c8f8:	4606      	mov	r6, r0
 800c8fa:	2800      	cmp	r0, #0
 800c8fc:	d155      	bne.n	800c9aa <setvbuf+0x15e>
 800c8fe:	f8dd 9000 	ldr.w	r9, [sp]
 800c902:	45a9      	cmp	r9, r5
 800c904:	d14a      	bne.n	800c99c <setvbuf+0x150>
 800c906:	f04f 35ff 	mov.w	r5, #4294967295
 800c90a:	2200      	movs	r2, #0
 800c90c:	60a2      	str	r2, [r4, #8]
 800c90e:	f104 0247 	add.w	r2, r4, #71	; 0x47
 800c912:	6022      	str	r2, [r4, #0]
 800c914:	6122      	str	r2, [r4, #16]
 800c916:	2201      	movs	r2, #1
 800c918:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c91c:	6162      	str	r2, [r4, #20]
 800c91e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c920:	f043 0302 	orr.w	r3, r3, #2
 800c924:	07d2      	lsls	r2, r2, #31
 800c926:	81a3      	strh	r3, [r4, #12]
 800c928:	d405      	bmi.n	800c936 <setvbuf+0xea>
 800c92a:	f413 7f00 	tst.w	r3, #512	; 0x200
 800c92e:	d102      	bne.n	800c936 <setvbuf+0xea>
 800c930:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c932:	f000 faee 	bl	800cf12 <__retarget_lock_release_recursive>
 800c936:	4628      	mov	r0, r5
 800c938:	b003      	add	sp, #12
 800c93a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c93e:	4b24      	ldr	r3, [pc, #144]	; (800c9d0 <setvbuf+0x184>)
 800c940:	429c      	cmp	r4, r3
 800c942:	d101      	bne.n	800c948 <setvbuf+0xfc>
 800c944:	68bc      	ldr	r4, [r7, #8]
 800c946:	e793      	b.n	800c870 <setvbuf+0x24>
 800c948:	4b22      	ldr	r3, [pc, #136]	; (800c9d4 <setvbuf+0x188>)
 800c94a:	429c      	cmp	r4, r3
 800c94c:	bf08      	it	eq
 800c94e:	68fc      	ldreq	r4, [r7, #12]
 800c950:	e78e      	b.n	800c870 <setvbuf+0x24>
 800c952:	2e00      	cmp	r6, #0
 800c954:	d0cd      	beq.n	800c8f2 <setvbuf+0xa6>
 800c956:	69bb      	ldr	r3, [r7, #24]
 800c958:	b913      	cbnz	r3, 800c960 <setvbuf+0x114>
 800c95a:	4638      	mov	r0, r7
 800c95c:	f000 fa3a 	bl	800cdd4 <__sinit>
 800c960:	f1b8 0f01 	cmp.w	r8, #1
 800c964:	bf08      	it	eq
 800c966:	89a3      	ldrheq	r3, [r4, #12]
 800c968:	6026      	str	r6, [r4, #0]
 800c96a:	bf04      	itt	eq
 800c96c:	f043 0301 	orreq.w	r3, r3, #1
 800c970:	81a3      	strheq	r3, [r4, #12]
 800c972:	89a2      	ldrh	r2, [r4, #12]
 800c974:	f012 0308 	ands.w	r3, r2, #8
 800c978:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800c97c:	d01c      	beq.n	800c9b8 <setvbuf+0x16c>
 800c97e:	07d3      	lsls	r3, r2, #31
 800c980:	bf41      	itttt	mi
 800c982:	2300      	movmi	r3, #0
 800c984:	426d      	negmi	r5, r5
 800c986:	60a3      	strmi	r3, [r4, #8]
 800c988:	61a5      	strmi	r5, [r4, #24]
 800c98a:	bf58      	it	pl
 800c98c:	60a5      	strpl	r5, [r4, #8]
 800c98e:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800c990:	f015 0501 	ands.w	r5, r5, #1
 800c994:	d115      	bne.n	800c9c2 <setvbuf+0x176>
 800c996:	f412 7f00 	tst.w	r2, #512	; 0x200
 800c99a:	e7c8      	b.n	800c92e <setvbuf+0xe2>
 800c99c:	4648      	mov	r0, r9
 800c99e:	f7ff fad9 	bl	800bf54 <malloc>
 800c9a2:	4606      	mov	r6, r0
 800c9a4:	2800      	cmp	r0, #0
 800c9a6:	d0ae      	beq.n	800c906 <setvbuf+0xba>
 800c9a8:	464d      	mov	r5, r9
 800c9aa:	89a3      	ldrh	r3, [r4, #12]
 800c9ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c9b0:	81a3      	strh	r3, [r4, #12]
 800c9b2:	e7d0      	b.n	800c956 <setvbuf+0x10a>
 800c9b4:	2500      	movs	r5, #0
 800c9b6:	e7a8      	b.n	800c90a <setvbuf+0xbe>
 800c9b8:	60a3      	str	r3, [r4, #8]
 800c9ba:	e7e8      	b.n	800c98e <setvbuf+0x142>
 800c9bc:	f04f 35ff 	mov.w	r5, #4294967295
 800c9c0:	e7b9      	b.n	800c936 <setvbuf+0xea>
 800c9c2:	2500      	movs	r5, #0
 800c9c4:	e7b7      	b.n	800c936 <setvbuf+0xea>
 800c9c6:	bf00      	nop
 800c9c8:	200000b0 	.word	0x200000b0
 800c9cc:	0800dd34 	.word	0x0800dd34
 800c9d0:	0800dd54 	.word	0x0800dd54
 800c9d4:	0800dd14 	.word	0x0800dd14

0800c9d8 <siprintf>:
 800c9d8:	b40e      	push	{r1, r2, r3}
 800c9da:	b500      	push	{lr}
 800c9dc:	b09c      	sub	sp, #112	; 0x70
 800c9de:	ab1d      	add	r3, sp, #116	; 0x74
 800c9e0:	9002      	str	r0, [sp, #8]
 800c9e2:	9006      	str	r0, [sp, #24]
 800c9e4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800c9e8:	4809      	ldr	r0, [pc, #36]	; (800ca10 <siprintf+0x38>)
 800c9ea:	9107      	str	r1, [sp, #28]
 800c9ec:	9104      	str	r1, [sp, #16]
 800c9ee:	4909      	ldr	r1, [pc, #36]	; (800ca14 <siprintf+0x3c>)
 800c9f0:	f853 2b04 	ldr.w	r2, [r3], #4
 800c9f4:	9105      	str	r1, [sp, #20]
 800c9f6:	6800      	ldr	r0, [r0, #0]
 800c9f8:	9301      	str	r3, [sp, #4]
 800c9fa:	a902      	add	r1, sp, #8
 800c9fc:	f000 fbae 	bl	800d15c <_svfiprintf_r>
 800ca00:	9b02      	ldr	r3, [sp, #8]
 800ca02:	2200      	movs	r2, #0
 800ca04:	701a      	strb	r2, [r3, #0]
 800ca06:	b01c      	add	sp, #112	; 0x70
 800ca08:	f85d eb04 	ldr.w	lr, [sp], #4
 800ca0c:	b003      	add	sp, #12
 800ca0e:	4770      	bx	lr
 800ca10:	200000b0 	.word	0x200000b0
 800ca14:	ffff0208 	.word	0xffff0208

0800ca18 <__swbuf_r>:
 800ca18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca1a:	460e      	mov	r6, r1
 800ca1c:	4614      	mov	r4, r2
 800ca1e:	4605      	mov	r5, r0
 800ca20:	b118      	cbz	r0, 800ca2a <__swbuf_r+0x12>
 800ca22:	6983      	ldr	r3, [r0, #24]
 800ca24:	b90b      	cbnz	r3, 800ca2a <__swbuf_r+0x12>
 800ca26:	f000 f9d5 	bl	800cdd4 <__sinit>
 800ca2a:	4b21      	ldr	r3, [pc, #132]	; (800cab0 <__swbuf_r+0x98>)
 800ca2c:	429c      	cmp	r4, r3
 800ca2e:	d12b      	bne.n	800ca88 <__swbuf_r+0x70>
 800ca30:	686c      	ldr	r4, [r5, #4]
 800ca32:	69a3      	ldr	r3, [r4, #24]
 800ca34:	60a3      	str	r3, [r4, #8]
 800ca36:	89a3      	ldrh	r3, [r4, #12]
 800ca38:	071a      	lsls	r2, r3, #28
 800ca3a:	d52f      	bpl.n	800ca9c <__swbuf_r+0x84>
 800ca3c:	6923      	ldr	r3, [r4, #16]
 800ca3e:	b36b      	cbz	r3, 800ca9c <__swbuf_r+0x84>
 800ca40:	6923      	ldr	r3, [r4, #16]
 800ca42:	6820      	ldr	r0, [r4, #0]
 800ca44:	1ac0      	subs	r0, r0, r3
 800ca46:	6963      	ldr	r3, [r4, #20]
 800ca48:	b2f6      	uxtb	r6, r6
 800ca4a:	4283      	cmp	r3, r0
 800ca4c:	4637      	mov	r7, r6
 800ca4e:	dc04      	bgt.n	800ca5a <__swbuf_r+0x42>
 800ca50:	4621      	mov	r1, r4
 800ca52:	4628      	mov	r0, r5
 800ca54:	f000 f92a 	bl	800ccac <_fflush_r>
 800ca58:	bb30      	cbnz	r0, 800caa8 <__swbuf_r+0x90>
 800ca5a:	68a3      	ldr	r3, [r4, #8]
 800ca5c:	3b01      	subs	r3, #1
 800ca5e:	60a3      	str	r3, [r4, #8]
 800ca60:	6823      	ldr	r3, [r4, #0]
 800ca62:	1c5a      	adds	r2, r3, #1
 800ca64:	6022      	str	r2, [r4, #0]
 800ca66:	701e      	strb	r6, [r3, #0]
 800ca68:	6963      	ldr	r3, [r4, #20]
 800ca6a:	3001      	adds	r0, #1
 800ca6c:	4283      	cmp	r3, r0
 800ca6e:	d004      	beq.n	800ca7a <__swbuf_r+0x62>
 800ca70:	89a3      	ldrh	r3, [r4, #12]
 800ca72:	07db      	lsls	r3, r3, #31
 800ca74:	d506      	bpl.n	800ca84 <__swbuf_r+0x6c>
 800ca76:	2e0a      	cmp	r6, #10
 800ca78:	d104      	bne.n	800ca84 <__swbuf_r+0x6c>
 800ca7a:	4621      	mov	r1, r4
 800ca7c:	4628      	mov	r0, r5
 800ca7e:	f000 f915 	bl	800ccac <_fflush_r>
 800ca82:	b988      	cbnz	r0, 800caa8 <__swbuf_r+0x90>
 800ca84:	4638      	mov	r0, r7
 800ca86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ca88:	4b0a      	ldr	r3, [pc, #40]	; (800cab4 <__swbuf_r+0x9c>)
 800ca8a:	429c      	cmp	r4, r3
 800ca8c:	d101      	bne.n	800ca92 <__swbuf_r+0x7a>
 800ca8e:	68ac      	ldr	r4, [r5, #8]
 800ca90:	e7cf      	b.n	800ca32 <__swbuf_r+0x1a>
 800ca92:	4b09      	ldr	r3, [pc, #36]	; (800cab8 <__swbuf_r+0xa0>)
 800ca94:	429c      	cmp	r4, r3
 800ca96:	bf08      	it	eq
 800ca98:	68ec      	ldreq	r4, [r5, #12]
 800ca9a:	e7ca      	b.n	800ca32 <__swbuf_r+0x1a>
 800ca9c:	4621      	mov	r1, r4
 800ca9e:	4628      	mov	r0, r5
 800caa0:	f000 f80c 	bl	800cabc <__swsetup_r>
 800caa4:	2800      	cmp	r0, #0
 800caa6:	d0cb      	beq.n	800ca40 <__swbuf_r+0x28>
 800caa8:	f04f 37ff 	mov.w	r7, #4294967295
 800caac:	e7ea      	b.n	800ca84 <__swbuf_r+0x6c>
 800caae:	bf00      	nop
 800cab0:	0800dd34 	.word	0x0800dd34
 800cab4:	0800dd54 	.word	0x0800dd54
 800cab8:	0800dd14 	.word	0x0800dd14

0800cabc <__swsetup_r>:
 800cabc:	4b32      	ldr	r3, [pc, #200]	; (800cb88 <__swsetup_r+0xcc>)
 800cabe:	b570      	push	{r4, r5, r6, lr}
 800cac0:	681d      	ldr	r5, [r3, #0]
 800cac2:	4606      	mov	r6, r0
 800cac4:	460c      	mov	r4, r1
 800cac6:	b125      	cbz	r5, 800cad2 <__swsetup_r+0x16>
 800cac8:	69ab      	ldr	r3, [r5, #24]
 800caca:	b913      	cbnz	r3, 800cad2 <__swsetup_r+0x16>
 800cacc:	4628      	mov	r0, r5
 800cace:	f000 f981 	bl	800cdd4 <__sinit>
 800cad2:	4b2e      	ldr	r3, [pc, #184]	; (800cb8c <__swsetup_r+0xd0>)
 800cad4:	429c      	cmp	r4, r3
 800cad6:	d10f      	bne.n	800caf8 <__swsetup_r+0x3c>
 800cad8:	686c      	ldr	r4, [r5, #4]
 800cada:	89a3      	ldrh	r3, [r4, #12]
 800cadc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cae0:	0719      	lsls	r1, r3, #28
 800cae2:	d42c      	bmi.n	800cb3e <__swsetup_r+0x82>
 800cae4:	06dd      	lsls	r5, r3, #27
 800cae6:	d411      	bmi.n	800cb0c <__swsetup_r+0x50>
 800cae8:	2309      	movs	r3, #9
 800caea:	6033      	str	r3, [r6, #0]
 800caec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800caf0:	81a3      	strh	r3, [r4, #12]
 800caf2:	f04f 30ff 	mov.w	r0, #4294967295
 800caf6:	e03e      	b.n	800cb76 <__swsetup_r+0xba>
 800caf8:	4b25      	ldr	r3, [pc, #148]	; (800cb90 <__swsetup_r+0xd4>)
 800cafa:	429c      	cmp	r4, r3
 800cafc:	d101      	bne.n	800cb02 <__swsetup_r+0x46>
 800cafe:	68ac      	ldr	r4, [r5, #8]
 800cb00:	e7eb      	b.n	800cada <__swsetup_r+0x1e>
 800cb02:	4b24      	ldr	r3, [pc, #144]	; (800cb94 <__swsetup_r+0xd8>)
 800cb04:	429c      	cmp	r4, r3
 800cb06:	bf08      	it	eq
 800cb08:	68ec      	ldreq	r4, [r5, #12]
 800cb0a:	e7e6      	b.n	800cada <__swsetup_r+0x1e>
 800cb0c:	0758      	lsls	r0, r3, #29
 800cb0e:	d512      	bpl.n	800cb36 <__swsetup_r+0x7a>
 800cb10:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cb12:	b141      	cbz	r1, 800cb26 <__swsetup_r+0x6a>
 800cb14:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cb18:	4299      	cmp	r1, r3
 800cb1a:	d002      	beq.n	800cb22 <__swsetup_r+0x66>
 800cb1c:	4630      	mov	r0, r6
 800cb1e:	f7ff fa29 	bl	800bf74 <_free_r>
 800cb22:	2300      	movs	r3, #0
 800cb24:	6363      	str	r3, [r4, #52]	; 0x34
 800cb26:	89a3      	ldrh	r3, [r4, #12]
 800cb28:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800cb2c:	81a3      	strh	r3, [r4, #12]
 800cb2e:	2300      	movs	r3, #0
 800cb30:	6063      	str	r3, [r4, #4]
 800cb32:	6923      	ldr	r3, [r4, #16]
 800cb34:	6023      	str	r3, [r4, #0]
 800cb36:	89a3      	ldrh	r3, [r4, #12]
 800cb38:	f043 0308 	orr.w	r3, r3, #8
 800cb3c:	81a3      	strh	r3, [r4, #12]
 800cb3e:	6923      	ldr	r3, [r4, #16]
 800cb40:	b94b      	cbnz	r3, 800cb56 <__swsetup_r+0x9a>
 800cb42:	89a3      	ldrh	r3, [r4, #12]
 800cb44:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800cb48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cb4c:	d003      	beq.n	800cb56 <__swsetup_r+0x9a>
 800cb4e:	4621      	mov	r1, r4
 800cb50:	4630      	mov	r0, r6
 800cb52:	f000 fa05 	bl	800cf60 <__smakebuf_r>
 800cb56:	89a0      	ldrh	r0, [r4, #12]
 800cb58:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cb5c:	f010 0301 	ands.w	r3, r0, #1
 800cb60:	d00a      	beq.n	800cb78 <__swsetup_r+0xbc>
 800cb62:	2300      	movs	r3, #0
 800cb64:	60a3      	str	r3, [r4, #8]
 800cb66:	6963      	ldr	r3, [r4, #20]
 800cb68:	425b      	negs	r3, r3
 800cb6a:	61a3      	str	r3, [r4, #24]
 800cb6c:	6923      	ldr	r3, [r4, #16]
 800cb6e:	b943      	cbnz	r3, 800cb82 <__swsetup_r+0xc6>
 800cb70:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800cb74:	d1ba      	bne.n	800caec <__swsetup_r+0x30>
 800cb76:	bd70      	pop	{r4, r5, r6, pc}
 800cb78:	0781      	lsls	r1, r0, #30
 800cb7a:	bf58      	it	pl
 800cb7c:	6963      	ldrpl	r3, [r4, #20]
 800cb7e:	60a3      	str	r3, [r4, #8]
 800cb80:	e7f4      	b.n	800cb6c <__swsetup_r+0xb0>
 800cb82:	2000      	movs	r0, #0
 800cb84:	e7f7      	b.n	800cb76 <__swsetup_r+0xba>
 800cb86:	bf00      	nop
 800cb88:	200000b0 	.word	0x200000b0
 800cb8c:	0800dd34 	.word	0x0800dd34
 800cb90:	0800dd54 	.word	0x0800dd54
 800cb94:	0800dd14 	.word	0x0800dd14

0800cb98 <abort>:
 800cb98:	b508      	push	{r3, lr}
 800cb9a:	2006      	movs	r0, #6
 800cb9c:	f000 fc4e 	bl	800d43c <raise>
 800cba0:	2001      	movs	r0, #1
 800cba2:	f7f4 ff07 	bl	80019b4 <_exit>
	...

0800cba8 <__sflush_r>:
 800cba8:	898a      	ldrh	r2, [r1, #12]
 800cbaa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cbac:	4605      	mov	r5, r0
 800cbae:	0710      	lsls	r0, r2, #28
 800cbb0:	460c      	mov	r4, r1
 800cbb2:	d457      	bmi.n	800cc64 <__sflush_r+0xbc>
 800cbb4:	684b      	ldr	r3, [r1, #4]
 800cbb6:	2b00      	cmp	r3, #0
 800cbb8:	dc04      	bgt.n	800cbc4 <__sflush_r+0x1c>
 800cbba:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800cbbc:	2b00      	cmp	r3, #0
 800cbbe:	dc01      	bgt.n	800cbc4 <__sflush_r+0x1c>
 800cbc0:	2000      	movs	r0, #0
 800cbc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cbc4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cbc6:	2e00      	cmp	r6, #0
 800cbc8:	d0fa      	beq.n	800cbc0 <__sflush_r+0x18>
 800cbca:	2300      	movs	r3, #0
 800cbcc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800cbd0:	682f      	ldr	r7, [r5, #0]
 800cbd2:	602b      	str	r3, [r5, #0]
 800cbd4:	d032      	beq.n	800cc3c <__sflush_r+0x94>
 800cbd6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800cbd8:	89a3      	ldrh	r3, [r4, #12]
 800cbda:	075a      	lsls	r2, r3, #29
 800cbdc:	d505      	bpl.n	800cbea <__sflush_r+0x42>
 800cbde:	6863      	ldr	r3, [r4, #4]
 800cbe0:	1ac0      	subs	r0, r0, r3
 800cbe2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800cbe4:	b10b      	cbz	r3, 800cbea <__sflush_r+0x42>
 800cbe6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800cbe8:	1ac0      	subs	r0, r0, r3
 800cbea:	2300      	movs	r3, #0
 800cbec:	4602      	mov	r2, r0
 800cbee:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cbf0:	6a21      	ldr	r1, [r4, #32]
 800cbf2:	4628      	mov	r0, r5
 800cbf4:	47b0      	blx	r6
 800cbf6:	1c43      	adds	r3, r0, #1
 800cbf8:	89a3      	ldrh	r3, [r4, #12]
 800cbfa:	d106      	bne.n	800cc0a <__sflush_r+0x62>
 800cbfc:	6829      	ldr	r1, [r5, #0]
 800cbfe:	291d      	cmp	r1, #29
 800cc00:	d82c      	bhi.n	800cc5c <__sflush_r+0xb4>
 800cc02:	4a29      	ldr	r2, [pc, #164]	; (800cca8 <__sflush_r+0x100>)
 800cc04:	40ca      	lsrs	r2, r1
 800cc06:	07d6      	lsls	r6, r2, #31
 800cc08:	d528      	bpl.n	800cc5c <__sflush_r+0xb4>
 800cc0a:	2200      	movs	r2, #0
 800cc0c:	6062      	str	r2, [r4, #4]
 800cc0e:	04d9      	lsls	r1, r3, #19
 800cc10:	6922      	ldr	r2, [r4, #16]
 800cc12:	6022      	str	r2, [r4, #0]
 800cc14:	d504      	bpl.n	800cc20 <__sflush_r+0x78>
 800cc16:	1c42      	adds	r2, r0, #1
 800cc18:	d101      	bne.n	800cc1e <__sflush_r+0x76>
 800cc1a:	682b      	ldr	r3, [r5, #0]
 800cc1c:	b903      	cbnz	r3, 800cc20 <__sflush_r+0x78>
 800cc1e:	6560      	str	r0, [r4, #84]	; 0x54
 800cc20:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cc22:	602f      	str	r7, [r5, #0]
 800cc24:	2900      	cmp	r1, #0
 800cc26:	d0cb      	beq.n	800cbc0 <__sflush_r+0x18>
 800cc28:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cc2c:	4299      	cmp	r1, r3
 800cc2e:	d002      	beq.n	800cc36 <__sflush_r+0x8e>
 800cc30:	4628      	mov	r0, r5
 800cc32:	f7ff f99f 	bl	800bf74 <_free_r>
 800cc36:	2000      	movs	r0, #0
 800cc38:	6360      	str	r0, [r4, #52]	; 0x34
 800cc3a:	e7c2      	b.n	800cbc2 <__sflush_r+0x1a>
 800cc3c:	6a21      	ldr	r1, [r4, #32]
 800cc3e:	2301      	movs	r3, #1
 800cc40:	4628      	mov	r0, r5
 800cc42:	47b0      	blx	r6
 800cc44:	1c41      	adds	r1, r0, #1
 800cc46:	d1c7      	bne.n	800cbd8 <__sflush_r+0x30>
 800cc48:	682b      	ldr	r3, [r5, #0]
 800cc4a:	2b00      	cmp	r3, #0
 800cc4c:	d0c4      	beq.n	800cbd8 <__sflush_r+0x30>
 800cc4e:	2b1d      	cmp	r3, #29
 800cc50:	d001      	beq.n	800cc56 <__sflush_r+0xae>
 800cc52:	2b16      	cmp	r3, #22
 800cc54:	d101      	bne.n	800cc5a <__sflush_r+0xb2>
 800cc56:	602f      	str	r7, [r5, #0]
 800cc58:	e7b2      	b.n	800cbc0 <__sflush_r+0x18>
 800cc5a:	89a3      	ldrh	r3, [r4, #12]
 800cc5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cc60:	81a3      	strh	r3, [r4, #12]
 800cc62:	e7ae      	b.n	800cbc2 <__sflush_r+0x1a>
 800cc64:	690f      	ldr	r7, [r1, #16]
 800cc66:	2f00      	cmp	r7, #0
 800cc68:	d0aa      	beq.n	800cbc0 <__sflush_r+0x18>
 800cc6a:	0793      	lsls	r3, r2, #30
 800cc6c:	680e      	ldr	r6, [r1, #0]
 800cc6e:	bf08      	it	eq
 800cc70:	694b      	ldreq	r3, [r1, #20]
 800cc72:	600f      	str	r7, [r1, #0]
 800cc74:	bf18      	it	ne
 800cc76:	2300      	movne	r3, #0
 800cc78:	1bf6      	subs	r6, r6, r7
 800cc7a:	608b      	str	r3, [r1, #8]
 800cc7c:	2e00      	cmp	r6, #0
 800cc7e:	dd9f      	ble.n	800cbc0 <__sflush_r+0x18>
 800cc80:	6a21      	ldr	r1, [r4, #32]
 800cc82:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800cc86:	4633      	mov	r3, r6
 800cc88:	463a      	mov	r2, r7
 800cc8a:	4628      	mov	r0, r5
 800cc8c:	47e0      	blx	ip
 800cc8e:	2800      	cmp	r0, #0
 800cc90:	dc06      	bgt.n	800cca0 <__sflush_r+0xf8>
 800cc92:	89a3      	ldrh	r3, [r4, #12]
 800cc94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cc98:	81a3      	strh	r3, [r4, #12]
 800cc9a:	f04f 30ff 	mov.w	r0, #4294967295
 800cc9e:	e790      	b.n	800cbc2 <__sflush_r+0x1a>
 800cca0:	4407      	add	r7, r0
 800cca2:	1a36      	subs	r6, r6, r0
 800cca4:	e7ea      	b.n	800cc7c <__sflush_r+0xd4>
 800cca6:	bf00      	nop
 800cca8:	20400001 	.word	0x20400001

0800ccac <_fflush_r>:
 800ccac:	b538      	push	{r3, r4, r5, lr}
 800ccae:	690b      	ldr	r3, [r1, #16]
 800ccb0:	4605      	mov	r5, r0
 800ccb2:	460c      	mov	r4, r1
 800ccb4:	b913      	cbnz	r3, 800ccbc <_fflush_r+0x10>
 800ccb6:	2500      	movs	r5, #0
 800ccb8:	4628      	mov	r0, r5
 800ccba:	bd38      	pop	{r3, r4, r5, pc}
 800ccbc:	b118      	cbz	r0, 800ccc6 <_fflush_r+0x1a>
 800ccbe:	6983      	ldr	r3, [r0, #24]
 800ccc0:	b90b      	cbnz	r3, 800ccc6 <_fflush_r+0x1a>
 800ccc2:	f000 f887 	bl	800cdd4 <__sinit>
 800ccc6:	4b14      	ldr	r3, [pc, #80]	; (800cd18 <_fflush_r+0x6c>)
 800ccc8:	429c      	cmp	r4, r3
 800ccca:	d11b      	bne.n	800cd04 <_fflush_r+0x58>
 800cccc:	686c      	ldr	r4, [r5, #4]
 800ccce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d0ef      	beq.n	800ccb6 <_fflush_r+0xa>
 800ccd6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ccd8:	07d0      	lsls	r0, r2, #31
 800ccda:	d404      	bmi.n	800cce6 <_fflush_r+0x3a>
 800ccdc:	0599      	lsls	r1, r3, #22
 800ccde:	d402      	bmi.n	800cce6 <_fflush_r+0x3a>
 800cce0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cce2:	f000 f915 	bl	800cf10 <__retarget_lock_acquire_recursive>
 800cce6:	4628      	mov	r0, r5
 800cce8:	4621      	mov	r1, r4
 800ccea:	f7ff ff5d 	bl	800cba8 <__sflush_r>
 800ccee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ccf0:	07da      	lsls	r2, r3, #31
 800ccf2:	4605      	mov	r5, r0
 800ccf4:	d4e0      	bmi.n	800ccb8 <_fflush_r+0xc>
 800ccf6:	89a3      	ldrh	r3, [r4, #12]
 800ccf8:	059b      	lsls	r3, r3, #22
 800ccfa:	d4dd      	bmi.n	800ccb8 <_fflush_r+0xc>
 800ccfc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ccfe:	f000 f908 	bl	800cf12 <__retarget_lock_release_recursive>
 800cd02:	e7d9      	b.n	800ccb8 <_fflush_r+0xc>
 800cd04:	4b05      	ldr	r3, [pc, #20]	; (800cd1c <_fflush_r+0x70>)
 800cd06:	429c      	cmp	r4, r3
 800cd08:	d101      	bne.n	800cd0e <_fflush_r+0x62>
 800cd0a:	68ac      	ldr	r4, [r5, #8]
 800cd0c:	e7df      	b.n	800ccce <_fflush_r+0x22>
 800cd0e:	4b04      	ldr	r3, [pc, #16]	; (800cd20 <_fflush_r+0x74>)
 800cd10:	429c      	cmp	r4, r3
 800cd12:	bf08      	it	eq
 800cd14:	68ec      	ldreq	r4, [r5, #12]
 800cd16:	e7da      	b.n	800ccce <_fflush_r+0x22>
 800cd18:	0800dd34 	.word	0x0800dd34
 800cd1c:	0800dd54 	.word	0x0800dd54
 800cd20:	0800dd14 	.word	0x0800dd14

0800cd24 <std>:
 800cd24:	2300      	movs	r3, #0
 800cd26:	b510      	push	{r4, lr}
 800cd28:	4604      	mov	r4, r0
 800cd2a:	e9c0 3300 	strd	r3, r3, [r0]
 800cd2e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cd32:	6083      	str	r3, [r0, #8]
 800cd34:	8181      	strh	r1, [r0, #12]
 800cd36:	6643      	str	r3, [r0, #100]	; 0x64
 800cd38:	81c2      	strh	r2, [r0, #14]
 800cd3a:	6183      	str	r3, [r0, #24]
 800cd3c:	4619      	mov	r1, r3
 800cd3e:	2208      	movs	r2, #8
 800cd40:	305c      	adds	r0, #92	; 0x5c
 800cd42:	f7ff f90f 	bl	800bf64 <memset>
 800cd46:	4b05      	ldr	r3, [pc, #20]	; (800cd5c <std+0x38>)
 800cd48:	6263      	str	r3, [r4, #36]	; 0x24
 800cd4a:	4b05      	ldr	r3, [pc, #20]	; (800cd60 <std+0x3c>)
 800cd4c:	62a3      	str	r3, [r4, #40]	; 0x28
 800cd4e:	4b05      	ldr	r3, [pc, #20]	; (800cd64 <std+0x40>)
 800cd50:	62e3      	str	r3, [r4, #44]	; 0x2c
 800cd52:	4b05      	ldr	r3, [pc, #20]	; (800cd68 <std+0x44>)
 800cd54:	6224      	str	r4, [r4, #32]
 800cd56:	6323      	str	r3, [r4, #48]	; 0x30
 800cd58:	bd10      	pop	{r4, pc}
 800cd5a:	bf00      	nop
 800cd5c:	0800d475 	.word	0x0800d475
 800cd60:	0800d497 	.word	0x0800d497
 800cd64:	0800d4cf 	.word	0x0800d4cf
 800cd68:	0800d4f3 	.word	0x0800d4f3

0800cd6c <_cleanup_r>:
 800cd6c:	4901      	ldr	r1, [pc, #4]	; (800cd74 <_cleanup_r+0x8>)
 800cd6e:	f000 b8af 	b.w	800ced0 <_fwalk_reent>
 800cd72:	bf00      	nop
 800cd74:	0800ccad 	.word	0x0800ccad

0800cd78 <__sfmoreglue>:
 800cd78:	b570      	push	{r4, r5, r6, lr}
 800cd7a:	2268      	movs	r2, #104	; 0x68
 800cd7c:	1e4d      	subs	r5, r1, #1
 800cd7e:	4355      	muls	r5, r2
 800cd80:	460e      	mov	r6, r1
 800cd82:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800cd86:	f7ff f95f 	bl	800c048 <_malloc_r>
 800cd8a:	4604      	mov	r4, r0
 800cd8c:	b140      	cbz	r0, 800cda0 <__sfmoreglue+0x28>
 800cd8e:	2100      	movs	r1, #0
 800cd90:	e9c0 1600 	strd	r1, r6, [r0]
 800cd94:	300c      	adds	r0, #12
 800cd96:	60a0      	str	r0, [r4, #8]
 800cd98:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800cd9c:	f7ff f8e2 	bl	800bf64 <memset>
 800cda0:	4620      	mov	r0, r4
 800cda2:	bd70      	pop	{r4, r5, r6, pc}

0800cda4 <__sfp_lock_acquire>:
 800cda4:	4801      	ldr	r0, [pc, #4]	; (800cdac <__sfp_lock_acquire+0x8>)
 800cda6:	f000 b8b3 	b.w	800cf10 <__retarget_lock_acquire_recursive>
 800cdaa:	bf00      	nop
 800cdac:	20009e45 	.word	0x20009e45

0800cdb0 <__sfp_lock_release>:
 800cdb0:	4801      	ldr	r0, [pc, #4]	; (800cdb8 <__sfp_lock_release+0x8>)
 800cdb2:	f000 b8ae 	b.w	800cf12 <__retarget_lock_release_recursive>
 800cdb6:	bf00      	nop
 800cdb8:	20009e45 	.word	0x20009e45

0800cdbc <__sinit_lock_acquire>:
 800cdbc:	4801      	ldr	r0, [pc, #4]	; (800cdc4 <__sinit_lock_acquire+0x8>)
 800cdbe:	f000 b8a7 	b.w	800cf10 <__retarget_lock_acquire_recursive>
 800cdc2:	bf00      	nop
 800cdc4:	20009e46 	.word	0x20009e46

0800cdc8 <__sinit_lock_release>:
 800cdc8:	4801      	ldr	r0, [pc, #4]	; (800cdd0 <__sinit_lock_release+0x8>)
 800cdca:	f000 b8a2 	b.w	800cf12 <__retarget_lock_release_recursive>
 800cdce:	bf00      	nop
 800cdd0:	20009e46 	.word	0x20009e46

0800cdd4 <__sinit>:
 800cdd4:	b510      	push	{r4, lr}
 800cdd6:	4604      	mov	r4, r0
 800cdd8:	f7ff fff0 	bl	800cdbc <__sinit_lock_acquire>
 800cddc:	69a3      	ldr	r3, [r4, #24]
 800cdde:	b11b      	cbz	r3, 800cde8 <__sinit+0x14>
 800cde0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cde4:	f7ff bff0 	b.w	800cdc8 <__sinit_lock_release>
 800cde8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800cdec:	6523      	str	r3, [r4, #80]	; 0x50
 800cdee:	4b13      	ldr	r3, [pc, #76]	; (800ce3c <__sinit+0x68>)
 800cdf0:	4a13      	ldr	r2, [pc, #76]	; (800ce40 <__sinit+0x6c>)
 800cdf2:	681b      	ldr	r3, [r3, #0]
 800cdf4:	62a2      	str	r2, [r4, #40]	; 0x28
 800cdf6:	42a3      	cmp	r3, r4
 800cdf8:	bf04      	itt	eq
 800cdfa:	2301      	moveq	r3, #1
 800cdfc:	61a3      	streq	r3, [r4, #24]
 800cdfe:	4620      	mov	r0, r4
 800ce00:	f000 f820 	bl	800ce44 <__sfp>
 800ce04:	6060      	str	r0, [r4, #4]
 800ce06:	4620      	mov	r0, r4
 800ce08:	f000 f81c 	bl	800ce44 <__sfp>
 800ce0c:	60a0      	str	r0, [r4, #8]
 800ce0e:	4620      	mov	r0, r4
 800ce10:	f000 f818 	bl	800ce44 <__sfp>
 800ce14:	2200      	movs	r2, #0
 800ce16:	60e0      	str	r0, [r4, #12]
 800ce18:	2104      	movs	r1, #4
 800ce1a:	6860      	ldr	r0, [r4, #4]
 800ce1c:	f7ff ff82 	bl	800cd24 <std>
 800ce20:	68a0      	ldr	r0, [r4, #8]
 800ce22:	2201      	movs	r2, #1
 800ce24:	2109      	movs	r1, #9
 800ce26:	f7ff ff7d 	bl	800cd24 <std>
 800ce2a:	68e0      	ldr	r0, [r4, #12]
 800ce2c:	2202      	movs	r2, #2
 800ce2e:	2112      	movs	r1, #18
 800ce30:	f7ff ff78 	bl	800cd24 <std>
 800ce34:	2301      	movs	r3, #1
 800ce36:	61a3      	str	r3, [r4, #24]
 800ce38:	e7d2      	b.n	800cde0 <__sinit+0xc>
 800ce3a:	bf00      	nop
 800ce3c:	0800dcdc 	.word	0x0800dcdc
 800ce40:	0800cd6d 	.word	0x0800cd6d

0800ce44 <__sfp>:
 800ce44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce46:	4607      	mov	r7, r0
 800ce48:	f7ff ffac 	bl	800cda4 <__sfp_lock_acquire>
 800ce4c:	4b1e      	ldr	r3, [pc, #120]	; (800cec8 <__sfp+0x84>)
 800ce4e:	681e      	ldr	r6, [r3, #0]
 800ce50:	69b3      	ldr	r3, [r6, #24]
 800ce52:	b913      	cbnz	r3, 800ce5a <__sfp+0x16>
 800ce54:	4630      	mov	r0, r6
 800ce56:	f7ff ffbd 	bl	800cdd4 <__sinit>
 800ce5a:	3648      	adds	r6, #72	; 0x48
 800ce5c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ce60:	3b01      	subs	r3, #1
 800ce62:	d503      	bpl.n	800ce6c <__sfp+0x28>
 800ce64:	6833      	ldr	r3, [r6, #0]
 800ce66:	b30b      	cbz	r3, 800ceac <__sfp+0x68>
 800ce68:	6836      	ldr	r6, [r6, #0]
 800ce6a:	e7f7      	b.n	800ce5c <__sfp+0x18>
 800ce6c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ce70:	b9d5      	cbnz	r5, 800cea8 <__sfp+0x64>
 800ce72:	4b16      	ldr	r3, [pc, #88]	; (800cecc <__sfp+0x88>)
 800ce74:	60e3      	str	r3, [r4, #12]
 800ce76:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ce7a:	6665      	str	r5, [r4, #100]	; 0x64
 800ce7c:	f000 f847 	bl	800cf0e <__retarget_lock_init_recursive>
 800ce80:	f7ff ff96 	bl	800cdb0 <__sfp_lock_release>
 800ce84:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ce88:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ce8c:	6025      	str	r5, [r4, #0]
 800ce8e:	61a5      	str	r5, [r4, #24]
 800ce90:	2208      	movs	r2, #8
 800ce92:	4629      	mov	r1, r5
 800ce94:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ce98:	f7ff f864 	bl	800bf64 <memset>
 800ce9c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800cea0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800cea4:	4620      	mov	r0, r4
 800cea6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cea8:	3468      	adds	r4, #104	; 0x68
 800ceaa:	e7d9      	b.n	800ce60 <__sfp+0x1c>
 800ceac:	2104      	movs	r1, #4
 800ceae:	4638      	mov	r0, r7
 800ceb0:	f7ff ff62 	bl	800cd78 <__sfmoreglue>
 800ceb4:	4604      	mov	r4, r0
 800ceb6:	6030      	str	r0, [r6, #0]
 800ceb8:	2800      	cmp	r0, #0
 800ceba:	d1d5      	bne.n	800ce68 <__sfp+0x24>
 800cebc:	f7ff ff78 	bl	800cdb0 <__sfp_lock_release>
 800cec0:	230c      	movs	r3, #12
 800cec2:	603b      	str	r3, [r7, #0]
 800cec4:	e7ee      	b.n	800cea4 <__sfp+0x60>
 800cec6:	bf00      	nop
 800cec8:	0800dcdc 	.word	0x0800dcdc
 800cecc:	ffff0001 	.word	0xffff0001

0800ced0 <_fwalk_reent>:
 800ced0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ced4:	4606      	mov	r6, r0
 800ced6:	4688      	mov	r8, r1
 800ced8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800cedc:	2700      	movs	r7, #0
 800cede:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cee2:	f1b9 0901 	subs.w	r9, r9, #1
 800cee6:	d505      	bpl.n	800cef4 <_fwalk_reent+0x24>
 800cee8:	6824      	ldr	r4, [r4, #0]
 800ceea:	2c00      	cmp	r4, #0
 800ceec:	d1f7      	bne.n	800cede <_fwalk_reent+0xe>
 800ceee:	4638      	mov	r0, r7
 800cef0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cef4:	89ab      	ldrh	r3, [r5, #12]
 800cef6:	2b01      	cmp	r3, #1
 800cef8:	d907      	bls.n	800cf0a <_fwalk_reent+0x3a>
 800cefa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cefe:	3301      	adds	r3, #1
 800cf00:	d003      	beq.n	800cf0a <_fwalk_reent+0x3a>
 800cf02:	4629      	mov	r1, r5
 800cf04:	4630      	mov	r0, r6
 800cf06:	47c0      	blx	r8
 800cf08:	4307      	orrs	r7, r0
 800cf0a:	3568      	adds	r5, #104	; 0x68
 800cf0c:	e7e9      	b.n	800cee2 <_fwalk_reent+0x12>

0800cf0e <__retarget_lock_init_recursive>:
 800cf0e:	4770      	bx	lr

0800cf10 <__retarget_lock_acquire_recursive>:
 800cf10:	4770      	bx	lr

0800cf12 <__retarget_lock_release_recursive>:
 800cf12:	4770      	bx	lr

0800cf14 <__swhatbuf_r>:
 800cf14:	b570      	push	{r4, r5, r6, lr}
 800cf16:	460e      	mov	r6, r1
 800cf18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cf1c:	2900      	cmp	r1, #0
 800cf1e:	b096      	sub	sp, #88	; 0x58
 800cf20:	4614      	mov	r4, r2
 800cf22:	461d      	mov	r5, r3
 800cf24:	da08      	bge.n	800cf38 <__swhatbuf_r+0x24>
 800cf26:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800cf2a:	2200      	movs	r2, #0
 800cf2c:	602a      	str	r2, [r5, #0]
 800cf2e:	061a      	lsls	r2, r3, #24
 800cf30:	d410      	bmi.n	800cf54 <__swhatbuf_r+0x40>
 800cf32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cf36:	e00e      	b.n	800cf56 <__swhatbuf_r+0x42>
 800cf38:	466a      	mov	r2, sp
 800cf3a:	f000 fb01 	bl	800d540 <_fstat_r>
 800cf3e:	2800      	cmp	r0, #0
 800cf40:	dbf1      	blt.n	800cf26 <__swhatbuf_r+0x12>
 800cf42:	9a01      	ldr	r2, [sp, #4]
 800cf44:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800cf48:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800cf4c:	425a      	negs	r2, r3
 800cf4e:	415a      	adcs	r2, r3
 800cf50:	602a      	str	r2, [r5, #0]
 800cf52:	e7ee      	b.n	800cf32 <__swhatbuf_r+0x1e>
 800cf54:	2340      	movs	r3, #64	; 0x40
 800cf56:	2000      	movs	r0, #0
 800cf58:	6023      	str	r3, [r4, #0]
 800cf5a:	b016      	add	sp, #88	; 0x58
 800cf5c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800cf60 <__smakebuf_r>:
 800cf60:	898b      	ldrh	r3, [r1, #12]
 800cf62:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800cf64:	079d      	lsls	r5, r3, #30
 800cf66:	4606      	mov	r6, r0
 800cf68:	460c      	mov	r4, r1
 800cf6a:	d507      	bpl.n	800cf7c <__smakebuf_r+0x1c>
 800cf6c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800cf70:	6023      	str	r3, [r4, #0]
 800cf72:	6123      	str	r3, [r4, #16]
 800cf74:	2301      	movs	r3, #1
 800cf76:	6163      	str	r3, [r4, #20]
 800cf78:	b002      	add	sp, #8
 800cf7a:	bd70      	pop	{r4, r5, r6, pc}
 800cf7c:	ab01      	add	r3, sp, #4
 800cf7e:	466a      	mov	r2, sp
 800cf80:	f7ff ffc8 	bl	800cf14 <__swhatbuf_r>
 800cf84:	9900      	ldr	r1, [sp, #0]
 800cf86:	4605      	mov	r5, r0
 800cf88:	4630      	mov	r0, r6
 800cf8a:	f7ff f85d 	bl	800c048 <_malloc_r>
 800cf8e:	b948      	cbnz	r0, 800cfa4 <__smakebuf_r+0x44>
 800cf90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf94:	059a      	lsls	r2, r3, #22
 800cf96:	d4ef      	bmi.n	800cf78 <__smakebuf_r+0x18>
 800cf98:	f023 0303 	bic.w	r3, r3, #3
 800cf9c:	f043 0302 	orr.w	r3, r3, #2
 800cfa0:	81a3      	strh	r3, [r4, #12]
 800cfa2:	e7e3      	b.n	800cf6c <__smakebuf_r+0xc>
 800cfa4:	4b0d      	ldr	r3, [pc, #52]	; (800cfdc <__smakebuf_r+0x7c>)
 800cfa6:	62b3      	str	r3, [r6, #40]	; 0x28
 800cfa8:	89a3      	ldrh	r3, [r4, #12]
 800cfaa:	6020      	str	r0, [r4, #0]
 800cfac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cfb0:	81a3      	strh	r3, [r4, #12]
 800cfb2:	9b00      	ldr	r3, [sp, #0]
 800cfb4:	6163      	str	r3, [r4, #20]
 800cfb6:	9b01      	ldr	r3, [sp, #4]
 800cfb8:	6120      	str	r0, [r4, #16]
 800cfba:	b15b      	cbz	r3, 800cfd4 <__smakebuf_r+0x74>
 800cfbc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cfc0:	4630      	mov	r0, r6
 800cfc2:	f000 facf 	bl	800d564 <_isatty_r>
 800cfc6:	b128      	cbz	r0, 800cfd4 <__smakebuf_r+0x74>
 800cfc8:	89a3      	ldrh	r3, [r4, #12]
 800cfca:	f023 0303 	bic.w	r3, r3, #3
 800cfce:	f043 0301 	orr.w	r3, r3, #1
 800cfd2:	81a3      	strh	r3, [r4, #12]
 800cfd4:	89a0      	ldrh	r0, [r4, #12]
 800cfd6:	4305      	orrs	r5, r0
 800cfd8:	81a5      	strh	r5, [r4, #12]
 800cfda:	e7cd      	b.n	800cf78 <__smakebuf_r+0x18>
 800cfdc:	0800cd6d 	.word	0x0800cd6d

0800cfe0 <memcpy>:
 800cfe0:	440a      	add	r2, r1
 800cfe2:	4291      	cmp	r1, r2
 800cfe4:	f100 33ff 	add.w	r3, r0, #4294967295
 800cfe8:	d100      	bne.n	800cfec <memcpy+0xc>
 800cfea:	4770      	bx	lr
 800cfec:	b510      	push	{r4, lr}
 800cfee:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cff2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cff6:	4291      	cmp	r1, r2
 800cff8:	d1f9      	bne.n	800cfee <memcpy+0xe>
 800cffa:	bd10      	pop	{r4, pc}

0800cffc <memmove>:
 800cffc:	4288      	cmp	r0, r1
 800cffe:	b510      	push	{r4, lr}
 800d000:	eb01 0402 	add.w	r4, r1, r2
 800d004:	d902      	bls.n	800d00c <memmove+0x10>
 800d006:	4284      	cmp	r4, r0
 800d008:	4623      	mov	r3, r4
 800d00a:	d807      	bhi.n	800d01c <memmove+0x20>
 800d00c:	1e43      	subs	r3, r0, #1
 800d00e:	42a1      	cmp	r1, r4
 800d010:	d008      	beq.n	800d024 <memmove+0x28>
 800d012:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d016:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d01a:	e7f8      	b.n	800d00e <memmove+0x12>
 800d01c:	4402      	add	r2, r0
 800d01e:	4601      	mov	r1, r0
 800d020:	428a      	cmp	r2, r1
 800d022:	d100      	bne.n	800d026 <memmove+0x2a>
 800d024:	bd10      	pop	{r4, pc}
 800d026:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d02a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d02e:	e7f7      	b.n	800d020 <memmove+0x24>

0800d030 <__malloc_lock>:
 800d030:	4801      	ldr	r0, [pc, #4]	; (800d038 <__malloc_lock+0x8>)
 800d032:	f7ff bf6d 	b.w	800cf10 <__retarget_lock_acquire_recursive>
 800d036:	bf00      	nop
 800d038:	20009e44 	.word	0x20009e44

0800d03c <__malloc_unlock>:
 800d03c:	4801      	ldr	r0, [pc, #4]	; (800d044 <__malloc_unlock+0x8>)
 800d03e:	f7ff bf68 	b.w	800cf12 <__retarget_lock_release_recursive>
 800d042:	bf00      	nop
 800d044:	20009e44 	.word	0x20009e44

0800d048 <_realloc_r>:
 800d048:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d04c:	4680      	mov	r8, r0
 800d04e:	4614      	mov	r4, r2
 800d050:	460e      	mov	r6, r1
 800d052:	b921      	cbnz	r1, 800d05e <_realloc_r+0x16>
 800d054:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d058:	4611      	mov	r1, r2
 800d05a:	f7fe bff5 	b.w	800c048 <_malloc_r>
 800d05e:	b92a      	cbnz	r2, 800d06c <_realloc_r+0x24>
 800d060:	f7fe ff88 	bl	800bf74 <_free_r>
 800d064:	4625      	mov	r5, r4
 800d066:	4628      	mov	r0, r5
 800d068:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d06c:	f000 fa9c 	bl	800d5a8 <_malloc_usable_size_r>
 800d070:	4284      	cmp	r4, r0
 800d072:	4607      	mov	r7, r0
 800d074:	d802      	bhi.n	800d07c <_realloc_r+0x34>
 800d076:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d07a:	d812      	bhi.n	800d0a2 <_realloc_r+0x5a>
 800d07c:	4621      	mov	r1, r4
 800d07e:	4640      	mov	r0, r8
 800d080:	f7fe ffe2 	bl	800c048 <_malloc_r>
 800d084:	4605      	mov	r5, r0
 800d086:	2800      	cmp	r0, #0
 800d088:	d0ed      	beq.n	800d066 <_realloc_r+0x1e>
 800d08a:	42bc      	cmp	r4, r7
 800d08c:	4622      	mov	r2, r4
 800d08e:	4631      	mov	r1, r6
 800d090:	bf28      	it	cs
 800d092:	463a      	movcs	r2, r7
 800d094:	f7ff ffa4 	bl	800cfe0 <memcpy>
 800d098:	4631      	mov	r1, r6
 800d09a:	4640      	mov	r0, r8
 800d09c:	f7fe ff6a 	bl	800bf74 <_free_r>
 800d0a0:	e7e1      	b.n	800d066 <_realloc_r+0x1e>
 800d0a2:	4635      	mov	r5, r6
 800d0a4:	e7df      	b.n	800d066 <_realloc_r+0x1e>

0800d0a6 <__ssputs_r>:
 800d0a6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d0aa:	688e      	ldr	r6, [r1, #8]
 800d0ac:	429e      	cmp	r6, r3
 800d0ae:	4682      	mov	sl, r0
 800d0b0:	460c      	mov	r4, r1
 800d0b2:	4690      	mov	r8, r2
 800d0b4:	461f      	mov	r7, r3
 800d0b6:	d838      	bhi.n	800d12a <__ssputs_r+0x84>
 800d0b8:	898a      	ldrh	r2, [r1, #12]
 800d0ba:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d0be:	d032      	beq.n	800d126 <__ssputs_r+0x80>
 800d0c0:	6825      	ldr	r5, [r4, #0]
 800d0c2:	6909      	ldr	r1, [r1, #16]
 800d0c4:	eba5 0901 	sub.w	r9, r5, r1
 800d0c8:	6965      	ldr	r5, [r4, #20]
 800d0ca:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d0ce:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d0d2:	3301      	adds	r3, #1
 800d0d4:	444b      	add	r3, r9
 800d0d6:	106d      	asrs	r5, r5, #1
 800d0d8:	429d      	cmp	r5, r3
 800d0da:	bf38      	it	cc
 800d0dc:	461d      	movcc	r5, r3
 800d0de:	0553      	lsls	r3, r2, #21
 800d0e0:	d531      	bpl.n	800d146 <__ssputs_r+0xa0>
 800d0e2:	4629      	mov	r1, r5
 800d0e4:	f7fe ffb0 	bl	800c048 <_malloc_r>
 800d0e8:	4606      	mov	r6, r0
 800d0ea:	b950      	cbnz	r0, 800d102 <__ssputs_r+0x5c>
 800d0ec:	230c      	movs	r3, #12
 800d0ee:	f8ca 3000 	str.w	r3, [sl]
 800d0f2:	89a3      	ldrh	r3, [r4, #12]
 800d0f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d0f8:	81a3      	strh	r3, [r4, #12]
 800d0fa:	f04f 30ff 	mov.w	r0, #4294967295
 800d0fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d102:	6921      	ldr	r1, [r4, #16]
 800d104:	464a      	mov	r2, r9
 800d106:	f7ff ff6b 	bl	800cfe0 <memcpy>
 800d10a:	89a3      	ldrh	r3, [r4, #12]
 800d10c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d110:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d114:	81a3      	strh	r3, [r4, #12]
 800d116:	6126      	str	r6, [r4, #16]
 800d118:	6165      	str	r5, [r4, #20]
 800d11a:	444e      	add	r6, r9
 800d11c:	eba5 0509 	sub.w	r5, r5, r9
 800d120:	6026      	str	r6, [r4, #0]
 800d122:	60a5      	str	r5, [r4, #8]
 800d124:	463e      	mov	r6, r7
 800d126:	42be      	cmp	r6, r7
 800d128:	d900      	bls.n	800d12c <__ssputs_r+0x86>
 800d12a:	463e      	mov	r6, r7
 800d12c:	6820      	ldr	r0, [r4, #0]
 800d12e:	4632      	mov	r2, r6
 800d130:	4641      	mov	r1, r8
 800d132:	f7ff ff63 	bl	800cffc <memmove>
 800d136:	68a3      	ldr	r3, [r4, #8]
 800d138:	1b9b      	subs	r3, r3, r6
 800d13a:	60a3      	str	r3, [r4, #8]
 800d13c:	6823      	ldr	r3, [r4, #0]
 800d13e:	4433      	add	r3, r6
 800d140:	6023      	str	r3, [r4, #0]
 800d142:	2000      	movs	r0, #0
 800d144:	e7db      	b.n	800d0fe <__ssputs_r+0x58>
 800d146:	462a      	mov	r2, r5
 800d148:	f7ff ff7e 	bl	800d048 <_realloc_r>
 800d14c:	4606      	mov	r6, r0
 800d14e:	2800      	cmp	r0, #0
 800d150:	d1e1      	bne.n	800d116 <__ssputs_r+0x70>
 800d152:	6921      	ldr	r1, [r4, #16]
 800d154:	4650      	mov	r0, sl
 800d156:	f7fe ff0d 	bl	800bf74 <_free_r>
 800d15a:	e7c7      	b.n	800d0ec <__ssputs_r+0x46>

0800d15c <_svfiprintf_r>:
 800d15c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d160:	4698      	mov	r8, r3
 800d162:	898b      	ldrh	r3, [r1, #12]
 800d164:	061b      	lsls	r3, r3, #24
 800d166:	b09d      	sub	sp, #116	; 0x74
 800d168:	4607      	mov	r7, r0
 800d16a:	460d      	mov	r5, r1
 800d16c:	4614      	mov	r4, r2
 800d16e:	d50e      	bpl.n	800d18e <_svfiprintf_r+0x32>
 800d170:	690b      	ldr	r3, [r1, #16]
 800d172:	b963      	cbnz	r3, 800d18e <_svfiprintf_r+0x32>
 800d174:	2140      	movs	r1, #64	; 0x40
 800d176:	f7fe ff67 	bl	800c048 <_malloc_r>
 800d17a:	6028      	str	r0, [r5, #0]
 800d17c:	6128      	str	r0, [r5, #16]
 800d17e:	b920      	cbnz	r0, 800d18a <_svfiprintf_r+0x2e>
 800d180:	230c      	movs	r3, #12
 800d182:	603b      	str	r3, [r7, #0]
 800d184:	f04f 30ff 	mov.w	r0, #4294967295
 800d188:	e0d1      	b.n	800d32e <_svfiprintf_r+0x1d2>
 800d18a:	2340      	movs	r3, #64	; 0x40
 800d18c:	616b      	str	r3, [r5, #20]
 800d18e:	2300      	movs	r3, #0
 800d190:	9309      	str	r3, [sp, #36]	; 0x24
 800d192:	2320      	movs	r3, #32
 800d194:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d198:	f8cd 800c 	str.w	r8, [sp, #12]
 800d19c:	2330      	movs	r3, #48	; 0x30
 800d19e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800d348 <_svfiprintf_r+0x1ec>
 800d1a2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d1a6:	f04f 0901 	mov.w	r9, #1
 800d1aa:	4623      	mov	r3, r4
 800d1ac:	469a      	mov	sl, r3
 800d1ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d1b2:	b10a      	cbz	r2, 800d1b8 <_svfiprintf_r+0x5c>
 800d1b4:	2a25      	cmp	r2, #37	; 0x25
 800d1b6:	d1f9      	bne.n	800d1ac <_svfiprintf_r+0x50>
 800d1b8:	ebba 0b04 	subs.w	fp, sl, r4
 800d1bc:	d00b      	beq.n	800d1d6 <_svfiprintf_r+0x7a>
 800d1be:	465b      	mov	r3, fp
 800d1c0:	4622      	mov	r2, r4
 800d1c2:	4629      	mov	r1, r5
 800d1c4:	4638      	mov	r0, r7
 800d1c6:	f7ff ff6e 	bl	800d0a6 <__ssputs_r>
 800d1ca:	3001      	adds	r0, #1
 800d1cc:	f000 80aa 	beq.w	800d324 <_svfiprintf_r+0x1c8>
 800d1d0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d1d2:	445a      	add	r2, fp
 800d1d4:	9209      	str	r2, [sp, #36]	; 0x24
 800d1d6:	f89a 3000 	ldrb.w	r3, [sl]
 800d1da:	2b00      	cmp	r3, #0
 800d1dc:	f000 80a2 	beq.w	800d324 <_svfiprintf_r+0x1c8>
 800d1e0:	2300      	movs	r3, #0
 800d1e2:	f04f 32ff 	mov.w	r2, #4294967295
 800d1e6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d1ea:	f10a 0a01 	add.w	sl, sl, #1
 800d1ee:	9304      	str	r3, [sp, #16]
 800d1f0:	9307      	str	r3, [sp, #28]
 800d1f2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d1f6:	931a      	str	r3, [sp, #104]	; 0x68
 800d1f8:	4654      	mov	r4, sl
 800d1fa:	2205      	movs	r2, #5
 800d1fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d200:	4851      	ldr	r0, [pc, #324]	; (800d348 <_svfiprintf_r+0x1ec>)
 800d202:	f7f2 ffe5 	bl	80001d0 <memchr>
 800d206:	9a04      	ldr	r2, [sp, #16]
 800d208:	b9d8      	cbnz	r0, 800d242 <_svfiprintf_r+0xe6>
 800d20a:	06d0      	lsls	r0, r2, #27
 800d20c:	bf44      	itt	mi
 800d20e:	2320      	movmi	r3, #32
 800d210:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d214:	0711      	lsls	r1, r2, #28
 800d216:	bf44      	itt	mi
 800d218:	232b      	movmi	r3, #43	; 0x2b
 800d21a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d21e:	f89a 3000 	ldrb.w	r3, [sl]
 800d222:	2b2a      	cmp	r3, #42	; 0x2a
 800d224:	d015      	beq.n	800d252 <_svfiprintf_r+0xf6>
 800d226:	9a07      	ldr	r2, [sp, #28]
 800d228:	4654      	mov	r4, sl
 800d22a:	2000      	movs	r0, #0
 800d22c:	f04f 0c0a 	mov.w	ip, #10
 800d230:	4621      	mov	r1, r4
 800d232:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d236:	3b30      	subs	r3, #48	; 0x30
 800d238:	2b09      	cmp	r3, #9
 800d23a:	d94e      	bls.n	800d2da <_svfiprintf_r+0x17e>
 800d23c:	b1b0      	cbz	r0, 800d26c <_svfiprintf_r+0x110>
 800d23e:	9207      	str	r2, [sp, #28]
 800d240:	e014      	b.n	800d26c <_svfiprintf_r+0x110>
 800d242:	eba0 0308 	sub.w	r3, r0, r8
 800d246:	fa09 f303 	lsl.w	r3, r9, r3
 800d24a:	4313      	orrs	r3, r2
 800d24c:	9304      	str	r3, [sp, #16]
 800d24e:	46a2      	mov	sl, r4
 800d250:	e7d2      	b.n	800d1f8 <_svfiprintf_r+0x9c>
 800d252:	9b03      	ldr	r3, [sp, #12]
 800d254:	1d19      	adds	r1, r3, #4
 800d256:	681b      	ldr	r3, [r3, #0]
 800d258:	9103      	str	r1, [sp, #12]
 800d25a:	2b00      	cmp	r3, #0
 800d25c:	bfbb      	ittet	lt
 800d25e:	425b      	neglt	r3, r3
 800d260:	f042 0202 	orrlt.w	r2, r2, #2
 800d264:	9307      	strge	r3, [sp, #28]
 800d266:	9307      	strlt	r3, [sp, #28]
 800d268:	bfb8      	it	lt
 800d26a:	9204      	strlt	r2, [sp, #16]
 800d26c:	7823      	ldrb	r3, [r4, #0]
 800d26e:	2b2e      	cmp	r3, #46	; 0x2e
 800d270:	d10c      	bne.n	800d28c <_svfiprintf_r+0x130>
 800d272:	7863      	ldrb	r3, [r4, #1]
 800d274:	2b2a      	cmp	r3, #42	; 0x2a
 800d276:	d135      	bne.n	800d2e4 <_svfiprintf_r+0x188>
 800d278:	9b03      	ldr	r3, [sp, #12]
 800d27a:	1d1a      	adds	r2, r3, #4
 800d27c:	681b      	ldr	r3, [r3, #0]
 800d27e:	9203      	str	r2, [sp, #12]
 800d280:	2b00      	cmp	r3, #0
 800d282:	bfb8      	it	lt
 800d284:	f04f 33ff 	movlt.w	r3, #4294967295
 800d288:	3402      	adds	r4, #2
 800d28a:	9305      	str	r3, [sp, #20]
 800d28c:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800d34c <_svfiprintf_r+0x1f0>
 800d290:	7821      	ldrb	r1, [r4, #0]
 800d292:	2203      	movs	r2, #3
 800d294:	4650      	mov	r0, sl
 800d296:	f7f2 ff9b 	bl	80001d0 <memchr>
 800d29a:	b140      	cbz	r0, 800d2ae <_svfiprintf_r+0x152>
 800d29c:	2340      	movs	r3, #64	; 0x40
 800d29e:	eba0 000a 	sub.w	r0, r0, sl
 800d2a2:	fa03 f000 	lsl.w	r0, r3, r0
 800d2a6:	9b04      	ldr	r3, [sp, #16]
 800d2a8:	4303      	orrs	r3, r0
 800d2aa:	3401      	adds	r4, #1
 800d2ac:	9304      	str	r3, [sp, #16]
 800d2ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d2b2:	4827      	ldr	r0, [pc, #156]	; (800d350 <_svfiprintf_r+0x1f4>)
 800d2b4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d2b8:	2206      	movs	r2, #6
 800d2ba:	f7f2 ff89 	bl	80001d0 <memchr>
 800d2be:	2800      	cmp	r0, #0
 800d2c0:	d038      	beq.n	800d334 <_svfiprintf_r+0x1d8>
 800d2c2:	4b24      	ldr	r3, [pc, #144]	; (800d354 <_svfiprintf_r+0x1f8>)
 800d2c4:	bb1b      	cbnz	r3, 800d30e <_svfiprintf_r+0x1b2>
 800d2c6:	9b03      	ldr	r3, [sp, #12]
 800d2c8:	3307      	adds	r3, #7
 800d2ca:	f023 0307 	bic.w	r3, r3, #7
 800d2ce:	3308      	adds	r3, #8
 800d2d0:	9303      	str	r3, [sp, #12]
 800d2d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d2d4:	4433      	add	r3, r6
 800d2d6:	9309      	str	r3, [sp, #36]	; 0x24
 800d2d8:	e767      	b.n	800d1aa <_svfiprintf_r+0x4e>
 800d2da:	fb0c 3202 	mla	r2, ip, r2, r3
 800d2de:	460c      	mov	r4, r1
 800d2e0:	2001      	movs	r0, #1
 800d2e2:	e7a5      	b.n	800d230 <_svfiprintf_r+0xd4>
 800d2e4:	2300      	movs	r3, #0
 800d2e6:	3401      	adds	r4, #1
 800d2e8:	9305      	str	r3, [sp, #20]
 800d2ea:	4619      	mov	r1, r3
 800d2ec:	f04f 0c0a 	mov.w	ip, #10
 800d2f0:	4620      	mov	r0, r4
 800d2f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d2f6:	3a30      	subs	r2, #48	; 0x30
 800d2f8:	2a09      	cmp	r2, #9
 800d2fa:	d903      	bls.n	800d304 <_svfiprintf_r+0x1a8>
 800d2fc:	2b00      	cmp	r3, #0
 800d2fe:	d0c5      	beq.n	800d28c <_svfiprintf_r+0x130>
 800d300:	9105      	str	r1, [sp, #20]
 800d302:	e7c3      	b.n	800d28c <_svfiprintf_r+0x130>
 800d304:	fb0c 2101 	mla	r1, ip, r1, r2
 800d308:	4604      	mov	r4, r0
 800d30a:	2301      	movs	r3, #1
 800d30c:	e7f0      	b.n	800d2f0 <_svfiprintf_r+0x194>
 800d30e:	ab03      	add	r3, sp, #12
 800d310:	9300      	str	r3, [sp, #0]
 800d312:	462a      	mov	r2, r5
 800d314:	4b10      	ldr	r3, [pc, #64]	; (800d358 <_svfiprintf_r+0x1fc>)
 800d316:	a904      	add	r1, sp, #16
 800d318:	4638      	mov	r0, r7
 800d31a:	f3af 8000 	nop.w
 800d31e:	1c42      	adds	r2, r0, #1
 800d320:	4606      	mov	r6, r0
 800d322:	d1d6      	bne.n	800d2d2 <_svfiprintf_r+0x176>
 800d324:	89ab      	ldrh	r3, [r5, #12]
 800d326:	065b      	lsls	r3, r3, #25
 800d328:	f53f af2c 	bmi.w	800d184 <_svfiprintf_r+0x28>
 800d32c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d32e:	b01d      	add	sp, #116	; 0x74
 800d330:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d334:	ab03      	add	r3, sp, #12
 800d336:	9300      	str	r3, [sp, #0]
 800d338:	462a      	mov	r2, r5
 800d33a:	4b07      	ldr	r3, [pc, #28]	; (800d358 <_svfiprintf_r+0x1fc>)
 800d33c:	a904      	add	r1, sp, #16
 800d33e:	4638      	mov	r0, r7
 800d340:	f7ff f8bc 	bl	800c4bc <_printf_i>
 800d344:	e7eb      	b.n	800d31e <_svfiprintf_r+0x1c2>
 800d346:	bf00      	nop
 800d348:	0800dce0 	.word	0x0800dce0
 800d34c:	0800dce6 	.word	0x0800dce6
 800d350:	0800dcea 	.word	0x0800dcea
 800d354:	00000000 	.word	0x00000000
 800d358:	0800d0a7 	.word	0x0800d0a7

0800d35c <_putc_r>:
 800d35c:	b570      	push	{r4, r5, r6, lr}
 800d35e:	460d      	mov	r5, r1
 800d360:	4614      	mov	r4, r2
 800d362:	4606      	mov	r6, r0
 800d364:	b118      	cbz	r0, 800d36e <_putc_r+0x12>
 800d366:	6983      	ldr	r3, [r0, #24]
 800d368:	b90b      	cbnz	r3, 800d36e <_putc_r+0x12>
 800d36a:	f7ff fd33 	bl	800cdd4 <__sinit>
 800d36e:	4b1c      	ldr	r3, [pc, #112]	; (800d3e0 <_putc_r+0x84>)
 800d370:	429c      	cmp	r4, r3
 800d372:	d124      	bne.n	800d3be <_putc_r+0x62>
 800d374:	6874      	ldr	r4, [r6, #4]
 800d376:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d378:	07d8      	lsls	r0, r3, #31
 800d37a:	d405      	bmi.n	800d388 <_putc_r+0x2c>
 800d37c:	89a3      	ldrh	r3, [r4, #12]
 800d37e:	0599      	lsls	r1, r3, #22
 800d380:	d402      	bmi.n	800d388 <_putc_r+0x2c>
 800d382:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d384:	f7ff fdc4 	bl	800cf10 <__retarget_lock_acquire_recursive>
 800d388:	68a3      	ldr	r3, [r4, #8]
 800d38a:	3b01      	subs	r3, #1
 800d38c:	2b00      	cmp	r3, #0
 800d38e:	60a3      	str	r3, [r4, #8]
 800d390:	da05      	bge.n	800d39e <_putc_r+0x42>
 800d392:	69a2      	ldr	r2, [r4, #24]
 800d394:	4293      	cmp	r3, r2
 800d396:	db1c      	blt.n	800d3d2 <_putc_r+0x76>
 800d398:	b2eb      	uxtb	r3, r5
 800d39a:	2b0a      	cmp	r3, #10
 800d39c:	d019      	beq.n	800d3d2 <_putc_r+0x76>
 800d39e:	6823      	ldr	r3, [r4, #0]
 800d3a0:	1c5a      	adds	r2, r3, #1
 800d3a2:	6022      	str	r2, [r4, #0]
 800d3a4:	701d      	strb	r5, [r3, #0]
 800d3a6:	b2ed      	uxtb	r5, r5
 800d3a8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d3aa:	07da      	lsls	r2, r3, #31
 800d3ac:	d405      	bmi.n	800d3ba <_putc_r+0x5e>
 800d3ae:	89a3      	ldrh	r3, [r4, #12]
 800d3b0:	059b      	lsls	r3, r3, #22
 800d3b2:	d402      	bmi.n	800d3ba <_putc_r+0x5e>
 800d3b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d3b6:	f7ff fdac 	bl	800cf12 <__retarget_lock_release_recursive>
 800d3ba:	4628      	mov	r0, r5
 800d3bc:	bd70      	pop	{r4, r5, r6, pc}
 800d3be:	4b09      	ldr	r3, [pc, #36]	; (800d3e4 <_putc_r+0x88>)
 800d3c0:	429c      	cmp	r4, r3
 800d3c2:	d101      	bne.n	800d3c8 <_putc_r+0x6c>
 800d3c4:	68b4      	ldr	r4, [r6, #8]
 800d3c6:	e7d6      	b.n	800d376 <_putc_r+0x1a>
 800d3c8:	4b07      	ldr	r3, [pc, #28]	; (800d3e8 <_putc_r+0x8c>)
 800d3ca:	429c      	cmp	r4, r3
 800d3cc:	bf08      	it	eq
 800d3ce:	68f4      	ldreq	r4, [r6, #12]
 800d3d0:	e7d1      	b.n	800d376 <_putc_r+0x1a>
 800d3d2:	4629      	mov	r1, r5
 800d3d4:	4622      	mov	r2, r4
 800d3d6:	4630      	mov	r0, r6
 800d3d8:	f7ff fb1e 	bl	800ca18 <__swbuf_r>
 800d3dc:	4605      	mov	r5, r0
 800d3de:	e7e3      	b.n	800d3a8 <_putc_r+0x4c>
 800d3e0:	0800dd34 	.word	0x0800dd34
 800d3e4:	0800dd54 	.word	0x0800dd54
 800d3e8:	0800dd14 	.word	0x0800dd14

0800d3ec <_raise_r>:
 800d3ec:	291f      	cmp	r1, #31
 800d3ee:	b538      	push	{r3, r4, r5, lr}
 800d3f0:	4604      	mov	r4, r0
 800d3f2:	460d      	mov	r5, r1
 800d3f4:	d904      	bls.n	800d400 <_raise_r+0x14>
 800d3f6:	2316      	movs	r3, #22
 800d3f8:	6003      	str	r3, [r0, #0]
 800d3fa:	f04f 30ff 	mov.w	r0, #4294967295
 800d3fe:	bd38      	pop	{r3, r4, r5, pc}
 800d400:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d402:	b112      	cbz	r2, 800d40a <_raise_r+0x1e>
 800d404:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d408:	b94b      	cbnz	r3, 800d41e <_raise_r+0x32>
 800d40a:	4620      	mov	r0, r4
 800d40c:	f000 f830 	bl	800d470 <_getpid_r>
 800d410:	462a      	mov	r2, r5
 800d412:	4601      	mov	r1, r0
 800d414:	4620      	mov	r0, r4
 800d416:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d41a:	f000 b817 	b.w	800d44c <_kill_r>
 800d41e:	2b01      	cmp	r3, #1
 800d420:	d00a      	beq.n	800d438 <_raise_r+0x4c>
 800d422:	1c59      	adds	r1, r3, #1
 800d424:	d103      	bne.n	800d42e <_raise_r+0x42>
 800d426:	2316      	movs	r3, #22
 800d428:	6003      	str	r3, [r0, #0]
 800d42a:	2001      	movs	r0, #1
 800d42c:	e7e7      	b.n	800d3fe <_raise_r+0x12>
 800d42e:	2400      	movs	r4, #0
 800d430:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d434:	4628      	mov	r0, r5
 800d436:	4798      	blx	r3
 800d438:	2000      	movs	r0, #0
 800d43a:	e7e0      	b.n	800d3fe <_raise_r+0x12>

0800d43c <raise>:
 800d43c:	4b02      	ldr	r3, [pc, #8]	; (800d448 <raise+0xc>)
 800d43e:	4601      	mov	r1, r0
 800d440:	6818      	ldr	r0, [r3, #0]
 800d442:	f7ff bfd3 	b.w	800d3ec <_raise_r>
 800d446:	bf00      	nop
 800d448:	200000b0 	.word	0x200000b0

0800d44c <_kill_r>:
 800d44c:	b538      	push	{r3, r4, r5, lr}
 800d44e:	4d07      	ldr	r5, [pc, #28]	; (800d46c <_kill_r+0x20>)
 800d450:	2300      	movs	r3, #0
 800d452:	4604      	mov	r4, r0
 800d454:	4608      	mov	r0, r1
 800d456:	4611      	mov	r1, r2
 800d458:	602b      	str	r3, [r5, #0]
 800d45a:	f7f4 faeb 	bl	8001a34 <_kill>
 800d45e:	1c43      	adds	r3, r0, #1
 800d460:	d102      	bne.n	800d468 <_kill_r+0x1c>
 800d462:	682b      	ldr	r3, [r5, #0]
 800d464:	b103      	cbz	r3, 800d468 <_kill_r+0x1c>
 800d466:	6023      	str	r3, [r4, #0]
 800d468:	bd38      	pop	{r3, r4, r5, pc}
 800d46a:	bf00      	nop
 800d46c:	20009e48 	.word	0x20009e48

0800d470 <_getpid_r>:
 800d470:	f7f4 bac6 	b.w	8001a00 <_getpid>

0800d474 <__sread>:
 800d474:	b510      	push	{r4, lr}
 800d476:	460c      	mov	r4, r1
 800d478:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d47c:	f000 f89c 	bl	800d5b8 <_read_r>
 800d480:	2800      	cmp	r0, #0
 800d482:	bfab      	itete	ge
 800d484:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d486:	89a3      	ldrhlt	r3, [r4, #12]
 800d488:	181b      	addge	r3, r3, r0
 800d48a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d48e:	bfac      	ite	ge
 800d490:	6563      	strge	r3, [r4, #84]	; 0x54
 800d492:	81a3      	strhlt	r3, [r4, #12]
 800d494:	bd10      	pop	{r4, pc}

0800d496 <__swrite>:
 800d496:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d49a:	461f      	mov	r7, r3
 800d49c:	898b      	ldrh	r3, [r1, #12]
 800d49e:	05db      	lsls	r3, r3, #23
 800d4a0:	4605      	mov	r5, r0
 800d4a2:	460c      	mov	r4, r1
 800d4a4:	4616      	mov	r6, r2
 800d4a6:	d505      	bpl.n	800d4b4 <__swrite+0x1e>
 800d4a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d4ac:	2302      	movs	r3, #2
 800d4ae:	2200      	movs	r2, #0
 800d4b0:	f000 f868 	bl	800d584 <_lseek_r>
 800d4b4:	89a3      	ldrh	r3, [r4, #12]
 800d4b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d4ba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d4be:	81a3      	strh	r3, [r4, #12]
 800d4c0:	4632      	mov	r2, r6
 800d4c2:	463b      	mov	r3, r7
 800d4c4:	4628      	mov	r0, r5
 800d4c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d4ca:	f000 b817 	b.w	800d4fc <_write_r>

0800d4ce <__sseek>:
 800d4ce:	b510      	push	{r4, lr}
 800d4d0:	460c      	mov	r4, r1
 800d4d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d4d6:	f000 f855 	bl	800d584 <_lseek_r>
 800d4da:	1c43      	adds	r3, r0, #1
 800d4dc:	89a3      	ldrh	r3, [r4, #12]
 800d4de:	bf15      	itete	ne
 800d4e0:	6560      	strne	r0, [r4, #84]	; 0x54
 800d4e2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d4e6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d4ea:	81a3      	strheq	r3, [r4, #12]
 800d4ec:	bf18      	it	ne
 800d4ee:	81a3      	strhne	r3, [r4, #12]
 800d4f0:	bd10      	pop	{r4, pc}

0800d4f2 <__sclose>:
 800d4f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d4f6:	f000 b813 	b.w	800d520 <_close_r>
	...

0800d4fc <_write_r>:
 800d4fc:	b538      	push	{r3, r4, r5, lr}
 800d4fe:	4d07      	ldr	r5, [pc, #28]	; (800d51c <_write_r+0x20>)
 800d500:	4604      	mov	r4, r0
 800d502:	4608      	mov	r0, r1
 800d504:	4611      	mov	r1, r2
 800d506:	2200      	movs	r2, #0
 800d508:	602a      	str	r2, [r5, #0]
 800d50a:	461a      	mov	r2, r3
 800d50c:	f7f4 fb70 	bl	8001bf0 <_write>
 800d510:	1c43      	adds	r3, r0, #1
 800d512:	d102      	bne.n	800d51a <_write_r+0x1e>
 800d514:	682b      	ldr	r3, [r5, #0]
 800d516:	b103      	cbz	r3, 800d51a <_write_r+0x1e>
 800d518:	6023      	str	r3, [r4, #0]
 800d51a:	bd38      	pop	{r3, r4, r5, pc}
 800d51c:	20009e48 	.word	0x20009e48

0800d520 <_close_r>:
 800d520:	b538      	push	{r3, r4, r5, lr}
 800d522:	4d06      	ldr	r5, [pc, #24]	; (800d53c <_close_r+0x1c>)
 800d524:	2300      	movs	r3, #0
 800d526:	4604      	mov	r4, r0
 800d528:	4608      	mov	r0, r1
 800d52a:	602b      	str	r3, [r5, #0]
 800d52c:	f7f4 fa4e 	bl	80019cc <_close>
 800d530:	1c43      	adds	r3, r0, #1
 800d532:	d102      	bne.n	800d53a <_close_r+0x1a>
 800d534:	682b      	ldr	r3, [r5, #0]
 800d536:	b103      	cbz	r3, 800d53a <_close_r+0x1a>
 800d538:	6023      	str	r3, [r4, #0]
 800d53a:	bd38      	pop	{r3, r4, r5, pc}
 800d53c:	20009e48 	.word	0x20009e48

0800d540 <_fstat_r>:
 800d540:	b538      	push	{r3, r4, r5, lr}
 800d542:	4d07      	ldr	r5, [pc, #28]	; (800d560 <_fstat_r+0x20>)
 800d544:	2300      	movs	r3, #0
 800d546:	4604      	mov	r4, r0
 800d548:	4608      	mov	r0, r1
 800d54a:	4611      	mov	r1, r2
 800d54c:	602b      	str	r3, [r5, #0]
 800d54e:	f7f4 fa48 	bl	80019e2 <_fstat>
 800d552:	1c43      	adds	r3, r0, #1
 800d554:	d102      	bne.n	800d55c <_fstat_r+0x1c>
 800d556:	682b      	ldr	r3, [r5, #0]
 800d558:	b103      	cbz	r3, 800d55c <_fstat_r+0x1c>
 800d55a:	6023      	str	r3, [r4, #0]
 800d55c:	bd38      	pop	{r3, r4, r5, pc}
 800d55e:	bf00      	nop
 800d560:	20009e48 	.word	0x20009e48

0800d564 <_isatty_r>:
 800d564:	b538      	push	{r3, r4, r5, lr}
 800d566:	4d06      	ldr	r5, [pc, #24]	; (800d580 <_isatty_r+0x1c>)
 800d568:	2300      	movs	r3, #0
 800d56a:	4604      	mov	r4, r0
 800d56c:	4608      	mov	r0, r1
 800d56e:	602b      	str	r3, [r5, #0]
 800d570:	f7f4 fa4d 	bl	8001a0e <_isatty>
 800d574:	1c43      	adds	r3, r0, #1
 800d576:	d102      	bne.n	800d57e <_isatty_r+0x1a>
 800d578:	682b      	ldr	r3, [r5, #0]
 800d57a:	b103      	cbz	r3, 800d57e <_isatty_r+0x1a>
 800d57c:	6023      	str	r3, [r4, #0]
 800d57e:	bd38      	pop	{r3, r4, r5, pc}
 800d580:	20009e48 	.word	0x20009e48

0800d584 <_lseek_r>:
 800d584:	b538      	push	{r3, r4, r5, lr}
 800d586:	4d07      	ldr	r5, [pc, #28]	; (800d5a4 <_lseek_r+0x20>)
 800d588:	4604      	mov	r4, r0
 800d58a:	4608      	mov	r0, r1
 800d58c:	4611      	mov	r1, r2
 800d58e:	2200      	movs	r2, #0
 800d590:	602a      	str	r2, [r5, #0]
 800d592:	461a      	mov	r2, r3
 800d594:	f7f4 fa5e 	bl	8001a54 <_lseek>
 800d598:	1c43      	adds	r3, r0, #1
 800d59a:	d102      	bne.n	800d5a2 <_lseek_r+0x1e>
 800d59c:	682b      	ldr	r3, [r5, #0]
 800d59e:	b103      	cbz	r3, 800d5a2 <_lseek_r+0x1e>
 800d5a0:	6023      	str	r3, [r4, #0]
 800d5a2:	bd38      	pop	{r3, r4, r5, pc}
 800d5a4:	20009e48 	.word	0x20009e48

0800d5a8 <_malloc_usable_size_r>:
 800d5a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d5ac:	1f18      	subs	r0, r3, #4
 800d5ae:	2b00      	cmp	r3, #0
 800d5b0:	bfbc      	itt	lt
 800d5b2:	580b      	ldrlt	r3, [r1, r0]
 800d5b4:	18c0      	addlt	r0, r0, r3
 800d5b6:	4770      	bx	lr

0800d5b8 <_read_r>:
 800d5b8:	b538      	push	{r3, r4, r5, lr}
 800d5ba:	4d07      	ldr	r5, [pc, #28]	; (800d5d8 <_read_r+0x20>)
 800d5bc:	4604      	mov	r4, r0
 800d5be:	4608      	mov	r0, r1
 800d5c0:	4611      	mov	r1, r2
 800d5c2:	2200      	movs	r2, #0
 800d5c4:	602a      	str	r2, [r5, #0]
 800d5c6:	461a      	mov	r2, r3
 800d5c8:	f7f4 fad4 	bl	8001b74 <_read>
 800d5cc:	1c43      	adds	r3, r0, #1
 800d5ce:	d102      	bne.n	800d5d6 <_read_r+0x1e>
 800d5d0:	682b      	ldr	r3, [r5, #0]
 800d5d2:	b103      	cbz	r3, 800d5d6 <_read_r+0x1e>
 800d5d4:	6023      	str	r3, [r4, #0]
 800d5d6:	bd38      	pop	{r3, r4, r5, pc}
 800d5d8:	20009e48 	.word	0x20009e48

0800d5dc <_init>:
 800d5dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d5de:	bf00      	nop
 800d5e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d5e2:	bc08      	pop	{r3}
 800d5e4:	469e      	mov	lr, r3
 800d5e6:	4770      	bx	lr

0800d5e8 <_fini>:
 800d5e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d5ea:	bf00      	nop
 800d5ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d5ee:	bc08      	pop	{r3}
 800d5f0:	469e      	mov	lr, r3
 800d5f2:	4770      	bx	lr
