{
    "operators/asr_16_7/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/asr_16_7/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "asr_16_7.blif",
        "max_rss(MiB)": 727.5,
        "exec_time(ms)": 10696.4,
        "simulation_time(ms)": 9694.7,
        "test_coverage(%)": 95.6,
        "Latch Drivers": 1,
        "Pi": 10,
        "Po": 16,
        "logic element": 20,
        "latch": 16,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 20,
        "Total Node": 37
    },
    "operators/asr_16_7/k6_N10_40nm": {
        "test_name": "operators/asr_16_7/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "asr_16_7.blif",
        "max_rss(MiB)": 722.4,
        "exec_time(ms)": 10917.4,
        "simulation_time(ms)": 9948,
        "test_coverage(%)": 95.6,
        "Latch Drivers": 1,
        "Pi": 10,
        "Po": 16,
        "logic element": 20,
        "latch": 16,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 20,
        "Total Node": 37
    },
    "operators/asr_16_7/k6_N10_mem32K_40nm": {
        "test_name": "operators/asr_16_7/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "asr_16_7.blif",
        "max_rss(MiB)": 727.3,
        "exec_time(ms)": 10638.8,
        "simulation_time(ms)": 9646.3,
        "test_coverage(%)": 95.6,
        "Latch Drivers": 1,
        "Pi": 10,
        "Po": 16,
        "logic element": 20,
        "latch": 16,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 20,
        "Total Node": 37
    },
    "operators/asr_16_7/no_arch": {
        "test_name": "operators/asr_16_7/no_arch",
        "blif": "asr_16_7.blif",
        "max_rss(MiB)": 720.5,
        "exec_time(ms)": 10687.1,
        "simulation_time(ms)": 9729.9,
        "test_coverage(%)": 95.6,
        "Latch Drivers": 1,
        "Pi": 10,
        "Po": 16,
        "logic element": 20,
        "latch": 16,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 20,
        "Total Node": 37
    },
    "operators/asr_8_1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/asr_8_1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "asr_8_1.blif",
        "max_rss(MiB)": 29.9,
        "exec_time(ms)": 90.9,
        "simulation_time(ms)": 38,
        "test_coverage(%)": 92,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_1/k6_N10_40nm": {
        "test_name": "operators/asr_8_1/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "asr_8_1.blif",
        "max_rss(MiB)": 19.8,
        "exec_time(ms)": 53.3,
        "simulation_time(ms)": 39,
        "test_coverage(%)": 92,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_1/k6_N10_mem32K_40nm": {
        "test_name": "operators/asr_8_1/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "asr_8_1.blif",
        "max_rss(MiB)": 29.9,
        "exec_time(ms)": 92.3,
        "simulation_time(ms)": 38.6,
        "test_coverage(%)": 92,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_1/no_arch": {
        "test_name": "operators/asr_8_1/no_arch",
        "blif": "asr_8_1.blif",
        "max_rss(MiB)": 16.6,
        "exec_time(ms)": 51.7,
        "simulation_time(ms)": 39.9,
        "test_coverage(%)": 92,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/asr_8_2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "asr_8_2.blif",
        "max_rss(MiB)": 30.2,
        "exec_time(ms)": 93.2,
        "simulation_time(ms)": 39.6,
        "test_coverage(%)": 92,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_2/k6_N10_40nm": {
        "test_name": "operators/asr_8_2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "asr_8_2.blif",
        "max_rss(MiB)": 19.9,
        "exec_time(ms)": 53,
        "simulation_time(ms)": 38.7,
        "test_coverage(%)": 92,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_2/k6_N10_mem32K_40nm": {
        "test_name": "operators/asr_8_2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "asr_8_2.blif",
        "max_rss(MiB)": 29.5,
        "exec_time(ms)": 90.6,
        "simulation_time(ms)": 40.9,
        "test_coverage(%)": 92,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_2/no_arch": {
        "test_name": "operators/asr_8_2/no_arch",
        "blif": "asr_8_2.blif",
        "max_rss(MiB)": 16.6,
        "exec_time(ms)": 50.3,
        "simulation_time(ms)": 39.5,
        "test_coverage(%)": 92,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_3/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/asr_8_3/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "asr_8_3.blif",
        "max_rss(MiB)": 29.9,
        "exec_time(ms)": 91.8,
        "simulation_time(ms)": 38.3,
        "test_coverage(%)": 92,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_3/k6_N10_40nm": {
        "test_name": "operators/asr_8_3/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "asr_8_3.blif",
        "max_rss(MiB)": 19.9,
        "exec_time(ms)": 52.6,
        "simulation_time(ms)": 38.7,
        "test_coverage(%)": 92,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_3/k6_N10_mem32K_40nm": {
        "test_name": "operators/asr_8_3/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "asr_8_3.blif",
        "max_rss(MiB)": 29.5,
        "exec_time(ms)": 88.8,
        "simulation_time(ms)": 38.6,
        "test_coverage(%)": 92,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_3/no_arch": {
        "test_name": "operators/asr_8_3/no_arch",
        "blif": "asr_8_3.blif",
        "max_rss(MiB)": 16.6,
        "exec_time(ms)": 48.6,
        "simulation_time(ms)": 38.8,
        "test_coverage(%)": 92,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/asr_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "asr_8_4.blif",
        "max_rss(MiB)": 30,
        "exec_time(ms)": 95.6,
        "simulation_time(ms)": 39.1,
        "test_coverage(%)": 92,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_4/k6_N10_40nm": {
        "test_name": "operators/asr_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "asr_8_4.blif",
        "max_rss(MiB)": 19.8,
        "exec_time(ms)": 52.1,
        "simulation_time(ms)": 38.4,
        "test_coverage(%)": 92,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/asr_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "asr_8_4.blif",
        "max_rss(MiB)": 29.4,
        "exec_time(ms)": 90.2,
        "simulation_time(ms)": 39.8,
        "test_coverage(%)": 92,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_4/no_arch": {
        "test_name": "operators/asr_8_4/no_arch",
        "blif": "asr_8_4.blif",
        "max_rss(MiB)": 16.6,
        "exec_time(ms)": 48.4,
        "simulation_time(ms)": 38.7,
        "test_coverage(%)": 92,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_5/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/asr_8_5/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "asr_8_5.blif",
        "max_rss(MiB)": 30.1,
        "exec_time(ms)": 90.7,
        "simulation_time(ms)": 38.1,
        "test_coverage(%)": 92,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_5/k6_N10_40nm": {
        "test_name": "operators/asr_8_5/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "asr_8_5.blif",
        "max_rss(MiB)": 19.7,
        "exec_time(ms)": 52,
        "simulation_time(ms)": 38,
        "test_coverage(%)": 92,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_5/k6_N10_mem32K_40nm": {
        "test_name": "operators/asr_8_5/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "asr_8_5.blif",
        "max_rss(MiB)": 29.4,
        "exec_time(ms)": 88,
        "simulation_time(ms)": 37.9,
        "test_coverage(%)": 92,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_5/no_arch": {
        "test_name": "operators/asr_8_5/no_arch",
        "blif": "asr_8_5.blif",
        "max_rss(MiB)": 16.7,
        "exec_time(ms)": 48.2,
        "simulation_time(ms)": 38.8,
        "test_coverage(%)": 92,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_6/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/asr_8_6/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "asr_8_6.blif",
        "max_rss(MiB)": 30.1,
        "exec_time(ms)": 91.3,
        "simulation_time(ms)": 38.1,
        "test_coverage(%)": 92,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_6/k6_N10_40nm": {
        "test_name": "operators/asr_8_6/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "asr_8_6.blif",
        "max_rss(MiB)": 20.2,
        "exec_time(ms)": 51.9,
        "simulation_time(ms)": 38.1,
        "test_coverage(%)": 92,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_6/k6_N10_mem32K_40nm": {
        "test_name": "operators/asr_8_6/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "asr_8_6.blif",
        "max_rss(MiB)": 29.5,
        "exec_time(ms)": 88.8,
        "simulation_time(ms)": 39.2,
        "test_coverage(%)": 92,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_6/no_arch": {
        "test_name": "operators/asr_8_6/no_arch",
        "blif": "asr_8_6.blif",
        "max_rss(MiB)": 16.7,
        "exec_time(ms)": 51,
        "simulation_time(ms)": 41.3,
        "test_coverage(%)": 92,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_7/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/asr_8_7/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "asr_8_7.blif",
        "max_rss(MiB)": 30.2,
        "exec_time(ms)": 90.9,
        "simulation_time(ms)": 38.1,
        "test_coverage(%)": 92,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_7/k6_N10_40nm": {
        "test_name": "operators/asr_8_7/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "asr_8_7.blif",
        "max_rss(MiB)": 19.8,
        "exec_time(ms)": 52.6,
        "simulation_time(ms)": 38.6,
        "test_coverage(%)": 92,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_7/k6_N10_mem32K_40nm": {
        "test_name": "operators/asr_8_7/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "asr_8_7.blif",
        "max_rss(MiB)": 29.3,
        "exec_time(ms)": 89.2,
        "simulation_time(ms)": 38.6,
        "test_coverage(%)": 92,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/asr_8_7/no_arch": {
        "test_name": "operators/asr_8_7/no_arch",
        "blif": "asr_8_7.blif",
        "max_rss(MiB)": 16.5,
        "exec_time(ms)": 48.1,
        "simulation_time(ms)": 38.5,
        "test_coverage(%)": 92,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 8,
        "logic element": 12,
        "latch": 8,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 21
    },
    "operators/binary_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_and.blif",
        "max_rss(MiB)": 28,
        "exec_time(ms)": 44.8,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 83.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_and/k6_N10_40nm": {
        "test_name": "operators/binary_and/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_and.blif",
        "max_rss(MiB)": 17.8,
        "exec_time(ms)": 7.5,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 83.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_and/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_and/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_and.blif",
        "max_rss(MiB)": 27.3,
        "exec_time(ms)": 47.5,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 83.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_and/no_arch": {
        "test_name": "operators/binary_and/no_arch",
        "blif": "binary_and.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 4.9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 83.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_logical_and.blif",
        "max_rss(MiB)": 28.1,
        "exec_time(ms)": 47.9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 85,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_and/k6_N10_40nm": {
        "test_name": "operators/binary_logical_and/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_logical_and.blif",
        "max_rss(MiB)": 17.8,
        "exec_time(ms)": 8.9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 85,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_and/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_and/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_logical_and.blif",
        "max_rss(MiB)": 27.4,
        "exec_time(ms)": 45.5,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 85,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_and/no_arch": {
        "test_name": "operators/binary_logical_and/no_arch",
        "blif": "binary_logical_and.blif",
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 4.8,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 85,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_logical_equal.blif",
        "max_rss(MiB)": 28,
        "exec_time(ms)": 44.7,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_equal/k6_N10_40nm": {
        "test_name": "operators/binary_logical_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_logical_equal.blif",
        "max_rss(MiB)": 18,
        "exec_time(ms)": 8.9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_logical_equal.blif",
        "max_rss(MiB)": 27.4,
        "exec_time(ms)": 38.2,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_equal/no_arch": {
        "test_name": "operators/binary_logical_equal/no_arch",
        "blif": "binary_logical_equal.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 4.8,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_logical_greater_equal_than.blif",
        "max_rss(MiB)": 28.2,
        "exec_time(ms)": 48.5,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/binary_logical_greater_equal_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_greater_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_logical_greater_equal_than.blif",
        "max_rss(MiB)": 17.8,
        "exec_time(ms)": 10.1,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/binary_logical_greater_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_logical_greater_equal_than.blif",
        "max_rss(MiB)": 27.3,
        "exec_time(ms)": 43.2,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/binary_logical_greater_equal_than/no_arch": {
        "test_name": "operators/binary_logical_greater_equal_than/no_arch",
        "blif": "binary_logical_greater_equal_than.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 5,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/binary_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_logical_greater_than.blif",
        "max_rss(MiB)": 28.1,
        "exec_time(ms)": 47.1,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_greater_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_greater_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_logical_greater_than.blif",
        "max_rss(MiB)": 18,
        "exec_time(ms)": 9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_greater_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_logical_greater_than.blif",
        "max_rss(MiB)": 27.5,
        "exec_time(ms)": 45.8,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_greater_than/no_arch": {
        "test_name": "operators/binary_logical_greater_than/no_arch",
        "blif": "binary_logical_greater_than.blif",
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 4.1,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_logical_less_equal_than.blif",
        "max_rss(MiB)": 28.2,
        "exec_time(ms)": 40.7,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/binary_logical_less_equal_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_less_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_logical_less_equal_than.blif",
        "max_rss(MiB)": 17.7,
        "exec_time(ms)": 9.2,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/binary_logical_less_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_logical_less_equal_than.blif",
        "max_rss(MiB)": 27.5,
        "exec_time(ms)": 45.6,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/binary_logical_less_equal_than/no_arch": {
        "test_name": "operators/binary_logical_less_equal_than/no_arch",
        "blif": "binary_logical_less_equal_than.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 4.9,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/binary_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_logical_less_than.blif",
        "max_rss(MiB)": 28.1,
        "exec_time(ms)": 49.3,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_less_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_less_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_logical_less_than.blif",
        "max_rss(MiB)": 17.8,
        "exec_time(ms)": 7.6,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_less_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_logical_less_than.blif",
        "max_rss(MiB)": 27.3,
        "exec_time(ms)": 36.4,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_less_than/no_arch": {
        "test_name": "operators/binary_logical_less_than/no_arch",
        "blif": "binary_logical_less_than.blif",
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 4.9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_not_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_not_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_logical_not_equal.blif",
        "max_rss(MiB)": 28.2,
        "exec_time(ms)": 48,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_not_equal/k6_N10_40nm": {
        "test_name": "operators/binary_logical_not_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_logical_not_equal.blif",
        "max_rss(MiB)": 17.9,
        "exec_time(ms)": 8.9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_not_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_not_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_logical_not_equal.blif",
        "max_rss(MiB)": 27.3,
        "exec_time(ms)": 45.6,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_not_equal/no_arch": {
        "test_name": "operators/binary_logical_not_equal/no_arch",
        "blif": "binary_logical_not_equal.blif",
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 4.3,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_or/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_or/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_logical_or.blif",
        "max_rss(MiB)": 28.2,
        "exec_time(ms)": 42.4,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_or/k6_N10_40nm": {
        "test_name": "operators/binary_logical_or/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_logical_or.blif",
        "max_rss(MiB)": 17.9,
        "exec_time(ms)": 11.9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_or/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_or/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_logical_or.blif",
        "max_rss(MiB)": 27.5,
        "exec_time(ms)": 45.8,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_or/no_arch": {
        "test_name": "operators/binary_logical_or/no_arch",
        "blif": "binary_logical_or.blif",
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 4.8,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_nand/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_nand/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_nand.blif",
        "max_rss(MiB)": 28.1,
        "exec_time(ms)": 47.7,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_nand/k6_N10_40nm": {
        "test_name": "operators/binary_nand/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_nand.blif",
        "max_rss(MiB)": 17.9,
        "exec_time(ms)": 7.8,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_nand/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_nand/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_nand.blif",
        "max_rss(MiB)": 27.3,
        "exec_time(ms)": 47.6,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_nand/no_arch": {
        "test_name": "operators/binary_nand/no_arch",
        "blif": "binary_nand.blif",
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 4.8,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_nor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_nor/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_nor.blif",
        "max_rss(MiB)": 28.3,
        "exec_time(ms)": 49.7,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_nor/k6_N10_40nm": {
        "test_name": "operators/binary_nor/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_nor.blif",
        "max_rss(MiB)": 17.7,
        "exec_time(ms)": 9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_nor/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_nor/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_nor.blif",
        "max_rss(MiB)": 27.4,
        "exec_time(ms)": 41.7,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_nor/no_arch": {
        "test_name": "operators/binary_nor/no_arch",
        "blif": "binary_nor.blif",
        "max_rss(MiB)": 14.4,
        "exec_time(ms)": 4.7,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_or/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_or/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_or.blif",
        "max_rss(MiB)": 28.3,
        "exec_time(ms)": 46.4,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_or/k6_N10_40nm": {
        "test_name": "operators/binary_or/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_or.blif",
        "max_rss(MiB)": 17.9,
        "exec_time(ms)": 8.8,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_or/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_or/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_or.blif",
        "max_rss(MiB)": 27.6,
        "exec_time(ms)": 46.2,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_or/no_arch": {
        "test_name": "operators/binary_or/no_arch",
        "blif": "binary_or.blif",
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 4.9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_shift_left/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_shift_left/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_shift_left.blif",
        "max_rss(MiB)": 28.2,
        "exec_time(ms)": 46.7,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 3,
        "logic element": 6,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 9
    },
    "operators/binary_shift_left/k6_N10_40nm": {
        "test_name": "operators/binary_shift_left/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_shift_left.blif",
        "max_rss(MiB)": 17.6,
        "exec_time(ms)": 9.1,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 3,
        "logic element": 6,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 9
    },
    "operators/binary_shift_left/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_shift_left/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_shift_left.blif",
        "max_rss(MiB)": 27.6,
        "exec_time(ms)": 45.8,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 3,
        "logic element": 6,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 9
    },
    "operators/binary_shift_left/no_arch": {
        "test_name": "operators/binary_shift_left/no_arch",
        "blif": "binary_shift_left.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 4.8,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 3,
        "logic element": 6,
        "latch": 2,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 9
    },
    "operators/binary_shift_right/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_shift_right/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_shift_right.blif",
        "max_rss(MiB)": 28.3,
        "exec_time(ms)": 46.3,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 3,
        "logic element": 6,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 9
    },
    "operators/binary_shift_right/k6_N10_40nm": {
        "test_name": "operators/binary_shift_right/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_shift_right.blif",
        "max_rss(MiB)": 17.9,
        "exec_time(ms)": 9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 3,
        "logic element": 6,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 9
    },
    "operators/binary_shift_right/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_shift_right/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_shift_right.blif",
        "max_rss(MiB)": 27.6,
        "exec_time(ms)": 45.5,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 3,
        "logic element": 6,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 9
    },
    "operators/binary_shift_right/no_arch": {
        "test_name": "operators/binary_shift_right/no_arch",
        "blif": "binary_shift_right.blif",
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 3.8,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 3,
        "logic element": 6,
        "latch": 2,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 9
    },
    "operators/binary_signed_shift_left/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_signed_shift_left/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_signed_shift_left.blif",
        "max_rss(MiB)": 28.1,
        "exec_time(ms)": 49.2,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 3,
        "logic element": 6,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 9
    },
    "operators/binary_signed_shift_left/k6_N10_40nm": {
        "test_name": "operators/binary_signed_shift_left/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_signed_shift_left.blif",
        "max_rss(MiB)": 17.7,
        "exec_time(ms)": 9.2,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 3,
        "logic element": 6,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 9
    },
    "operators/binary_signed_shift_left/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_signed_shift_left/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_signed_shift_left.blif",
        "max_rss(MiB)": 27.6,
        "exec_time(ms)": 46.1,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 3,
        "logic element": 6,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 9
    },
    "operators/binary_signed_shift_left/no_arch": {
        "test_name": "operators/binary_signed_shift_left/no_arch",
        "blif": "binary_signed_shift_left.blif",
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 4.8,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 3,
        "logic element": 6,
        "latch": 2,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 9
    },
    "operators/binary_signed_shift_right/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_signed_shift_right/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_signed_shift_right.blif",
        "max_rss(MiB)": 28,
        "exec_time(ms)": 36.5,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 3,
        "logic element": 6,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 9
    },
    "operators/binary_signed_shift_right/k6_N10_40nm": {
        "test_name": "operators/binary_signed_shift_right/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_signed_shift_right.blif",
        "max_rss(MiB)": 17.9,
        "exec_time(ms)": 6.1,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 3,
        "logic element": 6,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 9
    },
    "operators/binary_signed_shift_right/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_signed_shift_right/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_signed_shift_right.blif",
        "max_rss(MiB)": 27.3,
        "exec_time(ms)": 36.7,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 3,
        "logic element": 6,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 9
    },
    "operators/binary_signed_shift_right/no_arch": {
        "test_name": "operators/binary_signed_shift_right/no_arch",
        "blif": "binary_signed_shift_right.blif",
        "max_rss(MiB)": 14.4,
        "exec_time(ms)": 3.3,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 3,
        "logic element": 6,
        "latch": 2,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 9
    },
    "operators/binary_xnor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_xnor/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_xnor.blif",
        "max_rss(MiB)": 28,
        "exec_time(ms)": 48.2,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_xnor/k6_N10_40nm": {
        "test_name": "operators/binary_xnor/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_xnor.blif",
        "max_rss(MiB)": 18,
        "exec_time(ms)": 8.9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_xnor/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_xnor/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_xnor.blif",
        "max_rss(MiB)": 27.4,
        "exec_time(ms)": 45.6,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_xnor/no_arch": {
        "test_name": "operators/binary_xnor/no_arch",
        "blif": "binary_xnor.blif",
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 4.8,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_xor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_xor/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_xor.blif",
        "max_rss(MiB)": 28.1,
        "exec_time(ms)": 46.9,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_xor/k6_N10_40nm": {
        "test_name": "operators/binary_xor/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_xor.blif",
        "max_rss(MiB)": 17.8,
        "exec_time(ms)": 8.8,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_xor/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_xor/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_xor.blif",
        "max_rss(MiB)": 27.3,
        "exec_time(ms)": 45.7,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_xor/no_arch": {
        "test_name": "operators/binary_xor/no_arch",
        "blif": "binary_xor.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 4.7,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/clog2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/clog2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "clog2.blif",
        "max_rss(MiB)": 28.2,
        "exec_time(ms)": 52.1,
        "simulation_time(ms)": 4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/clog2/k6_N10_40nm": {
        "test_name": "operators/clog2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "clog2.blif",
        "max_rss(MiB)": 18.1,
        "exec_time(ms)": 13.4,
        "simulation_time(ms)": 4.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/clog2/k6_N10_mem32K_40nm": {
        "test_name": "operators/clog2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "clog2.blif",
        "max_rss(MiB)": 27.6,
        "exec_time(ms)": 46.5,
        "simulation_time(ms)": 4.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/clog2/no_arch": {
        "test_name": "operators/clog2/no_arch",
        "blif": "clog2.blif",
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 9.1,
        "simulation_time(ms)": 4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/concat/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/concat/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "concat.blif",
        "max_rss(MiB)": 35.4,
        "exec_time(ms)": 122.4,
        "simulation_time(ms)": 62.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 24,
        "Po": 72,
        "logic element": 177,
        "latch": 24,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 197,
        "Total Node": 202
    },
    "operators/concat/k6_N10_40nm": {
        "test_name": "operators/concat/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "concat.blif",
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 81.3,
        "simulation_time(ms)": 61.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 24,
        "Po": 72,
        "logic element": 177,
        "latch": 24,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 191,
        "Total Node": 202
    },
    "operators/concat/k6_N10_mem32K_40nm": {
        "test_name": "operators/concat/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "concat.blif",
        "max_rss(MiB)": 34.8,
        "exec_time(ms)": 117,
        "simulation_time(ms)": 60.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 24,
        "Po": 72,
        "logic element": 177,
        "latch": 24,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 191,
        "Total Node": 202
    },
    "operators/concat/no_arch": {
        "test_name": "operators/concat/no_arch",
        "blif": "concat.blif",
        "max_rss(MiB)": 22,
        "exec_time(ms)": 76.5,
        "simulation_time(ms)": 60.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 24,
        "Po": 72,
        "logic element": 177,
        "latch": 24,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 177,
        "Total Node": 202
    },
    "operators/eightbit_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/eightbit_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "eightbit_arithmetic_power.blif",
        "max_rss(MiB)": 35.3,
        "exec_time(ms)": 105.3,
        "simulation_time(ms)": 50.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 11,
        "latch": 8,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 21
    },
    "operators/eightbit_arithmetic_power/k6_N10_40nm": {
        "test_name": "operators/eightbit_arithmetic_power/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "eightbit_arithmetic_power.blif",
        "max_rss(MiB)": 30.4,
        "exec_time(ms)": 145.8,
        "simulation_time(ms)": 129.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 96,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 18,
        "Average Path": 4,
        "Estimated LUTs": 96,
        "Total Node": 105
    },
    "operators/eightbit_arithmetic_power/k6_N10_mem32K_40nm": {
        "test_name": "operators/eightbit_arithmetic_power/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "eightbit_arithmetic_power.blif",
        "max_rss(MiB)": 34.3,
        "exec_time(ms)": 103.8,
        "simulation_time(ms)": 50.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 11,
        "latch": 8,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 21
    },
    "operators/eightbit_arithmetic_power/no_arch": {
        "test_name": "operators/eightbit_arithmetic_power/no_arch",
        "blif": "eightbit_arithmetic_power.blif",
        "max_rss(MiB)": 27.2,
        "exec_time(ms)": 139.8,
        "simulation_time(ms)": 127.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 96,
        "latch": 8,
        "Longest Path": 18,
        "Average Path": 4,
        "Estimated LUTs": 96,
        "Total Node": 105
    },
    "operators/macromudule_test/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/macromudule_test/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "macromudule_test.blif",
        "max_rss(MiB)": 30.3,
        "exec_time(ms)": 35.9,
        "Pi": 8,
        "Po": 5,
        "logic element": 5,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 11
    },
    "operators/macromudule_test/k6_N10_40nm": {
        "test_name": "operators/macromudule_test/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "macromudule_test.blif",
        "max_rss(MiB)": 17.4,
        "exec_time(ms)": 7.7,
        "Pi": 8,
        "Po": 5,
        "logic element": 14,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 14,
        "Total Node": 14
    },
    "operators/macromudule_test/k6_N10_mem32K_40nm": {
        "test_name": "operators/macromudule_test/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "macromudule_test.blif",
        "max_rss(MiB)": 27.3,
        "exec_time(ms)": 32.7,
        "Pi": 8,
        "Po": 5,
        "logic element": 14,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 14,
        "Total Node": 14
    },
    "operators/macromudule_test/no_arch": {
        "test_name": "operators/macromudule_test/no_arch",
        "blif": "macromudule_test.blif",
        "max_rss(MiB)": 13.7,
        "exec_time(ms)": 2.8,
        "Pi": 8,
        "Po": 5,
        "logic element": 14,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 14,
        "Total Node": 14
    },
    "operators/minuscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/minuscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "minuscolon_6_bit.blif",
        "max_rss(MiB)": 28.4,
        "exec_time(ms)": 48.4,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/minuscolon_6_bit/k6_N10_40nm": {
        "test_name": "operators/minuscolon_6_bit/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "minuscolon_6_bit.blif",
        "max_rss(MiB)": 17.7,
        "exec_time(ms)": 9.2,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/minuscolon_6_bit/k6_N10_mem32K_40nm": {
        "test_name": "operators/minuscolon_6_bit/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "minuscolon_6_bit.blif",
        "max_rss(MiB)": 27.6,
        "exec_time(ms)": 39.9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/minuscolon_6_bit/no_arch": {
        "test_name": "operators/minuscolon_6_bit/no_arch",
        "blif": "minuscolon_6_bit.blif",
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 5.3,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 100,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/pluscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/pluscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "pluscolon_6_bit.blif",
        "max_rss(MiB)": 27.9,
        "exec_time(ms)": 47.8,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 73.5,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/pluscolon_6_bit/k6_N10_40nm": {
        "test_name": "operators/pluscolon_6_bit/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "pluscolon_6_bit.blif",
        "max_rss(MiB)": 17.8,
        "exec_time(ms)": 9,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 73.5,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/pluscolon_6_bit/k6_N10_mem32K_40nm": {
        "test_name": "operators/pluscolon_6_bit/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "pluscolon_6_bit.blif",
        "max_rss(MiB)": 27.2,
        "exec_time(ms)": 38.7,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 73.5,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/pluscolon_6_bit/no_arch": {
        "test_name": "operators/pluscolon_6_bit/no_arch",
        "blif": "pluscolon_6_bit.blif",
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 4.7,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 73.5,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/pluscolon_8_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/pluscolon_8_bit/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "pluscolon_8_bit.blif",
        "max_rss(MiB)": 28.4,
        "exec_time(ms)": 49.9,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 14,
        "Po": 8,
        "logic element": 16,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "operators/pluscolon_8_bit/k6_N10_40nm": {
        "test_name": "operators/pluscolon_8_bit/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "pluscolon_8_bit.blif",
        "max_rss(MiB)": 17.8,
        "exec_time(ms)": 9.6,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 14,
        "Po": 8,
        "logic element": 16,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "operators/pluscolon_8_bit/k6_N10_mem32K_40nm": {
        "test_name": "operators/pluscolon_8_bit/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "pluscolon_8_bit.blif",
        "max_rss(MiB)": 27.7,
        "exec_time(ms)": 45.3,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 14,
        "Po": 8,
        "logic element": 16,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "operators/pluscolon_8_bit/no_arch": {
        "test_name": "operators/pluscolon_8_bit/no_arch",
        "blif": "pluscolon_8_bit.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 6,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 100,
        "Pi": 14,
        "Po": 8,
        "logic element": 16,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "operators/signed_to_unsigned/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_to_unsigned/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_to_unsigned.blif",
        "max_rss(MiB)": 32.3,
        "exec_time(ms)": 83.5,
        "simulation_time(ms)": 26.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 128,
        "latch": 128,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 129
    },
    "operators/signed_to_unsigned/k6_N10_40nm": {
        "test_name": "operators/signed_to_unsigned/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_to_unsigned.blif",
        "max_rss(MiB)": 21.5,
        "exec_time(ms)": 45.5,
        "simulation_time(ms)": 26.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 128,
        "latch": 128,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 129
    },
    "operators/signed_to_unsigned/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_to_unsigned/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_to_unsigned.blif",
        "max_rss(MiB)": 31.5,
        "exec_time(ms)": 82.8,
        "simulation_time(ms)": 27.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 128,
        "latch": 128,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 129
    },
    "operators/signed_to_unsigned/no_arch": {
        "test_name": "operators/signed_to_unsigned/no_arch",
        "blif": "signed_to_unsigned.blif",
        "max_rss(MiB)": 19.1,
        "exec_time(ms)": 41.4,
        "simulation_time(ms)": 26.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 128,
        "latch": 128,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 129
    },
    "operators/specifyBlock/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/specifyBlock/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "specifyBlock.blif",
        "max_rss(MiB)": 28.2,
        "exec_time(ms)": 47.7,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 75,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/specifyBlock/k6_N10_40nm": {
        "test_name": "operators/specifyBlock/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "specifyBlock.blif",
        "max_rss(MiB)": 17.4,
        "exec_time(ms)": 8.3,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 75,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/specifyBlock/k6_N10_mem32K_40nm": {
        "test_name": "operators/specifyBlock/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "specifyBlock.blif",
        "max_rss(MiB)": 27.4,
        "exec_time(ms)": 41.8,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 75,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/specifyBlock/no_arch": {
        "test_name": "operators/specifyBlock/no_arch",
        "blif": "specifyBlock.blif",
        "max_rss(MiB)": 14.2,
        "exec_time(ms)": 4,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 75,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/specparam/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/specparam/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "specparam.blif",
        "max_rss(MiB)": 27.6,
        "exec_time(ms)": 40.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/specparam/k6_N10_40nm": {
        "test_name": "operators/specparam/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "specparam.blif",
        "max_rss(MiB)": 17.2,
        "exec_time(ms)": 7.6,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/specparam/k6_N10_mem32K_40nm": {
        "test_name": "operators/specparam/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "specparam.blif",
        "max_rss(MiB)": 27.2,
        "exec_time(ms)": 34,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/specparam/no_arch": {
        "test_name": "operators/specparam/no_arch",
        "blif": "specparam.blif",
        "max_rss(MiB)": 13.8,
        "exec_time(ms)": 2.6,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/string_test_concat/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/string_test_concat/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "string_test_concat.blif",
        "max_rss(MiB)": 37.6,
        "exec_time(ms)": 74.2,
        "simulation_time(ms)": 13.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/string_test_concat/k6_N10_40nm": {
        "test_name": "operators/string_test_concat/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "string_test_concat.blif",
        "max_rss(MiB)": 27.9,
        "exec_time(ms)": 35.6,
        "simulation_time(ms)": 13.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/string_test_concat/k6_N10_mem32K_40nm": {
        "test_name": "operators/string_test_concat/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "string_test_concat.blif",
        "max_rss(MiB)": 37.3,
        "exec_time(ms)": 66.7,
        "simulation_time(ms)": 13.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/string_test_concat/no_arch": {
        "test_name": "operators/string_test_concat/no_arch",
        "blif": "string_test_concat.blif",
        "max_rss(MiB)": 25.5,
        "exec_time(ms)": 31.9,
        "simulation_time(ms)": 13.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/string_test_concat_replicate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/string_test_concat_replicate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "string_test_concat_replicate.blif",
        "max_rss(MiB)": 38,
        "exec_time(ms)": 72.6,
        "simulation_time(ms)": 13.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/string_test_concat_replicate/k6_N10_40nm": {
        "test_name": "operators/string_test_concat_replicate/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "string_test_concat_replicate.blif",
        "max_rss(MiB)": 28.1,
        "exec_time(ms)": 35.5,
        "simulation_time(ms)": 13.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/string_test_concat_replicate/k6_N10_mem32K_40nm": {
        "test_name": "operators/string_test_concat_replicate/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "string_test_concat_replicate.blif",
        "max_rss(MiB)": 37.6,
        "exec_time(ms)": 69,
        "simulation_time(ms)": 12.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/string_test_concat_replicate/no_arch": {
        "test_name": "operators/string_test_concat_replicate/no_arch",
        "blif": "string_test_concat_replicate.blif",
        "max_rss(MiB)": 25.5,
        "exec_time(ms)": 31.4,
        "simulation_time(ms)": 13.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/string_test/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/string_test/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "string_test.blif",
        "max_rss(MiB)": 37.9,
        "exec_time(ms)": 68.6,
        "simulation_time(ms)": 11.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/string_test/k6_N10_40nm": {
        "test_name": "operators/string_test/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "string_test.blif",
        "max_rss(MiB)": 28.1,
        "exec_time(ms)": 35.8,
        "simulation_time(ms)": 13.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/string_test/k6_N10_mem32K_40nm": {
        "test_name": "operators/string_test/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "string_test.blif",
        "max_rss(MiB)": 37.5,
        "exec_time(ms)": 72.2,
        "simulation_time(ms)": 13.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/string_test/no_arch": {
        "test_name": "operators/string_test/no_arch",
        "blif": "string_test.blif",
        "max_rss(MiB)": 25.5,
        "exec_time(ms)": 31.4,
        "simulation_time(ms)": 13.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/twobits_arithmetic_minus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_minus/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "twobits_arithmetic_minus.blif",
        "max_rss(MiB)": 30.5,
        "exec_time(ms)": 53.8,
        "simulation_time(ms)": 2.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 9,
        "latch": 3,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 16
    },
    "operators/twobits_arithmetic_minus/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_minus/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "twobits_arithmetic_minus.blif",
        "max_rss(MiB)": 18.1,
        "exec_time(ms)": 11.4,
        "simulation_time(ms)": 2.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "operators/twobits_arithmetic_minus/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_minus/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "twobits_arithmetic_minus.blif",
        "max_rss(MiB)": 27.4,
        "exec_time(ms)": 47.4,
        "simulation_time(ms)": 1.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "operators/twobits_arithmetic_minus/no_arch": {
        "test_name": "operators/twobits_arithmetic_minus/no_arch",
        "blif": "twobits_arithmetic_minus.blif",
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 7.4,
        "simulation_time(ms)": 2.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "operators/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "twobits_arithmetic_multiply.blif",
        "max_rss(MiB)": 30.9,
        "exec_time(ms)": 48.5,
        "simulation_time(ms)": 2.4,
        "test_coverage(%)": 90.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 8,
        "latch": 4,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 14
    },
    "operators/twobits_arithmetic_multiply/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "twobits_arithmetic_multiply.blif",
        "max_rss(MiB)": 18.1,
        "exec_time(ms)": 12.1,
        "simulation_time(ms)": 2.9,
        "test_coverage(%)": 92.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 17,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 17,
        "Total Node": 22
    },
    "operators/twobits_arithmetic_multiply/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_multiply/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "twobits_arithmetic_multiply.blif",
        "max_rss(MiB)": 30,
        "exec_time(ms)": 49.4,
        "simulation_time(ms)": 2.3,
        "test_coverage(%)": 90.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 8,
        "latch": 4,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 14
    },
    "operators/twobits_arithmetic_multiply/no_arch": {
        "test_name": "operators/twobits_arithmetic_multiply/no_arch",
        "blif": "twobits_arithmetic_multiply.blif",
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 7.8,
        "simulation_time(ms)": 2.8,
        "test_coverage(%)": 92.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 17,
        "latch": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 17,
        "Total Node": 22
    },
    "operators/twobits_arithmetic_plus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_plus/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "twobits_arithmetic_plus.blif",
        "max_rss(MiB)": 30.5,
        "exec_time(ms)": 53.5,
        "simulation_time(ms)": 2.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 7,
        "latch": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 15
    },
    "operators/twobits_arithmetic_plus/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_plus/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "twobits_arithmetic_plus.blif",
        "max_rss(MiB)": 17.8,
        "exec_time(ms)": 11.5,
        "simulation_time(ms)": 2.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "operators/twobits_arithmetic_plus/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_plus/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "twobits_arithmetic_plus.blif",
        "max_rss(MiB)": 27.5,
        "exec_time(ms)": 48.1,
        "simulation_time(ms)": 2.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "operators/twobits_arithmetic_plus/no_arch": {
        "test_name": "operators/twobits_arithmetic_plus/no_arch",
        "blif": "twobits_arithmetic_plus.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 7,
        "simulation_time(ms)": 2.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "operators/twobits_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "twobits_logical_greater_equal_than.blif",
        "max_rss(MiB)": 28.3,
        "exec_time(ms)": 47.7,
        "simulation_time(ms)": 1.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 14,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 14,
        "Total Node": 16
    },
    "operators/twobits_logical_greater_equal_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_greater_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "twobits_logical_greater_equal_than.blif",
        "max_rss(MiB)": 18,
        "exec_time(ms)": 11.3,
        "simulation_time(ms)": 2.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 14,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 14,
        "Total Node": 16
    },
    "operators/twobits_logical_greater_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "twobits_logical_greater_equal_than.blif",
        "max_rss(MiB)": 27.8,
        "exec_time(ms)": 48.1,
        "simulation_time(ms)": 2.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 14,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 14,
        "Total Node": 16
    },
    "operators/twobits_logical_greater_equal_than/no_arch": {
        "test_name": "operators/twobits_logical_greater_equal_than/no_arch",
        "blif": "twobits_logical_greater_equal_than.blif",
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 7,
        "simulation_time(ms)": 2.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 14,
        "latch": 1,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 14,
        "Total Node": 16
    },
    "operators/twobits_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "twobits_logical_greater_than.blif",
        "max_rss(MiB)": 28,
        "exec_time(ms)": 48.9,
        "simulation_time(ms)": 2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/twobits_logical_greater_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_greater_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "twobits_logical_greater_than.blif",
        "max_rss(MiB)": 18,
        "exec_time(ms)": 10.8,
        "simulation_time(ms)": 1.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/twobits_logical_greater_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "twobits_logical_greater_than.blif",
        "max_rss(MiB)": 27.6,
        "exec_time(ms)": 47.3,
        "simulation_time(ms)": 1.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/twobits_logical_greater_than/no_arch": {
        "test_name": "operators/twobits_logical_greater_than/no_arch",
        "blif": "twobits_logical_greater_than.blif",
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 6.5,
        "simulation_time(ms)": 1.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/twobits_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "twobits_logical_less_equal_than.blif",
        "max_rss(MiB)": 28.2,
        "exec_time(ms)": 48.3,
        "simulation_time(ms)": 2.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 14,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 14,
        "Total Node": 16
    },
    "operators/twobits_logical_less_equal_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_less_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "twobits_logical_less_equal_than.blif",
        "max_rss(MiB)": 18,
        "exec_time(ms)": 11.1,
        "simulation_time(ms)": 2.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 14,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 14,
        "Total Node": 16
    },
    "operators/twobits_logical_less_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "twobits_logical_less_equal_than.blif",
        "max_rss(MiB)": 27.5,
        "exec_time(ms)": 48,
        "simulation_time(ms)": 2.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 14,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 14,
        "Total Node": 16
    },
    "operators/twobits_logical_less_equal_than/no_arch": {
        "test_name": "operators/twobits_logical_less_equal_than/no_arch",
        "blif": "twobits_logical_less_equal_than.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 6.9,
        "simulation_time(ms)": 2.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 14,
        "latch": 1,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 14,
        "Total Node": 16
    },
    "operators/twobits_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "twobits_logical_less_than.blif",
        "max_rss(MiB)": 28.2,
        "exec_time(ms)": 50.2,
        "simulation_time(ms)": 2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/twobits_logical_less_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_less_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "twobits_logical_less_than.blif",
        "max_rss(MiB)": 17.9,
        "exec_time(ms)": 11.7,
        "simulation_time(ms)": 2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/twobits_logical_less_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "twobits_logical_less_than.blif",
        "max_rss(MiB)": 27.6,
        "exec_time(ms)": 45.4,
        "simulation_time(ms)": 2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/twobits_logical_less_than/no_arch": {
        "test_name": "operators/twobits_logical_less_than/no_arch",
        "blif": "twobits_logical_less_than.blif",
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 4.8,
        "simulation_time(ms)": 1.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/unary_bitwise_bufnode/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_bufnode/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unary_bitwise_bufnode.blif",
        "max_rss(MiB)": 28.3,
        "exec_time(ms)": 47.5,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 71.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unary_bitwise_bufnode/k6_N10_40nm": {
        "test_name": "operators/unary_bitwise_bufnode/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unary_bitwise_bufnode.blif",
        "max_rss(MiB)": 17.6,
        "exec_time(ms)": 8.2,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 71.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unary_bitwise_bufnode/k6_N10_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_bufnode/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unary_bitwise_bufnode.blif",
        "max_rss(MiB)": 27.1,
        "exec_time(ms)": 43.2,
        "simulation_time(ms)": 0.1,
        "test_coverage(%)": 71.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unary_bitwise_bufnode/no_arch": {
        "test_name": "operators/unary_bitwise_bufnode/no_arch",
        "blif": "unary_bitwise_bufnode.blif",
        "max_rss(MiB)": 14.4,
        "exec_time(ms)": 3.8,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 71.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unary_bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unary_bitwise_not.blif",
        "max_rss(MiB)": 28,
        "exec_time(ms)": 50,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/unary_bitwise_not/k6_N10_40nm": {
        "test_name": "operators/unary_bitwise_not/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unary_bitwise_not.blif",
        "max_rss(MiB)": 17.7,
        "exec_time(ms)": 9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/unary_bitwise_not/k6_N10_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_not/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unary_bitwise_not.blif",
        "max_rss(MiB)": 27.3,
        "exec_time(ms)": 45.5,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/unary_bitwise_not/no_arch": {
        "test_name": "operators/unary_bitwise_not/no_arch",
        "blif": "unary_bitwise_not.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 3.3,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/twobits_arithmetic_uminus/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_uminus/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "twobits_arithmetic_uminus.blif",
        "max_rss(MiB)": 33.6,
        "exec_time(ms)": 10.7,
        "simulation_time(ms)": 1.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "operators/twobits_arithmetic_uminus/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_uminus/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "twobits_arithmetic_uminus.blif",
        "max_rss(MiB)": 49.6,
        "exec_time(ms)": 94.7,
        "simulation_time(ms)": 1.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "operators/twobits_arithmetic_uminus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_uminus/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "twobits_arithmetic_uminus.blif",
        "max_rss(MiB)": 52.2,
        "exec_time(ms)": 97.7,
        "simulation_time(ms)": 1.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 9,
        "latch": 3,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 16
    },
    "operators/twobits_arithmetic_uminus/no_arch": {
        "test_name": "operators/twobits_arithmetic_uminus/no_arch",
        "blif": "twobits_arithmetic_uminus.blif",
        "max_rss(MiB)": 30.6,
        "exec_time(ms)": 6.9,
        "simulation_time(ms)": 1.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
