{
  "summary": {
    "total_ci_verified_benchmarks": 11,
    "microbenchmarks_with_error": 11,
    "polybench_with_error": 0,
    "embench_sim_only": 0,
    "infeasible_benchmarks": 6,
    "micro_average_error": 0.4117,
    "micro_max_error": 2.5307,
    "h5_target_met": false,
    "note": "After PR #70 (AfterBranch fix) merge: microbench average error regressed to 41.17% (was 14.22%). All 7 PolyBench benchmarks now timeout at 5B cycle limit. See issue #149."
  },
  "benchmarks": [
    {
      "name": "arithmetic",
      "category": "microbenchmark",
      "simulated_cpi": 0.219,
      "hardware_cpi": 0.296,
      "error": 0.3516,
      "ci_verified": true
    },
    {
      "name": "dependency",
      "category": "microbenchmark",
      "simulated_cpi": 1.015,
      "hardware_cpi": 1.088,
      "error": 0.0719,
      "ci_verified": true
    },
    {
      "name": "branch",
      "category": "microbenchmark",
      "simulated_cpi": 1.311,
      "hardware_cpi": 1.303,
      "error": 0.0061,
      "ci_verified": true
    },
    {
      "name": "memorystrided",
      "category": "microbenchmark",
      "simulated_cpi": 0.750,
      "hardware_cpi": 2.648,
      "error": 2.5307,
      "ci_verified": true
    },
    {
      "name": "loadheavy",
      "category": "microbenchmark",
      "simulated_cpi": 0.349,
      "hardware_cpi": 0.429,
      "error": 0.2292,
      "ci_verified": true
    },
    {
      "name": "storeheavy",
      "category": "microbenchmark",
      "simulated_cpi": 0.522,
      "hardware_cpi": 0.612,
      "error": 0.1724,
      "ci_verified": true
    },
    {
      "name": "branchheavy",
      "category": "microbenchmark",
      "simulated_cpi": 0.941,
      "hardware_cpi": 0.714,
      "error": 0.3179,
      "ci_verified": true
    },
    {
      "name": "vectorsum",
      "category": "microbenchmark",
      "simulated_cpi": 0.354,
      "hardware_cpi": 0.402,
      "error": 0.1356,
      "ci_verified": true
    },
    {
      "name": "vectoradd",
      "category": "microbenchmark",
      "simulated_cpi": 0.302,
      "hardware_cpi": 0.329,
      "error": 0.0894,
      "ci_verified": true
    },
    {
      "name": "reductiontree",
      "category": "microbenchmark",
      "simulated_cpi": 0.406,
      "hardware_cpi": 0.480,
      "error": 0.1823,
      "ci_verified": true
    },
    {
      "name": "strideindirect",
      "category": "microbenchmark",
      "simulated_cpi": 0.761,
      "hardware_cpi": 0.528,
      "error": 0.4413,
      "ci_verified": true
    }
  ],
  "polybench_regression": [
    {
      "name": "atax",
      "category": "polybench",
      "status": "timeout_regression",
      "reason": "Exceeded 5B cycle limit with only 953 instructions. Previously completed.",
      "ci_run": 22062557956
    },
    {
      "name": "bicg",
      "category": "polybench",
      "status": "timeout_regression",
      "reason": "Exceeded 5B cycle limit with only 776 instructions. Previously completed.",
      "ci_run": 22062557956
    },
    {
      "name": "jacobi-1d",
      "category": "polybench",
      "status": "timeout_regression",
      "reason": "Exceeded 5B cycle limit with only 1068 instructions.",
      "ci_run": 22062557956
    },
    {
      "name": "mvt",
      "category": "polybench",
      "status": "timeout_regression",
      "reason": "Exceeded 5B cycle limit with only 459 instructions. Previously completed.",
      "ci_run": 22062557956
    },
    {
      "name": "gemm",
      "category": "polybench",
      "status": "timeout_regression",
      "reason": "Exceeded 5B cycle limit with only 30912 instructions.",
      "ci_run": 22062557956
    },
    {
      "name": "2mm",
      "category": "polybench",
      "status": "timeout_regression",
      "reason": "Exceeded 5B cycle limit with only 167 instructions. Previously completed.",
      "ci_run": 22062557956
    },
    {
      "name": "3mm",
      "category": "polybench",
      "status": "timeout_regression",
      "reason": "Exceeded 5B cycle limit with only 197 instructions. Previously completed.",
      "ci_run": 22062557956
    }
  ],
  "infeasible": [
    {
      "name": "crc32",
      "category": "embench",
      "status": "infeasible",
      "reason": "Exceeded 5B cycle limit. Retired 12,499,991,230 instructions.",
      "ci_verified": true,
      "ci_run": 22019560953
    },
    {
      "name": "edn",
      "category": "embench",
      "status": "infeasible",
      "reason": "Exceeded 5B cycle limit. Retired 13,000,000,936 instructions.",
      "ci_verified": true,
      "ci_run": 22019560953
    },
    {
      "name": "statemate",
      "category": "embench",
      "status": "infeasible",
      "reason": "Exceeded 5B cycle limit. Retired 9,210,526,236 instructions.",
      "ci_verified": true,
      "ci_run": 22019560953
    },
    {
      "name": "primecount",
      "category": "embench",
      "status": "infeasible",
      "reason": "Exceeded 5B cycle limit. Already at minimum workload.",
      "ci_verified": true,
      "ci_run": 22019560953
    },
    {
      "name": "huffbench",
      "category": "embench",
      "status": "infeasible",
      "reason": "CI timeout after 2h30m wall-time.",
      "ci_verified": true,
      "ci_run": 22019560953
    },
    {
      "name": "matmult-int",
      "category": "embench",
      "status": "infeasible",
      "reason": "CI timeout; never started due to huffbench consuming full job allocation.",
      "ci_verified": true,
      "ci_run": 22019560953
    }
  ]
}
