Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Dec 13 22:50:24 2023
| Host         : LAPTOP-S2JGJMUA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_wrap_timing_summary_routed.rpt -pb Top_wrap_timing_summary_routed.pb -rpx Top_wrap_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_wrap
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       220         
HPDR-1     Warning           Port pin direction inconsistency                                  8           
HPDR-2     Warning           Port pin INOUT inconsistency                                      8           
LUTAR-1    Warning           LUT drives async reset alert                                      1           
TIMING-20  Warning           Non-clocked latch                                                 10          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (53900)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (583)
5. checking no_input_delay (14)
6. checking no_output_delay (46)
7. checking multiple_clock (1533)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (53900)
----------------------------
 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[0]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[10]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[11]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[12]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[13]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[14]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[15]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[16]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[17]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[18]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[19]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[1]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[20]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[21]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[22]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[23]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[24]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[25]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[26]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[27]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[28]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[29]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[2]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[30]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[31]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[32]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[33]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[34]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[35]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[36]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[37]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[38]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[39]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[3]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[40]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[41]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[42]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[43]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[44]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[45]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[46]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[47]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[48]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[49]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[4]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[50]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[51]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[52]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[53]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[54]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[55]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[56]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[57]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[58]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[59]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[5]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[60]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[61]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[62]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[63]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[6]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[7]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[8]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: BTC_Debounce/memory_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[32]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[33]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[34]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[35]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[36]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[37]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[38]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[39]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[40]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[41]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[42]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[43]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[44]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[45]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[46]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[47]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[48]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[49]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[50]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[51]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[52]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[53]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[54]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[55]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[56]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[57]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[58]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[59]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[60]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[61]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[62]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[63]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD_Debounce/memory_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Top_inst/input_logic_0/FSM_onehot_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Top_inst/input_logic_0/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Top_inst/input_logic_0/aquire_f.lock_reg/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: divider_100Hz_clk/clk_out_reg/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: divider_10Hz_clk/clk_out_reg/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: divider_2Hz_clk/clk_out_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: divider_7seg_disp_clk/clk_out_reg/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[0]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[10]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[11]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[12]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[13]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[14]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[15]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[16]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[17]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[18]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[19]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[1]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[20]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[21]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[22]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[23]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[24]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[25]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[26]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[27]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[28]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[29]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[2]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[30]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[31]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[32]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[33]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[34]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[35]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[36]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[37]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[38]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[39]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[3]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[40]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[41]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[42]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[43]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[44]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[45]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[46]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[47]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[48]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[49]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[4]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[50]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[51]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[52]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[53]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[54]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[55]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[56]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[57]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[58]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[59]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[5]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[60]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[61]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[62]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[63]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[6]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[7]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[8]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[13].SW_Debounce/memory_reg[9]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[0]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[10]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[11]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[12]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[13]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[14]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[15]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[16]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[17]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[18]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[19]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[1]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[20]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[21]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[22]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[23]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[24]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[25]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[26]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[27]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[28]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[29]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[2]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[30]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[31]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[32]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[33]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[34]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[35]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[36]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[37]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[38]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[39]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[3]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[40]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[41]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[42]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[43]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[44]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[45]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[46]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[47]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[48]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[49]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[4]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[50]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[51]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[52]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[53]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[54]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[55]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[56]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[57]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[58]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[59]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[5]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[60]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[61]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[62]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[63]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[6]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[7]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[8]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[14].SW_Debounce/memory_reg[9]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[0]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[10]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[11]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[12]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[13]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[14]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[15]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[16]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[17]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[18]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[19]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[1]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[20]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[21]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[22]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[23]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[24]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[25]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[26]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[27]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[28]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[29]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[2]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[30]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[31]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[32]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[33]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[34]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[35]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[36]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[37]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[38]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[39]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[3]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[40]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[41]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[42]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[43]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[44]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[45]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[46]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[47]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[48]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[49]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[4]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[50]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[51]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[52]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[53]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[54]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[55]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[56]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[57]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[58]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[59]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[5]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[60]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[61]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[62]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[63]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[6]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[7]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[8]/Q (HIGH)

 There are 206 register/latch pins with no clock driven by root clock pin: switch_debounce[15].SW_Debounce/memory_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (583)
--------------------------------------------------
 There are 583 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (46)
--------------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1533)
---------------------------------
 There are 1533 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     87.678        0.000                      0                 3078        0.039        0.000                      0                 3078        3.000        0.000                       0                  1539  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
clk_100MHz                  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_10MHz    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_10MHz    {0.000 5.000}        10.000          100.000         
sys_clk_pin                 {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_10MHz_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_10MHz_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_10MHz         87.678        0.000                      0                 3078        0.157        0.000                      0                 3078       49.500        0.000                       0                  1535  
  clkfbout_clk_wiz_10MHz                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_10MHz_1       87.682        0.000                      0                 3078        0.157        0.000                      0                 3078       49.500        0.000                       0                  1535  
  clkfbout_clk_wiz_10MHz_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_10MHz_1  clk_out1_clk_wiz_10MHz         87.678        0.000                      0                 3078        0.039        0.000                      0                 3078  
clk_out1_clk_wiz_10MHz    clk_out1_clk_wiz_10MHz_1       87.678        0.000                      0                 3078        0.039        0.000                      0                 3078  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                
----------                ----------                --------                
(none)                                                                        
(none)                    clk_out1_clk_wiz_10MHz                              
(none)                    clk_out1_clk_wiz_10MHz_1                            
(none)                    clkfbout_clk_wiz_10MHz                              
(none)                    clkfbout_clk_wiz_10MHz_1                            
(none)                                              clk_out1_clk_wiz_10MHz    
(none)                                              clk_out1_clk_wiz_10MHz_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_10MHz
  To Clock:  clk_out1_clk_wiz_10MHz

Setup :            0  Failing Endpoints,  Worst Slack       87.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             87.678ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[43]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        11.358ns  (logic 1.601ns (14.096%)  route 9.757ns (85.904%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        8.946    10.445    switch_debounce[13].SW_Debounce/eqOp
    SLICE_X56Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[43]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.505    98.485    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X56Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[43]/C
                         clock pessimism              0.487    98.972    
                         clock uncertainty           -0.118    98.855    
    SLICE_X56Y95         FDRE (Setup_fdre_C_R)       -0.732    98.123    switch_debounce[13].SW_Debounce/memory_reg[43]
  -------------------------------------------------------------------
                         required time                         98.123    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                 87.678    

Slack (MET) :             87.678ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[50]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        11.358ns  (logic 1.601ns (14.096%)  route 9.757ns (85.904%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        8.946    10.445    switch_debounce[13].SW_Debounce/eqOp
    SLICE_X56Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[50]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.505    98.485    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X56Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[50]/C
                         clock pessimism              0.487    98.972    
                         clock uncertainty           -0.118    98.855    
    SLICE_X56Y95         FDRE (Setup_fdre_C_R)       -0.732    98.123    switch_debounce[13].SW_Debounce/memory_reg[50]
  -------------------------------------------------------------------
                         required time                         98.123    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                 87.678    

Slack (MET) :             87.678ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[51]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        11.358ns  (logic 1.601ns (14.096%)  route 9.757ns (85.904%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        8.946    10.445    switch_debounce[13].SW_Debounce/eqOp
    SLICE_X56Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[51]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.505    98.485    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X56Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[51]/C
                         clock pessimism              0.487    98.972    
                         clock uncertainty           -0.118    98.855    
    SLICE_X56Y95         FDRE (Setup_fdre_C_R)       -0.732    98.123    switch_debounce[13].SW_Debounce/memory_reg[51]
  -------------------------------------------------------------------
                         required time                         98.123    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                 87.678    

Slack (MET) :             87.773ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[42]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        11.358ns  (logic 1.601ns (14.096%)  route 9.757ns (85.904%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        8.946    10.445    switch_debounce[13].SW_Debounce/eqOp
    SLICE_X57Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[42]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.505    98.485    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X57Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[42]/C
                         clock pessimism              0.487    98.972    
                         clock uncertainty           -0.118    98.855    
    SLICE_X57Y95         FDRE (Setup_fdre_C_R)       -0.637    98.218    switch_debounce[13].SW_Debounce/memory_reg[42]
  -------------------------------------------------------------------
                         required time                         98.218    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                 87.773    

Slack (MET) :             87.773ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[52]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        11.358ns  (logic 1.601ns (14.096%)  route 9.757ns (85.904%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        8.946    10.445    switch_debounce[13].SW_Debounce/eqOp
    SLICE_X57Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[52]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.505    98.485    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X57Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[52]/C
                         clock pessimism              0.487    98.972    
                         clock uncertainty           -0.118    98.855    
    SLICE_X57Y95         FDRE (Setup_fdre_C_R)       -0.637    98.218    switch_debounce[13].SW_Debounce/memory_reg[52]
  -------------------------------------------------------------------
                         required time                         98.218    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                 87.773    

Slack (MET) :             87.773ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[53]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        11.358ns  (logic 1.601ns (14.096%)  route 9.757ns (85.904%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        8.946    10.445    switch_debounce[13].SW_Debounce/eqOp
    SLICE_X57Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[53]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.505    98.485    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X57Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[53]/C
                         clock pessimism              0.487    98.972    
                         clock uncertainty           -0.118    98.855    
    SLICE_X57Y95         FDRE (Setup_fdre_C_R)       -0.637    98.218    switch_debounce[13].SW_Debounce/memory_reg[53]
  -------------------------------------------------------------------
                         required time                         98.218    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                 87.773    

Slack (MET) :             87.773ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[58]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        11.358ns  (logic 1.601ns (14.096%)  route 9.757ns (85.904%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        8.946    10.445    switch_debounce[13].SW_Debounce/eqOp
    SLICE_X57Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[58]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.505    98.485    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X57Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[58]/C
                         clock pessimism              0.487    98.972    
                         clock uncertainty           -0.118    98.855    
    SLICE_X57Y95         FDRE (Setup_fdre_C_R)       -0.637    98.218    switch_debounce[13].SW_Debounce/memory_reg[58]
  -------------------------------------------------------------------
                         required time                         98.218    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                 87.773    

Slack (MET) :             87.922ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        11.209ns  (logic 1.601ns (14.283%)  route 9.608ns (85.717%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        8.797    10.295    switch_debounce[13].SW_Debounce/eqOp
    SLICE_X57Y96         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.505    98.485    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X57Y96         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[29]/C
                         clock pessimism              0.487    98.972    
                         clock uncertainty           -0.118    98.855    
    SLICE_X57Y96         FDRE (Setup_fdre_C_R)       -0.637    98.218    switch_debounce[13].SW_Debounce/memory_reg[29]
  -------------------------------------------------------------------
                         required time                         98.218    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                 87.922    

Slack (MET) :             87.922ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        11.209ns  (logic 1.601ns (14.283%)  route 9.608ns (85.717%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        8.797    10.295    switch_debounce[13].SW_Debounce/eqOp
    SLICE_X57Y96         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.505    98.485    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X57Y96         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[45]/C
                         clock pessimism              0.487    98.972    
                         clock uncertainty           -0.118    98.855    
    SLICE_X57Y96         FDRE (Setup_fdre_C_R)       -0.637    98.218    switch_debounce[13].SW_Debounce/memory_reg[45]
  -------------------------------------------------------------------
                         required time                         98.218    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                 87.922    

Slack (MET) :             87.922ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        11.209ns  (logic 1.601ns (14.283%)  route 9.608ns (85.717%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        8.797    10.295    switch_debounce[13].SW_Debounce/eqOp
    SLICE_X57Y96         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[57]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.505    98.485    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X57Y96         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[57]/C
                         clock pessimism              0.487    98.972    
                         clock uncertainty           -0.118    98.855    
    SLICE_X57Y96         FDRE (Setup_fdre_C_R)       -0.637    98.218    switch_debounce[13].SW_Debounce/memory_reg[57]
  -------------------------------------------------------------------
                         required time                         98.218    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                 87.922    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 divider_10Hz_clk/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.371ns (66.773%)  route 0.185ns (33.227%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.567    -0.597    divider_10Hz_clk/clk_out1
    SLICE_X46Y99         FDRE                                         r  divider_10Hz_clk/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  divider_10Hz_clk/value_reg[3]/Q
                         net (fo=2, routed)           0.184    -0.249    divider_10Hz_clk/value_reg[3]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.095 r  divider_10Hz_clk/value_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.095    divider_10Hz_clk/value_reg[0]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.042 r  divider_10Hz_clk/value_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.042    divider_10Hz_clk/value_reg[4]_i_1__0_n_7
    SLICE_X46Y100        FDRE                                         r  divider_10Hz_clk/value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.832    -0.841    divider_10Hz_clk/clk_out1
    SLICE_X46Y100        FDRE                                         r  divider_10Hz_clk/value_reg[4]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134    -0.198    divider_10Hz_clk/value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 divider_10Hz_clk/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.384ns (67.533%)  route 0.185ns (32.467%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.567    -0.597    divider_10Hz_clk/clk_out1
    SLICE_X46Y99         FDRE                                         r  divider_10Hz_clk/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  divider_10Hz_clk/value_reg[3]/Q
                         net (fo=2, routed)           0.184    -0.249    divider_10Hz_clk/value_reg[3]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.095 r  divider_10Hz_clk/value_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.095    divider_10Hz_clk/value_reg[0]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.029 r  divider_10Hz_clk/value_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.029    divider_10Hz_clk/value_reg[4]_i_1__0_n_5
    SLICE_X46Y100        FDRE                                         r  divider_10Hz_clk/value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.832    -0.841    divider_10Hz_clk/clk_out1
    SLICE_X46Y100        FDRE                                         r  divider_10Hz_clk/value_reg[6]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134    -0.198    divider_10Hz_clk/value_reg[6]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 BTC_Debounce/speed_ctrl.count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.371ns (64.179%)  route 0.207ns (35.821%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.569    -0.595    BTC_Debounce/clk_out1
    SLICE_X38Y99         FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  BTC_Debounce/speed_ctrl.count_reg[27]/Q
                         net (fo=3, routed)           0.206    -0.225    BTC_Debounce/speed_ctrl.count_reg[27]
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.071 r  BTC_Debounce/speed_ctrl.count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.070    BTC_Debounce/speed_ctrl.count_reg[24]_i_1_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.017 r  BTC_Debounce/speed_ctrl.count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.017    BTC_Debounce/speed_ctrl.count_reg[28]_i_1_n_7
    SLICE_X38Y100        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.835    -0.838    BTC_Debounce/clk_out1
    SLICE_X38Y100        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[28]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.134    -0.195    BTC_Debounce/speed_ctrl.count_reg[28]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 divider_2Hz_clk/value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_2Hz_clk/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.383ns (71.618%)  route 0.152ns (28.382%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.567    -0.597    divider_2Hz_clk/clk_out1
    SLICE_X48Y99         FDRE                                         r  divider_2Hz_clk/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  divider_2Hz_clk/value_reg[6]/Q
                         net (fo=3, routed)           0.151    -0.305    divider_2Hz_clk/value_reg[6]
    SLICE_X49Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.260 r  divider_2Hz_clk/geqOp_carry_i_2__1/O
                         net (fo=1, routed)           0.000    -0.260    divider_2Hz_clk/geqOp_carry_i_2__1_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094    -0.166 r  divider_2Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.165    divider_2Hz_clk/geqOp_carry_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.126 r  divider_2Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.126    divider_2Hz_clk/geqOp_carry__0_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064    -0.062 r  divider_2Hz_clk/geqOp_carry__1/CO[2]
                         net (fo=24, routed)          0.000    -0.062    divider_2Hz_clk/geqOp_carry__1_n_1
    SLICE_X49Y101        FDRE                                         r  divider_2Hz_clk/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.832    -0.841    divider_2Hz_clk/clk_out1
    SLICE_X49Y101        FDRE                                         r  divider_2Hz_clk/clk_out_reg/C
                         clock pessimism              0.509    -0.332    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.091    -0.241    divider_2Hz_clk/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.453ns (78.076%)  route 0.127ns (21.924%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.565    -0.599    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X54Y97         FDRE                                         r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[10]/Q
                         net (fo=3, routed)           0.127    -0.309    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[10]
    SLICE_X54Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.153 r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    -0.153    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[8]_i_1__4_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.113 r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    -0.113    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[12]_i_1__4_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.073 r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001    -0.072    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[16]_i_1__4_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.019 r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[20]_i_1__4/O[0]
                         net (fo=1, routed)           0.000    -0.019    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[20]_i_1__4_n_7
    SLICE_X54Y100        FDRE                                         r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.828    -0.844    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X54Y100        FDRE                                         r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[20]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.201    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 BTC_Debounce/speed_ctrl.count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.384ns (64.966%)  route 0.207ns (35.034%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.569    -0.595    BTC_Debounce/clk_out1
    SLICE_X38Y99         FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  BTC_Debounce/speed_ctrl.count_reg[27]/Q
                         net (fo=3, routed)           0.206    -0.225    BTC_Debounce/speed_ctrl.count_reg[27]
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.071 r  BTC_Debounce/speed_ctrl.count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.070    BTC_Debounce/speed_ctrl.count_reg[24]_i_1_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.004 r  BTC_Debounce/speed_ctrl.count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.004    BTC_Debounce/speed_ctrl.count_reg[28]_i_1_n_5
    SLICE_X38Y100        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.835    -0.838    BTC_Debounce/clk_out1
    SLICE_X38Y100        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[30]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.134    -0.195    BTC_Debounce/speed_ctrl.count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 divider_10Hz_clk/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.407ns (68.795%)  route 0.185ns (31.205%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.567    -0.597    divider_10Hz_clk/clk_out1
    SLICE_X46Y99         FDRE                                         r  divider_10Hz_clk/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  divider_10Hz_clk/value_reg[3]/Q
                         net (fo=2, routed)           0.184    -0.249    divider_10Hz_clk/value_reg[3]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.095 r  divider_10Hz_clk/value_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.095    divider_10Hz_clk/value_reg[0]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.006 r  divider_10Hz_clk/value_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.006    divider_10Hz_clk/value_reg[4]_i_1__0_n_6
    SLICE_X46Y100        FDRE                                         r  divider_10Hz_clk/value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.832    -0.841    divider_10Hz_clk/clk_out1
    SLICE_X46Y100        FDRE                                         r  divider_10Hz_clk/value_reg[5]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134    -0.198    divider_10Hz_clk/value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 divider_10Hz_clk/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.409ns (68.900%)  route 0.185ns (31.100%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.567    -0.597    divider_10Hz_clk/clk_out1
    SLICE_X46Y99         FDRE                                         r  divider_10Hz_clk/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  divider_10Hz_clk/value_reg[3]/Q
                         net (fo=2, routed)           0.184    -0.249    divider_10Hz_clk/value_reg[3]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.095 r  divider_10Hz_clk/value_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.095    divider_10Hz_clk/value_reg[0]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091    -0.004 r  divider_10Hz_clk/value_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.004    divider_10Hz_clk/value_reg[4]_i_1__0_n_4
    SLICE_X46Y100        FDRE                                         r  divider_10Hz_clk/value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.832    -0.841    divider_10Hz_clk/clk_out1
    SLICE_X46Y100        FDRE                                         r  divider_10Hz_clk/value_reg[7]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134    -0.198    divider_10Hz_clk/value_reg[7]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.466ns (78.556%)  route 0.127ns (21.444%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.565    -0.599    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X54Y97         FDRE                                         r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[10]/Q
                         net (fo=3, routed)           0.127    -0.309    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[10]
    SLICE_X54Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.153 r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    -0.153    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[8]_i_1__4_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.113 r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    -0.113    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[12]_i_1__4_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.073 r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001    -0.072    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[16]_i_1__4_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.006 r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[20]_i_1__4/O[2]
                         net (fo=1, routed)           0.000    -0.006    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[20]_i_1__4_n_5
    SLICE_X54Y100        FDRE                                         r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.828    -0.844    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X54Y100        FDRE                                         r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[22]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.201    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 divider_10Hz_clk/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.411ns (69.005%)  route 0.185ns (30.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.567    -0.597    divider_10Hz_clk/clk_out1
    SLICE_X46Y99         FDRE                                         r  divider_10Hz_clk/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  divider_10Hz_clk/value_reg[3]/Q
                         net (fo=2, routed)           0.184    -0.249    divider_10Hz_clk/value_reg[3]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.095 r  divider_10Hz_clk/value_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.095    divider_10Hz_clk/value_reg[0]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.055 r  divider_10Hz_clk/value_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.055    divider_10Hz_clk/value_reg[4]_i_1__0_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.002 r  divider_10Hz_clk/value_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.002    divider_10Hz_clk/value_reg[8]_i_1__0_n_7
    SLICE_X46Y101        FDRE                                         r  divider_10Hz_clk/value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.832    -0.841    divider_10Hz_clk/clk_out1
    SLICE_X46Y101        FDRE                                         r  divider_10Hz_clk/value_reg[8]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X46Y101        FDRE (Hold_fdre_C_D)         0.134    -0.198    divider_10Hz_clk/value_reg[8]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_10MHz
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { main_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   main_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y94     BTC_Debounce/index_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y94     BTC_Debounce/index_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y94     BTC_Debounce/index_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y93     BTC_Debounce/index_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y93     BTC_Debounce/index_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y93     BTC_Debounce/index_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y93     BTC_Debounce/index_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X43Y93     BTC_Debounce/memory_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y94     BTC_Debounce/index_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y94     BTC_Debounce/index_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y94     BTC_Debounce/index_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y94     BTC_Debounce/index_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y94     BTC_Debounce/index_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y94     BTC_Debounce/index_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y93     BTC_Debounce/index_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y93     BTC_Debounce/index_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y93     BTC_Debounce/index_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y93     BTC_Debounce/index_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y94     BTC_Debounce/index_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y94     BTC_Debounce/index_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y94     BTC_Debounce/index_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y94     BTC_Debounce/index_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y94     BTC_Debounce/index_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y94     BTC_Debounce/index_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y93     BTC_Debounce/index_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y93     BTC_Debounce/index_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y93     BTC_Debounce/index_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y93     BTC_Debounce/index_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_10MHz
  To Clock:  clkfbout_clk_wiz_10MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_10MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   main_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_10MHz_1
  To Clock:  clk_out1_clk_wiz_10MHz_1

Setup :            0  Failing Endpoints,  Worst Slack       87.682ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             87.682ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[43]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        11.358ns  (logic 1.601ns (14.096%)  route 9.757ns (85.904%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        8.946    10.445    switch_debounce[13].SW_Debounce/eqOp
    SLICE_X56Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[43]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.505    98.485    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X56Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[43]/C
                         clock pessimism              0.487    98.972    
                         clock uncertainty           -0.114    98.858    
    SLICE_X56Y95         FDRE (Setup_fdre_C_R)       -0.732    98.126    switch_debounce[13].SW_Debounce/memory_reg[43]
  -------------------------------------------------------------------
                         required time                         98.126    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                 87.682    

Slack (MET) :             87.682ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[50]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        11.358ns  (logic 1.601ns (14.096%)  route 9.757ns (85.904%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        8.946    10.445    switch_debounce[13].SW_Debounce/eqOp
    SLICE_X56Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[50]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.505    98.485    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X56Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[50]/C
                         clock pessimism              0.487    98.972    
                         clock uncertainty           -0.114    98.858    
    SLICE_X56Y95         FDRE (Setup_fdre_C_R)       -0.732    98.126    switch_debounce[13].SW_Debounce/memory_reg[50]
  -------------------------------------------------------------------
                         required time                         98.126    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                 87.682    

Slack (MET) :             87.682ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[51]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        11.358ns  (logic 1.601ns (14.096%)  route 9.757ns (85.904%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        8.946    10.445    switch_debounce[13].SW_Debounce/eqOp
    SLICE_X56Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[51]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.505    98.485    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X56Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[51]/C
                         clock pessimism              0.487    98.972    
                         clock uncertainty           -0.114    98.858    
    SLICE_X56Y95         FDRE (Setup_fdre_C_R)       -0.732    98.126    switch_debounce[13].SW_Debounce/memory_reg[51]
  -------------------------------------------------------------------
                         required time                         98.126    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                 87.682    

Slack (MET) :             87.777ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[42]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        11.358ns  (logic 1.601ns (14.096%)  route 9.757ns (85.904%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        8.946    10.445    switch_debounce[13].SW_Debounce/eqOp
    SLICE_X57Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[42]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.505    98.485    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X57Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[42]/C
                         clock pessimism              0.487    98.972    
                         clock uncertainty           -0.114    98.858    
    SLICE_X57Y95         FDRE (Setup_fdre_C_R)       -0.637    98.221    switch_debounce[13].SW_Debounce/memory_reg[42]
  -------------------------------------------------------------------
                         required time                         98.221    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                 87.777    

Slack (MET) :             87.777ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[52]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        11.358ns  (logic 1.601ns (14.096%)  route 9.757ns (85.904%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        8.946    10.445    switch_debounce[13].SW_Debounce/eqOp
    SLICE_X57Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[52]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.505    98.485    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X57Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[52]/C
                         clock pessimism              0.487    98.972    
                         clock uncertainty           -0.114    98.858    
    SLICE_X57Y95         FDRE (Setup_fdre_C_R)       -0.637    98.221    switch_debounce[13].SW_Debounce/memory_reg[52]
  -------------------------------------------------------------------
                         required time                         98.221    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                 87.777    

Slack (MET) :             87.777ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[53]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        11.358ns  (logic 1.601ns (14.096%)  route 9.757ns (85.904%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        8.946    10.445    switch_debounce[13].SW_Debounce/eqOp
    SLICE_X57Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[53]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.505    98.485    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X57Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[53]/C
                         clock pessimism              0.487    98.972    
                         clock uncertainty           -0.114    98.858    
    SLICE_X57Y95         FDRE (Setup_fdre_C_R)       -0.637    98.221    switch_debounce[13].SW_Debounce/memory_reg[53]
  -------------------------------------------------------------------
                         required time                         98.221    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                 87.777    

Slack (MET) :             87.777ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[58]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        11.358ns  (logic 1.601ns (14.096%)  route 9.757ns (85.904%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        8.946    10.445    switch_debounce[13].SW_Debounce/eqOp
    SLICE_X57Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[58]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.505    98.485    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X57Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[58]/C
                         clock pessimism              0.487    98.972    
                         clock uncertainty           -0.114    98.858    
    SLICE_X57Y95         FDRE (Setup_fdre_C_R)       -0.637    98.221    switch_debounce[13].SW_Debounce/memory_reg[58]
  -------------------------------------------------------------------
                         required time                         98.221    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                 87.777    

Slack (MET) :             87.926ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        11.209ns  (logic 1.601ns (14.283%)  route 9.608ns (85.717%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        8.797    10.295    switch_debounce[13].SW_Debounce/eqOp
    SLICE_X57Y96         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.505    98.485    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X57Y96         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[29]/C
                         clock pessimism              0.487    98.972    
                         clock uncertainty           -0.114    98.858    
    SLICE_X57Y96         FDRE (Setup_fdre_C_R)       -0.637    98.221    switch_debounce[13].SW_Debounce/memory_reg[29]
  -------------------------------------------------------------------
                         required time                         98.221    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                 87.926    

Slack (MET) :             87.926ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        11.209ns  (logic 1.601ns (14.283%)  route 9.608ns (85.717%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        8.797    10.295    switch_debounce[13].SW_Debounce/eqOp
    SLICE_X57Y96         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.505    98.485    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X57Y96         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[45]/C
                         clock pessimism              0.487    98.972    
                         clock uncertainty           -0.114    98.858    
    SLICE_X57Y96         FDRE (Setup_fdre_C_R)       -0.637    98.221    switch_debounce[13].SW_Debounce/memory_reg[45]
  -------------------------------------------------------------------
                         required time                         98.221    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                 87.926    

Slack (MET) :             87.926ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        11.209ns  (logic 1.601ns (14.283%)  route 9.608ns (85.717%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        8.797    10.295    switch_debounce[13].SW_Debounce/eqOp
    SLICE_X57Y96         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[57]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.505    98.485    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X57Y96         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[57]/C
                         clock pessimism              0.487    98.972    
                         clock uncertainty           -0.114    98.858    
    SLICE_X57Y96         FDRE (Setup_fdre_C_R)       -0.637    98.221    switch_debounce[13].SW_Debounce/memory_reg[57]
  -------------------------------------------------------------------
                         required time                         98.221    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                 87.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 divider_10Hz_clk/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.371ns (66.773%)  route 0.185ns (33.227%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.567    -0.597    divider_10Hz_clk/clk_out1
    SLICE_X46Y99         FDRE                                         r  divider_10Hz_clk/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  divider_10Hz_clk/value_reg[3]/Q
                         net (fo=2, routed)           0.184    -0.249    divider_10Hz_clk/value_reg[3]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.095 r  divider_10Hz_clk/value_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.095    divider_10Hz_clk/value_reg[0]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.042 r  divider_10Hz_clk/value_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.042    divider_10Hz_clk/value_reg[4]_i_1__0_n_7
    SLICE_X46Y100        FDRE                                         r  divider_10Hz_clk/value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.832    -0.841    divider_10Hz_clk/clk_out1
    SLICE_X46Y100        FDRE                                         r  divider_10Hz_clk/value_reg[4]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134    -0.198    divider_10Hz_clk/value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 divider_10Hz_clk/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.384ns (67.533%)  route 0.185ns (32.467%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.567    -0.597    divider_10Hz_clk/clk_out1
    SLICE_X46Y99         FDRE                                         r  divider_10Hz_clk/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  divider_10Hz_clk/value_reg[3]/Q
                         net (fo=2, routed)           0.184    -0.249    divider_10Hz_clk/value_reg[3]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.095 r  divider_10Hz_clk/value_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.095    divider_10Hz_clk/value_reg[0]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.029 r  divider_10Hz_clk/value_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.029    divider_10Hz_clk/value_reg[4]_i_1__0_n_5
    SLICE_X46Y100        FDRE                                         r  divider_10Hz_clk/value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.832    -0.841    divider_10Hz_clk/clk_out1
    SLICE_X46Y100        FDRE                                         r  divider_10Hz_clk/value_reg[6]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134    -0.198    divider_10Hz_clk/value_reg[6]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 BTC_Debounce/speed_ctrl.count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.371ns (64.179%)  route 0.207ns (35.821%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.569    -0.595    BTC_Debounce/clk_out1
    SLICE_X38Y99         FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  BTC_Debounce/speed_ctrl.count_reg[27]/Q
                         net (fo=3, routed)           0.206    -0.225    BTC_Debounce/speed_ctrl.count_reg[27]
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.071 r  BTC_Debounce/speed_ctrl.count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.070    BTC_Debounce/speed_ctrl.count_reg[24]_i_1_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.017 r  BTC_Debounce/speed_ctrl.count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.017    BTC_Debounce/speed_ctrl.count_reg[28]_i_1_n_7
    SLICE_X38Y100        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.835    -0.838    BTC_Debounce/clk_out1
    SLICE_X38Y100        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[28]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.134    -0.195    BTC_Debounce/speed_ctrl.count_reg[28]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 divider_2Hz_clk/value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_2Hz_clk/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.383ns (71.618%)  route 0.152ns (28.382%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.567    -0.597    divider_2Hz_clk/clk_out1
    SLICE_X48Y99         FDRE                                         r  divider_2Hz_clk/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  divider_2Hz_clk/value_reg[6]/Q
                         net (fo=3, routed)           0.151    -0.305    divider_2Hz_clk/value_reg[6]
    SLICE_X49Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.260 r  divider_2Hz_clk/geqOp_carry_i_2__1/O
                         net (fo=1, routed)           0.000    -0.260    divider_2Hz_clk/geqOp_carry_i_2__1_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094    -0.166 r  divider_2Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.165    divider_2Hz_clk/geqOp_carry_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.126 r  divider_2Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.126    divider_2Hz_clk/geqOp_carry__0_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064    -0.062 r  divider_2Hz_clk/geqOp_carry__1/CO[2]
                         net (fo=24, routed)          0.000    -0.062    divider_2Hz_clk/geqOp_carry__1_n_1
    SLICE_X49Y101        FDRE                                         r  divider_2Hz_clk/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.832    -0.841    divider_2Hz_clk/clk_out1
    SLICE_X49Y101        FDRE                                         r  divider_2Hz_clk/clk_out_reg/C
                         clock pessimism              0.509    -0.332    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.091    -0.241    divider_2Hz_clk/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.453ns (78.076%)  route 0.127ns (21.924%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.565    -0.599    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X54Y97         FDRE                                         r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[10]/Q
                         net (fo=3, routed)           0.127    -0.309    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[10]
    SLICE_X54Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.153 r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    -0.153    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[8]_i_1__4_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.113 r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    -0.113    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[12]_i_1__4_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.073 r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001    -0.072    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[16]_i_1__4_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.019 r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[20]_i_1__4/O[0]
                         net (fo=1, routed)           0.000    -0.019    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[20]_i_1__4_n_7
    SLICE_X54Y100        FDRE                                         r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.828    -0.844    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X54Y100        FDRE                                         r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[20]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.201    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 BTC_Debounce/speed_ctrl.count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.384ns (64.966%)  route 0.207ns (35.034%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.569    -0.595    BTC_Debounce/clk_out1
    SLICE_X38Y99         FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  BTC_Debounce/speed_ctrl.count_reg[27]/Q
                         net (fo=3, routed)           0.206    -0.225    BTC_Debounce/speed_ctrl.count_reg[27]
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.071 r  BTC_Debounce/speed_ctrl.count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.070    BTC_Debounce/speed_ctrl.count_reg[24]_i_1_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.004 r  BTC_Debounce/speed_ctrl.count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.004    BTC_Debounce/speed_ctrl.count_reg[28]_i_1_n_5
    SLICE_X38Y100        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.835    -0.838    BTC_Debounce/clk_out1
    SLICE_X38Y100        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[30]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.134    -0.195    BTC_Debounce/speed_ctrl.count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 divider_10Hz_clk/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.407ns (68.795%)  route 0.185ns (31.205%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.567    -0.597    divider_10Hz_clk/clk_out1
    SLICE_X46Y99         FDRE                                         r  divider_10Hz_clk/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  divider_10Hz_clk/value_reg[3]/Q
                         net (fo=2, routed)           0.184    -0.249    divider_10Hz_clk/value_reg[3]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.095 r  divider_10Hz_clk/value_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.095    divider_10Hz_clk/value_reg[0]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.006 r  divider_10Hz_clk/value_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.006    divider_10Hz_clk/value_reg[4]_i_1__0_n_6
    SLICE_X46Y100        FDRE                                         r  divider_10Hz_clk/value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.832    -0.841    divider_10Hz_clk/clk_out1
    SLICE_X46Y100        FDRE                                         r  divider_10Hz_clk/value_reg[5]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134    -0.198    divider_10Hz_clk/value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 divider_10Hz_clk/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.409ns (68.900%)  route 0.185ns (31.100%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.567    -0.597    divider_10Hz_clk/clk_out1
    SLICE_X46Y99         FDRE                                         r  divider_10Hz_clk/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  divider_10Hz_clk/value_reg[3]/Q
                         net (fo=2, routed)           0.184    -0.249    divider_10Hz_clk/value_reg[3]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.095 r  divider_10Hz_clk/value_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.095    divider_10Hz_clk/value_reg[0]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091    -0.004 r  divider_10Hz_clk/value_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.004    divider_10Hz_clk/value_reg[4]_i_1__0_n_4
    SLICE_X46Y100        FDRE                                         r  divider_10Hz_clk/value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.832    -0.841    divider_10Hz_clk/clk_out1
    SLICE_X46Y100        FDRE                                         r  divider_10Hz_clk/value_reg[7]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134    -0.198    divider_10Hz_clk/value_reg[7]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.466ns (78.556%)  route 0.127ns (21.444%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.565    -0.599    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X54Y97         FDRE                                         r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[10]/Q
                         net (fo=3, routed)           0.127    -0.309    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[10]
    SLICE_X54Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.153 r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    -0.153    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[8]_i_1__4_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.113 r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    -0.113    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[12]_i_1__4_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.073 r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001    -0.072    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[16]_i_1__4_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.006 r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[20]_i_1__4/O[2]
                         net (fo=1, routed)           0.000    -0.006    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[20]_i_1__4_n_5
    SLICE_X54Y100        FDRE                                         r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.828    -0.844    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X54Y100        FDRE                                         r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[22]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.201    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 divider_10Hz_clk/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.411ns (69.005%)  route 0.185ns (30.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.567    -0.597    divider_10Hz_clk/clk_out1
    SLICE_X46Y99         FDRE                                         r  divider_10Hz_clk/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  divider_10Hz_clk/value_reg[3]/Q
                         net (fo=2, routed)           0.184    -0.249    divider_10Hz_clk/value_reg[3]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.095 r  divider_10Hz_clk/value_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.095    divider_10Hz_clk/value_reg[0]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.055 r  divider_10Hz_clk/value_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.055    divider_10Hz_clk/value_reg[4]_i_1__0_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.002 r  divider_10Hz_clk/value_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.002    divider_10Hz_clk/value_reg[8]_i_1__0_n_7
    SLICE_X46Y101        FDRE                                         r  divider_10Hz_clk/value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.832    -0.841    divider_10Hz_clk/clk_out1
    SLICE_X46Y101        FDRE                                         r  divider_10Hz_clk/value_reg[8]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X46Y101        FDRE (Hold_fdre_C_D)         0.134    -0.198    divider_10Hz_clk/value_reg[8]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_10MHz_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { main_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   main_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y94     BTC_Debounce/index_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y94     BTC_Debounce/index_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y94     BTC_Debounce/index_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y93     BTC_Debounce/index_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y93     BTC_Debounce/index_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y93     BTC_Debounce/index_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y93     BTC_Debounce/index_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X43Y93     BTC_Debounce/memory_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y94     BTC_Debounce/index_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y94     BTC_Debounce/index_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y94     BTC_Debounce/index_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y94     BTC_Debounce/index_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y94     BTC_Debounce/index_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y94     BTC_Debounce/index_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y93     BTC_Debounce/index_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y93     BTC_Debounce/index_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y93     BTC_Debounce/index_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y93     BTC_Debounce/index_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y94     BTC_Debounce/index_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y94     BTC_Debounce/index_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y94     BTC_Debounce/index_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y94     BTC_Debounce/index_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y94     BTC_Debounce/index_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y94     BTC_Debounce/index_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y93     BTC_Debounce/index_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y93     BTC_Debounce/index_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y93     BTC_Debounce/index_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y93     BTC_Debounce/index_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_10MHz_1
  To Clock:  clkfbout_clk_wiz_10MHz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_10MHz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   main_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_10MHz_1
  To Clock:  clk_out1_clk_wiz_10MHz

Setup :            0  Failing Endpoints,  Worst Slack       87.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             87.678ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[43]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        11.358ns  (logic 1.601ns (14.096%)  route 9.757ns (85.904%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        8.946    10.445    switch_debounce[13].SW_Debounce/eqOp
    SLICE_X56Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[43]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.505    98.485    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X56Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[43]/C
                         clock pessimism              0.487    98.972    
                         clock uncertainty           -0.118    98.855    
    SLICE_X56Y95         FDRE (Setup_fdre_C_R)       -0.732    98.123    switch_debounce[13].SW_Debounce/memory_reg[43]
  -------------------------------------------------------------------
                         required time                         98.123    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                 87.678    

Slack (MET) :             87.678ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[50]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        11.358ns  (logic 1.601ns (14.096%)  route 9.757ns (85.904%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        8.946    10.445    switch_debounce[13].SW_Debounce/eqOp
    SLICE_X56Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[50]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.505    98.485    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X56Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[50]/C
                         clock pessimism              0.487    98.972    
                         clock uncertainty           -0.118    98.855    
    SLICE_X56Y95         FDRE (Setup_fdre_C_R)       -0.732    98.123    switch_debounce[13].SW_Debounce/memory_reg[50]
  -------------------------------------------------------------------
                         required time                         98.123    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                 87.678    

Slack (MET) :             87.678ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[51]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        11.358ns  (logic 1.601ns (14.096%)  route 9.757ns (85.904%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        8.946    10.445    switch_debounce[13].SW_Debounce/eqOp
    SLICE_X56Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[51]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.505    98.485    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X56Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[51]/C
                         clock pessimism              0.487    98.972    
                         clock uncertainty           -0.118    98.855    
    SLICE_X56Y95         FDRE (Setup_fdre_C_R)       -0.732    98.123    switch_debounce[13].SW_Debounce/memory_reg[51]
  -------------------------------------------------------------------
                         required time                         98.123    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                 87.678    

Slack (MET) :             87.773ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[42]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        11.358ns  (logic 1.601ns (14.096%)  route 9.757ns (85.904%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        8.946    10.445    switch_debounce[13].SW_Debounce/eqOp
    SLICE_X57Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[42]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.505    98.485    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X57Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[42]/C
                         clock pessimism              0.487    98.972    
                         clock uncertainty           -0.118    98.855    
    SLICE_X57Y95         FDRE (Setup_fdre_C_R)       -0.637    98.218    switch_debounce[13].SW_Debounce/memory_reg[42]
  -------------------------------------------------------------------
                         required time                         98.218    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                 87.773    

Slack (MET) :             87.773ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[52]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        11.358ns  (logic 1.601ns (14.096%)  route 9.757ns (85.904%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        8.946    10.445    switch_debounce[13].SW_Debounce/eqOp
    SLICE_X57Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[52]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.505    98.485    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X57Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[52]/C
                         clock pessimism              0.487    98.972    
                         clock uncertainty           -0.118    98.855    
    SLICE_X57Y95         FDRE (Setup_fdre_C_R)       -0.637    98.218    switch_debounce[13].SW_Debounce/memory_reg[52]
  -------------------------------------------------------------------
                         required time                         98.218    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                 87.773    

Slack (MET) :             87.773ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[53]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        11.358ns  (logic 1.601ns (14.096%)  route 9.757ns (85.904%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        8.946    10.445    switch_debounce[13].SW_Debounce/eqOp
    SLICE_X57Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[53]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.505    98.485    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X57Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[53]/C
                         clock pessimism              0.487    98.972    
                         clock uncertainty           -0.118    98.855    
    SLICE_X57Y95         FDRE (Setup_fdre_C_R)       -0.637    98.218    switch_debounce[13].SW_Debounce/memory_reg[53]
  -------------------------------------------------------------------
                         required time                         98.218    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                 87.773    

Slack (MET) :             87.773ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[58]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        11.358ns  (logic 1.601ns (14.096%)  route 9.757ns (85.904%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        8.946    10.445    switch_debounce[13].SW_Debounce/eqOp
    SLICE_X57Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[58]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.505    98.485    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X57Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[58]/C
                         clock pessimism              0.487    98.972    
                         clock uncertainty           -0.118    98.855    
    SLICE_X57Y95         FDRE (Setup_fdre_C_R)       -0.637    98.218    switch_debounce[13].SW_Debounce/memory_reg[58]
  -------------------------------------------------------------------
                         required time                         98.218    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                 87.773    

Slack (MET) :             87.922ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        11.209ns  (logic 1.601ns (14.283%)  route 9.608ns (85.717%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        8.797    10.295    switch_debounce[13].SW_Debounce/eqOp
    SLICE_X57Y96         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.505    98.485    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X57Y96         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[29]/C
                         clock pessimism              0.487    98.972    
                         clock uncertainty           -0.118    98.855    
    SLICE_X57Y96         FDRE (Setup_fdre_C_R)       -0.637    98.218    switch_debounce[13].SW_Debounce/memory_reg[29]
  -------------------------------------------------------------------
                         required time                         98.218    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                 87.922    

Slack (MET) :             87.922ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        11.209ns  (logic 1.601ns (14.283%)  route 9.608ns (85.717%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        8.797    10.295    switch_debounce[13].SW_Debounce/eqOp
    SLICE_X57Y96         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.505    98.485    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X57Y96         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[45]/C
                         clock pessimism              0.487    98.972    
                         clock uncertainty           -0.118    98.855    
    SLICE_X57Y96         FDRE (Setup_fdre_C_R)       -0.637    98.218    switch_debounce[13].SW_Debounce/memory_reg[45]
  -------------------------------------------------------------------
                         required time                         98.218    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                 87.922    

Slack (MET) :             87.922ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        11.209ns  (logic 1.601ns (14.283%)  route 9.608ns (85.717%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        8.797    10.295    switch_debounce[13].SW_Debounce/eqOp
    SLICE_X57Y96         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[57]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.505    98.485    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X57Y96         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[57]/C
                         clock pessimism              0.487    98.972    
                         clock uncertainty           -0.118    98.855    
    SLICE_X57Y96         FDRE (Setup_fdre_C_R)       -0.637    98.218    switch_debounce[13].SW_Debounce/memory_reg[57]
  -------------------------------------------------------------------
                         required time                         98.218    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                 87.922    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 divider_10Hz_clk/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.371ns (66.773%)  route 0.185ns (33.227%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.567    -0.597    divider_10Hz_clk/clk_out1
    SLICE_X46Y99         FDRE                                         r  divider_10Hz_clk/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  divider_10Hz_clk/value_reg[3]/Q
                         net (fo=2, routed)           0.184    -0.249    divider_10Hz_clk/value_reg[3]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.095 r  divider_10Hz_clk/value_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.095    divider_10Hz_clk/value_reg[0]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.042 r  divider_10Hz_clk/value_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.042    divider_10Hz_clk/value_reg[4]_i_1__0_n_7
    SLICE_X46Y100        FDRE                                         r  divider_10Hz_clk/value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.832    -0.841    divider_10Hz_clk/clk_out1
    SLICE_X46Y100        FDRE                                         r  divider_10Hz_clk/value_reg[4]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.118    -0.215    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134    -0.081    divider_10Hz_clk/value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 divider_10Hz_clk/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.384ns (67.533%)  route 0.185ns (32.467%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.567    -0.597    divider_10Hz_clk/clk_out1
    SLICE_X46Y99         FDRE                                         r  divider_10Hz_clk/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  divider_10Hz_clk/value_reg[3]/Q
                         net (fo=2, routed)           0.184    -0.249    divider_10Hz_clk/value_reg[3]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.095 r  divider_10Hz_clk/value_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.095    divider_10Hz_clk/value_reg[0]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.029 r  divider_10Hz_clk/value_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.029    divider_10Hz_clk/value_reg[4]_i_1__0_n_5
    SLICE_X46Y100        FDRE                                         r  divider_10Hz_clk/value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.832    -0.841    divider_10Hz_clk/clk_out1
    SLICE_X46Y100        FDRE                                         r  divider_10Hz_clk/value_reg[6]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.118    -0.215    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134    -0.081    divider_10Hz_clk/value_reg[6]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 BTC_Debounce/speed_ctrl.count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.371ns (64.179%)  route 0.207ns (35.821%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.569    -0.595    BTC_Debounce/clk_out1
    SLICE_X38Y99         FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  BTC_Debounce/speed_ctrl.count_reg[27]/Q
                         net (fo=3, routed)           0.206    -0.225    BTC_Debounce/speed_ctrl.count_reg[27]
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.071 r  BTC_Debounce/speed_ctrl.count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.070    BTC_Debounce/speed_ctrl.count_reg[24]_i_1_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.017 r  BTC_Debounce/speed_ctrl.count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.017    BTC_Debounce/speed_ctrl.count_reg[28]_i_1_n_7
    SLICE_X38Y100        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.835    -0.838    BTC_Debounce/clk_out1
    SLICE_X38Y100        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[28]/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.118    -0.212    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.134    -0.078    BTC_Debounce/speed_ctrl.count_reg[28]
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 divider_2Hz_clk/value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_2Hz_clk/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.383ns (71.618%)  route 0.152ns (28.382%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.567    -0.597    divider_2Hz_clk/clk_out1
    SLICE_X48Y99         FDRE                                         r  divider_2Hz_clk/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  divider_2Hz_clk/value_reg[6]/Q
                         net (fo=3, routed)           0.151    -0.305    divider_2Hz_clk/value_reg[6]
    SLICE_X49Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.260 r  divider_2Hz_clk/geqOp_carry_i_2__1/O
                         net (fo=1, routed)           0.000    -0.260    divider_2Hz_clk/geqOp_carry_i_2__1_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094    -0.166 r  divider_2Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.165    divider_2Hz_clk/geqOp_carry_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.126 r  divider_2Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.126    divider_2Hz_clk/geqOp_carry__0_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064    -0.062 r  divider_2Hz_clk/geqOp_carry__1/CO[2]
                         net (fo=24, routed)          0.000    -0.062    divider_2Hz_clk/geqOp_carry__1_n_1
    SLICE_X49Y101        FDRE                                         r  divider_2Hz_clk/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.832    -0.841    divider_2Hz_clk/clk_out1
    SLICE_X49Y101        FDRE                                         r  divider_2Hz_clk/clk_out_reg/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.118    -0.215    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.091    -0.124    divider_2Hz_clk/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.453ns (78.076%)  route 0.127ns (21.924%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.565    -0.599    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X54Y97         FDRE                                         r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[10]/Q
                         net (fo=3, routed)           0.127    -0.309    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[10]
    SLICE_X54Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.153 r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    -0.153    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[8]_i_1__4_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.113 r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    -0.113    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[12]_i_1__4_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.073 r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001    -0.072    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[16]_i_1__4_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.019 r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[20]_i_1__4/O[0]
                         net (fo=1, routed)           0.000    -0.019    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[20]_i_1__4_n_7
    SLICE_X54Y100        FDRE                                         r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.828    -0.844    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X54Y100        FDRE                                         r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[20]/C
                         clock pessimism              0.509    -0.335    
                         clock uncertainty            0.118    -0.218    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.084    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 BTC_Debounce/speed_ctrl.count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.384ns (64.966%)  route 0.207ns (35.034%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.569    -0.595    BTC_Debounce/clk_out1
    SLICE_X38Y99         FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  BTC_Debounce/speed_ctrl.count_reg[27]/Q
                         net (fo=3, routed)           0.206    -0.225    BTC_Debounce/speed_ctrl.count_reg[27]
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.071 r  BTC_Debounce/speed_ctrl.count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.070    BTC_Debounce/speed_ctrl.count_reg[24]_i_1_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.004 r  BTC_Debounce/speed_ctrl.count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.004    BTC_Debounce/speed_ctrl.count_reg[28]_i_1_n_5
    SLICE_X38Y100        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.835    -0.838    BTC_Debounce/clk_out1
    SLICE_X38Y100        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[30]/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.118    -0.212    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.134    -0.078    BTC_Debounce/speed_ctrl.count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 divider_10Hz_clk/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.407ns (68.795%)  route 0.185ns (31.205%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.567    -0.597    divider_10Hz_clk/clk_out1
    SLICE_X46Y99         FDRE                                         r  divider_10Hz_clk/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  divider_10Hz_clk/value_reg[3]/Q
                         net (fo=2, routed)           0.184    -0.249    divider_10Hz_clk/value_reg[3]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.095 r  divider_10Hz_clk/value_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.095    divider_10Hz_clk/value_reg[0]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.006 r  divider_10Hz_clk/value_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.006    divider_10Hz_clk/value_reg[4]_i_1__0_n_6
    SLICE_X46Y100        FDRE                                         r  divider_10Hz_clk/value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.832    -0.841    divider_10Hz_clk/clk_out1
    SLICE_X46Y100        FDRE                                         r  divider_10Hz_clk/value_reg[5]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.118    -0.215    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134    -0.081    divider_10Hz_clk/value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 divider_10Hz_clk/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.409ns (68.900%)  route 0.185ns (31.100%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.567    -0.597    divider_10Hz_clk/clk_out1
    SLICE_X46Y99         FDRE                                         r  divider_10Hz_clk/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  divider_10Hz_clk/value_reg[3]/Q
                         net (fo=2, routed)           0.184    -0.249    divider_10Hz_clk/value_reg[3]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.095 r  divider_10Hz_clk/value_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.095    divider_10Hz_clk/value_reg[0]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091    -0.004 r  divider_10Hz_clk/value_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.004    divider_10Hz_clk/value_reg[4]_i_1__0_n_4
    SLICE_X46Y100        FDRE                                         r  divider_10Hz_clk/value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.832    -0.841    divider_10Hz_clk/clk_out1
    SLICE_X46Y100        FDRE                                         r  divider_10Hz_clk/value_reg[7]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.118    -0.215    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134    -0.081    divider_10Hz_clk/value_reg[7]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.466ns (78.556%)  route 0.127ns (21.444%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.565    -0.599    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X54Y97         FDRE                                         r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[10]/Q
                         net (fo=3, routed)           0.127    -0.309    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[10]
    SLICE_X54Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.153 r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    -0.153    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[8]_i_1__4_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.113 r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    -0.113    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[12]_i_1__4_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.073 r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001    -0.072    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[16]_i_1__4_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.006 r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[20]_i_1__4/O[2]
                         net (fo=1, routed)           0.000    -0.006    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[20]_i_1__4_n_5
    SLICE_X54Y100        FDRE                                         r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.828    -0.844    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X54Y100        FDRE                                         r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[22]/C
                         clock pessimism              0.509    -0.335    
                         clock uncertainty            0.118    -0.218    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.084    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 divider_10Hz_clk/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.411ns (69.005%)  route 0.185ns (30.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.567    -0.597    divider_10Hz_clk/clk_out1
    SLICE_X46Y99         FDRE                                         r  divider_10Hz_clk/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  divider_10Hz_clk/value_reg[3]/Q
                         net (fo=2, routed)           0.184    -0.249    divider_10Hz_clk/value_reg[3]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.095 r  divider_10Hz_clk/value_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.095    divider_10Hz_clk/value_reg[0]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.055 r  divider_10Hz_clk/value_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.055    divider_10Hz_clk/value_reg[4]_i_1__0_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.002 r  divider_10Hz_clk/value_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.002    divider_10Hz_clk/value_reg[8]_i_1__0_n_7
    SLICE_X46Y101        FDRE                                         r  divider_10Hz_clk/value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.832    -0.841    divider_10Hz_clk/clk_out1
    SLICE_X46Y101        FDRE                                         r  divider_10Hz_clk/value_reg[8]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.118    -0.215    
    SLICE_X46Y101        FDRE (Hold_fdre_C_D)         0.134    -0.081    divider_10Hz_clk/value_reg[8]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.079    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_10MHz
  To Clock:  clk_out1_clk_wiz_10MHz_1

Setup :            0  Failing Endpoints,  Worst Slack       87.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             87.678ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[43]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        11.358ns  (logic 1.601ns (14.096%)  route 9.757ns (85.904%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        8.946    10.445    switch_debounce[13].SW_Debounce/eqOp
    SLICE_X56Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[43]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.505    98.485    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X56Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[43]/C
                         clock pessimism              0.487    98.972    
                         clock uncertainty           -0.118    98.855    
    SLICE_X56Y95         FDRE (Setup_fdre_C_R)       -0.732    98.123    switch_debounce[13].SW_Debounce/memory_reg[43]
  -------------------------------------------------------------------
                         required time                         98.123    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                 87.678    

Slack (MET) :             87.678ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[50]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        11.358ns  (logic 1.601ns (14.096%)  route 9.757ns (85.904%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        8.946    10.445    switch_debounce[13].SW_Debounce/eqOp
    SLICE_X56Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[50]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.505    98.485    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X56Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[50]/C
                         clock pessimism              0.487    98.972    
                         clock uncertainty           -0.118    98.855    
    SLICE_X56Y95         FDRE (Setup_fdre_C_R)       -0.732    98.123    switch_debounce[13].SW_Debounce/memory_reg[50]
  -------------------------------------------------------------------
                         required time                         98.123    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                 87.678    

Slack (MET) :             87.678ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[51]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        11.358ns  (logic 1.601ns (14.096%)  route 9.757ns (85.904%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        8.946    10.445    switch_debounce[13].SW_Debounce/eqOp
    SLICE_X56Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[51]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.505    98.485    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X56Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[51]/C
                         clock pessimism              0.487    98.972    
                         clock uncertainty           -0.118    98.855    
    SLICE_X56Y95         FDRE (Setup_fdre_C_R)       -0.732    98.123    switch_debounce[13].SW_Debounce/memory_reg[51]
  -------------------------------------------------------------------
                         required time                         98.123    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                 87.678    

Slack (MET) :             87.773ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[42]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        11.358ns  (logic 1.601ns (14.096%)  route 9.757ns (85.904%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        8.946    10.445    switch_debounce[13].SW_Debounce/eqOp
    SLICE_X57Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[42]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.505    98.485    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X57Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[42]/C
                         clock pessimism              0.487    98.972    
                         clock uncertainty           -0.118    98.855    
    SLICE_X57Y95         FDRE (Setup_fdre_C_R)       -0.637    98.218    switch_debounce[13].SW_Debounce/memory_reg[42]
  -------------------------------------------------------------------
                         required time                         98.218    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                 87.773    

Slack (MET) :             87.773ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[52]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        11.358ns  (logic 1.601ns (14.096%)  route 9.757ns (85.904%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        8.946    10.445    switch_debounce[13].SW_Debounce/eqOp
    SLICE_X57Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[52]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.505    98.485    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X57Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[52]/C
                         clock pessimism              0.487    98.972    
                         clock uncertainty           -0.118    98.855    
    SLICE_X57Y95         FDRE (Setup_fdre_C_R)       -0.637    98.218    switch_debounce[13].SW_Debounce/memory_reg[52]
  -------------------------------------------------------------------
                         required time                         98.218    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                 87.773    

Slack (MET) :             87.773ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[53]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        11.358ns  (logic 1.601ns (14.096%)  route 9.757ns (85.904%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        8.946    10.445    switch_debounce[13].SW_Debounce/eqOp
    SLICE_X57Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[53]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.505    98.485    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X57Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[53]/C
                         clock pessimism              0.487    98.972    
                         clock uncertainty           -0.118    98.855    
    SLICE_X57Y95         FDRE (Setup_fdre_C_R)       -0.637    98.218    switch_debounce[13].SW_Debounce/memory_reg[53]
  -------------------------------------------------------------------
                         required time                         98.218    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                 87.773    

Slack (MET) :             87.773ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[58]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        11.358ns  (logic 1.601ns (14.096%)  route 9.757ns (85.904%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        8.946    10.445    switch_debounce[13].SW_Debounce/eqOp
    SLICE_X57Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[58]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.505    98.485    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X57Y95         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[58]/C
                         clock pessimism              0.487    98.972    
                         clock uncertainty           -0.118    98.855    
    SLICE_X57Y95         FDRE (Setup_fdre_C_R)       -0.637    98.218    switch_debounce[13].SW_Debounce/memory_reg[58]
  -------------------------------------------------------------------
                         required time                         98.218    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                 87.773    

Slack (MET) :             87.922ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        11.209ns  (logic 1.601ns (14.283%)  route 9.608ns (85.717%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        8.797    10.295    switch_debounce[13].SW_Debounce/eqOp
    SLICE_X57Y96         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.505    98.485    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X57Y96         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[29]/C
                         clock pessimism              0.487    98.972    
                         clock uncertainty           -0.118    98.855    
    SLICE_X57Y96         FDRE (Setup_fdre_C_R)       -0.637    98.218    switch_debounce[13].SW_Debounce/memory_reg[29]
  -------------------------------------------------------------------
                         required time                         98.218    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                 87.922    

Slack (MET) :             87.922ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        11.209ns  (logic 1.601ns (14.283%)  route 9.608ns (85.717%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        8.797    10.295    switch_debounce[13].SW_Debounce/eqOp
    SLICE_X57Y96         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.505    98.485    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X57Y96         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[45]/C
                         clock pessimism              0.487    98.972    
                         clock uncertainty           -0.118    98.855    
    SLICE_X57Y96         FDRE (Setup_fdre_C_R)       -0.637    98.218    switch_debounce[13].SW_Debounce/memory_reg[45]
  -------------------------------------------------------------------
                         required time                         98.218    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                 87.922    

Slack (MET) :             87.922ns  (required time - arrival time)
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        11.209ns  (logic 1.601ns (14.283%)  route 9.608ns (85.717%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 r  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        8.797    10.295    switch_debounce[13].SW_Debounce/eqOp
    SLICE_X57Y96         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[57]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.505    98.485    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X57Y96         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[57]/C
                         clock pessimism              0.487    98.972    
                         clock uncertainty           -0.118    98.855    
    SLICE_X57Y96         FDRE (Setup_fdre_C_R)       -0.637    98.218    switch_debounce[13].SW_Debounce/memory_reg[57]
  -------------------------------------------------------------------
                         required time                         98.218    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                 87.922    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 divider_10Hz_clk/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.371ns (66.773%)  route 0.185ns (33.227%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.567    -0.597    divider_10Hz_clk/clk_out1
    SLICE_X46Y99         FDRE                                         r  divider_10Hz_clk/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  divider_10Hz_clk/value_reg[3]/Q
                         net (fo=2, routed)           0.184    -0.249    divider_10Hz_clk/value_reg[3]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.095 r  divider_10Hz_clk/value_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.095    divider_10Hz_clk/value_reg[0]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.042 r  divider_10Hz_clk/value_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.042    divider_10Hz_clk/value_reg[4]_i_1__0_n_7
    SLICE_X46Y100        FDRE                                         r  divider_10Hz_clk/value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.832    -0.841    divider_10Hz_clk/clk_out1
    SLICE_X46Y100        FDRE                                         r  divider_10Hz_clk/value_reg[4]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.118    -0.215    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134    -0.081    divider_10Hz_clk/value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 divider_10Hz_clk/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.384ns (67.533%)  route 0.185ns (32.467%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.567    -0.597    divider_10Hz_clk/clk_out1
    SLICE_X46Y99         FDRE                                         r  divider_10Hz_clk/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  divider_10Hz_clk/value_reg[3]/Q
                         net (fo=2, routed)           0.184    -0.249    divider_10Hz_clk/value_reg[3]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.095 r  divider_10Hz_clk/value_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.095    divider_10Hz_clk/value_reg[0]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.029 r  divider_10Hz_clk/value_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.029    divider_10Hz_clk/value_reg[4]_i_1__0_n_5
    SLICE_X46Y100        FDRE                                         r  divider_10Hz_clk/value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.832    -0.841    divider_10Hz_clk/clk_out1
    SLICE_X46Y100        FDRE                                         r  divider_10Hz_clk/value_reg[6]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.118    -0.215    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134    -0.081    divider_10Hz_clk/value_reg[6]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 BTC_Debounce/speed_ctrl.count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.371ns (64.179%)  route 0.207ns (35.821%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.569    -0.595    BTC_Debounce/clk_out1
    SLICE_X38Y99         FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  BTC_Debounce/speed_ctrl.count_reg[27]/Q
                         net (fo=3, routed)           0.206    -0.225    BTC_Debounce/speed_ctrl.count_reg[27]
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.071 r  BTC_Debounce/speed_ctrl.count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.070    BTC_Debounce/speed_ctrl.count_reg[24]_i_1_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.017 r  BTC_Debounce/speed_ctrl.count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.017    BTC_Debounce/speed_ctrl.count_reg[28]_i_1_n_7
    SLICE_X38Y100        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.835    -0.838    BTC_Debounce/clk_out1
    SLICE_X38Y100        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[28]/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.118    -0.212    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.134    -0.078    BTC_Debounce/speed_ctrl.count_reg[28]
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 divider_2Hz_clk/value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_2Hz_clk/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.383ns (71.618%)  route 0.152ns (28.382%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.567    -0.597    divider_2Hz_clk/clk_out1
    SLICE_X48Y99         FDRE                                         r  divider_2Hz_clk/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  divider_2Hz_clk/value_reg[6]/Q
                         net (fo=3, routed)           0.151    -0.305    divider_2Hz_clk/value_reg[6]
    SLICE_X49Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.260 r  divider_2Hz_clk/geqOp_carry_i_2__1/O
                         net (fo=1, routed)           0.000    -0.260    divider_2Hz_clk/geqOp_carry_i_2__1_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094    -0.166 r  divider_2Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.165    divider_2Hz_clk/geqOp_carry_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.126 r  divider_2Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.126    divider_2Hz_clk/geqOp_carry__0_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064    -0.062 r  divider_2Hz_clk/geqOp_carry__1/CO[2]
                         net (fo=24, routed)          0.000    -0.062    divider_2Hz_clk/geqOp_carry__1_n_1
    SLICE_X49Y101        FDRE                                         r  divider_2Hz_clk/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.832    -0.841    divider_2Hz_clk/clk_out1
    SLICE_X49Y101        FDRE                                         r  divider_2Hz_clk/clk_out_reg/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.118    -0.215    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.091    -0.124    divider_2Hz_clk/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.453ns (78.076%)  route 0.127ns (21.924%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.565    -0.599    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X54Y97         FDRE                                         r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[10]/Q
                         net (fo=3, routed)           0.127    -0.309    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[10]
    SLICE_X54Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.153 r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    -0.153    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[8]_i_1__4_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.113 r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    -0.113    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[12]_i_1__4_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.073 r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001    -0.072    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[16]_i_1__4_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.019 r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[20]_i_1__4/O[0]
                         net (fo=1, routed)           0.000    -0.019    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[20]_i_1__4_n_7
    SLICE_X54Y100        FDRE                                         r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.828    -0.844    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X54Y100        FDRE                                         r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[20]/C
                         clock pessimism              0.509    -0.335    
                         clock uncertainty            0.118    -0.218    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.084    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 BTC_Debounce/speed_ctrl.count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BTC_Debounce/speed_ctrl.count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.384ns (64.966%)  route 0.207ns (35.034%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.569    -0.595    BTC_Debounce/clk_out1
    SLICE_X38Y99         FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  BTC_Debounce/speed_ctrl.count_reg[27]/Q
                         net (fo=3, routed)           0.206    -0.225    BTC_Debounce/speed_ctrl.count_reg[27]
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.071 r  BTC_Debounce/speed_ctrl.count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.070    BTC_Debounce/speed_ctrl.count_reg[24]_i_1_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.004 r  BTC_Debounce/speed_ctrl.count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.004    BTC_Debounce/speed_ctrl.count_reg[28]_i_1_n_5
    SLICE_X38Y100        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.835    -0.838    BTC_Debounce/clk_out1
    SLICE_X38Y100        FDRE                                         r  BTC_Debounce/speed_ctrl.count_reg[30]/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.118    -0.212    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.134    -0.078    BTC_Debounce/speed_ctrl.count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 divider_10Hz_clk/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.407ns (68.795%)  route 0.185ns (31.205%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.567    -0.597    divider_10Hz_clk/clk_out1
    SLICE_X46Y99         FDRE                                         r  divider_10Hz_clk/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  divider_10Hz_clk/value_reg[3]/Q
                         net (fo=2, routed)           0.184    -0.249    divider_10Hz_clk/value_reg[3]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.095 r  divider_10Hz_clk/value_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.095    divider_10Hz_clk/value_reg[0]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.006 r  divider_10Hz_clk/value_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.006    divider_10Hz_clk/value_reg[4]_i_1__0_n_6
    SLICE_X46Y100        FDRE                                         r  divider_10Hz_clk/value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.832    -0.841    divider_10Hz_clk/clk_out1
    SLICE_X46Y100        FDRE                                         r  divider_10Hz_clk/value_reg[5]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.118    -0.215    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134    -0.081    divider_10Hz_clk/value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 divider_10Hz_clk/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.409ns (68.900%)  route 0.185ns (31.100%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.567    -0.597    divider_10Hz_clk/clk_out1
    SLICE_X46Y99         FDRE                                         r  divider_10Hz_clk/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  divider_10Hz_clk/value_reg[3]/Q
                         net (fo=2, routed)           0.184    -0.249    divider_10Hz_clk/value_reg[3]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.095 r  divider_10Hz_clk/value_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.095    divider_10Hz_clk/value_reg[0]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091    -0.004 r  divider_10Hz_clk/value_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.004    divider_10Hz_clk/value_reg[4]_i_1__0_n_4
    SLICE_X46Y100        FDRE                                         r  divider_10Hz_clk/value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.832    -0.841    divider_10Hz_clk/clk_out1
    SLICE_X46Y100        FDRE                                         r  divider_10Hz_clk/value_reg[7]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.118    -0.215    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134    -0.081    divider_10Hz_clk/value_reg[7]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.466ns (78.556%)  route 0.127ns (21.444%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.565    -0.599    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X54Y97         FDRE                                         r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[10]/Q
                         net (fo=3, routed)           0.127    -0.309    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[10]
    SLICE_X54Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.153 r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    -0.153    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[8]_i_1__4_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.113 r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    -0.113    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[12]_i_1__4_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.073 r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001    -0.072    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[16]_i_1__4_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.006 r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[20]_i_1__4/O[2]
                         net (fo=1, routed)           0.000    -0.006    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[20]_i_1__4_n_5
    SLICE_X54Y100        FDRE                                         r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.828    -0.844    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X54Y100        FDRE                                         r  switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[22]/C
                         clock pessimism              0.509    -0.335    
                         clock uncertainty            0.118    -0.218    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.084    switch_debounce[13].SW_Debounce/speed_ctrl.count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 divider_10Hz_clk/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.411ns (69.005%)  route 0.185ns (30.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.567    -0.597    divider_10Hz_clk/clk_out1
    SLICE_X46Y99         FDRE                                         r  divider_10Hz_clk/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  divider_10Hz_clk/value_reg[3]/Q
                         net (fo=2, routed)           0.184    -0.249    divider_10Hz_clk/value_reg[3]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.095 r  divider_10Hz_clk/value_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.095    divider_10Hz_clk/value_reg[0]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.055 r  divider_10Hz_clk/value_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.055    divider_10Hz_clk/value_reg[4]_i_1__0_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.002 r  divider_10Hz_clk/value_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.002    divider_10Hz_clk/value_reg[8]_i_1__0_n_7
    SLICE_X46Y101        FDRE                                         r  divider_10Hz_clk/value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.832    -0.841    divider_10Hz_clk/clk_out1
    SLICE_X46Y101        FDRE                                         r  divider_10Hz_clk/value_reg[8]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.118    -0.215    
    SLICE_X46Y101        FDRE (Hold_fdre_C_D)         0.134    -0.081    divider_10Hz_clk/value_reg[8]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.079    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           430 Endpoints
Min Delay           430 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            LEDs[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.384ns  (logic 6.271ns (46.855%)  route 7.113ns (53.145%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1                     0.000     0.000 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     2.454 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=1, routed)           1.790     4.244    Top_inst/Kontroler_0/Bus_mem[6]
    SLICE_X33Y94         LUT6 (Prop_lut6_I5_O)        0.124     4.368 r  Top_inst/Kontroler_0/BUS_o[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.439     4.807    Top_inst/Kontroler_0/BUS_o[7]_INST_0_i_1_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I5_O)        0.124     4.931 r  Top_inst/Kontroler_0/BUS_o[7]_INST_0/O
                         net (fo=25, routed)          4.884     9.815    LEDs_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569    13.384 r  LEDs_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.384    LEDs[15]
    V11                                                               r  LEDs[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            LEDs[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.787ns  (logic 6.254ns (48.911%)  route 6.533ns (51.089%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1                     0.000     0.000 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     2.454 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=1, routed)           1.387     3.841    Top_inst/Kontroler_0/Bus_mem[2]
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.124     3.965 r  Top_inst/Kontroler_0/BUS_o[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.572     4.537    Top_inst/Kontroler_0/BUS_o[2]_INST_0_i_1_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I5_O)        0.124     4.661 r  Top_inst/Kontroler_0/BUS_o[2]_INST_0/O
                         net (fo=25, routed)          4.574     9.235    LEDs_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552    12.787 r  LEDs_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.787    LEDs[10]
    U14                                                               r  LEDs[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            LEDs[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.771ns  (logic 6.254ns (48.967%)  route 6.518ns (51.033%))
  Logic Levels:           4  (LUT5=1 LUT6=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1                     0.000     0.000 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     2.454 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           1.320     3.774    Top_inst/Kontroler_0/Bus_mem[4]
    SLICE_X32Y94         LUT5 (Prop_lut5_I1_O)        0.124     3.898 f  Top_inst/Kontroler_0/BUS_o[4]_INST_0_i_2/O
                         net (fo=2, routed)           0.715     4.613    Top_inst/Kontroler_0/BUS_o[4]_INST_0_i_2_n_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I0_O)        0.124     4.737 r  Top_inst/Kontroler_0/BUS_o[4]_INST_0_i_1/O
                         net (fo=22, routed)          4.482     9.220    LEDs_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552    12.771 r  LEDs_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.771    LEDs[12]
    V15                                                               r  LEDs[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            LEDs[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.423ns  (logic 6.256ns (50.361%)  route 6.166ns (49.639%))
  Logic Levels:           4  (LUT3=1 LUT5=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1                     0.000     0.000 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     2.454 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[9]
                         net (fo=1, routed)           1.279     3.733    Top_inst/ALU_inst/Bus_mem[0]
    SLICE_X28Y93         LUT3 (Prop_lut3_I1_O)        0.124     3.857 f  Top_inst/ALU_inst/BUS_o[5]_INST_0_i_3/O
                         net (fo=2, routed)           0.587     4.444    Top_inst/Kontroler_0/result_reg[5]
    SLICE_X30Y95         LUT5 (Prop_lut5_I2_O)        0.124     4.568 r  Top_inst/Kontroler_0/BUS_o[5]_INST_0_i_1/O
                         net (fo=22, routed)          4.301     8.868    LEDs_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554    12.423 r  LEDs_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.423    LEDs[13]
    V14                                                               r  LEDs[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            LEDs[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.114ns  (logic 6.535ns (53.948%)  route 5.579ns (46.052%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1                     0.000     0.000 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     2.454 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[10]
                         net (fo=1, routed)           1.271     3.725    Top_inst/Kontroler_0/Bus_mem[5]
    SLICE_X32Y91         LUT6 (Prop_lut6_I5_O)        0.124     3.849 r  Top_inst/Kontroler_0/BUS_o[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.849    Top_inst/Kontroler_0/BUS_o[6]_INST_0_i_1_n_0
    SLICE_X32Y91         MUXF7 (Prop_muxf7_I0_O)      0.212     4.061 r  Top_inst/Kontroler_0/BUS_o[6]_INST_0/O
                         net (fo=26, routed)          4.307     8.369    LEDs_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.745    12.114 r  LEDs_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.114    LEDs[14]
    V12                                                               r  LEDs[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            LEDs[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.965ns  (logic 6.233ns (52.094%)  route 5.732ns (47.906%))
  Logic Levels:           4  (LUT5=1 LUT6=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1                     0.000     0.000 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     2.454 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           1.494     3.948    Top_inst/Kontroler_0/Bus_mem[3]
    SLICE_X32Y93         LUT5 (Prop_lut5_I1_O)        0.124     4.072 f  Top_inst/Kontroler_0/BUS_o[3]_INST_0_i_2/O
                         net (fo=2, routed)           0.321     4.393    Top_inst/Kontroler_0/BUS_o[3]_INST_0_i_2_n_0
    SLICE_X34Y93         LUT6 (Prop_lut6_I0_O)        0.124     4.517 r  Top_inst/Kontroler_0/BUS_o[3]_INST_0_i_1/O
                         net (fo=22, routed)          3.917     8.434    LEDs_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         3.531    11.965 r  LEDs_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.965    LEDs[11]
    T16                                                               r  LEDs[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            LEDs[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.944ns  (logic 6.256ns (52.382%)  route 5.687ns (47.618%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1                     0.000     0.000 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           1.475     3.929    Top_inst/Kontroler_0/Bus_mem[1]
    SLICE_X30Y91         LUT6 (Prop_lut6_I4_O)        0.124     4.053 r  Top_inst/Kontroler_0/BUS_o[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.671     4.724    Top_inst/Kontroler_0/BUS_o[1]_INST_0_i_1_n_0
    SLICE_X34Y91         LUT6 (Prop_lut6_I0_O)        0.124     4.848 r  Top_inst/Kontroler_0/BUS_o[1]_INST_0/O
                         net (fo=27, routed)          3.541     8.389    LEDs_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.554    11.944 r  LEDs_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.944    LEDs[9]
    T15                                                               r  LEDs[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            LEDs[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.934ns  (logic 6.250ns (52.368%)  route 5.685ns (47.632%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1                     0.000     0.000 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     2.454 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=2, routed)           1.516     3.970    Top_inst/Kontroler_0/Bus_mem[0]
    SLICE_X32Y93         LUT6 (Prop_lut6_I4_O)        0.124     4.094 f  Top_inst/Kontroler_0/BUS_o[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.595     4.690    Top_inst/Kontroler_0/BUS_o[0]_INST_0_i_2_n_0
    SLICE_X32Y92         LUT6 (Prop_lut6_I0_O)        0.124     4.814 r  Top_inst/Kontroler_0/BUS_o[0]_INST_0_i_1/O
                         net (fo=22, routed)          3.573     8.386    LEDs_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.548    11.934 r  LEDs_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.934    LEDs[8]
    V16                                                               r  LEDs[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            Top_inst/ALU_inst/flags_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.541ns  (logic 4.148ns (35.941%)  route 7.393ns (64.059%))
  Logic Levels:           9  (CARRY4=1 LUT5=1 LUT6=6 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1                     0.000     0.000 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           1.475     3.929    Top_inst/Kontroler_0/Bus_mem[1]
    SLICE_X30Y91         LUT6 (Prop_lut6_I4_O)        0.124     4.053 r  Top_inst/Kontroler_0/BUS_o[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.671     4.724    Top_inst/Kontroler_0/BUS_o[1]_INST_0_i_1_n_0
    SLICE_X34Y91         LUT6 (Prop_lut6_I0_O)        0.124     4.848 r  Top_inst/Kontroler_0/BUS_o[1]_INST_0/O
                         net (fo=27, routed)          0.992     5.840    Top_inst/Kontroler_0/source_reg[1]_0[1]
    SLICE_X30Y92         LUT5 (Prop_lut5_I1_O)        0.124     5.964 r  Top_inst/Kontroler_0/result[0]_i_11/O
                         net (fo=1, routed)           0.000     5.964    Top_inst/Register_A/result_reg[0]_0[0]
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.607 f  Top_inst/Register_A/result_reg[0]_i_3/O[3]
                         net (fo=1, routed)           1.020     7.626    Top_inst/Register_A/ALU_inst/c0[3]
    SLICE_X28Y93         LUT6 (Prop_lut6_I0_O)        0.307     7.933 f  Top_inst/Register_A/result[3]_i_2/O
                         net (fo=1, routed)           0.857     8.790    Top_inst/Kontroler_0/result_reg[3]
    SLICE_X29Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.914 f  Top_inst/Kontroler_0/result[3]_i_1/O
                         net (fo=2, routed)           0.808     9.722    Top_inst/Kontroler_0/D[3]
    SLICE_X29Y94         LUT6 (Prop_lut6_I3_O)        0.124     9.846 f  Top_inst/Kontroler_0/flags[2]_i_4/O
                         net (fo=1, routed)           0.713    10.559    Top_inst/Kontroler_0/flags[2]_i_4_n_0
    SLICE_X28Y94         LUT6 (Prop_lut6_I5_O)        0.124    10.683 r  Top_inst/Kontroler_0/flags[2]_i_1/O
                         net (fo=2, routed)           0.858    11.541    Top_inst/ALU_inst/zer
    SLICE_X28Y98         FDRE                                         r  Top_inst/ALU_inst/flags_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            Top_inst/ALU_inst/flags_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.349ns  (logic 4.148ns (36.550%)  route 7.201ns (63.450%))
  Logic Levels:           9  (CARRY4=1 LUT5=1 LUT6=6 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1                     0.000     0.000 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           1.475     3.929    Top_inst/Kontroler_0/Bus_mem[1]
    SLICE_X30Y91         LUT6 (Prop_lut6_I4_O)        0.124     4.053 r  Top_inst/Kontroler_0/BUS_o[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.671     4.724    Top_inst/Kontroler_0/BUS_o[1]_INST_0_i_1_n_0
    SLICE_X34Y91         LUT6 (Prop_lut6_I0_O)        0.124     4.848 r  Top_inst/Kontroler_0/BUS_o[1]_INST_0/O
                         net (fo=27, routed)          0.992     5.840    Top_inst/Kontroler_0/source_reg[1]_0[1]
    SLICE_X30Y92         LUT5 (Prop_lut5_I1_O)        0.124     5.964 r  Top_inst/Kontroler_0/result[0]_i_11/O
                         net (fo=1, routed)           0.000     5.964    Top_inst/Register_A/result_reg[0]_0[0]
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.607 f  Top_inst/Register_A/result_reg[0]_i_3/O[3]
                         net (fo=1, routed)           1.020     7.626    Top_inst/Register_A/ALU_inst/c0[3]
    SLICE_X28Y93         LUT6 (Prop_lut6_I0_O)        0.307     7.933 f  Top_inst/Register_A/result[3]_i_2/O
                         net (fo=1, routed)           0.857     8.790    Top_inst/Kontroler_0/result_reg[3]
    SLICE_X29Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.914 f  Top_inst/Kontroler_0/result[3]_i_1/O
                         net (fo=2, routed)           0.808     9.722    Top_inst/Kontroler_0/D[3]
    SLICE_X29Y94         LUT6 (Prop_lut6_I3_O)        0.124     9.846 f  Top_inst/Kontroler_0/flags[2]_i_4/O
                         net (fo=1, routed)           0.713    10.559    Top_inst/Kontroler_0/flags[2]_i_4_n_0
    SLICE_X28Y94         LUT6 (Prop_lut6_I5_O)        0.124    10.683 r  Top_inst/Kontroler_0/flags[2]_i_1/O
                         net (fo=2, routed)           0.666    11.349    Top_inst/ALU_inst/zer
    SLICE_X28Y98         FDRE                                         r  Top_inst/ALU_inst/flags_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Top_inst/IO_logic_0/write_read_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Top_inst/IO_ports[3]_INST_0_i_1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDCE                         0.000     0.000 r  Top_inst/IO_logic_0/write_read_reg[3]/C
    SLICE_X35Y97         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  Top_inst/IO_logic_0/write_read_reg[3]/Q
                         net (fo=4, routed)           0.090     0.231    Top_inst/Kontroler_0/write_read_reg[7]_0[3]
    SLICE_X34Y97         LUT5 (Prop_lut5_I4_O)        0.045     0.276 r  Top_inst/Kontroler_0/IO_ports[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.276    Top_inst/Kontroler_0_n_87
    SLICE_X34Y97         FDRE                                         r  Top_inst/IO_ports[3]_INST_0_i_1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/IO_logic_0/write_read_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Top_inst/IO_logic_0/write_read_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.311%)  route 0.117ns (38.689%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDCE                         0.000     0.000 r  Top_inst/IO_logic_0/write_read_reg[2]/C
    SLICE_X37Y100        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Top_inst/IO_logic_0/write_read_reg[2]/Q
                         net (fo=4, routed)           0.117     0.258    Top_inst/Kontroler_0/write_read_reg[7]_0[2]
    SLICE_X37Y100        LUT6 (Prop_lut6_I0_O)        0.045     0.303 r  Top_inst/Kontroler_0/write_read[2]_i_1/O
                         net (fo=1, routed)           0.000     0.303    Top_inst/IO_logic_0/write_read_reg[7]_1[2]
    SLICE_X37Y100        FDCE                                         r  Top_inst/IO_logic_0/write_read_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/IO_logic_0/enabled_pr_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Top_inst/IO_ports[6]_INST_0_i_1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDCE                         0.000     0.000 r  Top_inst/IO_logic_0/enabled_pr_reg[6]/C
    SLICE_X35Y97         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Top_inst/IO_logic_0/enabled_pr_reg[6]/Q
                         net (fo=4, routed)           0.124     0.265    Top_inst/Kontroler_0/enabled_pr_reg[7]_2[6]
    SLICE_X34Y97         LUT5 (Prop_lut5_I1_O)        0.045     0.310 r  Top_inst/Kontroler_0/IO_ports[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.310    Top_inst/Kontroler_0_n_84
    SLICE_X34Y97         FDRE                                         r  Top_inst/IO_ports[6]_INST_0_i_1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/IO_logic_0/write_read_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Top_inst/IO_ports[1]_INST_0_i_1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.186ns (59.334%)  route 0.127ns (40.666%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDCE                         0.000     0.000 r  Top_inst/IO_logic_0/write_read_reg[1]/C
    SLICE_X36Y99         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  Top_inst/IO_logic_0/write_read_reg[1]/Q
                         net (fo=4, routed)           0.127     0.268    Top_inst/Kontroler_0/write_read_reg[7]_0[1]
    SLICE_X35Y98         LUT5 (Prop_lut5_I4_O)        0.045     0.313 r  Top_inst/Kontroler_0/IO_ports[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.313    Top_inst/Kontroler_0_n_89
    SLICE_X35Y98         FDRE                                         r  Top_inst/IO_ports[1]_INST_0_i_1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/IO_logic_0/enabled_pr_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Top_inst/IO_ports[7]_INST_0_i_1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.642%)  route 0.131ns (41.358%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDCE                         0.000     0.000 r  Top_inst/IO_logic_0/enabled_pr_reg[7]/C
    SLICE_X37Y98         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Top_inst/IO_logic_0/enabled_pr_reg[7]/Q
                         net (fo=4, routed)           0.131     0.272    Top_inst/Kontroler_0/enabled_pr_reg[7]_2[7]
    SLICE_X36Y98         LUT5 (Prop_lut5_I1_O)        0.045     0.317 r  Top_inst/Kontroler_0/IO_ports[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.317    Top_inst/Kontroler_0_n_83
    SLICE_X36Y98         FDRE                                         r  Top_inst/IO_ports[7]_INST_0_i_1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/IO_logic_0/write_read_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Top_inst/IO_logic_0/result_val_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.625%)  route 0.131ns (41.375%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE                         0.000     0.000 r  Top_inst/IO_logic_0/write_read_reg[0]/C
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Top_inst/IO_logic_0/write_read_reg[0]/Q
                         net (fo=4, routed)           0.131     0.272    Top_inst/Kontroler_0/write_read_reg[7]_0[0]
    SLICE_X36Y97         LUT5 (Prop_lut5_I4_O)        0.045     0.317 r  Top_inst/Kontroler_0/result_val[0]_i_1/O
                         net (fo=1, routed)           0.000     0.317    Top_inst/IO_logic_0/result_val_reg[7]_0[0]
    SLICE_X36Y97         FDCE                                         r  Top_inst/IO_logic_0/result_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.246ns (76.675%)  route 0.075ns (23.325%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE                         0.000     0.000 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.075     0.223    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/p_0_in[1]
    SLICE_X8Y89          LUT2 (Prop_lut2_I0_O)        0.098     0.321 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_i_1/O
                         net (fo=1, routed)           0.000     0.321    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_A0
    SLICE_X8Y89          FDRE                                         r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/IO_logic_0/write_read_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Top_inst/IO_ports[5]_INST_0_i_1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.355%)  route 0.144ns (43.645%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE                         0.000     0.000 r  Top_inst/IO_logic_0/write_read_reg[5]/C
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  Top_inst/IO_logic_0/write_read_reg[5]/Q
                         net (fo=4, routed)           0.144     0.285    Top_inst/Kontroler_0/write_read_reg[7]_0[5]
    SLICE_X39Y98         LUT5 (Prop_lut5_I4_O)        0.045     0.330 r  Top_inst/Kontroler_0/IO_ports[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.330    Top_inst/Kontroler_0_n_85
    SLICE_X39Y98         FDRE                                         r  Top_inst/IO_ports[5]_INST_0_i_1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/Kontroler_0/inst_in_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Top_inst/Register_inst/storage_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.146ns (44.166%)  route 0.185ns (55.834%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE                         0.000     0.000 r  Top_inst/Kontroler_0/inst_in_reg/C
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  Top_inst/Kontroler_0/inst_in_reg/Q
                         net (fo=15, routed)          0.185     0.331    Top_inst/Register_inst/E[0]
    SLICE_X31Y99         FDCE                                         r  Top_inst/Register_inst/storage_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/IO_logic_0/output_val_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Top_inst/IO_logic_0/Data_ports_tristate_oe_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.186ns (55.514%)  route 0.149ns (44.486%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDCE                         0.000     0.000 r  Top_inst/IO_logic_0/output_val_reg[0]/C
    SLICE_X39Y97         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Top_inst/IO_logic_0/output_val_reg[0]/Q
                         net (fo=2, routed)           0.149     0.290    Top_inst/Kontroler_0/output_val[0]
    SLICE_X39Y98         LUT3 (Prop_lut3_I1_O)        0.045     0.335 r  Top_inst/Kontroler_0/Data_ports_tristate_oe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.335    Top_inst/IO_logic_0/D[0]
    SLICE_X39Y98         FDRE                                         r  Top_inst/IO_logic_0/Data_ports_tristate_oe_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_10MHz
  To Clock:  

Max Delay           229 Endpoints
Min Delay           229 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch_debounce[13].SW_Debounce/memory_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB1_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.967ns  (logic 5.736ns (47.931%)  route 6.231ns (52.069%))
  Logic Levels:           10  (BUFG=1 CARRY4=5 LUT2=1 LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.631    -0.909    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X58Y97         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  switch_debounce[13].SW_Debounce/memory_reg[49]/Q
                         net (fo=2, routed)           0.982     0.591    switch_debounce[13].SW_Debounce/memory[49]
    SLICE_X56Y97         LUT3 (Prop_lut3_I1_O)        0.124     0.715 r  switch_debounce[13].SW_Debounce/Top_inst_i_332/O
                         net (fo=1, routed)           0.000     0.715    switch_debounce[13].SW_Debounce/Top_inst_i_332_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.228 r  switch_debounce[13].SW_Debounce/Top_inst_i_272/CO[3]
                         net (fo=1, routed)           0.000     1.228    switch_debounce[13].SW_Debounce/Top_inst_i_272_n_0
    SLICE_X56Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.345 r  switch_debounce[13].SW_Debounce/Top_inst_i_207/CO[3]
                         net (fo=1, routed)           0.000     1.345    switch_debounce[13].SW_Debounce/Top_inst_i_207_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.462 r  switch_debounce[13].SW_Debounce/Top_inst_i_142/CO[3]
                         net (fo=1, routed)           0.001     1.463    switch_debounce[13].SW_Debounce/Top_inst_i_142_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.580 r  switch_debounce[13].SW_Debounce/Top_inst_i_83/CO[3]
                         net (fo=1, routed)           0.000     1.580    switch_debounce[13].SW_Debounce/Top_inst_i_83_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.737 r  switch_debounce[13].SW_Debounce/Top_inst_i_32/CO[1]
                         net (fo=1, routed)           1.198     2.935    divider_10Hz_clk/CLK_pick[0]
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.332     3.267 r  divider_10Hz_clk/Top_inst_i_11/O
                         net (fo=1, routed)           0.455     3.722    divider_10Hz_clk/p_0_in
    SLICE_X52Y95         LUT2 (Prop_lut2_I0_O)        0.124     3.846 r  divider_10Hz_clk/Top_inst_i_1/O
                         net (fo=1, routed)           0.580     4.426    divider_10Hz_clk/clka
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.522 r  divider_10Hz_clk/clka_BUFG_inst/O
                         net (fo=207, routed)         3.015     7.538    RGB1_G_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.521    11.058 r  RGB1_G_OBUF_inst/O
                         net (fo=0)                   0.000    11.058    RGB1_G
    M16                                                               r  RGB1_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/IO_ports[3]_INST_0_i_1/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.402ns  (logic 1.963ns (20.879%)  route 7.439ns (79.121%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 f  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        5.606     7.104    Top_inst/IO_logic_0/Rst
    SLICE_X36Y100        LUT1 (Prop_lut1_I0_O)        0.362     7.466 r  Top_inst/IO_logic_0/Data_ports_tristate_oe[7]_i_1/O
                         net (fo=16, routed)          1.022     8.488    Top_inst/IO_logic_0_n_32
    SLICE_X34Y97         FDRE                                         r  Top_inst/IO_ports[3]_INST_0_i_1/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/IO_ports[6]_INST_0_i_1/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.402ns  (logic 1.963ns (20.879%)  route 7.439ns (79.121%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 f  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        5.606     7.104    Top_inst/IO_logic_0/Rst
    SLICE_X36Y100        LUT1 (Prop_lut1_I0_O)        0.362     7.466 r  Top_inst/IO_logic_0/Data_ports_tristate_oe[7]_i_1/O
                         net (fo=16, routed)          1.022     8.488    Top_inst/IO_logic_0_n_32
    SLICE_X34Y97         FDRE                                         r  Top_inst/IO_ports[6]_INST_0_i_1/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/IO_logic_0/Data_ports_tristate_oe_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.256ns  (logic 1.963ns (21.208%)  route 7.293ns (78.792%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 f  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        5.606     7.104    Top_inst/IO_logic_0/Rst
    SLICE_X36Y100        LUT1 (Prop_lut1_I0_O)        0.362     7.466 r  Top_inst/IO_logic_0/Data_ports_tristate_oe[7]_i_1/O
                         net (fo=16, routed)          0.876     8.342    Top_inst/IO_logic_0/E[0]
    SLICE_X36Y98         FDRE                                         r  Top_inst/IO_logic_0/Data_ports_tristate_oe_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/IO_logic_0/Data_ports_tristate_oe_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.256ns  (logic 1.963ns (21.208%)  route 7.293ns (78.792%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 f  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        5.606     7.104    Top_inst/IO_logic_0/Rst
    SLICE_X36Y100        LUT1 (Prop_lut1_I0_O)        0.362     7.466 r  Top_inst/IO_logic_0/Data_ports_tristate_oe[7]_i_1/O
                         net (fo=16, routed)          0.876     8.342    Top_inst/IO_logic_0/E[0]
    SLICE_X36Y98         FDRE                                         r  Top_inst/IO_logic_0/Data_ports_tristate_oe_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/IO_ports[7]_INST_0_i_1/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.256ns  (logic 1.963ns (21.208%)  route 7.293ns (78.792%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 f  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        5.606     7.104    Top_inst/IO_logic_0/Rst
    SLICE_X36Y100        LUT1 (Prop_lut1_I0_O)        0.362     7.466 r  Top_inst/IO_logic_0/Data_ports_tristate_oe[7]_i_1/O
                         net (fo=16, routed)          0.876     8.342    Top_inst/IO_logic_0_n_32
    SLICE_X36Y98         FDRE                                         r  Top_inst/IO_ports[7]_INST_0_i_1/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/IO_logic_0/Data_ports_tristate_oe_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.198ns  (logic 1.963ns (21.341%)  route 7.235ns (78.659%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 f  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        5.606     7.104    Top_inst/IO_logic_0/Rst
    SLICE_X36Y100        LUT1 (Prop_lut1_I0_O)        0.362     7.466 r  Top_inst/IO_logic_0/Data_ports_tristate_oe[7]_i_1/O
                         net (fo=16, routed)          0.819     8.285    Top_inst/IO_logic_0/E[0]
    SLICE_X35Y98         FDRE                                         r  Top_inst/IO_logic_0/Data_ports_tristate_oe_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/IO_logic_0/Data_ports_tristate_oe_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.198ns  (logic 1.963ns (21.341%)  route 7.235ns (78.659%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 f  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        5.606     7.104    Top_inst/IO_logic_0/Rst
    SLICE_X36Y100        LUT1 (Prop_lut1_I0_O)        0.362     7.466 r  Top_inst/IO_logic_0/Data_ports_tristate_oe[7]_i_1/O
                         net (fo=16, routed)          0.819     8.285    Top_inst/IO_logic_0/E[0]
    SLICE_X35Y98         FDRE                                         r  Top_inst/IO_logic_0/Data_ports_tristate_oe_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/IO_ports[1]_INST_0_i_1/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.198ns  (logic 1.963ns (21.341%)  route 7.235ns (78.659%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 f  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        5.606     7.104    Top_inst/IO_logic_0/Rst
    SLICE_X36Y100        LUT1 (Prop_lut1_I0_O)        0.362     7.466 r  Top_inst/IO_logic_0/Data_ports_tristate_oe[7]_i_1/O
                         net (fo=16, routed)          0.819     8.285    Top_inst/IO_logic_0_n_32
    SLICE_X35Y98         FDRE                                         r  Top_inst/IO_ports[1]_INST_0_i_1/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/counter_step/memory/storage_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.139ns  (logic 1.933ns (21.151%)  route 7.206ns (78.849%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 f  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        5.606     7.104    Top_inst/counter_step/memory/Rst
    SLICE_X36Y100        LUT5 (Prop_lut5_I0_O)        0.332     7.436 f  Top_inst/counter_step/memory/storage[2]_i_3/O
                         net (fo=3, routed)           0.790     8.225    Top_inst/counter_step/memory/reset
    SLICE_X35Y99         FDCE                                         f  Top_inst/counter_step/memory/storage_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch_debounce[2].SW_Debounce/memory_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/input_logic_0/memory_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.958ns  (logic 0.815ns (85.068%)  route 0.143ns (14.932%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.504    -1.516    switch_debounce[2].SW_Debounce/clk_out1
    SLICE_X44Y79         FDRE                                         r  switch_debounce[2].SW_Debounce/memory_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y79         FDRE (Prop_fdre_C_Q)         0.367    -1.149 r  switch_debounce[2].SW_Debounce/memory_reg[2]/Q
                         net (fo=2, routed)           0.143    -1.006    switch_debounce[2].SW_Debounce/memory[2]
    SLICE_X45Y79         LUT3 (Prop_lut3_I2_O)        0.100    -0.906 r  switch_debounce[2].SW_Debounce/Top_inst_i_26/O
                         net (fo=1, routed)           0.000    -0.906    switch_debounce[2].SW_Debounce/Top_inst_i_26_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.348    -0.558 r  switch_debounce[2].SW_Debounce/Top_inst_i_8/CO[1]
                         net (fo=1, routed)           0.000    -0.558    Top_inst/input_logic_0/Inputs[2]
    SLICE_X45Y79         LDCE                                         r  Top_inst/input_logic_0/memory_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_debounce[3].SW_Debounce/memory_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/input_logic_0/memory_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.965ns  (logic 0.816ns (84.541%)  route 0.149ns (15.459%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.500    -1.520    switch_debounce[3].SW_Debounce/clk_out1
    SLICE_X55Y87         FDRE                                         r  switch_debounce[3].SW_Debounce/memory_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDRE (Prop_fdre_C_Q)         0.367    -1.153 r  switch_debounce[3].SW_Debounce/memory_reg[2]/Q
                         net (fo=2, routed)           0.149    -1.004    switch_debounce[3].SW_Debounce/memory[2]
    SLICE_X54Y87         LUT3 (Prop_lut3_I2_O)        0.100    -0.904 r  switch_debounce[3].SW_Debounce/Top_inst_i_24/O
                         net (fo=1, routed)           0.000    -0.904    switch_debounce[3].SW_Debounce/Top_inst_i_24_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.349    -0.555 r  switch_debounce[3].SW_Debounce/Top_inst_i_7/CO[1]
                         net (fo=1, routed)           0.000    -0.555    Top_inst/input_logic_0/Inputs[3]
    SLICE_X54Y87         LDCE                                         r  Top_inst/input_logic_0/memory_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_debounce[7].SW_Debounce/memory_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/input_logic_0/memory_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.963ns  (logic 0.815ns (84.668%)  route 0.148ns (15.332%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.515    -1.505    switch_debounce[7].SW_Debounce/clk_out1
    SLICE_X33Y86         FDRE                                         r  switch_debounce[7].SW_Debounce/memory_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.367    -1.138 r  switch_debounce[7].SW_Debounce/memory_reg[1]/Q
                         net (fo=2, routed)           0.148    -0.991    switch_debounce[7].SW_Debounce/memory[1]
    SLICE_X32Y86         LUT3 (Prop_lut3_I1_O)        0.100    -0.891 r  switch_debounce[7].SW_Debounce/Top_inst_i_16/O
                         net (fo=1, routed)           0.000    -0.891    switch_debounce[7].SW_Debounce/Top_inst_i_16_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.348    -0.543 r  switch_debounce[7].SW_Debounce/Top_inst_i_3/CO[1]
                         net (fo=1, routed)           0.000    -0.543    Top_inst/input_logic_0/Inputs[7]
    SLICE_X32Y86         LDCE                                         r  Top_inst/input_logic_0/memory_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_debounce[0].SW_Debounce/memory_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/input_logic_0/memory_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.022ns  (logic 0.879ns (85.990%)  route 0.143ns (14.010%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.494    -1.526    switch_debounce[0].SW_Debounce/clk_out1
    SLICE_X57Y80         FDRE                                         r  switch_debounce[0].SW_Debounce/memory_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDRE (Prop_fdre_C_Q)         0.367    -1.159 r  switch_debounce[0].SW_Debounce/memory_reg[4]/Q
                         net (fo=2, routed)           0.143    -1.016    switch_debounce[0].SW_Debounce/memory[4]
    SLICE_X56Y80         LUT3 (Prop_lut3_I1_O)        0.100    -0.916 r  switch_debounce[0].SW_Debounce/Top_inst_i_77/O
                         net (fo=1, routed)           0.000    -0.916    switch_debounce[0].SW_Debounce/Top_inst_i_77_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.287    -0.629 r  switch_debounce[0].SW_Debounce/Top_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    -0.629    switch_debounce[0].SW_Debounce/Top_inst_i_29_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.125    -0.504 r  switch_debounce[0].SW_Debounce/Top_inst_i_10/CO[1]
                         net (fo=1, routed)           0.000    -0.504    Top_inst/input_logic_0/Inputs[0]
    SLICE_X56Y81         LDCE                                         r  Top_inst/input_logic_0/memory_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_debounce[4].SW_Debounce/memory_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/input_logic_0/memory_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.083ns  (logic 0.816ns (75.327%)  route 0.267ns (24.673%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.506    -1.514    switch_debounce[4].SW_Debounce/clk_out1
    SLICE_X61Y88         FDRE                                         r  switch_debounce[4].SW_Debounce/memory_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.367    -1.147 r  switch_debounce[4].SW_Debounce/memory_reg[2]/Q
                         net (fo=2, routed)           0.267    -0.880    switch_debounce[4].SW_Debounce/memory[2]
    SLICE_X60Y87         LUT3 (Prop_lut3_I2_O)        0.100    -0.780 r  switch_debounce[4].SW_Debounce/Top_inst_i_22/O
                         net (fo=1, routed)           0.000    -0.780    switch_debounce[4].SW_Debounce/Top_inst_i_22_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.349    -0.431 r  switch_debounce[4].SW_Debounce/Top_inst_i_6/CO[1]
                         net (fo=1, routed)           0.000    -0.431    Top_inst/input_logic_0/Inputs[4]
    SLICE_X60Y87         LDCE                                         r  Top_inst/input_logic_0/memory_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTD_Debounce/memory_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/input_logic_0/aquire_f.lock_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.086ns  (logic 0.816ns (75.172%)  route 0.270ns (24.829%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.511    -1.509    BTD_Debounce/clk_out1
    SLICE_X43Y87         FDRE                                         r  BTD_Debounce/memory_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.367    -1.142 r  BTD_Debounce/memory_reg[2]/Q
                         net (fo=2, routed)           0.270    -0.873    BTD_Debounce/memory[2]
    SLICE_X42Y89         LUT3 (Prop_lut3_I2_O)        0.100    -0.773 r  BTD_Debounce/Top_inst_i_14/O
                         net (fo=1, routed)           0.000    -0.773    BTD_Debounce/Top_inst_i_14_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.349    -0.424 r  BTD_Debounce/Top_inst_i_2/CO[1]
                         net (fo=4, routed)           0.000    -0.424    Top_inst/input_logic_0/enter_bt
    SLICE_X42Y89         LDCE                                         r  Top_inst/input_logic_0/aquire_f.lock_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_debounce[5].SW_Debounce/memory_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/input_logic_0/memory_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.127ns  (logic 0.896ns (79.501%)  route 0.231ns (20.499%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.509    -1.511    switch_debounce[5].SW_Debounce/clk_out1
    SLICE_X44Y84         FDRE                                         r  switch_debounce[5].SW_Debounce/memory_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.367    -1.144 r  switch_debounce[5].SW_Debounce/memory_reg[9]/Q
                         net (fo=2, routed)           0.231    -0.913    switch_debounce[5].SW_Debounce/memory[9]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.100    -0.813 r  switch_debounce[5].SW_Debounce/Top_inst_i_53/O
                         net (fo=1, routed)           0.000    -0.813    switch_debounce[5].SW_Debounce/Top_inst_i_53_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.304    -0.509 r  switch_debounce[5].SW_Debounce/Top_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    -0.509    switch_debounce[5].SW_Debounce/Top_inst_i_19_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.125    -0.384 r  switch_debounce[5].SW_Debounce/Top_inst_i_5/CO[1]
                         net (fo=1, routed)           0.000    -0.384    Top_inst/input_logic_0/Inputs[5]
    SLICE_X45Y85         LDCE                                         r  Top_inst/input_logic_0/memory_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_debounce[6].SW_Debounce/memory_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/input_logic_0/memory_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.139ns  (logic 0.866ns (76.038%)  route 0.273ns (23.962%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.503    -1.517    switch_debounce[6].SW_Debounce/clk_out1
    SLICE_X30Y75         FDRE                                         r  switch_debounce[6].SW_Debounce/memory_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.418    -1.099 r  switch_debounce[6].SW_Debounce/memory_reg[1]/Q
                         net (fo=2, routed)           0.273    -0.826    switch_debounce[6].SW_Debounce/memory[1]
    SLICE_X32Y76         LUT3 (Prop_lut3_I1_O)        0.100    -0.726 r  switch_debounce[6].SW_Debounce/Top_inst_i_18/O
                         net (fo=1, routed)           0.000    -0.726    switch_debounce[6].SW_Debounce/Top_inst_i_18_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.348    -0.378 r  switch_debounce[6].SW_Debounce/Top_inst_i_4/CO[1]
                         net (fo=1, routed)           0.000    -0.378    Top_inst/input_logic_0/Inputs[6]
    SLICE_X32Y76         LDCE                                         r  Top_inst/input_logic_0/memory_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_debounce[1].SW_Debounce/memory_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/input_logic_0/memory_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.218ns  (logic 0.841ns (69.024%)  route 0.377ns (30.976%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.510    -1.510    switch_debounce[1].SW_Debounce/clk_out1
    SLICE_X31Y81         FDRE                                         r  switch_debounce[1].SW_Debounce/memory_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.367    -1.143 r  switch_debounce[1].SW_Debounce/memory_reg[0]/Q
                         net (fo=2, routed)           0.377    -0.766    switch_debounce[1].SW_Debounce/memory[0]
    SLICE_X33Y82         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.474    -0.292 r  switch_debounce[1].SW_Debounce/Top_inst_i_9/CO[1]
                         net (fo=1, routed)           0.000    -0.292    Top_inst/input_logic_0/Inputs[1]
    SLICE_X33Y82         LDCE                                         r  Top_inst/input_logic_0/memory_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTD_Debounce/memory_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/input_logic_0/ready_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.732ns  (logic 0.430ns (58.724%)  route 0.302ns (41.276%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.565    -0.599    BTD_Debounce/clk_out1
    SLICE_X43Y87         FDRE                                         r  BTD_Debounce/memory_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  BTD_Debounce/memory_reg[2]/Q
                         net (fo=2, routed)           0.128    -0.331    BTD_Debounce/memory[2]
    SLICE_X42Y89         LUT3 (Prop_lut3_I2_O)        0.045    -0.286 r  BTD_Debounce/Top_inst_i_14/O
                         net (fo=1, routed)           0.000    -0.286    BTD_Debounce/Top_inst_i_14_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    -0.158 f  BTD_Debounce/Top_inst_i_2/CO[1]
                         net (fo=4, routed)           0.175     0.017    Top_inst/input_logic_0/enter_bt
    SLICE_X38Y89         LUT2 (Prop_lut2_I1_O)        0.116     0.133 r  Top_inst/input_logic_0/ready_i_1/O
                         net (fo=1, routed)           0.000     0.133    Top_inst/input_logic_0/ready_i_1_n_0
    SLICE_X38Y89         FDRE                                         r  Top_inst/input_logic_0/ready_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_10MHz_1
  To Clock:  

Max Delay           229 Endpoints
Min Delay           229 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch_debounce[13].SW_Debounce/memory_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB1_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.967ns  (logic 5.736ns (47.931%)  route 6.231ns (52.069%))
  Logic Levels:           10  (BUFG=1 CARRY4=5 LUT2=1 LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.631    -0.909    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X58Y97         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  switch_debounce[13].SW_Debounce/memory_reg[49]/Q
                         net (fo=2, routed)           0.982     0.591    switch_debounce[13].SW_Debounce/memory[49]
    SLICE_X56Y97         LUT3 (Prop_lut3_I1_O)        0.124     0.715 r  switch_debounce[13].SW_Debounce/Top_inst_i_332/O
                         net (fo=1, routed)           0.000     0.715    switch_debounce[13].SW_Debounce/Top_inst_i_332_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.228 r  switch_debounce[13].SW_Debounce/Top_inst_i_272/CO[3]
                         net (fo=1, routed)           0.000     1.228    switch_debounce[13].SW_Debounce/Top_inst_i_272_n_0
    SLICE_X56Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.345 r  switch_debounce[13].SW_Debounce/Top_inst_i_207/CO[3]
                         net (fo=1, routed)           0.000     1.345    switch_debounce[13].SW_Debounce/Top_inst_i_207_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.462 r  switch_debounce[13].SW_Debounce/Top_inst_i_142/CO[3]
                         net (fo=1, routed)           0.001     1.463    switch_debounce[13].SW_Debounce/Top_inst_i_142_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.580 r  switch_debounce[13].SW_Debounce/Top_inst_i_83/CO[3]
                         net (fo=1, routed)           0.000     1.580    switch_debounce[13].SW_Debounce/Top_inst_i_83_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.737 r  switch_debounce[13].SW_Debounce/Top_inst_i_32/CO[1]
                         net (fo=1, routed)           1.198     2.935    divider_10Hz_clk/CLK_pick[0]
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.332     3.267 r  divider_10Hz_clk/Top_inst_i_11/O
                         net (fo=1, routed)           0.455     3.722    divider_10Hz_clk/p_0_in
    SLICE_X52Y95         LUT2 (Prop_lut2_I0_O)        0.124     3.846 r  divider_10Hz_clk/Top_inst_i_1/O
                         net (fo=1, routed)           0.580     4.426    divider_10Hz_clk/clka
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.522 r  divider_10Hz_clk/clka_BUFG_inst/O
                         net (fo=207, routed)         3.015     7.538    RGB1_G_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.521    11.058 r  RGB1_G_OBUF_inst/O
                         net (fo=0)                   0.000    11.058    RGB1_G
    M16                                                               r  RGB1_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/IO_ports[3]_INST_0_i_1/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.402ns  (logic 1.963ns (20.879%)  route 7.439ns (79.121%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 f  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        5.606     7.104    Top_inst/IO_logic_0/Rst
    SLICE_X36Y100        LUT1 (Prop_lut1_I0_O)        0.362     7.466 r  Top_inst/IO_logic_0/Data_ports_tristate_oe[7]_i_1/O
                         net (fo=16, routed)          1.022     8.488    Top_inst/IO_logic_0_n_32
    SLICE_X34Y97         FDRE                                         r  Top_inst/IO_ports[3]_INST_0_i_1/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/IO_ports[6]_INST_0_i_1/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.402ns  (logic 1.963ns (20.879%)  route 7.439ns (79.121%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 f  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        5.606     7.104    Top_inst/IO_logic_0/Rst
    SLICE_X36Y100        LUT1 (Prop_lut1_I0_O)        0.362     7.466 r  Top_inst/IO_logic_0/Data_ports_tristate_oe[7]_i_1/O
                         net (fo=16, routed)          1.022     8.488    Top_inst/IO_logic_0_n_32
    SLICE_X34Y97         FDRE                                         r  Top_inst/IO_ports[6]_INST_0_i_1/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/IO_logic_0/Data_ports_tristate_oe_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.256ns  (logic 1.963ns (21.208%)  route 7.293ns (78.792%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 f  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        5.606     7.104    Top_inst/IO_logic_0/Rst
    SLICE_X36Y100        LUT1 (Prop_lut1_I0_O)        0.362     7.466 r  Top_inst/IO_logic_0/Data_ports_tristate_oe[7]_i_1/O
                         net (fo=16, routed)          0.876     8.342    Top_inst/IO_logic_0/E[0]
    SLICE_X36Y98         FDRE                                         r  Top_inst/IO_logic_0/Data_ports_tristate_oe_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/IO_logic_0/Data_ports_tristate_oe_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.256ns  (logic 1.963ns (21.208%)  route 7.293ns (78.792%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 f  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        5.606     7.104    Top_inst/IO_logic_0/Rst
    SLICE_X36Y100        LUT1 (Prop_lut1_I0_O)        0.362     7.466 r  Top_inst/IO_logic_0/Data_ports_tristate_oe[7]_i_1/O
                         net (fo=16, routed)          0.876     8.342    Top_inst/IO_logic_0/E[0]
    SLICE_X36Y98         FDRE                                         r  Top_inst/IO_logic_0/Data_ports_tristate_oe_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/IO_ports[7]_INST_0_i_1/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.256ns  (logic 1.963ns (21.208%)  route 7.293ns (78.792%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 f  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        5.606     7.104    Top_inst/IO_logic_0/Rst
    SLICE_X36Y100        LUT1 (Prop_lut1_I0_O)        0.362     7.466 r  Top_inst/IO_logic_0/Data_ports_tristate_oe[7]_i_1/O
                         net (fo=16, routed)          0.876     8.342    Top_inst/IO_logic_0_n_32
    SLICE_X36Y98         FDRE                                         r  Top_inst/IO_ports[7]_INST_0_i_1/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/IO_logic_0/Data_ports_tristate_oe_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.198ns  (logic 1.963ns (21.341%)  route 7.235ns (78.659%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 f  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        5.606     7.104    Top_inst/IO_logic_0/Rst
    SLICE_X36Y100        LUT1 (Prop_lut1_I0_O)        0.362     7.466 r  Top_inst/IO_logic_0/Data_ports_tristate_oe[7]_i_1/O
                         net (fo=16, routed)          0.819     8.285    Top_inst/IO_logic_0/E[0]
    SLICE_X35Y98         FDRE                                         r  Top_inst/IO_logic_0/Data_ports_tristate_oe_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/IO_logic_0/Data_ports_tristate_oe_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.198ns  (logic 1.963ns (21.341%)  route 7.235ns (78.659%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 f  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        5.606     7.104    Top_inst/IO_logic_0/Rst
    SLICE_X36Y100        LUT1 (Prop_lut1_I0_O)        0.362     7.466 r  Top_inst/IO_logic_0/Data_ports_tristate_oe[7]_i_1/O
                         net (fo=16, routed)          0.819     8.285    Top_inst/IO_logic_0/E[0]
    SLICE_X35Y98         FDRE                                         r  Top_inst/IO_logic_0/Data_ports_tristate_oe_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/IO_ports[1]_INST_0_i_1/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.198ns  (logic 1.963ns (21.341%)  route 7.235ns (78.659%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT3=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 f  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        5.606     7.104    Top_inst/IO_logic_0/Rst
    SLICE_X36Y100        LUT1 (Prop_lut1_I0_O)        0.362     7.466 r  Top_inst/IO_logic_0/Data_ports_tristate_oe[7]_i_1/O
                         net (fo=16, routed)          0.819     8.285    Top_inst/IO_logic_0_n_32
    SLICE_X35Y98         FDRE                                         r  Top_inst/IO_ports[1]_INST_0_i_1/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTU_Debounce/memory_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/counter_step/memory/storage_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.139ns  (logic 1.933ns (21.151%)  route 7.206ns (78.849%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.626    -0.914    BTU_Debounce/clk_out1
    SLICE_X40Y70         FDRE                                         r  BTU_Debounce/memory_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  BTU_Debounce/memory_reg[51]/Q
                         net (fo=2, routed)           0.811     0.353    BTU_Debounce/memory[51]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.124     0.477 r  BTU_Debounce/memory[0]_i_25/O
                         net (fo=1, routed)           0.000     0.477    BTU_Debounce/memory[0]_i_25_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.990 r  BTU_Debounce/memory_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.990    BTU_Debounce/memory_reg[0]_i_16_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.107 r  BTU_Debounce/memory_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.107    BTU_Debounce/memory_reg[0]_i_11_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.224 r  BTU_Debounce/memory_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.224    BTU_Debounce/memory_reg[0]_i_6_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.341 r  BTU_Debounce/memory_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.341    BTU_Debounce/memory_reg[0]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.498 f  BTU_Debounce/memory_reg[0]_i_1/CO[1]
                         net (fo=1074, routed)        5.606     7.104    Top_inst/counter_step/memory/Rst
    SLICE_X36Y100        LUT5 (Prop_lut5_I0_O)        0.332     7.436 f  Top_inst/counter_step/memory/storage[2]_i_3/O
                         net (fo=3, routed)           0.790     8.225    Top_inst/counter_step/memory/reset
    SLICE_X35Y99         FDCE                                         f  Top_inst/counter_step/memory/storage_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch_debounce[2].SW_Debounce/memory_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/input_logic_0/memory_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.958ns  (logic 0.815ns (85.068%)  route 0.143ns (14.932%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.504    -1.516    switch_debounce[2].SW_Debounce/clk_out1
    SLICE_X44Y79         FDRE                                         r  switch_debounce[2].SW_Debounce/memory_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y79         FDRE (Prop_fdre_C_Q)         0.367    -1.149 r  switch_debounce[2].SW_Debounce/memory_reg[2]/Q
                         net (fo=2, routed)           0.143    -1.006    switch_debounce[2].SW_Debounce/memory[2]
    SLICE_X45Y79         LUT3 (Prop_lut3_I2_O)        0.100    -0.906 r  switch_debounce[2].SW_Debounce/Top_inst_i_26/O
                         net (fo=1, routed)           0.000    -0.906    switch_debounce[2].SW_Debounce/Top_inst_i_26_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.348    -0.558 r  switch_debounce[2].SW_Debounce/Top_inst_i_8/CO[1]
                         net (fo=1, routed)           0.000    -0.558    Top_inst/input_logic_0/Inputs[2]
    SLICE_X45Y79         LDCE                                         r  Top_inst/input_logic_0/memory_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_debounce[3].SW_Debounce/memory_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/input_logic_0/memory_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.965ns  (logic 0.816ns (84.541%)  route 0.149ns (15.459%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.500    -1.520    switch_debounce[3].SW_Debounce/clk_out1
    SLICE_X55Y87         FDRE                                         r  switch_debounce[3].SW_Debounce/memory_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDRE (Prop_fdre_C_Q)         0.367    -1.153 r  switch_debounce[3].SW_Debounce/memory_reg[2]/Q
                         net (fo=2, routed)           0.149    -1.004    switch_debounce[3].SW_Debounce/memory[2]
    SLICE_X54Y87         LUT3 (Prop_lut3_I2_O)        0.100    -0.904 r  switch_debounce[3].SW_Debounce/Top_inst_i_24/O
                         net (fo=1, routed)           0.000    -0.904    switch_debounce[3].SW_Debounce/Top_inst_i_24_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.349    -0.555 r  switch_debounce[3].SW_Debounce/Top_inst_i_7/CO[1]
                         net (fo=1, routed)           0.000    -0.555    Top_inst/input_logic_0/Inputs[3]
    SLICE_X54Y87         LDCE                                         r  Top_inst/input_logic_0/memory_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_debounce[7].SW_Debounce/memory_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/input_logic_0/memory_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.963ns  (logic 0.815ns (84.668%)  route 0.148ns (15.332%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.515    -1.505    switch_debounce[7].SW_Debounce/clk_out1
    SLICE_X33Y86         FDRE                                         r  switch_debounce[7].SW_Debounce/memory_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.367    -1.138 r  switch_debounce[7].SW_Debounce/memory_reg[1]/Q
                         net (fo=2, routed)           0.148    -0.991    switch_debounce[7].SW_Debounce/memory[1]
    SLICE_X32Y86         LUT3 (Prop_lut3_I1_O)        0.100    -0.891 r  switch_debounce[7].SW_Debounce/Top_inst_i_16/O
                         net (fo=1, routed)           0.000    -0.891    switch_debounce[7].SW_Debounce/Top_inst_i_16_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.348    -0.543 r  switch_debounce[7].SW_Debounce/Top_inst_i_3/CO[1]
                         net (fo=1, routed)           0.000    -0.543    Top_inst/input_logic_0/Inputs[7]
    SLICE_X32Y86         LDCE                                         r  Top_inst/input_logic_0/memory_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_debounce[0].SW_Debounce/memory_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/input_logic_0/memory_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.022ns  (logic 0.879ns (85.990%)  route 0.143ns (14.010%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.494    -1.526    switch_debounce[0].SW_Debounce/clk_out1
    SLICE_X57Y80         FDRE                                         r  switch_debounce[0].SW_Debounce/memory_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDRE (Prop_fdre_C_Q)         0.367    -1.159 r  switch_debounce[0].SW_Debounce/memory_reg[4]/Q
                         net (fo=2, routed)           0.143    -1.016    switch_debounce[0].SW_Debounce/memory[4]
    SLICE_X56Y80         LUT3 (Prop_lut3_I1_O)        0.100    -0.916 r  switch_debounce[0].SW_Debounce/Top_inst_i_77/O
                         net (fo=1, routed)           0.000    -0.916    switch_debounce[0].SW_Debounce/Top_inst_i_77_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.287    -0.629 r  switch_debounce[0].SW_Debounce/Top_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    -0.629    switch_debounce[0].SW_Debounce/Top_inst_i_29_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.125    -0.504 r  switch_debounce[0].SW_Debounce/Top_inst_i_10/CO[1]
                         net (fo=1, routed)           0.000    -0.504    Top_inst/input_logic_0/Inputs[0]
    SLICE_X56Y81         LDCE                                         r  Top_inst/input_logic_0/memory_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_debounce[4].SW_Debounce/memory_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/input_logic_0/memory_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.083ns  (logic 0.816ns (75.327%)  route 0.267ns (24.673%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.506    -1.514    switch_debounce[4].SW_Debounce/clk_out1
    SLICE_X61Y88         FDRE                                         r  switch_debounce[4].SW_Debounce/memory_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.367    -1.147 r  switch_debounce[4].SW_Debounce/memory_reg[2]/Q
                         net (fo=2, routed)           0.267    -0.880    switch_debounce[4].SW_Debounce/memory[2]
    SLICE_X60Y87         LUT3 (Prop_lut3_I2_O)        0.100    -0.780 r  switch_debounce[4].SW_Debounce/Top_inst_i_22/O
                         net (fo=1, routed)           0.000    -0.780    switch_debounce[4].SW_Debounce/Top_inst_i_22_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.349    -0.431 r  switch_debounce[4].SW_Debounce/Top_inst_i_6/CO[1]
                         net (fo=1, routed)           0.000    -0.431    Top_inst/input_logic_0/Inputs[4]
    SLICE_X60Y87         LDCE                                         r  Top_inst/input_logic_0/memory_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTD_Debounce/memory_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/input_logic_0/aquire_f.lock_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.086ns  (logic 0.816ns (75.172%)  route 0.270ns (24.829%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.511    -1.509    BTD_Debounce/clk_out1
    SLICE_X43Y87         FDRE                                         r  BTD_Debounce/memory_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.367    -1.142 r  BTD_Debounce/memory_reg[2]/Q
                         net (fo=2, routed)           0.270    -0.873    BTD_Debounce/memory[2]
    SLICE_X42Y89         LUT3 (Prop_lut3_I2_O)        0.100    -0.773 r  BTD_Debounce/Top_inst_i_14/O
                         net (fo=1, routed)           0.000    -0.773    BTD_Debounce/Top_inst_i_14_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.349    -0.424 r  BTD_Debounce/Top_inst_i_2/CO[1]
                         net (fo=4, routed)           0.000    -0.424    Top_inst/input_logic_0/enter_bt
    SLICE_X42Y89         LDCE                                         r  Top_inst/input_logic_0/aquire_f.lock_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_debounce[5].SW_Debounce/memory_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/input_logic_0/memory_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.127ns  (logic 0.896ns (79.501%)  route 0.231ns (20.499%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.509    -1.511    switch_debounce[5].SW_Debounce/clk_out1
    SLICE_X44Y84         FDRE                                         r  switch_debounce[5].SW_Debounce/memory_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.367    -1.144 r  switch_debounce[5].SW_Debounce/memory_reg[9]/Q
                         net (fo=2, routed)           0.231    -0.913    switch_debounce[5].SW_Debounce/memory[9]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.100    -0.813 r  switch_debounce[5].SW_Debounce/Top_inst_i_53/O
                         net (fo=1, routed)           0.000    -0.813    switch_debounce[5].SW_Debounce/Top_inst_i_53_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.304    -0.509 r  switch_debounce[5].SW_Debounce/Top_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    -0.509    switch_debounce[5].SW_Debounce/Top_inst_i_19_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.125    -0.384 r  switch_debounce[5].SW_Debounce/Top_inst_i_5/CO[1]
                         net (fo=1, routed)           0.000    -0.384    Top_inst/input_logic_0/Inputs[5]
    SLICE_X45Y85         LDCE                                         r  Top_inst/input_logic_0/memory_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_debounce[6].SW_Debounce/memory_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/input_logic_0/memory_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.139ns  (logic 0.866ns (76.038%)  route 0.273ns (23.962%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.503    -1.517    switch_debounce[6].SW_Debounce/clk_out1
    SLICE_X30Y75         FDRE                                         r  switch_debounce[6].SW_Debounce/memory_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.418    -1.099 r  switch_debounce[6].SW_Debounce/memory_reg[1]/Q
                         net (fo=2, routed)           0.273    -0.826    switch_debounce[6].SW_Debounce/memory[1]
    SLICE_X32Y76         LUT3 (Prop_lut3_I1_O)        0.100    -0.726 r  switch_debounce[6].SW_Debounce/Top_inst_i_18/O
                         net (fo=1, routed)           0.000    -0.726    switch_debounce[6].SW_Debounce/Top_inst_i_18_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.348    -0.378 r  switch_debounce[6].SW_Debounce/Top_inst_i_4/CO[1]
                         net (fo=1, routed)           0.000    -0.378    Top_inst/input_logic_0/Inputs[6]
    SLICE_X32Y76         LDCE                                         r  Top_inst/input_logic_0/memory_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_debounce[1].SW_Debounce/memory_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/input_logic_0/memory_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.218ns  (logic 0.841ns (69.024%)  route 0.377ns (30.976%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.510    -1.510    switch_debounce[1].SW_Debounce/clk_out1
    SLICE_X31Y81         FDRE                                         r  switch_debounce[1].SW_Debounce/memory_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.367    -1.143 r  switch_debounce[1].SW_Debounce/memory_reg[0]/Q
                         net (fo=2, routed)           0.377    -0.766    switch_debounce[1].SW_Debounce/memory[0]
    SLICE_X33Y82         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.474    -0.292 r  switch_debounce[1].SW_Debounce/Top_inst_i_9/CO[1]
                         net (fo=1, routed)           0.000    -0.292    Top_inst/input_logic_0/Inputs[1]
    SLICE_X33Y82         LDCE                                         r  Top_inst/input_logic_0/memory_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTD_Debounce/memory_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Top_inst/input_logic_0/ready_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.732ns  (logic 0.430ns (58.724%)  route 0.302ns (41.276%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.565    -0.599    BTD_Debounce/clk_out1
    SLICE_X43Y87         FDRE                                         r  BTD_Debounce/memory_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  BTD_Debounce/memory_reg[2]/Q
                         net (fo=2, routed)           0.128    -0.331    BTD_Debounce/memory[2]
    SLICE_X42Y89         LUT3 (Prop_lut3_I2_O)        0.045    -0.286 r  BTD_Debounce/Top_inst_i_14/O
                         net (fo=1, routed)           0.000    -0.286    BTD_Debounce/Top_inst_i_14_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    -0.158 f  BTD_Debounce/Top_inst_i_2/CO[1]
                         net (fo=4, routed)           0.175     0.017    Top_inst/input_logic_0/enter_bt
    SLICE_X38Y89         LUT2 (Prop_lut2_I1_O)        0.116     0.133 r  Top_inst/input_logic_0/ready_i_1/O
                         net (fo=1, routed)           0.000     0.133    Top_inst/input_logic_0/ready_i_1_n_0
    SLICE_X38Y89         FDRE                                         r  Top_inst/input_logic_0/ready_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_10MHz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_10MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_10MHz fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    main_clk/inst/clk_in1_clk_wiz_10MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  main_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    main_clk/inst/clkfbout_clk_wiz_10MHz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  main_clk/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    main_clk/inst/clkfbout_buf_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  main_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_10MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clkfbout_clk_wiz_10MHz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    main_clk/inst/clkfbout_buf_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  main_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_10MHz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_10MHz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_10MHz_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    main_clk/inst/clk_in1_clk_wiz_10MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  main_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    main_clk/inst/clkfbout_clk_wiz_10MHz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  main_clk/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    main_clk/inst/clkfbout_buf_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  main_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_10MHz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clkfbout_clk_wiz_10MHz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    main_clk/inst/clkfbout_buf_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  main_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_10MHz

Max Delay           896 Endpoints
Min Delay           896 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SWs[13]
                            (input port)
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.642ns  (logic 1.647ns (24.801%)  route 4.995ns (75.199%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SWs[13] (IN)
                         net (fo=0)                   0.000     0.000    SWs[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SWs_IBUF[13]_inst/O
                         net (fo=64, routed)          4.995     6.518    switch_debounce[13].SW_Debounce/SWs_IBUF[0]
    SLICE_X59Y99         LUT6 (Prop_lut6_I0_O)        0.124     6.642 r  switch_debounce[13].SW_Debounce/memory[23]_i_1__4/O
                         net (fo=1, routed)           0.000     6.642    switch_debounce[13].SW_Debounce/memory[23]_i_1__4_n_0
    SLICE_X59Y99         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.510    -1.510    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X59Y99         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[23]/C

Slack:                    inf
  Source:                 SWs[3]
                            (input port)
  Destination:            switch_debounce[3].SW_Debounce/memory_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.545ns  (logic 1.601ns (24.463%)  route 4.944ns (75.537%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SWs[3] (IN)
                         net (fo=0)                   0.000     0.000    SWs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  SWs_IBUF[3]_inst/O
                         net (fo=64, routed)          4.944     6.421    switch_debounce[3].SW_Debounce/SWs_IBUF[0]
    SLICE_X53Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.545 r  switch_debounce[3].SW_Debounce/memory[21]_i_1__9/O
                         net (fo=1, routed)           0.000     6.545    switch_debounce[3].SW_Debounce/memory[21]_i_1__9_n_0
    SLICE_X53Y85         FDRE                                         r  switch_debounce[3].SW_Debounce/memory_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.499    -1.521    switch_debounce[3].SW_Debounce/clk_out1
    SLICE_X53Y85         FDRE                                         r  switch_debounce[3].SW_Debounce/memory_reg[21]/C

Slack:                    inf
  Source:                 SWs[0]
                            (input port)
  Destination:            switch_debounce[0].SW_Debounce/memory_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.527ns  (logic 1.602ns (24.539%)  route 4.925ns (75.461%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SWs[0] (IN)
                         net (fo=0)                   0.000     0.000    SWs[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SWs_IBUF[0]_inst/O
                         net (fo=64, routed)          4.925     6.403    switch_debounce[0].SW_Debounce/SWs_IBUF[0]
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.527 r  switch_debounce[0].SW_Debounce/memory[16]_i_1__12/O
                         net (fo=1, routed)           0.000     6.527    switch_debounce[0].SW_Debounce/memory[16]_i_1__12_n_0
    SLICE_X58Y78         FDRE                                         r  switch_debounce[0].SW_Debounce/memory_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.497    -1.523    switch_debounce[0].SW_Debounce/clk_out1
    SLICE_X58Y78         FDRE                                         r  switch_debounce[0].SW_Debounce/memory_reg[16]/C

Slack:                    inf
  Source:                 SWs[0]
                            (input port)
  Destination:            switch_debounce[0].SW_Debounce/memory_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.517ns  (logic 1.602ns (24.576%)  route 4.915ns (75.424%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SWs[0] (IN)
                         net (fo=0)                   0.000     0.000    SWs[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SWs_IBUF[0]_inst/O
                         net (fo=64, routed)          4.915     6.393    switch_debounce[0].SW_Debounce/SWs_IBUF[0]
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.517 r  switch_debounce[0].SW_Debounce/memory[32]_i_1__12/O
                         net (fo=1, routed)           0.000     6.517    switch_debounce[0].SW_Debounce/memory[32]_i_1__12_n_0
    SLICE_X58Y78         FDRE                                         r  switch_debounce[0].SW_Debounce/memory_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.497    -1.523    switch_debounce[0].SW_Debounce/clk_out1
    SLICE_X58Y78         FDRE                                         r  switch_debounce[0].SW_Debounce/memory_reg[32]/C

Slack:                    inf
  Source:                 SWs[0]
                            (input port)
  Destination:            switch_debounce[0].SW_Debounce/memory_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.506ns  (logic 1.602ns (24.617%)  route 4.904ns (75.383%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SWs[0] (IN)
                         net (fo=0)                   0.000     0.000    SWs[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SWs_IBUF[0]_inst/O
                         net (fo=64, routed)          4.904     6.382    switch_debounce[0].SW_Debounce/SWs_IBUF[0]
    SLICE_X59Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.506 r  switch_debounce[0].SW_Debounce/memory[55]_i_1__12/O
                         net (fo=1, routed)           0.000     6.506    switch_debounce[0].SW_Debounce/memory[55]_i_1__12_n_0
    SLICE_X59Y76         FDRE                                         r  switch_debounce[0].SW_Debounce/memory_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.494    -1.526    switch_debounce[0].SW_Debounce/clk_out1
    SLICE_X59Y76         FDRE                                         r  switch_debounce[0].SW_Debounce/memory_reg[55]/C

Slack:                    inf
  Source:                 SWs[13]
                            (input port)
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.469ns  (logic 1.647ns (25.467%)  route 4.821ns (74.533%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SWs[13] (IN)
                         net (fo=0)                   0.000     0.000    SWs[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SWs_IBUF[13]_inst/O
                         net (fo=64, routed)          4.821     6.345    switch_debounce[13].SW_Debounce/SWs_IBUF[0]
    SLICE_X59Y100        LUT6 (Prop_lut6_I0_O)        0.124     6.469 r  switch_debounce[13].SW_Debounce/memory[15]_i_1__4/O
                         net (fo=1, routed)           0.000     6.469    switch_debounce[13].SW_Debounce/memory[15]_i_1__4_n_0
    SLICE_X59Y100        FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.494    -1.527    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X59Y100        FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[15]/C

Slack:                    inf
  Source:                 SWs[13]
                            (input port)
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.467ns  (logic 1.647ns (25.474%)  route 4.820ns (74.526%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SWs[13] (IN)
                         net (fo=0)                   0.000     0.000    SWs[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SWs_IBUF[13]_inst/O
                         net (fo=64, routed)          4.820     6.343    switch_debounce[13].SW_Debounce/SWs_IBUF[0]
    SLICE_X58Y99         LUT6 (Prop_lut6_I0_O)        0.124     6.467 r  switch_debounce[13].SW_Debounce/memory[16]_i_1__4/O
                         net (fo=1, routed)           0.000     6.467    switch_debounce[13].SW_Debounce/memory[16]_i_1__4_n_0
    SLICE_X58Y99         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.510    -1.510    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X58Y99         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[16]/C

Slack:                    inf
  Source:                 SWs[0]
                            (input port)
  Destination:            switch_debounce[0].SW_Debounce/memory_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.437ns  (logic 1.602ns (24.883%)  route 4.835ns (75.117%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SWs[0] (IN)
                         net (fo=0)                   0.000     0.000    SWs[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SWs_IBUF[0]_inst/O
                         net (fo=64, routed)          4.835     6.313    switch_debounce[0].SW_Debounce/SWs_IBUF[0]
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.437 r  switch_debounce[0].SW_Debounce/memory[38]_i_1__12/O
                         net (fo=1, routed)           0.000     6.437    switch_debounce[0].SW_Debounce/memory[38]_i_1__12_n_0
    SLICE_X59Y78         FDRE                                         r  switch_debounce[0].SW_Debounce/memory_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.497    -1.523    switch_debounce[0].SW_Debounce/clk_out1
    SLICE_X59Y78         FDRE                                         r  switch_debounce[0].SW_Debounce/memory_reg[38]/C

Slack:                    inf
  Source:                 SWs[15]
                            (input port)
  Destination:            switch_debounce[15].SW_Debounce/memory_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.415ns  (logic 1.648ns (25.692%)  route 4.767ns (74.308%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SWs[15] (IN)
                         net (fo=0)                   0.000     0.000    SWs[15]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SWs_IBUF[15]_inst/O
                         net (fo=64, routed)          4.767     6.291    switch_debounce[15].SW_Debounce/SWs_IBUF[0]
    SLICE_X59Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.415 r  switch_debounce[15].SW_Debounce/memory[54]_i_1__2/O
                         net (fo=1, routed)           0.000     6.415    switch_debounce[15].SW_Debounce/memory[54]_i_1__2_n_0
    SLICE_X59Y91         FDRE                                         r  switch_debounce[15].SW_Debounce/memory_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.508    -1.512    switch_debounce[15].SW_Debounce/clk_out1
    SLICE_X59Y91         FDRE                                         r  switch_debounce[15].SW_Debounce/memory_reg[54]/C

Slack:                    inf
  Source:                 SWs[15]
                            (input port)
  Destination:            switch_debounce[15].SW_Debounce/memory_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.375ns  (logic 1.648ns (25.851%)  route 4.727ns (74.149%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SWs[15] (IN)
                         net (fo=0)                   0.000     0.000    SWs[15]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SWs_IBUF[15]_inst/O
                         net (fo=64, routed)          4.727     6.251    switch_debounce[15].SW_Debounce/SWs_IBUF[0]
    SLICE_X59Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.375 r  switch_debounce[15].SW_Debounce/memory[38]_i_1__2/O
                         net (fo=1, routed)           0.000     6.375    switch_debounce[15].SW_Debounce/memory[38]_i_1__2_n_0
    SLICE_X59Y91         FDRE                                         r  switch_debounce[15].SW_Debounce/memory_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.508    -1.512    switch_debounce[15].SW_Debounce/clk_out1
    SLICE_X59Y91         FDRE                                         r  switch_debounce[15].SW_Debounce/memory_reg[38]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SWs[7]
                            (input port)
  Destination:            switch_debounce[7].SW_Debounce/memory_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.156ns  (logic 0.320ns (27.716%)  route 0.836ns (72.284%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SWs[7] (IN)
                         net (fo=0)                   0.000     0.000    SWs[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  SWs_IBUF[7]_inst/O
                         net (fo=64, routed)          0.836     1.111    switch_debounce[7].SW_Debounce/SWs_IBUF[0]
    SLICE_X30Y84         LUT6 (Prop_lut6_I0_O)        0.045     1.156 r  switch_debounce[7].SW_Debounce/memory[24]_i_1__5/O
                         net (fo=1, routed)           0.000     1.156    switch_debounce[7].SW_Debounce/memory[24]_i_1__5_n_0
    SLICE_X30Y84         FDRE                                         r  switch_debounce[7].SW_Debounce/memory_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.836    -0.837    switch_debounce[7].SW_Debounce/clk_out1
    SLICE_X30Y84         FDRE                                         r  switch_debounce[7].SW_Debounce/memory_reg[24]/C

Slack:                    inf
  Source:                 SWs[7]
                            (input port)
  Destination:            switch_debounce[7].SW_Debounce/memory_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.193ns  (logic 0.320ns (26.858%)  route 0.873ns (73.142%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SWs[7] (IN)
                         net (fo=0)                   0.000     0.000    SWs[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  SWs_IBUF[7]_inst/O
                         net (fo=64, routed)          0.873     1.148    switch_debounce[7].SW_Debounce/SWs_IBUF[0]
    SLICE_X30Y84         LUT6 (Prop_lut6_I0_O)        0.045     1.193 r  switch_debounce[7].SW_Debounce/memory[27]_i_1__5/O
                         net (fo=1, routed)           0.000     1.193    switch_debounce[7].SW_Debounce/memory[27]_i_1__5_n_0
    SLICE_X30Y84         FDRE                                         r  switch_debounce[7].SW_Debounce/memory_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.836    -0.837    switch_debounce[7].SW_Debounce/clk_out1
    SLICE_X30Y84         FDRE                                         r  switch_debounce[7].SW_Debounce/memory_reg[27]/C

Slack:                    inf
  Source:                 BTD
                            (input port)
  Destination:            BTD_Debounce/memory_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.195ns  (logic 0.293ns (24.499%)  route 0.902ns (75.501%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTD (IN)
                         net (fo=0)                   0.000     0.000    BTD
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  BTD_IBUF_inst/O
                         net (fo=64, routed)          0.902     1.150    BTD_Debounce/BTD_IBUF
    SLICE_X39Y86         LUT6 (Prop_lut6_I0_O)        0.045     1.195 r  BTD_Debounce/memory[30]_i_1__0/O
                         net (fo=1, routed)           0.000     1.195    BTD_Debounce/memory[30]_i_1__0_n_0
    SLICE_X39Y86         FDRE                                         r  BTD_Debounce/memory_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.835    -0.838    BTD_Debounce/clk_out1
    SLICE_X39Y86         FDRE                                         r  BTD_Debounce/memory_reg[30]/C

Slack:                    inf
  Source:                 SWs[7]
                            (input port)
  Destination:            switch_debounce[7].SW_Debounce/memory_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.195ns  (logic 0.320ns (26.813%)  route 0.875ns (73.187%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SWs[7] (IN)
                         net (fo=0)                   0.000     0.000    SWs[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  SWs_IBUF[7]_inst/O
                         net (fo=64, routed)          0.875     1.150    switch_debounce[7].SW_Debounce/SWs_IBUF[0]
    SLICE_X30Y84         LUT6 (Prop_lut6_I0_O)        0.045     1.195 r  switch_debounce[7].SW_Debounce/memory[26]_i_1__5/O
                         net (fo=1, routed)           0.000     1.195    switch_debounce[7].SW_Debounce/memory[26]_i_1__5_n_0
    SLICE_X30Y84         FDRE                                         r  switch_debounce[7].SW_Debounce/memory_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.836    -0.837    switch_debounce[7].SW_Debounce/clk_out1
    SLICE_X30Y84         FDRE                                         r  switch_debounce[7].SW_Debounce/memory_reg[26]/C

Slack:                    inf
  Source:                 SWs[6]
                            (input port)
  Destination:            switch_debounce[6].SW_Debounce/memory_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.225ns  (logic 0.307ns (25.055%)  route 0.918ns (74.945%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SWs[6] (IN)
                         net (fo=0)                   0.000     0.000    SWs[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  SWs_IBUF[6]_inst/O
                         net (fo=64, routed)          0.918     1.180    switch_debounce[6].SW_Debounce/SWs_IBUF[0]
    SLICE_X33Y72         LUT6 (Prop_lut6_I0_O)        0.045     1.225 r  switch_debounce[6].SW_Debounce/memory[6]_i_1__6/O
                         net (fo=1, routed)           0.000     1.225    switch_debounce[6].SW_Debounce/memory[6]_i_1__6_n_0
    SLICE_X33Y72         FDRE                                         r  switch_debounce[6].SW_Debounce/memory_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.829    -0.844    switch_debounce[6].SW_Debounce/clk_out1
    SLICE_X33Y72         FDRE                                         r  switch_debounce[6].SW_Debounce/memory_reg[6]/C

Slack:                    inf
  Source:                 SWs[7]
                            (input port)
  Destination:            switch_debounce[7].SW_Debounce/memory_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.232ns  (logic 0.320ns (26.007%)  route 0.912ns (73.993%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SWs[7] (IN)
                         net (fo=0)                   0.000     0.000    SWs[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  SWs_IBUF[7]_inst/O
                         net (fo=64, routed)          0.912     1.187    switch_debounce[7].SW_Debounce/SWs_IBUF[0]
    SLICE_X30Y84         LUT6 (Prop_lut6_I0_O)        0.045     1.232 r  switch_debounce[7].SW_Debounce/memory[25]_i_1__5/O
                         net (fo=1, routed)           0.000     1.232    switch_debounce[7].SW_Debounce/memory[25]_i_1__5_n_0
    SLICE_X30Y84         FDRE                                         r  switch_debounce[7].SW_Debounce/memory_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.836    -0.837    switch_debounce[7].SW_Debounce/clk_out1
    SLICE_X30Y84         FDRE                                         r  switch_debounce[7].SW_Debounce/memory_reg[25]/C

Slack:                    inf
  Source:                 SWs[7]
                            (input port)
  Destination:            switch_debounce[7].SW_Debounce/memory_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.320ns (25.821%)  route 0.921ns (74.179%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SWs[7] (IN)
                         net (fo=0)                   0.000     0.000    SWs[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  SWs_IBUF[7]_inst/O
                         net (fo=64, routed)          0.921     1.196    switch_debounce[7].SW_Debounce/SWs_IBUF[0]
    SLICE_X31Y83         LUT6 (Prop_lut6_I0_O)        0.045     1.241 r  switch_debounce[7].SW_Debounce/memory[15]_i_1__5/O
                         net (fo=1, routed)           0.000     1.241    switch_debounce[7].SW_Debounce/memory[15]_i_1__5_n_0
    SLICE_X31Y83         FDRE                                         r  switch_debounce[7].SW_Debounce/memory_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.835    -0.838    switch_debounce[7].SW_Debounce/clk_out1
    SLICE_X31Y83         FDRE                                         r  switch_debounce[7].SW_Debounce/memory_reg[15]/C

Slack:                    inf
  Source:                 SWs[6]
                            (input port)
  Destination:            switch_debounce[6].SW_Debounce/memory_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.251ns  (logic 0.307ns (24.528%)  route 0.944ns (75.472%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SWs[6] (IN)
                         net (fo=0)                   0.000     0.000    SWs[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  SWs_IBUF[6]_inst/O
                         net (fo=64, routed)          0.944     1.206    switch_debounce[6].SW_Debounce/SWs_IBUF[0]
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.045     1.251 r  switch_debounce[6].SW_Debounce/memory[36]_i_1__6/O
                         net (fo=1, routed)           0.000     1.251    switch_debounce[6].SW_Debounce/memory[36]_i_1__6_n_0
    SLICE_X31Y73         FDRE                                         r  switch_debounce[6].SW_Debounce/memory_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.827    -0.846    switch_debounce[6].SW_Debounce/clk_out1
    SLICE_X31Y73         FDRE                                         r  switch_debounce[6].SW_Debounce/memory_reg[36]/C

Slack:                    inf
  Source:                 SWs[6]
                            (input port)
  Destination:            switch_debounce[6].SW_Debounce/memory_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.251ns  (logic 0.307ns (24.528%)  route 0.944ns (75.472%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SWs[6] (IN)
                         net (fo=0)                   0.000     0.000    SWs[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  SWs_IBUF[6]_inst/O
                         net (fo=64, routed)          0.944     1.206    switch_debounce[6].SW_Debounce/SWs_IBUF[0]
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.045     1.251 r  switch_debounce[6].SW_Debounce/memory[37]_i_1__6/O
                         net (fo=1, routed)           0.000     1.251    switch_debounce[6].SW_Debounce/memory[37]_i_1__6_n_0
    SLICE_X31Y73         FDRE                                         r  switch_debounce[6].SW_Debounce/memory_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.827    -0.846    switch_debounce[6].SW_Debounce/clk_out1
    SLICE_X31Y73         FDRE                                         r  switch_debounce[6].SW_Debounce/memory_reg[37]/C

Slack:                    inf
  Source:                 BTC
                            (input port)
  Destination:            BTC_Debounce/memory_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.289ns (23.041%)  route 0.967ns (76.959%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTC (IN)
                         net (fo=0)                   0.000     0.000    BTC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTC_IBUF_inst/O
                         net (fo=64, routed)          0.967     1.211    BTC_Debounce/BTC_IBUF
    SLICE_X43Y88         LUT6 (Prop_lut6_I0_O)        0.045     1.256 r  BTC_Debounce/memory[52]_i_1/O
                         net (fo=1, routed)           0.000     1.256    BTC_Debounce/memory[52]_i_1_n_0
    SLICE_X43Y88         FDRE                                         r  BTC_Debounce/memory_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.836    -0.837    BTC_Debounce/clk_out1
    SLICE_X43Y88         FDRE                                         r  BTC_Debounce/memory_reg[52]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_10MHz_1

Max Delay           896 Endpoints
Min Delay           896 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SWs[13]
                            (input port)
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.642ns  (logic 1.647ns (24.801%)  route 4.995ns (75.199%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SWs[13] (IN)
                         net (fo=0)                   0.000     0.000    SWs[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SWs_IBUF[13]_inst/O
                         net (fo=64, routed)          4.995     6.518    switch_debounce[13].SW_Debounce/SWs_IBUF[0]
    SLICE_X59Y99         LUT6 (Prop_lut6_I0_O)        0.124     6.642 r  switch_debounce[13].SW_Debounce/memory[23]_i_1__4/O
                         net (fo=1, routed)           0.000     6.642    switch_debounce[13].SW_Debounce/memory[23]_i_1__4_n_0
    SLICE_X59Y99         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.510    -1.510    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X59Y99         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[23]/C

Slack:                    inf
  Source:                 SWs[3]
                            (input port)
  Destination:            switch_debounce[3].SW_Debounce/memory_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.545ns  (logic 1.601ns (24.463%)  route 4.944ns (75.537%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SWs[3] (IN)
                         net (fo=0)                   0.000     0.000    SWs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  SWs_IBUF[3]_inst/O
                         net (fo=64, routed)          4.944     6.421    switch_debounce[3].SW_Debounce/SWs_IBUF[0]
    SLICE_X53Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.545 r  switch_debounce[3].SW_Debounce/memory[21]_i_1__9/O
                         net (fo=1, routed)           0.000     6.545    switch_debounce[3].SW_Debounce/memory[21]_i_1__9_n_0
    SLICE_X53Y85         FDRE                                         r  switch_debounce[3].SW_Debounce/memory_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.499    -1.521    switch_debounce[3].SW_Debounce/clk_out1
    SLICE_X53Y85         FDRE                                         r  switch_debounce[3].SW_Debounce/memory_reg[21]/C

Slack:                    inf
  Source:                 SWs[0]
                            (input port)
  Destination:            switch_debounce[0].SW_Debounce/memory_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.527ns  (logic 1.602ns (24.539%)  route 4.925ns (75.461%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SWs[0] (IN)
                         net (fo=0)                   0.000     0.000    SWs[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SWs_IBUF[0]_inst/O
                         net (fo=64, routed)          4.925     6.403    switch_debounce[0].SW_Debounce/SWs_IBUF[0]
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.527 r  switch_debounce[0].SW_Debounce/memory[16]_i_1__12/O
                         net (fo=1, routed)           0.000     6.527    switch_debounce[0].SW_Debounce/memory[16]_i_1__12_n_0
    SLICE_X58Y78         FDRE                                         r  switch_debounce[0].SW_Debounce/memory_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.497    -1.523    switch_debounce[0].SW_Debounce/clk_out1
    SLICE_X58Y78         FDRE                                         r  switch_debounce[0].SW_Debounce/memory_reg[16]/C

Slack:                    inf
  Source:                 SWs[0]
                            (input port)
  Destination:            switch_debounce[0].SW_Debounce/memory_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.517ns  (logic 1.602ns (24.576%)  route 4.915ns (75.424%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SWs[0] (IN)
                         net (fo=0)                   0.000     0.000    SWs[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SWs_IBUF[0]_inst/O
                         net (fo=64, routed)          4.915     6.393    switch_debounce[0].SW_Debounce/SWs_IBUF[0]
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.517 r  switch_debounce[0].SW_Debounce/memory[32]_i_1__12/O
                         net (fo=1, routed)           0.000     6.517    switch_debounce[0].SW_Debounce/memory[32]_i_1__12_n_0
    SLICE_X58Y78         FDRE                                         r  switch_debounce[0].SW_Debounce/memory_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.497    -1.523    switch_debounce[0].SW_Debounce/clk_out1
    SLICE_X58Y78         FDRE                                         r  switch_debounce[0].SW_Debounce/memory_reg[32]/C

Slack:                    inf
  Source:                 SWs[0]
                            (input port)
  Destination:            switch_debounce[0].SW_Debounce/memory_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.506ns  (logic 1.602ns (24.617%)  route 4.904ns (75.383%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SWs[0] (IN)
                         net (fo=0)                   0.000     0.000    SWs[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SWs_IBUF[0]_inst/O
                         net (fo=64, routed)          4.904     6.382    switch_debounce[0].SW_Debounce/SWs_IBUF[0]
    SLICE_X59Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.506 r  switch_debounce[0].SW_Debounce/memory[55]_i_1__12/O
                         net (fo=1, routed)           0.000     6.506    switch_debounce[0].SW_Debounce/memory[55]_i_1__12_n_0
    SLICE_X59Y76         FDRE                                         r  switch_debounce[0].SW_Debounce/memory_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.494    -1.526    switch_debounce[0].SW_Debounce/clk_out1
    SLICE_X59Y76         FDRE                                         r  switch_debounce[0].SW_Debounce/memory_reg[55]/C

Slack:                    inf
  Source:                 SWs[13]
                            (input port)
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.469ns  (logic 1.647ns (25.467%)  route 4.821ns (74.533%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SWs[13] (IN)
                         net (fo=0)                   0.000     0.000    SWs[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SWs_IBUF[13]_inst/O
                         net (fo=64, routed)          4.821     6.345    switch_debounce[13].SW_Debounce/SWs_IBUF[0]
    SLICE_X59Y100        LUT6 (Prop_lut6_I0_O)        0.124     6.469 r  switch_debounce[13].SW_Debounce/memory[15]_i_1__4/O
                         net (fo=1, routed)           0.000     6.469    switch_debounce[13].SW_Debounce/memory[15]_i_1__4_n_0
    SLICE_X59Y100        FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.494    -1.527    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X59Y100        FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[15]/C

Slack:                    inf
  Source:                 SWs[13]
                            (input port)
  Destination:            switch_debounce[13].SW_Debounce/memory_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.467ns  (logic 1.647ns (25.474%)  route 4.820ns (74.526%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SWs[13] (IN)
                         net (fo=0)                   0.000     0.000    SWs[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SWs_IBUF[13]_inst/O
                         net (fo=64, routed)          4.820     6.343    switch_debounce[13].SW_Debounce/SWs_IBUF[0]
    SLICE_X58Y99         LUT6 (Prop_lut6_I0_O)        0.124     6.467 r  switch_debounce[13].SW_Debounce/memory[16]_i_1__4/O
                         net (fo=1, routed)           0.000     6.467    switch_debounce[13].SW_Debounce/memory[16]_i_1__4_n_0
    SLICE_X58Y99         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.510    -1.510    switch_debounce[13].SW_Debounce/clk_out1
    SLICE_X58Y99         FDRE                                         r  switch_debounce[13].SW_Debounce/memory_reg[16]/C

Slack:                    inf
  Source:                 SWs[0]
                            (input port)
  Destination:            switch_debounce[0].SW_Debounce/memory_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.437ns  (logic 1.602ns (24.883%)  route 4.835ns (75.117%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SWs[0] (IN)
                         net (fo=0)                   0.000     0.000    SWs[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SWs_IBUF[0]_inst/O
                         net (fo=64, routed)          4.835     6.313    switch_debounce[0].SW_Debounce/SWs_IBUF[0]
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.437 r  switch_debounce[0].SW_Debounce/memory[38]_i_1__12/O
                         net (fo=1, routed)           0.000     6.437    switch_debounce[0].SW_Debounce/memory[38]_i_1__12_n_0
    SLICE_X59Y78         FDRE                                         r  switch_debounce[0].SW_Debounce/memory_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.497    -1.523    switch_debounce[0].SW_Debounce/clk_out1
    SLICE_X59Y78         FDRE                                         r  switch_debounce[0].SW_Debounce/memory_reg[38]/C

Slack:                    inf
  Source:                 SWs[15]
                            (input port)
  Destination:            switch_debounce[15].SW_Debounce/memory_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.415ns  (logic 1.648ns (25.692%)  route 4.767ns (74.308%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SWs[15] (IN)
                         net (fo=0)                   0.000     0.000    SWs[15]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SWs_IBUF[15]_inst/O
                         net (fo=64, routed)          4.767     6.291    switch_debounce[15].SW_Debounce/SWs_IBUF[0]
    SLICE_X59Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.415 r  switch_debounce[15].SW_Debounce/memory[54]_i_1__2/O
                         net (fo=1, routed)           0.000     6.415    switch_debounce[15].SW_Debounce/memory[54]_i_1__2_n_0
    SLICE_X59Y91         FDRE                                         r  switch_debounce[15].SW_Debounce/memory_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.508    -1.512    switch_debounce[15].SW_Debounce/clk_out1
    SLICE_X59Y91         FDRE                                         r  switch_debounce[15].SW_Debounce/memory_reg[54]/C

Slack:                    inf
  Source:                 SWs[15]
                            (input port)
  Destination:            switch_debounce[15].SW_Debounce/memory_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.375ns  (logic 1.648ns (25.851%)  route 4.727ns (74.149%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SWs[15] (IN)
                         net (fo=0)                   0.000     0.000    SWs[15]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SWs_IBUF[15]_inst/O
                         net (fo=64, routed)          4.727     6.251    switch_debounce[15].SW_Debounce/SWs_IBUF[0]
    SLICE_X59Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.375 r  switch_debounce[15].SW_Debounce/memory[38]_i_1__2/O
                         net (fo=1, routed)           0.000     6.375    switch_debounce[15].SW_Debounce/memory[38]_i_1__2_n_0
    SLICE_X59Y91         FDRE                                         r  switch_debounce[15].SW_Debounce/memory_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        1.508    -1.512    switch_debounce[15].SW_Debounce/clk_out1
    SLICE_X59Y91         FDRE                                         r  switch_debounce[15].SW_Debounce/memory_reg[38]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SWs[7]
                            (input port)
  Destination:            switch_debounce[7].SW_Debounce/memory_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.156ns  (logic 0.320ns (27.716%)  route 0.836ns (72.284%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SWs[7] (IN)
                         net (fo=0)                   0.000     0.000    SWs[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  SWs_IBUF[7]_inst/O
                         net (fo=64, routed)          0.836     1.111    switch_debounce[7].SW_Debounce/SWs_IBUF[0]
    SLICE_X30Y84         LUT6 (Prop_lut6_I0_O)        0.045     1.156 r  switch_debounce[7].SW_Debounce/memory[24]_i_1__5/O
                         net (fo=1, routed)           0.000     1.156    switch_debounce[7].SW_Debounce/memory[24]_i_1__5_n_0
    SLICE_X30Y84         FDRE                                         r  switch_debounce[7].SW_Debounce/memory_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.836    -0.837    switch_debounce[7].SW_Debounce/clk_out1
    SLICE_X30Y84         FDRE                                         r  switch_debounce[7].SW_Debounce/memory_reg[24]/C

Slack:                    inf
  Source:                 SWs[7]
                            (input port)
  Destination:            switch_debounce[7].SW_Debounce/memory_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.193ns  (logic 0.320ns (26.858%)  route 0.873ns (73.142%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SWs[7] (IN)
                         net (fo=0)                   0.000     0.000    SWs[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  SWs_IBUF[7]_inst/O
                         net (fo=64, routed)          0.873     1.148    switch_debounce[7].SW_Debounce/SWs_IBUF[0]
    SLICE_X30Y84         LUT6 (Prop_lut6_I0_O)        0.045     1.193 r  switch_debounce[7].SW_Debounce/memory[27]_i_1__5/O
                         net (fo=1, routed)           0.000     1.193    switch_debounce[7].SW_Debounce/memory[27]_i_1__5_n_0
    SLICE_X30Y84         FDRE                                         r  switch_debounce[7].SW_Debounce/memory_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.836    -0.837    switch_debounce[7].SW_Debounce/clk_out1
    SLICE_X30Y84         FDRE                                         r  switch_debounce[7].SW_Debounce/memory_reg[27]/C

Slack:                    inf
  Source:                 BTD
                            (input port)
  Destination:            BTD_Debounce/memory_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.195ns  (logic 0.293ns (24.499%)  route 0.902ns (75.501%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTD (IN)
                         net (fo=0)                   0.000     0.000    BTD
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  BTD_IBUF_inst/O
                         net (fo=64, routed)          0.902     1.150    BTD_Debounce/BTD_IBUF
    SLICE_X39Y86         LUT6 (Prop_lut6_I0_O)        0.045     1.195 r  BTD_Debounce/memory[30]_i_1__0/O
                         net (fo=1, routed)           0.000     1.195    BTD_Debounce/memory[30]_i_1__0_n_0
    SLICE_X39Y86         FDRE                                         r  BTD_Debounce/memory_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.835    -0.838    BTD_Debounce/clk_out1
    SLICE_X39Y86         FDRE                                         r  BTD_Debounce/memory_reg[30]/C

Slack:                    inf
  Source:                 SWs[7]
                            (input port)
  Destination:            switch_debounce[7].SW_Debounce/memory_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.195ns  (logic 0.320ns (26.813%)  route 0.875ns (73.187%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SWs[7] (IN)
                         net (fo=0)                   0.000     0.000    SWs[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  SWs_IBUF[7]_inst/O
                         net (fo=64, routed)          0.875     1.150    switch_debounce[7].SW_Debounce/SWs_IBUF[0]
    SLICE_X30Y84         LUT6 (Prop_lut6_I0_O)        0.045     1.195 r  switch_debounce[7].SW_Debounce/memory[26]_i_1__5/O
                         net (fo=1, routed)           0.000     1.195    switch_debounce[7].SW_Debounce/memory[26]_i_1__5_n_0
    SLICE_X30Y84         FDRE                                         r  switch_debounce[7].SW_Debounce/memory_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.836    -0.837    switch_debounce[7].SW_Debounce/clk_out1
    SLICE_X30Y84         FDRE                                         r  switch_debounce[7].SW_Debounce/memory_reg[26]/C

Slack:                    inf
  Source:                 SWs[6]
                            (input port)
  Destination:            switch_debounce[6].SW_Debounce/memory_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.225ns  (logic 0.307ns (25.055%)  route 0.918ns (74.945%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SWs[6] (IN)
                         net (fo=0)                   0.000     0.000    SWs[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  SWs_IBUF[6]_inst/O
                         net (fo=64, routed)          0.918     1.180    switch_debounce[6].SW_Debounce/SWs_IBUF[0]
    SLICE_X33Y72         LUT6 (Prop_lut6_I0_O)        0.045     1.225 r  switch_debounce[6].SW_Debounce/memory[6]_i_1__6/O
                         net (fo=1, routed)           0.000     1.225    switch_debounce[6].SW_Debounce/memory[6]_i_1__6_n_0
    SLICE_X33Y72         FDRE                                         r  switch_debounce[6].SW_Debounce/memory_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.829    -0.844    switch_debounce[6].SW_Debounce/clk_out1
    SLICE_X33Y72         FDRE                                         r  switch_debounce[6].SW_Debounce/memory_reg[6]/C

Slack:                    inf
  Source:                 SWs[7]
                            (input port)
  Destination:            switch_debounce[7].SW_Debounce/memory_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.232ns  (logic 0.320ns (26.007%)  route 0.912ns (73.993%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SWs[7] (IN)
                         net (fo=0)                   0.000     0.000    SWs[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  SWs_IBUF[7]_inst/O
                         net (fo=64, routed)          0.912     1.187    switch_debounce[7].SW_Debounce/SWs_IBUF[0]
    SLICE_X30Y84         LUT6 (Prop_lut6_I0_O)        0.045     1.232 r  switch_debounce[7].SW_Debounce/memory[25]_i_1__5/O
                         net (fo=1, routed)           0.000     1.232    switch_debounce[7].SW_Debounce/memory[25]_i_1__5_n_0
    SLICE_X30Y84         FDRE                                         r  switch_debounce[7].SW_Debounce/memory_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.836    -0.837    switch_debounce[7].SW_Debounce/clk_out1
    SLICE_X30Y84         FDRE                                         r  switch_debounce[7].SW_Debounce/memory_reg[25]/C

Slack:                    inf
  Source:                 SWs[7]
                            (input port)
  Destination:            switch_debounce[7].SW_Debounce/memory_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.320ns (25.821%)  route 0.921ns (74.179%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SWs[7] (IN)
                         net (fo=0)                   0.000     0.000    SWs[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  SWs_IBUF[7]_inst/O
                         net (fo=64, routed)          0.921     1.196    switch_debounce[7].SW_Debounce/SWs_IBUF[0]
    SLICE_X31Y83         LUT6 (Prop_lut6_I0_O)        0.045     1.241 r  switch_debounce[7].SW_Debounce/memory[15]_i_1__5/O
                         net (fo=1, routed)           0.000     1.241    switch_debounce[7].SW_Debounce/memory[15]_i_1__5_n_0
    SLICE_X31Y83         FDRE                                         r  switch_debounce[7].SW_Debounce/memory_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.835    -0.838    switch_debounce[7].SW_Debounce/clk_out1
    SLICE_X31Y83         FDRE                                         r  switch_debounce[7].SW_Debounce/memory_reg[15]/C

Slack:                    inf
  Source:                 SWs[6]
                            (input port)
  Destination:            switch_debounce[6].SW_Debounce/memory_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.251ns  (logic 0.307ns (24.528%)  route 0.944ns (75.472%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SWs[6] (IN)
                         net (fo=0)                   0.000     0.000    SWs[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  SWs_IBUF[6]_inst/O
                         net (fo=64, routed)          0.944     1.206    switch_debounce[6].SW_Debounce/SWs_IBUF[0]
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.045     1.251 r  switch_debounce[6].SW_Debounce/memory[36]_i_1__6/O
                         net (fo=1, routed)           0.000     1.251    switch_debounce[6].SW_Debounce/memory[36]_i_1__6_n_0
    SLICE_X31Y73         FDRE                                         r  switch_debounce[6].SW_Debounce/memory_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.827    -0.846    switch_debounce[6].SW_Debounce/clk_out1
    SLICE_X31Y73         FDRE                                         r  switch_debounce[6].SW_Debounce/memory_reg[36]/C

Slack:                    inf
  Source:                 SWs[6]
                            (input port)
  Destination:            switch_debounce[6].SW_Debounce/memory_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.251ns  (logic 0.307ns (24.528%)  route 0.944ns (75.472%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SWs[6] (IN)
                         net (fo=0)                   0.000     0.000    SWs[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  SWs_IBUF[6]_inst/O
                         net (fo=64, routed)          0.944     1.206    switch_debounce[6].SW_Debounce/SWs_IBUF[0]
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.045     1.251 r  switch_debounce[6].SW_Debounce/memory[37]_i_1__6/O
                         net (fo=1, routed)           0.000     1.251    switch_debounce[6].SW_Debounce/memory[37]_i_1__6_n_0
    SLICE_X31Y73         FDRE                                         r  switch_debounce[6].SW_Debounce/memory_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.827    -0.846    switch_debounce[6].SW_Debounce/clk_out1
    SLICE_X31Y73         FDRE                                         r  switch_debounce[6].SW_Debounce/memory_reg[37]/C

Slack:                    inf
  Source:                 BTC
                            (input port)
  Destination:            BTC_Debounce/memory_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.289ns (23.041%)  route 0.967ns (76.959%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTC (IN)
                         net (fo=0)                   0.000     0.000    BTC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTC_IBUF_inst/O
                         net (fo=64, routed)          0.967     1.211    BTC_Debounce/BTC_IBUF
    SLICE_X43Y88         LUT6 (Prop_lut6_I0_O)        0.045     1.256 r  BTC_Debounce/memory[52]_i_1/O
                         net (fo=1, routed)           0.000     1.256    BTC_Debounce/memory[52]_i_1_n_0
    SLICE_X43Y88         FDRE                                         r  BTC_Debounce/memory_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=1533, routed)        0.836    -0.837    BTC_Debounce/clk_out1
    SLICE_X43Y88         FDRE                                         r  BTC_Debounce/memory_reg[52]/C





