
roll_finger.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000081c0  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000134  080082d0  080082d0  000182d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008404  08008404  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  08008404  08008404  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008404  08008404  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008404  08008404  00018404  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008408  08008408  00018408  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  0800840c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001cd4  20000078  08008484  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001d4c  08008484  00021d4c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018964  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000036ce  00000000  00000000  00038a05  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001490  00000000  00000000  0003c0d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001310  00000000  00000000  0003d568  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001a3ba  00000000  00000000  0003e878  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00010d4d  00000000  00000000  00058c32  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00097c6b  00000000  00000000  0006997f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001015ea  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005810  00000000  00000000  00101668  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000078 	.word	0x20000078
 800012c:	00000000 	.word	0x00000000
 8000130:	080082b8 	.word	0x080082b8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000007c 	.word	0x2000007c
 800014c:	080082b8 	.word	0x080082b8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000160:	b480      	push	{r7}
 8000162:	b085      	sub	sp, #20
 8000164:	af00      	add	r7, sp, #0
 8000166:	60f8      	str	r0, [r7, #12]
 8000168:	60b9      	str	r1, [r7, #8]
 800016a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800016c:	68fb      	ldr	r3, [r7, #12]
 800016e:	4a06      	ldr	r2, [pc, #24]	; (8000188 <vApplicationGetIdleTaskMemory+0x28>)
 8000170:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000172:	68bb      	ldr	r3, [r7, #8]
 8000174:	4a05      	ldr	r2, [pc, #20]	; (800018c <vApplicationGetIdleTaskMemory+0x2c>)
 8000176:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000178:	687b      	ldr	r3, [r7, #4]
 800017a:	2280      	movs	r2, #128	; 0x80
 800017c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800017e:	bf00      	nop
 8000180:	3714      	adds	r7, #20
 8000182:	46bd      	mov	sp, r7
 8000184:	bc80      	pop	{r7}
 8000186:	4770      	bx	lr
 8000188:	20000094 	.word	0x20000094
 800018c:	200000e8 	.word	0x200000e8

08000190 <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 8000190:	b480      	push	{r7}
 8000192:	b085      	sub	sp, #20
 8000194:	af00      	add	r7, sp, #0
 8000196:	60f8      	str	r0, [r7, #12]
 8000198:	60b9      	str	r1, [r7, #8]
 800019a:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 800019c:	68fb      	ldr	r3, [r7, #12]
 800019e:	4a07      	ldr	r2, [pc, #28]	; (80001bc <vApplicationGetTimerTaskMemory+0x2c>)
 80001a0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 80001a2:	68bb      	ldr	r3, [r7, #8]
 80001a4:	4a06      	ldr	r2, [pc, #24]	; (80001c0 <vApplicationGetTimerTaskMemory+0x30>)
 80001a6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 80001a8:	687b      	ldr	r3, [r7, #4]
 80001aa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80001ae:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80001b0:	bf00      	nop
 80001b2:	3714      	adds	r7, #20
 80001b4:	46bd      	mov	sp, r7
 80001b6:	bc80      	pop	{r7}
 80001b8:	4770      	bx	lr
 80001ba:	bf00      	nop
 80001bc:	200002e8 	.word	0x200002e8
 80001c0:	2000033c 	.word	0x2000033c

080001c4 <lightupLED>:
    }*/

}

void lightupLED(struct pixel *framebuffer)
{
 80001c4:	b480      	push	{r7}
 80001c6:	b087      	sub	sp, #28
 80001c8:	af00      	add	r7, sp, #0
 80001ca:	6078      	str	r0, [r7, #4]
	for(int i=0;i<5;i++)
 80001cc:	2300      	movs	r3, #0
 80001ce:	617b      	str	r3, [r7, #20]
 80001d0:	e01a      	b.n	8000208 <lightupLED+0x44>
	{
		framebuffer[i].r=0;
 80001d2:	697a      	ldr	r2, [r7, #20]
 80001d4:	4613      	mov	r3, r2
 80001d6:	005b      	lsls	r3, r3, #1
 80001d8:	4413      	add	r3, r2
 80001da:	687a      	ldr	r2, [r7, #4]
 80001dc:	4413      	add	r3, r2
 80001de:	2200      	movs	r2, #0
 80001e0:	705a      	strb	r2, [r3, #1]
		framebuffer[i].g=0;
 80001e2:	697a      	ldr	r2, [r7, #20]
 80001e4:	4613      	mov	r3, r2
 80001e6:	005b      	lsls	r3, r3, #1
 80001e8:	4413      	add	r3, r2
 80001ea:	687a      	ldr	r2, [r7, #4]
 80001ec:	4413      	add	r3, r2
 80001ee:	2200      	movs	r2, #0
 80001f0:	701a      	strb	r2, [r3, #0]
		framebuffer[i].b=255;
 80001f2:	697a      	ldr	r2, [r7, #20]
 80001f4:	4613      	mov	r3, r2
 80001f6:	005b      	lsls	r3, r3, #1
 80001f8:	4413      	add	r3, r2
 80001fa:	687a      	ldr	r2, [r7, #4]
 80001fc:	4413      	add	r3, r2
 80001fe:	22ff      	movs	r2, #255	; 0xff
 8000200:	709a      	strb	r2, [r3, #2]
	for(int i=0;i<5;i++)
 8000202:	697b      	ldr	r3, [r7, #20]
 8000204:	3301      	adds	r3, #1
 8000206:	617b      	str	r3, [r7, #20]
 8000208:	697b      	ldr	r3, [r7, #20]
 800020a:	2b04      	cmp	r3, #4
 800020c:	dde1      	ble.n	80001d2 <lightupLED+0xe>
	}
	for(int i=5;i<12;i++)
 800020e:	2305      	movs	r3, #5
 8000210:	613b      	str	r3, [r7, #16]
 8000212:	e01a      	b.n	800024a <lightupLED+0x86>
	{
		framebuffer[i].r=0;
 8000214:	693a      	ldr	r2, [r7, #16]
 8000216:	4613      	mov	r3, r2
 8000218:	005b      	lsls	r3, r3, #1
 800021a:	4413      	add	r3, r2
 800021c:	687a      	ldr	r2, [r7, #4]
 800021e:	4413      	add	r3, r2
 8000220:	2200      	movs	r2, #0
 8000222:	705a      	strb	r2, [r3, #1]
		framebuffer[i].g=255;
 8000224:	693a      	ldr	r2, [r7, #16]
 8000226:	4613      	mov	r3, r2
 8000228:	005b      	lsls	r3, r3, #1
 800022a:	4413      	add	r3, r2
 800022c:	687a      	ldr	r2, [r7, #4]
 800022e:	4413      	add	r3, r2
 8000230:	22ff      	movs	r2, #255	; 0xff
 8000232:	701a      	strb	r2, [r3, #0]
		framebuffer[i].b=0;
 8000234:	693a      	ldr	r2, [r7, #16]
 8000236:	4613      	mov	r3, r2
 8000238:	005b      	lsls	r3, r3, #1
 800023a:	4413      	add	r3, r2
 800023c:	687a      	ldr	r2, [r7, #4]
 800023e:	4413      	add	r3, r2
 8000240:	2200      	movs	r2, #0
 8000242:	709a      	strb	r2, [r3, #2]
	for(int i=5;i<12;i++)
 8000244:	693b      	ldr	r3, [r7, #16]
 8000246:	3301      	adds	r3, #1
 8000248:	613b      	str	r3, [r7, #16]
 800024a:	693b      	ldr	r3, [r7, #16]
 800024c:	2b0b      	cmp	r3, #11
 800024e:	dde1      	ble.n	8000214 <lightupLED+0x50>
	}
	for(int i=12;i<17;i++)
 8000250:	230c      	movs	r3, #12
 8000252:	60fb      	str	r3, [r7, #12]
 8000254:	e01a      	b.n	800028c <lightupLED+0xc8>
	{
		framebuffer[i].r=50;
 8000256:	68fa      	ldr	r2, [r7, #12]
 8000258:	4613      	mov	r3, r2
 800025a:	005b      	lsls	r3, r3, #1
 800025c:	4413      	add	r3, r2
 800025e:	687a      	ldr	r2, [r7, #4]
 8000260:	4413      	add	r3, r2
 8000262:	2232      	movs	r2, #50	; 0x32
 8000264:	705a      	strb	r2, [r3, #1]
		framebuffer[i].g=50;
 8000266:	68fa      	ldr	r2, [r7, #12]
 8000268:	4613      	mov	r3, r2
 800026a:	005b      	lsls	r3, r3, #1
 800026c:	4413      	add	r3, r2
 800026e:	687a      	ldr	r2, [r7, #4]
 8000270:	4413      	add	r3, r2
 8000272:	2232      	movs	r2, #50	; 0x32
 8000274:	701a      	strb	r2, [r3, #0]
		framebuffer[i].b=50;
 8000276:	68fa      	ldr	r2, [r7, #12]
 8000278:	4613      	mov	r3, r2
 800027a:	005b      	lsls	r3, r3, #1
 800027c:	4413      	add	r3, r2
 800027e:	687a      	ldr	r2, [r7, #4]
 8000280:	4413      	add	r3, r2
 8000282:	2232      	movs	r2, #50	; 0x32
 8000284:	709a      	strb	r2, [r3, #2]
	for(int i=12;i<17;i++)
 8000286:	68fb      	ldr	r3, [r7, #12]
 8000288:	3301      	adds	r3, #1
 800028a:	60fb      	str	r3, [r7, #12]
 800028c:	68fb      	ldr	r3, [r7, #12]
 800028e:	2b10      	cmp	r3, #16
 8000290:	dde1      	ble.n	8000256 <lightupLED+0x92>
	}
	for(int i=17;i<24;i++)
 8000292:	2311      	movs	r3, #17
 8000294:	60bb      	str	r3, [r7, #8]
 8000296:	e01a      	b.n	80002ce <lightupLED+0x10a>
	{
		framebuffer[i].r=255;
 8000298:	68ba      	ldr	r2, [r7, #8]
 800029a:	4613      	mov	r3, r2
 800029c:	005b      	lsls	r3, r3, #1
 800029e:	4413      	add	r3, r2
 80002a0:	687a      	ldr	r2, [r7, #4]
 80002a2:	4413      	add	r3, r2
 80002a4:	22ff      	movs	r2, #255	; 0xff
 80002a6:	705a      	strb	r2, [r3, #1]
		framebuffer[i].g=0;
 80002a8:	68ba      	ldr	r2, [r7, #8]
 80002aa:	4613      	mov	r3, r2
 80002ac:	005b      	lsls	r3, r3, #1
 80002ae:	4413      	add	r3, r2
 80002b0:	687a      	ldr	r2, [r7, #4]
 80002b2:	4413      	add	r3, r2
 80002b4:	2200      	movs	r2, #0
 80002b6:	701a      	strb	r2, [r3, #0]
		framebuffer[i].b=0;
 80002b8:	68ba      	ldr	r2, [r7, #8]
 80002ba:	4613      	mov	r3, r2
 80002bc:	005b      	lsls	r3, r3, #1
 80002be:	4413      	add	r3, r2
 80002c0:	687a      	ldr	r2, [r7, #4]
 80002c2:	4413      	add	r3, r2
 80002c4:	2200      	movs	r2, #0
 80002c6:	709a      	strb	r2, [r3, #2]
	for(int i=17;i<24;i++)
 80002c8:	68bb      	ldr	r3, [r7, #8]
 80002ca:	3301      	adds	r3, #1
 80002cc:	60bb      	str	r3, [r7, #8]
 80002ce:	68bb      	ldr	r3, [r7, #8]
 80002d0:	2b17      	cmp	r3, #23
 80002d2:	dde1      	ble.n	8000298 <lightupLED+0xd4>
	}
}
 80002d4:	bf00      	nop
 80002d6:	371c      	adds	r7, #28
 80002d8:	46bd      	mov	sp, r7
 80002da:	bc80      	pop	{r7}
 80002dc:	4770      	bx	lr

080002de <lightupLED2>:
void lightupLED2(struct pixel *framebuffer)
{
 80002de:	b480      	push	{r7}
 80002e0:	b087      	sub	sp, #28
 80002e2:	af00      	add	r7, sp, #0
 80002e4:	6078      	str	r0, [r7, #4]
	for(int i=0;i<5;i++)
 80002e6:	2300      	movs	r3, #0
 80002e8:	617b      	str	r3, [r7, #20]
 80002ea:	e01a      	b.n	8000322 <lightupLED2+0x44>
	{
		framebuffer[i].r=0;
 80002ec:	697a      	ldr	r2, [r7, #20]
 80002ee:	4613      	mov	r3, r2
 80002f0:	005b      	lsls	r3, r3, #1
 80002f2:	4413      	add	r3, r2
 80002f4:	687a      	ldr	r2, [r7, #4]
 80002f6:	4413      	add	r3, r2
 80002f8:	2200      	movs	r2, #0
 80002fa:	705a      	strb	r2, [r3, #1]
		framebuffer[i].g=0;
 80002fc:	697a      	ldr	r2, [r7, #20]
 80002fe:	4613      	mov	r3, r2
 8000300:	005b      	lsls	r3, r3, #1
 8000302:	4413      	add	r3, r2
 8000304:	687a      	ldr	r2, [r7, #4]
 8000306:	4413      	add	r3, r2
 8000308:	2200      	movs	r2, #0
 800030a:	701a      	strb	r2, [r3, #0]
		framebuffer[i].b=255;
 800030c:	697a      	ldr	r2, [r7, #20]
 800030e:	4613      	mov	r3, r2
 8000310:	005b      	lsls	r3, r3, #1
 8000312:	4413      	add	r3, r2
 8000314:	687a      	ldr	r2, [r7, #4]
 8000316:	4413      	add	r3, r2
 8000318:	22ff      	movs	r2, #255	; 0xff
 800031a:	709a      	strb	r2, [r3, #2]
	for(int i=0;i<5;i++)
 800031c:	697b      	ldr	r3, [r7, #20]
 800031e:	3301      	adds	r3, #1
 8000320:	617b      	str	r3, [r7, #20]
 8000322:	697b      	ldr	r3, [r7, #20]
 8000324:	2b04      	cmp	r3, #4
 8000326:	dde1      	ble.n	80002ec <lightupLED2+0xe>
	}
	for(int i=5;i<12;i++)
 8000328:	2305      	movs	r3, #5
 800032a:	613b      	str	r3, [r7, #16]
 800032c:	e01a      	b.n	8000364 <lightupLED2+0x86>
	{
		framebuffer[i].r=0;
 800032e:	693a      	ldr	r2, [r7, #16]
 8000330:	4613      	mov	r3, r2
 8000332:	005b      	lsls	r3, r3, #1
 8000334:	4413      	add	r3, r2
 8000336:	687a      	ldr	r2, [r7, #4]
 8000338:	4413      	add	r3, r2
 800033a:	2200      	movs	r2, #0
 800033c:	705a      	strb	r2, [r3, #1]
		framebuffer[i].g=255;
 800033e:	693a      	ldr	r2, [r7, #16]
 8000340:	4613      	mov	r3, r2
 8000342:	005b      	lsls	r3, r3, #1
 8000344:	4413      	add	r3, r2
 8000346:	687a      	ldr	r2, [r7, #4]
 8000348:	4413      	add	r3, r2
 800034a:	22ff      	movs	r2, #255	; 0xff
 800034c:	701a      	strb	r2, [r3, #0]
		framebuffer[i].b=0;
 800034e:	693a      	ldr	r2, [r7, #16]
 8000350:	4613      	mov	r3, r2
 8000352:	005b      	lsls	r3, r3, #1
 8000354:	4413      	add	r3, r2
 8000356:	687a      	ldr	r2, [r7, #4]
 8000358:	4413      	add	r3, r2
 800035a:	2200      	movs	r2, #0
 800035c:	709a      	strb	r2, [r3, #2]
	for(int i=5;i<12;i++)
 800035e:	693b      	ldr	r3, [r7, #16]
 8000360:	3301      	adds	r3, #1
 8000362:	613b      	str	r3, [r7, #16]
 8000364:	693b      	ldr	r3, [r7, #16]
 8000366:	2b0b      	cmp	r3, #11
 8000368:	dde1      	ble.n	800032e <lightupLED2+0x50>
	}
	for(int i=12;i<19;i++)
 800036a:	230c      	movs	r3, #12
 800036c:	60fb      	str	r3, [r7, #12]
 800036e:	e01a      	b.n	80003a6 <lightupLED2+0xc8>
	{
		framebuffer[i].r=255;
 8000370:	68fa      	ldr	r2, [r7, #12]
 8000372:	4613      	mov	r3, r2
 8000374:	005b      	lsls	r3, r3, #1
 8000376:	4413      	add	r3, r2
 8000378:	687a      	ldr	r2, [r7, #4]
 800037a:	4413      	add	r3, r2
 800037c:	22ff      	movs	r2, #255	; 0xff
 800037e:	705a      	strb	r2, [r3, #1]
		framebuffer[i].g=0;
 8000380:	68fa      	ldr	r2, [r7, #12]
 8000382:	4613      	mov	r3, r2
 8000384:	005b      	lsls	r3, r3, #1
 8000386:	4413      	add	r3, r2
 8000388:	687a      	ldr	r2, [r7, #4]
 800038a:	4413      	add	r3, r2
 800038c:	2200      	movs	r2, #0
 800038e:	701a      	strb	r2, [r3, #0]
		framebuffer[i].b=0;
 8000390:	68fa      	ldr	r2, [r7, #12]
 8000392:	4613      	mov	r3, r2
 8000394:	005b      	lsls	r3, r3, #1
 8000396:	4413      	add	r3, r2
 8000398:	687a      	ldr	r2, [r7, #4]
 800039a:	4413      	add	r3, r2
 800039c:	2200      	movs	r2, #0
 800039e:	709a      	strb	r2, [r3, #2]
	for(int i=12;i<19;i++)
 80003a0:	68fb      	ldr	r3, [r7, #12]
 80003a2:	3301      	adds	r3, #1
 80003a4:	60fb      	str	r3, [r7, #12]
 80003a6:	68fb      	ldr	r3, [r7, #12]
 80003a8:	2b12      	cmp	r3, #18
 80003aa:	dde1      	ble.n	8000370 <lightupLED2+0x92>
	}
}
 80003ac:	bf00      	nop
 80003ae:	371c      	adds	r7, #28
 80003b0:	46bd      	mov	sp, r7
 80003b2:	bc80      	pop	{r7}
 80003b4:	4770      	bx	lr
	...

080003b8 <ir_led_on>:
		    		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);

}

void ir_led_on()
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80003bc:	2201      	movs	r2, #1
 80003be:	2120      	movs	r1, #32
 80003c0:	4802      	ldr	r0, [pc, #8]	; (80003cc <ir_led_on+0x14>)
 80003c2:	f002 fd87 	bl	8002ed4 <HAL_GPIO_WritePin>
}
 80003c6:	bf00      	nop
 80003c8:	bd80      	pop	{r7, pc}
 80003ca:	bf00      	nop
 80003cc:	40010c00 	.word	0x40010c00

080003d0 <ir_led_off>:

void ir_led_off()
{
 80003d0:	b580      	push	{r7, lr}
 80003d2:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 80003d4:	2200      	movs	r2, #0
 80003d6:	2120      	movs	r1, #32
 80003d8:	4802      	ldr	r0, [pc, #8]	; (80003e4 <ir_led_off+0x14>)
 80003da:	f002 fd7b 	bl	8002ed4 <HAL_GPIO_WritePin>

}
 80003de:	bf00      	nop
 80003e0:	bd80      	pop	{r7, pc}
 80003e2:	bf00      	nop
 80003e4:	40010c00 	.word	0x40010c00

080003e8 <set_mux_fl>:

void set_mux_fl(value)
{
 80003e8:	b580      	push	{r7, lr}
 80003ea:	b082      	sub	sp, #8
 80003ec:	af00      	add	r7, sp, #0
 80003ee:	6078      	str	r0, [r7, #4]


HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, value & 0b0001);
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	b2db      	uxtb	r3, r3
 80003f4:	f003 0301 	and.w	r3, r3, #1
 80003f8:	b2db      	uxtb	r3, r3
 80003fa:	461a      	mov	r2, r3
 80003fc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000400:	4813      	ldr	r0, [pc, #76]	; (8000450 <set_mux_fl+0x68>)
 8000402:	f002 fd67 	bl	8002ed4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, value & 0b0010);
 8000406:	687b      	ldr	r3, [r7, #4]
 8000408:	b2db      	uxtb	r3, r3
 800040a:	f003 0302 	and.w	r3, r3, #2
 800040e:	b2db      	uxtb	r3, r3
 8000410:	461a      	mov	r2, r3
 8000412:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000416:	480e      	ldr	r0, [pc, #56]	; (8000450 <set_mux_fl+0x68>)
 8000418:	f002 fd5c 	bl	8002ed4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, value & 0b0100);
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	b2db      	uxtb	r3, r3
 8000420:	f003 0304 	and.w	r3, r3, #4
 8000424:	b2db      	uxtb	r3, r3
 8000426:	461a      	mov	r2, r3
 8000428:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800042c:	4808      	ldr	r0, [pc, #32]	; (8000450 <set_mux_fl+0x68>)
 800042e:	f002 fd51 	bl	8002ed4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, value & 0b1000);
 8000432:	687b      	ldr	r3, [r7, #4]
 8000434:	b2db      	uxtb	r3, r3
 8000436:	f003 0308 	and.w	r3, r3, #8
 800043a:	b2db      	uxtb	r3, r3
 800043c:	461a      	mov	r2, r3
 800043e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000442:	4803      	ldr	r0, [pc, #12]	; (8000450 <set_mux_fl+0x68>)
 8000444:	f002 fd46 	bl	8002ed4 <HAL_GPIO_WritePin>
}
 8000448:	bf00      	nop
 800044a:	3708      	adds	r7, #8
 800044c:	46bd      	mov	sp, r7
 800044e:	bd80      	pop	{r7, pc}
 8000450:	40010c00 	.word	0x40010c00

08000454 <set_mux_fr>:
void set_mux_fr(value)
{
 8000454:	b580      	push	{r7, lr}
 8000456:	b082      	sub	sp, #8
 8000458:	af00      	add	r7, sp, #0
 800045a:	6078      	str	r0, [r7, #4]
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, value & 0b0001);
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	b2db      	uxtb	r3, r3
 8000460:	f003 0301 	and.w	r3, r3, #1
 8000464:	b2db      	uxtb	r3, r3
 8000466:	461a      	mov	r2, r3
 8000468:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800046c:	4813      	ldr	r0, [pc, #76]	; (80004bc <set_mux_fr+0x68>)
 800046e:	f002 fd31 	bl	8002ed4 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, value & 0b0010);
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	b2db      	uxtb	r3, r3
 8000476:	f003 0302 	and.w	r3, r3, #2
 800047a:	b2db      	uxtb	r3, r3
 800047c:	461a      	mov	r2, r3
 800047e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000482:	480e      	ldr	r0, [pc, #56]	; (80004bc <set_mux_fr+0x68>)
 8000484:	f002 fd26 	bl	8002ed4 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, value & 0b0100);
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	b2db      	uxtb	r3, r3
 800048c:	f003 0304 	and.w	r3, r3, #4
 8000490:	b2db      	uxtb	r3, r3
 8000492:	461a      	mov	r2, r3
 8000494:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000498:	4809      	ldr	r0, [pc, #36]	; (80004c0 <set_mux_fr+0x6c>)
 800049a:	f002 fd1b 	bl	8002ed4 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, value & 0b1000);
 800049e:	687b      	ldr	r3, [r7, #4]
 80004a0:	b2db      	uxtb	r3, r3
 80004a2:	f003 0308 	and.w	r3, r3, #8
 80004a6:	b2db      	uxtb	r3, r3
 80004a8:	461a      	mov	r2, r3
 80004aa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80004ae:	4804      	ldr	r0, [pc, #16]	; (80004c0 <set_mux_fr+0x6c>)
 80004b0:	f002 fd10 	bl	8002ed4 <HAL_GPIO_WritePin>
}
 80004b4:	bf00      	nop
 80004b6:	3708      	adds	r7, #8
 80004b8:	46bd      	mov	sp, r7
 80004ba:	bd80      	pop	{r7, pc}
 80004bc:	40010c00 	.word	0x40010c00
 80004c0:	40010800 	.word	0x40010800

080004c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004c4:	b5b0      	push	{r4, r5, r7, lr}
 80004c6:	b098      	sub	sp, #96	; 0x60
 80004c8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004ca:	f001 fc13 	bl	8001cf4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004ce:	f000 f8d9 	bl	8000684 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004d2:	f000 fbe1 	bl	8000c98 <MX_GPIO_Init>
  MX_DMA_Init();
 80004d6:	f000 fba9 	bl	8000c2c <MX_DMA_Init>
  MX_USART1_UART_Init();
 80004da:	f000 fb7d 	bl	8000bd8 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80004de:	f000 f92d 	bl	800073c <MX_ADC1_Init>
  MX_TIM2_Init();
 80004e2:	f000 fa63 	bl	80009ac <MX_TIM2_Init>
  MX_TIM4_Init();
 80004e6:	f000 fadf 	bl	8000aa8 <MX_TIM4_Init>
  MX_TIM1_Init();
 80004ea:	f000 f9bf 	bl	800086c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  //start ADC conversations
  HAL_ADC_Start_DMA(&hadc1, adc_value, 7);
 80004ee:	2207      	movs	r2, #7
 80004f0:	4955      	ldr	r1, [pc, #340]	; (8000648 <main+0x184>)
 80004f2:	4856      	ldr	r0, [pc, #344]	; (800064c <main+0x188>)
 80004f4:	f001 fd2a 	bl	8001f4c <HAL_ADC_Start_DMA>
   *		TIM4->CCR1 = pwm_value;
   *		or
   *		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, pwm_value);
   *
   */
  HAL_TIM_Base_Start(&htim4);
 80004f8:	4855      	ldr	r0, [pc, #340]	; (8000650 <main+0x18c>)
 80004fa:	f003 fa55 	bl	80039a8 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim1);
 80004fe:	4855      	ldr	r0, [pc, #340]	; (8000654 <main+0x190>)
 8000500:	f003 fa52 	bl	80039a8 <HAL_TIM_Base_Start>

  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_1);
 8000504:	2100      	movs	r1, #0
 8000506:	4852      	ldr	r0, [pc, #328]	; (8000650 <main+0x18c>)
 8000508:	f003 fb42 	bl	8003b90 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_2);
 800050c:	2104      	movs	r1, #4
 800050e:	4850      	ldr	r0, [pc, #320]	; (8000650 <main+0x18c>)
 8000510:	f003 fb3e 	bl	8003b90 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_3);
 8000514:	2108      	movs	r1, #8
 8000516:	484e      	ldr	r0, [pc, #312]	; (8000650 <main+0x18c>)
 8000518:	f003 fb3a 	bl	8003b90 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_4);
 800051c:	210c      	movs	r1, #12
 800051e:	484c      	ldr	r0, [pc, #304]	; (8000650 <main+0x18c>)
 8000520:	f003 fb36 	bl	8003b90 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 8000524:	2100      	movs	r1, #0
 8000526:	484b      	ldr	r0, [pc, #300]	; (8000654 <main+0x190>)
 8000528:	f003 fb32 	bl	8003b90 <HAL_TIM_PWM_Start>


  	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, 10);
 800052c:	4b48      	ldr	r3, [pc, #288]	; (8000650 <main+0x18c>)
 800052e:	681b      	ldr	r3, [r3, #0]
 8000530:	220a      	movs	r2, #10
 8000532:	635a      	str	r2, [r3, #52]	; 0x34
  	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_2, 560);
 8000534:	4b46      	ldr	r3, [pc, #280]	; (8000650 <main+0x18c>)
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	f44f 720c 	mov.w	r2, #560	; 0x230
 800053c:	639a      	str	r2, [r3, #56]	; 0x38
  	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_3, 1080);
 800053e:	4b44      	ldr	r3, [pc, #272]	; (8000650 <main+0x18c>)
 8000540:	681b      	ldr	r3, [r3, #0]
 8000542:	f44f 6287 	mov.w	r2, #1080	; 0x438
 8000546:	63da      	str	r2, [r3, #60]	; 0x3c
  	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_4, 2000);
 8000548:	4b41      	ldr	r3, [pc, #260]	; (8000650 <main+0x18c>)
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000550:	641a      	str	r2, [r3, #64]	; 0x40
  	__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 1560);
 8000552:	4b40      	ldr	r3, [pc, #256]	; (8000654 <main+0x190>)
 8000554:	681b      	ldr	r3, [r3, #0]
 8000556:	f44f 62c3 	mov.w	r2, #1560	; 0x618
 800055a:	635a      	str	r2, [r3, #52]	; 0x34
  // = {'\0'};
  long X = 0;
 800055c:	2300      	movs	r3, #0
 800055e:	65fb      	str	r3, [r7, #92]	; 0x5c

  int temp;

  struct led_channel_info led_channels[WS2812_NUM_CHANNELS];

      int ch, animation_state = 0;
 8000560:	2300      	movs	r3, #0
 8000562:	65bb      	str	r3, [r7, #88]	; 0x58
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8000564:	b662      	cpsie	i

      __enable_irq();
      HAL_Delay(200);
 8000566:	20c8      	movs	r0, #200	; 0xc8
 8000568:	f001 fbf6 	bl	8001d58 <HAL_Delay>

      //INITIALIZE NEOPIXELS
      //channel 0
      led_channels[0].framebuffer = channel_framebuffers[0];
 800056c:	4b3a      	ldr	r3, [pc, #232]	; (8000658 <main+0x194>)
 800056e:	64bb      	str	r3, [r7, #72]	; 0x48
      led_channels[0].length = FRAMEBUFFER_SIZE * sizeof(struct pixel);
 8000570:	2348      	movs	r3, #72	; 0x48
 8000572:	64fb      	str	r3, [r7, #76]	; 0x4c

      //channel1
      led_channels[1].framebuffer = channel_framebuffers[1];
 8000574:	4b39      	ldr	r3, [pc, #228]	; (800065c <main+0x198>)
 8000576:	653b      	str	r3, [r7, #80]	; 0x50
      led_channels[1].length = FRAMEBUFFER2_SIZE * sizeof(struct pixel);
 8000578:	2339      	movs	r3, #57	; 0x39
 800057a:	657b      	str	r3, [r7, #84]	; 0x54

      HAL_Delay(200);
 800057c:	20c8      	movs	r0, #200	; 0xc8
 800057e:	f001 fbeb 	bl	8001d58 <HAL_Delay>
      ws2812_init();
 8000582:	f001 fb6b 	bl	8001c5c <ws2812_init>
      HAL_Delay(200);
 8000586:	20c8      	movs	r0, #200	; 0xc8
 8000588:	f001 fbe6 	bl	8001d58 <HAL_Delay>
      // SETUP LED COLORS
      lightupLED(channel_framebuffers[0]);
 800058c:	4832      	ldr	r0, [pc, #200]	; (8000658 <main+0x194>)
 800058e:	f7ff fe19 	bl	80001c4 <lightupLED>
      lightupLED2(channel_framebuffers[1]);
 8000592:	4832      	ldr	r0, [pc, #200]	; (800065c <main+0x198>)
 8000594:	f7ff fea3 	bl	80002de <lightupLED2>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000598:	b672      	cpsid	i

   	  __disable_irq();
   	  ws2812_refresh(led_channels, GPIOB);
 800059a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800059e:	4930      	ldr	r1, [pc, #192]	; (8000660 <main+0x19c>)
 80005a0:	4618      	mov	r0, r3
 80005a2:	f001 fa01 	bl	80019a8 <ws2812_refresh>
  __ASM volatile ("cpsie i" : : : "memory");
 80005a6:	b662      	cpsie	i
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* definition and creation of pidTimer */
  osTimerDef(pidTimer, pid_timer);
 80005a8:	4b2e      	ldr	r3, [pc, #184]	; (8000664 <main+0x1a0>)
 80005aa:	643b      	str	r3, [r7, #64]	; 0x40
 80005ac:	2300      	movs	r3, #0
 80005ae:	647b      	str	r3, [r7, #68]	; 0x44
  pidTimerHandle = osTimerCreate(osTimer(pidTimer), osTimerPeriodic, NULL);
 80005b0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80005b4:	2200      	movs	r2, #0
 80005b6:	2101      	movs	r1, #1
 80005b8:	4618      	mov	r0, r3
 80005ba:	f004 fe0d 	bl	80051d8 <osTimerCreate>
 80005be:	4602      	mov	r2, r0
 80005c0:	4b29      	ldr	r3, [pc, #164]	; (8000668 <main+0x1a4>)
 80005c2:	601a      	str	r2, [r3, #0]

  /* definition and creation of statusUpdate */
  osTimerDef(statusUpdate, status_update_timer);
 80005c4:	4b29      	ldr	r3, [pc, #164]	; (800066c <main+0x1a8>)
 80005c6:	63bb      	str	r3, [r7, #56]	; 0x38
 80005c8:	2300      	movs	r3, #0
 80005ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  statusUpdateHandle = osTimerCreate(osTimer(statusUpdate), osTimerPeriodic, NULL);
 80005cc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80005d0:	2200      	movs	r2, #0
 80005d2:	2101      	movs	r1, #1
 80005d4:	4618      	mov	r0, r3
 80005d6:	f004 fdff 	bl	80051d8 <osTimerCreate>
 80005da:	4602      	mov	r2, r0
 80005dc:	4b24      	ldr	r3, [pc, #144]	; (8000670 <main+0x1ac>)
 80005de:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */
  // PID timer runs at 100hz
  osTimerStart(pidTimerHandle, 10);
 80005e0:	4b21      	ldr	r3, [pc, #132]	; (8000668 <main+0x1a4>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	210a      	movs	r1, #10
 80005e6:	4618      	mov	r0, r3
 80005e8:	f004 fe2a 	bl	8005240 <osTimerStart>
  //status update timer runs at 100 hz
  osTimerStart(statusUpdateHandle, 10);
 80005ec:	4b20      	ldr	r3, [pc, #128]	; (8000670 <main+0x1ac>)
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	210a      	movs	r1, #10
 80005f2:	4618      	mov	r0, r3
 80005f4:	f004 fe24 	bl	8005240 <osTimerStart>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of adcreader */
  osThreadDef(adcreader, adc_reader_task, osPriorityNormal, 0, 128);
 80005f8:	4b1e      	ldr	r3, [pc, #120]	; (8000674 <main+0x1b0>)
 80005fa:	f107 041c 	add.w	r4, r7, #28
 80005fe:	461d      	mov	r5, r3
 8000600:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000602:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000604:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000608:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  adcreaderHandle = osThreadCreate(osThread(adcreader), NULL);
 800060c:	f107 031c 	add.w	r3, r7, #28
 8000610:	2100      	movs	r1, #0
 8000612:	4618      	mov	r0, r3
 8000614:	f004 fd7f 	bl	8005116 <osThreadCreate>
 8000618:	4602      	mov	r2, r0
 800061a:	4b17      	ldr	r3, [pc, #92]	; (8000678 <main+0x1b4>)
 800061c:	601a      	str	r2, [r3, #0]

  /* definition and creation of serialreader */
  osThreadDef(serialreader, serial_reader_task, osPriorityIdle, 0, 128);
 800061e:	4b17      	ldr	r3, [pc, #92]	; (800067c <main+0x1b8>)
 8000620:	463c      	mov	r4, r7
 8000622:	461d      	mov	r5, r3
 8000624:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000626:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000628:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800062c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  serialreaderHandle = osThreadCreate(osThread(serialreader), NULL);
 8000630:	463b      	mov	r3, r7
 8000632:	2100      	movs	r1, #0
 8000634:	4618      	mov	r0, r3
 8000636:	f004 fd6e 	bl	8005116 <osThreadCreate>
 800063a:	4602      	mov	r2, r0
 800063c:	4b10      	ldr	r3, [pc, #64]	; (8000680 <main+0x1bc>)
 800063e:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000640:	f004 fd62 	bl	8005108 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000644:	e7fe      	b.n	8000644 <main+0x180>
 8000646:	bf00      	nop
 8000648:	200016dc 	.word	0x200016dc
 800064c:	20001720 	.word	0x20001720
 8000650:	20001600 	.word	0x20001600
 8000654:	20001800 	.word	0x20001800
 8000658:	20001898 	.word	0x20001898
 800065c:	200018e0 	.word	0x200018e0
 8000660:	40010c00 	.word	0x40010c00
 8000664:	08000e79 	.word	0x08000e79
 8000668:	20001750 	.word	0x20001750
 800066c:	08000e8d 	.word	0x08000e8d
 8000670:	20001754 	.word	0x20001754
 8000674:	080082dc 	.word	0x080082dc
 8000678:	200016d8 	.word	0x200016d8
 800067c:	08008308 	.word	0x08008308
 8000680:	20001690 	.word	0x20001690

08000684 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b094      	sub	sp, #80	; 0x50
 8000688:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800068a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800068e:	2228      	movs	r2, #40	; 0x28
 8000690:	2100      	movs	r1, #0
 8000692:	4618      	mov	r0, r3
 8000694:	f007 f9ff 	bl	8007a96 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000698:	f107 0314 	add.w	r3, r7, #20
 800069c:	2200      	movs	r2, #0
 800069e:	601a      	str	r2, [r3, #0]
 80006a0:	605a      	str	r2, [r3, #4]
 80006a2:	609a      	str	r2, [r3, #8]
 80006a4:	60da      	str	r2, [r3, #12]
 80006a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006a8:	1d3b      	adds	r3, r7, #4
 80006aa:	2200      	movs	r2, #0
 80006ac:	601a      	str	r2, [r3, #0]
 80006ae:	605a      	str	r2, [r3, #4]
 80006b0:	609a      	str	r2, [r3, #8]
 80006b2:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006b4:	2301      	movs	r3, #1
 80006b6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006b8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80006bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80006be:	2300      	movs	r3, #0
 80006c0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006c2:	2301      	movs	r3, #1
 80006c4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006c6:	2302      	movs	r3, #2
 80006c8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006ca:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80006ce:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL7;
 80006d0:	f44f 13a0 	mov.w	r3, #1310720	; 0x140000
 80006d4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006d6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80006da:	4618      	mov	r0, r3
 80006dc:	f002 fc12 	bl	8002f04 <HAL_RCC_OscConfig>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d001      	beq.n	80006ea <SystemClock_Config+0x66>
  {
    Error_Handler();
 80006e6:	f000 fc73 	bl	8000fd0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ea:	230f      	movs	r3, #15
 80006ec:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ee:	2302      	movs	r3, #2
 80006f0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006f2:	2300      	movs	r3, #0
 80006f4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80006fa:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006fc:	2300      	movs	r3, #0
 80006fe:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000700:	f107 0314 	add.w	r3, r7, #20
 8000704:	2102      	movs	r1, #2
 8000706:	4618      	mov	r0, r3
 8000708:	f002 fe7c 	bl	8003404 <HAL_RCC_ClockConfig>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d001      	beq.n	8000716 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000712:	f000 fc5d 	bl	8000fd0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000716:	2302      	movs	r3, #2
 8000718:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 800071a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800071e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000720:	1d3b      	adds	r3, r7, #4
 8000722:	4618      	mov	r0, r3
 8000724:	f003 f83a 	bl	800379c <HAL_RCCEx_PeriphCLKConfig>
 8000728:	4603      	mov	r3, r0
 800072a:	2b00      	cmp	r3, #0
 800072c:	d001      	beq.n	8000732 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800072e:	f000 fc4f 	bl	8000fd0 <Error_Handler>
  }
}
 8000732:	bf00      	nop
 8000734:	3750      	adds	r7, #80	; 0x50
 8000736:	46bd      	mov	sp, r7
 8000738:	bd80      	pop	{r7, pc}
	...

0800073c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b084      	sub	sp, #16
 8000740:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000742:	1d3b      	adds	r3, r7, #4
 8000744:	2200      	movs	r2, #0
 8000746:	601a      	str	r2, [r3, #0]
 8000748:	605a      	str	r2, [r3, #4]
 800074a:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 800074c:	4b45      	ldr	r3, [pc, #276]	; (8000864 <MX_ADC1_Init+0x128>)
 800074e:	4a46      	ldr	r2, [pc, #280]	; (8000868 <MX_ADC1_Init+0x12c>)
 8000750:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000752:	4b44      	ldr	r3, [pc, #272]	; (8000864 <MX_ADC1_Init+0x128>)
 8000754:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000758:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800075a:	4b42      	ldr	r3, [pc, #264]	; (8000864 <MX_ADC1_Init+0x128>)
 800075c:	2201      	movs	r2, #1
 800075e:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000760:	4b40      	ldr	r3, [pc, #256]	; (8000864 <MX_ADC1_Init+0x128>)
 8000762:	2200      	movs	r2, #0
 8000764:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000766:	4b3f      	ldr	r3, [pc, #252]	; (8000864 <MX_ADC1_Init+0x128>)
 8000768:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800076c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800076e:	4b3d      	ldr	r3, [pc, #244]	; (8000864 <MX_ADC1_Init+0x128>)
 8000770:	2200      	movs	r2, #0
 8000772:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 7;
 8000774:	4b3b      	ldr	r3, [pc, #236]	; (8000864 <MX_ADC1_Init+0x128>)
 8000776:	2207      	movs	r2, #7
 8000778:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800077a:	483a      	ldr	r0, [pc, #232]	; (8000864 <MX_ADC1_Init+0x128>)
 800077c:	f001 fb0e 	bl	8001d9c <HAL_ADC_Init>
 8000780:	4603      	mov	r3, r0
 8000782:	2b00      	cmp	r3, #0
 8000784:	d001      	beq.n	800078a <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8000786:	f000 fc23 	bl	8000fd0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800078a:	2300      	movs	r3, #0
 800078c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800078e:	2301      	movs	r3, #1
 8000790:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_41CYCLES_5;
 8000792:	2304      	movs	r3, #4
 8000794:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000796:	1d3b      	adds	r3, r7, #4
 8000798:	4619      	mov	r1, r3
 800079a:	4832      	ldr	r0, [pc, #200]	; (8000864 <MX_ADC1_Init+0x128>)
 800079c:	f001 fcd0 	bl	8002140 <HAL_ADC_ConfigChannel>
 80007a0:	4603      	mov	r3, r0
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d001      	beq.n	80007aa <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80007a6:	f000 fc13 	bl	8000fd0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80007aa:	2301      	movs	r3, #1
 80007ac:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80007ae:	2302      	movs	r3, #2
 80007b0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007b2:	1d3b      	adds	r3, r7, #4
 80007b4:	4619      	mov	r1, r3
 80007b6:	482b      	ldr	r0, [pc, #172]	; (8000864 <MX_ADC1_Init+0x128>)
 80007b8:	f001 fcc2 	bl	8002140 <HAL_ADC_ConfigChannel>
 80007bc:	4603      	mov	r3, r0
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d001      	beq.n	80007c6 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 80007c2:	f000 fc05 	bl	8000fd0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80007c6:	2302      	movs	r3, #2
 80007c8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80007ca:	2303      	movs	r3, #3
 80007cc:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 80007ce:	2305      	movs	r3, #5
 80007d0:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007d2:	1d3b      	adds	r3, r7, #4
 80007d4:	4619      	mov	r1, r3
 80007d6:	4823      	ldr	r0, [pc, #140]	; (8000864 <MX_ADC1_Init+0x128>)
 80007d8:	f001 fcb2 	bl	8002140 <HAL_ADC_ConfigChannel>
 80007dc:	4603      	mov	r3, r0
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d001      	beq.n	80007e6 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 80007e2:	f000 fbf5 	bl	8000fd0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80007e6:	2303      	movs	r3, #3
 80007e8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80007ea:	2304      	movs	r3, #4
 80007ec:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_41CYCLES_5;
 80007ee:	2304      	movs	r3, #4
 80007f0:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007f2:	1d3b      	adds	r3, r7, #4
 80007f4:	4619      	mov	r1, r3
 80007f6:	481b      	ldr	r0, [pc, #108]	; (8000864 <MX_ADC1_Init+0x128>)
 80007f8:	f001 fca2 	bl	8002140 <HAL_ADC_ConfigChannel>
 80007fc:	4603      	mov	r3, r0
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d001      	beq.n	8000806 <MX_ADC1_Init+0xca>
  {
    Error_Handler();
 8000802:	f000 fbe5 	bl	8000fd0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000806:	2304      	movs	r3, #4
 8000808:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800080a:	2305      	movs	r3, #5
 800080c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800080e:	1d3b      	adds	r3, r7, #4
 8000810:	4619      	mov	r1, r3
 8000812:	4814      	ldr	r0, [pc, #80]	; (8000864 <MX_ADC1_Init+0x128>)
 8000814:	f001 fc94 	bl	8002140 <HAL_ADC_ConfigChannel>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d001      	beq.n	8000822 <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 800081e:	f000 fbd7 	bl	8000fd0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000822:	2307      	movs	r3, #7
 8000824:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8000826:	2306      	movs	r3, #6
 8000828:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800082a:	1d3b      	adds	r3, r7, #4
 800082c:	4619      	mov	r1, r3
 800082e:	480d      	ldr	r0, [pc, #52]	; (8000864 <MX_ADC1_Init+0x128>)
 8000830:	f001 fc86 	bl	8002140 <HAL_ADC_ConfigChannel>
 8000834:	4603      	mov	r3, r0
 8000836:	2b00      	cmp	r3, #0
 8000838:	d001      	beq.n	800083e <MX_ADC1_Init+0x102>
  {
    Error_Handler();
 800083a:	f000 fbc9 	bl	8000fd0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800083e:	2306      	movs	r3, #6
 8000840:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8000842:	2307      	movs	r3, #7
 8000844:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000846:	1d3b      	adds	r3, r7, #4
 8000848:	4619      	mov	r1, r3
 800084a:	4806      	ldr	r0, [pc, #24]	; (8000864 <MX_ADC1_Init+0x128>)
 800084c:	f001 fc78 	bl	8002140 <HAL_ADC_ConfigChannel>
 8000850:	4603      	mov	r3, r0
 8000852:	2b00      	cmp	r3, #0
 8000854:	d001      	beq.n	800085a <MX_ADC1_Init+0x11e>
  {
    Error_Handler();
 8000856:	f000 fbbb 	bl	8000fd0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800085a:	bf00      	nop
 800085c:	3710      	adds	r7, #16
 800085e:	46bd      	mov	sp, r7
 8000860:	bd80      	pop	{r7, pc}
 8000862:	bf00      	nop
 8000864:	20001720 	.word	0x20001720
 8000868:	40012400 	.word	0x40012400

0800086c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b096      	sub	sp, #88	; 0x58
 8000870:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000872:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000876:	2200      	movs	r2, #0
 8000878:	601a      	str	r2, [r3, #0]
 800087a:	605a      	str	r2, [r3, #4]
 800087c:	609a      	str	r2, [r3, #8]
 800087e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000880:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000884:	2200      	movs	r2, #0
 8000886:	601a      	str	r2, [r3, #0]
 8000888:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800088a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800088e:	2200      	movs	r2, #0
 8000890:	601a      	str	r2, [r3, #0]
 8000892:	605a      	str	r2, [r3, #4]
 8000894:	609a      	str	r2, [r3, #8]
 8000896:	60da      	str	r2, [r3, #12]
 8000898:	611a      	str	r2, [r3, #16]
 800089a:	615a      	str	r2, [r3, #20]
 800089c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800089e:	1d3b      	adds	r3, r7, #4
 80008a0:	2220      	movs	r2, #32
 80008a2:	2100      	movs	r1, #0
 80008a4:	4618      	mov	r0, r3
 80008a6:	f007 f8f6 	bl	8007a96 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80008aa:	4b3e      	ldr	r3, [pc, #248]	; (80009a4 <MX_TIM1_Init+0x138>)
 80008ac:	4a3e      	ldr	r2, [pc, #248]	; (80009a8 <MX_TIM1_Init+0x13c>)
 80008ae:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80008b0:	4b3c      	ldr	r3, [pc, #240]	; (80009a4 <MX_TIM1_Init+0x138>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008b6:	4b3b      	ldr	r3, [pc, #236]	; (80009a4 <MX_TIM1_Init+0x138>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2799;
 80008bc:	4b39      	ldr	r3, [pc, #228]	; (80009a4 <MX_TIM1_Init+0x138>)
 80008be:	f640 22ef 	movw	r2, #2799	; 0xaef
 80008c2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008c4:	4b37      	ldr	r3, [pc, #220]	; (80009a4 <MX_TIM1_Init+0x138>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80008ca:	4b36      	ldr	r3, [pc, #216]	; (80009a4 <MX_TIM1_Init+0x138>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008d0:	4b34      	ldr	r3, [pc, #208]	; (80009a4 <MX_TIM1_Init+0x138>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80008d6:	4833      	ldr	r0, [pc, #204]	; (80009a4 <MX_TIM1_Init+0x138>)
 80008d8:	f003 f816 	bl	8003908 <HAL_TIM_Base_Init>
 80008dc:	4603      	mov	r3, r0
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d001      	beq.n	80008e6 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80008e2:	f000 fb75 	bl	8000fd0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008ea:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80008ec:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80008f0:	4619      	mov	r1, r3
 80008f2:	482c      	ldr	r0, [pc, #176]	; (80009a4 <MX_TIM1_Init+0x138>)
 80008f4:	f003 fbb4 	bl	8004060 <HAL_TIM_ConfigClockSource>
 80008f8:	4603      	mov	r3, r0
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d001      	beq.n	8000902 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80008fe:	f000 fb67 	bl	8000fd0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000902:	4828      	ldr	r0, [pc, #160]	; (80009a4 <MX_TIM1_Init+0x138>)
 8000904:	f003 f8ec 	bl	8003ae0 <HAL_TIM_PWM_Init>
 8000908:	4603      	mov	r3, r0
 800090a:	2b00      	cmp	r3, #0
 800090c:	d001      	beq.n	8000912 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800090e:	f000 fb5f 	bl	8000fd0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000912:	2300      	movs	r3, #0
 8000914:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000916:	2300      	movs	r3, #0
 8000918:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800091a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800091e:	4619      	mov	r1, r3
 8000920:	4820      	ldr	r0, [pc, #128]	; (80009a4 <MX_TIM1_Init+0x138>)
 8000922:	f003 ff1d 	bl	8004760 <HAL_TIMEx_MasterConfigSynchronization>
 8000926:	4603      	mov	r3, r0
 8000928:	2b00      	cmp	r3, #0
 800092a:	d001      	beq.n	8000930 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 800092c:	f000 fb50 	bl	8000fd0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000930:	2360      	movs	r3, #96	; 0x60
 8000932:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8000934:	2300      	movs	r3, #0
 8000936:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000938:	2300      	movs	r3, #0
 800093a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800093c:	2300      	movs	r3, #0
 800093e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000940:	2300      	movs	r3, #0
 8000942:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000944:	2300      	movs	r3, #0
 8000946:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000948:	2300      	movs	r3, #0
 800094a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800094c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000950:	2200      	movs	r2, #0
 8000952:	4619      	mov	r1, r3
 8000954:	4813      	ldr	r0, [pc, #76]	; (80009a4 <MX_TIM1_Init+0x138>)
 8000956:	f003 fac5 	bl	8003ee4 <HAL_TIM_PWM_ConfigChannel>
 800095a:	4603      	mov	r3, r0
 800095c:	2b00      	cmp	r3, #0
 800095e:	d001      	beq.n	8000964 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8000960:	f000 fb36 	bl	8000fd0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000964:	2300      	movs	r3, #0
 8000966:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000968:	2300      	movs	r3, #0
 800096a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800096c:	2300      	movs	r3, #0
 800096e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000970:	2300      	movs	r3, #0
 8000972:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000974:	2300      	movs	r3, #0
 8000976:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000978:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800097c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800097e:	2300      	movs	r3, #0
 8000980:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000982:	1d3b      	adds	r3, r7, #4
 8000984:	4619      	mov	r1, r3
 8000986:	4807      	ldr	r0, [pc, #28]	; (80009a4 <MX_TIM1_Init+0x138>)
 8000988:	f003 ff48 	bl	800481c <HAL_TIMEx_ConfigBreakDeadTime>
 800098c:	4603      	mov	r3, r0
 800098e:	2b00      	cmp	r3, #0
 8000990:	d001      	beq.n	8000996 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8000992:	f000 fb1d 	bl	8000fd0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000996:	4803      	ldr	r0, [pc, #12]	; (80009a4 <MX_TIM1_Init+0x138>)
 8000998:	f000 fc92 	bl	80012c0 <HAL_TIM_MspPostInit>

}
 800099c:	bf00      	nop
 800099e:	3758      	adds	r7, #88	; 0x58
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bd80      	pop	{r7, pc}
 80009a4:	20001800 	.word	0x20001800
 80009a8:	40012c00 	.word	0x40012c00

080009ac <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b08e      	sub	sp, #56	; 0x38
 80009b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80009b2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80009b6:	2200      	movs	r2, #0
 80009b8:	601a      	str	r2, [r3, #0]
 80009ba:	605a      	str	r2, [r3, #4]
 80009bc:	609a      	str	r2, [r3, #8]
 80009be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009c0:	f107 0320 	add.w	r3, r7, #32
 80009c4:	2200      	movs	r2, #0
 80009c6:	601a      	str	r2, [r3, #0]
 80009c8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80009ca:	1d3b      	adds	r3, r7, #4
 80009cc:	2200      	movs	r2, #0
 80009ce:	601a      	str	r2, [r3, #0]
 80009d0:	605a      	str	r2, [r3, #4]
 80009d2:	609a      	str	r2, [r3, #8]
 80009d4:	60da      	str	r2, [r3, #12]
 80009d6:	611a      	str	r2, [r3, #16]
 80009d8:	615a      	str	r2, [r3, #20]
 80009da:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80009dc:	4b31      	ldr	r3, [pc, #196]	; (8000aa4 <MX_TIM2_Init+0xf8>)
 80009de:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80009e2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80009e4:	4b2f      	ldr	r3, [pc, #188]	; (8000aa4 <MX_TIM2_Init+0xf8>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009ea:	4b2e      	ldr	r3, [pc, #184]	; (8000aa4 <MX_TIM2_Init+0xf8>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80009f0:	4b2c      	ldr	r3, [pc, #176]	; (8000aa4 <MX_TIM2_Init+0xf8>)
 80009f2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80009f6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009f8:	4b2a      	ldr	r3, [pc, #168]	; (8000aa4 <MX_TIM2_Init+0xf8>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009fe:	4b29      	ldr	r3, [pc, #164]	; (8000aa4 <MX_TIM2_Init+0xf8>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000a04:	4827      	ldr	r0, [pc, #156]	; (8000aa4 <MX_TIM2_Init+0xf8>)
 8000a06:	f002 ff7f 	bl	8003908 <HAL_TIM_Base_Init>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d001      	beq.n	8000a14 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8000a10:	f000 fade 	bl	8000fd0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a18:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000a1a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000a1e:	4619      	mov	r1, r3
 8000a20:	4820      	ldr	r0, [pc, #128]	; (8000aa4 <MX_TIM2_Init+0xf8>)
 8000a22:	f003 fb1d 	bl	8004060 <HAL_TIM_ConfigClockSource>
 8000a26:	4603      	mov	r3, r0
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d001      	beq.n	8000a30 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8000a2c:	f000 fad0 	bl	8000fd0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000a30:	481c      	ldr	r0, [pc, #112]	; (8000aa4 <MX_TIM2_Init+0xf8>)
 8000a32:	f003 f855 	bl	8003ae0 <HAL_TIM_PWM_Init>
 8000a36:	4603      	mov	r3, r0
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d001      	beq.n	8000a40 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8000a3c:	f000 fac8 	bl	8000fd0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a40:	2300      	movs	r3, #0
 8000a42:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a44:	2300      	movs	r3, #0
 8000a46:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000a48:	f107 0320 	add.w	r3, r7, #32
 8000a4c:	4619      	mov	r1, r3
 8000a4e:	4815      	ldr	r0, [pc, #84]	; (8000aa4 <MX_TIM2_Init+0xf8>)
 8000a50:	f003 fe86 	bl	8004760 <HAL_TIMEx_MasterConfigSynchronization>
 8000a54:	4603      	mov	r3, r0
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d001      	beq.n	8000a5e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8000a5a:	f000 fab9 	bl	8000fd0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a5e:	2360      	movs	r3, #96	; 0x60
 8000a60:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000a62:	2300      	movs	r3, #0
 8000a64:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a66:	2300      	movs	r3, #0
 8000a68:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a6e:	1d3b      	adds	r3, r7, #4
 8000a70:	2200      	movs	r2, #0
 8000a72:	4619      	mov	r1, r3
 8000a74:	480b      	ldr	r0, [pc, #44]	; (8000aa4 <MX_TIM2_Init+0xf8>)
 8000a76:	f003 fa35 	bl	8003ee4 <HAL_TIM_PWM_ConfigChannel>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d001      	beq.n	8000a84 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8000a80:	f000 faa6 	bl	8000fd0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000a84:	1d3b      	adds	r3, r7, #4
 8000a86:	2204      	movs	r2, #4
 8000a88:	4619      	mov	r1, r3
 8000a8a:	4806      	ldr	r0, [pc, #24]	; (8000aa4 <MX_TIM2_Init+0xf8>)
 8000a8c:	f003 fa2a 	bl	8003ee4 <HAL_TIM_PWM_ConfigChannel>
 8000a90:	4603      	mov	r3, r0
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d001      	beq.n	8000a9a <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8000a96:	f000 fa9b 	bl	8000fd0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000a9a:	bf00      	nop
 8000a9c:	3738      	adds	r7, #56	; 0x38
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	20001850 	.word	0x20001850

08000aa8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b08e      	sub	sp, #56	; 0x38
 8000aac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000aae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	601a      	str	r2, [r3, #0]
 8000ab6:	605a      	str	r2, [r3, #4]
 8000ab8:	609a      	str	r2, [r3, #8]
 8000aba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000abc:	f107 0320 	add.w	r3, r7, #32
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	601a      	str	r2, [r3, #0]
 8000ac4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ac6:	1d3b      	adds	r3, r7, #4
 8000ac8:	2200      	movs	r2, #0
 8000aca:	601a      	str	r2, [r3, #0]
 8000acc:	605a      	str	r2, [r3, #4]
 8000ace:	609a      	str	r2, [r3, #8]
 8000ad0:	60da      	str	r2, [r3, #12]
 8000ad2:	611a      	str	r2, [r3, #16]
 8000ad4:	615a      	str	r2, [r3, #20]
 8000ad6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000ad8:	4b3d      	ldr	r3, [pc, #244]	; (8000bd0 <MX_TIM4_Init+0x128>)
 8000ada:	4a3e      	ldr	r2, [pc, #248]	; (8000bd4 <MX_TIM4_Init+0x12c>)
 8000adc:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000ade:	4b3c      	ldr	r3, [pc, #240]	; (8000bd0 <MX_TIM4_Init+0x128>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ae4:	4b3a      	ldr	r3, [pc, #232]	; (8000bd0 <MX_TIM4_Init+0x128>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 2799;
 8000aea:	4b39      	ldr	r3, [pc, #228]	; (8000bd0 <MX_TIM4_Init+0x128>)
 8000aec:	f640 22ef 	movw	r2, #2799	; 0xaef
 8000af0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000af2:	4b37      	ldr	r3, [pc, #220]	; (8000bd0 <MX_TIM4_Init+0x128>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000af8:	4b35      	ldr	r3, [pc, #212]	; (8000bd0 <MX_TIM4_Init+0x128>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000afe:	4834      	ldr	r0, [pc, #208]	; (8000bd0 <MX_TIM4_Init+0x128>)
 8000b00:	f002 ff02 	bl	8003908 <HAL_TIM_Base_Init>
 8000b04:	4603      	mov	r3, r0
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d001      	beq.n	8000b0e <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8000b0a:	f000 fa61 	bl	8000fd0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b0e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b12:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000b14:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000b18:	4619      	mov	r1, r3
 8000b1a:	482d      	ldr	r0, [pc, #180]	; (8000bd0 <MX_TIM4_Init+0x128>)
 8000b1c:	f003 faa0 	bl	8004060 <HAL_TIM_ConfigClockSource>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d001      	beq.n	8000b2a <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8000b26:	f000 fa53 	bl	8000fd0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000b2a:	4829      	ldr	r0, [pc, #164]	; (8000bd0 <MX_TIM4_Init+0x128>)
 8000b2c:	f002 ffd8 	bl	8003ae0 <HAL_TIM_PWM_Init>
 8000b30:	4603      	mov	r3, r0
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d001      	beq.n	8000b3a <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8000b36:	f000 fa4b 	bl	8000fd0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000b42:	f107 0320 	add.w	r3, r7, #32
 8000b46:	4619      	mov	r1, r3
 8000b48:	4821      	ldr	r0, [pc, #132]	; (8000bd0 <MX_TIM4_Init+0x128>)
 8000b4a:	f003 fe09 	bl	8004760 <HAL_TIMEx_MasterConfigSynchronization>
 8000b4e:	4603      	mov	r3, r0
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d001      	beq.n	8000b58 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8000b54:	f000 fa3c 	bl	8000fd0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b58:	2360      	movs	r3, #96	; 0x60
 8000b5a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b60:	2300      	movs	r3, #0
 8000b62:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b64:	2300      	movs	r3, #0
 8000b66:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000b68:	1d3b      	adds	r3, r7, #4
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	4619      	mov	r1, r3
 8000b6e:	4818      	ldr	r0, [pc, #96]	; (8000bd0 <MX_TIM4_Init+0x128>)
 8000b70:	f003 f9b8 	bl	8003ee4 <HAL_TIM_PWM_ConfigChannel>
 8000b74:	4603      	mov	r3, r0
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d001      	beq.n	8000b7e <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8000b7a:	f000 fa29 	bl	8000fd0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000b7e:	1d3b      	adds	r3, r7, #4
 8000b80:	2204      	movs	r2, #4
 8000b82:	4619      	mov	r1, r3
 8000b84:	4812      	ldr	r0, [pc, #72]	; (8000bd0 <MX_TIM4_Init+0x128>)
 8000b86:	f003 f9ad 	bl	8003ee4 <HAL_TIM_PWM_ConfigChannel>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d001      	beq.n	8000b94 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8000b90:	f000 fa1e 	bl	8000fd0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000b94:	1d3b      	adds	r3, r7, #4
 8000b96:	2208      	movs	r2, #8
 8000b98:	4619      	mov	r1, r3
 8000b9a:	480d      	ldr	r0, [pc, #52]	; (8000bd0 <MX_TIM4_Init+0x128>)
 8000b9c:	f003 f9a2 	bl	8003ee4 <HAL_TIM_PWM_ConfigChannel>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d001      	beq.n	8000baa <MX_TIM4_Init+0x102>
  {
    Error_Handler();
 8000ba6:	f000 fa13 	bl	8000fd0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000baa:	1d3b      	adds	r3, r7, #4
 8000bac:	220c      	movs	r2, #12
 8000bae:	4619      	mov	r1, r3
 8000bb0:	4807      	ldr	r0, [pc, #28]	; (8000bd0 <MX_TIM4_Init+0x128>)
 8000bb2:	f003 f997 	bl	8003ee4 <HAL_TIM_PWM_ConfigChannel>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d001      	beq.n	8000bc0 <MX_TIM4_Init+0x118>
  {
    Error_Handler();
 8000bbc:	f000 fa08 	bl	8000fd0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000bc0:	4803      	ldr	r0, [pc, #12]	; (8000bd0 <MX_TIM4_Init+0x128>)
 8000bc2:	f000 fb7d 	bl	80012c0 <HAL_TIM_MspPostInit>

}
 8000bc6:	bf00      	nop
 8000bc8:	3738      	adds	r7, #56	; 0x38
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	20001600 	.word	0x20001600
 8000bd4:	40000800 	.word	0x40000800

08000bd8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000bdc:	4b11      	ldr	r3, [pc, #68]	; (8000c24 <MX_USART1_UART_Init+0x4c>)
 8000bde:	4a12      	ldr	r2, [pc, #72]	; (8000c28 <MX_USART1_UART_Init+0x50>)
 8000be0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000be2:	4b10      	ldr	r3, [pc, #64]	; (8000c24 <MX_USART1_UART_Init+0x4c>)
 8000be4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000be8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000bea:	4b0e      	ldr	r3, [pc, #56]	; (8000c24 <MX_USART1_UART_Init+0x4c>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000bf0:	4b0c      	ldr	r3, [pc, #48]	; (8000c24 <MX_USART1_UART_Init+0x4c>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000bf6:	4b0b      	ldr	r3, [pc, #44]	; (8000c24 <MX_USART1_UART_Init+0x4c>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000bfc:	4b09      	ldr	r3, [pc, #36]	; (8000c24 <MX_USART1_UART_Init+0x4c>)
 8000bfe:	220c      	movs	r2, #12
 8000c00:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c02:	4b08      	ldr	r3, [pc, #32]	; (8000c24 <MX_USART1_UART_Init+0x4c>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c08:	4b06      	ldr	r3, [pc, #24]	; (8000c24 <MX_USART1_UART_Init+0x4c>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000c0e:	4805      	ldr	r0, [pc, #20]	; (8000c24 <MX_USART1_UART_Init+0x4c>)
 8000c10:	f003 fe67 	bl	80048e2 <HAL_UART_Init>
 8000c14:	4603      	mov	r3, r0
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d001      	beq.n	8000c1e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000c1a:	f000 f9d9 	bl	8000fd0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000c1e:	bf00      	nop
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	bf00      	nop
 8000c24:	20001758 	.word	0x20001758
 8000c28:	40013800 	.word	0x40013800

08000c2c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b082      	sub	sp, #8
 8000c30:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000c32:	4b18      	ldr	r3, [pc, #96]	; (8000c94 <MX_DMA_Init+0x68>)
 8000c34:	695b      	ldr	r3, [r3, #20]
 8000c36:	4a17      	ldr	r2, [pc, #92]	; (8000c94 <MX_DMA_Init+0x68>)
 8000c38:	f043 0301 	orr.w	r3, r3, #1
 8000c3c:	6153      	str	r3, [r2, #20]
 8000c3e:	4b15      	ldr	r3, [pc, #84]	; (8000c94 <MX_DMA_Init+0x68>)
 8000c40:	695b      	ldr	r3, [r3, #20]
 8000c42:	f003 0301 	and.w	r3, r3, #1
 8000c46:	607b      	str	r3, [r7, #4]
 8000c48:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	2105      	movs	r1, #5
 8000c4e:	200b      	movs	r0, #11
 8000c50:	f001 fd15 	bl	800267e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000c54:	200b      	movs	r0, #11
 8000c56:	f001 fd2e 	bl	80026b6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	2105      	movs	r1, #5
 8000c5e:	200c      	movs	r0, #12
 8000c60:	f001 fd0d 	bl	800267e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000c64:	200c      	movs	r0, #12
 8000c66:	f001 fd26 	bl	80026b6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	2105      	movs	r1, #5
 8000c6e:	200f      	movs	r0, #15
 8000c70:	f001 fd05 	bl	800267e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000c74:	200f      	movs	r0, #15
 8000c76:	f001 fd1e 	bl	80026b6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	2105      	movs	r1, #5
 8000c7e:	2011      	movs	r0, #17
 8000c80:	f001 fcfd 	bl	800267e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8000c84:	2011      	movs	r0, #17
 8000c86:	f001 fd16 	bl	80026b6 <HAL_NVIC_EnableIRQ>

}
 8000c8a:	bf00      	nop
 8000c8c:	3708      	adds	r7, #8
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	bf00      	nop
 8000c94:	40021000 	.word	0x40021000

08000c98 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b088      	sub	sp, #32
 8000c9c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c9e:	f107 0310 	add.w	r3, r7, #16
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	601a      	str	r2, [r3, #0]
 8000ca6:	605a      	str	r2, [r3, #4]
 8000ca8:	609a      	str	r2, [r3, #8]
 8000caa:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cac:	4b39      	ldr	r3, [pc, #228]	; (8000d94 <MX_GPIO_Init+0xfc>)
 8000cae:	699b      	ldr	r3, [r3, #24]
 8000cb0:	4a38      	ldr	r2, [pc, #224]	; (8000d94 <MX_GPIO_Init+0xfc>)
 8000cb2:	f043 0310 	orr.w	r3, r3, #16
 8000cb6:	6193      	str	r3, [r2, #24]
 8000cb8:	4b36      	ldr	r3, [pc, #216]	; (8000d94 <MX_GPIO_Init+0xfc>)
 8000cba:	699b      	ldr	r3, [r3, #24]
 8000cbc:	f003 0310 	and.w	r3, r3, #16
 8000cc0:	60fb      	str	r3, [r7, #12]
 8000cc2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cc4:	4b33      	ldr	r3, [pc, #204]	; (8000d94 <MX_GPIO_Init+0xfc>)
 8000cc6:	699b      	ldr	r3, [r3, #24]
 8000cc8:	4a32      	ldr	r2, [pc, #200]	; (8000d94 <MX_GPIO_Init+0xfc>)
 8000cca:	f043 0320 	orr.w	r3, r3, #32
 8000cce:	6193      	str	r3, [r2, #24]
 8000cd0:	4b30      	ldr	r3, [pc, #192]	; (8000d94 <MX_GPIO_Init+0xfc>)
 8000cd2:	699b      	ldr	r3, [r3, #24]
 8000cd4:	f003 0320 	and.w	r3, r3, #32
 8000cd8:	60bb      	str	r3, [r7, #8]
 8000cda:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cdc:	4b2d      	ldr	r3, [pc, #180]	; (8000d94 <MX_GPIO_Init+0xfc>)
 8000cde:	699b      	ldr	r3, [r3, #24]
 8000ce0:	4a2c      	ldr	r2, [pc, #176]	; (8000d94 <MX_GPIO_Init+0xfc>)
 8000ce2:	f043 0304 	orr.w	r3, r3, #4
 8000ce6:	6193      	str	r3, [r2, #24]
 8000ce8:	4b2a      	ldr	r3, [pc, #168]	; (8000d94 <MX_GPIO_Init+0xfc>)
 8000cea:	699b      	ldr	r3, [r3, #24]
 8000cec:	f003 0304 	and.w	r3, r3, #4
 8000cf0:	607b      	str	r3, [r7, #4]
 8000cf2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cf4:	4b27      	ldr	r3, [pc, #156]	; (8000d94 <MX_GPIO_Init+0xfc>)
 8000cf6:	699b      	ldr	r3, [r3, #24]
 8000cf8:	4a26      	ldr	r2, [pc, #152]	; (8000d94 <MX_GPIO_Init+0xfc>)
 8000cfa:	f043 0308 	orr.w	r3, r3, #8
 8000cfe:	6193      	str	r3, [r2, #24]
 8000d00:	4b24      	ldr	r3, [pc, #144]	; (8000d94 <MX_GPIO_Init+0xfc>)
 8000d02:	699b      	ldr	r3, [r3, #24]
 8000d04:	f003 0308 	and.w	r3, r3, #8
 8000d08:	603b      	str	r3, [r7, #0]
 8000d0a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d12:	4821      	ldr	r0, [pc, #132]	; (8000d98 <MX_GPIO_Init+0x100>)
 8000d14:	f002 f8de 	bl	8002ed4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 8000d18:	2200      	movs	r2, #0
 8000d1a:	f64f 413b 	movw	r1, #64571	; 0xfc3b
 8000d1e:	481f      	ldr	r0, [pc, #124]	; (8000d9c <MX_GPIO_Init+0x104>)
 8000d20:	f002 f8d8 	bl	8002ed4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 8000d24:	2200      	movs	r2, #0
 8000d26:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8000d2a:	481d      	ldr	r0, [pc, #116]	; (8000da0 <MX_GPIO_Init+0x108>)
 8000d2c:	f002 f8d2 	bl	8002ed4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000d30:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d34:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d36:	2301      	movs	r3, #1
 8000d38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d3e:	2302      	movs	r3, #2
 8000d40:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d42:	f107 0310 	add.w	r3, r7, #16
 8000d46:	4619      	mov	r1, r3
 8000d48:	4813      	ldr	r0, [pc, #76]	; (8000d98 <MX_GPIO_Init+0x100>)
 8000d4a:	f001 ff69 	bl	8002c20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB10 PB11
                           PB12 PB13 PB14 PB15
                           PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 8000d4e:	f64f 433b 	movw	r3, #64571	; 0xfc3b
 8000d52:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d54:	2301      	movs	r3, #1
 8000d56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d5c:	2302      	movs	r3, #2
 8000d5e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d60:	f107 0310 	add.w	r3, r7, #16
 8000d64:	4619      	mov	r1, r3
 8000d66:	480d      	ldr	r0, [pc, #52]	; (8000d9c <MX_GPIO_Init+0x104>)
 8000d68:	f001 ff5a 	bl	8002c20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000d6c:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000d70:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d72:	2301      	movs	r3, #1
 8000d74:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d76:	2300      	movs	r3, #0
 8000d78:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d7a:	2302      	movs	r3, #2
 8000d7c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d7e:	f107 0310 	add.w	r3, r7, #16
 8000d82:	4619      	mov	r1, r3
 8000d84:	4806      	ldr	r0, [pc, #24]	; (8000da0 <MX_GPIO_Init+0x108>)
 8000d86:	f001 ff4b 	bl	8002c20 <HAL_GPIO_Init>

}
 8000d8a:	bf00      	nop
 8000d8c:	3720      	adds	r7, #32
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	bf00      	nop
 8000d94:	40021000 	.word	0x40021000
 8000d98:	40011000 	.word	0x40011000
 8000d9c:	40010c00 	.word	0x40010c00
 8000da0:	40010800 	.word	0x40010800

08000da4 <adc_reader_task>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_adc_reader_task */
void adc_reader_task(void const * argument)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b084      	sub	sp, #16
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {


	  for(int i=0;i<num_irsensors;i++)
 8000dac:	2300      	movs	r3, #0
 8000dae:	60fb      	str	r3, [r7, #12]
 8000db0:	e040      	b.n	8000e34 <adc_reader_task+0x90>
	  	  {
	  		  // set IR off
	  		  ir_led_off();
 8000db2:	f7ff fb0d 	bl	80003d0 <ir_led_off>

	  		  // select mux channel
	  		  set_mux_fl(i);
 8000db6:	68f8      	ldr	r0, [r7, #12]
 8000db8:	f7ff fb16 	bl	80003e8 <set_mux_fl>
	  		  set_mux_fr(i);
 8000dbc:	68f8      	ldr	r0, [r7, #12]
 8000dbe:	f7ff fb49 	bl	8000454 <set_mux_fr>

	  		  //small delay
	  		  HAL_Delay(1);
 8000dc2:	2001      	movs	r0, #1
 8000dc4:	f000 ffc8 	bl	8001d58 <HAL_Delay>

	  		  // get initial readings
	  		  data_fl_noise = adc_value[0];
 8000dc8:	4b1d      	ldr	r3, [pc, #116]	; (8000e40 <adc_reader_task+0x9c>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	461a      	mov	r2, r3
 8000dce:	4b1d      	ldr	r3, [pc, #116]	; (8000e44 <adc_reader_task+0xa0>)
 8000dd0:	601a      	str	r2, [r3, #0]
	  		  data_fr_noise = adc_value[1];
 8000dd2:	4b1b      	ldr	r3, [pc, #108]	; (8000e40 <adc_reader_task+0x9c>)
 8000dd4:	685b      	ldr	r3, [r3, #4]
 8000dd6:	461a      	mov	r2, r3
 8000dd8:	4b1b      	ldr	r3, [pc, #108]	; (8000e48 <adc_reader_task+0xa4>)
 8000dda:	601a      	str	r2, [r3, #0]

	  		  // set IR on
	  		  ir_led_on();
 8000ddc:	f7ff faec 	bl	80003b8 <ir_led_on>
	  		  //small delay
	  		  HAL_Delay(1);
 8000de0:	2001      	movs	r0, #1
 8000de2:	f000 ffb9 	bl	8001d58 <HAL_Delay>

	  		  // get second readings
	  		  data_fl = adc_value[0];
 8000de6:	4b16      	ldr	r3, [pc, #88]	; (8000e40 <adc_reader_task+0x9c>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	461a      	mov	r2, r3
 8000dec:	4b17      	ldr	r3, [pc, #92]	; (8000e4c <adc_reader_task+0xa8>)
 8000dee:	601a      	str	r2, [r3, #0]
	  		  data_fr = adc_value[1];
 8000df0:	4b13      	ldr	r3, [pc, #76]	; (8000e40 <adc_reader_task+0x9c>)
 8000df2:	685b      	ldr	r3, [r3, #4]
 8000df4:	461a      	mov	r2, r3
 8000df6:	4b16      	ldr	r3, [pc, #88]	; (8000e50 <adc_reader_task+0xac>)
 8000df8:	601a      	str	r2, [r3, #0]

	  		  //calculate the real value and set it in ir_data array
	  		  data_fl_real = -1*(data_fl - data_fl_noise);
 8000dfa:	4b12      	ldr	r3, [pc, #72]	; (8000e44 <adc_reader_task+0xa0>)
 8000dfc:	681a      	ldr	r2, [r3, #0]
 8000dfe:	4b13      	ldr	r3, [pc, #76]	; (8000e4c <adc_reader_task+0xa8>)
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	1ad3      	subs	r3, r2, r3
 8000e04:	4a13      	ldr	r2, [pc, #76]	; (8000e54 <adc_reader_task+0xb0>)
 8000e06:	6013      	str	r3, [r2, #0]
	  		  data_fr_real = -1*(data_fr - data_fr_noise);
 8000e08:	4b0f      	ldr	r3, [pc, #60]	; (8000e48 <adc_reader_task+0xa4>)
 8000e0a:	681a      	ldr	r2, [r3, #0]
 8000e0c:	4b10      	ldr	r3, [pc, #64]	; (8000e50 <adc_reader_task+0xac>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	1ad3      	subs	r3, r2, r3
 8000e12:	4a11      	ldr	r2, [pc, #68]	; (8000e58 <adc_reader_task+0xb4>)
 8000e14:	6013      	str	r3, [r2, #0]

	  		  irdata_fl[i] = data_fl_real;
 8000e16:	4b0f      	ldr	r3, [pc, #60]	; (8000e54 <adc_reader_task+0xb0>)
 8000e18:	681a      	ldr	r2, [r3, #0]
 8000e1a:	4910      	ldr	r1, [pc, #64]	; (8000e5c <adc_reader_task+0xb8>)
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	  		  irdata_fr[i] = data_fr_real;
 8000e22:	4b0d      	ldr	r3, [pc, #52]	; (8000e58 <adc_reader_task+0xb4>)
 8000e24:	681a      	ldr	r2, [r3, #0]
 8000e26:	490e      	ldr	r1, [pc, #56]	; (8000e60 <adc_reader_task+0xbc>)
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	  for(int i=0;i<num_irsensors;i++)
 8000e2e:	68fb      	ldr	r3, [r7, #12]
 8000e30:	3301      	adds	r3, #1
 8000e32:	60fb      	str	r3, [r7, #12]
 8000e34:	4b0b      	ldr	r3, [pc, #44]	; (8000e64 <adc_reader_task+0xc0>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	68fa      	ldr	r2, [r7, #12]
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	dbb9      	blt.n	8000db2 <adc_reader_task+0xe>
 8000e3e:	e7b5      	b.n	8000dac <adc_reader_task+0x8>
 8000e40:	200016dc 	.word	0x200016dc
 8000e44:	2000184c 	.word	0x2000184c
 8000e48:	200017fc 	.word	0x200017fc
 8000e4c:	200015b4 	.word	0x200015b4
 8000e50:	2000168c 	.word	0x2000168c
 8000e54:	20001848 	.word	0x20001848
 8000e58:	200015fc 	.word	0x200015fc
 8000e5c:	200016f8 	.word	0x200016f8
 8000e60:	20001928 	.word	0x20001928
 8000e64:	20000000 	.word	0x20000000

08000e68 <serial_reader_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_serial_reader_task */
void serial_reader_task(void const * argument)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b082      	sub	sp, #8
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN serial_reader_task */
  /* Infinite loop */
  for(;;)
  {
	//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "Serial READ \n", 1), 10);
    osDelay(1);
 8000e70:	2001      	movs	r0, #1
 8000e72:	f004 f99c 	bl	80051ae <osDelay>
 8000e76:	e7fb      	b.n	8000e70 <serial_reader_task+0x8>

08000e78 <pid_timer>:
  /* USER CODE END serial_reader_task */
}

/* pid_timer function */
void pid_timer(void const * argument)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	b083      	sub	sp, #12
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
	//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "TIMER \n", 1), 10);
	//HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_12);
	//HAL_GPIO_WritePin(GPIOB, , value & 0b0001);

  /* USER CODE END pid_timer */
}
 8000e80:	bf00      	nop
 8000e82:	370c      	adds	r7, #12
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bc80      	pop	{r7}
 8000e88:	4770      	bx	lr
	...

08000e8c <status_update_timer>:

/* status_update_timer function */
void status_update_timer(void const * argument)
{
 8000e8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e8e:	b0ad      	sub	sp, #180	; 0xb4
 8000e90:	af18      	add	r7, sp, #96	; 0x60
 8000e92:	64f8      	str	r0, [r7, #76]	; 0x4c
	 */
	//HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
	//sprintf(MSG, "Data = %d \t %d  \t %d \t %d  \t%d  \t%d \t%d \t \r\n ",
	//		irdata_fr[0],irdata_fr[1], irdata_fr[2], irdata_fr[3], irdata_fr[4], irdata_fr[5], irdata_fr[6]);

	sprintf(MSG, "%d \t%d \t%d \t%d \t%d \t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t \r\n",
 8000e94:	4b3f      	ldr	r3, [pc, #252]	; (8000f94 <status_update_timer+0x108>)
 8000e96:	689b      	ldr	r3, [r3, #8]
 8000e98:	64bb      	str	r3, [r7, #72]	; 0x48
 8000e9a:	4b3e      	ldr	r3, [pc, #248]	; (8000f94 <status_update_timer+0x108>)
 8000e9c:	68d9      	ldr	r1, [r3, #12]
 8000e9e:	6479      	str	r1, [r7, #68]	; 0x44
 8000ea0:	4b3c      	ldr	r3, [pc, #240]	; (8000f94 <status_update_timer+0x108>)
 8000ea2:	6918      	ldr	r0, [r3, #16]
 8000ea4:	6438      	str	r0, [r7, #64]	; 0x40
 8000ea6:	4b3b      	ldr	r3, [pc, #236]	; (8000f94 <status_update_timer+0x108>)
 8000ea8:	695c      	ldr	r4, [r3, #20]
 8000eaa:	63fc      	str	r4, [r7, #60]	; 0x3c
 8000eac:	4b39      	ldr	r3, [pc, #228]	; (8000f94 <status_update_timer+0x108>)
 8000eae:	699d      	ldr	r5, [r3, #24]
 8000eb0:	63bd      	str	r5, [r7, #56]	; 0x38
 8000eb2:	4b39      	ldr	r3, [pc, #228]	; (8000f98 <status_update_timer+0x10c>)
 8000eb4:	681e      	ldr	r6, [r3, #0]
 8000eb6:	637e      	str	r6, [r7, #52]	; 0x34
 8000eb8:	4b37      	ldr	r3, [pc, #220]	; (8000f98 <status_update_timer+0x10c>)
 8000eba:	685a      	ldr	r2, [r3, #4]
 8000ebc:	633a      	str	r2, [r7, #48]	; 0x30
 8000ebe:	4b36      	ldr	r3, [pc, #216]	; (8000f98 <status_update_timer+0x10c>)
 8000ec0:	6899      	ldr	r1, [r3, #8]
 8000ec2:	62f9      	str	r1, [r7, #44]	; 0x2c
 8000ec4:	4b34      	ldr	r3, [pc, #208]	; (8000f98 <status_update_timer+0x10c>)
 8000ec6:	68db      	ldr	r3, [r3, #12]
 8000ec8:	62bb      	str	r3, [r7, #40]	; 0x28
 8000eca:	4b33      	ldr	r3, [pc, #204]	; (8000f98 <status_update_timer+0x10c>)
 8000ecc:	6918      	ldr	r0, [r3, #16]
 8000ece:	6278      	str	r0, [r7, #36]	; 0x24
 8000ed0:	4b31      	ldr	r3, [pc, #196]	; (8000f98 <status_update_timer+0x10c>)
 8000ed2:	695c      	ldr	r4, [r3, #20]
 8000ed4:	623c      	str	r4, [r7, #32]
 8000ed6:	4b30      	ldr	r3, [pc, #192]	; (8000f98 <status_update_timer+0x10c>)
 8000ed8:	699d      	ldr	r5, [r3, #24]
 8000eda:	61fd      	str	r5, [r7, #28]
 8000edc:	4b2e      	ldr	r3, [pc, #184]	; (8000f98 <status_update_timer+0x10c>)
 8000ede:	69de      	ldr	r6, [r3, #28]
 8000ee0:	61be      	str	r6, [r7, #24]
 8000ee2:	4b2d      	ldr	r3, [pc, #180]	; (8000f98 <status_update_timer+0x10c>)
 8000ee4:	6a1a      	ldr	r2, [r3, #32]
 8000ee6:	617a      	str	r2, [r7, #20]
 8000ee8:	4b2b      	ldr	r3, [pc, #172]	; (8000f98 <status_update_timer+0x10c>)
 8000eea:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8000eec:	6139      	str	r1, [r7, #16]
 8000eee:	4b2b      	ldr	r3, [pc, #172]	; (8000f9c <status_update_timer+0x110>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	60fb      	str	r3, [r7, #12]
 8000ef4:	4b29      	ldr	r3, [pc, #164]	; (8000f9c <status_update_timer+0x110>)
 8000ef6:	6858      	ldr	r0, [r3, #4]
 8000ef8:	60b8      	str	r0, [r7, #8]
 8000efa:	4b28      	ldr	r3, [pc, #160]	; (8000f9c <status_update_timer+0x110>)
 8000efc:	689c      	ldr	r4, [r3, #8]
 8000efe:	607c      	str	r4, [r7, #4]
 8000f00:	4b26      	ldr	r3, [pc, #152]	; (8000f9c <status_update_timer+0x110>)
 8000f02:	68de      	ldr	r6, [r3, #12]
 8000f04:	4b25      	ldr	r3, [pc, #148]	; (8000f9c <status_update_timer+0x110>)
 8000f06:	691d      	ldr	r5, [r3, #16]
 8000f08:	4b24      	ldr	r3, [pc, #144]	; (8000f9c <status_update_timer+0x110>)
 8000f0a:	695c      	ldr	r4, [r3, #20]
 8000f0c:	4b23      	ldr	r3, [pc, #140]	; (8000f9c <status_update_timer+0x110>)
 8000f0e:	6998      	ldr	r0, [r3, #24]
 8000f10:	4b22      	ldr	r3, [pc, #136]	; (8000f9c <status_update_timer+0x110>)
 8000f12:	69d9      	ldr	r1, [r3, #28]
 8000f14:	4b21      	ldr	r3, [pc, #132]	; (8000f9c <status_update_timer+0x110>)
 8000f16:	6a1a      	ldr	r2, [r3, #32]
 8000f18:	4b20      	ldr	r3, [pc, #128]	; (8000f9c <status_update_timer+0x110>)
 8000f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f1c:	9316      	str	r3, [sp, #88]	; 0x58
 8000f1e:	9215      	str	r2, [sp, #84]	; 0x54
 8000f20:	9114      	str	r1, [sp, #80]	; 0x50
 8000f22:	9013      	str	r0, [sp, #76]	; 0x4c
 8000f24:	9412      	str	r4, [sp, #72]	; 0x48
 8000f26:	9511      	str	r5, [sp, #68]	; 0x44
 8000f28:	9610      	str	r6, [sp, #64]	; 0x40
 8000f2a:	687c      	ldr	r4, [r7, #4]
 8000f2c:	940f      	str	r4, [sp, #60]	; 0x3c
 8000f2e:	68b8      	ldr	r0, [r7, #8]
 8000f30:	900e      	str	r0, [sp, #56]	; 0x38
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	930d      	str	r3, [sp, #52]	; 0x34
 8000f36:	6939      	ldr	r1, [r7, #16]
 8000f38:	910c      	str	r1, [sp, #48]	; 0x30
 8000f3a:	697a      	ldr	r2, [r7, #20]
 8000f3c:	920b      	str	r2, [sp, #44]	; 0x2c
 8000f3e:	69be      	ldr	r6, [r7, #24]
 8000f40:	960a      	str	r6, [sp, #40]	; 0x28
 8000f42:	69fd      	ldr	r5, [r7, #28]
 8000f44:	9509      	str	r5, [sp, #36]	; 0x24
 8000f46:	6a3c      	ldr	r4, [r7, #32]
 8000f48:	9408      	str	r4, [sp, #32]
 8000f4a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000f4c:	9007      	str	r0, [sp, #28]
 8000f4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f50:	9306      	str	r3, [sp, #24]
 8000f52:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8000f54:	9105      	str	r1, [sp, #20]
 8000f56:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000f58:	9204      	str	r2, [sp, #16]
 8000f5a:	6b7e      	ldr	r6, [r7, #52]	; 0x34
 8000f5c:	9603      	str	r6, [sp, #12]
 8000f5e:	6bbd      	ldr	r5, [r7, #56]	; 0x38
 8000f60:	9502      	str	r5, [sp, #8]
 8000f62:	6bfc      	ldr	r4, [r7, #60]	; 0x3c
 8000f64:	9401      	str	r4, [sp, #4]
 8000f66:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8000f68:	9000      	str	r0, [sp, #0]
 8000f6a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000f6c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000f6e:	490c      	ldr	r1, [pc, #48]	; (8000fa0 <status_update_timer+0x114>)
 8000f70:	480c      	ldr	r0, [pc, #48]	; (8000fa4 <status_update_timer+0x118>)
 8000f72:	f006 fd99 	bl	8007aa8 <siprintf>
			adc_value[2], adc_value[3], adc_value[4], adc_value[5], adc_value[6],
				irdata_fr[0],irdata_fr[1], irdata_fr[2], irdata_fr[3], irdata_fr[4], irdata_fr[5], irdata_fr[6],irdata_fr[7],irdata_fr[8],irdata_fr[9],
				irdata_fl[0],irdata_fl[1], irdata_fl[2], irdata_fl[3], irdata_fl[4], irdata_fl[5], irdata_fl[6],irdata_fl[7],irdata_fl[8],irdata_fl[9]);
		  //sprintf(MSG, "Hello Dudes! COUNT = %d \r\n ",X);
		 HAL_UART_Transmit(&huart1, MSG, strlen(MSG), 600);
 8000f76:	480b      	ldr	r0, [pc, #44]	; (8000fa4 <status_update_timer+0x118>)
 8000f78:	f7ff f8ea 	bl	8000150 <strlen>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	b29a      	uxth	r2, r3
 8000f80:	f44f 7316 	mov.w	r3, #600	; 0x258
 8000f84:	4907      	ldr	r1, [pc, #28]	; (8000fa4 <status_update_timer+0x118>)
 8000f86:	4808      	ldr	r0, [pc, #32]	; (8000fa8 <status_update_timer+0x11c>)
 8000f88:	f003 fcf8 	bl	800497c <HAL_UART_Transmit>
  /* USER CODE END status_update_timer */
}
 8000f8c:	bf00      	nop
 8000f8e:	3754      	adds	r7, #84	; 0x54
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f94:	200016dc 	.word	0x200016dc
 8000f98:	20001928 	.word	0x20001928
 8000f9c:	200016f8 	.word	0x200016f8
 8000fa0:	08008324 	.word	0x08008324
 8000fa4:	20001950 	.word	0x20001950
 8000fa8:	20001758 	.word	0x20001758

08000fac <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3) {
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	4a04      	ldr	r2, [pc, #16]	; (8000fcc <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000fba:	4293      	cmp	r3, r2
 8000fbc:	d101      	bne.n	8000fc2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000fbe:	f000 feaf 	bl	8001d20 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000fc2:	bf00      	nop
 8000fc4:	3708      	adds	r7, #8
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	40000400 	.word	0x40000400

08000fd0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000fd4:	bf00      	nop
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bc80      	pop	{r7}
 8000fda:	4770      	bx	lr

08000fdc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b084      	sub	sp, #16
 8000fe0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000fe2:	4b18      	ldr	r3, [pc, #96]	; (8001044 <HAL_MspInit+0x68>)
 8000fe4:	699b      	ldr	r3, [r3, #24]
 8000fe6:	4a17      	ldr	r2, [pc, #92]	; (8001044 <HAL_MspInit+0x68>)
 8000fe8:	f043 0301 	orr.w	r3, r3, #1
 8000fec:	6193      	str	r3, [r2, #24]
 8000fee:	4b15      	ldr	r3, [pc, #84]	; (8001044 <HAL_MspInit+0x68>)
 8000ff0:	699b      	ldr	r3, [r3, #24]
 8000ff2:	f003 0301 	and.w	r3, r3, #1
 8000ff6:	60bb      	str	r3, [r7, #8]
 8000ff8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ffa:	4b12      	ldr	r3, [pc, #72]	; (8001044 <HAL_MspInit+0x68>)
 8000ffc:	69db      	ldr	r3, [r3, #28]
 8000ffe:	4a11      	ldr	r2, [pc, #68]	; (8001044 <HAL_MspInit+0x68>)
 8001000:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001004:	61d3      	str	r3, [r2, #28]
 8001006:	4b0f      	ldr	r3, [pc, #60]	; (8001044 <HAL_MspInit+0x68>)
 8001008:	69db      	ldr	r3, [r3, #28]
 800100a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800100e:	607b      	str	r3, [r7, #4]
 8001010:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001012:	2200      	movs	r2, #0
 8001014:	210f      	movs	r1, #15
 8001016:	f06f 0001 	mvn.w	r0, #1
 800101a:	f001 fb30 	bl	800267e <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800101e:	4b0a      	ldr	r3, [pc, #40]	; (8001048 <HAL_MspInit+0x6c>)
 8001020:	685b      	ldr	r3, [r3, #4]
 8001022:	60fb      	str	r3, [r7, #12]
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800102a:	60fb      	str	r3, [r7, #12]
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001032:	60fb      	str	r3, [r7, #12]
 8001034:	4a04      	ldr	r2, [pc, #16]	; (8001048 <HAL_MspInit+0x6c>)
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800103a:	bf00      	nop
 800103c:	3710      	adds	r7, #16
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	40021000 	.word	0x40021000
 8001048:	40010000 	.word	0x40010000

0800104c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b088      	sub	sp, #32
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001054:	f107 0310 	add.w	r3, r7, #16
 8001058:	2200      	movs	r2, #0
 800105a:	601a      	str	r2, [r3, #0]
 800105c:	605a      	str	r2, [r3, #4]
 800105e:	609a      	str	r2, [r3, #8]
 8001060:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	4a28      	ldr	r2, [pc, #160]	; (8001108 <HAL_ADC_MspInit+0xbc>)
 8001068:	4293      	cmp	r3, r2
 800106a:	d149      	bne.n	8001100 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800106c:	4b27      	ldr	r3, [pc, #156]	; (800110c <HAL_ADC_MspInit+0xc0>)
 800106e:	699b      	ldr	r3, [r3, #24]
 8001070:	4a26      	ldr	r2, [pc, #152]	; (800110c <HAL_ADC_MspInit+0xc0>)
 8001072:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001076:	6193      	str	r3, [r2, #24]
 8001078:	4b24      	ldr	r3, [pc, #144]	; (800110c <HAL_ADC_MspInit+0xc0>)
 800107a:	699b      	ldr	r3, [r3, #24]
 800107c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001080:	60fb      	str	r3, [r7, #12]
 8001082:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001084:	4b21      	ldr	r3, [pc, #132]	; (800110c <HAL_ADC_MspInit+0xc0>)
 8001086:	699b      	ldr	r3, [r3, #24]
 8001088:	4a20      	ldr	r2, [pc, #128]	; (800110c <HAL_ADC_MspInit+0xc0>)
 800108a:	f043 0304 	orr.w	r3, r3, #4
 800108e:	6193      	str	r3, [r2, #24]
 8001090:	4b1e      	ldr	r3, [pc, #120]	; (800110c <HAL_ADC_MspInit+0xc0>)
 8001092:	699b      	ldr	r3, [r3, #24]
 8001094:	f003 0304 	and.w	r3, r3, #4
 8001098:	60bb      	str	r3, [r7, #8]
 800109a:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800109c:	23ff      	movs	r3, #255	; 0xff
 800109e:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010a0:	2303      	movs	r3, #3
 80010a2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010a4:	f107 0310 	add.w	r3, r7, #16
 80010a8:	4619      	mov	r1, r3
 80010aa:	4819      	ldr	r0, [pc, #100]	; (8001110 <HAL_ADC_MspInit+0xc4>)
 80010ac:	f001 fdb8 	bl	8002c20 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80010b0:	4b18      	ldr	r3, [pc, #96]	; (8001114 <HAL_ADC_MspInit+0xc8>)
 80010b2:	4a19      	ldr	r2, [pc, #100]	; (8001118 <HAL_ADC_MspInit+0xcc>)
 80010b4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010b6:	4b17      	ldr	r3, [pc, #92]	; (8001114 <HAL_ADC_MspInit+0xc8>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80010bc:	4b15      	ldr	r3, [pc, #84]	; (8001114 <HAL_ADC_MspInit+0xc8>)
 80010be:	2200      	movs	r2, #0
 80010c0:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80010c2:	4b14      	ldr	r3, [pc, #80]	; (8001114 <HAL_ADC_MspInit+0xc8>)
 80010c4:	2280      	movs	r2, #128	; 0x80
 80010c6:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80010c8:	4b12      	ldr	r3, [pc, #72]	; (8001114 <HAL_ADC_MspInit+0xc8>)
 80010ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80010ce:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80010d0:	4b10      	ldr	r3, [pc, #64]	; (8001114 <HAL_ADC_MspInit+0xc8>)
 80010d2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80010d6:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80010d8:	4b0e      	ldr	r3, [pc, #56]	; (8001114 <HAL_ADC_MspInit+0xc8>)
 80010da:	2220      	movs	r2, #32
 80010dc:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80010de:	4b0d      	ldr	r3, [pc, #52]	; (8001114 <HAL_ADC_MspInit+0xc8>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80010e4:	480b      	ldr	r0, [pc, #44]	; (8001114 <HAL_ADC_MspInit+0xc8>)
 80010e6:	f001 faf5 	bl	80026d4 <HAL_DMA_Init>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d001      	beq.n	80010f4 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 80010f0:	f7ff ff6e 	bl	8000fd0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	4a07      	ldr	r2, [pc, #28]	; (8001114 <HAL_ADC_MspInit+0xc8>)
 80010f8:	621a      	str	r2, [r3, #32]
 80010fa:	4a06      	ldr	r2, [pc, #24]	; (8001114 <HAL_ADC_MspInit+0xc8>)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001100:	bf00      	nop
 8001102:	3720      	adds	r7, #32
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}
 8001108:	40012400 	.word	0x40012400
 800110c:	40021000 	.word	0x40021000
 8001110:	40010800 	.word	0x40010800
 8001114:	200017b8 	.word	0x200017b8
 8001118:	40020008 	.word	0x40020008

0800111c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b086      	sub	sp, #24
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	4a5c      	ldr	r2, [pc, #368]	; (800129c <HAL_TIM_Base_MspInit+0x180>)
 800112a:	4293      	cmp	r3, r2
 800112c:	d10c      	bne.n	8001148 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800112e:	4b5c      	ldr	r3, [pc, #368]	; (80012a0 <HAL_TIM_Base_MspInit+0x184>)
 8001130:	699b      	ldr	r3, [r3, #24]
 8001132:	4a5b      	ldr	r2, [pc, #364]	; (80012a0 <HAL_TIM_Base_MspInit+0x184>)
 8001134:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001138:	6193      	str	r3, [r2, #24]
 800113a:	4b59      	ldr	r3, [pc, #356]	; (80012a0 <HAL_TIM_Base_MspInit+0x184>)
 800113c:	699b      	ldr	r3, [r3, #24]
 800113e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001142:	617b      	str	r3, [r7, #20]
 8001144:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001146:	e0a4      	b.n	8001292 <HAL_TIM_Base_MspInit+0x176>
  else if(htim_base->Instance==TIM2)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001150:	f040 808e 	bne.w	8001270 <HAL_TIM_Base_MspInit+0x154>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001154:	4b52      	ldr	r3, [pc, #328]	; (80012a0 <HAL_TIM_Base_MspInit+0x184>)
 8001156:	69db      	ldr	r3, [r3, #28]
 8001158:	4a51      	ldr	r2, [pc, #324]	; (80012a0 <HAL_TIM_Base_MspInit+0x184>)
 800115a:	f043 0301 	orr.w	r3, r3, #1
 800115e:	61d3      	str	r3, [r2, #28]
 8001160:	4b4f      	ldr	r3, [pc, #316]	; (80012a0 <HAL_TIM_Base_MspInit+0x184>)
 8001162:	69db      	ldr	r3, [r3, #28]
 8001164:	f003 0301 	and.w	r3, r3, #1
 8001168:	613b      	str	r3, [r7, #16]
 800116a:	693b      	ldr	r3, [r7, #16]
    hdma_tim2_ch2_ch4.Instance = DMA1_Channel7;
 800116c:	4b4d      	ldr	r3, [pc, #308]	; (80012a4 <HAL_TIM_Base_MspInit+0x188>)
 800116e:	4a4e      	ldr	r2, [pc, #312]	; (80012a8 <HAL_TIM_Base_MspInit+0x18c>)
 8001170:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch2_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001172:	4b4c      	ldr	r3, [pc, #304]	; (80012a4 <HAL_TIM_Base_MspInit+0x188>)
 8001174:	2210      	movs	r2, #16
 8001176:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 8001178:	4b4a      	ldr	r3, [pc, #296]	; (80012a4 <HAL_TIM_Base_MspInit+0x188>)
 800117a:	2200      	movs	r2, #0
 800117c:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch2_ch4.Init.MemInc = DMA_MINC_DISABLE;
 800117e:	4b49      	ldr	r3, [pc, #292]	; (80012a4 <HAL_TIM_Base_MspInit+0x188>)
 8001180:	2200      	movs	r2, #0
 8001182:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001184:	4b47      	ldr	r3, [pc, #284]	; (80012a4 <HAL_TIM_Base_MspInit+0x188>)
 8001186:	f44f 7280 	mov.w	r2, #256	; 0x100
 800118a:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800118c:	4b45      	ldr	r3, [pc, #276]	; (80012a4 <HAL_TIM_Base_MspInit+0x188>)
 800118e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001192:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch2_ch4.Init.Mode = DMA_CIRCULAR;
 8001194:	4b43      	ldr	r3, [pc, #268]	; (80012a4 <HAL_TIM_Base_MspInit+0x188>)
 8001196:	2220      	movs	r2, #32
 8001198:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch2_ch4.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800119a:	4b42      	ldr	r3, [pc, #264]	; (80012a4 <HAL_TIM_Base_MspInit+0x188>)
 800119c:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80011a0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim2_ch2_ch4) != HAL_OK)
 80011a2:	4840      	ldr	r0, [pc, #256]	; (80012a4 <HAL_TIM_Base_MspInit+0x188>)
 80011a4:	f001 fa96 	bl	80026d4 <HAL_DMA_Init>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d001      	beq.n	80011b2 <HAL_TIM_Base_MspInit+0x96>
      Error_Handler();
 80011ae:	f7ff ff0f 	bl	8000fd0 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2_ch4);
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	4a3b      	ldr	r2, [pc, #236]	; (80012a4 <HAL_TIM_Base_MspInit+0x188>)
 80011b6:	629a      	str	r2, [r3, #40]	; 0x28
 80011b8:	4a3a      	ldr	r2, [pc, #232]	; (80012a4 <HAL_TIM_Base_MspInit+0x188>)
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	6253      	str	r3, [r2, #36]	; 0x24
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC4],hdma_tim2_ch2_ch4);
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	4a38      	ldr	r2, [pc, #224]	; (80012a4 <HAL_TIM_Base_MspInit+0x188>)
 80011c2:	631a      	str	r2, [r3, #48]	; 0x30
 80011c4:	4a37      	ldr	r2, [pc, #220]	; (80012a4 <HAL_TIM_Base_MspInit+0x188>)
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	6253      	str	r3, [r2, #36]	; 0x24
    hdma_tim2_ch1.Instance = DMA1_Channel5;
 80011ca:	4b38      	ldr	r3, [pc, #224]	; (80012ac <HAL_TIM_Base_MspInit+0x190>)
 80011cc:	4a38      	ldr	r2, [pc, #224]	; (80012b0 <HAL_TIM_Base_MspInit+0x194>)
 80011ce:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80011d0:	4b36      	ldr	r3, [pc, #216]	; (80012ac <HAL_TIM_Base_MspInit+0x190>)
 80011d2:	2210      	movs	r2, #16
 80011d4:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80011d6:	4b35      	ldr	r3, [pc, #212]	; (80012ac <HAL_TIM_Base_MspInit+0x190>)
 80011d8:	2200      	movs	r2, #0
 80011da:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_DISABLE;
 80011dc:	4b33      	ldr	r3, [pc, #204]	; (80012ac <HAL_TIM_Base_MspInit+0x190>)
 80011de:	2200      	movs	r2, #0
 80011e0:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80011e2:	4b32      	ldr	r3, [pc, #200]	; (80012ac <HAL_TIM_Base_MspInit+0x190>)
 80011e4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80011e8:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80011ea:	4b30      	ldr	r3, [pc, #192]	; (80012ac <HAL_TIM_Base_MspInit+0x190>)
 80011ec:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80011f0:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 80011f2:	4b2e      	ldr	r3, [pc, #184]	; (80012ac <HAL_TIM_Base_MspInit+0x190>)
 80011f4:	2220      	movs	r2, #32
 80011f6:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80011f8:	4b2c      	ldr	r3, [pc, #176]	; (80012ac <HAL_TIM_Base_MspInit+0x190>)
 80011fa:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80011fe:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8001200:	482a      	ldr	r0, [pc, #168]	; (80012ac <HAL_TIM_Base_MspInit+0x190>)
 8001202:	f001 fa67 	bl	80026d4 <HAL_DMA_Init>
 8001206:	4603      	mov	r3, r0
 8001208:	2b00      	cmp	r3, #0
 800120a:	d001      	beq.n	8001210 <HAL_TIM_Base_MspInit+0xf4>
      Error_Handler();
 800120c:	f7ff fee0 	bl	8000fd0 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	4a26      	ldr	r2, [pc, #152]	; (80012ac <HAL_TIM_Base_MspInit+0x190>)
 8001214:	625a      	str	r2, [r3, #36]	; 0x24
 8001216:	4a25      	ldr	r2, [pc, #148]	; (80012ac <HAL_TIM_Base_MspInit+0x190>)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	6253      	str	r3, [r2, #36]	; 0x24
    hdma_tim2_up.Instance = DMA1_Channel2;
 800121c:	4b25      	ldr	r3, [pc, #148]	; (80012b4 <HAL_TIM_Base_MspInit+0x198>)
 800121e:	4a26      	ldr	r2, [pc, #152]	; (80012b8 <HAL_TIM_Base_MspInit+0x19c>)
 8001220:	601a      	str	r2, [r3, #0]
    hdma_tim2_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001222:	4b24      	ldr	r3, [pc, #144]	; (80012b4 <HAL_TIM_Base_MspInit+0x198>)
 8001224:	2210      	movs	r2, #16
 8001226:	605a      	str	r2, [r3, #4]
    hdma_tim2_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8001228:	4b22      	ldr	r3, [pc, #136]	; (80012b4 <HAL_TIM_Base_MspInit+0x198>)
 800122a:	2200      	movs	r2, #0
 800122c:	609a      	str	r2, [r3, #8]
    hdma_tim2_up.Init.MemInc = DMA_MINC_DISABLE;
 800122e:	4b21      	ldr	r3, [pc, #132]	; (80012b4 <HAL_TIM_Base_MspInit+0x198>)
 8001230:	2200      	movs	r2, #0
 8001232:	60da      	str	r2, [r3, #12]
    hdma_tim2_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001234:	4b1f      	ldr	r3, [pc, #124]	; (80012b4 <HAL_TIM_Base_MspInit+0x198>)
 8001236:	f44f 7280 	mov.w	r2, #256	; 0x100
 800123a:	611a      	str	r2, [r3, #16]
    hdma_tim2_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800123c:	4b1d      	ldr	r3, [pc, #116]	; (80012b4 <HAL_TIM_Base_MspInit+0x198>)
 800123e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001242:	615a      	str	r2, [r3, #20]
    hdma_tim2_up.Init.Mode = DMA_CIRCULAR;
 8001244:	4b1b      	ldr	r3, [pc, #108]	; (80012b4 <HAL_TIM_Base_MspInit+0x198>)
 8001246:	2220      	movs	r2, #32
 8001248:	619a      	str	r2, [r3, #24]
    hdma_tim2_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800124a:	4b1a      	ldr	r3, [pc, #104]	; (80012b4 <HAL_TIM_Base_MspInit+0x198>)
 800124c:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8001250:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim2_up) != HAL_OK)
 8001252:	4818      	ldr	r0, [pc, #96]	; (80012b4 <HAL_TIM_Base_MspInit+0x198>)
 8001254:	f001 fa3e 	bl	80026d4 <HAL_DMA_Init>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d001      	beq.n	8001262 <HAL_TIM_Base_MspInit+0x146>
      Error_Handler();
 800125e:	f7ff feb7 	bl	8000fd0 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim2_up);
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	4a13      	ldr	r2, [pc, #76]	; (80012b4 <HAL_TIM_Base_MspInit+0x198>)
 8001266:	621a      	str	r2, [r3, #32]
 8001268:	4a12      	ldr	r2, [pc, #72]	; (80012b4 <HAL_TIM_Base_MspInit+0x198>)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	6253      	str	r3, [r2, #36]	; 0x24
}
 800126e:	e010      	b.n	8001292 <HAL_TIM_Base_MspInit+0x176>
  else if(htim_base->Instance==TIM4)
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	4a11      	ldr	r2, [pc, #68]	; (80012bc <HAL_TIM_Base_MspInit+0x1a0>)
 8001276:	4293      	cmp	r3, r2
 8001278:	d10b      	bne.n	8001292 <HAL_TIM_Base_MspInit+0x176>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800127a:	4b09      	ldr	r3, [pc, #36]	; (80012a0 <HAL_TIM_Base_MspInit+0x184>)
 800127c:	69db      	ldr	r3, [r3, #28]
 800127e:	4a08      	ldr	r2, [pc, #32]	; (80012a0 <HAL_TIM_Base_MspInit+0x184>)
 8001280:	f043 0304 	orr.w	r3, r3, #4
 8001284:	61d3      	str	r3, [r2, #28]
 8001286:	4b06      	ldr	r3, [pc, #24]	; (80012a0 <HAL_TIM_Base_MspInit+0x184>)
 8001288:	69db      	ldr	r3, [r3, #28]
 800128a:	f003 0304 	and.w	r3, r3, #4
 800128e:	60fb      	str	r3, [r7, #12]
 8001290:	68fb      	ldr	r3, [r7, #12]
}
 8001292:	bf00      	nop
 8001294:	3718      	adds	r7, #24
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	40012c00 	.word	0x40012c00
 80012a0:	40021000 	.word	0x40021000
 80012a4:	20001694 	.word	0x20001694
 80012a8:	40020080 	.word	0x40020080
 80012ac:	200015b8 	.word	0x200015b8
 80012b0:	40020058 	.word	0x40020058
 80012b4:	20001648 	.word	0x20001648
 80012b8:	4002001c 	.word	0x4002001c
 80012bc:	40000800 	.word	0x40000800

080012c0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b088      	sub	sp, #32
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012c8:	f107 0310 	add.w	r3, r7, #16
 80012cc:	2200      	movs	r2, #0
 80012ce:	601a      	str	r2, [r3, #0]
 80012d0:	605a      	str	r2, [r3, #4]
 80012d2:	609a      	str	r2, [r3, #8]
 80012d4:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4a1f      	ldr	r2, [pc, #124]	; (8001358 <HAL_TIM_MspPostInit+0x98>)
 80012dc:	4293      	cmp	r3, r2
 80012de:	d119      	bne.n	8001314 <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012e0:	4b1e      	ldr	r3, [pc, #120]	; (800135c <HAL_TIM_MspPostInit+0x9c>)
 80012e2:	699b      	ldr	r3, [r3, #24]
 80012e4:	4a1d      	ldr	r2, [pc, #116]	; (800135c <HAL_TIM_MspPostInit+0x9c>)
 80012e6:	f043 0304 	orr.w	r3, r3, #4
 80012ea:	6193      	str	r3, [r2, #24]
 80012ec:	4b1b      	ldr	r3, [pc, #108]	; (800135c <HAL_TIM_MspPostInit+0x9c>)
 80012ee:	699b      	ldr	r3, [r3, #24]
 80012f0:	f003 0304 	and.w	r3, r3, #4
 80012f4:	60fb      	str	r3, [r7, #12]
 80012f6:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80012f8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80012fc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012fe:	2302      	movs	r3, #2
 8001300:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001302:	2302      	movs	r3, #2
 8001304:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001306:	f107 0310 	add.w	r3, r7, #16
 800130a:	4619      	mov	r1, r3
 800130c:	4814      	ldr	r0, [pc, #80]	; (8001360 <HAL_TIM_MspPostInit+0xa0>)
 800130e:	f001 fc87 	bl	8002c20 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001312:	e01d      	b.n	8001350 <HAL_TIM_MspPostInit+0x90>
  else if(htim->Instance==TIM4)
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	4a12      	ldr	r2, [pc, #72]	; (8001364 <HAL_TIM_MspPostInit+0xa4>)
 800131a:	4293      	cmp	r3, r2
 800131c:	d118      	bne.n	8001350 <HAL_TIM_MspPostInit+0x90>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800131e:	4b0f      	ldr	r3, [pc, #60]	; (800135c <HAL_TIM_MspPostInit+0x9c>)
 8001320:	699b      	ldr	r3, [r3, #24]
 8001322:	4a0e      	ldr	r2, [pc, #56]	; (800135c <HAL_TIM_MspPostInit+0x9c>)
 8001324:	f043 0308 	orr.w	r3, r3, #8
 8001328:	6193      	str	r3, [r2, #24]
 800132a:	4b0c      	ldr	r3, [pc, #48]	; (800135c <HAL_TIM_MspPostInit+0x9c>)
 800132c:	699b      	ldr	r3, [r3, #24]
 800132e:	f003 0308 	and.w	r3, r3, #8
 8001332:	60bb      	str	r3, [r7, #8]
 8001334:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001336:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800133a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800133c:	2302      	movs	r3, #2
 800133e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001340:	2302      	movs	r3, #2
 8001342:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001344:	f107 0310 	add.w	r3, r7, #16
 8001348:	4619      	mov	r1, r3
 800134a:	4807      	ldr	r0, [pc, #28]	; (8001368 <HAL_TIM_MspPostInit+0xa8>)
 800134c:	f001 fc68 	bl	8002c20 <HAL_GPIO_Init>
}
 8001350:	bf00      	nop
 8001352:	3720      	adds	r7, #32
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}
 8001358:	40012c00 	.word	0x40012c00
 800135c:	40021000 	.word	0x40021000
 8001360:	40010800 	.word	0x40010800
 8001364:	40000800 	.word	0x40000800
 8001368:	40010c00 	.word	0x40010c00

0800136c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b088      	sub	sp, #32
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001374:	f107 0310 	add.w	r3, r7, #16
 8001378:	2200      	movs	r2, #0
 800137a:	601a      	str	r2, [r3, #0]
 800137c:	605a      	str	r2, [r3, #4]
 800137e:	609a      	str	r2, [r3, #8]
 8001380:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	4a20      	ldr	r2, [pc, #128]	; (8001408 <HAL_UART_MspInit+0x9c>)
 8001388:	4293      	cmp	r3, r2
 800138a:	d139      	bne.n	8001400 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800138c:	4b1f      	ldr	r3, [pc, #124]	; (800140c <HAL_UART_MspInit+0xa0>)
 800138e:	699b      	ldr	r3, [r3, #24]
 8001390:	4a1e      	ldr	r2, [pc, #120]	; (800140c <HAL_UART_MspInit+0xa0>)
 8001392:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001396:	6193      	str	r3, [r2, #24]
 8001398:	4b1c      	ldr	r3, [pc, #112]	; (800140c <HAL_UART_MspInit+0xa0>)
 800139a:	699b      	ldr	r3, [r3, #24]
 800139c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013a0:	60fb      	str	r3, [r7, #12]
 80013a2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013a4:	4b19      	ldr	r3, [pc, #100]	; (800140c <HAL_UART_MspInit+0xa0>)
 80013a6:	699b      	ldr	r3, [r3, #24]
 80013a8:	4a18      	ldr	r2, [pc, #96]	; (800140c <HAL_UART_MspInit+0xa0>)
 80013aa:	f043 0304 	orr.w	r3, r3, #4
 80013ae:	6193      	str	r3, [r2, #24]
 80013b0:	4b16      	ldr	r3, [pc, #88]	; (800140c <HAL_UART_MspInit+0xa0>)
 80013b2:	699b      	ldr	r3, [r3, #24]
 80013b4:	f003 0304 	and.w	r3, r3, #4
 80013b8:	60bb      	str	r3, [r7, #8]
 80013ba:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80013bc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80013c0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013c2:	2302      	movs	r3, #2
 80013c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013c6:	2303      	movs	r3, #3
 80013c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013ca:	f107 0310 	add.w	r3, r7, #16
 80013ce:	4619      	mov	r1, r3
 80013d0:	480f      	ldr	r0, [pc, #60]	; (8001410 <HAL_UART_MspInit+0xa4>)
 80013d2:	f001 fc25 	bl	8002c20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80013d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013da:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013dc:	2300      	movs	r3, #0
 80013de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e0:	2300      	movs	r3, #0
 80013e2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013e4:	f107 0310 	add.w	r3, r7, #16
 80013e8:	4619      	mov	r1, r3
 80013ea:	4809      	ldr	r0, [pc, #36]	; (8001410 <HAL_UART_MspInit+0xa4>)
 80013ec:	f001 fc18 	bl	8002c20 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80013f0:	2200      	movs	r2, #0
 80013f2:	2105      	movs	r1, #5
 80013f4:	2025      	movs	r0, #37	; 0x25
 80013f6:	f001 f942 	bl	800267e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80013fa:	2025      	movs	r0, #37	; 0x25
 80013fc:	f001 f95b 	bl	80026b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001400:	bf00      	nop
 8001402:	3720      	adds	r7, #32
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	40013800 	.word	0x40013800
 800140c:	40021000 	.word	0x40021000
 8001410:	40010800 	.word	0x40010800

08001414 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b08c      	sub	sp, #48	; 0x30
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800141c:	2300      	movs	r3, #0
 800141e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001420:	2300      	movs	r3, #0
 8001422:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM3 IRQ priority */
  HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority ,0);
 8001424:	2200      	movs	r2, #0
 8001426:	6879      	ldr	r1, [r7, #4]
 8001428:	201d      	movs	r0, #29
 800142a:	f001 f928 	bl	800267e <HAL_NVIC_SetPriority>

  /* Enable the TIM3 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800142e:	201d      	movs	r0, #29
 8001430:	f001 f941 	bl	80026b6 <HAL_NVIC_EnableIRQ>
  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8001434:	4b1f      	ldr	r3, [pc, #124]	; (80014b4 <HAL_InitTick+0xa0>)
 8001436:	69db      	ldr	r3, [r3, #28]
 8001438:	4a1e      	ldr	r2, [pc, #120]	; (80014b4 <HAL_InitTick+0xa0>)
 800143a:	f043 0302 	orr.w	r3, r3, #2
 800143e:	61d3      	str	r3, [r2, #28]
 8001440:	4b1c      	ldr	r3, [pc, #112]	; (80014b4 <HAL_InitTick+0xa0>)
 8001442:	69db      	ldr	r3, [r3, #28]
 8001444:	f003 0302 	and.w	r3, r3, #2
 8001448:	60fb      	str	r3, [r7, #12]
 800144a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800144c:	f107 0210 	add.w	r2, r7, #16
 8001450:	f107 0314 	add.w	r3, r7, #20
 8001454:	4611      	mov	r1, r2
 8001456:	4618      	mov	r0, r3
 8001458:	f002 f952 	bl	8003700 <HAL_RCC_GetClockConfig>

  /* Compute TIM3 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 800145c:	f002 f928 	bl	80036b0 <HAL_RCC_GetPCLK1Freq>
 8001460:	4603      	mov	r3, r0
 8001462:	005b      	lsls	r3, r3, #1
 8001464:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001466:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001468:	4a13      	ldr	r2, [pc, #76]	; (80014b8 <HAL_InitTick+0xa4>)
 800146a:	fba2 2303 	umull	r2, r3, r2, r3
 800146e:	0c9b      	lsrs	r3, r3, #18
 8001470:	3b01      	subs	r3, #1
 8001472:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8001474:	4b11      	ldr	r3, [pc, #68]	; (80014bc <HAL_InitTick+0xa8>)
 8001476:	4a12      	ldr	r2, [pc, #72]	; (80014c0 <HAL_InitTick+0xac>)
 8001478:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 800147a:	4b10      	ldr	r3, [pc, #64]	; (80014bc <HAL_InitTick+0xa8>)
 800147c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001480:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 8001482:	4a0e      	ldr	r2, [pc, #56]	; (80014bc <HAL_InitTick+0xa8>)
 8001484:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001486:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 8001488:	4b0c      	ldr	r3, [pc, #48]	; (80014bc <HAL_InitTick+0xa8>)
 800148a:	2200      	movs	r2, #0
 800148c:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800148e:	4b0b      	ldr	r3, [pc, #44]	; (80014bc <HAL_InitTick+0xa8>)
 8001490:	2200      	movs	r2, #0
 8001492:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim3) == HAL_OK)
 8001494:	4809      	ldr	r0, [pc, #36]	; (80014bc <HAL_InitTick+0xa8>)
 8001496:	f002 fa37 	bl	8003908 <HAL_TIM_Base_Init>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d104      	bne.n	80014aa <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim3);
 80014a0:	4806      	ldr	r0, [pc, #24]	; (80014bc <HAL_InitTick+0xa8>)
 80014a2:	f002 facb 	bl	8003a3c <HAL_TIM_Base_Start_IT>
 80014a6:	4603      	mov	r3, r0
 80014a8:	e000      	b.n	80014ac <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 80014aa:	2301      	movs	r3, #1
}
 80014ac:	4618      	mov	r0, r3
 80014ae:	3730      	adds	r7, #48	; 0x30
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}
 80014b4:	40021000 	.word	0x40021000
 80014b8:	431bde83 	.word	0x431bde83
 80014bc:	20001ba8 	.word	0x20001ba8
 80014c0:	40000400 	.word	0x40000400

080014c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014c4:	b480      	push	{r7}
 80014c6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80014c8:	bf00      	nop
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bc80      	pop	{r7}
 80014ce:	4770      	bx	lr

080014d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014d4:	e7fe      	b.n	80014d4 <HardFault_Handler+0x4>

080014d6 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014d6:	b480      	push	{r7}
 80014d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014da:	e7fe      	b.n	80014da <MemManage_Handler+0x4>

080014dc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014e0:	e7fe      	b.n	80014e0 <BusFault_Handler+0x4>

080014e2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014e2:	b480      	push	{r7}
 80014e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014e6:	e7fe      	b.n	80014e6 <UsageFault_Handler+0x4>

080014e8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014ec:	bf00      	nop
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bc80      	pop	{r7}
 80014f2:	4770      	bx	lr

080014f4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80014f8:	4802      	ldr	r0, [pc, #8]	; (8001504 <DMA1_Channel1_IRQHandler+0x10>)
 80014fa:	f001 fa5d 	bl	80029b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80014fe:	bf00      	nop
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	200017b8 	.word	0x200017b8

08001508 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_up);
 800150c:	4802      	ldr	r0, [pc, #8]	; (8001518 <DMA1_Channel2_IRQHandler+0x10>)
 800150e:	f001 fa53 	bl	80029b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001512:	bf00      	nop
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	20001648 	.word	0x20001648

0800151c <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8001520:	4802      	ldr	r0, [pc, #8]	; (800152c <DMA1_Channel5_IRQHandler+0x10>)
 8001522:	f001 fa49 	bl	80029b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001526:	bf00      	nop
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	200015b8 	.word	0x200015b8

08001530 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch2_ch4);
 8001534:	4802      	ldr	r0, [pc, #8]	; (8001540 <DMA1_Channel7_IRQHandler+0x10>)
 8001536:	f001 fa3f 	bl	80029b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 800153a:	bf00      	nop
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	20001694 	.word	0x20001694

08001544 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001548:	4802      	ldr	r0, [pc, #8]	; (8001554 <TIM3_IRQHandler+0x10>)
 800154a:	f002 fbc3 	bl	8003cd4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800154e:	bf00      	nop
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	20001ba8 	.word	0x20001ba8

08001558 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800155c:	4802      	ldr	r0, [pc, #8]	; (8001568 <USART1_IRQHandler+0x10>)
 800155e:	f003 fa9f 	bl	8004aa0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001562:	bf00      	nop
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	20001758 	.word	0x20001758

0800156c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b086      	sub	sp, #24
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001574:	4a14      	ldr	r2, [pc, #80]	; (80015c8 <_sbrk+0x5c>)
 8001576:	4b15      	ldr	r3, [pc, #84]	; (80015cc <_sbrk+0x60>)
 8001578:	1ad3      	subs	r3, r2, r3
 800157a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800157c:	697b      	ldr	r3, [r7, #20]
 800157e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001580:	4b13      	ldr	r3, [pc, #76]	; (80015d0 <_sbrk+0x64>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	2b00      	cmp	r3, #0
 8001586:	d102      	bne.n	800158e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001588:	4b11      	ldr	r3, [pc, #68]	; (80015d0 <_sbrk+0x64>)
 800158a:	4a12      	ldr	r2, [pc, #72]	; (80015d4 <_sbrk+0x68>)
 800158c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800158e:	4b10      	ldr	r3, [pc, #64]	; (80015d0 <_sbrk+0x64>)
 8001590:	681a      	ldr	r2, [r3, #0]
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	4413      	add	r3, r2
 8001596:	693a      	ldr	r2, [r7, #16]
 8001598:	429a      	cmp	r2, r3
 800159a:	d207      	bcs.n	80015ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800159c:	f006 fa46 	bl	8007a2c <__errno>
 80015a0:	4602      	mov	r2, r0
 80015a2:	230c      	movs	r3, #12
 80015a4:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80015a6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80015aa:	e009      	b.n	80015c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015ac:	4b08      	ldr	r3, [pc, #32]	; (80015d0 <_sbrk+0x64>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015b2:	4b07      	ldr	r3, [pc, #28]	; (80015d0 <_sbrk+0x64>)
 80015b4:	681a      	ldr	r2, [r3, #0]
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	4413      	add	r3, r2
 80015ba:	4a05      	ldr	r2, [pc, #20]	; (80015d0 <_sbrk+0x64>)
 80015bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015be:	68fb      	ldr	r3, [r7, #12]
}
 80015c0:	4618      	mov	r0, r3
 80015c2:	3718      	adds	r7, #24
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	20005000 	.word	0x20005000
 80015cc:	00000400 	.word	0x00000400
 80015d0:	2000073c 	.word	0x2000073c
 80015d4:	20001d50 	.word	0x20001d50

080015d8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80015d8:	b480      	push	{r7}
 80015da:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015dc:	bf00      	nop
 80015de:	46bd      	mov	sp, r7
 80015e0:	bc80      	pop	{r7}
 80015e2:	4770      	bx	lr

080015e4 <ws2812_timer2_init>:
    WS2812_CH14_GPIO,
    WS2812_CH15_GPIO
};

static void ws2812_timer2_init(void)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b08e      	sub	sp, #56	; 0x38
 80015e8:	af00      	add	r7, sp, #0
    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015ea:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015ee:	2200      	movs	r2, #0
 80015f0:	601a      	str	r2, [r3, #0]
 80015f2:	605a      	str	r2, [r3, #4]
 80015f4:	609a      	str	r2, [r3, #8]
 80015f6:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015f8:	f107 0320 	add.w	r3, r7, #32
 80015fc:	2200      	movs	r2, #0
 80015fe:	601a      	str	r2, [r3, #0]
 8001600:	605a      	str	r2, [r3, #4]
    TIM_OC_InitTypeDef sConfigOC = {0};
 8001602:	1d3b      	adds	r3, r7, #4
 8001604:	2200      	movs	r2, #0
 8001606:	601a      	str	r2, [r3, #0]
 8001608:	605a      	str	r2, [r3, #4]
 800160a:	609a      	str	r2, [r3, #8]
 800160c:	60da      	str	r2, [r3, #12]
 800160e:	611a      	str	r2, [r3, #16]
 8001610:	615a      	str	r2, [r3, #20]
 8001612:	619a      	str	r2, [r3, #24]

    htimer2.Instance = TIM2;
 8001614:	4b25      	ldr	r3, [pc, #148]	; (80016ac <ws2812_timer2_init+0xc8>)
 8001616:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800161a:	601a      	str	r2, [r3, #0]
    htimer2.Init.Prescaler = 0;
 800161c:	4b23      	ldr	r3, [pc, #140]	; (80016ac <ws2812_timer2_init+0xc8>)
 800161e:	2200      	movs	r2, #0
 8001620:	605a      	str	r2, [r3, #4]
    htimer2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001622:	4b22      	ldr	r3, [pc, #136]	; (80016ac <ws2812_timer2_init+0xc8>)
 8001624:	2200      	movs	r2, #0
 8001626:	609a      	str	r2, [r3, #8]
    htimer2.Init.Period = WS2812_TIMER_PERIOD;
 8001628:	4b20      	ldr	r3, [pc, #128]	; (80016ac <ws2812_timer2_init+0xc8>)
 800162a:	2246      	movs	r2, #70	; 0x46
 800162c:	60da      	str	r2, [r3, #12]

    htimer2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800162e:	4b1f      	ldr	r3, [pc, #124]	; (80016ac <ws2812_timer2_init+0xc8>)
 8001630:	2200      	movs	r2, #0
 8001632:	611a      	str	r2, [r3, #16]
    htimer2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001634:	4b1d      	ldr	r3, [pc, #116]	; (80016ac <ws2812_timer2_init+0xc8>)
 8001636:	2200      	movs	r2, #0
 8001638:	619a      	str	r2, [r3, #24]
    HAL_TIM_Base_Init(&htimer2);
 800163a:	481c      	ldr	r0, [pc, #112]	; (80016ac <ws2812_timer2_init+0xc8>)
 800163c:	f002 f964 	bl	8003908 <HAL_TIM_Base_Init>

    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001640:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001644:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_TIM_ConfigClockSource(&htimer2, &sClockSourceConfig);
 8001646:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800164a:	4619      	mov	r1, r3
 800164c:	4817      	ldr	r0, [pc, #92]	; (80016ac <ws2812_timer2_init+0xc8>)
 800164e:	f002 fd07 	bl	8004060 <HAL_TIM_ConfigClockSource>
    HAL_TIM_PWM_Init(&htimer2);
 8001652:	4816      	ldr	r0, [pc, #88]	; (80016ac <ws2812_timer2_init+0xc8>)
 8001654:	f002 fa44 	bl	8003ae0 <HAL_TIM_PWM_Init>
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001658:	2300      	movs	r3, #0
 800165a:	623b      	str	r3, [r7, #32]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800165c:	2300      	movs	r3, #0
 800165e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_TIMEx_MasterConfigSynchronization(&htimer2, &sMasterConfig);
 8001660:	f107 0320 	add.w	r3, r7, #32
 8001664:	4619      	mov	r1, r3
 8001666:	4811      	ldr	r0, [pc, #68]	; (80016ac <ws2812_timer2_init+0xc8>)
 8001668:	f003 f87a 	bl	8004760 <HAL_TIMEx_MasterConfigSynchronization>

    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800166c:	2360      	movs	r3, #96	; 0x60
 800166e:	607b      	str	r3, [r7, #4]

    sConfigOC.Pulse = WS2812_TIMER_PWM_CH1_TIME;
 8001670:	2316      	movs	r3, #22
 8001672:	60bb      	str	r3, [r7, #8]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001674:	2300      	movs	r3, #0
 8001676:	60fb      	str	r3, [r7, #12]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001678:	2300      	movs	r3, #0
 800167a:	617b      	str	r3, [r7, #20]
    HAL_TIM_PWM_ConfigChannel(&htimer2, &sConfigOC, TIM_CHANNEL_1);
 800167c:	1d3b      	adds	r3, r7, #4
 800167e:	2200      	movs	r2, #0
 8001680:	4619      	mov	r1, r3
 8001682:	480a      	ldr	r0, [pc, #40]	; (80016ac <ws2812_timer2_init+0xc8>)
 8001684:	f002 fc2e 	bl	8003ee4 <HAL_TIM_PWM_ConfigChannel>
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001688:	2360      	movs	r3, #96	; 0x60
 800168a:	607b      	str	r3, [r7, #4]

    sConfigOC.Pulse = WS2812_TIMER_PWM_CH2_TIME;
 800168c:	232c      	movs	r3, #44	; 0x2c
 800168e:	60bb      	str	r3, [r7, #8]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001690:	2300      	movs	r3, #0
 8001692:	60fb      	str	r3, [r7, #12]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001694:	2300      	movs	r3, #0
 8001696:	617b      	str	r3, [r7, #20]
    HAL_TIM_PWM_ConfigChannel(&htimer2, &sConfigOC, TIM_CHANNEL_2);
 8001698:	1d3b      	adds	r3, r7, #4
 800169a:	2204      	movs	r2, #4
 800169c:	4619      	mov	r1, r3
 800169e:	4803      	ldr	r0, [pc, #12]	; (80016ac <ws2812_timer2_init+0xc8>)
 80016a0:	f002 fc20 	bl	8003ee4 <HAL_TIM_PWM_ConfigChannel>
}
 80016a4:	bf00      	nop
 80016a6:	3738      	adds	r7, #56	; 0x38
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	20001cbc 	.word	0x20001cbc

080016b0 <ws2812_dma_start>:

static void ws2812_dma_start(GPIO_TypeDef *gpio_bank)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b084      	sub	sp, #16
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80016b8:	4b4c      	ldr	r3, [pc, #304]	; (80017ec <ws2812_dma_start+0x13c>)
 80016ba:	69db      	ldr	r3, [r3, #28]
 80016bc:	4a4b      	ldr	r2, [pc, #300]	; (80017ec <ws2812_dma_start+0x13c>)
 80016be:	f043 0301 	orr.w	r3, r3, #1
 80016c2:	61d3      	str	r3, [r2, #28]
 80016c4:	4b49      	ldr	r3, [pc, #292]	; (80017ec <ws2812_dma_start+0x13c>)
 80016c6:	69db      	ldr	r3, [r3, #28]
 80016c8:	f003 0301 	and.w	r3, r3, #1
 80016cc:	60fb      	str	r3, [r7, #12]
 80016ce:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 DMA Init */
    /* TIM2_UP Init */
    hdma_tim2_update.Instance = DMA1_Channel2;
 80016d0:	4b47      	ldr	r3, [pc, #284]	; (80017f0 <ws2812_dma_start+0x140>)
 80016d2:	4a48      	ldr	r2, [pc, #288]	; (80017f4 <ws2812_dma_start+0x144>)
 80016d4:	601a      	str	r2, [r3, #0]
    hdma_tim2_update.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80016d6:	4b46      	ldr	r3, [pc, #280]	; (80017f0 <ws2812_dma_start+0x140>)
 80016d8:	2210      	movs	r2, #16
 80016da:	605a      	str	r2, [r3, #4]
    hdma_tim2_update.Init.PeriphInc = DMA_PINC_DISABLE;
 80016dc:	4b44      	ldr	r3, [pc, #272]	; (80017f0 <ws2812_dma_start+0x140>)
 80016de:	2200      	movs	r2, #0
 80016e0:	609a      	str	r2, [r3, #8]
    hdma_tim2_update.Init.MemInc = DMA_MINC_DISABLE;
 80016e2:	4b43      	ldr	r3, [pc, #268]	; (80017f0 <ws2812_dma_start+0x140>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	60da      	str	r2, [r3, #12]
    hdma_tim2_update.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80016e8:	4b41      	ldr	r3, [pc, #260]	; (80017f0 <ws2812_dma_start+0x140>)
 80016ea:	f44f 7200 	mov.w	r2, #512	; 0x200
 80016ee:	611a      	str	r2, [r3, #16]
    hdma_tim2_update.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80016f0:	4b3f      	ldr	r3, [pc, #252]	; (80017f0 <ws2812_dma_start+0x140>)
 80016f2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80016f6:	615a      	str	r2, [r3, #20]
    hdma_tim2_update.Init.Mode = DMA_CIRCULAR;
 80016f8:	4b3d      	ldr	r3, [pc, #244]	; (80017f0 <ws2812_dma_start+0x140>)
 80016fa:	2220      	movs	r2, #32
 80016fc:	619a      	str	r2, [r3, #24]
    hdma_tim2_update.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80016fe:	4b3c      	ldr	r3, [pc, #240]	; (80017f0 <ws2812_dma_start+0x140>)
 8001700:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8001704:	61da      	str	r2, [r3, #28]

    /* TIM2_CH1 Init */
    hdma_tim2_pwm_ch1.Instance = DMA1_Channel5;
 8001706:	4b3c      	ldr	r3, [pc, #240]	; (80017f8 <ws2812_dma_start+0x148>)
 8001708:	4a3c      	ldr	r2, [pc, #240]	; (80017fc <ws2812_dma_start+0x14c>)
 800170a:	601a      	str	r2, [r3, #0]
    hdma_tim2_pwm_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800170c:	4b3a      	ldr	r3, [pc, #232]	; (80017f8 <ws2812_dma_start+0x148>)
 800170e:	2210      	movs	r2, #16
 8001710:	605a      	str	r2, [r3, #4]
    hdma_tim2_pwm_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001712:	4b39      	ldr	r3, [pc, #228]	; (80017f8 <ws2812_dma_start+0x148>)
 8001714:	2200      	movs	r2, #0
 8001716:	609a      	str	r2, [r3, #8]
    hdma_tim2_pwm_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001718:	4b37      	ldr	r3, [pc, #220]	; (80017f8 <ws2812_dma_start+0x148>)
 800171a:	2280      	movs	r2, #128	; 0x80
 800171c:	60da      	str	r2, [r3, #12]
    hdma_tim2_pwm_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800171e:	4b36      	ldr	r3, [pc, #216]	; (80017f8 <ws2812_dma_start+0x148>)
 8001720:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001724:	611a      	str	r2, [r3, #16]
    hdma_tim2_pwm_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001726:	4b34      	ldr	r3, [pc, #208]	; (80017f8 <ws2812_dma_start+0x148>)
 8001728:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800172c:	615a      	str	r2, [r3, #20]
    hdma_tim2_pwm_ch1.Init.Mode = DMA_CIRCULAR;
 800172e:	4b32      	ldr	r3, [pc, #200]	; (80017f8 <ws2812_dma_start+0x148>)
 8001730:	2220      	movs	r2, #32
 8001732:	619a      	str	r2, [r3, #24]
    hdma_tim2_pwm_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001734:	4b30      	ldr	r3, [pc, #192]	; (80017f8 <ws2812_dma_start+0x148>)
 8001736:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 800173a:	61da      	str	r2, [r3, #28]

    /* TIM2_CH2_CH4 Init */
    hdma_tim2_pwm_ch2.Instance = DMA1_Channel7;
 800173c:	4b30      	ldr	r3, [pc, #192]	; (8001800 <ws2812_dma_start+0x150>)
 800173e:	4a31      	ldr	r2, [pc, #196]	; (8001804 <ws2812_dma_start+0x154>)
 8001740:	601a      	str	r2, [r3, #0]
    hdma_tim2_pwm_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001742:	4b2f      	ldr	r3, [pc, #188]	; (8001800 <ws2812_dma_start+0x150>)
 8001744:	2210      	movs	r2, #16
 8001746:	605a      	str	r2, [r3, #4]
    hdma_tim2_pwm_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8001748:	4b2d      	ldr	r3, [pc, #180]	; (8001800 <ws2812_dma_start+0x150>)
 800174a:	2200      	movs	r2, #0
 800174c:	609a      	str	r2, [r3, #8]
    hdma_tim2_pwm_ch2.Init.MemInc = DMA_MINC_DISABLE;
 800174e:	4b2c      	ldr	r3, [pc, #176]	; (8001800 <ws2812_dma_start+0x150>)
 8001750:	2200      	movs	r2, #0
 8001752:	60da      	str	r2, [r3, #12]
    hdma_tim2_pwm_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001754:	4b2a      	ldr	r3, [pc, #168]	; (8001800 <ws2812_dma_start+0x150>)
 8001756:	f44f 7200 	mov.w	r2, #512	; 0x200
 800175a:	611a      	str	r2, [r3, #16]
    hdma_tim2_pwm_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800175c:	4b28      	ldr	r3, [pc, #160]	; (8001800 <ws2812_dma_start+0x150>)
 800175e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001762:	615a      	str	r2, [r3, #20]
    hdma_tim2_pwm_ch2.Init.Mode = DMA_CIRCULAR;
 8001764:	4b26      	ldr	r3, [pc, #152]	; (8001800 <ws2812_dma_start+0x150>)
 8001766:	2220      	movs	r2, #32
 8001768:	619a      	str	r2, [r3, #24]
    hdma_tim2_pwm_ch2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800176a:	4b25      	ldr	r3, [pc, #148]	; (8001800 <ws2812_dma_start+0x150>)
 800176c:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8001770:	61da      	str	r2, [r3, #28]

    /* I don't know why, but making all DMAs run as long as the buffer size makes things more
     * efficient. Is it the extra full/half-done flags? Only the 2nd DMA needs to run for a given
     * size ...
     */
    HAL_DMA_Init(&hdma_tim2_update);
 8001772:	481f      	ldr	r0, [pc, #124]	; (80017f0 <ws2812_dma_start+0x140>)
 8001774:	f000 ffae 	bl	80026d4 <HAL_DMA_Init>
    HAL_DMA_Init(&hdma_tim2_pwm_ch1);
 8001778:	481f      	ldr	r0, [pc, #124]	; (80017f8 <ws2812_dma_start+0x148>)
 800177a:	f000 ffab 	bl	80026d4 <HAL_DMA_Init>
    HAL_DMA_Init(&hdma_tim2_pwm_ch2);
 800177e:	4820      	ldr	r0, [pc, #128]	; (8001800 <ws2812_dma_start+0x150>)
 8001780:	f000 ffa8 	bl	80026d4 <HAL_DMA_Init>

    HAL_DMA_Start(&hdma_tim2_update, (uint32_t)&ws2812_gpio_set_bits, (uint32_t)&gpio_bank->BSRR, DMA_BUFFER_SIZE);
 8001784:	4920      	ldr	r1, [pc, #128]	; (8001808 <ws2812_dma_start+0x158>)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	3310      	adds	r3, #16
 800178a:	461a      	mov	r2, r3
 800178c:	2310      	movs	r3, #16
 800178e:	4818      	ldr	r0, [pc, #96]	; (80017f0 <ws2812_dma_start+0x140>)
 8001790:	f000 fffa 	bl	8002788 <HAL_DMA_Start>
	HAL_DMA_Start(&hdma_tim2_pwm_ch1, (uint32_t)dma_buffer, (uint32_t) &gpio_bank->BRR, DMA_BUFFER_SIZE);
 8001794:	491d      	ldr	r1, [pc, #116]	; (800180c <ws2812_dma_start+0x15c>)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	3314      	adds	r3, #20
 800179a:	461a      	mov	r2, r3
 800179c:	2310      	movs	r3, #16
 800179e:	4816      	ldr	r0, [pc, #88]	; (80017f8 <ws2812_dma_start+0x148>)
 80017a0:	f000 fff2 	bl	8002788 <HAL_DMA_Start>
    HAL_DMA_Start(&hdma_tim2_pwm_ch2, (uint32_t)&ws2812_gpio_set_bits, (uint32_t)&gpio_bank->BRR, DMA_BUFFER_SIZE);
 80017a4:	4918      	ldr	r1, [pc, #96]	; (8001808 <ws2812_dma_start+0x158>)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	3314      	adds	r3, #20
 80017aa:	461a      	mov	r2, r3
 80017ac:	2310      	movs	r3, #16
 80017ae:	4814      	ldr	r0, [pc, #80]	; (8001800 <ws2812_dma_start+0x150>)
 80017b0:	f000 ffea 	bl	8002788 <HAL_DMA_Start>

	__HAL_TIM_ENABLE_DMA(&htimer2, TIM_DMA_UPDATE);
 80017b4:	4b16      	ldr	r3, [pc, #88]	; (8001810 <ws2812_dma_start+0x160>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	68da      	ldr	r2, [r3, #12]
 80017ba:	4b15      	ldr	r3, [pc, #84]	; (8001810 <ws2812_dma_start+0x160>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80017c2:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(&htimer2, TIM_DMA_CC1);
 80017c4:	4b12      	ldr	r3, [pc, #72]	; (8001810 <ws2812_dma_start+0x160>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	68da      	ldr	r2, [r3, #12]
 80017ca:	4b11      	ldr	r3, [pc, #68]	; (8001810 <ws2812_dma_start+0x160>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80017d2:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(&htimer2, TIM_DMA_CC2);
 80017d4:	4b0e      	ldr	r3, [pc, #56]	; (8001810 <ws2812_dma_start+0x160>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	68da      	ldr	r2, [r3, #12]
 80017da:	4b0d      	ldr	r3, [pc, #52]	; (8001810 <ws2812_dma_start+0x160>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80017e2:	60da      	str	r2, [r3, #12]
}
 80017e4:	bf00      	nop
 80017e6:	3710      	adds	r7, #16
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	40021000 	.word	0x40021000
 80017f0:	20001c78 	.word	0x20001c78
 80017f4:	4002001c 	.word	0x4002001c
 80017f8:	20001c34 	.word	0x20001c34
 80017fc:	40020058 	.word	0x40020058
 8001800:	20001bf0 	.word	0x20001bf0
 8001804:	40020080 	.word	0x40020080
 8001808:	20000740 	.word	0x20000740
 800180c:	20000744 	.word	0x20000744
 8001810:	20001cbc 	.word	0x20001cbc

08001814 <get_channel_byte>:
        ch_val = get_channel_byte(channels + ch_num, pos);  \
        UNPACK_CHANNEL(gpio_num);                           \
    }

static inline uint8_t get_channel_byte(const struct led_channel_info *channel, int pos)
{
 8001814:	b480      	push	{r7}
 8001816:	b083      	sub	sp, #12
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
 800181c:	6039      	str	r1, [r7, #0]
    /* If all channels are the same length, we can skip the 'pos' range check, and speed up our
     * inner loop *substantially*
     */

    if (WS212_ALL_CHANNELS_SAME_LENGTH || (pos < channel->length))
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	685b      	ldr	r3, [r3, #4]
 8001822:	683a      	ldr	r2, [r7, #0]
 8001824:	429a      	cmp	r2, r3
 8001826:	da07      	bge.n	8001838 <get_channel_byte+0x24>
        return channel->framebuffer[pos] ^ 0xff;
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681a      	ldr	r2, [r3, #0]
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	4413      	add	r3, r2
 8001830:	781b      	ldrb	r3, [r3, #0]
 8001832:	43db      	mvns	r3, r3
 8001834:	b2db      	uxtb	r3, r3
 8001836:	e000      	b.n	800183a <get_channel_byte+0x26>

    return 0xff;
 8001838:	23ff      	movs	r3, #255	; 0xff
}
 800183a:	4618      	mov	r0, r3
 800183c:	370c      	adds	r7, #12
 800183e:	46bd      	mov	sp, r7
 8001840:	bc80      	pop	{r7}
 8001842:	4770      	bx	lr

08001844 <fill_dma_buffer>:

static void fill_dma_buffer(uint16_t *dest, int pos, const struct led_channel_info *channels)
{
 8001844:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001848:	b087      	sub	sp, #28
 800184a:	af00      	add	r7, sp, #0
 800184c:	60f8      	str	r0, [r7, #12]
 800184e:	60b9      	str	r1, [r7, #8]
 8001850:	607a      	str	r2, [r7, #4]
    register uint16_t cur0 = 0, cur1 = 0, cur2 = 0, cur3 = 0, cur4 = 0, cur5 = 0, cur6 = 0, cur7 = 0;
 8001852:	2300      	movs	r3, #0
 8001854:	603b      	str	r3, [r7, #0]
 8001856:	f04f 0b00 	mov.w	fp, #0
 800185a:	2600      	movs	r6, #0
 800185c:	2500      	movs	r5, #0
 800185e:	2400      	movs	r4, #0
 8001860:	f04f 0a00 	mov.w	sl, #0
 8001864:	f04f 0900 	mov.w	r9, #0
 8001868:	f04f 0800 	mov.w	r8, #0
     * all the error checks, we don't have the headroom (at least, on an STM32F103 at 72MHz).
     *
     * If you want it to be fast, don't expect it to always be pretty.
     */
    uint8_t ch_val;
    HANDLE_CHANNEL( 0, WS2812_CH0_GPIO);
 800186c:	68b9      	ldr	r1, [r7, #8]
 800186e:	6878      	ldr	r0, [r7, #4]
 8001870:	f7ff ffd0 	bl	8001814 <get_channel_byte>
 8001874:	4603      	mov	r3, r0
 8001876:	75fb      	strb	r3, [r7, #23]
 8001878:	7df8      	ldrb	r0, [r7, #23]
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	469e      	mov	lr, r3
 800187e:	46dc      	mov	ip, fp
 8001880:	4651      	mov	r1, sl
 8001882:	464a      	mov	r2, r9
 8001884:	4643      	mov	r3, r8
 8001886:	4680      	mov	r8, r0
 8001888:	f3c8 10c0 	ubfx	r0, r8, #7, #1
 800188c:	f360 0e00 	bfi	lr, r0, #0, #1
 8001890:	f3c8 1080 	ubfx	r0, r8, #6, #1
 8001894:	f360 0c00 	bfi	ip, r0, #0, #1
 8001898:	f3c8 1040 	ubfx	r0, r8, #5, #1
 800189c:	f360 0600 	bfi	r6, r0, #0, #1
 80018a0:	f3c8 1000 	ubfx	r0, r8, #4, #1
 80018a4:	f360 0500 	bfi	r5, r0, #0, #1
 80018a8:	f3c8 00c0 	ubfx	r0, r8, #3, #1
 80018ac:	f360 0400 	bfi	r4, r0, #0, #1
 80018b0:	f3c8 0080 	ubfx	r0, r8, #2, #1
 80018b4:	f360 0100 	bfi	r1, r0, #0, #1
 80018b8:	f3c8 0040 	ubfx	r0, r8, #1, #1
 80018bc:	f360 0200 	bfi	r2, r0, #0, #1
 80018c0:	f3c8 0000 	ubfx	r0, r8, #0, #1
 80018c4:	f360 0300 	bfi	r3, r0, #0, #1
 80018c8:	fa1f f08e 	uxth.w	r0, lr
 80018cc:	6038      	str	r0, [r7, #0]
 80018ce:	fa1f fb8c 	uxth.w	fp, ip
 80018d2:	b2b6      	uxth	r6, r6
 80018d4:	b2ad      	uxth	r5, r5
 80018d6:	b2a4      	uxth	r4, r4
 80018d8:	fa1f fa81 	uxth.w	sl, r1
 80018dc:	fa1f f982 	uxth.w	r9, r2
 80018e0:	fa1f f883 	uxth.w	r8, r3
    HANDLE_CHANNEL( 1, WS2812_CH1_GPIO);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	3308      	adds	r3, #8
 80018e8:	68b9      	ldr	r1, [r7, #8]
 80018ea:	4618      	mov	r0, r3
 80018ec:	f7ff ff92 	bl	8001814 <get_channel_byte>
 80018f0:	4603      	mov	r3, r0
 80018f2:	75fb      	strb	r3, [r7, #23]
 80018f4:	7dfb      	ldrb	r3, [r7, #23]
 80018f6:	4618      	mov	r0, r3
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	469e      	mov	lr, r3
 80018fc:	46dc      	mov	ip, fp
 80018fe:	4651      	mov	r1, sl
 8001900:	464a      	mov	r2, r9
 8001902:	4643      	mov	r3, r8
 8001904:	4680      	mov	r8, r0
 8001906:	f3c8 10c0 	ubfx	r0, r8, #7, #1
 800190a:	f360 0e41 	bfi	lr, r0, #1, #1
 800190e:	f3c8 1080 	ubfx	r0, r8, #6, #1
 8001912:	f360 0c41 	bfi	ip, r0, #1, #1
 8001916:	f3c8 1040 	ubfx	r0, r8, #5, #1
 800191a:	f360 0641 	bfi	r6, r0, #1, #1
 800191e:	f3c8 1000 	ubfx	r0, r8, #4, #1
 8001922:	f360 0541 	bfi	r5, r0, #1, #1
 8001926:	f3c8 00c0 	ubfx	r0, r8, #3, #1
 800192a:	f360 0441 	bfi	r4, r0, #1, #1
 800192e:	f3c8 0080 	ubfx	r0, r8, #2, #1
 8001932:	f360 0141 	bfi	r1, r0, #1, #1
 8001936:	f3c8 0040 	ubfx	r0, r8, #1, #1
 800193a:	f360 0241 	bfi	r2, r0, #1, #1
 800193e:	f3c8 0000 	ubfx	r0, r8, #0, #1
 8001942:	f360 0341 	bfi	r3, r0, #1, #1
 8001946:	fa1f f08e 	uxth.w	r0, lr
 800194a:	fa1f fb8c 	uxth.w	fp, ip
 800194e:	b2b6      	uxth	r6, r6
 8001950:	b2ad      	uxth	r5, r5
 8001952:	b2a4      	uxth	r4, r4
 8001954:	fa1f fa81 	uxth.w	sl, r1
 8001958:	fa1f f982 	uxth.w	r9, r2
 800195c:	fa1f f883 	uxth.w	r8, r3

    /*
     * Store the repacked bits in our DMA buffer, ready to be sent to the GPIO bit-reset register.
     * cur0-cur7 represents bits0 - bits7 of all our channels. Each bit within curX is one channel.
     */
    dest[0] = cur0;
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	4602      	mov	r2, r0
 8001964:	801a      	strh	r2, [r3, #0]
    dest[1] = cur1;
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	3302      	adds	r3, #2
 800196a:	465a      	mov	r2, fp
 800196c:	801a      	strh	r2, [r3, #0]
    dest[2] = cur2;
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	3304      	adds	r3, #4
 8001972:	4632      	mov	r2, r6
 8001974:	801a      	strh	r2, [r3, #0]
    dest[3] = cur3;
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	3306      	adds	r3, #6
 800197a:	462a      	mov	r2, r5
 800197c:	801a      	strh	r2, [r3, #0]
    dest[4] = cur4;
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	3308      	adds	r3, #8
 8001982:	4622      	mov	r2, r4
 8001984:	801a      	strh	r2, [r3, #0]
    dest[5] = cur5;
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	330a      	adds	r3, #10
 800198a:	4652      	mov	r2, sl
 800198c:	801a      	strh	r2, [r3, #0]
    dest[6] = cur6;
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	330c      	adds	r3, #12
 8001992:	464a      	mov	r2, r9
 8001994:	801a      	strh	r2, [r3, #0]
    dest[7] = cur7;
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	330e      	adds	r3, #14
 800199a:	4642      	mov	r2, r8
 800199c:	801a      	strh	r2, [r3, #0]
}
 800199e:	bf00      	nop
 80019a0:	371c      	adds	r7, #28
 80019a2:	46bd      	mov	sp, r7
 80019a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080019a8 <ws2812_refresh>:

void ws2812_refresh(const struct led_channel_info *channels, GPIO_TypeDef *gpio_bank)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b088      	sub	sp, #32
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
 80019b0:	6039      	str	r1, [r7, #0]
    int cycles = 0;
 80019b2:	2300      	movs	r3, #0
 80019b4:	61fb      	str	r3, [r7, #28]
    int i;
    int pos = 0;
 80019b6:	2300      	movs	r3, #0
 80019b8:	617b      	str	r3, [r7, #20]
    int max_length = 0;
 80019ba:	2300      	movs	r3, #0
 80019bc:	613b      	str	r3, [r7, #16]

    /* This is what gets DMAed to the GPIO BSR / BSRR at the start/end of each bit cycle.
     * We will dynamically build this shortly
     */
    ws2812_gpio_set_bits = 0;
 80019be:	4b80      	ldr	r3, [pc, #512]	; (8001bc0 <ws2812_refresh+0x218>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	801a      	strh	r2, [r3, #0]

    /* Pre-fill the DMA buffer, because we won't start filling things on-the-fly until the first
     * half has already been transferred.
     */
    for (i = 0; i < DMA_BUFFER_SIZE; i+= 8) {
 80019c4:	2300      	movs	r3, #0
 80019c6:	61bb      	str	r3, [r7, #24]
 80019c8:	e00e      	b.n	80019e8 <ws2812_refresh+0x40>
        fill_dma_buffer(dma_buffer + i, pos, channels);
 80019ca:	69bb      	ldr	r3, [r7, #24]
 80019cc:	005b      	lsls	r3, r3, #1
 80019ce:	4a7d      	ldr	r2, [pc, #500]	; (8001bc4 <ws2812_refresh+0x21c>)
 80019d0:	4413      	add	r3, r2
 80019d2:	687a      	ldr	r2, [r7, #4]
 80019d4:	6979      	ldr	r1, [r7, #20]
 80019d6:	4618      	mov	r0, r3
 80019d8:	f7ff ff34 	bl	8001844 <fill_dma_buffer>
        pos++;
 80019dc:	697b      	ldr	r3, [r7, #20]
 80019de:	3301      	adds	r3, #1
 80019e0:	617b      	str	r3, [r7, #20]
    for (i = 0; i < DMA_BUFFER_SIZE; i+= 8) {
 80019e2:	69bb      	ldr	r3, [r7, #24]
 80019e4:	3308      	adds	r3, #8
 80019e6:	61bb      	str	r3, [r7, #24]
 80019e8:	69bb      	ldr	r3, [r7, #24]
 80019ea:	2b0f      	cmp	r3, #15
 80019ec:	dded      	ble.n	80019ca <ws2812_refresh+0x22>

    /* Go through the channel list, figure out which channels are used, and set up the GPIO set/
     * reset bit masks. While we're at it, find the length of the longest framebuffer, in case
     * they're of unequal length. This determines how many total bits we will clock out.
     */
    for (i = 0; i < WS2812_NUM_CHANNELS; i++) {
 80019ee:	2300      	movs	r3, #0
 80019f0:	61bb      	str	r3, [r7, #24]
 80019f2:	e027      	b.n	8001a44 <ws2812_refresh+0x9c>
        if (channels[i].length > max_length)
 80019f4:	69bb      	ldr	r3, [r7, #24]
 80019f6:	00db      	lsls	r3, r3, #3
 80019f8:	687a      	ldr	r2, [r7, #4]
 80019fa:	4413      	add	r3, r2
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	693a      	ldr	r2, [r7, #16]
 8001a00:	429a      	cmp	r2, r3
 8001a02:	da05      	bge.n	8001a10 <ws2812_refresh+0x68>
            max_length = channels[i].length;
 8001a04:	69bb      	ldr	r3, [r7, #24]
 8001a06:	00db      	lsls	r3, r3, #3
 8001a08:	687a      	ldr	r2, [r7, #4]
 8001a0a:	4413      	add	r3, r2
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	613b      	str	r3, [r7, #16]

        if (channels[i].length != 0)
 8001a10:	69bb      	ldr	r3, [r7, #24]
 8001a12:	00db      	lsls	r3, r3, #3
 8001a14:	687a      	ldr	r2, [r7, #4]
 8001a16:	4413      	add	r3, r2
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d00f      	beq.n	8001a3e <ws2812_refresh+0x96>
            ws2812_gpio_set_bits |= (1 << ws2812_channel_gpio_map[i]);
 8001a1e:	4a6a      	ldr	r2, [pc, #424]	; (8001bc8 <ws2812_refresh+0x220>)
 8001a20:	69bb      	ldr	r3, [r7, #24]
 8001a22:	4413      	add	r3, r2
 8001a24:	781b      	ldrb	r3, [r3, #0]
 8001a26:	461a      	mov	r2, r3
 8001a28:	2301      	movs	r3, #1
 8001a2a:	4093      	lsls	r3, r2
 8001a2c:	b21a      	sxth	r2, r3
 8001a2e:	4b64      	ldr	r3, [pc, #400]	; (8001bc0 <ws2812_refresh+0x218>)
 8001a30:	881b      	ldrh	r3, [r3, #0]
 8001a32:	b21b      	sxth	r3, r3
 8001a34:	4313      	orrs	r3, r2
 8001a36:	b21b      	sxth	r3, r3
 8001a38:	b29a      	uxth	r2, r3
 8001a3a:	4b61      	ldr	r3, [pc, #388]	; (8001bc0 <ws2812_refresh+0x218>)
 8001a3c:	801a      	strh	r2, [r3, #0]
    for (i = 0; i < WS2812_NUM_CHANNELS; i++) {
 8001a3e:	69bb      	ldr	r3, [r7, #24]
 8001a40:	3301      	adds	r3, #1
 8001a42:	61bb      	str	r3, [r7, #24]
 8001a44:	69bb      	ldr	r3, [r7, #24]
 8001a46:	2b01      	cmp	r3, #1
 8001a48:	ddd4      	ble.n	80019f4 <ws2812_refresh+0x4c>
    }

    /* Give DMA time to finish out the current buffer, before turning it off, plus an extra blank pixel (24 bits) */
    max_length += DMA_BUFFER_SIZE / 8;
 8001a4a:	693b      	ldr	r3, [r7, #16]
 8001a4c:	3302      	adds	r3, #2
 8001a4e:	613b      	str	r3, [r7, #16]

    /* If per-channel range checks are enabled, add an extra "dummy" pixel to the end of our data stream.
     * This must only be done with range checks enabled, or we'll walk off the end of our framebuffers.
     */
#if !WS212_ALL_CHANNELS_SAME_LENGTH
    max_length += 3;
 8001a50:	693b      	ldr	r3, [r7, #16]
 8001a52:	3303      	adds	r3, #3
 8001a54:	613b      	str	r3, [r7, #16]
#endif

    /* We're going to use our standard timer to generate the RESET pulse, so for now just run the
     * timer without any DMA.
     */
	__HAL_TIM_DISABLE_DMA(&htimer2, TIM_DMA_UPDATE);
 8001a56:	4b5d      	ldr	r3, [pc, #372]	; (8001bcc <ws2812_refresh+0x224>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	68da      	ldr	r2, [r3, #12]
 8001a5c:	4b5b      	ldr	r3, [pc, #364]	; (8001bcc <ws2812_refresh+0x224>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001a64:	60da      	str	r2, [r3, #12]
	__HAL_TIM_DISABLE_DMA(&htimer2, TIM_DMA_CC1);
 8001a66:	4b59      	ldr	r3, [pc, #356]	; (8001bcc <ws2812_refresh+0x224>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	68da      	ldr	r2, [r3, #12]
 8001a6c:	4b57      	ldr	r3, [pc, #348]	; (8001bcc <ws2812_refresh+0x224>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001a74:	60da      	str	r2, [r3, #12]
	__HAL_TIM_DISABLE_DMA(&htimer2, TIM_DMA_CC2);
 8001a76:	4b55      	ldr	r3, [pc, #340]	; (8001bcc <ws2812_refresh+0x224>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	68da      	ldr	r2, [r3, #12]
 8001a7c:	4b53      	ldr	r3, [pc, #332]	; (8001bcc <ws2812_refresh+0x224>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001a84:	60da      	str	r2, [r3, #12]

    __HAL_TIM_DISABLE(&htimer2);
 8001a86:	4b51      	ldr	r3, [pc, #324]	; (8001bcc <ws2812_refresh+0x224>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	6a1a      	ldr	r2, [r3, #32]
 8001a8c:	f241 1311 	movw	r3, #4369	; 0x1111
 8001a90:	4013      	ands	r3, r2
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d10f      	bne.n	8001ab6 <ws2812_refresh+0x10e>
 8001a96:	4b4d      	ldr	r3, [pc, #308]	; (8001bcc <ws2812_refresh+0x224>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	6a1a      	ldr	r2, [r3, #32]
 8001a9c:	f240 4344 	movw	r3, #1092	; 0x444
 8001aa0:	4013      	ands	r3, r2
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d107      	bne.n	8001ab6 <ws2812_refresh+0x10e>
 8001aa6:	4b49      	ldr	r3, [pc, #292]	; (8001bcc <ws2812_refresh+0x224>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	681a      	ldr	r2, [r3, #0]
 8001aac:	4b47      	ldr	r3, [pc, #284]	; (8001bcc <ws2812_refresh+0x224>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f022 0201 	bic.w	r2, r2, #1
 8001ab4:	601a      	str	r2, [r3, #0]

    /* Set all LED GPIOs to 0, to begin reset pulse */
    gpio_bank->BRR = ws2812_gpio_set_bits;
 8001ab6:	4b42      	ldr	r3, [pc, #264]	; (8001bc0 <ws2812_refresh+0x218>)
 8001ab8:	881b      	ldrh	r3, [r3, #0]
 8001aba:	461a      	mov	r2, r3
 8001abc:	683b      	ldr	r3, [r7, #0]
 8001abe:	615a      	str	r2, [r3, #20]

    __HAL_TIM_ENABLE(&htimer2);
 8001ac0:	4b42      	ldr	r3, [pc, #264]	; (8001bcc <ws2812_refresh+0x224>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	681a      	ldr	r2, [r3, #0]
 8001ac6:	4b41      	ldr	r3, [pc, #260]	; (8001bcc <ws2812_refresh+0x224>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f042 0201 	orr.w	r2, r2, #1
 8001ace:	601a      	str	r2, [r3, #0]

    /* We know the timer overflows every 1.25uS (our bit-time interval). So rather than
     * reprogram the timer for 280uS (reset pulse duration) and back, we're gonna be lazy
     * and just count out ~225 update intervals
     */
    for (i = 0; i < 225; i++) {
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	61bb      	str	r3, [r7, #24]
 8001ad4:	e00f      	b.n	8001af6 <ws2812_refresh+0x14e>
        while (!__HAL_TIM_GET_FLAG(&htimer2, TIM_FLAG_UPDATE));
 8001ad6:	bf00      	nop
 8001ad8:	4b3c      	ldr	r3, [pc, #240]	; (8001bcc <ws2812_refresh+0x224>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	691b      	ldr	r3, [r3, #16]
 8001ade:	f003 0301 	and.w	r3, r3, #1
 8001ae2:	2b01      	cmp	r3, #1
 8001ae4:	d1f8      	bne.n	8001ad8 <ws2812_refresh+0x130>
        __HAL_TIM_CLEAR_FLAG(&htimer2, TIM_FLAG_UPDATE);
 8001ae6:	4b39      	ldr	r3, [pc, #228]	; (8001bcc <ws2812_refresh+0x224>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f06f 0201 	mvn.w	r2, #1
 8001aee:	611a      	str	r2, [r3, #16]
    for (i = 0; i < 225; i++) {
 8001af0:	69bb      	ldr	r3, [r7, #24]
 8001af2:	3301      	adds	r3, #1
 8001af4:	61bb      	str	r3, [r7, #24]
 8001af6:	69bb      	ldr	r3, [r7, #24]
 8001af8:	2be0      	cmp	r3, #224	; 0xe0
 8001afa:	ddec      	ble.n	8001ad6 <ws2812_refresh+0x12e>
    }

    /* Now that we're done with the RESET pulse, turn off the timer and prepare the DMA stuff */
    __HAL_TIM_DISABLE(&htimer2);
 8001afc:	4b33      	ldr	r3, [pc, #204]	; (8001bcc <ws2812_refresh+0x224>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	6a1a      	ldr	r2, [r3, #32]
 8001b02:	f241 1311 	movw	r3, #4369	; 0x1111
 8001b06:	4013      	ands	r3, r2
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d10f      	bne.n	8001b2c <ws2812_refresh+0x184>
 8001b0c:	4b2f      	ldr	r3, [pc, #188]	; (8001bcc <ws2812_refresh+0x224>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	6a1a      	ldr	r2, [r3, #32]
 8001b12:	f240 4344 	movw	r3, #1092	; 0x444
 8001b16:	4013      	ands	r3, r2
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d107      	bne.n	8001b2c <ws2812_refresh+0x184>
 8001b1c:	4b2b      	ldr	r3, [pc, #172]	; (8001bcc <ws2812_refresh+0x224>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	681a      	ldr	r2, [r3, #0]
 8001b22:	4b2a      	ldr	r3, [pc, #168]	; (8001bcc <ws2812_refresh+0x224>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f022 0201 	bic.w	r2, r2, #1
 8001b2a:	601a      	str	r2, [r3, #0]
    ws2812_dma_start(gpio_bank);
 8001b2c:	6838      	ldr	r0, [r7, #0]
 8001b2e:	f7ff fdbf 	bl	80016b0 <ws2812_dma_start>

    /* We set the timer to juuust before the overflow condition, so that the UPDATE event happens
     * before the CH1 / CH2 match events. We want this so that the UPDATE event gives us a clean
     * starting "high" level for the first edge of the first bit.
     */
    __HAL_TIM_SET_COUNTER(&htimer2, __HAL_TIM_GET_AUTORELOAD(&htimer2) - 10);
 8001b32:	4b26      	ldr	r3, [pc, #152]	; (8001bcc <ws2812_refresh+0x224>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b38:	4b24      	ldr	r3, [pc, #144]	; (8001bcc <ws2812_refresh+0x224>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	3a0a      	subs	r2, #10
 8001b3e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Clear the DMA transfer status flags for the DMA we're using */
    DMA1->IFCR = (DMA_IFCR_CTCIF5 | DMA_IFCR_CHTIF5);
 8001b40:	4b23      	ldr	r3, [pc, #140]	; (8001bd0 <ws2812_refresh+0x228>)
 8001b42:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 8001b46:	605a      	str	r2, [r3, #4]

    /* Enable the timer.... and so it begins */
    __HAL_TIM_ENABLE(&htimer2);
 8001b48:	4b20      	ldr	r3, [pc, #128]	; (8001bcc <ws2812_refresh+0x224>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	681a      	ldr	r2, [r3, #0]
 8001b4e:	4b1f      	ldr	r3, [pc, #124]	; (8001bcc <ws2812_refresh+0x224>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f042 0201 	orr.w	r2, r2, #1
 8001b56:	601a      	str	r2, [r3, #0]

    while(1) {
        /* Wait for DMA full-transfer or half-transfer event. This tells us when to fill the next buffer */
        if (!(DMA1->ISR & (DMA_ISR_TCIF5 | DMA_ISR_HTIF5))) {
 8001b58:	4b1d      	ldr	r3, [pc, #116]	; (8001bd0 <ws2812_refresh+0x228>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d103      	bne.n	8001b6c <ws2812_refresh+0x1c4>
            cycles++;
 8001b64:	69fb      	ldr	r3, [r7, #28]
 8001b66:	3301      	adds	r3, #1
 8001b68:	61fb      	str	r3, [r7, #28]
            continue;
 8001b6a:	e027      	b.n	8001bbc <ws2812_refresh+0x214>
        }

        uint16_t *dest = dma_buffer;
 8001b6c:	4b15      	ldr	r3, [pc, #84]	; (8001bc4 <ws2812_refresh+0x21c>)
 8001b6e:	60fb      	str	r3, [r7, #12]

        /* Figure out if we're filling the first half of the DMA buffer, or the second half */
        if (DMA1->ISR & DMA_ISR_TCIF5)
 8001b70:	4b17      	ldr	r3, [pc, #92]	; (8001bd0 <ws2812_refresh+0x228>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d002      	beq.n	8001b82 <ws2812_refresh+0x1da>
            dest += DMA_BUFFER_FILL_SIZE;
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	3310      	adds	r3, #16
 8001b80:	60fb      	str	r3, [r7, #12]

        /* Clear DMA event flags */
        DMA1->IFCR = (DMA_IFCR_CTCIF5 | DMA_IFCR_CHTIF5);
 8001b82:	4b13      	ldr	r3, [pc, #76]	; (8001bd0 <ws2812_refresh+0x228>)
 8001b84:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 8001b88:	605a      	str	r2, [r3, #4]

        /* Unpack one new byte from each channel, into eight words in our DMA buffer
         * Each 16-bit word in the DMA buffer contains to one bit of the output byte (from each channel)
         */
        for (i = 0; i < DMA_BUFFER_FILL_SIZE; i+= 8) {
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	61bb      	str	r3, [r7, #24]
 8001b8e:	e00e      	b.n	8001bae <ws2812_refresh+0x206>
            fill_dma_buffer(dest + i, pos, channels);
 8001b90:	69bb      	ldr	r3, [r7, #24]
 8001b92:	005b      	lsls	r3, r3, #1
 8001b94:	68fa      	ldr	r2, [r7, #12]
 8001b96:	4413      	add	r3, r2
 8001b98:	687a      	ldr	r2, [r7, #4]
 8001b9a:	6979      	ldr	r1, [r7, #20]
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f7ff fe51 	bl	8001844 <fill_dma_buffer>
            pos++;
 8001ba2:	697b      	ldr	r3, [r7, #20]
 8001ba4:	3301      	adds	r3, #1
 8001ba6:	617b      	str	r3, [r7, #20]
        for (i = 0; i < DMA_BUFFER_FILL_SIZE; i+= 8) {
 8001ba8:	69bb      	ldr	r3, [r7, #24]
 8001baa:	3308      	adds	r3, #8
 8001bac:	61bb      	str	r3, [r7, #24]
 8001bae:	69bb      	ldr	r3, [r7, #24]
 8001bb0:	2b07      	cmp	r3, #7
 8001bb2:	dded      	ble.n	8001b90 <ws2812_refresh+0x1e8>
        }

        if (pos > max_length)
 8001bb4:	697a      	ldr	r2, [r7, #20]
 8001bb6:	693b      	ldr	r3, [r7, #16]
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	dc0b      	bgt.n	8001bd4 <ws2812_refresh+0x22c>
    while(1) {
 8001bbc:	e7cc      	b.n	8001b58 <ws2812_refresh+0x1b0>
 8001bbe:	bf00      	nop
 8001bc0:	20000740 	.word	0x20000740
 8001bc4:	20000744 	.word	0x20000744
 8001bc8:	080083c0 	.word	0x080083c0
 8001bcc:	20001cbc 	.word	0x20001cbc
 8001bd0:	40020000 	.word	0x40020000
            break;
 8001bd4:	bf00      	nop
    }

    __HAL_TIM_DISABLE(&htimer2);
 8001bd6:	4b1c      	ldr	r3, [pc, #112]	; (8001c48 <ws2812_refresh+0x2a0>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	6a1a      	ldr	r2, [r3, #32]
 8001bdc:	f241 1311 	movw	r3, #4369	; 0x1111
 8001be0:	4013      	ands	r3, r2
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d10f      	bne.n	8001c06 <ws2812_refresh+0x25e>
 8001be6:	4b18      	ldr	r3, [pc, #96]	; (8001c48 <ws2812_refresh+0x2a0>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	6a1a      	ldr	r2, [r3, #32]
 8001bec:	f240 4344 	movw	r3, #1092	; 0x444
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d107      	bne.n	8001c06 <ws2812_refresh+0x25e>
 8001bf6:	4b14      	ldr	r3, [pc, #80]	; (8001c48 <ws2812_refresh+0x2a0>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	681a      	ldr	r2, [r3, #0]
 8001bfc:	4b12      	ldr	r3, [pc, #72]	; (8001c48 <ws2812_refresh+0x2a0>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f022 0201 	bic.w	r2, r2, #1
 8001c04:	601a      	str	r2, [r3, #0]

    /* Set all LED GPIOs back to 0 */
    gpio_bank->BRR = ws2812_gpio_set_bits;
 8001c06:	4b11      	ldr	r3, [pc, #68]	; (8001c4c <ws2812_refresh+0x2a4>)
 8001c08:	881b      	ldrh	r3, [r3, #0]
 8001c0a:	461a      	mov	r2, r3
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	615a      	str	r2, [r3, #20]

	__HAL_DMA_DISABLE(&hdma_tim2_update);
 8001c10:	4b0f      	ldr	r3, [pc, #60]	; (8001c50 <ws2812_refresh+0x2a8>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	681a      	ldr	r2, [r3, #0]
 8001c16:	4b0e      	ldr	r3, [pc, #56]	; (8001c50 <ws2812_refresh+0x2a8>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f022 0201 	bic.w	r2, r2, #1
 8001c1e:	601a      	str	r2, [r3, #0]
	__HAL_DMA_DISABLE(&hdma_tim2_pwm_ch1);
 8001c20:	4b0c      	ldr	r3, [pc, #48]	; (8001c54 <ws2812_refresh+0x2ac>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	681a      	ldr	r2, [r3, #0]
 8001c26:	4b0b      	ldr	r3, [pc, #44]	; (8001c54 <ws2812_refresh+0x2ac>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f022 0201 	bic.w	r2, r2, #1
 8001c2e:	601a      	str	r2, [r3, #0]
	__HAL_DMA_DISABLE(&hdma_tim2_pwm_ch2);
 8001c30:	4b09      	ldr	r3, [pc, #36]	; (8001c58 <ws2812_refresh+0x2b0>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	681a      	ldr	r2, [r3, #0]
 8001c36:	4b08      	ldr	r3, [pc, #32]	; (8001c58 <ws2812_refresh+0x2b0>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f022 0201 	bic.w	r2, r2, #1
 8001c3e:	601a      	str	r2, [r3, #0]
}
 8001c40:	bf00      	nop
 8001c42:	3720      	adds	r7, #32
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bd80      	pop	{r7, pc}
 8001c48:	20001cbc 	.word	0x20001cbc
 8001c4c:	20000740 	.word	0x20000740
 8001c50:	20001c78 	.word	0x20001c78
 8001c54:	20001c34 	.word	0x20001c34
 8001c58:	20001bf0 	.word	0x20001bf0

08001c5c <ws2812_init>:

void ws2812_init()
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b082      	sub	sp, #8
 8001c60:	af00      	add	r7, sp, #0
    /* DMA controller clock enable */
    __HAL_RCC_DMA1_CLK_ENABLE();
 8001c62:	4b10      	ldr	r3, [pc, #64]	; (8001ca4 <ws2812_init+0x48>)
 8001c64:	695b      	ldr	r3, [r3, #20]
 8001c66:	4a0f      	ldr	r2, [pc, #60]	; (8001ca4 <ws2812_init+0x48>)
 8001c68:	f043 0301 	orr.w	r3, r3, #1
 8001c6c:	6153      	str	r3, [r2, #20]
 8001c6e:	4b0d      	ldr	r3, [pc, #52]	; (8001ca4 <ws2812_init+0x48>)
 8001c70:	695b      	ldr	r3, [r3, #20]
 8001c72:	f003 0301 	and.w	r3, r3, #1
 8001c76:	607b      	str	r3, [r7, #4]
 8001c78:	687b      	ldr	r3, [r7, #4]

    /* DMA interrupt init, not that we're using it... */
    HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	2100      	movs	r1, #0
 8001c7e:	200c      	movs	r0, #12
 8001c80:	f000 fcfd 	bl	800267e <HAL_NVIC_SetPriority>
    HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8001c84:	2200      	movs	r2, #0
 8001c86:	2100      	movs	r1, #0
 8001c88:	200f      	movs	r0, #15
 8001c8a:	f000 fcf8 	bl	800267e <HAL_NVIC_SetPriority>
    HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8001c8e:	2200      	movs	r2, #0
 8001c90:	2100      	movs	r1, #0
 8001c92:	2011      	movs	r0, #17
 8001c94:	f000 fcf3 	bl	800267e <HAL_NVIC_SetPriority>

    ws2812_timer2_init();
 8001c98:	f7ff fca4 	bl	80015e4 <ws2812_timer2_init>
}
 8001c9c:	bf00      	nop
 8001c9e:	3708      	adds	r7, #8
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	40021000 	.word	0x40021000

08001ca8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001ca8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001caa:	e003      	b.n	8001cb4 <LoopCopyDataInit>

08001cac <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001cac:	4b0b      	ldr	r3, [pc, #44]	; (8001cdc <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001cae:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001cb0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001cb2:	3104      	adds	r1, #4

08001cb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001cb4:	480a      	ldr	r0, [pc, #40]	; (8001ce0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001cb6:	4b0b      	ldr	r3, [pc, #44]	; (8001ce4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001cb8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001cba:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001cbc:	d3f6      	bcc.n	8001cac <CopyDataInit>
  ldr r2, =_sbss
 8001cbe:	4a0a      	ldr	r2, [pc, #40]	; (8001ce8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001cc0:	e002      	b.n	8001cc8 <LoopFillZerobss>

08001cc2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001cc2:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001cc4:	f842 3b04 	str.w	r3, [r2], #4

08001cc8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001cc8:	4b08      	ldr	r3, [pc, #32]	; (8001cec <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001cca:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001ccc:	d3f9      	bcc.n	8001cc2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001cce:	f7ff fc83 	bl	80015d8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001cd2:	f005 feb1 	bl	8007a38 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001cd6:	f7fe fbf5 	bl	80004c4 <main>
  bx lr
 8001cda:	4770      	bx	lr
  ldr r3, =_sidata
 8001cdc:	0800840c 	.word	0x0800840c
  ldr r0, =_sdata
 8001ce0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001ce4:	20000078 	.word	0x20000078
  ldr r2, =_sbss
 8001ce8:	20000078 	.word	0x20000078
  ldr r3, = _ebss
 8001cec:	20001d4c 	.word	0x20001d4c

08001cf0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001cf0:	e7fe      	b.n	8001cf0 <ADC1_2_IRQHandler>
	...

08001cf4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001cf8:	4b08      	ldr	r3, [pc, #32]	; (8001d1c <HAL_Init+0x28>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a07      	ldr	r2, [pc, #28]	; (8001d1c <HAL_Init+0x28>)
 8001cfe:	f043 0310 	orr.w	r3, r3, #16
 8001d02:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d04:	2003      	movs	r0, #3
 8001d06:	f000 fcaf 	bl	8002668 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d0a:	2000      	movs	r0, #0
 8001d0c:	f7ff fb82 	bl	8001414 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d10:	f7ff f964 	bl	8000fdc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d14:	2300      	movs	r3, #0
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	40022000 	.word	0x40022000

08001d20 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d24:	4b05      	ldr	r3, [pc, #20]	; (8001d3c <HAL_IncTick+0x1c>)
 8001d26:	781b      	ldrb	r3, [r3, #0]
 8001d28:	461a      	mov	r2, r3
 8001d2a:	4b05      	ldr	r3, [pc, #20]	; (8001d40 <HAL_IncTick+0x20>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4413      	add	r3, r2
 8001d30:	4a03      	ldr	r2, [pc, #12]	; (8001d40 <HAL_IncTick+0x20>)
 8001d32:	6013      	str	r3, [r2, #0]
}
 8001d34:	bf00      	nop
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bc80      	pop	{r7}
 8001d3a:	4770      	bx	lr
 8001d3c:	2000000c 	.word	0x2000000c
 8001d40:	20001d04 	.word	0x20001d04

08001d44 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
  return uwTick;
 8001d48:	4b02      	ldr	r3, [pc, #8]	; (8001d54 <HAL_GetTick+0x10>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bc80      	pop	{r7}
 8001d52:	4770      	bx	lr
 8001d54:	20001d04 	.word	0x20001d04

08001d58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b084      	sub	sp, #16
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d60:	f7ff fff0 	bl	8001d44 <HAL_GetTick>
 8001d64:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001d70:	d005      	beq.n	8001d7e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d72:	4b09      	ldr	r3, [pc, #36]	; (8001d98 <HAL_Delay+0x40>)
 8001d74:	781b      	ldrb	r3, [r3, #0]
 8001d76:	461a      	mov	r2, r3
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	4413      	add	r3, r2
 8001d7c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d7e:	bf00      	nop
 8001d80:	f7ff ffe0 	bl	8001d44 <HAL_GetTick>
 8001d84:	4602      	mov	r2, r0
 8001d86:	68bb      	ldr	r3, [r7, #8]
 8001d88:	1ad3      	subs	r3, r2, r3
 8001d8a:	68fa      	ldr	r2, [r7, #12]
 8001d8c:	429a      	cmp	r2, r3
 8001d8e:	d8f7      	bhi.n	8001d80 <HAL_Delay+0x28>
  {
  }
}
 8001d90:	bf00      	nop
 8001d92:	3710      	adds	r7, #16
 8001d94:	46bd      	mov	sp, r7
 8001d96:	bd80      	pop	{r7, pc}
 8001d98:	2000000c 	.word	0x2000000c

08001d9c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b086      	sub	sp, #24
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001da4:	2300      	movs	r3, #0
 8001da6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001da8:	2300      	movs	r3, #0
 8001daa:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001dac:	2300      	movs	r3, #0
 8001dae:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001db0:	2300      	movs	r3, #0
 8001db2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d101      	bne.n	8001dbe <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001dba:	2301      	movs	r3, #1
 8001dbc:	e0be      	b.n	8001f3c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	689b      	ldr	r3, [r3, #8]
 8001dc2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d109      	bne.n	8001de0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2200      	movs	r2, #0
 8001dd0:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001dda:	6878      	ldr	r0, [r7, #4]
 8001ddc:	f7ff f936 	bl	800104c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001de0:	6878      	ldr	r0, [r7, #4]
 8001de2:	f000 faf7 	bl	80023d4 <ADC_ConversionStop_Disable>
 8001de6:	4603      	mov	r3, r0
 8001de8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dee:	f003 0310 	and.w	r3, r3, #16
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	f040 8099 	bne.w	8001f2a <HAL_ADC_Init+0x18e>
 8001df8:	7dfb      	ldrb	r3, [r7, #23]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	f040 8095 	bne.w	8001f2a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e04:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001e08:	f023 0302 	bic.w	r3, r3, #2
 8001e0c:	f043 0202 	orr.w	r2, r3, #2
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001e1c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	7b1b      	ldrb	r3, [r3, #12]
 8001e22:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001e24:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001e26:	68ba      	ldr	r2, [r7, #8]
 8001e28:	4313      	orrs	r3, r2
 8001e2a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	689b      	ldr	r3, [r3, #8]
 8001e30:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e34:	d003      	beq.n	8001e3e <HAL_ADC_Init+0xa2>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	689b      	ldr	r3, [r3, #8]
 8001e3a:	2b01      	cmp	r3, #1
 8001e3c:	d102      	bne.n	8001e44 <HAL_ADC_Init+0xa8>
 8001e3e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e42:	e000      	b.n	8001e46 <HAL_ADC_Init+0xaa>
 8001e44:	2300      	movs	r3, #0
 8001e46:	693a      	ldr	r2, [r7, #16]
 8001e48:	4313      	orrs	r3, r2
 8001e4a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	7d1b      	ldrb	r3, [r3, #20]
 8001e50:	2b01      	cmp	r3, #1
 8001e52:	d119      	bne.n	8001e88 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	7b1b      	ldrb	r3, [r3, #12]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d109      	bne.n	8001e70 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	699b      	ldr	r3, [r3, #24]
 8001e60:	3b01      	subs	r3, #1
 8001e62:	035a      	lsls	r2, r3, #13
 8001e64:	693b      	ldr	r3, [r7, #16]
 8001e66:	4313      	orrs	r3, r2
 8001e68:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001e6c:	613b      	str	r3, [r7, #16]
 8001e6e:	e00b      	b.n	8001e88 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e74:	f043 0220 	orr.w	r2, r3, #32
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e80:	f043 0201 	orr.w	r2, r3, #1
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	693a      	ldr	r2, [r7, #16]
 8001e98:	430a      	orrs	r2, r1
 8001e9a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	689a      	ldr	r2, [r3, #8]
 8001ea2:	4b28      	ldr	r3, [pc, #160]	; (8001f44 <HAL_ADC_Init+0x1a8>)
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	687a      	ldr	r2, [r7, #4]
 8001ea8:	6812      	ldr	r2, [r2, #0]
 8001eaa:	68b9      	ldr	r1, [r7, #8]
 8001eac:	430b      	orrs	r3, r1
 8001eae:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	689b      	ldr	r3, [r3, #8]
 8001eb4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001eb8:	d003      	beq.n	8001ec2 <HAL_ADC_Init+0x126>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	689b      	ldr	r3, [r3, #8]
 8001ebe:	2b01      	cmp	r3, #1
 8001ec0:	d104      	bne.n	8001ecc <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	691b      	ldr	r3, [r3, #16]
 8001ec6:	3b01      	subs	r3, #1
 8001ec8:	051b      	lsls	r3, r3, #20
 8001eca:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ed2:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	68fa      	ldr	r2, [r7, #12]
 8001edc:	430a      	orrs	r2, r1
 8001ede:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	689a      	ldr	r2, [r3, #8]
 8001ee6:	4b18      	ldr	r3, [pc, #96]	; (8001f48 <HAL_ADC_Init+0x1ac>)
 8001ee8:	4013      	ands	r3, r2
 8001eea:	68ba      	ldr	r2, [r7, #8]
 8001eec:	429a      	cmp	r2, r3
 8001eee:	d10b      	bne.n	8001f08 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001efa:	f023 0303 	bic.w	r3, r3, #3
 8001efe:	f043 0201 	orr.w	r2, r3, #1
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001f06:	e018      	b.n	8001f3a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f0c:	f023 0312 	bic.w	r3, r3, #18
 8001f10:	f043 0210 	orr.w	r2, r3, #16
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f1c:	f043 0201 	orr.w	r2, r3, #1
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001f24:	2301      	movs	r3, #1
 8001f26:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001f28:	e007      	b.n	8001f3a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f2e:	f043 0210 	orr.w	r2, r3, #16
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001f36:	2301      	movs	r3, #1
 8001f38:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001f3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	3718      	adds	r7, #24
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	ffe1f7fd 	.word	0xffe1f7fd
 8001f48:	ff1f0efe 	.word	0xff1f0efe

08001f4c <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b086      	sub	sp, #24
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	60f8      	str	r0, [r7, #12]
 8001f54:	60b9      	str	r1, [r7, #8]
 8001f56:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a64      	ldr	r2, [pc, #400]	; (80020f4 <HAL_ADC_Start_DMA+0x1a8>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d004      	beq.n	8001f70 <HAL_ADC_Start_DMA+0x24>
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4a63      	ldr	r2, [pc, #396]	; (80020f8 <HAL_ADC_Start_DMA+0x1ac>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d106      	bne.n	8001f7e <HAL_ADC_Start_DMA+0x32>
 8001f70:	4b60      	ldr	r3, [pc, #384]	; (80020f4 <HAL_ADC_Start_DMA+0x1a8>)
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	f040 80b3 	bne.w	80020e4 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001f84:	2b01      	cmp	r3, #1
 8001f86:	d101      	bne.n	8001f8c <HAL_ADC_Start_DMA+0x40>
 8001f88:	2302      	movs	r3, #2
 8001f8a:	e0ae      	b.n	80020ea <HAL_ADC_Start_DMA+0x19e>
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	2201      	movs	r2, #1
 8001f90:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001f94:	68f8      	ldr	r0, [r7, #12]
 8001f96:	f000 f9cb 	bl	8002330 <ADC_Enable>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001f9e:	7dfb      	ldrb	r3, [r7, #23]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	f040 809a 	bne.w	80020da <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001faa:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001fae:	f023 0301 	bic.w	r3, r3, #1
 8001fb2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	4a4e      	ldr	r2, [pc, #312]	; (80020f8 <HAL_ADC_Start_DMA+0x1ac>)
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d105      	bne.n	8001fd0 <HAL_ADC_Start_DMA+0x84>
 8001fc4:	4b4b      	ldr	r3, [pc, #300]	; (80020f4 <HAL_ADC_Start_DMA+0x1a8>)
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d115      	bne.n	8001ffc <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fd4:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	685b      	ldr	r3, [r3, #4]
 8001fe2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d026      	beq.n	8002038 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fee:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001ff2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001ffa:	e01d      	b.n	8002038 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002000:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a39      	ldr	r2, [pc, #228]	; (80020f4 <HAL_ADC_Start_DMA+0x1a8>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d004      	beq.n	800201c <HAL_ADC_Start_DMA+0xd0>
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4a38      	ldr	r2, [pc, #224]	; (80020f8 <HAL_ADC_Start_DMA+0x1ac>)
 8002018:	4293      	cmp	r3, r2
 800201a:	d10d      	bne.n	8002038 <HAL_ADC_Start_DMA+0xec>
 800201c:	4b35      	ldr	r3, [pc, #212]	; (80020f4 <HAL_ADC_Start_DMA+0x1a8>)
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002024:	2b00      	cmp	r3, #0
 8002026:	d007      	beq.n	8002038 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800202c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002030:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800203c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002040:	2b00      	cmp	r3, #0
 8002042:	d006      	beq.n	8002052 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002048:	f023 0206 	bic.w	r2, r3, #6
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	62da      	str	r2, [r3, #44]	; 0x2c
 8002050:	e002      	b.n	8002058 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	2200      	movs	r2, #0
 8002056:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	2200      	movs	r2, #0
 800205c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	6a1b      	ldr	r3, [r3, #32]
 8002064:	4a25      	ldr	r2, [pc, #148]	; (80020fc <HAL_ADC_Start_DMA+0x1b0>)
 8002066:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	6a1b      	ldr	r3, [r3, #32]
 800206c:	4a24      	ldr	r2, [pc, #144]	; (8002100 <HAL_ADC_Start_DMA+0x1b4>)
 800206e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	6a1b      	ldr	r3, [r3, #32]
 8002074:	4a23      	ldr	r2, [pc, #140]	; (8002104 <HAL_ADC_Start_DMA+0x1b8>)
 8002076:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f06f 0202 	mvn.w	r2, #2
 8002080:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	689a      	ldr	r2, [r3, #8]
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002090:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	6a18      	ldr	r0, [r3, #32]
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	334c      	adds	r3, #76	; 0x4c
 800209c:	4619      	mov	r1, r3
 800209e:	68ba      	ldr	r2, [r7, #8]
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	f000 fbb3 	bl	800280c <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	689b      	ldr	r3, [r3, #8]
 80020ac:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80020b0:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80020b4:	d108      	bne.n	80020c8 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	689a      	ldr	r2, [r3, #8]
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80020c4:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80020c6:	e00f      	b.n	80020e8 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	689a      	ldr	r2, [r3, #8]
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80020d6:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80020d8:	e006      	b.n	80020e8 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	2200      	movs	r2, #0
 80020de:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 80020e2:	e001      	b.n	80020e8 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80020e4:	2301      	movs	r3, #1
 80020e6:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80020e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	3718      	adds	r7, #24
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	40012400 	.word	0x40012400
 80020f8:	40012800 	.word	0x40012800
 80020fc:	08002449 	.word	0x08002449
 8002100:	080024c5 	.word	0x080024c5
 8002104:	080024e1 	.word	0x080024e1

08002108 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002108:	b480      	push	{r7}
 800210a:	b083      	sub	sp, #12
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002110:	bf00      	nop
 8002112:	370c      	adds	r7, #12
 8002114:	46bd      	mov	sp, r7
 8002116:	bc80      	pop	{r7}
 8002118:	4770      	bx	lr

0800211a <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800211a:	b480      	push	{r7}
 800211c:	b083      	sub	sp, #12
 800211e:	af00      	add	r7, sp, #0
 8002120:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002122:	bf00      	nop
 8002124:	370c      	adds	r7, #12
 8002126:	46bd      	mov	sp, r7
 8002128:	bc80      	pop	{r7}
 800212a:	4770      	bx	lr

0800212c <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800212c:	b480      	push	{r7}
 800212e:	b083      	sub	sp, #12
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002134:	bf00      	nop
 8002136:	370c      	adds	r7, #12
 8002138:	46bd      	mov	sp, r7
 800213a:	bc80      	pop	{r7}
 800213c:	4770      	bx	lr
	...

08002140 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002140:	b480      	push	{r7}
 8002142:	b085      	sub	sp, #20
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
 8002148:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800214a:	2300      	movs	r3, #0
 800214c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800214e:	2300      	movs	r3, #0
 8002150:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002158:	2b01      	cmp	r3, #1
 800215a:	d101      	bne.n	8002160 <HAL_ADC_ConfigChannel+0x20>
 800215c:	2302      	movs	r3, #2
 800215e:	e0dc      	b.n	800231a <HAL_ADC_ConfigChannel+0x1da>
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2201      	movs	r2, #1
 8002164:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	2b06      	cmp	r3, #6
 800216e:	d81c      	bhi.n	80021aa <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	685a      	ldr	r2, [r3, #4]
 800217a:	4613      	mov	r3, r2
 800217c:	009b      	lsls	r3, r3, #2
 800217e:	4413      	add	r3, r2
 8002180:	3b05      	subs	r3, #5
 8002182:	221f      	movs	r2, #31
 8002184:	fa02 f303 	lsl.w	r3, r2, r3
 8002188:	43db      	mvns	r3, r3
 800218a:	4019      	ands	r1, r3
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	6818      	ldr	r0, [r3, #0]
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	685a      	ldr	r2, [r3, #4]
 8002194:	4613      	mov	r3, r2
 8002196:	009b      	lsls	r3, r3, #2
 8002198:	4413      	add	r3, r2
 800219a:	3b05      	subs	r3, #5
 800219c:	fa00 f203 	lsl.w	r2, r0, r3
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	430a      	orrs	r2, r1
 80021a6:	635a      	str	r2, [r3, #52]	; 0x34
 80021a8:	e03c      	b.n	8002224 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	2b0c      	cmp	r3, #12
 80021b0:	d81c      	bhi.n	80021ec <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	685a      	ldr	r2, [r3, #4]
 80021bc:	4613      	mov	r3, r2
 80021be:	009b      	lsls	r3, r3, #2
 80021c0:	4413      	add	r3, r2
 80021c2:	3b23      	subs	r3, #35	; 0x23
 80021c4:	221f      	movs	r2, #31
 80021c6:	fa02 f303 	lsl.w	r3, r2, r3
 80021ca:	43db      	mvns	r3, r3
 80021cc:	4019      	ands	r1, r3
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	6818      	ldr	r0, [r3, #0]
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	685a      	ldr	r2, [r3, #4]
 80021d6:	4613      	mov	r3, r2
 80021d8:	009b      	lsls	r3, r3, #2
 80021da:	4413      	add	r3, r2
 80021dc:	3b23      	subs	r3, #35	; 0x23
 80021de:	fa00 f203 	lsl.w	r2, r0, r3
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	430a      	orrs	r2, r1
 80021e8:	631a      	str	r2, [r3, #48]	; 0x30
 80021ea:	e01b      	b.n	8002224 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	685a      	ldr	r2, [r3, #4]
 80021f6:	4613      	mov	r3, r2
 80021f8:	009b      	lsls	r3, r3, #2
 80021fa:	4413      	add	r3, r2
 80021fc:	3b41      	subs	r3, #65	; 0x41
 80021fe:	221f      	movs	r2, #31
 8002200:	fa02 f303 	lsl.w	r3, r2, r3
 8002204:	43db      	mvns	r3, r3
 8002206:	4019      	ands	r1, r3
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	6818      	ldr	r0, [r3, #0]
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	685a      	ldr	r2, [r3, #4]
 8002210:	4613      	mov	r3, r2
 8002212:	009b      	lsls	r3, r3, #2
 8002214:	4413      	add	r3, r2
 8002216:	3b41      	subs	r3, #65	; 0x41
 8002218:	fa00 f203 	lsl.w	r2, r0, r3
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	430a      	orrs	r2, r1
 8002222:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	2b09      	cmp	r3, #9
 800222a:	d91c      	bls.n	8002266 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	68d9      	ldr	r1, [r3, #12]
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	681a      	ldr	r2, [r3, #0]
 8002236:	4613      	mov	r3, r2
 8002238:	005b      	lsls	r3, r3, #1
 800223a:	4413      	add	r3, r2
 800223c:	3b1e      	subs	r3, #30
 800223e:	2207      	movs	r2, #7
 8002240:	fa02 f303 	lsl.w	r3, r2, r3
 8002244:	43db      	mvns	r3, r3
 8002246:	4019      	ands	r1, r3
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	6898      	ldr	r0, [r3, #8]
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	681a      	ldr	r2, [r3, #0]
 8002250:	4613      	mov	r3, r2
 8002252:	005b      	lsls	r3, r3, #1
 8002254:	4413      	add	r3, r2
 8002256:	3b1e      	subs	r3, #30
 8002258:	fa00 f203 	lsl.w	r2, r0, r3
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	430a      	orrs	r2, r1
 8002262:	60da      	str	r2, [r3, #12]
 8002264:	e019      	b.n	800229a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	6919      	ldr	r1, [r3, #16]
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	681a      	ldr	r2, [r3, #0]
 8002270:	4613      	mov	r3, r2
 8002272:	005b      	lsls	r3, r3, #1
 8002274:	4413      	add	r3, r2
 8002276:	2207      	movs	r2, #7
 8002278:	fa02 f303 	lsl.w	r3, r2, r3
 800227c:	43db      	mvns	r3, r3
 800227e:	4019      	ands	r1, r3
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	6898      	ldr	r0, [r3, #8]
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	681a      	ldr	r2, [r3, #0]
 8002288:	4613      	mov	r3, r2
 800228a:	005b      	lsls	r3, r3, #1
 800228c:	4413      	add	r3, r2
 800228e:	fa00 f203 	lsl.w	r2, r0, r3
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	430a      	orrs	r2, r1
 8002298:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	2b10      	cmp	r3, #16
 80022a0:	d003      	beq.n	80022aa <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80022a6:	2b11      	cmp	r3, #17
 80022a8:	d132      	bne.n	8002310 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4a1d      	ldr	r2, [pc, #116]	; (8002324 <HAL_ADC_ConfigChannel+0x1e4>)
 80022b0:	4293      	cmp	r3, r2
 80022b2:	d125      	bne.n	8002300 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	689b      	ldr	r3, [r3, #8]
 80022ba:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d126      	bne.n	8002310 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	689a      	ldr	r2, [r3, #8]
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80022d0:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	2b10      	cmp	r3, #16
 80022d8:	d11a      	bne.n	8002310 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80022da:	4b13      	ldr	r3, [pc, #76]	; (8002328 <HAL_ADC_ConfigChannel+0x1e8>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a13      	ldr	r2, [pc, #76]	; (800232c <HAL_ADC_ConfigChannel+0x1ec>)
 80022e0:	fba2 2303 	umull	r2, r3, r2, r3
 80022e4:	0c9a      	lsrs	r2, r3, #18
 80022e6:	4613      	mov	r3, r2
 80022e8:	009b      	lsls	r3, r3, #2
 80022ea:	4413      	add	r3, r2
 80022ec:	005b      	lsls	r3, r3, #1
 80022ee:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80022f0:	e002      	b.n	80022f8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80022f2:	68bb      	ldr	r3, [r7, #8]
 80022f4:	3b01      	subs	r3, #1
 80022f6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80022f8:	68bb      	ldr	r3, [r7, #8]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d1f9      	bne.n	80022f2 <HAL_ADC_ConfigChannel+0x1b2>
 80022fe:	e007      	b.n	8002310 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002304:	f043 0220 	orr.w	r2, r3, #32
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 800230c:	2301      	movs	r3, #1
 800230e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2200      	movs	r2, #0
 8002314:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002318:	7bfb      	ldrb	r3, [r7, #15]
}
 800231a:	4618      	mov	r0, r3
 800231c:	3714      	adds	r7, #20
 800231e:	46bd      	mov	sp, r7
 8002320:	bc80      	pop	{r7}
 8002322:	4770      	bx	lr
 8002324:	40012400 	.word	0x40012400
 8002328:	20000004 	.word	0x20000004
 800232c:	431bde83 	.word	0x431bde83

08002330 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b084      	sub	sp, #16
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002338:	2300      	movs	r3, #0
 800233a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800233c:	2300      	movs	r3, #0
 800233e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	689b      	ldr	r3, [r3, #8]
 8002346:	f003 0301 	and.w	r3, r3, #1
 800234a:	2b01      	cmp	r3, #1
 800234c:	d039      	beq.n	80023c2 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	689a      	ldr	r2, [r3, #8]
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f042 0201 	orr.w	r2, r2, #1
 800235c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800235e:	4b1b      	ldr	r3, [pc, #108]	; (80023cc <ADC_Enable+0x9c>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	4a1b      	ldr	r2, [pc, #108]	; (80023d0 <ADC_Enable+0xa0>)
 8002364:	fba2 2303 	umull	r2, r3, r2, r3
 8002368:	0c9b      	lsrs	r3, r3, #18
 800236a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800236c:	e002      	b.n	8002374 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800236e:	68bb      	ldr	r3, [r7, #8]
 8002370:	3b01      	subs	r3, #1
 8002372:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002374:	68bb      	ldr	r3, [r7, #8]
 8002376:	2b00      	cmp	r3, #0
 8002378:	d1f9      	bne.n	800236e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800237a:	f7ff fce3 	bl	8001d44 <HAL_GetTick>
 800237e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002380:	e018      	b.n	80023b4 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002382:	f7ff fcdf 	bl	8001d44 <HAL_GetTick>
 8002386:	4602      	mov	r2, r0
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	1ad3      	subs	r3, r2, r3
 800238c:	2b02      	cmp	r3, #2
 800238e:	d911      	bls.n	80023b4 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002394:	f043 0210 	orr.w	r2, r3, #16
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023a0:	f043 0201 	orr.w	r2, r3, #1
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2200      	movs	r2, #0
 80023ac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 80023b0:	2301      	movs	r3, #1
 80023b2:	e007      	b.n	80023c4 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	689b      	ldr	r3, [r3, #8]
 80023ba:	f003 0301 	and.w	r3, r3, #1
 80023be:	2b01      	cmp	r3, #1
 80023c0:	d1df      	bne.n	8002382 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80023c2:	2300      	movs	r3, #0
}
 80023c4:	4618      	mov	r0, r3
 80023c6:	3710      	adds	r7, #16
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd80      	pop	{r7, pc}
 80023cc:	20000004 	.word	0x20000004
 80023d0:	431bde83 	.word	0x431bde83

080023d4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b084      	sub	sp, #16
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80023dc:	2300      	movs	r3, #0
 80023de:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	689b      	ldr	r3, [r3, #8]
 80023e6:	f003 0301 	and.w	r3, r3, #1
 80023ea:	2b01      	cmp	r3, #1
 80023ec:	d127      	bne.n	800243e <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	689a      	ldr	r2, [r3, #8]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f022 0201 	bic.w	r2, r2, #1
 80023fc:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80023fe:	f7ff fca1 	bl	8001d44 <HAL_GetTick>
 8002402:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002404:	e014      	b.n	8002430 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002406:	f7ff fc9d 	bl	8001d44 <HAL_GetTick>
 800240a:	4602      	mov	r2, r0
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	1ad3      	subs	r3, r2, r3
 8002410:	2b02      	cmp	r3, #2
 8002412:	d90d      	bls.n	8002430 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002418:	f043 0210 	orr.w	r2, r3, #16
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002424:	f043 0201 	orr.w	r2, r3, #1
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 800242c:	2301      	movs	r3, #1
 800242e:	e007      	b.n	8002440 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	689b      	ldr	r3, [r3, #8]
 8002436:	f003 0301 	and.w	r3, r3, #1
 800243a:	2b01      	cmp	r3, #1
 800243c:	d0e3      	beq.n	8002406 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800243e:	2300      	movs	r3, #0
}
 8002440:	4618      	mov	r0, r3
 8002442:	3710      	adds	r7, #16
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}

08002448 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b084      	sub	sp, #16
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002454:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800245a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800245e:	2b00      	cmp	r3, #0
 8002460:	d127      	bne.n	80024b2 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002466:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	689b      	ldr	r3, [r3, #8]
 8002474:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002478:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800247c:	d115      	bne.n	80024aa <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002482:	2b00      	cmp	r3, #0
 8002484:	d111      	bne.n	80024aa <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800248a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002496:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800249a:	2b00      	cmp	r3, #0
 800249c:	d105      	bne.n	80024aa <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024a2:	f043 0201 	orr.w	r2, r3, #1
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80024aa:	68f8      	ldr	r0, [r7, #12]
 80024ac:	f7ff fe2c 	bl	8002108 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80024b0:	e004      	b.n	80024bc <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	6a1b      	ldr	r3, [r3, #32]
 80024b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024b8:	6878      	ldr	r0, [r7, #4]
 80024ba:	4798      	blx	r3
}
 80024bc:	bf00      	nop
 80024be:	3710      	adds	r7, #16
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bd80      	pop	{r7, pc}

080024c4 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b084      	sub	sp, #16
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024d0:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80024d2:	68f8      	ldr	r0, [r7, #12]
 80024d4:	f7ff fe21 	bl	800211a <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80024d8:	bf00      	nop
 80024da:	3710      	adds	r7, #16
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}

080024e0 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b084      	sub	sp, #16
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024ec:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024f2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024fe:	f043 0204 	orr.w	r2, r3, #4
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002506:	68f8      	ldr	r0, [r7, #12]
 8002508:	f7ff fe10 	bl	800212c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800250c:	bf00      	nop
 800250e:	3710      	adds	r7, #16
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}

08002514 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002514:	b480      	push	{r7}
 8002516:	b085      	sub	sp, #20
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	f003 0307 	and.w	r3, r3, #7
 8002522:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002524:	4b0c      	ldr	r3, [pc, #48]	; (8002558 <__NVIC_SetPriorityGrouping+0x44>)
 8002526:	68db      	ldr	r3, [r3, #12]
 8002528:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800252a:	68ba      	ldr	r2, [r7, #8]
 800252c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002530:	4013      	ands	r3, r2
 8002532:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002538:	68bb      	ldr	r3, [r7, #8]
 800253a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800253c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002540:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002544:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002546:	4a04      	ldr	r2, [pc, #16]	; (8002558 <__NVIC_SetPriorityGrouping+0x44>)
 8002548:	68bb      	ldr	r3, [r7, #8]
 800254a:	60d3      	str	r3, [r2, #12]
}
 800254c:	bf00      	nop
 800254e:	3714      	adds	r7, #20
 8002550:	46bd      	mov	sp, r7
 8002552:	bc80      	pop	{r7}
 8002554:	4770      	bx	lr
 8002556:	bf00      	nop
 8002558:	e000ed00 	.word	0xe000ed00

0800255c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800255c:	b480      	push	{r7}
 800255e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002560:	4b04      	ldr	r3, [pc, #16]	; (8002574 <__NVIC_GetPriorityGrouping+0x18>)
 8002562:	68db      	ldr	r3, [r3, #12]
 8002564:	0a1b      	lsrs	r3, r3, #8
 8002566:	f003 0307 	and.w	r3, r3, #7
}
 800256a:	4618      	mov	r0, r3
 800256c:	46bd      	mov	sp, r7
 800256e:	bc80      	pop	{r7}
 8002570:	4770      	bx	lr
 8002572:	bf00      	nop
 8002574:	e000ed00 	.word	0xe000ed00

08002578 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002578:	b480      	push	{r7}
 800257a:	b083      	sub	sp, #12
 800257c:	af00      	add	r7, sp, #0
 800257e:	4603      	mov	r3, r0
 8002580:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002582:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002586:	2b00      	cmp	r3, #0
 8002588:	db0b      	blt.n	80025a2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800258a:	79fb      	ldrb	r3, [r7, #7]
 800258c:	f003 021f 	and.w	r2, r3, #31
 8002590:	4906      	ldr	r1, [pc, #24]	; (80025ac <__NVIC_EnableIRQ+0x34>)
 8002592:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002596:	095b      	lsrs	r3, r3, #5
 8002598:	2001      	movs	r0, #1
 800259a:	fa00 f202 	lsl.w	r2, r0, r2
 800259e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80025a2:	bf00      	nop
 80025a4:	370c      	adds	r7, #12
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bc80      	pop	{r7}
 80025aa:	4770      	bx	lr
 80025ac:	e000e100 	.word	0xe000e100

080025b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b083      	sub	sp, #12
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	4603      	mov	r3, r0
 80025b8:	6039      	str	r1, [r7, #0]
 80025ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	db0a      	blt.n	80025da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	b2da      	uxtb	r2, r3
 80025c8:	490c      	ldr	r1, [pc, #48]	; (80025fc <__NVIC_SetPriority+0x4c>)
 80025ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ce:	0112      	lsls	r2, r2, #4
 80025d0:	b2d2      	uxtb	r2, r2
 80025d2:	440b      	add	r3, r1
 80025d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025d8:	e00a      	b.n	80025f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	b2da      	uxtb	r2, r3
 80025de:	4908      	ldr	r1, [pc, #32]	; (8002600 <__NVIC_SetPriority+0x50>)
 80025e0:	79fb      	ldrb	r3, [r7, #7]
 80025e2:	f003 030f 	and.w	r3, r3, #15
 80025e6:	3b04      	subs	r3, #4
 80025e8:	0112      	lsls	r2, r2, #4
 80025ea:	b2d2      	uxtb	r2, r2
 80025ec:	440b      	add	r3, r1
 80025ee:	761a      	strb	r2, [r3, #24]
}
 80025f0:	bf00      	nop
 80025f2:	370c      	adds	r7, #12
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bc80      	pop	{r7}
 80025f8:	4770      	bx	lr
 80025fa:	bf00      	nop
 80025fc:	e000e100 	.word	0xe000e100
 8002600:	e000ed00 	.word	0xe000ed00

08002604 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002604:	b480      	push	{r7}
 8002606:	b089      	sub	sp, #36	; 0x24
 8002608:	af00      	add	r7, sp, #0
 800260a:	60f8      	str	r0, [r7, #12]
 800260c:	60b9      	str	r1, [r7, #8]
 800260e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	f003 0307 	and.w	r3, r3, #7
 8002616:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002618:	69fb      	ldr	r3, [r7, #28]
 800261a:	f1c3 0307 	rsb	r3, r3, #7
 800261e:	2b04      	cmp	r3, #4
 8002620:	bf28      	it	cs
 8002622:	2304      	movcs	r3, #4
 8002624:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002626:	69fb      	ldr	r3, [r7, #28]
 8002628:	3304      	adds	r3, #4
 800262a:	2b06      	cmp	r3, #6
 800262c:	d902      	bls.n	8002634 <NVIC_EncodePriority+0x30>
 800262e:	69fb      	ldr	r3, [r7, #28]
 8002630:	3b03      	subs	r3, #3
 8002632:	e000      	b.n	8002636 <NVIC_EncodePriority+0x32>
 8002634:	2300      	movs	r3, #0
 8002636:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002638:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800263c:	69bb      	ldr	r3, [r7, #24]
 800263e:	fa02 f303 	lsl.w	r3, r2, r3
 8002642:	43da      	mvns	r2, r3
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	401a      	ands	r2, r3
 8002648:	697b      	ldr	r3, [r7, #20]
 800264a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800264c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002650:	697b      	ldr	r3, [r7, #20]
 8002652:	fa01 f303 	lsl.w	r3, r1, r3
 8002656:	43d9      	mvns	r1, r3
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800265c:	4313      	orrs	r3, r2
         );
}
 800265e:	4618      	mov	r0, r3
 8002660:	3724      	adds	r7, #36	; 0x24
 8002662:	46bd      	mov	sp, r7
 8002664:	bc80      	pop	{r7}
 8002666:	4770      	bx	lr

08002668 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b082      	sub	sp, #8
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002670:	6878      	ldr	r0, [r7, #4]
 8002672:	f7ff ff4f 	bl	8002514 <__NVIC_SetPriorityGrouping>
}
 8002676:	bf00      	nop
 8002678:	3708      	adds	r7, #8
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}

0800267e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800267e:	b580      	push	{r7, lr}
 8002680:	b086      	sub	sp, #24
 8002682:	af00      	add	r7, sp, #0
 8002684:	4603      	mov	r3, r0
 8002686:	60b9      	str	r1, [r7, #8]
 8002688:	607a      	str	r2, [r7, #4]
 800268a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800268c:	2300      	movs	r3, #0
 800268e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002690:	f7ff ff64 	bl	800255c <__NVIC_GetPriorityGrouping>
 8002694:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002696:	687a      	ldr	r2, [r7, #4]
 8002698:	68b9      	ldr	r1, [r7, #8]
 800269a:	6978      	ldr	r0, [r7, #20]
 800269c:	f7ff ffb2 	bl	8002604 <NVIC_EncodePriority>
 80026a0:	4602      	mov	r2, r0
 80026a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026a6:	4611      	mov	r1, r2
 80026a8:	4618      	mov	r0, r3
 80026aa:	f7ff ff81 	bl	80025b0 <__NVIC_SetPriority>
}
 80026ae:	bf00      	nop
 80026b0:	3718      	adds	r7, #24
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}

080026b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026b6:	b580      	push	{r7, lr}
 80026b8:	b082      	sub	sp, #8
 80026ba:	af00      	add	r7, sp, #0
 80026bc:	4603      	mov	r3, r0
 80026be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026c4:	4618      	mov	r0, r3
 80026c6:	f7ff ff57 	bl	8002578 <__NVIC_EnableIRQ>
}
 80026ca:	bf00      	nop
 80026cc:	3708      	adds	r7, #8
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}
	...

080026d4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b085      	sub	sp, #20
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80026dc:	2300      	movs	r3, #0
 80026de:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d101      	bne.n	80026ea <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80026e6:	2301      	movs	r3, #1
 80026e8:	e043      	b.n	8002772 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	461a      	mov	r2, r3
 80026f0:	4b22      	ldr	r3, [pc, #136]	; (800277c <HAL_DMA_Init+0xa8>)
 80026f2:	4413      	add	r3, r2
 80026f4:	4a22      	ldr	r2, [pc, #136]	; (8002780 <HAL_DMA_Init+0xac>)
 80026f6:	fba2 2303 	umull	r2, r3, r2, r3
 80026fa:	091b      	lsrs	r3, r3, #4
 80026fc:	009a      	lsls	r2, r3, #2
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	4a1f      	ldr	r2, [pc, #124]	; (8002784 <HAL_DMA_Init+0xb0>)
 8002706:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2202      	movs	r2, #2
 800270c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800271e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002722:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800272c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	68db      	ldr	r3, [r3, #12]
 8002732:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002738:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	695b      	ldr	r3, [r3, #20]
 800273e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002744:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	69db      	ldr	r3, [r3, #28]
 800274a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800274c:	68fa      	ldr	r2, [r7, #12]
 800274e:	4313      	orrs	r3, r2
 8002750:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	68fa      	ldr	r2, [r7, #12]
 8002758:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2200      	movs	r2, #0
 800275e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2201      	movs	r2, #1
 8002764:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2200      	movs	r2, #0
 800276c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002770:	2300      	movs	r3, #0
}
 8002772:	4618      	mov	r0, r3
 8002774:	3714      	adds	r7, #20
 8002776:	46bd      	mov	sp, r7
 8002778:	bc80      	pop	{r7}
 800277a:	4770      	bx	lr
 800277c:	bffdfff8 	.word	0xbffdfff8
 8002780:	cccccccd 	.word	0xcccccccd
 8002784:	40020000 	.word	0x40020000

08002788 <HAL_DMA_Start>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b086      	sub	sp, #24
 800278c:	af00      	add	r7, sp, #0
 800278e:	60f8      	str	r0, [r7, #12]
 8002790:	60b9      	str	r1, [r7, #8]
 8002792:	607a      	str	r2, [r7, #4]
 8002794:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002796:	2300      	movs	r3, #0
 8002798:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027a0:	2b01      	cmp	r3, #1
 80027a2:	d101      	bne.n	80027a8 <HAL_DMA_Start+0x20>
 80027a4:	2302      	movs	r3, #2
 80027a6:	e02d      	b.n	8002804 <HAL_DMA_Start+0x7c>
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	2201      	movs	r2, #1
 80027ac:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80027b6:	2b01      	cmp	r3, #1
 80027b8:	d11d      	bne.n	80027f6 <HAL_DMA_Start+0x6e>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	2202      	movs	r2, #2
 80027be:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	2200      	movs	r2, #0
 80027c6:	639a      	str	r2, [r3, #56]	; 0x38
            
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	681a      	ldr	r2, [r3, #0]
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f022 0201 	bic.w	r2, r2, #1
 80027d6:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	687a      	ldr	r2, [r7, #4]
 80027dc:	68b9      	ldr	r1, [r7, #8]
 80027de:	68f8      	ldr	r0, [r7, #12]
 80027e0:	f000 f9f0 	bl	8002bc4 <DMA_SetConfig>
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	681a      	ldr	r2, [r3, #0]
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f042 0201 	orr.w	r2, r2, #1
 80027f2:	601a      	str	r2, [r3, #0]
 80027f4:	e005      	b.n	8002802 <HAL_DMA_Start+0x7a>
  }
  else
  {
   /* Process Unlocked */
   __HAL_UNLOCK(hdma);  
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	2200      	movs	r2, #0
 80027fa:	f883 2020 	strb.w	r2, [r3, #32]
   status = HAL_BUSY;
 80027fe:	2302      	movs	r3, #2
 8002800:	75fb      	strb	r3, [r7, #23]
  }  
  return status;
 8002802:	7dfb      	ldrb	r3, [r7, #23]
}
 8002804:	4618      	mov	r0, r3
 8002806:	3718      	adds	r7, #24
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}

0800280c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b086      	sub	sp, #24
 8002810:	af00      	add	r7, sp, #0
 8002812:	60f8      	str	r0, [r7, #12]
 8002814:	60b9      	str	r1, [r7, #8]
 8002816:	607a      	str	r2, [r7, #4]
 8002818:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800281a:	2300      	movs	r3, #0
 800281c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002824:	2b01      	cmp	r3, #1
 8002826:	d101      	bne.n	800282c <HAL_DMA_Start_IT+0x20>
 8002828:	2302      	movs	r3, #2
 800282a:	e04a      	b.n	80028c2 <HAL_DMA_Start_IT+0xb6>
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	2201      	movs	r2, #1
 8002830:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800283a:	2b01      	cmp	r3, #1
 800283c:	d13a      	bne.n	80028b4 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	2202      	movs	r2, #2
 8002842:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	2200      	movs	r2, #0
 800284a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	681a      	ldr	r2, [r3, #0]
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f022 0201 	bic.w	r2, r2, #1
 800285a:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	687a      	ldr	r2, [r7, #4]
 8002860:	68b9      	ldr	r1, [r7, #8]
 8002862:	68f8      	ldr	r0, [r7, #12]
 8002864:	f000 f9ae 	bl	8002bc4 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800286c:	2b00      	cmp	r3, #0
 800286e:	d008      	beq.n	8002882 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	681a      	ldr	r2, [r3, #0]
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f042 020e 	orr.w	r2, r2, #14
 800287e:	601a      	str	r2, [r3, #0]
 8002880:	e00f      	b.n	80028a2 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	681a      	ldr	r2, [r3, #0]
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f022 0204 	bic.w	r2, r2, #4
 8002890:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	681a      	ldr	r2, [r3, #0]
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f042 020a 	orr.w	r2, r2, #10
 80028a0:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	681a      	ldr	r2, [r3, #0]
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f042 0201 	orr.w	r2, r2, #1
 80028b0:	601a      	str	r2, [r3, #0]
 80028b2:	e005      	b.n	80028c0 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	2200      	movs	r2, #0
 80028b8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80028bc:	2302      	movs	r3, #2
 80028be:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80028c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	3718      	adds	r7, #24
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}
	...

080028cc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b084      	sub	sp, #16
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80028d4:	2300      	movs	r3, #0
 80028d6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80028de:	2b02      	cmp	r3, #2
 80028e0:	d005      	beq.n	80028ee <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2204      	movs	r2, #4
 80028e6:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80028e8:	2301      	movs	r3, #1
 80028ea:	73fb      	strb	r3, [r7, #15]
 80028ec:	e051      	b.n	8002992 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	681a      	ldr	r2, [r3, #0]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f022 020e 	bic.w	r2, r2, #14
 80028fc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f022 0201 	bic.w	r2, r2, #1
 800290c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4a22      	ldr	r2, [pc, #136]	; (800299c <HAL_DMA_Abort_IT+0xd0>)
 8002914:	4293      	cmp	r3, r2
 8002916:	d029      	beq.n	800296c <HAL_DMA_Abort_IT+0xa0>
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a20      	ldr	r2, [pc, #128]	; (80029a0 <HAL_DMA_Abort_IT+0xd4>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d022      	beq.n	8002968 <HAL_DMA_Abort_IT+0x9c>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4a1f      	ldr	r2, [pc, #124]	; (80029a4 <HAL_DMA_Abort_IT+0xd8>)
 8002928:	4293      	cmp	r3, r2
 800292a:	d01a      	beq.n	8002962 <HAL_DMA_Abort_IT+0x96>
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a1d      	ldr	r2, [pc, #116]	; (80029a8 <HAL_DMA_Abort_IT+0xdc>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d012      	beq.n	800295c <HAL_DMA_Abort_IT+0x90>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4a1c      	ldr	r2, [pc, #112]	; (80029ac <HAL_DMA_Abort_IT+0xe0>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d00a      	beq.n	8002956 <HAL_DMA_Abort_IT+0x8a>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a1a      	ldr	r2, [pc, #104]	; (80029b0 <HAL_DMA_Abort_IT+0xe4>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d102      	bne.n	8002950 <HAL_DMA_Abort_IT+0x84>
 800294a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800294e:	e00e      	b.n	800296e <HAL_DMA_Abort_IT+0xa2>
 8002950:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002954:	e00b      	b.n	800296e <HAL_DMA_Abort_IT+0xa2>
 8002956:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800295a:	e008      	b.n	800296e <HAL_DMA_Abort_IT+0xa2>
 800295c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002960:	e005      	b.n	800296e <HAL_DMA_Abort_IT+0xa2>
 8002962:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002966:	e002      	b.n	800296e <HAL_DMA_Abort_IT+0xa2>
 8002968:	2310      	movs	r3, #16
 800296a:	e000      	b.n	800296e <HAL_DMA_Abort_IT+0xa2>
 800296c:	2301      	movs	r3, #1
 800296e:	4a11      	ldr	r2, [pc, #68]	; (80029b4 <HAL_DMA_Abort_IT+0xe8>)
 8002970:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2201      	movs	r2, #1
 8002976:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2200      	movs	r2, #0
 800297e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002986:	2b00      	cmp	r3, #0
 8002988:	d003      	beq.n	8002992 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800298e:	6878      	ldr	r0, [r7, #4]
 8002990:	4798      	blx	r3
    } 
  }
  return status;
 8002992:	7bfb      	ldrb	r3, [r7, #15]
}
 8002994:	4618      	mov	r0, r3
 8002996:	3710      	adds	r7, #16
 8002998:	46bd      	mov	sp, r7
 800299a:	bd80      	pop	{r7, pc}
 800299c:	40020008 	.word	0x40020008
 80029a0:	4002001c 	.word	0x4002001c
 80029a4:	40020030 	.word	0x40020030
 80029a8:	40020044 	.word	0x40020044
 80029ac:	40020058 	.word	0x40020058
 80029b0:	4002006c 	.word	0x4002006c
 80029b4:	40020000 	.word	0x40020000

080029b8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b084      	sub	sp, #16
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029d4:	2204      	movs	r2, #4
 80029d6:	409a      	lsls	r2, r3
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	4013      	ands	r3, r2
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d04f      	beq.n	8002a80 <HAL_DMA_IRQHandler+0xc8>
 80029e0:	68bb      	ldr	r3, [r7, #8]
 80029e2:	f003 0304 	and.w	r3, r3, #4
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d04a      	beq.n	8002a80 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f003 0320 	and.w	r3, r3, #32
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d107      	bne.n	8002a08 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	681a      	ldr	r2, [r3, #0]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f022 0204 	bic.w	r2, r2, #4
 8002a06:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a66      	ldr	r2, [pc, #408]	; (8002ba8 <HAL_DMA_IRQHandler+0x1f0>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d029      	beq.n	8002a66 <HAL_DMA_IRQHandler+0xae>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4a65      	ldr	r2, [pc, #404]	; (8002bac <HAL_DMA_IRQHandler+0x1f4>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d022      	beq.n	8002a62 <HAL_DMA_IRQHandler+0xaa>
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a63      	ldr	r2, [pc, #396]	; (8002bb0 <HAL_DMA_IRQHandler+0x1f8>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d01a      	beq.n	8002a5c <HAL_DMA_IRQHandler+0xa4>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4a62      	ldr	r2, [pc, #392]	; (8002bb4 <HAL_DMA_IRQHandler+0x1fc>)
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d012      	beq.n	8002a56 <HAL_DMA_IRQHandler+0x9e>
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4a60      	ldr	r2, [pc, #384]	; (8002bb8 <HAL_DMA_IRQHandler+0x200>)
 8002a36:	4293      	cmp	r3, r2
 8002a38:	d00a      	beq.n	8002a50 <HAL_DMA_IRQHandler+0x98>
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4a5f      	ldr	r2, [pc, #380]	; (8002bbc <HAL_DMA_IRQHandler+0x204>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d102      	bne.n	8002a4a <HAL_DMA_IRQHandler+0x92>
 8002a44:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002a48:	e00e      	b.n	8002a68 <HAL_DMA_IRQHandler+0xb0>
 8002a4a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002a4e:	e00b      	b.n	8002a68 <HAL_DMA_IRQHandler+0xb0>
 8002a50:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002a54:	e008      	b.n	8002a68 <HAL_DMA_IRQHandler+0xb0>
 8002a56:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002a5a:	e005      	b.n	8002a68 <HAL_DMA_IRQHandler+0xb0>
 8002a5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002a60:	e002      	b.n	8002a68 <HAL_DMA_IRQHandler+0xb0>
 8002a62:	2340      	movs	r3, #64	; 0x40
 8002a64:	e000      	b.n	8002a68 <HAL_DMA_IRQHandler+0xb0>
 8002a66:	2304      	movs	r3, #4
 8002a68:	4a55      	ldr	r2, [pc, #340]	; (8002bc0 <HAL_DMA_IRQHandler+0x208>)
 8002a6a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	f000 8094 	beq.w	8002b9e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a7a:	6878      	ldr	r0, [r7, #4]
 8002a7c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002a7e:	e08e      	b.n	8002b9e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a84:	2202      	movs	r2, #2
 8002a86:	409a      	lsls	r2, r3
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	4013      	ands	r3, r2
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d056      	beq.n	8002b3e <HAL_DMA_IRQHandler+0x186>
 8002a90:	68bb      	ldr	r3, [r7, #8]
 8002a92:	f003 0302 	and.w	r3, r3, #2
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d051      	beq.n	8002b3e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f003 0320 	and.w	r3, r3, #32
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d10b      	bne.n	8002ac0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f022 020a 	bic.w	r2, r2, #10
 8002ab6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2201      	movs	r2, #1
 8002abc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4a38      	ldr	r2, [pc, #224]	; (8002ba8 <HAL_DMA_IRQHandler+0x1f0>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d029      	beq.n	8002b1e <HAL_DMA_IRQHandler+0x166>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4a37      	ldr	r2, [pc, #220]	; (8002bac <HAL_DMA_IRQHandler+0x1f4>)
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	d022      	beq.n	8002b1a <HAL_DMA_IRQHandler+0x162>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a35      	ldr	r2, [pc, #212]	; (8002bb0 <HAL_DMA_IRQHandler+0x1f8>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d01a      	beq.n	8002b14 <HAL_DMA_IRQHandler+0x15c>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4a34      	ldr	r2, [pc, #208]	; (8002bb4 <HAL_DMA_IRQHandler+0x1fc>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d012      	beq.n	8002b0e <HAL_DMA_IRQHandler+0x156>
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a32      	ldr	r2, [pc, #200]	; (8002bb8 <HAL_DMA_IRQHandler+0x200>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d00a      	beq.n	8002b08 <HAL_DMA_IRQHandler+0x150>
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4a31      	ldr	r2, [pc, #196]	; (8002bbc <HAL_DMA_IRQHandler+0x204>)
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d102      	bne.n	8002b02 <HAL_DMA_IRQHandler+0x14a>
 8002afc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002b00:	e00e      	b.n	8002b20 <HAL_DMA_IRQHandler+0x168>
 8002b02:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002b06:	e00b      	b.n	8002b20 <HAL_DMA_IRQHandler+0x168>
 8002b08:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002b0c:	e008      	b.n	8002b20 <HAL_DMA_IRQHandler+0x168>
 8002b0e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002b12:	e005      	b.n	8002b20 <HAL_DMA_IRQHandler+0x168>
 8002b14:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002b18:	e002      	b.n	8002b20 <HAL_DMA_IRQHandler+0x168>
 8002b1a:	2320      	movs	r3, #32
 8002b1c:	e000      	b.n	8002b20 <HAL_DMA_IRQHandler+0x168>
 8002b1e:	2302      	movs	r3, #2
 8002b20:	4a27      	ldr	r2, [pc, #156]	; (8002bc0 <HAL_DMA_IRQHandler+0x208>)
 8002b22:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2200      	movs	r2, #0
 8002b28:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d034      	beq.n	8002b9e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b38:	6878      	ldr	r0, [r7, #4]
 8002b3a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002b3c:	e02f      	b.n	8002b9e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b42:	2208      	movs	r2, #8
 8002b44:	409a      	lsls	r2, r3
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	4013      	ands	r3, r2
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d028      	beq.n	8002ba0 <HAL_DMA_IRQHandler+0x1e8>
 8002b4e:	68bb      	ldr	r3, [r7, #8]
 8002b50:	f003 0308 	and.w	r3, r3, #8
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d023      	beq.n	8002ba0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	681a      	ldr	r2, [r3, #0]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f022 020e 	bic.w	r2, r2, #14
 8002b66:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b70:	2101      	movs	r1, #1
 8002b72:	fa01 f202 	lsl.w	r2, r1, r2
 8002b76:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2201      	movs	r2, #1
 8002b82:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2200      	movs	r2, #0
 8002b8a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d004      	beq.n	8002ba0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b9a:	6878      	ldr	r0, [r7, #4]
 8002b9c:	4798      	blx	r3
    }
  }
  return;
 8002b9e:	bf00      	nop
 8002ba0:	bf00      	nop
}
 8002ba2:	3710      	adds	r7, #16
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bd80      	pop	{r7, pc}
 8002ba8:	40020008 	.word	0x40020008
 8002bac:	4002001c 	.word	0x4002001c
 8002bb0:	40020030 	.word	0x40020030
 8002bb4:	40020044 	.word	0x40020044
 8002bb8:	40020058 	.word	0x40020058
 8002bbc:	4002006c 	.word	0x4002006c
 8002bc0:	40020000 	.word	0x40020000

08002bc4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	b085      	sub	sp, #20
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	60f8      	str	r0, [r7, #12]
 8002bcc:	60b9      	str	r1, [r7, #8]
 8002bce:	607a      	str	r2, [r7, #4]
 8002bd0:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bda:	2101      	movs	r1, #1
 8002bdc:	fa01 f202 	lsl.w	r2, r1, r2
 8002be0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	683a      	ldr	r2, [r7, #0]
 8002be8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	2b10      	cmp	r3, #16
 8002bf0:	d108      	bne.n	8002c04 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	687a      	ldr	r2, [r7, #4]
 8002bf8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	68ba      	ldr	r2, [r7, #8]
 8002c00:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002c02:	e007      	b.n	8002c14 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	68ba      	ldr	r2, [r7, #8]
 8002c0a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	687a      	ldr	r2, [r7, #4]
 8002c12:	60da      	str	r2, [r3, #12]
}
 8002c14:	bf00      	nop
 8002c16:	3714      	adds	r7, #20
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bc80      	pop	{r7}
 8002c1c:	4770      	bx	lr
	...

08002c20 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b08b      	sub	sp, #44	; 0x2c
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
 8002c28:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c32:	e127      	b.n	8002e84 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002c34:	2201      	movs	r2, #1
 8002c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c38:	fa02 f303 	lsl.w	r3, r2, r3
 8002c3c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	69fa      	ldr	r2, [r7, #28]
 8002c44:	4013      	ands	r3, r2
 8002c46:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002c48:	69ba      	ldr	r2, [r7, #24]
 8002c4a:	69fb      	ldr	r3, [r7, #28]
 8002c4c:	429a      	cmp	r2, r3
 8002c4e:	f040 8116 	bne.w	8002e7e <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	2b12      	cmp	r3, #18
 8002c58:	d034      	beq.n	8002cc4 <HAL_GPIO_Init+0xa4>
 8002c5a:	2b12      	cmp	r3, #18
 8002c5c:	d80d      	bhi.n	8002c7a <HAL_GPIO_Init+0x5a>
 8002c5e:	2b02      	cmp	r3, #2
 8002c60:	d02b      	beq.n	8002cba <HAL_GPIO_Init+0x9a>
 8002c62:	2b02      	cmp	r3, #2
 8002c64:	d804      	bhi.n	8002c70 <HAL_GPIO_Init+0x50>
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d031      	beq.n	8002cce <HAL_GPIO_Init+0xae>
 8002c6a:	2b01      	cmp	r3, #1
 8002c6c:	d01c      	beq.n	8002ca8 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002c6e:	e048      	b.n	8002d02 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002c70:	2b03      	cmp	r3, #3
 8002c72:	d043      	beq.n	8002cfc <HAL_GPIO_Init+0xdc>
 8002c74:	2b11      	cmp	r3, #17
 8002c76:	d01b      	beq.n	8002cb0 <HAL_GPIO_Init+0x90>
          break;
 8002c78:	e043      	b.n	8002d02 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002c7a:	4a89      	ldr	r2, [pc, #548]	; (8002ea0 <HAL_GPIO_Init+0x280>)
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d026      	beq.n	8002cce <HAL_GPIO_Init+0xae>
 8002c80:	4a87      	ldr	r2, [pc, #540]	; (8002ea0 <HAL_GPIO_Init+0x280>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d806      	bhi.n	8002c94 <HAL_GPIO_Init+0x74>
 8002c86:	4a87      	ldr	r2, [pc, #540]	; (8002ea4 <HAL_GPIO_Init+0x284>)
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	d020      	beq.n	8002cce <HAL_GPIO_Init+0xae>
 8002c8c:	4a86      	ldr	r2, [pc, #536]	; (8002ea8 <HAL_GPIO_Init+0x288>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d01d      	beq.n	8002cce <HAL_GPIO_Init+0xae>
          break;
 8002c92:	e036      	b.n	8002d02 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002c94:	4a85      	ldr	r2, [pc, #532]	; (8002eac <HAL_GPIO_Init+0x28c>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d019      	beq.n	8002cce <HAL_GPIO_Init+0xae>
 8002c9a:	4a85      	ldr	r2, [pc, #532]	; (8002eb0 <HAL_GPIO_Init+0x290>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d016      	beq.n	8002cce <HAL_GPIO_Init+0xae>
 8002ca0:	4a84      	ldr	r2, [pc, #528]	; (8002eb4 <HAL_GPIO_Init+0x294>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d013      	beq.n	8002cce <HAL_GPIO_Init+0xae>
          break;
 8002ca6:	e02c      	b.n	8002d02 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	68db      	ldr	r3, [r3, #12]
 8002cac:	623b      	str	r3, [r7, #32]
          break;
 8002cae:	e028      	b.n	8002d02 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	68db      	ldr	r3, [r3, #12]
 8002cb4:	3304      	adds	r3, #4
 8002cb6:	623b      	str	r3, [r7, #32]
          break;
 8002cb8:	e023      	b.n	8002d02 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	68db      	ldr	r3, [r3, #12]
 8002cbe:	3308      	adds	r3, #8
 8002cc0:	623b      	str	r3, [r7, #32]
          break;
 8002cc2:	e01e      	b.n	8002d02 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	68db      	ldr	r3, [r3, #12]
 8002cc8:	330c      	adds	r3, #12
 8002cca:	623b      	str	r3, [r7, #32]
          break;
 8002ccc:	e019      	b.n	8002d02 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	689b      	ldr	r3, [r3, #8]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d102      	bne.n	8002cdc <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002cd6:	2304      	movs	r3, #4
 8002cd8:	623b      	str	r3, [r7, #32]
          break;
 8002cda:	e012      	b.n	8002d02 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	689b      	ldr	r3, [r3, #8]
 8002ce0:	2b01      	cmp	r3, #1
 8002ce2:	d105      	bne.n	8002cf0 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002ce4:	2308      	movs	r3, #8
 8002ce6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	69fa      	ldr	r2, [r7, #28]
 8002cec:	611a      	str	r2, [r3, #16]
          break;
 8002cee:	e008      	b.n	8002d02 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002cf0:	2308      	movs	r3, #8
 8002cf2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	69fa      	ldr	r2, [r7, #28]
 8002cf8:	615a      	str	r2, [r3, #20]
          break;
 8002cfa:	e002      	b.n	8002d02 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	623b      	str	r3, [r7, #32]
          break;
 8002d00:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002d02:	69bb      	ldr	r3, [r7, #24]
 8002d04:	2bff      	cmp	r3, #255	; 0xff
 8002d06:	d801      	bhi.n	8002d0c <HAL_GPIO_Init+0xec>
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	e001      	b.n	8002d10 <HAL_GPIO_Init+0xf0>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	3304      	adds	r3, #4
 8002d10:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002d12:	69bb      	ldr	r3, [r7, #24]
 8002d14:	2bff      	cmp	r3, #255	; 0xff
 8002d16:	d802      	bhi.n	8002d1e <HAL_GPIO_Init+0xfe>
 8002d18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d1a:	009b      	lsls	r3, r3, #2
 8002d1c:	e002      	b.n	8002d24 <HAL_GPIO_Init+0x104>
 8002d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d20:	3b08      	subs	r3, #8
 8002d22:	009b      	lsls	r3, r3, #2
 8002d24:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002d26:	697b      	ldr	r3, [r7, #20]
 8002d28:	681a      	ldr	r2, [r3, #0]
 8002d2a:	210f      	movs	r1, #15
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	fa01 f303 	lsl.w	r3, r1, r3
 8002d32:	43db      	mvns	r3, r3
 8002d34:	401a      	ands	r2, r3
 8002d36:	6a39      	ldr	r1, [r7, #32]
 8002d38:	693b      	ldr	r3, [r7, #16]
 8002d3a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d3e:	431a      	orrs	r2, r3
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	f000 8096 	beq.w	8002e7e <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002d52:	4b59      	ldr	r3, [pc, #356]	; (8002eb8 <HAL_GPIO_Init+0x298>)
 8002d54:	699b      	ldr	r3, [r3, #24]
 8002d56:	4a58      	ldr	r2, [pc, #352]	; (8002eb8 <HAL_GPIO_Init+0x298>)
 8002d58:	f043 0301 	orr.w	r3, r3, #1
 8002d5c:	6193      	str	r3, [r2, #24]
 8002d5e:	4b56      	ldr	r3, [pc, #344]	; (8002eb8 <HAL_GPIO_Init+0x298>)
 8002d60:	699b      	ldr	r3, [r3, #24]
 8002d62:	f003 0301 	and.w	r3, r3, #1
 8002d66:	60bb      	str	r3, [r7, #8]
 8002d68:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002d6a:	4a54      	ldr	r2, [pc, #336]	; (8002ebc <HAL_GPIO_Init+0x29c>)
 8002d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d6e:	089b      	lsrs	r3, r3, #2
 8002d70:	3302      	adds	r3, #2
 8002d72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d76:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d7a:	f003 0303 	and.w	r3, r3, #3
 8002d7e:	009b      	lsls	r3, r3, #2
 8002d80:	220f      	movs	r2, #15
 8002d82:	fa02 f303 	lsl.w	r3, r2, r3
 8002d86:	43db      	mvns	r3, r3
 8002d88:	68fa      	ldr	r2, [r7, #12]
 8002d8a:	4013      	ands	r3, r2
 8002d8c:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	4a4b      	ldr	r2, [pc, #300]	; (8002ec0 <HAL_GPIO_Init+0x2a0>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d013      	beq.n	8002dbe <HAL_GPIO_Init+0x19e>
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	4a4a      	ldr	r2, [pc, #296]	; (8002ec4 <HAL_GPIO_Init+0x2a4>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d00d      	beq.n	8002dba <HAL_GPIO_Init+0x19a>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	4a49      	ldr	r2, [pc, #292]	; (8002ec8 <HAL_GPIO_Init+0x2a8>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d007      	beq.n	8002db6 <HAL_GPIO_Init+0x196>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	4a48      	ldr	r2, [pc, #288]	; (8002ecc <HAL_GPIO_Init+0x2ac>)
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d101      	bne.n	8002db2 <HAL_GPIO_Init+0x192>
 8002dae:	2303      	movs	r3, #3
 8002db0:	e006      	b.n	8002dc0 <HAL_GPIO_Init+0x1a0>
 8002db2:	2304      	movs	r3, #4
 8002db4:	e004      	b.n	8002dc0 <HAL_GPIO_Init+0x1a0>
 8002db6:	2302      	movs	r3, #2
 8002db8:	e002      	b.n	8002dc0 <HAL_GPIO_Init+0x1a0>
 8002dba:	2301      	movs	r3, #1
 8002dbc:	e000      	b.n	8002dc0 <HAL_GPIO_Init+0x1a0>
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002dc2:	f002 0203 	and.w	r2, r2, #3
 8002dc6:	0092      	lsls	r2, r2, #2
 8002dc8:	4093      	lsls	r3, r2
 8002dca:	68fa      	ldr	r2, [r7, #12]
 8002dcc:	4313      	orrs	r3, r2
 8002dce:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002dd0:	493a      	ldr	r1, [pc, #232]	; (8002ebc <HAL_GPIO_Init+0x29c>)
 8002dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dd4:	089b      	lsrs	r3, r3, #2
 8002dd6:	3302      	adds	r3, #2
 8002dd8:	68fa      	ldr	r2, [r7, #12]
 8002dda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d006      	beq.n	8002df8 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002dea:	4b39      	ldr	r3, [pc, #228]	; (8002ed0 <HAL_GPIO_Init+0x2b0>)
 8002dec:	681a      	ldr	r2, [r3, #0]
 8002dee:	4938      	ldr	r1, [pc, #224]	; (8002ed0 <HAL_GPIO_Init+0x2b0>)
 8002df0:	69bb      	ldr	r3, [r7, #24]
 8002df2:	4313      	orrs	r3, r2
 8002df4:	600b      	str	r3, [r1, #0]
 8002df6:	e006      	b.n	8002e06 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002df8:	4b35      	ldr	r3, [pc, #212]	; (8002ed0 <HAL_GPIO_Init+0x2b0>)
 8002dfa:	681a      	ldr	r2, [r3, #0]
 8002dfc:	69bb      	ldr	r3, [r7, #24]
 8002dfe:	43db      	mvns	r3, r3
 8002e00:	4933      	ldr	r1, [pc, #204]	; (8002ed0 <HAL_GPIO_Init+0x2b0>)
 8002e02:	4013      	ands	r3, r2
 8002e04:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d006      	beq.n	8002e20 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002e12:	4b2f      	ldr	r3, [pc, #188]	; (8002ed0 <HAL_GPIO_Init+0x2b0>)
 8002e14:	685a      	ldr	r2, [r3, #4]
 8002e16:	492e      	ldr	r1, [pc, #184]	; (8002ed0 <HAL_GPIO_Init+0x2b0>)
 8002e18:	69bb      	ldr	r3, [r7, #24]
 8002e1a:	4313      	orrs	r3, r2
 8002e1c:	604b      	str	r3, [r1, #4]
 8002e1e:	e006      	b.n	8002e2e <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002e20:	4b2b      	ldr	r3, [pc, #172]	; (8002ed0 <HAL_GPIO_Init+0x2b0>)
 8002e22:	685a      	ldr	r2, [r3, #4]
 8002e24:	69bb      	ldr	r3, [r7, #24]
 8002e26:	43db      	mvns	r3, r3
 8002e28:	4929      	ldr	r1, [pc, #164]	; (8002ed0 <HAL_GPIO_Init+0x2b0>)
 8002e2a:	4013      	ands	r3, r2
 8002e2c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d006      	beq.n	8002e48 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002e3a:	4b25      	ldr	r3, [pc, #148]	; (8002ed0 <HAL_GPIO_Init+0x2b0>)
 8002e3c:	689a      	ldr	r2, [r3, #8]
 8002e3e:	4924      	ldr	r1, [pc, #144]	; (8002ed0 <HAL_GPIO_Init+0x2b0>)
 8002e40:	69bb      	ldr	r3, [r7, #24]
 8002e42:	4313      	orrs	r3, r2
 8002e44:	608b      	str	r3, [r1, #8]
 8002e46:	e006      	b.n	8002e56 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002e48:	4b21      	ldr	r3, [pc, #132]	; (8002ed0 <HAL_GPIO_Init+0x2b0>)
 8002e4a:	689a      	ldr	r2, [r3, #8]
 8002e4c:	69bb      	ldr	r3, [r7, #24]
 8002e4e:	43db      	mvns	r3, r3
 8002e50:	491f      	ldr	r1, [pc, #124]	; (8002ed0 <HAL_GPIO_Init+0x2b0>)
 8002e52:	4013      	ands	r3, r2
 8002e54:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d006      	beq.n	8002e70 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002e62:	4b1b      	ldr	r3, [pc, #108]	; (8002ed0 <HAL_GPIO_Init+0x2b0>)
 8002e64:	68da      	ldr	r2, [r3, #12]
 8002e66:	491a      	ldr	r1, [pc, #104]	; (8002ed0 <HAL_GPIO_Init+0x2b0>)
 8002e68:	69bb      	ldr	r3, [r7, #24]
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	60cb      	str	r3, [r1, #12]
 8002e6e:	e006      	b.n	8002e7e <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002e70:	4b17      	ldr	r3, [pc, #92]	; (8002ed0 <HAL_GPIO_Init+0x2b0>)
 8002e72:	68da      	ldr	r2, [r3, #12]
 8002e74:	69bb      	ldr	r3, [r7, #24]
 8002e76:	43db      	mvns	r3, r3
 8002e78:	4915      	ldr	r1, [pc, #84]	; (8002ed0 <HAL_GPIO_Init+0x2b0>)
 8002e7a:	4013      	ands	r3, r2
 8002e7c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e80:	3301      	adds	r3, #1
 8002e82:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	681a      	ldr	r2, [r3, #0]
 8002e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e8a:	fa22 f303 	lsr.w	r3, r2, r3
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	f47f aed0 	bne.w	8002c34 <HAL_GPIO_Init+0x14>
  }
}
 8002e94:	bf00      	nop
 8002e96:	372c      	adds	r7, #44	; 0x2c
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	bc80      	pop	{r7}
 8002e9c:	4770      	bx	lr
 8002e9e:	bf00      	nop
 8002ea0:	10210000 	.word	0x10210000
 8002ea4:	10110000 	.word	0x10110000
 8002ea8:	10120000 	.word	0x10120000
 8002eac:	10310000 	.word	0x10310000
 8002eb0:	10320000 	.word	0x10320000
 8002eb4:	10220000 	.word	0x10220000
 8002eb8:	40021000 	.word	0x40021000
 8002ebc:	40010000 	.word	0x40010000
 8002ec0:	40010800 	.word	0x40010800
 8002ec4:	40010c00 	.word	0x40010c00
 8002ec8:	40011000 	.word	0x40011000
 8002ecc:	40011400 	.word	0x40011400
 8002ed0:	40010400 	.word	0x40010400

08002ed4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	b083      	sub	sp, #12
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
 8002edc:	460b      	mov	r3, r1
 8002ede:	807b      	strh	r3, [r7, #2]
 8002ee0:	4613      	mov	r3, r2
 8002ee2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002ee4:	787b      	ldrb	r3, [r7, #1]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d003      	beq.n	8002ef2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002eea:	887a      	ldrh	r2, [r7, #2]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002ef0:	e003      	b.n	8002efa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002ef2:	887b      	ldrh	r3, [r7, #2]
 8002ef4:	041a      	lsls	r2, r3, #16
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	611a      	str	r2, [r3, #16]
}
 8002efa:	bf00      	nop
 8002efc:	370c      	adds	r7, #12
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bc80      	pop	{r7}
 8002f02:	4770      	bx	lr

08002f04 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b086      	sub	sp, #24
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d101      	bne.n	8002f16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f12:	2301      	movs	r3, #1
 8002f14:	e26c      	b.n	80033f0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f003 0301 	and.w	r3, r3, #1
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	f000 8087 	beq.w	8003032 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002f24:	4b92      	ldr	r3, [pc, #584]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	f003 030c 	and.w	r3, r3, #12
 8002f2c:	2b04      	cmp	r3, #4
 8002f2e:	d00c      	beq.n	8002f4a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002f30:	4b8f      	ldr	r3, [pc, #572]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 8002f32:	685b      	ldr	r3, [r3, #4]
 8002f34:	f003 030c 	and.w	r3, r3, #12
 8002f38:	2b08      	cmp	r3, #8
 8002f3a:	d112      	bne.n	8002f62 <HAL_RCC_OscConfig+0x5e>
 8002f3c:	4b8c      	ldr	r3, [pc, #560]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f48:	d10b      	bne.n	8002f62 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f4a:	4b89      	ldr	r3, [pc, #548]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d06c      	beq.n	8003030 <HAL_RCC_OscConfig+0x12c>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d168      	bne.n	8003030 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	e246      	b.n	80033f0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f6a:	d106      	bne.n	8002f7a <HAL_RCC_OscConfig+0x76>
 8002f6c:	4b80      	ldr	r3, [pc, #512]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4a7f      	ldr	r2, [pc, #508]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 8002f72:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f76:	6013      	str	r3, [r2, #0]
 8002f78:	e02e      	b.n	8002fd8 <HAL_RCC_OscConfig+0xd4>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d10c      	bne.n	8002f9c <HAL_RCC_OscConfig+0x98>
 8002f82:	4b7b      	ldr	r3, [pc, #492]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a7a      	ldr	r2, [pc, #488]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 8002f88:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f8c:	6013      	str	r3, [r2, #0]
 8002f8e:	4b78      	ldr	r3, [pc, #480]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	4a77      	ldr	r2, [pc, #476]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 8002f94:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f98:	6013      	str	r3, [r2, #0]
 8002f9a:	e01d      	b.n	8002fd8 <HAL_RCC_OscConfig+0xd4>
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002fa4:	d10c      	bne.n	8002fc0 <HAL_RCC_OscConfig+0xbc>
 8002fa6:	4b72      	ldr	r3, [pc, #456]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	4a71      	ldr	r2, [pc, #452]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 8002fac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002fb0:	6013      	str	r3, [r2, #0]
 8002fb2:	4b6f      	ldr	r3, [pc, #444]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	4a6e      	ldr	r2, [pc, #440]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 8002fb8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002fbc:	6013      	str	r3, [r2, #0]
 8002fbe:	e00b      	b.n	8002fd8 <HAL_RCC_OscConfig+0xd4>
 8002fc0:	4b6b      	ldr	r3, [pc, #428]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4a6a      	ldr	r2, [pc, #424]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 8002fc6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002fca:	6013      	str	r3, [r2, #0]
 8002fcc:	4b68      	ldr	r3, [pc, #416]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a67      	ldr	r2, [pc, #412]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 8002fd2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002fd6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d013      	beq.n	8003008 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fe0:	f7fe feb0 	bl	8001d44 <HAL_GetTick>
 8002fe4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fe6:	e008      	b.n	8002ffa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fe8:	f7fe feac 	bl	8001d44 <HAL_GetTick>
 8002fec:	4602      	mov	r2, r0
 8002fee:	693b      	ldr	r3, [r7, #16]
 8002ff0:	1ad3      	subs	r3, r2, r3
 8002ff2:	2b64      	cmp	r3, #100	; 0x64
 8002ff4:	d901      	bls.n	8002ffa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002ff6:	2303      	movs	r3, #3
 8002ff8:	e1fa      	b.n	80033f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ffa:	4b5d      	ldr	r3, [pc, #372]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003002:	2b00      	cmp	r3, #0
 8003004:	d0f0      	beq.n	8002fe8 <HAL_RCC_OscConfig+0xe4>
 8003006:	e014      	b.n	8003032 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003008:	f7fe fe9c 	bl	8001d44 <HAL_GetTick>
 800300c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800300e:	e008      	b.n	8003022 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003010:	f7fe fe98 	bl	8001d44 <HAL_GetTick>
 8003014:	4602      	mov	r2, r0
 8003016:	693b      	ldr	r3, [r7, #16]
 8003018:	1ad3      	subs	r3, r2, r3
 800301a:	2b64      	cmp	r3, #100	; 0x64
 800301c:	d901      	bls.n	8003022 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800301e:	2303      	movs	r3, #3
 8003020:	e1e6      	b.n	80033f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003022:	4b53      	ldr	r3, [pc, #332]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800302a:	2b00      	cmp	r3, #0
 800302c:	d1f0      	bne.n	8003010 <HAL_RCC_OscConfig+0x10c>
 800302e:	e000      	b.n	8003032 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003030:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f003 0302 	and.w	r3, r3, #2
 800303a:	2b00      	cmp	r3, #0
 800303c:	d063      	beq.n	8003106 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800303e:	4b4c      	ldr	r3, [pc, #304]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 8003040:	685b      	ldr	r3, [r3, #4]
 8003042:	f003 030c 	and.w	r3, r3, #12
 8003046:	2b00      	cmp	r3, #0
 8003048:	d00b      	beq.n	8003062 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800304a:	4b49      	ldr	r3, [pc, #292]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 800304c:	685b      	ldr	r3, [r3, #4]
 800304e:	f003 030c 	and.w	r3, r3, #12
 8003052:	2b08      	cmp	r3, #8
 8003054:	d11c      	bne.n	8003090 <HAL_RCC_OscConfig+0x18c>
 8003056:	4b46      	ldr	r3, [pc, #280]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800305e:	2b00      	cmp	r3, #0
 8003060:	d116      	bne.n	8003090 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003062:	4b43      	ldr	r3, [pc, #268]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f003 0302 	and.w	r3, r3, #2
 800306a:	2b00      	cmp	r3, #0
 800306c:	d005      	beq.n	800307a <HAL_RCC_OscConfig+0x176>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	691b      	ldr	r3, [r3, #16]
 8003072:	2b01      	cmp	r3, #1
 8003074:	d001      	beq.n	800307a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003076:	2301      	movs	r3, #1
 8003078:	e1ba      	b.n	80033f0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800307a:	4b3d      	ldr	r3, [pc, #244]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	695b      	ldr	r3, [r3, #20]
 8003086:	00db      	lsls	r3, r3, #3
 8003088:	4939      	ldr	r1, [pc, #228]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 800308a:	4313      	orrs	r3, r2
 800308c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800308e:	e03a      	b.n	8003106 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	691b      	ldr	r3, [r3, #16]
 8003094:	2b00      	cmp	r3, #0
 8003096:	d020      	beq.n	80030da <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003098:	4b36      	ldr	r3, [pc, #216]	; (8003174 <HAL_RCC_OscConfig+0x270>)
 800309a:	2201      	movs	r2, #1
 800309c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800309e:	f7fe fe51 	bl	8001d44 <HAL_GetTick>
 80030a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030a4:	e008      	b.n	80030b8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030a6:	f7fe fe4d 	bl	8001d44 <HAL_GetTick>
 80030aa:	4602      	mov	r2, r0
 80030ac:	693b      	ldr	r3, [r7, #16]
 80030ae:	1ad3      	subs	r3, r2, r3
 80030b0:	2b02      	cmp	r3, #2
 80030b2:	d901      	bls.n	80030b8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80030b4:	2303      	movs	r3, #3
 80030b6:	e19b      	b.n	80033f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030b8:	4b2d      	ldr	r3, [pc, #180]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f003 0302 	and.w	r3, r3, #2
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d0f0      	beq.n	80030a6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030c4:	4b2a      	ldr	r3, [pc, #168]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	695b      	ldr	r3, [r3, #20]
 80030d0:	00db      	lsls	r3, r3, #3
 80030d2:	4927      	ldr	r1, [pc, #156]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 80030d4:	4313      	orrs	r3, r2
 80030d6:	600b      	str	r3, [r1, #0]
 80030d8:	e015      	b.n	8003106 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80030da:	4b26      	ldr	r3, [pc, #152]	; (8003174 <HAL_RCC_OscConfig+0x270>)
 80030dc:	2200      	movs	r2, #0
 80030de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030e0:	f7fe fe30 	bl	8001d44 <HAL_GetTick>
 80030e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030e6:	e008      	b.n	80030fa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030e8:	f7fe fe2c 	bl	8001d44 <HAL_GetTick>
 80030ec:	4602      	mov	r2, r0
 80030ee:	693b      	ldr	r3, [r7, #16]
 80030f0:	1ad3      	subs	r3, r2, r3
 80030f2:	2b02      	cmp	r3, #2
 80030f4:	d901      	bls.n	80030fa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80030f6:	2303      	movs	r3, #3
 80030f8:	e17a      	b.n	80033f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030fa:	4b1d      	ldr	r3, [pc, #116]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f003 0302 	and.w	r3, r3, #2
 8003102:	2b00      	cmp	r3, #0
 8003104:	d1f0      	bne.n	80030e8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f003 0308 	and.w	r3, r3, #8
 800310e:	2b00      	cmp	r3, #0
 8003110:	d03a      	beq.n	8003188 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	699b      	ldr	r3, [r3, #24]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d019      	beq.n	800314e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800311a:	4b17      	ldr	r3, [pc, #92]	; (8003178 <HAL_RCC_OscConfig+0x274>)
 800311c:	2201      	movs	r2, #1
 800311e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003120:	f7fe fe10 	bl	8001d44 <HAL_GetTick>
 8003124:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003126:	e008      	b.n	800313a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003128:	f7fe fe0c 	bl	8001d44 <HAL_GetTick>
 800312c:	4602      	mov	r2, r0
 800312e:	693b      	ldr	r3, [r7, #16]
 8003130:	1ad3      	subs	r3, r2, r3
 8003132:	2b02      	cmp	r3, #2
 8003134:	d901      	bls.n	800313a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003136:	2303      	movs	r3, #3
 8003138:	e15a      	b.n	80033f0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800313a:	4b0d      	ldr	r3, [pc, #52]	; (8003170 <HAL_RCC_OscConfig+0x26c>)
 800313c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800313e:	f003 0302 	and.w	r3, r3, #2
 8003142:	2b00      	cmp	r3, #0
 8003144:	d0f0      	beq.n	8003128 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003146:	2001      	movs	r0, #1
 8003148:	f000 fb0a 	bl	8003760 <RCC_Delay>
 800314c:	e01c      	b.n	8003188 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800314e:	4b0a      	ldr	r3, [pc, #40]	; (8003178 <HAL_RCC_OscConfig+0x274>)
 8003150:	2200      	movs	r2, #0
 8003152:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003154:	f7fe fdf6 	bl	8001d44 <HAL_GetTick>
 8003158:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800315a:	e00f      	b.n	800317c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800315c:	f7fe fdf2 	bl	8001d44 <HAL_GetTick>
 8003160:	4602      	mov	r2, r0
 8003162:	693b      	ldr	r3, [r7, #16]
 8003164:	1ad3      	subs	r3, r2, r3
 8003166:	2b02      	cmp	r3, #2
 8003168:	d908      	bls.n	800317c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800316a:	2303      	movs	r3, #3
 800316c:	e140      	b.n	80033f0 <HAL_RCC_OscConfig+0x4ec>
 800316e:	bf00      	nop
 8003170:	40021000 	.word	0x40021000
 8003174:	42420000 	.word	0x42420000
 8003178:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800317c:	4b9e      	ldr	r3, [pc, #632]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 800317e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003180:	f003 0302 	and.w	r3, r3, #2
 8003184:	2b00      	cmp	r3, #0
 8003186:	d1e9      	bne.n	800315c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f003 0304 	and.w	r3, r3, #4
 8003190:	2b00      	cmp	r3, #0
 8003192:	f000 80a6 	beq.w	80032e2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003196:	2300      	movs	r3, #0
 8003198:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800319a:	4b97      	ldr	r3, [pc, #604]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 800319c:	69db      	ldr	r3, [r3, #28]
 800319e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d10d      	bne.n	80031c2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031a6:	4b94      	ldr	r3, [pc, #592]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 80031a8:	69db      	ldr	r3, [r3, #28]
 80031aa:	4a93      	ldr	r2, [pc, #588]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 80031ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80031b0:	61d3      	str	r3, [r2, #28]
 80031b2:	4b91      	ldr	r3, [pc, #580]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 80031b4:	69db      	ldr	r3, [r3, #28]
 80031b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031ba:	60bb      	str	r3, [r7, #8]
 80031bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031be:	2301      	movs	r3, #1
 80031c0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031c2:	4b8e      	ldr	r3, [pc, #568]	; (80033fc <HAL_RCC_OscConfig+0x4f8>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d118      	bne.n	8003200 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031ce:	4b8b      	ldr	r3, [pc, #556]	; (80033fc <HAL_RCC_OscConfig+0x4f8>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4a8a      	ldr	r2, [pc, #552]	; (80033fc <HAL_RCC_OscConfig+0x4f8>)
 80031d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031da:	f7fe fdb3 	bl	8001d44 <HAL_GetTick>
 80031de:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031e0:	e008      	b.n	80031f4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031e2:	f7fe fdaf 	bl	8001d44 <HAL_GetTick>
 80031e6:	4602      	mov	r2, r0
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	1ad3      	subs	r3, r2, r3
 80031ec:	2b64      	cmp	r3, #100	; 0x64
 80031ee:	d901      	bls.n	80031f4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80031f0:	2303      	movs	r3, #3
 80031f2:	e0fd      	b.n	80033f0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031f4:	4b81      	ldr	r3, [pc, #516]	; (80033fc <HAL_RCC_OscConfig+0x4f8>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d0f0      	beq.n	80031e2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	68db      	ldr	r3, [r3, #12]
 8003204:	2b01      	cmp	r3, #1
 8003206:	d106      	bne.n	8003216 <HAL_RCC_OscConfig+0x312>
 8003208:	4b7b      	ldr	r3, [pc, #492]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 800320a:	6a1b      	ldr	r3, [r3, #32]
 800320c:	4a7a      	ldr	r2, [pc, #488]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 800320e:	f043 0301 	orr.w	r3, r3, #1
 8003212:	6213      	str	r3, [r2, #32]
 8003214:	e02d      	b.n	8003272 <HAL_RCC_OscConfig+0x36e>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	68db      	ldr	r3, [r3, #12]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d10c      	bne.n	8003238 <HAL_RCC_OscConfig+0x334>
 800321e:	4b76      	ldr	r3, [pc, #472]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 8003220:	6a1b      	ldr	r3, [r3, #32]
 8003222:	4a75      	ldr	r2, [pc, #468]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 8003224:	f023 0301 	bic.w	r3, r3, #1
 8003228:	6213      	str	r3, [r2, #32]
 800322a:	4b73      	ldr	r3, [pc, #460]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 800322c:	6a1b      	ldr	r3, [r3, #32]
 800322e:	4a72      	ldr	r2, [pc, #456]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 8003230:	f023 0304 	bic.w	r3, r3, #4
 8003234:	6213      	str	r3, [r2, #32]
 8003236:	e01c      	b.n	8003272 <HAL_RCC_OscConfig+0x36e>
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	68db      	ldr	r3, [r3, #12]
 800323c:	2b05      	cmp	r3, #5
 800323e:	d10c      	bne.n	800325a <HAL_RCC_OscConfig+0x356>
 8003240:	4b6d      	ldr	r3, [pc, #436]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 8003242:	6a1b      	ldr	r3, [r3, #32]
 8003244:	4a6c      	ldr	r2, [pc, #432]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 8003246:	f043 0304 	orr.w	r3, r3, #4
 800324a:	6213      	str	r3, [r2, #32]
 800324c:	4b6a      	ldr	r3, [pc, #424]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 800324e:	6a1b      	ldr	r3, [r3, #32]
 8003250:	4a69      	ldr	r2, [pc, #420]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 8003252:	f043 0301 	orr.w	r3, r3, #1
 8003256:	6213      	str	r3, [r2, #32]
 8003258:	e00b      	b.n	8003272 <HAL_RCC_OscConfig+0x36e>
 800325a:	4b67      	ldr	r3, [pc, #412]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 800325c:	6a1b      	ldr	r3, [r3, #32]
 800325e:	4a66      	ldr	r2, [pc, #408]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 8003260:	f023 0301 	bic.w	r3, r3, #1
 8003264:	6213      	str	r3, [r2, #32]
 8003266:	4b64      	ldr	r3, [pc, #400]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 8003268:	6a1b      	ldr	r3, [r3, #32]
 800326a:	4a63      	ldr	r2, [pc, #396]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 800326c:	f023 0304 	bic.w	r3, r3, #4
 8003270:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	68db      	ldr	r3, [r3, #12]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d015      	beq.n	80032a6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800327a:	f7fe fd63 	bl	8001d44 <HAL_GetTick>
 800327e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003280:	e00a      	b.n	8003298 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003282:	f7fe fd5f 	bl	8001d44 <HAL_GetTick>
 8003286:	4602      	mov	r2, r0
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	1ad3      	subs	r3, r2, r3
 800328c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003290:	4293      	cmp	r3, r2
 8003292:	d901      	bls.n	8003298 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003294:	2303      	movs	r3, #3
 8003296:	e0ab      	b.n	80033f0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003298:	4b57      	ldr	r3, [pc, #348]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 800329a:	6a1b      	ldr	r3, [r3, #32]
 800329c:	f003 0302 	and.w	r3, r3, #2
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d0ee      	beq.n	8003282 <HAL_RCC_OscConfig+0x37e>
 80032a4:	e014      	b.n	80032d0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032a6:	f7fe fd4d 	bl	8001d44 <HAL_GetTick>
 80032aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032ac:	e00a      	b.n	80032c4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032ae:	f7fe fd49 	bl	8001d44 <HAL_GetTick>
 80032b2:	4602      	mov	r2, r0
 80032b4:	693b      	ldr	r3, [r7, #16]
 80032b6:	1ad3      	subs	r3, r2, r3
 80032b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80032bc:	4293      	cmp	r3, r2
 80032be:	d901      	bls.n	80032c4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80032c0:	2303      	movs	r3, #3
 80032c2:	e095      	b.n	80033f0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032c4:	4b4c      	ldr	r3, [pc, #304]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 80032c6:	6a1b      	ldr	r3, [r3, #32]
 80032c8:	f003 0302 	and.w	r3, r3, #2
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d1ee      	bne.n	80032ae <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80032d0:	7dfb      	ldrb	r3, [r7, #23]
 80032d2:	2b01      	cmp	r3, #1
 80032d4:	d105      	bne.n	80032e2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032d6:	4b48      	ldr	r3, [pc, #288]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 80032d8:	69db      	ldr	r3, [r3, #28]
 80032da:	4a47      	ldr	r2, [pc, #284]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 80032dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80032e0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	69db      	ldr	r3, [r3, #28]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	f000 8081 	beq.w	80033ee <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032ec:	4b42      	ldr	r3, [pc, #264]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	f003 030c 	and.w	r3, r3, #12
 80032f4:	2b08      	cmp	r3, #8
 80032f6:	d061      	beq.n	80033bc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	69db      	ldr	r3, [r3, #28]
 80032fc:	2b02      	cmp	r3, #2
 80032fe:	d146      	bne.n	800338e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003300:	4b3f      	ldr	r3, [pc, #252]	; (8003400 <HAL_RCC_OscConfig+0x4fc>)
 8003302:	2200      	movs	r2, #0
 8003304:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003306:	f7fe fd1d 	bl	8001d44 <HAL_GetTick>
 800330a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800330c:	e008      	b.n	8003320 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800330e:	f7fe fd19 	bl	8001d44 <HAL_GetTick>
 8003312:	4602      	mov	r2, r0
 8003314:	693b      	ldr	r3, [r7, #16]
 8003316:	1ad3      	subs	r3, r2, r3
 8003318:	2b02      	cmp	r3, #2
 800331a:	d901      	bls.n	8003320 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800331c:	2303      	movs	r3, #3
 800331e:	e067      	b.n	80033f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003320:	4b35      	ldr	r3, [pc, #212]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003328:	2b00      	cmp	r3, #0
 800332a:	d1f0      	bne.n	800330e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6a1b      	ldr	r3, [r3, #32]
 8003330:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003334:	d108      	bne.n	8003348 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003336:	4b30      	ldr	r3, [pc, #192]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 8003338:	685b      	ldr	r3, [r3, #4]
 800333a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	689b      	ldr	r3, [r3, #8]
 8003342:	492d      	ldr	r1, [pc, #180]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 8003344:	4313      	orrs	r3, r2
 8003346:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003348:	4b2b      	ldr	r3, [pc, #172]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6a19      	ldr	r1, [r3, #32]
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003358:	430b      	orrs	r3, r1
 800335a:	4927      	ldr	r1, [pc, #156]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 800335c:	4313      	orrs	r3, r2
 800335e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003360:	4b27      	ldr	r3, [pc, #156]	; (8003400 <HAL_RCC_OscConfig+0x4fc>)
 8003362:	2201      	movs	r2, #1
 8003364:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003366:	f7fe fced 	bl	8001d44 <HAL_GetTick>
 800336a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800336c:	e008      	b.n	8003380 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800336e:	f7fe fce9 	bl	8001d44 <HAL_GetTick>
 8003372:	4602      	mov	r2, r0
 8003374:	693b      	ldr	r3, [r7, #16]
 8003376:	1ad3      	subs	r3, r2, r3
 8003378:	2b02      	cmp	r3, #2
 800337a:	d901      	bls.n	8003380 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800337c:	2303      	movs	r3, #3
 800337e:	e037      	b.n	80033f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003380:	4b1d      	ldr	r3, [pc, #116]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003388:	2b00      	cmp	r3, #0
 800338a:	d0f0      	beq.n	800336e <HAL_RCC_OscConfig+0x46a>
 800338c:	e02f      	b.n	80033ee <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800338e:	4b1c      	ldr	r3, [pc, #112]	; (8003400 <HAL_RCC_OscConfig+0x4fc>)
 8003390:	2200      	movs	r2, #0
 8003392:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003394:	f7fe fcd6 	bl	8001d44 <HAL_GetTick>
 8003398:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800339a:	e008      	b.n	80033ae <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800339c:	f7fe fcd2 	bl	8001d44 <HAL_GetTick>
 80033a0:	4602      	mov	r2, r0
 80033a2:	693b      	ldr	r3, [r7, #16]
 80033a4:	1ad3      	subs	r3, r2, r3
 80033a6:	2b02      	cmp	r3, #2
 80033a8:	d901      	bls.n	80033ae <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80033aa:	2303      	movs	r3, #3
 80033ac:	e020      	b.n	80033f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033ae:	4b12      	ldr	r3, [pc, #72]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d1f0      	bne.n	800339c <HAL_RCC_OscConfig+0x498>
 80033ba:	e018      	b.n	80033ee <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	69db      	ldr	r3, [r3, #28]
 80033c0:	2b01      	cmp	r3, #1
 80033c2:	d101      	bne.n	80033c8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80033c4:	2301      	movs	r3, #1
 80033c6:	e013      	b.n	80033f0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80033c8:	4b0b      	ldr	r3, [pc, #44]	; (80033f8 <HAL_RCC_OscConfig+0x4f4>)
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6a1b      	ldr	r3, [r3, #32]
 80033d8:	429a      	cmp	r2, r3
 80033da:	d106      	bne.n	80033ea <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033e6:	429a      	cmp	r2, r3
 80033e8:	d001      	beq.n	80033ee <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80033ea:	2301      	movs	r3, #1
 80033ec:	e000      	b.n	80033f0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80033ee:	2300      	movs	r3, #0
}
 80033f0:	4618      	mov	r0, r3
 80033f2:	3718      	adds	r7, #24
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bd80      	pop	{r7, pc}
 80033f8:	40021000 	.word	0x40021000
 80033fc:	40007000 	.word	0x40007000
 8003400:	42420060 	.word	0x42420060

08003404 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b084      	sub	sp, #16
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
 800340c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2b00      	cmp	r3, #0
 8003412:	d101      	bne.n	8003418 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003414:	2301      	movs	r3, #1
 8003416:	e0d0      	b.n	80035ba <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003418:	4b6a      	ldr	r3, [pc, #424]	; (80035c4 <HAL_RCC_ClockConfig+0x1c0>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f003 0307 	and.w	r3, r3, #7
 8003420:	683a      	ldr	r2, [r7, #0]
 8003422:	429a      	cmp	r2, r3
 8003424:	d910      	bls.n	8003448 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003426:	4b67      	ldr	r3, [pc, #412]	; (80035c4 <HAL_RCC_ClockConfig+0x1c0>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f023 0207 	bic.w	r2, r3, #7
 800342e:	4965      	ldr	r1, [pc, #404]	; (80035c4 <HAL_RCC_ClockConfig+0x1c0>)
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	4313      	orrs	r3, r2
 8003434:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003436:	4b63      	ldr	r3, [pc, #396]	; (80035c4 <HAL_RCC_ClockConfig+0x1c0>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f003 0307 	and.w	r3, r3, #7
 800343e:	683a      	ldr	r2, [r7, #0]
 8003440:	429a      	cmp	r2, r3
 8003442:	d001      	beq.n	8003448 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003444:	2301      	movs	r3, #1
 8003446:	e0b8      	b.n	80035ba <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f003 0302 	and.w	r3, r3, #2
 8003450:	2b00      	cmp	r3, #0
 8003452:	d020      	beq.n	8003496 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f003 0304 	and.w	r3, r3, #4
 800345c:	2b00      	cmp	r3, #0
 800345e:	d005      	beq.n	800346c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003460:	4b59      	ldr	r3, [pc, #356]	; (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	4a58      	ldr	r2, [pc, #352]	; (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003466:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800346a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f003 0308 	and.w	r3, r3, #8
 8003474:	2b00      	cmp	r3, #0
 8003476:	d005      	beq.n	8003484 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003478:	4b53      	ldr	r3, [pc, #332]	; (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	4a52      	ldr	r2, [pc, #328]	; (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 800347e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003482:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003484:	4b50      	ldr	r3, [pc, #320]	; (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	689b      	ldr	r3, [r3, #8]
 8003490:	494d      	ldr	r1, [pc, #308]	; (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003492:	4313      	orrs	r3, r2
 8003494:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f003 0301 	and.w	r3, r3, #1
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d040      	beq.n	8003524 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	2b01      	cmp	r3, #1
 80034a8:	d107      	bne.n	80034ba <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034aa:	4b47      	ldr	r3, [pc, #284]	; (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d115      	bne.n	80034e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	e07f      	b.n	80035ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	2b02      	cmp	r3, #2
 80034c0:	d107      	bne.n	80034d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034c2:	4b41      	ldr	r3, [pc, #260]	; (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d109      	bne.n	80034e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034ce:	2301      	movs	r3, #1
 80034d0:	e073      	b.n	80035ba <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034d2:	4b3d      	ldr	r3, [pc, #244]	; (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f003 0302 	and.w	r3, r3, #2
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d101      	bne.n	80034e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034de:	2301      	movs	r3, #1
 80034e0:	e06b      	b.n	80035ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80034e2:	4b39      	ldr	r3, [pc, #228]	; (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	f023 0203 	bic.w	r2, r3, #3
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	4936      	ldr	r1, [pc, #216]	; (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 80034f0:	4313      	orrs	r3, r2
 80034f2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80034f4:	f7fe fc26 	bl	8001d44 <HAL_GetTick>
 80034f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034fa:	e00a      	b.n	8003512 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034fc:	f7fe fc22 	bl	8001d44 <HAL_GetTick>
 8003500:	4602      	mov	r2, r0
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	1ad3      	subs	r3, r2, r3
 8003506:	f241 3288 	movw	r2, #5000	; 0x1388
 800350a:	4293      	cmp	r3, r2
 800350c:	d901      	bls.n	8003512 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800350e:	2303      	movs	r3, #3
 8003510:	e053      	b.n	80035ba <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003512:	4b2d      	ldr	r3, [pc, #180]	; (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	f003 020c 	and.w	r2, r3, #12
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	009b      	lsls	r3, r3, #2
 8003520:	429a      	cmp	r2, r3
 8003522:	d1eb      	bne.n	80034fc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003524:	4b27      	ldr	r3, [pc, #156]	; (80035c4 <HAL_RCC_ClockConfig+0x1c0>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f003 0307 	and.w	r3, r3, #7
 800352c:	683a      	ldr	r2, [r7, #0]
 800352e:	429a      	cmp	r2, r3
 8003530:	d210      	bcs.n	8003554 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003532:	4b24      	ldr	r3, [pc, #144]	; (80035c4 <HAL_RCC_ClockConfig+0x1c0>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f023 0207 	bic.w	r2, r3, #7
 800353a:	4922      	ldr	r1, [pc, #136]	; (80035c4 <HAL_RCC_ClockConfig+0x1c0>)
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	4313      	orrs	r3, r2
 8003540:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003542:	4b20      	ldr	r3, [pc, #128]	; (80035c4 <HAL_RCC_ClockConfig+0x1c0>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f003 0307 	and.w	r3, r3, #7
 800354a:	683a      	ldr	r2, [r7, #0]
 800354c:	429a      	cmp	r2, r3
 800354e:	d001      	beq.n	8003554 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003550:	2301      	movs	r3, #1
 8003552:	e032      	b.n	80035ba <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f003 0304 	and.w	r3, r3, #4
 800355c:	2b00      	cmp	r3, #0
 800355e:	d008      	beq.n	8003572 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003560:	4b19      	ldr	r3, [pc, #100]	; (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	68db      	ldr	r3, [r3, #12]
 800356c:	4916      	ldr	r1, [pc, #88]	; (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 800356e:	4313      	orrs	r3, r2
 8003570:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f003 0308 	and.w	r3, r3, #8
 800357a:	2b00      	cmp	r3, #0
 800357c:	d009      	beq.n	8003592 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800357e:	4b12      	ldr	r3, [pc, #72]	; (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	691b      	ldr	r3, [r3, #16]
 800358a:	00db      	lsls	r3, r3, #3
 800358c:	490e      	ldr	r1, [pc, #56]	; (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 800358e:	4313      	orrs	r3, r2
 8003590:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003592:	f000 f821 	bl	80035d8 <HAL_RCC_GetSysClockFreq>
 8003596:	4601      	mov	r1, r0
 8003598:	4b0b      	ldr	r3, [pc, #44]	; (80035c8 <HAL_RCC_ClockConfig+0x1c4>)
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	091b      	lsrs	r3, r3, #4
 800359e:	f003 030f 	and.w	r3, r3, #15
 80035a2:	4a0a      	ldr	r2, [pc, #40]	; (80035cc <HAL_RCC_ClockConfig+0x1c8>)
 80035a4:	5cd3      	ldrb	r3, [r2, r3]
 80035a6:	fa21 f303 	lsr.w	r3, r1, r3
 80035aa:	4a09      	ldr	r2, [pc, #36]	; (80035d0 <HAL_RCC_ClockConfig+0x1cc>)
 80035ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80035ae:	4b09      	ldr	r3, [pc, #36]	; (80035d4 <HAL_RCC_ClockConfig+0x1d0>)
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	4618      	mov	r0, r3
 80035b4:	f7fd ff2e 	bl	8001414 <HAL_InitTick>

  return HAL_OK;
 80035b8:	2300      	movs	r3, #0
}
 80035ba:	4618      	mov	r0, r3
 80035bc:	3710      	adds	r7, #16
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd80      	pop	{r7, pc}
 80035c2:	bf00      	nop
 80035c4:	40022000 	.word	0x40022000
 80035c8:	40021000 	.word	0x40021000
 80035cc:	080083a8 	.word	0x080083a8
 80035d0:	20000004 	.word	0x20000004
 80035d4:	20000008 	.word	0x20000008

080035d8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80035d8:	b490      	push	{r4, r7}
 80035da:	b08a      	sub	sp, #40	; 0x28
 80035dc:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80035de:	4b2a      	ldr	r3, [pc, #168]	; (8003688 <HAL_RCC_GetSysClockFreq+0xb0>)
 80035e0:	1d3c      	adds	r4, r7, #4
 80035e2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80035e4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80035e8:	4b28      	ldr	r3, [pc, #160]	; (800368c <HAL_RCC_GetSysClockFreq+0xb4>)
 80035ea:	881b      	ldrh	r3, [r3, #0]
 80035ec:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80035ee:	2300      	movs	r3, #0
 80035f0:	61fb      	str	r3, [r7, #28]
 80035f2:	2300      	movs	r3, #0
 80035f4:	61bb      	str	r3, [r7, #24]
 80035f6:	2300      	movs	r3, #0
 80035f8:	627b      	str	r3, [r7, #36]	; 0x24
 80035fa:	2300      	movs	r3, #0
 80035fc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80035fe:	2300      	movs	r3, #0
 8003600:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003602:	4b23      	ldr	r3, [pc, #140]	; (8003690 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003608:	69fb      	ldr	r3, [r7, #28]
 800360a:	f003 030c 	and.w	r3, r3, #12
 800360e:	2b04      	cmp	r3, #4
 8003610:	d002      	beq.n	8003618 <HAL_RCC_GetSysClockFreq+0x40>
 8003612:	2b08      	cmp	r3, #8
 8003614:	d003      	beq.n	800361e <HAL_RCC_GetSysClockFreq+0x46>
 8003616:	e02d      	b.n	8003674 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003618:	4b1e      	ldr	r3, [pc, #120]	; (8003694 <HAL_RCC_GetSysClockFreq+0xbc>)
 800361a:	623b      	str	r3, [r7, #32]
      break;
 800361c:	e02d      	b.n	800367a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800361e:	69fb      	ldr	r3, [r7, #28]
 8003620:	0c9b      	lsrs	r3, r3, #18
 8003622:	f003 030f 	and.w	r3, r3, #15
 8003626:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800362a:	4413      	add	r3, r2
 800362c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003630:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003632:	69fb      	ldr	r3, [r7, #28]
 8003634:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003638:	2b00      	cmp	r3, #0
 800363a:	d013      	beq.n	8003664 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800363c:	4b14      	ldr	r3, [pc, #80]	; (8003690 <HAL_RCC_GetSysClockFreq+0xb8>)
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	0c5b      	lsrs	r3, r3, #17
 8003642:	f003 0301 	and.w	r3, r3, #1
 8003646:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800364a:	4413      	add	r3, r2
 800364c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003650:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003652:	697b      	ldr	r3, [r7, #20]
 8003654:	4a0f      	ldr	r2, [pc, #60]	; (8003694 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003656:	fb02 f203 	mul.w	r2, r2, r3
 800365a:	69bb      	ldr	r3, [r7, #24]
 800365c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003660:	627b      	str	r3, [r7, #36]	; 0x24
 8003662:	e004      	b.n	800366e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003664:	697b      	ldr	r3, [r7, #20]
 8003666:	4a0c      	ldr	r2, [pc, #48]	; (8003698 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003668:	fb02 f303 	mul.w	r3, r2, r3
 800366c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800366e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003670:	623b      	str	r3, [r7, #32]
      break;
 8003672:	e002      	b.n	800367a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003674:	4b07      	ldr	r3, [pc, #28]	; (8003694 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003676:	623b      	str	r3, [r7, #32]
      break;
 8003678:	bf00      	nop
    }
  }
  return sysclockfreq;
 800367a:	6a3b      	ldr	r3, [r7, #32]
}
 800367c:	4618      	mov	r0, r3
 800367e:	3728      	adds	r7, #40	; 0x28
 8003680:	46bd      	mov	sp, r7
 8003682:	bc90      	pop	{r4, r7}
 8003684:	4770      	bx	lr
 8003686:	bf00      	nop
 8003688:	08008378 	.word	0x08008378
 800368c:	08008388 	.word	0x08008388
 8003690:	40021000 	.word	0x40021000
 8003694:	007a1200 	.word	0x007a1200
 8003698:	003d0900 	.word	0x003d0900

0800369c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800369c:	b480      	push	{r7}
 800369e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80036a0:	4b02      	ldr	r3, [pc, #8]	; (80036ac <HAL_RCC_GetHCLKFreq+0x10>)
 80036a2:	681b      	ldr	r3, [r3, #0]
}
 80036a4:	4618      	mov	r0, r3
 80036a6:	46bd      	mov	sp, r7
 80036a8:	bc80      	pop	{r7}
 80036aa:	4770      	bx	lr
 80036ac:	20000004 	.word	0x20000004

080036b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80036b4:	f7ff fff2 	bl	800369c <HAL_RCC_GetHCLKFreq>
 80036b8:	4601      	mov	r1, r0
 80036ba:	4b05      	ldr	r3, [pc, #20]	; (80036d0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	0a1b      	lsrs	r3, r3, #8
 80036c0:	f003 0307 	and.w	r3, r3, #7
 80036c4:	4a03      	ldr	r2, [pc, #12]	; (80036d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80036c6:	5cd3      	ldrb	r3, [r2, r3]
 80036c8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80036cc:	4618      	mov	r0, r3
 80036ce:	bd80      	pop	{r7, pc}
 80036d0:	40021000 	.word	0x40021000
 80036d4:	080083b8 	.word	0x080083b8

080036d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80036dc:	f7ff ffde 	bl	800369c <HAL_RCC_GetHCLKFreq>
 80036e0:	4601      	mov	r1, r0
 80036e2:	4b05      	ldr	r3, [pc, #20]	; (80036f8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	0adb      	lsrs	r3, r3, #11
 80036e8:	f003 0307 	and.w	r3, r3, #7
 80036ec:	4a03      	ldr	r2, [pc, #12]	; (80036fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80036ee:	5cd3      	ldrb	r3, [r2, r3]
 80036f0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80036f4:	4618      	mov	r0, r3
 80036f6:	bd80      	pop	{r7, pc}
 80036f8:	40021000 	.word	0x40021000
 80036fc:	080083b8 	.word	0x080083b8

08003700 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003700:	b480      	push	{r7}
 8003702:	b083      	sub	sp, #12
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
 8003708:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	220f      	movs	r2, #15
 800370e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003710:	4b11      	ldr	r3, [pc, #68]	; (8003758 <HAL_RCC_GetClockConfig+0x58>)
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	f003 0203 	and.w	r2, r3, #3
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800371c:	4b0e      	ldr	r3, [pc, #56]	; (8003758 <HAL_RCC_GetClockConfig+0x58>)
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003728:	4b0b      	ldr	r3, [pc, #44]	; (8003758 <HAL_RCC_GetClockConfig+0x58>)
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003734:	4b08      	ldr	r3, [pc, #32]	; (8003758 <HAL_RCC_GetClockConfig+0x58>)
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	08db      	lsrs	r3, r3, #3
 800373a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003742:	4b06      	ldr	r3, [pc, #24]	; (800375c <HAL_RCC_GetClockConfig+0x5c>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f003 0207 	and.w	r2, r3, #7
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 800374e:	bf00      	nop
 8003750:	370c      	adds	r7, #12
 8003752:	46bd      	mov	sp, r7
 8003754:	bc80      	pop	{r7}
 8003756:	4770      	bx	lr
 8003758:	40021000 	.word	0x40021000
 800375c:	40022000 	.word	0x40022000

08003760 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003760:	b480      	push	{r7}
 8003762:	b085      	sub	sp, #20
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003768:	4b0a      	ldr	r3, [pc, #40]	; (8003794 <RCC_Delay+0x34>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4a0a      	ldr	r2, [pc, #40]	; (8003798 <RCC_Delay+0x38>)
 800376e:	fba2 2303 	umull	r2, r3, r2, r3
 8003772:	0a5b      	lsrs	r3, r3, #9
 8003774:	687a      	ldr	r2, [r7, #4]
 8003776:	fb02 f303 	mul.w	r3, r2, r3
 800377a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800377c:	bf00      	nop
  }
  while (Delay --);
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	1e5a      	subs	r2, r3, #1
 8003782:	60fa      	str	r2, [r7, #12]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d1f9      	bne.n	800377c <RCC_Delay+0x1c>
}
 8003788:	bf00      	nop
 800378a:	3714      	adds	r7, #20
 800378c:	46bd      	mov	sp, r7
 800378e:	bc80      	pop	{r7}
 8003790:	4770      	bx	lr
 8003792:	bf00      	nop
 8003794:	20000004 	.word	0x20000004
 8003798:	10624dd3 	.word	0x10624dd3

0800379c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b086      	sub	sp, #24
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80037a4:	2300      	movs	r3, #0
 80037a6:	613b      	str	r3, [r7, #16]
 80037a8:	2300      	movs	r3, #0
 80037aa:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f003 0301 	and.w	r3, r3, #1
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d07d      	beq.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 80037b8:	2300      	movs	r3, #0
 80037ba:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80037bc:	4b4f      	ldr	r3, [pc, #316]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037be:	69db      	ldr	r3, [r3, #28]
 80037c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d10d      	bne.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037c8:	4b4c      	ldr	r3, [pc, #304]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037ca:	69db      	ldr	r3, [r3, #28]
 80037cc:	4a4b      	ldr	r2, [pc, #300]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037d2:	61d3      	str	r3, [r2, #28]
 80037d4:	4b49      	ldr	r3, [pc, #292]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037d6:	69db      	ldr	r3, [r3, #28]
 80037d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037dc:	60bb      	str	r3, [r7, #8]
 80037de:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80037e0:	2301      	movs	r3, #1
 80037e2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037e4:	4b46      	ldr	r3, [pc, #280]	; (8003900 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d118      	bne.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80037f0:	4b43      	ldr	r3, [pc, #268]	; (8003900 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4a42      	ldr	r2, [pc, #264]	; (8003900 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80037f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037fa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037fc:	f7fe faa2 	bl	8001d44 <HAL_GetTick>
 8003800:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003802:	e008      	b.n	8003816 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003804:	f7fe fa9e 	bl	8001d44 <HAL_GetTick>
 8003808:	4602      	mov	r2, r0
 800380a:	693b      	ldr	r3, [r7, #16]
 800380c:	1ad3      	subs	r3, r2, r3
 800380e:	2b64      	cmp	r3, #100	; 0x64
 8003810:	d901      	bls.n	8003816 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003812:	2303      	movs	r3, #3
 8003814:	e06d      	b.n	80038f2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003816:	4b3a      	ldr	r3, [pc, #232]	; (8003900 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800381e:	2b00      	cmp	r3, #0
 8003820:	d0f0      	beq.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003822:	4b36      	ldr	r3, [pc, #216]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003824:	6a1b      	ldr	r3, [r3, #32]
 8003826:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800382a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d02e      	beq.n	8003890 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	685b      	ldr	r3, [r3, #4]
 8003836:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800383a:	68fa      	ldr	r2, [r7, #12]
 800383c:	429a      	cmp	r2, r3
 800383e:	d027      	beq.n	8003890 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003840:	4b2e      	ldr	r3, [pc, #184]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003842:	6a1b      	ldr	r3, [r3, #32]
 8003844:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003848:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800384a:	4b2e      	ldr	r3, [pc, #184]	; (8003904 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800384c:	2201      	movs	r2, #1
 800384e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003850:	4b2c      	ldr	r3, [pc, #176]	; (8003904 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003852:	2200      	movs	r2, #0
 8003854:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003856:	4a29      	ldr	r2, [pc, #164]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	f003 0301 	and.w	r3, r3, #1
 8003862:	2b00      	cmp	r3, #0
 8003864:	d014      	beq.n	8003890 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003866:	f7fe fa6d 	bl	8001d44 <HAL_GetTick>
 800386a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800386c:	e00a      	b.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800386e:	f7fe fa69 	bl	8001d44 <HAL_GetTick>
 8003872:	4602      	mov	r2, r0
 8003874:	693b      	ldr	r3, [r7, #16]
 8003876:	1ad3      	subs	r3, r2, r3
 8003878:	f241 3288 	movw	r2, #5000	; 0x1388
 800387c:	4293      	cmp	r3, r2
 800387e:	d901      	bls.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003880:	2303      	movs	r3, #3
 8003882:	e036      	b.n	80038f2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003884:	4b1d      	ldr	r3, [pc, #116]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003886:	6a1b      	ldr	r3, [r3, #32]
 8003888:	f003 0302 	and.w	r3, r3, #2
 800388c:	2b00      	cmp	r3, #0
 800388e:	d0ee      	beq.n	800386e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003890:	4b1a      	ldr	r3, [pc, #104]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003892:	6a1b      	ldr	r3, [r3, #32]
 8003894:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	685b      	ldr	r3, [r3, #4]
 800389c:	4917      	ldr	r1, [pc, #92]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800389e:	4313      	orrs	r3, r2
 80038a0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80038a2:	7dfb      	ldrb	r3, [r7, #23]
 80038a4:	2b01      	cmp	r3, #1
 80038a6:	d105      	bne.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038a8:	4b14      	ldr	r3, [pc, #80]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038aa:	69db      	ldr	r3, [r3, #28]
 80038ac:	4a13      	ldr	r2, [pc, #76]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038ae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80038b2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f003 0302 	and.w	r3, r3, #2
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d008      	beq.n	80038d2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80038c0:	4b0e      	ldr	r3, [pc, #56]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038c2:	685b      	ldr	r3, [r3, #4]
 80038c4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	689b      	ldr	r3, [r3, #8]
 80038cc:	490b      	ldr	r1, [pc, #44]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038ce:	4313      	orrs	r3, r2
 80038d0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f003 0310 	and.w	r3, r3, #16
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d008      	beq.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80038de:	4b07      	ldr	r3, [pc, #28]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	68db      	ldr	r3, [r3, #12]
 80038ea:	4904      	ldr	r1, [pc, #16]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038ec:	4313      	orrs	r3, r2
 80038ee:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80038f0:	2300      	movs	r3, #0
}
 80038f2:	4618      	mov	r0, r3
 80038f4:	3718      	adds	r7, #24
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bd80      	pop	{r7, pc}
 80038fa:	bf00      	nop
 80038fc:	40021000 	.word	0x40021000
 8003900:	40007000 	.word	0x40007000
 8003904:	42420440 	.word	0x42420440

08003908 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b082      	sub	sp, #8
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2b00      	cmp	r3, #0
 8003914:	d101      	bne.n	800391a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003916:	2301      	movs	r3, #1
 8003918:	e041      	b.n	800399e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003920:	b2db      	uxtb	r3, r3
 8003922:	2b00      	cmp	r3, #0
 8003924:	d106      	bne.n	8003934 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2200      	movs	r2, #0
 800392a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800392e:	6878      	ldr	r0, [r7, #4]
 8003930:	f7fd fbf4 	bl	800111c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2202      	movs	r2, #2
 8003938:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681a      	ldr	r2, [r3, #0]
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	3304      	adds	r3, #4
 8003944:	4619      	mov	r1, r3
 8003946:	4610      	mov	r0, r2
 8003948:	f000 fc66 	bl	8004218 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2201      	movs	r2, #1
 8003950:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2201      	movs	r2, #1
 8003958:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2201      	movs	r2, #1
 8003960:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2201      	movs	r2, #1
 8003968:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2201      	movs	r2, #1
 8003970:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2201      	movs	r2, #1
 8003978:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2201      	movs	r2, #1
 8003980:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2201      	movs	r2, #1
 8003988:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2201      	movs	r2, #1
 8003990:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2201      	movs	r2, #1
 8003998:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800399c:	2300      	movs	r3, #0
}
 800399e:	4618      	mov	r0, r3
 80039a0:	3708      	adds	r7, #8
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bd80      	pop	{r7, pc}
	...

080039a8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80039a8:	b480      	push	{r7}
 80039aa:	b085      	sub	sp, #20
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039b6:	b2db      	uxtb	r3, r3
 80039b8:	2b01      	cmp	r3, #1
 80039ba:	d001      	beq.n	80039c0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80039bc:	2301      	movs	r3, #1
 80039be:	e032      	b.n	8003a26 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2202      	movs	r2, #2
 80039c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	4a18      	ldr	r2, [pc, #96]	; (8003a30 <HAL_TIM_Base_Start+0x88>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d00e      	beq.n	80039f0 <HAL_TIM_Base_Start+0x48>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039da:	d009      	beq.n	80039f0 <HAL_TIM_Base_Start+0x48>
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4a14      	ldr	r2, [pc, #80]	; (8003a34 <HAL_TIM_Base_Start+0x8c>)
 80039e2:	4293      	cmp	r3, r2
 80039e4:	d004      	beq.n	80039f0 <HAL_TIM_Base_Start+0x48>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	4a13      	ldr	r2, [pc, #76]	; (8003a38 <HAL_TIM_Base_Start+0x90>)
 80039ec:	4293      	cmp	r3, r2
 80039ee:	d111      	bne.n	8003a14 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	689b      	ldr	r3, [r3, #8]
 80039f6:	f003 0307 	and.w	r3, r3, #7
 80039fa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	2b06      	cmp	r3, #6
 8003a00:	d010      	beq.n	8003a24 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	681a      	ldr	r2, [r3, #0]
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f042 0201 	orr.w	r2, r2, #1
 8003a10:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a12:	e007      	b.n	8003a24 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	681a      	ldr	r2, [r3, #0]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f042 0201 	orr.w	r2, r2, #1
 8003a22:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a24:	2300      	movs	r3, #0
}
 8003a26:	4618      	mov	r0, r3
 8003a28:	3714      	adds	r7, #20
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	bc80      	pop	{r7}
 8003a2e:	4770      	bx	lr
 8003a30:	40012c00 	.word	0x40012c00
 8003a34:	40000400 	.word	0x40000400
 8003a38:	40000800 	.word	0x40000800

08003a3c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	b085      	sub	sp, #20
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a4a:	b2db      	uxtb	r3, r3
 8003a4c:	2b01      	cmp	r3, #1
 8003a4e:	d001      	beq.n	8003a54 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003a50:	2301      	movs	r3, #1
 8003a52:	e03a      	b.n	8003aca <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2202      	movs	r2, #2
 8003a58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	68da      	ldr	r2, [r3, #12]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f042 0201 	orr.w	r2, r2, #1
 8003a6a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4a18      	ldr	r2, [pc, #96]	; (8003ad4 <HAL_TIM_Base_Start_IT+0x98>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d00e      	beq.n	8003a94 <HAL_TIM_Base_Start_IT+0x58>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a7e:	d009      	beq.n	8003a94 <HAL_TIM_Base_Start_IT+0x58>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	4a14      	ldr	r2, [pc, #80]	; (8003ad8 <HAL_TIM_Base_Start_IT+0x9c>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d004      	beq.n	8003a94 <HAL_TIM_Base_Start_IT+0x58>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	4a13      	ldr	r2, [pc, #76]	; (8003adc <HAL_TIM_Base_Start_IT+0xa0>)
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d111      	bne.n	8003ab8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	689b      	ldr	r3, [r3, #8]
 8003a9a:	f003 0307 	and.w	r3, r3, #7
 8003a9e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	2b06      	cmp	r3, #6
 8003aa4:	d010      	beq.n	8003ac8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	681a      	ldr	r2, [r3, #0]
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f042 0201 	orr.w	r2, r2, #1
 8003ab4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ab6:	e007      	b.n	8003ac8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	681a      	ldr	r2, [r3, #0]
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f042 0201 	orr.w	r2, r2, #1
 8003ac6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003ac8:	2300      	movs	r3, #0
}
 8003aca:	4618      	mov	r0, r3
 8003acc:	3714      	adds	r7, #20
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bc80      	pop	{r7}
 8003ad2:	4770      	bx	lr
 8003ad4:	40012c00 	.word	0x40012c00
 8003ad8:	40000400 	.word	0x40000400
 8003adc:	40000800 	.word	0x40000800

08003ae0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b082      	sub	sp, #8
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d101      	bne.n	8003af2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
 8003af0:	e041      	b.n	8003b76 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003af8:	b2db      	uxtb	r3, r3
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d106      	bne.n	8003b0c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	2200      	movs	r2, #0
 8003b02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f000 f839 	bl	8003b7e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2202      	movs	r2, #2
 8003b10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681a      	ldr	r2, [r3, #0]
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	3304      	adds	r3, #4
 8003b1c:	4619      	mov	r1, r3
 8003b1e:	4610      	mov	r0, r2
 8003b20:	f000 fb7a 	bl	8004218 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2201      	movs	r2, #1
 8003b28:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2201      	movs	r2, #1
 8003b30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2201      	movs	r2, #1
 8003b38:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2201      	movs	r2, #1
 8003b40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2201      	movs	r2, #1
 8003b48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2201      	movs	r2, #1
 8003b50:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2201      	movs	r2, #1
 8003b58:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2201      	movs	r2, #1
 8003b60:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2201      	movs	r2, #1
 8003b68:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2201      	movs	r2, #1
 8003b70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003b74:	2300      	movs	r3, #0
}
 8003b76:	4618      	mov	r0, r3
 8003b78:	3708      	adds	r7, #8
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bd80      	pop	{r7, pc}

08003b7e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003b7e:	b480      	push	{r7}
 8003b80:	b083      	sub	sp, #12
 8003b82:	af00      	add	r7, sp, #0
 8003b84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003b86:	bf00      	nop
 8003b88:	370c      	adds	r7, #12
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	bc80      	pop	{r7}
 8003b8e:	4770      	bx	lr

08003b90 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b084      	sub	sp, #16
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
 8003b98:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d109      	bne.n	8003bb4 <HAL_TIM_PWM_Start+0x24>
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003ba6:	b2db      	uxtb	r3, r3
 8003ba8:	2b01      	cmp	r3, #1
 8003baa:	bf14      	ite	ne
 8003bac:	2301      	movne	r3, #1
 8003bae:	2300      	moveq	r3, #0
 8003bb0:	b2db      	uxtb	r3, r3
 8003bb2:	e022      	b.n	8003bfa <HAL_TIM_PWM_Start+0x6a>
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	2b04      	cmp	r3, #4
 8003bb8:	d109      	bne.n	8003bce <HAL_TIM_PWM_Start+0x3e>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003bc0:	b2db      	uxtb	r3, r3
 8003bc2:	2b01      	cmp	r3, #1
 8003bc4:	bf14      	ite	ne
 8003bc6:	2301      	movne	r3, #1
 8003bc8:	2300      	moveq	r3, #0
 8003bca:	b2db      	uxtb	r3, r3
 8003bcc:	e015      	b.n	8003bfa <HAL_TIM_PWM_Start+0x6a>
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	2b08      	cmp	r3, #8
 8003bd2:	d109      	bne.n	8003be8 <HAL_TIM_PWM_Start+0x58>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003bda:	b2db      	uxtb	r3, r3
 8003bdc:	2b01      	cmp	r3, #1
 8003bde:	bf14      	ite	ne
 8003be0:	2301      	movne	r3, #1
 8003be2:	2300      	moveq	r3, #0
 8003be4:	b2db      	uxtb	r3, r3
 8003be6:	e008      	b.n	8003bfa <HAL_TIM_PWM_Start+0x6a>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003bee:	b2db      	uxtb	r3, r3
 8003bf0:	2b01      	cmp	r3, #1
 8003bf2:	bf14      	ite	ne
 8003bf4:	2301      	movne	r3, #1
 8003bf6:	2300      	moveq	r3, #0
 8003bf8:	b2db      	uxtb	r3, r3
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d001      	beq.n	8003c02 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	e05e      	b.n	8003cc0 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d104      	bne.n	8003c12 <HAL_TIM_PWM_Start+0x82>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2202      	movs	r2, #2
 8003c0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003c10:	e013      	b.n	8003c3a <HAL_TIM_PWM_Start+0xaa>
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	2b04      	cmp	r3, #4
 8003c16:	d104      	bne.n	8003c22 <HAL_TIM_PWM_Start+0x92>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2202      	movs	r2, #2
 8003c1c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003c20:	e00b      	b.n	8003c3a <HAL_TIM_PWM_Start+0xaa>
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	2b08      	cmp	r3, #8
 8003c26:	d104      	bne.n	8003c32 <HAL_TIM_PWM_Start+0xa2>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2202      	movs	r2, #2
 8003c2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003c30:	e003      	b.n	8003c3a <HAL_TIM_PWM_Start+0xaa>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2202      	movs	r2, #2
 8003c36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	2201      	movs	r2, #1
 8003c40:	6839      	ldr	r1, [r7, #0]
 8003c42:	4618      	mov	r0, r3
 8003c44:	f000 fd68 	bl	8004718 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a1e      	ldr	r2, [pc, #120]	; (8003cc8 <HAL_TIM_PWM_Start+0x138>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d107      	bne.n	8003c62 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003c60:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4a18      	ldr	r2, [pc, #96]	; (8003cc8 <HAL_TIM_PWM_Start+0x138>)
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d00e      	beq.n	8003c8a <HAL_TIM_PWM_Start+0xfa>
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c74:	d009      	beq.n	8003c8a <HAL_TIM_PWM_Start+0xfa>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4a14      	ldr	r2, [pc, #80]	; (8003ccc <HAL_TIM_PWM_Start+0x13c>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d004      	beq.n	8003c8a <HAL_TIM_PWM_Start+0xfa>
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a12      	ldr	r2, [pc, #72]	; (8003cd0 <HAL_TIM_PWM_Start+0x140>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d111      	bne.n	8003cae <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	689b      	ldr	r3, [r3, #8]
 8003c90:	f003 0307 	and.w	r3, r3, #7
 8003c94:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	2b06      	cmp	r3, #6
 8003c9a:	d010      	beq.n	8003cbe <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	681a      	ldr	r2, [r3, #0]
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f042 0201 	orr.w	r2, r2, #1
 8003caa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cac:	e007      	b.n	8003cbe <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	681a      	ldr	r2, [r3, #0]
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f042 0201 	orr.w	r2, r2, #1
 8003cbc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003cbe:	2300      	movs	r3, #0
}
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	3710      	adds	r7, #16
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	bd80      	pop	{r7, pc}
 8003cc8:	40012c00 	.word	0x40012c00
 8003ccc:	40000400 	.word	0x40000400
 8003cd0:	40000800 	.word	0x40000800

08003cd4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b082      	sub	sp, #8
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	691b      	ldr	r3, [r3, #16]
 8003ce2:	f003 0302 	and.w	r3, r3, #2
 8003ce6:	2b02      	cmp	r3, #2
 8003ce8:	d122      	bne.n	8003d30 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	68db      	ldr	r3, [r3, #12]
 8003cf0:	f003 0302 	and.w	r3, r3, #2
 8003cf4:	2b02      	cmp	r3, #2
 8003cf6:	d11b      	bne.n	8003d30 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f06f 0202 	mvn.w	r2, #2
 8003d00:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	2201      	movs	r2, #1
 8003d06:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	699b      	ldr	r3, [r3, #24]
 8003d0e:	f003 0303 	and.w	r3, r3, #3
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d003      	beq.n	8003d1e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003d16:	6878      	ldr	r0, [r7, #4]
 8003d18:	f000 fa62 	bl	80041e0 <HAL_TIM_IC_CaptureCallback>
 8003d1c:	e005      	b.n	8003d2a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d1e:	6878      	ldr	r0, [r7, #4]
 8003d20:	f000 fa55 	bl	80041ce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d24:	6878      	ldr	r0, [r7, #4]
 8003d26:	f000 fa64 	bl	80041f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	691b      	ldr	r3, [r3, #16]
 8003d36:	f003 0304 	and.w	r3, r3, #4
 8003d3a:	2b04      	cmp	r3, #4
 8003d3c:	d122      	bne.n	8003d84 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	68db      	ldr	r3, [r3, #12]
 8003d44:	f003 0304 	and.w	r3, r3, #4
 8003d48:	2b04      	cmp	r3, #4
 8003d4a:	d11b      	bne.n	8003d84 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f06f 0204 	mvn.w	r2, #4
 8003d54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2202      	movs	r2, #2
 8003d5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	699b      	ldr	r3, [r3, #24]
 8003d62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d003      	beq.n	8003d72 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d6a:	6878      	ldr	r0, [r7, #4]
 8003d6c:	f000 fa38 	bl	80041e0 <HAL_TIM_IC_CaptureCallback>
 8003d70:	e005      	b.n	8003d7e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d72:	6878      	ldr	r0, [r7, #4]
 8003d74:	f000 fa2b 	bl	80041ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d78:	6878      	ldr	r0, [r7, #4]
 8003d7a:	f000 fa3a 	bl	80041f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2200      	movs	r2, #0
 8003d82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	691b      	ldr	r3, [r3, #16]
 8003d8a:	f003 0308 	and.w	r3, r3, #8
 8003d8e:	2b08      	cmp	r3, #8
 8003d90:	d122      	bne.n	8003dd8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	68db      	ldr	r3, [r3, #12]
 8003d98:	f003 0308 	and.w	r3, r3, #8
 8003d9c:	2b08      	cmp	r3, #8
 8003d9e:	d11b      	bne.n	8003dd8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f06f 0208 	mvn.w	r2, #8
 8003da8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2204      	movs	r2, #4
 8003dae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	69db      	ldr	r3, [r3, #28]
 8003db6:	f003 0303 	and.w	r3, r3, #3
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d003      	beq.n	8003dc6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003dbe:	6878      	ldr	r0, [r7, #4]
 8003dc0:	f000 fa0e 	bl	80041e0 <HAL_TIM_IC_CaptureCallback>
 8003dc4:	e005      	b.n	8003dd2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003dc6:	6878      	ldr	r0, [r7, #4]
 8003dc8:	f000 fa01 	bl	80041ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003dcc:	6878      	ldr	r0, [r7, #4]
 8003dce:	f000 fa10 	bl	80041f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	691b      	ldr	r3, [r3, #16]
 8003dde:	f003 0310 	and.w	r3, r3, #16
 8003de2:	2b10      	cmp	r3, #16
 8003de4:	d122      	bne.n	8003e2c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	68db      	ldr	r3, [r3, #12]
 8003dec:	f003 0310 	and.w	r3, r3, #16
 8003df0:	2b10      	cmp	r3, #16
 8003df2:	d11b      	bne.n	8003e2c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f06f 0210 	mvn.w	r2, #16
 8003dfc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2208      	movs	r2, #8
 8003e02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	69db      	ldr	r3, [r3, #28]
 8003e0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d003      	beq.n	8003e1a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e12:	6878      	ldr	r0, [r7, #4]
 8003e14:	f000 f9e4 	bl	80041e0 <HAL_TIM_IC_CaptureCallback>
 8003e18:	e005      	b.n	8003e26 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e1a:	6878      	ldr	r0, [r7, #4]
 8003e1c:	f000 f9d7 	bl	80041ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e20:	6878      	ldr	r0, [r7, #4]
 8003e22:	f000 f9e6 	bl	80041f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2200      	movs	r2, #0
 8003e2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	691b      	ldr	r3, [r3, #16]
 8003e32:	f003 0301 	and.w	r3, r3, #1
 8003e36:	2b01      	cmp	r3, #1
 8003e38:	d10e      	bne.n	8003e58 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	68db      	ldr	r3, [r3, #12]
 8003e40:	f003 0301 	and.w	r3, r3, #1
 8003e44:	2b01      	cmp	r3, #1
 8003e46:	d107      	bne.n	8003e58 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f06f 0201 	mvn.w	r2, #1
 8003e50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003e52:	6878      	ldr	r0, [r7, #4]
 8003e54:	f7fd f8aa 	bl	8000fac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	691b      	ldr	r3, [r3, #16]
 8003e5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e62:	2b80      	cmp	r3, #128	; 0x80
 8003e64:	d10e      	bne.n	8003e84 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	68db      	ldr	r3, [r3, #12]
 8003e6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e70:	2b80      	cmp	r3, #128	; 0x80
 8003e72:	d107      	bne.n	8003e84 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003e7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003e7e:	6878      	ldr	r0, [r7, #4]
 8003e80:	f000 fd26 	bl	80048d0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	691b      	ldr	r3, [r3, #16]
 8003e8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e8e:	2b40      	cmp	r3, #64	; 0x40
 8003e90:	d10e      	bne.n	8003eb0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	68db      	ldr	r3, [r3, #12]
 8003e98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e9c:	2b40      	cmp	r3, #64	; 0x40
 8003e9e:	d107      	bne.n	8003eb0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003ea8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003eaa:	6878      	ldr	r0, [r7, #4]
 8003eac:	f000 f9aa 	bl	8004204 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	691b      	ldr	r3, [r3, #16]
 8003eb6:	f003 0320 	and.w	r3, r3, #32
 8003eba:	2b20      	cmp	r3, #32
 8003ebc:	d10e      	bne.n	8003edc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	68db      	ldr	r3, [r3, #12]
 8003ec4:	f003 0320 	and.w	r3, r3, #32
 8003ec8:	2b20      	cmp	r3, #32
 8003eca:	d107      	bne.n	8003edc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f06f 0220 	mvn.w	r2, #32
 8003ed4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003ed6:	6878      	ldr	r0, [r7, #4]
 8003ed8:	f000 fcf1 	bl	80048be <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003edc:	bf00      	nop
 8003ede:	3708      	adds	r7, #8
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	bd80      	pop	{r7, pc}

08003ee4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b084      	sub	sp, #16
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	60f8      	str	r0, [r7, #12]
 8003eec:	60b9      	str	r1, [r7, #8]
 8003eee:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ef6:	2b01      	cmp	r3, #1
 8003ef8:	d101      	bne.n	8003efe <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003efa:	2302      	movs	r3, #2
 8003efc:	e0ac      	b.n	8004058 <HAL_TIM_PWM_ConfigChannel+0x174>
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	2201      	movs	r2, #1
 8003f02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2b0c      	cmp	r3, #12
 8003f0a:	f200 809f 	bhi.w	800404c <HAL_TIM_PWM_ConfigChannel+0x168>
 8003f0e:	a201      	add	r2, pc, #4	; (adr r2, 8003f14 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8003f10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f14:	08003f49 	.word	0x08003f49
 8003f18:	0800404d 	.word	0x0800404d
 8003f1c:	0800404d 	.word	0x0800404d
 8003f20:	0800404d 	.word	0x0800404d
 8003f24:	08003f89 	.word	0x08003f89
 8003f28:	0800404d 	.word	0x0800404d
 8003f2c:	0800404d 	.word	0x0800404d
 8003f30:	0800404d 	.word	0x0800404d
 8003f34:	08003fcb 	.word	0x08003fcb
 8003f38:	0800404d 	.word	0x0800404d
 8003f3c:	0800404d 	.word	0x0800404d
 8003f40:	0800404d 	.word	0x0800404d
 8003f44:	0800400b 	.word	0x0800400b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	68b9      	ldr	r1, [r7, #8]
 8003f4e:	4618      	mov	r0, r3
 8003f50:	f000 f9c4 	bl	80042dc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	699a      	ldr	r2, [r3, #24]
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f042 0208 	orr.w	r2, r2, #8
 8003f62:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	699a      	ldr	r2, [r3, #24]
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f022 0204 	bic.w	r2, r2, #4
 8003f72:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	6999      	ldr	r1, [r3, #24]
 8003f7a:	68bb      	ldr	r3, [r7, #8]
 8003f7c:	691a      	ldr	r2, [r3, #16]
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	430a      	orrs	r2, r1
 8003f84:	619a      	str	r2, [r3, #24]
      break;
 8003f86:	e062      	b.n	800404e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	68b9      	ldr	r1, [r7, #8]
 8003f8e:	4618      	mov	r0, r3
 8003f90:	f000 fa0a 	bl	80043a8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	699a      	ldr	r2, [r3, #24]
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003fa2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	699a      	ldr	r2, [r3, #24]
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003fb2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	6999      	ldr	r1, [r3, #24]
 8003fba:	68bb      	ldr	r3, [r7, #8]
 8003fbc:	691b      	ldr	r3, [r3, #16]
 8003fbe:	021a      	lsls	r2, r3, #8
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	430a      	orrs	r2, r1
 8003fc6:	619a      	str	r2, [r3, #24]
      break;
 8003fc8:	e041      	b.n	800404e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	68b9      	ldr	r1, [r7, #8]
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	f000 fa53 	bl	800447c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	69da      	ldr	r2, [r3, #28]
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f042 0208 	orr.w	r2, r2, #8
 8003fe4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	69da      	ldr	r2, [r3, #28]
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f022 0204 	bic.w	r2, r2, #4
 8003ff4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	69d9      	ldr	r1, [r3, #28]
 8003ffc:	68bb      	ldr	r3, [r7, #8]
 8003ffe:	691a      	ldr	r2, [r3, #16]
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	430a      	orrs	r2, r1
 8004006:	61da      	str	r2, [r3, #28]
      break;
 8004008:	e021      	b.n	800404e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	68b9      	ldr	r1, [r7, #8]
 8004010:	4618      	mov	r0, r3
 8004012:	f000 fa9d 	bl	8004550 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	69da      	ldr	r2, [r3, #28]
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004024:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	69da      	ldr	r2, [r3, #28]
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004034:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	69d9      	ldr	r1, [r3, #28]
 800403c:	68bb      	ldr	r3, [r7, #8]
 800403e:	691b      	ldr	r3, [r3, #16]
 8004040:	021a      	lsls	r2, r3, #8
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	430a      	orrs	r2, r1
 8004048:	61da      	str	r2, [r3, #28]
      break;
 800404a:	e000      	b.n	800404e <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 800404c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	2200      	movs	r2, #0
 8004052:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004056:	2300      	movs	r3, #0
}
 8004058:	4618      	mov	r0, r3
 800405a:	3710      	adds	r7, #16
 800405c:	46bd      	mov	sp, r7
 800405e:	bd80      	pop	{r7, pc}

08004060 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b084      	sub	sp, #16
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
 8004068:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004070:	2b01      	cmp	r3, #1
 8004072:	d101      	bne.n	8004078 <HAL_TIM_ConfigClockSource+0x18>
 8004074:	2302      	movs	r3, #2
 8004076:	e0a6      	b.n	80041c6 <HAL_TIM_ConfigClockSource+0x166>
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2201      	movs	r2, #1
 800407c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2202      	movs	r2, #2
 8004084:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	689b      	ldr	r3, [r3, #8]
 800408e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004096:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800409e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	68fa      	ldr	r2, [r7, #12]
 80040a6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	2b40      	cmp	r3, #64	; 0x40
 80040ae:	d067      	beq.n	8004180 <HAL_TIM_ConfigClockSource+0x120>
 80040b0:	2b40      	cmp	r3, #64	; 0x40
 80040b2:	d80b      	bhi.n	80040cc <HAL_TIM_ConfigClockSource+0x6c>
 80040b4:	2b10      	cmp	r3, #16
 80040b6:	d073      	beq.n	80041a0 <HAL_TIM_ConfigClockSource+0x140>
 80040b8:	2b10      	cmp	r3, #16
 80040ba:	d802      	bhi.n	80040c2 <HAL_TIM_ConfigClockSource+0x62>
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d06f      	beq.n	80041a0 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80040c0:	e078      	b.n	80041b4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80040c2:	2b20      	cmp	r3, #32
 80040c4:	d06c      	beq.n	80041a0 <HAL_TIM_ConfigClockSource+0x140>
 80040c6:	2b30      	cmp	r3, #48	; 0x30
 80040c8:	d06a      	beq.n	80041a0 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80040ca:	e073      	b.n	80041b4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80040cc:	2b70      	cmp	r3, #112	; 0x70
 80040ce:	d00d      	beq.n	80040ec <HAL_TIM_ConfigClockSource+0x8c>
 80040d0:	2b70      	cmp	r3, #112	; 0x70
 80040d2:	d804      	bhi.n	80040de <HAL_TIM_ConfigClockSource+0x7e>
 80040d4:	2b50      	cmp	r3, #80	; 0x50
 80040d6:	d033      	beq.n	8004140 <HAL_TIM_ConfigClockSource+0xe0>
 80040d8:	2b60      	cmp	r3, #96	; 0x60
 80040da:	d041      	beq.n	8004160 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80040dc:	e06a      	b.n	80041b4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80040de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80040e2:	d066      	beq.n	80041b2 <HAL_TIM_ConfigClockSource+0x152>
 80040e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80040e8:	d017      	beq.n	800411a <HAL_TIM_ConfigClockSource+0xba>
      break;
 80040ea:	e063      	b.n	80041b4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6818      	ldr	r0, [r3, #0]
 80040f0:	683b      	ldr	r3, [r7, #0]
 80040f2:	6899      	ldr	r1, [r3, #8]
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	685a      	ldr	r2, [r3, #4]
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	68db      	ldr	r3, [r3, #12]
 80040fc:	f000 faed 	bl	80046da <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800410e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	68fa      	ldr	r2, [r7, #12]
 8004116:	609a      	str	r2, [r3, #8]
      break;
 8004118:	e04c      	b.n	80041b4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6818      	ldr	r0, [r3, #0]
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	6899      	ldr	r1, [r3, #8]
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	685a      	ldr	r2, [r3, #4]
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	68db      	ldr	r3, [r3, #12]
 800412a:	f000 fad6 	bl	80046da <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	689a      	ldr	r2, [r3, #8]
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800413c:	609a      	str	r2, [r3, #8]
      break;
 800413e:	e039      	b.n	80041b4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6818      	ldr	r0, [r3, #0]
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	6859      	ldr	r1, [r3, #4]
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	68db      	ldr	r3, [r3, #12]
 800414c:	461a      	mov	r2, r3
 800414e:	f000 fa4d 	bl	80045ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	2150      	movs	r1, #80	; 0x50
 8004158:	4618      	mov	r0, r3
 800415a:	f000 faa4 	bl	80046a6 <TIM_ITRx_SetConfig>
      break;
 800415e:	e029      	b.n	80041b4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6818      	ldr	r0, [r3, #0]
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	6859      	ldr	r1, [r3, #4]
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	68db      	ldr	r3, [r3, #12]
 800416c:	461a      	mov	r2, r3
 800416e:	f000 fa6b 	bl	8004648 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	2160      	movs	r1, #96	; 0x60
 8004178:	4618      	mov	r0, r3
 800417a:	f000 fa94 	bl	80046a6 <TIM_ITRx_SetConfig>
      break;
 800417e:	e019      	b.n	80041b4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6818      	ldr	r0, [r3, #0]
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	6859      	ldr	r1, [r3, #4]
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	68db      	ldr	r3, [r3, #12]
 800418c:	461a      	mov	r2, r3
 800418e:	f000 fa2d 	bl	80045ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	2140      	movs	r1, #64	; 0x40
 8004198:	4618      	mov	r0, r3
 800419a:	f000 fa84 	bl	80046a6 <TIM_ITRx_SetConfig>
      break;
 800419e:	e009      	b.n	80041b4 <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681a      	ldr	r2, [r3, #0]
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	4619      	mov	r1, r3
 80041aa:	4610      	mov	r0, r2
 80041ac:	f000 fa7b 	bl	80046a6 <TIM_ITRx_SetConfig>
        break;
 80041b0:	e000      	b.n	80041b4 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80041b2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2201      	movs	r2, #1
 80041b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2200      	movs	r2, #0
 80041c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80041c4:	2300      	movs	r3, #0
}
 80041c6:	4618      	mov	r0, r3
 80041c8:	3710      	adds	r7, #16
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bd80      	pop	{r7, pc}

080041ce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80041ce:	b480      	push	{r7}
 80041d0:	b083      	sub	sp, #12
 80041d2:	af00      	add	r7, sp, #0
 80041d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80041d6:	bf00      	nop
 80041d8:	370c      	adds	r7, #12
 80041da:	46bd      	mov	sp, r7
 80041dc:	bc80      	pop	{r7}
 80041de:	4770      	bx	lr

080041e0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80041e0:	b480      	push	{r7}
 80041e2:	b083      	sub	sp, #12
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80041e8:	bf00      	nop
 80041ea:	370c      	adds	r7, #12
 80041ec:	46bd      	mov	sp, r7
 80041ee:	bc80      	pop	{r7}
 80041f0:	4770      	bx	lr

080041f2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80041f2:	b480      	push	{r7}
 80041f4:	b083      	sub	sp, #12
 80041f6:	af00      	add	r7, sp, #0
 80041f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80041fa:	bf00      	nop
 80041fc:	370c      	adds	r7, #12
 80041fe:	46bd      	mov	sp, r7
 8004200:	bc80      	pop	{r7}
 8004202:	4770      	bx	lr

08004204 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004204:	b480      	push	{r7}
 8004206:	b083      	sub	sp, #12
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800420c:	bf00      	nop
 800420e:	370c      	adds	r7, #12
 8004210:	46bd      	mov	sp, r7
 8004212:	bc80      	pop	{r7}
 8004214:	4770      	bx	lr
	...

08004218 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004218:	b480      	push	{r7}
 800421a:	b085      	sub	sp, #20
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
 8004220:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	4a29      	ldr	r2, [pc, #164]	; (80042d0 <TIM_Base_SetConfig+0xb8>)
 800422c:	4293      	cmp	r3, r2
 800422e:	d00b      	beq.n	8004248 <TIM_Base_SetConfig+0x30>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004236:	d007      	beq.n	8004248 <TIM_Base_SetConfig+0x30>
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	4a26      	ldr	r2, [pc, #152]	; (80042d4 <TIM_Base_SetConfig+0xbc>)
 800423c:	4293      	cmp	r3, r2
 800423e:	d003      	beq.n	8004248 <TIM_Base_SetConfig+0x30>
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	4a25      	ldr	r2, [pc, #148]	; (80042d8 <TIM_Base_SetConfig+0xc0>)
 8004244:	4293      	cmp	r3, r2
 8004246:	d108      	bne.n	800425a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800424e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	685b      	ldr	r3, [r3, #4]
 8004254:	68fa      	ldr	r2, [r7, #12]
 8004256:	4313      	orrs	r3, r2
 8004258:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	4a1c      	ldr	r2, [pc, #112]	; (80042d0 <TIM_Base_SetConfig+0xb8>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d00b      	beq.n	800427a <TIM_Base_SetConfig+0x62>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004268:	d007      	beq.n	800427a <TIM_Base_SetConfig+0x62>
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	4a19      	ldr	r2, [pc, #100]	; (80042d4 <TIM_Base_SetConfig+0xbc>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d003      	beq.n	800427a <TIM_Base_SetConfig+0x62>
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	4a18      	ldr	r2, [pc, #96]	; (80042d8 <TIM_Base_SetConfig+0xc0>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d108      	bne.n	800428c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004280:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	68db      	ldr	r3, [r3, #12]
 8004286:	68fa      	ldr	r2, [r7, #12]
 8004288:	4313      	orrs	r3, r2
 800428a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	695b      	ldr	r3, [r3, #20]
 8004296:	4313      	orrs	r3, r2
 8004298:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	68fa      	ldr	r2, [r7, #12]
 800429e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	689a      	ldr	r2, [r3, #8]
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	681a      	ldr	r2, [r3, #0]
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	4a07      	ldr	r2, [pc, #28]	; (80042d0 <TIM_Base_SetConfig+0xb8>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d103      	bne.n	80042c0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	691a      	ldr	r2, [r3, #16]
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2201      	movs	r2, #1
 80042c4:	615a      	str	r2, [r3, #20]
}
 80042c6:	bf00      	nop
 80042c8:	3714      	adds	r7, #20
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bc80      	pop	{r7}
 80042ce:	4770      	bx	lr
 80042d0:	40012c00 	.word	0x40012c00
 80042d4:	40000400 	.word	0x40000400
 80042d8:	40000800 	.word	0x40000800

080042dc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80042dc:	b480      	push	{r7}
 80042de:	b087      	sub	sp, #28
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
 80042e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6a1b      	ldr	r3, [r3, #32]
 80042ea:	f023 0201 	bic.w	r2, r3, #1
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6a1b      	ldr	r3, [r3, #32]
 80042f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	685b      	ldr	r3, [r3, #4]
 80042fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	699b      	ldr	r3, [r3, #24]
 8004302:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800430a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	f023 0303 	bic.w	r3, r3, #3
 8004312:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	68fa      	ldr	r2, [r7, #12]
 800431a:	4313      	orrs	r3, r2
 800431c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800431e:	697b      	ldr	r3, [r7, #20]
 8004320:	f023 0302 	bic.w	r3, r3, #2
 8004324:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	689b      	ldr	r3, [r3, #8]
 800432a:	697a      	ldr	r2, [r7, #20]
 800432c:	4313      	orrs	r3, r2
 800432e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	4a1c      	ldr	r2, [pc, #112]	; (80043a4 <TIM_OC1_SetConfig+0xc8>)
 8004334:	4293      	cmp	r3, r2
 8004336:	d10c      	bne.n	8004352 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004338:	697b      	ldr	r3, [r7, #20]
 800433a:	f023 0308 	bic.w	r3, r3, #8
 800433e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	68db      	ldr	r3, [r3, #12]
 8004344:	697a      	ldr	r2, [r7, #20]
 8004346:	4313      	orrs	r3, r2
 8004348:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800434a:	697b      	ldr	r3, [r7, #20]
 800434c:	f023 0304 	bic.w	r3, r3, #4
 8004350:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	4a13      	ldr	r2, [pc, #76]	; (80043a4 <TIM_OC1_SetConfig+0xc8>)
 8004356:	4293      	cmp	r3, r2
 8004358:	d111      	bne.n	800437e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800435a:	693b      	ldr	r3, [r7, #16]
 800435c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004360:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004362:	693b      	ldr	r3, [r7, #16]
 8004364:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004368:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	695b      	ldr	r3, [r3, #20]
 800436e:	693a      	ldr	r2, [r7, #16]
 8004370:	4313      	orrs	r3, r2
 8004372:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	699b      	ldr	r3, [r3, #24]
 8004378:	693a      	ldr	r2, [r7, #16]
 800437a:	4313      	orrs	r3, r2
 800437c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	693a      	ldr	r2, [r7, #16]
 8004382:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	68fa      	ldr	r2, [r7, #12]
 8004388:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	685a      	ldr	r2, [r3, #4]
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	697a      	ldr	r2, [r7, #20]
 8004396:	621a      	str	r2, [r3, #32]
}
 8004398:	bf00      	nop
 800439a:	371c      	adds	r7, #28
 800439c:	46bd      	mov	sp, r7
 800439e:	bc80      	pop	{r7}
 80043a0:	4770      	bx	lr
 80043a2:	bf00      	nop
 80043a4:	40012c00 	.word	0x40012c00

080043a8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80043a8:	b480      	push	{r7}
 80043aa:	b087      	sub	sp, #28
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
 80043b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6a1b      	ldr	r3, [r3, #32]
 80043b6:	f023 0210 	bic.w	r2, r3, #16
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6a1b      	ldr	r3, [r3, #32]
 80043c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	685b      	ldr	r3, [r3, #4]
 80043c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	699b      	ldr	r3, [r3, #24]
 80043ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80043d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	021b      	lsls	r3, r3, #8
 80043e6:	68fa      	ldr	r2, [r7, #12]
 80043e8:	4313      	orrs	r3, r2
 80043ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80043ec:	697b      	ldr	r3, [r7, #20]
 80043ee:	f023 0320 	bic.w	r3, r3, #32
 80043f2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	689b      	ldr	r3, [r3, #8]
 80043f8:	011b      	lsls	r3, r3, #4
 80043fa:	697a      	ldr	r2, [r7, #20]
 80043fc:	4313      	orrs	r3, r2
 80043fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	4a1d      	ldr	r2, [pc, #116]	; (8004478 <TIM_OC2_SetConfig+0xd0>)
 8004404:	4293      	cmp	r3, r2
 8004406:	d10d      	bne.n	8004424 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004408:	697b      	ldr	r3, [r7, #20]
 800440a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800440e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	68db      	ldr	r3, [r3, #12]
 8004414:	011b      	lsls	r3, r3, #4
 8004416:	697a      	ldr	r2, [r7, #20]
 8004418:	4313      	orrs	r3, r2
 800441a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800441c:	697b      	ldr	r3, [r7, #20]
 800441e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004422:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	4a14      	ldr	r2, [pc, #80]	; (8004478 <TIM_OC2_SetConfig+0xd0>)
 8004428:	4293      	cmp	r3, r2
 800442a:	d113      	bne.n	8004454 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800442c:	693b      	ldr	r3, [r7, #16]
 800442e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004432:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004434:	693b      	ldr	r3, [r7, #16]
 8004436:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800443a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	695b      	ldr	r3, [r3, #20]
 8004440:	009b      	lsls	r3, r3, #2
 8004442:	693a      	ldr	r2, [r7, #16]
 8004444:	4313      	orrs	r3, r2
 8004446:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	699b      	ldr	r3, [r3, #24]
 800444c:	009b      	lsls	r3, r3, #2
 800444e:	693a      	ldr	r2, [r7, #16]
 8004450:	4313      	orrs	r3, r2
 8004452:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	693a      	ldr	r2, [r7, #16]
 8004458:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	68fa      	ldr	r2, [r7, #12]
 800445e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	685a      	ldr	r2, [r3, #4]
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	697a      	ldr	r2, [r7, #20]
 800446c:	621a      	str	r2, [r3, #32]
}
 800446e:	bf00      	nop
 8004470:	371c      	adds	r7, #28
 8004472:	46bd      	mov	sp, r7
 8004474:	bc80      	pop	{r7}
 8004476:	4770      	bx	lr
 8004478:	40012c00 	.word	0x40012c00

0800447c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800447c:	b480      	push	{r7}
 800447e:	b087      	sub	sp, #28
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
 8004484:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6a1b      	ldr	r3, [r3, #32]
 800448a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6a1b      	ldr	r3, [r3, #32]
 8004496:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	69db      	ldr	r3, [r3, #28]
 80044a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	f023 0303 	bic.w	r3, r3, #3
 80044b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	68fa      	ldr	r2, [r7, #12]
 80044ba:	4313      	orrs	r3, r2
 80044bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80044be:	697b      	ldr	r3, [r7, #20]
 80044c0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80044c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	689b      	ldr	r3, [r3, #8]
 80044ca:	021b      	lsls	r3, r3, #8
 80044cc:	697a      	ldr	r2, [r7, #20]
 80044ce:	4313      	orrs	r3, r2
 80044d0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	4a1d      	ldr	r2, [pc, #116]	; (800454c <TIM_OC3_SetConfig+0xd0>)
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d10d      	bne.n	80044f6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80044da:	697b      	ldr	r3, [r7, #20]
 80044dc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80044e0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	68db      	ldr	r3, [r3, #12]
 80044e6:	021b      	lsls	r3, r3, #8
 80044e8:	697a      	ldr	r2, [r7, #20]
 80044ea:	4313      	orrs	r3, r2
 80044ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80044ee:	697b      	ldr	r3, [r7, #20]
 80044f0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80044f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	4a14      	ldr	r2, [pc, #80]	; (800454c <TIM_OC3_SetConfig+0xd0>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d113      	bne.n	8004526 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80044fe:	693b      	ldr	r3, [r7, #16]
 8004500:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004504:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004506:	693b      	ldr	r3, [r7, #16]
 8004508:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800450c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800450e:	683b      	ldr	r3, [r7, #0]
 8004510:	695b      	ldr	r3, [r3, #20]
 8004512:	011b      	lsls	r3, r3, #4
 8004514:	693a      	ldr	r2, [r7, #16]
 8004516:	4313      	orrs	r3, r2
 8004518:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	699b      	ldr	r3, [r3, #24]
 800451e:	011b      	lsls	r3, r3, #4
 8004520:	693a      	ldr	r2, [r7, #16]
 8004522:	4313      	orrs	r3, r2
 8004524:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	693a      	ldr	r2, [r7, #16]
 800452a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	68fa      	ldr	r2, [r7, #12]
 8004530:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	685a      	ldr	r2, [r3, #4]
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	697a      	ldr	r2, [r7, #20]
 800453e:	621a      	str	r2, [r3, #32]
}
 8004540:	bf00      	nop
 8004542:	371c      	adds	r7, #28
 8004544:	46bd      	mov	sp, r7
 8004546:	bc80      	pop	{r7}
 8004548:	4770      	bx	lr
 800454a:	bf00      	nop
 800454c:	40012c00 	.word	0x40012c00

08004550 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004550:	b480      	push	{r7}
 8004552:	b087      	sub	sp, #28
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
 8004558:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6a1b      	ldr	r3, [r3, #32]
 800455e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6a1b      	ldr	r3, [r3, #32]
 800456a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	69db      	ldr	r3, [r3, #28]
 8004576:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800457e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004586:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	021b      	lsls	r3, r3, #8
 800458e:	68fa      	ldr	r2, [r7, #12]
 8004590:	4313      	orrs	r3, r2
 8004592:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004594:	693b      	ldr	r3, [r7, #16]
 8004596:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800459a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	689b      	ldr	r3, [r3, #8]
 80045a0:	031b      	lsls	r3, r3, #12
 80045a2:	693a      	ldr	r2, [r7, #16]
 80045a4:	4313      	orrs	r3, r2
 80045a6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	4a0f      	ldr	r2, [pc, #60]	; (80045e8 <TIM_OC4_SetConfig+0x98>)
 80045ac:	4293      	cmp	r3, r2
 80045ae:	d109      	bne.n	80045c4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80045b0:	697b      	ldr	r3, [r7, #20]
 80045b2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80045b6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	695b      	ldr	r3, [r3, #20]
 80045bc:	019b      	lsls	r3, r3, #6
 80045be:	697a      	ldr	r2, [r7, #20]
 80045c0:	4313      	orrs	r3, r2
 80045c2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	697a      	ldr	r2, [r7, #20]
 80045c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	68fa      	ldr	r2, [r7, #12]
 80045ce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	685a      	ldr	r2, [r3, #4]
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	693a      	ldr	r2, [r7, #16]
 80045dc:	621a      	str	r2, [r3, #32]
}
 80045de:	bf00      	nop
 80045e0:	371c      	adds	r7, #28
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bc80      	pop	{r7}
 80045e6:	4770      	bx	lr
 80045e8:	40012c00 	.word	0x40012c00

080045ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80045ec:	b480      	push	{r7}
 80045ee:	b087      	sub	sp, #28
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	60f8      	str	r0, [r7, #12]
 80045f4:	60b9      	str	r1, [r7, #8]
 80045f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	6a1b      	ldr	r3, [r3, #32]
 80045fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	6a1b      	ldr	r3, [r3, #32]
 8004602:	f023 0201 	bic.w	r2, r3, #1
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	699b      	ldr	r3, [r3, #24]
 800460e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004610:	693b      	ldr	r3, [r7, #16]
 8004612:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004616:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	011b      	lsls	r3, r3, #4
 800461c:	693a      	ldr	r2, [r7, #16]
 800461e:	4313      	orrs	r3, r2
 8004620:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004622:	697b      	ldr	r3, [r7, #20]
 8004624:	f023 030a 	bic.w	r3, r3, #10
 8004628:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800462a:	697a      	ldr	r2, [r7, #20]
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	4313      	orrs	r3, r2
 8004630:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	693a      	ldr	r2, [r7, #16]
 8004636:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	697a      	ldr	r2, [r7, #20]
 800463c:	621a      	str	r2, [r3, #32]
}
 800463e:	bf00      	nop
 8004640:	371c      	adds	r7, #28
 8004642:	46bd      	mov	sp, r7
 8004644:	bc80      	pop	{r7}
 8004646:	4770      	bx	lr

08004648 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004648:	b480      	push	{r7}
 800464a:	b087      	sub	sp, #28
 800464c:	af00      	add	r7, sp, #0
 800464e:	60f8      	str	r0, [r7, #12]
 8004650:	60b9      	str	r1, [r7, #8]
 8004652:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	6a1b      	ldr	r3, [r3, #32]
 8004658:	f023 0210 	bic.w	r2, r3, #16
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	699b      	ldr	r3, [r3, #24]
 8004664:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	6a1b      	ldr	r3, [r3, #32]
 800466a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004672:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	031b      	lsls	r3, r3, #12
 8004678:	697a      	ldr	r2, [r7, #20]
 800467a:	4313      	orrs	r3, r2
 800467c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800467e:	693b      	ldr	r3, [r7, #16]
 8004680:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004684:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004686:	68bb      	ldr	r3, [r7, #8]
 8004688:	011b      	lsls	r3, r3, #4
 800468a:	693a      	ldr	r2, [r7, #16]
 800468c:	4313      	orrs	r3, r2
 800468e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	697a      	ldr	r2, [r7, #20]
 8004694:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	693a      	ldr	r2, [r7, #16]
 800469a:	621a      	str	r2, [r3, #32]
}
 800469c:	bf00      	nop
 800469e:	371c      	adds	r7, #28
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bc80      	pop	{r7}
 80046a4:	4770      	bx	lr

080046a6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80046a6:	b480      	push	{r7}
 80046a8:	b085      	sub	sp, #20
 80046aa:	af00      	add	r7, sp, #0
 80046ac:	6078      	str	r0, [r7, #4]
 80046ae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	689b      	ldr	r3, [r3, #8]
 80046b4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046bc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80046be:	683a      	ldr	r2, [r7, #0]
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	4313      	orrs	r3, r2
 80046c4:	f043 0307 	orr.w	r3, r3, #7
 80046c8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	68fa      	ldr	r2, [r7, #12]
 80046ce:	609a      	str	r2, [r3, #8]
}
 80046d0:	bf00      	nop
 80046d2:	3714      	adds	r7, #20
 80046d4:	46bd      	mov	sp, r7
 80046d6:	bc80      	pop	{r7}
 80046d8:	4770      	bx	lr

080046da <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80046da:	b480      	push	{r7}
 80046dc:	b087      	sub	sp, #28
 80046de:	af00      	add	r7, sp, #0
 80046e0:	60f8      	str	r0, [r7, #12]
 80046e2:	60b9      	str	r1, [r7, #8]
 80046e4:	607a      	str	r2, [r7, #4]
 80046e6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	689b      	ldr	r3, [r3, #8]
 80046ec:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80046ee:	697b      	ldr	r3, [r7, #20]
 80046f0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80046f4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	021a      	lsls	r2, r3, #8
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	431a      	orrs	r2, r3
 80046fe:	68bb      	ldr	r3, [r7, #8]
 8004700:	4313      	orrs	r3, r2
 8004702:	697a      	ldr	r2, [r7, #20]
 8004704:	4313      	orrs	r3, r2
 8004706:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	697a      	ldr	r2, [r7, #20]
 800470c:	609a      	str	r2, [r3, #8]
}
 800470e:	bf00      	nop
 8004710:	371c      	adds	r7, #28
 8004712:	46bd      	mov	sp, r7
 8004714:	bc80      	pop	{r7}
 8004716:	4770      	bx	lr

08004718 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004718:	b480      	push	{r7}
 800471a:	b087      	sub	sp, #28
 800471c:	af00      	add	r7, sp, #0
 800471e:	60f8      	str	r0, [r7, #12]
 8004720:	60b9      	str	r1, [r7, #8]
 8004722:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004724:	68bb      	ldr	r3, [r7, #8]
 8004726:	f003 031f 	and.w	r3, r3, #31
 800472a:	2201      	movs	r2, #1
 800472c:	fa02 f303 	lsl.w	r3, r2, r3
 8004730:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	6a1a      	ldr	r2, [r3, #32]
 8004736:	697b      	ldr	r3, [r7, #20]
 8004738:	43db      	mvns	r3, r3
 800473a:	401a      	ands	r2, r3
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	6a1a      	ldr	r2, [r3, #32]
 8004744:	68bb      	ldr	r3, [r7, #8]
 8004746:	f003 031f 	and.w	r3, r3, #31
 800474a:	6879      	ldr	r1, [r7, #4]
 800474c:	fa01 f303 	lsl.w	r3, r1, r3
 8004750:	431a      	orrs	r2, r3
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	621a      	str	r2, [r3, #32]
}
 8004756:	bf00      	nop
 8004758:	371c      	adds	r7, #28
 800475a:	46bd      	mov	sp, r7
 800475c:	bc80      	pop	{r7}
 800475e:	4770      	bx	lr

08004760 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004760:	b480      	push	{r7}
 8004762:	b085      	sub	sp, #20
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
 8004768:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004770:	2b01      	cmp	r3, #1
 8004772:	d101      	bne.n	8004778 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004774:	2302      	movs	r3, #2
 8004776:	e046      	b.n	8004806 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2201      	movs	r2, #1
 800477c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2202      	movs	r2, #2
 8004784:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	689b      	ldr	r3, [r3, #8]
 8004796:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800479e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	68fa      	ldr	r2, [r7, #12]
 80047a6:	4313      	orrs	r3, r2
 80047a8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	68fa      	ldr	r2, [r7, #12]
 80047b0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	4a16      	ldr	r2, [pc, #88]	; (8004810 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d00e      	beq.n	80047da <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047c4:	d009      	beq.n	80047da <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	4a12      	ldr	r2, [pc, #72]	; (8004814 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80047cc:	4293      	cmp	r3, r2
 80047ce:	d004      	beq.n	80047da <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	4a10      	ldr	r2, [pc, #64]	; (8004818 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d10c      	bne.n	80047f4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80047da:	68bb      	ldr	r3, [r7, #8]
 80047dc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80047e0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	685b      	ldr	r3, [r3, #4]
 80047e6:	68ba      	ldr	r2, [r7, #8]
 80047e8:	4313      	orrs	r3, r2
 80047ea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	68ba      	ldr	r2, [r7, #8]
 80047f2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2201      	movs	r2, #1
 80047f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2200      	movs	r2, #0
 8004800:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004804:	2300      	movs	r3, #0
}
 8004806:	4618      	mov	r0, r3
 8004808:	3714      	adds	r7, #20
 800480a:	46bd      	mov	sp, r7
 800480c:	bc80      	pop	{r7}
 800480e:	4770      	bx	lr
 8004810:	40012c00 	.word	0x40012c00
 8004814:	40000400 	.word	0x40000400
 8004818:	40000800 	.word	0x40000800

0800481c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800481c:	b480      	push	{r7}
 800481e:	b085      	sub	sp, #20
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
 8004824:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004826:	2300      	movs	r3, #0
 8004828:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004830:	2b01      	cmp	r3, #1
 8004832:	d101      	bne.n	8004838 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004834:	2302      	movs	r3, #2
 8004836:	e03d      	b.n	80048b4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2201      	movs	r2, #1
 800483c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	68db      	ldr	r3, [r3, #12]
 800484a:	4313      	orrs	r3, r2
 800484c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	689b      	ldr	r3, [r3, #8]
 8004858:	4313      	orrs	r3, r2
 800485a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	4313      	orrs	r3, r2
 8004868:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4313      	orrs	r3, r2
 8004876:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	691b      	ldr	r3, [r3, #16]
 8004882:	4313      	orrs	r3, r2
 8004884:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	695b      	ldr	r3, [r3, #20]
 8004890:	4313      	orrs	r3, r2
 8004892:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	69db      	ldr	r3, [r3, #28]
 800489e:	4313      	orrs	r3, r2
 80048a0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	68fa      	ldr	r2, [r7, #12]
 80048a8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2200      	movs	r2, #0
 80048ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80048b2:	2300      	movs	r3, #0
}
 80048b4:	4618      	mov	r0, r3
 80048b6:	3714      	adds	r7, #20
 80048b8:	46bd      	mov	sp, r7
 80048ba:	bc80      	pop	{r7}
 80048bc:	4770      	bx	lr

080048be <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80048be:	b480      	push	{r7}
 80048c0:	b083      	sub	sp, #12
 80048c2:	af00      	add	r7, sp, #0
 80048c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80048c6:	bf00      	nop
 80048c8:	370c      	adds	r7, #12
 80048ca:	46bd      	mov	sp, r7
 80048cc:	bc80      	pop	{r7}
 80048ce:	4770      	bx	lr

080048d0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80048d0:	b480      	push	{r7}
 80048d2:	b083      	sub	sp, #12
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80048d8:	bf00      	nop
 80048da:	370c      	adds	r7, #12
 80048dc:	46bd      	mov	sp, r7
 80048de:	bc80      	pop	{r7}
 80048e0:	4770      	bx	lr

080048e2 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80048e2:	b580      	push	{r7, lr}
 80048e4:	b082      	sub	sp, #8
 80048e6:	af00      	add	r7, sp, #0
 80048e8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d101      	bne.n	80048f4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80048f0:	2301      	movs	r3, #1
 80048f2:	e03f      	b.n	8004974 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80048fa:	b2db      	uxtb	r3, r3
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d106      	bne.n	800490e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2200      	movs	r2, #0
 8004904:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004908:	6878      	ldr	r0, [r7, #4]
 800490a:	f7fc fd2f 	bl	800136c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2224      	movs	r2, #36	; 0x24
 8004912:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	68da      	ldr	r2, [r3, #12]
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004924:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004926:	6878      	ldr	r0, [r7, #4]
 8004928:	f000 fb38 	bl	8004f9c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	691a      	ldr	r2, [r3, #16]
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800493a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	695a      	ldr	r2, [r3, #20]
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800494a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	68da      	ldr	r2, [r3, #12]
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800495a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2200      	movs	r2, #0
 8004960:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2220      	movs	r2, #32
 8004966:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2220      	movs	r2, #32
 800496e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004972:	2300      	movs	r3, #0
}
 8004974:	4618      	mov	r0, r3
 8004976:	3708      	adds	r7, #8
 8004978:	46bd      	mov	sp, r7
 800497a:	bd80      	pop	{r7, pc}

0800497c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b08a      	sub	sp, #40	; 0x28
 8004980:	af02      	add	r7, sp, #8
 8004982:	60f8      	str	r0, [r7, #12]
 8004984:	60b9      	str	r1, [r7, #8]
 8004986:	603b      	str	r3, [r7, #0]
 8004988:	4613      	mov	r3, r2
 800498a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800498c:	2300      	movs	r3, #0
 800498e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004996:	b2db      	uxtb	r3, r3
 8004998:	2b20      	cmp	r3, #32
 800499a:	d17c      	bne.n	8004a96 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800499c:	68bb      	ldr	r3, [r7, #8]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d002      	beq.n	80049a8 <HAL_UART_Transmit+0x2c>
 80049a2:	88fb      	ldrh	r3, [r7, #6]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d101      	bne.n	80049ac <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80049a8:	2301      	movs	r3, #1
 80049aa:	e075      	b.n	8004a98 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80049b2:	2b01      	cmp	r3, #1
 80049b4:	d101      	bne.n	80049ba <HAL_UART_Transmit+0x3e>
 80049b6:	2302      	movs	r3, #2
 80049b8:	e06e      	b.n	8004a98 <HAL_UART_Transmit+0x11c>
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	2201      	movs	r2, #1
 80049be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	2200      	movs	r2, #0
 80049c6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	2221      	movs	r2, #33	; 0x21
 80049cc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80049d0:	f7fd f9b8 	bl	8001d44 <HAL_GetTick>
 80049d4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	88fa      	ldrh	r2, [r7, #6]
 80049da:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	88fa      	ldrh	r2, [r7, #6]
 80049e0:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	689b      	ldr	r3, [r3, #8]
 80049e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80049ea:	d108      	bne.n	80049fe <HAL_UART_Transmit+0x82>
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	691b      	ldr	r3, [r3, #16]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d104      	bne.n	80049fe <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80049f4:	2300      	movs	r3, #0
 80049f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80049f8:	68bb      	ldr	r3, [r7, #8]
 80049fa:	61bb      	str	r3, [r7, #24]
 80049fc:	e003      	b.n	8004a06 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80049fe:	68bb      	ldr	r3, [r7, #8]
 8004a00:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004a02:	2300      	movs	r3, #0
 8004a04:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	2200      	movs	r2, #0
 8004a0a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8004a0e:	e02a      	b.n	8004a66 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	9300      	str	r3, [sp, #0]
 8004a14:	697b      	ldr	r3, [r7, #20]
 8004a16:	2200      	movs	r2, #0
 8004a18:	2180      	movs	r1, #128	; 0x80
 8004a1a:	68f8      	ldr	r0, [r7, #12]
 8004a1c:	f000 f95b 	bl	8004cd6 <UART_WaitOnFlagUntilTimeout>
 8004a20:	4603      	mov	r3, r0
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d001      	beq.n	8004a2a <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004a26:	2303      	movs	r3, #3
 8004a28:	e036      	b.n	8004a98 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004a2a:	69fb      	ldr	r3, [r7, #28]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d10b      	bne.n	8004a48 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004a30:	69bb      	ldr	r3, [r7, #24]
 8004a32:	881b      	ldrh	r3, [r3, #0]
 8004a34:	461a      	mov	r2, r3
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004a3e:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004a40:	69bb      	ldr	r3, [r7, #24]
 8004a42:	3302      	adds	r3, #2
 8004a44:	61bb      	str	r3, [r7, #24]
 8004a46:	e007      	b.n	8004a58 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004a48:	69fb      	ldr	r3, [r7, #28]
 8004a4a:	781a      	ldrb	r2, [r3, #0]
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004a52:	69fb      	ldr	r3, [r7, #28]
 8004a54:	3301      	adds	r3, #1
 8004a56:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004a5c:	b29b      	uxth	r3, r3
 8004a5e:	3b01      	subs	r3, #1
 8004a60:	b29a      	uxth	r2, r3
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004a6a:	b29b      	uxth	r3, r3
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d1cf      	bne.n	8004a10 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	9300      	str	r3, [sp, #0]
 8004a74:	697b      	ldr	r3, [r7, #20]
 8004a76:	2200      	movs	r2, #0
 8004a78:	2140      	movs	r1, #64	; 0x40
 8004a7a:	68f8      	ldr	r0, [r7, #12]
 8004a7c:	f000 f92b 	bl	8004cd6 <UART_WaitOnFlagUntilTimeout>
 8004a80:	4603      	mov	r3, r0
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d001      	beq.n	8004a8a <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004a86:	2303      	movs	r3, #3
 8004a88:	e006      	b.n	8004a98 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	2220      	movs	r2, #32
 8004a8e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8004a92:	2300      	movs	r3, #0
 8004a94:	e000      	b.n	8004a98 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004a96:	2302      	movs	r3, #2
  }
}
 8004a98:	4618      	mov	r0, r3
 8004a9a:	3720      	adds	r7, #32
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	bd80      	pop	{r7, pc}

08004aa0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b088      	sub	sp, #32
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	68db      	ldr	r3, [r3, #12]
 8004ab6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	695b      	ldr	r3, [r3, #20]
 8004abe:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8004ac4:	2300      	movs	r3, #0
 8004ac6:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004ac8:	69fb      	ldr	r3, [r7, #28]
 8004aca:	f003 030f 	and.w	r3, r3, #15
 8004ace:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8004ad0:	693b      	ldr	r3, [r7, #16]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d10d      	bne.n	8004af2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004ad6:	69fb      	ldr	r3, [r7, #28]
 8004ad8:	f003 0320 	and.w	r3, r3, #32
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d008      	beq.n	8004af2 <HAL_UART_IRQHandler+0x52>
 8004ae0:	69bb      	ldr	r3, [r7, #24]
 8004ae2:	f003 0320 	and.w	r3, r3, #32
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d003      	beq.n	8004af2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004aea:	6878      	ldr	r0, [r7, #4]
 8004aec:	f000 f9d5 	bl	8004e9a <UART_Receive_IT>
      return;
 8004af0:	e0d1      	b.n	8004c96 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004af2:	693b      	ldr	r3, [r7, #16]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	f000 80b0 	beq.w	8004c5a <HAL_UART_IRQHandler+0x1ba>
 8004afa:	697b      	ldr	r3, [r7, #20]
 8004afc:	f003 0301 	and.w	r3, r3, #1
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d105      	bne.n	8004b10 <HAL_UART_IRQHandler+0x70>
 8004b04:	69bb      	ldr	r3, [r7, #24]
 8004b06:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	f000 80a5 	beq.w	8004c5a <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004b10:	69fb      	ldr	r3, [r7, #28]
 8004b12:	f003 0301 	and.w	r3, r3, #1
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d00a      	beq.n	8004b30 <HAL_UART_IRQHandler+0x90>
 8004b1a:	69bb      	ldr	r3, [r7, #24]
 8004b1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d005      	beq.n	8004b30 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b28:	f043 0201 	orr.w	r2, r3, #1
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004b30:	69fb      	ldr	r3, [r7, #28]
 8004b32:	f003 0304 	and.w	r3, r3, #4
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d00a      	beq.n	8004b50 <HAL_UART_IRQHandler+0xb0>
 8004b3a:	697b      	ldr	r3, [r7, #20]
 8004b3c:	f003 0301 	and.w	r3, r3, #1
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d005      	beq.n	8004b50 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b48:	f043 0202 	orr.w	r2, r3, #2
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004b50:	69fb      	ldr	r3, [r7, #28]
 8004b52:	f003 0302 	and.w	r3, r3, #2
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d00a      	beq.n	8004b70 <HAL_UART_IRQHandler+0xd0>
 8004b5a:	697b      	ldr	r3, [r7, #20]
 8004b5c:	f003 0301 	and.w	r3, r3, #1
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d005      	beq.n	8004b70 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b68:	f043 0204 	orr.w	r2, r3, #4
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004b70:	69fb      	ldr	r3, [r7, #28]
 8004b72:	f003 0308 	and.w	r3, r3, #8
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d00f      	beq.n	8004b9a <HAL_UART_IRQHandler+0xfa>
 8004b7a:	69bb      	ldr	r3, [r7, #24]
 8004b7c:	f003 0320 	and.w	r3, r3, #32
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d104      	bne.n	8004b8e <HAL_UART_IRQHandler+0xee>
 8004b84:	697b      	ldr	r3, [r7, #20]
 8004b86:	f003 0301 	and.w	r3, r3, #1
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d005      	beq.n	8004b9a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b92:	f043 0208 	orr.w	r2, r3, #8
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d078      	beq.n	8004c94 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004ba2:	69fb      	ldr	r3, [r7, #28]
 8004ba4:	f003 0320 	and.w	r3, r3, #32
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d007      	beq.n	8004bbc <HAL_UART_IRQHandler+0x11c>
 8004bac:	69bb      	ldr	r3, [r7, #24]
 8004bae:	f003 0320 	and.w	r3, r3, #32
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d002      	beq.n	8004bbc <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8004bb6:	6878      	ldr	r0, [r7, #4]
 8004bb8:	f000 f96f 	bl	8004e9a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	695b      	ldr	r3, [r3, #20]
 8004bc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	bf14      	ite	ne
 8004bca:	2301      	movne	r3, #1
 8004bcc:	2300      	moveq	r3, #0
 8004bce:	b2db      	uxtb	r3, r3
 8004bd0:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bd6:	f003 0308 	and.w	r3, r3, #8
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d102      	bne.n	8004be4 <HAL_UART_IRQHandler+0x144>
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d031      	beq.n	8004c48 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004be4:	6878      	ldr	r0, [r7, #4]
 8004be6:	f000 f8c0 	bl	8004d6a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	695b      	ldr	r3, [r3, #20]
 8004bf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d023      	beq.n	8004c40 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	695a      	ldr	r2, [r3, #20]
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c06:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d013      	beq.n	8004c38 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c14:	4a21      	ldr	r2, [pc, #132]	; (8004c9c <HAL_UART_IRQHandler+0x1fc>)
 8004c16:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	f7fd fe55 	bl	80028cc <HAL_DMA_Abort_IT>
 8004c22:	4603      	mov	r3, r0
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d016      	beq.n	8004c56 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c2e:	687a      	ldr	r2, [r7, #4]
 8004c30:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004c32:	4610      	mov	r0, r2
 8004c34:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c36:	e00e      	b.n	8004c56 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004c38:	6878      	ldr	r0, [r7, #4]
 8004c3a:	f000 f843 	bl	8004cc4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c3e:	e00a      	b.n	8004c56 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004c40:	6878      	ldr	r0, [r7, #4]
 8004c42:	f000 f83f 	bl	8004cc4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c46:	e006      	b.n	8004c56 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004c48:	6878      	ldr	r0, [r7, #4]
 8004c4a:	f000 f83b 	bl	8004cc4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2200      	movs	r2, #0
 8004c52:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8004c54:	e01e      	b.n	8004c94 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c56:	bf00      	nop
    return;
 8004c58:	e01c      	b.n	8004c94 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004c5a:	69fb      	ldr	r3, [r7, #28]
 8004c5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d008      	beq.n	8004c76 <HAL_UART_IRQHandler+0x1d6>
 8004c64:	69bb      	ldr	r3, [r7, #24]
 8004c66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d003      	beq.n	8004c76 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8004c6e:	6878      	ldr	r0, [r7, #4]
 8004c70:	f000 f8ac 	bl	8004dcc <UART_Transmit_IT>
    return;
 8004c74:	e00f      	b.n	8004c96 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004c76:	69fb      	ldr	r3, [r7, #28]
 8004c78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d00a      	beq.n	8004c96 <HAL_UART_IRQHandler+0x1f6>
 8004c80:	69bb      	ldr	r3, [r7, #24]
 8004c82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d005      	beq.n	8004c96 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8004c8a:	6878      	ldr	r0, [r7, #4]
 8004c8c:	f000 f8ed 	bl	8004e6a <UART_EndTransmit_IT>
    return;
 8004c90:	bf00      	nop
 8004c92:	e000      	b.n	8004c96 <HAL_UART_IRQHandler+0x1f6>
    return;
 8004c94:	bf00      	nop
  }
}
 8004c96:	3720      	adds	r7, #32
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	bd80      	pop	{r7, pc}
 8004c9c:	08004da5 	.word	0x08004da5

08004ca0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004ca0:	b480      	push	{r7}
 8004ca2:	b083      	sub	sp, #12
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004ca8:	bf00      	nop
 8004caa:	370c      	adds	r7, #12
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bc80      	pop	{r7}
 8004cb0:	4770      	bx	lr

08004cb2 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004cb2:	b480      	push	{r7}
 8004cb4:	b083      	sub	sp, #12
 8004cb6:	af00      	add	r7, sp, #0
 8004cb8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004cba:	bf00      	nop
 8004cbc:	370c      	adds	r7, #12
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	bc80      	pop	{r7}
 8004cc2:	4770      	bx	lr

08004cc4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004cc4:	b480      	push	{r7}
 8004cc6:	b083      	sub	sp, #12
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004ccc:	bf00      	nop
 8004cce:	370c      	adds	r7, #12
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	bc80      	pop	{r7}
 8004cd4:	4770      	bx	lr

08004cd6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004cd6:	b580      	push	{r7, lr}
 8004cd8:	b084      	sub	sp, #16
 8004cda:	af00      	add	r7, sp, #0
 8004cdc:	60f8      	str	r0, [r7, #12]
 8004cde:	60b9      	str	r1, [r7, #8]
 8004ce0:	603b      	str	r3, [r7, #0]
 8004ce2:	4613      	mov	r3, r2
 8004ce4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ce6:	e02c      	b.n	8004d42 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ce8:	69bb      	ldr	r3, [r7, #24]
 8004cea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004cee:	d028      	beq.n	8004d42 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004cf0:	69bb      	ldr	r3, [r7, #24]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d007      	beq.n	8004d06 <UART_WaitOnFlagUntilTimeout+0x30>
 8004cf6:	f7fd f825 	bl	8001d44 <HAL_GetTick>
 8004cfa:	4602      	mov	r2, r0
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	1ad3      	subs	r3, r2, r3
 8004d00:	69ba      	ldr	r2, [r7, #24]
 8004d02:	429a      	cmp	r2, r3
 8004d04:	d21d      	bcs.n	8004d42 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	68da      	ldr	r2, [r3, #12]
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004d14:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	695a      	ldr	r2, [r3, #20]
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f022 0201 	bic.w	r2, r2, #1
 8004d24:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	2220      	movs	r2, #32
 8004d2a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	2220      	movs	r2, #32
 8004d32:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	2200      	movs	r2, #0
 8004d3a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8004d3e:	2303      	movs	r3, #3
 8004d40:	e00f      	b.n	8004d62 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	681a      	ldr	r2, [r3, #0]
 8004d48:	68bb      	ldr	r3, [r7, #8]
 8004d4a:	4013      	ands	r3, r2
 8004d4c:	68ba      	ldr	r2, [r7, #8]
 8004d4e:	429a      	cmp	r2, r3
 8004d50:	bf0c      	ite	eq
 8004d52:	2301      	moveq	r3, #1
 8004d54:	2300      	movne	r3, #0
 8004d56:	b2db      	uxtb	r3, r3
 8004d58:	461a      	mov	r2, r3
 8004d5a:	79fb      	ldrb	r3, [r7, #7]
 8004d5c:	429a      	cmp	r2, r3
 8004d5e:	d0c3      	beq.n	8004ce8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004d60:	2300      	movs	r3, #0
}
 8004d62:	4618      	mov	r0, r3
 8004d64:	3710      	adds	r7, #16
 8004d66:	46bd      	mov	sp, r7
 8004d68:	bd80      	pop	{r7, pc}

08004d6a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004d6a:	b480      	push	{r7}
 8004d6c:	b083      	sub	sp, #12
 8004d6e:	af00      	add	r7, sp, #0
 8004d70:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	68da      	ldr	r2, [r3, #12]
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004d80:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	695a      	ldr	r2, [r3, #20]
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f022 0201 	bic.w	r2, r2, #1
 8004d90:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2220      	movs	r2, #32
 8004d96:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8004d9a:	bf00      	nop
 8004d9c:	370c      	adds	r7, #12
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	bc80      	pop	{r7}
 8004da2:	4770      	bx	lr

08004da4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b084      	sub	sp, #16
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004db0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	2200      	movs	r2, #0
 8004db6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	2200      	movs	r2, #0
 8004dbc:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004dbe:	68f8      	ldr	r0, [r7, #12]
 8004dc0:	f7ff ff80 	bl	8004cc4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004dc4:	bf00      	nop
 8004dc6:	3710      	adds	r7, #16
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	bd80      	pop	{r7, pc}

08004dcc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004dcc:	b480      	push	{r7}
 8004dce:	b085      	sub	sp, #20
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004dda:	b2db      	uxtb	r3, r3
 8004ddc:	2b21      	cmp	r3, #33	; 0x21
 8004dde:	d13e      	bne.n	8004e5e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	689b      	ldr	r3, [r3, #8]
 8004de4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004de8:	d114      	bne.n	8004e14 <UART_Transmit_IT+0x48>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	691b      	ldr	r3, [r3, #16]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d110      	bne.n	8004e14 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6a1b      	ldr	r3, [r3, #32]
 8004df6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	881b      	ldrh	r3, [r3, #0]
 8004dfc:	461a      	mov	r2, r3
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004e06:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6a1b      	ldr	r3, [r3, #32]
 8004e0c:	1c9a      	adds	r2, r3, #2
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	621a      	str	r2, [r3, #32]
 8004e12:	e008      	b.n	8004e26 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6a1b      	ldr	r3, [r3, #32]
 8004e18:	1c59      	adds	r1, r3, #1
 8004e1a:	687a      	ldr	r2, [r7, #4]
 8004e1c:	6211      	str	r1, [r2, #32]
 8004e1e:	781a      	ldrb	r2, [r3, #0]
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004e2a:	b29b      	uxth	r3, r3
 8004e2c:	3b01      	subs	r3, #1
 8004e2e:	b29b      	uxth	r3, r3
 8004e30:	687a      	ldr	r2, [r7, #4]
 8004e32:	4619      	mov	r1, r3
 8004e34:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d10f      	bne.n	8004e5a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	68da      	ldr	r2, [r3, #12]
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004e48:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	68da      	ldr	r2, [r3, #12]
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e58:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	e000      	b.n	8004e60 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004e5e:	2302      	movs	r3, #2
  }
}
 8004e60:	4618      	mov	r0, r3
 8004e62:	3714      	adds	r7, #20
 8004e64:	46bd      	mov	sp, r7
 8004e66:	bc80      	pop	{r7}
 8004e68:	4770      	bx	lr

08004e6a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004e6a:	b580      	push	{r7, lr}
 8004e6c:	b082      	sub	sp, #8
 8004e6e:	af00      	add	r7, sp, #0
 8004e70:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	68da      	ldr	r2, [r3, #12]
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e80:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2220      	movs	r2, #32
 8004e86:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004e8a:	6878      	ldr	r0, [r7, #4]
 8004e8c:	f7ff ff08 	bl	8004ca0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004e90:	2300      	movs	r3, #0
}
 8004e92:	4618      	mov	r0, r3
 8004e94:	3708      	adds	r7, #8
 8004e96:	46bd      	mov	sp, r7
 8004e98:	bd80      	pop	{r7, pc}

08004e9a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004e9a:	b580      	push	{r7, lr}
 8004e9c:	b084      	sub	sp, #16
 8004e9e:	af00      	add	r7, sp, #0
 8004ea0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004ea8:	b2db      	uxtb	r3, r3
 8004eaa:	2b22      	cmp	r3, #34	; 0x22
 8004eac:	d170      	bne.n	8004f90 <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	689b      	ldr	r3, [r3, #8]
 8004eb2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004eb6:	d117      	bne.n	8004ee8 <UART_Receive_IT+0x4e>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	691b      	ldr	r3, [r3, #16]
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d113      	bne.n	8004ee8 <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ec8:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	685b      	ldr	r3, [r3, #4]
 8004ed0:	b29b      	uxth	r3, r3
 8004ed2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ed6:	b29a      	uxth	r2, r3
 8004ed8:	68bb      	ldr	r3, [r7, #8]
 8004eda:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ee0:	1c9a      	adds	r2, r3, #2
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	629a      	str	r2, [r3, #40]	; 0x28
 8004ee6:	e026      	b.n	8004f36 <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eec:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8004eee:	2300      	movs	r3, #0
 8004ef0:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	689b      	ldr	r3, [r3, #8]
 8004ef6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004efa:	d007      	beq.n	8004f0c <UART_Receive_IT+0x72>
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	689b      	ldr	r3, [r3, #8]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d10a      	bne.n	8004f1a <UART_Receive_IT+0x80>
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	691b      	ldr	r3, [r3, #16]
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d106      	bne.n	8004f1a <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	685b      	ldr	r3, [r3, #4]
 8004f12:	b2da      	uxtb	r2, r3
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	701a      	strb	r2, [r3, #0]
 8004f18:	e008      	b.n	8004f2c <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	685b      	ldr	r3, [r3, #4]
 8004f20:	b2db      	uxtb	r3, r3
 8004f22:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004f26:	b2da      	uxtb	r2, r3
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f30:	1c5a      	adds	r2, r3, #1
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004f3a:	b29b      	uxth	r3, r3
 8004f3c:	3b01      	subs	r3, #1
 8004f3e:	b29b      	uxth	r3, r3
 8004f40:	687a      	ldr	r2, [r7, #4]
 8004f42:	4619      	mov	r1, r3
 8004f44:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d120      	bne.n	8004f8c <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	68da      	ldr	r2, [r3, #12]
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f022 0220 	bic.w	r2, r2, #32
 8004f58:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	68da      	ldr	r2, [r3, #12]
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004f68:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	695a      	ldr	r2, [r3, #20]
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f022 0201 	bic.w	r2, r2, #1
 8004f78:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2220      	movs	r2, #32
 8004f7e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8004f82:	6878      	ldr	r0, [r7, #4]
 8004f84:	f7ff fe95 	bl	8004cb2 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8004f88:	2300      	movs	r3, #0
 8004f8a:	e002      	b.n	8004f92 <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	e000      	b.n	8004f92 <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 8004f90:	2302      	movs	r3, #2
  }
}
 8004f92:	4618      	mov	r0, r3
 8004f94:	3710      	adds	r7, #16
 8004f96:	46bd      	mov	sp, r7
 8004f98:	bd80      	pop	{r7, pc}
	...

08004f9c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	b084      	sub	sp, #16
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	691b      	ldr	r3, [r3, #16]
 8004faa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	68da      	ldr	r2, [r3, #12]
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	430a      	orrs	r2, r1
 8004fb8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	689a      	ldr	r2, [r3, #8]
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	691b      	ldr	r3, [r3, #16]
 8004fc2:	431a      	orrs	r2, r3
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	695b      	ldr	r3, [r3, #20]
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	68db      	ldr	r3, [r3, #12]
 8004fd2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004fd6:	f023 030c 	bic.w	r3, r3, #12
 8004fda:	687a      	ldr	r2, [r7, #4]
 8004fdc:	6812      	ldr	r2, [r2, #0]
 8004fde:	68b9      	ldr	r1, [r7, #8]
 8004fe0:	430b      	orrs	r3, r1
 8004fe2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	695b      	ldr	r3, [r3, #20]
 8004fea:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	699a      	ldr	r2, [r3, #24]
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	430a      	orrs	r2, r1
 8004ff8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4a2c      	ldr	r2, [pc, #176]	; (80050b0 <UART_SetConfig+0x114>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d103      	bne.n	800500c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005004:	f7fe fb68 	bl	80036d8 <HAL_RCC_GetPCLK2Freq>
 8005008:	60f8      	str	r0, [r7, #12]
 800500a:	e002      	b.n	8005012 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800500c:	f7fe fb50 	bl	80036b0 <HAL_RCC_GetPCLK1Freq>
 8005010:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005012:	68fa      	ldr	r2, [r7, #12]
 8005014:	4613      	mov	r3, r2
 8005016:	009b      	lsls	r3, r3, #2
 8005018:	4413      	add	r3, r2
 800501a:	009a      	lsls	r2, r3, #2
 800501c:	441a      	add	r2, r3
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	685b      	ldr	r3, [r3, #4]
 8005022:	009b      	lsls	r3, r3, #2
 8005024:	fbb2 f3f3 	udiv	r3, r2, r3
 8005028:	4a22      	ldr	r2, [pc, #136]	; (80050b4 <UART_SetConfig+0x118>)
 800502a:	fba2 2303 	umull	r2, r3, r2, r3
 800502e:	095b      	lsrs	r3, r3, #5
 8005030:	0119      	lsls	r1, r3, #4
 8005032:	68fa      	ldr	r2, [r7, #12]
 8005034:	4613      	mov	r3, r2
 8005036:	009b      	lsls	r3, r3, #2
 8005038:	4413      	add	r3, r2
 800503a:	009a      	lsls	r2, r3, #2
 800503c:	441a      	add	r2, r3
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	685b      	ldr	r3, [r3, #4]
 8005042:	009b      	lsls	r3, r3, #2
 8005044:	fbb2 f2f3 	udiv	r2, r2, r3
 8005048:	4b1a      	ldr	r3, [pc, #104]	; (80050b4 <UART_SetConfig+0x118>)
 800504a:	fba3 0302 	umull	r0, r3, r3, r2
 800504e:	095b      	lsrs	r3, r3, #5
 8005050:	2064      	movs	r0, #100	; 0x64
 8005052:	fb00 f303 	mul.w	r3, r0, r3
 8005056:	1ad3      	subs	r3, r2, r3
 8005058:	011b      	lsls	r3, r3, #4
 800505a:	3332      	adds	r3, #50	; 0x32
 800505c:	4a15      	ldr	r2, [pc, #84]	; (80050b4 <UART_SetConfig+0x118>)
 800505e:	fba2 2303 	umull	r2, r3, r2, r3
 8005062:	095b      	lsrs	r3, r3, #5
 8005064:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005068:	4419      	add	r1, r3
 800506a:	68fa      	ldr	r2, [r7, #12]
 800506c:	4613      	mov	r3, r2
 800506e:	009b      	lsls	r3, r3, #2
 8005070:	4413      	add	r3, r2
 8005072:	009a      	lsls	r2, r3, #2
 8005074:	441a      	add	r2, r3
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	685b      	ldr	r3, [r3, #4]
 800507a:	009b      	lsls	r3, r3, #2
 800507c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005080:	4b0c      	ldr	r3, [pc, #48]	; (80050b4 <UART_SetConfig+0x118>)
 8005082:	fba3 0302 	umull	r0, r3, r3, r2
 8005086:	095b      	lsrs	r3, r3, #5
 8005088:	2064      	movs	r0, #100	; 0x64
 800508a:	fb00 f303 	mul.w	r3, r0, r3
 800508e:	1ad3      	subs	r3, r2, r3
 8005090:	011b      	lsls	r3, r3, #4
 8005092:	3332      	adds	r3, #50	; 0x32
 8005094:	4a07      	ldr	r2, [pc, #28]	; (80050b4 <UART_SetConfig+0x118>)
 8005096:	fba2 2303 	umull	r2, r3, r2, r3
 800509a:	095b      	lsrs	r3, r3, #5
 800509c:	f003 020f 	and.w	r2, r3, #15
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	440a      	add	r2, r1
 80050a6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80050a8:	bf00      	nop
 80050aa:	3710      	adds	r7, #16
 80050ac:	46bd      	mov	sp, r7
 80050ae:	bd80      	pop	{r7, pc}
 80050b0:	40013800 	.word	0x40013800
 80050b4:	51eb851f 	.word	0x51eb851f

080050b8 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80050b8:	b480      	push	{r7}
 80050ba:	b085      	sub	sp, #20
 80050bc:	af00      	add	r7, sp, #0
 80050be:	4603      	mov	r3, r0
 80050c0:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80050c2:	2300      	movs	r3, #0
 80050c4:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80050c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80050ca:	2b84      	cmp	r3, #132	; 0x84
 80050cc:	d005      	beq.n	80050da <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80050ce:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	4413      	add	r3, r2
 80050d6:	3303      	adds	r3, #3
 80050d8:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80050da:	68fb      	ldr	r3, [r7, #12]
}
 80050dc:	4618      	mov	r0, r3
 80050de:	3714      	adds	r7, #20
 80050e0:	46bd      	mov	sp, r7
 80050e2:	bc80      	pop	{r7}
 80050e4:	4770      	bx	lr

080050e6 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 80050e6:	b480      	push	{r7}
 80050e8:	b083      	sub	sp, #12
 80050ea:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80050ec:	f3ef 8305 	mrs	r3, IPSR
 80050f0:	607b      	str	r3, [r7, #4]
  return(result);
 80050f2:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	bf14      	ite	ne
 80050f8:	2301      	movne	r3, #1
 80050fa:	2300      	moveq	r3, #0
 80050fc:	b2db      	uxtb	r3, r3
}
 80050fe:	4618      	mov	r0, r3
 8005100:	370c      	adds	r7, #12
 8005102:	46bd      	mov	sp, r7
 8005104:	bc80      	pop	{r7}
 8005106:	4770      	bx	lr

08005108 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005108:	b580      	push	{r7, lr}
 800510a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800510c:	f001 f818 	bl	8006140 <vTaskStartScheduler>
  
  return osOK;
 8005110:	2300      	movs	r3, #0
}
 8005112:	4618      	mov	r0, r3
 8005114:	bd80      	pop	{r7, pc}

08005116 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005116:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005118:	b089      	sub	sp, #36	; 0x24
 800511a:	af04      	add	r7, sp, #16
 800511c:	6078      	str	r0, [r7, #4]
 800511e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	695b      	ldr	r3, [r3, #20]
 8005124:	2b00      	cmp	r3, #0
 8005126:	d020      	beq.n	800516a <osThreadCreate+0x54>
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	699b      	ldr	r3, [r3, #24]
 800512c:	2b00      	cmp	r3, #0
 800512e:	d01c      	beq.n	800516a <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	685c      	ldr	r4, [r3, #4]
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681d      	ldr	r5, [r3, #0]
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	691e      	ldr	r6, [r3, #16]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8005142:	4618      	mov	r0, r3
 8005144:	f7ff ffb8 	bl	80050b8 <makeFreeRtosPriority>
 8005148:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	695b      	ldr	r3, [r3, #20]
 800514e:	687a      	ldr	r2, [r7, #4]
 8005150:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005152:	9202      	str	r2, [sp, #8]
 8005154:	9301      	str	r3, [sp, #4]
 8005156:	9100      	str	r1, [sp, #0]
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	4632      	mov	r2, r6
 800515c:	4629      	mov	r1, r5
 800515e:	4620      	mov	r0, r4
 8005160:	f000 fe34 	bl	8005dcc <xTaskCreateStatic>
 8005164:	4603      	mov	r3, r0
 8005166:	60fb      	str	r3, [r7, #12]
 8005168:	e01c      	b.n	80051a4 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	685c      	ldr	r4, [r3, #4]
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005176:	b29e      	uxth	r6, r3
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800517e:	4618      	mov	r0, r3
 8005180:	f7ff ff9a 	bl	80050b8 <makeFreeRtosPriority>
 8005184:	4602      	mov	r2, r0
 8005186:	f107 030c 	add.w	r3, r7, #12
 800518a:	9301      	str	r3, [sp, #4]
 800518c:	9200      	str	r2, [sp, #0]
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	4632      	mov	r2, r6
 8005192:	4629      	mov	r1, r5
 8005194:	4620      	mov	r0, r4
 8005196:	f000 fe72 	bl	8005e7e <xTaskCreate>
 800519a:	4603      	mov	r3, r0
 800519c:	2b01      	cmp	r3, #1
 800519e:	d001      	beq.n	80051a4 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80051a0:	2300      	movs	r3, #0
 80051a2:	e000      	b.n	80051a6 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80051a4:	68fb      	ldr	r3, [r7, #12]
}
 80051a6:	4618      	mov	r0, r3
 80051a8:	3714      	adds	r7, #20
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bdf0      	pop	{r4, r5, r6, r7, pc}

080051ae <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80051ae:	b580      	push	{r7, lr}
 80051b0:	b084      	sub	sp, #16
 80051b2:	af00      	add	r7, sp, #0
 80051b4:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d001      	beq.n	80051c4 <osDelay+0x16>
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	e000      	b.n	80051c6 <osDelay+0x18>
 80051c4:	2301      	movs	r3, #1
 80051c6:	4618      	mov	r0, r3
 80051c8:	f000 ff86 	bl	80060d8 <vTaskDelay>
  
  return osOK;
 80051cc:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80051ce:	4618      	mov	r0, r3
 80051d0:	3710      	adds	r7, #16
 80051d2:	46bd      	mov	sp, r7
 80051d4:	bd80      	pop	{r7, pc}
	...

080051d8 <osTimerCreate>:
* @param  argument      argument to the timer call back function.
* @retval  timer ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osTimerCreate shall be consistent in every CMSIS-RTOS.
*/
osTimerId osTimerCreate (const osTimerDef_t *timer_def, os_timer_type type, void *argument)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b086      	sub	sp, #24
 80051dc:	af02      	add	r7, sp, #8
 80051de:	60f8      	str	r0, [r7, #12]
 80051e0:	460b      	mov	r3, r1
 80051e2:	607a      	str	r2, [r7, #4]
 80051e4:	72fb      	strb	r3, [r7, #11]
#if (configUSE_TIMERS == 1)

#if( ( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) 
  if(timer_def->controlblock != NULL) {
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	685b      	ldr	r3, [r3, #4]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d013      	beq.n	8005216 <osTimerCreate+0x3e>
    return xTimerCreateStatic((const char *)"",
 80051ee:	7afb      	ldrb	r3, [r7, #11]
 80051f0:	2b01      	cmp	r3, #1
 80051f2:	d101      	bne.n	80051f8 <osTimerCreate+0x20>
 80051f4:	2101      	movs	r1, #1
 80051f6:	e000      	b.n	80051fa <osTimerCreate+0x22>
 80051f8:	2100      	movs	r1, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TaskFunction_t)timer_def->ptimer,
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
                      (StaticTimer_t *)timer_def->controlblock);
 80051fe:	68fa      	ldr	r2, [r7, #12]
 8005200:	6852      	ldr	r2, [r2, #4]
    return xTimerCreateStatic((const char *)"",
 8005202:	9201      	str	r2, [sp, #4]
 8005204:	9300      	str	r3, [sp, #0]
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	460a      	mov	r2, r1
 800520a:	2101      	movs	r1, #1
 800520c:	480b      	ldr	r0, [pc, #44]	; (800523c <osTimerCreate+0x64>)
 800520e:	f001 fd42 	bl	8006c96 <xTimerCreateStatic>
 8005212:	4603      	mov	r3, r0
 8005214:	e00e      	b.n	8005234 <osTimerCreate+0x5c>
  }
  else {
    return xTimerCreate((const char *)"",
 8005216:	7afb      	ldrb	r3, [r7, #11]
 8005218:	2b01      	cmp	r3, #1
 800521a:	d101      	bne.n	8005220 <osTimerCreate+0x48>
 800521c:	2201      	movs	r2, #1
 800521e:	e000      	b.n	8005222 <osTimerCreate+0x4a>
 8005220:	2200      	movs	r2, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TaskFunction_t)timer_def->ptimer);
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
    return xTimerCreate((const char *)"",
 8005226:	9300      	str	r3, [sp, #0]
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2101      	movs	r1, #1
 800522c:	4803      	ldr	r0, [pc, #12]	; (800523c <osTimerCreate+0x64>)
 800522e:	f001 fd11 	bl	8006c54 <xTimerCreate>
 8005232:	4603      	mov	r3, r0
#endif

#else 
	return NULL;
#endif
}
 8005234:	4618      	mov	r0, r3
 8005236:	3710      	adds	r7, #16
 8005238:	46bd      	mov	sp, r7
 800523a:	bd80      	pop	{r7, pc}
 800523c:	0800838c 	.word	0x0800838c

08005240 <osTimerStart>:
* @param  millisec      time delay value of the timer.
* @retval  status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osTimerStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osTimerStart (osTimerId timer_id, uint32_t millisec)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b088      	sub	sp, #32
 8005244:	af02      	add	r7, sp, #8
 8005246:	6078      	str	r0, [r7, #4]
 8005248:	6039      	str	r1, [r7, #0]
  osStatus result = osOK;
 800524a:	2300      	movs	r3, #0
 800524c:	617b      	str	r3, [r7, #20]
#if (configUSE_TIMERS == 1)  
  portBASE_TYPE taskWoken = pdFALSE;
 800524e:	2300      	movs	r3, #0
 8005250:	60fb      	str	r3, [r7, #12]
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	613b      	str	r3, [r7, #16]

  if (ticks == 0)
 8005256:	693b      	ldr	r3, [r7, #16]
 8005258:	2b00      	cmp	r3, #0
 800525a:	d101      	bne.n	8005260 <osTimerStart+0x20>
    ticks = 1;
 800525c:	2301      	movs	r3, #1
 800525e:	613b      	str	r3, [r7, #16]
    
  if (inHandlerMode()) 
 8005260:	f7ff ff41 	bl	80050e6 <inHandlerMode>
 8005264:	4603      	mov	r3, r0
 8005266:	2b00      	cmp	r3, #0
 8005268:	d01b      	beq.n	80052a2 <osTimerStart+0x62>
  {
    if (xTimerChangePeriodFromISR(timer_id, ticks, &taskWoken) != pdPASS)
 800526a:	f107 020c 	add.w	r2, r7, #12
 800526e:	2300      	movs	r3, #0
 8005270:	9300      	str	r3, [sp, #0]
 8005272:	4613      	mov	r3, r2
 8005274:	693a      	ldr	r2, [r7, #16]
 8005276:	2109      	movs	r1, #9
 8005278:	6878      	ldr	r0, [r7, #4]
 800527a:	f001 fd79 	bl	8006d70 <xTimerGenericCommand>
 800527e:	4603      	mov	r3, r0
 8005280:	2b01      	cmp	r3, #1
 8005282:	d002      	beq.n	800528a <osTimerStart+0x4a>
    {
      result = osErrorOS;
 8005284:	23ff      	movs	r3, #255	; 0xff
 8005286:	617b      	str	r3, [r7, #20]
 8005288:	e018      	b.n	80052bc <osTimerStart+0x7c>
    }
    else
    {
      portEND_SWITCHING_ISR(taskWoken);     
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d015      	beq.n	80052bc <osTimerStart+0x7c>
 8005290:	4b0d      	ldr	r3, [pc, #52]	; (80052c8 <osTimerStart+0x88>)
 8005292:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005296:	601a      	str	r2, [r3, #0]
 8005298:	f3bf 8f4f 	dsb	sy
 800529c:	f3bf 8f6f 	isb	sy
 80052a0:	e00c      	b.n	80052bc <osTimerStart+0x7c>
    }
  }
  else 
  {
    if (xTimerChangePeriod(timer_id, ticks, 0) != pdPASS)
 80052a2:	2300      	movs	r3, #0
 80052a4:	9300      	str	r3, [sp, #0]
 80052a6:	2300      	movs	r3, #0
 80052a8:	693a      	ldr	r2, [r7, #16]
 80052aa:	2104      	movs	r1, #4
 80052ac:	6878      	ldr	r0, [r7, #4]
 80052ae:	f001 fd5f 	bl	8006d70 <xTimerGenericCommand>
 80052b2:	4603      	mov	r3, r0
 80052b4:	2b01      	cmp	r3, #1
 80052b6:	d001      	beq.n	80052bc <osTimerStart+0x7c>
      result = osErrorOS;
 80052b8:	23ff      	movs	r3, #255	; 0xff
 80052ba:	617b      	str	r3, [r7, #20]
  }

#else 
  result = osErrorOS;
#endif
  return result;
 80052bc:	697b      	ldr	r3, [r7, #20]
}
 80052be:	4618      	mov	r0, r3
 80052c0:	3718      	adds	r7, #24
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bd80      	pop	{r7, pc}
 80052c6:	bf00      	nop
 80052c8:	e000ed04 	.word	0xe000ed04

080052cc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80052cc:	b480      	push	{r7}
 80052ce:	b083      	sub	sp, #12
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	f103 0208 	add.w	r2, r3, #8
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80052e4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	f103 0208 	add.w	r2, r3, #8
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	f103 0208 	add.w	r2, r3, #8
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2200      	movs	r2, #0
 80052fe:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005300:	bf00      	nop
 8005302:	370c      	adds	r7, #12
 8005304:	46bd      	mov	sp, r7
 8005306:	bc80      	pop	{r7}
 8005308:	4770      	bx	lr

0800530a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800530a:	b480      	push	{r7}
 800530c:	b083      	sub	sp, #12
 800530e:	af00      	add	r7, sp, #0
 8005310:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2200      	movs	r2, #0
 8005316:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005318:	bf00      	nop
 800531a:	370c      	adds	r7, #12
 800531c:	46bd      	mov	sp, r7
 800531e:	bc80      	pop	{r7}
 8005320:	4770      	bx	lr

08005322 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005322:	b480      	push	{r7}
 8005324:	b085      	sub	sp, #20
 8005326:	af00      	add	r7, sp, #0
 8005328:	6078      	str	r0, [r7, #4]
 800532a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	68fa      	ldr	r2, [r7, #12]
 8005336:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	689a      	ldr	r2, [r3, #8]
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	689b      	ldr	r3, [r3, #8]
 8005344:	683a      	ldr	r2, [r7, #0]
 8005346:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	683a      	ldr	r2, [r7, #0]
 800534c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	687a      	ldr	r2, [r7, #4]
 8005352:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	1c5a      	adds	r2, r3, #1
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	601a      	str	r2, [r3, #0]
}
 800535e:	bf00      	nop
 8005360:	3714      	adds	r7, #20
 8005362:	46bd      	mov	sp, r7
 8005364:	bc80      	pop	{r7}
 8005366:	4770      	bx	lr

08005368 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005368:	b480      	push	{r7}
 800536a:	b085      	sub	sp, #20
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
 8005370:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005378:	68bb      	ldr	r3, [r7, #8]
 800537a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800537e:	d103      	bne.n	8005388 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	691b      	ldr	r3, [r3, #16]
 8005384:	60fb      	str	r3, [r7, #12]
 8005386:	e00c      	b.n	80053a2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	3308      	adds	r3, #8
 800538c:	60fb      	str	r3, [r7, #12]
 800538e:	e002      	b.n	8005396 <vListInsert+0x2e>
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	685b      	ldr	r3, [r3, #4]
 8005394:	60fb      	str	r3, [r7, #12]
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	685b      	ldr	r3, [r3, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	68ba      	ldr	r2, [r7, #8]
 800539e:	429a      	cmp	r2, r3
 80053a0:	d2f6      	bcs.n	8005390 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	685a      	ldr	r2, [r3, #4]
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	685b      	ldr	r3, [r3, #4]
 80053ae:	683a      	ldr	r2, [r7, #0]
 80053b0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	68fa      	ldr	r2, [r7, #12]
 80053b6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	683a      	ldr	r2, [r7, #0]
 80053bc:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	687a      	ldr	r2, [r7, #4]
 80053c2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	1c5a      	adds	r2, r3, #1
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	601a      	str	r2, [r3, #0]
}
 80053ce:	bf00      	nop
 80053d0:	3714      	adds	r7, #20
 80053d2:	46bd      	mov	sp, r7
 80053d4:	bc80      	pop	{r7}
 80053d6:	4770      	bx	lr

080053d8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80053d8:	b480      	push	{r7}
 80053da:	b085      	sub	sp, #20
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	691b      	ldr	r3, [r3, #16]
 80053e4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	685b      	ldr	r3, [r3, #4]
 80053ea:	687a      	ldr	r2, [r7, #4]
 80053ec:	6892      	ldr	r2, [r2, #8]
 80053ee:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	689b      	ldr	r3, [r3, #8]
 80053f4:	687a      	ldr	r2, [r7, #4]
 80053f6:	6852      	ldr	r2, [r2, #4]
 80053f8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	685b      	ldr	r3, [r3, #4]
 80053fe:	687a      	ldr	r2, [r7, #4]
 8005400:	429a      	cmp	r2, r3
 8005402:	d103      	bne.n	800540c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	689a      	ldr	r2, [r3, #8]
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2200      	movs	r2, #0
 8005410:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	1e5a      	subs	r2, r3, #1
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
}
 8005420:	4618      	mov	r0, r3
 8005422:	3714      	adds	r7, #20
 8005424:	46bd      	mov	sp, r7
 8005426:	bc80      	pop	{r7}
 8005428:	4770      	bx	lr
	...

0800542c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800542c:	b580      	push	{r7, lr}
 800542e:	b084      	sub	sp, #16
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
 8005434:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	2b00      	cmp	r3, #0
 800543e:	d109      	bne.n	8005454 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005440:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005444:	f383 8811 	msr	BASEPRI, r3
 8005448:	f3bf 8f6f 	isb	sy
 800544c:	f3bf 8f4f 	dsb	sy
 8005450:	60bb      	str	r3, [r7, #8]
 8005452:	e7fe      	b.n	8005452 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8005454:	f002 f820 	bl	8007498 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	681a      	ldr	r2, [r3, #0]
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005460:	68f9      	ldr	r1, [r7, #12]
 8005462:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005464:	fb01 f303 	mul.w	r3, r1, r3
 8005468:	441a      	add	r2, r3
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	2200      	movs	r2, #0
 8005472:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681a      	ldr	r2, [r3, #0]
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681a      	ldr	r2, [r3, #0]
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005484:	3b01      	subs	r3, #1
 8005486:	68f9      	ldr	r1, [r7, #12]
 8005488:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800548a:	fb01 f303 	mul.w	r3, r1, r3
 800548e:	441a      	add	r2, r3
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	22ff      	movs	r2, #255	; 0xff
 8005498:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	22ff      	movs	r2, #255	; 0xff
 80054a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80054a4:	683b      	ldr	r3, [r7, #0]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d114      	bne.n	80054d4 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	691b      	ldr	r3, [r3, #16]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d01a      	beq.n	80054e8 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	3310      	adds	r3, #16
 80054b6:	4618      	mov	r0, r3
 80054b8:	f001 f8c2 	bl	8006640 <xTaskRemoveFromEventList>
 80054bc:	4603      	mov	r3, r0
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d012      	beq.n	80054e8 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80054c2:	4b0d      	ldr	r3, [pc, #52]	; (80054f8 <xQueueGenericReset+0xcc>)
 80054c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80054c8:	601a      	str	r2, [r3, #0]
 80054ca:	f3bf 8f4f 	dsb	sy
 80054ce:	f3bf 8f6f 	isb	sy
 80054d2:	e009      	b.n	80054e8 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	3310      	adds	r3, #16
 80054d8:	4618      	mov	r0, r3
 80054da:	f7ff fef7 	bl	80052cc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	3324      	adds	r3, #36	; 0x24
 80054e2:	4618      	mov	r0, r3
 80054e4:	f7ff fef2 	bl	80052cc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80054e8:	f002 f804 	bl	80074f4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80054ec:	2301      	movs	r3, #1
}
 80054ee:	4618      	mov	r0, r3
 80054f0:	3710      	adds	r7, #16
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bd80      	pop	{r7, pc}
 80054f6:	bf00      	nop
 80054f8:	e000ed04 	.word	0xe000ed04

080054fc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b08e      	sub	sp, #56	; 0x38
 8005500:	af02      	add	r7, sp, #8
 8005502:	60f8      	str	r0, [r7, #12]
 8005504:	60b9      	str	r1, [r7, #8]
 8005506:	607a      	str	r2, [r7, #4]
 8005508:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	2b00      	cmp	r3, #0
 800550e:	d109      	bne.n	8005524 <xQueueGenericCreateStatic+0x28>
 8005510:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005514:	f383 8811 	msr	BASEPRI, r3
 8005518:	f3bf 8f6f 	isb	sy
 800551c:	f3bf 8f4f 	dsb	sy
 8005520:	62bb      	str	r3, [r7, #40]	; 0x28
 8005522:	e7fe      	b.n	8005522 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d109      	bne.n	800553e <xQueueGenericCreateStatic+0x42>
 800552a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800552e:	f383 8811 	msr	BASEPRI, r3
 8005532:	f3bf 8f6f 	isb	sy
 8005536:	f3bf 8f4f 	dsb	sy
 800553a:	627b      	str	r3, [r7, #36]	; 0x24
 800553c:	e7fe      	b.n	800553c <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d002      	beq.n	800554a <xQueueGenericCreateStatic+0x4e>
 8005544:	68bb      	ldr	r3, [r7, #8]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d001      	beq.n	800554e <xQueueGenericCreateStatic+0x52>
 800554a:	2301      	movs	r3, #1
 800554c:	e000      	b.n	8005550 <xQueueGenericCreateStatic+0x54>
 800554e:	2300      	movs	r3, #0
 8005550:	2b00      	cmp	r3, #0
 8005552:	d109      	bne.n	8005568 <xQueueGenericCreateStatic+0x6c>
 8005554:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005558:	f383 8811 	msr	BASEPRI, r3
 800555c:	f3bf 8f6f 	isb	sy
 8005560:	f3bf 8f4f 	dsb	sy
 8005564:	623b      	str	r3, [r7, #32]
 8005566:	e7fe      	b.n	8005566 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d102      	bne.n	8005574 <xQueueGenericCreateStatic+0x78>
 800556e:	68bb      	ldr	r3, [r7, #8]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d101      	bne.n	8005578 <xQueueGenericCreateStatic+0x7c>
 8005574:	2301      	movs	r3, #1
 8005576:	e000      	b.n	800557a <xQueueGenericCreateStatic+0x7e>
 8005578:	2300      	movs	r3, #0
 800557a:	2b00      	cmp	r3, #0
 800557c:	d109      	bne.n	8005592 <xQueueGenericCreateStatic+0x96>
 800557e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005582:	f383 8811 	msr	BASEPRI, r3
 8005586:	f3bf 8f6f 	isb	sy
 800558a:	f3bf 8f4f 	dsb	sy
 800558e:	61fb      	str	r3, [r7, #28]
 8005590:	e7fe      	b.n	8005590 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005592:	2348      	movs	r3, #72	; 0x48
 8005594:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005596:	697b      	ldr	r3, [r7, #20]
 8005598:	2b48      	cmp	r3, #72	; 0x48
 800559a:	d009      	beq.n	80055b0 <xQueueGenericCreateStatic+0xb4>
 800559c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055a0:	f383 8811 	msr	BASEPRI, r3
 80055a4:	f3bf 8f6f 	isb	sy
 80055a8:	f3bf 8f4f 	dsb	sy
 80055ac:	61bb      	str	r3, [r7, #24]
 80055ae:	e7fe      	b.n	80055ae <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80055b0:	683b      	ldr	r3, [r7, #0]
 80055b2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80055b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d00d      	beq.n	80055d6 <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80055ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055bc:	2201      	movs	r2, #1
 80055be:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80055c2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80055c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055c8:	9300      	str	r3, [sp, #0]
 80055ca:	4613      	mov	r3, r2
 80055cc:	687a      	ldr	r2, [r7, #4]
 80055ce:	68b9      	ldr	r1, [r7, #8]
 80055d0:	68f8      	ldr	r0, [r7, #12]
 80055d2:	f000 f805 	bl	80055e0 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80055d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80055d8:	4618      	mov	r0, r3
 80055da:	3730      	adds	r7, #48	; 0x30
 80055dc:	46bd      	mov	sp, r7
 80055de:	bd80      	pop	{r7, pc}

080055e0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b084      	sub	sp, #16
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	60f8      	str	r0, [r7, #12]
 80055e8:	60b9      	str	r1, [r7, #8]
 80055ea:	607a      	str	r2, [r7, #4]
 80055ec:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80055ee:	68bb      	ldr	r3, [r7, #8]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d103      	bne.n	80055fc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80055f4:	69bb      	ldr	r3, [r7, #24]
 80055f6:	69ba      	ldr	r2, [r7, #24]
 80055f8:	601a      	str	r2, [r3, #0]
 80055fa:	e002      	b.n	8005602 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80055fc:	69bb      	ldr	r3, [r7, #24]
 80055fe:	687a      	ldr	r2, [r7, #4]
 8005600:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005602:	69bb      	ldr	r3, [r7, #24]
 8005604:	68fa      	ldr	r2, [r7, #12]
 8005606:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005608:	69bb      	ldr	r3, [r7, #24]
 800560a:	68ba      	ldr	r2, [r7, #8]
 800560c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800560e:	2101      	movs	r1, #1
 8005610:	69b8      	ldr	r0, [r7, #24]
 8005612:	f7ff ff0b 	bl	800542c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005616:	bf00      	nop
 8005618:	3710      	adds	r7, #16
 800561a:	46bd      	mov	sp, r7
 800561c:	bd80      	pop	{r7, pc}
	...

08005620 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005620:	b580      	push	{r7, lr}
 8005622:	b08e      	sub	sp, #56	; 0x38
 8005624:	af00      	add	r7, sp, #0
 8005626:	60f8      	str	r0, [r7, #12]
 8005628:	60b9      	str	r1, [r7, #8]
 800562a:	607a      	str	r2, [r7, #4]
 800562c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800562e:	2300      	movs	r3, #0
 8005630:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005636:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005638:	2b00      	cmp	r3, #0
 800563a:	d109      	bne.n	8005650 <xQueueGenericSend+0x30>
 800563c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005640:	f383 8811 	msr	BASEPRI, r3
 8005644:	f3bf 8f6f 	isb	sy
 8005648:	f3bf 8f4f 	dsb	sy
 800564c:	62bb      	str	r3, [r7, #40]	; 0x28
 800564e:	e7fe      	b.n	800564e <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005650:	68bb      	ldr	r3, [r7, #8]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d103      	bne.n	800565e <xQueueGenericSend+0x3e>
 8005656:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800565a:	2b00      	cmp	r3, #0
 800565c:	d101      	bne.n	8005662 <xQueueGenericSend+0x42>
 800565e:	2301      	movs	r3, #1
 8005660:	e000      	b.n	8005664 <xQueueGenericSend+0x44>
 8005662:	2300      	movs	r3, #0
 8005664:	2b00      	cmp	r3, #0
 8005666:	d109      	bne.n	800567c <xQueueGenericSend+0x5c>
 8005668:	f04f 0350 	mov.w	r3, #80	; 0x50
 800566c:	f383 8811 	msr	BASEPRI, r3
 8005670:	f3bf 8f6f 	isb	sy
 8005674:	f3bf 8f4f 	dsb	sy
 8005678:	627b      	str	r3, [r7, #36]	; 0x24
 800567a:	e7fe      	b.n	800567a <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	2b02      	cmp	r3, #2
 8005680:	d103      	bne.n	800568a <xQueueGenericSend+0x6a>
 8005682:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005684:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005686:	2b01      	cmp	r3, #1
 8005688:	d101      	bne.n	800568e <xQueueGenericSend+0x6e>
 800568a:	2301      	movs	r3, #1
 800568c:	e000      	b.n	8005690 <xQueueGenericSend+0x70>
 800568e:	2300      	movs	r3, #0
 8005690:	2b00      	cmp	r3, #0
 8005692:	d109      	bne.n	80056a8 <xQueueGenericSend+0x88>
 8005694:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005698:	f383 8811 	msr	BASEPRI, r3
 800569c:	f3bf 8f6f 	isb	sy
 80056a0:	f3bf 8f4f 	dsb	sy
 80056a4:	623b      	str	r3, [r7, #32]
 80056a6:	e7fe      	b.n	80056a6 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80056a8:	f001 f984 	bl	80069b4 <xTaskGetSchedulerState>
 80056ac:	4603      	mov	r3, r0
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d102      	bne.n	80056b8 <xQueueGenericSend+0x98>
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d101      	bne.n	80056bc <xQueueGenericSend+0x9c>
 80056b8:	2301      	movs	r3, #1
 80056ba:	e000      	b.n	80056be <xQueueGenericSend+0x9e>
 80056bc:	2300      	movs	r3, #0
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d109      	bne.n	80056d6 <xQueueGenericSend+0xb6>
 80056c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056c6:	f383 8811 	msr	BASEPRI, r3
 80056ca:	f3bf 8f6f 	isb	sy
 80056ce:	f3bf 8f4f 	dsb	sy
 80056d2:	61fb      	str	r3, [r7, #28]
 80056d4:	e7fe      	b.n	80056d4 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80056d6:	f001 fedf 	bl	8007498 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80056da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80056de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056e2:	429a      	cmp	r2, r3
 80056e4:	d302      	bcc.n	80056ec <xQueueGenericSend+0xcc>
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	2b02      	cmp	r3, #2
 80056ea:	d129      	bne.n	8005740 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80056ec:	683a      	ldr	r2, [r7, #0]
 80056ee:	68b9      	ldr	r1, [r7, #8]
 80056f0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80056f2:	f000 f9ff 	bl	8005af4 <prvCopyDataToQueue>
 80056f6:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80056f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d010      	beq.n	8005722 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005700:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005702:	3324      	adds	r3, #36	; 0x24
 8005704:	4618      	mov	r0, r3
 8005706:	f000 ff9b 	bl	8006640 <xTaskRemoveFromEventList>
 800570a:	4603      	mov	r3, r0
 800570c:	2b00      	cmp	r3, #0
 800570e:	d013      	beq.n	8005738 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005710:	4b3f      	ldr	r3, [pc, #252]	; (8005810 <xQueueGenericSend+0x1f0>)
 8005712:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005716:	601a      	str	r2, [r3, #0]
 8005718:	f3bf 8f4f 	dsb	sy
 800571c:	f3bf 8f6f 	isb	sy
 8005720:	e00a      	b.n	8005738 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005722:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005724:	2b00      	cmp	r3, #0
 8005726:	d007      	beq.n	8005738 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005728:	4b39      	ldr	r3, [pc, #228]	; (8005810 <xQueueGenericSend+0x1f0>)
 800572a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800572e:	601a      	str	r2, [r3, #0]
 8005730:	f3bf 8f4f 	dsb	sy
 8005734:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005738:	f001 fedc 	bl	80074f4 <vPortExitCritical>
				return pdPASS;
 800573c:	2301      	movs	r3, #1
 800573e:	e063      	b.n	8005808 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d103      	bne.n	800574e <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005746:	f001 fed5 	bl	80074f4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800574a:	2300      	movs	r3, #0
 800574c:	e05c      	b.n	8005808 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800574e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005750:	2b00      	cmp	r3, #0
 8005752:	d106      	bne.n	8005762 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005754:	f107 0314 	add.w	r3, r7, #20
 8005758:	4618      	mov	r0, r3
 800575a:	f000 ffd3 	bl	8006704 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800575e:	2301      	movs	r3, #1
 8005760:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005762:	f001 fec7 	bl	80074f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005766:	f000 fd4f 	bl	8006208 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800576a:	f001 fe95 	bl	8007498 <vPortEnterCritical>
 800576e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005770:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005774:	b25b      	sxtb	r3, r3
 8005776:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800577a:	d103      	bne.n	8005784 <xQueueGenericSend+0x164>
 800577c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800577e:	2200      	movs	r2, #0
 8005780:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005784:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005786:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800578a:	b25b      	sxtb	r3, r3
 800578c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005790:	d103      	bne.n	800579a <xQueueGenericSend+0x17a>
 8005792:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005794:	2200      	movs	r2, #0
 8005796:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800579a:	f001 feab 	bl	80074f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800579e:	1d3a      	adds	r2, r7, #4
 80057a0:	f107 0314 	add.w	r3, r7, #20
 80057a4:	4611      	mov	r1, r2
 80057a6:	4618      	mov	r0, r3
 80057a8:	f000 ffc2 	bl	8006730 <xTaskCheckForTimeOut>
 80057ac:	4603      	mov	r3, r0
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d124      	bne.n	80057fc <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80057b2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80057b4:	f000 fa96 	bl	8005ce4 <prvIsQueueFull>
 80057b8:	4603      	mov	r3, r0
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d018      	beq.n	80057f0 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80057be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057c0:	3310      	adds	r3, #16
 80057c2:	687a      	ldr	r2, [r7, #4]
 80057c4:	4611      	mov	r1, r2
 80057c6:	4618      	mov	r0, r3
 80057c8:	f000 feec 	bl	80065a4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80057cc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80057ce:	f000 fa21 	bl	8005c14 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80057d2:	f000 fd27 	bl	8006224 <xTaskResumeAll>
 80057d6:	4603      	mov	r3, r0
 80057d8:	2b00      	cmp	r3, #0
 80057da:	f47f af7c 	bne.w	80056d6 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 80057de:	4b0c      	ldr	r3, [pc, #48]	; (8005810 <xQueueGenericSend+0x1f0>)
 80057e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80057e4:	601a      	str	r2, [r3, #0]
 80057e6:	f3bf 8f4f 	dsb	sy
 80057ea:	f3bf 8f6f 	isb	sy
 80057ee:	e772      	b.n	80056d6 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80057f0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80057f2:	f000 fa0f 	bl	8005c14 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80057f6:	f000 fd15 	bl	8006224 <xTaskResumeAll>
 80057fa:	e76c      	b.n	80056d6 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80057fc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80057fe:	f000 fa09 	bl	8005c14 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005802:	f000 fd0f 	bl	8006224 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005806:	2300      	movs	r3, #0
		}
	}
}
 8005808:	4618      	mov	r0, r3
 800580a:	3738      	adds	r7, #56	; 0x38
 800580c:	46bd      	mov	sp, r7
 800580e:	bd80      	pop	{r7, pc}
 8005810:	e000ed04 	.word	0xe000ed04

08005814 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b08e      	sub	sp, #56	; 0x38
 8005818:	af00      	add	r7, sp, #0
 800581a:	60f8      	str	r0, [r7, #12]
 800581c:	60b9      	str	r1, [r7, #8]
 800581e:	607a      	str	r2, [r7, #4]
 8005820:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005826:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005828:	2b00      	cmp	r3, #0
 800582a:	d109      	bne.n	8005840 <xQueueGenericSendFromISR+0x2c>
 800582c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005830:	f383 8811 	msr	BASEPRI, r3
 8005834:	f3bf 8f6f 	isb	sy
 8005838:	f3bf 8f4f 	dsb	sy
 800583c:	627b      	str	r3, [r7, #36]	; 0x24
 800583e:	e7fe      	b.n	800583e <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005840:	68bb      	ldr	r3, [r7, #8]
 8005842:	2b00      	cmp	r3, #0
 8005844:	d103      	bne.n	800584e <xQueueGenericSendFromISR+0x3a>
 8005846:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800584a:	2b00      	cmp	r3, #0
 800584c:	d101      	bne.n	8005852 <xQueueGenericSendFromISR+0x3e>
 800584e:	2301      	movs	r3, #1
 8005850:	e000      	b.n	8005854 <xQueueGenericSendFromISR+0x40>
 8005852:	2300      	movs	r3, #0
 8005854:	2b00      	cmp	r3, #0
 8005856:	d109      	bne.n	800586c <xQueueGenericSendFromISR+0x58>
 8005858:	f04f 0350 	mov.w	r3, #80	; 0x50
 800585c:	f383 8811 	msr	BASEPRI, r3
 8005860:	f3bf 8f6f 	isb	sy
 8005864:	f3bf 8f4f 	dsb	sy
 8005868:	623b      	str	r3, [r7, #32]
 800586a:	e7fe      	b.n	800586a <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800586c:	683b      	ldr	r3, [r7, #0]
 800586e:	2b02      	cmp	r3, #2
 8005870:	d103      	bne.n	800587a <xQueueGenericSendFromISR+0x66>
 8005872:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005874:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005876:	2b01      	cmp	r3, #1
 8005878:	d101      	bne.n	800587e <xQueueGenericSendFromISR+0x6a>
 800587a:	2301      	movs	r3, #1
 800587c:	e000      	b.n	8005880 <xQueueGenericSendFromISR+0x6c>
 800587e:	2300      	movs	r3, #0
 8005880:	2b00      	cmp	r3, #0
 8005882:	d109      	bne.n	8005898 <xQueueGenericSendFromISR+0x84>
 8005884:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005888:	f383 8811 	msr	BASEPRI, r3
 800588c:	f3bf 8f6f 	isb	sy
 8005890:	f3bf 8f4f 	dsb	sy
 8005894:	61fb      	str	r3, [r7, #28]
 8005896:	e7fe      	b.n	8005896 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005898:	f001 feb8 	bl	800760c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800589c:	f3ef 8211 	mrs	r2, BASEPRI
 80058a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058a4:	f383 8811 	msr	BASEPRI, r3
 80058a8:	f3bf 8f6f 	isb	sy
 80058ac:	f3bf 8f4f 	dsb	sy
 80058b0:	61ba      	str	r2, [r7, #24]
 80058b2:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80058b4:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80058b6:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80058b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80058bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058c0:	429a      	cmp	r2, r3
 80058c2:	d302      	bcc.n	80058ca <xQueueGenericSendFromISR+0xb6>
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	2b02      	cmp	r3, #2
 80058c8:	d12c      	bne.n	8005924 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80058ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058cc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80058d0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80058d4:	683a      	ldr	r2, [r7, #0]
 80058d6:	68b9      	ldr	r1, [r7, #8]
 80058d8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80058da:	f000 f90b 	bl	8005af4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80058de:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80058e2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80058e6:	d112      	bne.n	800590e <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80058e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d016      	beq.n	800591e <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80058f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058f2:	3324      	adds	r3, #36	; 0x24
 80058f4:	4618      	mov	r0, r3
 80058f6:	f000 fea3 	bl	8006640 <xTaskRemoveFromEventList>
 80058fa:	4603      	mov	r3, r0
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d00e      	beq.n	800591e <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2b00      	cmp	r3, #0
 8005904:	d00b      	beq.n	800591e <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	2201      	movs	r2, #1
 800590a:	601a      	str	r2, [r3, #0]
 800590c:	e007      	b.n	800591e <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800590e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005912:	3301      	adds	r3, #1
 8005914:	b2db      	uxtb	r3, r3
 8005916:	b25a      	sxtb	r2, r3
 8005918:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800591a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800591e:	2301      	movs	r3, #1
 8005920:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8005922:	e001      	b.n	8005928 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005924:	2300      	movs	r3, #0
 8005926:	637b      	str	r3, [r7, #52]	; 0x34
 8005928:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800592a:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800592c:	693b      	ldr	r3, [r7, #16]
 800592e:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005932:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8005934:	4618      	mov	r0, r3
 8005936:	3738      	adds	r7, #56	; 0x38
 8005938:	46bd      	mov	sp, r7
 800593a:	bd80      	pop	{r7, pc}

0800593c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b08c      	sub	sp, #48	; 0x30
 8005940:	af00      	add	r7, sp, #0
 8005942:	60f8      	str	r0, [r7, #12]
 8005944:	60b9      	str	r1, [r7, #8]
 8005946:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005948:	2300      	movs	r3, #0
 800594a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005950:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005952:	2b00      	cmp	r3, #0
 8005954:	d109      	bne.n	800596a <xQueueReceive+0x2e>
	__asm volatile
 8005956:	f04f 0350 	mov.w	r3, #80	; 0x50
 800595a:	f383 8811 	msr	BASEPRI, r3
 800595e:	f3bf 8f6f 	isb	sy
 8005962:	f3bf 8f4f 	dsb	sy
 8005966:	623b      	str	r3, [r7, #32]
 8005968:	e7fe      	b.n	8005968 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800596a:	68bb      	ldr	r3, [r7, #8]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d103      	bne.n	8005978 <xQueueReceive+0x3c>
 8005970:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005972:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005974:	2b00      	cmp	r3, #0
 8005976:	d101      	bne.n	800597c <xQueueReceive+0x40>
 8005978:	2301      	movs	r3, #1
 800597a:	e000      	b.n	800597e <xQueueReceive+0x42>
 800597c:	2300      	movs	r3, #0
 800597e:	2b00      	cmp	r3, #0
 8005980:	d109      	bne.n	8005996 <xQueueReceive+0x5a>
 8005982:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005986:	f383 8811 	msr	BASEPRI, r3
 800598a:	f3bf 8f6f 	isb	sy
 800598e:	f3bf 8f4f 	dsb	sy
 8005992:	61fb      	str	r3, [r7, #28]
 8005994:	e7fe      	b.n	8005994 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005996:	f001 f80d 	bl	80069b4 <xTaskGetSchedulerState>
 800599a:	4603      	mov	r3, r0
 800599c:	2b00      	cmp	r3, #0
 800599e:	d102      	bne.n	80059a6 <xQueueReceive+0x6a>
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d101      	bne.n	80059aa <xQueueReceive+0x6e>
 80059a6:	2301      	movs	r3, #1
 80059a8:	e000      	b.n	80059ac <xQueueReceive+0x70>
 80059aa:	2300      	movs	r3, #0
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d109      	bne.n	80059c4 <xQueueReceive+0x88>
 80059b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059b4:	f383 8811 	msr	BASEPRI, r3
 80059b8:	f3bf 8f6f 	isb	sy
 80059bc:	f3bf 8f4f 	dsb	sy
 80059c0:	61bb      	str	r3, [r7, #24]
 80059c2:	e7fe      	b.n	80059c2 <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80059c4:	f001 fd68 	bl	8007498 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80059c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059cc:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80059ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d01f      	beq.n	8005a14 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80059d4:	68b9      	ldr	r1, [r7, #8]
 80059d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80059d8:	f000 f8f6 	bl	8005bc8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80059dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059de:	1e5a      	subs	r2, r3, #1
 80059e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059e2:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80059e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059e6:	691b      	ldr	r3, [r3, #16]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d00f      	beq.n	8005a0c <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80059ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059ee:	3310      	adds	r3, #16
 80059f0:	4618      	mov	r0, r3
 80059f2:	f000 fe25 	bl	8006640 <xTaskRemoveFromEventList>
 80059f6:	4603      	mov	r3, r0
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d007      	beq.n	8005a0c <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80059fc:	4b3c      	ldr	r3, [pc, #240]	; (8005af0 <xQueueReceive+0x1b4>)
 80059fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005a02:	601a      	str	r2, [r3, #0]
 8005a04:	f3bf 8f4f 	dsb	sy
 8005a08:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005a0c:	f001 fd72 	bl	80074f4 <vPortExitCritical>
				return pdPASS;
 8005a10:	2301      	movs	r3, #1
 8005a12:	e069      	b.n	8005ae8 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d103      	bne.n	8005a22 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005a1a:	f001 fd6b 	bl	80074f4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005a1e:	2300      	movs	r3, #0
 8005a20:	e062      	b.n	8005ae8 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005a22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d106      	bne.n	8005a36 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005a28:	f107 0310 	add.w	r3, r7, #16
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	f000 fe69 	bl	8006704 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005a32:	2301      	movs	r3, #1
 8005a34:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005a36:	f001 fd5d 	bl	80074f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005a3a:	f000 fbe5 	bl	8006208 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005a3e:	f001 fd2b 	bl	8007498 <vPortEnterCritical>
 8005a42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a44:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005a48:	b25b      	sxtb	r3, r3
 8005a4a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005a4e:	d103      	bne.n	8005a58 <xQueueReceive+0x11c>
 8005a50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a52:	2200      	movs	r2, #0
 8005a54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005a58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a5a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005a5e:	b25b      	sxtb	r3, r3
 8005a60:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005a64:	d103      	bne.n	8005a6e <xQueueReceive+0x132>
 8005a66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a68:	2200      	movs	r2, #0
 8005a6a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005a6e:	f001 fd41 	bl	80074f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005a72:	1d3a      	adds	r2, r7, #4
 8005a74:	f107 0310 	add.w	r3, r7, #16
 8005a78:	4611      	mov	r1, r2
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	f000 fe58 	bl	8006730 <xTaskCheckForTimeOut>
 8005a80:	4603      	mov	r3, r0
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d123      	bne.n	8005ace <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005a86:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005a88:	f000 f916 	bl	8005cb8 <prvIsQueueEmpty>
 8005a8c:	4603      	mov	r3, r0
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d017      	beq.n	8005ac2 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005a92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a94:	3324      	adds	r3, #36	; 0x24
 8005a96:	687a      	ldr	r2, [r7, #4]
 8005a98:	4611      	mov	r1, r2
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	f000 fd82 	bl	80065a4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005aa0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005aa2:	f000 f8b7 	bl	8005c14 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005aa6:	f000 fbbd 	bl	8006224 <xTaskResumeAll>
 8005aaa:	4603      	mov	r3, r0
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d189      	bne.n	80059c4 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8005ab0:	4b0f      	ldr	r3, [pc, #60]	; (8005af0 <xQueueReceive+0x1b4>)
 8005ab2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ab6:	601a      	str	r2, [r3, #0]
 8005ab8:	f3bf 8f4f 	dsb	sy
 8005abc:	f3bf 8f6f 	isb	sy
 8005ac0:	e780      	b.n	80059c4 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005ac2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005ac4:	f000 f8a6 	bl	8005c14 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005ac8:	f000 fbac 	bl	8006224 <xTaskResumeAll>
 8005acc:	e77a      	b.n	80059c4 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005ace:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005ad0:	f000 f8a0 	bl	8005c14 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005ad4:	f000 fba6 	bl	8006224 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005ad8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005ada:	f000 f8ed 	bl	8005cb8 <prvIsQueueEmpty>
 8005ade:	4603      	mov	r3, r0
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	f43f af6f 	beq.w	80059c4 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005ae6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8005ae8:	4618      	mov	r0, r3
 8005aea:	3730      	adds	r7, #48	; 0x30
 8005aec:	46bd      	mov	sp, r7
 8005aee:	bd80      	pop	{r7, pc}
 8005af0:	e000ed04 	.word	0xe000ed04

08005af4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b086      	sub	sp, #24
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	60f8      	str	r0, [r7, #12]
 8005afc:	60b9      	str	r1, [r7, #8]
 8005afe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005b00:	2300      	movs	r3, #0
 8005b02:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b08:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d10d      	bne.n	8005b2e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d14d      	bne.n	8005bb6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	685b      	ldr	r3, [r3, #4]
 8005b1e:	4618      	mov	r0, r3
 8005b20:	f000 ff66 	bl	80069f0 <xTaskPriorityDisinherit>
 8005b24:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	2200      	movs	r2, #0
 8005b2a:	605a      	str	r2, [r3, #4]
 8005b2c:	e043      	b.n	8005bb6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d119      	bne.n	8005b68 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	6898      	ldr	r0, [r3, #8]
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b3c:	461a      	mov	r2, r3
 8005b3e:	68b9      	ldr	r1, [r7, #8]
 8005b40:	f001 ff9e 	bl	8007a80 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	689a      	ldr	r2, [r3, #8]
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b4c:	441a      	add	r2, r3
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	689a      	ldr	r2, [r3, #8]
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	685b      	ldr	r3, [r3, #4]
 8005b5a:	429a      	cmp	r2, r3
 8005b5c:	d32b      	bcc.n	8005bb6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681a      	ldr	r2, [r3, #0]
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	609a      	str	r2, [r3, #8]
 8005b66:	e026      	b.n	8005bb6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	68d8      	ldr	r0, [r3, #12]
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b70:	461a      	mov	r2, r3
 8005b72:	68b9      	ldr	r1, [r7, #8]
 8005b74:	f001 ff84 	bl	8007a80 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	68da      	ldr	r2, [r3, #12]
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b80:	425b      	negs	r3, r3
 8005b82:	441a      	add	r2, r3
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	68da      	ldr	r2, [r3, #12]
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	429a      	cmp	r2, r3
 8005b92:	d207      	bcs.n	8005ba4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	685a      	ldr	r2, [r3, #4]
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b9c:	425b      	negs	r3, r3
 8005b9e:	441a      	add	r2, r3
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2b02      	cmp	r3, #2
 8005ba8:	d105      	bne.n	8005bb6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005baa:	693b      	ldr	r3, [r7, #16]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d002      	beq.n	8005bb6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005bb0:	693b      	ldr	r3, [r7, #16]
 8005bb2:	3b01      	subs	r3, #1
 8005bb4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005bb6:	693b      	ldr	r3, [r7, #16]
 8005bb8:	1c5a      	adds	r2, r3, #1
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8005bbe:	697b      	ldr	r3, [r7, #20]
}
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	3718      	adds	r7, #24
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	bd80      	pop	{r7, pc}

08005bc8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	b082      	sub	sp, #8
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
 8005bd0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d018      	beq.n	8005c0c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	68da      	ldr	r2, [r3, #12]
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005be2:	441a      	add	r2, r3
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	68da      	ldr	r2, [r3, #12]
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	685b      	ldr	r3, [r3, #4]
 8005bf0:	429a      	cmp	r2, r3
 8005bf2:	d303      	bcc.n	8005bfc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681a      	ldr	r2, [r3, #0]
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	68d9      	ldr	r1, [r3, #12]
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c04:	461a      	mov	r2, r3
 8005c06:	6838      	ldr	r0, [r7, #0]
 8005c08:	f001 ff3a 	bl	8007a80 <memcpy>
	}
}
 8005c0c:	bf00      	nop
 8005c0e:	3708      	adds	r7, #8
 8005c10:	46bd      	mov	sp, r7
 8005c12:	bd80      	pop	{r7, pc}

08005c14 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005c14:	b580      	push	{r7, lr}
 8005c16:	b084      	sub	sp, #16
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005c1c:	f001 fc3c 	bl	8007498 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005c26:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005c28:	e011      	b.n	8005c4e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d012      	beq.n	8005c58 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	3324      	adds	r3, #36	; 0x24
 8005c36:	4618      	mov	r0, r3
 8005c38:	f000 fd02 	bl	8006640 <xTaskRemoveFromEventList>
 8005c3c:	4603      	mov	r3, r0
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d001      	beq.n	8005c46 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005c42:	f000 fdd5 	bl	80067f0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005c46:	7bfb      	ldrb	r3, [r7, #15]
 8005c48:	3b01      	subs	r3, #1
 8005c4a:	b2db      	uxtb	r3, r3
 8005c4c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005c4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	dce9      	bgt.n	8005c2a <prvUnlockQueue+0x16>
 8005c56:	e000      	b.n	8005c5a <prvUnlockQueue+0x46>
					break;
 8005c58:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	22ff      	movs	r2, #255	; 0xff
 8005c5e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8005c62:	f001 fc47 	bl	80074f4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005c66:	f001 fc17 	bl	8007498 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005c70:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005c72:	e011      	b.n	8005c98 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	691b      	ldr	r3, [r3, #16]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d012      	beq.n	8005ca2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	3310      	adds	r3, #16
 8005c80:	4618      	mov	r0, r3
 8005c82:	f000 fcdd 	bl	8006640 <xTaskRemoveFromEventList>
 8005c86:	4603      	mov	r3, r0
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d001      	beq.n	8005c90 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005c8c:	f000 fdb0 	bl	80067f0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005c90:	7bbb      	ldrb	r3, [r7, #14]
 8005c92:	3b01      	subs	r3, #1
 8005c94:	b2db      	uxtb	r3, r3
 8005c96:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005c98:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	dce9      	bgt.n	8005c74 <prvUnlockQueue+0x60>
 8005ca0:	e000      	b.n	8005ca4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005ca2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	22ff      	movs	r2, #255	; 0xff
 8005ca8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8005cac:	f001 fc22 	bl	80074f4 <vPortExitCritical>
}
 8005cb0:	bf00      	nop
 8005cb2:	3710      	adds	r7, #16
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	bd80      	pop	{r7, pc}

08005cb8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b084      	sub	sp, #16
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005cc0:	f001 fbea 	bl	8007498 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d102      	bne.n	8005cd2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005ccc:	2301      	movs	r3, #1
 8005cce:	60fb      	str	r3, [r7, #12]
 8005cd0:	e001      	b.n	8005cd6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005cd6:	f001 fc0d 	bl	80074f4 <vPortExitCritical>

	return xReturn;
 8005cda:	68fb      	ldr	r3, [r7, #12]
}
 8005cdc:	4618      	mov	r0, r3
 8005cde:	3710      	adds	r7, #16
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	bd80      	pop	{r7, pc}

08005ce4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b084      	sub	sp, #16
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005cec:	f001 fbd4 	bl	8007498 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cf8:	429a      	cmp	r2, r3
 8005cfa:	d102      	bne.n	8005d02 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005cfc:	2301      	movs	r3, #1
 8005cfe:	60fb      	str	r3, [r7, #12]
 8005d00:	e001      	b.n	8005d06 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005d02:	2300      	movs	r3, #0
 8005d04:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005d06:	f001 fbf5 	bl	80074f4 <vPortExitCritical>

	return xReturn;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
}
 8005d0c:	4618      	mov	r0, r3
 8005d0e:	3710      	adds	r7, #16
 8005d10:	46bd      	mov	sp, r7
 8005d12:	bd80      	pop	{r7, pc}

08005d14 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005d14:	b480      	push	{r7}
 8005d16:	b085      	sub	sp, #20
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
 8005d1c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005d1e:	2300      	movs	r3, #0
 8005d20:	60fb      	str	r3, [r7, #12]
 8005d22:	e014      	b.n	8005d4e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005d24:	4a0e      	ldr	r2, [pc, #56]	; (8005d60 <vQueueAddToRegistry+0x4c>)
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d10b      	bne.n	8005d48 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005d30:	490b      	ldr	r1, [pc, #44]	; (8005d60 <vQueueAddToRegistry+0x4c>)
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	683a      	ldr	r2, [r7, #0]
 8005d36:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005d3a:	4a09      	ldr	r2, [pc, #36]	; (8005d60 <vQueueAddToRegistry+0x4c>)
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	00db      	lsls	r3, r3, #3
 8005d40:	4413      	add	r3, r2
 8005d42:	687a      	ldr	r2, [r7, #4]
 8005d44:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005d46:	e005      	b.n	8005d54 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	3301      	adds	r3, #1
 8005d4c:	60fb      	str	r3, [r7, #12]
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	2b07      	cmp	r3, #7
 8005d52:	d9e7      	bls.n	8005d24 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005d54:	bf00      	nop
 8005d56:	3714      	adds	r7, #20
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	bc80      	pop	{r7}
 8005d5c:	4770      	bx	lr
 8005d5e:	bf00      	nop
 8005d60:	20001d08 	.word	0x20001d08

08005d64 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b086      	sub	sp, #24
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	60f8      	str	r0, [r7, #12]
 8005d6c:	60b9      	str	r1, [r7, #8]
 8005d6e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005d74:	f001 fb90 	bl	8007498 <vPortEnterCritical>
 8005d78:	697b      	ldr	r3, [r7, #20]
 8005d7a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005d7e:	b25b      	sxtb	r3, r3
 8005d80:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005d84:	d103      	bne.n	8005d8e <vQueueWaitForMessageRestricted+0x2a>
 8005d86:	697b      	ldr	r3, [r7, #20]
 8005d88:	2200      	movs	r2, #0
 8005d8a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005d8e:	697b      	ldr	r3, [r7, #20]
 8005d90:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005d94:	b25b      	sxtb	r3, r3
 8005d96:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005d9a:	d103      	bne.n	8005da4 <vQueueWaitForMessageRestricted+0x40>
 8005d9c:	697b      	ldr	r3, [r7, #20]
 8005d9e:	2200      	movs	r2, #0
 8005da0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005da4:	f001 fba6 	bl	80074f4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005da8:	697b      	ldr	r3, [r7, #20]
 8005daa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d106      	bne.n	8005dbe <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005db0:	697b      	ldr	r3, [r7, #20]
 8005db2:	3324      	adds	r3, #36	; 0x24
 8005db4:	687a      	ldr	r2, [r7, #4]
 8005db6:	68b9      	ldr	r1, [r7, #8]
 8005db8:	4618      	mov	r0, r3
 8005dba:	f000 fc17 	bl	80065ec <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005dbe:	6978      	ldr	r0, [r7, #20]
 8005dc0:	f7ff ff28 	bl	8005c14 <prvUnlockQueue>
	}
 8005dc4:	bf00      	nop
 8005dc6:	3718      	adds	r7, #24
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	bd80      	pop	{r7, pc}

08005dcc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	b08e      	sub	sp, #56	; 0x38
 8005dd0:	af04      	add	r7, sp, #16
 8005dd2:	60f8      	str	r0, [r7, #12]
 8005dd4:	60b9      	str	r1, [r7, #8]
 8005dd6:	607a      	str	r2, [r7, #4]
 8005dd8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005dda:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d109      	bne.n	8005df4 <xTaskCreateStatic+0x28>
 8005de0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005de4:	f383 8811 	msr	BASEPRI, r3
 8005de8:	f3bf 8f6f 	isb	sy
 8005dec:	f3bf 8f4f 	dsb	sy
 8005df0:	623b      	str	r3, [r7, #32]
 8005df2:	e7fe      	b.n	8005df2 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8005df4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d109      	bne.n	8005e0e <xTaskCreateStatic+0x42>
 8005dfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005dfe:	f383 8811 	msr	BASEPRI, r3
 8005e02:	f3bf 8f6f 	isb	sy
 8005e06:	f3bf 8f4f 	dsb	sy
 8005e0a:	61fb      	str	r3, [r7, #28]
 8005e0c:	e7fe      	b.n	8005e0c <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005e0e:	2354      	movs	r3, #84	; 0x54
 8005e10:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005e12:	693b      	ldr	r3, [r7, #16]
 8005e14:	2b54      	cmp	r3, #84	; 0x54
 8005e16:	d009      	beq.n	8005e2c <xTaskCreateStatic+0x60>
 8005e18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e1c:	f383 8811 	msr	BASEPRI, r3
 8005e20:	f3bf 8f6f 	isb	sy
 8005e24:	f3bf 8f4f 	dsb	sy
 8005e28:	61bb      	str	r3, [r7, #24]
 8005e2a:	e7fe      	b.n	8005e2a <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005e2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d01e      	beq.n	8005e70 <xTaskCreateStatic+0xa4>
 8005e32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d01b      	beq.n	8005e70 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005e38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e3a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e3e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005e40:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e44:	2202      	movs	r2, #2
 8005e46:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	9303      	str	r3, [sp, #12]
 8005e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e50:	9302      	str	r3, [sp, #8]
 8005e52:	f107 0314 	add.w	r3, r7, #20
 8005e56:	9301      	str	r3, [sp, #4]
 8005e58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e5a:	9300      	str	r3, [sp, #0]
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	687a      	ldr	r2, [r7, #4]
 8005e60:	68b9      	ldr	r1, [r7, #8]
 8005e62:	68f8      	ldr	r0, [r7, #12]
 8005e64:	f000 f850 	bl	8005f08 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005e68:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005e6a:	f000 f8cb 	bl	8006004 <prvAddNewTaskToReadyList>
 8005e6e:	e001      	b.n	8005e74 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 8005e70:	2300      	movs	r3, #0
 8005e72:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005e74:	697b      	ldr	r3, [r7, #20]
	}
 8005e76:	4618      	mov	r0, r3
 8005e78:	3728      	adds	r7, #40	; 0x28
 8005e7a:	46bd      	mov	sp, r7
 8005e7c:	bd80      	pop	{r7, pc}

08005e7e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005e7e:	b580      	push	{r7, lr}
 8005e80:	b08c      	sub	sp, #48	; 0x30
 8005e82:	af04      	add	r7, sp, #16
 8005e84:	60f8      	str	r0, [r7, #12]
 8005e86:	60b9      	str	r1, [r7, #8]
 8005e88:	603b      	str	r3, [r7, #0]
 8005e8a:	4613      	mov	r3, r2
 8005e8c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005e8e:	88fb      	ldrh	r3, [r7, #6]
 8005e90:	009b      	lsls	r3, r3, #2
 8005e92:	4618      	mov	r0, r3
 8005e94:	f001 fbf6 	bl	8007684 <pvPortMalloc>
 8005e98:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005e9a:	697b      	ldr	r3, [r7, #20]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d00e      	beq.n	8005ebe <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8005ea0:	2054      	movs	r0, #84	; 0x54
 8005ea2:	f001 fbef 	bl	8007684 <pvPortMalloc>
 8005ea6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005ea8:	69fb      	ldr	r3, [r7, #28]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d003      	beq.n	8005eb6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005eae:	69fb      	ldr	r3, [r7, #28]
 8005eb0:	697a      	ldr	r2, [r7, #20]
 8005eb2:	631a      	str	r2, [r3, #48]	; 0x30
 8005eb4:	e005      	b.n	8005ec2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005eb6:	6978      	ldr	r0, [r7, #20]
 8005eb8:	f001 fca6 	bl	8007808 <vPortFree>
 8005ebc:	e001      	b.n	8005ec2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005ebe:	2300      	movs	r3, #0
 8005ec0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005ec2:	69fb      	ldr	r3, [r7, #28]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d017      	beq.n	8005ef8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005ec8:	69fb      	ldr	r3, [r7, #28]
 8005eca:	2200      	movs	r2, #0
 8005ecc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005ed0:	88fa      	ldrh	r2, [r7, #6]
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	9303      	str	r3, [sp, #12]
 8005ed6:	69fb      	ldr	r3, [r7, #28]
 8005ed8:	9302      	str	r3, [sp, #8]
 8005eda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005edc:	9301      	str	r3, [sp, #4]
 8005ede:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ee0:	9300      	str	r3, [sp, #0]
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	68b9      	ldr	r1, [r7, #8]
 8005ee6:	68f8      	ldr	r0, [r7, #12]
 8005ee8:	f000 f80e 	bl	8005f08 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005eec:	69f8      	ldr	r0, [r7, #28]
 8005eee:	f000 f889 	bl	8006004 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	61bb      	str	r3, [r7, #24]
 8005ef6:	e002      	b.n	8005efe <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005ef8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005efc:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005efe:	69bb      	ldr	r3, [r7, #24]
	}
 8005f00:	4618      	mov	r0, r3
 8005f02:	3720      	adds	r7, #32
 8005f04:	46bd      	mov	sp, r7
 8005f06:	bd80      	pop	{r7, pc}

08005f08 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	b088      	sub	sp, #32
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	60f8      	str	r0, [r7, #12]
 8005f10:	60b9      	str	r1, [r7, #8]
 8005f12:	607a      	str	r2, [r7, #4]
 8005f14:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8005f16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f18:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005f20:	3b01      	subs	r3, #1
 8005f22:	009b      	lsls	r3, r3, #2
 8005f24:	4413      	add	r3, r2
 8005f26:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8005f28:	69bb      	ldr	r3, [r7, #24]
 8005f2a:	f023 0307 	bic.w	r3, r3, #7
 8005f2e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005f30:	69bb      	ldr	r3, [r7, #24]
 8005f32:	f003 0307 	and.w	r3, r3, #7
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d009      	beq.n	8005f4e <prvInitialiseNewTask+0x46>
 8005f3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f3e:	f383 8811 	msr	BASEPRI, r3
 8005f42:	f3bf 8f6f 	isb	sy
 8005f46:	f3bf 8f4f 	dsb	sy
 8005f4a:	617b      	str	r3, [r7, #20]
 8005f4c:	e7fe      	b.n	8005f4c <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005f4e:	2300      	movs	r3, #0
 8005f50:	61fb      	str	r3, [r7, #28]
 8005f52:	e012      	b.n	8005f7a <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005f54:	68ba      	ldr	r2, [r7, #8]
 8005f56:	69fb      	ldr	r3, [r7, #28]
 8005f58:	4413      	add	r3, r2
 8005f5a:	7819      	ldrb	r1, [r3, #0]
 8005f5c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f5e:	69fb      	ldr	r3, [r7, #28]
 8005f60:	4413      	add	r3, r2
 8005f62:	3334      	adds	r3, #52	; 0x34
 8005f64:	460a      	mov	r2, r1
 8005f66:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8005f68:	68ba      	ldr	r2, [r7, #8]
 8005f6a:	69fb      	ldr	r3, [r7, #28]
 8005f6c:	4413      	add	r3, r2
 8005f6e:	781b      	ldrb	r3, [r3, #0]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d006      	beq.n	8005f82 <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005f74:	69fb      	ldr	r3, [r7, #28]
 8005f76:	3301      	adds	r3, #1
 8005f78:	61fb      	str	r3, [r7, #28]
 8005f7a:	69fb      	ldr	r3, [r7, #28]
 8005f7c:	2b0f      	cmp	r3, #15
 8005f7e:	d9e9      	bls.n	8005f54 <prvInitialiseNewTask+0x4c>
 8005f80:	e000      	b.n	8005f84 <prvInitialiseNewTask+0x7c>
		{
			break;
 8005f82:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005f84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f86:	2200      	movs	r2, #0
 8005f88:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005f8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f8e:	2b06      	cmp	r3, #6
 8005f90:	d901      	bls.n	8005f96 <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005f92:	2306      	movs	r3, #6
 8005f94:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005f96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f98:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005f9a:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005f9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f9e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005fa0:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8005fa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005fa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005faa:	3304      	adds	r3, #4
 8005fac:	4618      	mov	r0, r3
 8005fae:	f7ff f9ac 	bl	800530a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005fb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fb4:	3318      	adds	r3, #24
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	f7ff f9a7 	bl	800530a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005fbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fbe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005fc0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005fc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fc4:	f1c3 0207 	rsb	r2, r3, #7
 8005fc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fca:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005fcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005fd0:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005fd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005fd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fda:	2200      	movs	r2, #0
 8005fdc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005fe0:	683a      	ldr	r2, [r7, #0]
 8005fe2:	68f9      	ldr	r1, [r7, #12]
 8005fe4:	69b8      	ldr	r0, [r7, #24]
 8005fe6:	f001 f96b 	bl	80072c0 <pxPortInitialiseStack>
 8005fea:	4602      	mov	r2, r0
 8005fec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fee:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8005ff0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d002      	beq.n	8005ffc <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005ff6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ff8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005ffa:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005ffc:	bf00      	nop
 8005ffe:	3720      	adds	r7, #32
 8006000:	46bd      	mov	sp, r7
 8006002:	bd80      	pop	{r7, pc}

08006004 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006004:	b580      	push	{r7, lr}
 8006006:	b082      	sub	sp, #8
 8006008:	af00      	add	r7, sp, #0
 800600a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800600c:	f001 fa44 	bl	8007498 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006010:	4b2a      	ldr	r3, [pc, #168]	; (80060bc <prvAddNewTaskToReadyList+0xb8>)
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	3301      	adds	r3, #1
 8006016:	4a29      	ldr	r2, [pc, #164]	; (80060bc <prvAddNewTaskToReadyList+0xb8>)
 8006018:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800601a:	4b29      	ldr	r3, [pc, #164]	; (80060c0 <prvAddNewTaskToReadyList+0xbc>)
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	2b00      	cmp	r3, #0
 8006020:	d109      	bne.n	8006036 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006022:	4a27      	ldr	r2, [pc, #156]	; (80060c0 <prvAddNewTaskToReadyList+0xbc>)
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006028:	4b24      	ldr	r3, [pc, #144]	; (80060bc <prvAddNewTaskToReadyList+0xb8>)
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	2b01      	cmp	r3, #1
 800602e:	d110      	bne.n	8006052 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006030:	f000 fc02 	bl	8006838 <prvInitialiseTaskLists>
 8006034:	e00d      	b.n	8006052 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006036:	4b23      	ldr	r3, [pc, #140]	; (80060c4 <prvAddNewTaskToReadyList+0xc0>)
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	2b00      	cmp	r3, #0
 800603c:	d109      	bne.n	8006052 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800603e:	4b20      	ldr	r3, [pc, #128]	; (80060c0 <prvAddNewTaskToReadyList+0xbc>)
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006048:	429a      	cmp	r2, r3
 800604a:	d802      	bhi.n	8006052 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800604c:	4a1c      	ldr	r2, [pc, #112]	; (80060c0 <prvAddNewTaskToReadyList+0xbc>)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006052:	4b1d      	ldr	r3, [pc, #116]	; (80060c8 <prvAddNewTaskToReadyList+0xc4>)
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	3301      	adds	r3, #1
 8006058:	4a1b      	ldr	r2, [pc, #108]	; (80060c8 <prvAddNewTaskToReadyList+0xc4>)
 800605a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006060:	2201      	movs	r2, #1
 8006062:	409a      	lsls	r2, r3
 8006064:	4b19      	ldr	r3, [pc, #100]	; (80060cc <prvAddNewTaskToReadyList+0xc8>)
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	4313      	orrs	r3, r2
 800606a:	4a18      	ldr	r2, [pc, #96]	; (80060cc <prvAddNewTaskToReadyList+0xc8>)
 800606c:	6013      	str	r3, [r2, #0]
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006072:	4613      	mov	r3, r2
 8006074:	009b      	lsls	r3, r3, #2
 8006076:	4413      	add	r3, r2
 8006078:	009b      	lsls	r3, r3, #2
 800607a:	4a15      	ldr	r2, [pc, #84]	; (80060d0 <prvAddNewTaskToReadyList+0xcc>)
 800607c:	441a      	add	r2, r3
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	3304      	adds	r3, #4
 8006082:	4619      	mov	r1, r3
 8006084:	4610      	mov	r0, r2
 8006086:	f7ff f94c 	bl	8005322 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800608a:	f001 fa33 	bl	80074f4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800608e:	4b0d      	ldr	r3, [pc, #52]	; (80060c4 <prvAddNewTaskToReadyList+0xc0>)
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	2b00      	cmp	r3, #0
 8006094:	d00e      	beq.n	80060b4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006096:	4b0a      	ldr	r3, [pc, #40]	; (80060c0 <prvAddNewTaskToReadyList+0xbc>)
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060a0:	429a      	cmp	r2, r3
 80060a2:	d207      	bcs.n	80060b4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80060a4:	4b0b      	ldr	r3, [pc, #44]	; (80060d4 <prvAddNewTaskToReadyList+0xd0>)
 80060a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80060aa:	601a      	str	r2, [r3, #0]
 80060ac:	f3bf 8f4f 	dsb	sy
 80060b0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80060b4:	bf00      	nop
 80060b6:	3708      	adds	r7, #8
 80060b8:	46bd      	mov	sp, r7
 80060ba:	bd80      	pop	{r7, pc}
 80060bc:	20000864 	.word	0x20000864
 80060c0:	20000764 	.word	0x20000764
 80060c4:	20000870 	.word	0x20000870
 80060c8:	20000880 	.word	0x20000880
 80060cc:	2000086c 	.word	0x2000086c
 80060d0:	20000768 	.word	0x20000768
 80060d4:	e000ed04 	.word	0xe000ed04

080060d8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80060d8:	b580      	push	{r7, lr}
 80060da:	b084      	sub	sp, #16
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80060e0:	2300      	movs	r3, #0
 80060e2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d016      	beq.n	8006118 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80060ea:	4b13      	ldr	r3, [pc, #76]	; (8006138 <vTaskDelay+0x60>)
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d009      	beq.n	8006106 <vTaskDelay+0x2e>
 80060f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060f6:	f383 8811 	msr	BASEPRI, r3
 80060fa:	f3bf 8f6f 	isb	sy
 80060fe:	f3bf 8f4f 	dsb	sy
 8006102:	60bb      	str	r3, [r7, #8]
 8006104:	e7fe      	b.n	8006104 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8006106:	f000 f87f 	bl	8006208 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800610a:	2100      	movs	r1, #0
 800610c:	6878      	ldr	r0, [r7, #4]
 800610e:	f000 fcf3 	bl	8006af8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006112:	f000 f887 	bl	8006224 <xTaskResumeAll>
 8006116:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	2b00      	cmp	r3, #0
 800611c:	d107      	bne.n	800612e <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800611e:	4b07      	ldr	r3, [pc, #28]	; (800613c <vTaskDelay+0x64>)
 8006120:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006124:	601a      	str	r2, [r3, #0]
 8006126:	f3bf 8f4f 	dsb	sy
 800612a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800612e:	bf00      	nop
 8006130:	3710      	adds	r7, #16
 8006132:	46bd      	mov	sp, r7
 8006134:	bd80      	pop	{r7, pc}
 8006136:	bf00      	nop
 8006138:	2000088c 	.word	0x2000088c
 800613c:	e000ed04 	.word	0xe000ed04

08006140 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006140:	b580      	push	{r7, lr}
 8006142:	b08a      	sub	sp, #40	; 0x28
 8006144:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006146:	2300      	movs	r3, #0
 8006148:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800614a:	2300      	movs	r3, #0
 800614c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800614e:	463a      	mov	r2, r7
 8006150:	1d39      	adds	r1, r7, #4
 8006152:	f107 0308 	add.w	r3, r7, #8
 8006156:	4618      	mov	r0, r3
 8006158:	f7fa f802 	bl	8000160 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800615c:	6839      	ldr	r1, [r7, #0]
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	68ba      	ldr	r2, [r7, #8]
 8006162:	9202      	str	r2, [sp, #8]
 8006164:	9301      	str	r3, [sp, #4]
 8006166:	2300      	movs	r3, #0
 8006168:	9300      	str	r3, [sp, #0]
 800616a:	2300      	movs	r3, #0
 800616c:	460a      	mov	r2, r1
 800616e:	4920      	ldr	r1, [pc, #128]	; (80061f0 <vTaskStartScheduler+0xb0>)
 8006170:	4820      	ldr	r0, [pc, #128]	; (80061f4 <vTaskStartScheduler+0xb4>)
 8006172:	f7ff fe2b 	bl	8005dcc <xTaskCreateStatic>
 8006176:	4602      	mov	r2, r0
 8006178:	4b1f      	ldr	r3, [pc, #124]	; (80061f8 <vTaskStartScheduler+0xb8>)
 800617a:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800617c:	4b1e      	ldr	r3, [pc, #120]	; (80061f8 <vTaskStartScheduler+0xb8>)
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	2b00      	cmp	r3, #0
 8006182:	d002      	beq.n	800618a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006184:	2301      	movs	r3, #1
 8006186:	617b      	str	r3, [r7, #20]
 8006188:	e001      	b.n	800618e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800618a:	2300      	movs	r3, #0
 800618c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800618e:	697b      	ldr	r3, [r7, #20]
 8006190:	2b01      	cmp	r3, #1
 8006192:	d102      	bne.n	800619a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006194:	f000 fd16 	bl	8006bc4 <xTimerCreateTimerTask>
 8006198:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800619a:	697b      	ldr	r3, [r7, #20]
 800619c:	2b01      	cmp	r3, #1
 800619e:	d115      	bne.n	80061cc <vTaskStartScheduler+0x8c>
 80061a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061a4:	f383 8811 	msr	BASEPRI, r3
 80061a8:	f3bf 8f6f 	isb	sy
 80061ac:	f3bf 8f4f 	dsb	sy
 80061b0:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80061b2:	4b12      	ldr	r3, [pc, #72]	; (80061fc <vTaskStartScheduler+0xbc>)
 80061b4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80061b8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80061ba:	4b11      	ldr	r3, [pc, #68]	; (8006200 <vTaskStartScheduler+0xc0>)
 80061bc:	2201      	movs	r2, #1
 80061be:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80061c0:	4b10      	ldr	r3, [pc, #64]	; (8006204 <vTaskStartScheduler+0xc4>)
 80061c2:	2200      	movs	r2, #0
 80061c4:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80061c6:	f001 f8f7 	bl	80073b8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80061ca:	e00d      	b.n	80061e8 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80061cc:	697b      	ldr	r3, [r7, #20]
 80061ce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80061d2:	d109      	bne.n	80061e8 <vTaskStartScheduler+0xa8>
 80061d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061d8:	f383 8811 	msr	BASEPRI, r3
 80061dc:	f3bf 8f6f 	isb	sy
 80061e0:	f3bf 8f4f 	dsb	sy
 80061e4:	60fb      	str	r3, [r7, #12]
 80061e6:	e7fe      	b.n	80061e6 <vTaskStartScheduler+0xa6>
}
 80061e8:	bf00      	nop
 80061ea:	3718      	adds	r7, #24
 80061ec:	46bd      	mov	sp, r7
 80061ee:	bd80      	pop	{r7, pc}
 80061f0:	08008390 	.word	0x08008390
 80061f4:	08006809 	.word	0x08006809
 80061f8:	20000888 	.word	0x20000888
 80061fc:	20000884 	.word	0x20000884
 8006200:	20000870 	.word	0x20000870
 8006204:	20000868 	.word	0x20000868

08006208 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006208:	b480      	push	{r7}
 800620a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800620c:	4b04      	ldr	r3, [pc, #16]	; (8006220 <vTaskSuspendAll+0x18>)
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	3301      	adds	r3, #1
 8006212:	4a03      	ldr	r2, [pc, #12]	; (8006220 <vTaskSuspendAll+0x18>)
 8006214:	6013      	str	r3, [r2, #0]
}
 8006216:	bf00      	nop
 8006218:	46bd      	mov	sp, r7
 800621a:	bc80      	pop	{r7}
 800621c:	4770      	bx	lr
 800621e:	bf00      	nop
 8006220:	2000088c 	.word	0x2000088c

08006224 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006224:	b580      	push	{r7, lr}
 8006226:	b084      	sub	sp, #16
 8006228:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800622a:	2300      	movs	r3, #0
 800622c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800622e:	2300      	movs	r3, #0
 8006230:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006232:	4b41      	ldr	r3, [pc, #260]	; (8006338 <xTaskResumeAll+0x114>)
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d109      	bne.n	800624e <xTaskResumeAll+0x2a>
 800623a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800623e:	f383 8811 	msr	BASEPRI, r3
 8006242:	f3bf 8f6f 	isb	sy
 8006246:	f3bf 8f4f 	dsb	sy
 800624a:	603b      	str	r3, [r7, #0]
 800624c:	e7fe      	b.n	800624c <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800624e:	f001 f923 	bl	8007498 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006252:	4b39      	ldr	r3, [pc, #228]	; (8006338 <xTaskResumeAll+0x114>)
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	3b01      	subs	r3, #1
 8006258:	4a37      	ldr	r2, [pc, #220]	; (8006338 <xTaskResumeAll+0x114>)
 800625a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800625c:	4b36      	ldr	r3, [pc, #216]	; (8006338 <xTaskResumeAll+0x114>)
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	2b00      	cmp	r3, #0
 8006262:	d161      	bne.n	8006328 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006264:	4b35      	ldr	r3, [pc, #212]	; (800633c <xTaskResumeAll+0x118>)
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d05d      	beq.n	8006328 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800626c:	e02e      	b.n	80062cc <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800626e:	4b34      	ldr	r3, [pc, #208]	; (8006340 <xTaskResumeAll+0x11c>)
 8006270:	68db      	ldr	r3, [r3, #12]
 8006272:	68db      	ldr	r3, [r3, #12]
 8006274:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	3318      	adds	r3, #24
 800627a:	4618      	mov	r0, r3
 800627c:	f7ff f8ac 	bl	80053d8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	3304      	adds	r3, #4
 8006284:	4618      	mov	r0, r3
 8006286:	f7ff f8a7 	bl	80053d8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800628e:	2201      	movs	r2, #1
 8006290:	409a      	lsls	r2, r3
 8006292:	4b2c      	ldr	r3, [pc, #176]	; (8006344 <xTaskResumeAll+0x120>)
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	4313      	orrs	r3, r2
 8006298:	4a2a      	ldr	r2, [pc, #168]	; (8006344 <xTaskResumeAll+0x120>)
 800629a:	6013      	str	r3, [r2, #0]
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062a0:	4613      	mov	r3, r2
 80062a2:	009b      	lsls	r3, r3, #2
 80062a4:	4413      	add	r3, r2
 80062a6:	009b      	lsls	r3, r3, #2
 80062a8:	4a27      	ldr	r2, [pc, #156]	; (8006348 <xTaskResumeAll+0x124>)
 80062aa:	441a      	add	r2, r3
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	3304      	adds	r3, #4
 80062b0:	4619      	mov	r1, r3
 80062b2:	4610      	mov	r0, r2
 80062b4:	f7ff f835 	bl	8005322 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062bc:	4b23      	ldr	r3, [pc, #140]	; (800634c <xTaskResumeAll+0x128>)
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062c2:	429a      	cmp	r2, r3
 80062c4:	d302      	bcc.n	80062cc <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 80062c6:	4b22      	ldr	r3, [pc, #136]	; (8006350 <xTaskResumeAll+0x12c>)
 80062c8:	2201      	movs	r2, #1
 80062ca:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80062cc:	4b1c      	ldr	r3, [pc, #112]	; (8006340 <xTaskResumeAll+0x11c>)
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d1cc      	bne.n	800626e <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d001      	beq.n	80062de <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80062da:	f000 fb47 	bl	800696c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80062de:	4b1d      	ldr	r3, [pc, #116]	; (8006354 <xTaskResumeAll+0x130>)
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d010      	beq.n	800630c <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80062ea:	f000 f845 	bl	8006378 <xTaskIncrementTick>
 80062ee:	4603      	mov	r3, r0
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d002      	beq.n	80062fa <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 80062f4:	4b16      	ldr	r3, [pc, #88]	; (8006350 <xTaskResumeAll+0x12c>)
 80062f6:	2201      	movs	r2, #1
 80062f8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	3b01      	subs	r3, #1
 80062fe:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2b00      	cmp	r3, #0
 8006304:	d1f1      	bne.n	80062ea <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8006306:	4b13      	ldr	r3, [pc, #76]	; (8006354 <xTaskResumeAll+0x130>)
 8006308:	2200      	movs	r2, #0
 800630a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800630c:	4b10      	ldr	r3, [pc, #64]	; (8006350 <xTaskResumeAll+0x12c>)
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	2b00      	cmp	r3, #0
 8006312:	d009      	beq.n	8006328 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006314:	2301      	movs	r3, #1
 8006316:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006318:	4b0f      	ldr	r3, [pc, #60]	; (8006358 <xTaskResumeAll+0x134>)
 800631a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800631e:	601a      	str	r2, [r3, #0]
 8006320:	f3bf 8f4f 	dsb	sy
 8006324:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006328:	f001 f8e4 	bl	80074f4 <vPortExitCritical>

	return xAlreadyYielded;
 800632c:	68bb      	ldr	r3, [r7, #8]
}
 800632e:	4618      	mov	r0, r3
 8006330:	3710      	adds	r7, #16
 8006332:	46bd      	mov	sp, r7
 8006334:	bd80      	pop	{r7, pc}
 8006336:	bf00      	nop
 8006338:	2000088c 	.word	0x2000088c
 800633c:	20000864 	.word	0x20000864
 8006340:	20000824 	.word	0x20000824
 8006344:	2000086c 	.word	0x2000086c
 8006348:	20000768 	.word	0x20000768
 800634c:	20000764 	.word	0x20000764
 8006350:	20000878 	.word	0x20000878
 8006354:	20000874 	.word	0x20000874
 8006358:	e000ed04 	.word	0xe000ed04

0800635c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800635c:	b480      	push	{r7}
 800635e:	b083      	sub	sp, #12
 8006360:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006362:	4b04      	ldr	r3, [pc, #16]	; (8006374 <xTaskGetTickCount+0x18>)
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006368:	687b      	ldr	r3, [r7, #4]
}
 800636a:	4618      	mov	r0, r3
 800636c:	370c      	adds	r7, #12
 800636e:	46bd      	mov	sp, r7
 8006370:	bc80      	pop	{r7}
 8006372:	4770      	bx	lr
 8006374:	20000868 	.word	0x20000868

08006378 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006378:	b580      	push	{r7, lr}
 800637a:	b086      	sub	sp, #24
 800637c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800637e:	2300      	movs	r3, #0
 8006380:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006382:	4b50      	ldr	r3, [pc, #320]	; (80064c4 <xTaskIncrementTick+0x14c>)
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	2b00      	cmp	r3, #0
 8006388:	f040 808c 	bne.w	80064a4 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800638c:	4b4e      	ldr	r3, [pc, #312]	; (80064c8 <xTaskIncrementTick+0x150>)
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	3301      	adds	r3, #1
 8006392:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006394:	4a4c      	ldr	r2, [pc, #304]	; (80064c8 <xTaskIncrementTick+0x150>)
 8006396:	693b      	ldr	r3, [r7, #16]
 8006398:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800639a:	693b      	ldr	r3, [r7, #16]
 800639c:	2b00      	cmp	r3, #0
 800639e:	d11f      	bne.n	80063e0 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 80063a0:	4b4a      	ldr	r3, [pc, #296]	; (80064cc <xTaskIncrementTick+0x154>)
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d009      	beq.n	80063be <xTaskIncrementTick+0x46>
 80063aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063ae:	f383 8811 	msr	BASEPRI, r3
 80063b2:	f3bf 8f6f 	isb	sy
 80063b6:	f3bf 8f4f 	dsb	sy
 80063ba:	603b      	str	r3, [r7, #0]
 80063bc:	e7fe      	b.n	80063bc <xTaskIncrementTick+0x44>
 80063be:	4b43      	ldr	r3, [pc, #268]	; (80064cc <xTaskIncrementTick+0x154>)
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	60fb      	str	r3, [r7, #12]
 80063c4:	4b42      	ldr	r3, [pc, #264]	; (80064d0 <xTaskIncrementTick+0x158>)
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	4a40      	ldr	r2, [pc, #256]	; (80064cc <xTaskIncrementTick+0x154>)
 80063ca:	6013      	str	r3, [r2, #0]
 80063cc:	4a40      	ldr	r2, [pc, #256]	; (80064d0 <xTaskIncrementTick+0x158>)
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	6013      	str	r3, [r2, #0]
 80063d2:	4b40      	ldr	r3, [pc, #256]	; (80064d4 <xTaskIncrementTick+0x15c>)
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	3301      	adds	r3, #1
 80063d8:	4a3e      	ldr	r2, [pc, #248]	; (80064d4 <xTaskIncrementTick+0x15c>)
 80063da:	6013      	str	r3, [r2, #0]
 80063dc:	f000 fac6 	bl	800696c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80063e0:	4b3d      	ldr	r3, [pc, #244]	; (80064d8 <xTaskIncrementTick+0x160>)
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	693a      	ldr	r2, [r7, #16]
 80063e6:	429a      	cmp	r2, r3
 80063e8:	d34d      	bcc.n	8006486 <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80063ea:	4b38      	ldr	r3, [pc, #224]	; (80064cc <xTaskIncrementTick+0x154>)
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d101      	bne.n	80063f8 <xTaskIncrementTick+0x80>
 80063f4:	2301      	movs	r3, #1
 80063f6:	e000      	b.n	80063fa <xTaskIncrementTick+0x82>
 80063f8:	2300      	movs	r3, #0
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d004      	beq.n	8006408 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80063fe:	4b36      	ldr	r3, [pc, #216]	; (80064d8 <xTaskIncrementTick+0x160>)
 8006400:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006404:	601a      	str	r2, [r3, #0]
					break;
 8006406:	e03e      	b.n	8006486 <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006408:	4b30      	ldr	r3, [pc, #192]	; (80064cc <xTaskIncrementTick+0x154>)
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	68db      	ldr	r3, [r3, #12]
 800640e:	68db      	ldr	r3, [r3, #12]
 8006410:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006412:	68bb      	ldr	r3, [r7, #8]
 8006414:	685b      	ldr	r3, [r3, #4]
 8006416:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006418:	693a      	ldr	r2, [r7, #16]
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	429a      	cmp	r2, r3
 800641e:	d203      	bcs.n	8006428 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006420:	4a2d      	ldr	r2, [pc, #180]	; (80064d8 <xTaskIncrementTick+0x160>)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	6013      	str	r3, [r2, #0]
						break;
 8006426:	e02e      	b.n	8006486 <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006428:	68bb      	ldr	r3, [r7, #8]
 800642a:	3304      	adds	r3, #4
 800642c:	4618      	mov	r0, r3
 800642e:	f7fe ffd3 	bl	80053d8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006432:	68bb      	ldr	r3, [r7, #8]
 8006434:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006436:	2b00      	cmp	r3, #0
 8006438:	d004      	beq.n	8006444 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800643a:	68bb      	ldr	r3, [r7, #8]
 800643c:	3318      	adds	r3, #24
 800643e:	4618      	mov	r0, r3
 8006440:	f7fe ffca 	bl	80053d8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006444:	68bb      	ldr	r3, [r7, #8]
 8006446:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006448:	2201      	movs	r2, #1
 800644a:	409a      	lsls	r2, r3
 800644c:	4b23      	ldr	r3, [pc, #140]	; (80064dc <xTaskIncrementTick+0x164>)
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	4313      	orrs	r3, r2
 8006452:	4a22      	ldr	r2, [pc, #136]	; (80064dc <xTaskIncrementTick+0x164>)
 8006454:	6013      	str	r3, [r2, #0]
 8006456:	68bb      	ldr	r3, [r7, #8]
 8006458:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800645a:	4613      	mov	r3, r2
 800645c:	009b      	lsls	r3, r3, #2
 800645e:	4413      	add	r3, r2
 8006460:	009b      	lsls	r3, r3, #2
 8006462:	4a1f      	ldr	r2, [pc, #124]	; (80064e0 <xTaskIncrementTick+0x168>)
 8006464:	441a      	add	r2, r3
 8006466:	68bb      	ldr	r3, [r7, #8]
 8006468:	3304      	adds	r3, #4
 800646a:	4619      	mov	r1, r3
 800646c:	4610      	mov	r0, r2
 800646e:	f7fe ff58 	bl	8005322 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006472:	68bb      	ldr	r3, [r7, #8]
 8006474:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006476:	4b1b      	ldr	r3, [pc, #108]	; (80064e4 <xTaskIncrementTick+0x16c>)
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800647c:	429a      	cmp	r2, r3
 800647e:	d3b4      	bcc.n	80063ea <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8006480:	2301      	movs	r3, #1
 8006482:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006484:	e7b1      	b.n	80063ea <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006486:	4b17      	ldr	r3, [pc, #92]	; (80064e4 <xTaskIncrementTick+0x16c>)
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800648c:	4914      	ldr	r1, [pc, #80]	; (80064e0 <xTaskIncrementTick+0x168>)
 800648e:	4613      	mov	r3, r2
 8006490:	009b      	lsls	r3, r3, #2
 8006492:	4413      	add	r3, r2
 8006494:	009b      	lsls	r3, r3, #2
 8006496:	440b      	add	r3, r1
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	2b01      	cmp	r3, #1
 800649c:	d907      	bls.n	80064ae <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 800649e:	2301      	movs	r3, #1
 80064a0:	617b      	str	r3, [r7, #20]
 80064a2:	e004      	b.n	80064ae <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80064a4:	4b10      	ldr	r3, [pc, #64]	; (80064e8 <xTaskIncrementTick+0x170>)
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	3301      	adds	r3, #1
 80064aa:	4a0f      	ldr	r2, [pc, #60]	; (80064e8 <xTaskIncrementTick+0x170>)
 80064ac:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80064ae:	4b0f      	ldr	r3, [pc, #60]	; (80064ec <xTaskIncrementTick+0x174>)
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d001      	beq.n	80064ba <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 80064b6:	2301      	movs	r3, #1
 80064b8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80064ba:	697b      	ldr	r3, [r7, #20]
}
 80064bc:	4618      	mov	r0, r3
 80064be:	3718      	adds	r7, #24
 80064c0:	46bd      	mov	sp, r7
 80064c2:	bd80      	pop	{r7, pc}
 80064c4:	2000088c 	.word	0x2000088c
 80064c8:	20000868 	.word	0x20000868
 80064cc:	2000081c 	.word	0x2000081c
 80064d0:	20000820 	.word	0x20000820
 80064d4:	2000087c 	.word	0x2000087c
 80064d8:	20000884 	.word	0x20000884
 80064dc:	2000086c 	.word	0x2000086c
 80064e0:	20000768 	.word	0x20000768
 80064e4:	20000764 	.word	0x20000764
 80064e8:	20000874 	.word	0x20000874
 80064ec:	20000878 	.word	0x20000878

080064f0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80064f0:	b480      	push	{r7}
 80064f2:	b087      	sub	sp, #28
 80064f4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80064f6:	4b26      	ldr	r3, [pc, #152]	; (8006590 <vTaskSwitchContext+0xa0>)
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d003      	beq.n	8006506 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80064fe:	4b25      	ldr	r3, [pc, #148]	; (8006594 <vTaskSwitchContext+0xa4>)
 8006500:	2201      	movs	r2, #1
 8006502:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006504:	e03e      	b.n	8006584 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 8006506:	4b23      	ldr	r3, [pc, #140]	; (8006594 <vTaskSwitchContext+0xa4>)
 8006508:	2200      	movs	r2, #0
 800650a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800650c:	4b22      	ldr	r3, [pc, #136]	; (8006598 <vTaskSwitchContext+0xa8>)
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	fab3 f383 	clz	r3, r3
 8006518:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800651a:	7afb      	ldrb	r3, [r7, #11]
 800651c:	f1c3 031f 	rsb	r3, r3, #31
 8006520:	617b      	str	r3, [r7, #20]
 8006522:	491e      	ldr	r1, [pc, #120]	; (800659c <vTaskSwitchContext+0xac>)
 8006524:	697a      	ldr	r2, [r7, #20]
 8006526:	4613      	mov	r3, r2
 8006528:	009b      	lsls	r3, r3, #2
 800652a:	4413      	add	r3, r2
 800652c:	009b      	lsls	r3, r3, #2
 800652e:	440b      	add	r3, r1
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d109      	bne.n	800654a <vTaskSwitchContext+0x5a>
	__asm volatile
 8006536:	f04f 0350 	mov.w	r3, #80	; 0x50
 800653a:	f383 8811 	msr	BASEPRI, r3
 800653e:	f3bf 8f6f 	isb	sy
 8006542:	f3bf 8f4f 	dsb	sy
 8006546:	607b      	str	r3, [r7, #4]
 8006548:	e7fe      	b.n	8006548 <vTaskSwitchContext+0x58>
 800654a:	697a      	ldr	r2, [r7, #20]
 800654c:	4613      	mov	r3, r2
 800654e:	009b      	lsls	r3, r3, #2
 8006550:	4413      	add	r3, r2
 8006552:	009b      	lsls	r3, r3, #2
 8006554:	4a11      	ldr	r2, [pc, #68]	; (800659c <vTaskSwitchContext+0xac>)
 8006556:	4413      	add	r3, r2
 8006558:	613b      	str	r3, [r7, #16]
 800655a:	693b      	ldr	r3, [r7, #16]
 800655c:	685b      	ldr	r3, [r3, #4]
 800655e:	685a      	ldr	r2, [r3, #4]
 8006560:	693b      	ldr	r3, [r7, #16]
 8006562:	605a      	str	r2, [r3, #4]
 8006564:	693b      	ldr	r3, [r7, #16]
 8006566:	685a      	ldr	r2, [r3, #4]
 8006568:	693b      	ldr	r3, [r7, #16]
 800656a:	3308      	adds	r3, #8
 800656c:	429a      	cmp	r2, r3
 800656e:	d104      	bne.n	800657a <vTaskSwitchContext+0x8a>
 8006570:	693b      	ldr	r3, [r7, #16]
 8006572:	685b      	ldr	r3, [r3, #4]
 8006574:	685a      	ldr	r2, [r3, #4]
 8006576:	693b      	ldr	r3, [r7, #16]
 8006578:	605a      	str	r2, [r3, #4]
 800657a:	693b      	ldr	r3, [r7, #16]
 800657c:	685b      	ldr	r3, [r3, #4]
 800657e:	68db      	ldr	r3, [r3, #12]
 8006580:	4a07      	ldr	r2, [pc, #28]	; (80065a0 <vTaskSwitchContext+0xb0>)
 8006582:	6013      	str	r3, [r2, #0]
}
 8006584:	bf00      	nop
 8006586:	371c      	adds	r7, #28
 8006588:	46bd      	mov	sp, r7
 800658a:	bc80      	pop	{r7}
 800658c:	4770      	bx	lr
 800658e:	bf00      	nop
 8006590:	2000088c 	.word	0x2000088c
 8006594:	20000878 	.word	0x20000878
 8006598:	2000086c 	.word	0x2000086c
 800659c:	20000768 	.word	0x20000768
 80065a0:	20000764 	.word	0x20000764

080065a4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80065a4:	b580      	push	{r7, lr}
 80065a6:	b084      	sub	sp, #16
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
 80065ac:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d109      	bne.n	80065c8 <vTaskPlaceOnEventList+0x24>
 80065b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065b8:	f383 8811 	msr	BASEPRI, r3
 80065bc:	f3bf 8f6f 	isb	sy
 80065c0:	f3bf 8f4f 	dsb	sy
 80065c4:	60fb      	str	r3, [r7, #12]
 80065c6:	e7fe      	b.n	80065c6 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80065c8:	4b07      	ldr	r3, [pc, #28]	; (80065e8 <vTaskPlaceOnEventList+0x44>)
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	3318      	adds	r3, #24
 80065ce:	4619      	mov	r1, r3
 80065d0:	6878      	ldr	r0, [r7, #4]
 80065d2:	f7fe fec9 	bl	8005368 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80065d6:	2101      	movs	r1, #1
 80065d8:	6838      	ldr	r0, [r7, #0]
 80065da:	f000 fa8d 	bl	8006af8 <prvAddCurrentTaskToDelayedList>
}
 80065de:	bf00      	nop
 80065e0:	3710      	adds	r7, #16
 80065e2:	46bd      	mov	sp, r7
 80065e4:	bd80      	pop	{r7, pc}
 80065e6:	bf00      	nop
 80065e8:	20000764 	.word	0x20000764

080065ec <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80065ec:	b580      	push	{r7, lr}
 80065ee:	b086      	sub	sp, #24
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	60f8      	str	r0, [r7, #12]
 80065f4:	60b9      	str	r1, [r7, #8]
 80065f6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d109      	bne.n	8006612 <vTaskPlaceOnEventListRestricted+0x26>
 80065fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006602:	f383 8811 	msr	BASEPRI, r3
 8006606:	f3bf 8f6f 	isb	sy
 800660a:	f3bf 8f4f 	dsb	sy
 800660e:	617b      	str	r3, [r7, #20]
 8006610:	e7fe      	b.n	8006610 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006612:	4b0a      	ldr	r3, [pc, #40]	; (800663c <vTaskPlaceOnEventListRestricted+0x50>)
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	3318      	adds	r3, #24
 8006618:	4619      	mov	r1, r3
 800661a:	68f8      	ldr	r0, [r7, #12]
 800661c:	f7fe fe81 	bl	8005322 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d002      	beq.n	800662c <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8006626:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800662a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800662c:	6879      	ldr	r1, [r7, #4]
 800662e:	68b8      	ldr	r0, [r7, #8]
 8006630:	f000 fa62 	bl	8006af8 <prvAddCurrentTaskToDelayedList>
	}
 8006634:	bf00      	nop
 8006636:	3718      	adds	r7, #24
 8006638:	46bd      	mov	sp, r7
 800663a:	bd80      	pop	{r7, pc}
 800663c:	20000764 	.word	0x20000764

08006640 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006640:	b580      	push	{r7, lr}
 8006642:	b086      	sub	sp, #24
 8006644:	af00      	add	r7, sp, #0
 8006646:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	68db      	ldr	r3, [r3, #12]
 800664c:	68db      	ldr	r3, [r3, #12]
 800664e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006650:	693b      	ldr	r3, [r7, #16]
 8006652:	2b00      	cmp	r3, #0
 8006654:	d109      	bne.n	800666a <xTaskRemoveFromEventList+0x2a>
 8006656:	f04f 0350 	mov.w	r3, #80	; 0x50
 800665a:	f383 8811 	msr	BASEPRI, r3
 800665e:	f3bf 8f6f 	isb	sy
 8006662:	f3bf 8f4f 	dsb	sy
 8006666:	60fb      	str	r3, [r7, #12]
 8006668:	e7fe      	b.n	8006668 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800666a:	693b      	ldr	r3, [r7, #16]
 800666c:	3318      	adds	r3, #24
 800666e:	4618      	mov	r0, r3
 8006670:	f7fe feb2 	bl	80053d8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006674:	4b1d      	ldr	r3, [pc, #116]	; (80066ec <xTaskRemoveFromEventList+0xac>)
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	2b00      	cmp	r3, #0
 800667a:	d11c      	bne.n	80066b6 <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800667c:	693b      	ldr	r3, [r7, #16]
 800667e:	3304      	adds	r3, #4
 8006680:	4618      	mov	r0, r3
 8006682:	f7fe fea9 	bl	80053d8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006686:	693b      	ldr	r3, [r7, #16]
 8006688:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800668a:	2201      	movs	r2, #1
 800668c:	409a      	lsls	r2, r3
 800668e:	4b18      	ldr	r3, [pc, #96]	; (80066f0 <xTaskRemoveFromEventList+0xb0>)
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	4313      	orrs	r3, r2
 8006694:	4a16      	ldr	r2, [pc, #88]	; (80066f0 <xTaskRemoveFromEventList+0xb0>)
 8006696:	6013      	str	r3, [r2, #0]
 8006698:	693b      	ldr	r3, [r7, #16]
 800669a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800669c:	4613      	mov	r3, r2
 800669e:	009b      	lsls	r3, r3, #2
 80066a0:	4413      	add	r3, r2
 80066a2:	009b      	lsls	r3, r3, #2
 80066a4:	4a13      	ldr	r2, [pc, #76]	; (80066f4 <xTaskRemoveFromEventList+0xb4>)
 80066a6:	441a      	add	r2, r3
 80066a8:	693b      	ldr	r3, [r7, #16]
 80066aa:	3304      	adds	r3, #4
 80066ac:	4619      	mov	r1, r3
 80066ae:	4610      	mov	r0, r2
 80066b0:	f7fe fe37 	bl	8005322 <vListInsertEnd>
 80066b4:	e005      	b.n	80066c2 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80066b6:	693b      	ldr	r3, [r7, #16]
 80066b8:	3318      	adds	r3, #24
 80066ba:	4619      	mov	r1, r3
 80066bc:	480e      	ldr	r0, [pc, #56]	; (80066f8 <xTaskRemoveFromEventList+0xb8>)
 80066be:	f7fe fe30 	bl	8005322 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80066c2:	693b      	ldr	r3, [r7, #16]
 80066c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066c6:	4b0d      	ldr	r3, [pc, #52]	; (80066fc <xTaskRemoveFromEventList+0xbc>)
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066cc:	429a      	cmp	r2, r3
 80066ce:	d905      	bls.n	80066dc <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80066d0:	2301      	movs	r3, #1
 80066d2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80066d4:	4b0a      	ldr	r3, [pc, #40]	; (8006700 <xTaskRemoveFromEventList+0xc0>)
 80066d6:	2201      	movs	r2, #1
 80066d8:	601a      	str	r2, [r3, #0]
 80066da:	e001      	b.n	80066e0 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 80066dc:	2300      	movs	r3, #0
 80066de:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 80066e0:	697b      	ldr	r3, [r7, #20]
}
 80066e2:	4618      	mov	r0, r3
 80066e4:	3718      	adds	r7, #24
 80066e6:	46bd      	mov	sp, r7
 80066e8:	bd80      	pop	{r7, pc}
 80066ea:	bf00      	nop
 80066ec:	2000088c 	.word	0x2000088c
 80066f0:	2000086c 	.word	0x2000086c
 80066f4:	20000768 	.word	0x20000768
 80066f8:	20000824 	.word	0x20000824
 80066fc:	20000764 	.word	0x20000764
 8006700:	20000878 	.word	0x20000878

08006704 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006704:	b480      	push	{r7}
 8006706:	b083      	sub	sp, #12
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800670c:	4b06      	ldr	r3, [pc, #24]	; (8006728 <vTaskInternalSetTimeOutState+0x24>)
 800670e:	681a      	ldr	r2, [r3, #0]
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006714:	4b05      	ldr	r3, [pc, #20]	; (800672c <vTaskInternalSetTimeOutState+0x28>)
 8006716:	681a      	ldr	r2, [r3, #0]
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	605a      	str	r2, [r3, #4]
}
 800671c:	bf00      	nop
 800671e:	370c      	adds	r7, #12
 8006720:	46bd      	mov	sp, r7
 8006722:	bc80      	pop	{r7}
 8006724:	4770      	bx	lr
 8006726:	bf00      	nop
 8006728:	2000087c 	.word	0x2000087c
 800672c:	20000868 	.word	0x20000868

08006730 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006730:	b580      	push	{r7, lr}
 8006732:	b088      	sub	sp, #32
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
 8006738:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	2b00      	cmp	r3, #0
 800673e:	d109      	bne.n	8006754 <xTaskCheckForTimeOut+0x24>
 8006740:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006744:	f383 8811 	msr	BASEPRI, r3
 8006748:	f3bf 8f6f 	isb	sy
 800674c:	f3bf 8f4f 	dsb	sy
 8006750:	613b      	str	r3, [r7, #16]
 8006752:	e7fe      	b.n	8006752 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8006754:	683b      	ldr	r3, [r7, #0]
 8006756:	2b00      	cmp	r3, #0
 8006758:	d109      	bne.n	800676e <xTaskCheckForTimeOut+0x3e>
 800675a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800675e:	f383 8811 	msr	BASEPRI, r3
 8006762:	f3bf 8f6f 	isb	sy
 8006766:	f3bf 8f4f 	dsb	sy
 800676a:	60fb      	str	r3, [r7, #12]
 800676c:	e7fe      	b.n	800676c <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800676e:	f000 fe93 	bl	8007498 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006772:	4b1d      	ldr	r3, [pc, #116]	; (80067e8 <xTaskCheckForTimeOut+0xb8>)
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	685b      	ldr	r3, [r3, #4]
 800677c:	69ba      	ldr	r2, [r7, #24]
 800677e:	1ad3      	subs	r3, r2, r3
 8006780:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006782:	683b      	ldr	r3, [r7, #0]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800678a:	d102      	bne.n	8006792 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800678c:	2300      	movs	r3, #0
 800678e:	61fb      	str	r3, [r7, #28]
 8006790:	e023      	b.n	80067da <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681a      	ldr	r2, [r3, #0]
 8006796:	4b15      	ldr	r3, [pc, #84]	; (80067ec <xTaskCheckForTimeOut+0xbc>)
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	429a      	cmp	r2, r3
 800679c:	d007      	beq.n	80067ae <xTaskCheckForTimeOut+0x7e>
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	685b      	ldr	r3, [r3, #4]
 80067a2:	69ba      	ldr	r2, [r7, #24]
 80067a4:	429a      	cmp	r2, r3
 80067a6:	d302      	bcc.n	80067ae <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80067a8:	2301      	movs	r3, #1
 80067aa:	61fb      	str	r3, [r7, #28]
 80067ac:	e015      	b.n	80067da <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	697a      	ldr	r2, [r7, #20]
 80067b4:	429a      	cmp	r2, r3
 80067b6:	d20b      	bcs.n	80067d0 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80067b8:	683b      	ldr	r3, [r7, #0]
 80067ba:	681a      	ldr	r2, [r3, #0]
 80067bc:	697b      	ldr	r3, [r7, #20]
 80067be:	1ad2      	subs	r2, r2, r3
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80067c4:	6878      	ldr	r0, [r7, #4]
 80067c6:	f7ff ff9d 	bl	8006704 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80067ca:	2300      	movs	r3, #0
 80067cc:	61fb      	str	r3, [r7, #28]
 80067ce:	e004      	b.n	80067da <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	2200      	movs	r2, #0
 80067d4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80067d6:	2301      	movs	r3, #1
 80067d8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80067da:	f000 fe8b 	bl	80074f4 <vPortExitCritical>

	return xReturn;
 80067de:	69fb      	ldr	r3, [r7, #28]
}
 80067e0:	4618      	mov	r0, r3
 80067e2:	3720      	adds	r7, #32
 80067e4:	46bd      	mov	sp, r7
 80067e6:	bd80      	pop	{r7, pc}
 80067e8:	20000868 	.word	0x20000868
 80067ec:	2000087c 	.word	0x2000087c

080067f0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80067f0:	b480      	push	{r7}
 80067f2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80067f4:	4b03      	ldr	r3, [pc, #12]	; (8006804 <vTaskMissedYield+0x14>)
 80067f6:	2201      	movs	r2, #1
 80067f8:	601a      	str	r2, [r3, #0]
}
 80067fa:	bf00      	nop
 80067fc:	46bd      	mov	sp, r7
 80067fe:	bc80      	pop	{r7}
 8006800:	4770      	bx	lr
 8006802:	bf00      	nop
 8006804:	20000878 	.word	0x20000878

08006808 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b082      	sub	sp, #8
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006810:	f000 f852 	bl	80068b8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006814:	4b06      	ldr	r3, [pc, #24]	; (8006830 <prvIdleTask+0x28>)
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	2b01      	cmp	r3, #1
 800681a:	d9f9      	bls.n	8006810 <prvIdleTask+0x8>
			{
				taskYIELD();
 800681c:	4b05      	ldr	r3, [pc, #20]	; (8006834 <prvIdleTask+0x2c>)
 800681e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006822:	601a      	str	r2, [r3, #0]
 8006824:	f3bf 8f4f 	dsb	sy
 8006828:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800682c:	e7f0      	b.n	8006810 <prvIdleTask+0x8>
 800682e:	bf00      	nop
 8006830:	20000768 	.word	0x20000768
 8006834:	e000ed04 	.word	0xe000ed04

08006838 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006838:	b580      	push	{r7, lr}
 800683a:	b082      	sub	sp, #8
 800683c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800683e:	2300      	movs	r3, #0
 8006840:	607b      	str	r3, [r7, #4]
 8006842:	e00c      	b.n	800685e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006844:	687a      	ldr	r2, [r7, #4]
 8006846:	4613      	mov	r3, r2
 8006848:	009b      	lsls	r3, r3, #2
 800684a:	4413      	add	r3, r2
 800684c:	009b      	lsls	r3, r3, #2
 800684e:	4a12      	ldr	r2, [pc, #72]	; (8006898 <prvInitialiseTaskLists+0x60>)
 8006850:	4413      	add	r3, r2
 8006852:	4618      	mov	r0, r3
 8006854:	f7fe fd3a 	bl	80052cc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	3301      	adds	r3, #1
 800685c:	607b      	str	r3, [r7, #4]
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	2b06      	cmp	r3, #6
 8006862:	d9ef      	bls.n	8006844 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006864:	480d      	ldr	r0, [pc, #52]	; (800689c <prvInitialiseTaskLists+0x64>)
 8006866:	f7fe fd31 	bl	80052cc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800686a:	480d      	ldr	r0, [pc, #52]	; (80068a0 <prvInitialiseTaskLists+0x68>)
 800686c:	f7fe fd2e 	bl	80052cc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006870:	480c      	ldr	r0, [pc, #48]	; (80068a4 <prvInitialiseTaskLists+0x6c>)
 8006872:	f7fe fd2b 	bl	80052cc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006876:	480c      	ldr	r0, [pc, #48]	; (80068a8 <prvInitialiseTaskLists+0x70>)
 8006878:	f7fe fd28 	bl	80052cc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800687c:	480b      	ldr	r0, [pc, #44]	; (80068ac <prvInitialiseTaskLists+0x74>)
 800687e:	f7fe fd25 	bl	80052cc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006882:	4b0b      	ldr	r3, [pc, #44]	; (80068b0 <prvInitialiseTaskLists+0x78>)
 8006884:	4a05      	ldr	r2, [pc, #20]	; (800689c <prvInitialiseTaskLists+0x64>)
 8006886:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006888:	4b0a      	ldr	r3, [pc, #40]	; (80068b4 <prvInitialiseTaskLists+0x7c>)
 800688a:	4a05      	ldr	r2, [pc, #20]	; (80068a0 <prvInitialiseTaskLists+0x68>)
 800688c:	601a      	str	r2, [r3, #0]
}
 800688e:	bf00      	nop
 8006890:	3708      	adds	r7, #8
 8006892:	46bd      	mov	sp, r7
 8006894:	bd80      	pop	{r7, pc}
 8006896:	bf00      	nop
 8006898:	20000768 	.word	0x20000768
 800689c:	200007f4 	.word	0x200007f4
 80068a0:	20000808 	.word	0x20000808
 80068a4:	20000824 	.word	0x20000824
 80068a8:	20000838 	.word	0x20000838
 80068ac:	20000850 	.word	0x20000850
 80068b0:	2000081c 	.word	0x2000081c
 80068b4:	20000820 	.word	0x20000820

080068b8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b082      	sub	sp, #8
 80068bc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80068be:	e019      	b.n	80068f4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80068c0:	f000 fdea 	bl	8007498 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80068c4:	4b0f      	ldr	r3, [pc, #60]	; (8006904 <prvCheckTasksWaitingTermination+0x4c>)
 80068c6:	68db      	ldr	r3, [r3, #12]
 80068c8:	68db      	ldr	r3, [r3, #12]
 80068ca:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	3304      	adds	r3, #4
 80068d0:	4618      	mov	r0, r3
 80068d2:	f7fe fd81 	bl	80053d8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80068d6:	4b0c      	ldr	r3, [pc, #48]	; (8006908 <prvCheckTasksWaitingTermination+0x50>)
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	3b01      	subs	r3, #1
 80068dc:	4a0a      	ldr	r2, [pc, #40]	; (8006908 <prvCheckTasksWaitingTermination+0x50>)
 80068de:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80068e0:	4b0a      	ldr	r3, [pc, #40]	; (800690c <prvCheckTasksWaitingTermination+0x54>)
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	3b01      	subs	r3, #1
 80068e6:	4a09      	ldr	r2, [pc, #36]	; (800690c <prvCheckTasksWaitingTermination+0x54>)
 80068e8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80068ea:	f000 fe03 	bl	80074f4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80068ee:	6878      	ldr	r0, [r7, #4]
 80068f0:	f000 f80e 	bl	8006910 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80068f4:	4b05      	ldr	r3, [pc, #20]	; (800690c <prvCheckTasksWaitingTermination+0x54>)
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d1e1      	bne.n	80068c0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80068fc:	bf00      	nop
 80068fe:	3708      	adds	r7, #8
 8006900:	46bd      	mov	sp, r7
 8006902:	bd80      	pop	{r7, pc}
 8006904:	20000838 	.word	0x20000838
 8006908:	20000864 	.word	0x20000864
 800690c:	2000084c 	.word	0x2000084c

08006910 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006910:	b580      	push	{r7, lr}
 8006912:	b084      	sub	sp, #16
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800691e:	2b00      	cmp	r3, #0
 8006920:	d108      	bne.n	8006934 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006926:	4618      	mov	r0, r3
 8006928:	f000 ff6e 	bl	8007808 <vPortFree>
				vPortFree( pxTCB );
 800692c:	6878      	ldr	r0, [r7, #4]
 800692e:	f000 ff6b 	bl	8007808 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006932:	e017      	b.n	8006964 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800693a:	2b01      	cmp	r3, #1
 800693c:	d103      	bne.n	8006946 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800693e:	6878      	ldr	r0, [r7, #4]
 8006940:	f000 ff62 	bl	8007808 <vPortFree>
	}
 8006944:	e00e      	b.n	8006964 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800694c:	2b02      	cmp	r3, #2
 800694e:	d009      	beq.n	8006964 <prvDeleteTCB+0x54>
 8006950:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006954:	f383 8811 	msr	BASEPRI, r3
 8006958:	f3bf 8f6f 	isb	sy
 800695c:	f3bf 8f4f 	dsb	sy
 8006960:	60fb      	str	r3, [r7, #12]
 8006962:	e7fe      	b.n	8006962 <prvDeleteTCB+0x52>
	}
 8006964:	bf00      	nop
 8006966:	3710      	adds	r7, #16
 8006968:	46bd      	mov	sp, r7
 800696a:	bd80      	pop	{r7, pc}

0800696c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800696c:	b480      	push	{r7}
 800696e:	b083      	sub	sp, #12
 8006970:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006972:	4b0e      	ldr	r3, [pc, #56]	; (80069ac <prvResetNextTaskUnblockTime+0x40>)
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	2b00      	cmp	r3, #0
 800697a:	d101      	bne.n	8006980 <prvResetNextTaskUnblockTime+0x14>
 800697c:	2301      	movs	r3, #1
 800697e:	e000      	b.n	8006982 <prvResetNextTaskUnblockTime+0x16>
 8006980:	2300      	movs	r3, #0
 8006982:	2b00      	cmp	r3, #0
 8006984:	d004      	beq.n	8006990 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006986:	4b0a      	ldr	r3, [pc, #40]	; (80069b0 <prvResetNextTaskUnblockTime+0x44>)
 8006988:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800698c:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800698e:	e008      	b.n	80069a2 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006990:	4b06      	ldr	r3, [pc, #24]	; (80069ac <prvResetNextTaskUnblockTime+0x40>)
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	68db      	ldr	r3, [r3, #12]
 8006996:	68db      	ldr	r3, [r3, #12]
 8006998:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	685b      	ldr	r3, [r3, #4]
 800699e:	4a04      	ldr	r2, [pc, #16]	; (80069b0 <prvResetNextTaskUnblockTime+0x44>)
 80069a0:	6013      	str	r3, [r2, #0]
}
 80069a2:	bf00      	nop
 80069a4:	370c      	adds	r7, #12
 80069a6:	46bd      	mov	sp, r7
 80069a8:	bc80      	pop	{r7}
 80069aa:	4770      	bx	lr
 80069ac:	2000081c 	.word	0x2000081c
 80069b0:	20000884 	.word	0x20000884

080069b4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80069b4:	b480      	push	{r7}
 80069b6:	b083      	sub	sp, #12
 80069b8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80069ba:	4b0b      	ldr	r3, [pc, #44]	; (80069e8 <xTaskGetSchedulerState+0x34>)
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d102      	bne.n	80069c8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80069c2:	2301      	movs	r3, #1
 80069c4:	607b      	str	r3, [r7, #4]
 80069c6:	e008      	b.n	80069da <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80069c8:	4b08      	ldr	r3, [pc, #32]	; (80069ec <xTaskGetSchedulerState+0x38>)
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d102      	bne.n	80069d6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80069d0:	2302      	movs	r3, #2
 80069d2:	607b      	str	r3, [r7, #4]
 80069d4:	e001      	b.n	80069da <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80069d6:	2300      	movs	r3, #0
 80069d8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80069da:	687b      	ldr	r3, [r7, #4]
	}
 80069dc:	4618      	mov	r0, r3
 80069de:	370c      	adds	r7, #12
 80069e0:	46bd      	mov	sp, r7
 80069e2:	bc80      	pop	{r7}
 80069e4:	4770      	bx	lr
 80069e6:	bf00      	nop
 80069e8:	20000870 	.word	0x20000870
 80069ec:	2000088c 	.word	0x2000088c

080069f0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80069f0:	b580      	push	{r7, lr}
 80069f2:	b086      	sub	sp, #24
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80069fc:	2300      	movs	r3, #0
 80069fe:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d06c      	beq.n	8006ae0 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006a06:	4b39      	ldr	r3, [pc, #228]	; (8006aec <xTaskPriorityDisinherit+0xfc>)
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	693a      	ldr	r2, [r7, #16]
 8006a0c:	429a      	cmp	r2, r3
 8006a0e:	d009      	beq.n	8006a24 <xTaskPriorityDisinherit+0x34>
 8006a10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a14:	f383 8811 	msr	BASEPRI, r3
 8006a18:	f3bf 8f6f 	isb	sy
 8006a1c:	f3bf 8f4f 	dsb	sy
 8006a20:	60fb      	str	r3, [r7, #12]
 8006a22:	e7fe      	b.n	8006a22 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8006a24:	693b      	ldr	r3, [r7, #16]
 8006a26:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d109      	bne.n	8006a40 <xTaskPriorityDisinherit+0x50>
 8006a2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a30:	f383 8811 	msr	BASEPRI, r3
 8006a34:	f3bf 8f6f 	isb	sy
 8006a38:	f3bf 8f4f 	dsb	sy
 8006a3c:	60bb      	str	r3, [r7, #8]
 8006a3e:	e7fe      	b.n	8006a3e <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8006a40:	693b      	ldr	r3, [r7, #16]
 8006a42:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006a44:	1e5a      	subs	r2, r3, #1
 8006a46:	693b      	ldr	r3, [r7, #16]
 8006a48:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006a4a:	693b      	ldr	r3, [r7, #16]
 8006a4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a4e:	693b      	ldr	r3, [r7, #16]
 8006a50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a52:	429a      	cmp	r2, r3
 8006a54:	d044      	beq.n	8006ae0 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006a56:	693b      	ldr	r3, [r7, #16]
 8006a58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d140      	bne.n	8006ae0 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006a5e:	693b      	ldr	r3, [r7, #16]
 8006a60:	3304      	adds	r3, #4
 8006a62:	4618      	mov	r0, r3
 8006a64:	f7fe fcb8 	bl	80053d8 <uxListRemove>
 8006a68:	4603      	mov	r3, r0
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d115      	bne.n	8006a9a <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006a6e:	693b      	ldr	r3, [r7, #16]
 8006a70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a72:	491f      	ldr	r1, [pc, #124]	; (8006af0 <xTaskPriorityDisinherit+0x100>)
 8006a74:	4613      	mov	r3, r2
 8006a76:	009b      	lsls	r3, r3, #2
 8006a78:	4413      	add	r3, r2
 8006a7a:	009b      	lsls	r3, r3, #2
 8006a7c:	440b      	add	r3, r1
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d10a      	bne.n	8006a9a <xTaskPriorityDisinherit+0xaa>
 8006a84:	693b      	ldr	r3, [r7, #16]
 8006a86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a88:	2201      	movs	r2, #1
 8006a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8006a8e:	43da      	mvns	r2, r3
 8006a90:	4b18      	ldr	r3, [pc, #96]	; (8006af4 <xTaskPriorityDisinherit+0x104>)
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	4013      	ands	r3, r2
 8006a96:	4a17      	ldr	r2, [pc, #92]	; (8006af4 <xTaskPriorityDisinherit+0x104>)
 8006a98:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006a9a:	693b      	ldr	r3, [r7, #16]
 8006a9c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006a9e:	693b      	ldr	r3, [r7, #16]
 8006aa0:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006aa2:	693b      	ldr	r3, [r7, #16]
 8006aa4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006aa6:	f1c3 0207 	rsb	r2, r3, #7
 8006aaa:	693b      	ldr	r3, [r7, #16]
 8006aac:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006aae:	693b      	ldr	r3, [r7, #16]
 8006ab0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ab2:	2201      	movs	r2, #1
 8006ab4:	409a      	lsls	r2, r3
 8006ab6:	4b0f      	ldr	r3, [pc, #60]	; (8006af4 <xTaskPriorityDisinherit+0x104>)
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	4313      	orrs	r3, r2
 8006abc:	4a0d      	ldr	r2, [pc, #52]	; (8006af4 <xTaskPriorityDisinherit+0x104>)
 8006abe:	6013      	str	r3, [r2, #0]
 8006ac0:	693b      	ldr	r3, [r7, #16]
 8006ac2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ac4:	4613      	mov	r3, r2
 8006ac6:	009b      	lsls	r3, r3, #2
 8006ac8:	4413      	add	r3, r2
 8006aca:	009b      	lsls	r3, r3, #2
 8006acc:	4a08      	ldr	r2, [pc, #32]	; (8006af0 <xTaskPriorityDisinherit+0x100>)
 8006ace:	441a      	add	r2, r3
 8006ad0:	693b      	ldr	r3, [r7, #16]
 8006ad2:	3304      	adds	r3, #4
 8006ad4:	4619      	mov	r1, r3
 8006ad6:	4610      	mov	r0, r2
 8006ad8:	f7fe fc23 	bl	8005322 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006adc:	2301      	movs	r3, #1
 8006ade:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006ae0:	697b      	ldr	r3, [r7, #20]
	}
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	3718      	adds	r7, #24
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	bd80      	pop	{r7, pc}
 8006aea:	bf00      	nop
 8006aec:	20000764 	.word	0x20000764
 8006af0:	20000768 	.word	0x20000768
 8006af4:	2000086c 	.word	0x2000086c

08006af8 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006af8:	b580      	push	{r7, lr}
 8006afa:	b084      	sub	sp, #16
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	6078      	str	r0, [r7, #4]
 8006b00:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006b02:	4b29      	ldr	r3, [pc, #164]	; (8006ba8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006b08:	4b28      	ldr	r3, [pc, #160]	; (8006bac <prvAddCurrentTaskToDelayedList+0xb4>)
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	3304      	adds	r3, #4
 8006b0e:	4618      	mov	r0, r3
 8006b10:	f7fe fc62 	bl	80053d8 <uxListRemove>
 8006b14:	4603      	mov	r3, r0
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d10b      	bne.n	8006b32 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8006b1a:	4b24      	ldr	r3, [pc, #144]	; (8006bac <prvAddCurrentTaskToDelayedList+0xb4>)
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b20:	2201      	movs	r2, #1
 8006b22:	fa02 f303 	lsl.w	r3, r2, r3
 8006b26:	43da      	mvns	r2, r3
 8006b28:	4b21      	ldr	r3, [pc, #132]	; (8006bb0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	4013      	ands	r3, r2
 8006b2e:	4a20      	ldr	r2, [pc, #128]	; (8006bb0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006b30:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006b38:	d10a      	bne.n	8006b50 <prvAddCurrentTaskToDelayedList+0x58>
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d007      	beq.n	8006b50 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006b40:	4b1a      	ldr	r3, [pc, #104]	; (8006bac <prvAddCurrentTaskToDelayedList+0xb4>)
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	3304      	adds	r3, #4
 8006b46:	4619      	mov	r1, r3
 8006b48:	481a      	ldr	r0, [pc, #104]	; (8006bb4 <prvAddCurrentTaskToDelayedList+0xbc>)
 8006b4a:	f7fe fbea 	bl	8005322 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006b4e:	e026      	b.n	8006b9e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006b50:	68fa      	ldr	r2, [r7, #12]
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	4413      	add	r3, r2
 8006b56:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006b58:	4b14      	ldr	r3, [pc, #80]	; (8006bac <prvAddCurrentTaskToDelayedList+0xb4>)
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	68ba      	ldr	r2, [r7, #8]
 8006b5e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006b60:	68ba      	ldr	r2, [r7, #8]
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	429a      	cmp	r2, r3
 8006b66:	d209      	bcs.n	8006b7c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006b68:	4b13      	ldr	r3, [pc, #76]	; (8006bb8 <prvAddCurrentTaskToDelayedList+0xc0>)
 8006b6a:	681a      	ldr	r2, [r3, #0]
 8006b6c:	4b0f      	ldr	r3, [pc, #60]	; (8006bac <prvAddCurrentTaskToDelayedList+0xb4>)
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	3304      	adds	r3, #4
 8006b72:	4619      	mov	r1, r3
 8006b74:	4610      	mov	r0, r2
 8006b76:	f7fe fbf7 	bl	8005368 <vListInsert>
}
 8006b7a:	e010      	b.n	8006b9e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006b7c:	4b0f      	ldr	r3, [pc, #60]	; (8006bbc <prvAddCurrentTaskToDelayedList+0xc4>)
 8006b7e:	681a      	ldr	r2, [r3, #0]
 8006b80:	4b0a      	ldr	r3, [pc, #40]	; (8006bac <prvAddCurrentTaskToDelayedList+0xb4>)
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	3304      	adds	r3, #4
 8006b86:	4619      	mov	r1, r3
 8006b88:	4610      	mov	r0, r2
 8006b8a:	f7fe fbed 	bl	8005368 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006b8e:	4b0c      	ldr	r3, [pc, #48]	; (8006bc0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	68ba      	ldr	r2, [r7, #8]
 8006b94:	429a      	cmp	r2, r3
 8006b96:	d202      	bcs.n	8006b9e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006b98:	4a09      	ldr	r2, [pc, #36]	; (8006bc0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006b9a:	68bb      	ldr	r3, [r7, #8]
 8006b9c:	6013      	str	r3, [r2, #0]
}
 8006b9e:	bf00      	nop
 8006ba0:	3710      	adds	r7, #16
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	bd80      	pop	{r7, pc}
 8006ba6:	bf00      	nop
 8006ba8:	20000868 	.word	0x20000868
 8006bac:	20000764 	.word	0x20000764
 8006bb0:	2000086c 	.word	0x2000086c
 8006bb4:	20000850 	.word	0x20000850
 8006bb8:	20000820 	.word	0x20000820
 8006bbc:	2000081c 	.word	0x2000081c
 8006bc0:	20000884 	.word	0x20000884

08006bc4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006bc4:	b580      	push	{r7, lr}
 8006bc6:	b08a      	sub	sp, #40	; 0x28
 8006bc8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006bca:	2300      	movs	r3, #0
 8006bcc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006bce:	f000 fb37 	bl	8007240 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006bd2:	4b1c      	ldr	r3, [pc, #112]	; (8006c44 <xTimerCreateTimerTask+0x80>)
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d021      	beq.n	8006c1e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006bda:	2300      	movs	r3, #0
 8006bdc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006bde:	2300      	movs	r3, #0
 8006be0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006be2:	1d3a      	adds	r2, r7, #4
 8006be4:	f107 0108 	add.w	r1, r7, #8
 8006be8:	f107 030c 	add.w	r3, r7, #12
 8006bec:	4618      	mov	r0, r3
 8006bee:	f7f9 facf 	bl	8000190 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006bf2:	6879      	ldr	r1, [r7, #4]
 8006bf4:	68bb      	ldr	r3, [r7, #8]
 8006bf6:	68fa      	ldr	r2, [r7, #12]
 8006bf8:	9202      	str	r2, [sp, #8]
 8006bfa:	9301      	str	r3, [sp, #4]
 8006bfc:	2305      	movs	r3, #5
 8006bfe:	9300      	str	r3, [sp, #0]
 8006c00:	2300      	movs	r3, #0
 8006c02:	460a      	mov	r2, r1
 8006c04:	4910      	ldr	r1, [pc, #64]	; (8006c48 <xTimerCreateTimerTask+0x84>)
 8006c06:	4811      	ldr	r0, [pc, #68]	; (8006c4c <xTimerCreateTimerTask+0x88>)
 8006c08:	f7ff f8e0 	bl	8005dcc <xTaskCreateStatic>
 8006c0c:	4602      	mov	r2, r0
 8006c0e:	4b10      	ldr	r3, [pc, #64]	; (8006c50 <xTimerCreateTimerTask+0x8c>)
 8006c10:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006c12:	4b0f      	ldr	r3, [pc, #60]	; (8006c50 <xTimerCreateTimerTask+0x8c>)
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d001      	beq.n	8006c1e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006c1a:	2301      	movs	r3, #1
 8006c1c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006c1e:	697b      	ldr	r3, [r7, #20]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d109      	bne.n	8006c38 <xTimerCreateTimerTask+0x74>
 8006c24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c28:	f383 8811 	msr	BASEPRI, r3
 8006c2c:	f3bf 8f6f 	isb	sy
 8006c30:	f3bf 8f4f 	dsb	sy
 8006c34:	613b      	str	r3, [r7, #16]
 8006c36:	e7fe      	b.n	8006c36 <xTimerCreateTimerTask+0x72>
	return xReturn;
 8006c38:	697b      	ldr	r3, [r7, #20]
}
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	3718      	adds	r7, #24
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	bd80      	pop	{r7, pc}
 8006c42:	bf00      	nop
 8006c44:	200008c0 	.word	0x200008c0
 8006c48:	08008398 	.word	0x08008398
 8006c4c:	08006e89 	.word	0x08006e89
 8006c50:	200008c4 	.word	0x200008c4

08006c54 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8006c54:	b580      	push	{r7, lr}
 8006c56:	b088      	sub	sp, #32
 8006c58:	af02      	add	r7, sp, #8
 8006c5a:	60f8      	str	r0, [r7, #12]
 8006c5c:	60b9      	str	r1, [r7, #8]
 8006c5e:	607a      	str	r2, [r7, #4]
 8006c60:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
 8006c62:	202c      	movs	r0, #44	; 0x2c
 8006c64:	f000 fd0e 	bl	8007684 <pvPortMalloc>
 8006c68:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8006c6a:	697b      	ldr	r3, [r7, #20]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d00d      	beq.n	8006c8c <xTimerCreate+0x38>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8006c70:	697b      	ldr	r3, [r7, #20]
 8006c72:	9301      	str	r3, [sp, #4]
 8006c74:	6a3b      	ldr	r3, [r7, #32]
 8006c76:	9300      	str	r3, [sp, #0]
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	687a      	ldr	r2, [r7, #4]
 8006c7c:	68b9      	ldr	r1, [r7, #8]
 8006c7e:	68f8      	ldr	r0, [r7, #12]
 8006c80:	f000 f844 	bl	8006d0c <prvInitialiseNewTimer>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Timers can be created statically or dynamically, so note this
				timer was created dynamically in case the timer is later
				deleted. */
				pxNewTimer->ucStaticallyAllocated = pdFALSE;
 8006c84:	697b      	ldr	r3, [r7, #20]
 8006c86:	2200      	movs	r2, #0
 8006c88:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */
		}

		return pxNewTimer;
 8006c8c:	697b      	ldr	r3, [r7, #20]
	}
 8006c8e:	4618      	mov	r0, r3
 8006c90:	3718      	adds	r7, #24
 8006c92:	46bd      	mov	sp, r7
 8006c94:	bd80      	pop	{r7, pc}

08006c96 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 8006c96:	b580      	push	{r7, lr}
 8006c98:	b08a      	sub	sp, #40	; 0x28
 8006c9a:	af02      	add	r7, sp, #8
 8006c9c:	60f8      	str	r0, [r7, #12]
 8006c9e:	60b9      	str	r1, [r7, #8]
 8006ca0:	607a      	str	r2, [r7, #4]
 8006ca2:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 8006ca4:	232c      	movs	r3, #44	; 0x2c
 8006ca6:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 8006ca8:	693b      	ldr	r3, [r7, #16]
 8006caa:	2b2c      	cmp	r3, #44	; 0x2c
 8006cac:	d009      	beq.n	8006cc2 <xTimerCreateStatic+0x2c>
 8006cae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cb2:	f383 8811 	msr	BASEPRI, r3
 8006cb6:	f3bf 8f6f 	isb	sy
 8006cba:	f3bf 8f4f 	dsb	sy
 8006cbe:	61bb      	str	r3, [r7, #24]
 8006cc0:	e7fe      	b.n	8006cc0 <xTimerCreateStatic+0x2a>
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 8006cc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d109      	bne.n	8006cdc <xTimerCreateStatic+0x46>
 8006cc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ccc:	f383 8811 	msr	BASEPRI, r3
 8006cd0:	f3bf 8f6f 	isb	sy
 8006cd4:	f3bf 8f4f 	dsb	sy
 8006cd8:	617b      	str	r3, [r7, #20]
 8006cda:	e7fe      	b.n	8006cda <xTimerCreateStatic+0x44>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006cdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cde:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 8006ce0:	69fb      	ldr	r3, [r7, #28]
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d00d      	beq.n	8006d02 <xTimerCreateStatic+0x6c>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8006ce6:	69fb      	ldr	r3, [r7, #28]
 8006ce8:	9301      	str	r3, [sp, #4]
 8006cea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cec:	9300      	str	r3, [sp, #0]
 8006cee:	683b      	ldr	r3, [r7, #0]
 8006cf0:	687a      	ldr	r2, [r7, #4]
 8006cf2:	68b9      	ldr	r1, [r7, #8]
 8006cf4:	68f8      	ldr	r0, [r7, #12]
 8006cf6:	f000 f809 	bl	8006d0c <prvInitialiseNewTimer>

			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Timers can be created statically or dynamically so note this
				timer was created statically in case it is later deleted. */
				pxNewTimer->ucStaticallyAllocated = pdTRUE;
 8006cfa:	69fb      	ldr	r3, [r7, #28]
 8006cfc:	2201      	movs	r2, #1
 8006cfe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
		}

		return pxNewTimer;
 8006d02:	69fb      	ldr	r3, [r7, #28]
	}
 8006d04:	4618      	mov	r0, r3
 8006d06:	3720      	adds	r7, #32
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	bd80      	pop	{r7, pc}

08006d0c <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	b086      	sub	sp, #24
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	60f8      	str	r0, [r7, #12]
 8006d14:	60b9      	str	r1, [r7, #8]
 8006d16:	607a      	str	r2, [r7, #4]
 8006d18:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8006d1a:	68bb      	ldr	r3, [r7, #8]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d109      	bne.n	8006d34 <prvInitialiseNewTimer+0x28>
 8006d20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d24:	f383 8811 	msr	BASEPRI, r3
 8006d28:	f3bf 8f6f 	isb	sy
 8006d2c:	f3bf 8f4f 	dsb	sy
 8006d30:	617b      	str	r3, [r7, #20]
 8006d32:	e7fe      	b.n	8006d32 <prvInitialiseNewTimer+0x26>

	if( pxNewTimer != NULL )
 8006d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d015      	beq.n	8006d66 <prvInitialiseNewTimer+0x5a>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8006d3a:	f000 fa81 	bl	8007240 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8006d3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d40:	68fa      	ldr	r2, [r7, #12]
 8006d42:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8006d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d46:	68ba      	ldr	r2, [r7, #8]
 8006d48:	619a      	str	r2, [r3, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
 8006d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d4c:	687a      	ldr	r2, [r7, #4]
 8006d4e:	61da      	str	r2, [r3, #28]
		pxNewTimer->pvTimerID = pvTimerID;
 8006d50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d52:	683a      	ldr	r2, [r7, #0]
 8006d54:	621a      	str	r2, [r3, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8006d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d58:	6a3a      	ldr	r2, [r7, #32]
 8006d5a:	625a      	str	r2, [r3, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8006d5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d5e:	3304      	adds	r3, #4
 8006d60:	4618      	mov	r0, r3
 8006d62:	f7fe fad2 	bl	800530a <vListInitialiseItem>
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8006d66:	bf00      	nop
 8006d68:	3718      	adds	r7, #24
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	bd80      	pop	{r7, pc}
	...

08006d70 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	b08a      	sub	sp, #40	; 0x28
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	60f8      	str	r0, [r7, #12]
 8006d78:	60b9      	str	r1, [r7, #8]
 8006d7a:	607a      	str	r2, [r7, #4]
 8006d7c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006d7e:	2300      	movs	r3, #0
 8006d80:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d109      	bne.n	8006d9c <xTimerGenericCommand+0x2c>
 8006d88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d8c:	f383 8811 	msr	BASEPRI, r3
 8006d90:	f3bf 8f6f 	isb	sy
 8006d94:	f3bf 8f4f 	dsb	sy
 8006d98:	623b      	str	r3, [r7, #32]
 8006d9a:	e7fe      	b.n	8006d9a <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006d9c:	4b19      	ldr	r3, [pc, #100]	; (8006e04 <xTimerGenericCommand+0x94>)
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d02a      	beq.n	8006dfa <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006da4:	68bb      	ldr	r3, [r7, #8]
 8006da6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006db0:	68bb      	ldr	r3, [r7, #8]
 8006db2:	2b05      	cmp	r3, #5
 8006db4:	dc18      	bgt.n	8006de8 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006db6:	f7ff fdfd 	bl	80069b4 <xTaskGetSchedulerState>
 8006dba:	4603      	mov	r3, r0
 8006dbc:	2b02      	cmp	r3, #2
 8006dbe:	d109      	bne.n	8006dd4 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006dc0:	4b10      	ldr	r3, [pc, #64]	; (8006e04 <xTimerGenericCommand+0x94>)
 8006dc2:	6818      	ldr	r0, [r3, #0]
 8006dc4:	f107 0114 	add.w	r1, r7, #20
 8006dc8:	2300      	movs	r3, #0
 8006dca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006dcc:	f7fe fc28 	bl	8005620 <xQueueGenericSend>
 8006dd0:	6278      	str	r0, [r7, #36]	; 0x24
 8006dd2:	e012      	b.n	8006dfa <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006dd4:	4b0b      	ldr	r3, [pc, #44]	; (8006e04 <xTimerGenericCommand+0x94>)
 8006dd6:	6818      	ldr	r0, [r3, #0]
 8006dd8:	f107 0114 	add.w	r1, r7, #20
 8006ddc:	2300      	movs	r3, #0
 8006dde:	2200      	movs	r2, #0
 8006de0:	f7fe fc1e 	bl	8005620 <xQueueGenericSend>
 8006de4:	6278      	str	r0, [r7, #36]	; 0x24
 8006de6:	e008      	b.n	8006dfa <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006de8:	4b06      	ldr	r3, [pc, #24]	; (8006e04 <xTimerGenericCommand+0x94>)
 8006dea:	6818      	ldr	r0, [r3, #0]
 8006dec:	f107 0114 	add.w	r1, r7, #20
 8006df0:	2300      	movs	r3, #0
 8006df2:	683a      	ldr	r2, [r7, #0]
 8006df4:	f7fe fd0e 	bl	8005814 <xQueueGenericSendFromISR>
 8006df8:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006dfc:	4618      	mov	r0, r3
 8006dfe:	3728      	adds	r7, #40	; 0x28
 8006e00:	46bd      	mov	sp, r7
 8006e02:	bd80      	pop	{r7, pc}
 8006e04:	200008c0 	.word	0x200008c0

08006e08 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006e08:	b580      	push	{r7, lr}
 8006e0a:	b088      	sub	sp, #32
 8006e0c:	af02      	add	r7, sp, #8
 8006e0e:	6078      	str	r0, [r7, #4]
 8006e10:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006e12:	4b1c      	ldr	r3, [pc, #112]	; (8006e84 <prvProcessExpiredTimer+0x7c>)
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	68db      	ldr	r3, [r3, #12]
 8006e18:	68db      	ldr	r3, [r3, #12]
 8006e1a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006e1c:	697b      	ldr	r3, [r7, #20]
 8006e1e:	3304      	adds	r3, #4
 8006e20:	4618      	mov	r0, r3
 8006e22:	f7fe fad9 	bl	80053d8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006e26:	697b      	ldr	r3, [r7, #20]
 8006e28:	69db      	ldr	r3, [r3, #28]
 8006e2a:	2b01      	cmp	r3, #1
 8006e2c:	d121      	bne.n	8006e72 <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006e2e:	697b      	ldr	r3, [r7, #20]
 8006e30:	699a      	ldr	r2, [r3, #24]
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	18d1      	adds	r1, r2, r3
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	683a      	ldr	r2, [r7, #0]
 8006e3a:	6978      	ldr	r0, [r7, #20]
 8006e3c:	f000 f8c8 	bl	8006fd0 <prvInsertTimerInActiveList>
 8006e40:	4603      	mov	r3, r0
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d015      	beq.n	8006e72 <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006e46:	2300      	movs	r3, #0
 8006e48:	9300      	str	r3, [sp, #0]
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	687a      	ldr	r2, [r7, #4]
 8006e4e:	2100      	movs	r1, #0
 8006e50:	6978      	ldr	r0, [r7, #20]
 8006e52:	f7ff ff8d 	bl	8006d70 <xTimerGenericCommand>
 8006e56:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006e58:	693b      	ldr	r3, [r7, #16]
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d109      	bne.n	8006e72 <prvProcessExpiredTimer+0x6a>
 8006e5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e62:	f383 8811 	msr	BASEPRI, r3
 8006e66:	f3bf 8f6f 	isb	sy
 8006e6a:	f3bf 8f4f 	dsb	sy
 8006e6e:	60fb      	str	r3, [r7, #12]
 8006e70:	e7fe      	b.n	8006e70 <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006e72:	697b      	ldr	r3, [r7, #20]
 8006e74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e76:	6978      	ldr	r0, [r7, #20]
 8006e78:	4798      	blx	r3
}
 8006e7a:	bf00      	nop
 8006e7c:	3718      	adds	r7, #24
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	bd80      	pop	{r7, pc}
 8006e82:	bf00      	nop
 8006e84:	200008b8 	.word	0x200008b8

08006e88 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8006e88:	b580      	push	{r7, lr}
 8006e8a:	b084      	sub	sp, #16
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006e90:	f107 0308 	add.w	r3, r7, #8
 8006e94:	4618      	mov	r0, r3
 8006e96:	f000 f857 	bl	8006f48 <prvGetNextExpireTime>
 8006e9a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006e9c:	68bb      	ldr	r3, [r7, #8]
 8006e9e:	4619      	mov	r1, r3
 8006ea0:	68f8      	ldr	r0, [r7, #12]
 8006ea2:	f000 f803 	bl	8006eac <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006ea6:	f000 f8d5 	bl	8007054 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006eaa:	e7f1      	b.n	8006e90 <prvTimerTask+0x8>

08006eac <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006eac:	b580      	push	{r7, lr}
 8006eae:	b084      	sub	sp, #16
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	6078      	str	r0, [r7, #4]
 8006eb4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006eb6:	f7ff f9a7 	bl	8006208 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006eba:	f107 0308 	add.w	r3, r7, #8
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	f000 f866 	bl	8006f90 <prvSampleTimeNow>
 8006ec4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006ec6:	68bb      	ldr	r3, [r7, #8]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d130      	bne.n	8006f2e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d10a      	bne.n	8006ee8 <prvProcessTimerOrBlockTask+0x3c>
 8006ed2:	687a      	ldr	r2, [r7, #4]
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	429a      	cmp	r2, r3
 8006ed8:	d806      	bhi.n	8006ee8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006eda:	f7ff f9a3 	bl	8006224 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006ede:	68f9      	ldr	r1, [r7, #12]
 8006ee0:	6878      	ldr	r0, [r7, #4]
 8006ee2:	f7ff ff91 	bl	8006e08 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006ee6:	e024      	b.n	8006f32 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006ee8:	683b      	ldr	r3, [r7, #0]
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d008      	beq.n	8006f00 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006eee:	4b13      	ldr	r3, [pc, #76]	; (8006f3c <prvProcessTimerOrBlockTask+0x90>)
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	bf0c      	ite	eq
 8006ef8:	2301      	moveq	r3, #1
 8006efa:	2300      	movne	r3, #0
 8006efc:	b2db      	uxtb	r3, r3
 8006efe:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006f00:	4b0f      	ldr	r3, [pc, #60]	; (8006f40 <prvProcessTimerOrBlockTask+0x94>)
 8006f02:	6818      	ldr	r0, [r3, #0]
 8006f04:	687a      	ldr	r2, [r7, #4]
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	1ad3      	subs	r3, r2, r3
 8006f0a:	683a      	ldr	r2, [r7, #0]
 8006f0c:	4619      	mov	r1, r3
 8006f0e:	f7fe ff29 	bl	8005d64 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006f12:	f7ff f987 	bl	8006224 <xTaskResumeAll>
 8006f16:	4603      	mov	r3, r0
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d10a      	bne.n	8006f32 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006f1c:	4b09      	ldr	r3, [pc, #36]	; (8006f44 <prvProcessTimerOrBlockTask+0x98>)
 8006f1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006f22:	601a      	str	r2, [r3, #0]
 8006f24:	f3bf 8f4f 	dsb	sy
 8006f28:	f3bf 8f6f 	isb	sy
}
 8006f2c:	e001      	b.n	8006f32 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006f2e:	f7ff f979 	bl	8006224 <xTaskResumeAll>
}
 8006f32:	bf00      	nop
 8006f34:	3710      	adds	r7, #16
 8006f36:	46bd      	mov	sp, r7
 8006f38:	bd80      	pop	{r7, pc}
 8006f3a:	bf00      	nop
 8006f3c:	200008bc 	.word	0x200008bc
 8006f40:	200008c0 	.word	0x200008c0
 8006f44:	e000ed04 	.word	0xe000ed04

08006f48 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006f48:	b480      	push	{r7}
 8006f4a:	b085      	sub	sp, #20
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006f50:	4b0e      	ldr	r3, [pc, #56]	; (8006f8c <prvGetNextExpireTime+0x44>)
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	bf0c      	ite	eq
 8006f5a:	2301      	moveq	r3, #1
 8006f5c:	2300      	movne	r3, #0
 8006f5e:	b2db      	uxtb	r3, r3
 8006f60:	461a      	mov	r2, r3
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d105      	bne.n	8006f7a <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006f6e:	4b07      	ldr	r3, [pc, #28]	; (8006f8c <prvGetNextExpireTime+0x44>)
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	68db      	ldr	r3, [r3, #12]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	60fb      	str	r3, [r7, #12]
 8006f78:	e001      	b.n	8006f7e <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006f7e:	68fb      	ldr	r3, [r7, #12]
}
 8006f80:	4618      	mov	r0, r3
 8006f82:	3714      	adds	r7, #20
 8006f84:	46bd      	mov	sp, r7
 8006f86:	bc80      	pop	{r7}
 8006f88:	4770      	bx	lr
 8006f8a:	bf00      	nop
 8006f8c:	200008b8 	.word	0x200008b8

08006f90 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b084      	sub	sp, #16
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006f98:	f7ff f9e0 	bl	800635c <xTaskGetTickCount>
 8006f9c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006f9e:	4b0b      	ldr	r3, [pc, #44]	; (8006fcc <prvSampleTimeNow+0x3c>)
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	68fa      	ldr	r2, [r7, #12]
 8006fa4:	429a      	cmp	r2, r3
 8006fa6:	d205      	bcs.n	8006fb4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006fa8:	f000 f8ea 	bl	8007180 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2201      	movs	r2, #1
 8006fb0:	601a      	str	r2, [r3, #0]
 8006fb2:	e002      	b.n	8006fba <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006fba:	4a04      	ldr	r2, [pc, #16]	; (8006fcc <prvSampleTimeNow+0x3c>)
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
}
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	3710      	adds	r7, #16
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	bd80      	pop	{r7, pc}
 8006fca:	bf00      	nop
 8006fcc:	200008c8 	.word	0x200008c8

08006fd0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b086      	sub	sp, #24
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	60f8      	str	r0, [r7, #12]
 8006fd8:	60b9      	str	r1, [r7, #8]
 8006fda:	607a      	str	r2, [r7, #4]
 8006fdc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006fde:	2300      	movs	r3, #0
 8006fe0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	68ba      	ldr	r2, [r7, #8]
 8006fe6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	68fa      	ldr	r2, [r7, #12]
 8006fec:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006fee:	68ba      	ldr	r2, [r7, #8]
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	429a      	cmp	r2, r3
 8006ff4:	d812      	bhi.n	800701c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ff6:	687a      	ldr	r2, [r7, #4]
 8006ff8:	683b      	ldr	r3, [r7, #0]
 8006ffa:	1ad2      	subs	r2, r2, r3
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	699b      	ldr	r3, [r3, #24]
 8007000:	429a      	cmp	r2, r3
 8007002:	d302      	bcc.n	800700a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007004:	2301      	movs	r3, #1
 8007006:	617b      	str	r3, [r7, #20]
 8007008:	e01b      	b.n	8007042 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800700a:	4b10      	ldr	r3, [pc, #64]	; (800704c <prvInsertTimerInActiveList+0x7c>)
 800700c:	681a      	ldr	r2, [r3, #0]
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	3304      	adds	r3, #4
 8007012:	4619      	mov	r1, r3
 8007014:	4610      	mov	r0, r2
 8007016:	f7fe f9a7 	bl	8005368 <vListInsert>
 800701a:	e012      	b.n	8007042 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800701c:	687a      	ldr	r2, [r7, #4]
 800701e:	683b      	ldr	r3, [r7, #0]
 8007020:	429a      	cmp	r2, r3
 8007022:	d206      	bcs.n	8007032 <prvInsertTimerInActiveList+0x62>
 8007024:	68ba      	ldr	r2, [r7, #8]
 8007026:	683b      	ldr	r3, [r7, #0]
 8007028:	429a      	cmp	r2, r3
 800702a:	d302      	bcc.n	8007032 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800702c:	2301      	movs	r3, #1
 800702e:	617b      	str	r3, [r7, #20]
 8007030:	e007      	b.n	8007042 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007032:	4b07      	ldr	r3, [pc, #28]	; (8007050 <prvInsertTimerInActiveList+0x80>)
 8007034:	681a      	ldr	r2, [r3, #0]
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	3304      	adds	r3, #4
 800703a:	4619      	mov	r1, r3
 800703c:	4610      	mov	r0, r2
 800703e:	f7fe f993 	bl	8005368 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007042:	697b      	ldr	r3, [r7, #20]
}
 8007044:	4618      	mov	r0, r3
 8007046:	3718      	adds	r7, #24
 8007048:	46bd      	mov	sp, r7
 800704a:	bd80      	pop	{r7, pc}
 800704c:	200008bc 	.word	0x200008bc
 8007050:	200008b8 	.word	0x200008b8

08007054 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007054:	b580      	push	{r7, lr}
 8007056:	b08c      	sub	sp, #48	; 0x30
 8007058:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800705a:	e07f      	b.n	800715c <prvProcessReceivedCommands+0x108>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800705c:	68bb      	ldr	r3, [r7, #8]
 800705e:	2b00      	cmp	r3, #0
 8007060:	db7b      	blt.n	800715a <prvProcessReceivedCommands+0x106>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007062:	693b      	ldr	r3, [r7, #16]
 8007064:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007066:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007068:	695b      	ldr	r3, [r3, #20]
 800706a:	2b00      	cmp	r3, #0
 800706c:	d004      	beq.n	8007078 <prvProcessReceivedCommands+0x24>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800706e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007070:	3304      	adds	r3, #4
 8007072:	4618      	mov	r0, r3
 8007074:	f7fe f9b0 	bl	80053d8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007078:	1d3b      	adds	r3, r7, #4
 800707a:	4618      	mov	r0, r3
 800707c:	f7ff ff88 	bl	8006f90 <prvSampleTimeNow>
 8007080:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 8007082:	68bb      	ldr	r3, [r7, #8]
 8007084:	2b09      	cmp	r3, #9
 8007086:	d869      	bhi.n	800715c <prvProcessReceivedCommands+0x108>
 8007088:	a201      	add	r2, pc, #4	; (adr r2, 8007090 <prvProcessReceivedCommands+0x3c>)
 800708a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800708e:	bf00      	nop
 8007090:	080070b9 	.word	0x080070b9
 8007094:	080070b9 	.word	0x080070b9
 8007098:	080070b9 	.word	0x080070b9
 800709c:	0800715d 	.word	0x0800715d
 80070a0:	08007113 	.word	0x08007113
 80070a4:	08007149 	.word	0x08007149
 80070a8:	080070b9 	.word	0x080070b9
 80070ac:	080070b9 	.word	0x080070b9
 80070b0:	0800715d 	.word	0x0800715d
 80070b4:	08007113 	.word	0x08007113
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80070b8:	68fa      	ldr	r2, [r7, #12]
 80070ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070bc:	699b      	ldr	r3, [r3, #24]
 80070be:	18d1      	adds	r1, r2, r3
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	6a3a      	ldr	r2, [r7, #32]
 80070c4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80070c6:	f7ff ff83 	bl	8006fd0 <prvInsertTimerInActiveList>
 80070ca:	4603      	mov	r3, r0
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d045      	beq.n	800715c <prvProcessReceivedCommands+0x108>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80070d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070d4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80070d6:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80070d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070da:	69db      	ldr	r3, [r3, #28]
 80070dc:	2b01      	cmp	r3, #1
 80070de:	d13d      	bne.n	800715c <prvProcessReceivedCommands+0x108>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80070e0:	68fa      	ldr	r2, [r7, #12]
 80070e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070e4:	699b      	ldr	r3, [r3, #24]
 80070e6:	441a      	add	r2, r3
 80070e8:	2300      	movs	r3, #0
 80070ea:	9300      	str	r3, [sp, #0]
 80070ec:	2300      	movs	r3, #0
 80070ee:	2100      	movs	r1, #0
 80070f0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80070f2:	f7ff fe3d 	bl	8006d70 <xTimerGenericCommand>
 80070f6:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 80070f8:	69fb      	ldr	r3, [r7, #28]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d12e      	bne.n	800715c <prvProcessReceivedCommands+0x108>
 80070fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007102:	f383 8811 	msr	BASEPRI, r3
 8007106:	f3bf 8f6f 	isb	sy
 800710a:	f3bf 8f4f 	dsb	sy
 800710e:	61bb      	str	r3, [r7, #24]
 8007110:	e7fe      	b.n	8007110 <prvProcessReceivedCommands+0xbc>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007112:	68fa      	ldr	r2, [r7, #12]
 8007114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007116:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800711a:	699b      	ldr	r3, [r3, #24]
 800711c:	2b00      	cmp	r3, #0
 800711e:	d109      	bne.n	8007134 <prvProcessReceivedCommands+0xe0>
 8007120:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007124:	f383 8811 	msr	BASEPRI, r3
 8007128:	f3bf 8f6f 	isb	sy
 800712c:	f3bf 8f4f 	dsb	sy
 8007130:	617b      	str	r3, [r7, #20]
 8007132:	e7fe      	b.n	8007132 <prvProcessReceivedCommands+0xde>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007136:	699a      	ldr	r2, [r3, #24]
 8007138:	6a3b      	ldr	r3, [r7, #32]
 800713a:	18d1      	adds	r1, r2, r3
 800713c:	6a3b      	ldr	r3, [r7, #32]
 800713e:	6a3a      	ldr	r2, [r7, #32]
 8007140:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007142:	f7ff ff45 	bl	8006fd0 <prvInsertTimerInActiveList>
					break;
 8007146:	e009      	b.n	800715c <prvProcessReceivedCommands+0x108>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8007148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800714a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800714e:	2b00      	cmp	r3, #0
 8007150:	d104      	bne.n	800715c <prvProcessReceivedCommands+0x108>
						{
							vPortFree( pxTimer );
 8007152:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007154:	f000 fb58 	bl	8007808 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007158:	e000      	b.n	800715c <prvProcessReceivedCommands+0x108>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800715a:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800715c:	4b07      	ldr	r3, [pc, #28]	; (800717c <prvProcessReceivedCommands+0x128>)
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	f107 0108 	add.w	r1, r7, #8
 8007164:	2200      	movs	r2, #0
 8007166:	4618      	mov	r0, r3
 8007168:	f7fe fbe8 	bl	800593c <xQueueReceive>
 800716c:	4603      	mov	r3, r0
 800716e:	2b00      	cmp	r3, #0
 8007170:	f47f af74 	bne.w	800705c <prvProcessReceivedCommands+0x8>
	}
}
 8007174:	bf00      	nop
 8007176:	3728      	adds	r7, #40	; 0x28
 8007178:	46bd      	mov	sp, r7
 800717a:	bd80      	pop	{r7, pc}
 800717c:	200008c0 	.word	0x200008c0

08007180 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007180:	b580      	push	{r7, lr}
 8007182:	b088      	sub	sp, #32
 8007184:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007186:	e044      	b.n	8007212 <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007188:	4b2b      	ldr	r3, [pc, #172]	; (8007238 <prvSwitchTimerLists+0xb8>)
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	68db      	ldr	r3, [r3, #12]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007192:	4b29      	ldr	r3, [pc, #164]	; (8007238 <prvSwitchTimerLists+0xb8>)
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	68db      	ldr	r3, [r3, #12]
 8007198:	68db      	ldr	r3, [r3, #12]
 800719a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	3304      	adds	r3, #4
 80071a0:	4618      	mov	r0, r3
 80071a2:	f7fe f919 	bl	80053d8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071aa:	68f8      	ldr	r0, [r7, #12]
 80071ac:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	69db      	ldr	r3, [r3, #28]
 80071b2:	2b01      	cmp	r3, #1
 80071b4:	d12d      	bne.n	8007212 <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	699b      	ldr	r3, [r3, #24]
 80071ba:	693a      	ldr	r2, [r7, #16]
 80071bc:	4413      	add	r3, r2
 80071be:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80071c0:	68ba      	ldr	r2, [r7, #8]
 80071c2:	693b      	ldr	r3, [r7, #16]
 80071c4:	429a      	cmp	r2, r3
 80071c6:	d90e      	bls.n	80071e6 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	68ba      	ldr	r2, [r7, #8]
 80071cc:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	68fa      	ldr	r2, [r7, #12]
 80071d2:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80071d4:	4b18      	ldr	r3, [pc, #96]	; (8007238 <prvSwitchTimerLists+0xb8>)
 80071d6:	681a      	ldr	r2, [r3, #0]
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	3304      	adds	r3, #4
 80071dc:	4619      	mov	r1, r3
 80071de:	4610      	mov	r0, r2
 80071e0:	f7fe f8c2 	bl	8005368 <vListInsert>
 80071e4:	e015      	b.n	8007212 <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80071e6:	2300      	movs	r3, #0
 80071e8:	9300      	str	r3, [sp, #0]
 80071ea:	2300      	movs	r3, #0
 80071ec:	693a      	ldr	r2, [r7, #16]
 80071ee:	2100      	movs	r1, #0
 80071f0:	68f8      	ldr	r0, [r7, #12]
 80071f2:	f7ff fdbd 	bl	8006d70 <xTimerGenericCommand>
 80071f6:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d109      	bne.n	8007212 <prvSwitchTimerLists+0x92>
 80071fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007202:	f383 8811 	msr	BASEPRI, r3
 8007206:	f3bf 8f6f 	isb	sy
 800720a:	f3bf 8f4f 	dsb	sy
 800720e:	603b      	str	r3, [r7, #0]
 8007210:	e7fe      	b.n	8007210 <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007212:	4b09      	ldr	r3, [pc, #36]	; (8007238 <prvSwitchTimerLists+0xb8>)
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	2b00      	cmp	r3, #0
 800721a:	d1b5      	bne.n	8007188 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800721c:	4b06      	ldr	r3, [pc, #24]	; (8007238 <prvSwitchTimerLists+0xb8>)
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007222:	4b06      	ldr	r3, [pc, #24]	; (800723c <prvSwitchTimerLists+0xbc>)
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	4a04      	ldr	r2, [pc, #16]	; (8007238 <prvSwitchTimerLists+0xb8>)
 8007228:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800722a:	4a04      	ldr	r2, [pc, #16]	; (800723c <prvSwitchTimerLists+0xbc>)
 800722c:	697b      	ldr	r3, [r7, #20]
 800722e:	6013      	str	r3, [r2, #0]
}
 8007230:	bf00      	nop
 8007232:	3718      	adds	r7, #24
 8007234:	46bd      	mov	sp, r7
 8007236:	bd80      	pop	{r7, pc}
 8007238:	200008b8 	.word	0x200008b8
 800723c:	200008bc 	.word	0x200008bc

08007240 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007240:	b580      	push	{r7, lr}
 8007242:	b082      	sub	sp, #8
 8007244:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007246:	f000 f927 	bl	8007498 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800724a:	4b15      	ldr	r3, [pc, #84]	; (80072a0 <prvCheckForValidListAndQueue+0x60>)
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	2b00      	cmp	r3, #0
 8007250:	d120      	bne.n	8007294 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007252:	4814      	ldr	r0, [pc, #80]	; (80072a4 <prvCheckForValidListAndQueue+0x64>)
 8007254:	f7fe f83a 	bl	80052cc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007258:	4813      	ldr	r0, [pc, #76]	; (80072a8 <prvCheckForValidListAndQueue+0x68>)
 800725a:	f7fe f837 	bl	80052cc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800725e:	4b13      	ldr	r3, [pc, #76]	; (80072ac <prvCheckForValidListAndQueue+0x6c>)
 8007260:	4a10      	ldr	r2, [pc, #64]	; (80072a4 <prvCheckForValidListAndQueue+0x64>)
 8007262:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007264:	4b12      	ldr	r3, [pc, #72]	; (80072b0 <prvCheckForValidListAndQueue+0x70>)
 8007266:	4a10      	ldr	r2, [pc, #64]	; (80072a8 <prvCheckForValidListAndQueue+0x68>)
 8007268:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800726a:	2300      	movs	r3, #0
 800726c:	9300      	str	r3, [sp, #0]
 800726e:	4b11      	ldr	r3, [pc, #68]	; (80072b4 <prvCheckForValidListAndQueue+0x74>)
 8007270:	4a11      	ldr	r2, [pc, #68]	; (80072b8 <prvCheckForValidListAndQueue+0x78>)
 8007272:	210c      	movs	r1, #12
 8007274:	200a      	movs	r0, #10
 8007276:	f7fe f941 	bl	80054fc <xQueueGenericCreateStatic>
 800727a:	4602      	mov	r2, r0
 800727c:	4b08      	ldr	r3, [pc, #32]	; (80072a0 <prvCheckForValidListAndQueue+0x60>)
 800727e:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007280:	4b07      	ldr	r3, [pc, #28]	; (80072a0 <prvCheckForValidListAndQueue+0x60>)
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	2b00      	cmp	r3, #0
 8007286:	d005      	beq.n	8007294 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007288:	4b05      	ldr	r3, [pc, #20]	; (80072a0 <prvCheckForValidListAndQueue+0x60>)
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	490b      	ldr	r1, [pc, #44]	; (80072bc <prvCheckForValidListAndQueue+0x7c>)
 800728e:	4618      	mov	r0, r3
 8007290:	f7fe fd40 	bl	8005d14 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007294:	f000 f92e 	bl	80074f4 <vPortExitCritical>
}
 8007298:	bf00      	nop
 800729a:	46bd      	mov	sp, r7
 800729c:	bd80      	pop	{r7, pc}
 800729e:	bf00      	nop
 80072a0:	200008c0 	.word	0x200008c0
 80072a4:	20000890 	.word	0x20000890
 80072a8:	200008a4 	.word	0x200008a4
 80072ac:	200008b8 	.word	0x200008b8
 80072b0:	200008bc 	.word	0x200008bc
 80072b4:	20000944 	.word	0x20000944
 80072b8:	200008cc 	.word	0x200008cc
 80072bc:	080083a0 	.word	0x080083a0

080072c0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80072c0:	b480      	push	{r7}
 80072c2:	b085      	sub	sp, #20
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	60f8      	str	r0, [r7, #12]
 80072c8:	60b9      	str	r1, [r7, #8]
 80072ca:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	3b04      	subs	r3, #4
 80072d0:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80072d8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	3b04      	subs	r3, #4
 80072de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80072e0:	68bb      	ldr	r3, [r7, #8]
 80072e2:	f023 0201 	bic.w	r2, r3, #1
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	3b04      	subs	r3, #4
 80072ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80072f0:	4a08      	ldr	r2, [pc, #32]	; (8007314 <pxPortInitialiseStack+0x54>)
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	3b14      	subs	r3, #20
 80072fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80072fc:	687a      	ldr	r2, [r7, #4]
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	3b20      	subs	r3, #32
 8007306:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007308:	68fb      	ldr	r3, [r7, #12]
}
 800730a:	4618      	mov	r0, r3
 800730c:	3714      	adds	r7, #20
 800730e:	46bd      	mov	sp, r7
 8007310:	bc80      	pop	{r7}
 8007312:	4770      	bx	lr
 8007314:	08007319 	.word	0x08007319

08007318 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007318:	b480      	push	{r7}
 800731a:	b085      	sub	sp, #20
 800731c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800731e:	2300      	movs	r3, #0
 8007320:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007322:	4b10      	ldr	r3, [pc, #64]	; (8007364 <prvTaskExitError+0x4c>)
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800732a:	d009      	beq.n	8007340 <prvTaskExitError+0x28>
 800732c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007330:	f383 8811 	msr	BASEPRI, r3
 8007334:	f3bf 8f6f 	isb	sy
 8007338:	f3bf 8f4f 	dsb	sy
 800733c:	60fb      	str	r3, [r7, #12]
 800733e:	e7fe      	b.n	800733e <prvTaskExitError+0x26>
 8007340:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007344:	f383 8811 	msr	BASEPRI, r3
 8007348:	f3bf 8f6f 	isb	sy
 800734c:	f3bf 8f4f 	dsb	sy
 8007350:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007352:	bf00      	nop
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	2b00      	cmp	r3, #0
 8007358:	d0fc      	beq.n	8007354 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800735a:	bf00      	nop
 800735c:	3714      	adds	r7, #20
 800735e:	46bd      	mov	sp, r7
 8007360:	bc80      	pop	{r7}
 8007362:	4770      	bx	lr
 8007364:	20000010 	.word	0x20000010
	...

08007370 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007370:	4b07      	ldr	r3, [pc, #28]	; (8007390 <pxCurrentTCBConst2>)
 8007372:	6819      	ldr	r1, [r3, #0]
 8007374:	6808      	ldr	r0, [r1, #0]
 8007376:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800737a:	f380 8809 	msr	PSP, r0
 800737e:	f3bf 8f6f 	isb	sy
 8007382:	f04f 0000 	mov.w	r0, #0
 8007386:	f380 8811 	msr	BASEPRI, r0
 800738a:	f04e 0e0d 	orr.w	lr, lr, #13
 800738e:	4770      	bx	lr

08007390 <pxCurrentTCBConst2>:
 8007390:	20000764 	.word	0x20000764
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007394:	bf00      	nop
 8007396:	bf00      	nop

08007398 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8007398:	4806      	ldr	r0, [pc, #24]	; (80073b4 <prvPortStartFirstTask+0x1c>)
 800739a:	6800      	ldr	r0, [r0, #0]
 800739c:	6800      	ldr	r0, [r0, #0]
 800739e:	f380 8808 	msr	MSP, r0
 80073a2:	b662      	cpsie	i
 80073a4:	b661      	cpsie	f
 80073a6:	f3bf 8f4f 	dsb	sy
 80073aa:	f3bf 8f6f 	isb	sy
 80073ae:	df00      	svc	0
 80073b0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80073b2:	bf00      	nop
 80073b4:	e000ed08 	.word	0xe000ed08

080073b8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80073b8:	b580      	push	{r7, lr}
 80073ba:	b084      	sub	sp, #16
 80073bc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80073be:	4b31      	ldr	r3, [pc, #196]	; (8007484 <xPortStartScheduler+0xcc>)
 80073c0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	781b      	ldrb	r3, [r3, #0]
 80073c6:	b2db      	uxtb	r3, r3
 80073c8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	22ff      	movs	r2, #255	; 0xff
 80073ce:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	781b      	ldrb	r3, [r3, #0]
 80073d4:	b2db      	uxtb	r3, r3
 80073d6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80073d8:	78fb      	ldrb	r3, [r7, #3]
 80073da:	b2db      	uxtb	r3, r3
 80073dc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80073e0:	b2da      	uxtb	r2, r3
 80073e2:	4b29      	ldr	r3, [pc, #164]	; (8007488 <xPortStartScheduler+0xd0>)
 80073e4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80073e6:	4b29      	ldr	r3, [pc, #164]	; (800748c <xPortStartScheduler+0xd4>)
 80073e8:	2207      	movs	r2, #7
 80073ea:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80073ec:	e009      	b.n	8007402 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80073ee:	4b27      	ldr	r3, [pc, #156]	; (800748c <xPortStartScheduler+0xd4>)
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	3b01      	subs	r3, #1
 80073f4:	4a25      	ldr	r2, [pc, #148]	; (800748c <xPortStartScheduler+0xd4>)
 80073f6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80073f8:	78fb      	ldrb	r3, [r7, #3]
 80073fa:	b2db      	uxtb	r3, r3
 80073fc:	005b      	lsls	r3, r3, #1
 80073fe:	b2db      	uxtb	r3, r3
 8007400:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007402:	78fb      	ldrb	r3, [r7, #3]
 8007404:	b2db      	uxtb	r3, r3
 8007406:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800740a:	2b80      	cmp	r3, #128	; 0x80
 800740c:	d0ef      	beq.n	80073ee <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800740e:	4b1f      	ldr	r3, [pc, #124]	; (800748c <xPortStartScheduler+0xd4>)
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f1c3 0307 	rsb	r3, r3, #7
 8007416:	2b04      	cmp	r3, #4
 8007418:	d009      	beq.n	800742e <xPortStartScheduler+0x76>
 800741a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800741e:	f383 8811 	msr	BASEPRI, r3
 8007422:	f3bf 8f6f 	isb	sy
 8007426:	f3bf 8f4f 	dsb	sy
 800742a:	60bb      	str	r3, [r7, #8]
 800742c:	e7fe      	b.n	800742c <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800742e:	4b17      	ldr	r3, [pc, #92]	; (800748c <xPortStartScheduler+0xd4>)
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	021b      	lsls	r3, r3, #8
 8007434:	4a15      	ldr	r2, [pc, #84]	; (800748c <xPortStartScheduler+0xd4>)
 8007436:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007438:	4b14      	ldr	r3, [pc, #80]	; (800748c <xPortStartScheduler+0xd4>)
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007440:	4a12      	ldr	r2, [pc, #72]	; (800748c <xPortStartScheduler+0xd4>)
 8007442:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	b2da      	uxtb	r2, r3
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800744c:	4b10      	ldr	r3, [pc, #64]	; (8007490 <xPortStartScheduler+0xd8>)
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	4a0f      	ldr	r2, [pc, #60]	; (8007490 <xPortStartScheduler+0xd8>)
 8007452:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007456:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007458:	4b0d      	ldr	r3, [pc, #52]	; (8007490 <xPortStartScheduler+0xd8>)
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	4a0c      	ldr	r2, [pc, #48]	; (8007490 <xPortStartScheduler+0xd8>)
 800745e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8007462:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007464:	f000 f8b0 	bl	80075c8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007468:	4b0a      	ldr	r3, [pc, #40]	; (8007494 <xPortStartScheduler+0xdc>)
 800746a:	2200      	movs	r2, #0
 800746c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800746e:	f7ff ff93 	bl	8007398 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007472:	f7ff f83d 	bl	80064f0 <vTaskSwitchContext>
	prvTaskExitError();
 8007476:	f7ff ff4f 	bl	8007318 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800747a:	2300      	movs	r3, #0
}
 800747c:	4618      	mov	r0, r3
 800747e:	3710      	adds	r7, #16
 8007480:	46bd      	mov	sp, r7
 8007482:	bd80      	pop	{r7, pc}
 8007484:	e000e400 	.word	0xe000e400
 8007488:	2000098c 	.word	0x2000098c
 800748c:	20000990 	.word	0x20000990
 8007490:	e000ed20 	.word	0xe000ed20
 8007494:	20000010 	.word	0x20000010

08007498 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007498:	b480      	push	{r7}
 800749a:	b083      	sub	sp, #12
 800749c:	af00      	add	r7, sp, #0
 800749e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074a2:	f383 8811 	msr	BASEPRI, r3
 80074a6:	f3bf 8f6f 	isb	sy
 80074aa:	f3bf 8f4f 	dsb	sy
 80074ae:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80074b0:	4b0e      	ldr	r3, [pc, #56]	; (80074ec <vPortEnterCritical+0x54>)
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	3301      	adds	r3, #1
 80074b6:	4a0d      	ldr	r2, [pc, #52]	; (80074ec <vPortEnterCritical+0x54>)
 80074b8:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80074ba:	4b0c      	ldr	r3, [pc, #48]	; (80074ec <vPortEnterCritical+0x54>)
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	2b01      	cmp	r3, #1
 80074c0:	d10e      	bne.n	80074e0 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80074c2:	4b0b      	ldr	r3, [pc, #44]	; (80074f0 <vPortEnterCritical+0x58>)
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	b2db      	uxtb	r3, r3
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d009      	beq.n	80074e0 <vPortEnterCritical+0x48>
 80074cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074d0:	f383 8811 	msr	BASEPRI, r3
 80074d4:	f3bf 8f6f 	isb	sy
 80074d8:	f3bf 8f4f 	dsb	sy
 80074dc:	603b      	str	r3, [r7, #0]
 80074de:	e7fe      	b.n	80074de <vPortEnterCritical+0x46>
	}
}
 80074e0:	bf00      	nop
 80074e2:	370c      	adds	r7, #12
 80074e4:	46bd      	mov	sp, r7
 80074e6:	bc80      	pop	{r7}
 80074e8:	4770      	bx	lr
 80074ea:	bf00      	nop
 80074ec:	20000010 	.word	0x20000010
 80074f0:	e000ed04 	.word	0xe000ed04

080074f4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80074f4:	b480      	push	{r7}
 80074f6:	b083      	sub	sp, #12
 80074f8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80074fa:	4b10      	ldr	r3, [pc, #64]	; (800753c <vPortExitCritical+0x48>)
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d109      	bne.n	8007516 <vPortExitCritical+0x22>
 8007502:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007506:	f383 8811 	msr	BASEPRI, r3
 800750a:	f3bf 8f6f 	isb	sy
 800750e:	f3bf 8f4f 	dsb	sy
 8007512:	607b      	str	r3, [r7, #4]
 8007514:	e7fe      	b.n	8007514 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8007516:	4b09      	ldr	r3, [pc, #36]	; (800753c <vPortExitCritical+0x48>)
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	3b01      	subs	r3, #1
 800751c:	4a07      	ldr	r2, [pc, #28]	; (800753c <vPortExitCritical+0x48>)
 800751e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007520:	4b06      	ldr	r3, [pc, #24]	; (800753c <vPortExitCritical+0x48>)
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	2b00      	cmp	r3, #0
 8007526:	d104      	bne.n	8007532 <vPortExitCritical+0x3e>
 8007528:	2300      	movs	r3, #0
 800752a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800752c:	683b      	ldr	r3, [r7, #0]
 800752e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8007532:	bf00      	nop
 8007534:	370c      	adds	r7, #12
 8007536:	46bd      	mov	sp, r7
 8007538:	bc80      	pop	{r7}
 800753a:	4770      	bx	lr
 800753c:	20000010 	.word	0x20000010

08007540 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007540:	f3ef 8009 	mrs	r0, PSP
 8007544:	f3bf 8f6f 	isb	sy
 8007548:	4b0d      	ldr	r3, [pc, #52]	; (8007580 <pxCurrentTCBConst>)
 800754a:	681a      	ldr	r2, [r3, #0]
 800754c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007550:	6010      	str	r0, [r2, #0]
 8007552:	e92d 4008 	stmdb	sp!, {r3, lr}
 8007556:	f04f 0050 	mov.w	r0, #80	; 0x50
 800755a:	f380 8811 	msr	BASEPRI, r0
 800755e:	f7fe ffc7 	bl	80064f0 <vTaskSwitchContext>
 8007562:	f04f 0000 	mov.w	r0, #0
 8007566:	f380 8811 	msr	BASEPRI, r0
 800756a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800756e:	6819      	ldr	r1, [r3, #0]
 8007570:	6808      	ldr	r0, [r1, #0]
 8007572:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007576:	f380 8809 	msr	PSP, r0
 800757a:	f3bf 8f6f 	isb	sy
 800757e:	4770      	bx	lr

08007580 <pxCurrentTCBConst>:
 8007580:	20000764 	.word	0x20000764
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007584:	bf00      	nop
 8007586:	bf00      	nop

08007588 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007588:	b580      	push	{r7, lr}
 800758a:	b082      	sub	sp, #8
 800758c:	af00      	add	r7, sp, #0
	__asm volatile
 800758e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007592:	f383 8811 	msr	BASEPRI, r3
 8007596:	f3bf 8f6f 	isb	sy
 800759a:	f3bf 8f4f 	dsb	sy
 800759e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80075a0:	f7fe feea 	bl	8006378 <xTaskIncrementTick>
 80075a4:	4603      	mov	r3, r0
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d003      	beq.n	80075b2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80075aa:	4b06      	ldr	r3, [pc, #24]	; (80075c4 <SysTick_Handler+0x3c>)
 80075ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80075b0:	601a      	str	r2, [r3, #0]
 80075b2:	2300      	movs	r3, #0
 80075b4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80075b6:	683b      	ldr	r3, [r7, #0]
 80075b8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80075bc:	bf00      	nop
 80075be:	3708      	adds	r7, #8
 80075c0:	46bd      	mov	sp, r7
 80075c2:	bd80      	pop	{r7, pc}
 80075c4:	e000ed04 	.word	0xe000ed04

080075c8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80075c8:	b480      	push	{r7}
 80075ca:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80075cc:	4b0a      	ldr	r3, [pc, #40]	; (80075f8 <vPortSetupTimerInterrupt+0x30>)
 80075ce:	2200      	movs	r2, #0
 80075d0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80075d2:	4b0a      	ldr	r3, [pc, #40]	; (80075fc <vPortSetupTimerInterrupt+0x34>)
 80075d4:	2200      	movs	r2, #0
 80075d6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80075d8:	4b09      	ldr	r3, [pc, #36]	; (8007600 <vPortSetupTimerInterrupt+0x38>)
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	4a09      	ldr	r2, [pc, #36]	; (8007604 <vPortSetupTimerInterrupt+0x3c>)
 80075de:	fba2 2303 	umull	r2, r3, r2, r3
 80075e2:	099b      	lsrs	r3, r3, #6
 80075e4:	4a08      	ldr	r2, [pc, #32]	; (8007608 <vPortSetupTimerInterrupt+0x40>)
 80075e6:	3b01      	subs	r3, #1
 80075e8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80075ea:	4b03      	ldr	r3, [pc, #12]	; (80075f8 <vPortSetupTimerInterrupt+0x30>)
 80075ec:	2207      	movs	r2, #7
 80075ee:	601a      	str	r2, [r3, #0]
}
 80075f0:	bf00      	nop
 80075f2:	46bd      	mov	sp, r7
 80075f4:	bc80      	pop	{r7}
 80075f6:	4770      	bx	lr
 80075f8:	e000e010 	.word	0xe000e010
 80075fc:	e000e018 	.word	0xe000e018
 8007600:	20000004 	.word	0x20000004
 8007604:	10624dd3 	.word	0x10624dd3
 8007608:	e000e014 	.word	0xe000e014

0800760c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800760c:	b480      	push	{r7}
 800760e:	b085      	sub	sp, #20
 8007610:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007612:	f3ef 8305 	mrs	r3, IPSR
 8007616:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	2b0f      	cmp	r3, #15
 800761c:	d913      	bls.n	8007646 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800761e:	4a15      	ldr	r2, [pc, #84]	; (8007674 <vPortValidateInterruptPriority+0x68>)
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	4413      	add	r3, r2
 8007624:	781b      	ldrb	r3, [r3, #0]
 8007626:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007628:	4b13      	ldr	r3, [pc, #76]	; (8007678 <vPortValidateInterruptPriority+0x6c>)
 800762a:	781b      	ldrb	r3, [r3, #0]
 800762c:	7afa      	ldrb	r2, [r7, #11]
 800762e:	429a      	cmp	r2, r3
 8007630:	d209      	bcs.n	8007646 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8007632:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007636:	f383 8811 	msr	BASEPRI, r3
 800763a:	f3bf 8f6f 	isb	sy
 800763e:	f3bf 8f4f 	dsb	sy
 8007642:	607b      	str	r3, [r7, #4]
 8007644:	e7fe      	b.n	8007644 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007646:	4b0d      	ldr	r3, [pc, #52]	; (800767c <vPortValidateInterruptPriority+0x70>)
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800764e:	4b0c      	ldr	r3, [pc, #48]	; (8007680 <vPortValidateInterruptPriority+0x74>)
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	429a      	cmp	r2, r3
 8007654:	d909      	bls.n	800766a <vPortValidateInterruptPriority+0x5e>
 8007656:	f04f 0350 	mov.w	r3, #80	; 0x50
 800765a:	f383 8811 	msr	BASEPRI, r3
 800765e:	f3bf 8f6f 	isb	sy
 8007662:	f3bf 8f4f 	dsb	sy
 8007666:	603b      	str	r3, [r7, #0]
 8007668:	e7fe      	b.n	8007668 <vPortValidateInterruptPriority+0x5c>
	}
 800766a:	bf00      	nop
 800766c:	3714      	adds	r7, #20
 800766e:	46bd      	mov	sp, r7
 8007670:	bc80      	pop	{r7}
 8007672:	4770      	bx	lr
 8007674:	e000e3f0 	.word	0xe000e3f0
 8007678:	2000098c 	.word	0x2000098c
 800767c:	e000ed0c 	.word	0xe000ed0c
 8007680:	20000990 	.word	0x20000990

08007684 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007684:	b580      	push	{r7, lr}
 8007686:	b08a      	sub	sp, #40	; 0x28
 8007688:	af00      	add	r7, sp, #0
 800768a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800768c:	2300      	movs	r3, #0
 800768e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007690:	f7fe fdba 	bl	8006208 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007694:	4b57      	ldr	r3, [pc, #348]	; (80077f4 <pvPortMalloc+0x170>)
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	2b00      	cmp	r3, #0
 800769a:	d101      	bne.n	80076a0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800769c:	f000 f90c 	bl	80078b8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80076a0:	4b55      	ldr	r3, [pc, #340]	; (80077f8 <pvPortMalloc+0x174>)
 80076a2:	681a      	ldr	r2, [r3, #0]
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	4013      	ands	r3, r2
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	f040 808c 	bne.w	80077c6 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d01c      	beq.n	80076ee <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 80076b4:	2208      	movs	r2, #8
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	4413      	add	r3, r2
 80076ba:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	f003 0307 	and.w	r3, r3, #7
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d013      	beq.n	80076ee <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	f023 0307 	bic.w	r3, r3, #7
 80076cc:	3308      	adds	r3, #8
 80076ce:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	f003 0307 	and.w	r3, r3, #7
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d009      	beq.n	80076ee <pvPortMalloc+0x6a>
 80076da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076de:	f383 8811 	msr	BASEPRI, r3
 80076e2:	f3bf 8f6f 	isb	sy
 80076e6:	f3bf 8f4f 	dsb	sy
 80076ea:	617b      	str	r3, [r7, #20]
 80076ec:	e7fe      	b.n	80076ec <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d068      	beq.n	80077c6 <pvPortMalloc+0x142>
 80076f4:	4b41      	ldr	r3, [pc, #260]	; (80077fc <pvPortMalloc+0x178>)
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	687a      	ldr	r2, [r7, #4]
 80076fa:	429a      	cmp	r2, r3
 80076fc:	d863      	bhi.n	80077c6 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80076fe:	4b40      	ldr	r3, [pc, #256]	; (8007800 <pvPortMalloc+0x17c>)
 8007700:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007702:	4b3f      	ldr	r3, [pc, #252]	; (8007800 <pvPortMalloc+0x17c>)
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007708:	e004      	b.n	8007714 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800770a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800770c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800770e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007716:	685b      	ldr	r3, [r3, #4]
 8007718:	687a      	ldr	r2, [r7, #4]
 800771a:	429a      	cmp	r2, r3
 800771c:	d903      	bls.n	8007726 <pvPortMalloc+0xa2>
 800771e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	2b00      	cmp	r3, #0
 8007724:	d1f1      	bne.n	800770a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007726:	4b33      	ldr	r3, [pc, #204]	; (80077f4 <pvPortMalloc+0x170>)
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800772c:	429a      	cmp	r2, r3
 800772e:	d04a      	beq.n	80077c6 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007730:	6a3b      	ldr	r3, [r7, #32]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	2208      	movs	r2, #8
 8007736:	4413      	add	r3, r2
 8007738:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800773a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800773c:	681a      	ldr	r2, [r3, #0]
 800773e:	6a3b      	ldr	r3, [r7, #32]
 8007740:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007744:	685a      	ldr	r2, [r3, #4]
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	1ad2      	subs	r2, r2, r3
 800774a:	2308      	movs	r3, #8
 800774c:	005b      	lsls	r3, r3, #1
 800774e:	429a      	cmp	r2, r3
 8007750:	d91e      	bls.n	8007790 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007752:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	4413      	add	r3, r2
 8007758:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800775a:	69bb      	ldr	r3, [r7, #24]
 800775c:	f003 0307 	and.w	r3, r3, #7
 8007760:	2b00      	cmp	r3, #0
 8007762:	d009      	beq.n	8007778 <pvPortMalloc+0xf4>
 8007764:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007768:	f383 8811 	msr	BASEPRI, r3
 800776c:	f3bf 8f6f 	isb	sy
 8007770:	f3bf 8f4f 	dsb	sy
 8007774:	613b      	str	r3, [r7, #16]
 8007776:	e7fe      	b.n	8007776 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800777a:	685a      	ldr	r2, [r3, #4]
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	1ad2      	subs	r2, r2, r3
 8007780:	69bb      	ldr	r3, [r7, #24]
 8007782:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007786:	687a      	ldr	r2, [r7, #4]
 8007788:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800778a:	69b8      	ldr	r0, [r7, #24]
 800778c:	f000 f8f6 	bl	800797c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007790:	4b1a      	ldr	r3, [pc, #104]	; (80077fc <pvPortMalloc+0x178>)
 8007792:	681a      	ldr	r2, [r3, #0]
 8007794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007796:	685b      	ldr	r3, [r3, #4]
 8007798:	1ad3      	subs	r3, r2, r3
 800779a:	4a18      	ldr	r2, [pc, #96]	; (80077fc <pvPortMalloc+0x178>)
 800779c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800779e:	4b17      	ldr	r3, [pc, #92]	; (80077fc <pvPortMalloc+0x178>)
 80077a0:	681a      	ldr	r2, [r3, #0]
 80077a2:	4b18      	ldr	r3, [pc, #96]	; (8007804 <pvPortMalloc+0x180>)
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	429a      	cmp	r2, r3
 80077a8:	d203      	bcs.n	80077b2 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80077aa:	4b14      	ldr	r3, [pc, #80]	; (80077fc <pvPortMalloc+0x178>)
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	4a15      	ldr	r2, [pc, #84]	; (8007804 <pvPortMalloc+0x180>)
 80077b0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80077b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077b4:	685a      	ldr	r2, [r3, #4]
 80077b6:	4b10      	ldr	r3, [pc, #64]	; (80077f8 <pvPortMalloc+0x174>)
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	431a      	orrs	r2, r3
 80077bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077be:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80077c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077c2:	2200      	movs	r2, #0
 80077c4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80077c6:	f7fe fd2d 	bl	8006224 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80077ca:	69fb      	ldr	r3, [r7, #28]
 80077cc:	f003 0307 	and.w	r3, r3, #7
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d009      	beq.n	80077e8 <pvPortMalloc+0x164>
 80077d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077d8:	f383 8811 	msr	BASEPRI, r3
 80077dc:	f3bf 8f6f 	isb	sy
 80077e0:	f3bf 8f4f 	dsb	sy
 80077e4:	60fb      	str	r3, [r7, #12]
 80077e6:	e7fe      	b.n	80077e6 <pvPortMalloc+0x162>
	return pvReturn;
 80077e8:	69fb      	ldr	r3, [r7, #28]
}
 80077ea:	4618      	mov	r0, r3
 80077ec:	3728      	adds	r7, #40	; 0x28
 80077ee:	46bd      	mov	sp, r7
 80077f0:	bd80      	pop	{r7, pc}
 80077f2:	bf00      	nop
 80077f4:	2000159c 	.word	0x2000159c
 80077f8:	200015a8 	.word	0x200015a8
 80077fc:	200015a0 	.word	0x200015a0
 8007800:	20001594 	.word	0x20001594
 8007804:	200015a4 	.word	0x200015a4

08007808 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007808:	b580      	push	{r7, lr}
 800780a:	b086      	sub	sp, #24
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d046      	beq.n	80078a8 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800781a:	2308      	movs	r3, #8
 800781c:	425b      	negs	r3, r3
 800781e:	697a      	ldr	r2, [r7, #20]
 8007820:	4413      	add	r3, r2
 8007822:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007824:	697b      	ldr	r3, [r7, #20]
 8007826:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007828:	693b      	ldr	r3, [r7, #16]
 800782a:	685a      	ldr	r2, [r3, #4]
 800782c:	4b20      	ldr	r3, [pc, #128]	; (80078b0 <vPortFree+0xa8>)
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	4013      	ands	r3, r2
 8007832:	2b00      	cmp	r3, #0
 8007834:	d109      	bne.n	800784a <vPortFree+0x42>
 8007836:	f04f 0350 	mov.w	r3, #80	; 0x50
 800783a:	f383 8811 	msr	BASEPRI, r3
 800783e:	f3bf 8f6f 	isb	sy
 8007842:	f3bf 8f4f 	dsb	sy
 8007846:	60fb      	str	r3, [r7, #12]
 8007848:	e7fe      	b.n	8007848 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800784a:	693b      	ldr	r3, [r7, #16]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	2b00      	cmp	r3, #0
 8007850:	d009      	beq.n	8007866 <vPortFree+0x5e>
 8007852:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007856:	f383 8811 	msr	BASEPRI, r3
 800785a:	f3bf 8f6f 	isb	sy
 800785e:	f3bf 8f4f 	dsb	sy
 8007862:	60bb      	str	r3, [r7, #8]
 8007864:	e7fe      	b.n	8007864 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007866:	693b      	ldr	r3, [r7, #16]
 8007868:	685a      	ldr	r2, [r3, #4]
 800786a:	4b11      	ldr	r3, [pc, #68]	; (80078b0 <vPortFree+0xa8>)
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	4013      	ands	r3, r2
 8007870:	2b00      	cmp	r3, #0
 8007872:	d019      	beq.n	80078a8 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007874:	693b      	ldr	r3, [r7, #16]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d115      	bne.n	80078a8 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800787c:	693b      	ldr	r3, [r7, #16]
 800787e:	685a      	ldr	r2, [r3, #4]
 8007880:	4b0b      	ldr	r3, [pc, #44]	; (80078b0 <vPortFree+0xa8>)
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	43db      	mvns	r3, r3
 8007886:	401a      	ands	r2, r3
 8007888:	693b      	ldr	r3, [r7, #16]
 800788a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800788c:	f7fe fcbc 	bl	8006208 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007890:	693b      	ldr	r3, [r7, #16]
 8007892:	685a      	ldr	r2, [r3, #4]
 8007894:	4b07      	ldr	r3, [pc, #28]	; (80078b4 <vPortFree+0xac>)
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	4413      	add	r3, r2
 800789a:	4a06      	ldr	r2, [pc, #24]	; (80078b4 <vPortFree+0xac>)
 800789c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800789e:	6938      	ldr	r0, [r7, #16]
 80078a0:	f000 f86c 	bl	800797c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80078a4:	f7fe fcbe 	bl	8006224 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80078a8:	bf00      	nop
 80078aa:	3718      	adds	r7, #24
 80078ac:	46bd      	mov	sp, r7
 80078ae:	bd80      	pop	{r7, pc}
 80078b0:	200015a8 	.word	0x200015a8
 80078b4:	200015a0 	.word	0x200015a0

080078b8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80078b8:	b480      	push	{r7}
 80078ba:	b085      	sub	sp, #20
 80078bc:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80078be:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80078c2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80078c4:	4b27      	ldr	r3, [pc, #156]	; (8007964 <prvHeapInit+0xac>)
 80078c6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	f003 0307 	and.w	r3, r3, #7
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d00c      	beq.n	80078ec <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	3307      	adds	r3, #7
 80078d6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	f023 0307 	bic.w	r3, r3, #7
 80078de:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80078e0:	68ba      	ldr	r2, [r7, #8]
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	1ad3      	subs	r3, r2, r3
 80078e6:	4a1f      	ldr	r2, [pc, #124]	; (8007964 <prvHeapInit+0xac>)
 80078e8:	4413      	add	r3, r2
 80078ea:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80078f0:	4a1d      	ldr	r2, [pc, #116]	; (8007968 <prvHeapInit+0xb0>)
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80078f6:	4b1c      	ldr	r3, [pc, #112]	; (8007968 <prvHeapInit+0xb0>)
 80078f8:	2200      	movs	r2, #0
 80078fa:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	68ba      	ldr	r2, [r7, #8]
 8007900:	4413      	add	r3, r2
 8007902:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007904:	2208      	movs	r2, #8
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	1a9b      	subs	r3, r3, r2
 800790a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	f023 0307 	bic.w	r3, r3, #7
 8007912:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	4a15      	ldr	r2, [pc, #84]	; (800796c <prvHeapInit+0xb4>)
 8007918:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800791a:	4b14      	ldr	r3, [pc, #80]	; (800796c <prvHeapInit+0xb4>)
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	2200      	movs	r2, #0
 8007920:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007922:	4b12      	ldr	r3, [pc, #72]	; (800796c <prvHeapInit+0xb4>)
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	2200      	movs	r2, #0
 8007928:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800792e:	683b      	ldr	r3, [r7, #0]
 8007930:	68fa      	ldr	r2, [r7, #12]
 8007932:	1ad2      	subs	r2, r2, r3
 8007934:	683b      	ldr	r3, [r7, #0]
 8007936:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007938:	4b0c      	ldr	r3, [pc, #48]	; (800796c <prvHeapInit+0xb4>)
 800793a:	681a      	ldr	r2, [r3, #0]
 800793c:	683b      	ldr	r3, [r7, #0]
 800793e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007940:	683b      	ldr	r3, [r7, #0]
 8007942:	685b      	ldr	r3, [r3, #4]
 8007944:	4a0a      	ldr	r2, [pc, #40]	; (8007970 <prvHeapInit+0xb8>)
 8007946:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007948:	683b      	ldr	r3, [r7, #0]
 800794a:	685b      	ldr	r3, [r3, #4]
 800794c:	4a09      	ldr	r2, [pc, #36]	; (8007974 <prvHeapInit+0xbc>)
 800794e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007950:	4b09      	ldr	r3, [pc, #36]	; (8007978 <prvHeapInit+0xc0>)
 8007952:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007956:	601a      	str	r2, [r3, #0]
}
 8007958:	bf00      	nop
 800795a:	3714      	adds	r7, #20
 800795c:	46bd      	mov	sp, r7
 800795e:	bc80      	pop	{r7}
 8007960:	4770      	bx	lr
 8007962:	bf00      	nop
 8007964:	20000994 	.word	0x20000994
 8007968:	20001594 	.word	0x20001594
 800796c:	2000159c 	.word	0x2000159c
 8007970:	200015a4 	.word	0x200015a4
 8007974:	200015a0 	.word	0x200015a0
 8007978:	200015a8 	.word	0x200015a8

0800797c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800797c:	b480      	push	{r7}
 800797e:	b085      	sub	sp, #20
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007984:	4b27      	ldr	r3, [pc, #156]	; (8007a24 <prvInsertBlockIntoFreeList+0xa8>)
 8007986:	60fb      	str	r3, [r7, #12]
 8007988:	e002      	b.n	8007990 <prvInsertBlockIntoFreeList+0x14>
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	60fb      	str	r3, [r7, #12]
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	687a      	ldr	r2, [r7, #4]
 8007996:	429a      	cmp	r2, r3
 8007998:	d8f7      	bhi.n	800798a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	685b      	ldr	r3, [r3, #4]
 80079a2:	68ba      	ldr	r2, [r7, #8]
 80079a4:	4413      	add	r3, r2
 80079a6:	687a      	ldr	r2, [r7, #4]
 80079a8:	429a      	cmp	r2, r3
 80079aa:	d108      	bne.n	80079be <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	685a      	ldr	r2, [r3, #4]
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	685b      	ldr	r3, [r3, #4]
 80079b4:	441a      	add	r2, r3
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	685b      	ldr	r3, [r3, #4]
 80079c6:	68ba      	ldr	r2, [r7, #8]
 80079c8:	441a      	add	r2, r3
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	429a      	cmp	r2, r3
 80079d0:	d118      	bne.n	8007a04 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	681a      	ldr	r2, [r3, #0]
 80079d6:	4b14      	ldr	r3, [pc, #80]	; (8007a28 <prvInsertBlockIntoFreeList+0xac>)
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	429a      	cmp	r2, r3
 80079dc:	d00d      	beq.n	80079fa <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	685a      	ldr	r2, [r3, #4]
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	685b      	ldr	r3, [r3, #4]
 80079e8:	441a      	add	r2, r3
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	681a      	ldr	r2, [r3, #0]
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	601a      	str	r2, [r3, #0]
 80079f8:	e008      	b.n	8007a0c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80079fa:	4b0b      	ldr	r3, [pc, #44]	; (8007a28 <prvInsertBlockIntoFreeList+0xac>)
 80079fc:	681a      	ldr	r2, [r3, #0]
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	601a      	str	r2, [r3, #0]
 8007a02:	e003      	b.n	8007a0c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	681a      	ldr	r2, [r3, #0]
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007a0c:	68fa      	ldr	r2, [r7, #12]
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	429a      	cmp	r2, r3
 8007a12:	d002      	beq.n	8007a1a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	687a      	ldr	r2, [r7, #4]
 8007a18:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007a1a:	bf00      	nop
 8007a1c:	3714      	adds	r7, #20
 8007a1e:	46bd      	mov	sp, r7
 8007a20:	bc80      	pop	{r7}
 8007a22:	4770      	bx	lr
 8007a24:	20001594 	.word	0x20001594
 8007a28:	2000159c 	.word	0x2000159c

08007a2c <__errno>:
 8007a2c:	4b01      	ldr	r3, [pc, #4]	; (8007a34 <__errno+0x8>)
 8007a2e:	6818      	ldr	r0, [r3, #0]
 8007a30:	4770      	bx	lr
 8007a32:	bf00      	nop
 8007a34:	20000014 	.word	0x20000014

08007a38 <__libc_init_array>:
 8007a38:	b570      	push	{r4, r5, r6, lr}
 8007a3a:	2500      	movs	r5, #0
 8007a3c:	4e0c      	ldr	r6, [pc, #48]	; (8007a70 <__libc_init_array+0x38>)
 8007a3e:	4c0d      	ldr	r4, [pc, #52]	; (8007a74 <__libc_init_array+0x3c>)
 8007a40:	1ba4      	subs	r4, r4, r6
 8007a42:	10a4      	asrs	r4, r4, #2
 8007a44:	42a5      	cmp	r5, r4
 8007a46:	d109      	bne.n	8007a5c <__libc_init_array+0x24>
 8007a48:	f000 fc36 	bl	80082b8 <_init>
 8007a4c:	2500      	movs	r5, #0
 8007a4e:	4e0a      	ldr	r6, [pc, #40]	; (8007a78 <__libc_init_array+0x40>)
 8007a50:	4c0a      	ldr	r4, [pc, #40]	; (8007a7c <__libc_init_array+0x44>)
 8007a52:	1ba4      	subs	r4, r4, r6
 8007a54:	10a4      	asrs	r4, r4, #2
 8007a56:	42a5      	cmp	r5, r4
 8007a58:	d105      	bne.n	8007a66 <__libc_init_array+0x2e>
 8007a5a:	bd70      	pop	{r4, r5, r6, pc}
 8007a5c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007a60:	4798      	blx	r3
 8007a62:	3501      	adds	r5, #1
 8007a64:	e7ee      	b.n	8007a44 <__libc_init_array+0xc>
 8007a66:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007a6a:	4798      	blx	r3
 8007a6c:	3501      	adds	r5, #1
 8007a6e:	e7f2      	b.n	8007a56 <__libc_init_array+0x1e>
 8007a70:	08008404 	.word	0x08008404
 8007a74:	08008404 	.word	0x08008404
 8007a78:	08008404 	.word	0x08008404
 8007a7c:	08008408 	.word	0x08008408

08007a80 <memcpy>:
 8007a80:	b510      	push	{r4, lr}
 8007a82:	1e43      	subs	r3, r0, #1
 8007a84:	440a      	add	r2, r1
 8007a86:	4291      	cmp	r1, r2
 8007a88:	d100      	bne.n	8007a8c <memcpy+0xc>
 8007a8a:	bd10      	pop	{r4, pc}
 8007a8c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007a90:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007a94:	e7f7      	b.n	8007a86 <memcpy+0x6>

08007a96 <memset>:
 8007a96:	4603      	mov	r3, r0
 8007a98:	4402      	add	r2, r0
 8007a9a:	4293      	cmp	r3, r2
 8007a9c:	d100      	bne.n	8007aa0 <memset+0xa>
 8007a9e:	4770      	bx	lr
 8007aa0:	f803 1b01 	strb.w	r1, [r3], #1
 8007aa4:	e7f9      	b.n	8007a9a <memset+0x4>
	...

08007aa8 <siprintf>:
 8007aa8:	b40e      	push	{r1, r2, r3}
 8007aaa:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007aae:	b500      	push	{lr}
 8007ab0:	b09c      	sub	sp, #112	; 0x70
 8007ab2:	ab1d      	add	r3, sp, #116	; 0x74
 8007ab4:	9002      	str	r0, [sp, #8]
 8007ab6:	9006      	str	r0, [sp, #24]
 8007ab8:	9107      	str	r1, [sp, #28]
 8007aba:	9104      	str	r1, [sp, #16]
 8007abc:	4808      	ldr	r0, [pc, #32]	; (8007ae0 <siprintf+0x38>)
 8007abe:	4909      	ldr	r1, [pc, #36]	; (8007ae4 <siprintf+0x3c>)
 8007ac0:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ac4:	9105      	str	r1, [sp, #20]
 8007ac6:	6800      	ldr	r0, [r0, #0]
 8007ac8:	a902      	add	r1, sp, #8
 8007aca:	9301      	str	r3, [sp, #4]
 8007acc:	f000 f866 	bl	8007b9c <_svfiprintf_r>
 8007ad0:	2200      	movs	r2, #0
 8007ad2:	9b02      	ldr	r3, [sp, #8]
 8007ad4:	701a      	strb	r2, [r3, #0]
 8007ad6:	b01c      	add	sp, #112	; 0x70
 8007ad8:	f85d eb04 	ldr.w	lr, [sp], #4
 8007adc:	b003      	add	sp, #12
 8007ade:	4770      	bx	lr
 8007ae0:	20000014 	.word	0x20000014
 8007ae4:	ffff0208 	.word	0xffff0208

08007ae8 <__ssputs_r>:
 8007ae8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007aec:	688e      	ldr	r6, [r1, #8]
 8007aee:	4682      	mov	sl, r0
 8007af0:	429e      	cmp	r6, r3
 8007af2:	460c      	mov	r4, r1
 8007af4:	4690      	mov	r8, r2
 8007af6:	4699      	mov	r9, r3
 8007af8:	d837      	bhi.n	8007b6a <__ssputs_r+0x82>
 8007afa:	898a      	ldrh	r2, [r1, #12]
 8007afc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007b00:	d031      	beq.n	8007b66 <__ssputs_r+0x7e>
 8007b02:	2302      	movs	r3, #2
 8007b04:	6825      	ldr	r5, [r4, #0]
 8007b06:	6909      	ldr	r1, [r1, #16]
 8007b08:	1a6f      	subs	r7, r5, r1
 8007b0a:	6965      	ldr	r5, [r4, #20]
 8007b0c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007b10:	fb95 f5f3 	sdiv	r5, r5, r3
 8007b14:	f109 0301 	add.w	r3, r9, #1
 8007b18:	443b      	add	r3, r7
 8007b1a:	429d      	cmp	r5, r3
 8007b1c:	bf38      	it	cc
 8007b1e:	461d      	movcc	r5, r3
 8007b20:	0553      	lsls	r3, r2, #21
 8007b22:	d530      	bpl.n	8007b86 <__ssputs_r+0x9e>
 8007b24:	4629      	mov	r1, r5
 8007b26:	f000 fb2d 	bl	8008184 <_malloc_r>
 8007b2a:	4606      	mov	r6, r0
 8007b2c:	b950      	cbnz	r0, 8007b44 <__ssputs_r+0x5c>
 8007b2e:	230c      	movs	r3, #12
 8007b30:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007b34:	f8ca 3000 	str.w	r3, [sl]
 8007b38:	89a3      	ldrh	r3, [r4, #12]
 8007b3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007b3e:	81a3      	strh	r3, [r4, #12]
 8007b40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b44:	463a      	mov	r2, r7
 8007b46:	6921      	ldr	r1, [r4, #16]
 8007b48:	f7ff ff9a 	bl	8007a80 <memcpy>
 8007b4c:	89a3      	ldrh	r3, [r4, #12]
 8007b4e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007b52:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007b56:	81a3      	strh	r3, [r4, #12]
 8007b58:	6126      	str	r6, [r4, #16]
 8007b5a:	443e      	add	r6, r7
 8007b5c:	6026      	str	r6, [r4, #0]
 8007b5e:	464e      	mov	r6, r9
 8007b60:	6165      	str	r5, [r4, #20]
 8007b62:	1bed      	subs	r5, r5, r7
 8007b64:	60a5      	str	r5, [r4, #8]
 8007b66:	454e      	cmp	r6, r9
 8007b68:	d900      	bls.n	8007b6c <__ssputs_r+0x84>
 8007b6a:	464e      	mov	r6, r9
 8007b6c:	4632      	mov	r2, r6
 8007b6e:	4641      	mov	r1, r8
 8007b70:	6820      	ldr	r0, [r4, #0]
 8007b72:	f000 faa1 	bl	80080b8 <memmove>
 8007b76:	68a3      	ldr	r3, [r4, #8]
 8007b78:	2000      	movs	r0, #0
 8007b7a:	1b9b      	subs	r3, r3, r6
 8007b7c:	60a3      	str	r3, [r4, #8]
 8007b7e:	6823      	ldr	r3, [r4, #0]
 8007b80:	441e      	add	r6, r3
 8007b82:	6026      	str	r6, [r4, #0]
 8007b84:	e7dc      	b.n	8007b40 <__ssputs_r+0x58>
 8007b86:	462a      	mov	r2, r5
 8007b88:	f000 fb56 	bl	8008238 <_realloc_r>
 8007b8c:	4606      	mov	r6, r0
 8007b8e:	2800      	cmp	r0, #0
 8007b90:	d1e2      	bne.n	8007b58 <__ssputs_r+0x70>
 8007b92:	6921      	ldr	r1, [r4, #16]
 8007b94:	4650      	mov	r0, sl
 8007b96:	f000 faa9 	bl	80080ec <_free_r>
 8007b9a:	e7c8      	b.n	8007b2e <__ssputs_r+0x46>

08007b9c <_svfiprintf_r>:
 8007b9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ba0:	461d      	mov	r5, r3
 8007ba2:	898b      	ldrh	r3, [r1, #12]
 8007ba4:	b09d      	sub	sp, #116	; 0x74
 8007ba6:	061f      	lsls	r7, r3, #24
 8007ba8:	4680      	mov	r8, r0
 8007baa:	460c      	mov	r4, r1
 8007bac:	4616      	mov	r6, r2
 8007bae:	d50f      	bpl.n	8007bd0 <_svfiprintf_r+0x34>
 8007bb0:	690b      	ldr	r3, [r1, #16]
 8007bb2:	b96b      	cbnz	r3, 8007bd0 <_svfiprintf_r+0x34>
 8007bb4:	2140      	movs	r1, #64	; 0x40
 8007bb6:	f000 fae5 	bl	8008184 <_malloc_r>
 8007bba:	6020      	str	r0, [r4, #0]
 8007bbc:	6120      	str	r0, [r4, #16]
 8007bbe:	b928      	cbnz	r0, 8007bcc <_svfiprintf_r+0x30>
 8007bc0:	230c      	movs	r3, #12
 8007bc2:	f8c8 3000 	str.w	r3, [r8]
 8007bc6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007bca:	e0c8      	b.n	8007d5e <_svfiprintf_r+0x1c2>
 8007bcc:	2340      	movs	r3, #64	; 0x40
 8007bce:	6163      	str	r3, [r4, #20]
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	9309      	str	r3, [sp, #36]	; 0x24
 8007bd4:	2320      	movs	r3, #32
 8007bd6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007bda:	2330      	movs	r3, #48	; 0x30
 8007bdc:	f04f 0b01 	mov.w	fp, #1
 8007be0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007be4:	9503      	str	r5, [sp, #12]
 8007be6:	4637      	mov	r7, r6
 8007be8:	463d      	mov	r5, r7
 8007bea:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007bee:	b10b      	cbz	r3, 8007bf4 <_svfiprintf_r+0x58>
 8007bf0:	2b25      	cmp	r3, #37	; 0x25
 8007bf2:	d13e      	bne.n	8007c72 <_svfiprintf_r+0xd6>
 8007bf4:	ebb7 0a06 	subs.w	sl, r7, r6
 8007bf8:	d00b      	beq.n	8007c12 <_svfiprintf_r+0x76>
 8007bfa:	4653      	mov	r3, sl
 8007bfc:	4632      	mov	r2, r6
 8007bfe:	4621      	mov	r1, r4
 8007c00:	4640      	mov	r0, r8
 8007c02:	f7ff ff71 	bl	8007ae8 <__ssputs_r>
 8007c06:	3001      	adds	r0, #1
 8007c08:	f000 80a4 	beq.w	8007d54 <_svfiprintf_r+0x1b8>
 8007c0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c0e:	4453      	add	r3, sl
 8007c10:	9309      	str	r3, [sp, #36]	; 0x24
 8007c12:	783b      	ldrb	r3, [r7, #0]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	f000 809d 	beq.w	8007d54 <_svfiprintf_r+0x1b8>
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007c20:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007c24:	9304      	str	r3, [sp, #16]
 8007c26:	9307      	str	r3, [sp, #28]
 8007c28:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007c2c:	931a      	str	r3, [sp, #104]	; 0x68
 8007c2e:	462f      	mov	r7, r5
 8007c30:	2205      	movs	r2, #5
 8007c32:	f817 1b01 	ldrb.w	r1, [r7], #1
 8007c36:	4850      	ldr	r0, [pc, #320]	; (8007d78 <_svfiprintf_r+0x1dc>)
 8007c38:	f000 fa30 	bl	800809c <memchr>
 8007c3c:	9b04      	ldr	r3, [sp, #16]
 8007c3e:	b9d0      	cbnz	r0, 8007c76 <_svfiprintf_r+0xda>
 8007c40:	06d9      	lsls	r1, r3, #27
 8007c42:	bf44      	itt	mi
 8007c44:	2220      	movmi	r2, #32
 8007c46:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007c4a:	071a      	lsls	r2, r3, #28
 8007c4c:	bf44      	itt	mi
 8007c4e:	222b      	movmi	r2, #43	; 0x2b
 8007c50:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007c54:	782a      	ldrb	r2, [r5, #0]
 8007c56:	2a2a      	cmp	r2, #42	; 0x2a
 8007c58:	d015      	beq.n	8007c86 <_svfiprintf_r+0xea>
 8007c5a:	462f      	mov	r7, r5
 8007c5c:	2000      	movs	r0, #0
 8007c5e:	250a      	movs	r5, #10
 8007c60:	9a07      	ldr	r2, [sp, #28]
 8007c62:	4639      	mov	r1, r7
 8007c64:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007c68:	3b30      	subs	r3, #48	; 0x30
 8007c6a:	2b09      	cmp	r3, #9
 8007c6c:	d94d      	bls.n	8007d0a <_svfiprintf_r+0x16e>
 8007c6e:	b1b8      	cbz	r0, 8007ca0 <_svfiprintf_r+0x104>
 8007c70:	e00f      	b.n	8007c92 <_svfiprintf_r+0xf6>
 8007c72:	462f      	mov	r7, r5
 8007c74:	e7b8      	b.n	8007be8 <_svfiprintf_r+0x4c>
 8007c76:	4a40      	ldr	r2, [pc, #256]	; (8007d78 <_svfiprintf_r+0x1dc>)
 8007c78:	463d      	mov	r5, r7
 8007c7a:	1a80      	subs	r0, r0, r2
 8007c7c:	fa0b f000 	lsl.w	r0, fp, r0
 8007c80:	4318      	orrs	r0, r3
 8007c82:	9004      	str	r0, [sp, #16]
 8007c84:	e7d3      	b.n	8007c2e <_svfiprintf_r+0x92>
 8007c86:	9a03      	ldr	r2, [sp, #12]
 8007c88:	1d11      	adds	r1, r2, #4
 8007c8a:	6812      	ldr	r2, [r2, #0]
 8007c8c:	9103      	str	r1, [sp, #12]
 8007c8e:	2a00      	cmp	r2, #0
 8007c90:	db01      	blt.n	8007c96 <_svfiprintf_r+0xfa>
 8007c92:	9207      	str	r2, [sp, #28]
 8007c94:	e004      	b.n	8007ca0 <_svfiprintf_r+0x104>
 8007c96:	4252      	negs	r2, r2
 8007c98:	f043 0302 	orr.w	r3, r3, #2
 8007c9c:	9207      	str	r2, [sp, #28]
 8007c9e:	9304      	str	r3, [sp, #16]
 8007ca0:	783b      	ldrb	r3, [r7, #0]
 8007ca2:	2b2e      	cmp	r3, #46	; 0x2e
 8007ca4:	d10c      	bne.n	8007cc0 <_svfiprintf_r+0x124>
 8007ca6:	787b      	ldrb	r3, [r7, #1]
 8007ca8:	2b2a      	cmp	r3, #42	; 0x2a
 8007caa:	d133      	bne.n	8007d14 <_svfiprintf_r+0x178>
 8007cac:	9b03      	ldr	r3, [sp, #12]
 8007cae:	3702      	adds	r7, #2
 8007cb0:	1d1a      	adds	r2, r3, #4
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	9203      	str	r2, [sp, #12]
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	bfb8      	it	lt
 8007cba:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007cbe:	9305      	str	r3, [sp, #20]
 8007cc0:	4d2e      	ldr	r5, [pc, #184]	; (8007d7c <_svfiprintf_r+0x1e0>)
 8007cc2:	2203      	movs	r2, #3
 8007cc4:	7839      	ldrb	r1, [r7, #0]
 8007cc6:	4628      	mov	r0, r5
 8007cc8:	f000 f9e8 	bl	800809c <memchr>
 8007ccc:	b138      	cbz	r0, 8007cde <_svfiprintf_r+0x142>
 8007cce:	2340      	movs	r3, #64	; 0x40
 8007cd0:	1b40      	subs	r0, r0, r5
 8007cd2:	fa03 f000 	lsl.w	r0, r3, r0
 8007cd6:	9b04      	ldr	r3, [sp, #16]
 8007cd8:	3701      	adds	r7, #1
 8007cda:	4303      	orrs	r3, r0
 8007cdc:	9304      	str	r3, [sp, #16]
 8007cde:	7839      	ldrb	r1, [r7, #0]
 8007ce0:	2206      	movs	r2, #6
 8007ce2:	4827      	ldr	r0, [pc, #156]	; (8007d80 <_svfiprintf_r+0x1e4>)
 8007ce4:	1c7e      	adds	r6, r7, #1
 8007ce6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007cea:	f000 f9d7 	bl	800809c <memchr>
 8007cee:	2800      	cmp	r0, #0
 8007cf0:	d038      	beq.n	8007d64 <_svfiprintf_r+0x1c8>
 8007cf2:	4b24      	ldr	r3, [pc, #144]	; (8007d84 <_svfiprintf_r+0x1e8>)
 8007cf4:	bb13      	cbnz	r3, 8007d3c <_svfiprintf_r+0x1a0>
 8007cf6:	9b03      	ldr	r3, [sp, #12]
 8007cf8:	3307      	adds	r3, #7
 8007cfa:	f023 0307 	bic.w	r3, r3, #7
 8007cfe:	3308      	adds	r3, #8
 8007d00:	9303      	str	r3, [sp, #12]
 8007d02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d04:	444b      	add	r3, r9
 8007d06:	9309      	str	r3, [sp, #36]	; 0x24
 8007d08:	e76d      	b.n	8007be6 <_svfiprintf_r+0x4a>
 8007d0a:	fb05 3202 	mla	r2, r5, r2, r3
 8007d0e:	2001      	movs	r0, #1
 8007d10:	460f      	mov	r7, r1
 8007d12:	e7a6      	b.n	8007c62 <_svfiprintf_r+0xc6>
 8007d14:	2300      	movs	r3, #0
 8007d16:	250a      	movs	r5, #10
 8007d18:	4619      	mov	r1, r3
 8007d1a:	3701      	adds	r7, #1
 8007d1c:	9305      	str	r3, [sp, #20]
 8007d1e:	4638      	mov	r0, r7
 8007d20:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007d24:	3a30      	subs	r2, #48	; 0x30
 8007d26:	2a09      	cmp	r2, #9
 8007d28:	d903      	bls.n	8007d32 <_svfiprintf_r+0x196>
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d0c8      	beq.n	8007cc0 <_svfiprintf_r+0x124>
 8007d2e:	9105      	str	r1, [sp, #20]
 8007d30:	e7c6      	b.n	8007cc0 <_svfiprintf_r+0x124>
 8007d32:	fb05 2101 	mla	r1, r5, r1, r2
 8007d36:	2301      	movs	r3, #1
 8007d38:	4607      	mov	r7, r0
 8007d3a:	e7f0      	b.n	8007d1e <_svfiprintf_r+0x182>
 8007d3c:	ab03      	add	r3, sp, #12
 8007d3e:	9300      	str	r3, [sp, #0]
 8007d40:	4622      	mov	r2, r4
 8007d42:	4b11      	ldr	r3, [pc, #68]	; (8007d88 <_svfiprintf_r+0x1ec>)
 8007d44:	a904      	add	r1, sp, #16
 8007d46:	4640      	mov	r0, r8
 8007d48:	f3af 8000 	nop.w
 8007d4c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8007d50:	4681      	mov	r9, r0
 8007d52:	d1d6      	bne.n	8007d02 <_svfiprintf_r+0x166>
 8007d54:	89a3      	ldrh	r3, [r4, #12]
 8007d56:	065b      	lsls	r3, r3, #25
 8007d58:	f53f af35 	bmi.w	8007bc6 <_svfiprintf_r+0x2a>
 8007d5c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007d5e:	b01d      	add	sp, #116	; 0x74
 8007d60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d64:	ab03      	add	r3, sp, #12
 8007d66:	9300      	str	r3, [sp, #0]
 8007d68:	4622      	mov	r2, r4
 8007d6a:	4b07      	ldr	r3, [pc, #28]	; (8007d88 <_svfiprintf_r+0x1ec>)
 8007d6c:	a904      	add	r1, sp, #16
 8007d6e:	4640      	mov	r0, r8
 8007d70:	f000 f882 	bl	8007e78 <_printf_i>
 8007d74:	e7ea      	b.n	8007d4c <_svfiprintf_r+0x1b0>
 8007d76:	bf00      	nop
 8007d78:	080083d0 	.word	0x080083d0
 8007d7c:	080083d6 	.word	0x080083d6
 8007d80:	080083da 	.word	0x080083da
 8007d84:	00000000 	.word	0x00000000
 8007d88:	08007ae9 	.word	0x08007ae9

08007d8c <_printf_common>:
 8007d8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d90:	4691      	mov	r9, r2
 8007d92:	461f      	mov	r7, r3
 8007d94:	688a      	ldr	r2, [r1, #8]
 8007d96:	690b      	ldr	r3, [r1, #16]
 8007d98:	4606      	mov	r6, r0
 8007d9a:	4293      	cmp	r3, r2
 8007d9c:	bfb8      	it	lt
 8007d9e:	4613      	movlt	r3, r2
 8007da0:	f8c9 3000 	str.w	r3, [r9]
 8007da4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007da8:	460c      	mov	r4, r1
 8007daa:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007dae:	b112      	cbz	r2, 8007db6 <_printf_common+0x2a>
 8007db0:	3301      	adds	r3, #1
 8007db2:	f8c9 3000 	str.w	r3, [r9]
 8007db6:	6823      	ldr	r3, [r4, #0]
 8007db8:	0699      	lsls	r1, r3, #26
 8007dba:	bf42      	ittt	mi
 8007dbc:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007dc0:	3302      	addmi	r3, #2
 8007dc2:	f8c9 3000 	strmi.w	r3, [r9]
 8007dc6:	6825      	ldr	r5, [r4, #0]
 8007dc8:	f015 0506 	ands.w	r5, r5, #6
 8007dcc:	d107      	bne.n	8007dde <_printf_common+0x52>
 8007dce:	f104 0a19 	add.w	sl, r4, #25
 8007dd2:	68e3      	ldr	r3, [r4, #12]
 8007dd4:	f8d9 2000 	ldr.w	r2, [r9]
 8007dd8:	1a9b      	subs	r3, r3, r2
 8007dda:	42ab      	cmp	r3, r5
 8007ddc:	dc29      	bgt.n	8007e32 <_printf_common+0xa6>
 8007dde:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8007de2:	6822      	ldr	r2, [r4, #0]
 8007de4:	3300      	adds	r3, #0
 8007de6:	bf18      	it	ne
 8007de8:	2301      	movne	r3, #1
 8007dea:	0692      	lsls	r2, r2, #26
 8007dec:	d42e      	bmi.n	8007e4c <_printf_common+0xc0>
 8007dee:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007df2:	4639      	mov	r1, r7
 8007df4:	4630      	mov	r0, r6
 8007df6:	47c0      	blx	r8
 8007df8:	3001      	adds	r0, #1
 8007dfa:	d021      	beq.n	8007e40 <_printf_common+0xb4>
 8007dfc:	6823      	ldr	r3, [r4, #0]
 8007dfe:	68e5      	ldr	r5, [r4, #12]
 8007e00:	f003 0306 	and.w	r3, r3, #6
 8007e04:	2b04      	cmp	r3, #4
 8007e06:	bf18      	it	ne
 8007e08:	2500      	movne	r5, #0
 8007e0a:	f8d9 2000 	ldr.w	r2, [r9]
 8007e0e:	f04f 0900 	mov.w	r9, #0
 8007e12:	bf08      	it	eq
 8007e14:	1aad      	subeq	r5, r5, r2
 8007e16:	68a3      	ldr	r3, [r4, #8]
 8007e18:	6922      	ldr	r2, [r4, #16]
 8007e1a:	bf08      	it	eq
 8007e1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007e20:	4293      	cmp	r3, r2
 8007e22:	bfc4      	itt	gt
 8007e24:	1a9b      	subgt	r3, r3, r2
 8007e26:	18ed      	addgt	r5, r5, r3
 8007e28:	341a      	adds	r4, #26
 8007e2a:	454d      	cmp	r5, r9
 8007e2c:	d11a      	bne.n	8007e64 <_printf_common+0xd8>
 8007e2e:	2000      	movs	r0, #0
 8007e30:	e008      	b.n	8007e44 <_printf_common+0xb8>
 8007e32:	2301      	movs	r3, #1
 8007e34:	4652      	mov	r2, sl
 8007e36:	4639      	mov	r1, r7
 8007e38:	4630      	mov	r0, r6
 8007e3a:	47c0      	blx	r8
 8007e3c:	3001      	adds	r0, #1
 8007e3e:	d103      	bne.n	8007e48 <_printf_common+0xbc>
 8007e40:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007e44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e48:	3501      	adds	r5, #1
 8007e4a:	e7c2      	b.n	8007dd2 <_printf_common+0x46>
 8007e4c:	2030      	movs	r0, #48	; 0x30
 8007e4e:	18e1      	adds	r1, r4, r3
 8007e50:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007e54:	1c5a      	adds	r2, r3, #1
 8007e56:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007e5a:	4422      	add	r2, r4
 8007e5c:	3302      	adds	r3, #2
 8007e5e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007e62:	e7c4      	b.n	8007dee <_printf_common+0x62>
 8007e64:	2301      	movs	r3, #1
 8007e66:	4622      	mov	r2, r4
 8007e68:	4639      	mov	r1, r7
 8007e6a:	4630      	mov	r0, r6
 8007e6c:	47c0      	blx	r8
 8007e6e:	3001      	adds	r0, #1
 8007e70:	d0e6      	beq.n	8007e40 <_printf_common+0xb4>
 8007e72:	f109 0901 	add.w	r9, r9, #1
 8007e76:	e7d8      	b.n	8007e2a <_printf_common+0x9e>

08007e78 <_printf_i>:
 8007e78:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007e7c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8007e80:	460c      	mov	r4, r1
 8007e82:	7e09      	ldrb	r1, [r1, #24]
 8007e84:	b085      	sub	sp, #20
 8007e86:	296e      	cmp	r1, #110	; 0x6e
 8007e88:	4617      	mov	r7, r2
 8007e8a:	4606      	mov	r6, r0
 8007e8c:	4698      	mov	r8, r3
 8007e8e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007e90:	f000 80b3 	beq.w	8007ffa <_printf_i+0x182>
 8007e94:	d822      	bhi.n	8007edc <_printf_i+0x64>
 8007e96:	2963      	cmp	r1, #99	; 0x63
 8007e98:	d036      	beq.n	8007f08 <_printf_i+0x90>
 8007e9a:	d80a      	bhi.n	8007eb2 <_printf_i+0x3a>
 8007e9c:	2900      	cmp	r1, #0
 8007e9e:	f000 80b9 	beq.w	8008014 <_printf_i+0x19c>
 8007ea2:	2958      	cmp	r1, #88	; 0x58
 8007ea4:	f000 8083 	beq.w	8007fae <_printf_i+0x136>
 8007ea8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007eac:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8007eb0:	e032      	b.n	8007f18 <_printf_i+0xa0>
 8007eb2:	2964      	cmp	r1, #100	; 0x64
 8007eb4:	d001      	beq.n	8007eba <_printf_i+0x42>
 8007eb6:	2969      	cmp	r1, #105	; 0x69
 8007eb8:	d1f6      	bne.n	8007ea8 <_printf_i+0x30>
 8007eba:	6820      	ldr	r0, [r4, #0]
 8007ebc:	6813      	ldr	r3, [r2, #0]
 8007ebe:	0605      	lsls	r5, r0, #24
 8007ec0:	f103 0104 	add.w	r1, r3, #4
 8007ec4:	d52a      	bpl.n	8007f1c <_printf_i+0xa4>
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	6011      	str	r1, [r2, #0]
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	da03      	bge.n	8007ed6 <_printf_i+0x5e>
 8007ece:	222d      	movs	r2, #45	; 0x2d
 8007ed0:	425b      	negs	r3, r3
 8007ed2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8007ed6:	486f      	ldr	r0, [pc, #444]	; (8008094 <_printf_i+0x21c>)
 8007ed8:	220a      	movs	r2, #10
 8007eda:	e039      	b.n	8007f50 <_printf_i+0xd8>
 8007edc:	2973      	cmp	r1, #115	; 0x73
 8007ede:	f000 809d 	beq.w	800801c <_printf_i+0x1a4>
 8007ee2:	d808      	bhi.n	8007ef6 <_printf_i+0x7e>
 8007ee4:	296f      	cmp	r1, #111	; 0x6f
 8007ee6:	d020      	beq.n	8007f2a <_printf_i+0xb2>
 8007ee8:	2970      	cmp	r1, #112	; 0x70
 8007eea:	d1dd      	bne.n	8007ea8 <_printf_i+0x30>
 8007eec:	6823      	ldr	r3, [r4, #0]
 8007eee:	f043 0320 	orr.w	r3, r3, #32
 8007ef2:	6023      	str	r3, [r4, #0]
 8007ef4:	e003      	b.n	8007efe <_printf_i+0x86>
 8007ef6:	2975      	cmp	r1, #117	; 0x75
 8007ef8:	d017      	beq.n	8007f2a <_printf_i+0xb2>
 8007efa:	2978      	cmp	r1, #120	; 0x78
 8007efc:	d1d4      	bne.n	8007ea8 <_printf_i+0x30>
 8007efe:	2378      	movs	r3, #120	; 0x78
 8007f00:	4865      	ldr	r0, [pc, #404]	; (8008098 <_printf_i+0x220>)
 8007f02:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007f06:	e055      	b.n	8007fb4 <_printf_i+0x13c>
 8007f08:	6813      	ldr	r3, [r2, #0]
 8007f0a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007f0e:	1d19      	adds	r1, r3, #4
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	6011      	str	r1, [r2, #0]
 8007f14:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007f18:	2301      	movs	r3, #1
 8007f1a:	e08c      	b.n	8008036 <_printf_i+0x1be>
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007f22:	6011      	str	r1, [r2, #0]
 8007f24:	bf18      	it	ne
 8007f26:	b21b      	sxthne	r3, r3
 8007f28:	e7cf      	b.n	8007eca <_printf_i+0x52>
 8007f2a:	6813      	ldr	r3, [r2, #0]
 8007f2c:	6825      	ldr	r5, [r4, #0]
 8007f2e:	1d18      	adds	r0, r3, #4
 8007f30:	6010      	str	r0, [r2, #0]
 8007f32:	0628      	lsls	r0, r5, #24
 8007f34:	d501      	bpl.n	8007f3a <_printf_i+0xc2>
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	e002      	b.n	8007f40 <_printf_i+0xc8>
 8007f3a:	0668      	lsls	r0, r5, #25
 8007f3c:	d5fb      	bpl.n	8007f36 <_printf_i+0xbe>
 8007f3e:	881b      	ldrh	r3, [r3, #0]
 8007f40:	296f      	cmp	r1, #111	; 0x6f
 8007f42:	bf14      	ite	ne
 8007f44:	220a      	movne	r2, #10
 8007f46:	2208      	moveq	r2, #8
 8007f48:	4852      	ldr	r0, [pc, #328]	; (8008094 <_printf_i+0x21c>)
 8007f4a:	2100      	movs	r1, #0
 8007f4c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007f50:	6865      	ldr	r5, [r4, #4]
 8007f52:	2d00      	cmp	r5, #0
 8007f54:	60a5      	str	r5, [r4, #8]
 8007f56:	f2c0 8095 	blt.w	8008084 <_printf_i+0x20c>
 8007f5a:	6821      	ldr	r1, [r4, #0]
 8007f5c:	f021 0104 	bic.w	r1, r1, #4
 8007f60:	6021      	str	r1, [r4, #0]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d13d      	bne.n	8007fe2 <_printf_i+0x16a>
 8007f66:	2d00      	cmp	r5, #0
 8007f68:	f040 808e 	bne.w	8008088 <_printf_i+0x210>
 8007f6c:	4665      	mov	r5, ip
 8007f6e:	2a08      	cmp	r2, #8
 8007f70:	d10b      	bne.n	8007f8a <_printf_i+0x112>
 8007f72:	6823      	ldr	r3, [r4, #0]
 8007f74:	07db      	lsls	r3, r3, #31
 8007f76:	d508      	bpl.n	8007f8a <_printf_i+0x112>
 8007f78:	6923      	ldr	r3, [r4, #16]
 8007f7a:	6862      	ldr	r2, [r4, #4]
 8007f7c:	429a      	cmp	r2, r3
 8007f7e:	bfde      	ittt	le
 8007f80:	2330      	movle	r3, #48	; 0x30
 8007f82:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007f86:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8007f8a:	ebac 0305 	sub.w	r3, ip, r5
 8007f8e:	6123      	str	r3, [r4, #16]
 8007f90:	f8cd 8000 	str.w	r8, [sp]
 8007f94:	463b      	mov	r3, r7
 8007f96:	aa03      	add	r2, sp, #12
 8007f98:	4621      	mov	r1, r4
 8007f9a:	4630      	mov	r0, r6
 8007f9c:	f7ff fef6 	bl	8007d8c <_printf_common>
 8007fa0:	3001      	adds	r0, #1
 8007fa2:	d14d      	bne.n	8008040 <_printf_i+0x1c8>
 8007fa4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007fa8:	b005      	add	sp, #20
 8007faa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007fae:	4839      	ldr	r0, [pc, #228]	; (8008094 <_printf_i+0x21c>)
 8007fb0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8007fb4:	6813      	ldr	r3, [r2, #0]
 8007fb6:	6821      	ldr	r1, [r4, #0]
 8007fb8:	1d1d      	adds	r5, r3, #4
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	6015      	str	r5, [r2, #0]
 8007fbe:	060a      	lsls	r2, r1, #24
 8007fc0:	d50b      	bpl.n	8007fda <_printf_i+0x162>
 8007fc2:	07ca      	lsls	r2, r1, #31
 8007fc4:	bf44      	itt	mi
 8007fc6:	f041 0120 	orrmi.w	r1, r1, #32
 8007fca:	6021      	strmi	r1, [r4, #0]
 8007fcc:	b91b      	cbnz	r3, 8007fd6 <_printf_i+0x15e>
 8007fce:	6822      	ldr	r2, [r4, #0]
 8007fd0:	f022 0220 	bic.w	r2, r2, #32
 8007fd4:	6022      	str	r2, [r4, #0]
 8007fd6:	2210      	movs	r2, #16
 8007fd8:	e7b7      	b.n	8007f4a <_printf_i+0xd2>
 8007fda:	064d      	lsls	r5, r1, #25
 8007fdc:	bf48      	it	mi
 8007fde:	b29b      	uxthmi	r3, r3
 8007fe0:	e7ef      	b.n	8007fc2 <_printf_i+0x14a>
 8007fe2:	4665      	mov	r5, ip
 8007fe4:	fbb3 f1f2 	udiv	r1, r3, r2
 8007fe8:	fb02 3311 	mls	r3, r2, r1, r3
 8007fec:	5cc3      	ldrb	r3, [r0, r3]
 8007fee:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8007ff2:	460b      	mov	r3, r1
 8007ff4:	2900      	cmp	r1, #0
 8007ff6:	d1f5      	bne.n	8007fe4 <_printf_i+0x16c>
 8007ff8:	e7b9      	b.n	8007f6e <_printf_i+0xf6>
 8007ffa:	6813      	ldr	r3, [r2, #0]
 8007ffc:	6825      	ldr	r5, [r4, #0]
 8007ffe:	1d18      	adds	r0, r3, #4
 8008000:	6961      	ldr	r1, [r4, #20]
 8008002:	6010      	str	r0, [r2, #0]
 8008004:	0628      	lsls	r0, r5, #24
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	d501      	bpl.n	800800e <_printf_i+0x196>
 800800a:	6019      	str	r1, [r3, #0]
 800800c:	e002      	b.n	8008014 <_printf_i+0x19c>
 800800e:	066a      	lsls	r2, r5, #25
 8008010:	d5fb      	bpl.n	800800a <_printf_i+0x192>
 8008012:	8019      	strh	r1, [r3, #0]
 8008014:	2300      	movs	r3, #0
 8008016:	4665      	mov	r5, ip
 8008018:	6123      	str	r3, [r4, #16]
 800801a:	e7b9      	b.n	8007f90 <_printf_i+0x118>
 800801c:	6813      	ldr	r3, [r2, #0]
 800801e:	1d19      	adds	r1, r3, #4
 8008020:	6011      	str	r1, [r2, #0]
 8008022:	681d      	ldr	r5, [r3, #0]
 8008024:	6862      	ldr	r2, [r4, #4]
 8008026:	2100      	movs	r1, #0
 8008028:	4628      	mov	r0, r5
 800802a:	f000 f837 	bl	800809c <memchr>
 800802e:	b108      	cbz	r0, 8008034 <_printf_i+0x1bc>
 8008030:	1b40      	subs	r0, r0, r5
 8008032:	6060      	str	r0, [r4, #4]
 8008034:	6863      	ldr	r3, [r4, #4]
 8008036:	6123      	str	r3, [r4, #16]
 8008038:	2300      	movs	r3, #0
 800803a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800803e:	e7a7      	b.n	8007f90 <_printf_i+0x118>
 8008040:	6923      	ldr	r3, [r4, #16]
 8008042:	462a      	mov	r2, r5
 8008044:	4639      	mov	r1, r7
 8008046:	4630      	mov	r0, r6
 8008048:	47c0      	blx	r8
 800804a:	3001      	adds	r0, #1
 800804c:	d0aa      	beq.n	8007fa4 <_printf_i+0x12c>
 800804e:	6823      	ldr	r3, [r4, #0]
 8008050:	079b      	lsls	r3, r3, #30
 8008052:	d413      	bmi.n	800807c <_printf_i+0x204>
 8008054:	68e0      	ldr	r0, [r4, #12]
 8008056:	9b03      	ldr	r3, [sp, #12]
 8008058:	4298      	cmp	r0, r3
 800805a:	bfb8      	it	lt
 800805c:	4618      	movlt	r0, r3
 800805e:	e7a3      	b.n	8007fa8 <_printf_i+0x130>
 8008060:	2301      	movs	r3, #1
 8008062:	464a      	mov	r2, r9
 8008064:	4639      	mov	r1, r7
 8008066:	4630      	mov	r0, r6
 8008068:	47c0      	blx	r8
 800806a:	3001      	adds	r0, #1
 800806c:	d09a      	beq.n	8007fa4 <_printf_i+0x12c>
 800806e:	3501      	adds	r5, #1
 8008070:	68e3      	ldr	r3, [r4, #12]
 8008072:	9a03      	ldr	r2, [sp, #12]
 8008074:	1a9b      	subs	r3, r3, r2
 8008076:	42ab      	cmp	r3, r5
 8008078:	dcf2      	bgt.n	8008060 <_printf_i+0x1e8>
 800807a:	e7eb      	b.n	8008054 <_printf_i+0x1dc>
 800807c:	2500      	movs	r5, #0
 800807e:	f104 0919 	add.w	r9, r4, #25
 8008082:	e7f5      	b.n	8008070 <_printf_i+0x1f8>
 8008084:	2b00      	cmp	r3, #0
 8008086:	d1ac      	bne.n	8007fe2 <_printf_i+0x16a>
 8008088:	7803      	ldrb	r3, [r0, #0]
 800808a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800808e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008092:	e76c      	b.n	8007f6e <_printf_i+0xf6>
 8008094:	080083e1 	.word	0x080083e1
 8008098:	080083f2 	.word	0x080083f2

0800809c <memchr>:
 800809c:	b510      	push	{r4, lr}
 800809e:	b2c9      	uxtb	r1, r1
 80080a0:	4402      	add	r2, r0
 80080a2:	4290      	cmp	r0, r2
 80080a4:	4603      	mov	r3, r0
 80080a6:	d101      	bne.n	80080ac <memchr+0x10>
 80080a8:	2300      	movs	r3, #0
 80080aa:	e003      	b.n	80080b4 <memchr+0x18>
 80080ac:	781c      	ldrb	r4, [r3, #0]
 80080ae:	3001      	adds	r0, #1
 80080b0:	428c      	cmp	r4, r1
 80080b2:	d1f6      	bne.n	80080a2 <memchr+0x6>
 80080b4:	4618      	mov	r0, r3
 80080b6:	bd10      	pop	{r4, pc}

080080b8 <memmove>:
 80080b8:	4288      	cmp	r0, r1
 80080ba:	b510      	push	{r4, lr}
 80080bc:	eb01 0302 	add.w	r3, r1, r2
 80080c0:	d807      	bhi.n	80080d2 <memmove+0x1a>
 80080c2:	1e42      	subs	r2, r0, #1
 80080c4:	4299      	cmp	r1, r3
 80080c6:	d00a      	beq.n	80080de <memmove+0x26>
 80080c8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80080cc:	f802 4f01 	strb.w	r4, [r2, #1]!
 80080d0:	e7f8      	b.n	80080c4 <memmove+0xc>
 80080d2:	4283      	cmp	r3, r0
 80080d4:	d9f5      	bls.n	80080c2 <memmove+0xa>
 80080d6:	1881      	adds	r1, r0, r2
 80080d8:	1ad2      	subs	r2, r2, r3
 80080da:	42d3      	cmn	r3, r2
 80080dc:	d100      	bne.n	80080e0 <memmove+0x28>
 80080de:	bd10      	pop	{r4, pc}
 80080e0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80080e4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80080e8:	e7f7      	b.n	80080da <memmove+0x22>
	...

080080ec <_free_r>:
 80080ec:	b538      	push	{r3, r4, r5, lr}
 80080ee:	4605      	mov	r5, r0
 80080f0:	2900      	cmp	r1, #0
 80080f2:	d043      	beq.n	800817c <_free_r+0x90>
 80080f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80080f8:	1f0c      	subs	r4, r1, #4
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	bfb8      	it	lt
 80080fe:	18e4      	addlt	r4, r4, r3
 8008100:	f000 f8d0 	bl	80082a4 <__malloc_lock>
 8008104:	4a1e      	ldr	r2, [pc, #120]	; (8008180 <_free_r+0x94>)
 8008106:	6813      	ldr	r3, [r2, #0]
 8008108:	4610      	mov	r0, r2
 800810a:	b933      	cbnz	r3, 800811a <_free_r+0x2e>
 800810c:	6063      	str	r3, [r4, #4]
 800810e:	6014      	str	r4, [r2, #0]
 8008110:	4628      	mov	r0, r5
 8008112:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008116:	f000 b8c6 	b.w	80082a6 <__malloc_unlock>
 800811a:	42a3      	cmp	r3, r4
 800811c:	d90b      	bls.n	8008136 <_free_r+0x4a>
 800811e:	6821      	ldr	r1, [r4, #0]
 8008120:	1862      	adds	r2, r4, r1
 8008122:	4293      	cmp	r3, r2
 8008124:	bf01      	itttt	eq
 8008126:	681a      	ldreq	r2, [r3, #0]
 8008128:	685b      	ldreq	r3, [r3, #4]
 800812a:	1852      	addeq	r2, r2, r1
 800812c:	6022      	streq	r2, [r4, #0]
 800812e:	6063      	str	r3, [r4, #4]
 8008130:	6004      	str	r4, [r0, #0]
 8008132:	e7ed      	b.n	8008110 <_free_r+0x24>
 8008134:	4613      	mov	r3, r2
 8008136:	685a      	ldr	r2, [r3, #4]
 8008138:	b10a      	cbz	r2, 800813e <_free_r+0x52>
 800813a:	42a2      	cmp	r2, r4
 800813c:	d9fa      	bls.n	8008134 <_free_r+0x48>
 800813e:	6819      	ldr	r1, [r3, #0]
 8008140:	1858      	adds	r0, r3, r1
 8008142:	42a0      	cmp	r0, r4
 8008144:	d10b      	bne.n	800815e <_free_r+0x72>
 8008146:	6820      	ldr	r0, [r4, #0]
 8008148:	4401      	add	r1, r0
 800814a:	1858      	adds	r0, r3, r1
 800814c:	4282      	cmp	r2, r0
 800814e:	6019      	str	r1, [r3, #0]
 8008150:	d1de      	bne.n	8008110 <_free_r+0x24>
 8008152:	6810      	ldr	r0, [r2, #0]
 8008154:	6852      	ldr	r2, [r2, #4]
 8008156:	4401      	add	r1, r0
 8008158:	6019      	str	r1, [r3, #0]
 800815a:	605a      	str	r2, [r3, #4]
 800815c:	e7d8      	b.n	8008110 <_free_r+0x24>
 800815e:	d902      	bls.n	8008166 <_free_r+0x7a>
 8008160:	230c      	movs	r3, #12
 8008162:	602b      	str	r3, [r5, #0]
 8008164:	e7d4      	b.n	8008110 <_free_r+0x24>
 8008166:	6820      	ldr	r0, [r4, #0]
 8008168:	1821      	adds	r1, r4, r0
 800816a:	428a      	cmp	r2, r1
 800816c:	bf01      	itttt	eq
 800816e:	6811      	ldreq	r1, [r2, #0]
 8008170:	6852      	ldreq	r2, [r2, #4]
 8008172:	1809      	addeq	r1, r1, r0
 8008174:	6021      	streq	r1, [r4, #0]
 8008176:	6062      	str	r2, [r4, #4]
 8008178:	605c      	str	r4, [r3, #4]
 800817a:	e7c9      	b.n	8008110 <_free_r+0x24>
 800817c:	bd38      	pop	{r3, r4, r5, pc}
 800817e:	bf00      	nop
 8008180:	200015ac 	.word	0x200015ac

08008184 <_malloc_r>:
 8008184:	b570      	push	{r4, r5, r6, lr}
 8008186:	1ccd      	adds	r5, r1, #3
 8008188:	f025 0503 	bic.w	r5, r5, #3
 800818c:	3508      	adds	r5, #8
 800818e:	2d0c      	cmp	r5, #12
 8008190:	bf38      	it	cc
 8008192:	250c      	movcc	r5, #12
 8008194:	2d00      	cmp	r5, #0
 8008196:	4606      	mov	r6, r0
 8008198:	db01      	blt.n	800819e <_malloc_r+0x1a>
 800819a:	42a9      	cmp	r1, r5
 800819c:	d903      	bls.n	80081a6 <_malloc_r+0x22>
 800819e:	230c      	movs	r3, #12
 80081a0:	6033      	str	r3, [r6, #0]
 80081a2:	2000      	movs	r0, #0
 80081a4:	bd70      	pop	{r4, r5, r6, pc}
 80081a6:	f000 f87d 	bl	80082a4 <__malloc_lock>
 80081aa:	4a21      	ldr	r2, [pc, #132]	; (8008230 <_malloc_r+0xac>)
 80081ac:	6814      	ldr	r4, [r2, #0]
 80081ae:	4621      	mov	r1, r4
 80081b0:	b991      	cbnz	r1, 80081d8 <_malloc_r+0x54>
 80081b2:	4c20      	ldr	r4, [pc, #128]	; (8008234 <_malloc_r+0xb0>)
 80081b4:	6823      	ldr	r3, [r4, #0]
 80081b6:	b91b      	cbnz	r3, 80081c0 <_malloc_r+0x3c>
 80081b8:	4630      	mov	r0, r6
 80081ba:	f000 f863 	bl	8008284 <_sbrk_r>
 80081be:	6020      	str	r0, [r4, #0]
 80081c0:	4629      	mov	r1, r5
 80081c2:	4630      	mov	r0, r6
 80081c4:	f000 f85e 	bl	8008284 <_sbrk_r>
 80081c8:	1c43      	adds	r3, r0, #1
 80081ca:	d124      	bne.n	8008216 <_malloc_r+0x92>
 80081cc:	230c      	movs	r3, #12
 80081ce:	4630      	mov	r0, r6
 80081d0:	6033      	str	r3, [r6, #0]
 80081d2:	f000 f868 	bl	80082a6 <__malloc_unlock>
 80081d6:	e7e4      	b.n	80081a2 <_malloc_r+0x1e>
 80081d8:	680b      	ldr	r3, [r1, #0]
 80081da:	1b5b      	subs	r3, r3, r5
 80081dc:	d418      	bmi.n	8008210 <_malloc_r+0x8c>
 80081de:	2b0b      	cmp	r3, #11
 80081e0:	d90f      	bls.n	8008202 <_malloc_r+0x7e>
 80081e2:	600b      	str	r3, [r1, #0]
 80081e4:	18cc      	adds	r4, r1, r3
 80081e6:	50cd      	str	r5, [r1, r3]
 80081e8:	4630      	mov	r0, r6
 80081ea:	f000 f85c 	bl	80082a6 <__malloc_unlock>
 80081ee:	f104 000b 	add.w	r0, r4, #11
 80081f2:	1d23      	adds	r3, r4, #4
 80081f4:	f020 0007 	bic.w	r0, r0, #7
 80081f8:	1ac3      	subs	r3, r0, r3
 80081fa:	d0d3      	beq.n	80081a4 <_malloc_r+0x20>
 80081fc:	425a      	negs	r2, r3
 80081fe:	50e2      	str	r2, [r4, r3]
 8008200:	e7d0      	b.n	80081a4 <_malloc_r+0x20>
 8008202:	684b      	ldr	r3, [r1, #4]
 8008204:	428c      	cmp	r4, r1
 8008206:	bf16      	itet	ne
 8008208:	6063      	strne	r3, [r4, #4]
 800820a:	6013      	streq	r3, [r2, #0]
 800820c:	460c      	movne	r4, r1
 800820e:	e7eb      	b.n	80081e8 <_malloc_r+0x64>
 8008210:	460c      	mov	r4, r1
 8008212:	6849      	ldr	r1, [r1, #4]
 8008214:	e7cc      	b.n	80081b0 <_malloc_r+0x2c>
 8008216:	1cc4      	adds	r4, r0, #3
 8008218:	f024 0403 	bic.w	r4, r4, #3
 800821c:	42a0      	cmp	r0, r4
 800821e:	d005      	beq.n	800822c <_malloc_r+0xa8>
 8008220:	1a21      	subs	r1, r4, r0
 8008222:	4630      	mov	r0, r6
 8008224:	f000 f82e 	bl	8008284 <_sbrk_r>
 8008228:	3001      	adds	r0, #1
 800822a:	d0cf      	beq.n	80081cc <_malloc_r+0x48>
 800822c:	6025      	str	r5, [r4, #0]
 800822e:	e7db      	b.n	80081e8 <_malloc_r+0x64>
 8008230:	200015ac 	.word	0x200015ac
 8008234:	200015b0 	.word	0x200015b0

08008238 <_realloc_r>:
 8008238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800823a:	4607      	mov	r7, r0
 800823c:	4614      	mov	r4, r2
 800823e:	460e      	mov	r6, r1
 8008240:	b921      	cbnz	r1, 800824c <_realloc_r+0x14>
 8008242:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008246:	4611      	mov	r1, r2
 8008248:	f7ff bf9c 	b.w	8008184 <_malloc_r>
 800824c:	b922      	cbnz	r2, 8008258 <_realloc_r+0x20>
 800824e:	f7ff ff4d 	bl	80080ec <_free_r>
 8008252:	4625      	mov	r5, r4
 8008254:	4628      	mov	r0, r5
 8008256:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008258:	f000 f826 	bl	80082a8 <_malloc_usable_size_r>
 800825c:	42a0      	cmp	r0, r4
 800825e:	d20f      	bcs.n	8008280 <_realloc_r+0x48>
 8008260:	4621      	mov	r1, r4
 8008262:	4638      	mov	r0, r7
 8008264:	f7ff ff8e 	bl	8008184 <_malloc_r>
 8008268:	4605      	mov	r5, r0
 800826a:	2800      	cmp	r0, #0
 800826c:	d0f2      	beq.n	8008254 <_realloc_r+0x1c>
 800826e:	4631      	mov	r1, r6
 8008270:	4622      	mov	r2, r4
 8008272:	f7ff fc05 	bl	8007a80 <memcpy>
 8008276:	4631      	mov	r1, r6
 8008278:	4638      	mov	r0, r7
 800827a:	f7ff ff37 	bl	80080ec <_free_r>
 800827e:	e7e9      	b.n	8008254 <_realloc_r+0x1c>
 8008280:	4635      	mov	r5, r6
 8008282:	e7e7      	b.n	8008254 <_realloc_r+0x1c>

08008284 <_sbrk_r>:
 8008284:	b538      	push	{r3, r4, r5, lr}
 8008286:	2300      	movs	r3, #0
 8008288:	4c05      	ldr	r4, [pc, #20]	; (80082a0 <_sbrk_r+0x1c>)
 800828a:	4605      	mov	r5, r0
 800828c:	4608      	mov	r0, r1
 800828e:	6023      	str	r3, [r4, #0]
 8008290:	f7f9 f96c 	bl	800156c <_sbrk>
 8008294:	1c43      	adds	r3, r0, #1
 8008296:	d102      	bne.n	800829e <_sbrk_r+0x1a>
 8008298:	6823      	ldr	r3, [r4, #0]
 800829a:	b103      	cbz	r3, 800829e <_sbrk_r+0x1a>
 800829c:	602b      	str	r3, [r5, #0]
 800829e:	bd38      	pop	{r3, r4, r5, pc}
 80082a0:	20001d48 	.word	0x20001d48

080082a4 <__malloc_lock>:
 80082a4:	4770      	bx	lr

080082a6 <__malloc_unlock>:
 80082a6:	4770      	bx	lr

080082a8 <_malloc_usable_size_r>:
 80082a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80082ac:	1f18      	subs	r0, r3, #4
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	bfbc      	itt	lt
 80082b2:	580b      	ldrlt	r3, [r1, r0]
 80082b4:	18c0      	addlt	r0, r0, r3
 80082b6:	4770      	bx	lr

080082b8 <_init>:
 80082b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082ba:	bf00      	nop
 80082bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80082be:	bc08      	pop	{r3}
 80082c0:	469e      	mov	lr, r3
 80082c2:	4770      	bx	lr

080082c4 <_fini>:
 80082c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082c6:	bf00      	nop
 80082c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80082ca:	bc08      	pop	{r3}
 80082cc:	469e      	mov	lr, r3
 80082ce:	4770      	bx	lr
