Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Desktop/Vivado/Vivado/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 609f849ed6244433ac225f11687021b6 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot and4gatetestbench_behav xil_defaultlib.and4gatetestbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/it/digital_system/Digital_System_Design/lab1/task1/task1.srcs/sources_1/new/and4input.sv" Line 2. Module and4input doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/digital_system/Digital_System_Design/lab1/task1/task1.srcs/sources_1/new/and4gate.sv" Line 1. Module and4gate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/digital_system/Digital_System_Design/lab1/task1/task1.srcs/sources_1/new/and4gate.sv" Line 1. Module and4gate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/digital_system/Digital_System_Design/lab1/task1/task1.srcs/sources_1/new/and4gate.sv" Line 1. Module and4gate doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.and4gate
Compiling module xil_defaultlib.and4input
Compiling module xil_defaultlib.and4gatetestbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot and4gatetestbench_behav
