
*** Running vivado
    with args -log top_level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_level.tcl -notrace
Command: synth_design -top top_level -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1840
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.551 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/top_level.vhd:18]
INFO: [Synth 8-3491] module 'config_ofdm' declared at 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/config_ofdm.vhd:4' bound to instance 'memoria' of component 'config_ofdm' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/top_level.vhd:87]
INFO: [Synth 8-638] synthesizing module 'config_ofdm' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/config_ofdm.vhd:14]
INFO: [Synth 8-226] default block is never used [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/config_ofdm.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'config_ofdm' (1#1) [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/config_ofdm.vhd:14]
INFO: [Synth 8-3491] module 'ofdm_sdr' declared at 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/ofdm_sdr.vhd:6' bound to instance 'modulacion' of component 'ofdm_sdr' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/top_level.vhd:96]
INFO: [Synth 8-638] synthesizing module 'ofdm_sdr' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/ofdm_sdr.vhd:20]
INFO: [Synth 8-3491] module 'ofdm' declared at 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/ofdm.vhd:4' bound to instance 'ofdm_modulador' of component 'ofdm' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/ofdm_sdr.vhd:136]
INFO: [Synth 8-638] synthesizing module 'ofdm' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/ofdm.vhd:24]
INFO: [Synth 8-3491] module 'pv_fila0' declared at 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila0.vhd:6' bound to instance 'fila0' of component 'pv_fila0' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/ofdm.vhd:93]
INFO: [Synth 8-638] synthesizing module 'pv_fila0' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila0.vhd:17]
INFO: [Synth 8-226] default block is never used [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila0.vhd:119]
INFO: [Synth 8-226] default block is never used [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila0.vhd:171]
INFO: [Synth 8-226] default block is never used [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila0.vhd:263]
INFO: [Synth 8-226] default block is never used [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila0.vhd:263]
WARNING: [Synth 8-614] signal 'selection_tx' is read in the process but is not in the sensitivity list [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila0.vhd:263]
INFO: [Synth 8-3491] module 'product' declared at 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.runs/synth_1/.Xil/Vivado-3120-DESKTOP-5U57I87/realtime/product_stub.vhdl:5' bound to instance 'product_real' of component 'product' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila0.vhd:344]
INFO: [Synth 8-638] synthesizing module 'product' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.runs/synth_1/.Xil/Vivado-3120-DESKTOP-5U57I87/realtime/product_stub.vhdl:18]
INFO: [Synth 8-3491] module 'acumulador' declared at 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.runs/synth_1/.Xil/Vivado-3120-DESKTOP-5U57I87/realtime/acumulador_stub.vhdl:5' bound to instance 'acumulador_real' of component 'acumulador' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila0.vhd:355]
INFO: [Synth 8-638] synthesizing module 'acumulador' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.runs/synth_1/.Xil/Vivado-3120-DESKTOP-5U57I87/realtime/acumulador_stub.vhdl:19]
INFO: [Synth 8-3491] module 'product' declared at 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.runs/synth_1/.Xil/Vivado-3120-DESKTOP-5U57I87/realtime/product_stub.vhdl:5' bound to instance 'product_imag' of component 'product' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila0.vhd:370]
INFO: [Synth 8-3491] module 'acumulador' declared at 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.runs/synth_1/.Xil/Vivado-3120-DESKTOP-5U57I87/realtime/acumulador_stub.vhdl:5' bound to instance 'acumulador_imag' of component 'acumulador' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila0.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'pv_fila0' (2#1) [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila0.vhd:17]
INFO: [Synth 8-3491] module 'pv_fila1' declared at 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila1.vhd:6' bound to instance 'fila1' of component 'pv_fila1' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/ofdm.vhd:103]
INFO: [Synth 8-638] synthesizing module 'pv_fila1' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila1.vhd:17]
INFO: [Synth 8-226] default block is never used [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila1.vhd:119]
INFO: [Synth 8-226] default block is never used [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila1.vhd:171]
INFO: [Synth 8-226] default block is never used [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila1.vhd:263]
INFO: [Synth 8-226] default block is never used [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila1.vhd:263]
WARNING: [Synth 8-614] signal 'selection_tx' is read in the process but is not in the sensitivity list [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila1.vhd:263]
INFO: [Synth 8-3491] module 'product' declared at 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.runs/synth_1/.Xil/Vivado-3120-DESKTOP-5U57I87/realtime/product_stub.vhdl:5' bound to instance 'product_real' of component 'product' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila1.vhd:344]
INFO: [Synth 8-3491] module 'acumulador' declared at 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.runs/synth_1/.Xil/Vivado-3120-DESKTOP-5U57I87/realtime/acumulador_stub.vhdl:5' bound to instance 'acumulador_real' of component 'acumulador' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila1.vhd:355]
INFO: [Synth 8-3491] module 'product' declared at 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.runs/synth_1/.Xil/Vivado-3120-DESKTOP-5U57I87/realtime/product_stub.vhdl:5' bound to instance 'product_imag' of component 'product' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila1.vhd:370]
INFO: [Synth 8-3491] module 'acumulador' declared at 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.runs/synth_1/.Xil/Vivado-3120-DESKTOP-5U57I87/realtime/acumulador_stub.vhdl:5' bound to instance 'acumulador_imag' of component 'acumulador' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila1.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'pv_fila1' (3#1) [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila1.vhd:17]
INFO: [Synth 8-3491] module 'pv_fila2' declared at 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila2.vhd:6' bound to instance 'fila2' of component 'pv_fila2' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/ofdm.vhd:113]
INFO: [Synth 8-638] synthesizing module 'pv_fila2' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila2.vhd:17]
INFO: [Synth 8-226] default block is never used [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila2.vhd:119]
INFO: [Synth 8-226] default block is never used [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila2.vhd:171]
INFO: [Synth 8-226] default block is never used [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila2.vhd:263]
INFO: [Synth 8-226] default block is never used [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila2.vhd:263]
WARNING: [Synth 8-614] signal 'selection_tx' is read in the process but is not in the sensitivity list [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila2.vhd:263]
INFO: [Synth 8-3491] module 'product' declared at 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.runs/synth_1/.Xil/Vivado-3120-DESKTOP-5U57I87/realtime/product_stub.vhdl:5' bound to instance 'product_real' of component 'product' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila2.vhd:344]
INFO: [Synth 8-3491] module 'acumulador' declared at 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.runs/synth_1/.Xil/Vivado-3120-DESKTOP-5U57I87/realtime/acumulador_stub.vhdl:5' bound to instance 'acumulador_real' of component 'acumulador' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila2.vhd:355]
INFO: [Synth 8-3491] module 'product' declared at 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.runs/synth_1/.Xil/Vivado-3120-DESKTOP-5U57I87/realtime/product_stub.vhdl:5' bound to instance 'product_imag' of component 'product' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila2.vhd:370]
INFO: [Synth 8-3491] module 'acumulador' declared at 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.runs/synth_1/.Xil/Vivado-3120-DESKTOP-5U57I87/realtime/acumulador_stub.vhdl:5' bound to instance 'acumulador_imag' of component 'acumulador' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila2.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'pv_fila2' (4#1) [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila2.vhd:17]
INFO: [Synth 8-3491] module 'pv_fila3' declared at 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila3.vhd:6' bound to instance 'fila3' of component 'pv_fila3' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/ofdm.vhd:123]
INFO: [Synth 8-638] synthesizing module 'pv_fila3' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila3.vhd:17]
INFO: [Synth 8-226] default block is never used [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila3.vhd:119]
INFO: [Synth 8-226] default block is never used [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila3.vhd:171]
INFO: [Synth 8-226] default block is never used [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila3.vhd:263]
INFO: [Synth 8-226] default block is never used [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila3.vhd:263]
WARNING: [Synth 8-614] signal 'selection_tx' is read in the process but is not in the sensitivity list [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila3.vhd:263]
INFO: [Synth 8-3491] module 'product' declared at 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.runs/synth_1/.Xil/Vivado-3120-DESKTOP-5U57I87/realtime/product_stub.vhdl:5' bound to instance 'product_real' of component 'product' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila3.vhd:344]
INFO: [Synth 8-3491] module 'acumulador' declared at 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.runs/synth_1/.Xil/Vivado-3120-DESKTOP-5U57I87/realtime/acumulador_stub.vhdl:5' bound to instance 'acumulador_real' of component 'acumulador' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila3.vhd:355]
INFO: [Synth 8-3491] module 'product' declared at 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.runs/synth_1/.Xil/Vivado-3120-DESKTOP-5U57I87/realtime/product_stub.vhdl:5' bound to instance 'product_imag' of component 'product' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila3.vhd:370]
INFO: [Synth 8-3491] module 'acumulador' declared at 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.runs/synth_1/.Xil/Vivado-3120-DESKTOP-5U57I87/realtime/acumulador_stub.vhdl:5' bound to instance 'acumulador_imag' of component 'acumulador' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila3.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'pv_fila3' (5#1) [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila3.vhd:17]
INFO: [Synth 8-3491] module 'pv_fila4' declared at 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila4.vhd:6' bound to instance 'fila4' of component 'pv_fila4' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/ofdm.vhd:133]
INFO: [Synth 8-638] synthesizing module 'pv_fila4' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila4.vhd:17]
INFO: [Synth 8-226] default block is never used [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila4.vhd:119]
INFO: [Synth 8-226] default block is never used [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila4.vhd:171]
INFO: [Synth 8-226] default block is never used [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila4.vhd:263]
INFO: [Synth 8-226] default block is never used [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila4.vhd:263]
WARNING: [Synth 8-614] signal 'selection_tx' is read in the process but is not in the sensitivity list [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila4.vhd:263]
INFO: [Synth 8-3491] module 'product' declared at 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.runs/synth_1/.Xil/Vivado-3120-DESKTOP-5U57I87/realtime/product_stub.vhdl:5' bound to instance 'product_real' of component 'product' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila4.vhd:344]
INFO: [Synth 8-3491] module 'acumulador' declared at 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.runs/synth_1/.Xil/Vivado-3120-DESKTOP-5U57I87/realtime/acumulador_stub.vhdl:5' bound to instance 'acumulador_real' of component 'acumulador' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila4.vhd:355]
INFO: [Synth 8-3491] module 'product' declared at 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.runs/synth_1/.Xil/Vivado-3120-DESKTOP-5U57I87/realtime/product_stub.vhdl:5' bound to instance 'product_imag' of component 'product' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila4.vhd:370]
INFO: [Synth 8-3491] module 'acumulador' declared at 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.runs/synth_1/.Xil/Vivado-3120-DESKTOP-5U57I87/realtime/acumulador_stub.vhdl:5' bound to instance 'acumulador_imag' of component 'acumulador' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila4.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'pv_fila4' (6#1) [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila4.vhd:17]
INFO: [Synth 8-3491] module 'pv_fila5' declared at 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila5.vhd:6' bound to instance 'fila5' of component 'pv_fila5' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/ofdm.vhd:143]
INFO: [Synth 8-638] synthesizing module 'pv_fila5' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila5.vhd:17]
INFO: [Synth 8-226] default block is never used [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila5.vhd:119]
INFO: [Synth 8-226] default block is never used [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila5.vhd:171]
INFO: [Synth 8-226] default block is never used [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila5.vhd:263]
INFO: [Synth 8-226] default block is never used [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila5.vhd:263]
WARNING: [Synth 8-614] signal 'selection_tx' is read in the process but is not in the sensitivity list [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila5.vhd:263]
INFO: [Synth 8-3491] module 'product' declared at 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.runs/synth_1/.Xil/Vivado-3120-DESKTOP-5U57I87/realtime/product_stub.vhdl:5' bound to instance 'product_real' of component 'product' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila5.vhd:344]
INFO: [Synth 8-3491] module 'acumulador' declared at 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.runs/synth_1/.Xil/Vivado-3120-DESKTOP-5U57I87/realtime/acumulador_stub.vhdl:5' bound to instance 'acumulador_real' of component 'acumulador' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila5.vhd:355]
INFO: [Synth 8-3491] module 'product' declared at 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.runs/synth_1/.Xil/Vivado-3120-DESKTOP-5U57I87/realtime/product_stub.vhdl:5' bound to instance 'product_imag' of component 'product' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila5.vhd:370]
INFO: [Synth 8-3491] module 'acumulador' declared at 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.runs/synth_1/.Xil/Vivado-3120-DESKTOP-5U57I87/realtime/acumulador_stub.vhdl:5' bound to instance 'acumulador_imag' of component 'acumulador' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila5.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'pv_fila5' (7#1) [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/pv_fila5.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ofdm' (8#1) [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/ofdm.vhd:24]
INFO: [Synth 8-3491] module 'interpolador' declared at 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/interpolador.vhd:6' bound to instance 'interpolador_p' of component 'interpolador' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/ofdm_sdr.vhd:158]
INFO: [Synth 8-638] synthesizing module 'interpolador' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/interpolador.vhd:31]
	Parameter n bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'interpolador' (9#1) [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/interpolador.vhd:31]
INFO: [Synth 8-3491] module 'synch_tx' declared at 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/synch_tx.vhd:5' bound to instance 'synch_portadora' of component 'synch_tx' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/ofdm_sdr.vhd:194]
INFO: [Synth 8-638] synthesizing module 'synch_tx' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/synch_tx.vhd:14]
INFO: [Synth 8-226] default block is never used [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/synch_tx.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'synch_tx' (10#1) [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/synch_tx.vhd:14]
INFO: [Synth 8-3491] module 'carrier' declared at 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/carrier.vhd:5' bound to instance 'coseno' of component 'carrier' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/ofdm_sdr.vhd:203]
INFO: [Synth 8-638] synthesizing module 'carrier' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/carrier.vhd:12]
INFO: [Synth 8-226] default block is never used [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/carrier.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'carrier' (11#1) [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/carrier.vhd:12]
INFO: [Synth 8-3491] module 'carrier' declared at 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/carrier.vhd:5' bound to instance 'seno' of component 'carrier' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/ofdm_sdr.vhd:209]
INFO: [Synth 8-3491] module 'product_sdr' declared at 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.runs/synth_1/.Xil/Vivado-3120-DESKTOP-5U57I87/realtime/product_sdr_stub.vhdl:5' bound to instance 'product_coseno' of component 'product_sdr' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/ofdm_sdr.vhd:217]
INFO: [Synth 8-638] synthesizing module 'product_sdr' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.runs/synth_1/.Xil/Vivado-3120-DESKTOP-5U57I87/realtime/product_sdr_stub.vhdl:18]
INFO: [Synth 8-3491] module 'product_sdr' declared at 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.runs/synth_1/.Xil/Vivado-3120-DESKTOP-5U57I87/realtime/product_sdr_stub.vhdl:5' bound to instance 'product_seno' of component 'product_sdr' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/ofdm_sdr.vhd:229]
INFO: [Synth 8-3491] module 'suma' declared at 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.runs/synth_1/.Xil/Vivado-3120-DESKTOP-5U57I87/realtime/suma_stub.vhdl:5' bound to instance 'resultado_sdr' of component 'suma' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/ofdm_sdr.vhd:240]
INFO: [Synth 8-638] synthesizing module 'suma' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.runs/synth_1/.Xil/Vivado-3120-DESKTOP-5U57I87/realtime/suma_stub.vhdl:18]
INFO: [Synth 8-3491] module 'bits16_bits32' declared at 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/bits16_bits32.vhd:6' bound to instance 'transformation' of component 'bits16_bits32' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/ofdm_sdr.vhd:252]
INFO: [Synth 8-638] synthesizing module 'bits16_bits32' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/bits16_bits32.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'bits16_bits32' (12#1) [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/bits16_bits32.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'ofdm_sdr' (13#1) [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/ofdm_sdr.vhd:20]
INFO: [Synth 8-3491] module 'cuantizador' declared at 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/cuantizador.vhd:4' bound to instance 'cuantizador_1' of component 'cuantizador' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/top_level.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cuantizador' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/cuantizador.vhd:20]
INFO: [Synth 8-3491] module 'my_rest' declared at 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.runs/synth_1/.Xil/Vivado-3120-DESKTOP-5U57I87/realtime/my_rest_stub.vhdl:5' bound to instance 'restar' of component 'my_rest' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/cuantizador.vhd:96]
INFO: [Synth 8-638] synthesizing module 'my_rest' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.runs/synth_1/.Xil/Vivado-3120-DESKTOP-5U57I87/realtime/my_rest_stub.vhdl:18]
INFO: [Synth 8-3491] module 'my_multiplicador' declared at 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.runs/synth_1/.Xil/Vivado-3120-DESKTOP-5U57I87/realtime/my_multiplicador_stub.vhdl:5' bound to instance 'multiplicar' of component 'my_multiplicador' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/cuantizador.vhd:107]
INFO: [Synth 8-638] synthesizing module 'my_multiplicador' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.runs/synth_1/.Xil/Vivado-3120-DESKTOP-5U57I87/realtime/my_multiplicador_stub.vhdl:18]
INFO: [Synth 8-3491] module 'conv_bin' declared at 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/conv_bin.vhd:6' bound to instance 'cuantizador' of component 'conv_bin' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/cuantizador.vhd:118]
INFO: [Synth 8-638] synthesizing module 'conv_bin' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/conv_bin.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'conv_bin' (14#1) [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/conv_bin.vhd:19]
INFO: [Synth 8-3491] module 'redondeo' declared at 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/redondeo.vhd:6' bound to instance 'redondear' of component 'redondeo' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/cuantizador.vhd:128]
INFO: [Synth 8-638] synthesizing module 'redondeo' [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/redondeo.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'redondeo' (15#1) [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/redondeo.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'cuantizador' (16#1) [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/cuantizador.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'top_level' (17#1) [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/new/top_level.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1027.551 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1027.551 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1027.551 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1027.551 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/product_sdr/product_sdr/product_in_context.xdc] for cell 'modulacion/product_coseno'
Finished Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/product_sdr/product_sdr/product_in_context.xdc] for cell 'modulacion/product_coseno'
Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/product_sdr/product_sdr/product_in_context.xdc] for cell 'modulacion/product_seno'
Finished Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/product_sdr/product_sdr/product_in_context.xdc] for cell 'modulacion/product_seno'
Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/product/product/product_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila0/product_real'
Finished Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/product/product/product_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila0/product_real'
Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/product/product/product_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila0/product_imag'
Finished Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/product/product/product_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila0/product_imag'
Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/product/product/product_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila1/product_real'
Finished Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/product/product/product_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila1/product_real'
Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/product/product/product_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila1/product_imag'
Finished Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/product/product/product_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila1/product_imag'
Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/product/product/product_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila2/product_real'
Finished Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/product/product/product_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila2/product_real'
Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/product/product/product_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila2/product_imag'
Finished Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/product/product/product_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila2/product_imag'
Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/product/product/product_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila3/product_real'
Finished Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/product/product/product_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila3/product_real'
Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/product/product/product_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila3/product_imag'
Finished Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/product/product/product_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila3/product_imag'
Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/product/product/product_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila4/product_real'
Finished Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/product/product/product_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila4/product_real'
Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/product/product/product_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila4/product_imag'
Finished Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/product/product/product_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila4/product_imag'
Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/product/product/product_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila5/product_real'
Finished Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/product/product/product_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila5/product_real'
Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/product/product/product_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila5/product_imag'
Finished Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/product/product/product_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila5/product_imag'
Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/acumulador/acumulador/acumulador_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila0/acumulador_real'
Finished Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/acumulador/acumulador/acumulador_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila0/acumulador_real'
Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/acumulador/acumulador/acumulador_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila0/acumulador_imag'
Finished Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/acumulador/acumulador/acumulador_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila0/acumulador_imag'
Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/acumulador/acumulador/acumulador_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila1/acumulador_real'
Finished Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/acumulador/acumulador/acumulador_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila1/acumulador_real'
Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/acumulador/acumulador/acumulador_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila1/acumulador_imag'
Finished Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/acumulador/acumulador/acumulador_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila1/acumulador_imag'
Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/acumulador/acumulador/acumulador_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila2/acumulador_real'
Finished Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/acumulador/acumulador/acumulador_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila2/acumulador_real'
Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/acumulador/acumulador/acumulador_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila2/acumulador_imag'
Finished Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/acumulador/acumulador/acumulador_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila2/acumulador_imag'
Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/acumulador/acumulador/acumulador_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila3/acumulador_real'
Finished Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/acumulador/acumulador/acumulador_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila3/acumulador_real'
Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/acumulador/acumulador/acumulador_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila3/acumulador_imag'
Finished Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/acumulador/acumulador/acumulador_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila3/acumulador_imag'
Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/acumulador/acumulador/acumulador_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila4/acumulador_real'
Finished Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/acumulador/acumulador/acumulador_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila4/acumulador_real'
Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/acumulador/acumulador/acumulador_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila4/acumulador_imag'
Finished Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/acumulador/acumulador/acumulador_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila4/acumulador_imag'
Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/acumulador/acumulador/acumulador_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila5/acumulador_real'
Finished Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/acumulador/acumulador/acumulador_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila5/acumulador_real'
Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/acumulador/acumulador/acumulador_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila5/acumulador_imag'
Finished Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/acumulador/acumulador/acumulador_in_context.xdc] for cell 'modulacion/ofdm_modulador/fila5/acumulador_imag'
Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/suma/suma/suma_in_context.xdc] for cell 'modulacion/resultado_sdr'
Finished Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/suma/suma/suma_in_context.xdc] for cell 'modulacion/resultado_sdr'
Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/my_rest/my_rest/my_rest_in_context.xdc] for cell 'cuantizador_1/restar'
Finished Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/my_rest/my_rest/my_rest_in_context.xdc] for cell 'cuantizador_1/restar'
Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/my_multiplicador/my_multiplicador/my_multiplicador_in_context.xdc] for cell 'cuantizador_1/multiplicar'
Finished Parsing XDC File [c:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/sources_1/ip/my_multiplicador/my_multiplicador/my_multiplicador_in_context.xdc] for cell 'cuantizador_1/multiplicar'
Parsing XDC File [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1062.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1062.555 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cuantizador_1/multiplicar' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cuantizador_1/restar' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'modulacion/product_coseno' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'modulacion/product_seno' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'modulacion/resultado_sdr' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'modulacion/ofdm_modulador/fila0/acumulador_imag' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'modulacion/ofdm_modulador/fila0/acumulador_real' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'modulacion/ofdm_modulador/fila0/product_imag' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'modulacion/ofdm_modulador/fila0/product_real' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'modulacion/ofdm_modulador/fila1/acumulador_imag' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'modulacion/ofdm_modulador/fila1/acumulador_real' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'modulacion/ofdm_modulador/fila1/product_imag' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'modulacion/ofdm_modulador/fila1/product_real' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'modulacion/ofdm_modulador/fila2/acumulador_imag' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'modulacion/ofdm_modulador/fila2/acumulador_real' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'modulacion/ofdm_modulador/fila2/product_imag' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'modulacion/ofdm_modulador/fila2/product_real' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'modulacion/ofdm_modulador/fila3/acumulador_imag' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'modulacion/ofdm_modulador/fila3/acumulador_real' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'modulacion/ofdm_modulador/fila3/product_imag' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'modulacion/ofdm_modulador/fila3/product_real' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'modulacion/ofdm_modulador/fila4/acumulador_imag' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'modulacion/ofdm_modulador/fila4/acumulador_real' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'modulacion/ofdm_modulador/fila4/product_imag' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'modulacion/ofdm_modulador/fila4/product_real' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'modulacion/ofdm_modulador/fila5/acumulador_imag' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'modulacion/ofdm_modulador/fila5/acumulador_real' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'modulacion/ofdm_modulador/fila5/product_imag' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'modulacion/ofdm_modulador/fila5/product_real' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1071.320 ; gain = 43.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1071.320 ; gain = 43.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for modulacion/product_coseno. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for modulacion/product_seno. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for modulacion/ofdm_modulador/fila0/product_imag. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for modulacion/ofdm_modulador/fila1/product_imag. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for modulacion/ofdm_modulador/fila2/product_imag. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for modulacion/ofdm_modulador/fila3/product_imag. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for modulacion/ofdm_modulador/fila4/product_imag. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for modulacion/ofdm_modulador/fila5/product_imag. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for modulacion/ofdm_modulador/fila0/product_real. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for modulacion/ofdm_modulador/fila1/product_real. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for modulacion/ofdm_modulador/fila2/product_real. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for modulacion/ofdm_modulador/fila3/product_real. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for modulacion/ofdm_modulador/fila4/product_real. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for modulacion/ofdm_modulador/fila5/product_real. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for modulacion/ofdm_modulador/fila0/acumulador_imag. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for modulacion/ofdm_modulador/fila1/acumulador_imag. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for modulacion/ofdm_modulador/fila2/acumulador_imag. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for modulacion/ofdm_modulador/fila3/acumulador_imag. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for modulacion/ofdm_modulador/fila4/acumulador_imag. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for modulacion/ofdm_modulador/fila5/acumulador_imag. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for modulacion/ofdm_modulador/fila0/acumulador_real. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for modulacion/ofdm_modulador/fila1/acumulador_real. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for modulacion/ofdm_modulador/fila2/acumulador_real. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for modulacion/ofdm_modulador/fila3/acumulador_real. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for modulacion/ofdm_modulador/fila4/acumulador_real. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for modulacion/ofdm_modulador/fila5/acumulador_real. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for modulacion/resultado_sdr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cuantizador_1/restar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cuantizador_1/multiplicar. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1071.320 ; gain = 43.770
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'estado_actual_reg' in module 'config_ofdm'
INFO: [Synth 8-802] inferred FSM for state register 'estado_actual_mapeo_reg' in module 'pv_fila0'
INFO: [Synth 8-802] inferred FSM for state register 'estado_actual_mapeo_reg' in module 'pv_fila1'
INFO: [Synth 8-802] inferred FSM for state register 'estado_actual_mapeo_reg' in module 'pv_fila2'
INFO: [Synth 8-802] inferred FSM for state register 'estado_actual_mapeo_reg' in module 'pv_fila3'
INFO: [Synth 8-802] inferred FSM for state register 'estado_actual_mapeo_reg' in module 'pv_fila4'
INFO: [Synth 8-802] inferred FSM for state register 'estado_actual_mapeo_reg' in module 'pv_fila5'
INFO: [Synth 8-802] inferred FSM for state register 'estado_actual_contInterpolador_reg' in module 'interpolador'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 estado1 |                              001 |                               00
                 estado2 |                              010 |                               01
                 estado3 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'estado_actual_reg' using encoding 'one-hot' in module 'config_ofdm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 estado1 |                              001 |                               00
                 estado2 |                              010 |                               01
                 estado3 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'estado_actual_mapeo_reg' using encoding 'one-hot' in module 'pv_fila0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 estado1 |                              001 |                               00
                 estado2 |                              010 |                               01
                 estado3 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'estado_actual_mapeo_reg' using encoding 'one-hot' in module 'pv_fila1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 estado1 |                              001 |                               00
                 estado2 |                              010 |                               01
                 estado3 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'estado_actual_mapeo_reg' using encoding 'one-hot' in module 'pv_fila2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 estado1 |                              001 |                               00
                 estado2 |                              010 |                               01
                 estado3 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'estado_actual_mapeo_reg' using encoding 'one-hot' in module 'pv_fila3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 estado1 |                              001 |                               00
                 estado2 |                              010 |                               01
                 estado3 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'estado_actual_mapeo_reg' using encoding 'one-hot' in module 'pv_fila4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 estado1 |                              001 |                               00
                 estado2 |                              010 |                               01
                 estado3 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'estado_actual_mapeo_reg' using encoding 'one-hot' in module 'pv_fila5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 estado1 |                               00 |                               00
                 estado2 |                               01 |                               01
                 estado3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'estado_actual_contInterpolador_reg' using encoding 'sequential' in module 'interpolador'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 1071.320 ; gain = 43.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   14 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 18    
	   2 Input    2 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 6     
+---XORs : 
	   2 Input     16 Bit         XORs := 5     
+---Registers : 
	               36 Bit    Registers := 7     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 32    
	               14 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 18    
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 48    
+---Muxes : 
	   2 Input   36 Bit        Muxes := 6     
	   3 Input   36 Bit        Muxes := 6     
	   2 Input   34 Bit        Muxes := 6     
	  20 Input   16 Bit        Muxes := 6     
	  21 Input   16 Bit        Muxes := 6     
	   2 Input   16 Bit        Muxes := 11    
	   7 Input   16 Bit        Muxes := 10    
	   4 Input   16 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 18    
	   3 Input    3 Bit        Muxes := 18    
	   3 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 69    
	   3 Input    1 Bit        Muxes := 66    
	  10 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 1071.320 ; gain = 43.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:32 . Memory (MB): peak = 1071.320 ; gain = 43.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 1091.242 ; gain = 63.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:35 . Memory (MB): peak = 1095.719 ; gain = 68.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:41 . Memory (MB): peak = 1095.719 ; gain = 68.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:41 . Memory (MB): peak = 1095.719 ; gain = 68.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:41 . Memory (MB): peak = 1095.719 ; gain = 68.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:41 . Memory (MB): peak = 1095.719 ; gain = 68.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:41 . Memory (MB): peak = 1095.719 ; gain = 68.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:41 . Memory (MB): peak = 1095.719 ; gain = 68.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|config_ofdm | finish_img_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |product          |        12|
|2     |acumulador       |        12|
|3     |product_sdr      |         2|
|4     |suma             |         1|
|5     |my_rest          |         1|
|6     |my_multiplicador |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |acumulador_bbox       |    12|
|13    |my_multiplicador_bbox |     1|
|14    |my_rest_bbox          |     1|
|15    |product_bbox          |    12|
|27    |product_sdr_bbox      |     2|
|29    |suma_bbox             |     1|
|30    |BUFG                  |     1|
|31    |CARRY4                |    13|
|32    |LUT1                  |    32|
|33    |LUT2                  |    46|
|34    |LUT3                  |    56|
|35    |LUT4                  |    65|
|36    |LUT5                  |    97|
|37    |LUT6                  |   408|
|38    |MUXF7                 |    15|
|39    |SRL16E                |     1|
|40    |FDCE                  |    16|
|41    |FDRE                  |   718|
|42    |IBUF                  |     1|
|43    |OBUF                  |    14|
+------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:41 . Memory (MB): peak = 1095.719 ; gain = 68.168
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:38 . Memory (MB): peak = 1095.719 ; gain = 24.398
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:41 . Memory (MB): peak = 1095.719 ; gain = 68.168
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1095.719 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1100.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
144 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:48 . Memory (MB): peak = 1100.254 ; gain = 72.703
INFO: [Common 17-1381] The checkpoint 'C:/Users/Henry/Documents/TesisV4.0/tesis_v1/tesis_v1.runs/synth_1/top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 23 19:43:08 2024...
