============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.14-s108_1
  Generated on:           Nov 20 2024  06:26:09 am
  Module:                 symmetricFIR
  Library domain:         SLT
    Domain index:         0
    Technology library:   sky130_fd_sc_hd__ss_n40C_1v60 1.0000000000
  Operating conditions:   ss_n40C_1v60 
  Interconnect mode:      global
  Area mode:              timing library
============================================================

Ungated Flip-flops With Detail
------------------------------

 Enable not found : 192
 ----------------------
    delayed_signal_reg[0][0]
    delayed_signal_reg[0][1]
    delayed_signal_reg[0][2]
    delayed_signal_reg[0][3]
    delayed_signal_reg[0][4]
    delayed_signal_reg[0][5]
    delayed_signal_reg[0][6]
    delayed_signal_reg[0][7]
    delayed_signal_reg[0][8]
    delayed_signal_reg[0][9]
    delayed_signal_reg[0][10]
    delayed_signal_reg[0][11]
    delayed_signal_reg[1][0]
    delayed_signal_reg[1][1]
    delayed_signal_reg[1][2]
    delayed_signal_reg[1][3]
    delayed_signal_reg[1][4]
    delayed_signal_reg[1][8]
    delayed_signal_reg[2][0]
    delayed_signal_reg[2][1]
    delayed_signal_reg[2][2]
    delayed_signal_reg[2][3]
    delayed_signal_reg[3][0]
    delayed_signal_reg[3][1]
    delayed_signal_reg[3][2]
    delayed_signal_reg[3][3]
    delayed_signal_reg[3][4]
    delayed_signal_reg[3][5]
    delayed_signal_reg[3][6]
    delayed_signal_reg[3][8]
    delayed_signal_reg[3][9]
    delayed_signal_reg[4][0]
    delayed_signal_reg[4][1]
    delayed_signal_reg[4][2]
    delayed_signal_reg[4][3]
    delayed_signal_reg[4][4]
    delayed_signal_reg[4][5]
    delayed_signal_reg[4][6]
    delayed_signal_reg[4][8]
    delayed_signal_reg[4][10]
    delayed_signal_reg[5][0]
    delayed_signal_reg[5][1]
    delayed_signal_reg[5][2]
    delayed_signal_reg[5][3]
    delayed_signal_reg[5][4]
    delayed_signal_reg[6][0]
    delayed_signal_reg[6][1]
    delayed_signal_reg[6][2]
    delayed_signal_reg[6][3]
    delayed_signal_reg[6][4]
    delayed_signal_reg[7][0]
    delayed_signal_reg[7][1]
    delayed_signal_reg[7][2]
    delayed_signal_reg[7][3]
    delayed_signal_reg[7][4]
    delayed_signal_reg[7][5]
    delayed_signal_reg[7][6]
    delayed_signal_reg[7][8]
    delayed_signal_reg[7][10]
    delayed_signal_reg[8][0]
    delayed_signal_reg[8][1]
    delayed_signal_reg[8][2]
    delayed_signal_reg[8][3]
    delayed_signal_reg[8][4]
    delayed_signal_reg[8][5]
    delayed_signal_reg[8][6]
    delayed_signal_reg[8][8]
    delayed_signal_reg[8][9]
    delayed_signal_reg[9][0]
    delayed_signal_reg[9][1]
    delayed_signal_reg[9][2]
    delayed_signal_reg[9][3]
    delayed_signal_reg[10][0]
    delayed_signal_reg[10][1]
    delayed_signal_reg[10][2]
    delayed_signal_reg[10][3]
    delayed_signal_reg[10][4]
    delayed_signal_reg[10][8]
    delayed_signal_reg[11][0]
    delayed_signal_reg[11][1]
    delayed_signal_reg[11][2]
    delayed_signal_reg[11][3]
    delayed_signal_reg[11][6]
    delayed_signal_reg[11][8]
    delayed_signal_reg[1][5]
    delayed_signal_reg[1][6]
    delayed_signal_reg[1][7]
    delayed_signal_reg[1][9]
    delayed_signal_reg[1][10]
    delayed_signal_reg[1][11]
    delayed_signal_reg[2][4]
    delayed_signal_reg[2][5]
    delayed_signal_reg[2][6]
    delayed_signal_reg[2][7]
    delayed_signal_reg[2][8]
    delayed_signal_reg[2][9]
    delayed_signal_reg[2][10]
    delayed_signal_reg[2][11]
    delayed_signal_reg[3][7]
    delayed_signal_reg[3][10]
    delayed_signal_reg[3][11]
    delayed_signal_reg[4][7]
    delayed_signal_reg[4][9]
    delayed_signal_reg[4][11]
    delayed_signal_reg[5][5]
    delayed_signal_reg[5][6]
    delayed_signal_reg[5][7]
    delayed_signal_reg[5][8]
    delayed_signal_reg[5][9]
    delayed_signal_reg[5][10]
    delayed_signal_reg[5][11]
    delayed_signal_reg[6][5]
    delayed_signal_reg[6][6]
    delayed_signal_reg[6][7]
    delayed_signal_reg[6][8]
    delayed_signal_reg[6][9]
    delayed_signal_reg[6][10]
    delayed_signal_reg[6][11]
    delayed_signal_reg[7][7]
    delayed_signal_reg[7][9]
    delayed_signal_reg[7][11]
    delayed_signal_reg[8][7]
    delayed_signal_reg[8][10]
    delayed_signal_reg[8][11]
    delayed_signal_reg[9][4]
    delayed_signal_reg[9][5]
    delayed_signal_reg[9][6]
    delayed_signal_reg[9][7]
    delayed_signal_reg[9][8]
    delayed_signal_reg[9][9]
    delayed_signal_reg[9][10]
    delayed_signal_reg[9][11]
    delayed_signal_reg[10][5]
    delayed_signal_reg[10][6]
    delayed_signal_reg[10][7]
    delayed_signal_reg[10][9]
    delayed_signal_reg[10][10]
    delayed_signal_reg[10][11]
    delayed_signal_reg[11][4]
    delayed_signal_reg[11][5]
    delayed_signal_reg[11][7]
    delayed_signal_reg[11][9]
    delayed_signal_reg[11][10]
    delayed_signal_reg[11][11]
    coeff_reg[0][0]
    coeff_reg[0][6]
    coeff_reg[0][7]
    coeff_reg[1][0]
    coeff_reg[4][6]
    coeff_reg[4][7]
    coeff_reg[5][0]
    coeff_reg[5][1]
    coeff_reg[1][1]
    coeff_reg[5][2]
    coeff_reg[5][3]
    coeff_reg[5][4]
    coeff_reg[5][5]
    coeff_reg[1][2]
    coeff_reg[1][3]
    coeff_reg[5][6]
    coeff_reg[5][7]
    coeff_reg[1][4]
    coeff_reg[1][5]
    coeff_reg[1][6]
    coeff_reg[1][7]
    coeff_reg[2][0]
    coeff_reg[2][1]
    coeff_reg[2][2]
    coeff_reg[2][3]
    coeff_reg[2][4]
    coeff_reg[2][5]
    coeff_reg[0][1]
    coeff_reg[2][6]
    coeff_reg[2][7]
    coeff_reg[3][0]
    coeff_reg[3][1]
    coeff_reg[3][2]
    coeff_reg[3][3]
    coeff_reg[3][4]
    coeff_reg[3][5]
    coeff_reg[0][2]
    coeff_reg[0][3]
    coeff_reg[3][6]
    coeff_reg[3][7]
    coeff_reg[4][0]
    coeff_reg[4][1]
    coeff_reg[0][4]
    coeff_reg[4][2]
    coeff_reg[4][3]
    coeff_reg[0][5]
    coeff_reg[4][4]
    coeff_reg[4][5]


