<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2015.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="5" Path="C:/custom_xilinx_ip/MyProcessorIPLib/pcores/axi_FPGA_configuration_controller_v1_00_a/project_1/project_1.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="fadb2babf8654758940791c4d219aec3"/>
    <Option Name="Part" Val="xc7z010clg400-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../axi_FPGA_configuration_controller_v1_00_a"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="EnableCoreContainerForIPI" Val="FALSE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PPRDIR/../VHDL_Sources/Synthesis_Sources/clock_divider.vhd">
        <FileInfo>
          <Attr Name="Library" Val="axi_FPGA_configuration_controller"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../VHDL_Sources/Synthesis_Sources/FPGA_configuration_controller_pkg.vhd">
        <FileInfo>
          <Attr Name="Library" Val="axi_FPGA_configuration_controller"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../VHDL_Sources/Synthesis_Sources/FPGA_configuration_controller.vhd">
        <FileInfo>
          <Attr Name="Library" Val="axi_FPGA_configuration_controller"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../VHDL_Sources/Synthesis_Sources/axi_FPGA_configuration_controller.vhd">
        <FileInfo>
          <Attr Name="Library" Val="axi_FPGA_configuration_controller"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../component.xml">
        <FileInfo SFType="IPXACT"/>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="axi_FPGA_configuration_controller"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <File Path="$PPRDIR/../VHDL_Sources/Synthesis_Sources/FPGA_configuration_controller_pkg.vhd">
        <FileInfo>
          <Attr Name="Library" Val="axi_FPGA_configuration_controller"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../VHDL_Sources/Simulation_Sources/axi_simulation/AXI_WRITE_RESPONSE_CHANNEL_model.vhd">
        <FileInfo>
          <Attr Name="Library" Val="work"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../VHDL_Sources/Simulation_Sources/axi_simulation/AXI_WRITE_DATA_CHANNEL_model.vhd">
        <FileInfo>
          <Attr Name="Library" Val="work"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../VHDL_Sources/Simulation_Sources/axi_simulation/AXI_READ_DATA_CHANNEL_model.vhd">
        <FileInfo>
          <Attr Name="Library" Val="work"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../VHDL_Sources/Simulation_Sources/axi_simulation/AXI_ADDRESS_CONTROL_CHANNEL_model.vhd">
        <FileInfo>
          <Attr Name="Library" Val="work"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../VHDL_Sources/Simulation_Sources/axi_simulation/AXI_lite_master_transaction_model.vhd">
        <FileInfo>
          <Attr Name="Library" Val="work"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../VHDL_Sources/Simulation_Sources/downstream_FPGA_model.vhd">
        <FileInfo>
          <Attr Name="Library" Val="axi_FPGA_configuration_controller"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../VHDL_Sources/Simulation_Sources/axi_FPGA_configuration_controller_tb.vhd">
        <FileInfo>
          <Attr Name="Library" Val="work"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../VHDL_Sources/Simulation_Sources/FPGA_configuration_controller_tb.vhd">
        <FileInfo>
          <Attr Name="Library" Val="axi_FPGA_configuration_controller"/>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../VHDL_Sources/Simulation_Sources/downstream_FPGA_model_tb.vhd">
        <FileInfo>
          <Attr Name="Library" Val="axi_FPGA_configuration_controller"/>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/axi_FPGA_boot_controller_testbench_behav.wcfg">
        <FileInfo>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="axi_FPGA_configuration_controller_testbench"/>
        <Option Name="SrcSet" Val="sources_1"/>
        <Option Name="XSimWcfgFile" Val="$PPRDIR/downstream_FPGA_model_tb_behav.wcfg"/>
        <Option Name="xsim.simulate.runtime" Val=""/>
      </Config>
    </FileSet>
    <FileSet Name="config_data_FIFO" Type="BlockSrcs" RelSrcDir="$PSRCDIR/config_data_FIFO">
      <File Path="$PSRCDIR/sources_1/ip/config_data_FIFO/config_data_FIFO.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="config_data_FIFO.xci" FileRelPathName="config_data_FIFO_funcsim.vhdl"/>
        <CompFileExtendedInfo CompFileName="config_data_FIFO.xci" FileRelPathName="config_data_FIFO_funcsim.v"/>
        <CompFileExtendedInfo CompFileName="config_data_FIFO.xci" FileRelPathName="config_data_FIFO_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="config_data_FIFO.xci" FileRelPathName="config_data_FIFO_stub.v"/>
        <CompFileExtendedInfo CompFileName="config_data_FIFO.xci" FileRelPathName="config_data_FIFO.dcp"/>
        <CompFileExtendedInfo CompFileName="config_data_FIFO.xci" FileRelPathName="config_data_FIFO_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="config_data_FIFO.xci" FileRelPathName="fifo_generator_v12_0/hdl/fifo_generator_v12_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="config_data_FIFO.xci" FileRelPathName="fifo_generator_v12_0/simulation/fifo_generator_vhdl_beh.vhd"/>
        <CompFileExtendedInfo CompFileName="config_data_FIFO.xci" FileRelPathName="synth/config_data_FIFO.vhd"/>
        <CompFileExtendedInfo CompFileName="config_data_FIFO.xci" FileRelPathName="config_data_FIFO/config_data_FIFO.xdc"/>
        <CompFileExtendedInfo CompFileName="config_data_FIFO.xci" FileRelPathName="config_data_FIFO/config_data_FIFO_clocks.xdc"/>
        <CompFileExtendedInfo CompFileName="config_data_FIFO.xci" FileRelPathName="fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="config_data_FIFO.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="config_data_FIFO.xci" FileRelPathName="config_data_FIFO.vho"/>
        <CompFileExtendedInfo CompFileName="config_data_FIFO.xci" FileRelPathName="fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd"/>
        <CompFileExtendedInfo CompFileName="config_data_FIFO.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd"/>
        <CompFileExtendedInfo CompFileName="config_data_FIFO.xci" FileRelPathName="sim/config_data_FIFO.vhd"/>
        <CompFileExtendedInfo CompFileName="config_data_FIFO.xci" FileRelPathName="doc/fifo_generator_v12_0_changelog.txt"/>
        <CompFileExtendedInfo CompFileName="config_data_FIFO.xci" FileRelPathName="config_data_FIFO.xml"/>
      </File>
      <Config>
        <Option Name="TopModule" Val="config_data_FIFO"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="9">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z010clg400-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="config_data_FIFO_synth_1" Type="Ft3:Synth" SrcSet="config_data_FIFO" Part="xc7z010clg400-1" ConstrsSet="config_data_FIFO" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/config_data_FIFO_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" SynthRun="synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="config_data_FIFO_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="config_data_FIFO" Description="Vivado Implementation Defaults" SynthRun="config_data_FIFO_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
</Project>
