
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.642338                       # Number of seconds simulated
sim_ticks                                1642337750500                       # Number of ticks simulated
final_tick                               1642337750500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 198805                       # Simulator instruction rate (inst/s)
host_op_rate                                   327378                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              653009197                       # Simulator tick rate (ticks/s)
host_mem_usage                                 834040                       # Number of bytes of host memory used
host_seconds                                  2515.03                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     823366688                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst          114560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       537551872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          537666432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       114560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        114560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    534524480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       534524480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1790                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          8399248                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8401038                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       8351945                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8351945                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              69754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          327308967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             327378721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         69754                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            69754                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       325465624                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            325465624                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       325465624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             69754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         327308967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            652844344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     8401038                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8351945                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8401038                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8351945                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              537494848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  171584                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               534480896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               537666432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            534524480                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2681                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   655                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        31426                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            523548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            523358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            523660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            526165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            537478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            524371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            523749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            524080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            523301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            523889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           523942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           524287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           524197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           524405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           523933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           523994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            521619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            521415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            521688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            523857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            523416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            522031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            521547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            521744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            521393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            521565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           521695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           521848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           521927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           521994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           521782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           521743                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1642324808500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8401038                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8351945                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8398356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 518914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 521010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 521011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 521010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 521006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 521009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 521005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 521013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 524327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 521005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 521009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 521061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 521005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 521008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 521003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 521003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1425147                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    752.186086                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   551.986441                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   377.768872                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       203422     14.27%     14.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        59845      4.20%     18.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        61808      4.34%     22.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        56214      3.94%     26.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        45523      3.19%     29.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        68463      4.80%     34.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        42980      3.02%     37.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        55267      3.88%     41.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       831625     58.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1425147                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       521003                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.119569                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.070204                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.478591                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        520997    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        521003                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       521003                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.029205                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.027345                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.255412                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           514058     98.67%     98.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               11      0.00%     98.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5597      1.07%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1337      0.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        521003                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  88549883000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            246019076750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                41991785000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10543.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29293.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       327.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       325.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    327.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    325.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.20                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  7623376                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7701098                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.21                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      98031.78                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               5427513000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2961440625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             32809990200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            27069014160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         107269035120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         417938690610                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         618785473500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1212261157215                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            738.134671                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 1022422415250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   54841020000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  565067178500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               5346598320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2917290750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             32697194400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            27047176560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         107269035120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         398824617555                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         635552212500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1209654125205                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            736.547267                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 1050434752750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   54841020000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  537054854750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  196                       # Number of system calls
system.cpu.numCycles                       3284675501                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     823366688                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             821415780                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               66619254                       # Number of float alu accesses
system.cpu.num_func_calls                     5652773                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     57208851                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    821415780                       # number of integer instructions
system.cpu.num_fp_insts                      66619254                       # number of float instructions
system.cpu.num_int_register_reads          1637209921                       # number of times the integer registers were read
system.cpu.num_int_register_writes          639871071                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             66766844                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              208042                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            319714234                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           287984020                       # number of times the CC registers were written
system.cpu.num_mem_refs                     271673944                       # number of memory refs
system.cpu.num_load_insts                   157213786                       # Number of load instructions
system.cpu.num_store_insts                  114460158                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3284675501                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          69678398                       # Number of branches fetched
system.cpu.op_class::No_OpClass                202233      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                 550028809     66.80%     66.83% # Class of executed instruction
system.cpu.op_class::IntMult                   125092      0.02%     66.84% # Class of executed instruction
system.cpu.op_class::IntDiv                   1153479      0.14%     66.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                  183131      0.02%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::MemRead                157213786     19.09%     86.10% # Class of executed instruction
system.cpu.op_class::MemWrite               114460158     13.90%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  823366688                       # Class of executed instruction
system.cpu.dcache.tags.replacements           9950036                       # number of replacements
system.cpu.dcache.tags.tagsinuse           511.940014                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           261723999                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9950548                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.302471                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        2757441500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.940014                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999883                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999883                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          148                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          251                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         281625095                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        281625095                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    155958373                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       155958373                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    105765626                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      105765626                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     261723999                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        261723999                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    261723999                       # number of overall hits
system.cpu.dcache.overall_hits::total       261723999                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1256005                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1256005                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      8694543                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8694543                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      9950548                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9950548                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      9950548                       # number of overall misses
system.cpu.dcache.overall_misses::total       9950548                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  23822320500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  23822320500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 681248607500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 681248607500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 705070928000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 705070928000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 705070928000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 705070928000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    157214378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    157214378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    114460169                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    114460169                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    271674547                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    271674547                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    271674547                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    271674547                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.007989                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007989                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.075961                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.075961                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.036627                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.036627                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.036627                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.036627                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 18966.740180                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18966.740180                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 78353.584254                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78353.584254                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 70857.497296                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70857.497296                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 70857.497296                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70857.497296                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      9254865                       # number of writebacks
system.cpu.dcache.writebacks::total           9254865                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1256005                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1256005                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      8694543                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      8694543                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      9950548                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      9950548                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      9950548                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      9950548                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  22566315500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  22566315500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 672554064500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 672554064500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 695120380000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 695120380000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 695120380000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 695120380000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.007989                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007989                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.075961                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.075961                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.036627                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036627                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.036627                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036627                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 17966.740180                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17966.740180                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 77353.584254                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77353.584254                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 69857.497296                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69857.497296                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 69857.497296                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69857.497296                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements              3956                       # number of replacements
system.cpu.icache.tags.tagsinuse           914.507990                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           675348391                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5271                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          128125.287611                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   914.507990                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.446537                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.446537                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1315                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1315                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.642090                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         675358933                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        675358933                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    675348391                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       675348391                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     675348391                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        675348391                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    675348391                       # number of overall hits
system.cpu.icache.overall_hits::total       675348391                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         5271                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5271                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         5271                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5271                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         5271                       # number of overall misses
system.cpu.icache.overall_misses::total          5271                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    194872500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    194872500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    194872500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    194872500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    194872500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    194872500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    675353662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    675353662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    675353662                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    675353662                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    675353662                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    675353662                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000008                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000008                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 36970.688674                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36970.688674                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 36970.688674                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36970.688674                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 36970.688674                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36970.688674                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks         3956                       # number of writebacks
system.cpu.icache.writebacks::total              3956                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         5271                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5271                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         5271                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5271                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         5271                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5271                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    189601500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    189601500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    189601500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    189601500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    189601500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    189601500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 35970.688674                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 35970.688674                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 35970.688674                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 35970.688674                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 35970.688674                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 35970.688674                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   8419203                       # number of replacements
system.l2.tags.tagsinuse                 16003.756238                       # Cycle average of tags in use
system.l2.tags.total_refs                     2725915                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8435485                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.323149                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    10906.656260                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         93.385393                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       5003.714586                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.665689                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.005700                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.305403                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976792                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16282                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          157                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          918                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15171                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.993774                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  37039838                       # Number of tag accesses
system.l2.tags.data_accesses                 37039838                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      9254865                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9254865                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         3956                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3956                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             393877                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                393877                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            3481                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3481                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1157423                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1157423                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  3481                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1551300                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1554781                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 3481                       # number of overall hits
system.l2.overall_hits::cpu.data              1551300                       # number of overall hits
system.l2.overall_hits::total                 1554781                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          8300666                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             8300666                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1790                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1790                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        98582                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           98582                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1790                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             8399248                       # number of demand (read+write) misses
system.l2.demand_misses::total                8401038                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1790                       # number of overall misses
system.l2.overall_misses::cpu.data            8399248                       # number of overall misses
system.l2.overall_misses::total               8401038                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 655376488500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  655376488500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    145114500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    145114500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   8529353500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8529353500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     145114500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  663905842000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     664050956500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    145114500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 663905842000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    664050956500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      9254865                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9254865                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         3956                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3956                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        8694543                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8694543                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         5271                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           5271                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1256005                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1256005                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              5271                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           9950548                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9955819                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             5271                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          9950548                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9955819                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.954698                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.954698                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.339594                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.339594                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.078489                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.078489                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.339594                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.844099                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.843832                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.339594                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.844099                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.843832                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 78954.687311                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78954.687311                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 81069.553073                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81069.553073                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 86520.394190                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86520.394190                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 81069.553073                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 79043.486036                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79043.917728                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 81069.553073                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 79043.486036                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79043.917728                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              8351945                       # number of writebacks
system.l2.writebacks::total                   8351945                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        15509                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         15509                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      8300666                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        8300666                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1790                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1790                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        98582                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        98582                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1790                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        8399248                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8401038                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1790                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       8399248                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8401038                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 572369828500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 572369828500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    127214500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    127214500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   7543533500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7543533500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    127214500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 579913362000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 580040576500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    127214500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 579913362000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 580040576500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.954698                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.954698                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.339594                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.339594                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.078489                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.078489                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.339594                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.844099                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.843832                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.339594                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.844099                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.843832                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 68954.687311                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68954.687311                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 71069.553073                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71069.553073                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 76520.394190                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76520.394190                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 71069.553073                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 69043.486036                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69043.917728                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 71069.553073                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 69043.486036                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69043.917728                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             100372                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8351945                       # Transaction distribution
system.membus.trans_dist::CleanEvict            31426                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8300666                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8300666                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        100372                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25185447                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     25185447                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25185447                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1072190912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1072190912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1072190912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          16784409                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16784409    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            16784409                       # Request fanout histogram
system.membus.reqLayer2.occupancy         50192293500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        44212287500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     19909811                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      9953992                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          51341                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        51341                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           1261276                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     17606810                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3956                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          762428                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8694543                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8694543                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          5271                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1256005                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        14498                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     29851131                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              29865629                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       590528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1229146432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1229736960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8419203                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         18375022                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002794                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.052786                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               18323680     99.72%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  51342      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           18375022                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        19213726500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7906500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14925822000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
