{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1414949778166 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1414949778167 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov  2 17:36:18 2014 " "Processing started: Sun Nov  2 17:36:18 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1414949778167 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1414949778167 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1414949778167 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1414949778406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UARTTransmitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UARTTransmitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UARTTransmitter-UARTTransmitterArch " "Found design unit 1: UARTTransmitter-UARTTransmitterArch" {  } { { "../UARTTransmitter.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UARTTransmitter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1414949778856 ""} { "Info" "ISGN_ENTITY_NAME" "1 UARTTransmitter " "Found entity 1: UARTTransmitter" {  } { { "../UARTTransmitter.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UARTTransmitter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414949778856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414949778856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UARTReceiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UARTReceiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UARTReceiver-UARTReceiverArch " "Found design unit 1: UARTReceiver-UARTReceiverArch" {  } { { "../UARTReceiver.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UARTReceiver.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1414949778857 ""} { "Info" "ISGN_ENTITY_NAME" "1 UARTReceiver " "Found entity 1: UARTReceiver" {  } { { "../UARTReceiver.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UARTReceiver.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414949778857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414949778857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-UARTArch " "Found design unit 1: UART-UARTArch" {  } { { "../UART.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1414949778858 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "../UART.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414949778858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414949778858 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART " "Elaborating entity \"UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1414949778911 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "txStart UART.vhd(44) " "Verilog HDL or VHDL warning at UART.vhd(44): object \"txStart\" assigned a value but never read" {  } { { "../UART.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1414949778913 "|UART"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTReceiver UARTReceiver:RECEIVER " "Elaborating entity \"UARTReceiver\" for hierarchy \"UARTReceiver:RECEIVER\"" {  } { { "../UART.vhd" "RECEIVER" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414949778914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTTransmitter UARTTransmitter:TRANSMITTER " "Elaborating entity \"UARTTransmitter\" for hierarchy \"UARTTransmitter:TRANSMITTER\"" {  } { { "../UART.vhd" "TRANSMITTER" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414949778916 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst UARTTransmitter.vhd(50) " "VHDL Process Statement warning at UARTTransmitter.vhd(50): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UARTTransmitter.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UARTTransmitter.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1414949778917 "|UART|UARTTransmitter:TRANSMITTER"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../UARTTransmitter.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UARTTransmitter.vhd" 11 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1414949779516 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1414949779516 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1414949779664 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1414949779881 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1414949779881 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "txd_data\[0\] " "No output dependent on input pin \"txd_data\[0\]\"" {  } { { "../UART.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1414949779920 "|UART|txd_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "txd_data\[1\] " "No output dependent on input pin \"txd_data\[1\]\"" {  } { { "../UART.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1414949779920 "|UART|txd_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "txd_data\[2\] " "No output dependent on input pin \"txd_data\[2\]\"" {  } { { "../UART.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1414949779920 "|UART|txd_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "txd_data\[3\] " "No output dependent on input pin \"txd_data\[3\]\"" {  } { { "../UART.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1414949779920 "|UART|txd_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "txd_data\[4\] " "No output dependent on input pin \"txd_data\[4\]\"" {  } { { "../UART.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1414949779920 "|UART|txd_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "txd_data\[5\] " "No output dependent on input pin \"txd_data\[5\]\"" {  } { { "../UART.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1414949779920 "|UART|txd_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "txd_data\[6\] " "No output dependent on input pin \"txd_data\[6\]\"" {  } { { "../UART.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1414949779920 "|UART|txd_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "txd_data\[7\] " "No output dependent on input pin \"txd_data\[7\]\"" {  } { { "../UART.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/UART.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1414949779920 "|UART|txd_data[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1414949779920 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "109 " "Implemented 109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1414949779920 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1414949779920 ""} { "Info" "ICUT_CUT_TM_LCELLS" "86 " "Implemented 86 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1414949779920 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1414949779920 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "398 " "Peak virtual memory: 398 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1414949779943 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov  2 17:36:19 2014 " "Processing ended: Sun Nov  2 17:36:19 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1414949779943 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1414949779943 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1414949779943 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1414949779943 ""}
