vhdl work "C:/Users/Nicholas/Documents/Project Fulminate/FulminateSim/FulminateCPU/src/alu.vhd"
vhdl work "C:/Users/Nicholas/Documents/Project Fulminate/FulminateSim/FulminateCPU/tb/alu_tb.vhd"
verilog work C:/Xilinx/14.7/ISE_DS/PlanAhead/data/verilog/src/glbl.v
