<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — dram stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="memori.html">memori</a></span> (22)
<br/><span class="tag"><a href="system.html">system</a></span> (18)
<br/><span class="tag"><a href="power.html">power</a></span> (16)
<br/><span class="tag"><a href="cach.html">cach</a></span> (15)
<br/><span class="tag"><a href="architectur.html">architectur</a></span> (12)
</div>
<h2><span class="ttl">Stem</span> dram$ (<a href="../words.html">all stems</a>)</h2>
<h3>77 papers:</h3>
<dl class="toc"><dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-PengKPPJCL.html">DAC-2015-PengKPPJCL</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/policy.html" title="policy">#policy</a></span></dt><dd>Design, packaging, and architectural policy co-optimization for DC power integrity in 3D DRAM (<abbr title="Yarui Peng">YP</abbr>, <abbr title="Bon Woong Ku">BWK</abbr>, <abbr title="Youn-Sik Park">YSP</abbr>, <abbr title="Kwang-Il Park">KIP</abbr>, <abbr title="Seong-Jin Jang">SJJ</abbr>, <abbr title="Joo-Sun Choi">JSC</abbr>, <abbr title="Sung Kyu Lim">SKL</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-WangHWLL.html">DAC-2015-WangHWLL</a> <span class="tag"><a href="../tag/assembly.html" title="assembly">#assembly</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>RADAR: a case for retention-aware DRAM assembly and repair in future FGR DRAM memory (<abbr title="Ying Wang">YW</abbr>, <abbr title="Yinhe Han">YH</abbr>, <abbr title="Cheng Wang">CW</abbr>, <abbr title="Huawei Li">HL</abbr>, <abbr title="Xiaowei Li">XL</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-GomonyGAAG.html">DATE-2015-GomonyGAAG</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A generic, scalable and globally arbitrated memory tree for shared DRAM access in real-time systems (<abbr title="Manil Dev Gomony">MDG</abbr>, <abbr title="Jamie Garside">JG</abbr>, <abbr title="Benny Akesson">BA</abbr>, <abbr title="Neil C. Audsley">NCA</abbr>, <abbr title="Kees G. W. Goossens">KGWG</abbr>), pp. 193–198.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-HashemianSWWCP.html">DATE-2015-HashemianSWWCP</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/authentication.html" title="authentication">#authentication</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>A robust authentication methodology using physically unclonable functions in DRAM arrays (<abbr title="Maryam S. Hashemian">MSH</abbr>, <abbr title="Bhanu Pratap Singh">BPS</abbr>, <abbr title="Francis G. Wolff">FGW</abbr>, <abbr title="Daniel J. Weyer">DJW</abbr>, <abbr title="Steve Clay">SC</abbr>, <abbr title="Christos A. Papachristou">CAP</abbr>), pp. 647–652.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-SchaffnerGSB.html">DATE-2015-SchaffnerGSB</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/image.html" title="image">#image</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span></dt><dd>DRAM or no-DRAM?: exploring linear solver architectures for image domain warping in 28 nm CMOS (<abbr title="Michael Schaffner">MS</abbr>, <abbr title="Frank K. Gürkaynak">FKG</abbr>, <abbr title="Aljoscha Smolic">AS</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 707–712.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-Weis0ESVGKW.html">DATE-2015-Weis0ESVGKW</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Retention time measurements and modelling of bit error rates of WIDE I/O DRAM in MPSoCs (<abbr title="Christian Weis">CW</abbr>, <abbr title="Matthias Jung">MJ</abbr>, <abbr title="Peter Ehses">PE</abbr>, <abbr title="Cristiano Santos">CS</abbr>, <abbr title="Pascal Vivet">PV</abbr>, <abbr title="Sven Goossens">SG</abbr>, <abbr title="Martijn Koedam">MK</abbr>, <abbr title="Norbert Wehn">NW</abbr>), pp. 495–500.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-YinLLWG15a.html">DATE-2015-YinLLWG15a</a> <span class="tag"><a href="../tag/policy.html" title="policy">#policy</a></span></dt><dd>Cooperatively managing dynamic writeback and insertion policies in a last-level DRAM cache (<abbr title="Shouyi Yin">SY</abbr>, <abbr title="Jiakun Li">JL</abbr>, <abbr title="Leibo Liu">LL</abbr>, <abbr title="Shaojun Wei">SW</abbr>, <abbr title="Yike Guo">YG</abbr>), pp. 187–192.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-ZhangZCY.html">DATE-2015-ZhangZCY</a> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Exploiting DRAM restore time variations in deep sub-micron scaling (<abbr title="XianWei Zhang">XZ</abbr>, <abbr title="Youtao Zhang">YZ</abbr>, <abbr title="Bruce R. Childers">BRC</abbr>, <abbr title="Jun Yang">JY</abbr>), pp. 477–482.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2015-LeeKKE.html">SAC-2015-LeeKKE</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>M-CLOCK: migration-optimized page replacement algorithm for hybrid DRAM and PCM memory architecture (<abbr title="Minho Lee">ML</abbr>, <abbr title="Donghyun Kang">DK</abbr>, <abbr title="Junghoon Kim">JK</abbr>, <abbr title="Young Ik Eom">YIE</abbr>), pp. 2001–2006.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2015-FarahaniAMK.html">HPCA-2015-FarahaniAMK</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span></dt><dd>NDA: Near-DRAM acceleration architecture leveraging commodity DRAM devices and standard memory modules (<abbr title="Amin Farmahini Farahani">AFF</abbr>, <abbr title="Jung Ho Ahn">JHA</abbr>, <abbr title="Katherine Morrow">KM</abbr>, <abbr title="Nam Sung Kim">NSK</abbr>), pp. 283–295.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2015-LeeKPKSCM.html">HPCA-2015-LeeKPKSCM</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Adaptive-latency DRAM: Optimizing DRAM timing for the common-case (<abbr title="Donghyuk Lee">DL</abbr>, <abbr title="Yoongu Kim">YK</abbr>, <abbr title="Gennady Pekhimenko">GP</abbr>, <abbr title="Samira Manabi Khan">SMK</abbr>, <abbr title="Vivek Seshadri">VS</abbr>, <abbr title="Kevin Kai-Wei Chang">KKWC</abbr>, <abbr title="Onur Mutlu">OM</abbr>), pp. 489–501.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2015-SonLSKKA.html">HPCA-2015-SonLSKKA</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>CiDRA: A cache-inspired DRAM resilience architecture (<abbr title="Young Hoon Son">YHS</abbr>, <abbr title="Sukhan Lee">SL</abbr>, <abbr title="O. Seongil">OS</abbr>, <abbr title="Sanghyuk Kwon">SK</abbr>, <abbr title="Nam Sung Kim">NSK</abbr>, <abbr title="Jung Ho Ahn">JHA</abbr>), pp. 502–513.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-HameedBH.html">DAC-2014-HameedBH</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span></dt><dd>Reducing Latency in an SRAM/DRAM Cache Hierarchy via a Novel Tag-Cache Architecture (<abbr title="Fazal Hameed">FH</abbr>, <abbr title="Lars Bauer">LB</abbr>, <abbr title="Jörg Henkel">JH</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-0001GWKAWG.html">DATE-2014-0001GWKAWG</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Exploiting expendable process-margins in DRAMs for run-time performance optimization (<abbr title="Karthik Chandrasekar">KC</abbr>, <abbr title="Sven Goossens">SG</abbr>, <abbr title="Christian Weis">CW</abbr>, <abbr title="Martijn Koedam">MK</abbr>, <abbr title="Benny Akesson">BA</abbr>, <abbr title="Norbert Wehn">NW</abbr>, <abbr title="Kees Goossens">KG</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-BeneventiBVDB.html">DATE-2014-BeneventiBVDB</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Thermal analysis and model identification techniques for a logic + WIDEIO stacked DRAM test chip (<abbr title="Francesco Beneventi">FB</abbr>, <abbr title="Andrea Bartolini">AB</abbr>, <abbr title="Pascal Vivet">PV</abbr>, <abbr title="Denis Dutoit">DD</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-GomonyAG.html">DATE-2014-GomonyAG</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems (<abbr title="Manil Dev Gomony">MDG</abbr>, <abbr title="Benny Akesson">BA</abbr>, <abbr title="Kees Goossens">KG</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-JaksicC.html">DATE-2014-JaksicC</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/how.html" title="how">#how</a></span> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span></dt><dd>DRAM-based coherent caches and how to take advantage of the coherence protocol to reduce the refresh energy (<abbr title="Zoran Jaksic">ZJ</abbr>, <abbr title="Ramon Canal">RC</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-PrenatPLGJDSPN.html">DATE-2014-PrenatPLGJDSPN</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Magnetic memories: From DRAM replacement to ultra low power logic chips (<abbr title="Guillaume Prenat">GP</abbr>, <abbr title="Gregory di Pendina">GdP</abbr>, <abbr title="C. Layer">CL</abbr>, <abbr title="Olivier Goncalves">OG</abbr>, <abbr title="K. Jaber">KJ</abbr>, <abbr title="Bernard Dieny">BD</abbr>, <abbr title="R. C. Sousa">RCS</abbr>, <abbr title="I. L. Prejbeanu">ILP</abbr>, <abbr title="Jean-Pierre Nozieres">JPN</abbr>), p. 1.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-Sadri0WWB.html">DATE-2014-Sadri0WWB</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Energy optimization in 3D MPSoCs with Wide-I/O DRAM using temperature variation aware bank-wise refresh (<abbr title="MohammadSadegh Sadri">MS</abbr>, <abbr title="Matthias Jung">MJ</abbr>, <abbr title="Christian Weis">CW</abbr>, <abbr title="Norbert Wehn">NW</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2014-ChangLCAWKM.html">HPCA-2014-ChangLCAWKM</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Improving DRAM performance by parallelizing refreshes with accesses (<abbr title="Kevin Kai-Wei Chang">KKWC</abbr>, <abbr title="Donghyuk Lee">DL</abbr>, <abbr title="Zeshan Chishti">ZC</abbr>, <abbr title="Alaa R. Alameldeen">ARA</abbr>, <abbr title="Chris Wilkerson">CW</abbr>, <abbr title="Yoongu Kim">YK</abbr>, <abbr title="Onur Mutlu">OM</abbr>), pp. 356–367.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2014-ZhangPXSX.html">HPCA-2014-ZhangPXSX</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>CREAM: A Concurrent-Refresh-Aware DRAM Memory architecture (<abbr title="Tao Zhang">TZ</abbr>, <abbr title="Matthew Poremba">MP</abbr>, <abbr title="Cong Xu">CX</abbr>, <abbr title="Guangyu Sun">GS</abbr>, <abbr title="Yuan Xie">YX</abbr>), pp. 368–379.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-2014-MittalVL.html">HPDC-2014-MittalVL</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Improving energy efficiency of embedded DRAM caches for high-end computing systems (<abbr title="Sparsh Mittal">SM</abbr>, <abbr title="Jeffrey S. Vetter">JSV</abbr>, <abbr title="Dong Li">DL</abbr>), pp. 99–110.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-0001WAWG.html">DAC-2013-0001WAWG</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/empirical.html" title="empirical">#empirical</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Towards variation-aware system-level power estimation of DRAMs: an empirical approach (<abbr title="Karthik Chandrasekar">KC</abbr>, <abbr title="Christian Weis">CW</abbr>, <abbr title="Benny Akesson">BA</abbr>, <abbr title="Norbert Wehn">NW</abbr>, <abbr title="Kees Goossens">KG</abbr>), p. 8.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-MinJP.html">DAC-2013-MinJP</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>XDRA: exploration and optimization of last-level cache for energy reduction in DDR DRAMs (<abbr title="Su Myat Min">SMM</abbr>, <abbr title="Haris Javaid">HJ</abbr>, <abbr title="Sri Parameswaran">SP</abbr>), p. 10.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-0001WAWG.html">DATE-2013-0001WAWG</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>System and circuit level power modeling of energy-efficient 3D-stacked wide I/O DRAMs (<abbr title="Karthik Chandrasekar">KC</abbr>, <abbr title="Christian Weis">CW</abbr>, <abbr title="Benny Akesson">BA</abbr>, <abbr title="Norbert Wehn">NW</abbr>, <abbr title="Kees Goossens">KG</abbr>), pp. 236–241.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-El-NacouziAPZJM.html">DATE-2013-El-NacouziAPZJM</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A dual grain hit-miss detector for large die-stacked DRAM caches (<abbr title="Michel El-Nacouzi">MEN</abbr>, <abbr title="Islam Atta">IA</abbr>, <abbr title="Myrto Papadopoulou">MP</abbr>, <abbr title="Jason Zebchuk">JZ</abbr>, <abbr title="Natalie D. Enright Jerger">NDEJ</abbr>, <abbr title="Andreas Moshovos">AM</abbr>), pp. 89–92.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-GuoYZC.html">DATE-2013-GuoYZC</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/low%20cost.html" title="low cost">#low cost</a></span></dt><dd>Low cost power failure protection for MLC NAND flash storage systems with PRAM/DRAM hybrid buffer (<abbr title="Jie Guo">JG</abbr>, <abbr title="Jun Yang">JY</abbr>, <abbr title="Youtao Zhang">YZ</abbr>, <abbr title="Yiran Chen">YC</abbr>), pp. 859–864.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-HameedBH.html">DATE-2013-HameedBH</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Adaptive cache management for a combined SRAM and DRAM cache hierarchy for multi-cores (<abbr title="Fazal Hameed">FH</abbr>, <abbr title="Lars Bauer">LB</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 77–82.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-NoguchiNAFAKNMN.html">DATE-2013-NoguchiNAFAKNMN</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>D-MRAM cache: enhancing energy efficiency with 3T-1MTJ DRAM/MRAM hybrid memory (<abbr title="Hiroki Noguchi">HN</abbr>, <abbr title="Kumiko Nomura">KN</abbr>, <abbr title="Keiko Abe">KA</abbr>, <abbr title="Shinobu Fujita">SF</abbr>, <abbr title="Eishi Arima">EA</abbr>, <abbr title="Kyundong Kim">KK</abbr>, <abbr title="Takashi Nakada">TN</abbr>, <abbr title="Shinobu Miwa">SM</abbr>, <abbr title="Hiroshi Nakamura">HN</abbr>), pp. 1813–1818.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/iceis.png" alt="ICEIS"/><a href="../ICEIS-v1-2013-TuW.html">ICEIS-v1-2013-TuW</a> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="../tag/migration.html" title="migration">#migration</a></span></dt><dd>Technology Migration Determination Model for DRAM Industry (<abbr title="Ying-Mei Tu">YMT</abbr>, <abbr title="Chao-I Wang">CIW</abbr>), pp. 389–394.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2013-LeeKH0.html">HPCA-2013-LeeKH0</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Skinflint DRAM system: Minimizing DRAM chip writes for low power (<abbr title="Yebin Lee">YL</abbr>, <abbr title="Soontae Kim">SK</abbr>, <abbr title="Seokin Hong">SH</abbr>, <abbr title="Jongmin Lee">JL</abbr>), pp. 25–34.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2013-LeeKSLSM.html">HPCA-2013-LeeKSLSM</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/low%20cost.html" title="low cost">#low cost</a></span></dt><dd>Tiered-latency DRAM: A low latency and low cost DRAM architecture (<abbr title="Donghyuk Lee">DL</abbr>, <abbr title="Yoongu Kim">YK</abbr>, <abbr title="Vivek Seshadri">VS</abbr>, <abbr title="Jamie Liu">JL</abbr>, <abbr title="Lavanya Subramanian">LS</abbr>, <abbr title="Onur Mutlu">OM</abbr>), pp. 615–626.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2013-NairCQ.html">HPCA-2013-NairCQ</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>A case for Refresh Pausing in DRAM memory systems (<abbr title="Prashant J. Nair">PJN</abbr>, <abbr title="Chia-Chen Chou">CCC</abbr>, <abbr title="Moinuddin K. Qureshi">MKQ</abbr>), pp. 627–638.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-HuangYCL.html">DAC-2012-HuangYCL</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span></dt><dd>Alternate hammering test for application-specific DRAMs and an industrial case study (<abbr title="Rei-Fu Huang">RFH</abbr>, <abbr title="Hao-Yu Yang">HYY</abbr>, <abbr title="Mango Chia-Tso Chao">MCTC</abbr>, <abbr title="Shih-Chin Lin">SCL</abbr>), pp. 1012–1017.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-KimLCKWYL.html">DAC-2012-KimLCKWYL</a> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/gpu.html" title="gpu">#gpu</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/in%20memory.html" title="in memory">#in memory</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Hybrid DRAM/PRAM-based main memory for single-chip CPU/GPU (<abbr title="Dongki Kim">DK</abbr>, <abbr title="Sungkwang Lee">SL</abbr>, <abbr title="Jaewoong Chung">JC</abbr>, <abbr title="Daehyun Kim">DK</abbr>, <abbr title="Dong Hyuk Woo">DHW</abbr>, <abbr title="Sungjoo Yoo">SY</abbr>, <abbr title="Sunggu Lee">SL</abbr>), pp. 888–896.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-MengKC.html">DAC-2012-MengKC</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Optimizing energy efficiency of 3-D multicore systems with stacked DRAM under power and thermal constraints (<abbr title="Jie Meng">JM</abbr>, <abbr title="Katsutoshi Kawakami">KK</abbr>, <abbr title="Ayse Kivilcim Coskun">AKC</abbr>), pp. 648–655.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-ZhangWCHL.html">DAC-2012-ZhangWCHL</a> <span class="tag"><a href="../tag/fine-grained.html" title="fine-grained">#fine-grained</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Heterogeneous multi-channel: fine-grained DRAM control for both system performance and power efficiency (<abbr title="Guangfei Zhang">GZ</abbr>, <abbr title="Huandong Wang">HW</abbr>, <abbr title="Xinke Chen">XC</abbr>, <abbr title="Shuai Huang">SH</abbr>, <abbr title="Peng Li">PL</abbr>), pp. 876–881.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-ChenLMABJ.html">DATE-2012-ChenLMABJ</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/in%20memory.html" title="in memory">#in memory</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>CACTI-3DD: Architecture-level modeling for 3D die-stacked DRAM main memory (<abbr title="Ke Chen">KC</abbr>, <abbr title="Sheng Li">SL</abbr>, <abbr title="Naveen Muralimanohar">NM</abbr>, <abbr title="Jung Ho Ahn">JHA</abbr>, <abbr title="Jay B. Brockman">JBB</abbr>, <abbr title="Norman P. Jouppi">NPJ</abbr>), pp. 33–38.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-GomonyWAWG.html">DATE-2012-GomonyWAWG</a> <span class="tag"><a href="../tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>DRAM selection and configuration for real-time mobile systems (<abbr title="Manil Dev Gomony">MDG</abbr>, <abbr title="Christian Weis">CW</abbr>, <abbr title="Benny Akesson">BA</abbr>, <abbr title="Norbert Wehn">NW</abbr>, <abbr title="Kees Goossens">KG</abbr>), pp. 51–56.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-MengC.html">DATE-2012-MengC</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Analysis and runtime management of 3D systems with stacked DRAM for boosting energy efficiency (<abbr title="Jie Meng">JM</abbr>, <abbr title="Ayse Kivilcim Coskun">AKC</abbr>), pp. 611–616.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-WeisLBW.html">DATE-2012-WeisLBW</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An energy efficient DRAM subsystem for 3D integrated SoCs (<abbr title="Christian Weis">CW</abbr>, <abbr title="Igor Loi">IL</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Norbert Wehn">NW</abbr>), pp. 1138–1141.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2012-HwangSS.html">ASPLOS-2012-HwangSS</a> <span class="tag"><a href="../tag/comprehension.html" title="comprehension">#comprehension</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Cosmic rays don’t strike twice: understanding the nature of DRAM errors and the implications for system design (<abbr title="Andy A. Hwang">AAH</abbr>, <abbr title="Ioan A. Stefanovici">IAS</abbr>, <abbr title="Bianca Schroeder">BS</abbr>), pp. 111–122.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2012-ChatterjeeMBDJ.html">HPCA-2012-ChatterjeeMBDJ</a> <span class="tag"><a href="../tag/staged.html" title="staged">#staged</a></span></dt><dd>Staged Reads: Mitigating the impact of DRAM writes on DRAM reads (<abbr title="Niladrish Chatterjee">NC</abbr>, <abbr title="Naveen Muralimanohar">NM</abbr>, <abbr title="Rajeev Balasubramonian">RB</abbr>, <abbr title="Al Davis">AD</abbr>, <abbr title="Norman P. Jouppi">NPJ</abbr>), pp. 41–52.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2012-JeongYSSLE.html">HPCA-2012-JeongYSSLE</a> <span class="tag"><a href="../tag/locality.html" title="locality">#locality</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Balancing DRAM locality and parallelism in shared memory CMP systems (<abbr title="Min Kyu Jeong">MKJ</abbr>, <abbr title="Doe Hyun Yoon">DHY</abbr>, <abbr title="Dam Sunwoo">DS</abbr>, <abbr title="Mike Sullivan">MS</abbr>, <abbr title="Ikhwan Lee">IL</abbr>, <abbr title="Mattan Erez">ME</abbr>), pp. 53–64.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-AadithyaVDR.html">DAC-2011-AadithyaVDR</a> <span class="tag"><a href="../tag/impact%20analysis.html" title="impact analysis">#impact analysis</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span></dt><dd>MUSTARD: a coupled, stochastic/deterministic, discrete/continuous technique for predicting the impact of random telegraph noise on SRAMs and DRAMs (<abbr title="Karthik V. Aadithya">KVA</abbr>, <abbr title="Sriramkumar Venugopalan">SV</abbr>, <abbr title="Alper Demir">AD</abbr>, <abbr title="Jaijeet S. Roychowdhury">JSR</abbr>), pp. 292–297.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-LiuZXL.html">DAC-2011-LiuZXL</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/in%20memory.html" title="in memory">#in memory</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Power-aware variable partitioning for DSPs with hybrid PRAM and DRAM main memory (<abbr title="Tiantian Liu">TL</abbr>, <abbr title="Yingchao Zhao">YZ</abbr>, <abbr title="Chun Jason Xue">CJX</abbr>, <abbr title="Minming Li">ML</abbr>), pp. 405–410.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-ParkYL.html">DAC-2011-ParkYL</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/in%20memory.html" title="in memory">#in memory</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Power management of hybrid DRAM/PRAM-based main memory (<abbr title="Hyunsun Park">HP</abbr>, <abbr title="Sungjoo Yoo">SY</abbr>, <abbr title="Sunggu Lee">SL</abbr>), pp. 59–64.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-WeisWLB.html">DATE-2011-WeisWLB</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Design space exploration for 3D-stacked DRAMs (<abbr title="Christian Weis">CW</abbr>, <abbr title="Norbert Wehn">NW</abbr>, <abbr title="Igor Loi">IL</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 389–394.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2011-SeokPP.html">SAC-2011-SeokPP</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/in%20memory.html" title="in memory">#in memory</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/migration.html" title="migration">#migration</a></span></dt><dd>Migration based page caching algorithm for a hybrid main memory of DRAM and PRAM (<abbr title="Hyunchul Seok">HS</abbr>, <abbr title="Youngwoo Park">YP</abbr>, <abbr title="Kyu Ho Park">KHP</abbr>), pp. 595–599.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2011-LiuPMZ.html">ASPLOS-2011-LiuPMZ</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Flikker: saving DRAM refresh-power through critical data partitioning (<abbr title="Song Liu">SL</abbr>, <abbr title="Karthik Pattabiraman">KP</abbr>, <abbr title="Thomas Moscibroda">TM</abbr>, <abbr title="Benjamin G. Zorn">BGZ</abbr>), pp. 213–224.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2011-LiuLNMMH.html">HPCA-2011-LiuLNMMH</a> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Hardware/software techniques for DRAM thermal management (<abbr title="Song Liu">SL</abbr>, <abbr title="Brian Leung">BL</abbr>, <abbr title="Alexander Neckar">AN</abbr>, <abbr title="Seda Ogrenci Memik">SOM</abbr>, <abbr title="Gokhan Memik">GM</abbr>, <abbr title="Nikos Hardavellas">NH</abbr>), pp. 515–525.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-LoiB.html">DATE-2010-LoiB</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An efficient distributed memory interface for many-core platform with 3D stacked DRAM (<abbr title="Igor Loi">IL</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 99–104.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2010-SudanCNABD.html">ASPLOS-2010-SudanCNABD</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Micro-pages: increasing DRAM efficiency with locality-aware data placement (<abbr title="Kshitij Sudan">KS</abbr>, <abbr title="Niladrish Chatterjee">NC</abbr>, <abbr title="David W. Nellans">DWN</abbr>, <abbr title="Manu Awasthi">MA</abbr>, <abbr title="Rajeev Balasubramonian">RB</abbr>, <abbr title="Al Davis">AD</abbr>), pp. 219–230.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2010-BiDG.html">HPCA-2010-BiDG</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>Delay-Hiding energy management mechanisms for DRAM (<abbr title="Mingsong Bi">MB</abbr>, <abbr title="Ran Duan">RD</abbr>, <abbr title="Chris Gniady">CG</abbr>), pp. 1–10.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2010-JiangMZUIMNSB.html">HPCA-2010-JiangMZUIMNSB</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>CHOP: Adaptive filter-based DRAM caching for CMP server platforms (<abbr title="Xiaowei Jiang">XJ</abbr>, <abbr title="Niti Madan">NM</abbr>, <abbr title="Li Zhao">LZ</abbr>, <abbr title="Mike Upton">MU</abbr>, <abbr title="Ravishankar Iyer">RI</abbr>, <abbr title="Srihari Makineni">SM</abbr>, <abbr title="Donald Newell">DN</abbr>, <abbr title="Yan Solihin">YS</abbr>, <abbr title="Rajeev Balasubramonian">RB</abbr>), pp. 1–12.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-ChaoYHLC.html">DAC-2009-ChaoYHLC</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/metaprogramming.html" title="metaprogramming">#metaprogramming</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Fault models for embedded-DRAM macros (<abbr title="Mango Chia-Tso Chao">MCTC</abbr>, <abbr title="Hao-Yu Yang">HYY</abbr>, <abbr title="Rei-Fu Huang">RFH</abbr>, <abbr title="Shih-Chin Lin">SCL</abbr>, <abbr title="Ching-Yu Chin">CYC</abbr>), pp. 714–719.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-DhimanAR.html">DAC-2009-DhimanAR</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/in%20memory.html" title="in memory">#in memory</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>PDRAM: a hybrid PRAM and DRAM main memory system (<abbr title="Gaurav Dhiman">GD</abbr>, <abbr title="Raid Zuhair Ayoub">RZA</abbr>, <abbr title="Tajana Rosing">TR</abbr>), pp. 664–469.</dd> <div class="pagevis" style="width:-195px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-FacchiniCVPCDBM.html">DATE-2009-FacchiniCVPCDBM</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>System-level power/performance evaluation of 3D stacked DRAMs for mobile applications (<abbr title="Marco Facchini">MF</abbr>, <abbr title="Trevor Carlson">TC</abbr>, <abbr title="Anselme Vignon">AV</abbr>, <abbr title="Martin Palkovic">MP</abbr>, <abbr title="Francky Catthoor">FC</abbr>, <abbr title="Wim Dehaene">WD</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Paul Marchal">PM</abbr>), pp. 923–928.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-VignonCDMF.html">DATE-2009-VignonCDMF</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span></dt><dd>A novel DRAM architecture as a low leakage alternative for SRAM caches in a 3D interconnect context (<abbr title="Anselme Vignon">AV</abbr>, <abbr title="Stefan Cosemans">SC</abbr>, <abbr title="Wim Dehaene">WD</abbr>, <abbr title="Pol Marchal">PM</abbr>, <abbr title="Marco Facchini">MF</abbr>), pp. 929–933.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-LiuMZM.html">DAC-2008-LiuMZM</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>A power and temperature aware DRAM architecture (<abbr title="Song Liu">SL</abbr>, <abbr title="Seda Ogrenci Memik">SOM</abbr>, <abbr title="Yu Zhang">YZ</abbr>, <abbr title="Gokhan Memik">GM</abbr>), pp. 878–883.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-VersenSSD.html">DATE-2008-VersenSSD</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/locality.html" title="locality">#locality</a></span></dt><dd>Test Instrumentation for a Laser Scanning Localization Technique for Analysis of High Speed DRAM devices (<abbr title="Martin Versen">MV</abbr>, <abbr title="Achim Schramm">AS</abbr>, <abbr title="Jan Schnepp">JS</abbr>, <abbr title="Dorina Diaconescu">DD</abbr>), pp. 776–779.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2008-AggarwalCLS.html">HPCA-2008-AggarwalCLS</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Power-Efficient DRAM Speculation (<abbr title="Nidhi Aggarwal">NA</abbr>, <abbr title="Jason F. Cantin">JFC</abbr>, <abbr title="Mikko H. Lipasti">MHL</abbr>, <abbr title="James E. Smith">JES</abbr>), pp. 317–328.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2008-HurL.html">HPCA-2008-HurL</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>A comprehensive approach to DRAM power management (<abbr title="Ibrahim Hur">IH</abbr>, <abbr title="Calvin Lin">CL</abbr>), pp. 305–316.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-Al-ArsHG.html">DATE-2006-Al-ArsHG</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Space of DRAM fault models and corresponding testing (<abbr title="Zaid Al-Ars">ZAA</abbr>, <abbr title="Said Hamdioui">SH</abbr>, <abbr title="A. J. van de Goor">AJvdG</abbr>), pp. 1252–1257.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2006-VenkatesanHR.html">HPCA-2006-VenkatesanHR</a> <span class="tag"><a href="../tag/agile.html" title="agile">#agile</a></span></dt><dd>Retention-aware placement in DRAM (RAPID): software methods for quasi-non-volatile DRAM (<abbr title="Ravi K. Venkatesan">RKV</abbr>, <abbr title="Stephen Herr">SH</abbr>, <abbr title="Eric Rotenberg">ER</abbr>), pp. 155–165.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-Al-ArsHMG.html">DATE-2005-Al-ArsHMG</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Framework for Fault Analysis and Test Generation in DRAMs (<abbr title="Zaid Al-Ars">ZAA</abbr>, <abbr title="Said Hamdioui">SH</abbr>, <abbr title="Georg Mueller">GM</abbr>, <abbr title="A. J. van de Goor">AJvdG</abbr>), pp. 1020–1021.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2005-ZhuZ.html">HPCA-2005-ZhuZ</a> <span class="tag"><a href="../tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/smt.html" title="smt">#smt</a></span></dt><dd>A Performance Comparison of DRAM Memory System Optimizations for SMT Processors (<abbr title="Zhichun Zhu">ZZ</abbr>, <abbr title="Zhao Zhang">ZZ</abbr>), pp. 213–224.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-ChoiK.html">DAC-2003-ChoiK</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Memory layout techniques for variables utilizing efficient DRAM access modes in embedded system design (<abbr title="Yoonseo Choi">YC</abbr>, <abbr title="Taewhan Kim">TK</abbr>), pp. 881–886.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-Al-ArsGBR.html">DATE-2003-Al-ArsGBR</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Optimizing Stresses for Testing DRAM Cell Defects Using Electrical Simulation (<abbr title="Zaid Al-Ars">ZAA</abbr>, <abbr title="A. J. van de Goor">AJvdG</abbr>, <abbr title="Jens Braun">JB</abbr>, <abbr title="Detlev Richter">DR</abbr>), pp. 10484–10489.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-DelaluzSKVI.html">DAC-2002-DelaluzSKVI</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>Scheduler-based DRAM energy management (<abbr title="Victor Delaluz">VD</abbr>, <abbr title="Anand Sivasubramaniam">AS</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>), pp. 697–702.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-Al-ArsG.html">DATE-2001-Al-ArsG</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Static and dynamic behavior of memory cell array opens and shorts in embedded DRAMs (<abbr title="Zaid Al-Ars">ZAA</abbr>, <abbr title="A. J. van de Goor">AJvdG</abbr>), pp. 496–503.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2001-DelaluzKVSI.html">HPCA-2001-DelaluzKVSI</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>DRAM Energy Management Using Software and Hardware Directed Power Mode Control (<abbr title="Victor Delaluz">VD</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>, <abbr title="Anand Sivasubramaniam">AS</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>), pp. 159–169.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2001-LinRB.html">HPCA-2001-LinRB</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Reducing DRAM Latencies with an Integrated Memory Hierarchy Design (<abbr title="Wei-Fen Lin">WFL</abbr>, <abbr title="Steven K. Reinhardt">SKR</abbr>, <abbr title="Doug Burger">DB</abbr>), pp. 301–312.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-GoorN.html">DATE-1999-GoorN</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Industrial Evaluation of DRAM Tests (<abbr title="A. J. van de Goor">AJvdG</abbr>, <abbr title="J. de Neef">JdN</abbr>), pp. 623–630.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1999-InoueKM.html">HPCA-1999-InoueKM</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Dynamically Variable Line-Size Cache Exploiting High On-Chip Memory Bandwidth of Merged DRAM/Logic LSIs (<abbr title="Koji Inoue">KI</abbr>, <abbr title="Koji Kai">KK</abbr>, <abbr title="Kazuaki Murakami">KM</abbr>), pp. 218–222.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-WehnH.html">DATE-1998-WehnH</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/trade-off.html" title="trade-off">#trade-off</a></span></dt><dd>Embedded DRAM Architectural Trade-Offs (<abbr title="Norbert Wehn">NW</abbr>, <abbr title="Søren Hein">SH</abbr>), pp. 704–708.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-1996-YamashitaFO.html">ICPR-1996-YamashitaFO</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>An integrated memory array processor with a synchronous-DRAM interface for real-time vision applications (<abbr title="Nobuyuki Yamashita">NY</abbr>, <abbr title="Yoshihiro Fujita">YF</abbr>, <abbr title="Shin'ichiro Okazaki">SO</abbr>), pp. 575–580.</dd> <div class="pagevis" style="width:5px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>