
@electronic{smmtt,
   title = {RISC-V Supervisor Domains Access Protection},
   url = {https://github.com/riscv/riscv-smmtt}
}
@electronic{hti,
   title = {RISC-V Hart Trace Interface},
   url = {https://github.com/riscv-non-isa/hart-trace-interface/}
 }

@electronic{etrace,
   title = {RISC-V Efficient Trace for RISC-V},
   url = {https://github.com/riscv-non-isa/riscv-trace-spec}
 }

@electronic{ntrace,
   title = {RISC-V N-Trace (Nexus-based Trace) Specification},
   url = {https://github.com/riscv-non-isa/tg-nexus-trace}
 }

 @electronic{dbgspec,
  title = {RISC-V Debug Specification},
   url = {https://github.com/riscv/riscv-debug-spec}
 }

 @electronic{iopmp,
  title = {RISC-V IOPMP Architecture Specification},
   url = {https://github.com/riscv-non-isa/iopmp-spec/releases}
 }

 @electronic{worldguard,
  title = {WorldGuard Specification},
   url = {https://github.com/riscv-admin/security/blob/main/papers/worldguard%20proposal.pdf}
 }

 @electronic{smtdeleg,
  title = {RISC-V Trigger Delegation Specification},
   url = {https://github.com/riscv/ft-trigger-delegation}
 }

  @electronic{smstateen,
  title = {RISC-V State Enable Extension},
   url = {https://github.com/riscvarchive/riscv-state-enable}
 }