
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.106587                       # Number of seconds simulated
sim_ticks                                106586789187                       # Number of ticks simulated
final_tick                               636224506497                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 151044                       # Simulator instruction rate (inst/s)
host_op_rate                                   198391                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7651650                       # Simulator tick rate (ticks/s)
host_mem_usage                               16901312                       # Number of bytes of host memory used
host_seconds                                 13929.91                       # Real time elapsed on the host
sim_insts                                  2104029230                       # Number of instructions simulated
sim_ops                                    2763563035                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      7506560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      4652928                       # Number of bytes read from this memory
system.physmem.bytes_read::total             12162688                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1246336                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1246336                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        58645                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        36351                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 95021                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9737                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9737                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12009                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     70426739                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        18013                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     43653890                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               114110652                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12009                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        18013                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              30022                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11693156                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11693156                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11693156                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12009                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     70426739                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        18013                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     43653890                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              125803808                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               255603812                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21389788                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17425336                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1906627                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8421828                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8102510                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2230776                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86573                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    192961453                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120306068                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21389788                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10333286                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25421801                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5676952                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      11193826                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11799831                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1904233                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    233319230                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.623705                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.990250                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       207897429     89.10%     89.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2724481      1.17%     90.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2132488      0.91%     91.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2292285      0.98%     92.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1956210      0.84%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1088637      0.47%     93.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          746142      0.32%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1941249      0.83%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12540309      5.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    233319230                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.083683                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.470674                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190695665                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     13498741                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25273396                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       115805                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3735619                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3643345                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6531                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145240580                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51712                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3735619                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190955099                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       10156183                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2215940                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25136699                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1119678                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145026327                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          977                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        431311                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       557331                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         8568                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    202910341                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    675867059                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    675867059                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34459635                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        32665                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16585                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3591226                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13958417                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7842528                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       293253                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1740959                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144507938                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        32662                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137159174                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        80836                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20049353                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41473020                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          502                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    233319230                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.587861                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.294103                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    175456285     75.20%     75.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24386049     10.45%     85.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12319544      5.28%     90.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7985471      3.42%     94.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6580239      2.82%     97.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2579638      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3178804      1.36%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       779946      0.33%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        53254      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    233319230                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962360     75.32%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        145988     11.43%     86.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169315     13.25%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113727009     82.92%     82.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2006512      1.46%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13606712      9.92%     94.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7802861      5.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137159174                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.536608                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1277663                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009315                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    508996077                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164590689                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133354802                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138436837                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       146508                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1806817                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          736                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       132962                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          558                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3735619                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        9413965                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       305269                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144540600                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          234                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13958417                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7842528                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16582                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        239699                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12515                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          736                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1134816                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1065004                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2199820                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134578400                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13477916                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2580774                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21280399                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19209735                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7802483                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.526512                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133358079                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133354802                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79202029                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213482132                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.521725                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371001                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22083573                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1927712                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    229583611                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.533428                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.386355                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    179813513     78.32%     78.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23322813     10.16%     88.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10818531      4.71%     93.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4820257      2.10%     95.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3654695      1.59%     96.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1544284      0.67%     97.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1535554      0.67%     98.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1099519      0.48%     98.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2974445      1.30%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    229583611                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2974445                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           371159102                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          292835566                       # The number of ROB writes
system.switch_cpus0.timesIdled                2840090                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               22284582                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.556038                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.556038                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.391230                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.391230                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608389621                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      183748971                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      137910371                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               255603812                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18923965                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16801567                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1628906                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9917710                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9675295                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1204115                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        47191                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    203768299                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             107100481                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18923965                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10879410                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             21660479                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        4999271                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2525911                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12461532                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1622841                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    231316505                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.521853                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.771767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       209656026     90.64%     90.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          984196      0.43%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1827618      0.79%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1587342      0.69%     92.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3206399      1.39%     93.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3862839      1.67%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          928163      0.40%     96.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          508333      0.22%     96.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         8755589      3.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    231316505                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.074036                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.419010                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       201957594                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4351404                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         21628012                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22049                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3357445                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1856278                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4371                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     120647860                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1324                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3357445                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       202215725                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2337230                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1168435                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         21386051                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       851611                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     120515927                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          123                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         79858                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       569199                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    159177000                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    544990292                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    544990292                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    131500914                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        27676086                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16635                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8333                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2488190                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     20938311                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3722893                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        65793                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       834842                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         120064144                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16635                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        114035075                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        72901                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     18222633                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37996977                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           31                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    231316505                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.492983                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.175848                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    182473579     78.88%     78.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20516348      8.87%     87.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10507401      4.54%     92.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6017874      2.60%     94.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6716264      2.90%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3357875      1.45%     99.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1354527      0.59%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       312386      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        60251      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    231316505                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         211276     47.76%     47.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        163824     37.04%     84.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        67235     15.20%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     89557501     78.54%     78.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       904857      0.79%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8302      0.01%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     19861148     17.42%     96.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3703267      3.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     114035075                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.446140                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             442335                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003879                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    459901891                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    138303680                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    111406126                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     114477410                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       200494                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3512248                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          215                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          268                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        99948                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3357445                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1629247                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        67733                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    120080779                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         5642                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     20938311                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3722893                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8333                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33257                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          627                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          268                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       735210                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       982229                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1717439                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    113027725                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     19613543                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1007350                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23316766                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17462133                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3703223                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.442199                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             111435391                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            111406126                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         63706307                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        147221209                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.435855                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.432725                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     89518209                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    100908701                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19175756                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16604                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1632874                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    227959060                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.442662                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.292557                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    190135165     83.41%     83.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     14355263      6.30%     89.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11181198      4.90%     94.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2212576      0.97%     95.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2801886      1.23%     96.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       951362      0.42%     97.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4044502      1.77%     99.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       894916      0.39%     99.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1382192      0.61%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    227959060                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     89518209                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     100908701                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21049008                       # Number of memory references committed
system.switch_cpus1.commit.loads             17426063                       # Number of loads committed
system.switch_cpus1.commit.membars               8302                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15911573                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         87793032                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1278786                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1382192                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           346661325                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          243526410                       # The number of ROB writes
system.switch_cpus1.timesIdled                5402915                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               24287307                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           89518209                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            100908701                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     89518209                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.855328                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.855328                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.350223                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.350223                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       523326526                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      145378509                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      127529168                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16604                       # number of misc regfile writes
system.l2.replacements                          95354                       # number of replacements
system.l2.tagsinuse                              1024                       # Cycle average of tags in use
system.l2.total_refs                            58834                       # Total number of references to valid blocks.
system.l2.sampled_refs                          96378                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.610451                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks             6.818199                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.085476                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    651.781327                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.121566                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    357.339268                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data              5.621693                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data              2.232472                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.006658                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000083                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.636505                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000119                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.348964                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.005490                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.002180                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        36993                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         9120                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   46113                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            12351                       # number of Writeback hits
system.l2.Writeback_hits::total                 12351                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        36993                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         9120                       # number of demand (read+write) hits
system.l2.demand_hits::total                    46113                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        36993                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         9120                       # number of overall hits
system.l2.overall_hits::total                   46113                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        58645                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        36351                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 95021                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        58645                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        36351                       # number of demand (read+write) misses
system.l2.demand_misses::total                  95021                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        58645                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        36351                       # number of overall misses
system.l2.overall_misses::total                 95021                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1508769                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   9864440498                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2211174                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   5977591245                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     15845751686                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1508769                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   9864440498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2211174                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   5977591245                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15845751686                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1508769                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   9864440498                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2211174                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   5977591245                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15845751686                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95638                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        45471                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              141134                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        12351                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             12351                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95638                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        45471                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               141134                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95638                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        45471                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              141134                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.613198                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.799433                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.673268                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.613198                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.799433                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.673268                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.613198                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.799433                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.673268                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 150876.900000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 168205.993657                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 147411.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 164440.902451                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 166760.523316                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 150876.900000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 168205.993657                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 147411.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 164440.902451                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 166760.523316                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 150876.900000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 168205.993657                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 147411.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 164440.902451                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 166760.523316                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9737                       # number of writebacks
system.l2.writebacks::total                      9737                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        58645                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        36351                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            95021                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        58645                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        36351                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             95021                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        58645                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        36351                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            95021                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       924524                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   6452020314                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1337434                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   3859530854                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  10313813126                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       924524                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   6452020314                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1337434                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   3859530854                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10313813126                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       924524                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   6452020314                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1337434                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   3859530854                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10313813126                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.613198                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.799433                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.673268                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.613198                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.799433                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.673268                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.613198                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.799433                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.673268                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92452.400000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 110018.250729                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 89162.266667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106173.993948                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 108542.460361                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 92452.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 110018.250729                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 89162.266667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 106173.993948                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108542.460361                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 92452.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 110018.250729                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 89162.266667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 106173.993948                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108542.460361                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.478899                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011807471                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849739.435101                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.478899                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015191                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.875767                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11799821                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11799821                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11799821                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11799821                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11799821                       # number of overall hits
system.cpu0.icache.overall_hits::total       11799821                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1696769                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1696769                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1696769                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1696769                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1696769                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1696769                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11799831                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11799831                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11799831                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11799831                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11799831                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11799831                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 169676.900000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 169676.900000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 169676.900000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 169676.900000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 169676.900000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 169676.900000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1591769                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1591769                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1591769                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1591769                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1591769                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1591769                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 159176.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 159176.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 159176.900000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 159176.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 159176.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 159176.900000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95638                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190965087                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95894                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1991.418514                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.605067                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.394933                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916426                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083574                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10380890                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10380890                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677222                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677222                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16402                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16402                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18058112                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18058112                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18058112                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18058112                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       398969                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       398969                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           90                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       399059                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        399059                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       399059                       # number of overall misses
system.cpu0.dcache.overall_misses::total       399059                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  53308348493                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  53308348493                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9396273                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9396273                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  53317744766                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  53317744766                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  53317744766                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  53317744766                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10779859                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10779859                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16402                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16402                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18457171                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18457171                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18457171                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18457171                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037011                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037011                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021621                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021621                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021621                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021621                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 133615.264577                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 133615.264577                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 104403.033333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 104403.033333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 133608.676326                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 133608.676326                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 133608.676326                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 133608.676326                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8202                       # number of writebacks
system.cpu0.dcache.writebacks::total             8202                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       303331                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       303331                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       303421                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       303421                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       303421                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       303421                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95638                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95638                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95638                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95638                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95638                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95638                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  12791077148                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  12791077148                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  12791077148                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  12791077148                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  12791077148                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  12791077148                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008872                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008872                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005182                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005182                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005182                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005182                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 133744.715992                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 133744.715992                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 133744.715992                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 133744.715992                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 133744.715992                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 133744.715992                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.860645                       # Cycle average of tags in use
system.cpu1.icache.total_refs               927004648                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1710340.678967                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.860645                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023815                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868366                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12461514                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12461514                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12461514                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12461514                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12461514                       # number of overall hits
system.cpu1.icache.overall_hits::total       12461514                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2825673                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2825673                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2825673                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2825673                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2825673                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2825673                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12461532                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12461532                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12461532                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12461532                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12461532                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12461532                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 156981.833333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 156981.833333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 156981.833333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 156981.833333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 156981.833333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 156981.833333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2340524                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2340524                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2340524                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2340524                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2340524                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2340524                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 156034.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 156034.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 156034.933333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 156034.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 156034.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 156034.933333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 45471                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227835585                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 45727                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4982.517659                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   209.483909                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    46.516091                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.818297                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.181703                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     17883887                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17883887                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3606292                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3606292                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8336                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8336                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8302                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8302                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     21490179                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21490179                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     21490179                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21490179                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       183597                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       183597                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       183597                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        183597                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       183597                       # number of overall misses
system.cpu1.dcache.overall_misses::total       183597                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  26638276701                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  26638276701                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  26638276701                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  26638276701                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  26638276701                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  26638276701                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18067484                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18067484                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3606292                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3606292                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8336                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8336                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8302                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8302                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     21673776                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21673776                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     21673776                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21673776                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010162                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010162                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008471                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008471                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008471                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008471                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 145091.023824                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 145091.023824                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 145091.023824                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 145091.023824                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 145091.023824                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 145091.023824                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         4149                       # number of writebacks
system.cpu1.dcache.writebacks::total             4149                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       138126                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       138126                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       138126                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       138126                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       138126                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       138126                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        45471                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45471                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        45471                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        45471                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        45471                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        45471                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6875993052                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6875993052                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6875993052                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6875993052                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6875993052                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6875993052                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002517                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002517                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002098                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002098                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002098                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002098                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 151217.106551                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 151217.106551                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 151217.106551                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 151217.106551                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 151217.106551                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 151217.106551                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
