-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

-- DATE "12/25/2020 11:56:34"

-- 
-- Device: Altera EP4CE6E22C8 Package TQFP144
-- 

-- 
-- This VHDL file should be used for ModelSim (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	TempControllerRoom IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	clk_in : IN std_logic;
	rst_n : IN std_logic;
	beep : OUT std_logic;
	comp_in : IN std_logic;
	DAC_data : OUT std_logic_vector(6 DOWNTO 0);
	sdram_clk : OUT std_logic;
	sdram_addr : OUT std_logic_vector(11 DOWNTO 0);
	sdram_ba : OUT std_logic_vector(1 DOWNTO 0);
	sdram_cas_n : OUT std_logic;
	sdram_cke : OUT std_logic;
	sdram_cs_n : OUT std_logic;
	sdram_dq : INOUT std_logic_vector(15 DOWNTO 0);
	sdram_dqm : OUT std_logic_vector(1 DOWNTO 0);
	sdram_ras_n : OUT std_logic;
	sdram_we_n : OUT std_logic;
	uart0_rx : IN std_logic;
	uart0_tx : OUT std_logic;
	gpio0 : INOUT std_logic_vector(3 DOWNTO 0)
	);
END TempControllerRoom;

-- Design Ports Information
-- beep	=>  Location: PIN_110,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DAC_data[0]	=>  Location: PIN_128,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DAC_data[1]	=>  Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DAC_data[2]	=>  Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DAC_data[3]	=>  Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DAC_data[4]	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DAC_data[5]	=>  Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DAC_data[6]	=>  Location: PIN_124,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdram_clk	=>  Location: PIN_43,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[0]	=>  Location: PIN_76,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[1]	=>  Location: PIN_77,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[2]	=>  Location: PIN_80,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[3]	=>  Location: PIN_83,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[4]	=>  Location: PIN_68,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[5]	=>  Location: PIN_67,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[6]	=>  Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[7]	=>  Location: PIN_65,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[8]	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[9]	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[10]	=>  Location: PIN_75,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_addr[11]	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_ba[0]	=>  Location: PIN_73,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_ba[1]	=>  Location: PIN_74,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_cas_n	=>  Location: PIN_70,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_cke	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_cs_n	=>  Location: PIN_72,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_dqm[0]	=>  Location: PIN_42,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_dqm[1]	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_ras_n	=>  Location: PIN_71,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_we_n	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- uart0_tx	=>  Location: PIN_138,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdram_dq[0]	=>  Location: PIN_28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_dq[1]	=>  Location: PIN_30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_dq[2]	=>  Location: PIN_31,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_dq[3]	=>  Location: PIN_32,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_dq[4]	=>  Location: PIN_33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_dq[5]	=>  Location: PIN_34,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_dq[6]	=>  Location: PIN_38,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_dq[7]	=>  Location: PIN_39,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_dq[8]	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_dq[9]	=>  Location: PIN_53,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_dq[10]	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_dq[11]	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_dq[12]	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_dq[13]	=>  Location: PIN_49,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_dq[14]	=>  Location: PIN_46,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sdram_dq[15]	=>  Location: PIN_44,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- gpio0[0]	=>  Location: PIN_84,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- gpio0[1]	=>  Location: PIN_85,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- gpio0[2]	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- gpio0[3]	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- comp_in	=>  Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- rst_n	=>  Location: PIN_25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk_in	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- uart0_rx	=>  Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_20,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF TempControllerRoom IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_clk_in : std_logic;
SIGNAL ww_rst_n : std_logic;
SIGNAL ww_beep : std_logic;
SIGNAL ww_comp_in : std_logic;
SIGNAL ww_DAC_data : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_sdram_clk : std_logic;
SIGNAL ww_sdram_addr : std_logic_vector(11 DOWNTO 0);
SIGNAL ww_sdram_ba : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_sdram_cas_n : std_logic;
SIGNAL ww_sdram_cke : std_logic;
SIGNAL ww_sdram_cs_n : std_logic;
SIGNAL ww_sdram_dqm : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_sdram_ras_n : std_logic;
SIGNAL ww_sdram_we_n : std_logic;
SIGNAL ww_uart0_rx : std_logic;
SIGNAL ww_uart0_tx : std_logic;
SIGNAL \u0|altpll_0|sd1|pll7_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|altpll_0|sd1|pll7_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \rtl~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|altpll_0|sd1|wire_pll7_clk[2]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rst_n~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|resetrequest~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \gpio0[0]~input_o\ : std_logic;
SIGNAL \gpio0[1]~input_o\ : std_logic;
SIGNAL \gpio0[2]~input_o\ : std_logic;
SIGNAL \gpio0[3]~input_o\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DCLK~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_nCEO~~padout\ : std_logic;
SIGNAL \~ALTERA_DCLK~~obuf_o\ : std_logic;
SIGNAL \~ALTERA_nCEO~~obuf_o\ : std_logic;
SIGNAL \clk_in~input_o\ : std_logic;
SIGNAL \u0|altpll_0|sd1|wire_pll7_fbout\ : std_logic;
SIGNAL \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\ : std_logic;
SIGNAL \rst_n~input_o\ : std_logic;
SIGNAL \u0|core0|cpu|cpu_resetrequest_d1~0_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|WideOr1~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|core0_debug_mem_slave_agent|local_read~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_new_inst~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_new_inst~q\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_align_cycle_nxt[0]~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_align_cycle_nxt[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw~35_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0]~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_valid_from_R~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_valid_from_R~q\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_jmp_direct~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_jmp_direct~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_ctrl_jmp_direct~q\ : std_logic;
SIGNAL \u0|core0|cpu|D_op_hbreak~0_combout\ : std_logic;
SIGNAL \sdram_dq[14]~input_o\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~94feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Add0~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~183_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~94_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~185_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~78_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~110feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~184_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~110_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~178_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~186_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~126_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~179_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~46feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~187_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~46_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~190_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~62_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~189_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~14_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~188_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~30_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~180_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~181_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~182_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~10_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rp_valid~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|debugaccess~q\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_en~0_combout\ : std_logic;
SIGNAL \sdram_dq[0]~input_o\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~32feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~32_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~48_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~16_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~0_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~130_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~131_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~80feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~80_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~96feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~96_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~64_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~128_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~112_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~129_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~132_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout\ : std_logic;
SIGNAL \~QIC_CREATED_GND~I_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_uir~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|sync2_uir~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|sync2_uir~q\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jxuir~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jxuir~q\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_udr~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|sync2_udr~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|sync2_udr~q\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~q\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|enable_action_strobe~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|enable_action_strobe~q\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~36_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_cdr~combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[37]~35_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~34_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|Mux37~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|DRsize.100~q\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[35]~6_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~25_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~26_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~27_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[36]~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[37]~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~18_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Equal0~15_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Equal0~9_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Equal0~13_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Equal0~3_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Equal0~12_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_alu_force_xor~14_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Equal0~11_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_force_src2_zero~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout\ : std_logic;
SIGNAL \sdram_dq[7]~input_o\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~7_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~23_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~198_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~55_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~39feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~39_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~199_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~87feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~87_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~119_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~103_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~71_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~196_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~197_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~200_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[28]~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~14_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[0]~1\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~6_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[1]~3\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~5_combout\ : std_logic;
SIGNAL \sdram_dq[11]~input_o\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~43feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~43_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~27feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~27_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~11_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~155_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~59_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~156_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~91feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~91_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~75_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~107feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~107_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~153_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~123_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~154_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~157_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[11]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~5_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[11]~13_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[2]~5\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[29]~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~4_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_src1~14_combout\ : std_logic;
SIGNAL \sdram_dq[10]~input_o\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~26_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~10_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~213_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~42_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~58_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~214_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~90feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~90_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~122_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~106feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~106_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~74_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~211_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~212_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~215_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~15_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|Equal0~3_combout\ : std_logic;
SIGNAL \sdram_dq[4]~input_o\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~84_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~100_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~68_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~148_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~116_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~149_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~36feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~36_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~20_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~4_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~150_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~52_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~151_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~152_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[3]~7\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[4]~8_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_hi_imm16~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_hi_imm16~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_ctrl_hi_imm16~q\ : std_logic;
SIGNAL \sdram_dq[13]~input_o\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~93feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~93_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~77_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~109_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~158_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~125_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~159_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~29_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~13_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~160_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~45feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~45_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~61_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~161_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~162_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_mem16~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_mem16~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_mem_byte_en[0]~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|Equal0~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|d_writedata[4]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~5_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[4]~4_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_byteenable[2]~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|Equal0~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|d_byteenable[2]~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~27_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[22]~53_combout\ : std_logic;
SIGNAL \sdram_dq[6]~input_o\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~6_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~22_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~193_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~54_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~38feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~38_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~194_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~86feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~86_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~118_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~70_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~102feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~102_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~191_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~192_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~195_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[22]~54_combout\ : std_logic;
SIGNAL \sdram_dq[8]~input_o\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~8_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~24feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~24_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~203_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~56_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~40_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~204_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~88_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~72_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~104feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~104_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~201_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~120_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~202_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~205_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~14_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_rd~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_rd~q\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_rd_d1~q\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[0]~12_combout\ : std_logic;
SIGNAL \sdram_dq[9]~input_o\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~105feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~105_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~73_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~206_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~121_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~89_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~207_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~25_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~9_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~208_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~57_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~41feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~41_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~209_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~210_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~8_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[1]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][68]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~42_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][68]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always6~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][68]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~35_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always5~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][68]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~28_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always4~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][68]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~21_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always3~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][68]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~14_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always2~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][68]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always1~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][68]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][68]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Equal62~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_op_rdctl~combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_ctrl_rd_ctl_reg~q\ : std_logic;
SIGNAL \u0|core0|cpu|Equal62~6_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Equal62~7_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_br_cmp~5_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_br_cmp~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_ctrl_br_nxt~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_ctrl_br_nxt~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Equal0~5_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Equal0~7_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_br_cmp~3_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_br_cmp~4_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_ctrl_br_cmp~q\ : std_logic;
SIGNAL \u0|core0|cpu|E_alu_result~0_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~4_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[4]~18_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|core0_data_master_translator|read_accepted~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|core0_data_master_translator|read_accepted~q\ : std_logic;
SIGNAL \u0|core0|cpu|R_src2_lo[5]~17_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~22_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_aligning_data_nxt~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_mem32~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_aligning_data_nxt~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_aligning_data_nxt~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_aligning_data~q\ : std_logic;
SIGNAL \u0|gpio_0|data_out[0]~0_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[0]~32_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[0]~0_combout\ : std_logic;
SIGNAL \sdram_dq[12]~input_o\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~44feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~44_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~60_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~12_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~28feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~28_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~165_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~166_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~92feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~92_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~124_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~76_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~108_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~163_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~164_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~167_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~21_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[28]~41_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[28]~42_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~20_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[29]~39_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[29]~40_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~33_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~12_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[7]~21_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~13_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[8]~0_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[8]~7_combout\ : std_logic;
SIGNAL \u0|timer_0|snap_strobe~2_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[8]~35_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_rf_wr_data[10]~25_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_rf_wr_data[11]~24_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~29_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_logic_op_raw[1]~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_alu_force_xor~13_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_alu_force_xor~10_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Equal0~6_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_alu_force_xor~11_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_alu_force_xor~12_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_logic_op[1]~0_combout\ : std_logic;
SIGNAL \sdram_dq[2]~input_o\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~82feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~82_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~98feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~98_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~66_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~138_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~114_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~139_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~18_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~2_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~140_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~50_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~34feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~34_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~141_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~142_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[2]~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~30_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[18]~59_combout\ : std_logic;
SIGNAL \u0|core0|cpu|d_writedata[3]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~3_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal0~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_single_step_mode~q\ : std_logic;
SIGNAL \u0|core0|cpu|wait_for_one_post_bret_inst~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|wait_for_one_post_bret_inst~q\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~10_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~39_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~40_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[24]~21_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[18]~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~9_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~37_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~4_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~18_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~20_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~15_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~5_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~22_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~23_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~38_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|break_on_reset~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|break_on_reset~q\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|jtag_break~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|jtag_break~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|jtag_break~q\ : std_logic;
SIGNAL \u0|core0|cpu|hbreak_pending_nxt~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|hbreak_pending~q\ : std_logic;
SIGNAL \u0|core0|cpu|hbreak_req~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[18]~63_combout\ : std_logic;
SIGNAL \sdram_dq[15]~input_o\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~95feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~95_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~127_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~79_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~111feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~111_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~173_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~174_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~47feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~47_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~63_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~31_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~15_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~175_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~176_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~177_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~27_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~13_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte2_data[0]~7_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte3_data_nxt~6_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte3_data_nxt~7_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_src2[16]~12_combout\ : std_logic;
SIGNAL \u0|core0|cpu|d_writedata[7]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~14_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[11]~5_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[24]~73_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|DRsize.010~q\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[15]~9_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~15_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_st_data[9]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~16_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[9]~15_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[10]~10_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~32_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~6_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[11]~5_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_st_data[12]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~9_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[12]~8_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~7_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~18_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[13]~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~11_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte2_data[2]~5_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte3_data_nxt~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte3_data_nxt~3_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_src2[20]~8_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Equal0~10_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_logic~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_unsigned_lo_imm16~3_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_unsigned_lo_imm16~4_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_ctrl_unsigned_lo_imm16~q\ : std_logic;
SIGNAL \u0|core0|cpu|Equal62~5_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_force_src2_zero~5_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Equal62~9_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_force_src2_zero~3_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Equal62~11_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_force_src2_zero~4_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_force_src2_zero~19_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_force_src2_zero~20_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_force_src2_zero~21_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_ctrl_force_src2_zero~q\ : std_logic;
SIGNAL \u0|core0|cpu|R_src2_hi~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|cfgrom_readdata[26]~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[26]~8_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[26]~26_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_src2[25]~3_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_src2[26]~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte3_data_nxt~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte3_data_nxt~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte3_data_nxt~8_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte3_data_nxt~9_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_rf_wr_data[28]~31_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte3_data_nxt~14_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte3_data_nxt~15_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte3_data_nxt~12_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte3_data_nxt~13_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_src1[31]~21_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_src2_hi[15]~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_src2_hi[15]~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_logic_result[31]~28_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_alu_subtract~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_invert_arith_src_msb~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_invert_arith_src_msb~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_invert_arith_src_msb~q\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~89_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_src2[30]~13_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~90_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_src1[29]~22_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_src1[28]~19_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_src2[28]~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~86_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_src2[27]~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_src2[24]~4_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~3_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_src2[23]~5_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~4_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_src2[22]~6_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~5_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_src2[21]~7_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~6_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_src1[21]~5_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~7_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~9_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_src1[18]~8_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_src1[17]~9_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~10_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_src1[16]~10_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~11_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_src2_lo[15]~7_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~12_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_src2_lo[14]~8_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~13_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_src1[13]~13_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_nxt[11]~16_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[7]~15\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[8]~17\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[9]~18_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_src2_lo[11]~11_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~16_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_src1[10]~16_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[8]~16_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_src1[9]~17_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_src2_lo[8]~14_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~19_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~20_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_src1[7]~19_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~23_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~14_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[8]~26_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[8]~27_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_src1[4]~24_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[7]~24_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[7]~25_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_src1[3]~23_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[0]~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_nxt[0]~20_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[0]~1\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[1]~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_src1[2]~22_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_src2_lo[0]~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_src2_lo[1]~3_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~26_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_src1[0]~18_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~29_cout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~31\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~33\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~35\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~37\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~39\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~41\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~43\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~45\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~47\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~49\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~51\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~52_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_nxt[9]~13_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_op_opx_rsv63~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_op_crst~combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_ctrl_crst~q\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_nxt[9]~14_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[9]~19\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[10]~20_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~15_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_src1[12]~14_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~53\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~54_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_nxt[10]~17_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[10]~21\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[11]~22_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~55\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~57\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~59\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~61\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~62_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_nxt[14]~11_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~60_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~58_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[11]~23\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[12]~24_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_nxt[12]~15_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[12]~25\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[13]~26_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_nxt[13]~12_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[13]~27\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[14]~28_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~63\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~64_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_nxt[15]~10_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[14]~29\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[15]~30_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~65\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~66_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_nxt[16]~9_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[15]~31\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[16]~32_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~67\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~69\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~71\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~72_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_nxt[19]~6_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[16]~33\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[17]~35\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[18]~36_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~70_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_nxt[18]~7_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[18]~37\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[19]~38_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~73\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~75\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~77\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~79\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~81\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~83\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~85\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~88\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~93\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~95\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~96_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_alu_result[31]~30_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_shift_rot_right~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_shift_rot_right~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_ctrl_shift_rot_right~q\ : std_logic;
SIGNAL \u0|core0|cpu|E_shift_rot_result_nxt[30]~28_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_shift_rot_result_nxt[29]~24_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_shift_rot_result_nxt[28]~16_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_shift_rot_result_nxt[27]~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_shift_rot_result_nxt[26]~4_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_shift_rot_result_nxt[25]~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_shift_rot_result_nxt[24]~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_shift_rot_result_nxt[23]~3_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_shift_rot_result_nxt[22]~5_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_shift_rot_result_nxt[21]~6_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_shift_rot_result_nxt[20]~7_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_shift_rot_result_nxt[19]~8_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_shift_rot_result_nxt[18]~9_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_shift_rot_result_nxt[17]~10_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_shift_rot_result_nxt[16]~11_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_shift_rot_result_nxt[15]~12_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_shift_rot_result_nxt[14]~13_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_shift_rot_result_nxt[13]~14_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_shift_rot_result_nxt[12]~15_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_shift_rot_result_nxt[11]~17_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_shift_rot_result_nxt[10]~18_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_shift_rot_result_nxt[9]~19_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_shift_rot_result_nxt[8]~20_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_shift_rot_result_nxt[7]~21_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_shift_rot_result_nxt[6]~23_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_shift_rot_result_nxt[5]~22_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_shift_rot_result_nxt[4]~25_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_shift_rot_result_nxt[3]~27_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_shift_rot_result_nxt[2]~26_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_shift_rot_result_nxt[1]~29_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_shift_rot_result_nxt[0]~30_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Equal62~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_shift_logical~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Equal62~4_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_shift_logical~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_shift_logical~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_ctrl_shift_logical~q\ : std_logic;
SIGNAL \u0|core0|cpu|R_ctrl_rot_right_nxt~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_ctrl_rot_right~q\ : std_logic;
SIGNAL \u0|core0|cpu|E_shift_rot_fill_bit~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_shift_rot_result_nxt[31]~31_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_shift_rot~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_shift_rot~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Equal62~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Equal62~3_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_shift_rot~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_shift_rot~3_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_ctrl_shift_rot~q\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte3_data_nxt~10_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte3_data_nxt~11_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_rf_wr_data[31]~33_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_src1[30]~20_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~94_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_logic_result[30]~27_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_alu_result[30]~29_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_rf_wr_data[30]~32_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_src2[29]~14_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~91_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~92_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_logic_result[29]~29_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_alu_result[29]~31_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_rf_wr_data[29]~34_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_src1[27]~16_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_logic_result[27]~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~84_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_alu_result[27]~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_rf_wr_data[27]~8_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_src1[26]~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~82_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_nxt[24]~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_nxt[24]~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[19]~39\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[20]~40_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~74_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_nxt[20]~5_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[20]~41\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[21]~42_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~76_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_nxt[21]~4_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[21]~43\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[22]~44_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~78_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_nxt[22]~3_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[22]~45\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[23]~46_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_nxt[23]~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[23]~47\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[24]~48_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_logic_result[26]~4_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_alu_result[26]~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_rf_wr_data[26]~9_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_src1[25]~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~80_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_logic_result[25]~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_alu_result[25]~3_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte3_data_nxt~4_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte3_data_nxt~5_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_rf_wr_data[25]~10_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_src1[24]~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_logic_result[24]~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_alu_result[24]~4_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_rf_wr_data[24]~11_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_src1[23]~3_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_logic_result[23]~3_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_alu_result[23]~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~6_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte2_data[7]~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_rf_wr_data[23]~12_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_src1[22]~4_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_logic_result[22]~5_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_alu_result[22]~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~7_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte2_data[6]~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_rf_wr_data[22]~13_combout\ : std_logic;
SIGNAL \u0|core0|cpu|d_writedata[26]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~26_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[26]~25_combout\ : std_logic;
SIGNAL \u0|core0|cpu|d_writedata[27]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~25_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~25_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[27]~24_combout\ : std_logic;
SIGNAL \u0|core0|cpu|d_writedata[28]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~24_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[28]~23_combout\ : std_logic;
SIGNAL \u0|core0|cpu|d_writedata[29]~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~23_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[29]~22_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|resetlatch~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|resetlatch~q\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~41_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[33]~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~23_combout\ : std_logic;
SIGNAL \u0|core0|cpu|d_writedata[30]~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~22_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[30]~21_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~22_combout\ : std_logic;
SIGNAL \u0|core0|cpu|d_writedata[31]~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~32_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_mem_byte_en[3]~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_byteenable[3]~3_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~17_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~8_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte2_data[5]~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_rf_wr_data[21]~14_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_src1[20]~6_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_logic_result[20]~7_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_alu_result[20]~8_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~9_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte2_data[4]~3_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_rf_wr_data[20]~15_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_src1[19]~7_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[17]~34_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_logic_result[19]~8_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_alu_result[19]~9_combout\ : std_logic;
SIGNAL \sdram_dq[3]~input_o\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~19_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~3_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~145_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~35feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~35_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~51_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~146_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~83feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~83_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~67_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~99_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~143_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~115_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~144_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~147_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~10_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte2_data[3]~4_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_rf_wr_data[19]~16_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_src2[18]~10_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_logic_result[18]~9_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_alu_result[18]~10_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_rf_wr_data[18]~17_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_src2[17]~11_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_logic_result[17]~10_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_alu_result[17]~11_combout\ : std_logic;
SIGNAL \sdram_dq[1]~input_o\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~17_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~1_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~135_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~33feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~33_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~49_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~136_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~81_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~65_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~97_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~133_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~113_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~134_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~137_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~12_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte2_data[1]~6_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_rf_wr_data[17]~18_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_st_data[14]~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~12_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[14]~11_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_st_data[15]~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~11_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[15]~10_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_byteenable[1]~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[12]~6_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~82_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~83_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[12]~13_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[13]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~17_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[10]~16_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|cfgrom_readdata[8]~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[8]~9_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~30_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~78_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~79_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[11]~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[8]~14_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~20_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~26_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~69_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~70_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~25_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~67_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~68_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~31_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~80_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~81_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[12]~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~32_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|Equal0~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[5]~4_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~22_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~63_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~64_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[6]~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~23_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~30_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|Mux30~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[7]~8_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[7]~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[7]~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~27_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~71_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~72_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[8]~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~28_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~74_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~75_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~29_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~76_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~77_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~31_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[7]~13_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~12_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[6]~22_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~11_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[6]~20_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[6]~23_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_logic_result[16]~11_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_alu_result[16]~12_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_rf_wr_data[16]~19_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_src1[15]~11_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_logic_result[15]~12_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_alu_result[15]~13_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_rf_wr_data[15]~20_combout\ : std_logic;
SIGNAL \u0|core0|cpu|d_writedata[25]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~27_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[25]~26_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~31_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[31]~60_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[31]~61_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_src1[14]~12_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_logic_result[14]~13_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_alu_result[14]~14_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_rf_wr_data[14]~21_combout\ : std_logic;
SIGNAL \u0|core0|cpu|d_writedata[24]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~28_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[24]~27_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~29_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[19]~57_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[19]~58_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_src2_lo[13]~9_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~14_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~56_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_logic_result[13]~14_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_alu_result[13]~15_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_rf_wr_data[13]~22_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_src2_lo[12]~10_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_logic_result[12]~15_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_alu_result[12]~16_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[12]~23_combout\ : std_logic;
SIGNAL \u0|timer_0|period_h_register[12]~feeder_combout\ : std_logic;
SIGNAL \u0|timer_0|period_h_wr_strobe~combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~22_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[12]~24_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal3~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|uart_0_s1_translator|uav_waitrequest~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|Equal2~4_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|divisor_wr_strobe~0_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|divisor_wr_strobe~combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|selected_read_data~11_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[12]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~24_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~8_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~23_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~25_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte1_data[4]~3_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte1_data_en~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_rf_wr_data[12]~23_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_src2_lo[9]~13_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~18_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~48_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_logic_result[9]~19_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_alu_result[9]~19_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_rf_wr_data[9]~26_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_st_data[8]~1_combout\ : std_logic;
SIGNAL \u0|timer_0|period_h_register[8]~feeder_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[8]~5_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~34_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[8]~36_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|baud_divisor[8]~feeder_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|control_wr_strobe~combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|selected_read_data[8]~14_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|Equal2~3_combout\ : std_logic;
SIGNAL \uart0_rx~input_o\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|the_altera_std_synchronizer|din_s1~q\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|the_altera_std_synchronizer|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|delayed_unxsync_rxdxx1~q\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|baud_divisor[10]~feeder_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|baud_divisor[6]~feeder_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|baud_divisor[1]~feeder_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|Add0~0_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[0]~14_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|baud_divisor[0]~0_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|baud_divisor[0]~_wirecell_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|Add0~1\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|Add0~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|d_writedata[2]~feeder_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|baud_divisor[2]~feeder_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[1]~13_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|Add0~3\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|Add0~4_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|baud_divisor[3]~feeder_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[2]~12_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|Add0~5\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|Add0~6_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|baud_divisor[4]~1_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[3]~11_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|Add0~7\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|Add0~8_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|baud_divisor[5]~2_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[4]~10_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|baud_divisor[4]~_wirecell_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|Add0~9\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|Add0~10_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[5]~9_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|baud_divisor[5]~_wirecell_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|Add0~11\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|Add0~12_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|baud_divisor[7]~3_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[6]~8_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|Add0~13\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|Add0~14_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[7]~7_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|baud_divisor[7]~_wirecell_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|Add0~15\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|Add0~16_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|baud_divisor[9]~feeder_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[8]~6_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|Add0~17\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|Add0~18_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[9]~5_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|Add0~19\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|Add0~20_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|baud_divisor[11]~4_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[10]~4_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|Add0~21\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|Add0~22_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[11]~3_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|baud_divisor[11]~_wirecell_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|Equal0~1_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|Equal0~3_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|Equal0~2_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|Add0~23\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|Add0~24_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|baud_divisor[13]~5_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[12]~2_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|Add0~25\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|Add0~26_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|baud_divisor[14]~feeder_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[13]~1_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|baud_divisor[13]~_wirecell_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|Add0~27\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|Add0~28_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|baud_divisor[15]~feeder_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[14]~0_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|Add0~29\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|Add0~30_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter~15_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|Equal0~0_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|Equal0~4_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|baud_clk_en~2_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|baud_clk_en~q\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~0_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|always4~0_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|do_start_rx~q\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~1_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~2_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~3_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~4_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~5_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~6_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~7_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~8_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|WideOr0~0_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|WideOr0~1_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|WideOr0~2_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|delayed_unxrx_in_processxx3~q\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|got_new_char~combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|framing_error~0_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|framing_error~1_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|framing_error~q\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|status_wr_strobe~combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|tx_wr_strobe_onset~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|uart_0_s1_translator|end_begintransfer~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|uart_0_s1_translator|end_begintransfer~q\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|tx_data[1]~feeder_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|tx_data[2]~feeder_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|tx_data[6]~feeder_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[0]~16_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|always4~0_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[0]~17\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[1]~18_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[1]~19\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[2]~20_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[2]~21\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[3]~22_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[3]~23\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[4]~24_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[4]~25\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[5]~26_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[5]~27\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[6]~28_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[6]~29\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[7]~30_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|Equal0~1_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[7]~31\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[8]~32_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[8]~33\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[9]~34_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[9]~35\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[10]~36_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[10]~37\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[11]~38_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|Equal0~2_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[11]~39\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[12]~40_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[12]~41\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[13]~42_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[13]~43\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[14]~44_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[14]~45\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[15]~46_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|Equal0~3_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|Equal0~0_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|Equal0~4_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|baud_clk_en~q\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|tx_data[7]~feeder_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~1_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|tx_data[5]~feeder_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|tx_data[3]~feeder_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|pre_txd~1_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|pre_txd~0_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|WideOr0~combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|do_load_shifter~0_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|do_load_shifter~q\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|tx_ready~0_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|tx_ready~q\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|tx_overrun~0_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|tx_overrun~1_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|tx_overrun~q\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|break_detect~0_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|break_detect~q\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|rx_char_ready~0_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|rx_rd_strobe_onset~2_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|rx_char_ready~1_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|rx_char_ready~q\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|rx_overrun~0_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_rx|rx_overrun~q\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|status_reg[8]~0_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|selected_read_data[8]~15_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[8]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[8]~5_combout\ : std_logic;
SIGNAL \u0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \Add0~0_combout\ : std_logic;
SIGNAL \rst_n~inputclkctrl_outclk\ : std_logic;
SIGNAL \Add0~1\ : std_logic;
SIGNAL \Add0~2_combout\ : std_logic;
SIGNAL \next_cnt[1]~0_combout\ : std_logic;
SIGNAL \Add0~3\ : std_logic;
SIGNAL \Add0~4_combout\ : std_logic;
SIGNAL \Add0~5\ : std_logic;
SIGNAL \Add0~6_combout\ : std_logic;
SIGNAL \Add0~7\ : std_logic;
SIGNAL \Add0~8_combout\ : std_logic;
SIGNAL \Equal1~9_combout\ : std_logic;
SIGNAL \Add0~9\ : std_logic;
SIGNAL \Add0~10_combout\ : std_logic;
SIGNAL \Add0~11\ : std_logic;
SIGNAL \Add0~12_combout\ : std_logic;
SIGNAL \Add0~13\ : std_logic;
SIGNAL \Add0~14_combout\ : std_logic;
SIGNAL \Add0~15\ : std_logic;
SIGNAL \Add0~16_combout\ : std_logic;
SIGNAL \Equal1~8_combout\ : std_logic;
SIGNAL \Add0~17\ : std_logic;
SIGNAL \Add0~18_combout\ : std_logic;
SIGNAL \Add0~19\ : std_logic;
SIGNAL \Add0~20_combout\ : std_logic;
SIGNAL \Add0~21\ : std_logic;
SIGNAL \Add0~22_combout\ : std_logic;
SIGNAL \Add0~23\ : std_logic;
SIGNAL \Add0~24_combout\ : std_logic;
SIGNAL \Add0~25\ : std_logic;
SIGNAL \Add0~26_combout\ : std_logic;
SIGNAL \Add0~27\ : std_logic;
SIGNAL \Add0~28_combout\ : std_logic;
SIGNAL \Add0~29\ : std_logic;
SIGNAL \Add0~30_combout\ : std_logic;
SIGNAL \Add0~31\ : std_logic;
SIGNAL \Add0~32_combout\ : std_logic;
SIGNAL \Equal1~5_combout\ : std_logic;
SIGNAL \Equal1~6_combout\ : std_logic;
SIGNAL \Equal1~7_combout\ : std_logic;
SIGNAL \Add0~33\ : std_logic;
SIGNAL \Add0~34_combout\ : std_logic;
SIGNAL \Add0~35\ : std_logic;
SIGNAL \Add0~36_combout\ : std_logic;
SIGNAL \Add0~37\ : std_logic;
SIGNAL \Add0~38_combout\ : std_logic;
SIGNAL \Add0~39\ : std_logic;
SIGNAL \Add0~40_combout\ : std_logic;
SIGNAL \Add0~41\ : std_logic;
SIGNAL \Add0~42_combout\ : std_logic;
SIGNAL \Add0~43\ : std_logic;
SIGNAL \Add0~44_combout\ : std_logic;
SIGNAL \Add0~45\ : std_logic;
SIGNAL \Add0~46_combout\ : std_logic;
SIGNAL \Add0~47\ : std_logic;
SIGNAL \Add0~48_combout\ : std_logic;
SIGNAL \Equal1~2_combout\ : std_logic;
SIGNAL \Add0~49\ : std_logic;
SIGNAL \Add0~50_combout\ : std_logic;
SIGNAL \Add0~51\ : std_logic;
SIGNAL \Add0~52_combout\ : std_logic;
SIGNAL \Add0~53\ : std_logic;
SIGNAL \Add0~54_combout\ : std_logic;
SIGNAL \Add0~55\ : std_logic;
SIGNAL \Add0~56_combout\ : std_logic;
SIGNAL \Equal1~1_combout\ : std_logic;
SIGNAL \Add0~57\ : std_logic;
SIGNAL \Add0~58_combout\ : std_logic;
SIGNAL \Add0~59\ : std_logic;
SIGNAL \Add0~60_combout\ : std_logic;
SIGNAL \Add0~61\ : std_logic;
SIGNAL \Add0~62_combout\ : std_logic;
SIGNAL \Equal1~0_combout\ : std_logic;
SIGNAL \Equal1~3_combout\ : std_logic;
SIGNAL \Equal1~4_combout\ : std_logic;
SIGNAL \rtl~0_combout\ : std_logic;
SIGNAL \rtl~0clkctrl_outclk\ : std_logic;
SIGNAL \ADC0|curr_state.done~feeder_combout\ : std_logic;
SIGNAL \ADC0|curr_state.done~q\ : std_logic;
SIGNAL \u0|gpio_1_adc|data_out[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|gpio_1_adc_s1_agent|m0_write~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|gpio_1_adc_s1_translator|Add0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \u0|gpio_1_adc|wr_strobe~combout\ : std_logic;
SIGNAL \u0|gpio_1_adc|data_out[0]~1_combout\ : std_logic;
SIGNAL \ADC0|Selector10~0_combout\ : std_logic;
SIGNAL \ADC0|curr_state.wait_soc~q\ : std_logic;
SIGNAL \ADC0|Add0~1_combout\ : std_logic;
SIGNAL \ADC0|WideOr0~0_combout\ : std_logic;
SIGNAL \ADC0|Add0~0_combout\ : std_logic;
SIGNAL \ADC0|Decoder0~0_combout\ : std_logic;
SIGNAL \ADC0|Selector11~0_combout\ : std_logic;
SIGNAL \ADC0|curr_state.try_1~q\ : std_logic;
SIGNAL \ADC0|curr_state.confirm_bit~q\ : std_logic;
SIGNAL \ADC0|Selector2~0_combout\ : std_logic;
SIGNAL \ADC0|Selector13~0_combout\ : std_logic;
SIGNAL \ADC0|curr_state.update_reg~q\ : std_logic;
SIGNAL \ADC0|Selector9~0_combout\ : std_logic;
SIGNAL \comp_in~input_o\ : std_logic;
SIGNAL \ADC0|Selector8~0_combout\ : std_logic;
SIGNAL \ADC0|Selector4~0_combout\ : std_logic;
SIGNAL \ADC0|Selector4~1_combout\ : std_logic;
SIGNAL \ADC0|Selector4~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~33_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[8]~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[8]~7_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte1_data[0]~7_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_rf_wr_data[8]~27_combout\ : std_logic;
SIGNAL \u0|core0|cpu|d_writedata[6]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~13_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[6]~12_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~13_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[7]~42_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~37_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[23]~feeder_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[7]~38_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[7]~39_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|selected_read_data[7]~16_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|selected_read_data[7]~17_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[7]~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[7]~43_combout\ : std_logic;
SIGNAL \ADC0|Selector5~1_combout\ : std_logic;
SIGNAL \ADC0|Selector5~0_combout\ : std_logic;
SIGNAL \ADC0|Selector5~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[7]~44_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[7]~45_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[7]~60_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data[7]~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_rf_wr_data[7]~28_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_st_data[23]~15_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~29_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[23]~28_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~19_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[30]~37_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[30]~38_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_src1[11]~15_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_logic_result[11]~17_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_alu_result[11]~17_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal2~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal2~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal2~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_wr_strobe~3_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_wr_strobe~4_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_wr_strobe~combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~5_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~6_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~7_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[30]~93\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[31]~94_combout\ : std_logic;
SIGNAL \u0|timer_0|control_wr_strobe~combout\ : std_logic;
SIGNAL \u0|timer_0|force_reload~0_combout\ : std_logic;
SIGNAL \u0|timer_0|force_reload~q\ : std_logic;
SIGNAL \u0|timer_0|counter_is_running~0_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_is_running~1_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_is_running~q\ : std_logic;
SIGNAL \u0|timer_0|always0~1_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~9_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~2_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~0_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~3_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~1_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~4_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~8_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~10_combout\ : std_logic;
SIGNAL \u0|timer_0|always0~0_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[0]~33\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[1]~34_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[1]~1_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[1]~35\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[2]~36_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[2]~2_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[2]~37\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[3]~38_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[3]~3_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[3]~39\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[4]~40_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[4]~41\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[5]~42_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[5]~43\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[6]~44_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[6]~4_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[6]~45\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[7]~46_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[7]~47\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[8]~48_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[8]~49\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[9]~50_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[9]~6_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[9]~51\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[10]~52_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[10]~53\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[11]~54_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[11]~55\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[12]~56_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[12]~57\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[13]~58_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[13]~59\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[14]~60_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[14]~7_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[14]~61\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[15]~62_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[15]~8_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[15]~63\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[16]~64_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[16]~65\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[17]~66_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[17]~67\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[18]~68_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[18]~69\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[19]~70_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[19]~71\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[20]~72_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[20]~73\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[21]~74_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[21]~75\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[22]~76_combout\ : std_logic;
SIGNAL \u0|timer_0|period_h_register[6]~feeder_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[22]~77\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[23]~78_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[23]~79\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[24]~80_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[24]~81\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[25]~82_combout\ : std_logic;
SIGNAL \u0|timer_0|period_h_register[9]~feeder_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[25]~83\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[26]~84_combout\ : std_logic;
SIGNAL \u0|timer_0|period_h_register[10]~feeder_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[26]~85\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[27]~86_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[27]~87\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[28]~88_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[28]~89\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[29]~90_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[29]~91\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[30]~92_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[14]~5_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[14]~17_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~16_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[14]~18_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[14]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~18_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~17_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~19_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte1_data[6]~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[6]~46_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|selected_read_data[6]~18_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|selected_read_data[6]~19_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~40_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[6]~8_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[6]~41_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[6]~42_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[6]~47_combout\ : std_logic;
SIGNAL \ADC0|Selector6~1_combout\ : std_logic;
SIGNAL \ADC0|Selector6~0_combout\ : std_logic;
SIGNAL \ADC0|Selector6~2_combout\ : std_logic;
SIGNAL \ADC0|curr_conv[3]~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[6]~48_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[6]~49_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[6]~61_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_rf_wr_data[6]~29_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_st_data[13]~5_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~19_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[29]~feeder_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[13]~20_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[13]~21_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~21_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~20_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~22_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte1_data[5]~2_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[21]~feeder_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[5]~44_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~43_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[5]~45_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|tx_shift_empty~0_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|tx_shift_empty~q\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|selected_read_data[5]~21_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|selected_read_data[5]~20_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[5]~52_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~9_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[5]~51_combout\ : std_logic;
SIGNAL \ADC0|Selector7~1_combout\ : std_logic;
SIGNAL \ADC0|Selector7~0_combout\ : std_logic;
SIGNAL \ADC0|Selector7~2_combout\ : std_logic;
SIGNAL \ADC0|curr_conv[2]~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[5]~53_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[5]~50_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[5]~54_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_rf_wr_data[5]~30_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_st_data[22]~14_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~30_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[22]~29_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~22_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[27]~43_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[27]~44_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_src1[5]~21_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~40_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_logic_result[5]~22_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_alu_result[5]~23_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal5~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg~3_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~4_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[4]~38_combout\ : std_logic;
SIGNAL \ADC0|Selector8~1_combout\ : std_logic;
SIGNAL \ADC0|Selector8~2_combout\ : std_logic;
SIGNAL \ADC0|Selector8~3_combout\ : std_logic;
SIGNAL \ADC0|curr_conv[1]~feeder_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~10_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[20]~feeder_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[4]~11_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[4]~12_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|selected_read_data[4]~10_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|selected_read_data[4]~9_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[4]~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[4]~39_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[4]~40_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[4]~41_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[4]~59_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_rf_wr_data[4]~7_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_st_data[11]~3_combout\ : std_logic;
SIGNAL \u0|timer_0|period_h_register[11]~feeder_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~25_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[27]~feeder_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[11]~26_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[11]~27_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|selected_read_data~12_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[11]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~27_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~26_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~28_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte1_data[3]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~3_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[3]~17_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|gpio_0_s1_translator|wait_latency_counter~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|gpio_0_s1_translator|Add0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|gpio_0_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|gpio_0_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal4~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|gpio_0|wr_strobe~0_combout\ : std_logic;
SIGNAL \u0|gpio_0|wr_strobe~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|gpio_0_s1_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \u0|gpio_0|data_out[0]~1_combout\ : std_logic;
SIGNAL \u0|gpio_0|data_out~5_combout\ : std_logic;
SIGNAL \u0|gpio_0|wr_strobe~2_combout\ : std_logic;
SIGNAL \u0|gpio_0|wr_strobe~3_combout\ : std_logic;
SIGNAL \u0|gpio_0|always2~0_combout\ : std_logic;
SIGNAL \ADC0|Selector9~1_combout\ : std_logic;
SIGNAL \ADC0|Selector9~2_combout\ : std_logic;
SIGNAL \ADC0|curr_conv[0]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre[3]~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[3]~35_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal0~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~3_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[3]~feeder_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[3]~8_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[3]~3_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[3]~9_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|selected_read_data[3]~8_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|selected_read_data[3]~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[3]~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[3]~34_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[3]~36_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[3]~37_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[3]~58_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_rf_wr_data[3]~6_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_st_data[10]~2_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~28_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[26]~feeder_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[10]~29_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[10]~30_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|selected_read_data~13_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[10]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~30_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~29_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~31_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte1_data[2]~5_combout\ : std_logic;
SIGNAL \u0|timer_0|control_register[2]~feeder_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[2]~6_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[2]~2_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[2]~7_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|selected_read_data[2]~6_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|selected_read_data[2]~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[2]~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[2]~31_combout\ : std_logic;
SIGNAL \u0|gpio_0|data_out~4_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_go~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_go~q\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[2]~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[2]~30_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[2]~32_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[2]~33_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[2]~57_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_rf_wr_data[2]~5_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_src2_lo[7]~15_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_logic_result[7]~21_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~44_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_alu_result[7]~21_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal2~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|WideOr0~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|src_channel[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|WideOr0~8_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|WideOr0~9_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|WideOr0~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|WideOr0~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|WideOr0~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|WideOr0~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|core0_data_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|core0_data_master_translator|write_accepted~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|core0_data_master_translator|write_accepted~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_translator|Add0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_wr_strobe~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~13_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[15]~4_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[15]~14_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[15]~15_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[15]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~15_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~10_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~14_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~16_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte1_data[7]~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_ld_signed~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_ld_signed~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_ctrl_ld_signed~q\ : std_logic;
SIGNAL \u0|core0|cpu|av_fill_bit~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~32_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~14_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[9]~1_combout\ : std_logic;
SIGNAL \ADC0|Selector3~1_combout\ : std_logic;
SIGNAL \ADC0|Selector3~0_combout\ : std_logic;
SIGNAL \ADC0|Selector3~2_combout\ : std_logic;
SIGNAL \ADC0|curr_conv[6]~feeder_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~31_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[9]~6_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[9]~32_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[9]~33_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[9]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[9]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[9]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[9]~4_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte1_data[1]~6_combout\ : std_logic;
SIGNAL \u0|gpio_0|data_out~3_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[1]~27_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|selected_read_data[1]~3_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|selected_read_data[1]~4_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[1]~3_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[1]~1_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[1]~4_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[1]~5_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[1]~26_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[1]~28_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[1]~15_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[1]~29_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[1]~56_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_logic_result[1]~30_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_alu_result[1]~28_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_ienable_reg[1]~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_op_wrctl~combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_ctrl_wrctl_inst~q\ : std_logic;
SIGNAL \u0|core0|cpu|Equal135~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Equal135~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_ienable_reg_nxt~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_wrctl_status~0_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|qualified_irq~1_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|qualified_irq~0_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|qualified_irq~2_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|qualified_irq~3_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|qualified_irq~combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|irq~q\ : std_logic;
SIGNAL \u0|core0|cpu|W_ipending_reg_nxt[1]~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_control_rd_data[1]~4_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_control_rd_data[1]~5_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_rf_wr_data[1]~3_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_rf_wr_data[1]~4_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_st_data[21]~13_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~20_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~17_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[21]~19_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~24_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[25]~47_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[25]~48_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_st_data[20]~12_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~18_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[20]~17_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~25_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[24]~49_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[24]~50_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_st_data[19]~11_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~19_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[19]~18_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[18]~7_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_st_data[18]~10_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~31_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[18]~30_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~21_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_st_data[17]~9_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~21_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[17]~20_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~23_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[26]~45_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[26]~46_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_b_is_dst~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_b_is_dst~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_b_is_dst~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_dst_regnum[4]~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~10_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[5]~9_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[3]~3_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[4]~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|DRsize.000~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|DRsize.000~q\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[0]~5_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~10_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~11_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~12_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~14_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~15_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[2]~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~3_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~16_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~17_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[3]~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~8_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~32_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~33_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[4]~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~19_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~57_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~58_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[5]~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~13_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~4_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[1]~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[13]~15_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_src_imm5_shift_rot~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_src_imm5_shift_rot~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_ctrl_src_imm5_shift_rot~q\ : std_logic;
SIGNAL \u0|core0|cpu|E_src2[12]~15_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_src2_lo[6]~16_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~21_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~42_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_nxt[4]~25_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[4]~9\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[5]~10_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_nxt[5]~26_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[5]~11\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[6]~12_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~46_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_nxt[6]~27_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[6]~13\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[7]~14_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_nxt[7]~18_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[5]~11\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~12_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[31]~44_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[31]~7_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[31]~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[31]~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~11_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~42_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~43_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[32]~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[6]~13\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~28_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[20]~55_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[20]~56_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_dst_regnum[3]~8_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_src1[8]~18_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_logic_result[8]~20_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_alu_result[8]~20_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[29]~11_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~13_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~45_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~46_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[3]~7\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~3_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[4]~9\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~16_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[10]~30_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[10]~31_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_src1[6]~20_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_logic_result[6]~23_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_alu_result[6]~22_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~5_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[11]~12_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[11]~14_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Equal62~10_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Equal62~12_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~8_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_exception~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~7_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_op_eret~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Equal62~8_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_force_src2_zero~8_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Equal0~17_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_dst_regnum[2]~3_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Equal62~13_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_force_src2_zero~6_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_op_opx_rsv17~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_force_src2_zero~7_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_dst_regnum[2]~4_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_dst_regnum[2]~5_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_src2_lo[4]~6_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_logic_result[4]~26_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~38_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_alu_result[4]~26_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~15_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[9]~28_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[9]~29_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_src2_lo[3]~5_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~24_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~36_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_logic_result[3]~25_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_alu_result[3]~25_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~24_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~47_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~48_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~15_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~49_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~50_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~16_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~51_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~52_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~17_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~53_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~54_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[26]~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~7_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[0]~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~26_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[23]~51_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[23]~52_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_dst_regnum[1]~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_dst_regnum[1]~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_dst_regnum[1]~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_st_data[16]~8_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~8_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~16_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[16]~7_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~28_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~55_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~56_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~21_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~61_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~62_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~20_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~59_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~60_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|always1~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_error~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_error~q\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~24_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd~q\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[0]~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~19_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~24_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~65_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~66_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[16]~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~6_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~28_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~29_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[7]~15\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_wr~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_wr~q\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_en~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[16]~16_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_break~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_ctrl_break~q\ : std_logic;
SIGNAL \u0|core0|cpu|Equal0~19_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_ctrl_br_uncond~q\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_uncond_cti_non_br~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_uncond_cti_non_br~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_ctrl_uncond_cti_non_br~q\ : std_logic;
SIGNAL \u0|core0|cpu|R_ctrl_br~q\ : std_logic;
SIGNAL \u0|core0|cpu|D_logic_op_raw[0]~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~97\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~98_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Equal127~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Equal127~3_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Equal127~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_logic_result[28]~16_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Equal127~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Equal127~4_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_logic_result[0]~31_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Equal127~8_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Equal127~6_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_logic_result[2]~24_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Equal127~7_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_src2_lo[10]~12_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_logic_result[10]~18_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Equal127~5_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Equal127~9_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_cmp_result~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_cmp_result~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_cmp_result~q\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_sel_nxt.10~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_nxt[1]~21_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[1]~3\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[2]~4_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_nxt[2]~22_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[2]~5\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_plus_one[3]~6_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_nxt[3]~23_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_nxt[3]~24_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal0~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~11_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[14]~21_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[14]~62_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_force_src2_zero~9_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_force_src2_zero~10_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_retaddr~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_retaddr~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_force_src2_zero~16_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_force_src2_zero~17_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_force_src2_zero~18_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Equal62~14_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_retaddr~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_retaddr~3_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_retaddr~4_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_retaddr~5_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_retaddr~6_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_retaddr~7_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_ctrl_retaddr~q\ : std_logic;
SIGNAL \u0|core0|cpu|R_src1~15_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_src1[1]~17_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~32_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_mem_byte_en[2]~3_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|i_count[1]~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|i_count[1]~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~1\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|refresh_counter~7_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~3\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~4_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~5\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~6_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|refresh_counter[3]~12_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~7\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~8_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|refresh_counter~6_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Equal0~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~9\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~10_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|refresh_counter~5_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~11\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~12_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|refresh_counter~4_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~13\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~14_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|refresh_counter~3_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~15\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~16_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|refresh_counter[8]~10_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Equal0~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~17\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~18_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|refresh_counter[9]~9_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~19\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~20_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|refresh_counter~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~21\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~22_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|refresh_counter~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~23\ : std_logic;
SIGNAL \u0|sdram_controller_0|Add0~24_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|refresh_counter~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Equal0~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Equal0~3_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector8~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|i_state.001~q\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector16~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector6~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector5~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector4~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector4~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector18~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector16~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|i_next.010~q\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector9~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|i_state.010~q\ : std_logic;
SIGNAL \u0|sdram_controller_0|i_count[0]~4_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|i_count[0]~5_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|i_count[1]~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|i_count[1]~3_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector13~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector13~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector18~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector18~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|i_next.111~q\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector12~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|i_state.111~q\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector10~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector10~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|i_state.011~q\ : std_logic;
SIGNAL \u0|sdram_controller_0|i_next.000~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|i_next.000~q\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector7~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|i_state.000~q\ : std_logic;
SIGNAL \u0|sdram_controller_0|WideOr6~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector17~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|i_next.101~q\ : std_logic;
SIGNAL \u0|sdram_controller_0|i_state.101~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|i_state.101~q\ : std_logic;
SIGNAL \u0|sdram_controller_0|init_done~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|init_done~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[37]~12_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|wr_address~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|wr_address~q\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[36]~12_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|Equal1~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[33]~8_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[32]~9_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[34]~7_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[33]~8_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|pending~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[35]~9_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[34]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[34]~10_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[36]~10_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[35]~23_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Equal3~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|pending~6_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|pending~9_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector27~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector24~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector27~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|active_rnw~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|active_rnw~q\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector34~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector34~5_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector34~3_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector34~4_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_next.000001000~q\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector27~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector27~3_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector27~4_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector27~5_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector27~6_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_state.000001000~q\ : std_logic;
SIGNAL \u0|sdram_controller_0|WideOr9~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|active_rnw~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|active_rnw~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|active_rnw~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[39]~11_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[38]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[38]~11_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector25~4_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|active_cs_n~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|active_cs_n~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|active_cs_n~q\ : std_logic;
SIGNAL \u0|sdram_controller_0|pending~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[38]~13_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[37]~24_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Equal3~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|pending~8_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_next~19_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector29~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_state.000100000~q\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector30~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector30~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_state.001000000~q\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector38~3_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector38~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_next~20_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector39~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector39~4_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|WideOr10~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector39~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector39~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector39~3_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector39~5_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_addr[7]~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector38~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector38~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector38~4_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector26~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector26~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector26~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_state.000000100~q\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector36~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector33~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector36~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector36~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_next.010000000~q\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector31~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_state.010000000~q\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector35~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector33~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector33~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector33~3_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector33~4_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_next.000000001~q\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector24~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector24~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_state.000000001~q\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector23~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|ack_refresh_request~q\ : std_logic;
SIGNAL \u0|sdram_controller_0|refresh_request~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|refresh_request~q\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector32~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector32~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_state.100000000~q\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector41~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector41~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|f_pop~q\ : std_logic;
SIGNAL \u0|sdram_controller_0|f_select~combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries[1]~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|Equal0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|always2~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries[0]~3_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector25~5_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_state.000000010~q\ : std_logic;
SIGNAL \u0|sdram_controller_0|WideOr8~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector1~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector20~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_cmd[2]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector3~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector22~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|always5~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector22~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_cmd[0]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|sdram_controller_0|WideOr9~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector2~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector21~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector21~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_cmd[1]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|sdram_controller_0|Equal4~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|rd_valid[1]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|za_valid~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_full~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_full~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_full~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|full~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|write~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Add0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Equal0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_empty~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|empty~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_valid~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent|comb~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[7]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|count[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|endofpacket_reg~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_endofpacket~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][88]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~45_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][88]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~38_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][88]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~31_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][88]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~24_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][88]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~17_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][88]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~10_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][88]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][88]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][19]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~48_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][19]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~41_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][19]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~34_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][19]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~27_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][19]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~20_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][19]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~13_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][19]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][19]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_base~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[21]~32_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[21]~33_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_src2[19]~9_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~8_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~68_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_nxt[17]~8_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|Equal0~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|Equal0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|Equal0~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|Equal0~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|Equal0~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rf_source_data[87]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rf_source_data[87]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][87]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~44_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][87]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][87]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~37_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][87]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~30_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][87]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~23_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][87]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~16_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][87]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~9_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][87]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][87]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|read~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ : std_logic;
SIGNAL \sdram_dq[5]~input_o\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~85_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~117_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~69_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~101feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~101_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~168_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~169_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~5_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~21_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~170_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~53_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~37_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~171_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~172_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~8_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[5]~19_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~6_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[5]~19_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Equal0~4_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_op_opx_rsv60~combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_force_src2_zero~11_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Equal0~14_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_force_src2_zero~12_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_force_src2_zero~13_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_force_src2_zero~14_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_force_src2_zero~22_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_force_src2_zero~15_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_exception~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_exception~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_exception~3_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_exception~4_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_ctrl_exception~q\ : std_logic;
SIGNAL \u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_pc_nxt[8]~19_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~18_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[17]~34_combout\ : std_logic;
SIGNAL \u0|core0|cpu|hbreak_req~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[17]~36_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_dst_regnum[0]~6_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_src2_lo[2]~4_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~25_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~34_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_alu_result[2]~24_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[0]~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[0]~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[0]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[0]~14_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[0]~5_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_mem8~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_mem8~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_mem_byte_en[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][59]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~49_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][59]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~47_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][59]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~40_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][59]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~33_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][59]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~26_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][59]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~19_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][59]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~12_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][59]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|comb~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add2~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|comb~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add2~1\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add2~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~9_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~7_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[15]~20_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_op_cmpge~4_combout\ : std_logic;
SIGNAL \u0|core0|cpu|hbreak_enabled~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|hbreak_enabled~q\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[11]~11_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[12]~17_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[12]~18_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Equal0~8_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_logic~combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_ctrl_logic~q\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~87_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_alu_result[28]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|src1_valid~9_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|src1_valid~8_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|last_cycle~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][85]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~46_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][56]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][56]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~39_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][56]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~32_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][56]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~25_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][56]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~18_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][56]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~11_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][56]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[2]~16_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[2]~7_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[2]~8_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Equal0~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_unsigned_lo_imm16~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_unsigned_lo_imm16~5_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Equal0~16_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_src2_use_imm~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_src2_use_imm~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_src2_use_imm~q\ : std_logic;
SIGNAL \u0|core0|cpu|R_src2_lo~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_src2_lo[0]~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~27_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~30_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_alu_result[0]~27_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_rshift8~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_rshift8~1_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[0]~0_combout\ : std_logic;
SIGNAL \u0|timer_0|delayed_unxcounter_is_zeroxx0~q\ : std_logic;
SIGNAL \u0|timer_0|timeout_occurred~0_combout\ : std_logic;
SIGNAL \u0|timer_0|timeout_occurred~1_combout\ : std_logic;
SIGNAL \u0|timer_0|timeout_occurred~q\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[0]~2_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[0]~0_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[0]~1_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|selected_read_data[0]~0_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|selected_read_data~1_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_regs|selected_read_data[0]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[0]~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[0]~23_combout\ : std_logic;
SIGNAL \u0|gpio_0|data_out~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[0]~22_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[0]~24_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[0]~25_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_byte0_data_nxt[0]~55_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_rf_wr_data[0]~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_ienable_reg[0]~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_wrctl_status~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_wrctl_bstatus~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_bstatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_wrctl_estatus~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_estatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_estatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_estatus_reg~q\ : std_logic;
SIGNAL \u0|core0|cpu|D_op_eret~combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_status_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_status_reg_pie_inst_nxt~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_status_reg_pie_inst_nxt~3_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_status_reg_pie~q\ : std_logic;
SIGNAL \u0|core0|cpu|W_bstatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_bstatus_reg~q\ : std_logic;
SIGNAL \u0|core0|cpu|W_ipending_reg_nxt[0]~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_control_rd_data[0]~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_control_rd_data[0]~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_control_rd_data[0]~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_control_rd_data[0]~3_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_rf_wr_data[0]~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_rf_wr_data[0]~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|d_writedata[1]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[1]~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[1]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[1]~6_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_ld~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_ld~3_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_ctrl_ld~q\ : std_logic;
SIGNAL \u0|core0|cpu|d_read_nxt~combout\ : std_logic;
SIGNAL \u0|core0|cpu|d_read~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|core0_data_master_translator|uav_read~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|WideOr1~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|core0_data_master_translator|end_begintransfer~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|core0_data_master_translator|end_begintransfer~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|core0_data_master_translator|av_waitrequest~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|core0_data_master_translator|av_waitrequest~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|core0_data_master_translator|av_waitrequest~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_st_stall~combout\ : std_logic;
SIGNAL \u0|core0|cpu|d_write~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|write~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|write~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|write~q\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|waitrequest~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|read~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|read~q\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|waitrequest~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|waitrequest~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|core0_instruction_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|core0_instruction_master_translator|read_accepted~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|core0_instruction_master_translator|read_accepted~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|core0_instruction_master_translator|read_accepted~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|core0_instruction_master_translator|read_accepted~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|update_grant~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|packet_in_progress~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|update_grant~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[1][86]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[4]~10_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_st~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_ctrl_st~q\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_waiting_for_data~q\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_waiting_for_data_nxt~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_waiting_for_data_nxt~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_stall~3_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_stall~4_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_shift_rot_cnt[0]~5_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_shift_rot_cnt[0]~6\ : std_logic;
SIGNAL \u0|core0|cpu|E_shift_rot_cnt[1]~7_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_shift_rot_cnt[1]~8\ : std_logic;
SIGNAL \u0|core0|cpu|E_shift_rot_cnt[2]~9_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_shift_rot_cnt[2]~10\ : std_logic;
SIGNAL \u0|core0|cpu|E_shift_rot_cnt[3]~11_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_stall~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_shift_rot_cnt[3]~12\ : std_logic;
SIGNAL \u0|core0|cpu|E_shift_rot_cnt[4]~13_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_stall~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_stall~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_stall~5_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_valid~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_valid~q\ : std_logic;
SIGNAL \u0|core0|cpu|D_wr_dst_reg~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Equal0~18_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_wr_dst_reg~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_wr_dst_reg~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_wr_dst_reg~q\ : std_logic;
SIGNAL \u0|core0|cpu|W_rf_wren~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~2_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_ready~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_ready~q\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|ir_out[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~22_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~19_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~7_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~30_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~31_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[22]~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|resetrequest~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|resetrequest~q\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|resetrequest~clkctrl_outclk\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ : std_logic;
SIGNAL \u0|core0|cpu|cpu_resetrequest_d1~q\ : std_logic;
SIGNAL \u0|core0|cpu|D_iw[24]~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_iw[24]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_iw[3]~9_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_logic_op[0]~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_logic_result[21]~6_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_alu_result[21]~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal0~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal0~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal0~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|src0_valid~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[1][68]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|i_read_nxt~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|i_read~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~9_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][50]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~43_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~36_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~29_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~22_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~15_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~8_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux_001|src1_valid~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|F_valid~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_valid~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_valid~q\ : std_logic;
SIGNAL \u0|core0|cpu|R_valid~feeder_combout\ : std_logic;
SIGNAL \u0|core0|cpu|R_valid~q\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_alu_subtract~4_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_alu_subtract~5_combout\ : std_logic;
SIGNAL \u0|core0|cpu|D_ctrl_alu_subtract~3_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_alu_sub~0_combout\ : std_logic;
SIGNAL \u0|core0|cpu|E_alu_sub~q\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~17_combout\ : std_logic;
SIGNAL \u0|core0|cpu|Add1~50_combout\ : std_logic;
SIGNAL \u0|core0|cpu|W_alu_result[10]~18_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[28]~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[27]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[40]~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[39]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[39]~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|pending~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[31]~6_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[30]~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[32]~5_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[31]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[31]~6_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|pending~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[30]~3_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[29]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[29]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[29]~4_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[28]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[28]~5_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|pending~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[27]~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[26]~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|pending~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|pending~4_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector41~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[40]~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector35~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_next.000010000~q\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector28~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_state.000010000~q\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_data[15]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[0]~22_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[0]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[0]~25_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_data[0]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector112~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector112~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|oe~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[1]~23_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[1]~26_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_data[1]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector111~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector111~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|oe~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[2]~24_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[2]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[2]~27_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_data[2]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector110~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector110~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|oe~_Duplicate_2_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[3]~25_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[3]~28_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_data[3]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector109~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector109~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|oe~_Duplicate_3_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[4]~26_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[4]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[4]~29_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_data[4]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector108~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector108~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|oe~_Duplicate_4_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[5]~27_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[5]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[5]~30_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_data[5]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector107~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector107~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|oe~_Duplicate_5_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[6]~28_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[6]~31_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_data[6]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector106~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector106~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|oe~_Duplicate_6_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~8_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[7]~29_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[7]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[7]~32_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_data[7]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector105~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector105~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|oe~_Duplicate_7_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~9_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[8]~30_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[8]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[8]~33_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_data[8]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector104~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector104~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|oe~_Duplicate_8_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~10_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[9]~31_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[9]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[9]~34_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_data[9]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector103~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector103~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|oe~_Duplicate_9_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~11_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[10]~32_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[10]~35_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_data[10]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector102~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector102~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|oe~_Duplicate_10_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~12_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[11]~33_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[11]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[11]~36_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_data[11]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector101~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector101~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|oe~_Duplicate_11_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~13_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[12]~34_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[12]~37_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_data[12]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector100~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector100~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|oe~_Duplicate_12_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~14_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[13]~35_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[13]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[13]~38_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_data[13]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector99~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector99~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|oe~_Duplicate_13_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~15_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[14]~36_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[14]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[14]~39_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_data[14]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector98~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector98~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|oe~_Duplicate_14_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~16_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[15]~37_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[15]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[15]~40_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_data[15]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector97~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector97~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|oe~_Duplicate_15_q\ : std_logic;
SIGNAL \u0|gpio_0|bidir_port[0]~0_combout\ : std_logic;
SIGNAL \u0|gpio_0|bidir_port[1]~1_combout\ : std_logic;
SIGNAL \u0|gpio_0|bidir_port[2]~2_combout\ : std_logic;
SIGNAL \u0|gpio_0|bidir_port[3]~3_combout\ : std_logic;
SIGNAL \u0|core0|cpu|cpu_resettaken~combout\ : std_logic;
SIGNAL \u0|altpll_0|sd1|wire_pll7_clk[2]~clkctrl_outclk\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[19]~14_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[18]~13_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|i_addr[11]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_addr[7]~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector94~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector94~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|m_addr[7]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[20]~15_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[19]~14_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector93~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector93~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[21]~16_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[20]~15_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector92~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector92~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[22]~17_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[21]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[21]~16_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector91~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector91~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[23]~18_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[22]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[22]~17_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector90~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector90~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[24]~19_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[23]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[23]~18_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector89~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector89~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[25]~20_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[24]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[24]~19_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector88~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector88~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[26]~21_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[25]~20_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector87~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector87~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector86~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector86~3_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector85~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector85~3_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector84~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector84~3_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector83~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector83~3_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector96~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|WideOr16~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector95~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector0~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector19~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector19~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector19~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector19~3_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|comb~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|comb~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[16]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[16]~21_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector114~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|comb~2_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|comb~3_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[17]~feeder_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[17]~22_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|Selector113~0_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|pre_txd~2_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|pre_txd~3_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|pre_txd~q\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|txd~0_combout\ : std_logic;
SIGNAL \u0|uart_0|the_soc_uart_0_tx|txd~q\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \u0|core0|cpu|av_ld_align_cycle\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|altpll_0|sd1|wire_pll7_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|gpio_0_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|sdram_controller_0|m_addr\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|sdram_controller_0|i_cmd\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byteen_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \u0|core0|cpu|W_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|core0|cpu|E_shift_rot_cnt\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ADC0|curr_iter\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|sdram_controller_0|i_addr\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\ : std_logic_vector(28 DOWNTO 0);
SIGNAL \u0|core0|cpu|E_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|core0|cpu|E_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\ : std_logic_vector(40 DOWNTO 0);
SIGNAL \u0|core0|cpu|E_shift_rot_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_offset\ : std_logic_vector(28 DOWNTO 0);
SIGNAL \u0|timer_0|internal_counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|core0|cpu|av_ld_byte2_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|core0|cpu|av_ld_byte1_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|gpio_0_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|core0|cpu|d_writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ADC0|curr_dac\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u0|sdram_controller_0|m_bank\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|sdram_controller_0|m_cmd\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|sdram_controller_0|m_dqm\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_data\ : std_logic_vector(104 DOWNTO 0);
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|ir_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|sdram_controller_0|active_addr\ : std_logic_vector(21 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|uart_0|the_soc_uart_0_regs|control_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_base\ : std_logic_vector(28 DOWNTO 0);
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|ir\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|core0|cpu|D_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|core0|cpu|d_byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|count\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\ : std_logic_vector(40 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|sdram_controller_0|active_dqm\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|core0|cpu|F_pc\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset\ : std_logic_vector(29 DOWNTO 0);
SIGNAL \u0|core0|cpu|W_ipending_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|core0|cpu|R_logic_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload\ : std_logic_vector(112 DOWNTO 0);
SIGNAL \u0|sdram_controller_0|m_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|gpio_1_adc|data_out\ : std_logic_vector(9 DOWNTO 0);
SIGNAL curr_cnt : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|sdram_controller_0|m_count\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|sdram_controller_0|refresh_counter\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|gpio_0|data_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|gpio_0|data_dir\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|core0|cpu|W_ienable_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|timer_0|control_register\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_data\ : std_logic_vector(104 DOWNTO 0);
SIGNAL \u0|sdram_controller_0|i_count\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|uart_0|the_soc_uart_0_regs|tx_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|sdram_controller_0|active_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|core0|cpu|av_ld_byte0_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|core0|cpu|W_control_rd_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|core0|cpu|R_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|core0|cpu|R_compare_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|core0|cpu|E_arith_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|core0|cpu|av_ld_byte3_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|sdram_controller_0|i_refs\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|gpio_0_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|sdram_controller_0|rd_valid\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|timer_0|period_l_register\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|timer_0|period_h_register\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|sdram_controller_0|za_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|uart_0|the_soc_uart_0_regs|baud_divisor\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|uart_0|the_soc_uart_0_regs|readdata\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|timer_0|readdata\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|gpio_0|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|gpio_1_adc|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|uart_0|the_soc_uart_0_rx|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|uart_0|the_soc_uart_0_rx|rx_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|timer_0|counter_snapshot\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|timer_0|read_mux_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|gpio_0|read_mux_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|uart_0|the_soc_uart_0_regs|selected_read_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|gpio_1_adc|read_mux_out\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \ADC0|curr_conv\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|core0|cpu|ALT_INV_av_ld_rshift8~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ALT_INV_ociram_wr_en~1_combout\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|ALT_INV_address\ : std_logic_vector(8 DOWNTO 8);
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|ALT_INV_Selector22~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|ALT_INV_Selector20~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|ALT_INV_Selector19~3_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|ALT_INV_Selector21~1_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|ALT_INV_always5~0_combout\ : std_logic;
SIGNAL \u0|sdram_controller_0|ALT_INV_m_state.000010000~q\ : std_logic;
SIGNAL \u0|sdram_controller_0|ALT_INV_m_state.000000010~q\ : std_logic;
SIGNAL \ADC0|ALT_INV_curr_state.confirm_bit~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|ALT_INV_use_reg~q\ : std_logic;
SIGNAL \u0|core0|cpu|ALT_INV_D_iw\ : std_logic_vector(2 DOWNTO 2);
SIGNAL \u0|uart_0|the_soc_uart_0_tx|ALT_INV_txd~q\ : std_logic;
SIGNAL \u0|sdram_controller_0|ALT_INV_oe~_Duplicate_15_q\ : std_logic;
SIGNAL \u0|sdram_controller_0|ALT_INV_oe~_Duplicate_14_q\ : std_logic;
SIGNAL \u0|sdram_controller_0|ALT_INV_oe~_Duplicate_13_q\ : std_logic;
SIGNAL \u0|sdram_controller_0|ALT_INV_oe~_Duplicate_12_q\ : std_logic;
SIGNAL \u0|sdram_controller_0|ALT_INV_oe~_Duplicate_11_q\ : std_logic;
SIGNAL \u0|sdram_controller_0|ALT_INV_oe~_Duplicate_10_q\ : std_logic;
SIGNAL \u0|sdram_controller_0|ALT_INV_oe~_Duplicate_9_q\ : std_logic;
SIGNAL \u0|sdram_controller_0|ALT_INV_oe~_Duplicate_8_q\ : std_logic;
SIGNAL \u0|sdram_controller_0|ALT_INV_oe~_Duplicate_7_q\ : std_logic;
SIGNAL \u0|sdram_controller_0|ALT_INV_oe~_Duplicate_6_q\ : std_logic;
SIGNAL \u0|sdram_controller_0|ALT_INV_oe~_Duplicate_5_q\ : std_logic;
SIGNAL \u0|sdram_controller_0|ALT_INV_oe~_Duplicate_4_q\ : std_logic;
SIGNAL \u0|sdram_controller_0|ALT_INV_oe~_Duplicate_3_q\ : std_logic;
SIGNAL \u0|sdram_controller_0|ALT_INV_oe~_Duplicate_2_q\ : std_logic;
SIGNAL \u0|sdram_controller_0|ALT_INV_oe~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|sdram_controller_0|ALT_INV_oe~q\ : std_logic;
SIGNAL \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_clk_in <= clk_in;
ww_rst_n <= rst_n;
beep <= ww_beep;
ww_comp_in <= comp_in;
DAC_data <= ww_DAC_data;
sdram_clk <= ww_sdram_clk;
sdram_addr <= ww_sdram_addr;
sdram_ba <= ww_sdram_ba;
sdram_cas_n <= ww_sdram_cas_n;
sdram_cke <= ww_sdram_cke;
sdram_cs_n <= ww_sdram_cs_n;
sdram_dqm <= ww_sdram_dqm;
sdram_ras_n <= ww_sdram_ras_n;
sdram_we_n <= ww_sdram_we_n;
ww_uart0_rx <= uart0_rx;
uart0_tx <= ww_uart0_tx;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\u0|altpll_0|sd1|pll7_INCLK_bus\ <= (gnd & \clk_in~input_o\);

\u0|altpll_0|sd1|wire_pll7_clk\(0) <= \u0|altpll_0|sd1|pll7_CLK_bus\(0);
\u0|altpll_0|sd1|wire_pll7_clk\(1) <= \u0|altpll_0|sd1|pll7_CLK_bus\(1);
\u0|altpll_0|sd1|wire_pll7_clk\(2) <= \u0|altpll_0|sd1|pll7_CLK_bus\(2);
\u0|altpll_0|sd1|wire_pll7_clk\(3) <= \u0|altpll_0|sd1|pll7_CLK_bus\(3);
\u0|altpll_0|sd1|wire_pll7_clk\(4) <= \u0|altpll_0|sd1|pll7_CLK_bus\(4);

\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \u0|core0|cpu|W_rf_wr_data[31]~33_combout\ & \u0|core0|cpu|W_rf_wr_data[30]~32_combout\ & 
\u0|core0|cpu|W_rf_wr_data[29]~34_combout\ & \u0|core0|cpu|W_rf_wr_data[28]~31_combout\ & \u0|core0|cpu|W_rf_wr_data[27]~8_combout\ & \u0|core0|cpu|W_rf_wr_data[26]~9_combout\ & \u0|core0|cpu|W_rf_wr_data[25]~10_combout\ & 
\u0|core0|cpu|W_rf_wr_data[24]~11_combout\ & \u0|core0|cpu|W_rf_wr_data[23]~12_combout\ & \u0|core0|cpu|W_rf_wr_data[22]~13_combout\ & \u0|core0|cpu|W_rf_wr_data[21]~14_combout\ & \u0|core0|cpu|W_rf_wr_data[20]~15_combout\ & 
\u0|core0|cpu|W_rf_wr_data[19]~16_combout\ & \u0|core0|cpu|W_rf_wr_data[18]~17_combout\ & \u0|core0|cpu|W_rf_wr_data[17]~18_combout\ & \u0|core0|cpu|W_rf_wr_data[16]~19_combout\ & \u0|core0|cpu|W_rf_wr_data[15]~20_combout\ & 
\u0|core0|cpu|W_rf_wr_data[14]~21_combout\ & \u0|core0|cpu|W_rf_wr_data[13]~22_combout\ & \u0|core0|cpu|W_rf_wr_data[12]~23_combout\ & \u0|core0|cpu|W_rf_wr_data[11]~24_combout\ & \u0|core0|cpu|W_rf_wr_data[10]~25_combout\ & 
\u0|core0|cpu|W_rf_wr_data[9]~26_combout\ & \u0|core0|cpu|W_rf_wr_data[8]~27_combout\ & \u0|core0|cpu|W_rf_wr_data[7]~28_combout\ & \u0|core0|cpu|W_rf_wr_data[6]~29_combout\ & \u0|core0|cpu|W_rf_wr_data[5]~30_combout\ & 
\u0|core0|cpu|W_rf_wr_data[4]~7_combout\ & \u0|core0|cpu|W_rf_wr_data[3]~6_combout\ & \u0|core0|cpu|W_rf_wr_data[2]~5_combout\ & \u0|core0|cpu|W_rf_wr_data[1]~4_combout\ & \u0|core0|cpu|W_rf_wr_data[0]~2_combout\);

\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u0|core0|cpu|R_dst_regnum\(4) & \u0|core0|cpu|R_dst_regnum\(3) & \u0|core0|cpu|R_dst_regnum\(2) & \u0|core0|cpu|R_dst_regnum\(1) & 
\u0|core0|cpu|R_dst_regnum\(0));

\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\u0|core0|cpu|D_iw\(26) & \u0|core0|cpu|D_iw\(25) & \u0|core0|cpu|D_iw\(24) & \u0|core0|cpu|D_iw\(23) & \u0|core0|cpu|D_iw\(22));

\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0) <= \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1) <= \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2) <= \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3) <= \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4) <= \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5) <= \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6) <= \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7) <= \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8) <= \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9) <= \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10) <= \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11) <= \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12) <= \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13) <= \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14) <= \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15) <= \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16) <= \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17) <= \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18) <= \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19) <= \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20) <= \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21) <= \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22) <= \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23) <= \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24) <= \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25) <= \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26) <= \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27) <= \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28) <= \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29) <= \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30) <= \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31) <= \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \u0|core0|cpu|W_rf_wr_data[31]~33_combout\ & \u0|core0|cpu|W_rf_wr_data[30]~32_combout\ & 
\u0|core0|cpu|W_rf_wr_data[29]~34_combout\ & \u0|core0|cpu|W_rf_wr_data[28]~31_combout\ & \u0|core0|cpu|W_rf_wr_data[27]~8_combout\ & \u0|core0|cpu|W_rf_wr_data[26]~9_combout\ & \u0|core0|cpu|W_rf_wr_data[25]~10_combout\ & 
\u0|core0|cpu|W_rf_wr_data[24]~11_combout\ & \u0|core0|cpu|W_rf_wr_data[23]~12_combout\ & \u0|core0|cpu|W_rf_wr_data[22]~13_combout\ & \u0|core0|cpu|W_rf_wr_data[21]~14_combout\ & \u0|core0|cpu|W_rf_wr_data[20]~15_combout\ & 
\u0|core0|cpu|W_rf_wr_data[19]~16_combout\ & \u0|core0|cpu|W_rf_wr_data[18]~17_combout\ & \u0|core0|cpu|W_rf_wr_data[17]~18_combout\ & \u0|core0|cpu|W_rf_wr_data[16]~19_combout\ & \u0|core0|cpu|W_rf_wr_data[15]~20_combout\ & 
\u0|core0|cpu|W_rf_wr_data[14]~21_combout\ & \u0|core0|cpu|W_rf_wr_data[13]~22_combout\ & \u0|core0|cpu|W_rf_wr_data[12]~23_combout\ & \u0|core0|cpu|W_rf_wr_data[11]~24_combout\ & \u0|core0|cpu|W_rf_wr_data[10]~25_combout\ & 
\u0|core0|cpu|W_rf_wr_data[9]~26_combout\ & \u0|core0|cpu|W_rf_wr_data[8]~27_combout\ & \u0|core0|cpu|W_rf_wr_data[7]~28_combout\ & \u0|core0|cpu|W_rf_wr_data[6]~29_combout\ & \u0|core0|cpu|W_rf_wr_data[5]~30_combout\ & 
\u0|core0|cpu|W_rf_wr_data[4]~7_combout\ & \u0|core0|cpu|W_rf_wr_data[3]~6_combout\ & \u0|core0|cpu|W_rf_wr_data[2]~5_combout\ & \u0|core0|cpu|W_rf_wr_data[1]~4_combout\ & \u0|core0|cpu|W_rf_wr_data[0]~2_combout\);

\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u0|core0|cpu|R_dst_regnum\(4) & \u0|core0|cpu|R_dst_regnum\(3) & \u0|core0|cpu|R_dst_regnum\(2) & \u0|core0|cpu|R_dst_regnum\(1) & 
\u0|core0|cpu|R_dst_regnum\(0));

\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\u0|core0|cpu|D_iw\(31) & \u0|core0|cpu|D_iw\(30) & \u0|core0|cpu|D_iw\(29) & \u0|core0|cpu|D_iw\(28) & \u0|core0|cpu|D_iw\(27));

\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0) <= \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1) <= \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2) <= \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3) <= \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4) <= \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5) <= \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6) <= \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7) <= \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8) <= \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9) <= \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10) <= \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11) <= \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12) <= \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13) <= \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14) <= \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15) <= \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16) <= \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17) <= \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18) <= \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19) <= \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20) <= \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21) <= \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22) <= \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23) <= \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24) <= \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25) <= \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26) <= \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27) <= \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28) <= \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29) <= \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30) <= \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31) <= \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & 
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[15]~10_combout\ & \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[14]~11_combout\ & 
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[13]~6_combout\ & \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[12]~8_combout\ & 
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[11]~5_combout\ & \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[10]~16_combout\ & 
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[9]~15_combout\ & \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[8]~14_combout\ & gnd & 
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[7]~13_combout\ & \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[6]~12_combout\ & 
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[5]~9_combout\ & \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[4]~4_combout\ & 
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout\ & \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\ & 
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\ & \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\);

\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ & \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ & 
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ & \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ & 
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ & \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ & 
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ & \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[0]~0_combout\);

\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ <= (
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_byteenable[1]~1_combout\ & \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\);

\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0) <= \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1) <= \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2) <= \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3) <= \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4) <= \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5) <= \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6) <= \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7) <= \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8) <= \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9) <= \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10) <= \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11) <= \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12) <= \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13) <= \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14) <= \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15) <= \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);

\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (gnd & 
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout\ & \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[30]~21_combout\ & 
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[29]~22_combout\ & \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[28]~23_combout\ & 
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[27]~24_combout\ & \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[26]~25_combout\ & 
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[25]~26_combout\ & \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[24]~27_combout\ & gnd & 
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[23]~28_combout\ & \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[22]~29_combout\ & 
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[21]~19_combout\ & \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[20]~17_combout\ & 
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[19]~18_combout\ & \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[18]~30_combout\ & 
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[17]~20_combout\ & \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[16]~7_combout\);

\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ & \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ & 
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ & \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ & 
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ & \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ & 
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ & \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[0]~0_combout\);

\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ <= (
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_byteenable[3]~3_combout\ & \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_byteenable[2]~2_combout\);

\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16) <= \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17) <= \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18) <= \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(2);
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19) <= \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(3);
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20) <= \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(4);
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21) <= \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(5);
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22) <= \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(6);
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23) <= \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(7);
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24) <= \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(9);
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25) <= \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(10);
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26) <= \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(11);
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27) <= \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(12);
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28) <= \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(13);
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29) <= \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(14);
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30) <= \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(15);
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31) <= \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(16);

\rtl~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \rtl~0_combout\);

\u0|altpll_0|sd1|wire_pll7_clk[2]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u0|altpll_0|sd1|wire_pll7_clk\(2));

\rst_n~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \rst_n~input_o\);

\u0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u0|altpll_0|sd1|wire_pll7_clk\(0));

\u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u0|altpll_0|sd1|wire_pll7_clk\(1));

\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \altera_internal_jtag~TCKUTAP\);

\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|resetrequest~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|resetrequest~q\);
\u0|core0|cpu|ALT_INV_av_ld_rshift8~1_combout\ <= NOT \u0|core0|cpu|av_ld_rshift8~1_combout\;
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ALT_INV_ociram_wr_en~1_combout\ <= NOT \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_en~1_combout\;
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|ALT_INV_address\(8) <= NOT \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8);
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\ <= NOT \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\;
\u0|sdram_controller_0|ALT_INV_Selector22~1_combout\ <= NOT \u0|sdram_controller_0|Selector22~1_combout\;
\u0|sdram_controller_0|ALT_INV_Selector20~0_combout\ <= NOT \u0|sdram_controller_0|Selector20~0_combout\;
\u0|sdram_controller_0|ALT_INV_Selector19~3_combout\ <= NOT \u0|sdram_controller_0|Selector19~3_combout\;
\u0|sdram_controller_0|ALT_INV_Selector21~1_combout\ <= NOT \u0|sdram_controller_0|Selector21~1_combout\;
\u0|sdram_controller_0|ALT_INV_always5~0_combout\ <= NOT \u0|sdram_controller_0|always5~0_combout\;
\u0|sdram_controller_0|ALT_INV_m_state.000010000~q\ <= NOT \u0|sdram_controller_0|m_state.000010000~q\;
\u0|sdram_controller_0|ALT_INV_m_state.000000010~q\ <= NOT \u0|sdram_controller_0|m_state.000000010~q\;
\ADC0|ALT_INV_curr_state.confirm_bit~q\ <= NOT \ADC0|curr_state.confirm_bit~q\;
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|ALT_INV_use_reg~q\ <= NOT \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\;
\u0|core0|cpu|ALT_INV_D_iw\(2) <= NOT \u0|core0|cpu|D_iw\(2);
\u0|uart_0|the_soc_uart_0_tx|ALT_INV_txd~q\ <= NOT \u0|uart_0|the_soc_uart_0_tx|txd~q\;
\u0|sdram_controller_0|ALT_INV_oe~_Duplicate_15_q\ <= NOT \u0|sdram_controller_0|oe~_Duplicate_15_q\;
\u0|sdram_controller_0|ALT_INV_oe~_Duplicate_14_q\ <= NOT \u0|sdram_controller_0|oe~_Duplicate_14_q\;
\u0|sdram_controller_0|ALT_INV_oe~_Duplicate_13_q\ <= NOT \u0|sdram_controller_0|oe~_Duplicate_13_q\;
\u0|sdram_controller_0|ALT_INV_oe~_Duplicate_12_q\ <= NOT \u0|sdram_controller_0|oe~_Duplicate_12_q\;
\u0|sdram_controller_0|ALT_INV_oe~_Duplicate_11_q\ <= NOT \u0|sdram_controller_0|oe~_Duplicate_11_q\;
\u0|sdram_controller_0|ALT_INV_oe~_Duplicate_10_q\ <= NOT \u0|sdram_controller_0|oe~_Duplicate_10_q\;
\u0|sdram_controller_0|ALT_INV_oe~_Duplicate_9_q\ <= NOT \u0|sdram_controller_0|oe~_Duplicate_9_q\;
\u0|sdram_controller_0|ALT_INV_oe~_Duplicate_8_q\ <= NOT \u0|sdram_controller_0|oe~_Duplicate_8_q\;
\u0|sdram_controller_0|ALT_INV_oe~_Duplicate_7_q\ <= NOT \u0|sdram_controller_0|oe~_Duplicate_7_q\;
\u0|sdram_controller_0|ALT_INV_oe~_Duplicate_6_q\ <= NOT \u0|sdram_controller_0|oe~_Duplicate_6_q\;
\u0|sdram_controller_0|ALT_INV_oe~_Duplicate_5_q\ <= NOT \u0|sdram_controller_0|oe~_Duplicate_5_q\;
\u0|sdram_controller_0|ALT_INV_oe~_Duplicate_4_q\ <= NOT \u0|sdram_controller_0|oe~_Duplicate_4_q\;
\u0|sdram_controller_0|ALT_INV_oe~_Duplicate_3_q\ <= NOT \u0|sdram_controller_0|oe~_Duplicate_3_q\;
\u0|sdram_controller_0|ALT_INV_oe~_Duplicate_2_q\ <= NOT \u0|sdram_controller_0|oe~_Duplicate_2_q\;
\u0|sdram_controller_0|ALT_INV_oe~_Duplicate_1_q\ <= NOT \u0|sdram_controller_0|oe~_Duplicate_1_q\;
\u0|sdram_controller_0|ALT_INV_oe~q\ <= NOT \u0|sdram_controller_0|oe~q\;
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\ <= NOT \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|resetrequest~clkctrl_outclk\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ <= NOT \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\;
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;

-- Location: IOOBUF_X30_Y24_N2
\beep~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|core0|cpu|cpu_resettaken~combout\,
	devoe => ww_devoe,
	o => ww_beep);

-- Location: IOOBUF_X16_Y24_N16
\DAC_data[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ADC0|curr_dac\(0),
	devoe => ww_devoe,
	o => ww_DAC_data(0));

-- Location: IOOBUF_X23_Y24_N16
\DAC_data[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ADC0|curr_dac\(1),
	devoe => ww_devoe,
	o => ww_DAC_data(1));

-- Location: IOOBUF_X18_Y24_N23
\DAC_data[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ADC0|curr_dac\(2),
	devoe => ww_devoe,
	o => ww_DAC_data(2));

-- Location: IOOBUF_X16_Y24_N23
\DAC_data[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ADC0|curr_dac\(3),
	devoe => ww_devoe,
	o => ww_DAC_data(3));

-- Location: IOOBUF_X13_Y24_N16
\DAC_data[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ADC0|curr_dac\(4),
	devoe => ww_devoe,
	o => ww_DAC_data(4));

-- Location: IOOBUF_X16_Y24_N2
\DAC_data[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ADC0|curr_dac\(5),
	devoe => ww_devoe,
	o => ww_DAC_data(5));

-- Location: IOOBUF_X18_Y24_N16
\DAC_data[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ADC0|curr_dac\(6),
	devoe => ww_devoe,
	o => ww_DAC_data(6));

-- Location: IOOBUF_X5_Y0_N23
\sdram_clk~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|altpll_0|sd1|wire_pll7_clk[2]~clkctrl_outclk\,
	devoe => ww_devoe,
	o => ww_sdram_clk);

-- Location: IOOBUF_X34_Y4_N23
\sdram_addr[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|sdram_controller_0|m_addr\(0),
	devoe => ww_devoe,
	o => ww_sdram_addr(0));

-- Location: IOOBUF_X34_Y4_N16
\sdram_addr[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|sdram_controller_0|m_addr\(1),
	devoe => ww_devoe,
	o => ww_sdram_addr(1));

-- Location: IOOBUF_X34_Y7_N9
\sdram_addr[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|sdram_controller_0|m_addr\(2),
	devoe => ww_devoe,
	o => ww_sdram_addr(2));

-- Location: IOOBUF_X34_Y9_N23
\sdram_addr[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|sdram_controller_0|m_addr\(3),
	devoe => ww_devoe,
	o => ww_sdram_addr(3));

-- Location: IOOBUF_X30_Y0_N9
\sdram_addr[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|sdram_controller_0|m_addr\(4),
	devoe => ww_devoe,
	o => ww_sdram_addr(4));

-- Location: IOOBUF_X30_Y0_N23
\sdram_addr[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|sdram_controller_0|m_addr\(5),
	devoe => ww_devoe,
	o => ww_sdram_addr(5));

-- Location: IOOBUF_X28_Y0_N2
\sdram_addr[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|sdram_controller_0|m_addr\(6),
	devoe => ww_devoe,
	o => ww_sdram_addr(6));

-- Location: IOOBUF_X28_Y0_N23
\sdram_addr[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|sdram_controller_0|m_addr\(7),
	devoe => ww_devoe,
	o => ww_sdram_addr(7));

-- Location: IOOBUF_X25_Y0_N2
\sdram_addr[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|sdram_controller_0|m_addr\(8),
	devoe => ww_devoe,
	o => ww_sdram_addr(8));

-- Location: IOOBUF_X23_Y0_N9
\sdram_addr[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|sdram_controller_0|m_addr\(9),
	devoe => ww_devoe,
	o => ww_sdram_addr(9));

-- Location: IOOBUF_X34_Y3_N23
\sdram_addr[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|sdram_controller_0|m_addr\(10),
	devoe => ww_devoe,
	o => ww_sdram_addr(10));

-- Location: IOOBUF_X23_Y0_N16
\sdram_addr[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|sdram_controller_0|m_addr\(11),
	devoe => ww_devoe,
	o => ww_sdram_addr(11));

-- Location: IOOBUF_X34_Y2_N23
\sdram_ba[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|sdram_controller_0|m_bank\(0),
	devoe => ww_devoe,
	o => ww_sdram_ba(0));

-- Location: IOOBUF_X34_Y2_N16
\sdram_ba[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|sdram_controller_0|m_bank\(1),
	devoe => ww_devoe,
	o => ww_sdram_ba(1));

-- Location: IOOBUF_X32_Y0_N23
\sdram_cas_n~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|sdram_controller_0|m_cmd\(1),
	devoe => ww_devoe,
	o => ww_sdram_cas_n);

-- Location: IOOBUF_X21_Y0_N9
\sdram_cke~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_sdram_cke);

-- Location: IOOBUF_X32_Y0_N9
\sdram_cs_n~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|sdram_controller_0|m_cmd\(3),
	devoe => ww_devoe,
	o => ww_sdram_cs_n);

-- Location: IOOBUF_X3_Y0_N2
\sdram_dqm[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|sdram_controller_0|m_dqm\(0),
	devoe => ww_devoe,
	o => ww_sdram_dqm(0));

-- Location: IOOBUF_X18_Y0_N16
\sdram_dqm[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|sdram_controller_0|m_dqm\(1),
	devoe => ww_devoe,
	o => ww_sdram_dqm(1));

-- Location: IOOBUF_X32_Y0_N16
\sdram_ras_n~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|sdram_controller_0|m_cmd\(2),
	devoe => ww_devoe,
	o => ww_sdram_ras_n);

-- Location: IOOBUF_X30_Y0_N2
\sdram_we_n~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|sdram_controller_0|m_cmd\(0),
	devoe => ww_devoe,
	o => ww_sdram_we_n);

-- Location: IOOBUF_X7_Y24_N9
\uart0_tx~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|uart_0|the_soc_uart_0_tx|ALT_INV_txd~q\,
	devoe => ww_devoe,
	o => ww_uart0_tx);

-- Location: IOOBUF_X0_Y9_N9
\sdram_dq[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|sdram_controller_0|m_data\(0),
	oe => \u0|sdram_controller_0|ALT_INV_oe~q\,
	devoe => ww_devoe,
	o => sdram_dq(0));

-- Location: IOOBUF_X0_Y8_N16
\sdram_dq[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|sdram_controller_0|m_data\(1),
	oe => \u0|sdram_controller_0|ALT_INV_oe~_Duplicate_1_q\,
	devoe => ww_devoe,
	o => sdram_dq(1));

-- Location: IOOBUF_X0_Y7_N2
\sdram_dq[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|sdram_controller_0|m_data\(2),
	oe => \u0|sdram_controller_0|ALT_INV_oe~_Duplicate_2_q\,
	devoe => ww_devoe,
	o => sdram_dq(2));

-- Location: IOOBUF_X0_Y6_N16
\sdram_dq[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|sdram_controller_0|m_data\(3),
	oe => \u0|sdram_controller_0|ALT_INV_oe~_Duplicate_3_q\,
	devoe => ww_devoe,
	o => sdram_dq(3));

-- Location: IOOBUF_X0_Y6_N23
\sdram_dq[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|sdram_controller_0|m_data\(4),
	oe => \u0|sdram_controller_0|ALT_INV_oe~_Duplicate_4_q\,
	devoe => ww_devoe,
	o => sdram_dq(4));

-- Location: IOOBUF_X0_Y5_N16
\sdram_dq[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|sdram_controller_0|m_data\(5),
	oe => \u0|sdram_controller_0|ALT_INV_oe~_Duplicate_5_q\,
	devoe => ww_devoe,
	o => sdram_dq(5));

-- Location: IOOBUF_X1_Y0_N23
\sdram_dq[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|sdram_controller_0|m_data\(6),
	oe => \u0|sdram_controller_0|ALT_INV_oe~_Duplicate_6_q\,
	devoe => ww_devoe,
	o => sdram_dq(6));

-- Location: IOOBUF_X1_Y0_N16
\sdram_dq[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|sdram_controller_0|m_data\(7),
	oe => \u0|sdram_controller_0|ALT_INV_oe~_Duplicate_7_q\,
	devoe => ww_devoe,
	o => sdram_dq(7));

-- Location: IOOBUF_X18_Y0_N23
\sdram_dq[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|sdram_controller_0|m_data\(8),
	oe => \u0|sdram_controller_0|ALT_INV_oe~_Duplicate_8_q\,
	devoe => ww_devoe,
	o => sdram_dq(8));

-- Location: IOOBUF_X16_Y0_N2
\sdram_dq[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|sdram_controller_0|m_data\(9),
	oe => \u0|sdram_controller_0|ALT_INV_oe~_Duplicate_9_q\,
	devoe => ww_devoe,
	o => sdram_dq(9));

-- Location: IOOBUF_X16_Y0_N9
\sdram_dq[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|sdram_controller_0|m_data\(10),
	oe => \u0|sdram_controller_0|ALT_INV_oe~_Duplicate_10_q\,
	devoe => ww_devoe,
	o => sdram_dq(10));

-- Location: IOOBUF_X16_Y0_N23
\sdram_dq[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|sdram_controller_0|m_data\(11),
	oe => \u0|sdram_controller_0|ALT_INV_oe~_Duplicate_11_q\,
	devoe => ww_devoe,
	o => sdram_dq(11));

-- Location: IOOBUF_X13_Y0_N2
\sdram_dq[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|sdram_controller_0|m_data\(12),
	oe => \u0|sdram_controller_0|ALT_INV_oe~_Duplicate_12_q\,
	devoe => ww_devoe,
	o => sdram_dq(12));

-- Location: IOOBUF_X13_Y0_N16
\sdram_dq[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|sdram_controller_0|m_data\(13),
	oe => \u0|sdram_controller_0|ALT_INV_oe~_Duplicate_13_q\,
	devoe => ww_devoe,
	o => sdram_dq(13));

-- Location: IOOBUF_X7_Y0_N2
\sdram_dq[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|sdram_controller_0|m_data\(14),
	oe => \u0|sdram_controller_0|ALT_INV_oe~_Duplicate_14_q\,
	devoe => ww_devoe,
	o => sdram_dq(14));

-- Location: IOOBUF_X5_Y0_N16
\sdram_dq[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|sdram_controller_0|m_data\(15),
	oe => \u0|sdram_controller_0|ALT_INV_oe~_Duplicate_15_q\,
	devoe => ww_devoe,
	o => sdram_dq(15));

-- Location: IOOBUF_X34_Y9_N16
\gpio0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|gpio_0|bidir_port[0]~0_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => gpio0(0));

-- Location: IOOBUF_X34_Y9_N9
\gpio0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|gpio_0|bidir_port[1]~1_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => gpio0(1));

-- Location: IOOBUF_X34_Y9_N2
\gpio0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|gpio_0|bidir_port[2]~2_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => gpio0(2));

-- Location: IOOBUF_X34_Y10_N9
\gpio0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|gpio_0|bidir_port[3]~3_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => gpio0(3));

-- Location: IOOBUF_X0_Y12_N15
\altera_reserved_tdo~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: IOIBUF_X0_Y11_N8
\clk_in~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk_in,
	o => \clk_in~input_o\);

-- Location: PLL_1
\u0|altpll_0|sd1|pll7\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 120,
	c0_initial => 3,
	c0_low => 120,
	c0_mode => "even",
	c0_ph => 1,
	c1_high => 250,
	c1_initial => 1,
	c1_low => 250,
	c1_mode => "even",
	c1_ph => 0,
	c1_use_casc_in => "on",
	c2_high => 6,
	c2_initial => 3,
	c2_low => 6,
	c2_mode => "even",
	c2_ph => 1,
	c2_use_casc_in => "off",
	c3_high => 6,
	c3_initial => 1,
	c3_low => 6,
	c3_mode => "even",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c1",
	clk0_divide_by => 10000,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 1,
	clk0_phase_shift => "0",
	clk1_counter => "c2",
	clk1_divide_by => 1,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 1,
	clk1_phase_shift => "0",
	clk2_counter => "c3",
	clk2_divide_by => 1,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 1,
	clk2_phase_shift => "-3542",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 12,
	m_initial => 3,
	m_ph => 1,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	self_reset_on_loss_lock => "off",
	simulation_type => "functional",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 208,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	areset => GND,
	fbin => \u0|altpll_0|sd1|wire_pll7_fbout\,
	inclk => \u0|altpll_0|sd1|pll7_INCLK_bus\,
	fbout => \u0|altpll_0|sd1|wire_pll7_fbout\,
	clk => \u0|altpll_0|sd1|pll7_CLK_bus\);

-- Location: CLKCTRL_G2
\u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\);

-- Location: IOIBUF_X0_Y11_N22
\rst_n~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rst_n,
	o => \rst_n~input_o\);

-- Location: LCCOMB_X1_Y11_N24
\u0|core0|cpu|cpu_resetrequest_d1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|cpu_resetrequest_d1~0_combout\ = !\rst_n~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_n~input_o\,
	combout => \u0|core0|cpu|cpu_resetrequest_d1~0_combout\);

-- Location: LCCOMB_X16_Y19_N20
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: IOIBUF_X0_Y13_N22
\altera_reserved_tms~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: IOIBUF_X0_Y14_N22
\altera_reserved_tck~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X0_Y14_N15
\altera_reserved_tdi~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: JTAG_X1_Y12_N0
altera_internal_jtag : cycloneive_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LCCOMB_X9_Y18_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\);

-- Location: FF_X9_Y18_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6));

-- Location: LCCOMB_X9_Y18_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\);

-- Location: FF_X9_Y18_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7));

-- Location: LCCOMB_X9_Y18_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\);

-- Location: FF_X9_Y18_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4));

-- Location: LCCOMB_X9_Y18_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\);

-- Location: FF_X9_Y18_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5));

-- Location: LCCOMB_X9_Y18_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\);

-- Location: FF_X9_Y18_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8));

-- Location: LCCOMB_X8_Y19_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\);

-- Location: FF_X8_Y19_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9));

-- Location: LCCOMB_X8_Y18_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\);

-- Location: FF_X8_Y18_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X8_Y18_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\);

-- Location: FF_X8_Y18_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X8_Y18_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\);

-- Location: FF_X8_Y18_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X8_Y19_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\);

-- Location: FF_X8_Y19_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0));

-- Location: LCCOMB_X8_Y19_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\);

-- Location: FF_X8_Y19_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13));

-- Location: LCCOMB_X8_Y19_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\);

-- Location: FF_X8_Y19_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14));

-- Location: LCCOMB_X8_Y19_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\);

-- Location: FF_X8_Y19_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10));

-- Location: LCCOMB_X8_Y19_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\);

-- Location: FF_X8_Y19_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11));

-- Location: LCCOMB_X8_Y19_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\);

-- Location: FF_X8_Y19_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12));

-- Location: LCCOMB_X8_Y19_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\);

-- Location: FF_X8_Y19_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15));

-- Location: LCCOMB_X8_Y19_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\);

-- Location: FF_X8_Y19_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1));

-- Location: LCCOMB_X8_Y19_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\);

-- Location: FF_X8_Y19_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2));

-- Location: LCCOMB_X9_Y18_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\);

-- Location: FF_X9_Y18_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3));

-- Location: LCCOMB_X24_Y13_N28
\u0|mm_interconnect_0|cmd_mux|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|WideOr1~combout\ = (\u0|mm_interconnect_0|cmd_demux|src0_valid~2_combout\ & ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(0)) # ((\u0|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\ & 
-- \u0|mm_interconnect_0|cmd_mux|saved_grant\(1))))) # (!\u0|mm_interconnect_0|cmd_demux|src0_valid~2_combout\ & (\u0|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\ & (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux|src0_valid~2_combout\,
	datab => \u0|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datad => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|WideOr1~combout\);

-- Location: LCCOMB_X23_Y13_N6
\u0|mm_interconnect_0|core0_debug_mem_slave_agent|local_read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|core0_debug_mem_slave_agent|local_read~0_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\ & \u0|mm_interconnect_0|cmd_mux|WideOr1~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux|WideOr1~combout\,
	combout => \u0|mm_interconnect_0|core0_debug_mem_slave_agent|local_read~0_combout\);

-- Location: LCCOMB_X12_Y13_N26
\u0|core0|cpu|E_new_inst~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_new_inst~feeder_combout\ = \u0|core0|cpu|R_valid~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|R_valid~q\,
	combout => \u0|core0|cpu|E_new_inst~feeder_combout\);

-- Location: FF_X12_Y13_N27
\u0|core0|cpu|E_new_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_new_inst~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_new_inst~q\);

-- Location: LCCOMB_X14_Y12_N24
\u0|core0|cpu|av_ld_align_cycle_nxt[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_align_cycle_nxt[0]~0_combout\ = (!\u0|core0|cpu|av_ld_align_cycle\(0) & ((\u0|mm_interconnect_0|rsp_mux|WideOr1~combout\) # (!\u0|core0|cpu|d_read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|WideOr1~combout\,
	datab => \u0|core0|cpu|d_read~q\,
	datac => \u0|core0|cpu|av_ld_align_cycle\(0),
	combout => \u0|core0|cpu|av_ld_align_cycle_nxt[0]~0_combout\);

-- Location: FF_X14_Y12_N25
\u0|core0|cpu|av_ld_align_cycle[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|av_ld_align_cycle_nxt[0]~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|av_ld_align_cycle\(0));

-- Location: LCCOMB_X14_Y12_N10
\u0|core0|cpu|av_ld_align_cycle_nxt[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_align_cycle_nxt[1]~1_combout\ = (\u0|mm_interconnect_0|rsp_mux|WideOr1~combout\ & ((\u0|core0|cpu|av_ld_align_cycle\(1) $ (\u0|core0|cpu|av_ld_align_cycle\(0))))) # (!\u0|mm_interconnect_0|rsp_mux|WideOr1~combout\ & 
-- (!\u0|core0|cpu|d_read~q\ & (\u0|core0|cpu|av_ld_align_cycle\(1) $ (\u0|core0|cpu|av_ld_align_cycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|WideOr1~combout\,
	datab => \u0|core0|cpu|d_read~q\,
	datac => \u0|core0|cpu|av_ld_align_cycle\(1),
	datad => \u0|core0|cpu|av_ld_align_cycle\(0),
	combout => \u0|core0|cpu|av_ld_align_cycle_nxt[1]~1_combout\);

-- Location: FF_X14_Y12_N11
\u0|core0|cpu|av_ld_align_cycle[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|av_ld_align_cycle_nxt[1]~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|av_ld_align_cycle\(1));

-- Location: LCCOMB_X24_Y9_N16
\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\ = !\u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\);

-- Location: LCCOMB_X23_Y9_N26
\u0|mm_interconnect_0|cmd_mux_001|src_payload[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload\(0) = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload\(0));

-- Location: LCCOMB_X23_Y9_N24
\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\ = !\u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\);

-- Location: FF_X23_Y9_N25
\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q\);

-- Location: LCCOMB_X16_Y17_N26
\u0|core0|cpu|F_iw~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw~35_combout\ = (!\u0|core0|cpu|hbreak_enabled~q\ & \u0|core0|cpu|cpu_resetrequest_d1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|hbreak_enabled~q\,
	datad => \u0|core0|cpu|cpu_resetrequest_d1~q\,
	combout => \u0|core0|cpu|F_iw~35_combout\);

-- Location: LCCOMB_X19_Y11_N18
\u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~feeder_combout\);

-- Location: FF_X19_Y11_N19
\u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\);

-- Location: LCCOMB_X17_Y6_N20
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~1_combout\ = (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~0_combout\ & \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~0_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~0_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~1_combout\);

-- Location: LCCOMB_X17_Y6_N16
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\ = ((!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_valid~q\) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][87]~q\)) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(0),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][87]~q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_valid~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\);

-- Location: LCCOMB_X17_Y6_N18
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ = \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr\(0) $ (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~q\ & 
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr\(0),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\);

-- Location: FF_X17_Y6_N19
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr\(0));

-- Location: LCCOMB_X17_Y5_N2
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0]~0_combout\ = !\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(0),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0]~0_combout\);

-- Location: LCCOMB_X16_Y19_N16
\u0|core0|cpu|E_valid_from_R~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_valid_from_R~0_combout\ = (\u0|core0|cpu|E_stall~5_combout\) # (\u0|core0|cpu|R_valid~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|E_stall~5_combout\,
	datad => \u0|core0|cpu|R_valid~q\,
	combout => \u0|core0|cpu|E_valid_from_R~0_combout\);

-- Location: FF_X16_Y19_N17
\u0|core0|cpu|E_valid_from_R\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_valid_from_R~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_valid_from_R~q\);

-- Location: LCCOMB_X14_Y20_N22
\u0|core0|cpu|D_ctrl_jmp_direct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_jmp_direct~0_combout\ = (!\u0|core0|cpu|D_iw\(4) & !\u0|core0|cpu|D_iw\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|D_iw\(4),
	datad => \u0|core0|cpu|D_iw\(5),
	combout => \u0|core0|cpu|D_ctrl_jmp_direct~0_combout\);

-- Location: LCCOMB_X14_Y17_N22
\u0|core0|cpu|D_ctrl_jmp_direct~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_jmp_direct~1_combout\ = (\u0|core0|cpu|D_ctrl_jmp_direct~0_combout\ & (!\u0|core0|cpu|D_iw\(2) & (!\u0|core0|cpu|D_iw\(1) & !\u0|core0|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_ctrl_jmp_direct~0_combout\,
	datab => \u0|core0|cpu|D_iw\(2),
	datac => \u0|core0|cpu|D_iw\(1),
	datad => \u0|core0|cpu|D_iw\(3),
	combout => \u0|core0|cpu|D_ctrl_jmp_direct~1_combout\);

-- Location: FF_X14_Y17_N23
\u0|core0|cpu|R_ctrl_jmp_direct\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|D_ctrl_jmp_direct~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|R_ctrl_jmp_direct~q\);

-- Location: LCCOMB_X12_Y20_N0
\u0|core0|cpu|D_op_hbreak~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_op_hbreak~0_combout\ = (\u0|core0|cpu|Equal0~2_combout\ & !\u0|core0|cpu|D_iw\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Equal0~2_combout\,
	datac => \u0|core0|cpu|D_iw\(5),
	combout => \u0|core0|cpu|D_op_hbreak~0_combout\);

-- Location: IOIBUF_X7_Y0_N1
\sdram_dq[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(14),
	o => \sdram_dq[14]~input_o\);

-- Location: FF_X7_Y0_N3
\u0|sdram_controller_0|za_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \sdram_dq[14]~input_o\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|za_data\(14));

-- Location: LCCOMB_X12_Y3_N10
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~94feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~94feeder_combout\ = \u0|sdram_controller_0|za_data\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(14),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~94feeder_combout\);

-- Location: LCCOMB_X17_Y5_N6
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Add0~1_combout\ = \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(2) $ (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(1) & 
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(1),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(2),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(0),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Add0~1_combout\);

-- Location: FF_X17_Y5_N7
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Add0~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|write~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(2));

-- Location: LCCOMB_X17_Y5_N24
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~183_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|write~combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(0) & 
-- (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(2) & !\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|write~combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(0),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(2),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(1),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~183_combout\);

-- Location: FF_X12_Y3_N11
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~94\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~94feeder_combout\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~94_q\);

-- Location: FF_X17_Y6_N25
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr\(1));

-- Location: LCCOMB_X17_Y6_N24
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ = \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr\(1) $ (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\ 
-- & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~q\ & \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr\(1),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr\(0),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\);

-- Location: LCCOMB_X17_Y5_N28
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~185_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|write~combout\ & (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(0) & 
-- (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(2) & !\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|write~combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(0),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(2),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(1),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~185_combout\);

-- Location: FF_X12_Y4_N5
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(14),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~78_q\);

-- Location: LCCOMB_X13_Y4_N22
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~110feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~110feeder_combout\ = \u0|sdram_controller_0|za_data\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(14),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~110feeder_combout\);

-- Location: LCCOMB_X17_Y5_N18
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~184_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|write~combout\ & (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(0) & 
-- (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(2) & \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|write~combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(0),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(2),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(1),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~184_combout\);

-- Location: FF_X13_Y4_N23
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~110feeder_combout\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~110_q\);

-- Location: LCCOMB_X12_Y4_N4
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~178_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\) # ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~110_q\)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~78_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~78_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~110_q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~178_combout\);

-- Location: LCCOMB_X17_Y5_N30
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~186_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|write~combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(0) & 
-- (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(2) & \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|write~combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(0),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(2),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(1),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~186_combout\);

-- Location: FF_X12_Y4_N15
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(14),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~126_q\);

-- Location: LCCOMB_X12_Y4_N14
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~179_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~178_combout\ & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~126_q\) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~178_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~94_q\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~94_q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~178_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~126_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~179_combout\);

-- Location: LCCOMB_X10_Y2_N24
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~46feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~46feeder_combout\ = \u0|sdram_controller_0|za_data\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(14),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~46feeder_combout\);

-- Location: LCCOMB_X17_Y5_N8
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~187_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|write~combout\ & (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(0) & 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(2) & \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|write~combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(0),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(2),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(1),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~187_combout\);

-- Location: FF_X10_Y2_N25
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~46feeder_combout\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~46_q\);

-- Location: LCCOMB_X17_Y5_N14
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~190_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|write~combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(0) & 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(2) & \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|write~combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(0),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(2),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(1),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~190_combout\);

-- Location: FF_X11_Y4_N23
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(14),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~62_q\);

-- Location: LCCOMB_X17_Y5_N4
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~189_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|write~combout\ & (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(0) & 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(2) & !\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|write~combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(0),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(2),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(1),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~189_combout\);

-- Location: FF_X10_Y1_N15
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(14),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~14_q\);

-- Location: LCCOMB_X17_Y5_N26
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~188_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|write~combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(0) & 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(2) & !\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|write~combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(0),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(2),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(1),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~188_combout\);

-- Location: FF_X10_Y1_N29
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~30\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(14),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~30_q\);

-- Location: LCCOMB_X10_Y1_N14
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~180_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~30_q\))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ 
-- & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~14_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~14_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~30_q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~180_combout\);

-- Location: LCCOMB_X11_Y4_N22
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~181_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~180_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~62_q\))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~180_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~46_q\)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~180_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~46_q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~62_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~180_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~181_combout\);

-- Location: LCCOMB_X11_Y4_N30
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~182_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~179_combout\)) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~181_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~179_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~181_combout\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~182_combout\);

-- Location: FF_X11_Y4_N31
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload\(14));

-- Location: FF_X17_Y13_N11
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload\(14),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(14));

-- Location: LCCOMB_X17_Y13_N0
\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~10_combout\ = (!\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(14)) # 
-- ((!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(14),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(14),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~10_combout\);

-- Location: LCCOMB_X22_Y11_N18
\u0|mm_interconnect_0|sdram_controller_0_s1_agent|rp_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rp_valid~combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_valid~q\) # ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][87]~q\ & 
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][87]~q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_valid~q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(0),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rp_valid~combout\);

-- Location: FF_X17_Y13_N1
\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~10_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(14));

-- Location: LCCOMB_X17_Y13_N10
\u0|mm_interconnect_0|rsp_mux|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(14)) # 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(14) & !\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\ & 
-- (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(14) & !\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(14),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(14),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout\);

-- Location: LCCOMB_X18_Y15_N0
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout\);

-- Location: LCCOMB_X30_Y16_N24
\u0|mm_interconnect_0|cmd_mux|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~1_combout\ = (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & \u0|core0|cpu|hbreak_enabled~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	datac => \u0|core0|cpu|hbreak_enabled~q\,
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~1_combout\);

-- Location: FF_X30_Y16_N25
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|debugaccess\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|debugaccess~q\);

-- Location: LCCOMB_X30_Y16_N2
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_en~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_en~0_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|write~q\ & \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|debugaccess~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|write~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|debugaccess~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_en~0_combout\);

-- Location: IOIBUF_X0_Y9_N8
\sdram_dq[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(0),
	o => \sdram_dq[0]~input_o\);

-- Location: FF_X0_Y9_N10
\u0|sdram_controller_0|za_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \sdram_dq[0]~input_o\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|za_data\(0));

-- Location: LCCOMB_X16_Y3_N26
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~32feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~32feeder_combout\ = \u0|sdram_controller_0|za_data\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(0),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~32feeder_combout\);

-- Location: FF_X16_Y3_N27
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~32\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~32feeder_combout\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~32_q\);

-- Location: FF_X17_Y3_N7
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(0),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~48_q\);

-- Location: FF_X10_Y3_N17
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(0),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~16_q\);

-- Location: FF_X10_Y3_N3
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(0),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~0_q\);

-- Location: LCCOMB_X10_Y3_N2
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~130_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~16_q\)) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~0_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~16_q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~0_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~130_combout\);

-- Location: LCCOMB_X17_Y3_N6
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~131_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~130_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~48_q\))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~130_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~32_q\)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~32_q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~48_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~130_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~131_combout\);

-- Location: LCCOMB_X16_Y3_N0
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~80feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~80feeder_combout\ = \u0|sdram_controller_0|za_data\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(0),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~80feeder_combout\);

-- Location: FF_X16_Y3_N1
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~80feeder_combout\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~80_q\);

-- Location: LCCOMB_X13_Y4_N8
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~96feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~96feeder_combout\ = \u0|sdram_controller_0|za_data\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(0),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~96feeder_combout\);

-- Location: FF_X13_Y4_N9
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~96\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~96feeder_combout\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~96_q\);

-- Location: FF_X17_Y4_N17
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(0),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~64_q\);

-- Location: LCCOMB_X17_Y4_N16
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~128_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~96_q\) # 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~64_q\ & !\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~96_q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~64_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~128_combout\);

-- Location: FF_X17_Y4_N19
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(0),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~112_q\);

-- Location: LCCOMB_X17_Y4_N18
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~129_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~128_combout\ & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~112_q\) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~128_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~80_q\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~80_q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~128_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~112_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~129_combout\);

-- Location: LCCOMB_X17_Y3_N0
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~132_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~129_combout\))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~131_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~131_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~129_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~132_combout\);

-- Location: FF_X17_Y3_N1
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload\(0));

-- Location: FF_X17_Y13_N27
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload\(0),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(0));

-- Location: FF_X7_Y18_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9));

-- Location: LCCOMB_X7_Y18_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout\);

-- Location: FF_X7_Y18_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8));

-- Location: FF_X7_Y18_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7));

-- Location: LCCOMB_X7_Y18_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout\);

-- Location: FF_X7_Y18_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6));

-- Location: LCCOMB_X7_Y18_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\);

-- Location: FF_X7_Y18_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5));

-- Location: LCCOMB_X7_Y18_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout\);

-- Location: FF_X7_Y18_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4));

-- Location: LCCOMB_X7_Y18_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\);

-- Location: FF_X7_Y18_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3));

-- Location: LCCOMB_X7_Y18_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\);

-- Location: FF_X7_Y18_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2));

-- Location: LCCOMB_X7_Y18_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\);

-- Location: FF_X7_Y18_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1));

-- Location: LCCOMB_X7_Y18_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\);

-- Location: LCCOMB_X7_Y18_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\);

-- Location: FF_X7_Y18_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0));

-- Location: LCCOMB_X7_Y18_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\);

-- Location: FF_X7_Y18_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\);

-- Location: LCCOMB_X9_Y18_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\);

-- Location: FF_X10_Y19_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\);

-- Location: FF_X28_Y15_N31
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \u0|core0|cpu|hbreak_enabled~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q\);

-- Location: FF_X28_Y15_N5
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\(0));

-- Location: FF_X28_Y15_N29
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|ir_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|ir_out\(1));

-- Location: LCCOMB_X10_Y19_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout\);

-- Location: LCCOMB_X9_Y19_N14
\~QIC_CREATED_GND~I\ : cycloneive_lcell_comb
-- Equation(s):
-- \~QIC_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QIC_CREATED_GND~I_combout\);

-- Location: LCCOMB_X10_Y19_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~6_combout\);

-- Location: LCCOMB_X10_Y19_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\);

-- Location: LCCOMB_X10_Y19_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~QIC_CREATED_GND~I_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~6_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10_combout\);

-- Location: LCCOMB_X10_Y19_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~11_combout\);

-- Location: FF_X10_Y19_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~11_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4));

-- Location: LCCOMB_X9_Y19_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6_combout\);

-- Location: LCCOMB_X10_Y19_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout\);

-- Location: FF_X10_Y19_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0));

-- Location: LCCOMB_X10_Y19_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~6_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~12_combout\);

-- Location: LCCOMB_X10_Y19_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~12_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~13_combout\);

-- Location: FF_X10_Y19_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~13_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3));

-- Location: LCCOMB_X10_Y19_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout\);

-- Location: LCCOMB_X10_Y19_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7_combout\);

-- Location: LCCOMB_X10_Y19_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~14_combout\);

-- Location: FF_X10_Y19_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2));

-- Location: LCCOMB_X10_Y19_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|ir_out\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout\);

-- Location: FF_X10_Y19_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1));

-- Location: LCCOMB_X9_Y19_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout\);

-- Location: LCCOMB_X9_Y19_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout\);

-- Location: LCCOMB_X9_Y19_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout\);

-- Location: LCCOMB_X9_Y19_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout\);

-- Location: FF_X9_Y19_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1));

-- Location: LCCOMB_X9_Y19_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout\);

-- Location: LCCOMB_X13_Y19_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\);

-- Location: FF_X13_Y19_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2));

-- Location: LCCOMB_X13_Y19_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\);

-- Location: FF_X13_Y19_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\);

-- Location: LCCOMB_X10_Y19_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\);

-- Location: FF_X21_Y17_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\);

-- Location: LCCOMB_X7_Y19_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\);

-- Location: LCCOMB_X7_Y18_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\);

-- Location: FF_X7_Y18_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\);

-- Location: LCCOMB_X8_Y19_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\);

-- Location: LCCOMB_X10_Y19_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\);

-- Location: LCCOMB_X8_Y19_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\);

-- Location: LCCOMB_X8_Y19_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\);

-- Location: FF_X8_Y19_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3));

-- Location: LCCOMB_X8_Y19_N16
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_uir~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_uir~0_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3) & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_uir~0_combout\);

-- Location: FF_X9_Y17_N7
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_uir~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q\);

-- Location: LCCOMB_X9_Y17_N10
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\ = 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\);

-- Location: FF_X9_Y17_N11
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\(0));

-- Location: LCCOMB_X9_Y17_N12
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|sync2_uir~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|sync2_uir~feeder_combout\ = 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\(0),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|sync2_uir~feeder_combout\);

-- Location: FF_X9_Y17_N13
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|sync2_uir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|sync2_uir~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|sync2_uir~q\);

-- Location: LCCOMB_X9_Y17_N16
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jxuir~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jxuir~0_combout\ = 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\(0) & 
-- !\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|sync2_uir~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\(0),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|sync2_uir~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jxuir~0_combout\);

-- Location: FF_X9_Y17_N17
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jxuir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jxuir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jxuir~q\);

-- Location: FF_X24_Y17_N13
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|ir[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	sload => VCC,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|ir\(0));

-- Location: LCCOMB_X8_Y19_N26
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_udr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_udr~0_combout\ = 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3) & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_udr~0_combout\);

-- Location: FF_X8_Y19_N27
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_udr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q\);

-- Location: LCCOMB_X23_Y19_N6
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ = 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\);

-- Location: FF_X23_Y19_N7
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\(0));

-- Location: LCCOMB_X23_Y19_N24
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|sync2_udr~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|sync2_udr~feeder_combout\ = 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|sync2_udr~feeder_combout\);

-- Location: FF_X23_Y19_N25
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|sync2_udr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|sync2_udr~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|sync2_udr~q\);

-- Location: LCCOMB_X23_Y19_N4
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout\ = 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|sync2_udr~q\ & 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|sync2_udr~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout\);

-- Location: FF_X23_Y19_N5
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~q\);

-- Location: LCCOMB_X24_Y19_N0
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|enable_action_strobe~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|enable_action_strobe~feeder_combout\ = 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|enable_action_strobe~feeder_combout\);

-- Location: FF_X24_Y19_N1
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|enable_action_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|enable_action_strobe~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|enable_action_strobe~q\);

-- Location: LCCOMB_X29_Y17_N24
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~36_combout\ = 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3) & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4) & \altera_internal_jtag~TDIUTAP\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~36_combout\);

-- Location: LCCOMB_X21_Y17_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout\);

-- Location: FF_X21_Y17_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\);

-- Location: LCCOMB_X28_Y15_N20
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ = 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4) & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\);

-- Location: LCCOMB_X28_Y15_N16
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_cdr\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_cdr~combout\ = 
-- ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_cdr~combout\);

-- Location: LCCOMB_X29_Y15_N20
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[37]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[37]~35_combout\ = 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- ((!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ $ 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[37]~35_combout\);

-- Location: FF_X29_Y17_N25
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~36_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[37]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(37));

-- Location: LCCOMB_X29_Y17_N6
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~34_combout\ = 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4) & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3) & 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(37),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~34_combout\);

-- Location: FF_X29_Y17_N7
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~34_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[37]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(36));

-- Location: LCCOMB_X28_Y15_N0
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|Mux37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|Mux37~0_combout\ = 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ & 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|Mux37~0_combout\);

-- Location: FF_X28_Y15_N25
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|DRsize.100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|Mux37~0_combout\,
	sload => VCC,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|DRsize.100~q\);

-- Location: LCCOMB_X29_Y15_N2
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[35]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[35]~6_combout\ = 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|DRsize.100~q\ & (\altera_internal_jtag~TDIUTAP\)) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|DRsize.100~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(36),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|DRsize.100~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[35]~6_combout\);

-- Location: LCCOMB_X29_Y15_N0
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~25_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(35) & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_cdr~combout\) # 
-- ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(35),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~25_combout\);

-- Location: LCCOMB_X28_Y15_N18
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~26_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3) & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\(0) & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~26_combout\);

-- Location: LCCOMB_X29_Y15_N26
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~27_combout\ = 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~25_combout\) # 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ & 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~25_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~26_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~27_combout\);

-- Location: FF_X29_Y15_N3
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[35]~6_combout\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~27_combout\,
	sload => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(35));

-- Location: FF_X24_Y19_N3
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(35),
	sload => VCC,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(35));

-- Location: FF_X24_Y17_N11
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|ir[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	sload => VCC,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|ir\(1));

-- Location: LCCOMB_X24_Y17_N18
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ = 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|ir\(0) & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|enable_action_strobe~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(35) & 
-- !\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|ir\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|ir\(0),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|enable_action_strobe~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(35),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|ir\(1),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\);

-- Location: LCCOMB_X24_Y17_N10
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ = 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(35) & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|enable_action_strobe~q\ & 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|ir\(1) & !\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|ir\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(35),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|enable_action_strobe~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|ir\(1),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|ir\(0),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\);

-- Location: LCCOMB_X24_Y17_N4
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|ir\(1) & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|enable_action_strobe~q\ & 
-- !\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|ir\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|ir\(1),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|enable_action_strobe~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|ir\(0),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\);

-- Location: LCCOMB_X26_Y17_N8
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19_combout\ = 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ & 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19_combout\);

-- Location: LCCOMB_X29_Y17_N0
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[36]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[36]~feeder_combout\ = 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(36)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(36),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[36]~feeder_combout\);

-- Location: FF_X29_Y17_N1
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[36]~feeder_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36));

-- Location: LCCOMB_X29_Y17_N2
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[37]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[37]~feeder_combout\ = 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(37)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(37),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[37]~feeder_combout\);

-- Location: FF_X29_Y17_N3
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[37]~feeder_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37));

-- Location: LCCOMB_X25_Y18_N26
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~18_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(22) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(22),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~18_combout\);

-- Location: FF_X25_Y18_N27
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~18_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(22));

-- Location: LCCOMB_X11_Y18_N26
\u0|core0|cpu|Equal0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Equal0~15_combout\ = (!\u0|core0|cpu|D_iw\(2) & (!\u0|core0|cpu|D_iw\(0) & (\u0|core0|cpu|D_iw\(1) & !\u0|core0|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(2),
	datab => \u0|core0|cpu|D_iw\(0),
	datac => \u0|core0|cpu|D_iw\(1),
	datad => \u0|core0|cpu|D_iw\(3),
	combout => \u0|core0|cpu|Equal0~15_combout\);

-- Location: LCCOMB_X11_Y18_N4
\u0|core0|cpu|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Equal0~9_combout\ = (\u0|core0|cpu|D_iw\(2) & (!\u0|core0|cpu|D_iw\(0) & (!\u0|core0|cpu|D_iw\(1) & !\u0|core0|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(2),
	datab => \u0|core0|cpu|D_iw\(0),
	datac => \u0|core0|cpu|D_iw\(1),
	datad => \u0|core0|cpu|D_iw\(3),
	combout => \u0|core0|cpu|Equal0~9_combout\);

-- Location: LCCOMB_X11_Y18_N14
\u0|core0|cpu|Equal0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Equal0~13_combout\ = (!\u0|core0|cpu|D_iw\(2) & (\u0|core0|cpu|D_iw\(0) & (!\u0|core0|cpu|D_iw\(1) & !\u0|core0|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(2),
	datab => \u0|core0|cpu|D_iw\(0),
	datac => \u0|core0|cpu|D_iw\(1),
	datad => \u0|core0|cpu|D_iw\(3),
	combout => \u0|core0|cpu|Equal0~13_combout\);

-- Location: LCCOMB_X11_Y18_N6
\u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout\ = (\u0|core0|cpu|D_iw\(5) & ((\u0|core0|cpu|Equal0~13_combout\) # ((\u0|core0|cpu|Equal0~9_combout\ & !\u0|core0|cpu|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(5),
	datab => \u0|core0|cpu|Equal0~9_combout\,
	datac => \u0|core0|cpu|Equal0~13_combout\,
	datad => \u0|core0|cpu|D_iw\(4),
	combout => \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout\);

-- Location: LCCOMB_X14_Y20_N0
\u0|core0|cpu|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Equal0~3_combout\ = (\u0|core0|cpu|D_iw\(4) & \u0|core0|cpu|D_iw\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|D_iw\(4),
	datad => \u0|core0|cpu|D_iw\(5),
	combout => \u0|core0|cpu|Equal0~3_combout\);

-- Location: LCCOMB_X11_Y18_N24
\u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout\ = (!\u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout\ & ((\u0|core0|cpu|Equal0~3_combout\) # ((!\u0|core0|cpu|Equal0~15_combout\ & !\u0|core0|cpu|Equal0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Equal0~15_combout\,
	datab => \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout\,
	datac => \u0|core0|cpu|Equal0~2_combout\,
	datad => \u0|core0|cpu|Equal0~3_combout\,
	combout => \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout\);

-- Location: LCCOMB_X11_Y18_N2
\u0|core0|cpu|Equal0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Equal0~12_combout\ = (\u0|core0|cpu|D_iw\(2) & (\u0|core0|cpu|D_iw\(0) & (!\u0|core0|cpu|D_iw\(1) & \u0|core0|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(2),
	datab => \u0|core0|cpu|D_iw\(0),
	datac => \u0|core0|cpu|D_iw\(1),
	datad => \u0|core0|cpu|D_iw\(3),
	combout => \u0|core0|cpu|Equal0~12_combout\);

-- Location: LCCOMB_X11_Y18_N30
\u0|core0|cpu|D_ctrl_alu_force_xor~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_alu_force_xor~14_combout\ = (!\u0|core0|cpu|D_iw\(0) & (\u0|core0|cpu|D_iw\(3) & (\u0|core0|cpu|D_iw\(2) $ (!\u0|core0|cpu|D_iw\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(2),
	datab => \u0|core0|cpu|D_iw\(0),
	datac => \u0|core0|cpu|D_iw\(1),
	datad => \u0|core0|cpu|D_iw\(3),
	combout => \u0|core0|cpu|D_ctrl_alu_force_xor~14_combout\);

-- Location: LCCOMB_X11_Y18_N16
\u0|core0|cpu|Equal0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Equal0~11_combout\ = (\u0|core0|cpu|D_iw\(2) & (\u0|core0|cpu|D_iw\(0) & (\u0|core0|cpu|D_iw\(1) & \u0|core0|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(2),
	datab => \u0|core0|cpu|D_iw\(0),
	datac => \u0|core0|cpu|D_iw\(1),
	datad => \u0|core0|cpu|D_iw\(3),
	combout => \u0|core0|cpu|Equal0~11_combout\);

-- Location: LCCOMB_X11_Y18_N12
\u0|core0|cpu|D_ctrl_force_src2_zero~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_force_src2_zero~2_combout\ = (!\u0|core0|cpu|Equal0~12_combout\ & (!\u0|core0|cpu|Equal0~11_combout\ & ((!\u0|core0|cpu|D_ctrl_alu_force_xor~14_combout\) # (!\u0|core0|cpu|D_iw\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(5),
	datab => \u0|core0|cpu|Equal0~12_combout\,
	datac => \u0|core0|cpu|D_ctrl_alu_force_xor~14_combout\,
	datad => \u0|core0|cpu|Equal0~11_combout\,
	combout => \u0|core0|cpu|D_ctrl_force_src2_zero~2_combout\);

-- Location: LCCOMB_X11_Y18_N18
\u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout\ = (\u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout\ & (((!\u0|core0|cpu|Equal0~13_combout\ & \u0|core0|cpu|D_ctrl_force_src2_zero~2_combout\)) # (!\u0|core0|cpu|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(4),
	datab => \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout\,
	datac => \u0|core0|cpu|Equal0~13_combout\,
	datad => \u0|core0|cpu|D_ctrl_force_src2_zero~2_combout\,
	combout => \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout\);

-- Location: IOIBUF_X1_Y0_N15
\sdram_dq[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(7),
	o => \sdram_dq[7]~input_o\);

-- Location: FF_X1_Y0_N17
\u0|sdram_controller_0|za_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \sdram_dq[7]~input_o\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|za_data\(7));

-- Location: FF_X10_Y1_N23
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(7),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~7_q\);

-- Location: FF_X10_Y1_N13
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~23\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(7),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~23_q\);

-- Location: LCCOMB_X10_Y1_N22
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~198_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~23_q\))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ 
-- & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~7_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~7_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~23_q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~198_combout\);

-- Location: FF_X11_Y4_N19
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(7),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~55_q\);

-- Location: LCCOMB_X10_Y2_N16
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~39feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~39feeder_combout\ = \u0|sdram_controller_0|za_data\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(7),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~39feeder_combout\);

-- Location: FF_X10_Y2_N17
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~39feeder_combout\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~39_q\);

-- Location: LCCOMB_X11_Y4_N18
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~199_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~198_combout\ & 
-- (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~55_q\)) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~198_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~39_q\))))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~198_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~198_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~55_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~39_q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~199_combout\);

-- Location: LCCOMB_X10_Y2_N6
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~87feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~87feeder_combout\ = \u0|sdram_controller_0|za_data\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(7),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~87feeder_combout\);

-- Location: FF_X10_Y2_N7
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~87feeder_combout\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~87_q\);

-- Location: FF_X12_Y4_N7
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(7),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~119_q\);

-- Location: FF_X13_Y4_N11
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(7),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~103_q\);

-- Location: FF_X12_Y4_N29
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(7),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~71_q\);

-- Location: LCCOMB_X12_Y4_N28
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~196_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~103_q\) # 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~71_q\ & !\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~103_q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~71_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~196_combout\);

-- Location: LCCOMB_X12_Y4_N6
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~197_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~196_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~119_q\))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~196_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~87_q\)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~87_q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~119_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~196_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~197_combout\);

-- Location: LCCOMB_X11_Y4_N26
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~200_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~197_combout\))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~199_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~199_combout\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~197_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~200_combout\);

-- Location: FF_X11_Y4_N27
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload\(7));

-- Location: FF_X18_Y14_N27
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload\(7),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(7));

-- Location: LCCOMB_X25_Y17_N18
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[28]~feeder_combout\ = 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(28),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[28]~feeder_combout\);

-- Location: FF_X25_Y17_N19
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[28]~feeder_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(28));

-- Location: LCCOMB_X25_Y18_N10
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~14_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(28) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(28),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~14_combout\);

-- Location: FF_X25_Y18_N11
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~14_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(28));

-- Location: LCCOMB_X23_Y13_N0
\u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg~0_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_agent|local_read~0_combout\ & (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|waitrequest~q\ 
-- & (!\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_debug_mem_slave_agent|local_read~0_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|waitrequest~q\,
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\,
	combout => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X23_Y13_N1
\u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0));

-- Location: FF_X25_Y17_N29
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(27),
	sload => VCC,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(27));

-- Location: LCCOMB_X26_Y16_N0
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\ = \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(2) $ (VCC)
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[0]~1\ = CARRY(\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(2),
	datad => VCC,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	cout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[0]~1\);

-- Location: LCCOMB_X26_Y16_N2
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(3) & 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[0]~1\)) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(3) & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[0]~1\) # (GND)))
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[1]~3\ = CARRY((!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[0]~1\) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(3),
	datad => VCC,
	cin => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[0]~1\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	cout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[1]~3\);

-- Location: LCCOMB_X26_Y16_N20
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~6_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(27))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\))))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(34),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(27),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~6_combout\);

-- Location: LCCOMB_X24_Y17_N6
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ = 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|ir\(1) & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|enable_action_strobe~q\ & 
-- !\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|ir\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|ir\(1),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|enable_action_strobe~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|ir\(0),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\);

-- Location: FF_X26_Y16_N21
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~6_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(3));

-- Location: LCCOMB_X26_Y16_N4
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(4) & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[1]~3\ $ (GND))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(4) & 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[1]~3\ & VCC))
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[2]~5\ = CARRY((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(4) & 
-- !\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(4),
	datad => VCC,
	cin => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[1]~3\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	cout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[2]~5\);

-- Location: LCCOMB_X26_Y16_N26
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~5_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(28))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\))))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(28),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(34),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~5_combout\);

-- Location: FF_X26_Y16_N27
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~5_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(4));

-- Location: IOIBUF_X16_Y0_N22
\sdram_dq[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(11),
	o => \sdram_dq[11]~input_o\);

-- Location: FF_X16_Y0_N24
\u0|sdram_controller_0|za_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \sdram_dq[11]~input_o\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|za_data\(11));

-- Location: LCCOMB_X16_Y3_N10
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~43feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~43feeder_combout\ = \u0|sdram_controller_0|za_data\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(11),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~43feeder_combout\);

-- Location: FF_X16_Y3_N11
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~43feeder_combout\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~43_q\);

-- Location: LCCOMB_X10_Y3_N20
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~27feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~27feeder_combout\ = \u0|sdram_controller_0|za_data\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(11),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~27feeder_combout\);

-- Location: FF_X10_Y3_N21
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~27\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~27feeder_combout\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~27_q\);

-- Location: FF_X10_Y3_N15
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(11),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~11_q\);

-- Location: LCCOMB_X10_Y3_N14
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~155_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~27_q\)) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~11_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~27_q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~11_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~155_combout\);

-- Location: FF_X17_Y3_N31
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(11),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~59_q\);

-- Location: LCCOMB_X17_Y3_N30
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~156_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~155_combout\ & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~59_q\) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~155_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~43_q\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~43_q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~155_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~59_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~156_combout\);

-- Location: LCCOMB_X16_Y3_N16
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~91feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~91feeder_combout\ = \u0|sdram_controller_0|za_data\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(11),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~91feeder_combout\);

-- Location: FF_X16_Y3_N17
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~91\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~91feeder_combout\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~91_q\);

-- Location: FF_X17_Y4_N5
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(11),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~75_q\);

-- Location: LCCOMB_X13_Y4_N6
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~107feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~107feeder_combout\ = \u0|sdram_controller_0|za_data\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(11),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~107feeder_combout\);

-- Location: FF_X13_Y4_N7
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~107feeder_combout\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~107_q\);

-- Location: LCCOMB_X17_Y4_N4
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~153_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\) # ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~107_q\)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~75_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~75_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~107_q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~153_combout\);

-- Location: FF_X17_Y4_N23
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(11),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~123_q\);

-- Location: LCCOMB_X17_Y4_N22
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~154_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~153_combout\ & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~123_q\) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~153_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~91_q\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~91_q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~153_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~123_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~154_combout\);

-- Location: LCCOMB_X17_Y3_N2
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~157_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~154_combout\))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~156_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~156_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~154_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~157_combout\);

-- Location: FF_X17_Y3_N3
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload\(11));

-- Location: LCCOMB_X18_Y14_N12
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[11]~feeder_combout\ = \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload\(11),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[11]~feeder_combout\);

-- Location: FF_X18_Y14_N13
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[11]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(11));

-- Location: LCCOMB_X19_Y14_N28
\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~5_combout\ = (!\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(11)) # 
-- ((!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(11),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(11),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~5_combout\);

-- Location: FF_X19_Y14_N29
\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~5_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(11));

-- Location: LCCOMB_X19_Y14_N6
\u0|core0|cpu|F_iw[11]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[11]~13_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(11)) # 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(11) & !\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\ & 
-- (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(11) & (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(11),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(11),
	combout => \u0|core0|cpu|F_iw[11]~13_combout\);

-- Location: LCCOMB_X26_Y16_N6
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(5) & 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[2]~5\)) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(5) & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[2]~5\) # (GND)))
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[3]~7\ = CARRY((!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[2]~5\) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(5),
	datad => VCC,
	cin => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[2]~5\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	cout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[3]~7\);

-- Location: LCCOMB_X26_Y17_N22
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[29]~feeder_combout\ = 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(29),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[29]~feeder_combout\);

-- Location: FF_X26_Y17_N23
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[29]~feeder_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(29));

-- Location: LCCOMB_X26_Y16_N24
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~4_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(29)))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(34) & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\)))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(34),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(29),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~4_combout\);

-- Location: FF_X26_Y16_N25
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~4_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(5));

-- Location: LCCOMB_X22_Y14_N2
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(5))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(5),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(3),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[3]~3_combout\);

-- Location: LCCOMB_X14_Y14_N22
\u0|core0|cpu|R_src1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|R_src1~14_combout\ = (!\u0|core0|cpu|E_valid_from_R~q\) # (!\u0|core0|cpu|R_ctrl_jmp_direct~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|R_ctrl_jmp_direct~q\,
	datad => \u0|core0|cpu|E_valid_from_R~q\,
	combout => \u0|core0|cpu|R_src1~14_combout\);

-- Location: IOIBUF_X16_Y0_N8
\sdram_dq[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(10),
	o => \sdram_dq[10]~input_o\);

-- Location: FF_X16_Y0_N10
\u0|sdram_controller_0|za_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \sdram_dq[10]~input_o\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|za_data\(10));

-- Location: FF_X10_Y3_N5
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~26\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(10),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~26_q\);

-- Location: FF_X10_Y3_N31
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(10),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~10_q\);

-- Location: LCCOMB_X10_Y3_N30
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~213_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~26_q\)) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~10_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~26_q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~10_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~213_combout\);

-- Location: FF_X16_Y3_N25
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(10),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~42_q\);

-- Location: FF_X17_Y3_N13
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(10),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~58_q\);

-- Location: LCCOMB_X17_Y3_N12
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~214_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~213_combout\ & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~58_q\) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~213_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~42_q\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~213_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~42_q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~58_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~214_combout\);

-- Location: LCCOMB_X16_Y4_N2
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~90feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~90feeder_combout\ = \u0|sdram_controller_0|za_data\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(10),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~90feeder_combout\);

-- Location: FF_X16_Y4_N3
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~90feeder_combout\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~90_q\);

-- Location: FF_X17_Y4_N15
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(10),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~122_q\);

-- Location: LCCOMB_X16_Y4_N4
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~106feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~106feeder_combout\ = \u0|sdram_controller_0|za_data\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(10),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~106feeder_combout\);

-- Location: FF_X16_Y4_N5
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~106feeder_combout\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~106_q\);

-- Location: FF_X17_Y4_N13
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(10),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~74_q\);

-- Location: LCCOMB_X17_Y4_N12
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~211_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~106_q\) # 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~74_q\ & !\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~106_q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~74_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~211_combout\);

-- Location: LCCOMB_X17_Y4_N14
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~212_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~211_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~122_q\))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~211_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~90_q\)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~211_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~90_q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~122_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~211_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~212_combout\);

-- Location: LCCOMB_X17_Y3_N26
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~215_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~212_combout\))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~214_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~214_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~212_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~215_combout\);

-- Location: FF_X17_Y3_N27
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload\(10));

-- Location: FF_X18_Y14_N1
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload\(10),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(10));

-- Location: LCCOMB_X19_Y14_N2
\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~15_combout\ = (!\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(10)) # 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(10) & !\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(10),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(10),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~15_combout\);

-- Location: FF_X19_Y14_N3
\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~15_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(10));

-- Location: LCCOMB_X18_Y14_N0
\u0|mm_interconnect_0|rsp_mux|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(10)) # 
-- ((!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(10))))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\ & 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(10),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(10),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout\);

-- Location: LCCOMB_X26_Y19_N20
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|Equal0~3_combout\ = (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(2) & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(4) & !\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(2),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(4),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(3),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|Equal0~3_combout\);

-- Location: IOIBUF_X0_Y6_N22
\sdram_dq[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(4),
	o => \sdram_dq[4]~input_o\);

-- Location: FF_X0_Y6_N24
\u0|sdram_controller_0|za_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \sdram_dq[4]~input_o\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|za_data\(4));

-- Location: FF_X16_Y4_N15
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~84\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(4),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~84_q\);

-- Location: FF_X13_Y4_N13
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(4),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~100_q\);

-- Location: FF_X17_Y4_N25
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(4),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~68_q\);

-- Location: LCCOMB_X17_Y4_N24
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~148_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~100_q\) # 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~68_q\ & !\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~100_q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~68_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~148_combout\);

-- Location: FF_X17_Y4_N11
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(4),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~116_q\);

-- Location: LCCOMB_X17_Y4_N10
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~149_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~148_combout\ & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~116_q\) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~148_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~84_q\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~84_q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~148_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~116_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~149_combout\);

-- Location: LCCOMB_X16_Y3_N14
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~36feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~36feeder_combout\ = \u0|sdram_controller_0|za_data\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(4),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~36feeder_combout\);

-- Location: FF_X16_Y3_N15
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~36\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~36feeder_combout\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~36_q\);

-- Location: FF_X10_Y3_N9
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(4),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~20_q\);

-- Location: FF_X10_Y3_N11
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(4),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~4_q\);

-- Location: LCCOMB_X10_Y3_N10
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~150_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~20_q\)) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~4_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~20_q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~4_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~150_combout\);

-- Location: FF_X17_Y3_N5
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(4),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~52_q\);

-- Location: LCCOMB_X17_Y3_N4
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~151_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~150_combout\ & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~52_q\) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~150_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~36_q\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~36_q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~150_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~52_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~151_combout\);

-- Location: LCCOMB_X17_Y3_N16
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~152_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~149_combout\)) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~151_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~149_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~151_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~152_combout\);

-- Location: FF_X17_Y3_N17
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload\(4));

-- Location: FF_X17_Y13_N3
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload\(4),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(4));

-- Location: LCCOMB_X11_Y13_N14
\u0|core0|cpu|F_pc_plus_one[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_plus_one[3]~6_combout\ = (\u0|core0|cpu|F_pc\(3) & (!\u0|core0|cpu|F_pc_plus_one[2]~5\)) # (!\u0|core0|cpu|F_pc\(3) & ((\u0|core0|cpu|F_pc_plus_one[2]~5\) # (GND)))
-- \u0|core0|cpu|F_pc_plus_one[3]~7\ = CARRY((!\u0|core0|cpu|F_pc_plus_one[2]~5\) # (!\u0|core0|cpu|F_pc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|F_pc\(3),
	datad => VCC,
	cin => \u0|core0|cpu|F_pc_plus_one[2]~5\,
	combout => \u0|core0|cpu|F_pc_plus_one[3]~6_combout\,
	cout => \u0|core0|cpu|F_pc_plus_one[3]~7\);

-- Location: LCCOMB_X11_Y13_N16
\u0|core0|cpu|F_pc_plus_one[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_plus_one[4]~8_combout\ = (\u0|core0|cpu|F_pc\(4) & (\u0|core0|cpu|F_pc_plus_one[3]~7\ $ (GND))) # (!\u0|core0|cpu|F_pc\(4) & (!\u0|core0|cpu|F_pc_plus_one[3]~7\ & VCC))
-- \u0|core0|cpu|F_pc_plus_one[4]~9\ = CARRY((\u0|core0|cpu|F_pc\(4) & !\u0|core0|cpu|F_pc_plus_one[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|F_pc\(4),
	datad => VCC,
	cin => \u0|core0|cpu|F_pc_plus_one[3]~7\,
	combout => \u0|core0|cpu|F_pc_plus_one[4]~8_combout\,
	cout => \u0|core0|cpu|F_pc_plus_one[4]~9\);

-- Location: LCCOMB_X14_Y17_N8
\u0|core0|cpu|D_ctrl_hi_imm16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_hi_imm16~0_combout\ = (!\u0|core0|cpu|D_iw\(0) & (!\u0|core0|cpu|D_iw\(1) & ((\u0|core0|cpu|D_iw\(4)) # (\u0|core0|cpu|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(4),
	datab => \u0|core0|cpu|D_iw\(0),
	datac => \u0|core0|cpu|D_iw\(1),
	datad => \u0|core0|cpu|D_iw\(3),
	combout => \u0|core0|cpu|D_ctrl_hi_imm16~0_combout\);

-- Location: LCCOMB_X14_Y17_N0
\u0|core0|cpu|D_ctrl_hi_imm16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_hi_imm16~1_combout\ = (\u0|core0|cpu|D_iw\(2) & (\u0|core0|cpu|D_ctrl_hi_imm16~0_combout\ & \u0|core0|cpu|D_iw\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|D_iw\(2),
	datac => \u0|core0|cpu|D_ctrl_hi_imm16~0_combout\,
	datad => \u0|core0|cpu|D_iw\(5),
	combout => \u0|core0|cpu|D_ctrl_hi_imm16~1_combout\);

-- Location: FF_X14_Y17_N1
\u0|core0|cpu|R_ctrl_hi_imm16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|D_ctrl_hi_imm16~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|R_ctrl_hi_imm16~q\);

-- Location: IOIBUF_X13_Y0_N15
\sdram_dq[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(13),
	o => \sdram_dq[13]~input_o\);

-- Location: FF_X13_Y0_N17
\u0|sdram_controller_0|za_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \sdram_dq[13]~input_o\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|za_data\(13));

-- Location: LCCOMB_X16_Y3_N28
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~93feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~93feeder_combout\ = \u0|sdram_controller_0|za_data\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(13),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~93feeder_combout\);

-- Location: FF_X16_Y3_N29
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~93\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~93feeder_combout\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~93_q\);

-- Location: FF_X17_Y4_N9
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(13),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~77_q\);

-- Location: FF_X16_Y4_N9
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(13),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~109_q\);

-- Location: LCCOMB_X17_Y4_N8
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~158_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\) # ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~109_q\)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~77_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~77_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~109_q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~158_combout\);

-- Location: FF_X17_Y4_N3
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(13),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~125_q\);

-- Location: LCCOMB_X17_Y4_N2
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~159_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~158_combout\ & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~125_q\) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~158_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~93_q\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~93_q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~158_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~125_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~159_combout\);

-- Location: FF_X10_Y3_N1
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~29\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(13),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~29_q\);

-- Location: FF_X10_Y3_N19
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(13),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~13_q\);

-- Location: LCCOMB_X10_Y3_N18
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~160_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~29_q\)) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~13_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~29_q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~13_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~160_combout\);

-- Location: LCCOMB_X16_Y3_N30
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~45feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~45feeder_combout\ = \u0|sdram_controller_0|za_data\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(13),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~45feeder_combout\);

-- Location: FF_X16_Y3_N31
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~45feeder_combout\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~45_q\);

-- Location: FF_X17_Y3_N9
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(13),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~61_q\);

-- Location: LCCOMB_X17_Y3_N8
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~161_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~160_combout\ & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~61_q\) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~160_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~45_q\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~160_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~45_q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~61_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~161_combout\);

-- Location: LCCOMB_X17_Y3_N28
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~162_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~159_combout\)) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~161_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~159_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~161_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~162_combout\);

-- Location: FF_X17_Y3_N29
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload\(13));

-- Location: FF_X17_Y13_N15
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload\(13),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(13));

-- Location: LCCOMB_X17_Y13_N4
\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~6_combout\ = (!\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(13)) # 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(13) & !\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(13),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(13),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~6_combout\);

-- Location: FF_X17_Y13_N5
\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~6_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(13));

-- Location: LCCOMB_X17_Y13_N14
\u0|mm_interconnect_0|rsp_mux|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(13)) # 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(13) & !\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\ & 
-- (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(13) & !\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(13),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(13),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout\);

-- Location: LCCOMB_X14_Y17_N4
\u0|core0|cpu|D_ctrl_mem16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_mem16~0_combout\ = (\u0|core0|cpu|D_iw\(0) & (\u0|core0|cpu|D_iw\(3) & ((\u0|core0|cpu|D_iw\(1)) # (\u0|core0|cpu|D_iw\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(1),
	datab => \u0|core0|cpu|D_iw\(2),
	datac => \u0|core0|cpu|D_iw\(0),
	datad => \u0|core0|cpu|D_iw\(3),
	combout => \u0|core0|cpu|D_ctrl_mem16~0_combout\);

-- Location: LCCOMB_X16_Y15_N28
\u0|core0|cpu|D_ctrl_mem16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_mem16~1_combout\ = (!\u0|core0|cpu|D_iw\(4) & \u0|core0|cpu|D_ctrl_mem16~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(4),
	datad => \u0|core0|cpu|D_ctrl_mem16~0_combout\,
	combout => \u0|core0|cpu|D_ctrl_mem16~1_combout\);

-- Location: LCCOMB_X14_Y12_N0
\u0|core0|cpu|E_mem_byte_en[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_mem_byte_en[0]~1_combout\ = (\u0|core0|cpu|D_ctrl_mem8~1_combout\ & ((\u0|core0|cpu|D_ctrl_mem16~1_combout\) # ((!\u0|core0|cpu|Add1~30_combout\ & !\u0|core0|cpu|Add1~32_combout\)))) # (!\u0|core0|cpu|D_ctrl_mem8~1_combout\ & 
-- (((!\u0|core0|cpu|D_ctrl_mem16~1_combout\) # (!\u0|core0|cpu|Add1~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Add1~30_combout\,
	datab => \u0|core0|cpu|D_ctrl_mem8~1_combout\,
	datac => \u0|core0|cpu|Add1~32_combout\,
	datad => \u0|core0|cpu|D_ctrl_mem16~1_combout\,
	combout => \u0|core0|cpu|E_mem_byte_en[0]~1_combout\);

-- Location: FF_X14_Y12_N1
\u0|core0|cpu|d_byteenable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_mem_byte_en[0]~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|d_byteenable\(0));

-- Location: LCCOMB_X21_Y14_N6
\u0|mm_interconnect_0|cmd_mux|src_data[32]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(32) = (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1)) # ((\u0|core0|cpu|d_byteenable\(0) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|d_byteenable\(0),
	datab => \u0|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datad => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(32));

-- Location: FF_X21_Y14_N7
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|byteenable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_data\(32),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|byteenable\(0));

-- Location: LCCOMB_X29_Y16_N6
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_byteenable[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|byteenable\(0)) # 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|byteenable\(0),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\);

-- Location: LCCOMB_X26_Y19_N28
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|Equal0~0_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(2) & 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(4) & !\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(2),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(4),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(3),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|Equal0~0_combout\);

-- Location: LCCOMB_X21_Y11_N8
\u0|core0|cpu|d_writedata[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|d_writedata[4]~feeder_combout\ = \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	combout => \u0|core0|cpu|d_writedata[4]~feeder_combout\);

-- Location: FF_X21_Y11_N9
\u0|core0|cpu|d_writedata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|d_writedata[4]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|d_writedata\(4));

-- Location: LCCOMB_X21_Y11_N18
\u0|mm_interconnect_0|cmd_mux|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~5_combout\ = (\u0|core0|cpu|d_writedata\(4) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|d_writedata\(4),
	datad => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~5_combout\);

-- Location: FF_X21_Y11_N19
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(4));

-- Location: LCCOMB_X21_Y11_N28
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[4]~4_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(4))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(4),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(4),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[4]~4_combout\);

-- Location: LCCOMB_X21_Y11_N6
\u0|mm_interconnect_0|cmd_mux|src_data[34]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(34) = (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1)) # ((\u0|core0|cpu|d_byteenable\(2) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|d_byteenable\(2),
	datac => \u0|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datad => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(34));

-- Location: FF_X21_Y11_N7
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|byteenable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_data\(34),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|byteenable\(2));

-- Location: LCCOMB_X21_Y11_N0
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_byteenable[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_byteenable[2]~2_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\) # 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|byteenable\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|byteenable\(2),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_byteenable[2]~2_combout\);

-- Location: LCCOMB_X26_Y19_N30
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|Equal0~2_combout\ = (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(2) & 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(4) & \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(2),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(4),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(3),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|Equal0~2_combout\);

-- Location: LCCOMB_X16_Y15_N24
\u0|core0|cpu|d_byteenable[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|d_byteenable[2]~0_combout\ = (!\u0|core0|cpu|D_iw\(4) & ((\u0|core0|cpu|D_ctrl_mem16~0_combout\) # (\u0|core0|cpu|D_ctrl_mem8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_ctrl_mem16~0_combout\,
	datac => \u0|core0|cpu|D_ctrl_mem8~0_combout\,
	datad => \u0|core0|cpu|D_iw\(4),
	combout => \u0|core0|cpu|d_byteenable[2]~0_combout\);

-- Location: LCCOMB_X25_Y16_N6
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~27_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~27_combout\);

-- Location: FF_X25_Y16_N7
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(22));

-- Location: FF_X17_Y16_N29
\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(22),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X17_Y16_N14
\u0|core0|cpu|F_iw[22]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[22]~53_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\ & (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\ & \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\,
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\,
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(22),
	combout => \u0|core0|cpu|F_iw[22]~53_combout\);

-- Location: IOIBUF_X1_Y0_N22
\sdram_dq[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(6),
	o => \sdram_dq[6]~input_o\);

-- Location: FF_X1_Y0_N24
\u0|sdram_controller_0|za_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \sdram_dq[6]~input_o\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|za_data\(6));

-- Location: FF_X10_Y1_N19
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(6),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~6_q\);

-- Location: FF_X10_Y1_N25
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(6),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~22_q\);

-- Location: LCCOMB_X10_Y1_N18
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~193_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~22_q\))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ 
-- & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~6_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~6_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~22_q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~193_combout\);

-- Location: FF_X11_Y4_N25
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(6),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~54_q\);

-- Location: LCCOMB_X10_Y2_N4
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~38feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~38feeder_combout\ = \u0|sdram_controller_0|za_data\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(6),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~38feeder_combout\);

-- Location: FF_X10_Y2_N5
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~38feeder_combout\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~38_q\);

-- Location: LCCOMB_X11_Y4_N24
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~194_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~193_combout\ & 
-- (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~54_q\)) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~193_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~38_q\))))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~193_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~193_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~54_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~38_q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~194_combout\);

-- Location: LCCOMB_X10_Y2_N10
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~86feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~86feeder_combout\ = \u0|sdram_controller_0|za_data\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(6),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~86feeder_combout\);

-- Location: FF_X10_Y2_N11
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~86feeder_combout\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~86_q\);

-- Location: FF_X12_Y4_N27
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(6),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~118_q\);

-- Location: FF_X12_Y4_N17
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(6),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~70_q\);

-- Location: LCCOMB_X13_Y4_N24
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~102feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~102feeder_combout\ = \u0|sdram_controller_0|za_data\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(6),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~102feeder_combout\);

-- Location: FF_X13_Y4_N25
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~102feeder_combout\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~102_q\);

-- Location: LCCOMB_X12_Y4_N16
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~191_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\) # ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~102_q\)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~70_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~70_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~102_q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~191_combout\);

-- Location: LCCOMB_X12_Y4_N26
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~192_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~191_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~118_q\))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~191_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~86_q\)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~86_q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~118_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~191_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~192_combout\);

-- Location: LCCOMB_X11_Y4_N8
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~195_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~192_combout\))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~194_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~194_combout\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~192_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~195_combout\);

-- Location: FF_X11_Y4_N9
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload\(6));

-- Location: FF_X17_Y13_N23
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload\(6),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(6));

-- Location: LCCOMB_X17_Y16_N30
\u0|core0|cpu|F_iw[22]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[22]~54_combout\ = (\u0|core0|cpu|D_iw[24]~1_combout\ & ((\u0|core0|cpu|F_iw[22]~53_combout\) # ((\u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\ & \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw[24]~1_combout\,
	datab => \u0|core0|cpu|F_iw[22]~53_combout\,
	datac => \u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(6),
	combout => \u0|core0|cpu|F_iw[22]~54_combout\);

-- Location: FF_X17_Y16_N31
\u0|core0|cpu|D_iw[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_iw[22]~54_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|D_iw\(22));

-- Location: IOIBUF_X18_Y0_N22
\sdram_dq[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(8),
	o => \sdram_dq[8]~input_o\);

-- Location: FF_X18_Y0_N24
\u0|sdram_controller_0|za_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \sdram_dq[8]~input_o\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|za_data\(8));

-- Location: FF_X10_Y1_N27
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(8),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~8_q\);

-- Location: LCCOMB_X10_Y1_N0
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~24feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~24feeder_combout\ = \u0|sdram_controller_0|za_data\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(8),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~24feeder_combout\);

-- Location: FF_X10_Y1_N1
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~24\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~24feeder_combout\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~24_q\);

-- Location: LCCOMB_X10_Y1_N26
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~203_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~24_q\))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ 
-- & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~8_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~8_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~24_q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~203_combout\);

-- Location: FF_X11_Y4_N21
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(8),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~56_q\);

-- Location: FF_X10_Y2_N13
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(8),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~40_q\);

-- Location: LCCOMB_X11_Y4_N20
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~204_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~203_combout\ & 
-- (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~56_q\)) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~203_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~40_q\))))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~203_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~203_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~56_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~40_q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~204_combout\);

-- Location: FF_X10_Y2_N27
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(8),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~88_q\);

-- Location: FF_X12_Y4_N9
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(8),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~72_q\);

-- Location: LCCOMB_X13_Y4_N28
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~104feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~104feeder_combout\ = \u0|sdram_controller_0|za_data\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(8),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~104feeder_combout\);

-- Location: FF_X13_Y4_N29
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~104feeder_combout\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~104_q\);

-- Location: LCCOMB_X12_Y4_N8
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~201_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\) # ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~104_q\)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~72_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~72_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~104_q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~201_combout\);

-- Location: FF_X12_Y4_N11
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(8),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~120_q\);

-- Location: LCCOMB_X12_Y4_N10
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~202_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~201_combout\ & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~120_q\) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~201_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~88_q\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~88_q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~201_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~120_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~202_combout\);

-- Location: LCCOMB_X11_Y4_N4
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~205_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~202_combout\))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~204_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~204_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~202_combout\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~205_combout\);

-- Location: FF_X11_Y4_N5
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload\(8));

-- Location: FF_X18_Y14_N21
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload\(8),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(8));

-- Location: LCCOMB_X25_Y16_N30
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~14_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(23))))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20) & ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(23),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~14_combout\);

-- Location: LCCOMB_X24_Y19_N8
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_rd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_rd~0_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_rd~q\) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_rd~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_rd~0_combout\);

-- Location: FF_X24_Y19_N9
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_rd~q\);

-- Location: FF_X24_Y19_N13
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_rd~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_rd_d1~q\);

-- Location: LCCOMB_X24_Y19_N6
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[0]~12_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(35)))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_rd_d1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_rd_d1~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(35),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[0]~12_combout\);

-- Location: FF_X25_Y16_N31
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~14_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(20));

-- Location: IOIBUF_X16_Y0_N1
\sdram_dq[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(9),
	o => \sdram_dq[9]~input_o\);

-- Location: FF_X16_Y0_N3
\u0|sdram_controller_0|za_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \sdram_dq[9]~input_o\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|za_data\(9));

-- Location: LCCOMB_X13_Y4_N14
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~105feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~105feeder_combout\ = \u0|sdram_controller_0|za_data\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(9),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~105feeder_combout\);

-- Location: FF_X13_Y4_N15
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~105feeder_combout\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~105_q\);

-- Location: FF_X12_Y4_N13
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(9),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~73_q\);

-- Location: LCCOMB_X12_Y4_N12
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~206_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~105_q\) # 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~73_q\ & !\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~105_q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~73_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~206_combout\);

-- Location: FF_X12_Y4_N31
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(9),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~121_q\);

-- Location: FF_X14_Y4_N25
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(9),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~89_q\);

-- Location: LCCOMB_X12_Y4_N30
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~207_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~206_combout\ & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~121_q\)) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~206_combout\ & 
-- (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~89_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~206_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~121_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~89_q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~207_combout\);

-- Location: FF_X10_Y1_N5
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~25\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(9),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~25_q\);

-- Location: FF_X10_Y1_N31
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(9),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~9_q\);

-- Location: LCCOMB_X10_Y1_N30
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~208_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~25_q\)) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~9_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~25_q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~9_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~208_combout\);

-- Location: FF_X11_Y4_N7
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(9),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~57_q\);

-- Location: LCCOMB_X10_Y2_N22
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~41feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~41feeder_combout\ = \u0|sdram_controller_0|za_data\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(9),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~41feeder_combout\);

-- Location: FF_X10_Y2_N23
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~41feeder_combout\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~41_q\);

-- Location: LCCOMB_X11_Y4_N6
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~209_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~208_combout\ & 
-- (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~57_q\)) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~208_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~41_q\))))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~208_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~208_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~57_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~41_q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~209_combout\);

-- Location: LCCOMB_X11_Y4_N14
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~210_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~207_combout\)) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~209_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~207_combout\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~209_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~210_combout\);

-- Location: FF_X11_Y4_N15
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload\(9));

-- Location: FF_X18_Y14_N7
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload\(9),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(9));

-- Location: LCCOMB_X22_Y10_N20
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~8_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~0_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(4))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~0_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~0_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(2)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~0_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(4),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~0_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~0_combout\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(2),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~8_combout\);

-- Location: LCCOMB_X22_Y10_N30
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[1]~4_combout\ = \u0|mm_interconnect_0|sdram_controller_0_s1_agent|comb~0_combout\ $ (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~0_combout\ & 
-- !\u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|comb~0_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~0_combout\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~0_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[1]~4_combout\);

-- Location: FF_X22_Y10_N21
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~8_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(3));

-- Location: LCCOMB_X22_Y10_N28
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~6_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~0_combout\ & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(3))))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~0_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~0_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(1))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~0_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(1),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~0_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~0_combout\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(3),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~6_combout\);

-- Location: FF_X22_Y10_N29
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~6_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(2));

-- Location: LCCOMB_X22_Y10_N26
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~5_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(7)) # ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~0_combout\ & 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~0_combout\ & \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~0_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(5),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(7),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~5_combout\);

-- Location: FF_X22_Y10_N27
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~5_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(6));

-- Location: LCCOMB_X22_Y10_N8
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~7_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~0_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(6))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~0_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~0_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(4)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~0_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(6),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~0_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~0_combout\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(4),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~7_combout\);

-- Location: FF_X22_Y10_N9
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~7_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(5));

-- Location: FF_X24_Y10_N29
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~42_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][68]~q\);

-- Location: LCCOMB_X24_Y10_N28
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~42_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(7) & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][68]~q\))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(7) & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][68]~q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(7),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~42_combout\);

-- Location: LCCOMB_X24_Y10_N24
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][68]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][68]~feeder_combout\ = \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~42_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][68]~feeder_combout\);

-- Location: LCCOMB_X17_Y6_N4
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always6~0_combout\ = ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(0) & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_valid~q\) # 
-- (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][87]~q\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(0),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_valid~q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][87]~q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(6),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always6~0_combout\);

-- Location: FF_X24_Y10_N25
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][68]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][68]~q\);

-- Location: LCCOMB_X23_Y10_N20
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~35_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(6) & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][68]~q\))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(6) & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(6),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][68]~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~35_combout\);

-- Location: LCCOMB_X23_Y10_N26
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always5~0_combout\ = ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(0) & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][87]~q\) # 
-- (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_valid~q\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][87]~q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(0),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_valid~q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(5),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always5~0_combout\);

-- Location: FF_X23_Y10_N21
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~35_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][68]~q\);

-- Location: LCCOMB_X23_Y10_N24
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~28_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(5) & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][68]~q\))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(5) & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(5),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][68]~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~28_combout\);

-- Location: LCCOMB_X22_Y10_N6
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always4~0_combout\ = ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(0) & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][87]~q\) # 
-- (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_valid~q\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][87]~q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(0),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_valid~q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(4),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always4~0_combout\);

-- Location: FF_X23_Y10_N25
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~28_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][68]~q\);

-- Location: LCCOMB_X22_Y10_N18
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~21_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(4) & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][68]~q\))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(4) & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(4),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][68]~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~21_combout\);

-- Location: LCCOMB_X22_Y10_N2
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always3~0_combout\ = ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(0) & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][87]~q\) # 
-- (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_valid~q\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][87]~q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(0),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_valid~q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(3),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always3~0_combout\);

-- Location: FF_X22_Y10_N19
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~21_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][68]~q\);

-- Location: LCCOMB_X23_Y11_N12
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~14_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(3) & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][68]~q\))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(3) & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(3),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][68]~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~14_combout\);

-- Location: LCCOMB_X23_Y11_N28
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always2~0_combout\ = ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(0) & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][87]~q\) # 
-- (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_valid~q\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][87]~q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_valid~q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(2),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(0),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always2~0_combout\);

-- Location: FF_X23_Y11_N13
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~14_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][68]~q\);

-- Location: LCCOMB_X23_Y11_N8
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~7_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(2) & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][68]~q\))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(2) & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(2),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][68]~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~7_combout\);

-- Location: LCCOMB_X23_Y11_N22
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always1~0_combout\ = ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(0) & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_valid~q\) # 
-- (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][87]~q\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(0),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_valid~q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][87]~q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(1),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always1~0_combout\);

-- Location: FF_X23_Y11_N9
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~7_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][68]~q\);

-- Location: LCCOMB_X24_Y11_N24
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~0_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][68]~q\))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][68]~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X22_Y11_N30
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always0~0_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][87]~q\) # ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_valid~q\) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][87]~q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_valid~q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(0),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always0~0_combout\);

-- Location: FF_X24_Y11_N25
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][68]~q\);

-- Location: LCCOMB_X24_Y11_N4
\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]~q\ & \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][68]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]~q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][68]~q\,
	combout => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\);

-- Location: LCCOMB_X19_Y14_N12
\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent|rp_valid~combout\ & (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\) # (\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rp_valid~combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\);

-- Location: LCCOMB_X12_Y17_N24
\u0|core0|cpu|Equal62~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Equal62~0_combout\ = (\u0|core0|cpu|D_iw\(16) & (!\u0|core0|cpu|D_iw\(11) & (\u0|core0|cpu|D_iw\(13) & \u0|core0|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(16),
	datab => \u0|core0|cpu|D_iw\(11),
	datac => \u0|core0|cpu|D_iw\(13),
	datad => \u0|core0|cpu|D_iw\(12),
	combout => \u0|core0|cpu|Equal62~0_combout\);

-- Location: LCCOMB_X11_Y17_N28
\u0|core0|cpu|D_op_rdctl\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_op_rdctl~combout\ = (!\u0|core0|cpu|D_iw\(15) & (\u0|core0|cpu|Equal62~0_combout\ & (!\u0|core0|cpu|D_iw\(14) & \u0|core0|cpu|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(15),
	datab => \u0|core0|cpu|Equal62~0_combout\,
	datac => \u0|core0|cpu|D_iw\(14),
	datad => \u0|core0|cpu|Equal0~4_combout\,
	combout => \u0|core0|cpu|D_op_rdctl~combout\);

-- Location: FF_X11_Y17_N29
\u0|core0|cpu|R_ctrl_rd_ctl_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|D_op_rdctl~combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|R_ctrl_rd_ctl_reg~q\);

-- Location: LCCOMB_X12_Y17_N20
\u0|core0|cpu|Equal62~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Equal62~6_combout\ = (!\u0|core0|cpu|D_iw\(16) & (!\u0|core0|cpu|D_iw\(11) & (!\u0|core0|cpu|D_iw\(13) & !\u0|core0|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(16),
	datab => \u0|core0|cpu|D_iw\(11),
	datac => \u0|core0|cpu|D_iw\(13),
	datad => \u0|core0|cpu|D_iw\(12),
	combout => \u0|core0|cpu|Equal62~6_combout\);

-- Location: LCCOMB_X12_Y17_N14
\u0|core0|cpu|Equal62~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Equal62~7_combout\ = (\u0|core0|cpu|D_iw\(16) & (!\u0|core0|cpu|D_iw\(11) & (!\u0|core0|cpu|D_iw\(13) & !\u0|core0|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(16),
	datab => \u0|core0|cpu|D_iw\(11),
	datac => \u0|core0|cpu|D_iw\(13),
	datad => \u0|core0|cpu|D_iw\(12),
	combout => \u0|core0|cpu|Equal62~7_combout\);

-- Location: LCCOMB_X11_Y19_N10
\u0|core0|cpu|D_ctrl_br_cmp~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_br_cmp~5_combout\ = (\u0|core0|cpu|D_iw\(15) & ((\u0|core0|cpu|Equal62~6_combout\) # ((!\u0|core0|cpu|D_iw\(14) & \u0|core0|cpu|Equal62~7_combout\)))) # (!\u0|core0|cpu|D_iw\(15) & (((\u0|core0|cpu|Equal62~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(15),
	datab => \u0|core0|cpu|D_iw\(14),
	datac => \u0|core0|cpu|Equal62~6_combout\,
	datad => \u0|core0|cpu|Equal62~7_combout\,
	combout => \u0|core0|cpu|D_ctrl_br_cmp~5_combout\);

-- Location: LCCOMB_X11_Y19_N20
\u0|core0|cpu|D_ctrl_br_cmp~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_br_cmp~2_combout\ = (\u0|core0|cpu|Equal0~4_combout\ & ((\u0|core0|cpu|D_ctrl_br_cmp~5_combout\) # ((\u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\ & \u0|core0|cpu|Equal62~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\,
	datab => \u0|core0|cpu|Equal0~4_combout\,
	datac => \u0|core0|cpu|Equal62~6_combout\,
	datad => \u0|core0|cpu|D_ctrl_br_cmp~5_combout\,
	combout => \u0|core0|cpu|D_ctrl_br_cmp~2_combout\);

-- Location: LCCOMB_X16_Y16_N28
\u0|core0|cpu|R_ctrl_br_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|R_ctrl_br_nxt~0_combout\ = (\u0|core0|cpu|D_iw\(0)) # ((\u0|core0|cpu|D_iw\(4) & (\u0|core0|cpu|D_iw\(3) & \u0|core0|cpu|D_iw\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(4),
	datab => \u0|core0|cpu|D_iw\(3),
	datac => \u0|core0|cpu|D_iw\(0),
	datad => \u0|core0|cpu|D_iw\(5),
	combout => \u0|core0|cpu|R_ctrl_br_nxt~0_combout\);

-- Location: LCCOMB_X16_Y19_N26
\u0|core0|cpu|R_ctrl_br_nxt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|R_ctrl_br_nxt~1_combout\ = (!\u0|core0|cpu|R_ctrl_br_nxt~0_combout\ & (\u0|core0|cpu|D_iw\(1) & \u0|core0|cpu|D_iw\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_ctrl_br_nxt~0_combout\,
	datac => \u0|core0|cpu|D_iw\(1),
	datad => \u0|core0|cpu|D_iw\(2),
	combout => \u0|core0|cpu|R_ctrl_br_nxt~1_combout\);

-- Location: LCCOMB_X14_Y17_N18
\u0|core0|cpu|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Equal0~5_combout\ = (!\u0|core0|cpu|D_iw\(1) & (!\u0|core0|cpu|D_iw\(2) & (!\u0|core0|cpu|D_iw\(0) & !\u0|core0|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(1),
	datab => \u0|core0|cpu|D_iw\(2),
	datac => \u0|core0|cpu|D_iw\(0),
	datad => \u0|core0|cpu|D_iw\(3),
	combout => \u0|core0|cpu|Equal0~5_combout\);

-- Location: LCCOMB_X11_Y18_N10
\u0|core0|cpu|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Equal0~7_combout\ = (!\u0|core0|cpu|D_iw\(2) & (!\u0|core0|cpu|D_iw\(0) & (!\u0|core0|cpu|D_iw\(1) & \u0|core0|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(2),
	datab => \u0|core0|cpu|D_iw\(0),
	datac => \u0|core0|cpu|D_iw\(1),
	datad => \u0|core0|cpu|D_iw\(3),
	combout => \u0|core0|cpu|Equal0~7_combout\);

-- Location: LCCOMB_X13_Y19_N24
\u0|core0|cpu|D_ctrl_br_cmp~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_br_cmp~3_combout\ = (\u0|core0|cpu|Equal0~5_combout\ & (((\u0|core0|cpu|Equal0~7_combout\ & !\u0|core0|cpu|Equal0~3_combout\)) # (!\u0|core0|cpu|D_ctrl_jmp_direct~0_combout\))) # (!\u0|core0|cpu|Equal0~5_combout\ & 
-- (((\u0|core0|cpu|Equal0~7_combout\ & !\u0|core0|cpu|Equal0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Equal0~5_combout\,
	datab => \u0|core0|cpu|D_ctrl_jmp_direct~0_combout\,
	datac => \u0|core0|cpu|Equal0~7_combout\,
	datad => \u0|core0|cpu|Equal0~3_combout\,
	combout => \u0|core0|cpu|D_ctrl_br_cmp~3_combout\);

-- Location: LCCOMB_X16_Y19_N24
\u0|core0|cpu|D_ctrl_br_cmp~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_br_cmp~4_combout\ = (\u0|core0|cpu|D_ctrl_br_cmp~2_combout\) # ((\u0|core0|cpu|R_ctrl_br_nxt~1_combout\) # (\u0|core0|cpu|D_ctrl_br_cmp~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_ctrl_br_cmp~2_combout\,
	datac => \u0|core0|cpu|R_ctrl_br_nxt~1_combout\,
	datad => \u0|core0|cpu|D_ctrl_br_cmp~3_combout\,
	combout => \u0|core0|cpu|D_ctrl_br_cmp~4_combout\);

-- Location: FF_X16_Y19_N25
\u0|core0|cpu|R_ctrl_br_cmp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|D_ctrl_br_cmp~4_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|R_ctrl_br_cmp~q\);

-- Location: LCCOMB_X16_Y9_N18
\u0|core0|cpu|E_alu_result~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_alu_result~0_combout\ = (\u0|core0|cpu|R_ctrl_rd_ctl_reg~q\) # (\u0|core0|cpu|R_ctrl_br_cmp~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_ctrl_rd_ctl_reg~q\,
	datac => \u0|core0|cpu|R_ctrl_br_cmp~q\,
	combout => \u0|core0|cpu|E_alu_result~0_combout\);

-- Location: LCCOMB_X18_Y12_N0
\u0|uart_0|the_soc_uart_0_regs|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\ = (!\u0|core0|cpu|W_alu_result\(4) & (\u0|core0|cpu|W_alu_result\(2) & \u0|core0|cpu|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(4),
	datac => \u0|core0|cpu|W_alu_result\(2),
	datad => \u0|core0|cpu|W_alu_result\(3),
	combout => \u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\);

-- Location: LCCOMB_X17_Y13_N24
\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~4_combout\ = (!\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(4)) # 
-- ((!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(4),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(4),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~4_combout\);

-- Location: FF_X17_Y13_N25
\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~4_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(4));

-- Location: LCCOMB_X17_Y13_N2
\u0|core0|cpu|av_ld_byte0_data_nxt[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[4]~18_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(4)) # 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(4) & !\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\ & 
-- (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(4) & !\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(4),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(4),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[4]~18_combout\);

-- Location: LCCOMB_X16_Y11_N22
\u0|mm_interconnect_0|core0_data_master_translator|read_accepted~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|core0_data_master_translator|read_accepted~1_combout\ = (\u0|mm_interconnect_0|rsp_mux|WideOr1~combout\ & ((\u0|mm_interconnect_0|core0_data_master_translator|read_accepted~q\) # ((\u0|core0|cpu|d_read~q\ & 
-- \u0|mm_interconnect_0|core0_data_master_translator|read_accepted~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|WideOr1~combout\,
	datab => \u0|core0|cpu|d_read~q\,
	datac => \u0|mm_interconnect_0|core0_data_master_translator|read_accepted~q\,
	datad => \u0|mm_interconnect_0|core0_data_master_translator|read_accepted~0_combout\,
	combout => \u0|mm_interconnect_0|core0_data_master_translator|read_accepted~1_combout\);

-- Location: FF_X16_Y11_N23
\u0|mm_interconnect_0|core0_data_master_translator|read_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|core0_data_master_translator|read_accepted~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|core0_data_master_translator|read_accepted~q\);

-- Location: LCCOMB_X16_Y15_N4
\u0|core0|cpu|R_src2_lo[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|R_src2_lo[5]~17_combout\ = (!\u0|core0|cpu|E_src2[12]~15_combout\ & ((\u0|core0|cpu|R_src2_use_imm~q\ & ((\u0|core0|cpu|D_iw\(11)))) # (!\u0|core0|cpu|R_src2_use_imm~q\ & 
-- (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datab => \u0|core0|cpu|D_iw\(11),
	datac => \u0|core0|cpu|E_src2[12]~15_combout\,
	datad => \u0|core0|cpu|R_src2_use_imm~q\,
	combout => \u0|core0|cpu|R_src2_lo[5]~17_combout\);

-- Location: FF_X16_Y15_N5
\u0|core0|cpu|E_src2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|R_src2_lo[5]~17_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src2\(5));

-- Location: LCCOMB_X10_Y15_N12
\u0|core0|cpu|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~22_combout\ = \u0|core0|cpu|E_alu_sub~q\ $ (\u0|core0|cpu|E_src2\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|E_alu_sub~q\,
	datad => \u0|core0|cpu|E_src2\(5),
	combout => \u0|core0|cpu|Add1~22_combout\);

-- Location: LCCOMB_X14_Y12_N4
\u0|core0|cpu|av_ld_aligning_data_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_aligning_data_nxt~0_combout\ = (\u0|core0|cpu|av_ld_aligning_data~q\ & ((\u0|core0|cpu|D_ctrl_mem16~1_combout\ $ (!\u0|core0|cpu|av_ld_align_cycle\(0))) # (!\u0|core0|cpu|av_ld_align_cycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_ld_align_cycle\(1),
	datab => \u0|core0|cpu|D_ctrl_mem16~1_combout\,
	datac => \u0|core0|cpu|av_ld_aligning_data~q\,
	datad => \u0|core0|cpu|av_ld_align_cycle\(0),
	combout => \u0|core0|cpu|av_ld_aligning_data_nxt~0_combout\);

-- Location: LCCOMB_X14_Y17_N14
\u0|core0|cpu|D_ctrl_mem32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_mem32~0_combout\ = (\u0|core0|cpu|D_iw\(4) & (\u0|core0|cpu|D_iw\(2) & (\u0|core0|cpu|D_iw\(0) & !\u0|core0|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(4),
	datab => \u0|core0|cpu|D_iw\(2),
	datac => \u0|core0|cpu|D_iw\(0),
	datad => \u0|core0|cpu|D_iw\(3),
	combout => \u0|core0|cpu|D_ctrl_mem32~0_combout\);

-- Location: LCCOMB_X16_Y13_N18
\u0|core0|cpu|av_ld_aligning_data_nxt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_aligning_data_nxt~1_combout\ = (!\u0|core0|cpu|D_ctrl_mem32~0_combout\ & !\u0|core0|cpu|av_ld_aligning_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_ctrl_mem32~0_combout\,
	datad => \u0|core0|cpu|av_ld_aligning_data~q\,
	combout => \u0|core0|cpu|av_ld_aligning_data_nxt~1_combout\);

-- Location: LCCOMB_X16_Y13_N26
\u0|core0|cpu|av_ld_aligning_data_nxt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_aligning_data_nxt~2_combout\ = (\u0|core0|cpu|av_ld_aligning_data_nxt~0_combout\) # ((!\u0|mm_interconnect_0|rsp_mux|WideOr1~combout\ & (\u0|core0|cpu|av_ld_aligning_data_nxt~1_combout\ & \u0|core0|cpu|d_read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|WideOr1~combout\,
	datab => \u0|core0|cpu|av_ld_aligning_data_nxt~0_combout\,
	datac => \u0|core0|cpu|av_ld_aligning_data_nxt~1_combout\,
	datad => \u0|core0|cpu|d_read~q\,
	combout => \u0|core0|cpu|av_ld_aligning_data_nxt~2_combout\);

-- Location: FF_X16_Y13_N27
\u0|core0|cpu|av_ld_aligning_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|av_ld_aligning_data_nxt~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|av_ld_aligning_data~q\);

-- Location: LCCOMB_X14_Y9_N0
\u0|gpio_0|data_out[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|gpio_0|data_out[0]~0_combout\ = (!\u0|core0|cpu|W_alu_result\(3) & \u0|core0|cpu|W_alu_result\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(3),
	datac => \u0|core0|cpu|W_alu_result\(4),
	combout => \u0|gpio_0|data_out[0]~0_combout\);

-- Location: LCCOMB_X13_Y9_N0
\u0|timer_0|internal_counter[0]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[0]~32_combout\ = !\u0|timer_0|internal_counter\(0)
-- \u0|timer_0|internal_counter[0]~33\ = CARRY(!\u0|timer_0|internal_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(0),
	combout => \u0|timer_0|internal_counter[0]~32_combout\,
	cout => \u0|timer_0|internal_counter[0]~33\);

-- Location: LCCOMB_X12_Y8_N0
\u0|timer_0|period_l_register[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[0]~0_combout\ = !\u0|core0|cpu|d_writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|d_writedata\(0),
	combout => \u0|timer_0|period_l_register[0]~0_combout\);

-- Location: IOIBUF_X13_Y0_N1
\sdram_dq[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(12),
	o => \sdram_dq[12]~input_o\);

-- Location: FF_X13_Y0_N3
\u0|sdram_controller_0|za_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \sdram_dq[12]~input_o\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|za_data\(12));

-- Location: LCCOMB_X10_Y2_N2
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~44feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~44feeder_combout\ = \u0|sdram_controller_0|za_data\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(12),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~44feeder_combout\);

-- Location: FF_X10_Y2_N3
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~44feeder_combout\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~44_q\);

-- Location: FF_X11_Y4_N17
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(12),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~60_q\);

-- Location: FF_X10_Y1_N11
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(12),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~12_q\);

-- Location: LCCOMB_X10_Y1_N16
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~28feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~28feeder_combout\ = \u0|sdram_controller_0|za_data\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(12),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~28feeder_combout\);

-- Location: FF_X10_Y1_N17
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~28\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~28feeder_combout\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~28_q\);

-- Location: LCCOMB_X10_Y1_N10
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~165_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~28_q\))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ 
-- & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~12_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~12_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~28_q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~165_combout\);

-- Location: LCCOMB_X11_Y4_N16
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~166_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~165_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~60_q\))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~165_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~44_q\)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~44_q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~60_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~165_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~166_combout\);

-- Location: LCCOMB_X10_Y2_N8
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~92feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~92feeder_combout\ = \u0|sdram_controller_0|za_data\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(12),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~92feeder_combout\);

-- Location: FF_X10_Y2_N9
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~92\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~92feeder_combout\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~92_q\);

-- Location: FF_X12_Y4_N19
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(12),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~124_q\);

-- Location: FF_X12_Y4_N25
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(12),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~76_q\);

-- Location: FF_X13_Y4_N17
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(12),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~108_q\);

-- Location: LCCOMB_X12_Y4_N24
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~163_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\) # ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~108_q\)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~76_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~76_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~108_q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~163_combout\);

-- Location: LCCOMB_X12_Y4_N18
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~164_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~163_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~124_q\))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~163_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~92_q\)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~92_q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~124_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~163_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~164_combout\);

-- Location: LCCOMB_X11_Y4_N0
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~167_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~164_combout\))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~166_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~166_combout\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~164_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~167_combout\);

-- Location: FF_X11_Y4_N1
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload\(12));

-- Location: FF_X17_Y13_N19
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload\(12),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(12));

-- Location: LCCOMB_X23_Y15_N18
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~21_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~21_combout\);

-- Location: FF_X23_Y15_N19
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(28));

-- Location: FF_X18_Y16_N27
\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(28),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(28));

-- Location: LCCOMB_X18_Y16_N28
\u0|core0|cpu|F_iw[28]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[28]~41_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\ & (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\ & 
-- (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(28) & \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\,
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\,
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(28),
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|core0|cpu|F_iw[28]~41_combout\);

-- Location: LCCOMB_X17_Y15_N4
\u0|core0|cpu|F_iw[28]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[28]~42_combout\ = (\u0|core0|cpu|D_iw[24]~1_combout\ & ((\u0|core0|cpu|F_iw[28]~41_combout\) # ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(12) & 
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw[24]~1_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(12),
	datac => \u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\,
	datad => \u0|core0|cpu|F_iw[28]~41_combout\,
	combout => \u0|core0|cpu|F_iw[28]~42_combout\);

-- Location: FF_X17_Y15_N5
\u0|core0|cpu|D_iw[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_iw[28]~42_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|D_iw\(28));

-- Location: LCCOMB_X22_Y16_N2
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~20_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~20_combout\);

-- Location: FF_X22_Y16_N3
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(29));

-- Location: FF_X17_Y15_N29
\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(29),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(29));

-- Location: LCCOMB_X17_Y15_N22
\u0|core0|cpu|F_iw[29]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[29]~39_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\ & (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(29) & 
-- (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\ & \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\,
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(29),
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\,
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|core0|cpu|F_iw[29]~39_combout\);

-- Location: LCCOMB_X17_Y15_N26
\u0|core0|cpu|F_iw[29]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[29]~40_combout\ = (\u0|core0|cpu|D_iw[24]~1_combout\ & ((\u0|core0|cpu|F_iw[29]~39_combout\) # ((\u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\ & 
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_iw[29]~39_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\,
	datac => \u0|core0|cpu|D_iw[24]~1_combout\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(13),
	combout => \u0|core0|cpu|F_iw[29]~40_combout\);

-- Location: FF_X17_Y15_N27
\u0|core0|cpu|D_iw[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_iw[29]~40_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|D_iw\(29));

-- Location: LCCOMB_X23_Y15_N14
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~33_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(26))))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(26),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~33_combout\);

-- Location: FF_X23_Y15_N15
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~33_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(23));

-- Location: LCCOMB_X19_Y14_N4
\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~12_combout\ = (!\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(7)) # 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(7) & !\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(7),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(7),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~12_combout\);

-- Location: FF_X19_Y14_N5
\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~12_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(7));

-- Location: LCCOMB_X18_Y14_N26
\u0|core0|cpu|av_ld_byte0_data_nxt[7]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[7]~21_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(7)) # 
-- ((!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(7))))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\ & 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(7),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(7),
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[7]~21_combout\);

-- Location: LCCOMB_X19_Y14_N22
\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~13_combout\ = (!\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(8)) # 
-- ((!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(8),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(8),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~13_combout\);

-- Location: FF_X19_Y14_N23
\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~13_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(8));

-- Location: LCCOMB_X18_Y14_N20
\u0|mm_interconnect_0|rsp_mux|src_data[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[8]~0_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(8)) # 
-- ((!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(8))))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\ & 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(8),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(8),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[8]~0_combout\);

-- Location: LCCOMB_X14_Y9_N22
\u0|timer_0|counter_snapshot[8]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[8]~7_combout\ = !\u0|timer_0|internal_counter\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|timer_0|internal_counter\(8),
	combout => \u0|timer_0|counter_snapshot[8]~7_combout\);

-- Location: LCCOMB_X11_Y10_N26
\u0|timer_0|snap_strobe~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|snap_strobe~2_combout\ = (\u0|core0|cpu|W_alu_result\(4) & (\u0|timer_0|period_l_wr_strobe~4_combout\ & !\u0|core0|cpu|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|W_alu_result\(4),
	datac => \u0|timer_0|period_l_wr_strobe~4_combout\,
	datad => \u0|core0|cpu|W_alu_result\(3),
	combout => \u0|timer_0|snap_strobe~2_combout\);

-- Location: FF_X14_Y9_N23
\u0|timer_0|counter_snapshot[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[8]~7_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(8));

-- Location: FF_X14_Y9_N21
\u0|timer_0|counter_snapshot[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(24),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(24));

-- Location: LCCOMB_X14_Y9_N20
\u0|timer_0|read_mux_out[8]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[8]~35_combout\ = (\u0|gpio_0|data_out[0]~0_combout\ & ((\u0|core0|cpu|W_alu_result\(2) & ((\u0|timer_0|counter_snapshot\(24)))) # (!\u0|core0|cpu|W_alu_result\(2) & (\u0|timer_0|counter_snapshot\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|counter_snapshot\(8),
	datab => \u0|core0|cpu|W_alu_result\(2),
	datac => \u0|timer_0|counter_snapshot\(24),
	datad => \u0|gpio_0|data_out[0]~0_combout\,
	combout => \u0|timer_0|read_mux_out[8]~35_combout\);

-- Location: LCCOMB_X14_Y13_N0
\u0|core0|cpu|W_rf_wr_data[10]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_rf_wr_data[10]~25_combout\ = (\u0|core0|cpu|R_ctrl_ld~q\ & (((\u0|core0|cpu|av_ld_byte1_data\(2))))) # (!\u0|core0|cpu|R_ctrl_ld~q\ & (!\u0|core0|cpu|E_alu_result~0_combout\ & (\u0|core0|cpu|W_alu_result\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_alu_result~0_combout\,
	datab => \u0|core0|cpu|R_ctrl_ld~q\,
	datac => \u0|core0|cpu|W_alu_result\(10),
	datad => \u0|core0|cpu|av_ld_byte1_data\(2),
	combout => \u0|core0|cpu|W_rf_wr_data[10]~25_combout\);

-- Location: LCCOMB_X13_Y11_N24
\u0|core0|cpu|W_rf_wr_data[11]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_rf_wr_data[11]~24_combout\ = (\u0|core0|cpu|R_ctrl_ld~q\ & (((\u0|core0|cpu|av_ld_byte1_data\(3))))) # (!\u0|core0|cpu|R_ctrl_ld~q\ & (\u0|core0|cpu|W_alu_result\(11) & (!\u0|core0|cpu|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(11),
	datab => \u0|core0|cpu|R_ctrl_ld~q\,
	datac => \u0|core0|cpu|E_alu_result~0_combout\,
	datad => \u0|core0|cpu|av_ld_byte1_data\(3),
	combout => \u0|core0|cpu|W_rf_wr_data[11]~24_combout\);

-- Location: LCCOMB_X25_Y16_N18
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~29_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(27))))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(27),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~29_combout\);

-- Location: FF_X25_Y16_N19
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~29_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(24));

-- Location: LCCOMB_X14_Y20_N6
\u0|core0|cpu|D_logic_op_raw[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_logic_op_raw[1]~0_combout\ = (\u0|core0|cpu|D_iw\(4) & (((\u0|core0|cpu|D_iw\(15)) # (!\u0|core0|cpu|D_iw\(5))) # (!\u0|core0|cpu|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Equal0~2_combout\,
	datab => \u0|core0|cpu|D_iw\(4),
	datac => \u0|core0|cpu|D_iw\(15),
	datad => \u0|core0|cpu|D_iw\(5),
	combout => \u0|core0|cpu|D_logic_op_raw[1]~0_combout\);

-- Location: LCCOMB_X11_Y19_N24
\u0|core0|cpu|D_ctrl_alu_force_xor~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_alu_force_xor~13_combout\ = (\u0|core0|cpu|D_iw\(15) & (\u0|core0|cpu|D_iw\(14) & (\u0|core0|cpu|Equal62~6_combout\))) # (!\u0|core0|cpu|D_iw\(15) & (((\u0|core0|cpu|Equal62~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(15),
	datab => \u0|core0|cpu|D_iw\(14),
	datac => \u0|core0|cpu|Equal62~6_combout\,
	datad => \u0|core0|cpu|Equal62~7_combout\,
	combout => \u0|core0|cpu|D_ctrl_alu_force_xor~13_combout\);

-- Location: LCCOMB_X11_Y19_N2
\u0|core0|cpu|D_ctrl_alu_force_xor~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_alu_force_xor~10_combout\ = (\u0|core0|cpu|Equal0~4_combout\ & ((\u0|core0|cpu|D_ctrl_alu_force_xor~13_combout\) # ((\u0|core0|cpu|Equal62~6_combout\ & \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Equal62~6_combout\,
	datab => \u0|core0|cpu|D_ctrl_alu_force_xor~13_combout\,
	datac => \u0|core0|cpu|Equal0~4_combout\,
	datad => \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\,
	combout => \u0|core0|cpu|D_ctrl_alu_force_xor~10_combout\);

-- Location: LCCOMB_X14_Y17_N20
\u0|core0|cpu|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Equal0~6_combout\ = (\u0|core0|cpu|D_iw\(1) & (\u0|core0|cpu|D_iw\(2) & (!\u0|core0|cpu|D_iw\(0) & !\u0|core0|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(1),
	datab => \u0|core0|cpu|D_iw\(2),
	datac => \u0|core0|cpu|D_iw\(0),
	datad => \u0|core0|cpu|D_iw\(3),
	combout => \u0|core0|cpu|Equal0~6_combout\);

-- Location: LCCOMB_X14_Y20_N16
\u0|core0|cpu|D_ctrl_alu_force_xor~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_alu_force_xor~11_combout\ = (!\u0|core0|cpu|D_iw\(4) & ((\u0|core0|cpu|Equal0~6_combout\) # ((\u0|core0|cpu|D_iw\(5) & \u0|core0|cpu|Equal0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(5),
	datab => \u0|core0|cpu|Equal0~6_combout\,
	datac => \u0|core0|cpu|Equal0~5_combout\,
	datad => \u0|core0|cpu|D_iw\(4),
	combout => \u0|core0|cpu|D_ctrl_alu_force_xor~11_combout\);

-- Location: LCCOMB_X14_Y20_N18
\u0|core0|cpu|D_ctrl_alu_force_xor~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_alu_force_xor~12_combout\ = (\u0|core0|cpu|D_ctrl_alu_force_xor~10_combout\) # ((\u0|core0|cpu|D_ctrl_alu_force_xor~11_combout\) # ((!\u0|core0|cpu|Equal0~3_combout\ & \u0|core0|cpu|D_ctrl_alu_force_xor~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Equal0~3_combout\,
	datab => \u0|core0|cpu|D_ctrl_alu_force_xor~14_combout\,
	datac => \u0|core0|cpu|D_ctrl_alu_force_xor~10_combout\,
	datad => \u0|core0|cpu|D_ctrl_alu_force_xor~11_combout\,
	combout => \u0|core0|cpu|D_ctrl_alu_force_xor~12_combout\);

-- Location: LCCOMB_X14_Y20_N20
\u0|core0|cpu|D_logic_op[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_logic_op[1]~0_combout\ = (\u0|core0|cpu|D_logic_op_raw[1]~0_combout\) # (\u0|core0|cpu|D_ctrl_alu_force_xor~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_logic_op_raw[1]~0_combout\,
	datad => \u0|core0|cpu|D_ctrl_alu_force_xor~12_combout\,
	combout => \u0|core0|cpu|D_logic_op[1]~0_combout\);

-- Location: FF_X14_Y20_N21
\u0|core0|cpu|R_logic_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|D_logic_op[1]~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|R_logic_op\(1));

-- Location: IOIBUF_X0_Y7_N1
\sdram_dq[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(2),
	o => \sdram_dq[2]~input_o\);

-- Location: FF_X0_Y7_N3
\u0|sdram_controller_0|za_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \sdram_dq[2]~input_o\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|za_data\(2));

-- Location: LCCOMB_X16_Y3_N22
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~82feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~82feeder_combout\ = \u0|sdram_controller_0|za_data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(2),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~82feeder_combout\);

-- Location: FF_X16_Y3_N23
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~82feeder_combout\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~82_q\);

-- Location: LCCOMB_X13_Y4_N26
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~98feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~98feeder_combout\ = \u0|sdram_controller_0|za_data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(2),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~98feeder_combout\);

-- Location: FF_X13_Y4_N27
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~98\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~98feeder_combout\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~98_q\);

-- Location: FF_X17_Y4_N1
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(2),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~66_q\);

-- Location: LCCOMB_X17_Y4_N0
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~138_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~98_q\) # 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~66_q\ & !\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~98_q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~66_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~138_combout\);

-- Location: FF_X17_Y4_N27
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(2),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~114_q\);

-- Location: LCCOMB_X17_Y4_N26
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~139_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~138_combout\ & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~114_q\) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~138_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~82_q\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~82_q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~138_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~114_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~139_combout\);

-- Location: FF_X10_Y3_N25
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(2),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~18_q\);

-- Location: FF_X10_Y3_N27
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(2),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~2_q\);

-- Location: LCCOMB_X10_Y3_N26
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~140_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~18_q\)) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~2_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~18_q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~2_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~140_combout\);

-- Location: FF_X14_Y3_N25
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(2),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~50_q\);

-- Location: LCCOMB_X16_Y3_N8
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~34feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~34feeder_combout\ = \u0|sdram_controller_0|za_data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(2),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~34feeder_combout\);

-- Location: FF_X16_Y3_N9
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~34\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~34feeder_combout\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~34_q\);

-- Location: LCCOMB_X14_Y3_N24
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~141_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~140_combout\ & 
-- (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~50_q\)) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~140_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~34_q\))))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~140_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~140_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~50_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~34_q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~141_combout\);

-- Location: LCCOMB_X17_Y3_N20
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~142_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~139_combout\)) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~141_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~139_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~141_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~142_combout\);

-- Location: FF_X17_Y3_N21
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload\(2));

-- Location: LCCOMB_X17_Y17_N26
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[2]~feeder_combout\ = \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload\(2),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[2]~feeder_combout\);

-- Location: FF_X17_Y17_N27
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[2]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(2));

-- Location: LCCOMB_X22_Y16_N26
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~30_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~30_combout\);

-- Location: FF_X22_Y16_N27
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(18));

-- Location: FF_X17_Y17_N25
\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(18),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(18));

-- Location: LCCOMB_X17_Y17_N18
\u0|core0|cpu|F_iw[18]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[18]~59_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(2) & ((\u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\) # 
-- ((\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(18) & \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(2) & 
-- (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(18) & (\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(2),
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(18),
	datac => \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\,
	combout => \u0|core0|cpu|F_iw[18]~59_combout\);

-- Location: LCCOMB_X14_Y16_N18
\u0|core0|cpu|d_writedata[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|d_writedata[3]~feeder_combout\ = \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	combout => \u0|core0|cpu|d_writedata[3]~feeder_combout\);

-- Location: FF_X14_Y16_N19
\u0|core0|cpu|d_writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|d_writedata[3]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|d_writedata\(3));

-- Location: LCCOMB_X21_Y18_N24
\u0|mm_interconnect_0|cmd_mux|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~3_combout\ = (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & \u0|core0|cpu|d_writedata\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	datad => \u0|core0|cpu|d_writedata\(3),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~3_combout\);

-- Location: FF_X21_Y18_N25
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(3));

-- Location: LCCOMB_X22_Y14_N6
\u0|mm_interconnect_0|cmd_mux|src_data[43]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(43) = (\u0|core0|cpu|W_alu_result\(7) & ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(0)) # ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & \u0|core0|cpu|F_pc\(5))))) # (!\u0|core0|cpu|W_alu_result\(7) & 
-- (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & (\u0|core0|cpu|F_pc\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(7),
	datab => \u0|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datac => \u0|core0|cpu|F_pc\(5),
	datad => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(43));

-- Location: FF_X22_Y14_N7
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_data\(43),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(5));

-- Location: LCCOMB_X22_Y14_N0
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal0~0_combout\ = (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(7) & (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(6) & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & !\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(7),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(6),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(5),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal0~0_combout\);

-- Location: LCCOMB_X22_Y15_N0
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|take_action_ocireg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ = (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(0) & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_en~0_combout\ & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal0~1_combout\ & 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(0),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_en~0_combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal0~1_combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal0~0_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\);

-- Location: LCCOMB_X22_Y15_N26
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_single_step_mode~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(3))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_single_step_mode~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(3),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_single_step_mode~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\);

-- Location: FF_X22_Y15_N27
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_single_step_mode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_single_step_mode~q\);

-- Location: LCCOMB_X16_Y17_N16
\u0|core0|cpu|wait_for_one_post_bret_inst~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|wait_for_one_post_bret_inst~0_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_single_step_mode~q\ & ((\u0|core0|cpu|hbreak_enabled~q\) # ((!\u0|core0|cpu|F_valid~0_combout\ & 
-- \u0|core0|cpu|wait_for_one_post_bret_inst~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_valid~0_combout\,
	datab => \u0|core0|cpu|hbreak_enabled~q\,
	datac => \u0|core0|cpu|wait_for_one_post_bret_inst~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_single_step_mode~q\,
	combout => \u0|core0|cpu|wait_for_one_post_bret_inst~0_combout\);

-- Location: FF_X16_Y17_N17
\u0|core0|cpu|wait_for_one_post_bret_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|wait_for_one_post_bret_inst~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|wait_for_one_post_bret_inst~q\);

-- Location: LCCOMB_X22_Y19_N24
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0_combout\ = !\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0_combout\);

-- Location: FF_X22_Y19_N25
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\);

-- Location: LCCOMB_X22_Y19_N6
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\ = \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\);

-- Location: FF_X22_Y19_N7
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0));

-- Location: LCCOMB_X26_Y15_N18
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~10_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(17) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(17),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~10_combout\);

-- Location: FF_X26_Y15_N19
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~10_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(17));

-- Location: LCCOMB_X26_Y15_N20
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~39_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(17)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(17),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(17),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~39_combout\);

-- Location: LCCOMB_X23_Y17_N18
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~40_combout\ = 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~39_combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(19) & 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\)) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19_combout\))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~39_combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(19) & 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~39_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19_combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(19),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~40_combout\);

-- Location: LCCOMB_X28_Y15_N2
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[24]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[24]~21_combout\ = 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- ((!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[24]~21_combout\);

-- Location: FF_X23_Y17_N19
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~40_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[24]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(18));

-- Location: LCCOMB_X23_Y17_N4
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[18]~feeder_combout\ = 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(18),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[18]~feeder_combout\);

-- Location: FF_X23_Y17_N5
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[18]~feeder_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(18));

-- Location: LCCOMB_X25_Y18_N4
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~9_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(18) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(18),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~9_combout\);

-- Location: FF_X25_Y18_N5
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~9_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(18));

-- Location: LCCOMB_X22_Y17_N8
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~37_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(18))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(18),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(18),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~37_combout\);

-- Location: FF_X23_Y19_N17
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(20),
	sload => VCC,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(20));

-- Location: LCCOMB_X23_Y18_N18
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~4_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(20) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(20),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~4_combout\);

-- Location: FF_X23_Y18_N19
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~4_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(20));

-- Location: LCCOMB_X23_Y17_N8
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~18_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(20))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(20),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(20),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~18_combout\);

-- Location: LCCOMB_X23_Y17_N22
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~20_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(22) & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- ((!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19_combout\ & 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~18_combout\)))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(22) & 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19_combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(22),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19_combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~18_combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~20_combout\);

-- Location: FF_X23_Y17_N23
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~20_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[24]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(21));

-- Location: LCCOMB_X25_Y16_N20
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~15_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(22))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(22),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~15_combout\);

-- Location: FF_X25_Y16_N21
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~15_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(19));

-- Location: LCCOMB_X23_Y18_N20
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~5_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(19) & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37)) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(19),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~5_combout\);

-- Location: FF_X23_Y18_N21
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~5_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(19));

-- Location: LCCOMB_X23_Y17_N2
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~22_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(19)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(19),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(19),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~22_combout\);

-- Location: LCCOMB_X23_Y17_N24
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~23_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(21) & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~22_combout\ & 
-- !\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19_combout\)))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(21) & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~22_combout\ 
-- & (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(21),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~22_combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19_combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~23_combout\);

-- Location: FF_X23_Y17_N25
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~23_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[24]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(20));

-- Location: LCCOMB_X23_Y17_N14
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~38_combout\ = 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~37_combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(20) & 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\)) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19_combout\))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~37_combout\ & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(20) 
-- & ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~37_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(20),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19_combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~38_combout\);

-- Location: FF_X23_Y17_N15
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~38_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[24]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(19));

-- Location: FF_X23_Y17_N17
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(19),
	sload => VCC,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(19));

-- Location: LCCOMB_X22_Y19_N12
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|break_on_reset~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|break_on_reset~0_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(19)) # 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|break_on_reset~q\ & !\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(19),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|break_on_reset~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(18),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|break_on_reset~0_combout\);

-- Location: LCCOMB_X24_Y17_N8
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ = 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(34) & 
-- !\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(35)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(34),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(35),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\);

-- Location: FF_X22_Y19_N13
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|break_on_reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|break_on_reset~0_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|break_on_reset~q\);

-- Location: LCCOMB_X22_Y19_N8
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|jtag_break~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|jtag_break~0_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|break_on_reset~q\))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|jtag_break~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|jtag_break~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|break_on_reset~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|jtag_break~0_combout\);

-- Location: FF_X23_Y17_N9
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(21),
	sload => VCC,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(21));

-- Location: LCCOMB_X23_Y19_N10
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|jtag_break~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|jtag_break~1_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(21)) # 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|jtag_break~q\ & !\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|jtag_break~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(20),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(21),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|jtag_break~1_combout\);

-- Location: FF_X22_Y19_N9
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|jtag_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|jtag_break~0_combout\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|jtag_break~1_combout\,
	sload => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|jtag_break~q\);

-- Location: LCCOMB_X16_Y17_N6
\u0|core0|cpu|hbreak_pending_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|hbreak_pending_nxt~0_combout\ = (!\u0|core0|cpu|hbreak_enabled~q\ & ((\u0|core0|cpu|hbreak_pending~q\) # (\u0|core0|cpu|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|hbreak_enabled~q\,
	datac => \u0|core0|cpu|hbreak_pending~q\,
	datad => \u0|core0|cpu|hbreak_req~0_combout\,
	combout => \u0|core0|cpu|hbreak_pending_nxt~0_combout\);

-- Location: FF_X16_Y17_N7
\u0|core0|cpu|hbreak_pending\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|hbreak_pending_nxt~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|hbreak_pending~q\);

-- Location: LCCOMB_X16_Y17_N18
\u0|core0|cpu|hbreak_req~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|hbreak_req~0_combout\ = (\u0|core0|cpu|W_valid~q\ & (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|jtag_break~q\) # (\u0|core0|cpu|hbreak_pending~q\)))) # (!\u0|core0|cpu|W_valid~q\ & 
-- (!\u0|core0|cpu|wait_for_one_post_bret_inst~q\ & ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|jtag_break~q\) # (\u0|core0|cpu|hbreak_pending~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_valid~q\,
	datab => \u0|core0|cpu|wait_for_one_post_bret_inst~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|jtag_break~q\,
	datad => \u0|core0|cpu|hbreak_pending~q\,
	combout => \u0|core0|cpu|hbreak_req~0_combout\);

-- Location: LCCOMB_X16_Y17_N0
\u0|core0|cpu|F_iw[18]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[18]~63_combout\ = (\u0|core0|cpu|D_iw[24]~1_combout\ & ((\u0|core0|cpu|F_iw[18]~59_combout\) # ((!\u0|core0|cpu|hbreak_enabled~q\ & \u0|core0|cpu|hbreak_req~0_combout\)))) # (!\u0|core0|cpu|D_iw[24]~1_combout\ & 
-- (((!\u0|core0|cpu|hbreak_enabled~q\ & \u0|core0|cpu|hbreak_req~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw[24]~1_combout\,
	datab => \u0|core0|cpu|F_iw[18]~59_combout\,
	datac => \u0|core0|cpu|hbreak_enabled~q\,
	datad => \u0|core0|cpu|hbreak_req~0_combout\,
	combout => \u0|core0|cpu|F_iw[18]~63_combout\);

-- Location: FF_X16_Y17_N1
\u0|core0|cpu|D_iw[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_iw[18]~63_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|D_iw\(18));

-- Location: IOIBUF_X5_Y0_N15
\sdram_dq[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(15),
	o => \sdram_dq[15]~input_o\);

-- Location: FF_X5_Y0_N17
\u0|sdram_controller_0|za_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \sdram_dq[15]~input_o\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|za_data\(15));

-- Location: LCCOMB_X12_Y3_N0
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~95feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~95feeder_combout\ = \u0|sdram_controller_0|za_data\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(15),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~95feeder_combout\);

-- Location: FF_X12_Y3_N1
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~95\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~95feeder_combout\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~95_q\);

-- Location: FF_X12_Y4_N3
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(15),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~127_q\);

-- Location: FF_X12_Y4_N1
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(15),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~79_q\);

-- Location: LCCOMB_X13_Y4_N4
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~111feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~111feeder_combout\ = \u0|sdram_controller_0|za_data\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(15),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~111feeder_combout\);

-- Location: FF_X13_Y4_N5
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~111feeder_combout\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~111_q\);

-- Location: LCCOMB_X12_Y4_N0
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~173_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\) # ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~111_q\)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~79_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~79_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~111_q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~173_combout\);

-- Location: LCCOMB_X12_Y4_N2
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~174_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~173_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~127_q\))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~173_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~95_q\)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~95_q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~127_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~173_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~174_combout\);

-- Location: LCCOMB_X10_Y4_N24
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~47feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~47feeder_combout\ = \u0|sdram_controller_0|za_data\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(15),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~47feeder_combout\);

-- Location: FF_X10_Y4_N25
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~47feeder_combout\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~47_q\);

-- Location: FF_X11_Y4_N13
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(15),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~63_q\);

-- Location: FF_X10_Y1_N9
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(15),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~31_q\);

-- Location: FF_X10_Y1_N3
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(15),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~15_q\);

-- Location: LCCOMB_X10_Y1_N2
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~175_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~31_q\)) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~15_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~31_q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~15_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~175_combout\);

-- Location: LCCOMB_X11_Y4_N12
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~176_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~175_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~63_q\))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~175_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~47_q\)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~47_q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~63_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~175_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~176_combout\);

-- Location: LCCOMB_X11_Y4_N28
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~177_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~174_combout\)) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~176_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~174_combout\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~176_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~177_combout\);

-- Location: FF_X11_Y4_N29
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload\(15));

-- Location: FF_X18_Y14_N31
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload\(15),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(15));

-- Location: LCCOMB_X25_Y16_N0
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~27_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(28))))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25) & ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(28),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~27_combout\);

-- Location: FF_X25_Y16_N1
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~27_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(25));

-- Location: LCCOMB_X18_Y16_N0
\u0|mm_interconnect_0|rsp_demux|src0_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0) & ((!\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\) # 
-- (!\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\,
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\,
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\);

-- Location: LCCOMB_X19_Y14_N14
\u0|mm_interconnect_0|rsp_mux|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1_combout\ & 
-- (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rp_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rp_valid~combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\);

-- Location: LCCOMB_X18_Y16_N2
\u0|mm_interconnect_0|rsp_mux|src_payload~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~13_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(0) & ((\u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\) # ((\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(16))))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(0) & (\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(0),
	datab => \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(16),
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~13_combout\);

-- Location: LCCOMB_X16_Y13_N20
\u0|core0|cpu|av_ld_byte2_data[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte2_data[0]~7_combout\ = (\u0|core0|cpu|av_ld_aligning_data~q\ & (\u0|core0|cpu|av_fill_bit~0_combout\)) # (!\u0|core0|cpu|av_ld_aligning_data~q\ & ((\u0|mm_interconnect_0|rsp_mux|src_payload~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_fill_bit~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_payload~13_combout\,
	datad => \u0|core0|cpu|av_ld_aligning_data~q\,
	combout => \u0|core0|cpu|av_ld_byte2_data[0]~7_combout\);

-- Location: LCCOMB_X17_Y15_N20
\u0|core0|cpu|av_ld_byte3_data_nxt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte3_data_nxt~6_combout\ = (\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(24)) # 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(8) & \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(8) & ((\u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(8),
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(24),
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\,
	combout => \u0|core0|cpu|av_ld_byte3_data_nxt~6_combout\);

-- Location: LCCOMB_X16_Y13_N22
\u0|core0|cpu|av_ld_byte3_data_nxt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte3_data_nxt~7_combout\ = (\u0|core0|cpu|av_ld_aligning_data~q\ & (\u0|core0|cpu|av_fill_bit~0_combout\)) # (!\u0|core0|cpu|av_ld_aligning_data~q\ & ((\u0|core0|cpu|av_ld_byte3_data_nxt~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_fill_bit~0_combout\,
	datab => \u0|core0|cpu|av_ld_aligning_data~q\,
	datac => \u0|core0|cpu|av_ld_byte3_data_nxt~6_combout\,
	combout => \u0|core0|cpu|av_ld_byte3_data_nxt~7_combout\);

-- Location: FF_X16_Y13_N23
\u0|core0|cpu|av_ld_byte3_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|av_ld_byte3_data_nxt~7_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|av_ld_byte3_data\(0));

-- Location: FF_X16_Y13_N21
\u0|core0|cpu|av_ld_byte2_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|av_ld_byte2_data[0]~7_combout\,
	asdata => \u0|core0|cpu|av_ld_byte3_data\(0),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|av_ld_byte2_data\(0));

-- Location: LCCOMB_X13_Y15_N6
\u0|core0|cpu|E_src2[16]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_src2[16]~12_combout\ = (\u0|core0|cpu|R_src2_use_imm~q\ & ((\u0|core0|cpu|D_iw\(21)))) # (!\u0|core0|cpu|R_src2_use_imm~q\ & (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_src2_use_imm~q\,
	datab => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	datad => \u0|core0|cpu|D_iw\(21),
	combout => \u0|core0|cpu|E_src2[16]~12_combout\);

-- Location: LCCOMB_X16_Y15_N22
\u0|core0|cpu|d_writedata[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|d_writedata[7]~feeder_combout\ = \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	combout => \u0|core0|cpu|d_writedata[7]~feeder_combout\);

-- Location: FF_X16_Y15_N23
\u0|core0|cpu|d_writedata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|d_writedata[7]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|d_writedata\(7));

-- Location: LCCOMB_X21_Y15_N28
\u0|mm_interconnect_0|cmd_mux|src_payload~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~14_combout\ = (\u0|core0|cpu|d_writedata\(7) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|d_writedata\(7),
	datad => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~14_combout\);

-- Location: FF_X21_Y15_N29
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(7));

-- Location: LCCOMB_X24_Y15_N16
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[11]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[11]~5_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|Equal0~0_combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[11]~5_combout\);

-- Location: LCCOMB_X24_Y17_N30
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[24]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[24]~73_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[24]~73_combout\);

-- Location: FF_X24_Y17_N31
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|DRsize.010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[24]~73_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|DRsize.010~q\);

-- Location: LCCOMB_X29_Y15_N14
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[15]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[15]~9_combout\ = 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|DRsize.010~q\ & (\altera_internal_jtag~TDIUTAP\)) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|DRsize.010~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(16),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|DRsize.010~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[15]~9_combout\);

-- Location: LCCOMB_X30_Y16_N30
\u0|mm_interconnect_0|cmd_mux|src_payload~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~15_combout\ = (\u0|core0|cpu|d_writedata\(8) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|d_writedata\(8),
	datac => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~15_combout\);

-- Location: FF_X30_Y16_N31
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(8));

-- Location: LCCOMB_X14_Y15_N18
\u0|core0|cpu|E_st_data[9]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_st_data[9]~0_combout\ = (\u0|core0|cpu|D_ctrl_mem8~0_combout\ & ((\u0|core0|cpu|D_iw\(4) & (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9))) # (!\u0|core0|cpu|D_iw\(4) & 
-- ((\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1)))))) # (!\u0|core0|cpu|D_ctrl_mem8~0_combout\ & (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_ctrl_mem8~0_combout\,
	datab => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datac => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datad => \u0|core0|cpu|D_iw\(4),
	combout => \u0|core0|cpu|E_st_data[9]~0_combout\);

-- Location: FF_X14_Y15_N19
\u0|core0|cpu|d_writedata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_st_data[9]~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|d_writedata\(9));

-- Location: LCCOMB_X30_Y16_N0
\u0|mm_interconnect_0|cmd_mux|src_payload~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~16_combout\ = (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & \u0|core0|cpu|d_writedata\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	datad => \u0|core0|cpu|d_writedata\(9),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~16_combout\);

-- Location: FF_X30_Y16_N1
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(9));

-- Location: LCCOMB_X30_Y16_N26
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[9]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[9]~15_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(9))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(9),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(9),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[9]~15_combout\);

-- Location: LCCOMB_X24_Y15_N12
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[10]~10_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|Equal0~0_combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[10]~10_combout\);

-- Location: LCCOMB_X25_Y18_N14
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~32_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(12) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(12),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~32_combout\);

-- Location: FF_X25_Y18_N15
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~32_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(12));

-- Location: LCCOMB_X19_Y15_N8
\u0|mm_interconnect_0|cmd_mux|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~6_combout\ = (\u0|core0|cpu|d_writedata\(11) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|d_writedata\(11),
	datad => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~6_combout\);

-- Location: FF_X19_Y15_N9
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(11));

-- Location: LCCOMB_X26_Y15_N28
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[11]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[11]~5_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(11)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(11),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(11),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[11]~5_combout\);

-- Location: LCCOMB_X14_Y15_N20
\u0|core0|cpu|E_st_data[12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_st_data[12]~4_combout\ = (\u0|core0|cpu|D_iw\(4) & (((\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12))))) # (!\u0|core0|cpu|D_iw\(4) & ((\u0|core0|cpu|D_ctrl_mem8~0_combout\ & 
-- (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4))) # (!\u0|core0|cpu|D_ctrl_mem8~0_combout\ & ((\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datab => \u0|core0|cpu|D_iw\(4),
	datac => \u0|core0|cpu|D_ctrl_mem8~0_combout\,
	datad => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	combout => \u0|core0|cpu|E_st_data[12]~4_combout\);

-- Location: FF_X14_Y15_N21
\u0|core0|cpu|d_writedata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_st_data[12]~4_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|d_writedata\(12));

-- Location: LCCOMB_X22_Y14_N28
\u0|mm_interconnect_0|cmd_mux|src_payload~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~9_combout\ = (\u0|core0|cpu|d_writedata\(12) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|d_writedata\(12),
	datad => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~9_combout\);

-- Location: FF_X22_Y14_N29
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(12));

-- Location: LCCOMB_X25_Y15_N6
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[12]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[12]~8_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(12)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(12),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(12),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[12]~8_combout\);

-- Location: LCCOMB_X26_Y11_N16
\u0|mm_interconnect_0|cmd_mux|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~7_combout\ = (\u0|core0|cpu|d_writedata\(13) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|d_writedata\(13),
	datad => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~7_combout\);

-- Location: FF_X26_Y11_N17
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(13));

-- Location: LCCOMB_X25_Y16_N12
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~18_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(16))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(16),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~18_combout\);

-- Location: FF_X25_Y16_N13
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~18_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(13));

-- Location: LCCOMB_X25_Y15_N8
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[13]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[13]~6_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(13)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(13),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(13),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[13]~6_combout\);

-- Location: LCCOMB_X17_Y17_N24
\u0|mm_interconnect_0|rsp_mux|src_payload~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~11_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(2) & ((\u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\) # ((\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(18))))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(2) & (\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(2),
	datab => \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(18),
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~11_combout\);

-- Location: LCCOMB_X16_Y13_N8
\u0|core0|cpu|av_ld_byte2_data[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte2_data[2]~5_combout\ = (\u0|core0|cpu|av_ld_aligning_data~q\ & (\u0|core0|cpu|av_fill_bit~0_combout\)) # (!\u0|core0|cpu|av_ld_aligning_data~q\ & ((\u0|mm_interconnect_0|rsp_mux|src_payload~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_fill_bit~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_payload~11_combout\,
	datad => \u0|core0|cpu|av_ld_aligning_data~q\,
	combout => \u0|core0|cpu|av_ld_byte2_data[2]~5_combout\);

-- Location: LCCOMB_X17_Y15_N12
\u0|core0|cpu|av_ld_byte3_data_nxt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte3_data_nxt~2_combout\ = (\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(26)) # 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(10) & \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(10) & ((\u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(10),
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(26),
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\,
	combout => \u0|core0|cpu|av_ld_byte3_data_nxt~2_combout\);

-- Location: LCCOMB_X16_Y13_N10
\u0|core0|cpu|av_ld_byte3_data_nxt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte3_data_nxt~3_combout\ = (\u0|core0|cpu|av_ld_aligning_data~q\ & (\u0|core0|cpu|av_fill_bit~0_combout\)) # (!\u0|core0|cpu|av_ld_aligning_data~q\ & ((\u0|core0|cpu|av_ld_byte3_data_nxt~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|av_ld_aligning_data~q\,
	datac => \u0|core0|cpu|av_fill_bit~0_combout\,
	datad => \u0|core0|cpu|av_ld_byte3_data_nxt~2_combout\,
	combout => \u0|core0|cpu|av_ld_byte3_data_nxt~3_combout\);

-- Location: FF_X16_Y13_N11
\u0|core0|cpu|av_ld_byte3_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|av_ld_byte3_data_nxt~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|av_ld_byte3_data\(2));

-- Location: FF_X16_Y13_N9
\u0|core0|cpu|av_ld_byte2_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|av_ld_byte2_data[2]~5_combout\,
	asdata => \u0|core0|cpu|av_ld_byte3_data\(2),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|av_ld_byte2_data\(2));

-- Location: LCCOMB_X13_Y15_N14
\u0|core0|cpu|E_src2[20]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_src2[20]~8_combout\ = (\u0|core0|cpu|R_src2_use_imm~q\ & ((\u0|core0|cpu|D_iw\(21)))) # (!\u0|core0|cpu|R_src2_use_imm~q\ & (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_src2_use_imm~q\,
	datab => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	datad => \u0|core0|cpu|D_iw\(21),
	combout => \u0|core0|cpu|E_src2[20]~8_combout\);

-- Location: LCCOMB_X11_Y18_N22
\u0|core0|cpu|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Equal0~10_combout\ = (\u0|core0|cpu|D_iw\(2) & (!\u0|core0|cpu|D_iw\(0) & (!\u0|core0|cpu|D_iw\(1) & \u0|core0|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(2),
	datab => \u0|core0|cpu|D_iw\(0),
	datac => \u0|core0|cpu|D_iw\(1),
	datad => \u0|core0|cpu|D_iw\(3),
	combout => \u0|core0|cpu|Equal0~10_combout\);

-- Location: LCCOMB_X14_Y20_N12
\u0|core0|cpu|D_ctrl_logic~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_logic~0_combout\ = (!\u0|core0|cpu|Equal0~10_combout\ & ((!\u0|core0|cpu|Equal0~9_combout\) # (!\u0|core0|cpu|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|D_iw\(4),
	datac => \u0|core0|cpu|Equal0~10_combout\,
	datad => \u0|core0|cpu|Equal0~9_combout\,
	combout => \u0|core0|cpu|D_ctrl_logic~0_combout\);

-- Location: LCCOMB_X14_Y20_N28
\u0|core0|cpu|D_ctrl_unsigned_lo_imm16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_unsigned_lo_imm16~3_combout\ = (\u0|core0|cpu|D_iw\(5) & ((\u0|core0|cpu|D_iw\(4) & (\u0|core0|cpu|Equal0~5_combout\)) # (!\u0|core0|cpu|D_iw\(4) & ((\u0|core0|cpu|Equal0~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Equal0~5_combout\,
	datab => \u0|core0|cpu|D_iw\(4),
	datac => \u0|core0|cpu|Equal0~7_combout\,
	datad => \u0|core0|cpu|D_iw\(5),
	combout => \u0|core0|cpu|D_ctrl_unsigned_lo_imm16~3_combout\);

-- Location: LCCOMB_X14_Y20_N4
\u0|core0|cpu|D_ctrl_unsigned_lo_imm16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_unsigned_lo_imm16~4_combout\ = (\u0|core0|cpu|D_ctrl_unsigned_lo_imm16~3_combout\) # ((\u0|core0|cpu|D_ctrl_unsigned_lo_imm16~5_combout\) # ((!\u0|core0|cpu|D_ctrl_logic~0_combout\ & !\u0|core0|cpu|D_iw\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_ctrl_logic~0_combout\,
	datab => \u0|core0|cpu|D_ctrl_unsigned_lo_imm16~3_combout\,
	datac => \u0|core0|cpu|D_ctrl_unsigned_lo_imm16~5_combout\,
	datad => \u0|core0|cpu|D_iw\(5),
	combout => \u0|core0|cpu|D_ctrl_unsigned_lo_imm16~4_combout\);

-- Location: FF_X14_Y20_N5
\u0|core0|cpu|R_ctrl_unsigned_lo_imm16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|D_ctrl_unsigned_lo_imm16~4_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|R_ctrl_unsigned_lo_imm16~q\);

-- Location: LCCOMB_X12_Y17_N10
\u0|core0|cpu|Equal62~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Equal62~5_combout\ = (!\u0|core0|cpu|D_iw\(16) & (\u0|core0|cpu|D_iw\(11) & (!\u0|core0|cpu|D_iw\(13) & !\u0|core0|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(16),
	datab => \u0|core0|cpu|D_iw\(11),
	datac => \u0|core0|cpu|D_iw\(13),
	datad => \u0|core0|cpu|D_iw\(12),
	combout => \u0|core0|cpu|Equal62~5_combout\);

-- Location: LCCOMB_X11_Y19_N14
\u0|core0|cpu|D_ctrl_force_src2_zero~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_force_src2_zero~5_combout\ = ((\u0|core0|cpu|D_iw\(15)) # (!\u0|core0|cpu|Equal0~4_combout\)) # (!\u0|core0|cpu|Equal62~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|Equal62~5_combout\,
	datac => \u0|core0|cpu|Equal0~4_combout\,
	datad => \u0|core0|cpu|D_iw\(15),
	combout => \u0|core0|cpu|D_ctrl_force_src2_zero~5_combout\);

-- Location: LCCOMB_X12_Y17_N26
\u0|core0|cpu|Equal62~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Equal62~9_combout\ = (\u0|core0|cpu|D_iw\(16) & (\u0|core0|cpu|D_iw\(11) & (\u0|core0|cpu|D_iw\(13) & !\u0|core0|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(16),
	datab => \u0|core0|cpu|D_iw\(11),
	datac => \u0|core0|cpu|D_iw\(13),
	datad => \u0|core0|cpu|D_iw\(12),
	combout => \u0|core0|cpu|Equal62~9_combout\);

-- Location: LCCOMB_X13_Y20_N18
\u0|core0|cpu|D_ctrl_force_src2_zero~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_force_src2_zero~3_combout\ = (\u0|core0|cpu|D_iw\(15) & ((\u0|core0|cpu|Equal62~9_combout\) # ((!\u0|core0|cpu|D_iw\(14) & \u0|core0|cpu|Equal62~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(14),
	datab => \u0|core0|cpu|Equal62~10_combout\,
	datac => \u0|core0|cpu|Equal62~9_combout\,
	datad => \u0|core0|cpu|D_iw\(15),
	combout => \u0|core0|cpu|D_ctrl_force_src2_zero~3_combout\);

-- Location: LCCOMB_X12_Y17_N30
\u0|core0|cpu|Equal62~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Equal62~11_combout\ = (!\u0|core0|cpu|D_iw\(16) & (\u0|core0|cpu|D_iw\(11) & (\u0|core0|cpu|D_iw\(13) & !\u0|core0|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(16),
	datab => \u0|core0|cpu|D_iw\(11),
	datac => \u0|core0|cpu|D_iw\(13),
	datad => \u0|core0|cpu|D_iw\(12),
	combout => \u0|core0|cpu|Equal62~11_combout\);

-- Location: LCCOMB_X13_Y20_N12
\u0|core0|cpu|D_ctrl_force_src2_zero~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_force_src2_zero~4_combout\ = (\u0|core0|cpu|Equal0~4_combout\ & ((\u0|core0|cpu|D_ctrl_force_src2_zero~3_combout\) # ((!\u0|core0|cpu|D_iw\(15) & \u0|core0|cpu|Equal62~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(15),
	datab => \u0|core0|cpu|D_ctrl_force_src2_zero~3_combout\,
	datac => \u0|core0|cpu|Equal62~11_combout\,
	datad => \u0|core0|cpu|Equal0~4_combout\,
	combout => \u0|core0|cpu|D_ctrl_force_src2_zero~4_combout\);

-- Location: LCCOMB_X13_Y20_N14
\u0|core0|cpu|D_ctrl_force_src2_zero~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_force_src2_zero~19_combout\ = (\u0|core0|cpu|D_ctrl_force_src2_zero~18_combout\ & (!\u0|core0|cpu|Equal0~13_combout\ & (\u0|core0|cpu|D_ctrl_force_src2_zero~5_combout\ & !\u0|core0|cpu|D_ctrl_force_src2_zero~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_ctrl_force_src2_zero~18_combout\,
	datab => \u0|core0|cpu|Equal0~13_combout\,
	datac => \u0|core0|cpu|D_ctrl_force_src2_zero~5_combout\,
	datad => \u0|core0|cpu|D_ctrl_force_src2_zero~4_combout\,
	combout => \u0|core0|cpu|D_ctrl_force_src2_zero~19_combout\);

-- Location: LCCOMB_X14_Y20_N10
\u0|core0|cpu|D_ctrl_force_src2_zero~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_force_src2_zero~20_combout\ = (\u0|core0|cpu|D_iw\(4) & (((\u0|core0|cpu|Equal0~15_combout\ & !\u0|core0|cpu|D_iw\(5))))) # (!\u0|core0|cpu|D_iw\(4) & ((\u0|core0|cpu|Equal0~2_combout\) # ((\u0|core0|cpu|Equal0~15_combout\ & 
-- \u0|core0|cpu|D_iw\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Equal0~2_combout\,
	datab => \u0|core0|cpu|D_iw\(4),
	datac => \u0|core0|cpu|Equal0~15_combout\,
	datad => \u0|core0|cpu|D_iw\(5),
	combout => \u0|core0|cpu|D_ctrl_force_src2_zero~20_combout\);

-- Location: LCCOMB_X14_Y20_N14
\u0|core0|cpu|D_ctrl_force_src2_zero~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_force_src2_zero~21_combout\ = ((\u0|core0|cpu|D_ctrl_force_src2_zero~20_combout\) # ((\u0|core0|cpu|D_iw\(4) & !\u0|core0|cpu|D_ctrl_force_src2_zero~2_combout\))) # (!\u0|core0|cpu|D_ctrl_force_src2_zero~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_ctrl_force_src2_zero~19_combout\,
	datab => \u0|core0|cpu|D_iw\(4),
	datac => \u0|core0|cpu|D_ctrl_force_src2_zero~2_combout\,
	datad => \u0|core0|cpu|D_ctrl_force_src2_zero~20_combout\,
	combout => \u0|core0|cpu|D_ctrl_force_src2_zero~21_combout\);

-- Location: FF_X14_Y20_N15
\u0|core0|cpu|R_ctrl_force_src2_zero\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|D_ctrl_force_src2_zero~21_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|R_ctrl_force_src2_zero~q\);

-- Location: LCCOMB_X14_Y16_N14
\u0|core0|cpu|R_src2_hi~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|R_src2_hi~0_combout\ = (\u0|core0|cpu|R_ctrl_unsigned_lo_imm16~q\) # (\u0|core0|cpu|R_ctrl_force_src2_zero~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|R_ctrl_unsigned_lo_imm16~q\,
	datad => \u0|core0|cpu|R_ctrl_force_src2_zero~q\,
	combout => \u0|core0|cpu|R_src2_hi~0_combout\);

-- Location: FF_X13_Y15_N15
\u0|core0|cpu|E_src2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_src2[20]~8_combout\,
	asdata => \u0|core0|cpu|D_iw\(10),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|R_src2_hi~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src2\(20));

-- Location: LCCOMB_X26_Y19_N6
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|cfgrom_readdata[26]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|cfgrom_readdata[26]~0_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(3)) # 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(2) $ (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(2),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(4),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(3),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|cfgrom_readdata[26]~0_combout\);

-- Location: LCCOMB_X26_Y19_N8
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[26]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[26]~8_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|cfgrom_readdata[26]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|cfgrom_readdata[26]~0_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[26]~8_combout\);

-- Location: LCCOMB_X24_Y19_N12
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[26]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[26]~26_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\) # 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_rd_d1~q\ & !\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_rd_d1~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[26]~26_combout\);

-- Location: FF_X26_Y19_N9
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[26]~8_combout\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(29),
	sload => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[26]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(26));

-- Location: LCCOMB_X13_Y15_N20
\u0|core0|cpu|E_src2[25]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_src2[25]~3_combout\ = (\u0|core0|cpu|R_src2_use_imm~q\ & (\u0|core0|cpu|D_iw\(21))) # (!\u0|core0|cpu|R_src2_use_imm~q\ & ((\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_src2_use_imm~q\,
	datab => \u0|core0|cpu|D_iw\(21),
	datad => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	combout => \u0|core0|cpu|E_src2[25]~3_combout\);

-- Location: FF_X13_Y15_N21
\u0|core0|cpu|E_src2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_src2[25]~3_combout\,
	asdata => \u0|core0|cpu|D_iw\(15),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|R_src2_hi~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src2\(25));

-- Location: LCCOMB_X10_Y13_N28
\u0|core0|cpu|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~2_combout\ = \u0|core0|cpu|E_src2\(25) $ (\u0|core0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|E_src2\(25),
	datad => \u0|core0|cpu|E_alu_sub~q\,
	combout => \u0|core0|cpu|Add1~2_combout\);

-- Location: LCCOMB_X13_Y15_N26
\u0|core0|cpu|E_src2[26]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_src2[26]~2_combout\ = (\u0|core0|cpu|R_src2_use_imm~q\ & ((\u0|core0|cpu|D_iw\(21)))) # (!\u0|core0|cpu|R_src2_use_imm~q\ & (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_src2_use_imm~q\,
	datab => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	datad => \u0|core0|cpu|D_iw\(21),
	combout => \u0|core0|cpu|E_src2[26]~2_combout\);

-- Location: FF_X13_Y15_N27
\u0|core0|cpu|E_src2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_src2[26]~2_combout\,
	asdata => \u0|core0|cpu|D_iw\(16),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|R_src2_hi~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src2\(26));

-- Location: LCCOMB_X17_Y15_N16
\u0|core0|cpu|av_ld_byte3_data_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte3_data_nxt~0_combout\ = (\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(27)) # 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(11) & \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(11) & ((\u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(11),
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(27),
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\,
	combout => \u0|core0|cpu|av_ld_byte3_data_nxt~0_combout\);

-- Location: LCCOMB_X13_Y12_N8
\u0|core0|cpu|av_ld_byte3_data_nxt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte3_data_nxt~1_combout\ = (\u0|core0|cpu|av_ld_aligning_data~q\ & ((\u0|core0|cpu|av_fill_bit~0_combout\))) # (!\u0|core0|cpu|av_ld_aligning_data~q\ & (\u0|core0|cpu|av_ld_byte3_data_nxt~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|av_ld_byte3_data_nxt~0_combout\,
	datac => \u0|core0|cpu|av_ld_aligning_data~q\,
	datad => \u0|core0|cpu|av_fill_bit~0_combout\,
	combout => \u0|core0|cpu|av_ld_byte3_data_nxt~1_combout\);

-- Location: FF_X13_Y12_N9
\u0|core0|cpu|av_ld_byte3_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|av_ld_byte3_data_nxt~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|av_ld_byte3_data\(3));

-- Location: LCCOMB_X18_Y16_N26
\u0|core0|cpu|av_ld_byte3_data_nxt~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte3_data_nxt~8_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(12)) # 
-- ((\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(28) & \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\)))) # (!\u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\ & 
-- (((\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(28) & \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(12),
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(28),
	datad => \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	combout => \u0|core0|cpu|av_ld_byte3_data_nxt~8_combout\);

-- Location: LCCOMB_X13_Y12_N22
\u0|core0|cpu|av_ld_byte3_data_nxt~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte3_data_nxt~9_combout\ = (\u0|core0|cpu|av_ld_aligning_data~q\ & ((\u0|core0|cpu|av_fill_bit~0_combout\))) # (!\u0|core0|cpu|av_ld_aligning_data~q\ & (\u0|core0|cpu|av_ld_byte3_data_nxt~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_ld_byte3_data_nxt~8_combout\,
	datac => \u0|core0|cpu|av_ld_aligning_data~q\,
	datad => \u0|core0|cpu|av_fill_bit~0_combout\,
	combout => \u0|core0|cpu|av_ld_byte3_data_nxt~9_combout\);

-- Location: FF_X13_Y12_N23
\u0|core0|cpu|av_ld_byte3_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|av_ld_byte3_data_nxt~9_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|av_ld_byte3_data\(4));

-- Location: LCCOMB_X13_Y12_N10
\u0|core0|cpu|W_rf_wr_data[28]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_rf_wr_data[28]~31_combout\ = (\u0|core0|cpu|R_ctrl_ld~q\ & (((\u0|core0|cpu|av_ld_byte3_data\(4))))) # (!\u0|core0|cpu|R_ctrl_ld~q\ & (!\u0|core0|cpu|E_alu_result~0_combout\ & ((\u0|core0|cpu|W_alu_result\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_alu_result~0_combout\,
	datab => \u0|core0|cpu|R_ctrl_ld~q\,
	datac => \u0|core0|cpu|av_ld_byte3_data\(4),
	datad => \u0|core0|cpu|W_alu_result\(28),
	combout => \u0|core0|cpu|W_rf_wr_data[28]~31_combout\);

-- Location: LCCOMB_X17_Y15_N28
\u0|core0|cpu|av_ld_byte3_data_nxt~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte3_data_nxt~14_combout\ = (\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(29)) # 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(13) & \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(13) & ((\u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(13),
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(29),
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\,
	combout => \u0|core0|cpu|av_ld_byte3_data_nxt~14_combout\);

-- Location: LCCOMB_X13_Y12_N14
\u0|core0|cpu|av_ld_byte3_data_nxt~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte3_data_nxt~15_combout\ = (\u0|core0|cpu|av_ld_aligning_data~q\ & (\u0|core0|cpu|av_fill_bit~0_combout\)) # (!\u0|core0|cpu|av_ld_aligning_data~q\ & ((\u0|core0|cpu|av_ld_byte3_data_nxt~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_ld_aligning_data~q\,
	datab => \u0|core0|cpu|av_fill_bit~0_combout\,
	datad => \u0|core0|cpu|av_ld_byte3_data_nxt~14_combout\,
	combout => \u0|core0|cpu|av_ld_byte3_data_nxt~15_combout\);

-- Location: FF_X13_Y12_N15
\u0|core0|cpu|av_ld_byte3_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|av_ld_byte3_data_nxt~15_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|av_ld_byte3_data\(5));

-- Location: LCCOMB_X17_Y16_N16
\u0|core0|cpu|av_ld_byte3_data_nxt~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte3_data_nxt~12_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(14)) # ((\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(30))))) # (!\u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\ & (\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(30),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(14),
	combout => \u0|core0|cpu|av_ld_byte3_data_nxt~12_combout\);

-- Location: LCCOMB_X13_Y12_N26
\u0|core0|cpu|av_ld_byte3_data_nxt~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte3_data_nxt~13_combout\ = (\u0|core0|cpu|av_ld_aligning_data~q\ & (\u0|core0|cpu|av_fill_bit~0_combout\)) # (!\u0|core0|cpu|av_ld_aligning_data~q\ & ((\u0|core0|cpu|av_ld_byte3_data_nxt~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|av_fill_bit~0_combout\,
	datac => \u0|core0|cpu|av_ld_aligning_data~q\,
	datad => \u0|core0|cpu|av_ld_byte3_data_nxt~12_combout\,
	combout => \u0|core0|cpu|av_ld_byte3_data_nxt~13_combout\);

-- Location: FF_X13_Y12_N27
\u0|core0|cpu|av_ld_byte3_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|av_ld_byte3_data_nxt~13_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|av_ld_byte3_data\(6));

-- Location: M9K_X15_Y14_N0
\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_register_bank_a_module:soc_core0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|core0|cpu|W_rf_wren~combout\,
	portbre => VCC,
	clk0 => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	portadatain => \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X14_Y14_N2
\u0|core0|cpu|R_src1[31]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|R_src1[31]~21_combout\ = (!\u0|core0|cpu|R_src1~15_combout\ & (\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31) & ((!\u0|core0|cpu|R_ctrl_jmp_direct~q\) # (!\u0|core0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_valid_from_R~q\,
	datab => \u0|core0|cpu|R_ctrl_jmp_direct~q\,
	datac => \u0|core0|cpu|R_src1~15_combout\,
	datad => \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31),
	combout => \u0|core0|cpu|R_src1[31]~21_combout\);

-- Location: FF_X14_Y14_N3
\u0|core0|cpu|E_src1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|R_src1[31]~21_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src1\(31));

-- Location: M9K_X15_Y15_N0
\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_register_bank_b_module:soc_core0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|core0|cpu|W_rf_wren~combout\,
	portbre => VCC,
	clk0 => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	portadatain => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X13_Y15_N30
\u0|core0|cpu|R_src2_hi[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|R_src2_hi[15]~1_combout\ = (\u0|core0|cpu|R_ctrl_hi_imm16~q\ & (((\u0|core0|cpu|D_iw\(21))))) # (!\u0|core0|cpu|R_ctrl_hi_imm16~q\ & ((\u0|core0|cpu|R_src2_use_imm~q\ & ((\u0|core0|cpu|D_iw\(21)))) # (!\u0|core0|cpu|R_src2_use_imm~q\ & 
-- (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	datab => \u0|core0|cpu|R_ctrl_hi_imm16~q\,
	datac => \u0|core0|cpu|R_src2_use_imm~q\,
	datad => \u0|core0|cpu|D_iw\(21),
	combout => \u0|core0|cpu|R_src2_hi[15]~1_combout\);

-- Location: LCCOMB_X14_Y16_N28
\u0|core0|cpu|R_src2_hi[15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|R_src2_hi[15]~2_combout\ = (!\u0|core0|cpu|R_ctrl_unsigned_lo_imm16~q\ & (\u0|core0|cpu|R_src2_hi[15]~1_combout\ & !\u0|core0|cpu|R_ctrl_force_src2_zero~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|R_ctrl_unsigned_lo_imm16~q\,
	datac => \u0|core0|cpu|R_src2_hi[15]~1_combout\,
	datad => \u0|core0|cpu|R_ctrl_force_src2_zero~q\,
	combout => \u0|core0|cpu|R_src2_hi[15]~2_combout\);

-- Location: FF_X14_Y16_N29
\u0|core0|cpu|E_src2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|R_src2_hi[15]~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src2\(31));

-- Location: LCCOMB_X10_Y16_N12
\u0|core0|cpu|E_logic_result[31]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_logic_result[31]~28_combout\ = (\u0|core0|cpu|E_src1\(31) & (\u0|core0|cpu|R_logic_op\(1) $ (((\u0|core0|cpu|R_logic_op\(0) & \u0|core0|cpu|E_src2\(31)))))) # (!\u0|core0|cpu|E_src1\(31) & ((\u0|core0|cpu|E_src2\(31) & 
-- ((\u0|core0|cpu|R_logic_op\(1)))) # (!\u0|core0|cpu|E_src2\(31) & (!\u0|core0|cpu|R_logic_op\(0) & !\u0|core0|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_src1\(31),
	datab => \u0|core0|cpu|R_logic_op\(0),
	datac => \u0|core0|cpu|E_src2\(31),
	datad => \u0|core0|cpu|R_logic_op\(1),
	combout => \u0|core0|cpu|E_logic_result[31]~28_combout\);

-- Location: LCCOMB_X14_Y20_N2
\u0|core0|cpu|D_ctrl_alu_subtract~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_alu_subtract~2_combout\ = (\u0|core0|cpu|D_iw\(4) & (!\u0|core0|cpu|Equal0~5_combout\ & ((!\u0|core0|cpu|Equal0~6_combout\)))) # (!\u0|core0|cpu|D_iw\(4) & (((!\u0|core0|cpu|D_ctrl_alu_force_xor~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001101000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Equal0~5_combout\,
	datab => \u0|core0|cpu|D_iw\(4),
	datac => \u0|core0|cpu|D_ctrl_alu_force_xor~14_combout\,
	datad => \u0|core0|cpu|Equal0~6_combout\,
	combout => \u0|core0|cpu|D_ctrl_alu_subtract~2_combout\);

-- Location: LCCOMB_X11_Y19_N28
\u0|core0|cpu|E_invert_arith_src_msb~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_invert_arith_src_msb~0_combout\ = (\u0|core0|cpu|Equal0~4_combout\ & (\u0|core0|cpu|Equal62~6_combout\ & (\u0|core0|cpu|D_iw\(15) $ (\u0|core0|cpu|D_iw\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(15),
	datab => \u0|core0|cpu|D_iw\(14),
	datac => \u0|core0|cpu|Equal0~4_combout\,
	datad => \u0|core0|cpu|Equal62~6_combout\,
	combout => \u0|core0|cpu|E_invert_arith_src_msb~0_combout\);

-- Location: LCCOMB_X11_Y19_N18
\u0|core0|cpu|E_invert_arith_src_msb~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_invert_arith_src_msb~1_combout\ = (\u0|core0|cpu|R_valid~q\ & ((\u0|core0|cpu|E_invert_arith_src_msb~0_combout\) # ((!\u0|core0|cpu|D_ctrl_alu_subtract~2_combout\ & !\u0|core0|cpu|D_iw\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_ctrl_alu_subtract~2_combout\,
	datab => \u0|core0|cpu|E_invert_arith_src_msb~0_combout\,
	datac => \u0|core0|cpu|D_iw\(5),
	datad => \u0|core0|cpu|R_valid~q\,
	combout => \u0|core0|cpu|E_invert_arith_src_msb~1_combout\);

-- Location: FF_X11_Y19_N19
\u0|core0|cpu|E_invert_arith_src_msb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_invert_arith_src_msb~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_invert_arith_src_msb~q\);

-- Location: LCCOMB_X10_Y16_N18
\u0|core0|cpu|Add1~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~89_combout\ = \u0|core0|cpu|E_src2\(31) $ (\u0|core0|cpu|E_invert_arith_src_msb~q\ $ (\u0|core0|cpu|E_alu_sub~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_src2\(31),
	datab => \u0|core0|cpu|E_invert_arith_src_msb~q\,
	datac => \u0|core0|cpu|E_alu_sub~q\,
	combout => \u0|core0|cpu|Add1~89_combout\);

-- Location: LCCOMB_X10_Y16_N4
\u0|core0|cpu|E_arith_src1[31]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_arith_src1\(31) = \u0|core0|cpu|E_invert_arith_src_msb~q\ $ (\u0|core0|cpu|E_src1\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|E_invert_arith_src_msb~q\,
	datac => \u0|core0|cpu|E_src1\(31),
	combout => \u0|core0|cpu|E_arith_src1\(31));

-- Location: LCCOMB_X13_Y15_N2
\u0|core0|cpu|E_src2[30]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_src2[30]~13_combout\ = (\u0|core0|cpu|R_src2_use_imm~q\ & ((\u0|core0|cpu|D_iw\(21)))) # (!\u0|core0|cpu|R_src2_use_imm~q\ & (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_src2_use_imm~q\,
	datab => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	datad => \u0|core0|cpu|D_iw\(21),
	combout => \u0|core0|cpu|E_src2[30]~13_combout\);

-- Location: FF_X13_Y15_N3
\u0|core0|cpu|E_src2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_src2[30]~13_combout\,
	asdata => \u0|core0|cpu|D_iw\(20),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|R_src2_hi~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src2\(30));

-- Location: LCCOMB_X13_Y14_N22
\u0|core0|cpu|Add1~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~90_combout\ = \u0|core0|cpu|E_alu_sub~q\ $ (\u0|core0|cpu|E_src2\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_alu_sub~q\,
	datad => \u0|core0|cpu|E_src2\(30),
	combout => \u0|core0|cpu|Add1~90_combout\);

-- Location: LCCOMB_X14_Y14_N4
\u0|core0|cpu|R_src1[29]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|R_src1[29]~22_combout\ = (!\u0|core0|cpu|R_src1~15_combout\ & (\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29) & ((!\u0|core0|cpu|R_ctrl_jmp_direct~q\) # (!\u0|core0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_valid_from_R~q\,
	datab => \u0|core0|cpu|R_src1~15_combout\,
	datac => \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29),
	datad => \u0|core0|cpu|R_ctrl_jmp_direct~q\,
	combout => \u0|core0|cpu|R_src1[29]~22_combout\);

-- Location: FF_X14_Y14_N5
\u0|core0|cpu|E_src1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|R_src1[29]~22_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src1\(29));

-- Location: LCCOMB_X14_Y14_N8
\u0|core0|cpu|R_src1[28]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|R_src1[28]~19_combout\ = (!\u0|core0|cpu|R_src1~15_combout\ & (\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28) & ((!\u0|core0|cpu|R_ctrl_jmp_direct~q\) # (!\u0|core0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_valid_from_R~q\,
	datab => \u0|core0|cpu|R_src1~15_combout\,
	datac => \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28),
	datad => \u0|core0|cpu|R_ctrl_jmp_direct~q\,
	combout => \u0|core0|cpu|R_src1[28]~19_combout\);

-- Location: FF_X14_Y14_N9
\u0|core0|cpu|E_src1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|R_src1[28]~19_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src1\(28));

-- Location: LCCOMB_X13_Y15_N8
\u0|core0|cpu|E_src2[28]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_src2[28]~0_combout\ = (\u0|core0|cpu|R_src2_use_imm~q\ & (\u0|core0|cpu|D_iw\(21))) # (!\u0|core0|cpu|R_src2_use_imm~q\ & ((\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_src2_use_imm~q\,
	datab => \u0|core0|cpu|D_iw\(21),
	datad => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	combout => \u0|core0|cpu|E_src2[28]~0_combout\);

-- Location: FF_X13_Y15_N9
\u0|core0|cpu|E_src2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_src2[28]~0_combout\,
	asdata => \u0|core0|cpu|D_iw\(18),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|R_src2_hi~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src2\(28));

-- Location: LCCOMB_X10_Y13_N24
\u0|core0|cpu|Add1~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~86_combout\ = \u0|core0|cpu|E_alu_sub~q\ $ (\u0|core0|cpu|E_src2\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|E_alu_sub~q\,
	datad => \u0|core0|cpu|E_src2\(28),
	combout => \u0|core0|cpu|Add1~86_combout\);

-- Location: LCCOMB_X13_Y15_N0
\u0|core0|cpu|E_src2[27]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_src2[27]~1_combout\ = (\u0|core0|cpu|R_src2_use_imm~q\ & (\u0|core0|cpu|D_iw\(21))) # (!\u0|core0|cpu|R_src2_use_imm~q\ & ((\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_src2_use_imm~q\,
	datab => \u0|core0|cpu|D_iw\(21),
	datad => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	combout => \u0|core0|cpu|E_src2[27]~1_combout\);

-- Location: FF_X13_Y15_N1
\u0|core0|cpu|E_src2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_src2[27]~1_combout\,
	asdata => \u0|core0|cpu|D_iw\(17),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|R_src2_hi~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src2\(27));

-- Location: LCCOMB_X11_Y11_N8
\u0|core0|cpu|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~0_combout\ = \u0|core0|cpu|E_alu_sub~q\ $ (\u0|core0|cpu|E_src2\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_alu_sub~q\,
	datac => \u0|core0|cpu|E_src2\(27),
	combout => \u0|core0|cpu|Add1~0_combout\);

-- Location: LCCOMB_X10_Y13_N18
\u0|core0|cpu|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~1_combout\ = \u0|core0|cpu|E_src2\(26) $ (\u0|core0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|E_src2\(26),
	datad => \u0|core0|cpu|E_alu_sub~q\,
	combout => \u0|core0|cpu|Add1~1_combout\);

-- Location: LCCOMB_X13_Y15_N22
\u0|core0|cpu|E_src2[24]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_src2[24]~4_combout\ = (\u0|core0|cpu|R_src2_use_imm~q\ & (\u0|core0|cpu|D_iw\(21))) # (!\u0|core0|cpu|R_src2_use_imm~q\ & ((\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_src2_use_imm~q\,
	datab => \u0|core0|cpu|D_iw\(21),
	datad => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	combout => \u0|core0|cpu|E_src2[24]~4_combout\);

-- Location: FF_X13_Y15_N23
\u0|core0|cpu|E_src2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_src2[24]~4_combout\,
	asdata => \u0|core0|cpu|D_iw\(14),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|R_src2_hi~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src2\(24));

-- Location: LCCOMB_X12_Y15_N0
\u0|core0|cpu|Add1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~3_combout\ = \u0|core0|cpu|E_alu_sub~q\ $ (\u0|core0|cpu|E_src2\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_alu_sub~q\,
	datad => \u0|core0|cpu|E_src2\(24),
	combout => \u0|core0|cpu|Add1~3_combout\);

-- Location: LCCOMB_X13_Y15_N24
\u0|core0|cpu|E_src2[23]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_src2[23]~5_combout\ = (\u0|core0|cpu|R_src2_use_imm~q\ & (\u0|core0|cpu|D_iw\(21))) # (!\u0|core0|cpu|R_src2_use_imm~q\ & ((\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_src2_use_imm~q\,
	datab => \u0|core0|cpu|D_iw\(21),
	datad => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	combout => \u0|core0|cpu|E_src2[23]~5_combout\);

-- Location: FF_X13_Y15_N25
\u0|core0|cpu|E_src2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_src2[23]~5_combout\,
	asdata => \u0|core0|cpu|D_iw\(13),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|R_src2_hi~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src2\(23));

-- Location: LCCOMB_X12_Y15_N10
\u0|core0|cpu|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~4_combout\ = \u0|core0|cpu|E_alu_sub~q\ $ (\u0|core0|cpu|E_src2\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_alu_sub~q\,
	datad => \u0|core0|cpu|E_src2\(23),
	combout => \u0|core0|cpu|Add1~4_combout\);

-- Location: LCCOMB_X13_Y15_N18
\u0|core0|cpu|E_src2[22]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_src2[22]~6_combout\ = (\u0|core0|cpu|R_src2_use_imm~q\ & ((\u0|core0|cpu|D_iw\(21)))) # (!\u0|core0|cpu|R_src2_use_imm~q\ & (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_src2_use_imm~q\,
	datab => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	datad => \u0|core0|cpu|D_iw\(21),
	combout => \u0|core0|cpu|E_src2[22]~6_combout\);

-- Location: FF_X13_Y15_N19
\u0|core0|cpu|E_src2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_src2[22]~6_combout\,
	asdata => \u0|core0|cpu|D_iw\(12),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|R_src2_hi~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src2\(22));

-- Location: LCCOMB_X12_Y15_N28
\u0|core0|cpu|Add1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~5_combout\ = \u0|core0|cpu|E_alu_sub~q\ $ (\u0|core0|cpu|E_src2\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_alu_sub~q\,
	datad => \u0|core0|cpu|E_src2\(22),
	combout => \u0|core0|cpu|Add1~5_combout\);

-- Location: LCCOMB_X13_Y15_N28
\u0|core0|cpu|E_src2[21]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_src2[21]~7_combout\ = (\u0|core0|cpu|R_src2_use_imm~q\ & ((\u0|core0|cpu|D_iw\(21)))) # (!\u0|core0|cpu|R_src2_use_imm~q\ & (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_src2_use_imm~q\,
	datab => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	datad => \u0|core0|cpu|D_iw\(21),
	combout => \u0|core0|cpu|E_src2[21]~7_combout\);

-- Location: FF_X13_Y15_N29
\u0|core0|cpu|E_src2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_src2[21]~7_combout\,
	asdata => \u0|core0|cpu|D_iw\(11),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|R_src2_hi~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src2\(21));

-- Location: LCCOMB_X11_Y14_N4
\u0|core0|cpu|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~6_combout\ = \u0|core0|cpu|E_alu_sub~q\ $ (\u0|core0|cpu|E_src2\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_alu_sub~q\,
	datad => \u0|core0|cpu|E_src2\(21),
	combout => \u0|core0|cpu|Add1~6_combout\);

-- Location: LCCOMB_X11_Y14_N24
\u0|core0|cpu|E_src1[21]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_src1[21]~5_combout\ = (\u0|core0|cpu|R_src1~14_combout\ & ((\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21)))) # (!\u0|core0|cpu|R_src1~14_combout\ & (\u0|core0|cpu|D_iw\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_src1~14_combout\,
	datab => \u0|core0|cpu|D_iw\(25),
	datad => \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21),
	combout => \u0|core0|cpu|E_src1[21]~5_combout\);

-- Location: LCCOMB_X11_Y11_N10
\u0|core0|cpu|Add1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~7_combout\ = \u0|core0|cpu|E_alu_sub~q\ $ (\u0|core0|cpu|E_src2\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_alu_sub~q\,
	datac => \u0|core0|cpu|E_src2\(20),
	combout => \u0|core0|cpu|Add1~7_combout\);

-- Location: LCCOMB_X11_Y14_N6
\u0|core0|cpu|Add1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~9_combout\ = \u0|core0|cpu|E_src2\(18) $ (\u0|core0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_src2\(18),
	datad => \u0|core0|cpu|E_alu_sub~q\,
	combout => \u0|core0|cpu|Add1~9_combout\);

-- Location: LCCOMB_X14_Y14_N26
\u0|core0|cpu|E_src1[18]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_src1[18]~8_combout\ = (\u0|core0|cpu|R_src1~14_combout\ & (\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18))) # (!\u0|core0|cpu|R_src1~14_combout\ & ((\u0|core0|cpu|D_iw\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18),
	datab => \u0|core0|cpu|R_src1~14_combout\,
	datad => \u0|core0|cpu|D_iw\(22),
	combout => \u0|core0|cpu|E_src1[18]~8_combout\);

-- Location: LCCOMB_X12_Y14_N2
\u0|core0|cpu|E_src1[17]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_src1[17]~9_combout\ = (\u0|core0|cpu|R_src1~14_combout\ & ((\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17)))) # (!\u0|core0|cpu|R_src1~14_combout\ & (\u0|core0|cpu|D_iw\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(21),
	datab => \u0|core0|cpu|R_src1~14_combout\,
	datad => \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17),
	combout => \u0|core0|cpu|E_src1[17]~9_combout\);

-- Location: LCCOMB_X11_Y11_N22
\u0|core0|cpu|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~10_combout\ = \u0|core0|cpu|E_alu_sub~q\ $ (\u0|core0|cpu|E_src2\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_alu_sub~q\,
	datac => \u0|core0|cpu|E_src2\(17),
	combout => \u0|core0|cpu|Add1~10_combout\);

-- Location: LCCOMB_X12_Y14_N20
\u0|core0|cpu|E_src1[16]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_src1[16]~10_combout\ = (\u0|core0|cpu|R_src1~14_combout\ & ((\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16)))) # (!\u0|core0|cpu|R_src1~14_combout\ & (\u0|core0|cpu|D_iw\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(20),
	datab => \u0|core0|cpu|R_src1~14_combout\,
	datad => \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16),
	combout => \u0|core0|cpu|E_src1[16]~10_combout\);

-- Location: LCCOMB_X12_Y15_N30
\u0|core0|cpu|Add1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~11_combout\ = \u0|core0|cpu|E_alu_sub~q\ $ (\u0|core0|cpu|E_src2\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_alu_sub~q\,
	datad => \u0|core0|cpu|E_src2\(16),
	combout => \u0|core0|cpu|Add1~11_combout\);

-- Location: LCCOMB_X12_Y15_N24
\u0|core0|cpu|R_src2_lo[15]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|R_src2_lo[15]~7_combout\ = (!\u0|core0|cpu|E_src2[12]~15_combout\ & ((\u0|core0|cpu|R_src2_use_imm~q\ & (\u0|core0|cpu|D_iw\(21))) # (!\u0|core0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_src2[12]~15_combout\,
	datab => \u0|core0|cpu|D_iw\(21),
	datac => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	datad => \u0|core0|cpu|R_src2_use_imm~q\,
	combout => \u0|core0|cpu|R_src2_lo[15]~7_combout\);

-- Location: FF_X12_Y15_N25
\u0|core0|cpu|E_src2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|R_src2_lo[15]~7_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src2\(15));

-- Location: LCCOMB_X12_Y15_N18
\u0|core0|cpu|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~12_combout\ = \u0|core0|cpu|E_alu_sub~q\ $ (\u0|core0|cpu|E_src2\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_alu_sub~q\,
	datad => \u0|core0|cpu|E_src2\(15),
	combout => \u0|core0|cpu|Add1~12_combout\);

-- Location: LCCOMB_X16_Y18_N16
\u0|core0|cpu|R_src2_lo[14]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|R_src2_lo[14]~8_combout\ = (!\u0|core0|cpu|E_src2[12]~15_combout\ & ((\u0|core0|cpu|R_src2_use_imm~q\ & ((\u0|core0|cpu|D_iw\(20)))) # (!\u0|core0|cpu|R_src2_use_imm~q\ & 
-- (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	datab => \u0|core0|cpu|E_src2[12]~15_combout\,
	datac => \u0|core0|cpu|D_iw\(20),
	datad => \u0|core0|cpu|R_src2_use_imm~q\,
	combout => \u0|core0|cpu|R_src2_lo[14]~8_combout\);

-- Location: FF_X16_Y18_N17
\u0|core0|cpu|E_src2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|R_src2_lo[14]~8_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src2\(14));

-- Location: LCCOMB_X11_Y14_N8
\u0|core0|cpu|Add1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~13_combout\ = \u0|core0|cpu|E_src2\(14) $ (\u0|core0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|E_src2\(14),
	datad => \u0|core0|cpu|E_alu_sub~q\,
	combout => \u0|core0|cpu|Add1~13_combout\);

-- Location: LCCOMB_X11_Y14_N12
\u0|core0|cpu|E_src1[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_src1[13]~13_combout\ = (\u0|core0|cpu|R_src1~14_combout\ & ((\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13)))) # (!\u0|core0|cpu|R_src1~14_combout\ & (\u0|core0|cpu|D_iw\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_src1~14_combout\,
	datab => \u0|core0|cpu|D_iw\(17),
	datad => \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13),
	combout => \u0|core0|cpu|E_src1[13]~13_combout\);

-- Location: LCCOMB_X12_Y11_N28
\u0|core0|cpu|F_pc_nxt[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_nxt[11]~16_combout\ = (\u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\ & ((\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|core0|cpu|Add1~56_combout\))) # (!\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & 
-- (\u0|core0|cpu|F_pc_plus_one[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_pc_sel_nxt.10~1_combout\,
	datab => \u0|core0|cpu|F_pc_plus_one[11]~22_combout\,
	datac => \u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	datad => \u0|core0|cpu|Add1~56_combout\,
	combout => \u0|core0|cpu|F_pc_nxt[11]~16_combout\);

-- Location: FF_X12_Y11_N29
\u0|core0|cpu|F_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_pc_nxt[11]~16_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|F_pc\(11));

-- Location: LCCOMB_X11_Y13_N22
\u0|core0|cpu|F_pc_plus_one[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_plus_one[7]~14_combout\ = (\u0|core0|cpu|F_pc\(7) & (!\u0|core0|cpu|F_pc_plus_one[6]~13\)) # (!\u0|core0|cpu|F_pc\(7) & ((\u0|core0|cpu|F_pc_plus_one[6]~13\) # (GND)))
-- \u0|core0|cpu|F_pc_plus_one[7]~15\ = CARRY((!\u0|core0|cpu|F_pc_plus_one[6]~13\) # (!\u0|core0|cpu|F_pc\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|F_pc\(7),
	datad => VCC,
	cin => \u0|core0|cpu|F_pc_plus_one[6]~13\,
	combout => \u0|core0|cpu|F_pc_plus_one[7]~14_combout\,
	cout => \u0|core0|cpu|F_pc_plus_one[7]~15\);

-- Location: LCCOMB_X11_Y13_N24
\u0|core0|cpu|F_pc_plus_one[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_plus_one[8]~16_combout\ = (\u0|core0|cpu|F_pc\(8) & (\u0|core0|cpu|F_pc_plus_one[7]~15\ $ (GND))) # (!\u0|core0|cpu|F_pc\(8) & (!\u0|core0|cpu|F_pc_plus_one[7]~15\ & VCC))
-- \u0|core0|cpu|F_pc_plus_one[8]~17\ = CARRY((\u0|core0|cpu|F_pc\(8) & !\u0|core0|cpu|F_pc_plus_one[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|F_pc\(8),
	datad => VCC,
	cin => \u0|core0|cpu|F_pc_plus_one[7]~15\,
	combout => \u0|core0|cpu|F_pc_plus_one[8]~16_combout\,
	cout => \u0|core0|cpu|F_pc_plus_one[8]~17\);

-- Location: LCCOMB_X11_Y13_N26
\u0|core0|cpu|F_pc_plus_one[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_plus_one[9]~18_combout\ = (\u0|core0|cpu|F_pc\(9) & (!\u0|core0|cpu|F_pc_plus_one[8]~17\)) # (!\u0|core0|cpu|F_pc\(9) & ((\u0|core0|cpu|F_pc_plus_one[8]~17\) # (GND)))
-- \u0|core0|cpu|F_pc_plus_one[9]~19\ = CARRY((!\u0|core0|cpu|F_pc_plus_one[8]~17\) # (!\u0|core0|cpu|F_pc\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_pc\(9),
	datad => VCC,
	cin => \u0|core0|cpu|F_pc_plus_one[8]~17\,
	combout => \u0|core0|cpu|F_pc_plus_one[9]~18_combout\,
	cout => \u0|core0|cpu|F_pc_plus_one[9]~19\);

-- Location: LCCOMB_X16_Y15_N0
\u0|core0|cpu|R_src2_lo[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|R_src2_lo[11]~11_combout\ = (!\u0|core0|cpu|E_src2[12]~15_combout\ & ((\u0|core0|cpu|R_src2_use_imm~q\ & ((\u0|core0|cpu|D_iw\(17)))) # (!\u0|core0|cpu|R_src2_use_imm~q\ & 
-- (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	datab => \u0|core0|cpu|D_iw\(17),
	datac => \u0|core0|cpu|E_src2[12]~15_combout\,
	datad => \u0|core0|cpu|R_src2_use_imm~q\,
	combout => \u0|core0|cpu|R_src2_lo[11]~11_combout\);

-- Location: FF_X16_Y15_N1
\u0|core0|cpu|E_src2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|R_src2_lo[11]~11_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src2\(11));

-- Location: LCCOMB_X11_Y16_N22
\u0|core0|cpu|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~16_combout\ = \u0|core0|cpu|E_alu_sub~q\ $ (\u0|core0|cpu|E_src2\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|E_alu_sub~q\,
	datad => \u0|core0|cpu|E_src2\(11),
	combout => \u0|core0|cpu|Add1~16_combout\);

-- Location: LCCOMB_X11_Y14_N0
\u0|core0|cpu|E_src1[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_src1[10]~16_combout\ = (\u0|core0|cpu|R_src1~14_combout\ & ((\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10)))) # (!\u0|core0|cpu|R_src1~14_combout\ & (\u0|core0|cpu|D_iw\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_src1~14_combout\,
	datab => \u0|core0|cpu|D_iw\(14),
	datad => \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10),
	combout => \u0|core0|cpu|E_src1[10]~16_combout\);

-- Location: FF_X11_Y14_N1
\u0|core0|cpu|E_src1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_src1[10]~16_combout\,
	asdata => \u0|core0|cpu|F_pc_plus_one[8]~16_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src1\(10));

-- Location: LCCOMB_X11_Y15_N6
\u0|core0|cpu|E_src1[9]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_src1[9]~17_combout\ = (\u0|core0|cpu|R_src1~14_combout\ & ((\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9)))) # (!\u0|core0|cpu|R_src1~14_combout\ & (\u0|core0|cpu|D_iw\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_src1~14_combout\,
	datab => \u0|core0|cpu|D_iw\(13),
	datad => \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9),
	combout => \u0|core0|cpu|E_src1[9]~17_combout\);

-- Location: FF_X11_Y15_N7
\u0|core0|cpu|E_src1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_src1[9]~17_combout\,
	asdata => \u0|core0|cpu|F_pc_plus_one[7]~14_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src1\(9));

-- Location: LCCOMB_X14_Y15_N30
\u0|core0|cpu|R_src2_lo[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|R_src2_lo[8]~14_combout\ = (!\u0|core0|cpu|E_src2[12]~15_combout\ & ((\u0|core0|cpu|R_src2_use_imm~q\ & ((\u0|core0|cpu|D_iw\(14)))) # (!\u0|core0|cpu|R_src2_use_imm~q\ & 
-- (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_src2_use_imm~q\,
	datab => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	datac => \u0|core0|cpu|D_iw\(14),
	datad => \u0|core0|cpu|E_src2[12]~15_combout\,
	combout => \u0|core0|cpu|R_src2_lo[8]~14_combout\);

-- Location: FF_X14_Y15_N31
\u0|core0|cpu|E_src2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|R_src2_lo[8]~14_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src2\(8));

-- Location: LCCOMB_X11_Y14_N14
\u0|core0|cpu|Add1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~19_combout\ = \u0|core0|cpu|E_alu_sub~q\ $ (\u0|core0|cpu|E_src2\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_alu_sub~q\,
	datad => \u0|core0|cpu|E_src2\(8),
	combout => \u0|core0|cpu|Add1~19_combout\);

-- Location: LCCOMB_X10_Y15_N0
\u0|core0|cpu|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~20_combout\ = \u0|core0|cpu|E_src2\(7) $ (\u0|core0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_src2\(7),
	datac => \u0|core0|cpu|E_alu_sub~q\,
	combout => \u0|core0|cpu|Add1~20_combout\);

-- Location: LCCOMB_X12_Y14_N14
\u0|core0|cpu|E_src1[7]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_src1[7]~19_combout\ = (\u0|core0|cpu|R_src1~14_combout\ & ((\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7)))) # (!\u0|core0|cpu|R_src1~14_combout\ & (\u0|core0|cpu|D_iw\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(11),
	datab => \u0|core0|cpu|R_src1~14_combout\,
	datad => \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7),
	combout => \u0|core0|cpu|E_src1[7]~19_combout\);

-- Location: FF_X12_Y14_N15
\u0|core0|cpu|E_src1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_src1[7]~19_combout\,
	asdata => \u0|core0|cpu|F_pc_plus_one[5]~10_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src1\(7));

-- Location: LCCOMB_X13_Y14_N16
\u0|core0|cpu|Add1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~23_combout\ = \u0|core0|cpu|E_alu_sub~q\ $ (\u0|core0|cpu|E_src2\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_alu_sub~q\,
	datac => \u0|core0|cpu|E_src2\(4),
	combout => \u0|core0|cpu|Add1~23_combout\);

-- Location: LCCOMB_X21_Y14_N8
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~14_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~14_combout\);

-- Location: FF_X21_Y14_N9
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(8));

-- Location: FF_X21_Y14_N27
\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(8),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X21_Y14_N12
\u0|core0|cpu|F_iw[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[8]~26_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\ & (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\ & 
-- (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(8) & \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\,
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\,
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(8),
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|core0|cpu|F_iw[8]~26_combout\);

-- Location: LCCOMB_X18_Y14_N18
\u0|core0|cpu|F_iw[8]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[8]~27_combout\ = (\u0|core0|cpu|D_iw[24]~1_combout\ & ((\u0|core0|cpu|F_iw[8]~26_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_data[8]~0_combout\ & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_iw[8]~26_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_data[8]~0_combout\,
	datac => \u0|core0|cpu|D_iw[24]~1_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~1_combout\,
	combout => \u0|core0|cpu|F_iw[8]~27_combout\);

-- Location: FF_X18_Y14_N19
\u0|core0|cpu|D_iw[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_iw[8]~27_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|D_iw\(8));

-- Location: LCCOMB_X14_Y14_N30
\u0|core0|cpu|E_src1[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_src1[4]~24_combout\ = (\u0|core0|cpu|R_src1~14_combout\ & ((\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4)))) # (!\u0|core0|cpu|R_src1~14_combout\ & (\u0|core0|cpu|D_iw\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(8),
	datab => \u0|core0|cpu|R_src1~14_combout\,
	datad => \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4),
	combout => \u0|core0|cpu|E_src1[4]~24_combout\);

-- Location: FF_X14_Y14_N31
\u0|core0|cpu|E_src1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_src1[4]~24_combout\,
	asdata => \u0|core0|cpu|F_pc_plus_one[2]~4_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src1\(4));

-- Location: LCCOMB_X18_Y16_N24
\u0|core0|cpu|F_iw[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[7]~24_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\ & (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\ & 
-- (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(7) & \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\,
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\,
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(7),
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|core0|cpu|F_iw[7]~24_combout\);

-- Location: LCCOMB_X18_Y14_N24
\u0|core0|cpu|F_iw[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[7]~25_combout\ = (\u0|core0|cpu|D_iw[24]~1_combout\ & ((\u0|core0|cpu|F_iw[7]~24_combout\) # ((\u0|core0|cpu|av_ld_byte0_data_nxt[7]~21_combout\ & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_ld_byte0_data_nxt[7]~21_combout\,
	datab => \u0|core0|cpu|D_iw[24]~1_combout\,
	datac => \u0|core0|cpu|F_iw[7]~24_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~1_combout\,
	combout => \u0|core0|cpu|F_iw[7]~25_combout\);

-- Location: FF_X18_Y14_N25
\u0|core0|cpu|D_iw[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_iw[7]~25_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|D_iw\(7));

-- Location: LCCOMB_X14_Y14_N0
\u0|core0|cpu|E_src1[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_src1[3]~23_combout\ = (\u0|core0|cpu|R_src1~14_combout\ & (\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3))) # (!\u0|core0|cpu|R_src1~14_combout\ & ((\u0|core0|cpu|D_iw\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_src1~14_combout\,
	datab => \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3),
	datad => \u0|core0|cpu|D_iw\(7),
	combout => \u0|core0|cpu|E_src1[3]~23_combout\);

-- Location: LCCOMB_X11_Y13_N8
\u0|core0|cpu|F_pc_plus_one[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_plus_one[0]~0_combout\ = \u0|core0|cpu|F_pc\(0) $ (VCC)
-- \u0|core0|cpu|F_pc_plus_one[0]~1\ = CARRY(\u0|core0|cpu|F_pc\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|F_pc\(0),
	datad => VCC,
	combout => \u0|core0|cpu|F_pc_plus_one[0]~0_combout\,
	cout => \u0|core0|cpu|F_pc_plus_one[0]~1\);

-- Location: LCCOMB_X12_Y13_N10
\u0|core0|cpu|F_pc_nxt[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_nxt[0]~20_combout\ = (\u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\ & ((\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|core0|cpu|Add1~34_combout\))) # (!\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & 
-- (\u0|core0|cpu|F_pc_plus_one[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_pc_sel_nxt.10~1_combout\,
	datab => \u0|core0|cpu|F_pc_plus_one[0]~0_combout\,
	datac => \u0|core0|cpu|Add1~34_combout\,
	datad => \u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	combout => \u0|core0|cpu|F_pc_nxt[0]~20_combout\);

-- Location: FF_X12_Y13_N11
\u0|core0|cpu|F_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_pc_nxt[0]~20_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|F_pc\(0));

-- Location: LCCOMB_X11_Y13_N10
\u0|core0|cpu|F_pc_plus_one[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_plus_one[1]~2_combout\ = (\u0|core0|cpu|F_pc\(1) & (!\u0|core0|cpu|F_pc_plus_one[0]~1\)) # (!\u0|core0|cpu|F_pc\(1) & ((\u0|core0|cpu|F_pc_plus_one[0]~1\) # (GND)))
-- \u0|core0|cpu|F_pc_plus_one[1]~3\ = CARRY((!\u0|core0|cpu|F_pc_plus_one[0]~1\) # (!\u0|core0|cpu|F_pc\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|F_pc\(1),
	datad => VCC,
	cin => \u0|core0|cpu|F_pc_plus_one[0]~1\,
	combout => \u0|core0|cpu|F_pc_plus_one[1]~2_combout\,
	cout => \u0|core0|cpu|F_pc_plus_one[1]~3\);

-- Location: FF_X14_Y14_N1
\u0|core0|cpu|E_src1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_src1[3]~23_combout\,
	asdata => \u0|core0|cpu|F_pc_plus_one[1]~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src1\(3));

-- Location: LCCOMB_X12_Y14_N24
\u0|core0|cpu|E_src1[2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_src1[2]~22_combout\ = (\u0|core0|cpu|R_src1~14_combout\ & ((\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2)))) # (!\u0|core0|cpu|R_src1~14_combout\ & (\u0|core0|cpu|D_iw\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(6),
	datab => \u0|core0|cpu|R_src1~14_combout\,
	datad => \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2),
	combout => \u0|core0|cpu|E_src1[2]~22_combout\);

-- Location: FF_X12_Y14_N25
\u0|core0|cpu|E_src1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_src1[2]~22_combout\,
	asdata => \u0|core0|cpu|F_pc_plus_one[0]~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src1\(2));

-- Location: LCCOMB_X14_Y16_N20
\u0|core0|cpu|R_src2_lo[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|R_src2_lo[0]~0_combout\ = (!\u0|core0|cpu|R_ctrl_hi_imm16~q\ & !\u0|core0|cpu|R_ctrl_force_src2_zero~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|R_ctrl_hi_imm16~q\,
	datad => \u0|core0|cpu|R_ctrl_force_src2_zero~q\,
	combout => \u0|core0|cpu|R_src2_lo[0]~0_combout\);

-- Location: LCCOMB_X13_Y16_N10
\u0|core0|cpu|R_src2_lo[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|R_src2_lo[1]~3_combout\ = (\u0|core0|cpu|R_src2_lo[0]~0_combout\ & ((\u0|core0|cpu|R_src2_lo~1_combout\ & ((\u0|core0|cpu|D_iw\(7)))) # (!\u0|core0|cpu|R_src2_lo~1_combout\ & 
-- (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datab => \u0|core0|cpu|R_src2_lo~1_combout\,
	datac => \u0|core0|cpu|D_iw\(7),
	datad => \u0|core0|cpu|R_src2_lo[0]~0_combout\,
	combout => \u0|core0|cpu|R_src2_lo[1]~3_combout\);

-- Location: FF_X13_Y16_N11
\u0|core0|cpu|E_src2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|R_src2_lo[1]~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src2\(1));

-- Location: LCCOMB_X10_Y16_N16
\u0|core0|cpu|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~26_combout\ = \u0|core0|cpu|E_alu_sub~q\ $ (\u0|core0|cpu|E_src2\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|E_alu_sub~q\,
	datad => \u0|core0|cpu|E_src2\(1),
	combout => \u0|core0|cpu|Add1~26_combout\);

-- Location: LCCOMB_X14_Y14_N14
\u0|core0|cpu|R_src1[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|R_src1[0]~18_combout\ = (!\u0|core0|cpu|R_src1~15_combout\ & (\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0) & ((!\u0|core0|cpu|R_ctrl_jmp_direct~q\) # (!\u0|core0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_valid_from_R~q\,
	datab => \u0|core0|cpu|R_ctrl_jmp_direct~q\,
	datac => \u0|core0|cpu|R_src1~15_combout\,
	datad => \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0),
	combout => \u0|core0|cpu|R_src1[0]~18_combout\);

-- Location: FF_X14_Y14_N15
\u0|core0|cpu|E_src1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|R_src1[0]~18_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src1\(0));

-- Location: LCCOMB_X10_Y15_N14
\u0|core0|cpu|Add1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~29_cout\ = CARRY(\u0|core0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|E_alu_sub~q\,
	datad => VCC,
	cout => \u0|core0|cpu|Add1~29_cout\);

-- Location: LCCOMB_X10_Y15_N16
\u0|core0|cpu|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~30_combout\ = (\u0|core0|cpu|Add1~27_combout\ & ((\u0|core0|cpu|E_src1\(0) & (\u0|core0|cpu|Add1~29_cout\ & VCC)) # (!\u0|core0|cpu|E_src1\(0) & (!\u0|core0|cpu|Add1~29_cout\)))) # (!\u0|core0|cpu|Add1~27_combout\ & 
-- ((\u0|core0|cpu|E_src1\(0) & (!\u0|core0|cpu|Add1~29_cout\)) # (!\u0|core0|cpu|E_src1\(0) & ((\u0|core0|cpu|Add1~29_cout\) # (GND)))))
-- \u0|core0|cpu|Add1~31\ = CARRY((\u0|core0|cpu|Add1~27_combout\ & (!\u0|core0|cpu|E_src1\(0) & !\u0|core0|cpu|Add1~29_cout\)) # (!\u0|core0|cpu|Add1~27_combout\ & ((!\u0|core0|cpu|Add1~29_cout\) # (!\u0|core0|cpu|E_src1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Add1~27_combout\,
	datab => \u0|core0|cpu|E_src1\(0),
	datad => VCC,
	cin => \u0|core0|cpu|Add1~29_cout\,
	combout => \u0|core0|cpu|Add1~30_combout\,
	cout => \u0|core0|cpu|Add1~31\);

-- Location: LCCOMB_X10_Y15_N18
\u0|core0|cpu|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~32_combout\ = ((\u0|core0|cpu|E_src1\(1) $ (\u0|core0|cpu|Add1~26_combout\ $ (!\u0|core0|cpu|Add1~31\)))) # (GND)
-- \u0|core0|cpu|Add1~33\ = CARRY((\u0|core0|cpu|E_src1\(1) & ((\u0|core0|cpu|Add1~26_combout\) # (!\u0|core0|cpu|Add1~31\))) # (!\u0|core0|cpu|E_src1\(1) & (\u0|core0|cpu|Add1~26_combout\ & !\u0|core0|cpu|Add1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_src1\(1),
	datab => \u0|core0|cpu|Add1~26_combout\,
	datad => VCC,
	cin => \u0|core0|cpu|Add1~31\,
	combout => \u0|core0|cpu|Add1~32_combout\,
	cout => \u0|core0|cpu|Add1~33\);

-- Location: LCCOMB_X10_Y15_N20
\u0|core0|cpu|Add1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~34_combout\ = (\u0|core0|cpu|Add1~25_combout\ & ((\u0|core0|cpu|E_src1\(2) & (\u0|core0|cpu|Add1~33\ & VCC)) # (!\u0|core0|cpu|E_src1\(2) & (!\u0|core0|cpu|Add1~33\)))) # (!\u0|core0|cpu|Add1~25_combout\ & ((\u0|core0|cpu|E_src1\(2) & 
-- (!\u0|core0|cpu|Add1~33\)) # (!\u0|core0|cpu|E_src1\(2) & ((\u0|core0|cpu|Add1~33\) # (GND)))))
-- \u0|core0|cpu|Add1~35\ = CARRY((\u0|core0|cpu|Add1~25_combout\ & (!\u0|core0|cpu|E_src1\(2) & !\u0|core0|cpu|Add1~33\)) # (!\u0|core0|cpu|Add1~25_combout\ & ((!\u0|core0|cpu|Add1~33\) # (!\u0|core0|cpu|E_src1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Add1~25_combout\,
	datab => \u0|core0|cpu|E_src1\(2),
	datad => VCC,
	cin => \u0|core0|cpu|Add1~33\,
	combout => \u0|core0|cpu|Add1~34_combout\,
	cout => \u0|core0|cpu|Add1~35\);

-- Location: LCCOMB_X10_Y15_N22
\u0|core0|cpu|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~36_combout\ = ((\u0|core0|cpu|Add1~24_combout\ $ (\u0|core0|cpu|E_src1\(3) $ (!\u0|core0|cpu|Add1~35\)))) # (GND)
-- \u0|core0|cpu|Add1~37\ = CARRY((\u0|core0|cpu|Add1~24_combout\ & ((\u0|core0|cpu|E_src1\(3)) # (!\u0|core0|cpu|Add1~35\))) # (!\u0|core0|cpu|Add1~24_combout\ & (\u0|core0|cpu|E_src1\(3) & !\u0|core0|cpu|Add1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Add1~24_combout\,
	datab => \u0|core0|cpu|E_src1\(3),
	datad => VCC,
	cin => \u0|core0|cpu|Add1~35\,
	combout => \u0|core0|cpu|Add1~36_combout\,
	cout => \u0|core0|cpu|Add1~37\);

-- Location: LCCOMB_X10_Y15_N24
\u0|core0|cpu|Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~38_combout\ = (\u0|core0|cpu|Add1~23_combout\ & ((\u0|core0|cpu|E_src1\(4) & (\u0|core0|cpu|Add1~37\ & VCC)) # (!\u0|core0|cpu|E_src1\(4) & (!\u0|core0|cpu|Add1~37\)))) # (!\u0|core0|cpu|Add1~23_combout\ & ((\u0|core0|cpu|E_src1\(4) & 
-- (!\u0|core0|cpu|Add1~37\)) # (!\u0|core0|cpu|E_src1\(4) & ((\u0|core0|cpu|Add1~37\) # (GND)))))
-- \u0|core0|cpu|Add1~39\ = CARRY((\u0|core0|cpu|Add1~23_combout\ & (!\u0|core0|cpu|E_src1\(4) & !\u0|core0|cpu|Add1~37\)) # (!\u0|core0|cpu|Add1~23_combout\ & ((!\u0|core0|cpu|Add1~37\) # (!\u0|core0|cpu|E_src1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Add1~23_combout\,
	datab => \u0|core0|cpu|E_src1\(4),
	datad => VCC,
	cin => \u0|core0|cpu|Add1~37\,
	combout => \u0|core0|cpu|Add1~38_combout\,
	cout => \u0|core0|cpu|Add1~39\);

-- Location: LCCOMB_X10_Y15_N26
\u0|core0|cpu|Add1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~40_combout\ = ((\u0|core0|cpu|Add1~22_combout\ $ (\u0|core0|cpu|E_src1\(5) $ (!\u0|core0|cpu|Add1~39\)))) # (GND)
-- \u0|core0|cpu|Add1~41\ = CARRY((\u0|core0|cpu|Add1~22_combout\ & ((\u0|core0|cpu|E_src1\(5)) # (!\u0|core0|cpu|Add1~39\))) # (!\u0|core0|cpu|Add1~22_combout\ & (\u0|core0|cpu|E_src1\(5) & !\u0|core0|cpu|Add1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Add1~22_combout\,
	datab => \u0|core0|cpu|E_src1\(5),
	datad => VCC,
	cin => \u0|core0|cpu|Add1~39\,
	combout => \u0|core0|cpu|Add1~40_combout\,
	cout => \u0|core0|cpu|Add1~41\);

-- Location: LCCOMB_X10_Y15_N28
\u0|core0|cpu|Add1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~42_combout\ = (\u0|core0|cpu|Add1~21_combout\ & ((\u0|core0|cpu|E_src1\(6) & (\u0|core0|cpu|Add1~41\ & VCC)) # (!\u0|core0|cpu|E_src1\(6) & (!\u0|core0|cpu|Add1~41\)))) # (!\u0|core0|cpu|Add1~21_combout\ & ((\u0|core0|cpu|E_src1\(6) & 
-- (!\u0|core0|cpu|Add1~41\)) # (!\u0|core0|cpu|E_src1\(6) & ((\u0|core0|cpu|Add1~41\) # (GND)))))
-- \u0|core0|cpu|Add1~43\ = CARRY((\u0|core0|cpu|Add1~21_combout\ & (!\u0|core0|cpu|E_src1\(6) & !\u0|core0|cpu|Add1~41\)) # (!\u0|core0|cpu|Add1~21_combout\ & ((!\u0|core0|cpu|Add1~41\) # (!\u0|core0|cpu|E_src1\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Add1~21_combout\,
	datab => \u0|core0|cpu|E_src1\(6),
	datad => VCC,
	cin => \u0|core0|cpu|Add1~41\,
	combout => \u0|core0|cpu|Add1~42_combout\,
	cout => \u0|core0|cpu|Add1~43\);

-- Location: LCCOMB_X10_Y15_N30
\u0|core0|cpu|Add1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~44_combout\ = ((\u0|core0|cpu|Add1~20_combout\ $ (\u0|core0|cpu|E_src1\(7) $ (!\u0|core0|cpu|Add1~43\)))) # (GND)
-- \u0|core0|cpu|Add1~45\ = CARRY((\u0|core0|cpu|Add1~20_combout\ & ((\u0|core0|cpu|E_src1\(7)) # (!\u0|core0|cpu|Add1~43\))) # (!\u0|core0|cpu|Add1~20_combout\ & (\u0|core0|cpu|E_src1\(7) & !\u0|core0|cpu|Add1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Add1~20_combout\,
	datab => \u0|core0|cpu|E_src1\(7),
	datad => VCC,
	cin => \u0|core0|cpu|Add1~43\,
	combout => \u0|core0|cpu|Add1~44_combout\,
	cout => \u0|core0|cpu|Add1~45\);

-- Location: LCCOMB_X10_Y14_N0
\u0|core0|cpu|Add1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~46_combout\ = (\u0|core0|cpu|Add1~19_combout\ & ((\u0|core0|cpu|E_src1\(8) & (\u0|core0|cpu|Add1~45\ & VCC)) # (!\u0|core0|cpu|E_src1\(8) & (!\u0|core0|cpu|Add1~45\)))) # (!\u0|core0|cpu|Add1~19_combout\ & ((\u0|core0|cpu|E_src1\(8) & 
-- (!\u0|core0|cpu|Add1~45\)) # (!\u0|core0|cpu|E_src1\(8) & ((\u0|core0|cpu|Add1~45\) # (GND)))))
-- \u0|core0|cpu|Add1~47\ = CARRY((\u0|core0|cpu|Add1~19_combout\ & (!\u0|core0|cpu|E_src1\(8) & !\u0|core0|cpu|Add1~45\)) # (!\u0|core0|cpu|Add1~19_combout\ & ((!\u0|core0|cpu|Add1~45\) # (!\u0|core0|cpu|E_src1\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Add1~19_combout\,
	datab => \u0|core0|cpu|E_src1\(8),
	datad => VCC,
	cin => \u0|core0|cpu|Add1~45\,
	combout => \u0|core0|cpu|Add1~46_combout\,
	cout => \u0|core0|cpu|Add1~47\);

-- Location: LCCOMB_X10_Y14_N2
\u0|core0|cpu|Add1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~48_combout\ = ((\u0|core0|cpu|Add1~18_combout\ $ (\u0|core0|cpu|E_src1\(9) $ (!\u0|core0|cpu|Add1~47\)))) # (GND)
-- \u0|core0|cpu|Add1~49\ = CARRY((\u0|core0|cpu|Add1~18_combout\ & ((\u0|core0|cpu|E_src1\(9)) # (!\u0|core0|cpu|Add1~47\))) # (!\u0|core0|cpu|Add1~18_combout\ & (\u0|core0|cpu|E_src1\(9) & !\u0|core0|cpu|Add1~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Add1~18_combout\,
	datab => \u0|core0|cpu|E_src1\(9),
	datad => VCC,
	cin => \u0|core0|cpu|Add1~47\,
	combout => \u0|core0|cpu|Add1~48_combout\,
	cout => \u0|core0|cpu|Add1~49\);

-- Location: LCCOMB_X10_Y14_N4
\u0|core0|cpu|Add1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~50_combout\ = (\u0|core0|cpu|Add1~17_combout\ & ((\u0|core0|cpu|E_src1\(10) & (\u0|core0|cpu|Add1~49\ & VCC)) # (!\u0|core0|cpu|E_src1\(10) & (!\u0|core0|cpu|Add1~49\)))) # (!\u0|core0|cpu|Add1~17_combout\ & ((\u0|core0|cpu|E_src1\(10) 
-- & (!\u0|core0|cpu|Add1~49\)) # (!\u0|core0|cpu|E_src1\(10) & ((\u0|core0|cpu|Add1~49\) # (GND)))))
-- \u0|core0|cpu|Add1~51\ = CARRY((\u0|core0|cpu|Add1~17_combout\ & (!\u0|core0|cpu|E_src1\(10) & !\u0|core0|cpu|Add1~49\)) # (!\u0|core0|cpu|Add1~17_combout\ & ((!\u0|core0|cpu|Add1~49\) # (!\u0|core0|cpu|E_src1\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Add1~17_combout\,
	datab => \u0|core0|cpu|E_src1\(10),
	datad => VCC,
	cin => \u0|core0|cpu|Add1~49\,
	combout => \u0|core0|cpu|Add1~50_combout\,
	cout => \u0|core0|cpu|Add1~51\);

-- Location: LCCOMB_X10_Y14_N6
\u0|core0|cpu|Add1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~52_combout\ = ((\u0|core0|cpu|Add1~16_combout\ $ (\u0|core0|cpu|E_src1\(11) $ (!\u0|core0|cpu|Add1~51\)))) # (GND)
-- \u0|core0|cpu|Add1~53\ = CARRY((\u0|core0|cpu|Add1~16_combout\ & ((\u0|core0|cpu|E_src1\(11)) # (!\u0|core0|cpu|Add1~51\))) # (!\u0|core0|cpu|Add1~16_combout\ & (\u0|core0|cpu|E_src1\(11) & !\u0|core0|cpu|Add1~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Add1~16_combout\,
	datab => \u0|core0|cpu|E_src1\(11),
	datad => VCC,
	cin => \u0|core0|cpu|Add1~51\,
	combout => \u0|core0|cpu|Add1~52_combout\,
	cout => \u0|core0|cpu|Add1~53\);

-- Location: LCCOMB_X12_Y18_N26
\u0|core0|cpu|F_pc_nxt[9]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_nxt[9]~13_combout\ = (\u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\ & ((\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|core0|cpu|Add1~52_combout\))) # (!\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & 
-- (\u0|core0|cpu|F_pc_plus_one[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_pc_plus_one[9]~18_combout\,
	datab => \u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	datac => \u0|core0|cpu|Add1~52_combout\,
	datad => \u0|core0|cpu|F_pc_sel_nxt.10~1_combout\,
	combout => \u0|core0|cpu|F_pc_nxt[9]~13_combout\);

-- Location: LCCOMB_X11_Y17_N2
\u0|core0|cpu|D_op_opx_rsv63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_op_opx_rsv63~0_combout\ = (\u0|core0|cpu|D_iw\(15) & \u0|core0|cpu|D_iw\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(15),
	datac => \u0|core0|cpu|D_iw\(14),
	combout => \u0|core0|cpu|D_op_opx_rsv63~0_combout\);

-- Location: LCCOMB_X11_Y17_N0
\u0|core0|cpu|D_op_crst\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_op_crst~combout\ = (\u0|core0|cpu|D_op_opx_rsv63~0_combout\ & (\u0|core0|cpu|Equal62~0_combout\ & (\u0|core0|cpu|Equal0~2_combout\ & \u0|core0|cpu|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_op_opx_rsv63~0_combout\,
	datab => \u0|core0|cpu|Equal62~0_combout\,
	datac => \u0|core0|cpu|Equal0~2_combout\,
	datad => \u0|core0|cpu|Equal0~3_combout\,
	combout => \u0|core0|cpu|D_op_crst~combout\);

-- Location: FF_X11_Y17_N1
\u0|core0|cpu|R_ctrl_crst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|D_op_crst~combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|R_ctrl_crst~q\);

-- Location: LCCOMB_X12_Y18_N12
\u0|core0|cpu|F_pc_nxt[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_nxt[9]~14_combout\ = (\u0|core0|cpu|F_pc_nxt[9]~13_combout\) # ((!\u0|core0|cpu|R_ctrl_exception~q\ & (\u0|core0|cpu|R_ctrl_break~q\ & !\u0|core0|cpu|R_ctrl_crst~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_ctrl_exception~q\,
	datab => \u0|core0|cpu|R_ctrl_break~q\,
	datac => \u0|core0|cpu|F_pc_nxt[9]~13_combout\,
	datad => \u0|core0|cpu|R_ctrl_crst~q\,
	combout => \u0|core0|cpu|F_pc_nxt[9]~14_combout\);

-- Location: FF_X12_Y18_N13
\u0|core0|cpu|F_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_pc_nxt[9]~14_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|F_pc\(9));

-- Location: LCCOMB_X11_Y13_N28
\u0|core0|cpu|F_pc_plus_one[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_plus_one[10]~20_combout\ = (\u0|core0|cpu|F_pc\(10) & (\u0|core0|cpu|F_pc_plus_one[9]~19\ $ (GND))) # (!\u0|core0|cpu|F_pc\(10) & (!\u0|core0|cpu|F_pc_plus_one[9]~19\ & VCC))
-- \u0|core0|cpu|F_pc_plus_one[10]~21\ = CARRY((\u0|core0|cpu|F_pc\(10) & !\u0|core0|cpu|F_pc_plus_one[9]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|F_pc\(10),
	datad => VCC,
	cin => \u0|core0|cpu|F_pc_plus_one[9]~19\,
	combout => \u0|core0|cpu|F_pc_plus_one[10]~20_combout\,
	cout => \u0|core0|cpu|F_pc_plus_one[10]~21\);

-- Location: LCCOMB_X11_Y14_N20
\u0|core0|cpu|Add1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~15_combout\ = \u0|core0|cpu|E_alu_sub~q\ $ (\u0|core0|cpu|E_src2\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_alu_sub~q\,
	datad => \u0|core0|cpu|E_src2\(12),
	combout => \u0|core0|cpu|Add1~15_combout\);

-- Location: LCCOMB_X11_Y14_N30
\u0|core0|cpu|E_src1[12]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_src1[12]~14_combout\ = (\u0|core0|cpu|R_src1~14_combout\ & ((\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12)))) # (!\u0|core0|cpu|R_src1~14_combout\ & (\u0|core0|cpu|D_iw\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_src1~14_combout\,
	datab => \u0|core0|cpu|D_iw\(16),
	datad => \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12),
	combout => \u0|core0|cpu|E_src1[12]~14_combout\);

-- Location: FF_X11_Y14_N31
\u0|core0|cpu|E_src1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_src1[12]~14_combout\,
	asdata => \u0|core0|cpu|F_pc_plus_one[10]~20_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src1\(12));

-- Location: LCCOMB_X10_Y14_N8
\u0|core0|cpu|Add1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~54_combout\ = (\u0|core0|cpu|Add1~15_combout\ & ((\u0|core0|cpu|E_src1\(12) & (\u0|core0|cpu|Add1~53\ & VCC)) # (!\u0|core0|cpu|E_src1\(12) & (!\u0|core0|cpu|Add1~53\)))) # (!\u0|core0|cpu|Add1~15_combout\ & ((\u0|core0|cpu|E_src1\(12) 
-- & (!\u0|core0|cpu|Add1~53\)) # (!\u0|core0|cpu|E_src1\(12) & ((\u0|core0|cpu|Add1~53\) # (GND)))))
-- \u0|core0|cpu|Add1~55\ = CARRY((\u0|core0|cpu|Add1~15_combout\ & (!\u0|core0|cpu|E_src1\(12) & !\u0|core0|cpu|Add1~53\)) # (!\u0|core0|cpu|Add1~15_combout\ & ((!\u0|core0|cpu|Add1~53\) # (!\u0|core0|cpu|E_src1\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Add1~15_combout\,
	datab => \u0|core0|cpu|E_src1\(12),
	datad => VCC,
	cin => \u0|core0|cpu|Add1~53\,
	combout => \u0|core0|cpu|Add1~54_combout\,
	cout => \u0|core0|cpu|Add1~55\);

-- Location: LCCOMB_X11_Y13_N0
\u0|core0|cpu|F_pc_nxt[10]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_nxt[10]~17_combout\ = (\u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\ & ((\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|core0|cpu|Add1~54_combout\))) # (!\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & 
-- (\u0|core0|cpu|F_pc_plus_one[10]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	datab => \u0|core0|cpu|F_pc_plus_one[10]~20_combout\,
	datac => \u0|core0|cpu|Add1~54_combout\,
	datad => \u0|core0|cpu|F_pc_sel_nxt.10~1_combout\,
	combout => \u0|core0|cpu|F_pc_nxt[10]~17_combout\);

-- Location: FF_X11_Y13_N1
\u0|core0|cpu|F_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_pc_nxt[10]~17_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|F_pc\(10));

-- Location: LCCOMB_X11_Y13_N30
\u0|core0|cpu|F_pc_plus_one[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_plus_one[11]~22_combout\ = (\u0|core0|cpu|F_pc\(11) & (!\u0|core0|cpu|F_pc_plus_one[10]~21\)) # (!\u0|core0|cpu|F_pc\(11) & ((\u0|core0|cpu|F_pc_plus_one[10]~21\) # (GND)))
-- \u0|core0|cpu|F_pc_plus_one[11]~23\ = CARRY((!\u0|core0|cpu|F_pc_plus_one[10]~21\) # (!\u0|core0|cpu|F_pc\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|F_pc\(11),
	datad => VCC,
	cin => \u0|core0|cpu|F_pc_plus_one[10]~21\,
	combout => \u0|core0|cpu|F_pc_plus_one[11]~22_combout\,
	cout => \u0|core0|cpu|F_pc_plus_one[11]~23\);

-- Location: FF_X11_Y14_N13
\u0|core0|cpu|E_src1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_src1[13]~13_combout\,
	asdata => \u0|core0|cpu|F_pc_plus_one[11]~22_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src1\(13));

-- Location: LCCOMB_X10_Y14_N10
\u0|core0|cpu|Add1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~56_combout\ = ((\u0|core0|cpu|Add1~14_combout\ $ (\u0|core0|cpu|E_src1\(13) $ (!\u0|core0|cpu|Add1~55\)))) # (GND)
-- \u0|core0|cpu|Add1~57\ = CARRY((\u0|core0|cpu|Add1~14_combout\ & ((\u0|core0|cpu|E_src1\(13)) # (!\u0|core0|cpu|Add1~55\))) # (!\u0|core0|cpu|Add1~14_combout\ & (\u0|core0|cpu|E_src1\(13) & !\u0|core0|cpu|Add1~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Add1~14_combout\,
	datab => \u0|core0|cpu|E_src1\(13),
	datad => VCC,
	cin => \u0|core0|cpu|Add1~55\,
	combout => \u0|core0|cpu|Add1~56_combout\,
	cout => \u0|core0|cpu|Add1~57\);

-- Location: LCCOMB_X10_Y14_N12
\u0|core0|cpu|Add1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~58_combout\ = (\u0|core0|cpu|Add1~13_combout\ & ((\u0|core0|cpu|E_src1\(14) & (\u0|core0|cpu|Add1~57\ & VCC)) # (!\u0|core0|cpu|E_src1\(14) & (!\u0|core0|cpu|Add1~57\)))) # (!\u0|core0|cpu|Add1~13_combout\ & ((\u0|core0|cpu|E_src1\(14) 
-- & (!\u0|core0|cpu|Add1~57\)) # (!\u0|core0|cpu|E_src1\(14) & ((\u0|core0|cpu|Add1~57\) # (GND)))))
-- \u0|core0|cpu|Add1~59\ = CARRY((\u0|core0|cpu|Add1~13_combout\ & (!\u0|core0|cpu|E_src1\(14) & !\u0|core0|cpu|Add1~57\)) # (!\u0|core0|cpu|Add1~13_combout\ & ((!\u0|core0|cpu|Add1~57\) # (!\u0|core0|cpu|E_src1\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Add1~13_combout\,
	datab => \u0|core0|cpu|E_src1\(14),
	datad => VCC,
	cin => \u0|core0|cpu|Add1~57\,
	combout => \u0|core0|cpu|Add1~58_combout\,
	cout => \u0|core0|cpu|Add1~59\);

-- Location: LCCOMB_X10_Y14_N14
\u0|core0|cpu|Add1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~60_combout\ = ((\u0|core0|cpu|E_src1\(15) $ (\u0|core0|cpu|Add1~12_combout\ $ (!\u0|core0|cpu|Add1~59\)))) # (GND)
-- \u0|core0|cpu|Add1~61\ = CARRY((\u0|core0|cpu|E_src1\(15) & ((\u0|core0|cpu|Add1~12_combout\) # (!\u0|core0|cpu|Add1~59\))) # (!\u0|core0|cpu|E_src1\(15) & (\u0|core0|cpu|Add1~12_combout\ & !\u0|core0|cpu|Add1~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_src1\(15),
	datab => \u0|core0|cpu|Add1~12_combout\,
	datad => VCC,
	cin => \u0|core0|cpu|Add1~59\,
	combout => \u0|core0|cpu|Add1~60_combout\,
	cout => \u0|core0|cpu|Add1~61\);

-- Location: LCCOMB_X10_Y14_N16
\u0|core0|cpu|Add1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~62_combout\ = (\u0|core0|cpu|E_src1\(16) & ((\u0|core0|cpu|Add1~11_combout\ & (\u0|core0|cpu|Add1~61\ & VCC)) # (!\u0|core0|cpu|Add1~11_combout\ & (!\u0|core0|cpu|Add1~61\)))) # (!\u0|core0|cpu|E_src1\(16) & 
-- ((\u0|core0|cpu|Add1~11_combout\ & (!\u0|core0|cpu|Add1~61\)) # (!\u0|core0|cpu|Add1~11_combout\ & ((\u0|core0|cpu|Add1~61\) # (GND)))))
-- \u0|core0|cpu|Add1~63\ = CARRY((\u0|core0|cpu|E_src1\(16) & (!\u0|core0|cpu|Add1~11_combout\ & !\u0|core0|cpu|Add1~61\)) # (!\u0|core0|cpu|E_src1\(16) & ((!\u0|core0|cpu|Add1~61\) # (!\u0|core0|cpu|Add1~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_src1\(16),
	datab => \u0|core0|cpu|Add1~11_combout\,
	datad => VCC,
	cin => \u0|core0|cpu|Add1~61\,
	combout => \u0|core0|cpu|Add1~62_combout\,
	cout => \u0|core0|cpu|Add1~63\);

-- Location: LCCOMB_X12_Y11_N14
\u0|core0|cpu|F_pc_nxt[14]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_nxt[14]~11_combout\ = (\u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\ & ((\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|core0|cpu|Add1~62_combout\))) # (!\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & 
-- (\u0|core0|cpu|F_pc_plus_one[14]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_pc_sel_nxt.10~1_combout\,
	datab => \u0|core0|cpu|F_pc_plus_one[14]~28_combout\,
	datac => \u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	datad => \u0|core0|cpu|Add1~62_combout\,
	combout => \u0|core0|cpu|F_pc_nxt[14]~11_combout\);

-- Location: FF_X12_Y11_N15
\u0|core0|cpu|F_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_pc_nxt[14]~11_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|F_pc\(14));

-- Location: LCCOMB_X11_Y12_N0
\u0|core0|cpu|F_pc_plus_one[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_plus_one[12]~24_combout\ = (\u0|core0|cpu|F_pc\(12) & (\u0|core0|cpu|F_pc_plus_one[11]~23\ $ (GND))) # (!\u0|core0|cpu|F_pc\(12) & (!\u0|core0|cpu|F_pc_plus_one[11]~23\ & VCC))
-- \u0|core0|cpu|F_pc_plus_one[12]~25\ = CARRY((\u0|core0|cpu|F_pc\(12) & !\u0|core0|cpu|F_pc_plus_one[11]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_pc\(12),
	datad => VCC,
	cin => \u0|core0|cpu|F_pc_plus_one[11]~23\,
	combout => \u0|core0|cpu|F_pc_plus_one[12]~24_combout\,
	cout => \u0|core0|cpu|F_pc_plus_one[12]~25\);

-- Location: LCCOMB_X12_Y11_N26
\u0|core0|cpu|F_pc_nxt[12]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_nxt[12]~15_combout\ = (\u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\ & ((\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & (\u0|core0|cpu|Add1~58_combout\)) # (!\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & 
-- ((\u0|core0|cpu|F_pc_plus_one[12]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Add1~58_combout\,
	datab => \u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	datac => \u0|core0|cpu|F_pc_plus_one[12]~24_combout\,
	datad => \u0|core0|cpu|F_pc_sel_nxt.10~1_combout\,
	combout => \u0|core0|cpu|F_pc_nxt[12]~15_combout\);

-- Location: FF_X12_Y11_N27
\u0|core0|cpu|F_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_pc_nxt[12]~15_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|F_pc\(12));

-- Location: LCCOMB_X11_Y12_N2
\u0|core0|cpu|F_pc_plus_one[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_plus_one[13]~26_combout\ = (\u0|core0|cpu|F_pc\(13) & (!\u0|core0|cpu|F_pc_plus_one[12]~25\)) # (!\u0|core0|cpu|F_pc\(13) & ((\u0|core0|cpu|F_pc_plus_one[12]~25\) # (GND)))
-- \u0|core0|cpu|F_pc_plus_one[13]~27\ = CARRY((!\u0|core0|cpu|F_pc_plus_one[12]~25\) # (!\u0|core0|cpu|F_pc\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|F_pc\(13),
	datad => VCC,
	cin => \u0|core0|cpu|F_pc_plus_one[12]~25\,
	combout => \u0|core0|cpu|F_pc_plus_one[13]~26_combout\,
	cout => \u0|core0|cpu|F_pc_plus_one[13]~27\);

-- Location: LCCOMB_X12_Y11_N0
\u0|core0|cpu|F_pc_nxt[13]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_nxt[13]~12_combout\ = (\u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\ & ((\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & (\u0|core0|cpu|Add1~60_combout\)) # (!\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & 
-- ((\u0|core0|cpu|F_pc_plus_one[13]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Add1~60_combout\,
	datab => \u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	datac => \u0|core0|cpu|F_pc_sel_nxt.10~1_combout\,
	datad => \u0|core0|cpu|F_pc_plus_one[13]~26_combout\,
	combout => \u0|core0|cpu|F_pc_nxt[13]~12_combout\);

-- Location: FF_X12_Y11_N1
\u0|core0|cpu|F_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_pc_nxt[13]~12_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|F_pc\(13));

-- Location: LCCOMB_X11_Y12_N4
\u0|core0|cpu|F_pc_plus_one[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_plus_one[14]~28_combout\ = (\u0|core0|cpu|F_pc\(14) & (\u0|core0|cpu|F_pc_plus_one[13]~27\ $ (GND))) # (!\u0|core0|cpu|F_pc\(14) & (!\u0|core0|cpu|F_pc_plus_one[13]~27\ & VCC))
-- \u0|core0|cpu|F_pc_plus_one[14]~29\ = CARRY((\u0|core0|cpu|F_pc\(14) & !\u0|core0|cpu|F_pc_plus_one[13]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_pc\(14),
	datad => VCC,
	cin => \u0|core0|cpu|F_pc_plus_one[13]~27\,
	combout => \u0|core0|cpu|F_pc_plus_one[14]~28_combout\,
	cout => \u0|core0|cpu|F_pc_plus_one[14]~29\);

-- Location: FF_X12_Y14_N21
\u0|core0|cpu|E_src1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_src1[16]~10_combout\,
	asdata => \u0|core0|cpu|F_pc_plus_one[14]~28_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src1\(16));

-- Location: LCCOMB_X10_Y14_N18
\u0|core0|cpu|Add1~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~64_combout\ = ((\u0|core0|cpu|E_src1\(17) $ (\u0|core0|cpu|Add1~10_combout\ $ (!\u0|core0|cpu|Add1~63\)))) # (GND)
-- \u0|core0|cpu|Add1~65\ = CARRY((\u0|core0|cpu|E_src1\(17) & ((\u0|core0|cpu|Add1~10_combout\) # (!\u0|core0|cpu|Add1~63\))) # (!\u0|core0|cpu|E_src1\(17) & (\u0|core0|cpu|Add1~10_combout\ & !\u0|core0|cpu|Add1~63\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_src1\(17),
	datab => \u0|core0|cpu|Add1~10_combout\,
	datad => VCC,
	cin => \u0|core0|cpu|Add1~63\,
	combout => \u0|core0|cpu|Add1~64_combout\,
	cout => \u0|core0|cpu|Add1~65\);

-- Location: LCCOMB_X12_Y13_N8
\u0|core0|cpu|F_pc_nxt[15]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_nxt[15]~10_combout\ = (\u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\ & ((\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|core0|cpu|Add1~64_combout\))) # (!\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & 
-- (\u0|core0|cpu|F_pc_plus_one[15]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_pc_sel_nxt.10~1_combout\,
	datab => \u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	datac => \u0|core0|cpu|F_pc_plus_one[15]~30_combout\,
	datad => \u0|core0|cpu|Add1~64_combout\,
	combout => \u0|core0|cpu|F_pc_nxt[15]~10_combout\);

-- Location: FF_X12_Y13_N9
\u0|core0|cpu|F_pc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_pc_nxt[15]~10_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|F_pc\(15));

-- Location: LCCOMB_X11_Y12_N6
\u0|core0|cpu|F_pc_plus_one[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_plus_one[15]~30_combout\ = (\u0|core0|cpu|F_pc\(15) & (!\u0|core0|cpu|F_pc_plus_one[14]~29\)) # (!\u0|core0|cpu|F_pc\(15) & ((\u0|core0|cpu|F_pc_plus_one[14]~29\) # (GND)))
-- \u0|core0|cpu|F_pc_plus_one[15]~31\ = CARRY((!\u0|core0|cpu|F_pc_plus_one[14]~29\) # (!\u0|core0|cpu|F_pc\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|F_pc\(15),
	datad => VCC,
	cin => \u0|core0|cpu|F_pc_plus_one[14]~29\,
	combout => \u0|core0|cpu|F_pc_plus_one[15]~30_combout\,
	cout => \u0|core0|cpu|F_pc_plus_one[15]~31\);

-- Location: FF_X12_Y14_N3
\u0|core0|cpu|E_src1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_src1[17]~9_combout\,
	asdata => \u0|core0|cpu|F_pc_plus_one[15]~30_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src1\(17));

-- Location: LCCOMB_X10_Y14_N20
\u0|core0|cpu|Add1~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~66_combout\ = (\u0|core0|cpu|Add1~9_combout\ & ((\u0|core0|cpu|E_src1\(18) & (\u0|core0|cpu|Add1~65\ & VCC)) # (!\u0|core0|cpu|E_src1\(18) & (!\u0|core0|cpu|Add1~65\)))) # (!\u0|core0|cpu|Add1~9_combout\ & ((\u0|core0|cpu|E_src1\(18) & 
-- (!\u0|core0|cpu|Add1~65\)) # (!\u0|core0|cpu|E_src1\(18) & ((\u0|core0|cpu|Add1~65\) # (GND)))))
-- \u0|core0|cpu|Add1~67\ = CARRY((\u0|core0|cpu|Add1~9_combout\ & (!\u0|core0|cpu|E_src1\(18) & !\u0|core0|cpu|Add1~65\)) # (!\u0|core0|cpu|Add1~9_combout\ & ((!\u0|core0|cpu|Add1~65\) # (!\u0|core0|cpu|E_src1\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Add1~9_combout\,
	datab => \u0|core0|cpu|E_src1\(18),
	datad => VCC,
	cin => \u0|core0|cpu|Add1~65\,
	combout => \u0|core0|cpu|Add1~66_combout\,
	cout => \u0|core0|cpu|Add1~67\);

-- Location: LCCOMB_X12_Y13_N6
\u0|core0|cpu|F_pc_nxt[16]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_nxt[16]~9_combout\ = (\u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\ & ((\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|core0|cpu|Add1~66_combout\))) # (!\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & 
-- (\u0|core0|cpu|F_pc_plus_one[16]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_pc_sel_nxt.10~1_combout\,
	datab => \u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	datac => \u0|core0|cpu|F_pc_plus_one[16]~32_combout\,
	datad => \u0|core0|cpu|Add1~66_combout\,
	combout => \u0|core0|cpu|F_pc_nxt[16]~9_combout\);

-- Location: FF_X12_Y13_N7
\u0|core0|cpu|F_pc[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_pc_nxt[16]~9_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|F_pc\(16));

-- Location: LCCOMB_X11_Y12_N8
\u0|core0|cpu|F_pc_plus_one[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_plus_one[16]~32_combout\ = (\u0|core0|cpu|F_pc\(16) & (\u0|core0|cpu|F_pc_plus_one[15]~31\ $ (GND))) # (!\u0|core0|cpu|F_pc\(16) & (!\u0|core0|cpu|F_pc_plus_one[15]~31\ & VCC))
-- \u0|core0|cpu|F_pc_plus_one[16]~33\ = CARRY((\u0|core0|cpu|F_pc\(16) & !\u0|core0|cpu|F_pc_plus_one[15]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|F_pc\(16),
	datad => VCC,
	cin => \u0|core0|cpu|F_pc_plus_one[15]~31\,
	combout => \u0|core0|cpu|F_pc_plus_one[16]~32_combout\,
	cout => \u0|core0|cpu|F_pc_plus_one[16]~33\);

-- Location: FF_X14_Y14_N27
\u0|core0|cpu|E_src1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_src1[18]~8_combout\,
	asdata => \u0|core0|cpu|F_pc_plus_one[16]~32_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src1\(18));

-- Location: LCCOMB_X10_Y14_N22
\u0|core0|cpu|Add1~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~68_combout\ = ((\u0|core0|cpu|Add1~8_combout\ $ (\u0|core0|cpu|E_src1\(19) $ (!\u0|core0|cpu|Add1~67\)))) # (GND)
-- \u0|core0|cpu|Add1~69\ = CARRY((\u0|core0|cpu|Add1~8_combout\ & ((\u0|core0|cpu|E_src1\(19)) # (!\u0|core0|cpu|Add1~67\))) # (!\u0|core0|cpu|Add1~8_combout\ & (\u0|core0|cpu|E_src1\(19) & !\u0|core0|cpu|Add1~67\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Add1~8_combout\,
	datab => \u0|core0|cpu|E_src1\(19),
	datad => VCC,
	cin => \u0|core0|cpu|Add1~67\,
	combout => \u0|core0|cpu|Add1~68_combout\,
	cout => \u0|core0|cpu|Add1~69\);

-- Location: LCCOMB_X10_Y14_N24
\u0|core0|cpu|Add1~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~70_combout\ = (\u0|core0|cpu|E_src1\(20) & ((\u0|core0|cpu|Add1~7_combout\ & (\u0|core0|cpu|Add1~69\ & VCC)) # (!\u0|core0|cpu|Add1~7_combout\ & (!\u0|core0|cpu|Add1~69\)))) # (!\u0|core0|cpu|E_src1\(20) & 
-- ((\u0|core0|cpu|Add1~7_combout\ & (!\u0|core0|cpu|Add1~69\)) # (!\u0|core0|cpu|Add1~7_combout\ & ((\u0|core0|cpu|Add1~69\) # (GND)))))
-- \u0|core0|cpu|Add1~71\ = CARRY((\u0|core0|cpu|E_src1\(20) & (!\u0|core0|cpu|Add1~7_combout\ & !\u0|core0|cpu|Add1~69\)) # (!\u0|core0|cpu|E_src1\(20) & ((!\u0|core0|cpu|Add1~69\) # (!\u0|core0|cpu|Add1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_src1\(20),
	datab => \u0|core0|cpu|Add1~7_combout\,
	datad => VCC,
	cin => \u0|core0|cpu|Add1~69\,
	combout => \u0|core0|cpu|Add1~70_combout\,
	cout => \u0|core0|cpu|Add1~71\);

-- Location: LCCOMB_X10_Y14_N26
\u0|core0|cpu|Add1~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~72_combout\ = ((\u0|core0|cpu|Add1~6_combout\ $ (\u0|core0|cpu|E_src1\(21) $ (!\u0|core0|cpu|Add1~71\)))) # (GND)
-- \u0|core0|cpu|Add1~73\ = CARRY((\u0|core0|cpu|Add1~6_combout\ & ((\u0|core0|cpu|E_src1\(21)) # (!\u0|core0|cpu|Add1~71\))) # (!\u0|core0|cpu|Add1~6_combout\ & (\u0|core0|cpu|E_src1\(21) & !\u0|core0|cpu|Add1~71\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Add1~6_combout\,
	datab => \u0|core0|cpu|E_src1\(21),
	datad => VCC,
	cin => \u0|core0|cpu|Add1~71\,
	combout => \u0|core0|cpu|Add1~72_combout\,
	cout => \u0|core0|cpu|Add1~73\);

-- Location: LCCOMB_X8_Y11_N4
\u0|core0|cpu|F_pc_nxt[19]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_nxt[19]~6_combout\ = (\u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\ & ((\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|core0|cpu|Add1~72_combout\))) # (!\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & 
-- (\u0|core0|cpu|F_pc_plus_one[19]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_pc_plus_one[19]~38_combout\,
	datab => \u0|core0|cpu|Add1~72_combout\,
	datac => \u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	datad => \u0|core0|cpu|F_pc_sel_nxt.10~1_combout\,
	combout => \u0|core0|cpu|F_pc_nxt[19]~6_combout\);

-- Location: FF_X8_Y11_N5
\u0|core0|cpu|F_pc[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_pc_nxt[19]~6_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|F_pc\(19));

-- Location: LCCOMB_X11_Y12_N10
\u0|core0|cpu|F_pc_plus_one[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_plus_one[17]~34_combout\ = (\u0|core0|cpu|F_pc\(17) & (!\u0|core0|cpu|F_pc_plus_one[16]~33\)) # (!\u0|core0|cpu|F_pc\(17) & ((\u0|core0|cpu|F_pc_plus_one[16]~33\) # (GND)))
-- \u0|core0|cpu|F_pc_plus_one[17]~35\ = CARRY((!\u0|core0|cpu|F_pc_plus_one[16]~33\) # (!\u0|core0|cpu|F_pc\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_pc\(17),
	datad => VCC,
	cin => \u0|core0|cpu|F_pc_plus_one[16]~33\,
	combout => \u0|core0|cpu|F_pc_plus_one[17]~34_combout\,
	cout => \u0|core0|cpu|F_pc_plus_one[17]~35\);

-- Location: LCCOMB_X11_Y12_N12
\u0|core0|cpu|F_pc_plus_one[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_plus_one[18]~36_combout\ = (\u0|core0|cpu|F_pc\(18) & (\u0|core0|cpu|F_pc_plus_one[17]~35\ $ (GND))) # (!\u0|core0|cpu|F_pc\(18) & (!\u0|core0|cpu|F_pc_plus_one[17]~35\ & VCC))
-- \u0|core0|cpu|F_pc_plus_one[18]~37\ = CARRY((\u0|core0|cpu|F_pc\(18) & !\u0|core0|cpu|F_pc_plus_one[17]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_pc\(18),
	datad => VCC,
	cin => \u0|core0|cpu|F_pc_plus_one[17]~35\,
	combout => \u0|core0|cpu|F_pc_plus_one[18]~36_combout\,
	cout => \u0|core0|cpu|F_pc_plus_one[18]~37\);

-- Location: LCCOMB_X12_Y14_N12
\u0|core0|cpu|F_pc_nxt[18]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_nxt[18]~7_combout\ = (\u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\ & ((\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|core0|cpu|Add1~70_combout\))) # (!\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & 
-- (\u0|core0|cpu|F_pc_plus_one[18]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_pc_sel_nxt.10~1_combout\,
	datab => \u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	datac => \u0|core0|cpu|F_pc_plus_one[18]~36_combout\,
	datad => \u0|core0|cpu|Add1~70_combout\,
	combout => \u0|core0|cpu|F_pc_nxt[18]~7_combout\);

-- Location: FF_X12_Y14_N13
\u0|core0|cpu|F_pc[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_pc_nxt[18]~7_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|F_pc\(18));

-- Location: LCCOMB_X11_Y12_N14
\u0|core0|cpu|F_pc_plus_one[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_plus_one[19]~38_combout\ = (\u0|core0|cpu|F_pc\(19) & (!\u0|core0|cpu|F_pc_plus_one[18]~37\)) # (!\u0|core0|cpu|F_pc\(19) & ((\u0|core0|cpu|F_pc_plus_one[18]~37\) # (GND)))
-- \u0|core0|cpu|F_pc_plus_one[19]~39\ = CARRY((!\u0|core0|cpu|F_pc_plus_one[18]~37\) # (!\u0|core0|cpu|F_pc\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|F_pc\(19),
	datad => VCC,
	cin => \u0|core0|cpu|F_pc_plus_one[18]~37\,
	combout => \u0|core0|cpu|F_pc_plus_one[19]~38_combout\,
	cout => \u0|core0|cpu|F_pc_plus_one[19]~39\);

-- Location: FF_X11_Y14_N25
\u0|core0|cpu|E_src1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_src1[21]~5_combout\,
	asdata => \u0|core0|cpu|F_pc_plus_one[19]~38_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src1\(21));

-- Location: LCCOMB_X10_Y14_N28
\u0|core0|cpu|Add1~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~74_combout\ = (\u0|core0|cpu|E_src1\(22) & ((\u0|core0|cpu|Add1~5_combout\ & (\u0|core0|cpu|Add1~73\ & VCC)) # (!\u0|core0|cpu|Add1~5_combout\ & (!\u0|core0|cpu|Add1~73\)))) # (!\u0|core0|cpu|E_src1\(22) & 
-- ((\u0|core0|cpu|Add1~5_combout\ & (!\u0|core0|cpu|Add1~73\)) # (!\u0|core0|cpu|Add1~5_combout\ & ((\u0|core0|cpu|Add1~73\) # (GND)))))
-- \u0|core0|cpu|Add1~75\ = CARRY((\u0|core0|cpu|E_src1\(22) & (!\u0|core0|cpu|Add1~5_combout\ & !\u0|core0|cpu|Add1~73\)) # (!\u0|core0|cpu|E_src1\(22) & ((!\u0|core0|cpu|Add1~73\) # (!\u0|core0|cpu|Add1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_src1\(22),
	datab => \u0|core0|cpu|Add1~5_combout\,
	datad => VCC,
	cin => \u0|core0|cpu|Add1~73\,
	combout => \u0|core0|cpu|Add1~74_combout\,
	cout => \u0|core0|cpu|Add1~75\);

-- Location: LCCOMB_X10_Y14_N30
\u0|core0|cpu|Add1~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~76_combout\ = ((\u0|core0|cpu|E_src1\(23) $ (\u0|core0|cpu|Add1~4_combout\ $ (!\u0|core0|cpu|Add1~75\)))) # (GND)
-- \u0|core0|cpu|Add1~77\ = CARRY((\u0|core0|cpu|E_src1\(23) & ((\u0|core0|cpu|Add1~4_combout\) # (!\u0|core0|cpu|Add1~75\))) # (!\u0|core0|cpu|E_src1\(23) & (\u0|core0|cpu|Add1~4_combout\ & !\u0|core0|cpu|Add1~75\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_src1\(23),
	datab => \u0|core0|cpu|Add1~4_combout\,
	datad => VCC,
	cin => \u0|core0|cpu|Add1~75\,
	combout => \u0|core0|cpu|Add1~76_combout\,
	cout => \u0|core0|cpu|Add1~77\);

-- Location: LCCOMB_X10_Y13_N0
\u0|core0|cpu|Add1~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~78_combout\ = (\u0|core0|cpu|Add1~3_combout\ & ((\u0|core0|cpu|E_src1\(24) & (\u0|core0|cpu|Add1~77\ & VCC)) # (!\u0|core0|cpu|E_src1\(24) & (!\u0|core0|cpu|Add1~77\)))) # (!\u0|core0|cpu|Add1~3_combout\ & ((\u0|core0|cpu|E_src1\(24) & 
-- (!\u0|core0|cpu|Add1~77\)) # (!\u0|core0|cpu|E_src1\(24) & ((\u0|core0|cpu|Add1~77\) # (GND)))))
-- \u0|core0|cpu|Add1~79\ = CARRY((\u0|core0|cpu|Add1~3_combout\ & (!\u0|core0|cpu|E_src1\(24) & !\u0|core0|cpu|Add1~77\)) # (!\u0|core0|cpu|Add1~3_combout\ & ((!\u0|core0|cpu|Add1~77\) # (!\u0|core0|cpu|E_src1\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Add1~3_combout\,
	datab => \u0|core0|cpu|E_src1\(24),
	datad => VCC,
	cin => \u0|core0|cpu|Add1~77\,
	combout => \u0|core0|cpu|Add1~78_combout\,
	cout => \u0|core0|cpu|Add1~79\);

-- Location: LCCOMB_X10_Y13_N2
\u0|core0|cpu|Add1~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~80_combout\ = ((\u0|core0|cpu|Add1~2_combout\ $ (\u0|core0|cpu|E_src1\(25) $ (!\u0|core0|cpu|Add1~79\)))) # (GND)
-- \u0|core0|cpu|Add1~81\ = CARRY((\u0|core0|cpu|Add1~2_combout\ & ((\u0|core0|cpu|E_src1\(25)) # (!\u0|core0|cpu|Add1~79\))) # (!\u0|core0|cpu|Add1~2_combout\ & (\u0|core0|cpu|E_src1\(25) & !\u0|core0|cpu|Add1~79\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Add1~2_combout\,
	datab => \u0|core0|cpu|E_src1\(25),
	datad => VCC,
	cin => \u0|core0|cpu|Add1~79\,
	combout => \u0|core0|cpu|Add1~80_combout\,
	cout => \u0|core0|cpu|Add1~81\);

-- Location: LCCOMB_X10_Y13_N4
\u0|core0|cpu|Add1~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~82_combout\ = (\u0|core0|cpu|E_src1\(26) & ((\u0|core0|cpu|Add1~1_combout\ & (\u0|core0|cpu|Add1~81\ & VCC)) # (!\u0|core0|cpu|Add1~1_combout\ & (!\u0|core0|cpu|Add1~81\)))) # (!\u0|core0|cpu|E_src1\(26) & 
-- ((\u0|core0|cpu|Add1~1_combout\ & (!\u0|core0|cpu|Add1~81\)) # (!\u0|core0|cpu|Add1~1_combout\ & ((\u0|core0|cpu|Add1~81\) # (GND)))))
-- \u0|core0|cpu|Add1~83\ = CARRY((\u0|core0|cpu|E_src1\(26) & (!\u0|core0|cpu|Add1~1_combout\ & !\u0|core0|cpu|Add1~81\)) # (!\u0|core0|cpu|E_src1\(26) & ((!\u0|core0|cpu|Add1~81\) # (!\u0|core0|cpu|Add1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_src1\(26),
	datab => \u0|core0|cpu|Add1~1_combout\,
	datad => VCC,
	cin => \u0|core0|cpu|Add1~81\,
	combout => \u0|core0|cpu|Add1~82_combout\,
	cout => \u0|core0|cpu|Add1~83\);

-- Location: LCCOMB_X10_Y13_N6
\u0|core0|cpu|Add1~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~84_combout\ = ((\u0|core0|cpu|Add1~0_combout\ $ (\u0|core0|cpu|E_src1\(27) $ (!\u0|core0|cpu|Add1~83\)))) # (GND)
-- \u0|core0|cpu|Add1~85\ = CARRY((\u0|core0|cpu|Add1~0_combout\ & ((\u0|core0|cpu|E_src1\(27)) # (!\u0|core0|cpu|Add1~83\))) # (!\u0|core0|cpu|Add1~0_combout\ & (\u0|core0|cpu|E_src1\(27) & !\u0|core0|cpu|Add1~83\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Add1~0_combout\,
	datab => \u0|core0|cpu|E_src1\(27),
	datad => VCC,
	cin => \u0|core0|cpu|Add1~83\,
	combout => \u0|core0|cpu|Add1~84_combout\,
	cout => \u0|core0|cpu|Add1~85\);

-- Location: LCCOMB_X10_Y13_N8
\u0|core0|cpu|Add1~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~87_combout\ = (\u0|core0|cpu|E_src1\(28) & ((\u0|core0|cpu|Add1~86_combout\ & (\u0|core0|cpu|Add1~85\ & VCC)) # (!\u0|core0|cpu|Add1~86_combout\ & (!\u0|core0|cpu|Add1~85\)))) # (!\u0|core0|cpu|E_src1\(28) & 
-- ((\u0|core0|cpu|Add1~86_combout\ & (!\u0|core0|cpu|Add1~85\)) # (!\u0|core0|cpu|Add1~86_combout\ & ((\u0|core0|cpu|Add1~85\) # (GND)))))
-- \u0|core0|cpu|Add1~88\ = CARRY((\u0|core0|cpu|E_src1\(28) & (!\u0|core0|cpu|Add1~86_combout\ & !\u0|core0|cpu|Add1~85\)) # (!\u0|core0|cpu|E_src1\(28) & ((!\u0|core0|cpu|Add1~85\) # (!\u0|core0|cpu|Add1~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_src1\(28),
	datab => \u0|core0|cpu|Add1~86_combout\,
	datad => VCC,
	cin => \u0|core0|cpu|Add1~85\,
	combout => \u0|core0|cpu|Add1~87_combout\,
	cout => \u0|core0|cpu|Add1~88\);

-- Location: LCCOMB_X10_Y13_N10
\u0|core0|cpu|Add1~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~92_combout\ = ((\u0|core0|cpu|Add1~91_combout\ $ (\u0|core0|cpu|E_src1\(29) $ (!\u0|core0|cpu|Add1~88\)))) # (GND)
-- \u0|core0|cpu|Add1~93\ = CARRY((\u0|core0|cpu|Add1~91_combout\ & ((\u0|core0|cpu|E_src1\(29)) # (!\u0|core0|cpu|Add1~88\))) # (!\u0|core0|cpu|Add1~91_combout\ & (\u0|core0|cpu|E_src1\(29) & !\u0|core0|cpu|Add1~88\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Add1~91_combout\,
	datab => \u0|core0|cpu|E_src1\(29),
	datad => VCC,
	cin => \u0|core0|cpu|Add1~88\,
	combout => \u0|core0|cpu|Add1~92_combout\,
	cout => \u0|core0|cpu|Add1~93\);

-- Location: LCCOMB_X10_Y13_N12
\u0|core0|cpu|Add1~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~94_combout\ = (\u0|core0|cpu|E_src1\(30) & ((\u0|core0|cpu|Add1~90_combout\ & (\u0|core0|cpu|Add1~93\ & VCC)) # (!\u0|core0|cpu|Add1~90_combout\ & (!\u0|core0|cpu|Add1~93\)))) # (!\u0|core0|cpu|E_src1\(30) & 
-- ((\u0|core0|cpu|Add1~90_combout\ & (!\u0|core0|cpu|Add1~93\)) # (!\u0|core0|cpu|Add1~90_combout\ & ((\u0|core0|cpu|Add1~93\) # (GND)))))
-- \u0|core0|cpu|Add1~95\ = CARRY((\u0|core0|cpu|E_src1\(30) & (!\u0|core0|cpu|Add1~90_combout\ & !\u0|core0|cpu|Add1~93\)) # (!\u0|core0|cpu|E_src1\(30) & ((!\u0|core0|cpu|Add1~93\) # (!\u0|core0|cpu|Add1~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_src1\(30),
	datab => \u0|core0|cpu|Add1~90_combout\,
	datad => VCC,
	cin => \u0|core0|cpu|Add1~93\,
	combout => \u0|core0|cpu|Add1~94_combout\,
	cout => \u0|core0|cpu|Add1~95\);

-- Location: LCCOMB_X10_Y13_N14
\u0|core0|cpu|Add1~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~96_combout\ = ((\u0|core0|cpu|Add1~89_combout\ $ (\u0|core0|cpu|E_arith_src1\(31) $ (!\u0|core0|cpu|Add1~95\)))) # (GND)
-- \u0|core0|cpu|Add1~97\ = CARRY((\u0|core0|cpu|Add1~89_combout\ & ((\u0|core0|cpu|E_arith_src1\(31)) # (!\u0|core0|cpu|Add1~95\))) # (!\u0|core0|cpu|Add1~89_combout\ & (\u0|core0|cpu|E_arith_src1\(31) & !\u0|core0|cpu|Add1~95\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Add1~89_combout\,
	datab => \u0|core0|cpu|E_arith_src1\(31),
	datad => VCC,
	cin => \u0|core0|cpu|Add1~95\,
	combout => \u0|core0|cpu|Add1~96_combout\,
	cout => \u0|core0|cpu|Add1~97\);

-- Location: LCCOMB_X14_Y12_N12
\u0|core0|cpu|W_alu_result[31]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_alu_result[31]~30_combout\ = (\u0|core0|cpu|R_ctrl_logic~q\ & (\u0|core0|cpu|E_logic_result[31]~28_combout\)) # (!\u0|core0|cpu|R_ctrl_logic~q\ & ((\u0|core0|cpu|Add1~96_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_logic_result[31]~28_combout\,
	datab => \u0|core0|cpu|R_ctrl_logic~q\,
	datad => \u0|core0|cpu|Add1~96_combout\,
	combout => \u0|core0|cpu|W_alu_result[31]~30_combout\);

-- Location: LCCOMB_X13_Y20_N28
\u0|core0|cpu|D_ctrl_shift_rot_right~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_shift_rot_right~0_combout\ = (\u0|core0|cpu|D_iw\(12) & ((\u0|core0|cpu|D_iw\(15)) # ((\u0|core0|cpu|D_iw\(11) & !\u0|core0|cpu|D_iw\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(15),
	datab => \u0|core0|cpu|D_iw\(11),
	datac => \u0|core0|cpu|D_iw\(16),
	datad => \u0|core0|cpu|D_iw\(12),
	combout => \u0|core0|cpu|D_ctrl_shift_rot_right~0_combout\);

-- Location: LCCOMB_X13_Y20_N8
\u0|core0|cpu|D_ctrl_shift_rot_right~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_shift_rot_right~1_combout\ = (!\u0|core0|cpu|D_iw\(13) & (\u0|core0|cpu|D_ctrl_shift_rot_right~0_combout\ & (\u0|core0|cpu|D_iw\(14) & \u0|core0|cpu|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(13),
	datab => \u0|core0|cpu|D_ctrl_shift_rot_right~0_combout\,
	datac => \u0|core0|cpu|D_iw\(14),
	datad => \u0|core0|cpu|Equal0~4_combout\,
	combout => \u0|core0|cpu|D_ctrl_shift_rot_right~1_combout\);

-- Location: FF_X13_Y20_N9
\u0|core0|cpu|R_ctrl_shift_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|D_ctrl_shift_rot_right~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|R_ctrl_shift_rot_right~q\);

-- Location: LCCOMB_X10_Y12_N12
\u0|core0|cpu|E_shift_rot_result_nxt[30]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_shift_rot_result_nxt[30]~28_combout\ = (\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|core0|cpu|E_shift_rot_result\(31))) # (!\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|core0|cpu|E_shift_rot_result\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|core0|cpu|E_shift_rot_result\(31),
	datad => \u0|core0|cpu|E_shift_rot_result\(29),
	combout => \u0|core0|cpu|E_shift_rot_result_nxt[30]~28_combout\);

-- Location: FF_X10_Y12_N13
\u0|core0|cpu|E_shift_rot_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_shift_rot_result_nxt[30]~28_combout\,
	asdata => \u0|core0|cpu|E_src1\(30),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_shift_rot_result\(30));

-- Location: LCCOMB_X10_Y12_N26
\u0|core0|cpu|E_shift_rot_result_nxt[29]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_shift_rot_result_nxt[29]~24_combout\ = (\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|core0|cpu|E_shift_rot_result\(30))) # (!\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|core0|cpu|E_shift_rot_result\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_shift_rot_result\(30),
	datab => \u0|core0|cpu|E_shift_rot_result\(28),
	datad => \u0|core0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \u0|core0|cpu|E_shift_rot_result_nxt[29]~24_combout\);

-- Location: FF_X10_Y12_N27
\u0|core0|cpu|E_shift_rot_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_shift_rot_result_nxt[29]~24_combout\,
	asdata => \u0|core0|cpu|E_src1\(29),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_shift_rot_result\(29));

-- Location: LCCOMB_X10_Y12_N0
\u0|core0|cpu|E_shift_rot_result_nxt[28]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_shift_rot_result_nxt[28]~16_combout\ = (\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|core0|cpu|E_shift_rot_result\(29))) # (!\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|core0|cpu|E_shift_rot_result\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|core0|cpu|E_shift_rot_result\(29),
	datad => \u0|core0|cpu|E_shift_rot_result\(27),
	combout => \u0|core0|cpu|E_shift_rot_result_nxt[28]~16_combout\);

-- Location: FF_X10_Y12_N1
\u0|core0|cpu|E_shift_rot_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_shift_rot_result_nxt[28]~16_combout\,
	asdata => \u0|core0|cpu|E_src1\(28),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_shift_rot_result\(28));

-- Location: LCCOMB_X10_Y12_N24
\u0|core0|cpu|E_shift_rot_result_nxt[27]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_shift_rot_result_nxt[27]~0_combout\ = (\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|core0|cpu|E_shift_rot_result\(28))) # (!\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|core0|cpu|E_shift_rot_result\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|core0|cpu|E_shift_rot_result\(28),
	datad => \u0|core0|cpu|E_shift_rot_result\(26),
	combout => \u0|core0|cpu|E_shift_rot_result_nxt[27]~0_combout\);

-- Location: FF_X10_Y12_N25
\u0|core0|cpu|E_shift_rot_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_shift_rot_result_nxt[27]~0_combout\,
	asdata => \u0|core0|cpu|E_src1\(27),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_shift_rot_result\(27));

-- Location: LCCOMB_X10_Y12_N8
\u0|core0|cpu|E_shift_rot_result_nxt[26]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_shift_rot_result_nxt[26]~4_combout\ = (\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|core0|cpu|E_shift_rot_result\(27))) # (!\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|core0|cpu|E_shift_rot_result\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|core0|cpu|E_shift_rot_result\(27),
	datad => \u0|core0|cpu|E_shift_rot_result\(25),
	combout => \u0|core0|cpu|E_shift_rot_result_nxt[26]~4_combout\);

-- Location: FF_X10_Y12_N9
\u0|core0|cpu|E_shift_rot_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_shift_rot_result_nxt[26]~4_combout\,
	asdata => \u0|core0|cpu|E_src1\(26),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_shift_rot_result\(26));

-- Location: LCCOMB_X10_Y12_N10
\u0|core0|cpu|E_shift_rot_result_nxt[25]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_shift_rot_result_nxt[25]~1_combout\ = (\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|core0|cpu|E_shift_rot_result\(26)))) # (!\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|core0|cpu|E_shift_rot_result\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|core0|cpu|E_shift_rot_result\(24),
	datad => \u0|core0|cpu|E_shift_rot_result\(26),
	combout => \u0|core0|cpu|E_shift_rot_result_nxt[25]~1_combout\);

-- Location: FF_X10_Y12_N11
\u0|core0|cpu|E_shift_rot_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_shift_rot_result_nxt[25]~1_combout\,
	asdata => \u0|core0|cpu|E_src1\(25),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_shift_rot_result\(25));

-- Location: LCCOMB_X10_Y12_N20
\u0|core0|cpu|E_shift_rot_result_nxt[24]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_shift_rot_result_nxt[24]~2_combout\ = (\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|core0|cpu|E_shift_rot_result\(25))) # (!\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|core0|cpu|E_shift_rot_result\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_shift_rot_result\(25),
	datab => \u0|core0|cpu|E_shift_rot_result\(23),
	datad => \u0|core0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \u0|core0|cpu|E_shift_rot_result_nxt[24]~2_combout\);

-- Location: FF_X10_Y12_N21
\u0|core0|cpu|E_shift_rot_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_shift_rot_result_nxt[24]~2_combout\,
	asdata => \u0|core0|cpu|E_src1\(24),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_shift_rot_result\(24));

-- Location: LCCOMB_X10_Y12_N30
\u0|core0|cpu|E_shift_rot_result_nxt[23]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_shift_rot_result_nxt[23]~3_combout\ = (\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|core0|cpu|E_shift_rot_result\(24)))) # (!\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|core0|cpu|E_shift_rot_result\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|core0|cpu|E_shift_rot_result\(22),
	datad => \u0|core0|cpu|E_shift_rot_result\(24),
	combout => \u0|core0|cpu|E_shift_rot_result_nxt[23]~3_combout\);

-- Location: FF_X10_Y12_N31
\u0|core0|cpu|E_shift_rot_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_shift_rot_result_nxt[23]~3_combout\,
	asdata => \u0|core0|cpu|E_src1\(23),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_shift_rot_result\(23));

-- Location: LCCOMB_X10_Y12_N18
\u0|core0|cpu|E_shift_rot_result_nxt[22]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_shift_rot_result_nxt[22]~5_combout\ = (\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|core0|cpu|E_shift_rot_result\(23))) # (!\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|core0|cpu|E_shift_rot_result\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|core0|cpu|E_shift_rot_result\(23),
	datad => \u0|core0|cpu|E_shift_rot_result\(21),
	combout => \u0|core0|cpu|E_shift_rot_result_nxt[22]~5_combout\);

-- Location: FF_X10_Y12_N19
\u0|core0|cpu|E_shift_rot_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_shift_rot_result_nxt[22]~5_combout\,
	asdata => \u0|core0|cpu|E_src1\(22),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_shift_rot_result\(22));

-- Location: LCCOMB_X10_Y12_N28
\u0|core0|cpu|E_shift_rot_result_nxt[21]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_shift_rot_result_nxt[21]~6_combout\ = (\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|core0|cpu|E_shift_rot_result\(22))) # (!\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|core0|cpu|E_shift_rot_result\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|core0|cpu|E_shift_rot_result\(22),
	datad => \u0|core0|cpu|E_shift_rot_result\(20),
	combout => \u0|core0|cpu|E_shift_rot_result_nxt[21]~6_combout\);

-- Location: FF_X10_Y12_N29
\u0|core0|cpu|E_shift_rot_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_shift_rot_result_nxt[21]~6_combout\,
	asdata => \u0|core0|cpu|E_src1\(21),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_shift_rot_result\(21));

-- Location: LCCOMB_X10_Y12_N6
\u0|core0|cpu|E_shift_rot_result_nxt[20]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_shift_rot_result_nxt[20]~7_combout\ = (\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|core0|cpu|E_shift_rot_result\(21)))) # (!\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|core0|cpu|E_shift_rot_result\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|core0|cpu|E_shift_rot_result\(19),
	datad => \u0|core0|cpu|E_shift_rot_result\(21),
	combout => \u0|core0|cpu|E_shift_rot_result_nxt[20]~7_combout\);

-- Location: FF_X10_Y12_N7
\u0|core0|cpu|E_shift_rot_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_shift_rot_result_nxt[20]~7_combout\,
	asdata => \u0|core0|cpu|E_src1\(20),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_shift_rot_result\(20));

-- Location: LCCOMB_X10_Y12_N16
\u0|core0|cpu|E_shift_rot_result_nxt[19]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_shift_rot_result_nxt[19]~8_combout\ = (\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|core0|cpu|E_shift_rot_result\(20)))) # (!\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|core0|cpu|E_shift_rot_result\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|core0|cpu|E_shift_rot_result\(18),
	datad => \u0|core0|cpu|E_shift_rot_result\(20),
	combout => \u0|core0|cpu|E_shift_rot_result_nxt[19]~8_combout\);

-- Location: FF_X10_Y12_N17
\u0|core0|cpu|E_shift_rot_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_shift_rot_result_nxt[19]~8_combout\,
	asdata => \u0|core0|cpu|E_src1\(19),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_shift_rot_result\(19));

-- Location: LCCOMB_X10_Y12_N2
\u0|core0|cpu|E_shift_rot_result_nxt[18]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_shift_rot_result_nxt[18]~9_combout\ = (\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|core0|cpu|E_shift_rot_result\(19)))) # (!\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|core0|cpu|E_shift_rot_result\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|core0|cpu|E_shift_rot_result\(17),
	datad => \u0|core0|cpu|E_shift_rot_result\(19),
	combout => \u0|core0|cpu|E_shift_rot_result_nxt[18]~9_combout\);

-- Location: FF_X10_Y12_N3
\u0|core0|cpu|E_shift_rot_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_shift_rot_result_nxt[18]~9_combout\,
	asdata => \u0|core0|cpu|E_src1\(18),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_shift_rot_result\(18));

-- Location: LCCOMB_X10_Y12_N4
\u0|core0|cpu|E_shift_rot_result_nxt[17]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_shift_rot_result_nxt[17]~10_combout\ = (\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|core0|cpu|E_shift_rot_result\(18)))) # (!\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|core0|cpu|E_shift_rot_result\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_shift_rot_result\(16),
	datab => \u0|core0|cpu|E_shift_rot_result\(18),
	datad => \u0|core0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \u0|core0|cpu|E_shift_rot_result_nxt[17]~10_combout\);

-- Location: FF_X10_Y12_N5
\u0|core0|cpu|E_shift_rot_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_shift_rot_result_nxt[17]~10_combout\,
	asdata => \u0|core0|cpu|E_src1\(17),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_shift_rot_result\(17));

-- Location: LCCOMB_X10_Y12_N22
\u0|core0|cpu|E_shift_rot_result_nxt[16]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_shift_rot_result_nxt[16]~11_combout\ = (\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|core0|cpu|E_shift_rot_result\(17)))) # (!\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|core0|cpu|E_shift_rot_result\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_shift_rot_result\(15),
	datab => \u0|core0|cpu|E_shift_rot_result\(17),
	datad => \u0|core0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \u0|core0|cpu|E_shift_rot_result_nxt[16]~11_combout\);

-- Location: FF_X10_Y12_N23
\u0|core0|cpu|E_shift_rot_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_shift_rot_result_nxt[16]~11_combout\,
	asdata => \u0|core0|cpu|E_src1\(16),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_shift_rot_result\(16));

-- Location: LCCOMB_X4_Y17_N0
\u0|core0|cpu|E_shift_rot_result_nxt[15]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_shift_rot_result_nxt[15]~12_combout\ = (\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|core0|cpu|E_shift_rot_result\(16))) # (!\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|core0|cpu|E_shift_rot_result\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_shift_rot_result\(16),
	datab => \u0|core0|cpu|E_shift_rot_result\(14),
	datad => \u0|core0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \u0|core0|cpu|E_shift_rot_result_nxt[15]~12_combout\);

-- Location: FF_X4_Y17_N1
\u0|core0|cpu|E_shift_rot_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_shift_rot_result_nxt[15]~12_combout\,
	asdata => \u0|core0|cpu|E_src1\(15),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_shift_rot_result\(15));

-- Location: LCCOMB_X4_Y17_N18
\u0|core0|cpu|E_shift_rot_result_nxt[14]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_shift_rot_result_nxt[14]~13_combout\ = (\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|core0|cpu|E_shift_rot_result\(15)))) # (!\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|core0|cpu|E_shift_rot_result\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_shift_rot_result\(13),
	datab => \u0|core0|cpu|E_shift_rot_result\(15),
	datad => \u0|core0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \u0|core0|cpu|E_shift_rot_result_nxt[14]~13_combout\);

-- Location: FF_X4_Y17_N19
\u0|core0|cpu|E_shift_rot_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_shift_rot_result_nxt[14]~13_combout\,
	asdata => \u0|core0|cpu|E_src1\(14),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_shift_rot_result\(14));

-- Location: LCCOMB_X4_Y17_N12
\u0|core0|cpu|E_shift_rot_result_nxt[13]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_shift_rot_result_nxt[13]~14_combout\ = (\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|core0|cpu|E_shift_rot_result\(14)))) # (!\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|core0|cpu|E_shift_rot_result\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_shift_rot_result\(12),
	datab => \u0|core0|cpu|E_shift_rot_result\(14),
	datad => \u0|core0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \u0|core0|cpu|E_shift_rot_result_nxt[13]~14_combout\);

-- Location: FF_X4_Y17_N13
\u0|core0|cpu|E_shift_rot_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_shift_rot_result_nxt[13]~14_combout\,
	asdata => \u0|core0|cpu|E_src1\(13),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_shift_rot_result\(13));

-- Location: LCCOMB_X4_Y17_N30
\u0|core0|cpu|E_shift_rot_result_nxt[12]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_shift_rot_result_nxt[12]~15_combout\ = (\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|core0|cpu|E_shift_rot_result\(13))) # (!\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|core0|cpu|E_shift_rot_result\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_shift_rot_result\(13),
	datab => \u0|core0|cpu|E_shift_rot_result\(11),
	datad => \u0|core0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \u0|core0|cpu|E_shift_rot_result_nxt[12]~15_combout\);

-- Location: FF_X4_Y17_N31
\u0|core0|cpu|E_shift_rot_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_shift_rot_result_nxt[12]~15_combout\,
	asdata => \u0|core0|cpu|E_src1\(12),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_shift_rot_result\(12));

-- Location: LCCOMB_X4_Y17_N8
\u0|core0|cpu|E_shift_rot_result_nxt[11]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_shift_rot_result_nxt[11]~17_combout\ = (\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|core0|cpu|E_shift_rot_result\(12))) # (!\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|core0|cpu|E_shift_rot_result\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_shift_rot_result\(12),
	datab => \u0|core0|cpu|E_shift_rot_result\(10),
	datad => \u0|core0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \u0|core0|cpu|E_shift_rot_result_nxt[11]~17_combout\);

-- Location: FF_X4_Y17_N9
\u0|core0|cpu|E_shift_rot_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_shift_rot_result_nxt[11]~17_combout\,
	asdata => \u0|core0|cpu|E_src1\(11),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_shift_rot_result\(11));

-- Location: LCCOMB_X4_Y17_N2
\u0|core0|cpu|E_shift_rot_result_nxt[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_shift_rot_result_nxt[10]~18_combout\ = (\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|core0|cpu|E_shift_rot_result\(11))) # (!\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|core0|cpu|E_shift_rot_result\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_shift_rot_result\(11),
	datab => \u0|core0|cpu|E_shift_rot_result\(9),
	datad => \u0|core0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \u0|core0|cpu|E_shift_rot_result_nxt[10]~18_combout\);

-- Location: FF_X4_Y17_N3
\u0|core0|cpu|E_shift_rot_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_shift_rot_result_nxt[10]~18_combout\,
	asdata => \u0|core0|cpu|E_src1\(10),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_shift_rot_result\(10));

-- Location: LCCOMB_X4_Y17_N20
\u0|core0|cpu|E_shift_rot_result_nxt[9]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_shift_rot_result_nxt[9]~19_combout\ = (\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|core0|cpu|E_shift_rot_result\(10)))) # (!\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|core0|cpu|E_shift_rot_result\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_shift_rot_result\(8),
	datab => \u0|core0|cpu|E_shift_rot_result\(10),
	datad => \u0|core0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \u0|core0|cpu|E_shift_rot_result_nxt[9]~19_combout\);

-- Location: FF_X4_Y17_N21
\u0|core0|cpu|E_shift_rot_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_shift_rot_result_nxt[9]~19_combout\,
	asdata => \u0|core0|cpu|E_src1\(9),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_shift_rot_result\(9));

-- Location: LCCOMB_X4_Y17_N22
\u0|core0|cpu|E_shift_rot_result_nxt[8]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_shift_rot_result_nxt[8]~20_combout\ = (\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|core0|cpu|E_shift_rot_result\(9)))) # (!\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|core0|cpu|E_shift_rot_result\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_shift_rot_result\(7),
	datab => \u0|core0|cpu|E_shift_rot_result\(9),
	datad => \u0|core0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \u0|core0|cpu|E_shift_rot_result_nxt[8]~20_combout\);

-- Location: FF_X4_Y17_N23
\u0|core0|cpu|E_shift_rot_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_shift_rot_result_nxt[8]~20_combout\,
	asdata => \u0|core0|cpu|E_src1\(8),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_shift_rot_result\(8));

-- Location: LCCOMB_X4_Y17_N24
\u0|core0|cpu|E_shift_rot_result_nxt[7]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_shift_rot_result_nxt[7]~21_combout\ = (\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|core0|cpu|E_shift_rot_result\(8))) # (!\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|core0|cpu|E_shift_rot_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_shift_rot_result\(8),
	datab => \u0|core0|cpu|E_shift_rot_result\(6),
	datad => \u0|core0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \u0|core0|cpu|E_shift_rot_result_nxt[7]~21_combout\);

-- Location: FF_X4_Y17_N25
\u0|core0|cpu|E_shift_rot_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_shift_rot_result_nxt[7]~21_combout\,
	asdata => \u0|core0|cpu|E_src1\(7),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_shift_rot_result\(7));

-- Location: LCCOMB_X4_Y17_N4
\u0|core0|cpu|E_shift_rot_result_nxt[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_shift_rot_result_nxt[6]~23_combout\ = (\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|core0|cpu|E_shift_rot_result\(7)))) # (!\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|core0|cpu|E_shift_rot_result\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_shift_rot_result\(5),
	datab => \u0|core0|cpu|E_shift_rot_result\(7),
	datad => \u0|core0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \u0|core0|cpu|E_shift_rot_result_nxt[6]~23_combout\);

-- Location: FF_X4_Y17_N5
\u0|core0|cpu|E_shift_rot_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_shift_rot_result_nxt[6]~23_combout\,
	asdata => \u0|core0|cpu|E_src1\(6),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_shift_rot_result\(6));

-- Location: LCCOMB_X4_Y17_N26
\u0|core0|cpu|E_shift_rot_result_nxt[5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_shift_rot_result_nxt[5]~22_combout\ = (\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|core0|cpu|E_shift_rot_result\(6)))) # (!\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|core0|cpu|E_shift_rot_result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_shift_rot_result\(4),
	datab => \u0|core0|cpu|E_shift_rot_result\(6),
	datad => \u0|core0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \u0|core0|cpu|E_shift_rot_result_nxt[5]~22_combout\);

-- Location: FF_X4_Y17_N27
\u0|core0|cpu|E_shift_rot_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_shift_rot_result_nxt[5]~22_combout\,
	asdata => \u0|core0|cpu|E_src1\(5),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_shift_rot_result\(5));

-- Location: LCCOMB_X4_Y17_N6
\u0|core0|cpu|E_shift_rot_result_nxt[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_shift_rot_result_nxt[4]~25_combout\ = (\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|core0|cpu|E_shift_rot_result\(5))) # (!\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|core0|cpu|E_shift_rot_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_shift_rot_result\(5),
	datab => \u0|core0|cpu|R_ctrl_shift_rot_right~q\,
	datad => \u0|core0|cpu|E_shift_rot_result\(3),
	combout => \u0|core0|cpu|E_shift_rot_result_nxt[4]~25_combout\);

-- Location: FF_X4_Y17_N7
\u0|core0|cpu|E_shift_rot_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_shift_rot_result_nxt[4]~25_combout\,
	asdata => \u0|core0|cpu|E_src1\(4),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_shift_rot_result\(4));

-- Location: LCCOMB_X4_Y17_N10
\u0|core0|cpu|E_shift_rot_result_nxt[3]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_shift_rot_result_nxt[3]~27_combout\ = (\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|core0|cpu|E_shift_rot_result\(4))) # (!\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|core0|cpu|E_shift_rot_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_shift_rot_result\(4),
	datab => \u0|core0|cpu|E_shift_rot_result\(2),
	datad => \u0|core0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \u0|core0|cpu|E_shift_rot_result_nxt[3]~27_combout\);

-- Location: FF_X4_Y17_N11
\u0|core0|cpu|E_shift_rot_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_shift_rot_result_nxt[3]~27_combout\,
	asdata => \u0|core0|cpu|E_src1\(3),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_shift_rot_result\(3));

-- Location: LCCOMB_X4_Y17_N16
\u0|core0|cpu|E_shift_rot_result_nxt[2]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_shift_rot_result_nxt[2]~26_combout\ = (\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|core0|cpu|E_shift_rot_result\(3))) # (!\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|core0|cpu|E_shift_rot_result\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_shift_rot_result\(3),
	datab => \u0|core0|cpu|E_shift_rot_result\(1),
	datad => \u0|core0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \u0|core0|cpu|E_shift_rot_result_nxt[2]~26_combout\);

-- Location: FF_X4_Y17_N17
\u0|core0|cpu|E_shift_rot_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_shift_rot_result_nxt[2]~26_combout\,
	asdata => \u0|core0|cpu|E_src1\(2),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_shift_rot_result\(2));

-- Location: LCCOMB_X4_Y17_N28
\u0|core0|cpu|E_shift_rot_result_nxt[1]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_shift_rot_result_nxt[1]~29_combout\ = (\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|core0|cpu|E_shift_rot_result\(2)))) # (!\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|core0|cpu|E_shift_rot_result\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_shift_rot_result\(0),
	datab => \u0|core0|cpu|E_shift_rot_result\(2),
	datad => \u0|core0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \u0|core0|cpu|E_shift_rot_result_nxt[1]~29_combout\);

-- Location: FF_X4_Y17_N29
\u0|core0|cpu|E_shift_rot_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_shift_rot_result_nxt[1]~29_combout\,
	asdata => \u0|core0|cpu|E_src1\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_shift_rot_result\(1));

-- Location: LCCOMB_X4_Y17_N14
\u0|core0|cpu|E_shift_rot_result_nxt[0]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_shift_rot_result_nxt[0]~30_combout\ = (\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|core0|cpu|E_shift_rot_result\(1)))) # (!\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|core0|cpu|E_shift_rot_fill_bit~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_shift_rot_fill_bit~0_combout\,
	datab => \u0|core0|cpu|E_shift_rot_result\(1),
	datad => \u0|core0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \u0|core0|cpu|E_shift_rot_result_nxt[0]~30_combout\);

-- Location: FF_X4_Y17_N15
\u0|core0|cpu|E_shift_rot_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_shift_rot_result_nxt[0]~30_combout\,
	asdata => \u0|core0|cpu|E_src1\(0),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_shift_rot_result\(0));

-- Location: LCCOMB_X12_Y17_N2
\u0|core0|cpu|Equal62~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Equal62~1_combout\ = (!\u0|core0|cpu|D_iw\(16) & (!\u0|core0|cpu|D_iw\(11) & (!\u0|core0|cpu|D_iw\(13) & \u0|core0|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(16),
	datab => \u0|core0|cpu|D_iw\(11),
	datac => \u0|core0|cpu|D_iw\(13),
	datad => \u0|core0|cpu|D_iw\(12),
	combout => \u0|core0|cpu|Equal62~1_combout\);

-- Location: LCCOMB_X11_Y17_N4
\u0|core0|cpu|D_ctrl_shift_logical~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_shift_logical~0_combout\ = (\u0|core0|cpu|D_iw\(12) & (!\u0|core0|cpu|D_iw\(16) & !\u0|core0|cpu|D_iw\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(12),
	datac => \u0|core0|cpu|D_iw\(16),
	datad => \u0|core0|cpu|D_iw\(13),
	combout => \u0|core0|cpu|D_ctrl_shift_logical~0_combout\);

-- Location: LCCOMB_X11_Y17_N24
\u0|core0|cpu|Equal62~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Equal62~4_combout\ = (\u0|core0|cpu|D_iw\(11) & (!\u0|core0|cpu|D_iw\(13) & (!\u0|core0|cpu|D_iw\(16) & \u0|core0|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(11),
	datab => \u0|core0|cpu|D_iw\(13),
	datac => \u0|core0|cpu|D_iw\(16),
	datad => \u0|core0|cpu|D_iw\(12),
	combout => \u0|core0|cpu|Equal62~4_combout\);

-- Location: LCCOMB_X11_Y17_N22
\u0|core0|cpu|D_ctrl_shift_logical~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_shift_logical~1_combout\ = (\u0|core0|cpu|D_iw\(14) & ((\u0|core0|cpu|Equal62~1_combout\) # ((\u0|core0|cpu|Equal62~4_combout\)))) # (!\u0|core0|cpu|D_iw\(14) & (((\u0|core0|cpu|D_ctrl_shift_logical~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Equal62~1_combout\,
	datab => \u0|core0|cpu|D_ctrl_shift_logical~0_combout\,
	datac => \u0|core0|cpu|D_iw\(14),
	datad => \u0|core0|cpu|Equal62~4_combout\,
	combout => \u0|core0|cpu|D_ctrl_shift_logical~1_combout\);

-- Location: LCCOMB_X11_Y17_N26
\u0|core0|cpu|D_ctrl_shift_logical~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_shift_logical~2_combout\ = (\u0|core0|cpu|D_iw\(15) & (\u0|core0|cpu|D_ctrl_shift_logical~1_combout\ & \u0|core0|cpu|Equal0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|D_iw\(15),
	datac => \u0|core0|cpu|D_ctrl_shift_logical~1_combout\,
	datad => \u0|core0|cpu|Equal0~4_combout\,
	combout => \u0|core0|cpu|D_ctrl_shift_logical~2_combout\);

-- Location: FF_X11_Y17_N27
\u0|core0|cpu|R_ctrl_shift_logical\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|D_ctrl_shift_logical~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|R_ctrl_shift_logical~q\);

-- Location: LCCOMB_X11_Y17_N16
\u0|core0|cpu|R_ctrl_rot_right_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|R_ctrl_rot_right_nxt~0_combout\ = (\u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\ & (\u0|core0|cpu|Equal62~4_combout\ & (\u0|core0|cpu|Equal0~2_combout\ & \u0|core0|cpu|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\,
	datab => \u0|core0|cpu|Equal62~4_combout\,
	datac => \u0|core0|cpu|Equal0~2_combout\,
	datad => \u0|core0|cpu|Equal0~3_combout\,
	combout => \u0|core0|cpu|R_ctrl_rot_right_nxt~0_combout\);

-- Location: FF_X11_Y17_N17
\u0|core0|cpu|R_ctrl_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|R_ctrl_rot_right_nxt~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|R_ctrl_rot_right~q\);

-- Location: LCCOMB_X11_Y17_N20
\u0|core0|cpu|E_shift_rot_fill_bit~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_shift_rot_fill_bit~0_combout\ = (!\u0|core0|cpu|R_ctrl_shift_logical~q\ & ((\u0|core0|cpu|R_ctrl_rot_right~q\ & ((\u0|core0|cpu|E_shift_rot_result\(0)))) # (!\u0|core0|cpu|R_ctrl_rot_right~q\ & (\u0|core0|cpu|E_shift_rot_result\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_shift_rot_result\(31),
	datab => \u0|core0|cpu|E_shift_rot_result\(0),
	datac => \u0|core0|cpu|R_ctrl_shift_logical~q\,
	datad => \u0|core0|cpu|R_ctrl_rot_right~q\,
	combout => \u0|core0|cpu|E_shift_rot_fill_bit~0_combout\);

-- Location: LCCOMB_X10_Y12_N14
\u0|core0|cpu|E_shift_rot_result_nxt[31]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_shift_rot_result_nxt[31]~31_combout\ = (\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|core0|cpu|E_shift_rot_fill_bit~0_combout\)) # (!\u0|core0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|core0|cpu|E_shift_rot_result\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_shift_rot_fill_bit~0_combout\,
	datab => \u0|core0|cpu|E_shift_rot_result\(30),
	datad => \u0|core0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \u0|core0|cpu|E_shift_rot_result_nxt[31]~31_combout\);

-- Location: FF_X10_Y12_N15
\u0|core0|cpu|E_shift_rot_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_shift_rot_result_nxt[31]~31_combout\,
	asdata => \u0|core0|cpu|E_src1\(31),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_shift_rot_result\(31));

-- Location: LCCOMB_X11_Y17_N6
\u0|core0|cpu|D_ctrl_shift_rot~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_shift_rot~1_combout\ = (!\u0|core0|cpu|D_iw\(14) & ((\u0|core0|cpu|D_iw\(15) & (\u0|core0|cpu|D_ctrl_shift_logical~0_combout\)) # (!\u0|core0|cpu|D_iw\(15) & ((\u0|core0|cpu|Equal62~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(14),
	datab => \u0|core0|cpu|D_iw\(15),
	datac => \u0|core0|cpu|D_ctrl_shift_logical~0_combout\,
	datad => \u0|core0|cpu|Equal62~1_combout\,
	combout => \u0|core0|cpu|D_ctrl_shift_rot~1_combout\);

-- Location: LCCOMB_X11_Y17_N18
\u0|core0|cpu|D_ctrl_shift_rot~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_shift_rot~2_combout\ = (\u0|core0|cpu|D_ctrl_shift_rot~1_combout\) # ((\u0|core0|cpu|Equal62~4_combout\ & ((\u0|core0|cpu|D_iw\(14)) # (!\u0|core0|cpu|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_ctrl_shift_rot~1_combout\,
	datab => \u0|core0|cpu|D_iw\(15),
	datac => \u0|core0|cpu|D_iw\(14),
	datad => \u0|core0|cpu|Equal62~4_combout\,
	combout => \u0|core0|cpu|D_ctrl_shift_rot~2_combout\);

-- Location: LCCOMB_X12_Y17_N28
\u0|core0|cpu|Equal62~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Equal62~2_combout\ = (\u0|core0|cpu|D_iw\(16) & (!\u0|core0|cpu|D_iw\(11) & (!\u0|core0|cpu|D_iw\(13) & \u0|core0|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(16),
	datab => \u0|core0|cpu|D_iw\(11),
	datac => \u0|core0|cpu|D_iw\(13),
	datad => \u0|core0|cpu|D_iw\(12),
	combout => \u0|core0|cpu|Equal62~2_combout\);

-- Location: LCCOMB_X12_Y17_N6
\u0|core0|cpu|Equal62~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Equal62~3_combout\ = (\u0|core0|cpu|D_iw\(16) & (\u0|core0|cpu|D_iw\(11) & (!\u0|core0|cpu|D_iw\(13) & \u0|core0|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(16),
	datab => \u0|core0|cpu|D_iw\(11),
	datac => \u0|core0|cpu|D_iw\(13),
	datad => \u0|core0|cpu|D_iw\(12),
	combout => \u0|core0|cpu|Equal62~3_combout\);

-- Location: LCCOMB_X12_Y19_N0
\u0|core0|cpu|D_ctrl_shift_rot~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_shift_rot~0_combout\ = (\u0|core0|cpu|D_op_opx_rsv63~0_combout\ & ((\u0|core0|cpu|Equal62~2_combout\) # ((\u0|core0|cpu|Equal62~1_combout\) # (\u0|core0|cpu|Equal62~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Equal62~2_combout\,
	datab => \u0|core0|cpu|Equal62~1_combout\,
	datac => \u0|core0|cpu|D_op_opx_rsv63~0_combout\,
	datad => \u0|core0|cpu|Equal62~3_combout\,
	combout => \u0|core0|cpu|D_ctrl_shift_rot~0_combout\);

-- Location: LCCOMB_X10_Y17_N8
\u0|core0|cpu|D_ctrl_shift_rot~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_shift_rot~3_combout\ = (\u0|core0|cpu|Equal0~4_combout\ & ((\u0|core0|cpu|D_ctrl_shift_rot~2_combout\) # (\u0|core0|cpu|D_ctrl_shift_rot~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|D_ctrl_shift_rot~2_combout\,
	datac => \u0|core0|cpu|D_ctrl_shift_rot~0_combout\,
	datad => \u0|core0|cpu|Equal0~4_combout\,
	combout => \u0|core0|cpu|D_ctrl_shift_rot~3_combout\);

-- Location: FF_X10_Y17_N9
\u0|core0|cpu|R_ctrl_shift_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|D_ctrl_shift_rot~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|R_ctrl_shift_rot~q\);

-- Location: FF_X14_Y12_N13
\u0|core0|cpu|W_alu_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|W_alu_result[31]~30_combout\,
	asdata => \u0|core0|cpu|E_shift_rot_result\(31),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|E_alu_result~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|W_alu_result\(31));

-- Location: LCCOMB_X18_Y16_N10
\u0|core0|cpu|av_ld_byte3_data_nxt~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte3_data_nxt~10_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(15)) # ((\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(31))))) # (!\u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\ & (\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(31),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(15),
	combout => \u0|core0|cpu|av_ld_byte3_data_nxt~10_combout\);

-- Location: LCCOMB_X13_Y12_N20
\u0|core0|cpu|av_ld_byte3_data_nxt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte3_data_nxt~11_combout\ = (\u0|core0|cpu|av_ld_aligning_data~q\ & ((\u0|core0|cpu|av_fill_bit~0_combout\))) # (!\u0|core0|cpu|av_ld_aligning_data~q\ & (\u0|core0|cpu|av_ld_byte3_data_nxt~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|av_ld_byte3_data_nxt~10_combout\,
	datac => \u0|core0|cpu|av_ld_aligning_data~q\,
	datad => \u0|core0|cpu|av_fill_bit~0_combout\,
	combout => \u0|core0|cpu|av_ld_byte3_data_nxt~11_combout\);

-- Location: FF_X13_Y12_N21
\u0|core0|cpu|av_ld_byte3_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|av_ld_byte3_data_nxt~11_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|av_ld_byte3_data\(7));

-- Location: LCCOMB_X14_Y12_N28
\u0|core0|cpu|W_rf_wr_data[31]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_rf_wr_data[31]~33_combout\ = (\u0|core0|cpu|R_ctrl_ld~q\ & (((\u0|core0|cpu|av_ld_byte3_data\(7))))) # (!\u0|core0|cpu|R_ctrl_ld~q\ & (\u0|core0|cpu|W_alu_result\(31) & (!\u0|core0|cpu|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(31),
	datab => \u0|core0|cpu|E_alu_result~0_combout\,
	datac => \u0|core0|cpu|R_ctrl_ld~q\,
	datad => \u0|core0|cpu|av_ld_byte3_data\(7),
	combout => \u0|core0|cpu|W_rf_wr_data[31]~33_combout\);

-- Location: LCCOMB_X14_Y14_N24
\u0|core0|cpu|R_src1[30]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|R_src1[30]~20_combout\ = (!\u0|core0|cpu|R_src1~15_combout\ & (\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30) & ((!\u0|core0|cpu|R_ctrl_jmp_direct~q\) # (!\u0|core0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_valid_from_R~q\,
	datab => \u0|core0|cpu|R_ctrl_jmp_direct~q\,
	datac => \u0|core0|cpu|R_src1~15_combout\,
	datad => \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30),
	combout => \u0|core0|cpu|R_src1[30]~20_combout\);

-- Location: FF_X14_Y14_N25
\u0|core0|cpu|E_src1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|R_src1[30]~20_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src1\(30));

-- Location: LCCOMB_X13_Y14_N26
\u0|core0|cpu|E_logic_result[30]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_logic_result[30]~27_combout\ = (\u0|core0|cpu|E_src1\(30) & (\u0|core0|cpu|R_logic_op\(1) $ (((\u0|core0|cpu|R_logic_op\(0) & \u0|core0|cpu|E_src2\(30)))))) # (!\u0|core0|cpu|E_src1\(30) & ((\u0|core0|cpu|R_logic_op\(1) & 
-- ((\u0|core0|cpu|E_src2\(30)))) # (!\u0|core0|cpu|R_logic_op\(1) & (!\u0|core0|cpu|R_logic_op\(0) & !\u0|core0|cpu|E_src2\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_logic_op\(0),
	datab => \u0|core0|cpu|E_src1\(30),
	datac => \u0|core0|cpu|R_logic_op\(1),
	datad => \u0|core0|cpu|E_src2\(30),
	combout => \u0|core0|cpu|E_logic_result[30]~27_combout\);

-- Location: LCCOMB_X10_Y11_N0
\u0|core0|cpu|W_alu_result[30]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_alu_result[30]~29_combout\ = (\u0|core0|cpu|R_ctrl_logic~q\ & ((\u0|core0|cpu|E_logic_result[30]~27_combout\))) # (!\u0|core0|cpu|R_ctrl_logic~q\ & (\u0|core0|cpu|Add1~94_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_ctrl_logic~q\,
	datab => \u0|core0|cpu|Add1~94_combout\,
	datad => \u0|core0|cpu|E_logic_result[30]~27_combout\,
	combout => \u0|core0|cpu|W_alu_result[30]~29_combout\);

-- Location: FF_X10_Y11_N1
\u0|core0|cpu|W_alu_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|W_alu_result[30]~29_combout\,
	asdata => \u0|core0|cpu|E_shift_rot_result\(30),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|E_alu_result~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|W_alu_result\(30));

-- Location: LCCOMB_X13_Y12_N16
\u0|core0|cpu|W_rf_wr_data[30]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_rf_wr_data[30]~32_combout\ = (\u0|core0|cpu|R_ctrl_ld~q\ & (((\u0|core0|cpu|av_ld_byte3_data\(6))))) # (!\u0|core0|cpu|R_ctrl_ld~q\ & (!\u0|core0|cpu|E_alu_result~0_combout\ & ((\u0|core0|cpu|W_alu_result\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_alu_result~0_combout\,
	datab => \u0|core0|cpu|R_ctrl_ld~q\,
	datac => \u0|core0|cpu|av_ld_byte3_data\(6),
	datad => \u0|core0|cpu|W_alu_result\(30),
	combout => \u0|core0|cpu|W_rf_wr_data[30]~32_combout\);

-- Location: LCCOMB_X13_Y15_N4
\u0|core0|cpu|E_src2[29]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_src2[29]~14_combout\ = (\u0|core0|cpu|R_src2_use_imm~q\ & (\u0|core0|cpu|D_iw\(21))) # (!\u0|core0|cpu|R_src2_use_imm~q\ & ((\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_src2_use_imm~q\,
	datab => \u0|core0|cpu|D_iw\(21),
	datad => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	combout => \u0|core0|cpu|E_src2[29]~14_combout\);

-- Location: FF_X13_Y15_N5
\u0|core0|cpu|E_src2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_src2[29]~14_combout\,
	asdata => \u0|core0|cpu|D_iw\(19),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|R_src2_hi~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src2\(29));

-- Location: LCCOMB_X10_Y13_N22
\u0|core0|cpu|Add1~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~91_combout\ = \u0|core0|cpu|E_src2\(29) $ (\u0|core0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|E_src2\(29),
	datad => \u0|core0|cpu|E_alu_sub~q\,
	combout => \u0|core0|cpu|Add1~91_combout\);

-- Location: LCCOMB_X10_Y13_N20
\u0|core0|cpu|E_logic_result[29]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_logic_result[29]~29_combout\ = (\u0|core0|cpu|E_src2\(29) & (\u0|core0|cpu|R_logic_op\(1) $ (((\u0|core0|cpu|E_src1\(29) & \u0|core0|cpu|R_logic_op\(0)))))) # (!\u0|core0|cpu|E_src2\(29) & ((\u0|core0|cpu|R_logic_op\(1) & 
-- (\u0|core0|cpu|E_src1\(29))) # (!\u0|core0|cpu|R_logic_op\(1) & (!\u0|core0|cpu|E_src1\(29) & !\u0|core0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_logic_op\(1),
	datab => \u0|core0|cpu|E_src2\(29),
	datac => \u0|core0|cpu|E_src1\(29),
	datad => \u0|core0|cpu|R_logic_op\(0),
	combout => \u0|core0|cpu|E_logic_result[29]~29_combout\);

-- Location: LCCOMB_X14_Y12_N6
\u0|core0|cpu|W_alu_result[29]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_alu_result[29]~31_combout\ = (\u0|core0|cpu|R_ctrl_logic~q\ & ((\u0|core0|cpu|E_logic_result[29]~29_combout\))) # (!\u0|core0|cpu|R_ctrl_logic~q\ & (\u0|core0|cpu|Add1~92_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Add1~92_combout\,
	datab => \u0|core0|cpu|E_logic_result[29]~29_combout\,
	datad => \u0|core0|cpu|R_ctrl_logic~q\,
	combout => \u0|core0|cpu|W_alu_result[29]~31_combout\);

-- Location: FF_X14_Y12_N7
\u0|core0|cpu|W_alu_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|W_alu_result[29]~31_combout\,
	asdata => \u0|core0|cpu|E_shift_rot_result\(29),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|E_alu_result~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|W_alu_result\(29));

-- Location: LCCOMB_X14_Y12_N22
\u0|core0|cpu|W_rf_wr_data[29]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_rf_wr_data[29]~34_combout\ = (\u0|core0|cpu|R_ctrl_ld~q\ & (\u0|core0|cpu|av_ld_byte3_data\(5))) # (!\u0|core0|cpu|R_ctrl_ld~q\ & (((!\u0|core0|cpu|E_alu_result~0_combout\ & \u0|core0|cpu|W_alu_result\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_ld_byte3_data\(5),
	datab => \u0|core0|cpu|E_alu_result~0_combout\,
	datac => \u0|core0|cpu|R_ctrl_ld~q\,
	datad => \u0|core0|cpu|W_alu_result\(29),
	combout => \u0|core0|cpu|W_rf_wr_data[29]~34_combout\);

-- Location: LCCOMB_X14_Y14_N18
\u0|core0|cpu|R_src1[27]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|R_src1[27]~16_combout\ = (!\u0|core0|cpu|R_src1~15_combout\ & (\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27) & ((!\u0|core0|cpu|R_ctrl_jmp_direct~q\) # (!\u0|core0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_valid_from_R~q\,
	datab => \u0|core0|cpu|R_ctrl_jmp_direct~q\,
	datac => \u0|core0|cpu|R_src1~15_combout\,
	datad => \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27),
	combout => \u0|core0|cpu|R_src1[27]~16_combout\);

-- Location: FF_X14_Y14_N19
\u0|core0|cpu|E_src1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|R_src1[27]~16_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src1\(27));

-- Location: LCCOMB_X11_Y11_N24
\u0|core0|cpu|E_logic_result[27]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_logic_result[27]~0_combout\ = (\u0|core0|cpu|E_src1\(27) & (\u0|core0|cpu|R_logic_op\(1) $ (((\u0|core0|cpu|E_src2\(27) & \u0|core0|cpu|R_logic_op\(0)))))) # (!\u0|core0|cpu|E_src1\(27) & ((\u0|core0|cpu|R_logic_op\(1) & 
-- (\u0|core0|cpu|E_src2\(27))) # (!\u0|core0|cpu|R_logic_op\(1) & (!\u0|core0|cpu|E_src2\(27) & !\u0|core0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_logic_op\(1),
	datab => \u0|core0|cpu|E_src1\(27),
	datac => \u0|core0|cpu|E_src2\(27),
	datad => \u0|core0|cpu|R_logic_op\(0),
	combout => \u0|core0|cpu|E_logic_result[27]~0_combout\);

-- Location: LCCOMB_X12_Y12_N8
\u0|core0|cpu|W_alu_result[27]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_alu_result[27]~1_combout\ = (\u0|core0|cpu|R_ctrl_logic~q\ & (\u0|core0|cpu|E_logic_result[27]~0_combout\)) # (!\u0|core0|cpu|R_ctrl_logic~q\ & ((\u0|core0|cpu|Add1~84_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_ctrl_logic~q\,
	datab => \u0|core0|cpu|E_logic_result[27]~0_combout\,
	datad => \u0|core0|cpu|Add1~84_combout\,
	combout => \u0|core0|cpu|W_alu_result[27]~1_combout\);

-- Location: FF_X12_Y12_N9
\u0|core0|cpu|W_alu_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|W_alu_result[27]~1_combout\,
	asdata => \u0|core0|cpu|E_shift_rot_result\(27),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|E_alu_result~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|W_alu_result\(27));

-- Location: LCCOMB_X13_Y12_N30
\u0|core0|cpu|W_rf_wr_data[27]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_rf_wr_data[27]~8_combout\ = (\u0|core0|cpu|R_ctrl_ld~q\ & (((\u0|core0|cpu|av_ld_byte3_data\(3))))) # (!\u0|core0|cpu|R_ctrl_ld~q\ & (!\u0|core0|cpu|E_alu_result~0_combout\ & ((\u0|core0|cpu|W_alu_result\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_alu_result~0_combout\,
	datab => \u0|core0|cpu|R_ctrl_ld~q\,
	datac => \u0|core0|cpu|av_ld_byte3_data\(3),
	datad => \u0|core0|cpu|W_alu_result\(27),
	combout => \u0|core0|cpu|W_rf_wr_data[27]~8_combout\);

-- Location: LCCOMB_X14_Y14_N16
\u0|core0|cpu|E_src1[26]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_src1[26]~0_combout\ = (\u0|core0|cpu|R_src1~14_combout\ & ((\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26)))) # (!\u0|core0|cpu|R_src1~14_combout\ & (\u0|core0|cpu|D_iw\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_src1~14_combout\,
	datab => \u0|core0|cpu|D_iw\(30),
	datad => \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26),
	combout => \u0|core0|cpu|E_src1[26]~0_combout\);

-- Location: LCCOMB_X12_Y18_N6
\u0|core0|cpu|F_pc_nxt[24]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_nxt[24]~0_combout\ = (\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & (((\u0|core0|cpu|Add1~82_combout\)))) # (!\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & (\u0|core0|cpu|F_pc_plus_one[24]~48_combout\ & ((!\u0|core0|cpu|R_ctrl_break~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_pc_plus_one[24]~48_combout\,
	datab => \u0|core0|cpu|F_pc_sel_nxt.10~1_combout\,
	datac => \u0|core0|cpu|Add1~82_combout\,
	datad => \u0|core0|cpu|R_ctrl_break~q\,
	combout => \u0|core0|cpu|F_pc_nxt[24]~0_combout\);

-- Location: LCCOMB_X12_Y18_N18
\u0|core0|cpu|F_pc_nxt[24]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_nxt[24]~1_combout\ = (!\u0|core0|cpu|F_pc_nxt[24]~0_combout\ & (!\u0|core0|cpu|R_ctrl_crst~q\ & !\u0|core0|cpu|R_ctrl_exception~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_pc_nxt[24]~0_combout\,
	datab => \u0|core0|cpu|R_ctrl_crst~q\,
	datad => \u0|core0|cpu|R_ctrl_exception~q\,
	combout => \u0|core0|cpu|F_pc_nxt[24]~1_combout\);

-- Location: FF_X12_Y18_N19
\u0|core0|cpu|F_pc[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_pc_nxt[24]~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|F_pc\(24));

-- Location: LCCOMB_X11_Y12_N16
\u0|core0|cpu|F_pc_plus_one[20]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_plus_one[20]~40_combout\ = (\u0|core0|cpu|F_pc\(20) & (\u0|core0|cpu|F_pc_plus_one[19]~39\ $ (GND))) # (!\u0|core0|cpu|F_pc\(20) & (!\u0|core0|cpu|F_pc_plus_one[19]~39\ & VCC))
-- \u0|core0|cpu|F_pc_plus_one[20]~41\ = CARRY((\u0|core0|cpu|F_pc\(20) & !\u0|core0|cpu|F_pc_plus_one[19]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|F_pc\(20),
	datad => VCC,
	cin => \u0|core0|cpu|F_pc_plus_one[19]~39\,
	combout => \u0|core0|cpu|F_pc_plus_one[20]~40_combout\,
	cout => \u0|core0|cpu|F_pc_plus_one[20]~41\);

-- Location: LCCOMB_X8_Y11_N18
\u0|core0|cpu|F_pc_nxt[20]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_nxt[20]~5_combout\ = (\u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\ & ((\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|core0|cpu|Add1~74_combout\))) # (!\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & 
-- (\u0|core0|cpu|F_pc_plus_one[20]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_pc_plus_one[20]~40_combout\,
	datab => \u0|core0|cpu|F_pc_sel_nxt.10~1_combout\,
	datac => \u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	datad => \u0|core0|cpu|Add1~74_combout\,
	combout => \u0|core0|cpu|F_pc_nxt[20]~5_combout\);

-- Location: FF_X8_Y11_N19
\u0|core0|cpu|F_pc[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_pc_nxt[20]~5_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|F_pc\(20));

-- Location: LCCOMB_X11_Y12_N18
\u0|core0|cpu|F_pc_plus_one[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_plus_one[21]~42_combout\ = (\u0|core0|cpu|F_pc\(21) & (!\u0|core0|cpu|F_pc_plus_one[20]~41\)) # (!\u0|core0|cpu|F_pc\(21) & ((\u0|core0|cpu|F_pc_plus_one[20]~41\) # (GND)))
-- \u0|core0|cpu|F_pc_plus_one[21]~43\ = CARRY((!\u0|core0|cpu|F_pc_plus_one[20]~41\) # (!\u0|core0|cpu|F_pc\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_pc\(21),
	datad => VCC,
	cin => \u0|core0|cpu|F_pc_plus_one[20]~41\,
	combout => \u0|core0|cpu|F_pc_plus_one[21]~42_combout\,
	cout => \u0|core0|cpu|F_pc_plus_one[21]~43\);

-- Location: LCCOMB_X12_Y14_N26
\u0|core0|cpu|F_pc_nxt[21]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_nxt[21]~4_combout\ = (\u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\ & ((\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|core0|cpu|Add1~76_combout\))) # (!\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & 
-- (\u0|core0|cpu|F_pc_plus_one[21]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_pc_sel_nxt.10~1_combout\,
	datab => \u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	datac => \u0|core0|cpu|F_pc_plus_one[21]~42_combout\,
	datad => \u0|core0|cpu|Add1~76_combout\,
	combout => \u0|core0|cpu|F_pc_nxt[21]~4_combout\);

-- Location: FF_X12_Y14_N27
\u0|core0|cpu|F_pc[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_pc_nxt[21]~4_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|F_pc\(21));

-- Location: LCCOMB_X11_Y12_N20
\u0|core0|cpu|F_pc_plus_one[22]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_plus_one[22]~44_combout\ = (\u0|core0|cpu|F_pc\(22) & (\u0|core0|cpu|F_pc_plus_one[21]~43\ $ (GND))) # (!\u0|core0|cpu|F_pc\(22) & (!\u0|core0|cpu|F_pc_plus_one[21]~43\ & VCC))
-- \u0|core0|cpu|F_pc_plus_one[22]~45\ = CARRY((\u0|core0|cpu|F_pc\(22) & !\u0|core0|cpu|F_pc_plus_one[21]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|F_pc\(22),
	datad => VCC,
	cin => \u0|core0|cpu|F_pc_plus_one[21]~43\,
	combout => \u0|core0|cpu|F_pc_plus_one[22]~44_combout\,
	cout => \u0|core0|cpu|F_pc_plus_one[22]~45\);

-- Location: LCCOMB_X12_Y12_N22
\u0|core0|cpu|F_pc_nxt[22]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_nxt[22]~3_combout\ = (\u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\ & ((\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|core0|cpu|Add1~78_combout\))) # (!\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & 
-- (\u0|core0|cpu|F_pc_plus_one[22]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_pc_plus_one[22]~44_combout\,
	datab => \u0|core0|cpu|Add1~78_combout\,
	datac => \u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	datad => \u0|core0|cpu|F_pc_sel_nxt.10~1_combout\,
	combout => \u0|core0|cpu|F_pc_nxt[22]~3_combout\);

-- Location: FF_X12_Y12_N23
\u0|core0|cpu|F_pc[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_pc_nxt[22]~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|F_pc\(22));

-- Location: LCCOMB_X11_Y12_N22
\u0|core0|cpu|F_pc_plus_one[23]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_plus_one[23]~46_combout\ = (\u0|core0|cpu|F_pc\(23) & (!\u0|core0|cpu|F_pc_plus_one[22]~45\)) # (!\u0|core0|cpu|F_pc\(23) & ((\u0|core0|cpu|F_pc_plus_one[22]~45\) # (GND)))
-- \u0|core0|cpu|F_pc_plus_one[23]~47\ = CARRY((!\u0|core0|cpu|F_pc_plus_one[22]~45\) # (!\u0|core0|cpu|F_pc\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_pc\(23),
	datad => VCC,
	cin => \u0|core0|cpu|F_pc_plus_one[22]~45\,
	combout => \u0|core0|cpu|F_pc_plus_one[23]~46_combout\,
	cout => \u0|core0|cpu|F_pc_plus_one[23]~47\);

-- Location: LCCOMB_X12_Y13_N20
\u0|core0|cpu|F_pc_nxt[23]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_nxt[23]~2_combout\ = (\u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\ & ((\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & (\u0|core0|cpu|Add1~80_combout\)) # (!\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & 
-- ((\u0|core0|cpu|F_pc_plus_one[23]~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_pc_sel_nxt.10~1_combout\,
	datab => \u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	datac => \u0|core0|cpu|Add1~80_combout\,
	datad => \u0|core0|cpu|F_pc_plus_one[23]~46_combout\,
	combout => \u0|core0|cpu|F_pc_nxt[23]~2_combout\);

-- Location: FF_X12_Y13_N21
\u0|core0|cpu|F_pc[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_pc_nxt[23]~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|F_pc\(23));

-- Location: LCCOMB_X11_Y12_N24
\u0|core0|cpu|F_pc_plus_one[24]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_plus_one[24]~48_combout\ = \u0|core0|cpu|F_pc_plus_one[23]~47\ $ (\u0|core0|cpu|F_pc\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|F_pc\(24),
	cin => \u0|core0|cpu|F_pc_plus_one[23]~47\,
	combout => \u0|core0|cpu|F_pc_plus_one[24]~48_combout\);

-- Location: FF_X14_Y14_N17
\u0|core0|cpu|E_src1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_src1[26]~0_combout\,
	asdata => \u0|core0|cpu|F_pc_plus_one[24]~48_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src1\(26));

-- Location: LCCOMB_X11_Y11_N18
\u0|core0|cpu|E_logic_result[26]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_logic_result[26]~4_combout\ = (\u0|core0|cpu|E_src2\(26) & (\u0|core0|cpu|R_logic_op\(1) $ (((\u0|core0|cpu|R_logic_op\(0) & \u0|core0|cpu|E_src1\(26)))))) # (!\u0|core0|cpu|E_src2\(26) & ((\u0|core0|cpu|R_logic_op\(1) & 
-- ((\u0|core0|cpu|E_src1\(26)))) # (!\u0|core0|cpu|R_logic_op\(1) & (!\u0|core0|cpu|R_logic_op\(0) & !\u0|core0|cpu|E_src1\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_logic_op\(0),
	datab => \u0|core0|cpu|E_src2\(26),
	datac => \u0|core0|cpu|R_logic_op\(1),
	datad => \u0|core0|cpu|E_src1\(26),
	combout => \u0|core0|cpu|E_logic_result[26]~4_combout\);

-- Location: LCCOMB_X12_Y12_N16
\u0|core0|cpu|W_alu_result[26]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_alu_result[26]~2_combout\ = (\u0|core0|cpu|R_ctrl_logic~q\ & (\u0|core0|cpu|E_logic_result[26]~4_combout\)) # (!\u0|core0|cpu|R_ctrl_logic~q\ & ((\u0|core0|cpu|Add1~82_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_logic_result[26]~4_combout\,
	datab => \u0|core0|cpu|Add1~82_combout\,
	datad => \u0|core0|cpu|R_ctrl_logic~q\,
	combout => \u0|core0|cpu|W_alu_result[26]~2_combout\);

-- Location: FF_X12_Y12_N17
\u0|core0|cpu|W_alu_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|W_alu_result[26]~2_combout\,
	asdata => \u0|core0|cpu|E_shift_rot_result\(26),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|E_alu_result~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|W_alu_result\(26));

-- Location: LCCOMB_X16_Y13_N14
\u0|core0|cpu|W_rf_wr_data[26]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_rf_wr_data[26]~9_combout\ = (\u0|core0|cpu|R_ctrl_ld~q\ & (((\u0|core0|cpu|av_ld_byte3_data\(2))))) # (!\u0|core0|cpu|R_ctrl_ld~q\ & (!\u0|core0|cpu|E_alu_result~0_combout\ & ((\u0|core0|cpu|W_alu_result\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_ctrl_ld~q\,
	datab => \u0|core0|cpu|E_alu_result~0_combout\,
	datac => \u0|core0|cpu|av_ld_byte3_data\(2),
	datad => \u0|core0|cpu|W_alu_result\(26),
	combout => \u0|core0|cpu|W_rf_wr_data[26]~9_combout\);

-- Location: LCCOMB_X12_Y14_N0
\u0|core0|cpu|E_src1[25]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_src1[25]~1_combout\ = (\u0|core0|cpu|R_src1~14_combout\ & ((\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25)))) # (!\u0|core0|cpu|R_src1~14_combout\ & (\u0|core0|cpu|D_iw\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(29),
	datab => \u0|core0|cpu|R_src1~14_combout\,
	datad => \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25),
	combout => \u0|core0|cpu|E_src1[25]~1_combout\);

-- Location: FF_X12_Y14_N1
\u0|core0|cpu|E_src1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_src1[25]~1_combout\,
	asdata => \u0|core0|cpu|F_pc_plus_one[23]~46_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src1\(25));

-- Location: LCCOMB_X10_Y13_N30
\u0|core0|cpu|E_logic_result[25]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_logic_result[25]~1_combout\ = (\u0|core0|cpu|E_src2\(25) & (\u0|core0|cpu|R_logic_op\(1) $ (((\u0|core0|cpu|R_logic_op\(0) & \u0|core0|cpu|E_src1\(25)))))) # (!\u0|core0|cpu|E_src2\(25) & ((\u0|core0|cpu|R_logic_op\(1) & 
-- ((\u0|core0|cpu|E_src1\(25)))) # (!\u0|core0|cpu|R_logic_op\(1) & (!\u0|core0|cpu|R_logic_op\(0) & !\u0|core0|cpu|E_src1\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_logic_op\(1),
	datab => \u0|core0|cpu|R_logic_op\(0),
	datac => \u0|core0|cpu|E_src2\(25),
	datad => \u0|core0|cpu|E_src1\(25),
	combout => \u0|core0|cpu|E_logic_result[25]~1_combout\);

-- Location: LCCOMB_X12_Y12_N10
\u0|core0|cpu|W_alu_result[25]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_alu_result[25]~3_combout\ = (\u0|core0|cpu|R_ctrl_logic~q\ & ((\u0|core0|cpu|E_logic_result[25]~1_combout\))) # (!\u0|core0|cpu|R_ctrl_logic~q\ & (\u0|core0|cpu|Add1~80_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Add1~80_combout\,
	datab => \u0|core0|cpu|E_logic_result[25]~1_combout\,
	datad => \u0|core0|cpu|R_ctrl_logic~q\,
	combout => \u0|core0|cpu|W_alu_result[25]~3_combout\);

-- Location: FF_X12_Y12_N11
\u0|core0|cpu|W_alu_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|W_alu_result[25]~3_combout\,
	asdata => \u0|core0|cpu|E_shift_rot_result\(25),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|E_alu_result~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|W_alu_result\(25));

-- Location: LCCOMB_X17_Y15_N24
\u0|core0|cpu|av_ld_byte3_data_nxt~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte3_data_nxt~4_combout\ = (\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(25)) # 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(9) & \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(9) & ((\u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(9),
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(25),
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\,
	combout => \u0|core0|cpu|av_ld_byte3_data_nxt~4_combout\);

-- Location: LCCOMB_X16_Y13_N30
\u0|core0|cpu|av_ld_byte3_data_nxt~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte3_data_nxt~5_combout\ = (\u0|core0|cpu|av_ld_aligning_data~q\ & (\u0|core0|cpu|av_fill_bit~0_combout\)) # (!\u0|core0|cpu|av_ld_aligning_data~q\ & ((\u0|core0|cpu|av_ld_byte3_data_nxt~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_fill_bit~0_combout\,
	datab => \u0|core0|cpu|av_ld_aligning_data~q\,
	datad => \u0|core0|cpu|av_ld_byte3_data_nxt~4_combout\,
	combout => \u0|core0|cpu|av_ld_byte3_data_nxt~5_combout\);

-- Location: FF_X16_Y13_N31
\u0|core0|cpu|av_ld_byte3_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|av_ld_byte3_data_nxt~5_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|av_ld_byte3_data\(1));

-- Location: LCCOMB_X12_Y12_N6
\u0|core0|cpu|W_rf_wr_data[25]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_rf_wr_data[25]~10_combout\ = (\u0|core0|cpu|R_ctrl_ld~q\ & (((\u0|core0|cpu|av_ld_byte3_data\(1))))) # (!\u0|core0|cpu|R_ctrl_ld~q\ & (!\u0|core0|cpu|E_alu_result~0_combout\ & (\u0|core0|cpu|W_alu_result\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_ctrl_ld~q\,
	datab => \u0|core0|cpu|E_alu_result~0_combout\,
	datac => \u0|core0|cpu|W_alu_result\(25),
	datad => \u0|core0|cpu|av_ld_byte3_data\(1),
	combout => \u0|core0|cpu|W_rf_wr_data[25]~10_combout\);

-- Location: LCCOMB_X12_Y14_N10
\u0|core0|cpu|E_src1[24]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_src1[24]~2_combout\ = (\u0|core0|cpu|R_src1~14_combout\ & (\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24))) # (!\u0|core0|cpu|R_src1~14_combout\ & ((\u0|core0|cpu|D_iw\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24),
	datab => \u0|core0|cpu|R_src1~14_combout\,
	datad => \u0|core0|cpu|D_iw\(28),
	combout => \u0|core0|cpu|E_src1[24]~2_combout\);

-- Location: FF_X12_Y14_N11
\u0|core0|cpu|E_src1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_src1[24]~2_combout\,
	asdata => \u0|core0|cpu|F_pc_plus_one[22]~44_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src1\(24));

-- Location: LCCOMB_X12_Y15_N4
\u0|core0|cpu|E_logic_result[24]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_logic_result[24]~2_combout\ = (\u0|core0|cpu|E_src1\(24) & (\u0|core0|cpu|R_logic_op\(1) $ (((\u0|core0|cpu|E_src2\(24) & \u0|core0|cpu|R_logic_op\(0)))))) # (!\u0|core0|cpu|E_src1\(24) & ((\u0|core0|cpu|E_src2\(24) & 
-- ((\u0|core0|cpu|R_logic_op\(1)))) # (!\u0|core0|cpu|E_src2\(24) & (!\u0|core0|cpu|R_logic_op\(0) & !\u0|core0|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_src1\(24),
	datab => \u0|core0|cpu|E_src2\(24),
	datac => \u0|core0|cpu|R_logic_op\(0),
	datad => \u0|core0|cpu|R_logic_op\(1),
	combout => \u0|core0|cpu|E_logic_result[24]~2_combout\);

-- Location: LCCOMB_X12_Y12_N12
\u0|core0|cpu|W_alu_result[24]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_alu_result[24]~4_combout\ = (\u0|core0|cpu|R_ctrl_logic~q\ & (\u0|core0|cpu|E_logic_result[24]~2_combout\)) # (!\u0|core0|cpu|R_ctrl_logic~q\ & ((\u0|core0|cpu|Add1~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_ctrl_logic~q\,
	datab => \u0|core0|cpu|E_logic_result[24]~2_combout\,
	datad => \u0|core0|cpu|Add1~78_combout\,
	combout => \u0|core0|cpu|W_alu_result[24]~4_combout\);

-- Location: FF_X12_Y12_N13
\u0|core0|cpu|W_alu_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|W_alu_result[24]~4_combout\,
	asdata => \u0|core0|cpu|E_shift_rot_result\(24),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|E_alu_result~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|W_alu_result\(24));

-- Location: LCCOMB_X12_Y12_N0
\u0|core0|cpu|W_rf_wr_data[24]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_rf_wr_data[24]~11_combout\ = (\u0|core0|cpu|R_ctrl_ld~q\ & (((\u0|core0|cpu|av_ld_byte3_data\(0))))) # (!\u0|core0|cpu|R_ctrl_ld~q\ & (\u0|core0|cpu|W_alu_result\(24) & (!\u0|core0|cpu|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(24),
	datab => \u0|core0|cpu|E_alu_result~0_combout\,
	datac => \u0|core0|cpu|av_ld_byte3_data\(0),
	datad => \u0|core0|cpu|R_ctrl_ld~q\,
	combout => \u0|core0|cpu|W_rf_wr_data[24]~11_combout\);

-- Location: LCCOMB_X12_Y14_N28
\u0|core0|cpu|E_src1[23]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_src1[23]~3_combout\ = (\u0|core0|cpu|R_src1~14_combout\ & ((\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23)))) # (!\u0|core0|cpu|R_src1~14_combout\ & (\u0|core0|cpu|D_iw\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(27),
	datab => \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23),
	datad => \u0|core0|cpu|R_src1~14_combout\,
	combout => \u0|core0|cpu|E_src1[23]~3_combout\);

-- Location: FF_X12_Y14_N29
\u0|core0|cpu|E_src1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_src1[23]~3_combout\,
	asdata => \u0|core0|cpu|F_pc_plus_one[21]~42_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src1\(23));

-- Location: LCCOMB_X12_Y15_N22
\u0|core0|cpu|E_logic_result[23]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_logic_result[23]~3_combout\ = (\u0|core0|cpu|E_src1\(23) & (\u0|core0|cpu|R_logic_op\(1) $ (((\u0|core0|cpu|E_src2\(23) & \u0|core0|cpu|R_logic_op\(0)))))) # (!\u0|core0|cpu|E_src1\(23) & ((\u0|core0|cpu|E_src2\(23) & 
-- ((\u0|core0|cpu|R_logic_op\(1)))) # (!\u0|core0|cpu|E_src2\(23) & (!\u0|core0|cpu|R_logic_op\(0) & !\u0|core0|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_src1\(23),
	datab => \u0|core0|cpu|E_src2\(23),
	datac => \u0|core0|cpu|R_logic_op\(0),
	datad => \u0|core0|cpu|R_logic_op\(1),
	combout => \u0|core0|cpu|E_logic_result[23]~3_combout\);

-- Location: LCCOMB_X12_Y12_N14
\u0|core0|cpu|W_alu_result[23]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_alu_result[23]~5_combout\ = (\u0|core0|cpu|R_ctrl_logic~q\ & (\u0|core0|cpu|E_logic_result[23]~3_combout\)) # (!\u0|core0|cpu|R_ctrl_logic~q\ & ((\u0|core0|cpu|Add1~76_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_ctrl_logic~q\,
	datab => \u0|core0|cpu|E_logic_result[23]~3_combout\,
	datad => \u0|core0|cpu|Add1~76_combout\,
	combout => \u0|core0|cpu|W_alu_result[23]~5_combout\);

-- Location: FF_X12_Y12_N15
\u0|core0|cpu|W_alu_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|W_alu_result[23]~5_combout\,
	asdata => \u0|core0|cpu|E_shift_rot_result\(23),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|E_alu_result~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|W_alu_result\(23));

-- Location: LCCOMB_X18_Y16_N22
\u0|mm_interconnect_0|rsp_mux|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~6_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(7)) # ((\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(23))))) # (!\u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\ & (\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(23),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(7),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~6_combout\);

-- Location: LCCOMB_X13_Y12_N18
\u0|core0|cpu|av_ld_byte2_data[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte2_data[7]~0_combout\ = (\u0|core0|cpu|av_ld_aligning_data~q\ & (\u0|core0|cpu|av_fill_bit~0_combout\)) # (!\u0|core0|cpu|av_ld_aligning_data~q\ & ((\u0|mm_interconnect_0|rsp_mux|src_payload~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_ld_aligning_data~q\,
	datab => \u0|core0|cpu|av_fill_bit~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~6_combout\,
	combout => \u0|core0|cpu|av_ld_byte2_data[7]~0_combout\);

-- Location: FF_X13_Y12_N19
\u0|core0|cpu|av_ld_byte2_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|av_ld_byte2_data[7]~0_combout\,
	asdata => \u0|core0|cpu|av_ld_byte3_data\(7),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|av_ld_byte2_data\(7));

-- Location: LCCOMB_X13_Y12_N28
\u0|core0|cpu|W_rf_wr_data[23]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_rf_wr_data[23]~12_combout\ = (\u0|core0|cpu|R_ctrl_ld~q\ & (((\u0|core0|cpu|av_ld_byte2_data\(7))))) # (!\u0|core0|cpu|R_ctrl_ld~q\ & (\u0|core0|cpu|W_alu_result\(23) & (!\u0|core0|cpu|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(23),
	datab => \u0|core0|cpu|R_ctrl_ld~q\,
	datac => \u0|core0|cpu|E_alu_result~0_combout\,
	datad => \u0|core0|cpu|av_ld_byte2_data\(7),
	combout => \u0|core0|cpu|W_rf_wr_data[23]~12_combout\);

-- Location: LCCOMB_X12_Y14_N22
\u0|core0|cpu|E_src1[22]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_src1[22]~4_combout\ = (\u0|core0|cpu|R_src1~14_combout\ & ((\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22)))) # (!\u0|core0|cpu|R_src1~14_combout\ & (\u0|core0|cpu|D_iw\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(26),
	datab => \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22),
	datad => \u0|core0|cpu|R_src1~14_combout\,
	combout => \u0|core0|cpu|E_src1[22]~4_combout\);

-- Location: FF_X12_Y14_N23
\u0|core0|cpu|E_src1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_src1[22]~4_combout\,
	asdata => \u0|core0|cpu|F_pc_plus_one[20]~40_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src1\(22));

-- Location: LCCOMB_X12_Y15_N16
\u0|core0|cpu|E_logic_result[22]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_logic_result[22]~5_combout\ = (\u0|core0|cpu|E_src1\(22) & (\u0|core0|cpu|R_logic_op\(1) $ (((\u0|core0|cpu|R_logic_op\(0) & \u0|core0|cpu|E_src2\(22)))))) # (!\u0|core0|cpu|E_src1\(22) & ((\u0|core0|cpu|R_logic_op\(1) & 
-- ((\u0|core0|cpu|E_src2\(22)))) # (!\u0|core0|cpu|R_logic_op\(1) & (!\u0|core0|cpu|R_logic_op\(0) & !\u0|core0|cpu|E_src2\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_logic_op\(1),
	datab => \u0|core0|cpu|E_src1\(22),
	datac => \u0|core0|cpu|R_logic_op\(0),
	datad => \u0|core0|cpu|E_src2\(22),
	combout => \u0|core0|cpu|E_logic_result[22]~5_combout\);

-- Location: LCCOMB_X8_Y11_N16
\u0|core0|cpu|W_alu_result[22]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_alu_result[22]~6_combout\ = (\u0|core0|cpu|R_ctrl_logic~q\ & (\u0|core0|cpu|E_logic_result[22]~5_combout\)) # (!\u0|core0|cpu|R_ctrl_logic~q\ & ((\u0|core0|cpu|Add1~74_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_logic_result[22]~5_combout\,
	datab => \u0|core0|cpu|R_ctrl_logic~q\,
	datad => \u0|core0|cpu|Add1~74_combout\,
	combout => \u0|core0|cpu|W_alu_result[22]~6_combout\);

-- Location: FF_X8_Y11_N17
\u0|core0|cpu|W_alu_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|W_alu_result[22]~6_combout\,
	asdata => \u0|core0|cpu|E_shift_rot_result\(22),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|E_alu_result~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|W_alu_result\(22));

-- Location: LCCOMB_X17_Y16_N28
\u0|mm_interconnect_0|rsp_mux|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~7_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(6)) # ((\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(22))))) # (!\u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\ & (\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(22),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(6),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~7_combout\);

-- Location: LCCOMB_X13_Y12_N2
\u0|core0|cpu|av_ld_byte2_data[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte2_data[6]~1_combout\ = (\u0|core0|cpu|av_ld_aligning_data~q\ & (\u0|core0|cpu|av_fill_bit~0_combout\)) # (!\u0|core0|cpu|av_ld_aligning_data~q\ & ((\u0|mm_interconnect_0|rsp_mux|src_payload~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_ld_aligning_data~q\,
	datab => \u0|core0|cpu|av_fill_bit~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~7_combout\,
	combout => \u0|core0|cpu|av_ld_byte2_data[6]~1_combout\);

-- Location: FF_X13_Y12_N3
\u0|core0|cpu|av_ld_byte2_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|av_ld_byte2_data[6]~1_combout\,
	asdata => \u0|core0|cpu|av_ld_byte3_data\(6),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|av_ld_byte2_data\(6));

-- Location: LCCOMB_X8_Y11_N24
\u0|core0|cpu|W_rf_wr_data[22]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_rf_wr_data[22]~13_combout\ = (\u0|core0|cpu|R_ctrl_ld~q\ & (((\u0|core0|cpu|av_ld_byte2_data\(6))))) # (!\u0|core0|cpu|R_ctrl_ld~q\ & (\u0|core0|cpu|W_alu_result\(22) & ((!\u0|core0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(22),
	datab => \u0|core0|cpu|av_ld_byte2_data\(6),
	datac => \u0|core0|cpu|R_ctrl_ld~q\,
	datad => \u0|core0|cpu|E_alu_result~0_combout\,
	combout => \u0|core0|cpu|W_rf_wr_data[22]~13_combout\);

-- Location: LCCOMB_X14_Y15_N4
\u0|core0|cpu|d_writedata[26]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|d_writedata[26]~2_combout\ = (\u0|core0|cpu|D_ctrl_mem16~1_combout\ & (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10))) # (!\u0|core0|cpu|D_ctrl_mem16~1_combout\ & 
-- ((\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_ctrl_mem16~1_combout\,
	datab => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datad => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	combout => \u0|core0|cpu|d_writedata[26]~2_combout\);

-- Location: FF_X14_Y15_N5
\u0|core0|cpu|d_writedata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|d_writedata[26]~2_combout\,
	asdata => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|d_writedata\(26));

-- Location: LCCOMB_X26_Y19_N16
\u0|mm_interconnect_0|cmd_mux|src_payload~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~26_combout\ = (\u0|core0|cpu|d_writedata\(26) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|d_writedata\(26),
	datac => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~26_combout\);

-- Location: FF_X26_Y19_N17
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(26));

-- Location: LCCOMB_X26_Y19_N26
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[26]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[26]~25_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(26))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(26),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(26),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[26]~25_combout\);

-- Location: LCCOMB_X14_Y15_N22
\u0|core0|cpu|d_writedata[27]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|d_writedata[27]~3_combout\ = (\u0|core0|cpu|D_ctrl_mem16~1_combout\ & ((\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11)))) # (!\u0|core0|cpu|D_ctrl_mem16~1_combout\ & 
-- (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_ctrl_mem16~1_combout\,
	datab => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	datad => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	combout => \u0|core0|cpu|d_writedata[27]~3_combout\);

-- Location: FF_X14_Y15_N23
\u0|core0|cpu|d_writedata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|d_writedata[27]~3_combout\,
	asdata => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|d_writedata\(27));

-- Location: LCCOMB_X21_Y15_N8
\u0|mm_interconnect_0|cmd_mux|src_payload~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~25_combout\ = (\u0|core0|cpu|d_writedata\(27) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|d_writedata\(27),
	datad => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~25_combout\);

-- Location: FF_X21_Y15_N9
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(27));

-- Location: LCCOMB_X23_Y15_N10
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~25_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(30))))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(30),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~25_combout\);

-- Location: FF_X23_Y15_N11
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~25_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(27));

-- Location: LCCOMB_X21_Y15_N18
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[27]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[27]~24_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(27)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(27),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(27),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[27]~24_combout\);

-- Location: LCCOMB_X14_Y15_N16
\u0|core0|cpu|d_writedata[28]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|d_writedata[28]~4_combout\ = (\u0|core0|cpu|D_ctrl_mem16~1_combout\ & ((\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12)))) # (!\u0|core0|cpu|D_ctrl_mem16~1_combout\ & 
-- (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_ctrl_mem16~1_combout\,
	datab => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	datad => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	combout => \u0|core0|cpu|d_writedata[28]~4_combout\);

-- Location: FF_X14_Y15_N17
\u0|core0|cpu|d_writedata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|d_writedata[28]~4_combout\,
	asdata => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|d_writedata\(28));

-- Location: LCCOMB_X13_Y11_N14
\u0|mm_interconnect_0|cmd_mux|src_payload~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~24_combout\ = (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & \u0|core0|cpu|d_writedata\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	datad => \u0|core0|cpu|d_writedata\(28),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~24_combout\);

-- Location: FF_X13_Y11_N15
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(28));

-- Location: LCCOMB_X19_Y12_N28
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[28]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[28]~23_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(28)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(28),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(28),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[28]~23_combout\);

-- Location: LCCOMB_X16_Y15_N16
\u0|core0|cpu|d_writedata[29]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|d_writedata[29]~5_combout\ = (\u0|core0|cpu|D_ctrl_mem16~1_combout\ & ((\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13)))) # (!\u0|core0|cpu|D_ctrl_mem16~1_combout\ & 
-- (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	datab => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datad => \u0|core0|cpu|D_ctrl_mem16~1_combout\,
	combout => \u0|core0|cpu|d_writedata[29]~5_combout\);

-- Location: FF_X16_Y15_N17
\u0|core0|cpu|d_writedata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|d_writedata[29]~5_combout\,
	asdata => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|d_writedata\(29));

-- Location: LCCOMB_X16_Y15_N20
\u0|mm_interconnect_0|cmd_mux|src_payload~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~23_combout\ = (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & \u0|core0|cpu|d_writedata\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	datad => \u0|core0|cpu|d_writedata\(29),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~23_combout\);

-- Location: FF_X16_Y15_N21
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(29));

-- Location: LCCOMB_X26_Y15_N22
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[29]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[29]~22_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(29))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(29),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(29),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[29]~22_combout\);

-- Location: LCCOMB_X22_Y19_N4
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|resetlatch~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|resetlatch~0_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|resetlatch~q\ & 
-- (((!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(24))))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|resetlatch~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & 
-- ((!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(24),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|resetlatch~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|resetlatch~0_combout\);

-- Location: FF_X22_Y19_N5
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|resetlatch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|resetlatch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|resetlatch~q\);

-- Location: LCCOMB_X26_Y17_N10
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~41_combout\ = 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(34))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|resetlatch~q\ & 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(34),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|resetlatch~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|Mux37~0_combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~41_combout\);

-- Location: FF_X26_Y17_N11
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~41_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[24]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(33));

-- Location: LCCOMB_X26_Y17_N20
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[33]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[33]~feeder_combout\ = 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(33)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(33),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[33]~feeder_combout\);

-- Location: FF_X26_Y17_N21
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[33]~feeder_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(33));

-- Location: LCCOMB_X26_Y15_N14
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~23_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(33))))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(33),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~23_combout\);

-- Location: FF_X26_Y15_N15
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~23_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(30));

-- Location: LCCOMB_X14_Y16_N16
\u0|core0|cpu|d_writedata[30]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|d_writedata[30]~6_combout\ = (\u0|core0|cpu|D_ctrl_mem16~1_combout\ & (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14))) # (!\u0|core0|cpu|D_ctrl_mem16~1_combout\ & 
-- ((\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	datab => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	datad => \u0|core0|cpu|D_ctrl_mem16~1_combout\,
	combout => \u0|core0|cpu|d_writedata[30]~6_combout\);

-- Location: FF_X14_Y16_N17
\u0|core0|cpu|d_writedata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|d_writedata[30]~6_combout\,
	asdata => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|d_writedata\(30));

-- Location: LCCOMB_X32_Y15_N16
\u0|mm_interconnect_0|cmd_mux|src_payload~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~22_combout\ = (\u0|core0|cpu|d_writedata\(30) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|d_writedata\(30),
	datac => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~22_combout\);

-- Location: FF_X32_Y15_N17
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(30));

-- Location: LCCOMB_X28_Y15_N14
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[30]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[30]~21_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(30))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(30),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(30),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[30]~21_combout\);

-- Location: LCCOMB_X23_Y15_N30
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~22_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(34))))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(34),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~22_combout\);

-- Location: FF_X23_Y15_N31
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~22_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(31));

-- Location: LCCOMB_X16_Y15_N26
\u0|core0|cpu|d_writedata[31]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|d_writedata[31]~7_combout\ = (\u0|core0|cpu|D_ctrl_mem16~1_combout\ & (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15))) # (!\u0|core0|cpu|D_ctrl_mem16~1_combout\ & 
-- ((\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	datab => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	datad => \u0|core0|cpu|D_ctrl_mem16~1_combout\,
	combout => \u0|core0|cpu|d_writedata[31]~7_combout\);

-- Location: FF_X16_Y15_N27
\u0|core0|cpu|d_writedata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|d_writedata[31]~7_combout\,
	asdata => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|d_writedata\(31));

-- Location: LCCOMB_X21_Y11_N16
\u0|mm_interconnect_0|cmd_mux|src_payload~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~32_combout\ = (\u0|core0|cpu|d_writedata\(31) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|d_writedata\(31),
	datad => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~32_combout\);

-- Location: FF_X21_Y11_N17
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(31));

-- Location: LCCOMB_X21_Y11_N2
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[31]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(31))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(31),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(31),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout\);

-- Location: LCCOMB_X14_Y12_N18
\u0|core0|cpu|E_mem_byte_en[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_mem_byte_en[3]~2_combout\ = (\u0|core0|cpu|D_ctrl_mem8~1_combout\ & ((\u0|core0|cpu|D_ctrl_mem16~1_combout\) # ((\u0|core0|cpu|Add1~30_combout\ & \u0|core0|cpu|Add1~32_combout\)))) # (!\u0|core0|cpu|D_ctrl_mem8~1_combout\ & 
-- (((\u0|core0|cpu|Add1~32_combout\) # (!\u0|core0|cpu|D_ctrl_mem16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Add1~30_combout\,
	datab => \u0|core0|cpu|D_ctrl_mem8~1_combout\,
	datac => \u0|core0|cpu|Add1~32_combout\,
	datad => \u0|core0|cpu|D_ctrl_mem16~1_combout\,
	combout => \u0|core0|cpu|E_mem_byte_en[3]~2_combout\);

-- Location: FF_X14_Y12_N19
\u0|core0|cpu|d_byteenable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_mem_byte_en[3]~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|d_byteenable\(3));

-- Location: LCCOMB_X21_Y11_N14
\u0|mm_interconnect_0|cmd_mux|src_data[35]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(35) = (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1)) # ((\u0|core0|cpu|d_byteenable\(3) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|d_byteenable\(3),
	datac => \u0|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datad => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(35));

-- Location: FF_X21_Y11_N15
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|byteenable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_data\(35),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|byteenable\(3));

-- Location: LCCOMB_X26_Y15_N4
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_byteenable[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_byteenable[3]~3_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\) # 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|byteenable\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|byteenable\(3),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_byteenable[3]~3_combout\);

-- Location: M9K_X27_Y15_N0
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_ocimem:the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram_module:soc_core0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_en~1_combout\,
	portare => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ALT_INV_ociram_wr_en~1_combout\,
	clk0 => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	portadatain => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portabyteenamasks => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y15_N24
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~17_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~17_combout\);

-- Location: FF_X23_Y15_N25
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(21));

-- Location: FF_X17_Y16_N5
\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(21),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X17_Y16_N4
\u0|mm_interconnect_0|rsp_mux|src_payload~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~8_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(5)) # ((\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(21))))) # (!\u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\ & (\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(21),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(5),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~8_combout\);

-- Location: LCCOMB_X13_Y12_N4
\u0|core0|cpu|av_ld_byte2_data[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte2_data[5]~2_combout\ = (\u0|core0|cpu|av_ld_aligning_data~q\ & (\u0|core0|cpu|av_fill_bit~0_combout\)) # (!\u0|core0|cpu|av_ld_aligning_data~q\ & ((\u0|mm_interconnect_0|rsp_mux|src_payload~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_ld_aligning_data~q\,
	datab => \u0|core0|cpu|av_fill_bit~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~8_combout\,
	combout => \u0|core0|cpu|av_ld_byte2_data[5]~2_combout\);

-- Location: FF_X13_Y12_N5
\u0|core0|cpu|av_ld_byte2_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|av_ld_byte2_data[5]~2_combout\,
	asdata => \u0|core0|cpu|av_ld_byte3_data\(5),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|av_ld_byte2_data\(5));

-- Location: LCCOMB_X8_Y11_N2
\u0|core0|cpu|W_rf_wr_data[21]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_rf_wr_data[21]~14_combout\ = (\u0|core0|cpu|R_ctrl_ld~q\ & (\u0|core0|cpu|av_ld_byte2_data\(5))) # (!\u0|core0|cpu|R_ctrl_ld~q\ & (((\u0|core0|cpu|W_alu_result\(21) & !\u0|core0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_ctrl_ld~q\,
	datab => \u0|core0|cpu|av_ld_byte2_data\(5),
	datac => \u0|core0|cpu|W_alu_result\(21),
	datad => \u0|core0|cpu|E_alu_result~0_combout\,
	combout => \u0|core0|cpu|W_rf_wr_data[21]~14_combout\);

-- Location: LCCOMB_X12_Y14_N16
\u0|core0|cpu|E_src1[20]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_src1[20]~6_combout\ = (\u0|core0|cpu|R_src1~14_combout\ & ((\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20)))) # (!\u0|core0|cpu|R_src1~14_combout\ & (\u0|core0|cpu|D_iw\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(24),
	datab => \u0|core0|cpu|R_src1~14_combout\,
	datad => \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20),
	combout => \u0|core0|cpu|E_src1[20]~6_combout\);

-- Location: FF_X12_Y14_N17
\u0|core0|cpu|E_src1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_src1[20]~6_combout\,
	asdata => \u0|core0|cpu|F_pc_plus_one[18]~36_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src1\(20));

-- Location: LCCOMB_X11_Y11_N12
\u0|core0|cpu|E_logic_result[20]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_logic_result[20]~7_combout\ = (\u0|core0|cpu|E_src2\(20) & (\u0|core0|cpu|R_logic_op\(1) $ (((\u0|core0|cpu|R_logic_op\(0) & \u0|core0|cpu|E_src1\(20)))))) # (!\u0|core0|cpu|E_src2\(20) & ((\u0|core0|cpu|R_logic_op\(1) & 
-- ((\u0|core0|cpu|E_src1\(20)))) # (!\u0|core0|cpu|R_logic_op\(1) & (!\u0|core0|cpu|R_logic_op\(0) & !\u0|core0|cpu|E_src1\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_logic_op\(0),
	datab => \u0|core0|cpu|E_src2\(20),
	datac => \u0|core0|cpu|R_logic_op\(1),
	datad => \u0|core0|cpu|E_src1\(20),
	combout => \u0|core0|cpu|E_logic_result[20]~7_combout\);

-- Location: LCCOMB_X8_Y11_N28
\u0|core0|cpu|W_alu_result[20]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_alu_result[20]~8_combout\ = (\u0|core0|cpu|R_ctrl_logic~q\ & (\u0|core0|cpu|E_logic_result[20]~7_combout\)) # (!\u0|core0|cpu|R_ctrl_logic~q\ & ((\u0|core0|cpu|Add1~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_logic_result[20]~7_combout\,
	datab => \u0|core0|cpu|R_ctrl_logic~q\,
	datad => \u0|core0|cpu|Add1~70_combout\,
	combout => \u0|core0|cpu|W_alu_result[20]~8_combout\);

-- Location: FF_X8_Y11_N29
\u0|core0|cpu|W_alu_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|W_alu_result[20]~8_combout\,
	asdata => \u0|core0|cpu|E_shift_rot_result\(20),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|E_alu_result~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|W_alu_result\(20));

-- Location: LCCOMB_X17_Y16_N8
\u0|mm_interconnect_0|rsp_mux|src_payload~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~9_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(4)) # ((\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(20))))) # (!\u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\ & (\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(20),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(4),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~9_combout\);

-- Location: LCCOMB_X13_Y12_N0
\u0|core0|cpu|av_ld_byte2_data[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte2_data[4]~3_combout\ = (\u0|core0|cpu|av_ld_aligning_data~q\ & (\u0|core0|cpu|av_fill_bit~0_combout\)) # (!\u0|core0|cpu|av_ld_aligning_data~q\ & ((\u0|mm_interconnect_0|rsp_mux|src_payload~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_ld_aligning_data~q\,
	datab => \u0|core0|cpu|av_fill_bit~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~9_combout\,
	combout => \u0|core0|cpu|av_ld_byte2_data[4]~3_combout\);

-- Location: FF_X13_Y12_N1
\u0|core0|cpu|av_ld_byte2_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|av_ld_byte2_data[4]~3_combout\,
	asdata => \u0|core0|cpu|av_ld_byte3_data\(4),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|av_ld_byte2_data\(4));

-- Location: LCCOMB_X12_Y12_N2
\u0|core0|cpu|W_rf_wr_data[20]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_rf_wr_data[20]~15_combout\ = (\u0|core0|cpu|R_ctrl_ld~q\ & (((\u0|core0|cpu|av_ld_byte2_data\(4))))) # (!\u0|core0|cpu|R_ctrl_ld~q\ & (\u0|core0|cpu|W_alu_result\(20) & ((!\u0|core0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_ctrl_ld~q\,
	datab => \u0|core0|cpu|W_alu_result\(20),
	datac => \u0|core0|cpu|av_ld_byte2_data\(4),
	datad => \u0|core0|cpu|E_alu_result~0_combout\,
	combout => \u0|core0|cpu|W_rf_wr_data[20]~15_combout\);

-- Location: LCCOMB_X11_Y15_N0
\u0|core0|cpu|E_src1[19]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_src1[19]~7_combout\ = (\u0|core0|cpu|R_src1~14_combout\ & ((\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19)))) # (!\u0|core0|cpu|R_src1~14_combout\ & (\u0|core0|cpu|D_iw\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(23),
	datab => \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19),
	datad => \u0|core0|cpu|R_src1~14_combout\,
	combout => \u0|core0|cpu|E_src1[19]~7_combout\);

-- Location: FF_X11_Y15_N1
\u0|core0|cpu|E_src1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_src1[19]~7_combout\,
	asdata => \u0|core0|cpu|F_pc_plus_one[17]~34_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src1\(19));

-- Location: LCCOMB_X11_Y11_N6
\u0|core0|cpu|E_logic_result[19]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_logic_result[19]~8_combout\ = (\u0|core0|cpu|E_src2\(19) & (\u0|core0|cpu|R_logic_op\(1) $ (((\u0|core0|cpu|E_src1\(19) & \u0|core0|cpu|R_logic_op\(0)))))) # (!\u0|core0|cpu|E_src2\(19) & ((\u0|core0|cpu|E_src1\(19) & 
-- (\u0|core0|cpu|R_logic_op\(1))) # (!\u0|core0|cpu|E_src1\(19) & (!\u0|core0|cpu|R_logic_op\(1) & !\u0|core0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_src2\(19),
	datab => \u0|core0|cpu|E_src1\(19),
	datac => \u0|core0|cpu|R_logic_op\(1),
	datad => \u0|core0|cpu|R_logic_op\(0),
	combout => \u0|core0|cpu|E_logic_result[19]~8_combout\);

-- Location: LCCOMB_X8_Y11_N30
\u0|core0|cpu|W_alu_result[19]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_alu_result[19]~9_combout\ = (\u0|core0|cpu|R_ctrl_logic~q\ & ((\u0|core0|cpu|E_logic_result[19]~8_combout\))) # (!\u0|core0|cpu|R_ctrl_logic~q\ & (\u0|core0|cpu|Add1~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Add1~68_combout\,
	datab => \u0|core0|cpu|R_ctrl_logic~q\,
	datad => \u0|core0|cpu|E_logic_result[19]~8_combout\,
	combout => \u0|core0|cpu|W_alu_result[19]~9_combout\);

-- Location: FF_X8_Y11_N31
\u0|core0|cpu|W_alu_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|W_alu_result[19]~9_combout\,
	asdata => \u0|core0|cpu|E_shift_rot_result\(19),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|E_alu_result~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|W_alu_result\(19));

-- Location: IOIBUF_X0_Y6_N15
\sdram_dq[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(3),
	o => \sdram_dq[3]~input_o\);

-- Location: FF_X0_Y6_N17
\u0|sdram_controller_0|za_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \sdram_dq[3]~input_o\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|za_data\(3));

-- Location: FF_X10_Y3_N13
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(3),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~19_q\);

-- Location: FF_X10_Y3_N23
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(3),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~3_q\);

-- Location: LCCOMB_X10_Y3_N22
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~145_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~19_q\)) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~3_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~19_q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~3_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~145_combout\);

-- Location: LCCOMB_X16_Y3_N20
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~35feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~35feeder_combout\ = \u0|sdram_controller_0|za_data\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(3),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~35feeder_combout\);

-- Location: FF_X16_Y3_N21
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~35\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~35feeder_combout\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~35_q\);

-- Location: FF_X17_Y3_N11
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(3),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~51_q\);

-- Location: LCCOMB_X17_Y3_N10
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~146_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~145_combout\ & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~51_q\) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~145_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~35_q\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~145_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~35_q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~51_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~146_combout\);

-- Location: LCCOMB_X16_Y3_N18
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~83feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~83feeder_combout\ = \u0|sdram_controller_0|za_data\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(3),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~83feeder_combout\);

-- Location: FF_X16_Y3_N19
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~83\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~83feeder_combout\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~83_q\);

-- Location: FF_X17_Y4_N29
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(3),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~67_q\);

-- Location: FF_X16_Y4_N13
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(3),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~99_q\);

-- Location: LCCOMB_X17_Y4_N28
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~143_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\) # ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~99_q\)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~67_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~67_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~99_q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~143_combout\);

-- Location: FF_X17_Y4_N7
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(3),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~115_q\);

-- Location: LCCOMB_X17_Y4_N6
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~144_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~143_combout\ & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~115_q\) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~143_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~83_q\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~83_q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~143_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~115_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~144_combout\);

-- Location: LCCOMB_X17_Y3_N14
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~147_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~144_combout\))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~146_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~146_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~144_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~147_combout\);

-- Location: FF_X17_Y3_N15
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload\(3));

-- Location: FF_X17_Y13_N7
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload\(3),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(3));

-- Location: LCCOMB_X17_Y16_N12
\u0|mm_interconnect_0|rsp_mux|src_payload~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~10_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(3)) # ((\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(19))))) # (!\u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\ & (\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(19),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(3),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~10_combout\);

-- Location: LCCOMB_X13_Y12_N24
\u0|core0|cpu|av_ld_byte2_data[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte2_data[3]~4_combout\ = (\u0|core0|cpu|av_ld_aligning_data~q\ & (\u0|core0|cpu|av_fill_bit~0_combout\)) # (!\u0|core0|cpu|av_ld_aligning_data~q\ & ((\u0|mm_interconnect_0|rsp_mux|src_payload~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_ld_aligning_data~q\,
	datab => \u0|core0|cpu|av_fill_bit~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~10_combout\,
	combout => \u0|core0|cpu|av_ld_byte2_data[3]~4_combout\);

-- Location: FF_X13_Y12_N25
\u0|core0|cpu|av_ld_byte2_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|av_ld_byte2_data[3]~4_combout\,
	asdata => \u0|core0|cpu|av_ld_byte3_data\(3),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|av_ld_byte2_data\(3));

-- Location: LCCOMB_X13_Y12_N12
\u0|core0|cpu|W_rf_wr_data[19]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_rf_wr_data[19]~16_combout\ = (\u0|core0|cpu|R_ctrl_ld~q\ & (((\u0|core0|cpu|av_ld_byte2_data\(3))))) # (!\u0|core0|cpu|R_ctrl_ld~q\ & (!\u0|core0|cpu|E_alu_result~0_combout\ & (\u0|core0|cpu|W_alu_result\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_alu_result~0_combout\,
	datab => \u0|core0|cpu|R_ctrl_ld~q\,
	datac => \u0|core0|cpu|W_alu_result\(19),
	datad => \u0|core0|cpu|av_ld_byte2_data\(3),
	combout => \u0|core0|cpu|W_rf_wr_data[19]~16_combout\);

-- Location: LCCOMB_X13_Y15_N10
\u0|core0|cpu|E_src2[18]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_src2[18]~10_combout\ = (\u0|core0|cpu|R_src2_use_imm~q\ & (\u0|core0|cpu|D_iw\(21))) # (!\u0|core0|cpu|R_src2_use_imm~q\ & ((\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_src2_use_imm~q\,
	datab => \u0|core0|cpu|D_iw\(21),
	datad => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	combout => \u0|core0|cpu|E_src2[18]~10_combout\);

-- Location: FF_X13_Y15_N11
\u0|core0|cpu|E_src2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_src2[18]~10_combout\,
	asdata => \u0|core0|cpu|D_iw\(8),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|R_src2_hi~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src2\(18));

-- Location: LCCOMB_X11_Y11_N16
\u0|core0|cpu|E_logic_result[18]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_logic_result[18]~9_combout\ = (\u0|core0|cpu|E_src2\(18) & (\u0|core0|cpu|R_logic_op\(1) $ (((\u0|core0|cpu|R_logic_op\(0) & \u0|core0|cpu|E_src1\(18)))))) # (!\u0|core0|cpu|E_src2\(18) & ((\u0|core0|cpu|R_logic_op\(1) & 
-- ((\u0|core0|cpu|E_src1\(18)))) # (!\u0|core0|cpu|R_logic_op\(1) & (!\u0|core0|cpu|R_logic_op\(0) & !\u0|core0|cpu|E_src1\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_logic_op\(0),
	datab => \u0|core0|cpu|E_src2\(18),
	datac => \u0|core0|cpu|R_logic_op\(1),
	datad => \u0|core0|cpu|E_src1\(18),
	combout => \u0|core0|cpu|E_logic_result[18]~9_combout\);

-- Location: LCCOMB_X12_Y13_N16
\u0|core0|cpu|W_alu_result[18]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_alu_result[18]~10_combout\ = (\u0|core0|cpu|R_ctrl_logic~q\ & (\u0|core0|cpu|E_logic_result[18]~9_combout\)) # (!\u0|core0|cpu|R_ctrl_logic~q\ & ((\u0|core0|cpu|Add1~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_logic_result[18]~9_combout\,
	datab => \u0|core0|cpu|Add1~66_combout\,
	datad => \u0|core0|cpu|R_ctrl_logic~q\,
	combout => \u0|core0|cpu|W_alu_result[18]~10_combout\);

-- Location: FF_X12_Y13_N17
\u0|core0|cpu|W_alu_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|W_alu_result[18]~10_combout\,
	asdata => \u0|core0|cpu|E_shift_rot_result\(18),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|E_alu_result~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|W_alu_result\(18));

-- Location: LCCOMB_X16_Y13_N24
\u0|core0|cpu|W_rf_wr_data[18]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_rf_wr_data[18]~17_combout\ = (\u0|core0|cpu|R_ctrl_ld~q\ & (\u0|core0|cpu|av_ld_byte2_data\(2))) # (!\u0|core0|cpu|R_ctrl_ld~q\ & (((!\u0|core0|cpu|E_alu_result~0_combout\ & \u0|core0|cpu|W_alu_result\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_ld_byte2_data\(2),
	datab => \u0|core0|cpu|E_alu_result~0_combout\,
	datac => \u0|core0|cpu|R_ctrl_ld~q\,
	datad => \u0|core0|cpu|W_alu_result\(18),
	combout => \u0|core0|cpu|W_rf_wr_data[18]~17_combout\);

-- Location: LCCOMB_X13_Y15_N12
\u0|core0|cpu|E_src2[17]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_src2[17]~11_combout\ = (\u0|core0|cpu|R_src2_use_imm~q\ & (\u0|core0|cpu|D_iw\(21))) # (!\u0|core0|cpu|R_src2_use_imm~q\ & ((\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_src2_use_imm~q\,
	datab => \u0|core0|cpu|D_iw\(21),
	datad => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	combout => \u0|core0|cpu|E_src2[17]~11_combout\);

-- Location: FF_X13_Y15_N13
\u0|core0|cpu|E_src2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_src2[17]~11_combout\,
	asdata => \u0|core0|cpu|D_iw\(7),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|R_src2_hi~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src2\(17));

-- Location: LCCOMB_X11_Y11_N26
\u0|core0|cpu|E_logic_result[17]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_logic_result[17]~10_combout\ = (\u0|core0|cpu|E_src2\(17) & (\u0|core0|cpu|R_logic_op\(1) $ (((\u0|core0|cpu|R_logic_op\(0) & \u0|core0|cpu|E_src1\(17)))))) # (!\u0|core0|cpu|E_src2\(17) & ((\u0|core0|cpu|R_logic_op\(1) & 
-- ((\u0|core0|cpu|E_src1\(17)))) # (!\u0|core0|cpu|R_logic_op\(1) & (!\u0|core0|cpu|R_logic_op\(0) & !\u0|core0|cpu|E_src1\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_logic_op\(0),
	datab => \u0|core0|cpu|E_src2\(17),
	datac => \u0|core0|cpu|R_logic_op\(1),
	datad => \u0|core0|cpu|E_src1\(17),
	combout => \u0|core0|cpu|E_logic_result[17]~10_combout\);

-- Location: LCCOMB_X12_Y13_N2
\u0|core0|cpu|W_alu_result[17]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_alu_result[17]~11_combout\ = (\u0|core0|cpu|R_ctrl_logic~q\ & (\u0|core0|cpu|E_logic_result[17]~10_combout\)) # (!\u0|core0|cpu|R_ctrl_logic~q\ & ((\u0|core0|cpu|Add1~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_logic_result[17]~10_combout\,
	datab => \u0|core0|cpu|Add1~64_combout\,
	datad => \u0|core0|cpu|R_ctrl_logic~q\,
	combout => \u0|core0|cpu|W_alu_result[17]~11_combout\);

-- Location: FF_X12_Y13_N3
\u0|core0|cpu|W_alu_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|W_alu_result[17]~11_combout\,
	asdata => \u0|core0|cpu|E_shift_rot_result\(17),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|E_alu_result~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|W_alu_result\(17));

-- Location: IOIBUF_X0_Y8_N15
\sdram_dq[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(1),
	o => \sdram_dq[1]~input_o\);

-- Location: FF_X0_Y8_N17
\u0|sdram_controller_0|za_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \sdram_dq[1]~input_o\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|za_data\(1));

-- Location: FF_X10_Y3_N29
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(1),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~17_q\);

-- Location: FF_X10_Y3_N7
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(1),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~1_q\);

-- Location: LCCOMB_X10_Y3_N6
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~135_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~17_q\)) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~17_q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~1_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~135_combout\);

-- Location: LCCOMB_X16_Y3_N4
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~33feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~33feeder_combout\ = \u0|sdram_controller_0|za_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(1),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~33feeder_combout\);

-- Location: FF_X16_Y3_N5
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~33\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~33feeder_combout\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~33_q\);

-- Location: FF_X17_Y3_N25
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(1),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~49_q\);

-- Location: LCCOMB_X17_Y3_N24
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~136_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~135_combout\ & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~49_q\) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~135_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~33_q\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~135_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~33_q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~49_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~136_combout\);

-- Location: FF_X16_Y4_N25
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(1),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~81_q\);

-- Location: FF_X17_Y4_N21
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(1),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~65_q\);

-- Location: FF_X16_Y4_N11
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~97\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(1),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~97_q\);

-- Location: LCCOMB_X17_Y4_N20
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~133_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\) # ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~97_q\)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~65_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~65_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~97_q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~133_combout\);

-- Location: FF_X17_Y4_N31
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(1),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~113_q\);

-- Location: LCCOMB_X17_Y4_N30
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~134_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~133_combout\ & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~113_q\) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~133_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~81_q\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~81_q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~133_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~113_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~134_combout\);

-- Location: LCCOMB_X17_Y3_N18
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~137_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~134_combout\))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~136_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~136_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~134_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~137_combout\);

-- Location: FF_X17_Y3_N19
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload\(1));

-- Location: FF_X17_Y17_N17
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(1));

-- Location: LCCOMB_X17_Y17_N12
\u0|mm_interconnect_0|rsp_mux|src_payload~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~12_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(1)) # 
-- ((\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(17) & \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\)))) # (!\u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\ & 
-- (((\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(17) & \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(1),
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(17),
	datad => \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~12_combout\);

-- Location: LCCOMB_X16_Y13_N2
\u0|core0|cpu|av_ld_byte2_data[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte2_data[1]~6_combout\ = (\u0|core0|cpu|av_ld_aligning_data~q\ & (\u0|core0|cpu|av_fill_bit~0_combout\)) # (!\u0|core0|cpu|av_ld_aligning_data~q\ & ((\u0|mm_interconnect_0|rsp_mux|src_payload~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_fill_bit~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_payload~12_combout\,
	datad => \u0|core0|cpu|av_ld_aligning_data~q\,
	combout => \u0|core0|cpu|av_ld_byte2_data[1]~6_combout\);

-- Location: FF_X16_Y13_N3
\u0|core0|cpu|av_ld_byte2_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|av_ld_byte2_data[1]~6_combout\,
	asdata => \u0|core0|cpu|av_ld_byte3_data\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|av_ld_byte2_data\(1));

-- Location: LCCOMB_X16_Y13_N6
\u0|core0|cpu|W_rf_wr_data[17]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_rf_wr_data[17]~18_combout\ = (\u0|core0|cpu|R_ctrl_ld~q\ & (((\u0|core0|cpu|av_ld_byte2_data\(1))))) # (!\u0|core0|cpu|R_ctrl_ld~q\ & (\u0|core0|cpu|W_alu_result\(17) & (!\u0|core0|cpu|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(17),
	datab => \u0|core0|cpu|E_alu_result~0_combout\,
	datac => \u0|core0|cpu|R_ctrl_ld~q\,
	datad => \u0|core0|cpu|av_ld_byte2_data\(1),
	combout => \u0|core0|cpu|W_rf_wr_data[17]~18_combout\);

-- Location: LCCOMB_X14_Y17_N28
\u0|core0|cpu|E_st_data[14]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_st_data[14]~6_combout\ = (\u0|core0|cpu|D_iw\(4) & (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14))) # (!\u0|core0|cpu|D_iw\(4) & ((\u0|core0|cpu|D_ctrl_mem8~0_combout\ & 
-- ((\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6)))) # (!\u0|core0|cpu|D_ctrl_mem8~0_combout\ & (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(4),
	datab => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	datac => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datad => \u0|core0|cpu|D_ctrl_mem8~0_combout\,
	combout => \u0|core0|cpu|E_st_data[14]~6_combout\);

-- Location: FF_X14_Y17_N29
\u0|core0|cpu|d_writedata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_st_data[14]~6_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|d_writedata\(14));

-- Location: LCCOMB_X24_Y16_N26
\u0|mm_interconnect_0|cmd_mux|src_payload~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~12_combout\ = (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & \u0|core0|cpu|d_writedata\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	datac => \u0|core0|cpu|d_writedata\(14),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~12_combout\);

-- Location: FF_X24_Y16_N27
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(14));

-- Location: LCCOMB_X26_Y15_N0
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[14]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[14]~11_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(14))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(14),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(14),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[14]~11_combout\);

-- Location: LCCOMB_X16_Y15_N2
\u0|core0|cpu|E_st_data[15]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_st_data[15]~7_combout\ = (\u0|core0|cpu|D_ctrl_mem8~0_combout\ & ((\u0|core0|cpu|D_iw\(4) & (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15))) # (!\u0|core0|cpu|D_iw\(4) & 
-- ((\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7)))))) # (!\u0|core0|cpu|D_ctrl_mem8~0_combout\ & (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	datab => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datac => \u0|core0|cpu|D_ctrl_mem8~0_combout\,
	datad => \u0|core0|cpu|D_iw\(4),
	combout => \u0|core0|cpu|E_st_data[15]~7_combout\);

-- Location: FF_X16_Y15_N3
\u0|core0|cpu|d_writedata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_st_data[15]~7_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|d_writedata\(15));

-- Location: LCCOMB_X21_Y15_N24
\u0|mm_interconnect_0|cmd_mux|src_payload~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~11_combout\ = (\u0|core0|cpu|d_writedata\(15) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|d_writedata\(15),
	datad => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~11_combout\);

-- Location: FF_X21_Y15_N25
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(15));

-- Location: LCCOMB_X21_Y15_N2
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[15]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[15]~10_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(15)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(15),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(15),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[15]~10_combout\);

-- Location: LCCOMB_X22_Y14_N18
\u0|mm_interconnect_0|cmd_mux|src_data[33]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(33) = (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1)) # ((\u0|core0|cpu|d_byteenable\(1) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|d_byteenable\(1),
	datac => \u0|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datad => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(33));

-- Location: FF_X22_Y14_N19
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|byteenable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_data\(33),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|byteenable\(1));

-- Location: LCCOMB_X22_Y14_N16
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_byteenable[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_byteenable[1]~1_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|byteenable\(1)) # 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|byteenable\(1),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_byteenable[1]~1_combout\);

-- Location: M9K_X27_Y15_N0
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_ocimem:the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram_module:soc_core0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_en~1_combout\,
	portare => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ALT_INV_ociram_wr_en~1_combout\,
	clk0 => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	portadatain => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X24_Y15_N2
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[12]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[12]~6_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|Equal0~0_combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[12]~6_combout\);

-- Location: FF_X25_Y15_N21
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(15),
	sload => VCC,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(15));

-- Location: FF_X24_Y15_N3
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[12]~6_combout\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(15),
	sload => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(12));

-- Location: LCCOMB_X25_Y15_N18
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~82_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(12))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(12),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(12),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~82_combout\);

-- Location: LCCOMB_X25_Y15_N28
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~83_combout\ = 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(14))))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(14),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~82_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~83_combout\);

-- Location: LCCOMB_X28_Y15_N10
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[12]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[12]~13_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3) & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4)) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[12]~13_combout\);

-- Location: FF_X25_Y15_N29
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~83_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[12]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(13));

-- Location: LCCOMB_X25_Y15_N0
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[13]~feeder_combout\ = 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(13),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[13]~feeder_combout\);

-- Location: FF_X25_Y15_N1
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[13]~feeder_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(13));

-- Location: FF_X24_Y15_N13
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[10]~10_combout\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(13),
	sload => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(10));

-- Location: LCCOMB_X30_Y16_N28
\u0|mm_interconnect_0|cmd_mux|src_payload~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~17_combout\ = (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & \u0|core0|cpu|d_writedata\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	datad => \u0|core0|cpu|d_writedata\(10),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~17_combout\);

-- Location: FF_X30_Y16_N29
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(10));

-- Location: LCCOMB_X30_Y16_N22
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[10]~16_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(10))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(10),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(10),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[10]~16_combout\);

-- Location: LCCOMB_X26_Y19_N24
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|cfgrom_readdata[8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|cfgrom_readdata[8]~1_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(2) & 
-- !\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(2),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(4),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|cfgrom_readdata[8]~1_combout\);

-- Location: LCCOMB_X26_Y19_N10
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[8]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[8]~9_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|cfgrom_readdata[8]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|cfgrom_readdata[8]~1_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[8]~9_combout\);

-- Location: LCCOMB_X24_Y15_N28
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~30_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(10) & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37)) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(10),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~30_combout\);

-- Location: FF_X24_Y15_N29
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~30_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(10));

-- Location: LCCOMB_X25_Y15_N30
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~78_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(10)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(10),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(10),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~78_combout\);

-- Location: LCCOMB_X25_Y15_N16
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~79_combout\ = 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(12))))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~78_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~78_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(12),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~79_combout\);

-- Location: FF_X25_Y15_N17
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~79_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[12]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(11));

-- Location: LCCOMB_X25_Y15_N24
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[11]~feeder_combout\ = 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(11),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[11]~feeder_combout\);

-- Location: FF_X25_Y15_N25
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[11]~feeder_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(11));

-- Location: FF_X26_Y19_N11
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[8]~9_combout\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(11),
	sload => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[26]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(8));

-- Location: LCCOMB_X28_Y15_N30
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[8]~14_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(8)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(8),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(8),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[8]~14_combout\);

-- Location: LCCOMB_X26_Y15_N30
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~20_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(17))))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(17),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~20_combout\);

-- Location: FF_X26_Y15_N31
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~20_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(14));

-- Location: LCCOMB_X26_Y15_N16
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~26_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(14) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(14),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~26_combout\);

-- Location: FF_X26_Y15_N17
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~26_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(14));

-- Location: LCCOMB_X26_Y15_N10
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~69_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(14)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(14),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(14),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~69_combout\);

-- Location: LCCOMB_X29_Y15_N8
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~70_combout\ = 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(15))))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~69_combout\ & 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~69_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(15),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~70_combout\);

-- Location: FF_X29_Y15_N15
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[15]~9_combout\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~70_combout\,
	sload => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(15));

-- Location: LCCOMB_X24_Y15_N14
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~25_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(13) & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37)) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(13),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~25_combout\);

-- Location: FF_X24_Y15_N15
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~25_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(13));

-- Location: LCCOMB_X25_Y15_N10
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~67_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(13)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(13),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(13),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~67_combout\);

-- Location: LCCOMB_X25_Y15_N22
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~68_combout\ = 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(15))))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(15),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~67_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~68_combout\);

-- Location: FF_X25_Y15_N23
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~68_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[12]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(14));

-- Location: FF_X25_Y15_N15
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(14),
	sload => VCC,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(14));

-- Location: FF_X24_Y15_N17
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[11]~5_combout\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(14),
	sload => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(11));

-- Location: LCCOMB_X26_Y15_N12
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~31_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(11) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(11),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~31_combout\);

-- Location: FF_X26_Y15_N13
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~31_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(11));

-- Location: LCCOMB_X26_Y15_N6
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~80_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(11)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(11),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(11),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~80_combout\);

-- Location: LCCOMB_X25_Y15_N12
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~81_combout\ = 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(13))))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~80_combout\ & 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~80_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(13),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~81_combout\);

-- Location: FF_X25_Y15_N13
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~81_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[12]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(12));

-- Location: LCCOMB_X25_Y15_N2
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[12]~feeder_combout\ = 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(12),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[12]~feeder_combout\);

-- Location: FF_X25_Y15_N3
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[12]~feeder_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(12));

-- Location: LCCOMB_X25_Y16_N10
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~32_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(12))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9) & \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(12),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~32_combout\);

-- Location: FF_X25_Y16_N11
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~32_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(9));

-- Location: LCCOMB_X26_Y19_N4
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|Equal0~1_combout\ = (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(2) & 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(4) & !\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(2),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(4),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(3),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|Equal0~1_combout\);

-- Location: LCCOMB_X23_Y18_N8
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[5]~4_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|Equal0~1_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[5]~4_combout\);

-- Location: FF_X23_Y18_N9
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[5]~4_combout\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(8),
	sload => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(5));

-- Location: LCCOMB_X25_Y18_N24
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~22_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(5) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(5),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~22_combout\);

-- Location: FF_X25_Y18_N25
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~22_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(5));

-- Location: LCCOMB_X29_Y18_N14
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~63_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(5)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(5),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(5),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~63_combout\);

-- Location: LCCOMB_X29_Y18_N18
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~64_combout\ = 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(7))))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~63_combout\ & 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~63_combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(7),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~64_combout\);

-- Location: FF_X29_Y18_N19
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~64_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[12]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(6));

-- Location: LCCOMB_X28_Y18_N14
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[6]~feeder_combout\ = 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(6),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[6]~feeder_combout\);

-- Location: FF_X28_Y18_N15
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[6]~feeder_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(6));

-- Location: LCCOMB_X24_Y15_N20
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~23_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(6) & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37)) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(6),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~23_combout\);

-- Location: FF_X24_Y15_N21
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~23_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(6));

-- Location: LCCOMB_X24_Y15_N10
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~30_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(9))))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(9),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~30_combout\);

-- Location: FF_X24_Y15_N11
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~30_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(6));

-- Location: LCCOMB_X28_Y15_N26
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|Mux30~0_combout\ = 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ & 
-- ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(6))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(6),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|Mux30~0_combout\);

-- Location: LCCOMB_X28_Y15_N4
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[7]~8_combout\ = 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(7)))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|Mux30~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|Mux30~0_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(7),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[7]~8_combout\);

-- Location: LCCOMB_X29_Y18_N16
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[7]~feeder_combout\ = 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[7]~8_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[7]~feeder_combout\);

-- Location: FF_X29_Y18_N17
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[7]~feeder_combout\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(8),
	sload => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(7));

-- Location: LCCOMB_X28_Y18_N8
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[7]~feeder_combout\ = 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(7),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[7]~feeder_combout\);

-- Location: FF_X28_Y18_N9
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[7]~feeder_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(7));

-- Location: LCCOMB_X25_Y18_N28
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~27_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(7) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(7),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~27_combout\);

-- Location: FF_X25_Y18_N29
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~27_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(7));

-- Location: LCCOMB_X29_Y18_N2
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~71_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(7)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(7),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(7),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~71_combout\);

-- Location: LCCOMB_X29_Y18_N20
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~72_combout\ = 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(9))))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~71_combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(9),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~72_combout\);

-- Location: FF_X29_Y18_N21
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~72_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[12]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(8));

-- Location: LCCOMB_X29_Y17_N18
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[8]~feeder_combout\ = 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(8),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[8]~feeder_combout\);

-- Location: FF_X29_Y17_N19
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[8]~feeder_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(8));

-- Location: LCCOMB_X24_Y15_N8
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~28_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(8) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(8),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~28_combout\);

-- Location: FF_X24_Y15_N9
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~28_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(8));

-- Location: LCCOMB_X28_Y15_N24
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~74_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(8)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(8),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(8),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~74_combout\);

-- Location: LCCOMB_X29_Y18_N0
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~75_combout\ = 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(10))))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~74_combout\ & 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~74_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(10),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~75_combout\);

-- Location: FF_X29_Y18_N1
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~75_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[12]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(9));

-- Location: FF_X28_Y18_N19
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(9),
	sload => VCC,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(9));

-- Location: LCCOMB_X24_Y15_N18
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~29_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(9) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(9),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~29_combout\);

-- Location: FF_X24_Y15_N19
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~29_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(9));

-- Location: LCCOMB_X25_Y15_N4
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~76_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(9)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(9),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(9),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~76_combout\);

-- Location: LCCOMB_X25_Y15_N26
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~77_combout\ = 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(11))))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~76_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~76_combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(11),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~77_combout\);

-- Location: FF_X25_Y15_N27
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~77_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[12]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(10));

-- Location: FF_X25_Y15_N11
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(10),
	sload => VCC,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(10));

-- Location: LCCOMB_X25_Y16_N14
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~31_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(10))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(10),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~31_combout\);

-- Location: FF_X25_Y16_N15
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~31_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(7));

-- Location: LCCOMB_X21_Y15_N30
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[7]~13_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(7)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(7),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(7),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[7]~13_combout\);

-- Location: LCCOMB_X22_Y16_N22
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~12_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~12_combout\);

-- Location: FF_X22_Y16_N23
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(6));

-- Location: FF_X17_Y14_N1
\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(6),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X17_Y14_N10
\u0|core0|cpu|F_iw[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[6]~22_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\ & (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(6) & 
-- (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\ & \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\,
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(6),
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\,
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|core0|cpu|F_iw[6]~22_combout\);

-- Location: LCCOMB_X17_Y13_N20
\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~11_combout\ = (!\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(6)) # 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(6) & !\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(6),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(6),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~11_combout\);

-- Location: FF_X17_Y13_N21
\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~11_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(6));

-- Location: LCCOMB_X17_Y13_N22
\u0|core0|cpu|av_ld_byte0_data_nxt[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[6]~20_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(6)) # 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(6) & !\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\ & 
-- (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(6) & !\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(6),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(6),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[6]~20_combout\);

-- Location: LCCOMB_X17_Y14_N22
\u0|core0|cpu|F_iw[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[6]~23_combout\ = (\u0|core0|cpu|D_iw[24]~1_combout\ & ((\u0|core0|cpu|F_iw[6]~22_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~1_combout\ & \u0|core0|cpu|av_ld_byte0_data_nxt[6]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_iw[6]~22_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~1_combout\,
	datac => \u0|core0|cpu|D_iw[24]~1_combout\,
	datad => \u0|core0|cpu|av_ld_byte0_data_nxt[6]~20_combout\,
	combout => \u0|core0|cpu|F_iw[6]~23_combout\);

-- Location: FF_X17_Y14_N23
\u0|core0|cpu|D_iw[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_iw[6]~23_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|D_iw\(6));

-- Location: FF_X13_Y15_N7
\u0|core0|cpu|E_src2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_src2[16]~12_combout\,
	asdata => \u0|core0|cpu|D_iw\(6),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|R_src2_hi~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src2\(16));

-- Location: LCCOMB_X12_Y15_N26
\u0|core0|cpu|E_logic_result[16]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_logic_result[16]~11_combout\ = (\u0|core0|cpu|E_src2\(16) & (\u0|core0|cpu|R_logic_op\(1) $ (((\u0|core0|cpu|R_logic_op\(0) & \u0|core0|cpu|E_src1\(16)))))) # (!\u0|core0|cpu|E_src2\(16) & ((\u0|core0|cpu|R_logic_op\(1) & 
-- ((\u0|core0|cpu|E_src1\(16)))) # (!\u0|core0|cpu|R_logic_op\(1) & (!\u0|core0|cpu|R_logic_op\(0) & !\u0|core0|cpu|E_src1\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_src2\(16),
	datab => \u0|core0|cpu|R_logic_op\(1),
	datac => \u0|core0|cpu|R_logic_op\(0),
	datad => \u0|core0|cpu|E_src1\(16),
	combout => \u0|core0|cpu|E_logic_result[16]~11_combout\);

-- Location: LCCOMB_X12_Y11_N24
\u0|core0|cpu|W_alu_result[16]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_alu_result[16]~12_combout\ = (\u0|core0|cpu|R_ctrl_logic~q\ & (\u0|core0|cpu|E_logic_result[16]~11_combout\)) # (!\u0|core0|cpu|R_ctrl_logic~q\ & ((\u0|core0|cpu|Add1~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_ctrl_logic~q\,
	datab => \u0|core0|cpu|E_logic_result[16]~11_combout\,
	datad => \u0|core0|cpu|Add1~62_combout\,
	combout => \u0|core0|cpu|W_alu_result[16]~12_combout\);

-- Location: FF_X12_Y11_N25
\u0|core0|cpu|W_alu_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|W_alu_result[16]~12_combout\,
	asdata => \u0|core0|cpu|E_shift_rot_result\(16),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|E_alu_result~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|W_alu_result\(16));

-- Location: LCCOMB_X13_Y11_N10
\u0|core0|cpu|W_rf_wr_data[16]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_rf_wr_data[16]~19_combout\ = (\u0|core0|cpu|R_ctrl_ld~q\ & (\u0|core0|cpu|av_ld_byte2_data\(0))) # (!\u0|core0|cpu|R_ctrl_ld~q\ & (((!\u0|core0|cpu|E_alu_result~0_combout\ & \u0|core0|cpu|W_alu_result\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_ld_byte2_data\(0),
	datab => \u0|core0|cpu|E_alu_result~0_combout\,
	datac => \u0|core0|cpu|W_alu_result\(16),
	datad => \u0|core0|cpu|R_ctrl_ld~q\,
	combout => \u0|core0|cpu|W_rf_wr_data[16]~19_combout\);

-- Location: LCCOMB_X11_Y15_N2
\u0|core0|cpu|E_src1[15]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_src1[15]~11_combout\ = (\u0|core0|cpu|R_src1~14_combout\ & ((\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15)))) # (!\u0|core0|cpu|R_src1~14_combout\ & (\u0|core0|cpu|D_iw\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_src1~14_combout\,
	datab => \u0|core0|cpu|D_iw\(19),
	datad => \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15),
	combout => \u0|core0|cpu|E_src1[15]~11_combout\);

-- Location: FF_X11_Y15_N3
\u0|core0|cpu|E_src1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_src1[15]~11_combout\,
	asdata => \u0|core0|cpu|F_pc_plus_one[13]~26_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src1\(15));

-- Location: LCCOMB_X12_Y15_N20
\u0|core0|cpu|E_logic_result[15]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_logic_result[15]~12_combout\ = (\u0|core0|cpu|E_src1\(15) & (\u0|core0|cpu|R_logic_op\(1) $ (((\u0|core0|cpu|E_src2\(15) & \u0|core0|cpu|R_logic_op\(0)))))) # (!\u0|core0|cpu|E_src1\(15) & ((\u0|core0|cpu|E_src2\(15) & 
-- ((\u0|core0|cpu|R_logic_op\(1)))) # (!\u0|core0|cpu|E_src2\(15) & (!\u0|core0|cpu|R_logic_op\(0) & !\u0|core0|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_src1\(15),
	datab => \u0|core0|cpu|E_src2\(15),
	datac => \u0|core0|cpu|R_logic_op\(0),
	datad => \u0|core0|cpu|R_logic_op\(1),
	combout => \u0|core0|cpu|E_logic_result[15]~12_combout\);

-- Location: LCCOMB_X12_Y11_N2
\u0|core0|cpu|W_alu_result[15]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_alu_result[15]~13_combout\ = (\u0|core0|cpu|R_ctrl_logic~q\ & (\u0|core0|cpu|E_logic_result[15]~12_combout\)) # (!\u0|core0|cpu|R_ctrl_logic~q\ & ((\u0|core0|cpu|Add1~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_logic_result[15]~12_combout\,
	datab => \u0|core0|cpu|Add1~60_combout\,
	datad => \u0|core0|cpu|R_ctrl_logic~q\,
	combout => \u0|core0|cpu|W_alu_result[15]~13_combout\);

-- Location: FF_X12_Y11_N3
\u0|core0|cpu|W_alu_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|W_alu_result[15]~13_combout\,
	asdata => \u0|core0|cpu|E_shift_rot_result\(15),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|E_alu_result~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|W_alu_result\(15));

-- Location: LCCOMB_X13_Y11_N20
\u0|core0|cpu|W_rf_wr_data[15]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_rf_wr_data[15]~20_combout\ = (\u0|core0|cpu|R_ctrl_ld~q\ & (((\u0|core0|cpu|av_ld_byte1_data\(7))))) # (!\u0|core0|cpu|R_ctrl_ld~q\ & (\u0|core0|cpu|W_alu_result\(15) & ((!\u0|core0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(15),
	datab => \u0|core0|cpu|av_ld_byte1_data\(7),
	datac => \u0|core0|cpu|E_alu_result~0_combout\,
	datad => \u0|core0|cpu|R_ctrl_ld~q\,
	combout => \u0|core0|cpu|W_rf_wr_data[15]~20_combout\);

-- Location: LCCOMB_X14_Y15_N10
\u0|core0|cpu|d_writedata[25]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|d_writedata[25]~1_combout\ = (\u0|core0|cpu|D_ctrl_mem16~1_combout\ & (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9))) # (!\u0|core0|cpu|D_ctrl_mem16~1_combout\ & 
-- ((\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_ctrl_mem16~1_combout\,
	datab => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datad => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	combout => \u0|core0|cpu|d_writedata[25]~1_combout\);

-- Location: FF_X14_Y15_N11
\u0|core0|cpu|d_writedata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|d_writedata[25]~1_combout\,
	asdata => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|d_writedata\(25));

-- Location: LCCOMB_X32_Y15_N10
\u0|mm_interconnect_0|cmd_mux|src_payload~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~27_combout\ = (\u0|core0|cpu|d_writedata\(25) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|d_writedata\(25),
	datac => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~27_combout\);

-- Location: FF_X32_Y15_N11
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(25));

-- Location: LCCOMB_X32_Y15_N4
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[25]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[25]~26_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(25))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(25),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(25),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[25]~26_combout\);

-- Location: LCCOMB_X22_Y16_N12
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~31_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~31_combout\);

-- Location: FF_X22_Y16_N13
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(31));

-- Location: FF_X18_Y16_N11
\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(31),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(31));

-- Location: LCCOMB_X18_Y16_N12
\u0|core0|cpu|F_iw[31]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[31]~60_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\ & (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\ & \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\,
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\,
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(31),
	combout => \u0|core0|cpu|F_iw[31]~60_combout\);

-- Location: LCCOMB_X18_Y14_N2
\u0|core0|cpu|F_iw[31]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[31]~61_combout\ = (\u0|core0|cpu|D_iw[24]~1_combout\ & ((\u0|core0|cpu|F_iw[31]~60_combout\) # ((\u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\ & 
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(15),
	datac => \u0|core0|cpu|F_iw[31]~60_combout\,
	datad => \u0|core0|cpu|D_iw[24]~1_combout\,
	combout => \u0|core0|cpu|F_iw[31]~61_combout\);

-- Location: FF_X18_Y14_N3
\u0|core0|cpu|D_iw[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_iw[31]~61_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|D_iw\(31));

-- Location: LCCOMB_X11_Y14_N18
\u0|core0|cpu|E_src1[14]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_src1[14]~12_combout\ = (\u0|core0|cpu|R_src1~14_combout\ & ((\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14)))) # (!\u0|core0|cpu|R_src1~14_combout\ & (\u0|core0|cpu|D_iw\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_src1~14_combout\,
	datab => \u0|core0|cpu|D_iw\(18),
	datad => \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14),
	combout => \u0|core0|cpu|E_src1[14]~12_combout\);

-- Location: FF_X11_Y14_N19
\u0|core0|cpu|E_src1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_src1[14]~12_combout\,
	asdata => \u0|core0|cpu|F_pc_plus_one[12]~24_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src1\(14));

-- Location: LCCOMB_X11_Y14_N10
\u0|core0|cpu|E_logic_result[14]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_logic_result[14]~13_combout\ = (\u0|core0|cpu|E_src1\(14) & (\u0|core0|cpu|R_logic_op\(1) $ (((\u0|core0|cpu|E_src2\(14) & \u0|core0|cpu|R_logic_op\(0)))))) # (!\u0|core0|cpu|E_src1\(14) & ((\u0|core0|cpu|R_logic_op\(1) & 
-- (\u0|core0|cpu|E_src2\(14))) # (!\u0|core0|cpu|R_logic_op\(1) & (!\u0|core0|cpu|E_src2\(14) & !\u0|core0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_logic_op\(1),
	datab => \u0|core0|cpu|E_src1\(14),
	datac => \u0|core0|cpu|E_src2\(14),
	datad => \u0|core0|cpu|R_logic_op\(0),
	combout => \u0|core0|cpu|E_logic_result[14]~13_combout\);

-- Location: LCCOMB_X12_Y11_N12
\u0|core0|cpu|W_alu_result[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_alu_result[14]~14_combout\ = (\u0|core0|cpu|R_ctrl_logic~q\ & (\u0|core0|cpu|E_logic_result[14]~13_combout\)) # (!\u0|core0|cpu|R_ctrl_logic~q\ & ((\u0|core0|cpu|Add1~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_logic_result[14]~13_combout\,
	datab => \u0|core0|cpu|Add1~58_combout\,
	datad => \u0|core0|cpu|R_ctrl_logic~q\,
	combout => \u0|core0|cpu|W_alu_result[14]~14_combout\);

-- Location: FF_X12_Y11_N13
\u0|core0|cpu|W_alu_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|W_alu_result[14]~14_combout\,
	asdata => \u0|core0|cpu|E_shift_rot_result\(14),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|E_alu_result~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|W_alu_result\(14));

-- Location: LCCOMB_X13_Y11_N22
\u0|core0|cpu|W_rf_wr_data[14]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_rf_wr_data[14]~21_combout\ = (\u0|core0|cpu|R_ctrl_ld~q\ & (((\u0|core0|cpu|av_ld_byte1_data\(6))))) # (!\u0|core0|cpu|R_ctrl_ld~q\ & (\u0|core0|cpu|W_alu_result\(14) & (!\u0|core0|cpu|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(14),
	datab => \u0|core0|cpu|E_alu_result~0_combout\,
	datac => \u0|core0|cpu|av_ld_byte1_data\(6),
	datad => \u0|core0|cpu|R_ctrl_ld~q\,
	combout => \u0|core0|cpu|W_rf_wr_data[14]~21_combout\);

-- Location: LCCOMB_X14_Y15_N0
\u0|core0|cpu|d_writedata[24]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|d_writedata[24]~0_combout\ = (\u0|core0|cpu|D_ctrl_mem16~1_combout\ & ((\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8)))) # (!\u0|core0|cpu|D_ctrl_mem16~1_combout\ & 
-- (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_ctrl_mem16~1_combout\,
	datab => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	datad => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	combout => \u0|core0|cpu|d_writedata[24]~0_combout\);

-- Location: FF_X14_Y15_N1
\u0|core0|cpu|d_writedata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|d_writedata[24]~0_combout\,
	asdata => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|d_writedata\(24));

-- Location: LCCOMB_X24_Y16_N12
\u0|mm_interconnect_0|cmd_mux|src_payload~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~28_combout\ = (\u0|core0|cpu|d_writedata\(24) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|d_writedata\(24),
	datac => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~28_combout\);

-- Location: FF_X24_Y16_N13
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(24));

-- Location: LCCOMB_X25_Y16_N2
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[24]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[24]~27_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(24))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(24),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(24),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[24]~27_combout\);

-- Location: LCCOMB_X22_Y16_N24
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~29_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~29_combout\);

-- Location: FF_X22_Y16_N25
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(19));

-- Location: FF_X17_Y16_N13
\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(19),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(19));

-- Location: LCCOMB_X17_Y16_N22
\u0|core0|cpu|F_iw[19]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[19]~57_combout\ = ((\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(19))) # (!\u0|core0|cpu|D_iw[24]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw[24]~1_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(19),
	combout => \u0|core0|cpu|F_iw[19]~57_combout\);

-- Location: LCCOMB_X17_Y16_N26
\u0|core0|cpu|F_iw[19]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[19]~58_combout\ = (\u0|core0|cpu|F_iw[11]~11_combout\ & ((\u0|core0|cpu|F_iw[19]~57_combout\) # ((\u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\ & 
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_iw[19]~57_combout\,
	datab => \u0|core0|cpu|F_iw[11]~11_combout\,
	datac => \u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(3),
	combout => \u0|core0|cpu|F_iw[19]~58_combout\);

-- Location: FF_X17_Y16_N27
\u0|core0|cpu|D_iw[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_iw[19]~58_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|D_iw\(19));

-- Location: LCCOMB_X16_Y15_N30
\u0|core0|cpu|R_src2_lo[13]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|R_src2_lo[13]~9_combout\ = (!\u0|core0|cpu|E_src2[12]~15_combout\ & ((\u0|core0|cpu|R_src2_use_imm~q\ & (\u0|core0|cpu|D_iw\(19))) # (!\u0|core0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(19),
	datab => \u0|core0|cpu|E_src2[12]~15_combout\,
	datac => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datad => \u0|core0|cpu|R_src2_use_imm~q\,
	combout => \u0|core0|cpu|R_src2_lo[13]~9_combout\);

-- Location: FF_X16_Y15_N31
\u0|core0|cpu|E_src2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|R_src2_lo[13]~9_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src2\(13));

-- Location: LCCOMB_X11_Y14_N2
\u0|core0|cpu|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~14_combout\ = \u0|core0|cpu|E_src2\(13) $ (\u0|core0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|E_src2\(13),
	datad => \u0|core0|cpu|E_alu_sub~q\,
	combout => \u0|core0|cpu|Add1~14_combout\);

-- Location: LCCOMB_X11_Y14_N28
\u0|core0|cpu|E_logic_result[13]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_logic_result[13]~14_combout\ = (\u0|core0|cpu|E_src1\(13) & (\u0|core0|cpu|R_logic_op\(1) $ (((\u0|core0|cpu|E_src2\(13) & \u0|core0|cpu|R_logic_op\(0)))))) # (!\u0|core0|cpu|E_src1\(13) & ((\u0|core0|cpu|E_src2\(13) & 
-- (\u0|core0|cpu|R_logic_op\(1))) # (!\u0|core0|cpu|E_src2\(13) & (!\u0|core0|cpu|R_logic_op\(1) & !\u0|core0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_src1\(13),
	datab => \u0|core0|cpu|E_src2\(13),
	datac => \u0|core0|cpu|R_logic_op\(1),
	datad => \u0|core0|cpu|R_logic_op\(0),
	combout => \u0|core0|cpu|E_logic_result[13]~14_combout\);

-- Location: LCCOMB_X12_Y11_N22
\u0|core0|cpu|W_alu_result[13]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_alu_result[13]~15_combout\ = (\u0|core0|cpu|R_ctrl_logic~q\ & ((\u0|core0|cpu|E_logic_result[13]~14_combout\))) # (!\u0|core0|cpu|R_ctrl_logic~q\ & (\u0|core0|cpu|Add1~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_ctrl_logic~q\,
	datab => \u0|core0|cpu|Add1~56_combout\,
	datad => \u0|core0|cpu|E_logic_result[13]~14_combout\,
	combout => \u0|core0|cpu|W_alu_result[13]~15_combout\);

-- Location: FF_X12_Y11_N23
\u0|core0|cpu|W_alu_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|W_alu_result[13]~15_combout\,
	asdata => \u0|core0|cpu|E_shift_rot_result\(13),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|E_alu_result~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|W_alu_result\(13));

-- Location: LCCOMB_X14_Y12_N16
\u0|core0|cpu|W_rf_wr_data[13]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_rf_wr_data[13]~22_combout\ = (\u0|core0|cpu|R_ctrl_ld~q\ & (((\u0|core0|cpu|av_ld_byte1_data\(5))))) # (!\u0|core0|cpu|R_ctrl_ld~q\ & (\u0|core0|cpu|W_alu_result\(13) & ((!\u0|core0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(13),
	datab => \u0|core0|cpu|av_ld_byte1_data\(5),
	datac => \u0|core0|cpu|R_ctrl_ld~q\,
	datad => \u0|core0|cpu|E_alu_result~0_combout\,
	combout => \u0|core0|cpu|W_rf_wr_data[13]~22_combout\);

-- Location: LCCOMB_X14_Y15_N2
\u0|core0|cpu|R_src2_lo[12]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|R_src2_lo[12]~10_combout\ = (!\u0|core0|cpu|E_src2[12]~15_combout\ & ((\u0|core0|cpu|R_src2_use_imm~q\ & ((\u0|core0|cpu|D_iw\(18)))) # (!\u0|core0|cpu|R_src2_use_imm~q\ & 
-- (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_src2[12]~15_combout\,
	datab => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datac => \u0|core0|cpu|R_src2_use_imm~q\,
	datad => \u0|core0|cpu|D_iw\(18),
	combout => \u0|core0|cpu|R_src2_lo[12]~10_combout\);

-- Location: FF_X14_Y15_N3
\u0|core0|cpu|E_src2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|R_src2_lo[12]~10_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src2\(12));

-- Location: LCCOMB_X11_Y16_N12
\u0|core0|cpu|E_logic_result[12]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_logic_result[12]~15_combout\ = (\u0|core0|cpu|E_src2\(12) & (\u0|core0|cpu|R_logic_op\(1) $ (((\u0|core0|cpu|R_logic_op\(0) & \u0|core0|cpu|E_src1\(12)))))) # (!\u0|core0|cpu|E_src2\(12) & ((\u0|core0|cpu|R_logic_op\(1) & 
-- ((\u0|core0|cpu|E_src1\(12)))) # (!\u0|core0|cpu|R_logic_op\(1) & (!\u0|core0|cpu|R_logic_op\(0) & !\u0|core0|cpu|E_src1\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_logic_op\(0),
	datab => \u0|core0|cpu|E_src2\(12),
	datac => \u0|core0|cpu|R_logic_op\(1),
	datad => \u0|core0|cpu|E_src1\(12),
	combout => \u0|core0|cpu|E_logic_result[12]~15_combout\);

-- Location: LCCOMB_X12_Y11_N16
\u0|core0|cpu|W_alu_result[12]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_alu_result[12]~16_combout\ = (\u0|core0|cpu|R_ctrl_logic~q\ & (\u0|core0|cpu|E_logic_result[12]~15_combout\)) # (!\u0|core0|cpu|R_ctrl_logic~q\ & ((\u0|core0|cpu|Add1~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_ctrl_logic~q\,
	datab => \u0|core0|cpu|E_logic_result[12]~15_combout\,
	datad => \u0|core0|cpu|Add1~54_combout\,
	combout => \u0|core0|cpu|W_alu_result[12]~16_combout\);

-- Location: FF_X12_Y11_N17
\u0|core0|cpu|W_alu_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|W_alu_result[12]~16_combout\,
	asdata => \u0|core0|cpu|E_shift_rot_result\(12),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|E_alu_result~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|W_alu_result\(12));

-- Location: LCCOMB_X17_Y13_N8
\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~7_combout\ = (!\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(12)) # 
-- ((!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(12),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(12),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~7_combout\);

-- Location: FF_X17_Y13_N9
\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~7_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(12));

-- Location: LCCOMB_X17_Y13_N18
\u0|mm_interconnect_0|rsp_mux|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(12)) # 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(12) & !\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\ & 
-- (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(12) & !\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(12),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(12),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\);

-- Location: FF_X11_Y10_N9
\u0|timer_0|counter_snapshot[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(12),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(12));

-- Location: FF_X12_Y10_N19
\u0|timer_0|counter_snapshot[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(28),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(28));

-- Location: LCCOMB_X11_Y10_N8
\u0|timer_0|read_mux_out[12]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[12]~23_combout\ = (\u0|gpio_0|data_out[0]~0_combout\ & ((\u0|core0|cpu|W_alu_result\(2) & ((\u0|timer_0|counter_snapshot\(28)))) # (!\u0|core0|cpu|W_alu_result\(2) & (\u0|timer_0|counter_snapshot\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|gpio_0|data_out[0]~0_combout\,
	datab => \u0|core0|cpu|W_alu_result\(2),
	datac => \u0|timer_0|counter_snapshot\(12),
	datad => \u0|timer_0|counter_snapshot\(28),
	combout => \u0|timer_0|read_mux_out[12]~23_combout\);

-- Location: LCCOMB_X12_Y9_N26
\u0|timer_0|period_h_register[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_h_register[12]~feeder_combout\ = \u0|core0|cpu|d_writedata\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|d_writedata\(12),
	combout => \u0|timer_0|period_h_register[12]~feeder_combout\);

-- Location: LCCOMB_X11_Y10_N16
\u0|timer_0|period_h_wr_strobe\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_h_wr_strobe~combout\ = (\u0|core0|cpu|W_alu_result\(3) & (!\u0|core0|cpu|W_alu_result\(4) & (\u0|timer_0|period_l_wr_strobe~4_combout\ & \u0|core0|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(3),
	datab => \u0|core0|cpu|W_alu_result\(4),
	datac => \u0|timer_0|period_l_wr_strobe~4_combout\,
	datad => \u0|core0|cpu|W_alu_result\(2),
	combout => \u0|timer_0|period_h_wr_strobe~combout\);

-- Location: FF_X12_Y9_N27
\u0|timer_0|period_h_register[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|period_h_register[12]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(12));

-- Location: FF_X12_Y9_N21
\u0|timer_0|period_l_register[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|d_writedata\(12),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(12));

-- Location: LCCOMB_X12_Y9_N20
\u0|timer_0|read_mux_out~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~22_combout\ = (!\u0|core0|cpu|W_alu_result\(4) & (\u0|core0|cpu|W_alu_result\(3) & (\u0|timer_0|period_l_register\(12) & !\u0|core0|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(4),
	datab => \u0|core0|cpu|W_alu_result\(3),
	datac => \u0|timer_0|period_l_register\(12),
	datad => \u0|core0|cpu|W_alu_result\(2),
	combout => \u0|timer_0|read_mux_out~22_combout\);

-- Location: LCCOMB_X12_Y10_N0
\u0|timer_0|read_mux_out[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[12]~24_combout\ = (\u0|timer_0|read_mux_out[12]~23_combout\) # ((\u0|timer_0|read_mux_out~22_combout\) # ((\u0|timer_0|period_h_register\(12) & \u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out[12]~23_combout\,
	datab => \u0|timer_0|period_h_register\(12),
	datac => \u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\,
	datad => \u0|timer_0|read_mux_out~22_combout\,
	combout => \u0|timer_0|read_mux_out[12]~24_combout\);

-- Location: FF_X12_Y10_N1
\u0|timer_0|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[12]~24_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(12));

-- Location: FF_X19_Y12_N3
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(12),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X19_Y10_N26
\u0|mm_interconnect_0|router|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal3~0_combout\ = (\u0|mm_interconnect_0|router|Equal0~3_combout\ & (\u0|core0|cpu|W_alu_result\(5) & (!\u0|core0|cpu|W_alu_result\(6) & \u0|mm_interconnect_0|router|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|Equal0~3_combout\,
	datab => \u0|core0|cpu|W_alu_result\(5),
	datac => \u0|core0|cpu|W_alu_result\(6),
	datad => \u0|mm_interconnect_0|router|Equal2~2_combout\,
	combout => \u0|mm_interconnect_0|router|Equal3~0_combout\);

-- Location: LCCOMB_X18_Y10_N18
\u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter~2_combout\ = (\u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\ & (\u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg~0_combout\ & 
-- ((\u0|mm_interconnect_0|core0_data_master_translator|uav_read~0_combout\) # (\u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\,
	datab => \u0|mm_interconnect_0|core0_data_master_translator|uav_read~0_combout\,
	datac => \u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg~0_combout\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~0_combout\,
	combout => \u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter~2_combout\);

-- Location: LCCOMB_X18_Y10_N10
\u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter~3_combout\ = (!\u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter\(0) & \u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter\(0),
	datad => \u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter~2_combout\,
	combout => \u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter~3_combout\);

-- Location: FF_X18_Y10_N11
\u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X18_Y10_N0
\u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter~4_combout\ = (\u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter~2_combout\ & ((\u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter\(1) & 
-- ((!\u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter\(0)))) # (!\u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter\(1) & (!\u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\ & 
-- \u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\,
	datab => \u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter~2_combout\,
	datac => \u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter\(1),
	datad => \u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter\(0),
	combout => \u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter~4_combout\);

-- Location: FF_X18_Y10_N1
\u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter~4_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X18_Y10_N22
\u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = (!\u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter\(1) & (\u0|core0|cpu|d_read~q\ & !\u0|mm_interconnect_0|core0_data_master_translator|read_accepted~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter\(1),
	datab => \u0|core0|cpu|d_read~q\,
	datac => \u0|mm_interconnect_0|core0_data_master_translator|read_accepted~q\,
	combout => \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X18_Y10_N8
\u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\ = (\u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\ & (\u0|mm_interconnect_0|router|Equal3~0_combout\ & 
-- (\u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\ & \u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\,
	datab => \u0|mm_interconnect_0|router|Equal3~0_combout\,
	datac => \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	datad => \u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter\(0),
	combout => \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X18_Y10_N4
\u0|mm_interconnect_0|uart_0_s1_translator|uav_waitrequest~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|uart_0_s1_translator|uav_waitrequest~0_combout\ = ((\u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter\(1)) # (!\u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter\(0))) # 
-- (!\u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\,
	datac => \u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter\(1),
	datad => \u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter\(0),
	combout => \u0|mm_interconnect_0|uart_0_s1_translator|uav_waitrequest~0_combout\);

-- Location: LCCOMB_X18_Y11_N24
\u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|write~0_combout\ = (\u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\ & (\u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg~0_combout\ & 
-- (!\u0|mm_interconnect_0|uart_0_s1_translator|uav_waitrequest~0_combout\ & \u0|mm_interconnect_0|core0_data_master_translator|uav_read~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\,
	datab => \u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg~0_combout\,
	datac => \u0|mm_interconnect_0|uart_0_s1_translator|uav_waitrequest~0_combout\,
	datad => \u0|mm_interconnect_0|core0_data_master_translator|uav_read~0_combout\,
	combout => \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|write~0_combout\);

-- Location: LCCOMB_X18_Y11_N18
\u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\ = (\u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|write~0_combout\) # ((\u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used\(0) & 
-- ((\u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used\(1)) # (!\u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used\(1),
	datab => \u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used\(0),
	datad => \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|write~0_combout\,
	combout => \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X18_Y11_N19
\u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X18_Y11_N6
\u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[1]~2_combout\ = (\u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used\(0) & (!\u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0) & 
-- ((\u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\) # (\u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used\(1))))) # (!\u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used\(0) & 
-- (((\u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\,
	datab => \u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used\(0),
	combout => \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X18_Y11_N7
\u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X18_Y12_N28
\u0|uart_0|the_soc_uart_0_regs|Equal2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|Equal2~4_combout\ = (\u0|core0|cpu|W_alu_result\(4) & (!\u0|core0|cpu|W_alu_result\(2) & !\u0|core0|cpu|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(4),
	datac => \u0|core0|cpu|W_alu_result\(2),
	datad => \u0|core0|cpu|W_alu_result\(3),
	combout => \u0|uart_0|the_soc_uart_0_regs|Equal2~4_combout\);

-- Location: LCCOMB_X18_Y11_N12
\u0|uart_0|the_soc_uart_0_regs|divisor_wr_strobe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|divisor_wr_strobe~0_combout\ = (\u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\ & (\u0|core0|cpu|d_write~q\ & (!\u0|mm_interconnect_0|core0_data_master_translator|write_accepted~q\ & 
-- !\u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\,
	datab => \u0|core0|cpu|d_write~q\,
	datac => \u0|mm_interconnect_0|core0_data_master_translator|write_accepted~q\,
	datad => \u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter\(1),
	combout => \u0|uart_0|the_soc_uart_0_regs|divisor_wr_strobe~0_combout\);

-- Location: LCCOMB_X18_Y11_N2
\u0|uart_0|the_soc_uart_0_regs|divisor_wr_strobe\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|divisor_wr_strobe~combout\ = (!\u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used\(1) & (\u0|uart_0|the_soc_uart_0_regs|Equal2~4_combout\ & (\u0|mm_interconnect_0|router|Equal3~0_combout\ & 
-- \u0|uart_0|the_soc_uart_0_regs|divisor_wr_strobe~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used\(1),
	datab => \u0|uart_0|the_soc_uart_0_regs|Equal2~4_combout\,
	datac => \u0|mm_interconnect_0|router|Equal3~0_combout\,
	datad => \u0|uart_0|the_soc_uart_0_regs|divisor_wr_strobe~0_combout\,
	combout => \u0|uart_0|the_soc_uart_0_regs|divisor_wr_strobe~combout\);

-- Location: FF_X21_Y9_N17
\u0|uart_0|the_soc_uart_0_regs|baud_divisor[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|d_writedata\(12),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|uart_0|the_soc_uart_0_regs|divisor_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(12));

-- Location: LCCOMB_X19_Y12_N10
\u0|uart_0|the_soc_uart_0_regs|selected_read_data~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|selected_read_data~11_combout\ = (!\u0|core0|cpu|W_alu_result\(2) & (!\u0|core0|cpu|W_alu_result\(3) & (\u0|uart_0|the_soc_uart_0_regs|baud_divisor\(12) & \u0|core0|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(2),
	datab => \u0|core0|cpu|W_alu_result\(3),
	datac => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(12),
	datad => \u0|core0|cpu|W_alu_result\(4),
	combout => \u0|uart_0|the_soc_uart_0_regs|selected_read_data~11_combout\);

-- Location: FF_X19_Y12_N11
\u0|uart_0|the_soc_uart_0_regs|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_regs|selected_read_data~11_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|readdata\(12));

-- Location: LCCOMB_X19_Y12_N0
\u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[12]~feeder_combout\ = \u0|uart_0|the_soc_uart_0_regs|readdata\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|uart_0|the_soc_uart_0_regs|readdata\(12),
	combout => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[12]~feeder_combout\);

-- Location: FF_X19_Y12_N1
\u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[12]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X19_Y12_N2
\u0|mm_interconnect_0|rsp_mux|src_payload~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~24_combout\ = (\u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(12)) # 
-- ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(12))))) # (!\u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(12),
	datad => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(12),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~24_combout\);

-- Location: LCCOMB_X23_Y15_N26
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~8_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~8_combout\);

-- Location: FF_X23_Y15_N27
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(12));

-- Location: FF_X19_Y13_N3
\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(12),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X19_Y13_N2
\u0|mm_interconnect_0|rsp_mux|src_payload~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~23_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(12) & 
-- ((!\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\) # (!\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\,
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(12),
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~23_combout\);

-- Location: LCCOMB_X19_Y13_N22
\u0|mm_interconnect_0|rsp_mux|src_payload~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~25_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~24_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~23_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\ & 
-- \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_payload~24_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~23_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~25_combout\);

-- Location: LCCOMB_X13_Y13_N20
\u0|core0|cpu|av_ld_byte1_data[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte1_data[4]~3_combout\ = (\u0|core0|cpu|av_ld_aligning_data~q\ & ((\u0|core0|cpu|av_fill_bit~0_combout\))) # (!\u0|core0|cpu|av_ld_aligning_data~q\ & (\u0|mm_interconnect_0|rsp_mux|src_payload~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~25_combout\,
	datab => \u0|core0|cpu|av_fill_bit~0_combout\,
	datad => \u0|core0|cpu|av_ld_aligning_data~q\,
	combout => \u0|core0|cpu|av_ld_byte1_data[4]~3_combout\);

-- Location: LCCOMB_X13_Y13_N4
\u0|core0|cpu|av_ld_byte1_data_en~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte1_data_en~0_combout\ = ((\u0|core0|cpu|D_iw\(4)) # ((\u0|core0|cpu|av_ld_rshift8~0_combout\) # (!\u0|core0|cpu|av_ld_aligning_data~q\))) # (!\u0|core0|cpu|D_ctrl_mem16~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_ctrl_mem16~0_combout\,
	datab => \u0|core0|cpu|D_iw\(4),
	datac => \u0|core0|cpu|av_ld_rshift8~0_combout\,
	datad => \u0|core0|cpu|av_ld_aligning_data~q\,
	combout => \u0|core0|cpu|av_ld_byte1_data_en~0_combout\);

-- Location: FF_X13_Y13_N21
\u0|core0|cpu|av_ld_byte1_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|av_ld_byte1_data[4]~3_combout\,
	asdata => \u0|core0|cpu|av_ld_byte2_data\(4),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|av_ld_rshift8~1_combout\,
	ena => \u0|core0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|av_ld_byte1_data\(4));

-- Location: LCCOMB_X12_Y11_N8
\u0|core0|cpu|W_rf_wr_data[12]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_rf_wr_data[12]~23_combout\ = (\u0|core0|cpu|R_ctrl_ld~q\ & (((\u0|core0|cpu|av_ld_byte1_data\(4))))) # (!\u0|core0|cpu|R_ctrl_ld~q\ & (!\u0|core0|cpu|E_alu_result~0_combout\ & (\u0|core0|cpu|W_alu_result\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_alu_result~0_combout\,
	datab => \u0|core0|cpu|W_alu_result\(12),
	datac => \u0|core0|cpu|av_ld_byte1_data\(4),
	datad => \u0|core0|cpu|R_ctrl_ld~q\,
	combout => \u0|core0|cpu|W_rf_wr_data[12]~23_combout\);

-- Location: LCCOMB_X13_Y16_N8
\u0|core0|cpu|R_src2_lo[9]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|R_src2_lo[9]~13_combout\ = (!\u0|core0|cpu|E_src2[12]~15_combout\ & ((\u0|core0|cpu|R_src2_use_imm~q\ & (\u0|core0|cpu|D_iw\(15))) # (!\u0|core0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(15),
	datab => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datac => \u0|core0|cpu|E_src2[12]~15_combout\,
	datad => \u0|core0|cpu|R_src2_use_imm~q\,
	combout => \u0|core0|cpu|R_src2_lo[9]~13_combout\);

-- Location: FF_X13_Y16_N9
\u0|core0|cpu|E_src2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|R_src2_lo[9]~13_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src2\(9));

-- Location: LCCOMB_X11_Y16_N26
\u0|core0|cpu|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~18_combout\ = \u0|core0|cpu|E_src2\(9) $ (\u0|core0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|E_src2\(9),
	datac => \u0|core0|cpu|E_alu_sub~q\,
	combout => \u0|core0|cpu|Add1~18_combout\);

-- Location: LCCOMB_X11_Y16_N10
\u0|core0|cpu|E_logic_result[9]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_logic_result[9]~19_combout\ = (\u0|core0|cpu|E_src1\(9) & (\u0|core0|cpu|R_logic_op\(1) $ (((\u0|core0|cpu|E_src2\(9) & \u0|core0|cpu|R_logic_op\(0)))))) # (!\u0|core0|cpu|E_src1\(9) & ((\u0|core0|cpu|E_src2\(9) & 
-- (\u0|core0|cpu|R_logic_op\(1))) # (!\u0|core0|cpu|E_src2\(9) & (!\u0|core0|cpu|R_logic_op\(1) & !\u0|core0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_src1\(9),
	datab => \u0|core0|cpu|E_src2\(9),
	datac => \u0|core0|cpu|R_logic_op\(1),
	datad => \u0|core0|cpu|R_logic_op\(0),
	combout => \u0|core0|cpu|E_logic_result[9]~19_combout\);

-- Location: LCCOMB_X11_Y16_N28
\u0|core0|cpu|W_alu_result[9]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_alu_result[9]~19_combout\ = (\u0|core0|cpu|R_ctrl_logic~q\ & ((\u0|core0|cpu|E_logic_result[9]~19_combout\))) # (!\u0|core0|cpu|R_ctrl_logic~q\ & (\u0|core0|cpu|Add1~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Add1~48_combout\,
	datab => \u0|core0|cpu|R_ctrl_logic~q\,
	datad => \u0|core0|cpu|E_logic_result[9]~19_combout\,
	combout => \u0|core0|cpu|W_alu_result[9]~19_combout\);

-- Location: FF_X11_Y16_N29
\u0|core0|cpu|W_alu_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|W_alu_result[9]~19_combout\,
	asdata => \u0|core0|cpu|E_shift_rot_result\(9),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|E_alu_result~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|W_alu_result\(9));

-- Location: LCCOMB_X13_Y11_N26
\u0|core0|cpu|W_rf_wr_data[9]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_rf_wr_data[9]~26_combout\ = (\u0|core0|cpu|R_ctrl_ld~q\ & (((\u0|core0|cpu|av_ld_byte1_data\(1))))) # (!\u0|core0|cpu|R_ctrl_ld~q\ & (\u0|core0|cpu|W_alu_result\(9) & ((!\u0|core0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(9),
	datab => \u0|core0|cpu|av_ld_byte1_data\(1),
	datac => \u0|core0|cpu|E_alu_result~0_combout\,
	datad => \u0|core0|cpu|R_ctrl_ld~q\,
	combout => \u0|core0|cpu|W_rf_wr_data[9]~26_combout\);

-- Location: LCCOMB_X14_Y15_N6
\u0|core0|cpu|E_st_data[8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_st_data[8]~1_combout\ = (\u0|core0|cpu|D_ctrl_mem8~0_combout\ & ((\u0|core0|cpu|D_iw\(4) & ((\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8)))) # (!\u0|core0|cpu|D_iw\(4) & 
-- (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0))))) # (!\u0|core0|cpu|D_ctrl_mem8~0_combout\ & (((\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_ctrl_mem8~0_combout\,
	datab => \u0|core0|cpu|D_iw\(4),
	datac => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datad => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	combout => \u0|core0|cpu|E_st_data[8]~1_combout\);

-- Location: FF_X14_Y15_N7
\u0|core0|cpu|d_writedata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_st_data[8]~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|d_writedata\(8));

-- Location: LCCOMB_X12_Y8_N26
\u0|timer_0|period_h_register[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_h_register[8]~feeder_combout\ = \u0|core0|cpu|d_writedata\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|d_writedata\(8),
	combout => \u0|timer_0|period_h_register[8]~feeder_combout\);

-- Location: FF_X12_Y8_N27
\u0|timer_0|period_h_register[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|period_h_register[8]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(8));

-- Location: LCCOMB_X12_Y8_N10
\u0|timer_0|period_l_register[8]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[8]~5_combout\ = !\u0|core0|cpu|d_writedata\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|d_writedata\(8),
	combout => \u0|timer_0|period_l_register[8]~5_combout\);

-- Location: FF_X12_Y8_N11
\u0|timer_0|period_l_register[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|period_l_register[8]~5_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(8));

-- Location: LCCOMB_X14_Y9_N10
\u0|timer_0|read_mux_out~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~34_combout\ = (\u0|core0|cpu|W_alu_result\(3) & (!\u0|core0|cpu|W_alu_result\(4) & (!\u0|core0|cpu|W_alu_result\(2) & !\u0|timer_0|period_l_register\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(3),
	datab => \u0|core0|cpu|W_alu_result\(4),
	datac => \u0|core0|cpu|W_alu_result\(2),
	datad => \u0|timer_0|period_l_register\(8),
	combout => \u0|timer_0|read_mux_out~34_combout\);

-- Location: LCCOMB_X14_Y9_N4
\u0|timer_0|read_mux_out[8]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[8]~36_combout\ = (\u0|timer_0|read_mux_out[8]~35_combout\) # ((\u0|timer_0|read_mux_out~34_combout\) # ((\u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\ & \u0|timer_0|period_h_register\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\,
	datab => \u0|timer_0|read_mux_out[8]~35_combout\,
	datac => \u0|timer_0|period_h_register\(8),
	datad => \u0|timer_0|read_mux_out~34_combout\,
	combout => \u0|timer_0|read_mux_out[8]~36_combout\);

-- Location: FF_X14_Y9_N5
\u0|timer_0|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[8]~36_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(8));

-- Location: FF_X18_Y13_N3
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(8),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X21_Y9_N8
\u0|uart_0|the_soc_uart_0_regs|baud_divisor[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|baud_divisor[8]~feeder_combout\ = \u0|core0|cpu|d_writedata\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|d_writedata\(8),
	combout => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[8]~feeder_combout\);

-- Location: FF_X21_Y9_N9
\u0|uart_0|the_soc_uart_0_regs|baud_divisor[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[8]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|uart_0|the_soc_uart_0_regs|divisor_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(8));

-- Location: LCCOMB_X18_Y11_N30
\u0|uart_0|the_soc_uart_0_regs|control_wr_strobe\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|control_wr_strobe~combout\ = (!\u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used\(1) & (\u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\ & (\u0|mm_interconnect_0|router|Equal3~0_combout\ & 
-- \u0|uart_0|the_soc_uart_0_regs|divisor_wr_strobe~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used\(1),
	datab => \u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\,
	datac => \u0|mm_interconnect_0|router|Equal3~0_combout\,
	datad => \u0|uart_0|the_soc_uart_0_regs|divisor_wr_strobe~0_combout\,
	combout => \u0|uart_0|the_soc_uart_0_regs|control_wr_strobe~combout\);

-- Location: FF_X16_Y12_N17
\u0|uart_0|the_soc_uart_0_regs|control_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|d_writedata\(8),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|uart_0|the_soc_uart_0_regs|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|control_reg\(8));

-- Location: LCCOMB_X21_Y9_N12
\u0|uart_0|the_soc_uart_0_regs|selected_read_data[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|selected_read_data[8]~14_combout\ = (\u0|uart_0|the_soc_uart_0_regs|Equal2~4_combout\ & ((\u0|uart_0|the_soc_uart_0_regs|baud_divisor\(8)) # ((\u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\ & 
-- \u0|uart_0|the_soc_uart_0_regs|control_reg\(8))))) # (!\u0|uart_0|the_soc_uart_0_regs|Equal2~4_combout\ & (\u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\ & ((\u0|uart_0|the_soc_uart_0_regs|control_reg\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|Equal2~4_combout\,
	datab => \u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\,
	datac => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(8),
	datad => \u0|uart_0|the_soc_uart_0_regs|control_reg\(8),
	combout => \u0|uart_0|the_soc_uart_0_regs|selected_read_data[8]~14_combout\);

-- Location: LCCOMB_X19_Y12_N18
\u0|uart_0|the_soc_uart_0_regs|Equal2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|Equal2~3_combout\ = (!\u0|core0|cpu|W_alu_result\(2) & (!\u0|core0|cpu|W_alu_result\(4) & \u0|core0|cpu|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(2),
	datab => \u0|core0|cpu|W_alu_result\(4),
	datad => \u0|core0|cpu|W_alu_result\(3),
	combout => \u0|uart_0|the_soc_uart_0_regs|Equal2~3_combout\);

-- Location: IOIBUF_X5_Y24_N8
\uart0_rx~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_uart0_rx,
	o => \uart0_rx~input_o\);

-- Location: FF_X5_Y23_N11
\u0|uart_0|the_soc_uart_0_rx|the_altera_std_synchronizer|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \uart0_rx~input_o\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_rx|the_altera_std_synchronizer|din_s1~q\);

-- Location: LCCOMB_X5_Y23_N8
\u0|uart_0|the_soc_uart_0_rx|the_altera_std_synchronizer|dreg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|the_altera_std_synchronizer|dreg[0]~feeder_combout\ = \u0|uart_0|the_soc_uart_0_rx|the_altera_std_synchronizer|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|uart_0|the_soc_uart_0_rx|the_altera_std_synchronizer|din_s1~q\,
	combout => \u0|uart_0|the_soc_uart_0_rx|the_altera_std_synchronizer|dreg[0]~feeder_combout\);

-- Location: FF_X5_Y23_N9
\u0|uart_0|the_soc_uart_0_rx|the_altera_std_synchronizer|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_rx|the_altera_std_synchronizer|dreg[0]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_rx|the_altera_std_synchronizer|dreg\(0));

-- Location: FF_X18_Y8_N29
\u0|uart_0|the_soc_uart_0_rx|delayed_unxsync_rxdxx1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|uart_0|the_soc_uart_0_rx|the_altera_std_synchronizer|dreg\(0),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_rx|delayed_unxsync_rxdxx1~q\);

-- Location: LCCOMB_X18_Y8_N22
\u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9_combout\ = (\u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2)) # (\u0|uart_0|the_soc_uart_0_rx|do_start_rx~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2),
	datad => \u0|uart_0|the_soc_uart_0_rx|do_start_rx~q\,
	combout => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9_combout\);

-- Location: LCCOMB_X18_Y8_N28
\u0|uart_0|the_soc_uart_0_rx|rxd_edge\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\ = \u0|uart_0|the_soc_uart_0_rx|the_altera_std_synchronizer|dreg\(0) $ (\u0|uart_0|the_soc_uart_0_rx|delayed_unxsync_rxdxx1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_rx|the_altera_std_synchronizer|dreg\(0),
	datac => \u0|uart_0|the_soc_uart_0_rx|delayed_unxsync_rxdxx1~q\,
	combout => \u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\);

-- Location: LCCOMB_X21_Y9_N4
\u0|uart_0|the_soc_uart_0_regs|baud_divisor[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|baud_divisor[10]~feeder_combout\ = \u0|core0|cpu|d_writedata\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|d_writedata\(10),
	combout => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[10]~feeder_combout\);

-- Location: FF_X21_Y9_N5
\u0|uart_0|the_soc_uart_0_regs|baud_divisor[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[10]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|uart_0|the_soc_uart_0_regs|divisor_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(10));

-- Location: LCCOMB_X21_Y10_N0
\u0|uart_0|the_soc_uart_0_regs|baud_divisor[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|baud_divisor[6]~feeder_combout\ = \u0|core0|cpu|d_writedata\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|d_writedata\(6),
	combout => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[6]~feeder_combout\);

-- Location: FF_X21_Y10_N1
\u0|uart_0|the_soc_uart_0_regs|baud_divisor[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[6]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|uart_0|the_soc_uart_0_regs|divisor_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(6));

-- Location: LCCOMB_X21_Y12_N26
\u0|uart_0|the_soc_uart_0_regs|baud_divisor[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|baud_divisor[1]~feeder_combout\ = \u0|core0|cpu|d_writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|d_writedata\(1),
	combout => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[1]~feeder_combout\);

-- Location: FF_X21_Y12_N27
\u0|uart_0|the_soc_uart_0_regs|baud_divisor[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[1]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|uart_0|the_soc_uart_0_regs|divisor_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(1));

-- Location: LCCOMB_X23_Y12_N0
\u0|uart_0|the_soc_uart_0_rx|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|Add0~0_combout\ = \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(0) $ (VCC)
-- \u0|uart_0|the_soc_uart_0_rx|Add0~1\ = CARRY(\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(0),
	datad => VCC,
	combout => \u0|uart_0|the_soc_uart_0_rx|Add0~0_combout\,
	cout => \u0|uart_0|the_soc_uart_0_rx|Add0~1\);

-- Location: LCCOMB_X22_Y12_N6
\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[0]~14_combout\ = (\u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\ & (\u0|uart_0|the_soc_uart_0_regs|baud_divisor\(1))) # (!\u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\ & 
-- ((\u0|uart_0|the_soc_uart_0_rx|Add0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(1),
	datab => \u0|uart_0|the_soc_uart_0_rx|Add0~0_combout\,
	datad => \u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\,
	combout => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[0]~14_combout\);

-- Location: LCCOMB_X22_Y12_N10
\u0|uart_0|the_soc_uart_0_regs|baud_divisor[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|baud_divisor[0]~0_combout\ = !\u0|core0|cpu|d_writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|d_writedata\(0),
	combout => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[0]~0_combout\);

-- Location: FF_X22_Y12_N11
\u0|uart_0|the_soc_uart_0_regs|baud_divisor[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[0]~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|uart_0|the_soc_uart_0_regs|divisor_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(0));

-- Location: LCCOMB_X22_Y12_N28
\u0|uart_0|the_soc_uart_0_regs|baud_divisor[0]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|baud_divisor[0]~_wirecell_combout\ = !\u0|uart_0|the_soc_uart_0_regs|baud_divisor\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(0),
	combout => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[0]~_wirecell_combout\);

-- Location: FF_X22_Y12_N7
\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[0]~14_combout\,
	asdata => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[0]~_wirecell_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|uart_0|the_soc_uart_0_rx|baud_clk_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(0));

-- Location: LCCOMB_X23_Y12_N2
\u0|uart_0|the_soc_uart_0_rx|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|Add0~2_combout\ = (\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(1) & (\u0|uart_0|the_soc_uart_0_rx|Add0~1\ & VCC)) # (!\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(1) & (!\u0|uart_0|the_soc_uart_0_rx|Add0~1\))
-- \u0|uart_0|the_soc_uart_0_rx|Add0~3\ = CARRY((!\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(1) & !\u0|uart_0|the_soc_uart_0_rx|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(1),
	datad => VCC,
	cin => \u0|uart_0|the_soc_uart_0_rx|Add0~1\,
	combout => \u0|uart_0|the_soc_uart_0_rx|Add0~2_combout\,
	cout => \u0|uart_0|the_soc_uart_0_rx|Add0~3\);

-- Location: LCCOMB_X16_Y12_N22
\u0|core0|cpu|d_writedata[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|d_writedata[2]~feeder_combout\ = \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	combout => \u0|core0|cpu|d_writedata[2]~feeder_combout\);

-- Location: FF_X16_Y12_N23
\u0|core0|cpu|d_writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|d_writedata[2]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|d_writedata\(2));

-- Location: LCCOMB_X21_Y12_N28
\u0|uart_0|the_soc_uart_0_regs|baud_divisor[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|baud_divisor[2]~feeder_combout\ = \u0|core0|cpu|d_writedata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|d_writedata\(2),
	combout => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[2]~feeder_combout\);

-- Location: FF_X21_Y12_N29
\u0|uart_0|the_soc_uart_0_regs|baud_divisor[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[2]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|uart_0|the_soc_uart_0_regs|divisor_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(2));

-- Location: LCCOMB_X21_Y12_N20
\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[1]~13_combout\ = (\u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\ & ((\u0|uart_0|the_soc_uart_0_regs|baud_divisor\(2)))) # (!\u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\ & 
-- (\u0|uart_0|the_soc_uart_0_rx|Add0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_rx|Add0~2_combout\,
	datab => \u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\,
	datad => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(2),
	combout => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[1]~13_combout\);

-- Location: FF_X21_Y12_N21
\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[1]~13_combout\,
	asdata => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|uart_0|the_soc_uart_0_rx|baud_clk_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(1));

-- Location: LCCOMB_X23_Y12_N4
\u0|uart_0|the_soc_uart_0_rx|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|Add0~4_combout\ = (\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(2) & ((GND) # (!\u0|uart_0|the_soc_uart_0_rx|Add0~3\))) # (!\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(2) & (\u0|uart_0|the_soc_uart_0_rx|Add0~3\ $ 
-- (GND)))
-- \u0|uart_0|the_soc_uart_0_rx|Add0~5\ = CARRY((\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(2)) # (!\u0|uart_0|the_soc_uart_0_rx|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(2),
	datad => VCC,
	cin => \u0|uart_0|the_soc_uart_0_rx|Add0~3\,
	combout => \u0|uart_0|the_soc_uart_0_rx|Add0~4_combout\,
	cout => \u0|uart_0|the_soc_uart_0_rx|Add0~5\);

-- Location: LCCOMB_X21_Y12_N8
\u0|uart_0|the_soc_uart_0_regs|baud_divisor[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|baud_divisor[3]~feeder_combout\ = \u0|core0|cpu|d_writedata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|d_writedata\(3),
	combout => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[3]~feeder_combout\);

-- Location: FF_X21_Y12_N9
\u0|uart_0|the_soc_uart_0_regs|baud_divisor[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[3]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|uart_0|the_soc_uart_0_regs|divisor_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(3));

-- Location: LCCOMB_X21_Y12_N6
\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[2]~12_combout\ = (\u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\ & ((\u0|uart_0|the_soc_uart_0_regs|baud_divisor\(3)))) # (!\u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\ & 
-- (\u0|uart_0|the_soc_uart_0_rx|Add0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_rx|Add0~4_combout\,
	datab => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(3),
	datad => \u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\,
	combout => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[2]~12_combout\);

-- Location: FF_X21_Y12_N7
\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[2]~12_combout\,
	asdata => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(2),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|uart_0|the_soc_uart_0_rx|baud_clk_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(2));

-- Location: LCCOMB_X23_Y12_N6
\u0|uart_0|the_soc_uart_0_rx|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|Add0~6_combout\ = (\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(3) & (\u0|uart_0|the_soc_uart_0_rx|Add0~5\ & VCC)) # (!\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(3) & (!\u0|uart_0|the_soc_uart_0_rx|Add0~5\))
-- \u0|uart_0|the_soc_uart_0_rx|Add0~7\ = CARRY((!\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(3) & !\u0|uart_0|the_soc_uart_0_rx|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(3),
	datad => VCC,
	cin => \u0|uart_0|the_soc_uart_0_rx|Add0~5\,
	combout => \u0|uart_0|the_soc_uart_0_rx|Add0~6_combout\,
	cout => \u0|uart_0|the_soc_uart_0_rx|Add0~7\);

-- Location: LCCOMB_X21_Y12_N14
\u0|uart_0|the_soc_uart_0_regs|baud_divisor[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|baud_divisor[4]~1_combout\ = !\u0|core0|cpu|d_writedata\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|d_writedata\(4),
	combout => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[4]~1_combout\);

-- Location: FF_X21_Y12_N15
\u0|uart_0|the_soc_uart_0_regs|baud_divisor[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[4]~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|uart_0|the_soc_uart_0_regs|divisor_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(4));

-- Location: LCCOMB_X21_Y12_N30
\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[3]~11_combout\ = (\u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\ & ((!\u0|uart_0|the_soc_uart_0_regs|baud_divisor\(4)))) # (!\u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\ & 
-- (\u0|uart_0|the_soc_uart_0_rx|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_rx|Add0~6_combout\,
	datab => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(4),
	datad => \u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\,
	combout => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[3]~11_combout\);

-- Location: FF_X21_Y12_N31
\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[3]~11_combout\,
	asdata => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(3),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|uart_0|the_soc_uart_0_rx|baud_clk_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(3));

-- Location: LCCOMB_X23_Y12_N8
\u0|uart_0|the_soc_uart_0_rx|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|Add0~8_combout\ = (\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(4) & ((GND) # (!\u0|uart_0|the_soc_uart_0_rx|Add0~7\))) # (!\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(4) & (\u0|uart_0|the_soc_uart_0_rx|Add0~7\ $ 
-- (GND)))
-- \u0|uart_0|the_soc_uart_0_rx|Add0~9\ = CARRY((\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(4)) # (!\u0|uart_0|the_soc_uart_0_rx|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(4),
	datad => VCC,
	cin => \u0|uart_0|the_soc_uart_0_rx|Add0~7\,
	combout => \u0|uart_0|the_soc_uart_0_rx|Add0~8_combout\,
	cout => \u0|uart_0|the_soc_uart_0_rx|Add0~9\);

-- Location: LCCOMB_X21_Y12_N2
\u0|uart_0|the_soc_uart_0_regs|baud_divisor[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|baud_divisor[5]~2_combout\ = !\u0|core0|cpu|d_writedata\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|d_writedata\(5),
	combout => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[5]~2_combout\);

-- Location: FF_X21_Y12_N3
\u0|uart_0|the_soc_uart_0_regs|baud_divisor[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[5]~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|uart_0|the_soc_uart_0_regs|divisor_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(5));

-- Location: LCCOMB_X22_Y12_N20
\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[4]~10_combout\ = (\u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\ & ((!\u0|uart_0|the_soc_uart_0_regs|baud_divisor\(5)))) # (!\u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\ & 
-- (\u0|uart_0|the_soc_uart_0_rx|Add0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\,
	datab => \u0|uart_0|the_soc_uart_0_rx|Add0~8_combout\,
	datad => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(5),
	combout => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[4]~10_combout\);

-- Location: LCCOMB_X22_Y12_N14
\u0|uart_0|the_soc_uart_0_regs|baud_divisor[4]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|baud_divisor[4]~_wirecell_combout\ = !\u0|uart_0|the_soc_uart_0_regs|baud_divisor\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(4),
	combout => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[4]~_wirecell_combout\);

-- Location: FF_X22_Y12_N21
\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[4]~10_combout\,
	asdata => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[4]~_wirecell_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|uart_0|the_soc_uart_0_rx|baud_clk_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(4));

-- Location: LCCOMB_X23_Y12_N10
\u0|uart_0|the_soc_uart_0_rx|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|Add0~10_combout\ = (\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(5) & (\u0|uart_0|the_soc_uart_0_rx|Add0~9\ & VCC)) # (!\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(5) & (!\u0|uart_0|the_soc_uart_0_rx|Add0~9\))
-- \u0|uart_0|the_soc_uart_0_rx|Add0~11\ = CARRY((!\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(5) & !\u0|uart_0|the_soc_uart_0_rx|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(5),
	datad => VCC,
	cin => \u0|uart_0|the_soc_uart_0_rx|Add0~9\,
	combout => \u0|uart_0|the_soc_uart_0_rx|Add0~10_combout\,
	cout => \u0|uart_0|the_soc_uart_0_rx|Add0~11\);

-- Location: LCCOMB_X22_Y12_N2
\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[5]~9_combout\ = (\u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\ & (\u0|uart_0|the_soc_uart_0_regs|baud_divisor\(6))) # (!\u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\ & 
-- ((\u0|uart_0|the_soc_uart_0_rx|Add0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(6),
	datab => \u0|uart_0|the_soc_uart_0_rx|Add0~10_combout\,
	datad => \u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\,
	combout => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[5]~9_combout\);

-- Location: LCCOMB_X22_Y12_N8
\u0|uart_0|the_soc_uart_0_regs|baud_divisor[5]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|baud_divisor[5]~_wirecell_combout\ = !\u0|uart_0|the_soc_uart_0_regs|baud_divisor\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(5),
	combout => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[5]~_wirecell_combout\);

-- Location: FF_X22_Y12_N3
\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[5]~9_combout\,
	asdata => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[5]~_wirecell_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|uart_0|the_soc_uart_0_rx|baud_clk_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(5));

-- Location: LCCOMB_X23_Y12_N12
\u0|uart_0|the_soc_uart_0_rx|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|Add0~12_combout\ = (\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(6) & ((GND) # (!\u0|uart_0|the_soc_uart_0_rx|Add0~11\))) # (!\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(6) & (\u0|uart_0|the_soc_uart_0_rx|Add0~11\ $ 
-- (GND)))
-- \u0|uart_0|the_soc_uart_0_rx|Add0~13\ = CARRY((\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(6)) # (!\u0|uart_0|the_soc_uart_0_rx|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(6),
	datad => VCC,
	cin => \u0|uart_0|the_soc_uart_0_rx|Add0~11\,
	combout => \u0|uart_0|the_soc_uart_0_rx|Add0~12_combout\,
	cout => \u0|uart_0|the_soc_uart_0_rx|Add0~13\);

-- Location: LCCOMB_X22_Y12_N12
\u0|uart_0|the_soc_uart_0_regs|baud_divisor[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|baud_divisor[7]~3_combout\ = !\u0|core0|cpu|d_writedata\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|d_writedata\(7),
	combout => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[7]~3_combout\);

-- Location: FF_X22_Y12_N13
\u0|uart_0|the_soc_uart_0_regs|baud_divisor[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[7]~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|uart_0|the_soc_uart_0_regs|divisor_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(7));

-- Location: LCCOMB_X22_Y12_N16
\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[6]~8_combout\ = (\u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\ & ((!\u0|uart_0|the_soc_uart_0_regs|baud_divisor\(7)))) # (!\u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\ & 
-- (\u0|uart_0|the_soc_uart_0_rx|Add0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\,
	datab => \u0|uart_0|the_soc_uart_0_rx|Add0~12_combout\,
	datad => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(7),
	combout => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[6]~8_combout\);

-- Location: FF_X22_Y12_N17
\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[6]~8_combout\,
	asdata => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(6),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|uart_0|the_soc_uart_0_rx|baud_clk_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(6));

-- Location: LCCOMB_X23_Y12_N14
\u0|uart_0|the_soc_uart_0_rx|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|Add0~14_combout\ = (\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(7) & (\u0|uart_0|the_soc_uart_0_rx|Add0~13\ & VCC)) # (!\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(7) & (!\u0|uart_0|the_soc_uart_0_rx|Add0~13\))
-- \u0|uart_0|the_soc_uart_0_rx|Add0~15\ = CARRY((!\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(7) & !\u0|uart_0|the_soc_uart_0_rx|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(7),
	datad => VCC,
	cin => \u0|uart_0|the_soc_uart_0_rx|Add0~13\,
	combout => \u0|uart_0|the_soc_uart_0_rx|Add0~14_combout\,
	cout => \u0|uart_0|the_soc_uart_0_rx|Add0~15\);

-- Location: LCCOMB_X24_Y12_N30
\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[7]~7_combout\ = (\u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\ & (\u0|uart_0|the_soc_uart_0_regs|baud_divisor\(8))) # (!\u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\ & 
-- ((\u0|uart_0|the_soc_uart_0_rx|Add0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(8),
	datab => \u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\,
	datad => \u0|uart_0|the_soc_uart_0_rx|Add0~14_combout\,
	combout => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[7]~7_combout\);

-- Location: LCCOMB_X22_Y12_N18
\u0|uart_0|the_soc_uart_0_regs|baud_divisor[7]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|baud_divisor[7]~_wirecell_combout\ = !\u0|uart_0|the_soc_uart_0_regs|baud_divisor\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(7),
	combout => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[7]~_wirecell_combout\);

-- Location: FF_X24_Y12_N31
\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[7]~7_combout\,
	asdata => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[7]~_wirecell_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|uart_0|the_soc_uart_0_rx|baud_clk_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(7));

-- Location: LCCOMB_X23_Y12_N16
\u0|uart_0|the_soc_uart_0_rx|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|Add0~16_combout\ = (\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(8) & ((GND) # (!\u0|uart_0|the_soc_uart_0_rx|Add0~15\))) # (!\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(8) & (\u0|uart_0|the_soc_uart_0_rx|Add0~15\ $ 
-- (GND)))
-- \u0|uart_0|the_soc_uart_0_rx|Add0~17\ = CARRY((\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(8)) # (!\u0|uart_0|the_soc_uart_0_rx|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(8),
	datad => VCC,
	cin => \u0|uart_0|the_soc_uart_0_rx|Add0~15\,
	combout => \u0|uart_0|the_soc_uart_0_rx|Add0~16_combout\,
	cout => \u0|uart_0|the_soc_uart_0_rx|Add0~17\);

-- Location: LCCOMB_X21_Y9_N10
\u0|uart_0|the_soc_uart_0_regs|baud_divisor[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|baud_divisor[9]~feeder_combout\ = \u0|core0|cpu|d_writedata\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|d_writedata\(9),
	combout => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[9]~feeder_combout\);

-- Location: FF_X21_Y9_N11
\u0|uart_0|the_soc_uart_0_regs|baud_divisor[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[9]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|uart_0|the_soc_uart_0_regs|divisor_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(9));

-- Location: LCCOMB_X24_Y12_N20
\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[8]~6_combout\ = (\u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\ & ((\u0|uart_0|the_soc_uart_0_regs|baud_divisor\(9)))) # (!\u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\ & 
-- (\u0|uart_0|the_soc_uart_0_rx|Add0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_rx|Add0~16_combout\,
	datab => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(9),
	datad => \u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\,
	combout => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[8]~6_combout\);

-- Location: FF_X24_Y12_N21
\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[8]~6_combout\,
	asdata => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(8),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|uart_0|the_soc_uart_0_rx|baud_clk_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(8));

-- Location: LCCOMB_X23_Y12_N18
\u0|uart_0|the_soc_uart_0_rx|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|Add0~18_combout\ = (\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(9) & (\u0|uart_0|the_soc_uart_0_rx|Add0~17\ & VCC)) # (!\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(9) & (!\u0|uart_0|the_soc_uart_0_rx|Add0~17\))
-- \u0|uart_0|the_soc_uart_0_rx|Add0~19\ = CARRY((!\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(9) & !\u0|uart_0|the_soc_uart_0_rx|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(9),
	datad => VCC,
	cin => \u0|uart_0|the_soc_uart_0_rx|Add0~17\,
	combout => \u0|uart_0|the_soc_uart_0_rx|Add0~18_combout\,
	cout => \u0|uart_0|the_soc_uart_0_rx|Add0~19\);

-- Location: LCCOMB_X24_Y12_N26
\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[9]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[9]~5_combout\ = (\u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\ & (\u0|uart_0|the_soc_uart_0_regs|baud_divisor\(10))) # (!\u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\ & 
-- ((\u0|uart_0|the_soc_uart_0_rx|Add0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\,
	datab => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(10),
	datad => \u0|uart_0|the_soc_uart_0_rx|Add0~18_combout\,
	combout => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[9]~5_combout\);

-- Location: FF_X24_Y12_N27
\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[9]~5_combout\,
	asdata => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(9),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|uart_0|the_soc_uart_0_rx|baud_clk_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(9));

-- Location: LCCOMB_X23_Y12_N20
\u0|uart_0|the_soc_uart_0_rx|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|Add0~20_combout\ = (\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(10) & ((GND) # (!\u0|uart_0|the_soc_uart_0_rx|Add0~19\))) # (!\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(10) & (\u0|uart_0|the_soc_uart_0_rx|Add0~19\ $ 
-- (GND)))
-- \u0|uart_0|the_soc_uart_0_rx|Add0~21\ = CARRY((\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(10)) # (!\u0|uart_0|the_soc_uart_0_rx|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(10),
	datad => VCC,
	cin => \u0|uart_0|the_soc_uart_0_rx|Add0~19\,
	combout => \u0|uart_0|the_soc_uart_0_rx|Add0~20_combout\,
	cout => \u0|uart_0|the_soc_uart_0_rx|Add0~21\);

-- Location: LCCOMB_X21_Y9_N6
\u0|uart_0|the_soc_uart_0_regs|baud_divisor[11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|baud_divisor[11]~4_combout\ = !\u0|core0|cpu|d_writedata\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|d_writedata\(11),
	combout => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[11]~4_combout\);

-- Location: FF_X21_Y9_N7
\u0|uart_0|the_soc_uart_0_regs|baud_divisor[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[11]~4_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|uart_0|the_soc_uart_0_regs|divisor_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(11));

-- Location: LCCOMB_X24_Y12_N16
\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[10]~4_combout\ = (\u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\ & ((!\u0|uart_0|the_soc_uart_0_regs|baud_divisor\(11)))) # (!\u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\ & 
-- (\u0|uart_0|the_soc_uart_0_rx|Add0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\,
	datab => \u0|uart_0|the_soc_uart_0_rx|Add0~20_combout\,
	datad => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(11),
	combout => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[10]~4_combout\);

-- Location: FF_X24_Y12_N17
\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[10]~4_combout\,
	asdata => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(10),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|uart_0|the_soc_uart_0_rx|baud_clk_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(10));

-- Location: LCCOMB_X23_Y12_N22
\u0|uart_0|the_soc_uart_0_rx|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|Add0~22_combout\ = (\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(11) & (\u0|uart_0|the_soc_uart_0_rx|Add0~21\ & VCC)) # (!\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(11) & (!\u0|uart_0|the_soc_uart_0_rx|Add0~21\))
-- \u0|uart_0|the_soc_uart_0_rx|Add0~23\ = CARRY((!\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(11) & !\u0|uart_0|the_soc_uart_0_rx|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(11),
	datad => VCC,
	cin => \u0|uart_0|the_soc_uart_0_rx|Add0~21\,
	combout => \u0|uart_0|the_soc_uart_0_rx|Add0~22_combout\,
	cout => \u0|uart_0|the_soc_uart_0_rx|Add0~23\);

-- Location: LCCOMB_X24_Y12_N4
\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[11]~3_combout\ = (\u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\ & (\u0|uart_0|the_soc_uart_0_regs|baud_divisor\(12))) # (!\u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\ & 
-- ((\u0|uart_0|the_soc_uart_0_rx|Add0~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(12),
	datab => \u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\,
	datad => \u0|uart_0|the_soc_uart_0_rx|Add0~22_combout\,
	combout => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[11]~3_combout\);

-- Location: LCCOMB_X24_Y12_N12
\u0|uart_0|the_soc_uart_0_regs|baud_divisor[11]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|baud_divisor[11]~_wirecell_combout\ = !\u0|uart_0|the_soc_uart_0_regs|baud_divisor\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(11),
	combout => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[11]~_wirecell_combout\);

-- Location: FF_X24_Y12_N5
\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[11]~3_combout\,
	asdata => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[11]~_wirecell_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|uart_0|the_soc_uart_0_rx|baud_clk_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(11));

-- Location: LCCOMB_X24_Y12_N10
\u0|uart_0|the_soc_uart_0_rx|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|Equal0~1_combout\ = (!\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(9) & (!\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(8) & (!\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(11) & 
-- !\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(9),
	datab => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(8),
	datac => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(11),
	datad => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(10),
	combout => \u0|uart_0|the_soc_uart_0_rx|Equal0~1_combout\);

-- Location: LCCOMB_X21_Y12_N12
\u0|uart_0|the_soc_uart_0_rx|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|Equal0~3_combout\ = (!\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(2) & (!\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(1) & (!\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(3) & 
-- !\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(2),
	datab => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(1),
	datac => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(3),
	datad => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(0),
	combout => \u0|uart_0|the_soc_uart_0_rx|Equal0~3_combout\);

-- Location: LCCOMB_X22_Y12_N26
\u0|uart_0|the_soc_uart_0_rx|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|Equal0~2_combout\ = (!\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(6) & (!\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(5) & (!\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(7) & 
-- !\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(6),
	datab => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(5),
	datac => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(7),
	datad => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(4),
	combout => \u0|uart_0|the_soc_uart_0_rx|Equal0~2_combout\);

-- Location: LCCOMB_X23_Y12_N24
\u0|uart_0|the_soc_uart_0_rx|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|Add0~24_combout\ = (\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(12) & ((GND) # (!\u0|uart_0|the_soc_uart_0_rx|Add0~23\))) # (!\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(12) & (\u0|uart_0|the_soc_uart_0_rx|Add0~23\ $ 
-- (GND)))
-- \u0|uart_0|the_soc_uart_0_rx|Add0~25\ = CARRY((\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(12)) # (!\u0|uart_0|the_soc_uart_0_rx|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(12),
	datad => VCC,
	cin => \u0|uart_0|the_soc_uart_0_rx|Add0~23\,
	combout => \u0|uart_0|the_soc_uart_0_rx|Add0~24_combout\,
	cout => \u0|uart_0|the_soc_uart_0_rx|Add0~25\);

-- Location: LCCOMB_X24_Y12_N0
\u0|uart_0|the_soc_uart_0_regs|baud_divisor[13]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|baud_divisor[13]~5_combout\ = !\u0|core0|cpu|d_writedata\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|d_writedata\(13),
	combout => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[13]~5_combout\);

-- Location: FF_X24_Y12_N1
\u0|uart_0|the_soc_uart_0_regs|baud_divisor[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[13]~5_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|uart_0|the_soc_uart_0_regs|divisor_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(13));

-- Location: LCCOMB_X24_Y12_N8
\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[12]~2_combout\ = (\u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\ & ((!\u0|uart_0|the_soc_uart_0_regs|baud_divisor\(13)))) # (!\u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\ & 
-- (\u0|uart_0|the_soc_uart_0_rx|Add0~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\,
	datab => \u0|uart_0|the_soc_uart_0_rx|Add0~24_combout\,
	datad => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(13),
	combout => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[12]~2_combout\);

-- Location: FF_X24_Y12_N9
\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[12]~2_combout\,
	asdata => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(12),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|uart_0|the_soc_uart_0_rx|baud_clk_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(12));

-- Location: LCCOMB_X23_Y12_N26
\u0|uart_0|the_soc_uart_0_rx|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|Add0~26_combout\ = (\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(13) & (\u0|uart_0|the_soc_uart_0_rx|Add0~25\ & VCC)) # (!\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(13) & (!\u0|uart_0|the_soc_uart_0_rx|Add0~25\))
-- \u0|uart_0|the_soc_uart_0_rx|Add0~27\ = CARRY((!\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(13) & !\u0|uart_0|the_soc_uart_0_rx|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(13),
	datad => VCC,
	cin => \u0|uart_0|the_soc_uart_0_rx|Add0~25\,
	combout => \u0|uart_0|the_soc_uart_0_rx|Add0~26_combout\,
	cout => \u0|uart_0|the_soc_uart_0_rx|Add0~27\);

-- Location: LCCOMB_X24_Y12_N22
\u0|uart_0|the_soc_uart_0_regs|baud_divisor[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|baud_divisor[14]~feeder_combout\ = \u0|core0|cpu|d_writedata\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|d_writedata\(14),
	combout => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[14]~feeder_combout\);

-- Location: FF_X24_Y12_N23
\u0|uart_0|the_soc_uart_0_regs|baud_divisor[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[14]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|uart_0|the_soc_uart_0_regs|divisor_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(14));

-- Location: LCCOMB_X24_Y12_N18
\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[13]~1_combout\ = (\u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\ & ((\u0|uart_0|the_soc_uart_0_regs|baud_divisor\(14)))) # (!\u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\ & 
-- (\u0|uart_0|the_soc_uart_0_rx|Add0~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_rx|Add0~26_combout\,
	datab => \u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\,
	datad => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(14),
	combout => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[13]~1_combout\);

-- Location: LCCOMB_X24_Y12_N14
\u0|uart_0|the_soc_uart_0_regs|baud_divisor[13]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|baud_divisor[13]~_wirecell_combout\ = !\u0|uart_0|the_soc_uart_0_regs|baud_divisor\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(13),
	combout => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[13]~_wirecell_combout\);

-- Location: FF_X24_Y12_N19
\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[13]~1_combout\,
	asdata => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[13]~_wirecell_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|uart_0|the_soc_uart_0_rx|baud_clk_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(13));

-- Location: LCCOMB_X23_Y12_N28
\u0|uart_0|the_soc_uart_0_rx|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|Add0~28_combout\ = (\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(14) & ((GND) # (!\u0|uart_0|the_soc_uart_0_rx|Add0~27\))) # (!\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(14) & (\u0|uart_0|the_soc_uart_0_rx|Add0~27\ $ 
-- (GND)))
-- \u0|uart_0|the_soc_uart_0_rx|Add0~29\ = CARRY((\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(14)) # (!\u0|uart_0|the_soc_uart_0_rx|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(14),
	datad => VCC,
	cin => \u0|uart_0|the_soc_uart_0_rx|Add0~27\,
	combout => \u0|uart_0|the_soc_uart_0_rx|Add0~28_combout\,
	cout => \u0|uart_0|the_soc_uart_0_rx|Add0~29\);

-- Location: LCCOMB_X25_Y13_N16
\u0|uart_0|the_soc_uart_0_regs|baud_divisor[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|baud_divisor[15]~feeder_combout\ = \u0|core0|cpu|d_writedata\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|d_writedata\(15),
	combout => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[15]~feeder_combout\);

-- Location: FF_X25_Y13_N17
\u0|uart_0|the_soc_uart_0_regs|baud_divisor[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[15]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|uart_0|the_soc_uart_0_regs|divisor_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(15));

-- Location: LCCOMB_X24_Y12_N6
\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[14]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[14]~0_combout\ = (\u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\ & ((\u0|uart_0|the_soc_uart_0_regs|baud_divisor\(15)))) # (!\u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\ & 
-- (\u0|uart_0|the_soc_uart_0_rx|Add0~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\,
	datab => \u0|uart_0|the_soc_uart_0_rx|Add0~28_combout\,
	datad => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(15),
	combout => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[14]~0_combout\);

-- Location: FF_X24_Y12_N7
\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[14]~0_combout\,
	asdata => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(14),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|uart_0|the_soc_uart_0_rx|baud_clk_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(14));

-- Location: LCCOMB_X23_Y12_N30
\u0|uart_0|the_soc_uart_0_rx|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|Add0~30_combout\ = \u0|uart_0|the_soc_uart_0_rx|Add0~29\ $ (!\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(15),
	cin => \u0|uart_0|the_soc_uart_0_rx|Add0~29\,
	combout => \u0|uart_0|the_soc_uart_0_rx|Add0~30_combout\);

-- Location: LCCOMB_X24_Y12_N28
\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter~15_combout\ = (!\u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\ & ((\u0|uart_0|the_soc_uart_0_rx|Equal0~4_combout\ & (\u0|uart_0|the_soc_uart_0_regs|baud_divisor\(15))) # 
-- (!\u0|uart_0|the_soc_uart_0_rx|Equal0~4_combout\ & ((\u0|uart_0|the_soc_uart_0_rx|Add0~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(15),
	datab => \u0|uart_0|the_soc_uart_0_rx|Add0~30_combout\,
	datac => \u0|uart_0|the_soc_uart_0_rx|rxd_edge~combout\,
	datad => \u0|uart_0|the_soc_uart_0_rx|Equal0~4_combout\,
	combout => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter~15_combout\);

-- Location: FF_X24_Y12_N29
\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter~15_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(15));

-- Location: LCCOMB_X24_Y12_N2
\u0|uart_0|the_soc_uart_0_rx|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|Equal0~0_combout\ = (!\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(14) & (!\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(13) & (!\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(12) & 
-- !\u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(14),
	datab => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(13),
	datac => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(12),
	datad => \u0|uart_0|the_soc_uart_0_rx|baud_rate_counter\(15),
	combout => \u0|uart_0|the_soc_uart_0_rx|Equal0~0_combout\);

-- Location: LCCOMB_X24_Y12_N24
\u0|uart_0|the_soc_uart_0_rx|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|Equal0~4_combout\ = (\u0|uart_0|the_soc_uart_0_rx|Equal0~1_combout\ & (\u0|uart_0|the_soc_uart_0_rx|Equal0~3_combout\ & (\u0|uart_0|the_soc_uart_0_rx|Equal0~2_combout\ & \u0|uart_0|the_soc_uart_0_rx|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_rx|Equal0~1_combout\,
	datab => \u0|uart_0|the_soc_uart_0_rx|Equal0~3_combout\,
	datac => \u0|uart_0|the_soc_uart_0_rx|Equal0~2_combout\,
	datad => \u0|uart_0|the_soc_uart_0_rx|Equal0~0_combout\,
	combout => \u0|uart_0|the_soc_uart_0_rx|Equal0~4_combout\);

-- Location: LCCOMB_X18_Y8_N6
\u0|uart_0|the_soc_uart_0_rx|baud_clk_en~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|baud_clk_en~2_combout\ = (\u0|uart_0|the_soc_uart_0_rx|Equal0~4_combout\ & (\u0|uart_0|the_soc_uart_0_rx|the_altera_std_synchronizer|dreg\(0) $ (!\u0|uart_0|the_soc_uart_0_rx|delayed_unxsync_rxdxx1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_rx|the_altera_std_synchronizer|dreg\(0),
	datac => \u0|uart_0|the_soc_uart_0_rx|Equal0~4_combout\,
	datad => \u0|uart_0|the_soc_uart_0_rx|delayed_unxsync_rxdxx1~q\,
	combout => \u0|uart_0|the_soc_uart_0_rx|baud_clk_en~2_combout\);

-- Location: FF_X18_Y8_N11
\u0|uart_0|the_soc_uart_0_rx|baud_clk_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|uart_0|the_soc_uart_0_rx|baud_clk_en~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_rx|baud_clk_en~q\);

-- Location: LCCOMB_X18_Y8_N10
\u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0_combout\ = (\u0|uart_0|the_soc_uart_0_rx|do_start_rx~q\) # ((\u0|uart_0|the_soc_uart_0_rx|baud_clk_en~q\ & 
-- \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|uart_0|the_soc_uart_0_rx|do_start_rx~q\,
	datac => \u0|uart_0|the_soc_uart_0_rx|baud_clk_en~q\,
	datad => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	combout => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0_combout\);

-- Location: FF_X18_Y8_N23
\u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1));

-- Location: LCCOMB_X18_Y8_N0
\u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~0_combout\ = (\u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1)) # (\u0|uart_0|the_soc_uart_0_rx|do_start_rx~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1),
	datad => \u0|uart_0|the_soc_uart_0_rx|do_start_rx~q\,
	combout => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~0_combout\);

-- Location: FF_X18_Y8_N1
\u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0));

-- Location: LCCOMB_X18_Y8_N24
\u0|uart_0|the_soc_uart_0_rx|always4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|always4~0_combout\ = (\u0|uart_0|the_soc_uart_0_rx|delayed_unxsync_rxdxx1~q\ & (!\u0|uart_0|the_soc_uart_0_rx|the_altera_std_synchronizer|dreg\(0) & 
-- !\u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|uart_0|the_soc_uart_0_rx|delayed_unxsync_rxdxx1~q\,
	datac => \u0|uart_0|the_soc_uart_0_rx|the_altera_std_synchronizer|dreg\(0),
	datad => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	combout => \u0|uart_0|the_soc_uart_0_rx|always4~0_combout\);

-- Location: FF_X18_Y8_N25
\u0|uart_0|the_soc_uart_0_rx|do_start_rx\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_rx|always4~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_rx|do_start_rx~q\);

-- Location: LCCOMB_X18_Y8_N2
\u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~1_combout\ = (\u0|uart_0|the_soc_uart_0_rx|the_altera_std_synchronizer|dreg\(0)) # (\u0|uart_0|the_soc_uart_0_rx|do_start_rx~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|uart_0|the_soc_uart_0_rx|the_altera_std_synchronizer|dreg\(0),
	datad => \u0|uart_0|the_soc_uart_0_rx|do_start_rx~q\,
	combout => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~1_combout\);

-- Location: FF_X18_Y8_N3
\u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9));

-- Location: LCCOMB_X18_Y8_N4
\u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~2_combout\ = (\u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9)) # (\u0|uart_0|the_soc_uart_0_rx|do_start_rx~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9),
	datad => \u0|uart_0|the_soc_uart_0_rx|do_start_rx~q\,
	combout => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~2_combout\);

-- Location: FF_X18_Y8_N5
\u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8));

-- Location: LCCOMB_X18_Y8_N14
\u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~3_combout\ = (\u0|uart_0|the_soc_uart_0_rx|do_start_rx~q\) # (\u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|uart_0|the_soc_uart_0_rx|do_start_rx~q\,
	datad => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8),
	combout => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~3_combout\);

-- Location: FF_X18_Y8_N15
\u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7));

-- Location: LCCOMB_X18_Y8_N26
\u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~4_combout\ = (\u0|uart_0|the_soc_uart_0_rx|do_start_rx~q\) # (\u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|uart_0|the_soc_uart_0_rx|do_start_rx~q\,
	datac => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7),
	combout => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~4_combout\);

-- Location: FF_X18_Y8_N27
\u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~4_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6));

-- Location: LCCOMB_X18_Y8_N12
\u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~5_combout\ = (\u0|uart_0|the_soc_uart_0_rx|do_start_rx~q\) # (\u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|uart_0|the_soc_uart_0_rx|do_start_rx~q\,
	datac => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6),
	combout => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~5_combout\);

-- Location: FF_X18_Y8_N13
\u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~5_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5));

-- Location: LCCOMB_X18_Y8_N30
\u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~6_combout\ = (\u0|uart_0|the_soc_uart_0_rx|do_start_rx~q\) # (\u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|uart_0|the_soc_uart_0_rx|do_start_rx~q\,
	datac => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5),
	combout => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~6_combout\);

-- Location: FF_X18_Y8_N31
\u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~6_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4));

-- Location: LCCOMB_X18_Y8_N16
\u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~7_combout\ = (\u0|uart_0|the_soc_uart_0_rx|do_start_rx~q\) # (\u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|uart_0|the_soc_uart_0_rx|do_start_rx~q\,
	datad => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4),
	combout => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~7_combout\);

-- Location: FF_X18_Y8_N17
\u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~7_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3));

-- Location: LCCOMB_X18_Y8_N20
\u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~8_combout\ = (\u0|uart_0|the_soc_uart_0_rx|do_start_rx~q\) # (\u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|uart_0|the_soc_uart_0_rx|do_start_rx~q\,
	datad => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3),
	combout => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~8_combout\);

-- Location: FF_X18_Y8_N21
\u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~8_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2));

-- Location: LCCOMB_X18_Y8_N8
\u0|uart_0|the_soc_uart_0_rx|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|WideOr0~0_combout\ = (\u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8)) # ((\u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7)) # 
-- ((\u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9)) # (\u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8),
	datab => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7),
	datac => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9),
	datad => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	combout => \u0|uart_0|the_soc_uart_0_rx|WideOr0~0_combout\);

-- Location: LCCOMB_X18_Y8_N18
\u0|uart_0|the_soc_uart_0_rx|WideOr0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|WideOr0~1_combout\ = (\u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6)) # ((\u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4)) # 
-- ((\u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5)) # (\u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6),
	datab => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4),
	datac => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5),
	datad => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3),
	combout => \u0|uart_0|the_soc_uart_0_rx|WideOr0~1_combout\);

-- Location: LCCOMB_X17_Y8_N2
\u0|uart_0|the_soc_uart_0_rx|WideOr0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|WideOr0~2_combout\ = (\u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2)) # ((\u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1)) # 
-- ((\u0|uart_0|the_soc_uart_0_rx|WideOr0~0_combout\) # (\u0|uart_0|the_soc_uart_0_rx|WideOr0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2),
	datab => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1),
	datac => \u0|uart_0|the_soc_uart_0_rx|WideOr0~0_combout\,
	datad => \u0|uart_0|the_soc_uart_0_rx|WideOr0~1_combout\,
	combout => \u0|uart_0|the_soc_uart_0_rx|WideOr0~2_combout\);

-- Location: FF_X18_Y10_N25
\u0|uart_0|the_soc_uart_0_rx|delayed_unxrx_in_processxx3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_rx|delayed_unxrx_in_processxx3~q\);

-- Location: LCCOMB_X18_Y10_N26
\u0|uart_0|the_soc_uart_0_rx|got_new_char\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|got_new_char~combout\ = (\u0|uart_0|the_soc_uart_0_rx|delayed_unxrx_in_processxx3~q\ & !\u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_rx|delayed_unxrx_in_processxx3~q\,
	datac => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	combout => \u0|uart_0|the_soc_uart_0_rx|got_new_char~combout\);

-- Location: LCCOMB_X17_Y8_N4
\u0|uart_0|the_soc_uart_0_rx|framing_error~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|framing_error~0_combout\ = (\u0|uart_0|the_soc_uart_0_rx|framing_error~q\) # ((\u0|uart_0|the_soc_uart_0_rx|WideOr0~2_combout\ & (\u0|uart_0|the_soc_uart_0_rx|got_new_char~combout\ & 
-- !\u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_rx|WideOr0~2_combout\,
	datab => \u0|uart_0|the_soc_uart_0_rx|got_new_char~combout\,
	datac => \u0|uart_0|the_soc_uart_0_rx|framing_error~q\,
	datad => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9),
	combout => \u0|uart_0|the_soc_uart_0_rx|framing_error~0_combout\);

-- Location: LCCOMB_X18_Y11_N10
\u0|uart_0|the_soc_uart_0_rx|framing_error~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|framing_error~1_combout\ = (\u0|uart_0|the_soc_uart_0_rx|framing_error~0_combout\ & (((!\u0|uart_0|the_soc_uart_0_regs|divisor_wr_strobe~0_combout\) # 
-- (!\u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg~0_combout\)) # (!\u0|uart_0|the_soc_uart_0_regs|Equal2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|Equal2~3_combout\,
	datab => \u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg~0_combout\,
	datac => \u0|uart_0|the_soc_uart_0_rx|framing_error~0_combout\,
	datad => \u0|uart_0|the_soc_uart_0_regs|divisor_wr_strobe~0_combout\,
	combout => \u0|uart_0|the_soc_uart_0_rx|framing_error~1_combout\);

-- Location: FF_X18_Y11_N11
\u0|uart_0|the_soc_uart_0_rx|framing_error\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_rx|framing_error~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_rx|framing_error~q\);

-- Location: LCCOMB_X18_Y11_N14
\u0|uart_0|the_soc_uart_0_regs|status_wr_strobe\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|status_wr_strobe~combout\ = (!\u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|router|Equal3~0_combout\ & (\u0|uart_0|the_soc_uart_0_regs|Equal2~3_combout\ & 
-- \u0|uart_0|the_soc_uart_0_regs|divisor_wr_strobe~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used\(1),
	datab => \u0|mm_interconnect_0|router|Equal3~0_combout\,
	datac => \u0|uart_0|the_soc_uart_0_regs|Equal2~3_combout\,
	datad => \u0|uart_0|the_soc_uart_0_regs|divisor_wr_strobe~0_combout\,
	combout => \u0|uart_0|the_soc_uart_0_regs|status_wr_strobe~combout\);

-- Location: LCCOMB_X18_Y12_N18
\u0|uart_0|the_soc_uart_0_regs|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\ = (!\u0|core0|cpu|W_alu_result\(4) & (\u0|core0|cpu|W_alu_result\(2) & !\u0|core0|cpu|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(4),
	datac => \u0|core0|cpu|W_alu_result\(2),
	datad => \u0|core0|cpu|W_alu_result\(3),
	combout => \u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\);

-- Location: LCCOMB_X18_Y11_N20
\u0|uart_0|the_soc_uart_0_tx|tx_wr_strobe_onset~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_tx|tx_wr_strobe_onset~0_combout\ = (!\u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used\(1) & (\u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\ & (\u0|mm_interconnect_0|router|Equal3~0_combout\ & 
-- \u0|uart_0|the_soc_uart_0_regs|divisor_wr_strobe~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used\(1),
	datab => \u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\,
	datac => \u0|mm_interconnect_0|router|Equal3~0_combout\,
	datad => \u0|uart_0|the_soc_uart_0_regs|divisor_wr_strobe~0_combout\,
	combout => \u0|uart_0|the_soc_uart_0_tx|tx_wr_strobe_onset~0_combout\);

-- Location: LCCOMB_X18_Y10_N6
\u0|mm_interconnect_0|uart_0_s1_translator|end_begintransfer~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|uart_0_s1_translator|end_begintransfer~0_combout\ = (\u0|mm_interconnect_0|uart_0_s1_translator|uav_waitrequest~0_combout\ & ((\u0|mm_interconnect_0|uart_0_s1_translator|end_begintransfer~q\) # 
-- (\u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|uart_0_s1_translator|uav_waitrequest~0_combout\,
	datac => \u0|mm_interconnect_0|uart_0_s1_translator|end_begintransfer~q\,
	datad => \u0|mm_interconnect_0|uart_0_s1_translator|wait_latency_counter~2_combout\,
	combout => \u0|mm_interconnect_0|uart_0_s1_translator|end_begintransfer~0_combout\);

-- Location: FF_X18_Y10_N7
\u0|mm_interconnect_0|uart_0_s1_translator|end_begintransfer\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|uart_0_s1_translator|end_begintransfer~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|uart_0_s1_translator|end_begintransfer~q\);

-- Location: FF_X18_Y6_N13
\u0|uart_0|the_soc_uart_0_regs|tx_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|d_writedata\(0),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|uart_0|the_soc_uart_0_tx|tx_wr_strobe_onset~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|tx_data\(0));

-- Location: LCCOMB_X18_Y6_N10
\u0|uart_0|the_soc_uart_0_regs|tx_data[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|tx_data[1]~feeder_combout\ = \u0|core0|cpu|d_writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|d_writedata\(1),
	combout => \u0|uart_0|the_soc_uart_0_regs|tx_data[1]~feeder_combout\);

-- Location: FF_X18_Y6_N11
\u0|uart_0|the_soc_uart_0_regs|tx_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_regs|tx_data[1]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|uart_0|the_soc_uart_0_tx|tx_wr_strobe_onset~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|tx_data\(1));

-- Location: LCCOMB_X18_Y6_N16
\u0|uart_0|the_soc_uart_0_regs|tx_data[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|tx_data[2]~feeder_combout\ = \u0|core0|cpu|d_writedata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|d_writedata\(2),
	combout => \u0|uart_0|the_soc_uart_0_regs|tx_data[2]~feeder_combout\);

-- Location: FF_X18_Y6_N17
\u0|uart_0|the_soc_uart_0_regs|tx_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_regs|tx_data[2]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|uart_0|the_soc_uart_0_tx|tx_wr_strobe_onset~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|tx_data\(2));

-- Location: LCCOMB_X18_Y6_N2
\u0|uart_0|the_soc_uart_0_regs|tx_data[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|tx_data[6]~feeder_combout\ = \u0|core0|cpu|d_writedata\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|d_writedata\(6),
	combout => \u0|uart_0|the_soc_uart_0_regs|tx_data[6]~feeder_combout\);

-- Location: FF_X18_Y6_N3
\u0|uart_0|the_soc_uart_0_regs|tx_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_regs|tx_data[6]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|uart_0|the_soc_uart_0_tx|tx_wr_strobe_onset~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|tx_data\(6));

-- Location: LCCOMB_X22_Y8_N0
\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[0]~16_combout\ = \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(0) $ (VCC)
-- \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[0]~17\ = CARRY(\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(0),
	datad => VCC,
	combout => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[0]~16_combout\,
	cout => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[0]~17\);

-- Location: LCCOMB_X21_Y8_N6
\u0|uart_0|the_soc_uart_0_tx|always4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_tx|always4~0_combout\ = (\u0|uart_0|the_soc_uart_0_tx|Equal0~4_combout\) # (\u0|uart_0|the_soc_uart_0_tx|do_load_shifter~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|uart_0|the_soc_uart_0_tx|Equal0~4_combout\,
	datad => \u0|uart_0|the_soc_uart_0_tx|do_load_shifter~q\,
	combout => \u0|uart_0|the_soc_uart_0_tx|always4~0_combout\);

-- Location: FF_X22_Y8_N1
\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[0]~16_combout\,
	asdata => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[0]~_wirecell_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|uart_0|the_soc_uart_0_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(0));

-- Location: LCCOMB_X22_Y8_N2
\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[1]~18_combout\ = (\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(1) & (\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[0]~17\ & VCC)) # (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(1) & 
-- (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[0]~17\))
-- \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[1]~19\ = CARRY((!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(1) & !\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[0]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(1),
	datad => VCC,
	cin => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[0]~17\,
	combout => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[1]~18_combout\,
	cout => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[1]~19\);

-- Location: FF_X22_Y8_N3
\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[1]~18_combout\,
	asdata => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|uart_0|the_soc_uart_0_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(1));

-- Location: LCCOMB_X22_Y8_N4
\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[2]~20_combout\ = (\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(2) & ((GND) # (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[1]~19\))) # (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(2) & 
-- (\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[1]~19\ $ (GND)))
-- \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[2]~21\ = CARRY((\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(2)) # (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(2),
	datad => VCC,
	cin => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[1]~19\,
	combout => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[2]~20_combout\,
	cout => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[2]~21\);

-- Location: FF_X22_Y8_N5
\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[2]~20_combout\,
	asdata => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(2),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|uart_0|the_soc_uart_0_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(2));

-- Location: LCCOMB_X22_Y8_N6
\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[3]~22_combout\ = (\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(3) & (\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[2]~21\ & VCC)) # (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(3) & 
-- (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[2]~21\))
-- \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[3]~23\ = CARRY((!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(3) & !\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[2]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(3),
	datad => VCC,
	cin => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[2]~21\,
	combout => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[3]~22_combout\,
	cout => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[3]~23\);

-- Location: FF_X22_Y8_N7
\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[3]~22_combout\,
	asdata => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(3),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|uart_0|the_soc_uart_0_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(3));

-- Location: LCCOMB_X22_Y8_N8
\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[4]~24_combout\ = (\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(4) & ((GND) # (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[3]~23\))) # (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(4) & 
-- (\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[3]~23\ $ (GND)))
-- \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[4]~25\ = CARRY((\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(4)) # (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(4),
	datad => VCC,
	cin => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[3]~23\,
	combout => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[4]~24_combout\,
	cout => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[4]~25\);

-- Location: FF_X22_Y8_N9
\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[4]~24_combout\,
	asdata => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[4]~_wirecell_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|uart_0|the_soc_uart_0_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(4));

-- Location: LCCOMB_X22_Y8_N10
\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[5]~26_combout\ = (\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(5) & (\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[4]~25\ & VCC)) # (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(5) & 
-- (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[4]~25\))
-- \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[5]~27\ = CARRY((!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(5) & !\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[4]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(5),
	datad => VCC,
	cin => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[4]~25\,
	combout => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[5]~26_combout\,
	cout => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[5]~27\);

-- Location: FF_X22_Y8_N11
\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[5]~26_combout\,
	asdata => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[5]~_wirecell_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|uart_0|the_soc_uart_0_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(5));

-- Location: LCCOMB_X22_Y8_N12
\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[6]~28_combout\ = (\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(6) & ((GND) # (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[5]~27\))) # (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(6) & 
-- (\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[5]~27\ $ (GND)))
-- \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[6]~29\ = CARRY((\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(6)) # (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(6),
	datad => VCC,
	cin => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[5]~27\,
	combout => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[6]~28_combout\,
	cout => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[6]~29\);

-- Location: FF_X22_Y8_N13
\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[6]~28_combout\,
	asdata => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(6),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|uart_0|the_soc_uart_0_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(6));

-- Location: LCCOMB_X22_Y8_N14
\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[7]~30_combout\ = (\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(7) & (\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[6]~29\ & VCC)) # (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(7) & 
-- (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[6]~29\))
-- \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[7]~31\ = CARRY((!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(7) & !\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[6]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(7),
	datad => VCC,
	cin => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[6]~29\,
	combout => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[7]~30_combout\,
	cout => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[7]~31\);

-- Location: FF_X22_Y8_N15
\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[7]~30_combout\,
	asdata => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[7]~_wirecell_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|uart_0|the_soc_uart_0_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(7));

-- Location: LCCOMB_X22_Y9_N20
\u0|uart_0|the_soc_uart_0_tx|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_tx|Equal0~1_combout\ = (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(5) & (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(4) & (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(7) & 
-- !\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(5),
	datab => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(4),
	datac => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(7),
	datad => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(6),
	combout => \u0|uart_0|the_soc_uart_0_tx|Equal0~1_combout\);

-- Location: LCCOMB_X22_Y8_N16
\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[8]~32_combout\ = (\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(8) & ((GND) # (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[7]~31\))) # (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(8) & 
-- (\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[7]~31\ $ (GND)))
-- \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[8]~33\ = CARRY((\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(8)) # (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(8),
	datad => VCC,
	cin => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[7]~31\,
	combout => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[8]~32_combout\,
	cout => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[8]~33\);

-- Location: FF_X22_Y8_N17
\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[8]~32_combout\,
	asdata => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(8),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|uart_0|the_soc_uart_0_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(8));

-- Location: LCCOMB_X22_Y8_N18
\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[9]~34_combout\ = (\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(9) & (\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[8]~33\ & VCC)) # (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(9) & 
-- (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[8]~33\))
-- \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[9]~35\ = CARRY((!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(9) & !\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[8]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(9),
	datad => VCC,
	cin => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[8]~33\,
	combout => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[9]~34_combout\,
	cout => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[9]~35\);

-- Location: FF_X22_Y8_N19
\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[9]~34_combout\,
	asdata => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(9),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|uart_0|the_soc_uart_0_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(9));

-- Location: LCCOMB_X22_Y8_N20
\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[10]~36_combout\ = (\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(10) & ((GND) # (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[9]~35\))) # (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(10) & 
-- (\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[9]~35\ $ (GND)))
-- \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[10]~37\ = CARRY((\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(10)) # (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(10),
	datad => VCC,
	cin => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[9]~35\,
	combout => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[10]~36_combout\,
	cout => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[10]~37\);

-- Location: FF_X22_Y8_N21
\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[10]~36_combout\,
	asdata => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(10),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|uart_0|the_soc_uart_0_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(10));

-- Location: LCCOMB_X22_Y8_N22
\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[11]~38_combout\ = (\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(11) & (\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[10]~37\ & VCC)) # (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(11) & 
-- (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[10]~37\))
-- \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[11]~39\ = CARRY((!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(11) & !\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[10]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(11),
	datad => VCC,
	cin => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[10]~37\,
	combout => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[11]~38_combout\,
	cout => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[11]~39\);

-- Location: FF_X22_Y8_N23
\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[11]~38_combout\,
	asdata => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[11]~_wirecell_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|uart_0|the_soc_uart_0_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(11));

-- Location: LCCOMB_X21_Y8_N18
\u0|uart_0|the_soc_uart_0_tx|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_tx|Equal0~2_combout\ = (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(11) & (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(9) & (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(10) & 
-- !\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(11),
	datab => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(9),
	datac => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(10),
	datad => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(8),
	combout => \u0|uart_0|the_soc_uart_0_tx|Equal0~2_combout\);

-- Location: LCCOMB_X22_Y8_N24
\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[12]~40_combout\ = (\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(12) & ((GND) # (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[11]~39\))) # (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(12) & 
-- (\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[11]~39\ $ (GND)))
-- \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[12]~41\ = CARRY((\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(12)) # (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(12),
	datad => VCC,
	cin => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[11]~39\,
	combout => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[12]~40_combout\,
	cout => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[12]~41\);

-- Location: FF_X22_Y8_N25
\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[12]~40_combout\,
	asdata => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(12),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|uart_0|the_soc_uart_0_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(12));

-- Location: LCCOMB_X22_Y8_N26
\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[13]~42_combout\ = (\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(13) & (\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[12]~41\ & VCC)) # (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(13) & 
-- (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[12]~41\))
-- \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[13]~43\ = CARRY((!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(13) & !\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[12]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(13),
	datad => VCC,
	cin => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[12]~41\,
	combout => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[13]~42_combout\,
	cout => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[13]~43\);

-- Location: FF_X22_Y8_N27
\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[13]~42_combout\,
	asdata => \u0|uart_0|the_soc_uart_0_regs|baud_divisor[13]~_wirecell_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|uart_0|the_soc_uart_0_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(13));

-- Location: LCCOMB_X22_Y8_N28
\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[14]~44_combout\ = (\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(14) & ((GND) # (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[13]~43\))) # (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(14) & 
-- (\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[13]~43\ $ (GND)))
-- \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[14]~45\ = CARRY((\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(14)) # (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[13]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(14),
	datad => VCC,
	cin => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[13]~43\,
	combout => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[14]~44_combout\,
	cout => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[14]~45\);

-- Location: FF_X22_Y8_N29
\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[14]~44_combout\,
	asdata => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(14),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|uart_0|the_soc_uart_0_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(14));

-- Location: LCCOMB_X22_Y8_N30
\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[15]~46_combout\ = \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(15) $ (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[14]~45\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(15),
	cin => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[14]~45\,
	combout => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[15]~46_combout\);

-- Location: FF_X22_Y8_N31
\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter[15]~46_combout\,
	asdata => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(15),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|uart_0|the_soc_uart_0_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(15));

-- Location: LCCOMB_X22_Y9_N30
\u0|uart_0|the_soc_uart_0_tx|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_tx|Equal0~3_combout\ = (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(14) & (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(12) & (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(13) & 
-- !\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(14),
	datab => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(12),
	datac => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(13),
	datad => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(15),
	combout => \u0|uart_0|the_soc_uart_0_tx|Equal0~3_combout\);

-- Location: LCCOMB_X21_Y8_N24
\u0|uart_0|the_soc_uart_0_tx|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_tx|Equal0~0_combout\ = (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(3) & (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(2) & (!\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(0) & 
-- !\u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(3),
	datab => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(2),
	datac => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(0),
	datad => \u0|uart_0|the_soc_uart_0_tx|baud_rate_counter\(1),
	combout => \u0|uart_0|the_soc_uart_0_tx|Equal0~0_combout\);

-- Location: LCCOMB_X21_Y8_N26
\u0|uart_0|the_soc_uart_0_tx|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_tx|Equal0~4_combout\ = (\u0|uart_0|the_soc_uart_0_tx|Equal0~1_combout\ & (\u0|uart_0|the_soc_uart_0_tx|Equal0~2_combout\ & (\u0|uart_0|the_soc_uart_0_tx|Equal0~3_combout\ & \u0|uart_0|the_soc_uart_0_tx|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_tx|Equal0~1_combout\,
	datab => \u0|uart_0|the_soc_uart_0_tx|Equal0~2_combout\,
	datac => \u0|uart_0|the_soc_uart_0_tx|Equal0~3_combout\,
	datad => \u0|uart_0|the_soc_uart_0_tx|Equal0~0_combout\,
	combout => \u0|uart_0|the_soc_uart_0_tx|Equal0~4_combout\);

-- Location: FF_X21_Y8_N27
\u0|uart_0|the_soc_uart_0_tx|baud_clk_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_tx|Equal0~4_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_tx|baud_clk_en~q\);

-- Location: LCCOMB_X21_Y8_N22
\u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3_combout\ = (\u0|uart_0|the_soc_uart_0_tx|do_load_shifter~q\) # ((!\u0|uart_0|the_soc_uart_0_tx|baud_clk_en~q\ & 
-- \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_tx|baud_clk_en~q\,
	datac => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9),
	datad => \u0|uart_0|the_soc_uart_0_tx|do_load_shifter~q\,
	combout => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3_combout\);

-- Location: FF_X21_Y8_N23
\u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9));

-- Location: LCCOMB_X18_Y6_N24
\u0|uart_0|the_soc_uart_0_regs|tx_data[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|tx_data[7]~feeder_combout\ = \u0|core0|cpu|d_writedata\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|d_writedata\(7),
	combout => \u0|uart_0|the_soc_uart_0_regs|tx_data[7]~feeder_combout\);

-- Location: FF_X18_Y6_N25
\u0|uart_0|the_soc_uart_0_regs|tx_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_regs|tx_data[7]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|uart_0|the_soc_uart_0_tx|tx_wr_strobe_onset~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|tx_data\(7));

-- Location: LCCOMB_X19_Y8_N8
\u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4_combout\ = (\u0|uart_0|the_soc_uart_0_tx|do_load_shifter~q\ & ((\u0|uart_0|the_soc_uart_0_regs|tx_data\(7)))) # (!\u0|uart_0|the_soc_uart_0_tx|do_load_shifter~q\ 
-- & (\u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9),
	datab => \u0|uart_0|the_soc_uart_0_regs|tx_data\(7),
	datad => \u0|uart_0|the_soc_uart_0_tx|do_load_shifter~q\,
	combout => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4_combout\);

-- Location: LCCOMB_X21_Y8_N10
\u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~1_combout\ = (\u0|uart_0|the_soc_uart_0_tx|do_load_shifter~q\) # ((\u0|uart_0|the_soc_uart_0_tx|WideOr0~combout\ & \u0|uart_0|the_soc_uart_0_tx|baud_clk_en~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|uart_0|the_soc_uart_0_tx|WideOr0~combout\,
	datac => \u0|uart_0|the_soc_uart_0_tx|baud_clk_en~q\,
	datad => \u0|uart_0|the_soc_uart_0_tx|do_load_shifter~q\,
	combout => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~1_combout\);

-- Location: FF_X19_Y8_N9
\u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(8));

-- Location: LCCOMB_X19_Y8_N10
\u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5_combout\ = (\u0|uart_0|the_soc_uart_0_tx|do_load_shifter~q\ & (\u0|uart_0|the_soc_uart_0_regs|tx_data\(6))) # (!\u0|uart_0|the_soc_uart_0_tx|do_load_shifter~q\ & 
-- ((\u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|tx_data\(6),
	datac => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(8),
	datad => \u0|uart_0|the_soc_uart_0_tx|do_load_shifter~q\,
	combout => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5_combout\);

-- Location: FF_X19_Y8_N11
\u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(7));

-- Location: LCCOMB_X18_Y6_N20
\u0|uart_0|the_soc_uart_0_regs|tx_data[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|tx_data[5]~feeder_combout\ = \u0|core0|cpu|d_writedata\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|d_writedata\(5),
	combout => \u0|uart_0|the_soc_uart_0_regs|tx_data[5]~feeder_combout\);

-- Location: FF_X18_Y6_N21
\u0|uart_0|the_soc_uart_0_regs|tx_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_regs|tx_data[5]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|uart_0|the_soc_uart_0_tx|tx_wr_strobe_onset~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|tx_data\(5));

-- Location: LCCOMB_X19_Y8_N20
\u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6_combout\ = (\u0|uart_0|the_soc_uart_0_tx|do_load_shifter~q\ & ((\u0|uart_0|the_soc_uart_0_regs|tx_data\(5)))) # (!\u0|uart_0|the_soc_uart_0_tx|do_load_shifter~q\ 
-- & (\u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(7),
	datab => \u0|uart_0|the_soc_uart_0_regs|tx_data\(5),
	datad => \u0|uart_0|the_soc_uart_0_tx|do_load_shifter~q\,
	combout => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6_combout\);

-- Location: FF_X19_Y8_N21
\u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(6));

-- Location: FF_X21_Y8_N31
\u0|uart_0|the_soc_uart_0_regs|tx_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|d_writedata\(4),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|uart_0|the_soc_uart_0_tx|tx_wr_strobe_onset~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|tx_data\(4));

-- Location: LCCOMB_X19_Y8_N0
\u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7_combout\ = (\u0|uart_0|the_soc_uart_0_tx|do_load_shifter~q\ & ((\u0|uart_0|the_soc_uart_0_regs|tx_data\(4)))) # (!\u0|uart_0|the_soc_uart_0_tx|do_load_shifter~q\ 
-- & (\u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_tx|do_load_shifter~q\,
	datab => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(6),
	datad => \u0|uart_0|the_soc_uart_0_regs|tx_data\(4),
	combout => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7_combout\);

-- Location: FF_X19_Y8_N1
\u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(5));

-- Location: LCCOMB_X18_Y6_N22
\u0|uart_0|the_soc_uart_0_regs|tx_data[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|tx_data[3]~feeder_combout\ = \u0|core0|cpu|d_writedata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|d_writedata\(3),
	combout => \u0|uart_0|the_soc_uart_0_regs|tx_data[3]~feeder_combout\);

-- Location: FF_X18_Y6_N23
\u0|uart_0|the_soc_uart_0_regs|tx_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_regs|tx_data[3]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|uart_0|the_soc_uart_0_tx|tx_wr_strobe_onset~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|tx_data\(3));

-- Location: LCCOMB_X19_Y8_N2
\u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8_combout\ = (\u0|uart_0|the_soc_uart_0_tx|do_load_shifter~q\ & ((\u0|uart_0|the_soc_uart_0_regs|tx_data\(3)))) # (!\u0|uart_0|the_soc_uart_0_tx|do_load_shifter~q\ 
-- & (\u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(5),
	datac => \u0|uart_0|the_soc_uart_0_regs|tx_data\(3),
	datad => \u0|uart_0|the_soc_uart_0_tx|do_load_shifter~q\,
	combout => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8_combout\);

-- Location: FF_X19_Y8_N3
\u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(4));

-- Location: LCCOMB_X19_Y8_N28
\u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9_combout\ = (\u0|uart_0|the_soc_uart_0_tx|do_load_shifter~q\ & (\u0|uart_0|the_soc_uart_0_regs|tx_data\(2))) # (!\u0|uart_0|the_soc_uart_0_tx|do_load_shifter~q\ & 
-- ((\u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_tx|do_load_shifter~q\,
	datab => \u0|uart_0|the_soc_uart_0_regs|tx_data\(2),
	datad => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(4),
	combout => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9_combout\);

-- Location: FF_X19_Y8_N29
\u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(3));

-- Location: LCCOMB_X19_Y8_N30
\u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10_combout\ = (\u0|uart_0|the_soc_uart_0_tx|do_load_shifter~q\ & (\u0|uart_0|the_soc_uart_0_regs|tx_data\(1))) # (!\u0|uart_0|the_soc_uart_0_tx|do_load_shifter~q\ & 
-- ((\u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|tx_data\(1),
	datab => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(3),
	datad => \u0|uart_0|the_soc_uart_0_tx|do_load_shifter~q\,
	combout => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10_combout\);

-- Location: FF_X19_Y8_N31
\u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(2));

-- Location: LCCOMB_X19_Y8_N18
\u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11_combout\ = (\u0|uart_0|the_soc_uart_0_tx|do_load_shifter~q\ & (\u0|uart_0|the_soc_uart_0_regs|tx_data\(0))) # (!\u0|uart_0|the_soc_uart_0_tx|do_load_shifter~q\ & 
-- ((\u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|tx_data\(0),
	datac => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(2),
	datad => \u0|uart_0|the_soc_uart_0_tx|do_load_shifter~q\,
	combout => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11_combout\);

-- Location: FF_X19_Y8_N19
\u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1));

-- Location: LCCOMB_X19_Y8_N16
\u0|uart_0|the_soc_uart_0_tx|pre_txd~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_tx|pre_txd~1_combout\ = (!\u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(5) & (!\u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(4) & 
-- (!\u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(2) & !\u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(5),
	datab => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(4),
	datac => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(2),
	datad => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(3),
	combout => \u0|uart_0|the_soc_uart_0_tx|pre_txd~1_combout\);

-- Location: LCCOMB_X19_Y8_N14
\u0|uart_0|the_soc_uart_0_tx|pre_txd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_tx|pre_txd~0_combout\ = (!\u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(7) & (!\u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(6) & 
-- (!\u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(8) & !\u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(7),
	datab => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(6),
	datac => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(8),
	datad => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9),
	combout => \u0|uart_0|the_soc_uart_0_tx|pre_txd~0_combout\);

-- Location: LCCOMB_X21_Y8_N30
\u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0_combout\ = (\u0|uart_0|the_soc_uart_0_tx|baud_clk_en~q\ & (\u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1) & 
-- !\u0|uart_0|the_soc_uart_0_tx|do_load_shifter~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_tx|baud_clk_en~q\,
	datab => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1),
	datad => \u0|uart_0|the_soc_uart_0_tx|do_load_shifter~q\,
	combout => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0_combout\);

-- Location: LCCOMB_X21_Y8_N28
\u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2_combout\ = (\u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0_combout\) # 
-- ((\u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0) & !\u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0_combout\,
	datac => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0),
	datad => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~1_combout\,
	combout => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2_combout\);

-- Location: FF_X21_Y8_N29
\u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0));

-- Location: LCCOMB_X21_Y8_N0
\u0|uart_0|the_soc_uart_0_tx|WideOr0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_tx|WideOr0~combout\ = (\u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1)) # (((\u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0)) # 
-- (!\u0|uart_0|the_soc_uart_0_tx|pre_txd~0_combout\)) # (!\u0|uart_0|the_soc_uart_0_tx|pre_txd~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1),
	datab => \u0|uart_0|the_soc_uart_0_tx|pre_txd~1_combout\,
	datac => \u0|uart_0|the_soc_uart_0_tx|pre_txd~0_combout\,
	datad => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0),
	combout => \u0|uart_0|the_soc_uart_0_tx|WideOr0~combout\);

-- Location: LCCOMB_X21_Y8_N12
\u0|uart_0|the_soc_uart_0_tx|do_load_shifter~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_tx|do_load_shifter~0_combout\ = (\u0|uart_0|the_soc_uart_0_tx|tx_ready~q\ & !\u0|uart_0|the_soc_uart_0_tx|WideOr0~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|uart_0|the_soc_uart_0_tx|tx_ready~q\,
	datad => \u0|uart_0|the_soc_uart_0_tx|WideOr0~combout\,
	combout => \u0|uart_0|the_soc_uart_0_tx|do_load_shifter~0_combout\);

-- Location: FF_X21_Y8_N13
\u0|uart_0|the_soc_uart_0_tx|do_load_shifter\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_tx|do_load_shifter~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_tx|do_load_shifter~q\);

-- Location: LCCOMB_X21_Y8_N14
\u0|uart_0|the_soc_uart_0_tx|tx_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_tx|tx_ready~0_combout\ = (\u0|uart_0|the_soc_uart_0_tx|tx_wr_strobe_onset~0_combout\ & (((\u0|uart_0|the_soc_uart_0_tx|tx_ready~q\ & !\u0|uart_0|the_soc_uart_0_tx|do_load_shifter~q\)) # 
-- (!\u0|mm_interconnect_0|uart_0_s1_translator|end_begintransfer~q\))) # (!\u0|uart_0|the_soc_uart_0_tx|tx_wr_strobe_onset~0_combout\ & (((\u0|uart_0|the_soc_uart_0_tx|tx_ready~q\ & !\u0|uart_0|the_soc_uart_0_tx|do_load_shifter~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_tx|tx_wr_strobe_onset~0_combout\,
	datab => \u0|mm_interconnect_0|uart_0_s1_translator|end_begintransfer~q\,
	datac => \u0|uart_0|the_soc_uart_0_tx|tx_ready~q\,
	datad => \u0|uart_0|the_soc_uart_0_tx|do_load_shifter~q\,
	combout => \u0|uart_0|the_soc_uart_0_tx|tx_ready~0_combout\);

-- Location: FF_X21_Y8_N15
\u0|uart_0|the_soc_uart_0_tx|tx_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_tx|tx_ready~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_tx|tx_ready~q\);

-- Location: LCCOMB_X21_Y8_N4
\u0|uart_0|the_soc_uart_0_tx|tx_overrun~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_tx|tx_overrun~0_combout\ = (\u0|uart_0|the_soc_uart_0_tx|tx_overrun~q\) # ((\u0|uart_0|the_soc_uart_0_tx|tx_ready~q\ & (\u0|uart_0|the_soc_uart_0_tx|tx_wr_strobe_onset~0_combout\ & 
-- !\u0|mm_interconnect_0|uart_0_s1_translator|end_begintransfer~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_tx|tx_overrun~q\,
	datab => \u0|uart_0|the_soc_uart_0_tx|tx_ready~q\,
	datac => \u0|uart_0|the_soc_uart_0_tx|tx_wr_strobe_onset~0_combout\,
	datad => \u0|mm_interconnect_0|uart_0_s1_translator|end_begintransfer~q\,
	combout => \u0|uart_0|the_soc_uart_0_tx|tx_overrun~0_combout\);

-- Location: LCCOMB_X16_Y8_N24
\u0|uart_0|the_soc_uart_0_tx|tx_overrun~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_tx|tx_overrun~1_combout\ = (!\u0|uart_0|the_soc_uart_0_regs|status_wr_strobe~combout\ & \u0|uart_0|the_soc_uart_0_tx|tx_overrun~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|status_wr_strobe~combout\,
	datad => \u0|uart_0|the_soc_uart_0_tx|tx_overrun~0_combout\,
	combout => \u0|uart_0|the_soc_uart_0_tx|tx_overrun~1_combout\);

-- Location: FF_X16_Y8_N25
\u0|uart_0|the_soc_uart_0_tx|tx_overrun\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_tx|tx_overrun~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_tx|tx_overrun~q\);

-- Location: LCCOMB_X16_Y8_N2
\u0|uart_0|the_soc_uart_0_rx|break_detect~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|break_detect~0_combout\ = (!\u0|uart_0|the_soc_uart_0_regs|status_wr_strobe~combout\ & ((\u0|uart_0|the_soc_uart_0_rx|break_detect~q\) # ((\u0|uart_0|the_soc_uart_0_rx|got_new_char~combout\ & 
-- !\u0|uart_0|the_soc_uart_0_rx|WideOr0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|status_wr_strobe~combout\,
	datab => \u0|uart_0|the_soc_uart_0_rx|got_new_char~combout\,
	datac => \u0|uart_0|the_soc_uart_0_rx|break_detect~q\,
	datad => \u0|uart_0|the_soc_uart_0_rx|WideOr0~2_combout\,
	combout => \u0|uart_0|the_soc_uart_0_rx|break_detect~0_combout\);

-- Location: FF_X16_Y8_N3
\u0|uart_0|the_soc_uart_0_rx|break_detect\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_rx|break_detect~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_rx|break_detect~q\);

-- Location: LCCOMB_X18_Y10_N24
\u0|uart_0|the_soc_uart_0_rx|rx_char_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|rx_char_ready~0_combout\ = (\u0|uart_0|the_soc_uart_0_rx|rx_char_ready~q\) # ((!\u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0) & 
-- \u0|uart_0|the_soc_uart_0_rx|delayed_unxrx_in_processxx3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	datab => \u0|uart_0|the_soc_uart_0_rx|rx_char_ready~q\,
	datac => \u0|uart_0|the_soc_uart_0_rx|delayed_unxrx_in_processxx3~q\,
	combout => \u0|uart_0|the_soc_uart_0_rx|rx_char_ready~0_combout\);

-- Location: LCCOMB_X19_Y12_N8
\u0|uart_0|the_soc_uart_0_regs|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\ = (!\u0|core0|cpu|W_alu_result\(2) & (!\u0|core0|cpu|W_alu_result\(4) & !\u0|core0|cpu|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(2),
	datab => \u0|core0|cpu|W_alu_result\(4),
	datad => \u0|core0|cpu|W_alu_result\(3),
	combout => \u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\);

-- Location: LCCOMB_X18_Y10_N30
\u0|uart_0|the_soc_uart_0_rx|rx_rd_strobe_onset~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|rx_rd_strobe_onset~2_combout\ = (\u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\ & (\u0|core0|cpu|d_read~q\ & (!\u0|mm_interconnect_0|core0_data_master_translator|read_accepted~q\ & 
-- !\u0|mm_interconnect_0|uart_0_s1_translator|end_begintransfer~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\,
	datab => \u0|core0|cpu|d_read~q\,
	datac => \u0|mm_interconnect_0|core0_data_master_translator|read_accepted~q\,
	datad => \u0|mm_interconnect_0|uart_0_s1_translator|end_begintransfer~q\,
	combout => \u0|uart_0|the_soc_uart_0_rx|rx_rd_strobe_onset~2_combout\);

-- Location: LCCOMB_X18_Y10_N20
\u0|uart_0|the_soc_uart_0_rx|rx_char_ready~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|rx_char_ready~1_combout\ = (\u0|uart_0|the_soc_uart_0_rx|rx_char_ready~0_combout\ & (((!\u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\) # (!\u0|uart_0|the_soc_uart_0_rx|rx_rd_strobe_onset~2_combout\)) # 
-- (!\u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg~0_combout\,
	datab => \u0|uart_0|the_soc_uart_0_rx|rx_char_ready~0_combout\,
	datac => \u0|uart_0|the_soc_uart_0_rx|rx_rd_strobe_onset~2_combout\,
	datad => \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\,
	combout => \u0|uart_0|the_soc_uart_0_rx|rx_char_ready~1_combout\);

-- Location: FF_X18_Y10_N21
\u0|uart_0|the_soc_uart_0_rx|rx_char_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_rx|rx_char_ready~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_rx|rx_char_ready~q\);

-- Location: LCCOMB_X16_Y12_N28
\u0|uart_0|the_soc_uart_0_rx|rx_overrun~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_rx|rx_overrun~0_combout\ = (!\u0|uart_0|the_soc_uart_0_regs|status_wr_strobe~combout\ & ((\u0|uart_0|the_soc_uart_0_rx|rx_overrun~q\) # ((\u0|uart_0|the_soc_uart_0_rx|got_new_char~combout\ & 
-- \u0|uart_0|the_soc_uart_0_rx|rx_char_ready~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_rx|got_new_char~combout\,
	datab => \u0|uart_0|the_soc_uart_0_regs|status_wr_strobe~combout\,
	datac => \u0|uart_0|the_soc_uart_0_rx|rx_overrun~q\,
	datad => \u0|uart_0|the_soc_uart_0_rx|rx_char_ready~q\,
	combout => \u0|uart_0|the_soc_uart_0_rx|rx_overrun~0_combout\);

-- Location: FF_X16_Y12_N29
\u0|uart_0|the_soc_uart_0_rx|rx_overrun\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_rx|rx_overrun~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_rx|rx_overrun~q\);

-- Location: LCCOMB_X16_Y12_N8
\u0|uart_0|the_soc_uart_0_regs|status_reg[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|status_reg[8]~0_combout\ = (\u0|uart_0|the_soc_uart_0_rx|framing_error~q\) # ((\u0|uart_0|the_soc_uart_0_tx|tx_overrun~q\) # ((\u0|uart_0|the_soc_uart_0_rx|break_detect~q\) # (\u0|uart_0|the_soc_uart_0_rx|rx_overrun~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_rx|framing_error~q\,
	datab => \u0|uart_0|the_soc_uart_0_tx|tx_overrun~q\,
	datac => \u0|uart_0|the_soc_uart_0_rx|break_detect~q\,
	datad => \u0|uart_0|the_soc_uart_0_rx|rx_overrun~q\,
	combout => \u0|uart_0|the_soc_uart_0_regs|status_reg[8]~0_combout\);

-- Location: LCCOMB_X16_Y12_N0
\u0|uart_0|the_soc_uart_0_regs|selected_read_data[8]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|selected_read_data[8]~15_combout\ = (\u0|uart_0|the_soc_uart_0_regs|selected_read_data[8]~14_combout\) # ((\u0|uart_0|the_soc_uart_0_regs|status_reg[8]~0_combout\ & \u0|uart_0|the_soc_uart_0_regs|Equal2~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|uart_0|the_soc_uart_0_regs|selected_read_data[8]~14_combout\,
	datac => \u0|uart_0|the_soc_uart_0_regs|status_reg[8]~0_combout\,
	datad => \u0|uart_0|the_soc_uart_0_regs|Equal2~3_combout\,
	combout => \u0|uart_0|the_soc_uart_0_regs|selected_read_data[8]~15_combout\);

-- Location: FF_X16_Y12_N1
\u0|uart_0|the_soc_uart_0_regs|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_regs|selected_read_data[8]~15_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|readdata\(8));

-- Location: LCCOMB_X18_Y13_N0
\u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[8]~feeder_combout\ = \u0|uart_0|the_soc_uart_0_regs|readdata\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|uart_0|the_soc_uart_0_regs|readdata\(8),
	combout => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[8]~feeder_combout\);

-- Location: FF_X18_Y13_N1
\u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[8]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X18_Y13_N2
\u0|mm_interconnect_0|rsp_mux|src_data[8]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[8]~5_combout\ = (\u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(8)) # 
-- ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(8))))) # (!\u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(8),
	datad => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(8),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[8]~5_combout\);

-- Location: CLKCTRL_G4
\u0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\);

-- Location: LCCOMB_X11_Y22_N0
\Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~0_combout\ = curr_cnt(0) $ (VCC)
-- \Add0~1\ = CARRY(curr_cnt(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => curr_cnt(0),
	datad => VCC,
	combout => \Add0~0_combout\,
	cout => \Add0~1\);

-- Location: CLKCTRL_G0
\rst_n~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \rst_n~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \rst_n~inputclkctrl_outclk\);

-- Location: FF_X11_Y22_N1
\curr_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \Add0~0_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => curr_cnt(0));

-- Location: LCCOMB_X11_Y22_N2
\Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~2_combout\ = (curr_cnt(1) & (!\Add0~1\)) # (!curr_cnt(1) & ((\Add0~1\) # (GND)))
-- \Add0~3\ = CARRY((!\Add0~1\) # (!curr_cnt(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => curr_cnt(1),
	datad => VCC,
	cin => \Add0~1\,
	combout => \Add0~2_combout\,
	cout => \Add0~3\);

-- Location: LCCOMB_X10_Y21_N2
\next_cnt[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \next_cnt[1]~0_combout\ = (\Add0~2_combout\ & !\rtl~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~2_combout\,
	datad => \rtl~0_combout\,
	combout => \next_cnt[1]~0_combout\);

-- Location: FF_X10_Y21_N3
\curr_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \next_cnt[1]~0_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => curr_cnt(1));

-- Location: LCCOMB_X11_Y22_N4
\Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~4_combout\ = (curr_cnt(2) & (\Add0~3\ $ (GND))) # (!curr_cnt(2) & (!\Add0~3\ & VCC))
-- \Add0~5\ = CARRY((curr_cnt(2) & !\Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => curr_cnt(2),
	datad => VCC,
	cin => \Add0~3\,
	combout => \Add0~4_combout\,
	cout => \Add0~5\);

-- Location: FF_X11_Y22_N5
\curr_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \Add0~4_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => curr_cnt(2));

-- Location: LCCOMB_X11_Y22_N6
\Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~6_combout\ = (curr_cnt(3) & (!\Add0~5\)) # (!curr_cnt(3) & ((\Add0~5\) # (GND)))
-- \Add0~7\ = CARRY((!\Add0~5\) # (!curr_cnt(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => curr_cnt(3),
	datad => VCC,
	cin => \Add0~5\,
	combout => \Add0~6_combout\,
	cout => \Add0~7\);

-- Location: FF_X11_Y22_N7
\curr_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \Add0~6_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => curr_cnt(3));

-- Location: LCCOMB_X11_Y22_N8
\Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~8_combout\ = (curr_cnt(4) & (\Add0~7\ $ (GND))) # (!curr_cnt(4) & (!\Add0~7\ & VCC))
-- \Add0~9\ = CARRY((curr_cnt(4) & !\Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => curr_cnt(4),
	datad => VCC,
	cin => \Add0~7\,
	combout => \Add0~8_combout\,
	cout => \Add0~9\);

-- Location: FF_X11_Y22_N9
\curr_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \Add0~8_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => curr_cnt(4));

-- Location: LCCOMB_X10_Y22_N8
\Equal1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal1~9_combout\ = (!curr_cnt(3) & (!curr_cnt(1) & (!curr_cnt(4) & !curr_cnt(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => curr_cnt(3),
	datab => curr_cnt(1),
	datac => curr_cnt(4),
	datad => curr_cnt(2),
	combout => \Equal1~9_combout\);

-- Location: LCCOMB_X11_Y22_N10
\Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~10_combout\ = (curr_cnt(5) & (!\Add0~9\)) # (!curr_cnt(5) & ((\Add0~9\) # (GND)))
-- \Add0~11\ = CARRY((!\Add0~9\) # (!curr_cnt(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => curr_cnt(5),
	datad => VCC,
	cin => \Add0~9\,
	combout => \Add0~10_combout\,
	cout => \Add0~11\);

-- Location: FF_X11_Y22_N11
\curr_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \Add0~10_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => curr_cnt(5));

-- Location: LCCOMB_X11_Y22_N12
\Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~12_combout\ = (curr_cnt(6) & (\Add0~11\ $ (GND))) # (!curr_cnt(6) & (!\Add0~11\ & VCC))
-- \Add0~13\ = CARRY((curr_cnt(6) & !\Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => curr_cnt(6),
	datad => VCC,
	cin => \Add0~11\,
	combout => \Add0~12_combout\,
	cout => \Add0~13\);

-- Location: FF_X11_Y22_N13
\curr_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \Add0~12_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => curr_cnt(6));

-- Location: LCCOMB_X11_Y22_N14
\Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~14_combout\ = (curr_cnt(7) & (!\Add0~13\)) # (!curr_cnt(7) & ((\Add0~13\) # (GND)))
-- \Add0~15\ = CARRY((!\Add0~13\) # (!curr_cnt(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => curr_cnt(7),
	datad => VCC,
	cin => \Add0~13\,
	combout => \Add0~14_combout\,
	cout => \Add0~15\);

-- Location: FF_X11_Y22_N15
\curr_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \Add0~14_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => curr_cnt(7));

-- Location: LCCOMB_X11_Y22_N16
\Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~16_combout\ = (curr_cnt(8) & (\Add0~15\ $ (GND))) # (!curr_cnt(8) & (!\Add0~15\ & VCC))
-- \Add0~17\ = CARRY((curr_cnt(8) & !\Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => curr_cnt(8),
	datad => VCC,
	cin => \Add0~15\,
	combout => \Add0~16_combout\,
	cout => \Add0~17\);

-- Location: FF_X11_Y22_N17
\curr_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \Add0~16_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => curr_cnt(8));

-- Location: LCCOMB_X10_Y21_N16
\Equal1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal1~8_combout\ = (!curr_cnt(7) & (!curr_cnt(8) & (!curr_cnt(5) & !curr_cnt(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => curr_cnt(7),
	datab => curr_cnt(8),
	datac => curr_cnt(5),
	datad => curr_cnt(6),
	combout => \Equal1~8_combout\);

-- Location: LCCOMB_X11_Y22_N18
\Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~18_combout\ = (curr_cnt(9) & (!\Add0~17\)) # (!curr_cnt(9) & ((\Add0~17\) # (GND)))
-- \Add0~19\ = CARRY((!\Add0~17\) # (!curr_cnt(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => curr_cnt(9),
	datad => VCC,
	cin => \Add0~17\,
	combout => \Add0~18_combout\,
	cout => \Add0~19\);

-- Location: FF_X11_Y22_N19
\curr_cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \Add0~18_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => curr_cnt(9));

-- Location: LCCOMB_X11_Y22_N20
\Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~20_combout\ = (curr_cnt(10) & (\Add0~19\ $ (GND))) # (!curr_cnt(10) & (!\Add0~19\ & VCC))
-- \Add0~21\ = CARRY((curr_cnt(10) & !\Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => curr_cnt(10),
	datad => VCC,
	cin => \Add0~19\,
	combout => \Add0~20_combout\,
	cout => \Add0~21\);

-- Location: FF_X11_Y22_N21
\curr_cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \Add0~20_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => curr_cnt(10));

-- Location: LCCOMB_X11_Y22_N22
\Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~22_combout\ = (curr_cnt(11) & (!\Add0~21\)) # (!curr_cnt(11) & ((\Add0~21\) # (GND)))
-- \Add0~23\ = CARRY((!\Add0~21\) # (!curr_cnt(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => curr_cnt(11),
	datad => VCC,
	cin => \Add0~21\,
	combout => \Add0~22_combout\,
	cout => \Add0~23\);

-- Location: FF_X11_Y22_N23
\curr_cnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \Add0~22_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => curr_cnt(11));

-- Location: LCCOMB_X11_Y22_N24
\Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~24_combout\ = (curr_cnt(12) & (\Add0~23\ $ (GND))) # (!curr_cnt(12) & (!\Add0~23\ & VCC))
-- \Add0~25\ = CARRY((curr_cnt(12) & !\Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => curr_cnt(12),
	datad => VCC,
	cin => \Add0~23\,
	combout => \Add0~24_combout\,
	cout => \Add0~25\);

-- Location: FF_X11_Y22_N25
\curr_cnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \Add0~24_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => curr_cnt(12));

-- Location: LCCOMB_X11_Y22_N26
\Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~26_combout\ = (curr_cnt(13) & (!\Add0~25\)) # (!curr_cnt(13) & ((\Add0~25\) # (GND)))
-- \Add0~27\ = CARRY((!\Add0~25\) # (!curr_cnt(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => curr_cnt(13),
	datad => VCC,
	cin => \Add0~25\,
	combout => \Add0~26_combout\,
	cout => \Add0~27\);

-- Location: FF_X11_Y22_N27
\curr_cnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \Add0~26_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => curr_cnt(13));

-- Location: LCCOMB_X11_Y22_N28
\Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~28_combout\ = (curr_cnt(14) & (\Add0~27\ $ (GND))) # (!curr_cnt(14) & (!\Add0~27\ & VCC))
-- \Add0~29\ = CARRY((curr_cnt(14) & !\Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => curr_cnt(14),
	datad => VCC,
	cin => \Add0~27\,
	combout => \Add0~28_combout\,
	cout => \Add0~29\);

-- Location: FF_X11_Y22_N29
\curr_cnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \Add0~28_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => curr_cnt(14));

-- Location: LCCOMB_X11_Y22_N30
\Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~30_combout\ = (curr_cnt(15) & (!\Add0~29\)) # (!curr_cnt(15) & ((\Add0~29\) # (GND)))
-- \Add0~31\ = CARRY((!\Add0~29\) # (!curr_cnt(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => curr_cnt(15),
	datad => VCC,
	cin => \Add0~29\,
	combout => \Add0~30_combout\,
	cout => \Add0~31\);

-- Location: FF_X11_Y22_N31
\curr_cnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \Add0~30_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => curr_cnt(15));

-- Location: LCCOMB_X11_Y21_N0
\Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~32_combout\ = (curr_cnt(16) & (\Add0~31\ $ (GND))) # (!curr_cnt(16) & (!\Add0~31\ & VCC))
-- \Add0~33\ = CARRY((curr_cnt(16) & !\Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => curr_cnt(16),
	datad => VCC,
	cin => \Add0~31\,
	combout => \Add0~32_combout\,
	cout => \Add0~33\);

-- Location: FF_X11_Y21_N1
\curr_cnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \Add0~32_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => curr_cnt(16));

-- Location: LCCOMB_X10_Y21_N10
\Equal1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal1~5_combout\ = (!curr_cnt(14) & (!curr_cnt(15) & (!curr_cnt(16) & !curr_cnt(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => curr_cnt(14),
	datab => curr_cnt(15),
	datac => curr_cnt(16),
	datad => curr_cnt(13),
	combout => \Equal1~5_combout\);

-- Location: LCCOMB_X10_Y21_N28
\Equal1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal1~6_combout\ = (!curr_cnt(10) & !curr_cnt(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => curr_cnt(10),
	datad => curr_cnt(9),
	combout => \Equal1~6_combout\);

-- Location: LCCOMB_X10_Y21_N22
\Equal1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal1~7_combout\ = (\Equal1~5_combout\ & (\Equal1~6_combout\ & (!curr_cnt(11) & !curr_cnt(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal1~5_combout\,
	datab => \Equal1~6_combout\,
	datac => curr_cnt(11),
	datad => curr_cnt(12),
	combout => \Equal1~7_combout\);

-- Location: LCCOMB_X11_Y21_N2
\Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~34_combout\ = (curr_cnt(17) & (!\Add0~33\)) # (!curr_cnt(17) & ((\Add0~33\) # (GND)))
-- \Add0~35\ = CARRY((!\Add0~33\) # (!curr_cnt(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => curr_cnt(17),
	datad => VCC,
	cin => \Add0~33\,
	combout => \Add0~34_combout\,
	cout => \Add0~35\);

-- Location: FF_X11_Y21_N3
\curr_cnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \Add0~34_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => curr_cnt(17));

-- Location: LCCOMB_X11_Y21_N4
\Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~36_combout\ = (curr_cnt(18) & (\Add0~35\ $ (GND))) # (!curr_cnt(18) & (!\Add0~35\ & VCC))
-- \Add0~37\ = CARRY((curr_cnt(18) & !\Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => curr_cnt(18),
	datad => VCC,
	cin => \Add0~35\,
	combout => \Add0~36_combout\,
	cout => \Add0~37\);

-- Location: FF_X11_Y21_N5
\curr_cnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \Add0~36_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => curr_cnt(18));

-- Location: LCCOMB_X11_Y21_N6
\Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~38_combout\ = (curr_cnt(19) & (!\Add0~37\)) # (!curr_cnt(19) & ((\Add0~37\) # (GND)))
-- \Add0~39\ = CARRY((!\Add0~37\) # (!curr_cnt(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => curr_cnt(19),
	datad => VCC,
	cin => \Add0~37\,
	combout => \Add0~38_combout\,
	cout => \Add0~39\);

-- Location: FF_X11_Y21_N7
\curr_cnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \Add0~38_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => curr_cnt(19));

-- Location: LCCOMB_X11_Y21_N8
\Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~40_combout\ = (curr_cnt(20) & (\Add0~39\ $ (GND))) # (!curr_cnt(20) & (!\Add0~39\ & VCC))
-- \Add0~41\ = CARRY((curr_cnt(20) & !\Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => curr_cnt(20),
	datad => VCC,
	cin => \Add0~39\,
	combout => \Add0~40_combout\,
	cout => \Add0~41\);

-- Location: FF_X11_Y21_N9
\curr_cnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \Add0~40_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => curr_cnt(20));

-- Location: LCCOMB_X11_Y21_N10
\Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~42_combout\ = (curr_cnt(21) & (!\Add0~41\)) # (!curr_cnt(21) & ((\Add0~41\) # (GND)))
-- \Add0~43\ = CARRY((!\Add0~41\) # (!curr_cnt(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => curr_cnt(21),
	datad => VCC,
	cin => \Add0~41\,
	combout => \Add0~42_combout\,
	cout => \Add0~43\);

-- Location: FF_X11_Y21_N11
\curr_cnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \Add0~42_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => curr_cnt(21));

-- Location: LCCOMB_X11_Y21_N12
\Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~44_combout\ = (curr_cnt(22) & (\Add0~43\ $ (GND))) # (!curr_cnt(22) & (!\Add0~43\ & VCC))
-- \Add0~45\ = CARRY((curr_cnt(22) & !\Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => curr_cnt(22),
	datad => VCC,
	cin => \Add0~43\,
	combout => \Add0~44_combout\,
	cout => \Add0~45\);

-- Location: FF_X11_Y21_N13
\curr_cnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \Add0~44_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => curr_cnt(22));

-- Location: LCCOMB_X11_Y21_N14
\Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~46_combout\ = (curr_cnt(23) & (!\Add0~45\)) # (!curr_cnt(23) & ((\Add0~45\) # (GND)))
-- \Add0~47\ = CARRY((!\Add0~45\) # (!curr_cnt(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => curr_cnt(23),
	datad => VCC,
	cin => \Add0~45\,
	combout => \Add0~46_combout\,
	cout => \Add0~47\);

-- Location: FF_X11_Y21_N15
\curr_cnt[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \Add0~46_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => curr_cnt(23));

-- Location: LCCOMB_X11_Y21_N16
\Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~48_combout\ = (curr_cnt(24) & (\Add0~47\ $ (GND))) # (!curr_cnt(24) & (!\Add0~47\ & VCC))
-- \Add0~49\ = CARRY((curr_cnt(24) & !\Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => curr_cnt(24),
	datad => VCC,
	cin => \Add0~47\,
	combout => \Add0~48_combout\,
	cout => \Add0~49\);

-- Location: FF_X11_Y21_N17
\curr_cnt[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \Add0~48_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => curr_cnt(24));

-- Location: LCCOMB_X10_Y21_N12
\Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal1~2_combout\ = (!curr_cnt(21) & (!curr_cnt(23) & (!curr_cnt(22) & !curr_cnt(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => curr_cnt(21),
	datab => curr_cnt(23),
	datac => curr_cnt(22),
	datad => curr_cnt(24),
	combout => \Equal1~2_combout\);

-- Location: LCCOMB_X11_Y21_N18
\Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~50_combout\ = (curr_cnt(25) & (!\Add0~49\)) # (!curr_cnt(25) & ((\Add0~49\) # (GND)))
-- \Add0~51\ = CARRY((!\Add0~49\) # (!curr_cnt(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => curr_cnt(25),
	datad => VCC,
	cin => \Add0~49\,
	combout => \Add0~50_combout\,
	cout => \Add0~51\);

-- Location: FF_X11_Y21_N19
\curr_cnt[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \Add0~50_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => curr_cnt(25));

-- Location: LCCOMB_X11_Y21_N20
\Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~52_combout\ = (curr_cnt(26) & (\Add0~51\ $ (GND))) # (!curr_cnt(26) & (!\Add0~51\ & VCC))
-- \Add0~53\ = CARRY((curr_cnt(26) & !\Add0~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => curr_cnt(26),
	datad => VCC,
	cin => \Add0~51\,
	combout => \Add0~52_combout\,
	cout => \Add0~53\);

-- Location: FF_X11_Y21_N21
\curr_cnt[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \Add0~52_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => curr_cnt(26));

-- Location: LCCOMB_X11_Y21_N22
\Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~54_combout\ = (curr_cnt(27) & (!\Add0~53\)) # (!curr_cnt(27) & ((\Add0~53\) # (GND)))
-- \Add0~55\ = CARRY((!\Add0~53\) # (!curr_cnt(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => curr_cnt(27),
	datad => VCC,
	cin => \Add0~53\,
	combout => \Add0~54_combout\,
	cout => \Add0~55\);

-- Location: FF_X11_Y21_N23
\curr_cnt[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \Add0~54_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => curr_cnt(27));

-- Location: LCCOMB_X11_Y21_N24
\Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~56_combout\ = (curr_cnt(28) & (\Add0~55\ $ (GND))) # (!curr_cnt(28) & (!\Add0~55\ & VCC))
-- \Add0~57\ = CARRY((curr_cnt(28) & !\Add0~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => curr_cnt(28),
	datad => VCC,
	cin => \Add0~55\,
	combout => \Add0~56_combout\,
	cout => \Add0~57\);

-- Location: FF_X11_Y21_N25
\curr_cnt[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \Add0~56_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => curr_cnt(28));

-- Location: LCCOMB_X10_Y21_N18
\Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal1~1_combout\ = (!curr_cnt(28) & (!curr_cnt(25) & (!curr_cnt(26) & !curr_cnt(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => curr_cnt(28),
	datab => curr_cnt(25),
	datac => curr_cnt(26),
	datad => curr_cnt(27),
	combout => \Equal1~1_combout\);

-- Location: LCCOMB_X11_Y21_N26
\Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~58_combout\ = (curr_cnt(29) & (!\Add0~57\)) # (!curr_cnt(29) & ((\Add0~57\) # (GND)))
-- \Add0~59\ = CARRY((!\Add0~57\) # (!curr_cnt(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => curr_cnt(29),
	datad => VCC,
	cin => \Add0~57\,
	combout => \Add0~58_combout\,
	cout => \Add0~59\);

-- Location: FF_X11_Y21_N27
\curr_cnt[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \Add0~58_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => curr_cnt(29));

-- Location: LCCOMB_X11_Y21_N28
\Add0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~60_combout\ = (curr_cnt(30) & (\Add0~59\ $ (GND))) # (!curr_cnt(30) & (!\Add0~59\ & VCC))
-- \Add0~61\ = CARRY((curr_cnt(30) & !\Add0~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => curr_cnt(30),
	datad => VCC,
	cin => \Add0~59\,
	combout => \Add0~60_combout\,
	cout => \Add0~61\);

-- Location: FF_X11_Y21_N29
\curr_cnt[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \Add0~60_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => curr_cnt(30));

-- Location: LCCOMB_X11_Y21_N30
\Add0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~62_combout\ = curr_cnt(31) $ (\Add0~61\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => curr_cnt(31),
	cin => \Add0~61\,
	combout => \Add0~62_combout\);

-- Location: FF_X11_Y21_N31
\curr_cnt[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \Add0~62_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => curr_cnt(31));

-- Location: LCCOMB_X10_Y21_N8
\Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal1~0_combout\ = (!curr_cnt(31) & (!curr_cnt(30) & (curr_cnt(0) & !curr_cnt(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => curr_cnt(31),
	datab => curr_cnt(30),
	datac => curr_cnt(0),
	datad => curr_cnt(29),
	combout => \Equal1~0_combout\);

-- Location: LCCOMB_X10_Y21_N6
\Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal1~3_combout\ = (!curr_cnt(17) & (!curr_cnt(18) & (!curr_cnt(20) & !curr_cnt(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => curr_cnt(17),
	datab => curr_cnt(18),
	datac => curr_cnt(20),
	datad => curr_cnt(19),
	combout => \Equal1~3_combout\);

-- Location: LCCOMB_X10_Y21_N24
\Equal1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal1~4_combout\ = (\Equal1~2_combout\ & (\Equal1~1_combout\ & (\Equal1~0_combout\ & \Equal1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal1~2_combout\,
	datab => \Equal1~1_combout\,
	datac => \Equal1~0_combout\,
	datad => \Equal1~3_combout\,
	combout => \Equal1~4_combout\);

-- Location: LCCOMB_X10_Y21_N20
\rtl~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rtl~0_combout\ = LCELL((\Equal1~9_combout\ & (\Equal1~8_combout\ & (\Equal1~7_combout\ & \Equal1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal1~9_combout\,
	datab => \Equal1~8_combout\,
	datac => \Equal1~7_combout\,
	datad => \Equal1~4_combout\,
	combout => \rtl~0_combout\);

-- Location: CLKCTRL_G6
\rtl~0clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \rtl~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \rtl~0clkctrl_outclk\);

-- Location: LCCOMB_X18_Y20_N4
\ADC0|curr_state.done~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC0|curr_state.done~feeder_combout\ = \ADC0|curr_state.update_reg~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC0|curr_state.update_reg~q\,
	combout => \ADC0|curr_state.done~feeder_combout\);

-- Location: FF_X18_Y20_N5
\ADC0|curr_state.done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0clkctrl_outclk\,
	d => \ADC0|curr_state.done~feeder_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC0|curr_state.done~q\);

-- Location: LCCOMB_X19_Y11_N28
\u0|gpio_1_adc|data_out[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|gpio_1_adc|data_out[0]~0_combout\ = (\u0|core0|cpu|W_alu_result\(2) & (\u0|gpio_1_adc|data_out\(0) & ((!\u0|core0|cpu|W_alu_result\(4)) # (!\u0|core0|cpu|d_writedata\(0))))) # (!\u0|core0|cpu|W_alu_result\(2) & ((\u0|core0|cpu|d_writedata\(0)) # 
-- ((\u0|gpio_1_adc|data_out\(0) & \u0|core0|cpu|W_alu_result\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(2),
	datab => \u0|core0|cpu|d_writedata\(0),
	datac => \u0|gpio_1_adc|data_out\(0),
	datad => \u0|core0|cpu|W_alu_result\(4),
	combout => \u0|gpio_1_adc|data_out[0]~0_combout\);

-- Location: LCCOMB_X18_Y11_N28
\u0|mm_interconnect_0|gpio_1_adc_s1_agent|m0_write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|gpio_1_adc_s1_agent|m0_write~0_combout\ = (\u0|core0|cpu|d_write~q\ & (!\u0|mm_interconnect_0|core0_data_master_translator|write_accepted~q\ & \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|d_write~q\,
	datac => \u0|mm_interconnect_0|core0_data_master_translator|write_accepted~q\,
	datad => \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\,
	combout => \u0|mm_interconnect_0|gpio_1_adc_s1_agent|m0_write~0_combout\);

-- Location: LCCOMB_X19_Y11_N4
\u0|mm_interconnect_0|gpio_1_adc_s1_translator|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|gpio_1_adc_s1_translator|Add0~0_combout\ = \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter\(0) $ (\u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter\(0),
	datad => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter\(1),
	combout => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|Add0~0_combout\);

-- Location: LCCOMB_X19_Y11_N10
\u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter~3_combout\ = (\u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter[1]~1_combout\ & (\u0|mm_interconnect_0|gpio_1_adc_s1_translator|Add0~0_combout\ & 
-- (\u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_waitrequest_generated~0_combout\ & \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter[1]~1_combout\,
	datab => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|Add0~0_combout\,
	datac => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_waitrequest_generated~0_combout\,
	datad => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter[1]~0_combout\,
	combout => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter~3_combout\);

-- Location: FF_X19_Y11_N11
\u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X19_Y11_N8
\u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_waitrequest_generated~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_waitrequest_generated~0_combout\ = (\u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter\(1)) # (\u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter\(0) $ 
-- (((!\u0|mm_interconnect_0|gpio_1_adc_s1_agent|m0_write~0_combout\) # (!\u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter[1]~0_combout\,
	datab => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter\(0),
	datac => \u0|mm_interconnect_0|gpio_1_adc_s1_agent|m0_write~0_combout\,
	datad => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter\(1),
	combout => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_waitrequest_generated~0_combout\);

-- Location: LCCOMB_X19_Y11_N16
\u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter~2_combout\ = (\u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter[1]~1_combout\ & (\u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_waitrequest_generated~0_combout\ & 
-- (!\u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter\(0) & \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter[1]~1_combout\,
	datab => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_waitrequest_generated~0_combout\,
	datac => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter\(0),
	datad => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter[1]~0_combout\,
	combout => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X19_Y11_N17
\u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X19_Y11_N2
\u0|gpio_1_adc|wr_strobe\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|gpio_1_adc|wr_strobe~combout\ = (\u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter[1]~0_combout\ & (!\u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter\(0) & 
-- (\u0|mm_interconnect_0|gpio_1_adc_s1_agent|m0_write~0_combout\ & !\u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter[1]~0_combout\,
	datab => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter\(0),
	datac => \u0|mm_interconnect_0|gpio_1_adc_s1_agent|m0_write~0_combout\,
	datad => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter\(1),
	combout => \u0|gpio_1_adc|wr_strobe~combout\);

-- Location: LCCOMB_X19_Y11_N14
\u0|gpio_1_adc|data_out[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|gpio_1_adc|data_out[0]~1_combout\ = (\u0|core0|cpu|W_alu_result\(3) & (((\u0|gpio_1_adc|data_out\(0))))) # (!\u0|core0|cpu|W_alu_result\(3) & ((\u0|gpio_1_adc|wr_strobe~combout\ & (\u0|gpio_1_adc|data_out[0]~0_combout\)) # 
-- (!\u0|gpio_1_adc|wr_strobe~combout\ & ((\u0|gpio_1_adc|data_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(3),
	datab => \u0|gpio_1_adc|data_out[0]~0_combout\,
	datac => \u0|gpio_1_adc|data_out\(0),
	datad => \u0|gpio_1_adc|wr_strobe~combout\,
	combout => \u0|gpio_1_adc|data_out[0]~1_combout\);

-- Location: FF_X19_Y11_N15
\u0|gpio_1_adc|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|gpio_1_adc|data_out[0]~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|gpio_1_adc|data_out\(0));

-- Location: LCCOMB_X21_Y20_N26
\ADC0|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC0|Selector10~0_combout\ = (!\ADC0|curr_state.done~q\ & ((\ADC0|curr_state.wait_soc~q\) # (\u0|gpio_1_adc|data_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC0|curr_state.done~q\,
	datac => \ADC0|curr_state.wait_soc~q\,
	datad => \u0|gpio_1_adc|data_out\(0),
	combout => \ADC0|Selector10~0_combout\);

-- Location: FF_X21_Y20_N27
\ADC0|curr_state.wait_soc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0clkctrl_outclk\,
	d => \ADC0|Selector10~0_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC0|curr_state.wait_soc~q\);

-- Location: LCCOMB_X19_Y20_N26
\ADC0|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC0|Add0~1_combout\ = \ADC0|curr_iter\(1) $ (!\ADC0|curr_iter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC0|curr_iter\(1),
	datad => \ADC0|curr_iter\(0),
	combout => \ADC0|Add0~1_combout\);

-- Location: LCCOMB_X21_Y20_N12
\ADC0|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC0|WideOr0~0_combout\ = (\ADC0|curr_state.confirm_bit~q\) # (!\ADC0|curr_state.wait_soc~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC0|curr_state.wait_soc~q\,
	datad => \ADC0|curr_state.confirm_bit~q\,
	combout => \ADC0|WideOr0~0_combout\);

-- Location: FF_X19_Y20_N27
\ADC0|curr_iter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0clkctrl_outclk\,
	d => \ADC0|Add0~1_combout\,
	asdata => VCC,
	clrn => \rst_n~inputclkctrl_outclk\,
	sload => \ADC0|ALT_INV_curr_state.confirm_bit~q\,
	ena => \ADC0|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC0|curr_iter\(1));

-- Location: LCCOMB_X19_Y20_N16
\ADC0|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC0|Add0~0_combout\ = \ADC0|curr_iter\(2) $ (((!\ADC0|curr_iter\(1) & !\ADC0|curr_iter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC0|curr_iter\(1),
	datac => \ADC0|curr_iter\(2),
	datad => \ADC0|curr_iter\(0),
	combout => \ADC0|Add0~0_combout\);

-- Location: FF_X19_Y20_N17
\ADC0|curr_iter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0clkctrl_outclk\,
	d => \ADC0|Add0~0_combout\,
	asdata => VCC,
	clrn => \rst_n~inputclkctrl_outclk\,
	sload => \ADC0|ALT_INV_curr_state.confirm_bit~q\,
	ena => \ADC0|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC0|curr_iter\(2));

-- Location: LCCOMB_X19_Y20_N20
\ADC0|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC0|Decoder0~0_combout\ = (!\ADC0|curr_iter\(2) & (!\ADC0|curr_iter\(1) & !\ADC0|curr_iter\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC0|curr_iter\(2),
	datac => \ADC0|curr_iter\(1),
	datad => \ADC0|curr_iter\(0),
	combout => \ADC0|Decoder0~0_combout\);

-- Location: LCCOMB_X21_Y20_N14
\ADC0|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC0|Selector11~0_combout\ = (\ADC0|Decoder0~0_combout\ & (((!\ADC0|curr_state.wait_soc~q\ & \u0|gpio_1_adc|data_out\(0))))) # (!\ADC0|Decoder0~0_combout\ & ((\ADC0|curr_state.confirm_bit~q\) # ((!\ADC0|curr_state.wait_soc~q\ & 
-- \u0|gpio_1_adc|data_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC0|Decoder0~0_combout\,
	datab => \ADC0|curr_state.confirm_bit~q\,
	datac => \ADC0|curr_state.wait_soc~q\,
	datad => \u0|gpio_1_adc|data_out\(0),
	combout => \ADC0|Selector11~0_combout\);

-- Location: FF_X21_Y20_N15
\ADC0|curr_state.try_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0clkctrl_outclk\,
	d => \ADC0|Selector11~0_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC0|curr_state.try_1~q\);

-- Location: FF_X21_Y20_N11
\ADC0|curr_state.confirm_bit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0clkctrl_outclk\,
	asdata => \ADC0|curr_state.try_1~q\,
	clrn => \rst_n~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC0|curr_state.confirm_bit~q\);

-- Location: LCCOMB_X21_Y20_N4
\ADC0|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC0|Selector2~0_combout\ = (\ADC0|curr_iter\(0) & (\ADC0|curr_state.wait_soc~q\ & !\ADC0|curr_state.confirm_bit~q\)) # (!\ADC0|curr_iter\(0) & ((\ADC0|curr_state.confirm_bit~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC0|curr_state.wait_soc~q\,
	datac => \ADC0|curr_iter\(0),
	datad => \ADC0|curr_state.confirm_bit~q\,
	combout => \ADC0|Selector2~0_combout\);

-- Location: FF_X21_Y20_N5
\ADC0|curr_iter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0clkctrl_outclk\,
	d => \ADC0|Selector2~0_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC0|curr_iter\(0));

-- Location: LCCOMB_X19_Y20_N6
\ADC0|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC0|Selector13~0_combout\ = (!\ADC0|curr_iter\(0) & (!\ADC0|curr_iter\(2) & (!\ADC0|curr_iter\(1) & \ADC0|curr_state.confirm_bit~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC0|curr_iter\(0),
	datab => \ADC0|curr_iter\(2),
	datac => \ADC0|curr_iter\(1),
	datad => \ADC0|curr_state.confirm_bit~q\,
	combout => \ADC0|Selector13~0_combout\);

-- Location: FF_X19_Y20_N7
\ADC0|curr_state.update_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0clkctrl_outclk\,
	d => \ADC0|Selector13~0_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC0|curr_state.update_reg~q\);

-- Location: LCCOMB_X18_Y20_N6
\ADC0|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC0|Selector9~0_combout\ = (!\ADC0|curr_state.update_reg~q\ & (!\ADC0|curr_state.done~q\ & !\ADC0|curr_state.try_1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC0|curr_state.update_reg~q\,
	datac => \ADC0|curr_state.done~q\,
	datad => \ADC0|curr_state.try_1~q\,
	combout => \ADC0|Selector9~0_combout\);

-- Location: IOIBUF_X16_Y24_N8
\comp_in~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_comp_in,
	o => \comp_in~input_o\);

-- Location: LCCOMB_X18_Y20_N8
\ADC0|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC0|Selector8~0_combout\ = (\ADC0|curr_state.try_1~q\) # ((\ADC0|curr_state.confirm_bit~q\ & \comp_in~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC0|curr_state.confirm_bit~q\,
	datab => \comp_in~input_o\,
	datad => \ADC0|curr_state.try_1~q\,
	combout => \ADC0|Selector8~0_combout\);

-- Location: LCCOMB_X19_Y20_N8
\ADC0|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC0|Selector4~0_combout\ = (\ADC0|Selector8~0_combout\ & (\ADC0|curr_iter\(2) & (!\ADC0|curr_iter\(1) & \ADC0|curr_iter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC0|Selector8~0_combout\,
	datab => \ADC0|curr_iter\(2),
	datac => \ADC0|curr_iter\(1),
	datad => \ADC0|curr_iter\(0),
	combout => \ADC0|Selector4~0_combout\);

-- Location: LCCOMB_X19_Y20_N2
\ADC0|Selector4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC0|Selector4~1_combout\ = (\ADC0|curr_state.confirm_bit~q\ & (((\ADC0|curr_iter\(1)) # (!\ADC0|curr_iter\(2))) # (!\ADC0|curr_iter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC0|curr_iter\(0),
	datab => \ADC0|curr_iter\(2),
	datac => \ADC0|curr_iter\(1),
	datad => \ADC0|curr_state.confirm_bit~q\,
	combout => \ADC0|Selector4~1_combout\);

-- Location: LCCOMB_X18_Y20_N0
\ADC0|Selector4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC0|Selector4~2_combout\ = (\ADC0|Selector4~0_combout\) # ((\ADC0|curr_dac\(5) & ((\ADC0|Selector4~1_combout\) # (!\ADC0|Selector9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC0|Selector9~0_combout\,
	datab => \ADC0|Selector4~0_combout\,
	datac => \ADC0|curr_dac\(5),
	datad => \ADC0|Selector4~1_combout\,
	combout => \ADC0|Selector4~2_combout\);

-- Location: FF_X18_Y20_N1
\ADC0|curr_dac[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0clkctrl_outclk\,
	d => \ADC0|Selector4~2_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC0|curr_dac\(5));

-- Location: FF_X18_Y20_N9
\ADC0|curr_conv[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0clkctrl_outclk\,
	asdata => \ADC0|curr_dac\(5),
	clrn => \rst_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \ADC0|curr_state.update_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC0|curr_conv\(5));

-- Location: LCCOMB_X18_Y13_N26
\u0|gpio_1_adc|read_mux_out[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|gpio_1_adc|read_mux_out\(8) = (!\u0|core0|cpu|W_alu_result\(2) & (!\u0|core0|cpu|W_alu_result\(3) & (!\u0|core0|cpu|W_alu_result\(4) & \ADC0|curr_conv\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(2),
	datab => \u0|core0|cpu|W_alu_result\(3),
	datac => \u0|core0|cpu|W_alu_result\(4),
	datad => \ADC0|curr_conv\(5),
	combout => \u0|gpio_1_adc|read_mux_out\(8));

-- Location: FF_X18_Y13_N27
\u0|gpio_1_adc|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|gpio_1_adc|read_mux_out\(8),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|gpio_1_adc|readdata\(8));

-- Location: FF_X18_Y13_N19
\u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|gpio_1_adc|readdata\(8),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X21_Y14_N26
\u0|mm_interconnect_0|rsp_mux|src_payload~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~33_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(8) & (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0) & 
-- ((!\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\) # (!\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\,
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\,
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(8),
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~33_combout\);

-- Location: LCCOMB_X18_Y13_N18
\u0|mm_interconnect_0|rsp_mux|src_data[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[8]~6_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_data[8]~5_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~33_combout\) # ((\u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg\(0) & 
-- \u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|rsp_mux|src_data[8]~5_combout\,
	datac => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre\(8),
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~33_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[8]~6_combout\);

-- Location: LCCOMB_X18_Y13_N10
\u0|mm_interconnect_0|rsp_mux|src_data[8]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[8]~7_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_data[8]~6_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_data[8]~0_combout\ & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_data[8]~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_data[8]~6_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[8]~7_combout\);

-- Location: LCCOMB_X13_Y13_N28
\u0|core0|cpu|av_ld_byte1_data[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte1_data[0]~7_combout\ = (\u0|core0|cpu|av_ld_aligning_data~q\ & (\u0|core0|cpu|av_fill_bit~0_combout\)) # (!\u0|core0|cpu|av_ld_aligning_data~q\ & ((\u0|mm_interconnect_0|rsp_mux|src_data[8]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_fill_bit~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_data[8]~7_combout\,
	datad => \u0|core0|cpu|av_ld_aligning_data~q\,
	combout => \u0|core0|cpu|av_ld_byte1_data[0]~7_combout\);

-- Location: FF_X13_Y13_N29
\u0|core0|cpu|av_ld_byte1_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|av_ld_byte1_data[0]~7_combout\,
	asdata => \u0|core0|cpu|av_ld_byte2_data\(0),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|av_ld_rshift8~1_combout\,
	ena => \u0|core0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|av_ld_byte1_data\(0));

-- Location: LCCOMB_X10_Y11_N10
\u0|core0|cpu|W_rf_wr_data[8]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_rf_wr_data[8]~27_combout\ = (\u0|core0|cpu|R_ctrl_ld~q\ & (\u0|core0|cpu|av_ld_byte1_data\(0))) # (!\u0|core0|cpu|R_ctrl_ld~q\ & (((\u0|core0|cpu|W_alu_result\(8) & !\u0|core0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_ld_byte1_data\(0),
	datab => \u0|core0|cpu|W_alu_result\(8),
	datac => \u0|core0|cpu|R_ctrl_ld~q\,
	datad => \u0|core0|cpu|E_alu_result~0_combout\,
	combout => \u0|core0|cpu|W_rf_wr_data[8]~27_combout\);

-- Location: LCCOMB_X16_Y18_N8
\u0|core0|cpu|d_writedata[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|d_writedata[6]~feeder_combout\ = \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	combout => \u0|core0|cpu|d_writedata[6]~feeder_combout\);

-- Location: FF_X16_Y18_N9
\u0|core0|cpu|d_writedata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|d_writedata[6]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|d_writedata\(6));

-- Location: LCCOMB_X21_Y18_N6
\u0|mm_interconnect_0|cmd_mux|src_payload~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~13_combout\ = (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & \u0|core0|cpu|d_writedata\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	datad => \u0|core0|cpu|d_writedata\(6),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~13_combout\);

-- Location: FF_X21_Y18_N7
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(6));

-- Location: LCCOMB_X26_Y14_N0
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[6]~12_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(6)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(6),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(6),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[6]~12_combout\);

-- Location: LCCOMB_X25_Y16_N16
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~13_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~13_combout\);

-- Location: FF_X25_Y16_N17
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(7));

-- Location: FF_X18_Y16_N15
\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(7),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X18_Y16_N14
\u0|core0|cpu|av_ld_byte0_data_nxt[7]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[7]~42_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(7) & (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0) & 
-- ((!\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\) # (!\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\,
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\,
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(7),
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[7]~42_combout\);

-- Location: FF_X12_Y9_N13
\u0|timer_0|period_h_register[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|d_writedata\(7),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(7));

-- Location: FF_X12_Y9_N5
\u0|timer_0|period_l_register[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|d_writedata\(7),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(7));

-- Location: LCCOMB_X12_Y9_N4
\u0|timer_0|read_mux_out~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~37_combout\ = (!\u0|core0|cpu|W_alu_result\(4) & (\u0|core0|cpu|W_alu_result\(3) & (\u0|timer_0|period_l_register\(7) & !\u0|core0|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(4),
	datab => \u0|core0|cpu|W_alu_result\(3),
	datac => \u0|timer_0|period_l_register\(7),
	datad => \u0|core0|cpu|W_alu_result\(2),
	combout => \u0|timer_0|read_mux_out~37_combout\);

-- Location: FF_X14_Y10_N1
\u0|timer_0|counter_snapshot[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(7),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(7));

-- Location: LCCOMB_X14_Y10_N6
\u0|timer_0|counter_snapshot[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[23]~feeder_combout\ = \u0|timer_0|internal_counter\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(23),
	combout => \u0|timer_0|counter_snapshot[23]~feeder_combout\);

-- Location: FF_X14_Y10_N7
\u0|timer_0|counter_snapshot[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[23]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(23));

-- Location: LCCOMB_X14_Y10_N0
\u0|timer_0|read_mux_out[7]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[7]~38_combout\ = (\u0|gpio_0|data_out[0]~0_combout\ & ((\u0|core0|cpu|W_alu_result\(2) & ((\u0|timer_0|counter_snapshot\(23)))) # (!\u0|core0|cpu|W_alu_result\(2) & (\u0|timer_0|counter_snapshot\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(2),
	datab => \u0|gpio_0|data_out[0]~0_combout\,
	datac => \u0|timer_0|counter_snapshot\(7),
	datad => \u0|timer_0|counter_snapshot\(23),
	combout => \u0|timer_0|read_mux_out[7]~38_combout\);

-- Location: LCCOMB_X14_Y10_N26
\u0|timer_0|read_mux_out[7]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[7]~39_combout\ = (\u0|timer_0|read_mux_out~37_combout\) # ((\u0|timer_0|read_mux_out[7]~38_combout\) # ((\u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\ & \u0|timer_0|period_h_register\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\,
	datab => \u0|timer_0|period_h_register\(7),
	datac => \u0|timer_0|read_mux_out~37_combout\,
	datad => \u0|timer_0|read_mux_out[7]~38_combout\,
	combout => \u0|timer_0|read_mux_out[7]~39_combout\);

-- Location: FF_X14_Y10_N27
\u0|timer_0|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[7]~39_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(7));

-- Location: FF_X14_Y10_N15
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(7),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(7));

-- Location: FF_X19_Y8_N27
\u0|uart_0|the_soc_uart_0_rx|rx_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|uart_0|the_soc_uart_0_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_rx|rx_data\(7));

-- Location: LCCOMB_X19_Y8_N26
\u0|uart_0|the_soc_uart_0_regs|selected_read_data[7]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|selected_read_data[7]~16_combout\ = (\u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\ & ((\u0|uart_0|the_soc_uart_0_regs|tx_data\(7)) # ((\u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\ & 
-- \u0|uart_0|the_soc_uart_0_rx|rx_data\(7))))) # (!\u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\ & (\u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\ & (\u0|uart_0|the_soc_uart_0_rx|rx_data\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\,
	datab => \u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\,
	datac => \u0|uart_0|the_soc_uart_0_rx|rx_data\(7),
	datad => \u0|uart_0|the_soc_uart_0_regs|tx_data\(7),
	combout => \u0|uart_0|the_soc_uart_0_regs|selected_read_data[7]~16_combout\);

-- Location: FF_X16_Y12_N31
\u0|uart_0|the_soc_uart_0_regs|control_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|d_writedata\(7),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|uart_0|the_soc_uart_0_regs|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|control_reg\(7));

-- Location: LCCOMB_X16_Y12_N30
\u0|uart_0|the_soc_uart_0_regs|selected_read_data[7]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|selected_read_data[7]~17_combout\ = (\u0|uart_0|the_soc_uart_0_rx|rx_char_ready~q\ & ((\u0|uart_0|the_soc_uart_0_regs|Equal2~3_combout\) # ((\u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\ & 
-- \u0|uart_0|the_soc_uart_0_regs|control_reg\(7))))) # (!\u0|uart_0|the_soc_uart_0_rx|rx_char_ready~q\ & (\u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\ & (\u0|uart_0|the_soc_uart_0_regs|control_reg\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_rx|rx_char_ready~q\,
	datab => \u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\,
	datac => \u0|uart_0|the_soc_uart_0_regs|control_reg\(7),
	datad => \u0|uart_0|the_soc_uart_0_regs|Equal2~3_combout\,
	combout => \u0|uart_0|the_soc_uart_0_regs|selected_read_data[7]~17_combout\);

-- Location: LCCOMB_X21_Y12_N22
\u0|uart_0|the_soc_uart_0_regs|selected_read_data[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|selected_read_data\(7) = (\u0|uart_0|the_soc_uart_0_regs|selected_read_data[7]~16_combout\) # ((\u0|uart_0|the_soc_uart_0_regs|selected_read_data[7]~17_combout\) # ((!\u0|uart_0|the_soc_uart_0_regs|baud_divisor\(7) & 
-- \u0|uart_0|the_soc_uart_0_regs|Equal2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|selected_read_data[7]~16_combout\,
	datab => \u0|uart_0|the_soc_uart_0_regs|selected_read_data[7]~17_combout\,
	datac => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(7),
	datad => \u0|uart_0|the_soc_uart_0_regs|Equal2~4_combout\,
	combout => \u0|uart_0|the_soc_uart_0_regs|selected_read_data\(7));

-- Location: FF_X21_Y12_N23
\u0|uart_0|the_soc_uart_0_regs|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_regs|selected_read_data\(7),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|readdata\(7));

-- Location: LCCOMB_X14_Y10_N12
\u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[7]~feeder_combout\ = \u0|uart_0|the_soc_uart_0_regs|readdata\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|uart_0|the_soc_uart_0_regs|readdata\(7),
	combout => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[7]~feeder_combout\);

-- Location: FF_X14_Y10_N13
\u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[7]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X14_Y10_N14
\u0|core0|cpu|av_ld_byte0_data_nxt[7]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[7]~43_combout\ = (\u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(7)) # 
-- ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(7))))) # (!\u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(7),
	datad => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(7),
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[7]~43_combout\);

-- Location: LCCOMB_X19_Y20_N30
\ADC0|Selector5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC0|Selector5~1_combout\ = (\ADC0|curr_state.confirm_bit~q\ & ((\ADC0|curr_iter\(0)) # ((\ADC0|curr_iter\(1)) # (!\ADC0|curr_iter\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC0|curr_iter\(0),
	datab => \ADC0|curr_iter\(2),
	datac => \ADC0|curr_iter\(1),
	datad => \ADC0|curr_state.confirm_bit~q\,
	combout => \ADC0|Selector5~1_combout\);

-- Location: LCCOMB_X19_Y20_N12
\ADC0|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC0|Selector5~0_combout\ = (\ADC0|Selector8~0_combout\ & (\ADC0|curr_iter\(2) & (!\ADC0|curr_iter\(1) & !\ADC0|curr_iter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC0|Selector8~0_combout\,
	datab => \ADC0|curr_iter\(2),
	datac => \ADC0|curr_iter\(1),
	datad => \ADC0|curr_iter\(0),
	combout => \ADC0|Selector5~0_combout\);

-- Location: LCCOMB_X18_Y20_N30
\ADC0|Selector5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC0|Selector5~2_combout\ = (\ADC0|Selector5~0_combout\) # ((\ADC0|curr_dac\(4) & ((\ADC0|Selector5~1_combout\) # (!\ADC0|Selector9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC0|Selector5~1_combout\,
	datab => \ADC0|Selector5~0_combout\,
	datac => \ADC0|curr_dac\(4),
	datad => \ADC0|Selector9~0_combout\,
	combout => \ADC0|Selector5~2_combout\);

-- Location: FF_X18_Y20_N31
\ADC0|curr_dac[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0clkctrl_outclk\,
	d => \ADC0|Selector5~2_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC0|curr_dac\(4));

-- Location: FF_X18_Y20_N17
\ADC0|curr_conv[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0clkctrl_outclk\,
	asdata => \ADC0|curr_dac\(4),
	clrn => \rst_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \ADC0|curr_state.update_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC0|curr_conv\(4));

-- Location: LCCOMB_X19_Y12_N14
\u0|gpio_1_adc|read_mux_out[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|gpio_1_adc|read_mux_out\(7) = (!\u0|core0|cpu|W_alu_result\(2) & (!\u0|core0|cpu|W_alu_result\(4) & (\ADC0|curr_conv\(4) & !\u0|core0|cpu|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(2),
	datab => \u0|core0|cpu|W_alu_result\(4),
	datac => \ADC0|curr_conv\(4),
	datad => \u0|core0|cpu|W_alu_result\(3),
	combout => \u0|gpio_1_adc|read_mux_out\(7));

-- Location: FF_X19_Y12_N15
\u0|gpio_1_adc|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|gpio_1_adc|read_mux_out\(7),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|gpio_1_adc|readdata\(7));

-- Location: FF_X18_Y16_N7
\u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|gpio_1_adc|readdata\(7),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X18_Y16_N6
\u0|core0|cpu|av_ld_byte0_data_nxt[7]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[7]~44_combout\ = (\u0|core0|cpu|av_ld_byte0_data_nxt[7]~42_combout\) # ((\u0|core0|cpu|av_ld_byte0_data_nxt[7]~43_combout\) # ((\u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre\(7) & 
-- \u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_ld_byte0_data_nxt[7]~42_combout\,
	datab => \u0|core0|cpu|av_ld_byte0_data_nxt[7]~43_combout\,
	datac => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre\(7),
	datad => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[7]~44_combout\);

-- Location: LCCOMB_X18_Y14_N28
\u0|core0|cpu|av_ld_byte0_data_nxt[7]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[7]~45_combout\ = (!\u0|core0|cpu|av_ld_rshift8~1_combout\ & ((\u0|core0|cpu|av_ld_byte0_data_nxt[7]~44_combout\) # ((\u0|core0|cpu|av_ld_byte0_data_nxt[7]~21_combout\ & 
-- \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_ld_byte0_data_nxt[7]~21_combout\,
	datab => \u0|core0|cpu|av_ld_rshift8~1_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datad => \u0|core0|cpu|av_ld_byte0_data_nxt[7]~44_combout\,
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[7]~45_combout\);

-- Location: LCCOMB_X13_Y13_N24
\u0|core0|cpu|av_ld_byte0_data_nxt[7]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[7]~60_combout\ = (\u0|core0|cpu|av_ld_byte0_data_nxt[7]~45_combout\) # ((\u0|core0|cpu|av_ld_byte1_data\(7) & (\u0|core0|cpu|av_ld_rshift8~0_combout\ & \u0|core0|cpu|av_ld_aligning_data~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_ld_byte1_data\(7),
	datab => \u0|core0|cpu|av_ld_rshift8~0_combout\,
	datac => \u0|core0|cpu|av_ld_byte0_data_nxt[7]~45_combout\,
	datad => \u0|core0|cpu|av_ld_aligning_data~q\,
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[7]~60_combout\);

-- Location: LCCOMB_X16_Y13_N4
\u0|core0|cpu|av_ld_byte0_data[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data[7]~0_combout\ = (\u0|core0|cpu|av_ld_rshift8~0_combout\) # (!\u0|core0|cpu|av_ld_aligning_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|av_ld_rshift8~0_combout\,
	datad => \u0|core0|cpu|av_ld_aligning_data~q\,
	combout => \u0|core0|cpu|av_ld_byte0_data[7]~0_combout\);

-- Location: FF_X13_Y13_N25
\u0|core0|cpu|av_ld_byte0_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|av_ld_byte0_data_nxt[7]~60_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|av_ld_byte0_data\(7));

-- Location: LCCOMB_X14_Y17_N2
\u0|core0|cpu|W_rf_wr_data[7]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_rf_wr_data[7]~28_combout\ = (\u0|core0|cpu|R_ctrl_ld~q\ & (((\u0|core0|cpu|av_ld_byte0_data\(7))))) # (!\u0|core0|cpu|R_ctrl_ld~q\ & (\u0|core0|cpu|W_alu_result\(7) & ((!\u0|core0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_ctrl_ld~q\,
	datab => \u0|core0|cpu|W_alu_result\(7),
	datac => \u0|core0|cpu|av_ld_byte0_data\(7),
	datad => \u0|core0|cpu|E_alu_result~0_combout\,
	combout => \u0|core0|cpu|W_rf_wr_data[7]~28_combout\);

-- Location: LCCOMB_X16_Y15_N14
\u0|core0|cpu|E_st_data[23]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_st_data[23]~15_combout\ = (\u0|core0|cpu|d_byteenable[2]~0_combout\ & ((\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7)))) # (!\u0|core0|cpu|d_byteenable[2]~0_combout\ & 
-- (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|d_byteenable[2]~0_combout\,
	datac => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	datad => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	combout => \u0|core0|cpu|E_st_data[23]~15_combout\);

-- Location: FF_X16_Y15_N15
\u0|core0|cpu|d_writedata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_st_data[23]~15_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|d_writedata\(23));

-- Location: LCCOMB_X16_Y15_N6
\u0|mm_interconnect_0|cmd_mux|src_payload~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~29_combout\ = (\u0|core0|cpu|d_writedata\(23) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|d_writedata\(23),
	datac => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~29_combout\);

-- Location: FF_X16_Y15_N7
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(23));

-- Location: LCCOMB_X28_Y15_N22
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[23]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[23]~28_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(23))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(23),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(23),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[23]~28_combout\);

-- Location: LCCOMB_X21_Y15_N10
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~19_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~19_combout\);

-- Location: FF_X21_Y15_N11
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(30));

-- Location: FF_X17_Y16_N17
\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(30),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(30));

-- Location: LCCOMB_X17_Y16_N10
\u0|core0|cpu|F_iw[30]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[30]~37_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\ & (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\ & \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\,
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\,
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(30),
	combout => \u0|core0|cpu|F_iw[30]~37_combout\);

-- Location: LCCOMB_X17_Y16_N20
\u0|core0|cpu|F_iw[30]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[30]~38_combout\ = (\u0|core0|cpu|D_iw[24]~1_combout\ & ((\u0|core0|cpu|F_iw[30]~37_combout\) # ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(14) & 
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw[24]~1_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(14),
	datac => \u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\,
	datad => \u0|core0|cpu|F_iw[30]~37_combout\,
	combout => \u0|core0|cpu|F_iw[30]~38_combout\);

-- Location: FF_X17_Y16_N21
\u0|core0|cpu|D_iw[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_iw[30]~38_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|D_iw\(30));

-- Location: LCCOMB_X11_Y15_N12
\u0|core0|cpu|E_src1[11]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_src1[11]~15_combout\ = (\u0|core0|cpu|R_src1~14_combout\ & ((\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11)))) # (!\u0|core0|cpu|R_src1~14_combout\ & (\u0|core0|cpu|D_iw\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(15),
	datab => \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11),
	datad => \u0|core0|cpu|R_src1~14_combout\,
	combout => \u0|core0|cpu|E_src1[11]~15_combout\);

-- Location: FF_X11_Y15_N13
\u0|core0|cpu|E_src1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_src1[11]~15_combout\,
	asdata => \u0|core0|cpu|F_pc_plus_one[9]~18_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src1\(11));

-- Location: LCCOMB_X11_Y16_N30
\u0|core0|cpu|E_logic_result[11]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_logic_result[11]~17_combout\ = (\u0|core0|cpu|E_src1\(11) & (\u0|core0|cpu|R_logic_op\(1) $ (((\u0|core0|cpu|E_src2\(11) & \u0|core0|cpu|R_logic_op\(0)))))) # (!\u0|core0|cpu|E_src1\(11) & ((\u0|core0|cpu|E_src2\(11) & 
-- (\u0|core0|cpu|R_logic_op\(1))) # (!\u0|core0|cpu|E_src2\(11) & (!\u0|core0|cpu|R_logic_op\(1) & !\u0|core0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_src1\(11),
	datab => \u0|core0|cpu|E_src2\(11),
	datac => \u0|core0|cpu|R_logic_op\(1),
	datad => \u0|core0|cpu|R_logic_op\(0),
	combout => \u0|core0|cpu|E_logic_result[11]~17_combout\);

-- Location: LCCOMB_X11_Y16_N8
\u0|core0|cpu|W_alu_result[11]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_alu_result[11]~17_combout\ = (\u0|core0|cpu|R_ctrl_logic~q\ & (\u0|core0|cpu|E_logic_result[11]~17_combout\)) # (!\u0|core0|cpu|R_ctrl_logic~q\ & ((\u0|core0|cpu|Add1~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_logic_result[11]~17_combout\,
	datab => \u0|core0|cpu|Add1~52_combout\,
	datad => \u0|core0|cpu|R_ctrl_logic~q\,
	combout => \u0|core0|cpu|W_alu_result[11]~17_combout\);

-- Location: FF_X11_Y16_N9
\u0|core0|cpu|W_alu_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|W_alu_result[11]~17_combout\,
	asdata => \u0|core0|cpu|E_shift_rot_result\(11),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|E_alu_result~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|W_alu_result\(11));

-- Location: LCCOMB_X19_Y10_N0
\u0|mm_interconnect_0|router|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal2~0_combout\ = (!\u0|core0|cpu|W_alu_result\(10) & (!\u0|core0|cpu|W_alu_result\(11) & (!\u0|core0|cpu|W_alu_result\(9) & \u0|core0|cpu|W_alu_result\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(10),
	datab => \u0|core0|cpu|W_alu_result\(11),
	datac => \u0|core0|cpu|W_alu_result\(9),
	datad => \u0|core0|cpu|W_alu_result\(28),
	combout => \u0|mm_interconnect_0|router|Equal2~0_combout\);

-- Location: LCCOMB_X19_Y10_N16
\u0|mm_interconnect_0|router|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal2~2_combout\ = (!\u0|core0|cpu|W_alu_result\(8) & (!\u0|core0|cpu|W_alu_result\(7) & \u0|mm_interconnect_0|router|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|W_alu_result\(8),
	datac => \u0|core0|cpu|W_alu_result\(7),
	datad => \u0|mm_interconnect_0|router|Equal2~0_combout\,
	combout => \u0|mm_interconnect_0|router|Equal2~2_combout\);

-- Location: LCCOMB_X19_Y10_N30
\u0|mm_interconnect_0|router|Equal2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal2~3_combout\ = (\u0|mm_interconnect_0|router|Equal0~3_combout\ & (!\u0|core0|cpu|W_alu_result\(5) & (!\u0|core0|cpu|W_alu_result\(6) & \u0|mm_interconnect_0|router|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|Equal0~3_combout\,
	datab => \u0|core0|cpu|W_alu_result\(5),
	datac => \u0|core0|cpu|W_alu_result\(6),
	datad => \u0|mm_interconnect_0|router|Equal2~2_combout\,
	combout => \u0|mm_interconnect_0|router|Equal2~3_combout\);

-- Location: LCCOMB_X17_Y11_N4
\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0_combout\ = (\u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter[1]~1_combout\ & (!\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout\ & 
-- (!\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0) & \u0|timer_0|period_l_wr_strobe~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter[1]~1_combout\,
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout\,
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0),
	datad => \u0|timer_0|period_l_wr_strobe~2_combout\,
	combout => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0_combout\);

-- Location: FF_X17_Y11_N5
\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X16_Y11_N24
\u0|timer_0|period_l_wr_strobe~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_wr_strobe~3_combout\ = (!\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1) & (!\u0|mm_interconnect_0|core0_data_master_translator|write_accepted~q\ & (\u0|core0|cpu|d_write~q\ & 
-- \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1),
	datab => \u0|mm_interconnect_0|core0_data_master_translator|write_accepted~q\,
	datac => \u0|core0|cpu|d_write~q\,
	datad => \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\,
	combout => \u0|timer_0|period_l_wr_strobe~3_combout\);

-- Location: LCCOMB_X12_Y10_N20
\u0|timer_0|period_l_wr_strobe~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_wr_strobe~4_combout\ = (\u0|mm_interconnect_0|router|Equal2~3_combout\ & (!\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0) & (!\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(1) & 
-- \u0|timer_0|period_l_wr_strobe~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|Equal2~3_combout\,
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(1),
	datad => \u0|timer_0|period_l_wr_strobe~3_combout\,
	combout => \u0|timer_0|period_l_wr_strobe~4_combout\);

-- Location: LCCOMB_X11_Y10_N30
\u0|timer_0|period_l_wr_strobe\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_wr_strobe~combout\ = (\u0|core0|cpu|W_alu_result\(3) & (!\u0|core0|cpu|W_alu_result\(4) & (\u0|timer_0|period_l_wr_strobe~4_combout\ & !\u0|core0|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(3),
	datab => \u0|core0|cpu|W_alu_result\(4),
	datac => \u0|timer_0|period_l_wr_strobe~4_combout\,
	datad => \u0|core0|cpu|W_alu_result\(2),
	combout => \u0|timer_0|period_l_wr_strobe~combout\);

-- Location: FF_X12_Y8_N1
\u0|timer_0|period_l_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|period_l_register[0]~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(0));

-- Location: LCCOMB_X13_Y10_N6
\u0|timer_0|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~5_combout\ = (!\u0|timer_0|internal_counter\(18) & !\u0|timer_0|internal_counter\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(18),
	datac => \u0|timer_0|internal_counter\(19),
	combout => \u0|timer_0|Equal0~5_combout\);

-- Location: LCCOMB_X14_Y10_N18
\u0|timer_0|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~6_combout\ = (!\u0|timer_0|internal_counter\(20) & (!\u0|timer_0|internal_counter\(21) & (!\u0|timer_0|internal_counter\(22) & !\u0|timer_0|internal_counter\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(20),
	datab => \u0|timer_0|internal_counter\(21),
	datac => \u0|timer_0|internal_counter\(22),
	datad => \u0|timer_0|internal_counter\(23),
	combout => \u0|timer_0|Equal0~6_combout\);

-- Location: LCCOMB_X13_Y10_N24
\u0|timer_0|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~7_combout\ = (\u0|timer_0|Equal0~5_combout\ & (!\u0|timer_0|internal_counter\(17) & (!\u0|timer_0|internal_counter\(16) & \u0|timer_0|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal0~5_combout\,
	datab => \u0|timer_0|internal_counter\(17),
	datac => \u0|timer_0|internal_counter\(16),
	datad => \u0|timer_0|Equal0~6_combout\,
	combout => \u0|timer_0|Equal0~7_combout\);

-- Location: LCCOMB_X13_Y8_N28
\u0|timer_0|internal_counter[30]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[30]~92_combout\ = (\u0|timer_0|internal_counter\(30) & ((GND) # (!\u0|timer_0|internal_counter[29]~91\))) # (!\u0|timer_0|internal_counter\(30) & (\u0|timer_0|internal_counter[29]~91\ $ (GND)))
-- \u0|timer_0|internal_counter[30]~93\ = CARRY((\u0|timer_0|internal_counter\(30)) # (!\u0|timer_0|internal_counter[29]~91\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(30),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[29]~91\,
	combout => \u0|timer_0|internal_counter[30]~92_combout\,
	cout => \u0|timer_0|internal_counter[30]~93\);

-- Location: LCCOMB_X13_Y8_N30
\u0|timer_0|internal_counter[31]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[31]~94_combout\ = \u0|timer_0|internal_counter\(31) $ (!\u0|timer_0|internal_counter[30]~93\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(31),
	cin => \u0|timer_0|internal_counter[30]~93\,
	combout => \u0|timer_0|internal_counter[31]~94_combout\);

-- Location: FF_X12_Y9_N15
\u0|timer_0|period_h_register[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|d_writedata\(15),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(15));

-- Location: LCCOMB_X14_Y11_N8
\u0|timer_0|control_wr_strobe\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|control_wr_strobe~combout\ = (\u0|timer_0|period_l_wr_strobe~2_combout\ & (\u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\ & (!\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0) & \u0|timer_0|period_l_wr_strobe~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|period_l_wr_strobe~2_combout\,
	datab => \u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\,
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0),
	datad => \u0|timer_0|period_l_wr_strobe~3_combout\,
	combout => \u0|timer_0|control_wr_strobe~combout\);

-- Location: FF_X14_Y11_N15
\u0|timer_0|control_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|d_writedata\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|control_register\(1));

-- Location: LCCOMB_X14_Y11_N2
\u0|timer_0|force_reload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|force_reload~0_combout\ = (\u0|timer_0|period_l_wr_strobe~4_combout\ & (!\u0|core0|cpu|W_alu_result\(4) & \u0|core0|cpu|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|period_l_wr_strobe~4_combout\,
	datab => \u0|core0|cpu|W_alu_result\(4),
	datad => \u0|core0|cpu|W_alu_result\(3),
	combout => \u0|timer_0|force_reload~0_combout\);

-- Location: FF_X14_Y11_N3
\u0|timer_0|force_reload\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|force_reload~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|force_reload~q\);

-- Location: LCCOMB_X14_Y11_N0
\u0|timer_0|counter_is_running~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_is_running~0_combout\ = (\u0|timer_0|counter_is_running~q\ & (!\u0|timer_0|force_reload~q\ & ((\u0|timer_0|control_register\(1)) # (!\u0|timer_0|Equal0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|control_register\(1),
	datab => \u0|timer_0|counter_is_running~q\,
	datac => \u0|timer_0|force_reload~q\,
	datad => \u0|timer_0|Equal0~10_combout\,
	combout => \u0|timer_0|counter_is_running~0_combout\);

-- Location: LCCOMB_X14_Y11_N28
\u0|timer_0|counter_is_running~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_is_running~1_combout\ = (\u0|timer_0|control_wr_strobe~combout\ & ((\u0|core0|cpu|d_writedata\(2)) # ((\u0|timer_0|counter_is_running~0_combout\ & !\u0|core0|cpu|d_writedata\(3))))) # (!\u0|timer_0|control_wr_strobe~combout\ & 
-- (\u0|timer_0|counter_is_running~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|counter_is_running~0_combout\,
	datab => \u0|core0|cpu|d_writedata\(2),
	datac => \u0|core0|cpu|d_writedata\(3),
	datad => \u0|timer_0|control_wr_strobe~combout\,
	combout => \u0|timer_0|counter_is_running~1_combout\);

-- Location: FF_X14_Y11_N29
\u0|timer_0|counter_is_running\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|counter_is_running~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_is_running~q\);

-- Location: LCCOMB_X14_Y11_N30
\u0|timer_0|always0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|always0~1_combout\ = (\u0|timer_0|counter_is_running~q\) # (\u0|timer_0|force_reload~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|counter_is_running~q\,
	datac => \u0|timer_0|force_reload~q\,
	combout => \u0|timer_0|always0~1_combout\);

-- Location: FF_X13_Y8_N31
\u0|timer_0|internal_counter[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|internal_counter[31]~94_combout\,
	asdata => \u0|timer_0|period_h_register\(15),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(31));

-- Location: LCCOMB_X12_Y10_N24
\u0|timer_0|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~9_combout\ = (!\u0|timer_0|internal_counter\(31) & (!\u0|timer_0|internal_counter\(30) & (!\u0|timer_0|internal_counter\(28) & !\u0|timer_0|internal_counter\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(31),
	datab => \u0|timer_0|internal_counter\(30),
	datac => \u0|timer_0|internal_counter\(28),
	datad => \u0|timer_0|internal_counter\(29),
	combout => \u0|timer_0|Equal0~9_combout\);

-- Location: LCCOMB_X14_Y9_N18
\u0|timer_0|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~2_combout\ = (!\u0|timer_0|internal_counter\(10) & (\u0|timer_0|internal_counter\(8) & (!\u0|timer_0|internal_counter\(11) & \u0|timer_0|internal_counter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(10),
	datab => \u0|timer_0|internal_counter\(8),
	datac => \u0|timer_0|internal_counter\(11),
	datad => \u0|timer_0|internal_counter\(9),
	combout => \u0|timer_0|Equal0~2_combout\);

-- Location: LCCOMB_X13_Y10_N8
\u0|timer_0|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~0_combout\ = (\u0|timer_0|internal_counter\(2) & (\u0|timer_0|internal_counter\(1) & (\u0|timer_0|internal_counter\(3) & \u0|timer_0|internal_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(2),
	datab => \u0|timer_0|internal_counter\(1),
	datac => \u0|timer_0|internal_counter\(3),
	datad => \u0|timer_0|internal_counter\(0),
	combout => \u0|timer_0|Equal0~0_combout\);

-- Location: LCCOMB_X13_Y10_N26
\u0|timer_0|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~3_combout\ = (!\u0|timer_0|internal_counter\(12) & (\u0|timer_0|internal_counter\(15) & (!\u0|timer_0|internal_counter\(13) & \u0|timer_0|internal_counter\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(12),
	datab => \u0|timer_0|internal_counter\(15),
	datac => \u0|timer_0|internal_counter\(13),
	datad => \u0|timer_0|internal_counter\(14),
	combout => \u0|timer_0|Equal0~3_combout\);

-- Location: LCCOMB_X14_Y10_N24
\u0|timer_0|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~1_combout\ = (!\u0|timer_0|internal_counter\(7) & (!\u0|timer_0|internal_counter\(4) & (!\u0|timer_0|internal_counter\(5) & \u0|timer_0|internal_counter\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(7),
	datab => \u0|timer_0|internal_counter\(4),
	datac => \u0|timer_0|internal_counter\(5),
	datad => \u0|timer_0|internal_counter\(6),
	combout => \u0|timer_0|Equal0~1_combout\);

-- Location: LCCOMB_X13_Y10_N20
\u0|timer_0|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~4_combout\ = (\u0|timer_0|Equal0~2_combout\ & (\u0|timer_0|Equal0~0_combout\ & (\u0|timer_0|Equal0~3_combout\ & \u0|timer_0|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal0~2_combout\,
	datab => \u0|timer_0|Equal0~0_combout\,
	datac => \u0|timer_0|Equal0~3_combout\,
	datad => \u0|timer_0|Equal0~1_combout\,
	combout => \u0|timer_0|Equal0~4_combout\);

-- Location: LCCOMB_X14_Y9_N28
\u0|timer_0|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~8_combout\ = (!\u0|timer_0|internal_counter\(24) & (!\u0|timer_0|internal_counter\(26) & (!\u0|timer_0|internal_counter\(25) & !\u0|timer_0|internal_counter\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(24),
	datab => \u0|timer_0|internal_counter\(26),
	datac => \u0|timer_0|internal_counter\(25),
	datad => \u0|timer_0|internal_counter\(27),
	combout => \u0|timer_0|Equal0~8_combout\);

-- Location: LCCOMB_X12_Y10_N10
\u0|timer_0|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~10_combout\ = (\u0|timer_0|Equal0~7_combout\ & (\u0|timer_0|Equal0~9_combout\ & (\u0|timer_0|Equal0~4_combout\ & \u0|timer_0|Equal0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal0~7_combout\,
	datab => \u0|timer_0|Equal0~9_combout\,
	datac => \u0|timer_0|Equal0~4_combout\,
	datad => \u0|timer_0|Equal0~8_combout\,
	combout => \u0|timer_0|Equal0~10_combout\);

-- Location: LCCOMB_X14_Y11_N12
\u0|timer_0|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|always0~0_combout\ = (\u0|timer_0|Equal0~10_combout\) # (\u0|timer_0|force_reload~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|Equal0~10_combout\,
	datad => \u0|timer_0|force_reload~q\,
	combout => \u0|timer_0|always0~0_combout\);

-- Location: FF_X13_Y9_N1
\u0|timer_0|internal_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|internal_counter[0]~32_combout\,
	asdata => \u0|timer_0|period_l_register\(0),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(0));

-- Location: LCCOMB_X13_Y9_N2
\u0|timer_0|internal_counter[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[1]~34_combout\ = (\u0|timer_0|internal_counter\(1) & (\u0|timer_0|internal_counter[0]~33\ $ (GND))) # (!\u0|timer_0|internal_counter\(1) & (!\u0|timer_0|internal_counter[0]~33\ & VCC))
-- \u0|timer_0|internal_counter[1]~35\ = CARRY((\u0|timer_0|internal_counter\(1) & !\u0|timer_0|internal_counter[0]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(1),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[0]~33\,
	combout => \u0|timer_0|internal_counter[1]~34_combout\,
	cout => \u0|timer_0|internal_counter[1]~35\);

-- Location: LCCOMB_X12_Y8_N18
\u0|timer_0|period_l_register[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[1]~1_combout\ = !\u0|core0|cpu|d_writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|d_writedata\(1),
	combout => \u0|timer_0|period_l_register[1]~1_combout\);

-- Location: FF_X12_Y8_N19
\u0|timer_0|period_l_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|period_l_register[1]~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(1));

-- Location: FF_X13_Y9_N3
\u0|timer_0|internal_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|internal_counter[1]~34_combout\,
	asdata => \u0|timer_0|period_l_register\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(1));

-- Location: LCCOMB_X13_Y9_N4
\u0|timer_0|internal_counter[2]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[2]~36_combout\ = (\u0|timer_0|internal_counter\(2) & (!\u0|timer_0|internal_counter[1]~35\)) # (!\u0|timer_0|internal_counter\(2) & ((\u0|timer_0|internal_counter[1]~35\) # (GND)))
-- \u0|timer_0|internal_counter[2]~37\ = CARRY((!\u0|timer_0|internal_counter[1]~35\) # (!\u0|timer_0|internal_counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(2),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[1]~35\,
	combout => \u0|timer_0|internal_counter[2]~36_combout\,
	cout => \u0|timer_0|internal_counter[2]~37\);

-- Location: LCCOMB_X12_Y8_N28
\u0|timer_0|period_l_register[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[2]~2_combout\ = !\u0|core0|cpu|d_writedata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|d_writedata\(2),
	combout => \u0|timer_0|period_l_register[2]~2_combout\);

-- Location: FF_X12_Y8_N29
\u0|timer_0|period_l_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|period_l_register[2]~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(2));

-- Location: FF_X13_Y9_N5
\u0|timer_0|internal_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|internal_counter[2]~36_combout\,
	asdata => \u0|timer_0|period_l_register\(2),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(2));

-- Location: LCCOMB_X13_Y9_N6
\u0|timer_0|internal_counter[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[3]~38_combout\ = (\u0|timer_0|internal_counter\(3) & (\u0|timer_0|internal_counter[2]~37\ $ (GND))) # (!\u0|timer_0|internal_counter\(3) & (!\u0|timer_0|internal_counter[2]~37\ & VCC))
-- \u0|timer_0|internal_counter[3]~39\ = CARRY((\u0|timer_0|internal_counter\(3) & !\u0|timer_0|internal_counter[2]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(3),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[2]~37\,
	combout => \u0|timer_0|internal_counter[3]~38_combout\,
	cout => \u0|timer_0|internal_counter[3]~39\);

-- Location: LCCOMB_X12_Y8_N22
\u0|timer_0|period_l_register[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[3]~3_combout\ = !\u0|core0|cpu|d_writedata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|d_writedata\(3),
	combout => \u0|timer_0|period_l_register[3]~3_combout\);

-- Location: FF_X12_Y8_N23
\u0|timer_0|period_l_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|period_l_register[3]~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(3));

-- Location: FF_X13_Y9_N7
\u0|timer_0|internal_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|internal_counter[3]~38_combout\,
	asdata => \u0|timer_0|period_l_register\(3),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(3));

-- Location: LCCOMB_X13_Y9_N8
\u0|timer_0|internal_counter[4]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[4]~40_combout\ = (\u0|timer_0|internal_counter\(4) & ((GND) # (!\u0|timer_0|internal_counter[3]~39\))) # (!\u0|timer_0|internal_counter\(4) & (\u0|timer_0|internal_counter[3]~39\ $ (GND)))
-- \u0|timer_0|internal_counter[4]~41\ = CARRY((\u0|timer_0|internal_counter\(4)) # (!\u0|timer_0|internal_counter[3]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(4),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[3]~39\,
	combout => \u0|timer_0|internal_counter[4]~40_combout\,
	cout => \u0|timer_0|internal_counter[4]~41\);

-- Location: FF_X12_Y9_N17
\u0|timer_0|period_l_register[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|d_writedata\(4),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(4));

-- Location: FF_X13_Y9_N9
\u0|timer_0|internal_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|internal_counter[4]~40_combout\,
	asdata => \u0|timer_0|period_l_register\(4),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(4));

-- Location: LCCOMB_X13_Y9_N10
\u0|timer_0|internal_counter[5]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[5]~42_combout\ = (\u0|timer_0|internal_counter\(5) & (\u0|timer_0|internal_counter[4]~41\ & VCC)) # (!\u0|timer_0|internal_counter\(5) & (!\u0|timer_0|internal_counter[4]~41\))
-- \u0|timer_0|internal_counter[5]~43\ = CARRY((!\u0|timer_0|internal_counter\(5) & !\u0|timer_0|internal_counter[4]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(5),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[4]~41\,
	combout => \u0|timer_0|internal_counter[5]~42_combout\,
	cout => \u0|timer_0|internal_counter[5]~43\);

-- Location: FF_X12_Y9_N19
\u0|timer_0|period_l_register[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|d_writedata\(5),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(5));

-- Location: FF_X13_Y9_N11
\u0|timer_0|internal_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|internal_counter[5]~42_combout\,
	asdata => \u0|timer_0|period_l_register\(5),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(5));

-- Location: LCCOMB_X13_Y9_N12
\u0|timer_0|internal_counter[6]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[6]~44_combout\ = (\u0|timer_0|internal_counter\(6) & (!\u0|timer_0|internal_counter[5]~43\)) # (!\u0|timer_0|internal_counter\(6) & ((\u0|timer_0|internal_counter[5]~43\) # (GND)))
-- \u0|timer_0|internal_counter[6]~45\ = CARRY((!\u0|timer_0|internal_counter[5]~43\) # (!\u0|timer_0|internal_counter\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(6),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[5]~43\,
	combout => \u0|timer_0|internal_counter[6]~44_combout\,
	cout => \u0|timer_0|internal_counter[6]~45\);

-- Location: LCCOMB_X12_Y8_N8
\u0|timer_0|period_l_register[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[6]~4_combout\ = !\u0|core0|cpu|d_writedata\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|d_writedata\(6),
	combout => \u0|timer_0|period_l_register[6]~4_combout\);

-- Location: FF_X12_Y8_N9
\u0|timer_0|period_l_register[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|period_l_register[6]~4_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(6));

-- Location: FF_X13_Y9_N13
\u0|timer_0|internal_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|internal_counter[6]~44_combout\,
	asdata => \u0|timer_0|period_l_register\(6),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(6));

-- Location: LCCOMB_X13_Y9_N14
\u0|timer_0|internal_counter[7]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[7]~46_combout\ = (\u0|timer_0|internal_counter\(7) & (\u0|timer_0|internal_counter[6]~45\ & VCC)) # (!\u0|timer_0|internal_counter\(7) & (!\u0|timer_0|internal_counter[6]~45\))
-- \u0|timer_0|internal_counter[7]~47\ = CARRY((!\u0|timer_0|internal_counter\(7) & !\u0|timer_0|internal_counter[6]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(7),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[6]~45\,
	combout => \u0|timer_0|internal_counter[7]~46_combout\,
	cout => \u0|timer_0|internal_counter[7]~47\);

-- Location: FF_X13_Y9_N15
\u0|timer_0|internal_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|internal_counter[7]~46_combout\,
	asdata => \u0|timer_0|period_l_register\(7),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(7));

-- Location: LCCOMB_X13_Y9_N16
\u0|timer_0|internal_counter[8]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[8]~48_combout\ = (\u0|timer_0|internal_counter\(8) & (!\u0|timer_0|internal_counter[7]~47\)) # (!\u0|timer_0|internal_counter\(8) & ((\u0|timer_0|internal_counter[7]~47\) # (GND)))
-- \u0|timer_0|internal_counter[8]~49\ = CARRY((!\u0|timer_0|internal_counter[7]~47\) # (!\u0|timer_0|internal_counter\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(8),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[7]~47\,
	combout => \u0|timer_0|internal_counter[8]~48_combout\,
	cout => \u0|timer_0|internal_counter[8]~49\);

-- Location: FF_X13_Y9_N17
\u0|timer_0|internal_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|internal_counter[8]~48_combout\,
	asdata => \u0|timer_0|period_l_register\(8),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(8));

-- Location: LCCOMB_X13_Y9_N18
\u0|timer_0|internal_counter[9]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[9]~50_combout\ = (\u0|timer_0|internal_counter\(9) & (\u0|timer_0|internal_counter[8]~49\ $ (GND))) # (!\u0|timer_0|internal_counter\(9) & (!\u0|timer_0|internal_counter[8]~49\ & VCC))
-- \u0|timer_0|internal_counter[9]~51\ = CARRY((\u0|timer_0|internal_counter\(9) & !\u0|timer_0|internal_counter[8]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(9),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[8]~49\,
	combout => \u0|timer_0|internal_counter[9]~50_combout\,
	cout => \u0|timer_0|internal_counter[9]~51\);

-- Location: LCCOMB_X12_Y8_N12
\u0|timer_0|period_l_register[9]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[9]~6_combout\ = !\u0|core0|cpu|d_writedata\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|d_writedata\(9),
	combout => \u0|timer_0|period_l_register[9]~6_combout\);

-- Location: FF_X12_Y8_N13
\u0|timer_0|period_l_register[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|period_l_register[9]~6_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(9));

-- Location: FF_X13_Y9_N19
\u0|timer_0|internal_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|internal_counter[9]~50_combout\,
	asdata => \u0|timer_0|period_l_register\(9),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(9));

-- Location: LCCOMB_X13_Y9_N20
\u0|timer_0|internal_counter[10]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[10]~52_combout\ = (\u0|timer_0|internal_counter\(10) & ((GND) # (!\u0|timer_0|internal_counter[9]~51\))) # (!\u0|timer_0|internal_counter\(10) & (\u0|timer_0|internal_counter[9]~51\ $ (GND)))
-- \u0|timer_0|internal_counter[10]~53\ = CARRY((\u0|timer_0|internal_counter\(10)) # (!\u0|timer_0|internal_counter[9]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(10),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[9]~51\,
	combout => \u0|timer_0|internal_counter[10]~52_combout\,
	cout => \u0|timer_0|internal_counter[10]~53\);

-- Location: FF_X13_Y9_N21
\u0|timer_0|internal_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|internal_counter[10]~52_combout\,
	asdata => \u0|timer_0|period_l_register\(10),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(10));

-- Location: LCCOMB_X13_Y9_N22
\u0|timer_0|internal_counter[11]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[11]~54_combout\ = (\u0|timer_0|internal_counter\(11) & (\u0|timer_0|internal_counter[10]~53\ & VCC)) # (!\u0|timer_0|internal_counter\(11) & (!\u0|timer_0|internal_counter[10]~53\))
-- \u0|timer_0|internal_counter[11]~55\ = CARRY((!\u0|timer_0|internal_counter\(11) & !\u0|timer_0|internal_counter[10]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(11),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[10]~53\,
	combout => \u0|timer_0|internal_counter[11]~54_combout\,
	cout => \u0|timer_0|internal_counter[11]~55\);

-- Location: FF_X12_Y9_N1
\u0|timer_0|period_l_register[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|d_writedata\(11),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(11));

-- Location: FF_X13_Y9_N23
\u0|timer_0|internal_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|internal_counter[11]~54_combout\,
	asdata => \u0|timer_0|period_l_register\(11),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(11));

-- Location: LCCOMB_X13_Y9_N24
\u0|timer_0|internal_counter[12]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[12]~56_combout\ = (\u0|timer_0|internal_counter\(12) & ((GND) # (!\u0|timer_0|internal_counter[11]~55\))) # (!\u0|timer_0|internal_counter\(12) & (\u0|timer_0|internal_counter[11]~55\ $ (GND)))
-- \u0|timer_0|internal_counter[12]~57\ = CARRY((\u0|timer_0|internal_counter\(12)) # (!\u0|timer_0|internal_counter[11]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(12),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[11]~55\,
	combout => \u0|timer_0|internal_counter[12]~56_combout\,
	cout => \u0|timer_0|internal_counter[12]~57\);

-- Location: FF_X13_Y9_N25
\u0|timer_0|internal_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|internal_counter[12]~56_combout\,
	asdata => \u0|timer_0|period_l_register\(12),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(12));

-- Location: LCCOMB_X13_Y9_N26
\u0|timer_0|internal_counter[13]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[13]~58_combout\ = (\u0|timer_0|internal_counter\(13) & (\u0|timer_0|internal_counter[12]~57\ & VCC)) # (!\u0|timer_0|internal_counter\(13) & (!\u0|timer_0|internal_counter[12]~57\))
-- \u0|timer_0|internal_counter[13]~59\ = CARRY((!\u0|timer_0|internal_counter\(13) & !\u0|timer_0|internal_counter[12]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(13),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[12]~57\,
	combout => \u0|timer_0|internal_counter[13]~58_combout\,
	cout => \u0|timer_0|internal_counter[13]~59\);

-- Location: FF_X13_Y9_N27
\u0|timer_0|internal_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|internal_counter[13]~58_combout\,
	asdata => \u0|timer_0|period_l_register\(13),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(13));

-- Location: LCCOMB_X13_Y9_N28
\u0|timer_0|internal_counter[14]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[14]~60_combout\ = (\u0|timer_0|internal_counter\(14) & (!\u0|timer_0|internal_counter[13]~59\)) # (!\u0|timer_0|internal_counter\(14) & ((\u0|timer_0|internal_counter[13]~59\) # (GND)))
-- \u0|timer_0|internal_counter[14]~61\ = CARRY((!\u0|timer_0|internal_counter[13]~59\) # (!\u0|timer_0|internal_counter\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(14),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[13]~59\,
	combout => \u0|timer_0|internal_counter[14]~60_combout\,
	cout => \u0|timer_0|internal_counter[14]~61\);

-- Location: LCCOMB_X12_Y8_N6
\u0|timer_0|period_l_register[14]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[14]~7_combout\ = !\u0|core0|cpu|d_writedata\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|d_writedata\(14),
	combout => \u0|timer_0|period_l_register[14]~7_combout\);

-- Location: FF_X12_Y8_N7
\u0|timer_0|period_l_register[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|period_l_register[14]~7_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(14));

-- Location: FF_X13_Y9_N29
\u0|timer_0|internal_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|internal_counter[14]~60_combout\,
	asdata => \u0|timer_0|period_l_register\(14),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(14));

-- Location: LCCOMB_X13_Y9_N30
\u0|timer_0|internal_counter[15]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[15]~62_combout\ = (\u0|timer_0|internal_counter\(15) & (\u0|timer_0|internal_counter[14]~61\ $ (GND))) # (!\u0|timer_0|internal_counter\(15) & (!\u0|timer_0|internal_counter[14]~61\ & VCC))
-- \u0|timer_0|internal_counter[15]~63\ = CARRY((\u0|timer_0|internal_counter\(15) & !\u0|timer_0|internal_counter[14]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(15),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[14]~61\,
	combout => \u0|timer_0|internal_counter[15]~62_combout\,
	cout => \u0|timer_0|internal_counter[15]~63\);

-- Location: LCCOMB_X12_Y9_N2
\u0|timer_0|period_l_register[15]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[15]~8_combout\ = !\u0|core0|cpu|d_writedata\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|d_writedata\(15),
	combout => \u0|timer_0|period_l_register[15]~8_combout\);

-- Location: FF_X12_Y9_N3
\u0|timer_0|period_l_register[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|period_l_register[15]~8_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(15));

-- Location: FF_X13_Y9_N31
\u0|timer_0|internal_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|internal_counter[15]~62_combout\,
	asdata => \u0|timer_0|period_l_register\(15),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(15));

-- Location: LCCOMB_X13_Y8_N0
\u0|timer_0|internal_counter[16]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[16]~64_combout\ = (\u0|timer_0|internal_counter\(16) & ((GND) # (!\u0|timer_0|internal_counter[15]~63\))) # (!\u0|timer_0|internal_counter\(16) & (\u0|timer_0|internal_counter[15]~63\ $ (GND)))
-- \u0|timer_0|internal_counter[16]~65\ = CARRY((\u0|timer_0|internal_counter\(16)) # (!\u0|timer_0|internal_counter[15]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(16),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[15]~63\,
	combout => \u0|timer_0|internal_counter[16]~64_combout\,
	cout => \u0|timer_0|internal_counter[16]~65\);

-- Location: FF_X12_Y8_N15
\u0|timer_0|period_h_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|d_writedata\(0),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(0));

-- Location: FF_X13_Y8_N1
\u0|timer_0|internal_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|internal_counter[16]~64_combout\,
	asdata => \u0|timer_0|period_h_register\(0),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(16));

-- Location: LCCOMB_X13_Y8_N2
\u0|timer_0|internal_counter[17]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[17]~66_combout\ = (\u0|timer_0|internal_counter\(17) & (\u0|timer_0|internal_counter[16]~65\ & VCC)) # (!\u0|timer_0|internal_counter\(17) & (!\u0|timer_0|internal_counter[16]~65\))
-- \u0|timer_0|internal_counter[17]~67\ = CARRY((!\u0|timer_0|internal_counter\(17) & !\u0|timer_0|internal_counter[16]~65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(17),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[16]~65\,
	combout => \u0|timer_0|internal_counter[17]~66_combout\,
	cout => \u0|timer_0|internal_counter[17]~67\);

-- Location: FF_X12_Y8_N25
\u0|timer_0|period_h_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|d_writedata\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(1));

-- Location: FF_X13_Y8_N3
\u0|timer_0|internal_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|internal_counter[17]~66_combout\,
	asdata => \u0|timer_0|period_h_register\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(17));

-- Location: LCCOMB_X13_Y8_N4
\u0|timer_0|internal_counter[18]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[18]~68_combout\ = (\u0|timer_0|internal_counter\(18) & ((GND) # (!\u0|timer_0|internal_counter[17]~67\))) # (!\u0|timer_0|internal_counter\(18) & (\u0|timer_0|internal_counter[17]~67\ $ (GND)))
-- \u0|timer_0|internal_counter[18]~69\ = CARRY((\u0|timer_0|internal_counter\(18)) # (!\u0|timer_0|internal_counter[17]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(18),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[17]~67\,
	combout => \u0|timer_0|internal_counter[18]~68_combout\,
	cout => \u0|timer_0|internal_counter[18]~69\);

-- Location: FF_X12_Y8_N17
\u0|timer_0|period_h_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|d_writedata\(2),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(2));

-- Location: FF_X13_Y8_N5
\u0|timer_0|internal_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|internal_counter[18]~68_combout\,
	asdata => \u0|timer_0|period_h_register\(2),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(18));

-- Location: LCCOMB_X13_Y8_N6
\u0|timer_0|internal_counter[19]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[19]~70_combout\ = (\u0|timer_0|internal_counter\(19) & (\u0|timer_0|internal_counter[18]~69\ & VCC)) # (!\u0|timer_0|internal_counter\(19) & (!\u0|timer_0|internal_counter[18]~69\))
-- \u0|timer_0|internal_counter[19]~71\ = CARRY((!\u0|timer_0|internal_counter\(19) & !\u0|timer_0|internal_counter[18]~69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(19),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[18]~69\,
	combout => \u0|timer_0|internal_counter[19]~70_combout\,
	cout => \u0|timer_0|internal_counter[19]~71\);

-- Location: FF_X12_Y8_N3
\u0|timer_0|period_h_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|d_writedata\(3),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(3));

-- Location: FF_X13_Y8_N7
\u0|timer_0|internal_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|internal_counter[19]~70_combout\,
	asdata => \u0|timer_0|period_h_register\(3),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(19));

-- Location: LCCOMB_X13_Y8_N8
\u0|timer_0|internal_counter[20]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[20]~72_combout\ = (\u0|timer_0|internal_counter\(20) & ((GND) # (!\u0|timer_0|internal_counter[19]~71\))) # (!\u0|timer_0|internal_counter\(20) & (\u0|timer_0|internal_counter[19]~71\ $ (GND)))
-- \u0|timer_0|internal_counter[20]~73\ = CARRY((\u0|timer_0|internal_counter\(20)) # (!\u0|timer_0|internal_counter[19]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(20),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[19]~71\,
	combout => \u0|timer_0|internal_counter[20]~72_combout\,
	cout => \u0|timer_0|internal_counter[20]~73\);

-- Location: FF_X12_Y9_N9
\u0|timer_0|period_h_register[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|d_writedata\(4),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(4));

-- Location: FF_X13_Y8_N9
\u0|timer_0|internal_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|internal_counter[20]~72_combout\,
	asdata => \u0|timer_0|period_h_register\(4),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(20));

-- Location: LCCOMB_X13_Y8_N10
\u0|timer_0|internal_counter[21]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[21]~74_combout\ = (\u0|timer_0|internal_counter\(21) & (\u0|timer_0|internal_counter[20]~73\ & VCC)) # (!\u0|timer_0|internal_counter\(21) & (!\u0|timer_0|internal_counter[20]~73\))
-- \u0|timer_0|internal_counter[21]~75\ = CARRY((!\u0|timer_0|internal_counter\(21) & !\u0|timer_0|internal_counter[20]~73\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(21),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[20]~73\,
	combout => \u0|timer_0|internal_counter[21]~74_combout\,
	cout => \u0|timer_0|internal_counter[21]~75\);

-- Location: FF_X12_Y9_N11
\u0|timer_0|period_h_register[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|d_writedata\(5),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(5));

-- Location: FF_X13_Y8_N11
\u0|timer_0|internal_counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|internal_counter[21]~74_combout\,
	asdata => \u0|timer_0|period_h_register\(5),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(21));

-- Location: LCCOMB_X13_Y8_N12
\u0|timer_0|internal_counter[22]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[22]~76_combout\ = (\u0|timer_0|internal_counter\(22) & ((GND) # (!\u0|timer_0|internal_counter[21]~75\))) # (!\u0|timer_0|internal_counter\(22) & (\u0|timer_0|internal_counter[21]~75\ $ (GND)))
-- \u0|timer_0|internal_counter[22]~77\ = CARRY((\u0|timer_0|internal_counter\(22)) # (!\u0|timer_0|internal_counter[21]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(22),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[21]~75\,
	combout => \u0|timer_0|internal_counter[22]~76_combout\,
	cout => \u0|timer_0|internal_counter[22]~77\);

-- Location: LCCOMB_X12_Y8_N4
\u0|timer_0|period_h_register[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_h_register[6]~feeder_combout\ = \u0|core0|cpu|d_writedata\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|d_writedata\(6),
	combout => \u0|timer_0|period_h_register[6]~feeder_combout\);

-- Location: FF_X12_Y8_N5
\u0|timer_0|period_h_register[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|period_h_register[6]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(6));

-- Location: FF_X13_Y8_N13
\u0|timer_0|internal_counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|internal_counter[22]~76_combout\,
	asdata => \u0|timer_0|period_h_register\(6),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(22));

-- Location: LCCOMB_X13_Y8_N14
\u0|timer_0|internal_counter[23]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[23]~78_combout\ = (\u0|timer_0|internal_counter\(23) & (\u0|timer_0|internal_counter[22]~77\ & VCC)) # (!\u0|timer_0|internal_counter\(23) & (!\u0|timer_0|internal_counter[22]~77\))
-- \u0|timer_0|internal_counter[23]~79\ = CARRY((!\u0|timer_0|internal_counter\(23) & !\u0|timer_0|internal_counter[22]~77\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(23),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[22]~77\,
	combout => \u0|timer_0|internal_counter[23]~78_combout\,
	cout => \u0|timer_0|internal_counter[23]~79\);

-- Location: FF_X13_Y8_N15
\u0|timer_0|internal_counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|internal_counter[23]~78_combout\,
	asdata => \u0|timer_0|period_h_register\(7),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(23));

-- Location: LCCOMB_X13_Y8_N16
\u0|timer_0|internal_counter[24]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[24]~80_combout\ = (\u0|timer_0|internal_counter\(24) & ((GND) # (!\u0|timer_0|internal_counter[23]~79\))) # (!\u0|timer_0|internal_counter\(24) & (\u0|timer_0|internal_counter[23]~79\ $ (GND)))
-- \u0|timer_0|internal_counter[24]~81\ = CARRY((\u0|timer_0|internal_counter\(24)) # (!\u0|timer_0|internal_counter[23]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(24),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[23]~79\,
	combout => \u0|timer_0|internal_counter[24]~80_combout\,
	cout => \u0|timer_0|internal_counter[24]~81\);

-- Location: FF_X13_Y8_N17
\u0|timer_0|internal_counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|internal_counter[24]~80_combout\,
	asdata => \u0|timer_0|period_h_register\(8),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(24));

-- Location: LCCOMB_X13_Y8_N18
\u0|timer_0|internal_counter[25]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[25]~82_combout\ = (\u0|timer_0|internal_counter\(25) & (\u0|timer_0|internal_counter[24]~81\ & VCC)) # (!\u0|timer_0|internal_counter\(25) & (!\u0|timer_0|internal_counter[24]~81\))
-- \u0|timer_0|internal_counter[25]~83\ = CARRY((!\u0|timer_0|internal_counter\(25) & !\u0|timer_0|internal_counter[24]~81\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(25),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[24]~81\,
	combout => \u0|timer_0|internal_counter[25]~82_combout\,
	cout => \u0|timer_0|internal_counter[25]~83\);

-- Location: LCCOMB_X12_Y8_N20
\u0|timer_0|period_h_register[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_h_register[9]~feeder_combout\ = \u0|core0|cpu|d_writedata\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|d_writedata\(9),
	combout => \u0|timer_0|period_h_register[9]~feeder_combout\);

-- Location: FF_X12_Y8_N21
\u0|timer_0|period_h_register[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|period_h_register[9]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(9));

-- Location: FF_X13_Y8_N19
\u0|timer_0|internal_counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|internal_counter[25]~82_combout\,
	asdata => \u0|timer_0|period_h_register\(9),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(25));

-- Location: LCCOMB_X13_Y8_N20
\u0|timer_0|internal_counter[26]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[26]~84_combout\ = (\u0|timer_0|internal_counter\(26) & ((GND) # (!\u0|timer_0|internal_counter[25]~83\))) # (!\u0|timer_0|internal_counter\(26) & (\u0|timer_0|internal_counter[25]~83\ $ (GND)))
-- \u0|timer_0|internal_counter[26]~85\ = CARRY((\u0|timer_0|internal_counter\(26)) # (!\u0|timer_0|internal_counter[25]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(26),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[25]~83\,
	combout => \u0|timer_0|internal_counter[26]~84_combout\,
	cout => \u0|timer_0|internal_counter[26]~85\);

-- Location: LCCOMB_X12_Y9_N30
\u0|timer_0|period_h_register[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_h_register[10]~feeder_combout\ = \u0|core0|cpu|d_writedata\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|d_writedata\(10),
	combout => \u0|timer_0|period_h_register[10]~feeder_combout\);

-- Location: FF_X12_Y9_N31
\u0|timer_0|period_h_register[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|period_h_register[10]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(10));

-- Location: FF_X13_Y8_N21
\u0|timer_0|internal_counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|internal_counter[26]~84_combout\,
	asdata => \u0|timer_0|period_h_register\(10),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(26));

-- Location: LCCOMB_X13_Y8_N22
\u0|timer_0|internal_counter[27]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[27]~86_combout\ = (\u0|timer_0|internal_counter\(27) & (\u0|timer_0|internal_counter[26]~85\ & VCC)) # (!\u0|timer_0|internal_counter\(27) & (!\u0|timer_0|internal_counter[26]~85\))
-- \u0|timer_0|internal_counter[27]~87\ = CARRY((!\u0|timer_0|internal_counter\(27) & !\u0|timer_0|internal_counter[26]~85\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(27),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[26]~85\,
	combout => \u0|timer_0|internal_counter[27]~86_combout\,
	cout => \u0|timer_0|internal_counter[27]~87\);

-- Location: FF_X13_Y8_N23
\u0|timer_0|internal_counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|internal_counter[27]~86_combout\,
	asdata => \u0|timer_0|period_h_register\(11),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(27));

-- Location: LCCOMB_X13_Y8_N24
\u0|timer_0|internal_counter[28]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[28]~88_combout\ = (\u0|timer_0|internal_counter\(28) & ((GND) # (!\u0|timer_0|internal_counter[27]~87\))) # (!\u0|timer_0|internal_counter\(28) & (\u0|timer_0|internal_counter[27]~87\ $ (GND)))
-- \u0|timer_0|internal_counter[28]~89\ = CARRY((\u0|timer_0|internal_counter\(28)) # (!\u0|timer_0|internal_counter[27]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(28),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[27]~87\,
	combout => \u0|timer_0|internal_counter[28]~88_combout\,
	cout => \u0|timer_0|internal_counter[28]~89\);

-- Location: FF_X13_Y8_N25
\u0|timer_0|internal_counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|internal_counter[28]~88_combout\,
	asdata => \u0|timer_0|period_h_register\(12),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(28));

-- Location: LCCOMB_X13_Y8_N26
\u0|timer_0|internal_counter[29]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[29]~90_combout\ = (\u0|timer_0|internal_counter\(29) & (\u0|timer_0|internal_counter[28]~89\ & VCC)) # (!\u0|timer_0|internal_counter\(29) & (!\u0|timer_0|internal_counter[28]~89\))
-- \u0|timer_0|internal_counter[29]~91\ = CARRY((!\u0|timer_0|internal_counter\(29) & !\u0|timer_0|internal_counter[28]~89\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(29),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[28]~89\,
	combout => \u0|timer_0|internal_counter[29]~90_combout\,
	cout => \u0|timer_0|internal_counter[29]~91\);

-- Location: FF_X12_Y9_N29
\u0|timer_0|period_h_register[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|d_writedata\(13),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(13));

-- Location: FF_X13_Y8_N27
\u0|timer_0|internal_counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|internal_counter[29]~90_combout\,
	asdata => \u0|timer_0|period_h_register\(13),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(29));

-- Location: FF_X12_Y8_N31
\u0|timer_0|period_h_register[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|d_writedata\(14),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(14));

-- Location: FF_X13_Y8_N29
\u0|timer_0|internal_counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|internal_counter[30]~92_combout\,
	asdata => \u0|timer_0|period_h_register\(14),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(30));

-- Location: FF_X14_Y10_N3
\u0|timer_0|counter_snapshot[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(30),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(30));

-- Location: LCCOMB_X14_Y10_N20
\u0|timer_0|counter_snapshot[14]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[14]~5_combout\ = !\u0|timer_0|internal_counter\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(14),
	combout => \u0|timer_0|counter_snapshot[14]~5_combout\);

-- Location: FF_X14_Y10_N21
\u0|timer_0|counter_snapshot[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[14]~5_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(14));

-- Location: LCCOMB_X14_Y10_N2
\u0|timer_0|read_mux_out[14]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[14]~17_combout\ = (\u0|gpio_0|data_out[0]~0_combout\ & ((\u0|core0|cpu|W_alu_result\(2) & (\u0|timer_0|counter_snapshot\(30))) # (!\u0|core0|cpu|W_alu_result\(2) & ((\u0|timer_0|counter_snapshot\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(2),
	datab => \u0|gpio_0|data_out[0]~0_combout\,
	datac => \u0|timer_0|counter_snapshot\(30),
	datad => \u0|timer_0|counter_snapshot\(14),
	combout => \u0|timer_0|read_mux_out[14]~17_combout\);

-- Location: LCCOMB_X18_Y12_N14
\u0|timer_0|read_mux_out~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~16_combout\ = (!\u0|core0|cpu|W_alu_result\(4) & (\u0|core0|cpu|W_alu_result\(3) & (!\u0|core0|cpu|W_alu_result\(2) & !\u0|timer_0|period_l_register\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(4),
	datab => \u0|core0|cpu|W_alu_result\(3),
	datac => \u0|core0|cpu|W_alu_result\(2),
	datad => \u0|timer_0|period_l_register\(14),
	combout => \u0|timer_0|read_mux_out~16_combout\);

-- Location: LCCOMB_X18_Y12_N30
\u0|timer_0|read_mux_out[14]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[14]~18_combout\ = (\u0|timer_0|read_mux_out[14]~17_combout\) # ((\u0|timer_0|read_mux_out~16_combout\) # ((\u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\ & \u0|timer_0|period_h_register\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out[14]~17_combout\,
	datab => \u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\,
	datac => \u0|timer_0|read_mux_out~16_combout\,
	datad => \u0|timer_0|period_h_register\(14),
	combout => \u0|timer_0|read_mux_out[14]~18_combout\);

-- Location: FF_X18_Y12_N31
\u0|timer_0|readdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[14]~18_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(14));

-- Location: FF_X18_Y12_N7
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(14),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X13_Y11_N12
\u0|uart_0|the_soc_uart_0_regs|selected_read_data[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|selected_read_data\(14) = (\u0|uart_0|the_soc_uart_0_regs|baud_divisor\(14) & (\u0|core0|cpu|W_alu_result\(4) & (!\u0|core0|cpu|W_alu_result\(3) & !\u0|core0|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(14),
	datab => \u0|core0|cpu|W_alu_result\(4),
	datac => \u0|core0|cpu|W_alu_result\(3),
	datad => \u0|core0|cpu|W_alu_result\(2),
	combout => \u0|uart_0|the_soc_uart_0_regs|selected_read_data\(14));

-- Location: FF_X13_Y11_N13
\u0|uart_0|the_soc_uart_0_regs|readdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_regs|selected_read_data\(14),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|readdata\(14));

-- Location: LCCOMB_X18_Y12_N12
\u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[14]~feeder_combout\ = \u0|uart_0|the_soc_uart_0_regs|readdata\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|uart_0|the_soc_uart_0_regs|readdata\(14),
	combout => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[14]~feeder_combout\);

-- Location: FF_X18_Y12_N13
\u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[14]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X18_Y12_N6
\u0|mm_interconnect_0|rsp_mux|src_payload~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~18_combout\ = (\u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(14)) # 
-- ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(14))))) # (!\u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(14),
	datad => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(14),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~18_combout\);

-- Location: LCCOMB_X19_Y13_N16
\u0|mm_interconnect_0|rsp_mux|src_payload~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~17_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(14) & 
-- ((!\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\) # (!\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\,
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(14),
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~17_combout\);

-- Location: LCCOMB_X19_Y13_N4
\u0|mm_interconnect_0|rsp_mux|src_payload~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~19_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~18_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~17_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_payload~18_combout\,
	datac => \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~17_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~19_combout\);

-- Location: LCCOMB_X13_Y13_N26
\u0|core0|cpu|av_ld_byte1_data[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte1_data[6]~1_combout\ = (\u0|core0|cpu|av_ld_aligning_data~q\ & (\u0|core0|cpu|av_fill_bit~0_combout\)) # (!\u0|core0|cpu|av_ld_aligning_data~q\ & ((\u0|mm_interconnect_0|rsp_mux|src_payload~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_fill_bit~0_combout\,
	datab => \u0|core0|cpu|av_ld_aligning_data~q\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~19_combout\,
	combout => \u0|core0|cpu|av_ld_byte1_data[6]~1_combout\);

-- Location: FF_X13_Y13_N27
\u0|core0|cpu|av_ld_byte1_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|av_ld_byte1_data[6]~1_combout\,
	asdata => \u0|core0|cpu|av_ld_byte2_data\(6),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|av_ld_rshift8~1_combout\,
	ena => \u0|core0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|av_ld_byte1_data\(6));

-- Location: LCCOMB_X17_Y14_N0
\u0|core0|cpu|av_ld_byte0_data_nxt[6]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[6]~46_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(6) & 
-- ((!\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\) # (!\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\,
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(6),
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\,
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[6]~46_combout\);

-- Location: FF_X19_Y8_N13
\u0|uart_0|the_soc_uart_0_rx|rx_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|uart_0|the_soc_uart_0_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_rx|rx_data\(6));

-- Location: LCCOMB_X19_Y8_N12
\u0|uart_0|the_soc_uart_0_regs|selected_read_data[6]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|selected_read_data[6]~18_combout\ = (\u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\ & ((\u0|uart_0|the_soc_uart_0_regs|tx_data\(6)) # ((\u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\ & 
-- \u0|uart_0|the_soc_uart_0_rx|rx_data\(6))))) # (!\u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\ & (\u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\ & (\u0|uart_0|the_soc_uart_0_rx|rx_data\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\,
	datab => \u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\,
	datac => \u0|uart_0|the_soc_uart_0_rx|rx_data\(6),
	datad => \u0|uart_0|the_soc_uart_0_regs|tx_data\(6),
	combout => \u0|uart_0|the_soc_uart_0_regs|selected_read_data[6]~18_combout\);

-- Location: FF_X16_Y12_N21
\u0|uart_0|the_soc_uart_0_regs|control_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|d_writedata\(6),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|uart_0|the_soc_uart_0_regs|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|control_reg\(6));

-- Location: LCCOMB_X16_Y12_N20
\u0|uart_0|the_soc_uart_0_regs|selected_read_data[6]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|selected_read_data[6]~19_combout\ = (\u0|uart_0|the_soc_uart_0_tx|tx_ready~q\ & (\u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\ & (\u0|uart_0|the_soc_uart_0_regs|control_reg\(6)))) # 
-- (!\u0|uart_0|the_soc_uart_0_tx|tx_ready~q\ & ((\u0|uart_0|the_soc_uart_0_regs|Equal2~3_combout\) # ((\u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\ & \u0|uart_0|the_soc_uart_0_regs|control_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_tx|tx_ready~q\,
	datab => \u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\,
	datac => \u0|uart_0|the_soc_uart_0_regs|control_reg\(6),
	datad => \u0|uart_0|the_soc_uart_0_regs|Equal2~3_combout\,
	combout => \u0|uart_0|the_soc_uart_0_regs|selected_read_data[6]~19_combout\);

-- Location: LCCOMB_X18_Y11_N8
\u0|uart_0|the_soc_uart_0_regs|selected_read_data[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|selected_read_data\(6) = (\u0|uart_0|the_soc_uart_0_regs|selected_read_data[6]~18_combout\) # ((\u0|uart_0|the_soc_uart_0_regs|selected_read_data[6]~19_combout\) # ((\u0|uart_0|the_soc_uart_0_regs|baud_divisor\(6) & 
-- \u0|uart_0|the_soc_uart_0_regs|Equal2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|selected_read_data[6]~18_combout\,
	datab => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(6),
	datac => \u0|uart_0|the_soc_uart_0_regs|Equal2~4_combout\,
	datad => \u0|uart_0|the_soc_uart_0_regs|selected_read_data[6]~19_combout\,
	combout => \u0|uart_0|the_soc_uart_0_regs|selected_read_data\(6));

-- Location: FF_X18_Y11_N9
\u0|uart_0|the_soc_uart_0_regs|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_regs|selected_read_data\(6),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|readdata\(6));

-- Location: FF_X17_Y14_N27
\u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|uart_0|the_soc_uart_0_regs|readdata\(6),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X11_Y10_N10
\u0|timer_0|read_mux_out~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~40_combout\ = (\u0|core0|cpu|W_alu_result\(3) & (!\u0|core0|cpu|W_alu_result\(4) & (!\u0|timer_0|period_l_register\(6) & !\u0|core0|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(3),
	datab => \u0|core0|cpu|W_alu_result\(4),
	datac => \u0|timer_0|period_l_register\(6),
	datad => \u0|core0|cpu|W_alu_result\(2),
	combout => \u0|timer_0|read_mux_out~40_combout\);

-- Location: FF_X11_Y10_N21
\u0|timer_0|counter_snapshot[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(22),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(22));

-- Location: LCCOMB_X12_Y10_N4
\u0|timer_0|counter_snapshot[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[6]~8_combout\ = !\u0|timer_0|internal_counter\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(6),
	combout => \u0|timer_0|counter_snapshot[6]~8_combout\);

-- Location: FF_X12_Y10_N5
\u0|timer_0|counter_snapshot[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[6]~8_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(6));

-- Location: LCCOMB_X11_Y10_N20
\u0|timer_0|read_mux_out[6]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[6]~41_combout\ = (\u0|gpio_0|data_out[0]~0_combout\ & ((\u0|core0|cpu|W_alu_result\(2) & (\u0|timer_0|counter_snapshot\(22))) # (!\u0|core0|cpu|W_alu_result\(2) & ((\u0|timer_0|counter_snapshot\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|gpio_0|data_out[0]~0_combout\,
	datab => \u0|core0|cpu|W_alu_result\(2),
	datac => \u0|timer_0|counter_snapshot\(22),
	datad => \u0|timer_0|counter_snapshot\(6),
	combout => \u0|timer_0|read_mux_out[6]~41_combout\);

-- Location: LCCOMB_X11_Y10_N0
\u0|timer_0|read_mux_out[6]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[6]~42_combout\ = (\u0|timer_0|read_mux_out~40_combout\) # ((\u0|timer_0|read_mux_out[6]~41_combout\) # ((\u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\ & \u0|timer_0|period_h_register\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out~40_combout\,
	datab => \u0|timer_0|read_mux_out[6]~41_combout\,
	datac => \u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\,
	datad => \u0|timer_0|period_h_register\(6),
	combout => \u0|timer_0|read_mux_out[6]~42_combout\);

-- Location: FF_X11_Y10_N1
\u0|timer_0|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[6]~42_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(6));

-- Location: FF_X17_Y14_N29
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(6),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X17_Y14_N28
\u0|core0|cpu|av_ld_byte0_data_nxt[6]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[6]~47_combout\ = (\u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(6) & ((\u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0)) # 
-- ((\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(6) & \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0))))) # (!\u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(6) & 
-- (((\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(6) & \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(6),
	datab => \u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(6),
	datad => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[6]~47_combout\);

-- Location: LCCOMB_X19_Y20_N10
\ADC0|Selector6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC0|Selector6~1_combout\ = (\ADC0|curr_state.confirm_bit~q\ & (((\ADC0|curr_iter\(2)) # (!\ADC0|curr_iter\(1))) # (!\ADC0|curr_iter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC0|curr_iter\(0),
	datab => \ADC0|curr_iter\(2),
	datac => \ADC0|curr_iter\(1),
	datad => \ADC0|curr_state.confirm_bit~q\,
	combout => \ADC0|Selector6~1_combout\);

-- Location: LCCOMB_X19_Y20_N24
\ADC0|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC0|Selector6~0_combout\ = (\ADC0|Selector8~0_combout\ & (!\ADC0|curr_iter\(2) & (\ADC0|curr_iter\(1) & \ADC0|curr_iter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC0|Selector8~0_combout\,
	datab => \ADC0|curr_iter\(2),
	datac => \ADC0|curr_iter\(1),
	datad => \ADC0|curr_iter\(0),
	combout => \ADC0|Selector6~0_combout\);

-- Location: LCCOMB_X18_Y20_N12
\ADC0|Selector6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC0|Selector6~2_combout\ = (\ADC0|Selector6~0_combout\) # ((\ADC0|curr_dac\(3) & ((\ADC0|Selector6~1_combout\) # (!\ADC0|Selector9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC0|Selector9~0_combout\,
	datab => \ADC0|Selector6~1_combout\,
	datac => \ADC0|curr_dac\(3),
	datad => \ADC0|Selector6~0_combout\,
	combout => \ADC0|Selector6~2_combout\);

-- Location: FF_X18_Y20_N13
\ADC0|curr_dac[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0clkctrl_outclk\,
	d => \ADC0|Selector6~2_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC0|curr_dac\(3));

-- Location: LCCOMB_X18_Y20_N26
\ADC0|curr_conv[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC0|curr_conv[3]~feeder_combout\ = \ADC0|curr_dac\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC0|curr_dac\(3),
	combout => \ADC0|curr_conv[3]~feeder_combout\);

-- Location: FF_X18_Y20_N27
\ADC0|curr_conv[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0clkctrl_outclk\,
	d => \ADC0|curr_conv[3]~feeder_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	ena => \ADC0|curr_state.update_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC0|curr_conv\(3));

-- Location: LCCOMB_X18_Y12_N10
\u0|gpio_1_adc|read_mux_out[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|gpio_1_adc|read_mux_out\(6) = (!\u0|core0|cpu|W_alu_result\(4) & (!\u0|core0|cpu|W_alu_result\(3) & (!\u0|core0|cpu|W_alu_result\(2) & \ADC0|curr_conv\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(4),
	datab => \u0|core0|cpu|W_alu_result\(3),
	datac => \u0|core0|cpu|W_alu_result\(2),
	datad => \ADC0|curr_conv\(3),
	combout => \u0|gpio_1_adc|read_mux_out\(6));

-- Location: FF_X18_Y12_N11
\u0|gpio_1_adc|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|gpio_1_adc|read_mux_out\(6),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|gpio_1_adc|readdata\(6));

-- Location: FF_X17_Y14_N15
\u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|gpio_1_adc|readdata\(6),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X17_Y14_N14
\u0|core0|cpu|av_ld_byte0_data_nxt[6]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[6]~48_combout\ = (\u0|core0|cpu|av_ld_byte0_data_nxt[6]~46_combout\) # ((\u0|core0|cpu|av_ld_byte0_data_nxt[6]~47_combout\) # ((\u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre\(6) & 
-- \u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_ld_byte0_data_nxt[6]~46_combout\,
	datab => \u0|core0|cpu|av_ld_byte0_data_nxt[6]~47_combout\,
	datac => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre\(6),
	datad => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[6]~48_combout\);

-- Location: LCCOMB_X17_Y14_N24
\u0|core0|cpu|av_ld_byte0_data_nxt[6]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[6]~49_combout\ = (!\u0|core0|cpu|av_ld_rshift8~1_combout\ & ((\u0|core0|cpu|av_ld_byte0_data_nxt[6]~48_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|core0|cpu|av_ld_byte0_data_nxt[6]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \u0|core0|cpu|av_ld_byte0_data_nxt[6]~48_combout\,
	datac => \u0|core0|cpu|av_ld_rshift8~1_combout\,
	datad => \u0|core0|cpu|av_ld_byte0_data_nxt[6]~20_combout\,
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[6]~49_combout\);

-- Location: LCCOMB_X13_Y13_N18
\u0|core0|cpu|av_ld_byte0_data_nxt[6]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[6]~61_combout\ = (\u0|core0|cpu|av_ld_byte0_data_nxt[6]~49_combout\) # ((\u0|core0|cpu|av_ld_byte1_data\(6) & (\u0|core0|cpu|av_ld_aligning_data~q\ & \u0|core0|cpu|av_ld_rshift8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_ld_byte1_data\(6),
	datab => \u0|core0|cpu|av_ld_aligning_data~q\,
	datac => \u0|core0|cpu|av_ld_rshift8~0_combout\,
	datad => \u0|core0|cpu|av_ld_byte0_data_nxt[6]~49_combout\,
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[6]~61_combout\);

-- Location: FF_X13_Y13_N19
\u0|core0|cpu|av_ld_byte0_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|av_ld_byte0_data_nxt[6]~61_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|av_ld_byte0_data\(6));

-- Location: LCCOMB_X10_Y11_N12
\u0|core0|cpu|W_rf_wr_data[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_rf_wr_data[6]~29_combout\ = (\u0|core0|cpu|R_ctrl_ld~q\ & (\u0|core0|cpu|av_ld_byte0_data\(6))) # (!\u0|core0|cpu|R_ctrl_ld~q\ & (((!\u0|core0|cpu|E_alu_result~0_combout\ & \u0|core0|cpu|W_alu_result\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_ld_byte0_data\(6),
	datab => \u0|core0|cpu|E_alu_result~0_combout\,
	datac => \u0|core0|cpu|R_ctrl_ld~q\,
	datad => \u0|core0|cpu|W_alu_result\(6),
	combout => \u0|core0|cpu|W_rf_wr_data[6]~29_combout\);

-- Location: LCCOMB_X16_Y15_N8
\u0|core0|cpu|E_st_data[13]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_st_data[13]~5_combout\ = (\u0|core0|cpu|D_iw\(4) & (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13))) # (!\u0|core0|cpu|D_iw\(4) & ((\u0|core0|cpu|D_ctrl_mem8~0_combout\ & 
-- ((\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5)))) # (!\u0|core0|cpu|D_ctrl_mem8~0_combout\ & (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(4),
	datab => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datac => \u0|core0|cpu|D_ctrl_mem8~0_combout\,
	datad => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	combout => \u0|core0|cpu|E_st_data[13]~5_combout\);

-- Location: FF_X16_Y15_N9
\u0|core0|cpu|d_writedata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_st_data[13]~5_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|d_writedata\(13));

-- Location: FF_X12_Y9_N23
\u0|timer_0|period_l_register[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|d_writedata\(13),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(13));

-- Location: LCCOMB_X12_Y9_N22
\u0|timer_0|read_mux_out~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~19_combout\ = (!\u0|core0|cpu|W_alu_result\(4) & (\u0|core0|cpu|W_alu_result\(3) & (\u0|timer_0|period_l_register\(13) & !\u0|core0|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(4),
	datab => \u0|core0|cpu|W_alu_result\(3),
	datac => \u0|timer_0|period_l_register\(13),
	datad => \u0|core0|cpu|W_alu_result\(2),
	combout => \u0|timer_0|read_mux_out~19_combout\);

-- Location: LCCOMB_X13_Y10_N12
\u0|timer_0|counter_snapshot[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[29]~feeder_combout\ = \u0|timer_0|internal_counter\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(29),
	combout => \u0|timer_0|counter_snapshot[29]~feeder_combout\);

-- Location: FF_X13_Y10_N13
\u0|timer_0|counter_snapshot[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[29]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(29));

-- Location: FF_X13_Y10_N15
\u0|timer_0|counter_snapshot[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(13),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(13));

-- Location: LCCOMB_X13_Y10_N14
\u0|timer_0|read_mux_out[13]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[13]~20_combout\ = (\u0|gpio_0|data_out[0]~0_combout\ & ((\u0|core0|cpu|W_alu_result\(2) & (\u0|timer_0|counter_snapshot\(29))) # (!\u0|core0|cpu|W_alu_result\(2) & ((\u0|timer_0|counter_snapshot\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|counter_snapshot\(29),
	datab => \u0|core0|cpu|W_alu_result\(2),
	datac => \u0|timer_0|counter_snapshot\(13),
	datad => \u0|gpio_0|data_out[0]~0_combout\,
	combout => \u0|timer_0|read_mux_out[13]~20_combout\);

-- Location: LCCOMB_X13_Y10_N18
\u0|timer_0|read_mux_out[13]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[13]~21_combout\ = (\u0|timer_0|read_mux_out~19_combout\) # ((\u0|timer_0|read_mux_out[13]~20_combout\) # ((\u0|timer_0|period_h_register\(13) & \u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out~19_combout\,
	datab => \u0|timer_0|period_h_register\(13),
	datac => \u0|timer_0|read_mux_out[13]~20_combout\,
	datad => \u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\,
	combout => \u0|timer_0|read_mux_out[13]~21_combout\);

-- Location: FF_X13_Y10_N19
\u0|timer_0|readdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[13]~21_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(13));

-- Location: FF_X18_Y13_N13
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(13),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X18_Y13_N8
\u0|uart_0|the_soc_uart_0_regs|selected_read_data[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|selected_read_data\(13) = (!\u0|core0|cpu|W_alu_result\(2) & (!\u0|core0|cpu|W_alu_result\(3) & (!\u0|uart_0|the_soc_uart_0_regs|baud_divisor\(13) & \u0|core0|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(2),
	datab => \u0|core0|cpu|W_alu_result\(3),
	datac => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(13),
	datad => \u0|core0|cpu|W_alu_result\(4),
	combout => \u0|uart_0|the_soc_uart_0_regs|selected_read_data\(13));

-- Location: FF_X18_Y13_N9
\u0|uart_0|the_soc_uart_0_regs|readdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_regs|selected_read_data\(13),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|readdata\(13));

-- Location: FF_X18_Y13_N11
\u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|uart_0|the_soc_uart_0_regs|readdata\(13),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X18_Y13_N12
\u0|mm_interconnect_0|rsp_mux|src_payload~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~21_combout\ = (\u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(13)) # 
-- ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(13))))) # (!\u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(13),
	datad => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(13),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~21_combout\);

-- Location: LCCOMB_X18_Y16_N8
\u0|mm_interconnect_0|rsp_mux|src_payload~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~20_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(13) & (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0) & 
-- ((!\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\) # (!\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\,
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\,
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(13),
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~20_combout\);

-- Location: LCCOMB_X18_Y13_N22
\u0|mm_interconnect_0|rsp_mux|src_payload~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~22_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~21_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~20_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout\ & 
-- \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~21_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_payload~20_combout\,
	datac => \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~22_combout\);

-- Location: LCCOMB_X14_Y13_N16
\u0|core0|cpu|av_ld_byte1_data[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte1_data[5]~2_combout\ = (\u0|core0|cpu|av_ld_aligning_data~q\ & ((\u0|core0|cpu|av_fill_bit~0_combout\))) # (!\u0|core0|cpu|av_ld_aligning_data~q\ & (\u0|mm_interconnect_0|rsp_mux|src_payload~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~22_combout\,
	datab => \u0|core0|cpu|av_fill_bit~0_combout\,
	datad => \u0|core0|cpu|av_ld_aligning_data~q\,
	combout => \u0|core0|cpu|av_ld_byte1_data[5]~2_combout\);

-- Location: FF_X14_Y13_N17
\u0|core0|cpu|av_ld_byte1_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|av_ld_byte1_data[5]~2_combout\,
	asdata => \u0|core0|cpu|av_ld_byte2_data\(5),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|av_ld_rshift8~1_combout\,
	ena => \u0|core0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|av_ld_byte1_data\(5));

-- Location: FF_X14_Y10_N5
\u0|timer_0|counter_snapshot[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(5),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(5));

-- Location: LCCOMB_X14_Y10_N10
\u0|timer_0|counter_snapshot[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[21]~feeder_combout\ = \u0|timer_0|internal_counter\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(21),
	combout => \u0|timer_0|counter_snapshot[21]~feeder_combout\);

-- Location: FF_X14_Y10_N11
\u0|timer_0|counter_snapshot[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[21]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(21));

-- Location: LCCOMB_X14_Y10_N4
\u0|timer_0|read_mux_out[5]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[5]~44_combout\ = (\u0|gpio_0|data_out[0]~0_combout\ & ((\u0|core0|cpu|W_alu_result\(2) & ((\u0|timer_0|counter_snapshot\(21)))) # (!\u0|core0|cpu|W_alu_result\(2) & (\u0|timer_0|counter_snapshot\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(2),
	datab => \u0|gpio_0|data_out[0]~0_combout\,
	datac => \u0|timer_0|counter_snapshot\(5),
	datad => \u0|timer_0|counter_snapshot\(21),
	combout => \u0|timer_0|read_mux_out[5]~44_combout\);

-- Location: LCCOMB_X12_Y9_N18
\u0|timer_0|read_mux_out~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~43_combout\ = (!\u0|core0|cpu|W_alu_result\(4) & (\u0|core0|cpu|W_alu_result\(3) & (\u0|timer_0|period_l_register\(5) & !\u0|core0|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(4),
	datab => \u0|core0|cpu|W_alu_result\(3),
	datac => \u0|timer_0|period_l_register\(5),
	datad => \u0|core0|cpu|W_alu_result\(2),
	combout => \u0|timer_0|read_mux_out~43_combout\);

-- Location: LCCOMB_X14_Y10_N28
\u0|timer_0|read_mux_out[5]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[5]~45_combout\ = (\u0|timer_0|read_mux_out[5]~44_combout\) # ((\u0|timer_0|read_mux_out~43_combout\) # ((\u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\ & \u0|timer_0|period_h_register\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\,
	datab => \u0|timer_0|read_mux_out[5]~44_combout\,
	datac => \u0|timer_0|read_mux_out~43_combout\,
	datad => \u0|timer_0|period_h_register\(5),
	combout => \u0|timer_0|read_mux_out[5]~45_combout\);

-- Location: FF_X14_Y10_N29
\u0|timer_0|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[5]~45_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(5));

-- Location: FF_X21_Y14_N23
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(5),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X21_Y8_N20
\u0|uart_0|the_soc_uart_0_tx|tx_shift_empty~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_tx|tx_shift_empty~0_combout\ = (\u0|uart_0|the_soc_uart_0_tx|tx_ready~q\) # (\u0|uart_0|the_soc_uart_0_tx|WideOr0~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|uart_0|the_soc_uart_0_tx|tx_ready~q\,
	datad => \u0|uart_0|the_soc_uart_0_tx|WideOr0~combout\,
	combout => \u0|uart_0|the_soc_uart_0_tx|tx_shift_empty~0_combout\);

-- Location: FF_X21_Y8_N21
\u0|uart_0|the_soc_uart_0_tx|tx_shift_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_tx|tx_shift_empty~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_tx|tx_shift_empty~q\);

-- Location: FF_X16_Y12_N3
\u0|uart_0|the_soc_uart_0_regs|control_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|d_writedata\(5),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|uart_0|the_soc_uart_0_regs|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|control_reg\(5));

-- Location: LCCOMB_X16_Y12_N2
\u0|uart_0|the_soc_uart_0_regs|selected_read_data[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|selected_read_data[5]~21_combout\ = (\u0|uart_0|the_soc_uart_0_tx|tx_shift_empty~q\ & (\u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\ & (\u0|uart_0|the_soc_uart_0_regs|control_reg\(5)))) # 
-- (!\u0|uart_0|the_soc_uart_0_tx|tx_shift_empty~q\ & ((\u0|uart_0|the_soc_uart_0_regs|Equal2~3_combout\) # ((\u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\ & \u0|uart_0|the_soc_uart_0_regs|control_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_tx|tx_shift_empty~q\,
	datab => \u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\,
	datac => \u0|uart_0|the_soc_uart_0_regs|control_reg\(5),
	datad => \u0|uart_0|the_soc_uart_0_regs|Equal2~3_combout\,
	combout => \u0|uart_0|the_soc_uart_0_regs|selected_read_data[5]~21_combout\);

-- Location: FF_X19_Y8_N7
\u0|uart_0|the_soc_uart_0_rx|rx_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|uart_0|the_soc_uart_0_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_rx|rx_data\(5));

-- Location: LCCOMB_X19_Y8_N6
\u0|uart_0|the_soc_uart_0_regs|selected_read_data[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|selected_read_data[5]~20_combout\ = (\u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\ & ((\u0|uart_0|the_soc_uart_0_regs|tx_data\(5)) # ((\u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\ & 
-- \u0|uart_0|the_soc_uart_0_rx|rx_data\(5))))) # (!\u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\ & (\u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\ & (\u0|uart_0|the_soc_uart_0_rx|rx_data\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\,
	datab => \u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\,
	datac => \u0|uart_0|the_soc_uart_0_rx|rx_data\(5),
	datad => \u0|uart_0|the_soc_uart_0_regs|tx_data\(5),
	combout => \u0|uart_0|the_soc_uart_0_regs|selected_read_data[5]~20_combout\);

-- Location: LCCOMB_X22_Y12_N24
\u0|uart_0|the_soc_uart_0_regs|selected_read_data[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|selected_read_data\(5) = (\u0|uart_0|the_soc_uart_0_regs|selected_read_data[5]~21_combout\) # ((\u0|uart_0|the_soc_uart_0_regs|selected_read_data[5]~20_combout\) # ((\u0|uart_0|the_soc_uart_0_regs|Equal2~4_combout\ & 
-- !\u0|uart_0|the_soc_uart_0_regs|baud_divisor\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|Equal2~4_combout\,
	datab => \u0|uart_0|the_soc_uart_0_regs|selected_read_data[5]~21_combout\,
	datac => \u0|uart_0|the_soc_uart_0_regs|selected_read_data[5]~20_combout\,
	datad => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(5),
	combout => \u0|uart_0|the_soc_uart_0_regs|selected_read_data\(5));

-- Location: FF_X22_Y12_N25
\u0|uart_0|the_soc_uart_0_regs|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_regs|selected_read_data\(5),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|readdata\(5));

-- Location: FF_X22_Y14_N17
\u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|uart_0|the_soc_uart_0_regs|readdata\(5),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X21_Y14_N22
\u0|core0|cpu|av_ld_byte0_data_nxt[5]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[5]~52_combout\ = (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(5)) # 
-- ((\u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(5))))) # (!\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(5),
	datad => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(5),
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[5]~52_combout\);

-- Location: LCCOMB_X21_Y14_N0
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~9_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~9_combout\);

-- Location: FF_X21_Y14_N1
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(5));

-- Location: FF_X21_Y14_N21
\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(5),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X21_Y14_N20
\u0|core0|cpu|av_ld_byte0_data_nxt[5]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[5]~51_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(5) & (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0) & 
-- ((!\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\) # (!\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\,
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\,
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(5),
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[5]~51_combout\);

-- Location: LCCOMB_X19_Y20_N22
\ADC0|Selector7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC0|Selector7~1_combout\ = (\ADC0|curr_state.confirm_bit~q\ & ((\ADC0|curr_iter\(0)) # ((\ADC0|curr_iter\(2)) # (!\ADC0|curr_iter\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC0|curr_iter\(0),
	datab => \ADC0|curr_iter\(2),
	datac => \ADC0|curr_iter\(1),
	datad => \ADC0|curr_state.confirm_bit~q\,
	combout => \ADC0|Selector7~1_combout\);

-- Location: LCCOMB_X19_Y20_N4
\ADC0|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC0|Selector7~0_combout\ = (\ADC0|Selector8~0_combout\ & (!\ADC0|curr_iter\(2) & (\ADC0|curr_iter\(1) & !\ADC0|curr_iter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC0|Selector8~0_combout\,
	datab => \ADC0|curr_iter\(2),
	datac => \ADC0|curr_iter\(1),
	datad => \ADC0|curr_iter\(0),
	combout => \ADC0|Selector7~0_combout\);

-- Location: LCCOMB_X18_Y20_N10
\ADC0|Selector7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC0|Selector7~2_combout\ = (\ADC0|Selector7~0_combout\) # ((\ADC0|curr_dac\(2) & ((\ADC0|Selector7~1_combout\) # (!\ADC0|Selector9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC0|Selector9~0_combout\,
	datab => \ADC0|Selector7~1_combout\,
	datac => \ADC0|curr_dac\(2),
	datad => \ADC0|Selector7~0_combout\,
	combout => \ADC0|Selector7~2_combout\);

-- Location: FF_X18_Y20_N11
\ADC0|curr_dac[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0clkctrl_outclk\,
	d => \ADC0|Selector7~2_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC0|curr_dac\(2));

-- Location: LCCOMB_X18_Y20_N20
\ADC0|curr_conv[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC0|curr_conv[2]~feeder_combout\ = \ADC0|curr_dac\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC0|curr_dac\(2),
	combout => \ADC0|curr_conv[2]~feeder_combout\);

-- Location: FF_X18_Y20_N21
\ADC0|curr_conv[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0clkctrl_outclk\,
	d => \ADC0|curr_conv[2]~feeder_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	ena => \ADC0|curr_state.update_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC0|curr_conv\(2));

-- Location: LCCOMB_X19_Y12_N16
\u0|gpio_1_adc|read_mux_out[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|gpio_1_adc|read_mux_out\(5) = (!\u0|core0|cpu|W_alu_result\(2) & (!\u0|core0|cpu|W_alu_result\(4) & (\ADC0|curr_conv\(2) & !\u0|core0|cpu|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(2),
	datab => \u0|core0|cpu|W_alu_result\(4),
	datac => \ADC0|curr_conv\(2),
	datad => \u0|core0|cpu|W_alu_result\(3),
	combout => \u0|gpio_1_adc|read_mux_out\(5));

-- Location: FF_X19_Y12_N17
\u0|gpio_1_adc|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|gpio_1_adc|read_mux_out\(5),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|gpio_1_adc|readdata\(5));

-- Location: FF_X21_Y14_N25
\u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|gpio_1_adc|readdata\(5),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X21_Y14_N24
\u0|core0|cpu|av_ld_byte0_data_nxt[5]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[5]~53_combout\ = (\u0|core0|cpu|av_ld_byte0_data_nxt[5]~52_combout\) # ((\u0|core0|cpu|av_ld_byte0_data_nxt[5]~51_combout\) # ((\u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre\(5) & 
-- \u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_ld_byte0_data_nxt[5]~52_combout\,
	datab => \u0|core0|cpu|av_ld_byte0_data_nxt[5]~51_combout\,
	datac => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre\(5),
	datad => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[5]~53_combout\);

-- Location: LCCOMB_X16_Y16_N6
\u0|core0|cpu|av_ld_byte0_data_nxt[5]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[5]~50_combout\ = (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \u0|core0|cpu|av_ld_byte0_data_nxt[5]~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datad => \u0|core0|cpu|av_ld_byte0_data_nxt[5]~19_combout\,
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[5]~50_combout\);

-- Location: LCCOMB_X16_Y16_N12
\u0|core0|cpu|av_ld_byte0_data_nxt[5]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[5]~54_combout\ = (\u0|core0|cpu|av_ld_rshift8~1_combout\ & (\u0|core0|cpu|av_ld_byte1_data\(5))) # (!\u0|core0|cpu|av_ld_rshift8~1_combout\ & (((\u0|core0|cpu|av_ld_byte0_data_nxt[5]~53_combout\) # 
-- (\u0|core0|cpu|av_ld_byte0_data_nxt[5]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_ld_rshift8~1_combout\,
	datab => \u0|core0|cpu|av_ld_byte1_data\(5),
	datac => \u0|core0|cpu|av_ld_byte0_data_nxt[5]~53_combout\,
	datad => \u0|core0|cpu|av_ld_byte0_data_nxt[5]~50_combout\,
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[5]~54_combout\);

-- Location: FF_X16_Y16_N13
\u0|core0|cpu|av_ld_byte0_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|av_ld_byte0_data_nxt[5]~54_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|av_ld_byte0_data\(5));

-- Location: LCCOMB_X16_Y16_N14
\u0|core0|cpu|W_rf_wr_data[5]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_rf_wr_data[5]~30_combout\ = (\u0|core0|cpu|R_ctrl_ld~q\ & (\u0|core0|cpu|av_ld_byte0_data\(5))) # (!\u0|core0|cpu|R_ctrl_ld~q\ & (((!\u0|core0|cpu|E_alu_result~0_combout\ & \u0|core0|cpu|W_alu_result\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_ld_byte0_data\(5),
	datab => \u0|core0|cpu|E_alu_result~0_combout\,
	datac => \u0|core0|cpu|W_alu_result\(5),
	datad => \u0|core0|cpu|R_ctrl_ld~q\,
	combout => \u0|core0|cpu|W_rf_wr_data[5]~30_combout\);

-- Location: LCCOMB_X13_Y16_N26
\u0|core0|cpu|E_st_data[22]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_st_data[22]~14_combout\ = (\u0|core0|cpu|d_byteenable[2]~0_combout\ & ((\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6)))) # (!\u0|core0|cpu|d_byteenable[2]~0_combout\ & 
-- (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	datac => \u0|core0|cpu|d_byteenable[2]~0_combout\,
	datad => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	combout => \u0|core0|cpu|E_st_data[22]~14_combout\);

-- Location: FF_X13_Y16_N27
\u0|core0|cpu|d_writedata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_st_data[22]~14_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|d_writedata\(22));

-- Location: LCCOMB_X21_Y18_N26
\u0|mm_interconnect_0|cmd_mux|src_payload~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~30_combout\ = (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & \u0|core0|cpu|d_writedata\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	datad => \u0|core0|cpu|d_writedata\(22),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~30_combout\);

-- Location: FF_X21_Y18_N27
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(22));

-- Location: LCCOMB_X21_Y18_N4
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[22]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[22]~29_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(22)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(22),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(22),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[22]~29_combout\);

-- Location: LCCOMB_X23_Y15_N28
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~22_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~22_combout\);

-- Location: FF_X23_Y15_N29
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(27));

-- Location: FF_X17_Y15_N17
\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(27),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(27));

-- Location: LCCOMB_X17_Y15_N18
\u0|core0|cpu|F_iw[27]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[27]~43_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\ & (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(27) & 
-- (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\ & \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\,
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(27),
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\,
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|core0|cpu|F_iw[27]~43_combout\);

-- Location: LCCOMB_X18_Y14_N22
\u0|core0|cpu|F_iw[27]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[27]~44_combout\ = (\u0|core0|cpu|D_iw[24]~1_combout\ & ((\u0|core0|cpu|F_iw[27]~43_combout\) # ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(11) & 
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(11),
	datab => \u0|core0|cpu|D_iw[24]~1_combout\,
	datac => \u0|core0|cpu|F_iw[27]~43_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\,
	combout => \u0|core0|cpu|F_iw[27]~44_combout\);

-- Location: FF_X18_Y14_N23
\u0|core0|cpu|D_iw[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_iw[27]~44_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|D_iw\(27));

-- Location: LCCOMB_X11_Y15_N24
\u0|core0|cpu|E_src1[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_src1[5]~21_combout\ = (\u0|core0|cpu|R_src1~14_combout\ & ((\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5)))) # (!\u0|core0|cpu|R_src1~14_combout\ & (\u0|core0|cpu|D_iw\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(9),
	datab => \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5),
	datad => \u0|core0|cpu|R_src1~14_combout\,
	combout => \u0|core0|cpu|E_src1[5]~21_combout\);

-- Location: FF_X11_Y15_N25
\u0|core0|cpu|E_src1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_src1[5]~21_combout\,
	asdata => \u0|core0|cpu|F_pc_plus_one[3]~6_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src1\(5));

-- Location: LCCOMB_X10_Y15_N10
\u0|core0|cpu|E_logic_result[5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_logic_result[5]~22_combout\ = (\u0|core0|cpu|E_src2\(5) & (\u0|core0|cpu|R_logic_op\(1) $ (((\u0|core0|cpu|E_src1\(5) & \u0|core0|cpu|R_logic_op\(0)))))) # (!\u0|core0|cpu|E_src2\(5) & ((\u0|core0|cpu|E_src1\(5) & 
-- ((\u0|core0|cpu|R_logic_op\(1)))) # (!\u0|core0|cpu|E_src1\(5) & (!\u0|core0|cpu|R_logic_op\(0) & !\u0|core0|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_src2\(5),
	datab => \u0|core0|cpu|E_src1\(5),
	datac => \u0|core0|cpu|R_logic_op\(0),
	datad => \u0|core0|cpu|R_logic_op\(1),
	combout => \u0|core0|cpu|E_logic_result[5]~22_combout\);

-- Location: LCCOMB_X10_Y11_N28
\u0|core0|cpu|W_alu_result[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_alu_result[5]~23_combout\ = (\u0|core0|cpu|R_ctrl_logic~q\ & ((\u0|core0|cpu|E_logic_result[5]~22_combout\))) # (!\u0|core0|cpu|R_ctrl_logic~q\ & (\u0|core0|cpu|Add1~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_ctrl_logic~q\,
	datab => \u0|core0|cpu|Add1~40_combout\,
	datad => \u0|core0|cpu|E_logic_result[5]~22_combout\,
	combout => \u0|core0|cpu|W_alu_result[5]~23_combout\);

-- Location: FF_X10_Y11_N29
\u0|core0|cpu|W_alu_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|W_alu_result[5]~23_combout\,
	asdata => \u0|core0|cpu|E_shift_rot_result\(5),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|E_alu_result~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|W_alu_result\(5));

-- Location: LCCOMB_X19_Y11_N24
\u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used[0]~2_combout\ = (\u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used\(0) & ((\u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used\(1)) # 
-- (!\u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used\(1),
	datab => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used\(0),
	combout => \u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: LCCOMB_X19_Y11_N30
\u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used[0]~3_combout\ = (\u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used[0]~2_combout\) # ((\u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\ & 
-- (\u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg~2_combout\ & \u0|mm_interconnect_0|core0_data_master_translator|uav_read~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\,
	datab => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg~2_combout\,
	datac => \u0|mm_interconnect_0|core0_data_master_translator|uav_read~0_combout\,
	datad => \u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used[0]~2_combout\,
	combout => \u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X19_Y11_N31
\u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X19_Y10_N2
\u0|mm_interconnect_0|router|Equal5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal5~0_combout\ = (\u0|mm_interconnect_0|router|Equal0~3_combout\ & (\u0|core0|cpu|W_alu_result\(5) & (\u0|core0|cpu|W_alu_result\(6) & \u0|mm_interconnect_0|router|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|Equal0~3_combout\,
	datab => \u0|core0|cpu|W_alu_result\(5),
	datac => \u0|core0|cpu|W_alu_result\(6),
	datad => \u0|mm_interconnect_0|router|Equal2~2_combout\,
	combout => \u0|mm_interconnect_0|router|Equal5~0_combout\);

-- Location: LCCOMB_X19_Y11_N26
\u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = (\u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\ & (\u0|mm_interconnect_0|core0_data_master_translator|uav_read~0_combout\ & 
-- (!\u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_waitrequest_generated~0_combout\ & \u0|mm_interconnect_0|router|Equal5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\,
	datab => \u0|mm_interconnect_0|core0_data_master_translator|uav_read~0_combout\,
	datac => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_waitrequest_generated~0_combout\,
	datad => \u0|mm_interconnect_0|router|Equal5~0_combout\,
	combout => \u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X19_Y11_N12
\u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used[1]~1_combout\ = (\u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used\(0) & (!\u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg\(0) & 
-- ((\u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used\(1)) # (\u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used[1]~0_combout\)))) # (!\u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used\(0) & 
-- (((\u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used\(0),
	datab => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	combout => \u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: FF_X19_Y11_N13
\u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used[1]~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X19_Y11_N6
\u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter[1]~0_combout\ = (\u0|mm_interconnect_0|router|Equal2~1_combout\ & (\u0|core0|cpu|W_alu_result\(5) & (\u0|core0|cpu|W_alu_result\(6) & 
-- !\u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|Equal2~1_combout\,
	datab => \u0|core0|cpu|W_alu_result\(5),
	datac => \u0|core0|cpu|W_alu_result\(6),
	datad => \u0|mm_interconnect_0|gpio_1_adc_s1_agent_rsp_fifo|mem_used\(1),
	combout => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X19_Y11_N20
\u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg~2_combout\ = (\u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter[1]~0_combout\ & (!\u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter\(1) & 
-- (\u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter\(0) $ (\u0|mm_interconnect_0|gpio_1_adc_s1_agent|m0_write~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter[1]~0_combout\,
	datab => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter\(0),
	datac => \u0|mm_interconnect_0|gpio_1_adc_s1_agent|m0_write~0_combout\,
	datad => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter\(1),
	combout => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: LCCOMB_X19_Y11_N0
\u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg~3_combout\ = (\u0|core0|cpu|d_read~q\ & (!\u0|mm_interconnect_0|core0_data_master_translator|read_accepted~q\ & (\u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\ & 
-- \u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|d_read~q\,
	datab => \u0|mm_interconnect_0|core0_data_master_translator|read_accepted~q\,
	datac => \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\,
	datad => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg~2_combout\,
	combout => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg~3_combout\);

-- Location: FF_X19_Y11_N1
\u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X22_Y16_N10
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~4_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~4_combout\);

-- Location: FF_X22_Y16_N11
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(4));

-- Location: FF_X18_Y16_N5
\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(4),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X18_Y16_N4
\u0|core0|cpu|av_ld_byte0_data_nxt[4]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[4]~38_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(4) & (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0) & 
-- ((!\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\) # (!\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\,
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\,
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(4),
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[4]~38_combout\);

-- Location: LCCOMB_X19_Y20_N0
\ADC0|Selector8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC0|Selector8~1_combout\ = (\ADC0|Selector8~0_combout\ & (!\ADC0|curr_iter\(2) & (!\ADC0|curr_iter\(1) & \ADC0|curr_iter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC0|Selector8~0_combout\,
	datab => \ADC0|curr_iter\(2),
	datac => \ADC0|curr_iter\(1),
	datad => \ADC0|curr_iter\(0),
	combout => \ADC0|Selector8~1_combout\);

-- Location: LCCOMB_X19_Y20_N18
\ADC0|Selector8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC0|Selector8~2_combout\ = (\ADC0|curr_state.confirm_bit~q\ & (((\ADC0|curr_iter\(2)) # (\ADC0|curr_iter\(1))) # (!\ADC0|curr_iter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC0|curr_iter\(0),
	datab => \ADC0|curr_iter\(2),
	datac => \ADC0|curr_iter\(1),
	datad => \ADC0|curr_state.confirm_bit~q\,
	combout => \ADC0|Selector8~2_combout\);

-- Location: LCCOMB_X18_Y20_N24
\ADC0|Selector8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC0|Selector8~3_combout\ = (\ADC0|Selector8~1_combout\) # ((\ADC0|curr_dac\(1) & ((\ADC0|Selector8~2_combout\) # (!\ADC0|Selector9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC0|Selector9~0_combout\,
	datab => \ADC0|Selector8~1_combout\,
	datac => \ADC0|curr_dac\(1),
	datad => \ADC0|Selector8~2_combout\,
	combout => \ADC0|Selector8~3_combout\);

-- Location: FF_X18_Y20_N25
\ADC0|curr_dac[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0clkctrl_outclk\,
	d => \ADC0|Selector8~3_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC0|curr_dac\(1));

-- Location: LCCOMB_X18_Y20_N28
\ADC0|curr_conv[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC0|curr_conv[1]~feeder_combout\ = \ADC0|curr_dac\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC0|curr_dac\(1),
	combout => \ADC0|curr_conv[1]~feeder_combout\);

-- Location: FF_X18_Y20_N29
\ADC0|curr_conv[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0clkctrl_outclk\,
	d => \ADC0|curr_conv[1]~feeder_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	ena => \ADC0|curr_state.update_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC0|curr_conv\(1));

-- Location: LCCOMB_X18_Y13_N14
\u0|gpio_1_adc|read_mux_out[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|gpio_1_adc|read_mux_out\(4) = (!\u0|core0|cpu|W_alu_result\(2) & (!\u0|core0|cpu|W_alu_result\(3) & (\ADC0|curr_conv\(1) & !\u0|core0|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(2),
	datab => \u0|core0|cpu|W_alu_result\(3),
	datac => \ADC0|curr_conv\(1),
	datad => \u0|core0|cpu|W_alu_result\(4),
	combout => \u0|gpio_1_adc|read_mux_out\(4));

-- Location: FF_X18_Y13_N15
\u0|gpio_1_adc|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|gpio_1_adc|read_mux_out\(4),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|gpio_1_adc|readdata\(4));

-- Location: FF_X18_Y13_N7
\u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|gpio_1_adc|readdata\(4),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X12_Y9_N16
\u0|timer_0|read_mux_out~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~10_combout\ = (!\u0|core0|cpu|W_alu_result\(4) & (\u0|core0|cpu|W_alu_result\(3) & (\u0|timer_0|period_l_register\(4) & !\u0|core0|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(4),
	datab => \u0|core0|cpu|W_alu_result\(3),
	datac => \u0|timer_0|period_l_register\(4),
	datad => \u0|core0|cpu|W_alu_result\(2),
	combout => \u0|timer_0|read_mux_out~10_combout\);

-- Location: FF_X14_Y10_N17
\u0|timer_0|counter_snapshot[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(4),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(4));

-- Location: LCCOMB_X14_Y10_N30
\u0|timer_0|counter_snapshot[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[20]~feeder_combout\ = \u0|timer_0|internal_counter\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(20),
	combout => \u0|timer_0|counter_snapshot[20]~feeder_combout\);

-- Location: FF_X14_Y10_N31
\u0|timer_0|counter_snapshot[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[20]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(20));

-- Location: LCCOMB_X14_Y10_N16
\u0|timer_0|read_mux_out[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[4]~11_combout\ = (\u0|gpio_0|data_out[0]~0_combout\ & ((\u0|core0|cpu|W_alu_result\(2) & ((\u0|timer_0|counter_snapshot\(20)))) # (!\u0|core0|cpu|W_alu_result\(2) & (\u0|timer_0|counter_snapshot\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(2),
	datab => \u0|gpio_0|data_out[0]~0_combout\,
	datac => \u0|timer_0|counter_snapshot\(4),
	datad => \u0|timer_0|counter_snapshot\(20),
	combout => \u0|timer_0|read_mux_out[4]~11_combout\);

-- Location: LCCOMB_X14_Y10_N8
\u0|timer_0|read_mux_out[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[4]~12_combout\ = (\u0|timer_0|read_mux_out~10_combout\) # ((\u0|timer_0|read_mux_out[4]~11_combout\) # ((\u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\ & \u0|timer_0|period_h_register\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\,
	datab => \u0|timer_0|period_h_register\(4),
	datac => \u0|timer_0|read_mux_out~10_combout\,
	datad => \u0|timer_0|read_mux_out[4]~11_combout\,
	combout => \u0|timer_0|read_mux_out[4]~12_combout\);

-- Location: FF_X14_Y10_N9
\u0|timer_0|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[4]~12_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(4));

-- Location: FF_X18_Y13_N29
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(4),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(4));

-- Location: FF_X16_Y12_N11
\u0|uart_0|the_soc_uart_0_regs|control_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|d_writedata\(4),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|uart_0|the_soc_uart_0_regs|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|control_reg\(4));

-- Location: LCCOMB_X16_Y12_N10
\u0|uart_0|the_soc_uart_0_regs|selected_read_data[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|selected_read_data[4]~10_combout\ = (\u0|uart_0|the_soc_uart_0_tx|tx_overrun~q\ & ((\u0|uart_0|the_soc_uart_0_regs|Equal2~3_combout\) # ((\u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\ & 
-- \u0|uart_0|the_soc_uart_0_regs|control_reg\(4))))) # (!\u0|uart_0|the_soc_uart_0_tx|tx_overrun~q\ & (\u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\ & (\u0|uart_0|the_soc_uart_0_regs|control_reg\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_tx|tx_overrun~q\,
	datab => \u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\,
	datac => \u0|uart_0|the_soc_uart_0_regs|control_reg\(4),
	datad => \u0|uart_0|the_soc_uart_0_regs|Equal2~3_combout\,
	combout => \u0|uart_0|the_soc_uart_0_regs|selected_read_data[4]~10_combout\);

-- Location: FF_X19_Y8_N25
\u0|uart_0|the_soc_uart_0_rx|rx_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|uart_0|the_soc_uart_0_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_rx|rx_data\(4));

-- Location: LCCOMB_X19_Y8_N24
\u0|uart_0|the_soc_uart_0_regs|selected_read_data[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|selected_read_data[4]~9_combout\ = (\u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\ & ((\u0|uart_0|the_soc_uart_0_regs|tx_data\(4)) # ((\u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\ & 
-- \u0|uart_0|the_soc_uart_0_rx|rx_data\(4))))) # (!\u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\ & (\u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\ & (\u0|uart_0|the_soc_uart_0_rx|rx_data\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\,
	datab => \u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\,
	datac => \u0|uart_0|the_soc_uart_0_rx|rx_data\(4),
	datad => \u0|uart_0|the_soc_uart_0_regs|tx_data\(4),
	combout => \u0|uart_0|the_soc_uart_0_regs|selected_read_data[4]~9_combout\);

-- Location: LCCOMB_X21_Y12_N16
\u0|uart_0|the_soc_uart_0_regs|selected_read_data[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|selected_read_data\(4) = (\u0|uart_0|the_soc_uart_0_regs|selected_read_data[4]~10_combout\) # ((\u0|uart_0|the_soc_uart_0_regs|selected_read_data[4]~9_combout\) # ((\u0|uart_0|the_soc_uart_0_regs|Equal2~4_combout\ & 
-- !\u0|uart_0|the_soc_uart_0_regs|baud_divisor\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|selected_read_data[4]~10_combout\,
	datab => \u0|uart_0|the_soc_uart_0_regs|Equal2~4_combout\,
	datac => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(4),
	datad => \u0|uart_0|the_soc_uart_0_regs|selected_read_data[4]~9_combout\,
	combout => \u0|uart_0|the_soc_uart_0_regs|selected_read_data\(4));

-- Location: FF_X21_Y12_N17
\u0|uart_0|the_soc_uart_0_regs|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_regs|selected_read_data\(4),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|readdata\(4));

-- Location: LCCOMB_X21_Y12_N0
\u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[4]~feeder_combout\ = \u0|uart_0|the_soc_uart_0_regs|readdata\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|uart_0|the_soc_uart_0_regs|readdata\(4),
	combout => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[4]~feeder_combout\);

-- Location: FF_X21_Y12_N1
\u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[4]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X18_Y13_N28
\u0|core0|cpu|av_ld_byte0_data_nxt[4]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[4]~39_combout\ = (\u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(4)) # 
-- ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(4))))) # (!\u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(4),
	datad => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(4),
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[4]~39_combout\);

-- Location: LCCOMB_X18_Y13_N6
\u0|core0|cpu|av_ld_byte0_data_nxt[4]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[4]~40_combout\ = (\u0|core0|cpu|av_ld_byte0_data_nxt[4]~38_combout\) # ((\u0|core0|cpu|av_ld_byte0_data_nxt[4]~39_combout\) # ((\u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg\(0) & 
-- \u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|core0|cpu|av_ld_byte0_data_nxt[4]~38_combout\,
	datac => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre\(4),
	datad => \u0|core0|cpu|av_ld_byte0_data_nxt[4]~39_combout\,
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[4]~40_combout\);

-- Location: LCCOMB_X18_Y13_N4
\u0|core0|cpu|av_ld_byte0_data_nxt[4]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[4]~41_combout\ = (!\u0|core0|cpu|av_ld_rshift8~1_combout\ & ((\u0|core0|cpu|av_ld_byte0_data_nxt[4]~40_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|core0|cpu|av_ld_byte0_data_nxt[4]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_ld_rshift8~1_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \u0|core0|cpu|av_ld_byte0_data_nxt[4]~18_combout\,
	datad => \u0|core0|cpu|av_ld_byte0_data_nxt[4]~40_combout\,
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[4]~41_combout\);

-- Location: LCCOMB_X13_Y13_N14
\u0|core0|cpu|av_ld_byte0_data_nxt[4]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[4]~59_combout\ = (\u0|core0|cpu|av_ld_byte0_data_nxt[4]~41_combout\) # ((\u0|core0|cpu|av_ld_aligning_data~q\ & (\u0|core0|cpu|av_ld_byte1_data\(4) & \u0|core0|cpu|av_ld_rshift8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_ld_byte0_data_nxt[4]~41_combout\,
	datab => \u0|core0|cpu|av_ld_aligning_data~q\,
	datac => \u0|core0|cpu|av_ld_byte1_data\(4),
	datad => \u0|core0|cpu|av_ld_rshift8~0_combout\,
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[4]~59_combout\);

-- Location: FF_X13_Y13_N15
\u0|core0|cpu|av_ld_byte0_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|av_ld_byte0_data_nxt[4]~59_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|av_ld_byte0_data\(4));

-- Location: LCCOMB_X14_Y13_N22
\u0|core0|cpu|W_rf_wr_data[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_rf_wr_data[4]~7_combout\ = (\u0|core0|cpu|R_ctrl_ld~q\ & (((\u0|core0|cpu|av_ld_byte0_data\(4))))) # (!\u0|core0|cpu|R_ctrl_ld~q\ & (!\u0|core0|cpu|E_alu_result~0_combout\ & (\u0|core0|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_alu_result~0_combout\,
	datab => \u0|core0|cpu|R_ctrl_ld~q\,
	datac => \u0|core0|cpu|W_alu_result\(4),
	datad => \u0|core0|cpu|av_ld_byte0_data\(4),
	combout => \u0|core0|cpu|W_rf_wr_data[4]~7_combout\);

-- Location: LCCOMB_X14_Y15_N26
\u0|core0|cpu|E_st_data[11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_st_data[11]~3_combout\ = (\u0|core0|cpu|D_ctrl_mem8~0_combout\ & ((\u0|core0|cpu|D_iw\(4) & ((\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11)))) # (!\u0|core0|cpu|D_iw\(4) & 
-- (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3))))) # (!\u0|core0|cpu|D_ctrl_mem8~0_combout\ & (((\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_ctrl_mem8~0_combout\,
	datab => \u0|core0|cpu|D_iw\(4),
	datac => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datad => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	combout => \u0|core0|cpu|E_st_data[11]~3_combout\);

-- Location: FF_X14_Y15_N27
\u0|core0|cpu|d_writedata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_st_data[11]~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|d_writedata\(11));

-- Location: LCCOMB_X12_Y9_N24
\u0|timer_0|period_h_register[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_h_register[11]~feeder_combout\ = \u0|core0|cpu|d_writedata\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|d_writedata\(11),
	combout => \u0|timer_0|period_h_register[11]~feeder_combout\);

-- Location: FF_X12_Y9_N25
\u0|timer_0|period_h_register[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|period_h_register[11]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(11));

-- Location: LCCOMB_X12_Y9_N0
\u0|timer_0|read_mux_out~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~25_combout\ = (!\u0|core0|cpu|W_alu_result\(4) & (\u0|core0|cpu|W_alu_result\(3) & (\u0|timer_0|period_l_register\(11) & !\u0|core0|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(4),
	datab => \u0|core0|cpu|W_alu_result\(3),
	datac => \u0|timer_0|period_l_register\(11),
	datad => \u0|core0|cpu|W_alu_result\(2),
	combout => \u0|timer_0|read_mux_out~25_combout\);

-- Location: LCCOMB_X14_Y9_N14
\u0|timer_0|counter_snapshot[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[27]~feeder_combout\ = \u0|timer_0|internal_counter\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(27),
	combout => \u0|timer_0|counter_snapshot[27]~feeder_combout\);

-- Location: FF_X14_Y9_N15
\u0|timer_0|counter_snapshot[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[27]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(27));

-- Location: FF_X14_Y9_N25
\u0|timer_0|counter_snapshot[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(11),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(11));

-- Location: LCCOMB_X14_Y9_N24
\u0|timer_0|read_mux_out[11]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[11]~26_combout\ = (\u0|gpio_0|data_out[0]~0_combout\ & ((\u0|core0|cpu|W_alu_result\(2) & (\u0|timer_0|counter_snapshot\(27))) # (!\u0|core0|cpu|W_alu_result\(2) & ((\u0|timer_0|counter_snapshot\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|counter_snapshot\(27),
	datab => \u0|core0|cpu|W_alu_result\(2),
	datac => \u0|timer_0|counter_snapshot\(11),
	datad => \u0|gpio_0|data_out[0]~0_combout\,
	combout => \u0|timer_0|read_mux_out[11]~26_combout\);

-- Location: LCCOMB_X14_Y9_N30
\u0|timer_0|read_mux_out[11]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[11]~27_combout\ = (\u0|timer_0|read_mux_out~25_combout\) # ((\u0|timer_0|read_mux_out[11]~26_combout\) # ((\u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\ & \u0|timer_0|period_h_register\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\,
	datab => \u0|timer_0|period_h_register\(11),
	datac => \u0|timer_0|read_mux_out~25_combout\,
	datad => \u0|timer_0|read_mux_out[11]~26_combout\,
	combout => \u0|timer_0|read_mux_out[11]~27_combout\);

-- Location: FF_X14_Y9_N31
\u0|timer_0|readdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[11]~27_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(11));

-- Location: FF_X19_Y12_N23
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(11),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X19_Y12_N20
\u0|uart_0|the_soc_uart_0_regs|selected_read_data~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|selected_read_data~12_combout\ = (!\u0|core0|cpu|W_alu_result\(2) & (\u0|core0|cpu|W_alu_result\(4) & (!\u0|uart_0|the_soc_uart_0_regs|baud_divisor\(11) & !\u0|core0|cpu|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(2),
	datab => \u0|core0|cpu|W_alu_result\(4),
	datac => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(11),
	datad => \u0|core0|cpu|W_alu_result\(3),
	combout => \u0|uart_0|the_soc_uart_0_regs|selected_read_data~12_combout\);

-- Location: FF_X19_Y12_N21
\u0|uart_0|the_soc_uart_0_regs|readdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_regs|selected_read_data~12_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|readdata\(11));

-- Location: LCCOMB_X19_Y12_N4
\u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[11]~feeder_combout\ = \u0|uart_0|the_soc_uart_0_regs|readdata\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|uart_0|the_soc_uart_0_regs|readdata\(11),
	combout => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[11]~feeder_combout\);

-- Location: FF_X19_Y12_N5
\u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[11]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X19_Y12_N22
\u0|mm_interconnect_0|rsp_mux|src_payload~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~27_combout\ = (\u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(11)) # 
-- ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(11))))) # (!\u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(11),
	datad => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(11),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~27_combout\);

-- Location: LCCOMB_X19_Y13_N0
\u0|mm_interconnect_0|rsp_mux|src_payload~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~26_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(11) & 
-- ((!\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\) # (!\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\,
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(11),
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~26_combout\);

-- Location: LCCOMB_X19_Y13_N8
\u0|mm_interconnect_0|rsp_mux|src_payload~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~28_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~27_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~26_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|core0|cpu|F_iw[11]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \u0|core0|cpu|F_iw[11]~13_combout\,
	datac => \u0|mm_interconnect_0|rsp_mux|src_payload~27_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~26_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~28_combout\);

-- Location: LCCOMB_X13_Y13_N6
\u0|core0|cpu|av_ld_byte1_data[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte1_data[3]~4_combout\ = (\u0|core0|cpu|av_ld_aligning_data~q\ & ((\u0|core0|cpu|av_fill_bit~0_combout\))) # (!\u0|core0|cpu|av_ld_aligning_data~q\ & (\u0|mm_interconnect_0|rsp_mux|src_payload~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~28_combout\,
	datab => \u0|core0|cpu|av_fill_bit~0_combout\,
	datad => \u0|core0|cpu|av_ld_aligning_data~q\,
	combout => \u0|core0|cpu|av_ld_byte1_data[3]~4_combout\);

-- Location: FF_X13_Y13_N7
\u0|core0|cpu|av_ld_byte1_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|av_ld_byte1_data[3]~4_combout\,
	asdata => \u0|core0|cpu|av_ld_byte2_data\(3),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|av_ld_rshift8~1_combout\,
	ena => \u0|core0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|av_ld_byte1_data\(3));

-- Location: LCCOMB_X17_Y13_N12
\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~3_combout\ = (!\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(3)) # 
-- ((!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(3),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(3),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~3_combout\);

-- Location: FF_X17_Y13_N13
\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(3));

-- Location: LCCOMB_X17_Y13_N6
\u0|core0|cpu|av_ld_byte0_data_nxt[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[3]~17_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(3)) # 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(3) & !\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\ & 
-- (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(3) & !\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(3),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(3),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[3]~17_combout\);

-- Location: LCCOMB_X17_Y11_N26
\u0|mm_interconnect_0|gpio_0_s1_translator|wait_latency_counter~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|gpio_0_s1_translator|wait_latency_counter~0_combout\ = (\u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter[1]~1_combout\ & (!\u0|mm_interconnect_0|gpio_0_s1_translator|read_latency_shift_reg~0_combout\ & 
-- (!\u0|mm_interconnect_0|gpio_0_s1_translator|wait_latency_counter\(0) & \u0|gpio_0|wr_strobe~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter[1]~1_combout\,
	datab => \u0|mm_interconnect_0|gpio_0_s1_translator|read_latency_shift_reg~0_combout\,
	datac => \u0|mm_interconnect_0|gpio_0_s1_translator|wait_latency_counter\(0),
	datad => \u0|gpio_0|wr_strobe~1_combout\,
	combout => \u0|mm_interconnect_0|gpio_0_s1_translator|wait_latency_counter~0_combout\);

-- Location: FF_X17_Y11_N27
\u0|mm_interconnect_0|gpio_0_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|gpio_0_s1_translator|wait_latency_counter~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|gpio_0_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X17_Y11_N10
\u0|mm_interconnect_0|gpio_0_s1_translator|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|gpio_0_s1_translator|Add0~0_combout\ = \u0|mm_interconnect_0|gpio_0_s1_translator|wait_latency_counter\(1) $ (\u0|mm_interconnect_0|gpio_0_s1_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|gpio_0_s1_translator|wait_latency_counter\(1),
	datac => \u0|mm_interconnect_0|gpio_0_s1_translator|wait_latency_counter\(0),
	combout => \u0|mm_interconnect_0|gpio_0_s1_translator|Add0~0_combout\);

-- Location: LCCOMB_X17_Y11_N20
\u0|mm_interconnect_0|gpio_0_s1_translator|wait_latency_counter~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|gpio_0_s1_translator|wait_latency_counter~1_combout\ = (\u0|mm_interconnect_0|gpio_0_s1_translator|Add0~0_combout\ & (\u0|gpio_0|wr_strobe~1_combout\ & (!\u0|mm_interconnect_0|gpio_0_s1_translator|read_latency_shift_reg~0_combout\ & 
-- \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|gpio_0_s1_translator|Add0~0_combout\,
	datab => \u0|gpio_0|wr_strobe~1_combout\,
	datac => \u0|mm_interconnect_0|gpio_0_s1_translator|read_latency_shift_reg~0_combout\,
	datad => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter[1]~1_combout\,
	combout => \u0|mm_interconnect_0|gpio_0_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X17_Y11_N21
\u0|mm_interconnect_0|gpio_0_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|gpio_0_s1_translator|wait_latency_counter~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|gpio_0_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X17_Y11_N2
\u0|mm_interconnect_0|gpio_0_s1_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|gpio_0_s1_translator|read_latency_shift_reg~0_combout\ = (!\u0|mm_interconnect_0|gpio_0_s1_translator|wait_latency_counter\(1) & (\u0|mm_interconnect_0|gpio_0_s1_translator|wait_latency_counter\(0) $ 
-- (((\u0|mm_interconnect_0|gpio_1_adc_s1_agent|m0_write~0_combout\ & \u0|gpio_0|wr_strobe~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|gpio_0_s1_translator|wait_latency_counter\(1),
	datab => \u0|mm_interconnect_0|gpio_1_adc_s1_agent|m0_write~0_combout\,
	datac => \u0|mm_interconnect_0|gpio_0_s1_translator|wait_latency_counter\(0),
	datad => \u0|gpio_0|wr_strobe~1_combout\,
	combout => \u0|mm_interconnect_0|gpio_0_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LCCOMB_X19_Y10_N24
\u0|mm_interconnect_0|router|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal4~0_combout\ = (\u0|mm_interconnect_0|router|Equal0~3_combout\ & (!\u0|core0|cpu|W_alu_result\(5) & (\u0|core0|cpu|W_alu_result\(6) & \u0|mm_interconnect_0|router|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|Equal0~3_combout\,
	datab => \u0|core0|cpu|W_alu_result\(5),
	datac => \u0|core0|cpu|W_alu_result\(6),
	datad => \u0|mm_interconnect_0|router|Equal2~2_combout\,
	combout => \u0|mm_interconnect_0|router|Equal4~0_combout\);

-- Location: LCCOMB_X17_Y10_N30
\u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = (\u0|mm_interconnect_0|gpio_0_s1_translator|read_latency_shift_reg~0_combout\ & (\u0|mm_interconnect_0|core0_data_master_translator|uav_read~0_combout\ & 
-- (\u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\ & \u0|mm_interconnect_0|router|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|gpio_0_s1_translator|read_latency_shift_reg~0_combout\,
	datab => \u0|mm_interconnect_0|core0_data_master_translator|uav_read~0_combout\,
	datac => \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\,
	datad => \u0|mm_interconnect_0|router|Equal4~0_combout\,
	combout => \u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X17_Y11_N30
\u0|mm_interconnect_0|cmd_demux|WideOr0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout\ = (!\u0|mm_interconnect_0|gpio_0_s1_translator|wait_latency_counter\(1) & (\u0|gpio_0|wr_strobe~1_combout\ & (\u0|mm_interconnect_0|gpio_1_adc_s1_agent|m0_write~0_combout\ $ 
-- (\u0|mm_interconnect_0|gpio_0_s1_translator|wait_latency_counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|gpio_0_s1_translator|wait_latency_counter\(1),
	datab => \u0|mm_interconnect_0|gpio_1_adc_s1_agent|m0_write~0_combout\,
	datac => \u0|mm_interconnect_0|gpio_0_s1_translator|wait_latency_counter\(0),
	datad => \u0|gpio_0|wr_strobe~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout\);

-- Location: LCCOMB_X17_Y10_N24
\u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used[0]~2_combout\ = (\u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used\(0) & ((\u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used\(1)) # 
-- (!\u0|mm_interconnect_0|gpio_0_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used\(1),
	datac => \u0|mm_interconnect_0|gpio_0_s1_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used\(0),
	combout => \u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: LCCOMB_X17_Y10_N12
\u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\ = (\u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used[0]~2_combout\) # ((\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout\ & 
-- (\u0|mm_interconnect_0|core0_data_master_translator|uav_read~0_combout\ & \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout\,
	datab => \u0|mm_interconnect_0|core0_data_master_translator|uav_read~0_combout\,
	datac => \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\,
	datad => \u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used[0]~2_combout\,
	combout => \u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X17_Y10_N13
\u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X17_Y10_N2
\u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\ = (\u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used\(0) & (!\u0|mm_interconnect_0|gpio_0_s1_translator|read_latency_shift_reg\(0) & 
-- ((\u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\) # (\u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used\(1))))) # (!\u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used\(0) & 
-- (((\u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	datab => \u0|mm_interconnect_0|gpio_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used\(0),
	combout => \u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: FF_X17_Y10_N3
\u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X19_Y10_N28
\u0|gpio_0|wr_strobe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|gpio_0|wr_strobe~0_combout\ = (!\u0|core0|cpu|W_alu_result\(7) & (\u0|core0|cpu|W_alu_result\(6) & (!\u0|core0|cpu|W_alu_result\(8) & !\u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(7),
	datab => \u0|core0|cpu|W_alu_result\(6),
	datac => \u0|core0|cpu|W_alu_result\(8),
	datad => \u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used\(1),
	combout => \u0|gpio_0|wr_strobe~0_combout\);

-- Location: LCCOMB_X19_Y10_N22
\u0|gpio_0|wr_strobe~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|gpio_0|wr_strobe~1_combout\ = (\u0|mm_interconnect_0|router|Equal0~3_combout\ & (\u0|gpio_0|wr_strobe~0_combout\ & (!\u0|core0|cpu|W_alu_result\(5) & \u0|mm_interconnect_0|router|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|Equal0~3_combout\,
	datab => \u0|gpio_0|wr_strobe~0_combout\,
	datac => \u0|core0|cpu|W_alu_result\(5),
	datad => \u0|mm_interconnect_0|router|Equal2~0_combout\,
	combout => \u0|gpio_0|wr_strobe~1_combout\);

-- Location: LCCOMB_X17_Y10_N8
\u0|mm_interconnect_0|gpio_0_s1_translator|read_latency_shift_reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|gpio_0_s1_translator|read_latency_shift_reg~1_combout\ = (\u0|gpio_0|wr_strobe~1_combout\ & (\u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\ & 
-- (\u0|mm_interconnect_0|gpio_0_s1_translator|read_latency_shift_reg~0_combout\ & \u0|mm_interconnect_0|core0_data_master_translator|uav_read~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|gpio_0|wr_strobe~1_combout\,
	datab => \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\,
	datac => \u0|mm_interconnect_0|gpio_0_s1_translator|read_latency_shift_reg~0_combout\,
	datad => \u0|mm_interconnect_0|core0_data_master_translator|uav_read~0_combout\,
	combout => \u0|mm_interconnect_0|gpio_0_s1_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X17_Y10_N9
\u0|mm_interconnect_0|gpio_0_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|gpio_0_s1_translator|read_latency_shift_reg~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|gpio_0_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X17_Y12_N24
\u0|gpio_0|data_out[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|gpio_0|data_out[0]~1_combout\ = (!\u0|core0|cpu|W_alu_result\(3) & (\u0|core0|cpu|W_alu_result\(4) $ (!\u0|core0|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|W_alu_result\(4),
	datac => \u0|core0|cpu|W_alu_result\(3),
	datad => \u0|core0|cpu|W_alu_result\(2),
	combout => \u0|gpio_0|data_out[0]~1_combout\);

-- Location: LCCOMB_X17_Y12_N30
\u0|gpio_0|data_out~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|gpio_0|data_out~5_combout\ = (\u0|gpio_0|data_out[0]~0_combout\ & ((\u0|core0|cpu|d_writedata\(3) & ((!\u0|gpio_0|data_out[0]~1_combout\))) # (!\u0|core0|cpu|d_writedata\(3) & (\u0|gpio_0|data_out\(3))))) # (!\u0|gpio_0|data_out[0]~0_combout\ & 
-- ((\u0|gpio_0|data_out[0]~1_combout\ & (\u0|core0|cpu|d_writedata\(3))) # (!\u0|gpio_0|data_out[0]~1_combout\ & ((\u0|gpio_0|data_out\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|gpio_0|data_out[0]~0_combout\,
	datab => \u0|core0|cpu|d_writedata\(3),
	datac => \u0|gpio_0|data_out\(3),
	datad => \u0|gpio_0|data_out[0]~1_combout\,
	combout => \u0|gpio_0|data_out~5_combout\);

-- Location: LCCOMB_X17_Y11_N14
\u0|gpio_0|wr_strobe~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|gpio_0|wr_strobe~2_combout\ = (!\u0|mm_interconnect_0|core0_data_master_translator|write_accepted~q\ & (!\u0|mm_interconnect_0|gpio_0_s1_translator|wait_latency_counter\(1) & (\u0|core0|cpu|d_write~q\ & 
-- \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_data_master_translator|write_accepted~q\,
	datab => \u0|mm_interconnect_0|gpio_0_s1_translator|wait_latency_counter\(1),
	datac => \u0|core0|cpu|d_write~q\,
	datad => \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\,
	combout => \u0|gpio_0|wr_strobe~2_combout\);

-- Location: LCCOMB_X17_Y10_N26
\u0|gpio_0|wr_strobe~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|gpio_0|wr_strobe~3_combout\ = (\u0|gpio_0|wr_strobe~2_combout\ & (!\u0|mm_interconnect_0|gpio_0_s1_translator|wait_latency_counter\(0) & (!\u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used\(1) & \u0|mm_interconnect_0|router|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|gpio_0|wr_strobe~2_combout\,
	datab => \u0|mm_interconnect_0|gpio_0_s1_translator|wait_latency_counter\(0),
	datac => \u0|mm_interconnect_0|gpio_0_s1_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|router|Equal4~0_combout\,
	combout => \u0|gpio_0|wr_strobe~3_combout\);

-- Location: FF_X17_Y12_N31
\u0|gpio_0|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|gpio_0|data_out~5_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|gpio_0|wr_strobe~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|gpio_0|data_out\(3));

-- Location: LCCOMB_X17_Y10_N28
\u0|gpio_0|always2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|gpio_0|always2~0_combout\ = (\u0|gpio_0|wr_strobe~2_combout\ & (!\u0|mm_interconnect_0|gpio_0_s1_translator|wait_latency_counter\(0) & (\u0|gpio_0|wr_strobe~1_combout\ & \u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|gpio_0|wr_strobe~2_combout\,
	datab => \u0|mm_interconnect_0|gpio_0_s1_translator|wait_latency_counter\(0),
	datac => \u0|gpio_0|wr_strobe~1_combout\,
	datad => \u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\,
	combout => \u0|gpio_0|always2~0_combout\);

-- Location: FF_X17_Y10_N23
\u0|gpio_0|data_dir[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|d_writedata\(3),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|gpio_0|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|gpio_0|data_dir\(3));

-- Location: LCCOMB_X17_Y10_N4
\u0|gpio_0|read_mux_out[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|gpio_0|read_mux_out\(3) = (\u0|gpio_0|data_dir\(3) & ((\u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\) # ((\u0|gpio_0|data_out\(3) & \u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\)))) # (!\u0|gpio_0|data_dir\(3) & 
-- (((\u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|gpio_0|data_out\(3),
	datab => \u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\,
	datac => \u0|gpio_0|data_dir\(3),
	datad => \u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\,
	combout => \u0|gpio_0|read_mux_out\(3));

-- Location: FF_X17_Y10_N5
\u0|gpio_0|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|gpio_0|read_mux_out\(3),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|gpio_0|readdata\(3));

-- Location: FF_X21_Y13_N29
\u0|mm_interconnect_0|gpio_0_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|gpio_0|readdata\(3),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|gpio_0_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X21_Y20_N24
\ADC0|Selector9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC0|Selector9~1_combout\ = (\ADC0|curr_dac\(0) & (((!\ADC0|Decoder0~0_combout\ & \ADC0|curr_state.confirm_bit~q\)) # (!\ADC0|Selector9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC0|Selector9~0_combout\,
	datab => \ADC0|curr_dac\(0),
	datac => \ADC0|Decoder0~0_combout\,
	datad => \ADC0|curr_state.confirm_bit~q\,
	combout => \ADC0|Selector9~1_combout\);

-- Location: LCCOMB_X21_Y20_N16
\ADC0|Selector9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC0|Selector9~2_combout\ = (\ADC0|Selector9~1_combout\) # ((\ADC0|Decoder0~0_combout\ & \ADC0|Selector8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC0|Decoder0~0_combout\,
	datac => \ADC0|Selector8~0_combout\,
	datad => \ADC0|Selector9~1_combout\,
	combout => \ADC0|Selector9~2_combout\);

-- Location: FF_X21_Y20_N17
\ADC0|curr_dac[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0clkctrl_outclk\,
	d => \ADC0|Selector9~2_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC0|curr_dac\(0));

-- Location: LCCOMB_X18_Y20_N18
\ADC0|curr_conv[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC0|curr_conv[0]~feeder_combout\ = \ADC0|curr_dac\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC0|curr_dac\(0),
	combout => \ADC0|curr_conv[0]~feeder_combout\);

-- Location: FF_X18_Y20_N19
\ADC0|curr_conv[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0clkctrl_outclk\,
	d => \ADC0|curr_conv[0]~feeder_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	ena => \ADC0|curr_state.update_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC0|curr_conv\(0));

-- Location: LCCOMB_X18_Y13_N16
\u0|gpio_1_adc|read_mux_out[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|gpio_1_adc|read_mux_out\(3) = (!\u0|core0|cpu|W_alu_result\(2) & (!\u0|core0|cpu|W_alu_result\(3) & (\ADC0|curr_conv\(0) & !\u0|core0|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(2),
	datab => \u0|core0|cpu|W_alu_result\(3),
	datac => \ADC0|curr_conv\(0),
	datad => \u0|core0|cpu|W_alu_result\(4),
	combout => \u0|gpio_1_adc|read_mux_out\(3));

-- Location: FF_X18_Y13_N17
\u0|gpio_1_adc|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|gpio_1_adc|read_mux_out\(3),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|gpio_1_adc|readdata\(3));

-- Location: LCCOMB_X21_Y13_N18
\u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre[3]~feeder_combout\ = \u0|gpio_1_adc|readdata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|gpio_1_adc|readdata\(3),
	combout => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre[3]~feeder_combout\);

-- Location: FF_X21_Y13_N19
\u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre[3]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X21_Y13_N28
\u0|core0|cpu|av_ld_byte0_data_nxt[3]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[3]~35_combout\ = (\u0|mm_interconnect_0|gpio_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|gpio_0_s1_translator|av_readdata_pre\(3)) # 
-- ((\u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre\(3))))) # (!\u0|mm_interconnect_0|gpio_0_s1_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|gpio_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|gpio_0_s1_translator|av_readdata_pre\(3),
	datad => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre\(3),
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[3]~35_combout\);

-- Location: LCCOMB_X22_Y15_N4
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal0~2_combout\ = (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(0) & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal0~1_combout\ & 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(0),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal0~1_combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal0~0_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal0~2_combout\);

-- Location: LCCOMB_X22_Y15_N6
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~3_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal0~2_combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_single_step_mode~q\)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal0~2_combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\ & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal0~2_combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_single_step_mode~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~3_combout\);

-- Location: LCCOMB_X22_Y15_N22
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[3]~feeder_combout\ = \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~3_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[3]~feeder_combout\);

-- Location: FF_X22_Y15_N23
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[3]~feeder_combout\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	sload => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(3));

-- Location: FF_X21_Y13_N27
\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(3),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(3));

-- Location: FF_X14_Y11_N5
\u0|timer_0|control_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|d_writedata\(3),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|control_register\(3));

-- Location: LCCOMB_X12_Y8_N2
\u0|timer_0|read_mux_out[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[3]~8_combout\ = (\u0|uart_0|the_soc_uart_0_regs|Equal2~3_combout\ & (((\u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\ & \u0|timer_0|period_h_register\(3))) # (!\u0|timer_0|period_l_register\(3)))) # 
-- (!\u0|uart_0|the_soc_uart_0_regs|Equal2~3_combout\ & (\u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\ & (\u0|timer_0|period_h_register\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|Equal2~3_combout\,
	datab => \u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\,
	datac => \u0|timer_0|period_h_register\(3),
	datad => \u0|timer_0|period_l_register\(3),
	combout => \u0|timer_0|read_mux_out[3]~8_combout\);

-- Location: LCCOMB_X13_Y10_N10
\u0|timer_0|counter_snapshot[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[3]~3_combout\ = !\u0|timer_0|internal_counter\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|timer_0|internal_counter\(3),
	combout => \u0|timer_0|counter_snapshot[3]~3_combout\);

-- Location: FF_X13_Y10_N11
\u0|timer_0|counter_snapshot[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[3]~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(3));

-- Location: FF_X13_Y10_N1
\u0|timer_0|counter_snapshot[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(19),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(19));

-- Location: LCCOMB_X13_Y10_N0
\u0|timer_0|read_mux_out[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[3]~9_combout\ = (\u0|gpio_0|data_out[0]~0_combout\ & ((\u0|core0|cpu|W_alu_result\(2) & ((\u0|timer_0|counter_snapshot\(19)))) # (!\u0|core0|cpu|W_alu_result\(2) & (\u0|timer_0|counter_snapshot\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|counter_snapshot\(3),
	datab => \u0|core0|cpu|W_alu_result\(2),
	datac => \u0|timer_0|counter_snapshot\(19),
	datad => \u0|gpio_0|data_out[0]~0_combout\,
	combout => \u0|timer_0|read_mux_out[3]~9_combout\);

-- Location: LCCOMB_X14_Y11_N20
\u0|timer_0|read_mux_out[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out\(3) = (\u0|timer_0|read_mux_out[3]~8_combout\) # ((\u0|timer_0|read_mux_out[3]~9_combout\) # ((\u0|timer_0|control_register\(3) & \u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|control_register\(3),
	datab => \u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\,
	datac => \u0|timer_0|read_mux_out[3]~8_combout\,
	datad => \u0|timer_0|read_mux_out[3]~9_combout\,
	combout => \u0|timer_0|read_mux_out\(3));

-- Location: FF_X14_Y11_N21
\u0|timer_0|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|read_mux_out\(3),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(3));

-- Location: FF_X21_Y13_N3
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(3),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(3));

-- Location: FF_X16_Y12_N27
\u0|uart_0|the_soc_uart_0_regs|control_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|d_writedata\(3),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|uart_0|the_soc_uart_0_regs|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|control_reg\(3));

-- Location: LCCOMB_X16_Y12_N26
\u0|uart_0|the_soc_uart_0_regs|selected_read_data[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|selected_read_data[3]~8_combout\ = (\u0|uart_0|the_soc_uart_0_regs|Equal2~3_combout\ & ((\u0|uart_0|the_soc_uart_0_rx|rx_overrun~q\) # ((\u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\ & 
-- \u0|uart_0|the_soc_uart_0_regs|control_reg\(3))))) # (!\u0|uart_0|the_soc_uart_0_regs|Equal2~3_combout\ & (\u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\ & (\u0|uart_0|the_soc_uart_0_regs|control_reg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|Equal2~3_combout\,
	datab => \u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\,
	datac => \u0|uart_0|the_soc_uart_0_regs|control_reg\(3),
	datad => \u0|uart_0|the_soc_uart_0_rx|rx_overrun~q\,
	combout => \u0|uart_0|the_soc_uart_0_regs|selected_read_data[3]~8_combout\);

-- Location: FF_X19_Y8_N23
\u0|uart_0|the_soc_uart_0_rx|rx_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|uart_0|the_soc_uart_0_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_rx|rx_data\(3));

-- Location: LCCOMB_X19_Y8_N22
\u0|uart_0|the_soc_uart_0_regs|selected_read_data[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|selected_read_data[3]~7_combout\ = (\u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\ & ((\u0|uart_0|the_soc_uart_0_regs|tx_data\(3)) # ((\u0|uart_0|the_soc_uart_0_rx|rx_data\(3) & 
-- \u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\)))) # (!\u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\ & (((\u0|uart_0|the_soc_uart_0_rx|rx_data\(3) & \u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\,
	datab => \u0|uart_0|the_soc_uart_0_regs|tx_data\(3),
	datac => \u0|uart_0|the_soc_uart_0_rx|rx_data\(3),
	datad => \u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\,
	combout => \u0|uart_0|the_soc_uart_0_regs|selected_read_data[3]~7_combout\);

-- Location: LCCOMB_X21_Y12_N10
\u0|uart_0|the_soc_uart_0_regs|selected_read_data[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|selected_read_data\(3) = (\u0|uart_0|the_soc_uart_0_regs|selected_read_data[3]~8_combout\) # ((\u0|uart_0|the_soc_uart_0_regs|selected_read_data[3]~7_combout\) # ((\u0|uart_0|the_soc_uart_0_regs|baud_divisor\(3) & 
-- \u0|uart_0|the_soc_uart_0_regs|Equal2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|selected_read_data[3]~8_combout\,
	datab => \u0|uart_0|the_soc_uart_0_regs|selected_read_data[3]~7_combout\,
	datac => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(3),
	datad => \u0|uart_0|the_soc_uart_0_regs|Equal2~4_combout\,
	combout => \u0|uart_0|the_soc_uart_0_regs|selected_read_data\(3));

-- Location: FF_X21_Y12_N11
\u0|uart_0|the_soc_uart_0_regs|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_regs|selected_read_data\(3),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|readdata\(3));

-- Location: LCCOMB_X21_Y13_N24
\u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[3]~feeder_combout\ = \u0|uart_0|the_soc_uart_0_regs|readdata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|uart_0|the_soc_uart_0_regs|readdata\(3),
	combout => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[3]~feeder_combout\);

-- Location: FF_X21_Y13_N25
\u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[3]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X21_Y13_N2
\u0|core0|cpu|av_ld_byte0_data_nxt[3]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[3]~34_combout\ = (\u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(3)) # 
-- ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(3))))) # (!\u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(3),
	datad => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(3),
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[3]~34_combout\);

-- Location: LCCOMB_X21_Y13_N26
\u0|core0|cpu|av_ld_byte0_data_nxt[3]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[3]~36_combout\ = (\u0|core0|cpu|av_ld_byte0_data_nxt[3]~35_combout\) # ((\u0|core0|cpu|av_ld_byte0_data_nxt[3]~34_combout\) # ((\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_ld_byte0_data_nxt[3]~35_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(3),
	datad => \u0|core0|cpu|av_ld_byte0_data_nxt[3]~34_combout\,
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[3]~36_combout\);

-- Location: LCCOMB_X16_Y16_N4
\u0|core0|cpu|av_ld_byte0_data_nxt[3]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[3]~37_combout\ = (!\u0|core0|cpu|av_ld_rshift8~1_combout\ & ((\u0|core0|cpu|av_ld_byte0_data_nxt[3]~36_combout\) # ((\u0|core0|cpu|av_ld_byte0_data_nxt[3]~17_combout\ & 
-- \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_ld_rshift8~1_combout\,
	datab => \u0|core0|cpu|av_ld_byte0_data_nxt[3]~17_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datad => \u0|core0|cpu|av_ld_byte0_data_nxt[3]~36_combout\,
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[3]~37_combout\);

-- Location: LCCOMB_X13_Y13_N12
\u0|core0|cpu|av_ld_byte0_data_nxt[3]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[3]~58_combout\ = (\u0|core0|cpu|av_ld_byte0_data_nxt[3]~37_combout\) # ((\u0|core0|cpu|av_ld_byte1_data\(3) & (\u0|core0|cpu|av_ld_rshift8~0_combout\ & \u0|core0|cpu|av_ld_aligning_data~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_ld_byte1_data\(3),
	datab => \u0|core0|cpu|av_ld_rshift8~0_combout\,
	datac => \u0|core0|cpu|av_ld_byte0_data_nxt[3]~37_combout\,
	datad => \u0|core0|cpu|av_ld_aligning_data~q\,
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[3]~58_combout\);

-- Location: FF_X13_Y13_N13
\u0|core0|cpu|av_ld_byte0_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|av_ld_byte0_data_nxt[3]~58_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|av_ld_byte0_data\(3));

-- Location: LCCOMB_X14_Y13_N4
\u0|core0|cpu|W_rf_wr_data[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_rf_wr_data[3]~6_combout\ = (\u0|core0|cpu|R_ctrl_ld~q\ & (\u0|core0|cpu|av_ld_byte0_data\(3))) # (!\u0|core0|cpu|R_ctrl_ld~q\ & (((!\u0|core0|cpu|E_alu_result~0_combout\ & \u0|core0|cpu|W_alu_result\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_ld_byte0_data\(3),
	datab => \u0|core0|cpu|R_ctrl_ld~q\,
	datac => \u0|core0|cpu|E_alu_result~0_combout\,
	datad => \u0|core0|cpu|W_alu_result\(3),
	combout => \u0|core0|cpu|W_rf_wr_data[3]~6_combout\);

-- Location: LCCOMB_X14_Y15_N8
\u0|core0|cpu|E_st_data[10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_st_data[10]~2_combout\ = (\u0|core0|cpu|D_ctrl_mem8~0_combout\ & ((\u0|core0|cpu|D_iw\(4) & ((\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10)))) # (!\u0|core0|cpu|D_iw\(4) & 
-- (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2))))) # (!\u0|core0|cpu|D_ctrl_mem8~0_combout\ & (((\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_ctrl_mem8~0_combout\,
	datab => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datac => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datad => \u0|core0|cpu|D_iw\(4),
	combout => \u0|core0|cpu|E_st_data[10]~2_combout\);

-- Location: FF_X14_Y15_N9
\u0|core0|cpu|d_writedata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_st_data[10]~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|d_writedata\(10));

-- Location: FF_X12_Y9_N7
\u0|timer_0|period_l_register[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|d_writedata\(10),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(10));

-- Location: LCCOMB_X12_Y9_N6
\u0|timer_0|read_mux_out~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~28_combout\ = (!\u0|core0|cpu|W_alu_result\(4) & (\u0|core0|cpu|W_alu_result\(3) & (\u0|timer_0|period_l_register\(10) & !\u0|core0|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(4),
	datab => \u0|core0|cpu|W_alu_result\(3),
	datac => \u0|timer_0|period_l_register\(10),
	datad => \u0|core0|cpu|W_alu_result\(2),
	combout => \u0|timer_0|read_mux_out~28_combout\);

-- Location: LCCOMB_X14_Y9_N26
\u0|timer_0|counter_snapshot[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[26]~feeder_combout\ = \u0|timer_0|internal_counter\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(26),
	combout => \u0|timer_0|counter_snapshot[26]~feeder_combout\);

-- Location: FF_X14_Y9_N27
\u0|timer_0|counter_snapshot[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[26]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(26));

-- Location: FF_X14_Y9_N13
\u0|timer_0|counter_snapshot[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(10),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(10));

-- Location: LCCOMB_X14_Y9_N12
\u0|timer_0|read_mux_out[10]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[10]~29_combout\ = (\u0|gpio_0|data_out[0]~0_combout\ & ((\u0|core0|cpu|W_alu_result\(2) & (\u0|timer_0|counter_snapshot\(26))) # (!\u0|core0|cpu|W_alu_result\(2) & ((\u0|timer_0|counter_snapshot\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|counter_snapshot\(26),
	datab => \u0|core0|cpu|W_alu_result\(2),
	datac => \u0|timer_0|counter_snapshot\(10),
	datad => \u0|gpio_0|data_out[0]~0_combout\,
	combout => \u0|timer_0|read_mux_out[10]~29_combout\);

-- Location: LCCOMB_X14_Y9_N8
\u0|timer_0|read_mux_out[10]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[10]~30_combout\ = (\u0|timer_0|read_mux_out~28_combout\) # ((\u0|timer_0|read_mux_out[10]~29_combout\) # ((\u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\ & \u0|timer_0|period_h_register\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\,
	datab => \u0|timer_0|read_mux_out~28_combout\,
	datac => \u0|timer_0|period_h_register\(10),
	datad => \u0|timer_0|read_mux_out[10]~29_combout\,
	combout => \u0|timer_0|read_mux_out[10]~30_combout\);

-- Location: FF_X14_Y9_N9
\u0|timer_0|readdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[10]~30_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(10));

-- Location: FF_X18_Y12_N27
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(10),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X18_Y12_N16
\u0|uart_0|the_soc_uart_0_regs|selected_read_data~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|selected_read_data~13_combout\ = (\u0|core0|cpu|W_alu_result\(4) & (\u0|uart_0|the_soc_uart_0_regs|baud_divisor\(10) & (!\u0|core0|cpu|W_alu_result\(2) & !\u0|core0|cpu|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(4),
	datab => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(10),
	datac => \u0|core0|cpu|W_alu_result\(2),
	datad => \u0|core0|cpu|W_alu_result\(3),
	combout => \u0|uart_0|the_soc_uart_0_regs|selected_read_data~13_combout\);

-- Location: FF_X18_Y12_N17
\u0|uart_0|the_soc_uart_0_regs|readdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_regs|selected_read_data~13_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|readdata\(10));

-- Location: LCCOMB_X18_Y12_N24
\u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[10]~feeder_combout\ = \u0|uart_0|the_soc_uart_0_regs|readdata\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|uart_0|the_soc_uart_0_regs|readdata\(10),
	combout => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[10]~feeder_combout\);

-- Location: FF_X18_Y12_N25
\u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[10]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X18_Y12_N26
\u0|mm_interconnect_0|rsp_mux|src_payload~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~30_combout\ = (\u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(10)) # 
-- ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(10))))) # (!\u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(10),
	datad => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(10),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~30_combout\);

-- Location: LCCOMB_X19_Y13_N14
\u0|mm_interconnect_0|rsp_mux|src_payload~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~29_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(10) & 
-- ((!\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\) # (!\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\,
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(10),
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~29_combout\);

-- Location: LCCOMB_X19_Y13_N10
\u0|mm_interconnect_0|rsp_mux|src_payload~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~31_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~30_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~29_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_payload~30_combout\,
	datac => \u0|mm_interconnect_0|rsp_mux|src_payload~29_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~31_combout\);

-- Location: LCCOMB_X13_Y13_N8
\u0|core0|cpu|av_ld_byte1_data[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte1_data[2]~5_combout\ = (\u0|core0|cpu|av_ld_aligning_data~q\ & ((\u0|core0|cpu|av_fill_bit~0_combout\))) # (!\u0|core0|cpu|av_ld_aligning_data~q\ & (\u0|mm_interconnect_0|rsp_mux|src_payload~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~31_combout\,
	datab => \u0|core0|cpu|av_fill_bit~0_combout\,
	datad => \u0|core0|cpu|av_ld_aligning_data~q\,
	combout => \u0|core0|cpu|av_ld_byte1_data[2]~5_combout\);

-- Location: FF_X13_Y13_N9
\u0|core0|cpu|av_ld_byte1_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|av_ld_byte1_data[2]~5_combout\,
	asdata => \u0|core0|cpu|av_ld_byte2_data\(2),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|av_ld_rshift8~1_combout\,
	ena => \u0|core0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|av_ld_byte1_data\(2));

-- Location: LCCOMB_X14_Y11_N10
\u0|timer_0|control_register[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|control_register[2]~feeder_combout\ = \u0|core0|cpu|d_writedata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|d_writedata\(2),
	combout => \u0|timer_0|control_register[2]~feeder_combout\);

-- Location: FF_X14_Y11_N11
\u0|timer_0|control_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|control_register[2]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|control_register\(2));

-- Location: LCCOMB_X12_Y8_N16
\u0|timer_0|read_mux_out[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[2]~6_combout\ = (\u0|uart_0|the_soc_uart_0_regs|Equal2~3_combout\ & (((\u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\ & \u0|timer_0|period_h_register\(2))) # (!\u0|timer_0|period_l_register\(2)))) # 
-- (!\u0|uart_0|the_soc_uart_0_regs|Equal2~3_combout\ & (\u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\ & (\u0|timer_0|period_h_register\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|Equal2~3_combout\,
	datab => \u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\,
	datac => \u0|timer_0|period_h_register\(2),
	datad => \u0|timer_0|period_l_register\(2),
	combout => \u0|timer_0|read_mux_out[2]~6_combout\);

-- Location: LCCOMB_X13_Y10_N30
\u0|timer_0|counter_snapshot[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[2]~2_combout\ = !\u0|timer_0|internal_counter\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(2),
	combout => \u0|timer_0|counter_snapshot[2]~2_combout\);

-- Location: FF_X13_Y10_N31
\u0|timer_0|counter_snapshot[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[2]~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(2));

-- Location: FF_X13_Y10_N29
\u0|timer_0|counter_snapshot[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(18),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(18));

-- Location: LCCOMB_X13_Y10_N28
\u0|timer_0|read_mux_out[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[2]~7_combout\ = (\u0|gpio_0|data_out[0]~0_combout\ & ((\u0|core0|cpu|W_alu_result\(2) & ((\u0|timer_0|counter_snapshot\(18)))) # (!\u0|core0|cpu|W_alu_result\(2) & (\u0|timer_0|counter_snapshot\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|counter_snapshot\(2),
	datab => \u0|core0|cpu|W_alu_result\(2),
	datac => \u0|timer_0|counter_snapshot\(18),
	datad => \u0|gpio_0|data_out[0]~0_combout\,
	combout => \u0|timer_0|read_mux_out[2]~7_combout\);

-- Location: LCCOMB_X14_Y11_N26
\u0|timer_0|read_mux_out[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out\(2) = (\u0|timer_0|read_mux_out[2]~6_combout\) # ((\u0|timer_0|read_mux_out[2]~7_combout\) # ((\u0|timer_0|control_register\(2) & \u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|control_register\(2),
	datab => \u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\,
	datac => \u0|timer_0|read_mux_out[2]~6_combout\,
	datad => \u0|timer_0|read_mux_out[2]~7_combout\,
	combout => \u0|timer_0|read_mux_out\(2));

-- Location: FF_X14_Y11_N27
\u0|timer_0|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|read_mux_out\(2),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(2));

-- Location: FF_X21_Y14_N11
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(2),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(2));

-- Location: FF_X16_Y12_N13
\u0|uart_0|the_soc_uart_0_regs|control_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|d_writedata\(2),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|uart_0|the_soc_uart_0_regs|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|control_reg\(2));

-- Location: LCCOMB_X16_Y12_N12
\u0|uart_0|the_soc_uart_0_regs|selected_read_data[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|selected_read_data[2]~6_combout\ = (\u0|uart_0|the_soc_uart_0_rx|break_detect~q\ & ((\u0|uart_0|the_soc_uart_0_regs|Equal2~3_combout\) # ((\u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\ & 
-- \u0|uart_0|the_soc_uart_0_regs|control_reg\(2))))) # (!\u0|uart_0|the_soc_uart_0_rx|break_detect~q\ & (\u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\ & (\u0|uart_0|the_soc_uart_0_regs|control_reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_rx|break_detect~q\,
	datab => \u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\,
	datac => \u0|uart_0|the_soc_uart_0_regs|control_reg\(2),
	datad => \u0|uart_0|the_soc_uart_0_regs|Equal2~3_combout\,
	combout => \u0|uart_0|the_soc_uart_0_regs|selected_read_data[2]~6_combout\);

-- Location: FF_X19_Y8_N5
\u0|uart_0|the_soc_uart_0_rx|rx_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|uart_0|the_soc_uart_0_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_rx|rx_data\(2));

-- Location: LCCOMB_X19_Y8_N4
\u0|uart_0|the_soc_uart_0_regs|selected_read_data[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|selected_read_data[2]~5_combout\ = (\u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\ & ((\u0|uart_0|the_soc_uart_0_regs|tx_data\(2)) # ((\u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\ & 
-- \u0|uart_0|the_soc_uart_0_rx|rx_data\(2))))) # (!\u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\ & (\u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\ & (\u0|uart_0|the_soc_uart_0_rx|rx_data\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\,
	datab => \u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\,
	datac => \u0|uart_0|the_soc_uart_0_rx|rx_data\(2),
	datad => \u0|uart_0|the_soc_uart_0_regs|tx_data\(2),
	combout => \u0|uart_0|the_soc_uart_0_regs|selected_read_data[2]~5_combout\);

-- Location: LCCOMB_X21_Y12_N18
\u0|uart_0|the_soc_uart_0_regs|selected_read_data[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|selected_read_data\(2) = (\u0|uart_0|the_soc_uart_0_regs|selected_read_data[2]~6_combout\) # ((\u0|uart_0|the_soc_uart_0_regs|selected_read_data[2]~5_combout\) # ((\u0|uart_0|the_soc_uart_0_regs|Equal2~4_combout\ & 
-- \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|selected_read_data[2]~6_combout\,
	datab => \u0|uart_0|the_soc_uart_0_regs|Equal2~4_combout\,
	datac => \u0|uart_0|the_soc_uart_0_regs|selected_read_data[2]~5_combout\,
	datad => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(2),
	combout => \u0|uart_0|the_soc_uart_0_regs|selected_read_data\(2));

-- Location: FF_X21_Y12_N19
\u0|uart_0|the_soc_uart_0_regs|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_regs|selected_read_data\(2),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|readdata\(2));

-- Location: LCCOMB_X21_Y12_N4
\u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[2]~feeder_combout\ = \u0|uart_0|the_soc_uart_0_regs|readdata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|uart_0|the_soc_uart_0_regs|readdata\(2),
	combout => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[2]~feeder_combout\);

-- Location: FF_X21_Y12_N5
\u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[2]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X21_Y14_N10
\u0|core0|cpu|av_ld_byte0_data_nxt[2]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[2]~31_combout\ = (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(2)) # 
-- ((\u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(2))))) # (!\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(2),
	datad => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(2),
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[2]~31_combout\);

-- Location: LCCOMB_X17_Y12_N4
\u0|gpio_0|data_out~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|gpio_0|data_out~4_combout\ = (\u0|gpio_0|data_out[0]~0_combout\ & ((\u0|core0|cpu|d_writedata\(2) & ((!\u0|gpio_0|data_out[0]~1_combout\))) # (!\u0|core0|cpu|d_writedata\(2) & (\u0|gpio_0|data_out\(2))))) # (!\u0|gpio_0|data_out[0]~0_combout\ & 
-- ((\u0|gpio_0|data_out[0]~1_combout\ & (\u0|core0|cpu|d_writedata\(2))) # (!\u0|gpio_0|data_out[0]~1_combout\ & ((\u0|gpio_0|data_out\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|gpio_0|data_out[0]~0_combout\,
	datab => \u0|core0|cpu|d_writedata\(2),
	datac => \u0|gpio_0|data_out\(2),
	datad => \u0|gpio_0|data_out[0]~1_combout\,
	combout => \u0|gpio_0|data_out~4_combout\);

-- Location: FF_X17_Y12_N5
\u0|gpio_0|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|gpio_0|data_out~4_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|gpio_0|wr_strobe~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|gpio_0|data_out\(2));

-- Location: FF_X17_Y10_N21
\u0|gpio_0|data_dir[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|d_writedata\(2),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|gpio_0|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|gpio_0|data_dir\(2));

-- Location: LCCOMB_X17_Y10_N18
\u0|gpio_0|read_mux_out[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|gpio_0|read_mux_out\(2) = (\u0|gpio_0|data_dir\(2) & ((\u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\) # ((\u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\ & \u0|gpio_0|data_out\(2))))) # (!\u0|gpio_0|data_dir\(2) & 
-- (\u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\,
	datab => \u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\,
	datac => \u0|gpio_0|data_out\(2),
	datad => \u0|gpio_0|data_dir\(2),
	combout => \u0|gpio_0|read_mux_out\(2));

-- Location: FF_X17_Y10_N19
\u0|gpio_0|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|gpio_0|read_mux_out\(2),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|gpio_0|readdata\(2));

-- Location: FF_X21_Y14_N29
\u0|mm_interconnect_0|gpio_0_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|gpio_0|readdata\(2),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|gpio_0_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X22_Y19_N26
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_go~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_go~0_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(23) & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\) # 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1) & 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_go~q\)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(23) & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1) & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_go~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(23),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_go~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_go~0_combout\);

-- Location: FF_X22_Y19_N27
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_go\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_go~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_go~q\);

-- Location: LCCOMB_X22_Y15_N28
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~2_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal0~2_combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_go~q\)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal0~2_combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\ & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal0~2_combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_go~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~2_combout\);

-- Location: LCCOMB_X22_Y15_N20
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[2]~feeder_combout\ = \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~2_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[2]~feeder_combout\);

-- Location: FF_X22_Y15_N21
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[2]~feeder_combout\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	sload => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(2));

-- Location: FF_X21_Y14_N17
\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(2),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X21_Y14_N16
\u0|core0|cpu|av_ld_byte0_data_nxt[2]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[2]~30_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(2) & (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0) & 
-- ((!\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\) # (!\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\,
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\,
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(2),
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[2]~30_combout\);

-- Location: LCCOMB_X21_Y14_N28
\u0|core0|cpu|av_ld_byte0_data_nxt[2]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[2]~32_combout\ = (\u0|core0|cpu|av_ld_byte0_data_nxt[2]~31_combout\) # ((\u0|core0|cpu|av_ld_byte0_data_nxt[2]~30_combout\) # ((\u0|mm_interconnect_0|gpio_0_s1_translator|read_latency_shift_reg\(0) & 
-- \u0|mm_interconnect_0|gpio_0_s1_translator|av_readdata_pre\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_ld_byte0_data_nxt[2]~31_combout\,
	datab => \u0|mm_interconnect_0|gpio_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|gpio_0_s1_translator|av_readdata_pre\(2),
	datad => \u0|core0|cpu|av_ld_byte0_data_nxt[2]~30_combout\,
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[2]~32_combout\);

-- Location: LCCOMB_X16_Y16_N26
\u0|core0|cpu|av_ld_byte0_data_nxt[2]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[2]~33_combout\ = (!\u0|core0|cpu|av_ld_rshift8~1_combout\ & ((\u0|core0|cpu|av_ld_byte0_data_nxt[2]~32_combout\) # ((\u0|core0|cpu|av_ld_byte0_data_nxt[2]~16_combout\ & 
-- \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_ld_rshift8~1_combout\,
	datab => \u0|core0|cpu|av_ld_byte0_data_nxt[2]~16_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datad => \u0|core0|cpu|av_ld_byte0_data_nxt[2]~32_combout\,
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[2]~33_combout\);

-- Location: LCCOMB_X13_Y13_N2
\u0|core0|cpu|av_ld_byte0_data_nxt[2]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[2]~57_combout\ = (\u0|core0|cpu|av_ld_byte0_data_nxt[2]~33_combout\) # ((\u0|core0|cpu|av_ld_byte1_data\(2) & (\u0|core0|cpu|av_ld_rshift8~0_combout\ & \u0|core0|cpu|av_ld_aligning_data~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_ld_byte1_data\(2),
	datab => \u0|core0|cpu|av_ld_rshift8~0_combout\,
	datac => \u0|core0|cpu|av_ld_byte0_data_nxt[2]~33_combout\,
	datad => \u0|core0|cpu|av_ld_aligning_data~q\,
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[2]~57_combout\);

-- Location: FF_X13_Y13_N3
\u0|core0|cpu|av_ld_byte0_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|av_ld_byte0_data_nxt[2]~57_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|av_ld_byte0_data\(2));

-- Location: LCCOMB_X14_Y13_N26
\u0|core0|cpu|W_rf_wr_data[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_rf_wr_data[2]~5_combout\ = (\u0|core0|cpu|R_ctrl_ld~q\ & (((\u0|core0|cpu|av_ld_byte0_data\(2))))) # (!\u0|core0|cpu|R_ctrl_ld~q\ & (\u0|core0|cpu|W_alu_result\(2) & (!\u0|core0|cpu|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(2),
	datab => \u0|core0|cpu|R_ctrl_ld~q\,
	datac => \u0|core0|cpu|E_alu_result~0_combout\,
	datad => \u0|core0|cpu|av_ld_byte0_data\(2),
	combout => \u0|core0|cpu|W_rf_wr_data[2]~5_combout\);

-- Location: LCCOMB_X16_Y15_N10
\u0|core0|cpu|R_src2_lo[7]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|R_src2_lo[7]~15_combout\ = (!\u0|core0|cpu|E_src2[12]~15_combout\ & ((\u0|core0|cpu|R_src2_use_imm~q\ & ((\u0|core0|cpu|D_iw\(13)))) # (!\u0|core0|cpu|R_src2_use_imm~q\ & 
-- (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datab => \u0|core0|cpu|E_src2[12]~15_combout\,
	datac => \u0|core0|cpu|D_iw\(13),
	datad => \u0|core0|cpu|R_src2_use_imm~q\,
	combout => \u0|core0|cpu|R_src2_lo[7]~15_combout\);

-- Location: FF_X16_Y15_N11
\u0|core0|cpu|E_src2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|R_src2_lo[7]~15_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src2\(7));

-- Location: LCCOMB_X10_Y15_N8
\u0|core0|cpu|E_logic_result[7]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_logic_result[7]~21_combout\ = (\u0|core0|cpu|E_src2\(7) & (\u0|core0|cpu|R_logic_op\(1) $ (((\u0|core0|cpu|E_src1\(7) & \u0|core0|cpu|R_logic_op\(0)))))) # (!\u0|core0|cpu|E_src2\(7) & ((\u0|core0|cpu|E_src1\(7) & 
-- ((\u0|core0|cpu|R_logic_op\(1)))) # (!\u0|core0|cpu|E_src1\(7) & (!\u0|core0|cpu|R_logic_op\(0) & !\u0|core0|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_src2\(7),
	datab => \u0|core0|cpu|E_src1\(7),
	datac => \u0|core0|cpu|R_logic_op\(0),
	datad => \u0|core0|cpu|R_logic_op\(1),
	combout => \u0|core0|cpu|E_logic_result[7]~21_combout\);

-- Location: LCCOMB_X10_Y11_N26
\u0|core0|cpu|W_alu_result[7]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_alu_result[7]~21_combout\ = (\u0|core0|cpu|R_ctrl_logic~q\ & (\u0|core0|cpu|E_logic_result[7]~21_combout\)) # (!\u0|core0|cpu|R_ctrl_logic~q\ & ((\u0|core0|cpu|Add1~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_logic_result[7]~21_combout\,
	datab => \u0|core0|cpu|Add1~44_combout\,
	datad => \u0|core0|cpu|R_ctrl_logic~q\,
	combout => \u0|core0|cpu|W_alu_result[7]~21_combout\);

-- Location: FF_X10_Y11_N27
\u0|core0|cpu|W_alu_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|W_alu_result[7]~21_combout\,
	asdata => \u0|core0|cpu|E_shift_rot_result\(7),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|E_alu_result~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|W_alu_result\(7));

-- Location: LCCOMB_X19_Y10_N10
\u0|mm_interconnect_0|router|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal2~1_combout\ = (\u0|mm_interconnect_0|router|Equal0~3_combout\ & (!\u0|core0|cpu|W_alu_result\(8) & (!\u0|core0|cpu|W_alu_result\(7) & \u0|mm_interconnect_0|router|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|Equal0~3_combout\,
	datab => \u0|core0|cpu|W_alu_result\(8),
	datac => \u0|core0|cpu|W_alu_result\(7),
	datad => \u0|mm_interconnect_0|router|Equal2~0_combout\,
	combout => \u0|mm_interconnect_0|router|Equal2~1_combout\);

-- Location: LCCOMB_X18_Y11_N0
\u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg~0_combout\ = (\u0|mm_interconnect_0|router|Equal2~1_combout\ & (\u0|core0|cpu|W_alu_result\(5) & (!\u0|core0|cpu|W_alu_result\(6) & 
-- !\u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|Equal2~1_combout\,
	datab => \u0|core0|cpu|W_alu_result\(5),
	datac => \u0|core0|cpu|W_alu_result\(6),
	datad => \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used\(1),
	combout => \u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LCCOMB_X19_Y9_N26
\u0|mm_interconnect_0|cmd_demux|WideOr0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|WideOr0~4_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(7) & \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(7),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|count\(0),
	combout => \u0|mm_interconnect_0|cmd_demux|WideOr0~4_combout\);

-- Location: LCCOMB_X12_Y12_N28
\u0|mm_interconnect_0|router|src_channel[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|src_channel[1]~0_combout\ = (!\u0|core0|cpu|W_alu_result\(25) & (!\u0|core0|cpu|W_alu_result\(27) & (!\u0|core0|cpu|W_alu_result\(23) & !\u0|core0|cpu|W_alu_result\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(25),
	datab => \u0|core0|cpu|W_alu_result\(27),
	datac => \u0|core0|cpu|W_alu_result\(23),
	datad => \u0|core0|cpu|W_alu_result\(24),
	combout => \u0|mm_interconnect_0|router|src_channel[1]~0_combout\);

-- Location: LCCOMB_X19_Y10_N8
\u0|mm_interconnect_0|cmd_demux|WideOr0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|WideOr0~8_combout\ = (\u0|mm_interconnect_0|router|Equal2~2_combout\) # ((!\u0|core0|cpu|W_alu_result\(28) & (\u0|core0|cpu|W_alu_result\(11) & !\u0|mm_interconnect_0|router|src_channel[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(28),
	datab => \u0|core0|cpu|W_alu_result\(11),
	datac => \u0|mm_interconnect_0|router|src_channel[1]~0_combout\,
	datad => \u0|mm_interconnect_0|router|Equal2~2_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|WideOr0~8_combout\);

-- Location: LCCOMB_X19_Y10_N18
\u0|mm_interconnect_0|cmd_demux|WideOr0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|WideOr0~9_combout\ = (\u0|mm_interconnect_0|cmd_demux|WideOr0~8_combout\) # ((!\u0|core0|cpu|W_alu_result\(28) & (\u0|core0|cpu|W_alu_result\(11) & !\u0|core0|cpu|W_alu_result\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(28),
	datab => \u0|core0|cpu|W_alu_result\(11),
	datac => \u0|mm_interconnect_0|cmd_demux|WideOr0~8_combout\,
	datad => \u0|core0|cpu|W_alu_result\(26),
	combout => \u0|mm_interconnect_0|cmd_demux|WideOr0~9_combout\);

-- Location: LCCOMB_X18_Y10_N16
\u0|mm_interconnect_0|cmd_demux|WideOr0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|WideOr0~5_combout\ = (\u0|mm_interconnect_0|cmd_demux|WideOr0~4_combout\ & (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~0_combout\ & ((!\u0|mm_interconnect_0|cmd_demux|WideOr0~9_combout\) # 
-- (!\u0|mm_interconnect_0|router|Equal0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux|WideOr0~4_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~0_combout\,
	datac => \u0|mm_interconnect_0|router|Equal0~3_combout\,
	datad => \u0|mm_interconnect_0|cmd_demux|WideOr0~9_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|WideOr0~5_combout\);

-- Location: LCCOMB_X23_Y13_N30
\u0|mm_interconnect_0|cmd_demux|WideOr0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout\ = (!\u0|core0|cpu|W_alu_result\(28) & (\u0|core0|cpu|W_alu_result\(11) & (!\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & 
-- !\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(28),
	datab => \u0|core0|cpu|W_alu_result\(11),
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|waitrequest~q\,
	combout => \u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout\);

-- Location: LCCOMB_X18_Y10_N14
\u0|mm_interconnect_0|cmd_demux|WideOr0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|WideOr0~3_combout\ = (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & (\u0|mm_interconnect_0|router|Equal0~3_combout\ & \u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	datac => \u0|mm_interconnect_0|router|Equal0~3_combout\,
	datad => \u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|WideOr0~3_combout\);

-- Location: LCCOMB_X18_Y10_N2
\u0|mm_interconnect_0|cmd_demux|WideOr0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|WideOr0~6_combout\ = (\u0|mm_interconnect_0|cmd_demux|WideOr0~5_combout\) # ((\u0|mm_interconnect_0|cmd_demux|WideOr0~3_combout\) # ((\u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg~0_combout\ & 
-- !\u0|mm_interconnect_0|uart_0_s1_translator|uav_waitrequest~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_demux|WideOr0~5_combout\,
	datac => \u0|mm_interconnect_0|cmd_demux|WideOr0~3_combout\,
	datad => \u0|mm_interconnect_0|uart_0_s1_translator|uav_waitrequest~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|WideOr0~6_combout\);

-- Location: LCCOMB_X17_Y11_N24
\u0|mm_interconnect_0|cmd_demux|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout\ = (!\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1) & (\u0|timer_0|period_l_wr_strobe~2_combout\ & (\u0|mm_interconnect_0|gpio_1_adc_s1_agent|m0_write~0_combout\ $ 
-- (\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1),
	datab => \u0|mm_interconnect_0|gpio_1_adc_s1_agent|m0_write~0_combout\,
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0),
	datad => \u0|timer_0|period_l_wr_strobe~2_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout\);

-- Location: LCCOMB_X16_Y11_N26
\u0|mm_interconnect_0|cmd_demux|WideOr0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|WideOr0~7_combout\ = (\u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\ & ((\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout\) # ((\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout\) # 
-- (\u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\,
	datab => \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout\,
	datad => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg~2_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|WideOr0~7_combout\);

-- Location: LCCOMB_X16_Y11_N12
\u0|mm_interconnect_0|core0_data_master_translator|read_accepted~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|core0_data_master_translator|read_accepted~0_combout\ = (\u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\ & ((\u0|mm_interconnect_0|cmd_demux|WideOr0~6_combout\) # 
-- (\u0|mm_interconnect_0|cmd_demux|WideOr0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_demux|WideOr0~6_combout\,
	datac => \u0|mm_interconnect_0|cmd_demux|WideOr0~7_combout\,
	datad => \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\,
	combout => \u0|mm_interconnect_0|core0_data_master_translator|read_accepted~0_combout\);

-- Location: LCCOMB_X16_Y11_N20
\u0|mm_interconnect_0|core0_data_master_translator|write_accepted~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|core0_data_master_translator|write_accepted~0_combout\ = (\u0|mm_interconnect_0|core0_data_master_translator|av_waitrequest~2_combout\ & ((\u0|mm_interconnect_0|core0_data_master_translator|write_accepted~q\) # 
-- ((\u0|core0|cpu|d_write~q\ & \u0|mm_interconnect_0|core0_data_master_translator|read_accepted~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|d_write~q\,
	datab => \u0|mm_interconnect_0|core0_data_master_translator|av_waitrequest~2_combout\,
	datac => \u0|mm_interconnect_0|core0_data_master_translator|write_accepted~q\,
	datad => \u0|mm_interconnect_0|core0_data_master_translator|read_accepted~0_combout\,
	combout => \u0|mm_interconnect_0|core0_data_master_translator|write_accepted~0_combout\);

-- Location: FF_X16_Y11_N21
\u0|mm_interconnect_0|core0_data_master_translator|write_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|core0_data_master_translator|write_accepted~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|core0_data_master_translator|write_accepted~q\);

-- Location: LCCOMB_X16_Y11_N8
\u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter[1]~1_combout\ = (\u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\ & ((\u0|mm_interconnect_0|core0_data_master_translator|uav_read~0_combout\) # 
-- ((!\u0|mm_interconnect_0|core0_data_master_translator|write_accepted~q\ & \u0|core0|cpu|d_write~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_data_master_translator|uav_read~0_combout\,
	datab => \u0|mm_interconnect_0|core0_data_master_translator|write_accepted~q\,
	datac => \u0|core0|cpu|d_write~q\,
	datad => \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\,
	combout => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter[1]~1_combout\);

-- Location: LCCOMB_X17_Y11_N8
\u0|mm_interconnect_0|timer_0_s1_translator|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_translator|Add0~0_combout\ = \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0) $ (\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0),
	datad => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1),
	combout => \u0|mm_interconnect_0|timer_0_s1_translator|Add0~0_combout\);

-- Location: LCCOMB_X17_Y11_N6
\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout\ = (\u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter[1]~1_combout\ & (!\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout\ & 
-- (\u0|mm_interconnect_0|timer_0_s1_translator|Add0~0_combout\ & \u0|timer_0|period_l_wr_strobe~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter[1]~1_combout\,
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout\,
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|Add0~0_combout\,
	datad => \u0|timer_0|period_l_wr_strobe~2_combout\,
	combout => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X17_Y11_N7
\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X17_Y11_N16
\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout\ = (!\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1) & (\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0) $ 
-- (((\u0|mm_interconnect_0|gpio_1_adc_s1_agent|m0_write~0_combout\ & \u0|timer_0|period_l_wr_strobe~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1),
	datab => \u0|mm_interconnect_0|gpio_1_adc_s1_agent|m0_write~0_combout\,
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0),
	datad => \u0|timer_0|period_l_wr_strobe~2_combout\,
	combout => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LCCOMB_X17_Y11_N22
\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = (\u0|mm_interconnect_0|core0_data_master_translator|uav_read~0_combout\ & (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout\ & 
-- (\u0|mm_interconnect_0|router|Equal2~3_combout\ & \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_data_master_translator|uav_read~0_combout\,
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout\,
	datac => \u0|mm_interconnect_0|router|Equal2~3_combout\,
	datad => \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\,
	combout => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X17_Y11_N28
\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2_combout\ = (\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(0) & ((\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(1)) # 
-- (!\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(0),
	datab => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: LCCOMB_X17_Y11_N12
\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\ = (\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2_combout\) # ((\u0|mm_interconnect_0|core0_data_master_translator|uav_read~0_combout\ & 
-- (\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout\ & \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_data_master_translator|uav_read~0_combout\,
	datab => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2_combout\,
	datac => \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout\,
	datad => \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\,
	combout => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X17_Y11_N13
\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X17_Y11_N18
\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\ = (\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(0) & (!\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & 
-- ((\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\) # (\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(1))))) # (!\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(0) & 
-- (((\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(0),
	combout => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: FF_X17_Y11_N19
\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X18_Y11_N26
\u0|timer_0|period_l_wr_strobe~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_wr_strobe~2_combout\ = (!\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(1) & (!\u0|core0|cpu|W_alu_result\(5) & (!\u0|core0|cpu|W_alu_result\(6) & \u0|mm_interconnect_0|router|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(1),
	datab => \u0|core0|cpu|W_alu_result\(5),
	datac => \u0|core0|cpu|W_alu_result\(6),
	datad => \u0|mm_interconnect_0|router|Equal2~1_combout\,
	combout => \u0|timer_0|period_l_wr_strobe~2_combout\);

-- Location: LCCOMB_X17_Y11_N0
\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1_combout\ = (\u0|mm_interconnect_0|core0_data_master_translator|uav_read~0_combout\ & (\u0|timer_0|period_l_wr_strobe~2_combout\ & 
-- (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout\ & \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_data_master_translator|uav_read~0_combout\,
	datab => \u0|timer_0|period_l_wr_strobe~2_combout\,
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout\,
	datad => \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\,
	combout => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X17_Y11_N1
\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X11_Y10_N2
\u0|timer_0|read_mux_out~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~13_combout\ = (\u0|core0|cpu|W_alu_result\(3) & (!\u0|core0|cpu|W_alu_result\(4) & (!\u0|timer_0|period_l_register\(15) & !\u0|core0|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(3),
	datab => \u0|core0|cpu|W_alu_result\(4),
	datac => \u0|timer_0|period_l_register\(15),
	datad => \u0|core0|cpu|W_alu_result\(2),
	combout => \u0|timer_0|read_mux_out~13_combout\);

-- Location: FF_X11_Y10_N29
\u0|timer_0|counter_snapshot[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(31),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(31));

-- Location: LCCOMB_X11_Y10_N6
\u0|timer_0|counter_snapshot[15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[15]~4_combout\ = !\u0|timer_0|internal_counter\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|timer_0|internal_counter\(15),
	combout => \u0|timer_0|counter_snapshot[15]~4_combout\);

-- Location: FF_X11_Y10_N7
\u0|timer_0|counter_snapshot[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[15]~4_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(15));

-- Location: LCCOMB_X11_Y10_N28
\u0|timer_0|read_mux_out[15]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[15]~14_combout\ = (\u0|gpio_0|data_out[0]~0_combout\ & ((\u0|core0|cpu|W_alu_result\(2) & (\u0|timer_0|counter_snapshot\(31))) # (!\u0|core0|cpu|W_alu_result\(2) & ((\u0|timer_0|counter_snapshot\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|gpio_0|data_out[0]~0_combout\,
	datab => \u0|core0|cpu|W_alu_result\(2),
	datac => \u0|timer_0|counter_snapshot\(31),
	datad => \u0|timer_0|counter_snapshot\(15),
	combout => \u0|timer_0|read_mux_out[15]~14_combout\);

-- Location: LCCOMB_X12_Y10_N22
\u0|timer_0|read_mux_out[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[15]~15_combout\ = (\u0|timer_0|read_mux_out~13_combout\) # ((\u0|timer_0|read_mux_out[15]~14_combout\) # ((\u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\ & \u0|timer_0|period_h_register\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out~13_combout\,
	datab => \u0|timer_0|read_mux_out[15]~14_combout\,
	datac => \u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\,
	datad => \u0|timer_0|period_h_register\(15),
	combout => \u0|timer_0|read_mux_out[15]~15_combout\);

-- Location: FF_X12_Y10_N23
\u0|timer_0|readdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[15]~15_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(15));

-- Location: FF_X19_Y12_N7
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(15),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X19_Y12_N24
\u0|uart_0|the_soc_uart_0_regs|selected_read_data[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|selected_read_data\(15) = (!\u0|core0|cpu|W_alu_result\(2) & (!\u0|core0|cpu|W_alu_result\(3) & (\u0|uart_0|the_soc_uart_0_regs|baud_divisor\(15) & \u0|core0|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(2),
	datab => \u0|core0|cpu|W_alu_result\(3),
	datac => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(15),
	datad => \u0|core0|cpu|W_alu_result\(4),
	combout => \u0|uart_0|the_soc_uart_0_regs|selected_read_data\(15));

-- Location: FF_X19_Y12_N25
\u0|uart_0|the_soc_uart_0_regs|readdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_regs|selected_read_data\(15),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|readdata\(15));

-- Location: LCCOMB_X19_Y12_N12
\u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[15]~feeder_combout\ = \u0|uart_0|the_soc_uart_0_regs|readdata\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|uart_0|the_soc_uart_0_regs|readdata\(15),
	combout => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[15]~feeder_combout\);

-- Location: FF_X19_Y12_N13
\u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[15]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X19_Y12_N6
\u0|mm_interconnect_0|rsp_mux|src_payload~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~15_combout\ = (\u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(15)) # 
-- ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(15))))) # (!\u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(15),
	datad => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(15),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~15_combout\);

-- Location: LCCOMB_X25_Y16_N28
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~10_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~10_combout\);

-- Location: FF_X25_Y16_N29
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(15));

-- Location: FF_X19_Y13_N13
\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(15),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X19_Y13_N12
\u0|mm_interconnect_0|rsp_mux|src_payload~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~14_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(15) & 
-- ((!\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\) # (!\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\,
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(15),
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~14_combout\);

-- Location: LCCOMB_X19_Y13_N26
\u0|mm_interconnect_0|rsp_mux|src_payload~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~16_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~15_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~14_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_payload~15_combout\,
	datac => \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~14_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~16_combout\);

-- Location: LCCOMB_X13_Y13_N16
\u0|core0|cpu|av_ld_byte1_data[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte1_data[7]~0_combout\ = (\u0|core0|cpu|av_ld_aligning_data~q\ & ((\u0|core0|cpu|av_fill_bit~0_combout\))) # (!\u0|core0|cpu|av_ld_aligning_data~q\ & (\u0|mm_interconnect_0|rsp_mux|src_payload~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~16_combout\,
	datab => \u0|core0|cpu|av_fill_bit~0_combout\,
	datad => \u0|core0|cpu|av_ld_aligning_data~q\,
	combout => \u0|core0|cpu|av_ld_byte1_data[7]~0_combout\);

-- Location: FF_X13_Y13_N17
\u0|core0|cpu|av_ld_byte1_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|av_ld_byte1_data[7]~0_combout\,
	asdata => \u0|core0|cpu|av_ld_byte2_data\(7),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|av_ld_rshift8~1_combout\,
	ena => \u0|core0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|av_ld_byte1_data\(7));

-- Location: LCCOMB_X14_Y17_N24
\u0|core0|cpu|D_ctrl_ld_signed~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_ld_signed~0_combout\ = (\u0|core0|cpu|D_iw\(0) & (\u0|core0|cpu|D_iw\(1) & ((!\u0|core0|cpu|D_iw\(3)) # (!\u0|core0|cpu|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(4),
	datab => \u0|core0|cpu|D_iw\(0),
	datac => \u0|core0|cpu|D_iw\(1),
	datad => \u0|core0|cpu|D_iw\(3),
	combout => \u0|core0|cpu|D_ctrl_ld_signed~0_combout\);

-- Location: LCCOMB_X14_Y17_N10
\u0|core0|cpu|D_ctrl_ld_signed~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_ld_signed~1_combout\ = (\u0|core0|cpu|D_ctrl_ld_signed~0_combout\ & \u0|core0|cpu|D_iw\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|D_ctrl_ld_signed~0_combout\,
	datad => \u0|core0|cpu|D_iw\(2),
	combout => \u0|core0|cpu|D_ctrl_ld_signed~1_combout\);

-- Location: FF_X14_Y17_N11
\u0|core0|cpu|R_ctrl_ld_signed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|D_ctrl_ld_signed~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|R_ctrl_ld_signed~q\);

-- Location: LCCOMB_X14_Y17_N30
\u0|core0|cpu|av_fill_bit~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_fill_bit~0_combout\ = (\u0|core0|cpu|R_ctrl_ld_signed~q\ & ((\u0|core0|cpu|D_ctrl_mem16~1_combout\ & (\u0|core0|cpu|av_ld_byte1_data\(7))) # (!\u0|core0|cpu|D_ctrl_mem16~1_combout\ & ((\u0|core0|cpu|av_ld_byte0_data\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_ctrl_mem16~1_combout\,
	datab => \u0|core0|cpu|av_ld_byte1_data\(7),
	datac => \u0|core0|cpu|av_ld_byte0_data\(7),
	datad => \u0|core0|cpu|R_ctrl_ld_signed~q\,
	combout => \u0|core0|cpu|av_fill_bit~0_combout\);

-- Location: LCCOMB_X19_Y13_N18
\u0|mm_interconnect_0|rsp_mux|src_payload~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~32_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(9) & 
-- ((!\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\) # (!\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\,
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(9),
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~32_combout\);

-- Location: LCCOMB_X19_Y14_N24
\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~14_combout\ = (!\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(9)) # 
-- ((!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(9),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(9),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~14_combout\);

-- Location: FF_X19_Y14_N25
\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~14_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(9));

-- Location: LCCOMB_X18_Y14_N6
\u0|mm_interconnect_0|rsp_mux|src_data[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[9]~1_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(9)) # 
-- ((!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(9))))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\ & 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(9),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(9),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[9]~1_combout\);

-- Location: LCCOMB_X19_Y20_N14
\ADC0|Selector3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC0|Selector3~1_combout\ = (\ADC0|curr_state.confirm_bit~q\ & ((\ADC0|curr_iter\(0)) # ((!\ADC0|curr_iter\(1)) # (!\ADC0|curr_iter\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC0|curr_iter\(0),
	datab => \ADC0|curr_iter\(2),
	datac => \ADC0|curr_iter\(1),
	datad => \ADC0|curr_state.confirm_bit~q\,
	combout => \ADC0|Selector3~1_combout\);

-- Location: LCCOMB_X19_Y20_N28
\ADC0|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC0|Selector3~0_combout\ = (\ADC0|Selector8~0_combout\ & (\ADC0|curr_iter\(2) & (\ADC0|curr_iter\(1) & !\ADC0|curr_iter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC0|Selector8~0_combout\,
	datab => \ADC0|curr_iter\(2),
	datac => \ADC0|curr_iter\(1),
	datad => \ADC0|curr_iter\(0),
	combout => \ADC0|Selector3~0_combout\);

-- Location: LCCOMB_X18_Y20_N2
\ADC0|Selector3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC0|Selector3~2_combout\ = (\ADC0|Selector3~0_combout\) # ((\ADC0|curr_dac\(6) & ((\ADC0|Selector3~1_combout\) # (!\ADC0|Selector9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC0|Selector9~0_combout\,
	datab => \ADC0|Selector3~1_combout\,
	datac => \ADC0|curr_dac\(6),
	datad => \ADC0|Selector3~0_combout\,
	combout => \ADC0|Selector3~2_combout\);

-- Location: FF_X18_Y20_N3
\ADC0|curr_dac[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0clkctrl_outclk\,
	d => \ADC0|Selector3~2_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC0|curr_dac\(6));

-- Location: LCCOMB_X18_Y20_N14
\ADC0|curr_conv[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC0|curr_conv[6]~feeder_combout\ = \ADC0|curr_dac\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC0|curr_dac\(6),
	combout => \ADC0|curr_conv[6]~feeder_combout\);

-- Location: FF_X18_Y20_N15
\ADC0|curr_conv[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0clkctrl_outclk\,
	d => \ADC0|curr_conv[6]~feeder_combout\,
	clrn => \rst_n~inputclkctrl_outclk\,
	ena => \ADC0|curr_state.update_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC0|curr_conv\(6));

-- Location: LCCOMB_X18_Y13_N30
\u0|gpio_1_adc|read_mux_out[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|gpio_1_adc|read_mux_out\(9) = (!\u0|core0|cpu|W_alu_result\(2) & (!\u0|core0|cpu|W_alu_result\(3) & (!\u0|core0|cpu|W_alu_result\(4) & \ADC0|curr_conv\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(2),
	datab => \u0|core0|cpu|W_alu_result\(3),
	datac => \u0|core0|cpu|W_alu_result\(4),
	datad => \ADC0|curr_conv\(6),
	combout => \u0|gpio_1_adc|read_mux_out\(9));

-- Location: FF_X18_Y13_N31
\u0|gpio_1_adc|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|gpio_1_adc|read_mux_out\(9),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|gpio_1_adc|readdata\(9));

-- Location: FF_X18_Y13_N25
\u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|gpio_1_adc|readdata\(9),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X18_Y10_N28
\u0|timer_0|read_mux_out~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~31_combout\ = (!\u0|timer_0|period_l_register\(9) & (\u0|core0|cpu|W_alu_result\(3) & (!\u0|core0|cpu|W_alu_result\(4) & !\u0|core0|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|period_l_register\(9),
	datab => \u0|core0|cpu|W_alu_result\(3),
	datac => \u0|core0|cpu|W_alu_result\(4),
	datad => \u0|core0|cpu|W_alu_result\(2),
	combout => \u0|timer_0|read_mux_out~31_combout\);

-- Location: FF_X14_Y9_N7
\u0|timer_0|counter_snapshot[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(25),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(25));

-- Location: LCCOMB_X14_Y9_N16
\u0|timer_0|counter_snapshot[9]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[9]~6_combout\ = !\u0|timer_0|internal_counter\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(9),
	combout => \u0|timer_0|counter_snapshot[9]~6_combout\);

-- Location: FF_X14_Y9_N17
\u0|timer_0|counter_snapshot[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[9]~6_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(9));

-- Location: LCCOMB_X14_Y9_N6
\u0|timer_0|read_mux_out[9]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[9]~32_combout\ = (\u0|gpio_0|data_out[0]~0_combout\ & ((\u0|core0|cpu|W_alu_result\(2) & (\u0|timer_0|counter_snapshot\(25))) # (!\u0|core0|cpu|W_alu_result\(2) & ((\u0|timer_0|counter_snapshot\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(2),
	datab => \u0|gpio_0|data_out[0]~0_combout\,
	datac => \u0|timer_0|counter_snapshot\(25),
	datad => \u0|timer_0|counter_snapshot\(9),
	combout => \u0|timer_0|read_mux_out[9]~32_combout\);

-- Location: LCCOMB_X14_Y9_N2
\u0|timer_0|read_mux_out[9]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[9]~33_combout\ = (\u0|timer_0|read_mux_out~31_combout\) # ((\u0|timer_0|read_mux_out[9]~32_combout\) # ((\u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\ & \u0|timer_0|period_h_register\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\,
	datab => \u0|timer_0|read_mux_out~31_combout\,
	datac => \u0|timer_0|period_h_register\(9),
	datad => \u0|timer_0|read_mux_out[9]~32_combout\,
	combout => \u0|timer_0|read_mux_out[9]~33_combout\);

-- Location: FF_X14_Y9_N3
\u0|timer_0|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[9]~33_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(9));

-- Location: FF_X18_Y13_N21
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(9),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(9));

-- Location: FF_X22_Y9_N17
\u0|uart_0|the_soc_uart_0_regs|control_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|d_writedata\(9),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|uart_0|the_soc_uart_0_regs|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|control_reg\(9));

-- Location: LCCOMB_X21_Y9_N18
\u0|uart_0|the_soc_uart_0_regs|selected_read_data[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|selected_read_data\(9) = (\u0|uart_0|the_soc_uart_0_regs|Equal2~4_combout\ & ((\u0|uart_0|the_soc_uart_0_regs|baud_divisor\(9)) # ((\u0|uart_0|the_soc_uart_0_regs|control_reg\(9) & 
-- \u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\)))) # (!\u0|uart_0|the_soc_uart_0_regs|Equal2~4_combout\ & (\u0|uart_0|the_soc_uart_0_regs|control_reg\(9) & (\u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|Equal2~4_combout\,
	datab => \u0|uart_0|the_soc_uart_0_regs|control_reg\(9),
	datac => \u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\,
	datad => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(9),
	combout => \u0|uart_0|the_soc_uart_0_regs|selected_read_data\(9));

-- Location: FF_X21_Y9_N19
\u0|uart_0|the_soc_uart_0_regs|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_regs|selected_read_data\(9),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|readdata\(9));

-- Location: LCCOMB_X21_Y9_N22
\u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[9]~feeder_combout\ = \u0|uart_0|the_soc_uart_0_regs|readdata\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|uart_0|the_soc_uart_0_regs|readdata\(9),
	combout => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[9]~feeder_combout\);

-- Location: FF_X21_Y9_N23
\u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[9]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X18_Y13_N20
\u0|mm_interconnect_0|rsp_mux|src_data[9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[9]~2_combout\ = (\u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(9)) # 
-- ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(9))))) # (!\u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(9),
	datad => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(9),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[9]~2_combout\);

-- Location: LCCOMB_X18_Y13_N24
\u0|mm_interconnect_0|rsp_mux|src_data[9]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[9]~3_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_data[9]~2_combout\) # ((\u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg\(0) & 
-- \u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre\(9),
	datad => \u0|mm_interconnect_0|rsp_mux|src_data[9]~2_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[9]~3_combout\);

-- Location: LCCOMB_X19_Y13_N28
\u0|mm_interconnect_0|rsp_mux|src_data[9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[9]~4_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~32_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_data[9]~3_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|rsp_mux|src_data[9]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_payload~32_combout\,
	datac => \u0|mm_interconnect_0|rsp_mux|src_data[9]~1_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_data[9]~3_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[9]~4_combout\);

-- Location: LCCOMB_X13_Y13_N10
\u0|core0|cpu|av_ld_byte1_data[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte1_data[1]~6_combout\ = (\u0|core0|cpu|av_ld_aligning_data~q\ & (\u0|core0|cpu|av_fill_bit~0_combout\)) # (!\u0|core0|cpu|av_ld_aligning_data~q\ & ((\u0|mm_interconnect_0|rsp_mux|src_data[9]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_fill_bit~0_combout\,
	datab => \u0|core0|cpu|av_ld_aligning_data~q\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_data[9]~4_combout\,
	combout => \u0|core0|cpu|av_ld_byte1_data[1]~6_combout\);

-- Location: FF_X13_Y13_N11
\u0|core0|cpu|av_ld_byte1_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|av_ld_byte1_data[1]~6_combout\,
	asdata => \u0|core0|cpu|av_ld_byte2_data\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|av_ld_rshift8~1_combout\,
	ena => \u0|core0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|av_ld_byte1_data\(1));

-- Location: FF_X17_Y10_N11
\u0|gpio_0|data_dir[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|d_writedata\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|gpio_0|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|gpio_0|data_dir\(1));

-- Location: LCCOMB_X17_Y12_N2
\u0|gpio_0|data_out~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|gpio_0|data_out~3_combout\ = (\u0|gpio_0|data_out[0]~0_combout\ & ((\u0|core0|cpu|d_writedata\(1) & ((!\u0|gpio_0|data_out[0]~1_combout\))) # (!\u0|core0|cpu|d_writedata\(1) & (\u0|gpio_0|data_out\(1))))) # (!\u0|gpio_0|data_out[0]~0_combout\ & 
-- ((\u0|gpio_0|data_out[0]~1_combout\ & (\u0|core0|cpu|d_writedata\(1))) # (!\u0|gpio_0|data_out[0]~1_combout\ & ((\u0|gpio_0|data_out\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|gpio_0|data_out[0]~0_combout\,
	datab => \u0|core0|cpu|d_writedata\(1),
	datac => \u0|gpio_0|data_out\(1),
	datad => \u0|gpio_0|data_out[0]~1_combout\,
	combout => \u0|gpio_0|data_out~3_combout\);

-- Location: FF_X17_Y12_N3
\u0|gpio_0|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|gpio_0|data_out~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|gpio_0|wr_strobe~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|gpio_0|data_out\(1));

-- Location: LCCOMB_X17_Y10_N16
\u0|gpio_0|read_mux_out[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|gpio_0|read_mux_out\(1) = (\u0|gpio_0|data_dir\(1) & ((\u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\) # ((\u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\ & \u0|gpio_0|data_out\(1))))) # (!\u0|gpio_0|data_dir\(1) & 
-- (\u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\,
	datab => \u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\,
	datac => \u0|gpio_0|data_dir\(1),
	datad => \u0|gpio_0|data_out\(1),
	combout => \u0|gpio_0|read_mux_out\(1));

-- Location: FF_X17_Y10_N17
\u0|gpio_0|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|gpio_0|read_mux_out\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|gpio_0|readdata\(1));

-- Location: FF_X21_Y13_N7
\u0|mm_interconnect_0|gpio_0_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|gpio_0|readdata\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|gpio_0_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X18_Y12_N4
\u0|gpio_1_adc|read_mux_out[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|gpio_1_adc|read_mux_out\(1) = (!\u0|core0|cpu|W_alu_result\(4) & (!\u0|core0|cpu|W_alu_result\(3) & (!\u0|core0|cpu|W_alu_result\(2) & \ADC0|curr_state.done~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(4),
	datab => \u0|core0|cpu|W_alu_result\(3),
	datac => \u0|core0|cpu|W_alu_result\(2),
	datad => \ADC0|curr_state.done~q\,
	combout => \u0|gpio_1_adc|read_mux_out\(1));

-- Location: FF_X18_Y12_N5
\u0|gpio_1_adc|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|gpio_1_adc|read_mux_out\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|gpio_1_adc|readdata\(1));

-- Location: FF_X21_Y13_N17
\u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|gpio_1_adc|readdata\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X21_Y13_N6
\u0|core0|cpu|av_ld_byte0_data_nxt[1]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[1]~27_combout\ = (\u0|mm_interconnect_0|gpio_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|gpio_0_s1_translator|av_readdata_pre\(1)) # 
-- ((\u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre\(1))))) # (!\u0|mm_interconnect_0|gpio_0_s1_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|gpio_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|gpio_0_s1_translator|av_readdata_pre\(1),
	datad => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|av_readdata_pre\(1),
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[1]~27_combout\);

-- Location: FF_X16_Y8_N23
\u0|uart_0|the_soc_uart_0_rx|rx_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|uart_0|the_soc_uart_0_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_rx|rx_data\(1));

-- Location: LCCOMB_X16_Y8_N22
\u0|uart_0|the_soc_uart_0_regs|selected_read_data[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|selected_read_data[1]~3_combout\ = (\u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\ & ((\u0|uart_0|the_soc_uart_0_rx|rx_data\(1)) # ((\u0|uart_0|the_soc_uart_0_regs|tx_data\(1) & 
-- \u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\)))) # (!\u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\ & (\u0|uart_0|the_soc_uart_0_regs|tx_data\(1) & ((\u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\,
	datab => \u0|uart_0|the_soc_uart_0_regs|tx_data\(1),
	datac => \u0|uart_0|the_soc_uart_0_rx|rx_data\(1),
	datad => \u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\,
	combout => \u0|uart_0|the_soc_uart_0_regs|selected_read_data[1]~3_combout\);

-- Location: FF_X16_Y12_N25
\u0|uart_0|the_soc_uart_0_regs|control_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|d_writedata\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|uart_0|the_soc_uart_0_regs|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|control_reg\(1));

-- Location: LCCOMB_X16_Y12_N24
\u0|uart_0|the_soc_uart_0_regs|selected_read_data[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|selected_read_data[1]~4_combout\ = (\u0|uart_0|the_soc_uart_0_rx|framing_error~q\ & ((\u0|uart_0|the_soc_uart_0_regs|Equal2~3_combout\) # ((\u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\ & 
-- \u0|uart_0|the_soc_uart_0_regs|control_reg\(1))))) # (!\u0|uart_0|the_soc_uart_0_rx|framing_error~q\ & (\u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\ & (\u0|uart_0|the_soc_uart_0_regs|control_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_rx|framing_error~q\,
	datab => \u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\,
	datac => \u0|uart_0|the_soc_uart_0_regs|control_reg\(1),
	datad => \u0|uart_0|the_soc_uart_0_regs|Equal2~3_combout\,
	combout => \u0|uart_0|the_soc_uart_0_regs|selected_read_data[1]~4_combout\);

-- Location: LCCOMB_X21_Y12_N24
\u0|uart_0|the_soc_uart_0_regs|selected_read_data[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|selected_read_data\(1) = (\u0|uart_0|the_soc_uart_0_regs|selected_read_data[1]~3_combout\) # ((\u0|uart_0|the_soc_uart_0_regs|selected_read_data[1]~4_combout\) # ((\u0|uart_0|the_soc_uart_0_regs|baud_divisor\(1) & 
-- \u0|uart_0|the_soc_uart_0_regs|Equal2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|selected_read_data[1]~3_combout\,
	datab => \u0|uart_0|the_soc_uart_0_regs|selected_read_data[1]~4_combout\,
	datac => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(1),
	datad => \u0|uart_0|the_soc_uart_0_regs|Equal2~4_combout\,
	combout => \u0|uart_0|the_soc_uart_0_regs|selected_read_data\(1));

-- Location: FF_X21_Y12_N25
\u0|uart_0|the_soc_uart_0_regs|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_regs|selected_read_data\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|readdata\(1));

-- Location: FF_X21_Y13_N11
\u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|uart_0|the_soc_uart_0_regs|readdata\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X12_Y8_N24
\u0|timer_0|read_mux_out[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[1]~3_combout\ = (\u0|uart_0|the_soc_uart_0_regs|Equal2~3_combout\ & (((\u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\ & \u0|timer_0|period_h_register\(1))) # (!\u0|timer_0|period_l_register\(1)))) # 
-- (!\u0|uart_0|the_soc_uart_0_regs|Equal2~3_combout\ & (\u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\ & (\u0|timer_0|period_h_register\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|Equal2~3_combout\,
	datab => \u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\,
	datac => \u0|timer_0|period_h_register\(1),
	datad => \u0|timer_0|period_l_register\(1),
	combout => \u0|timer_0|read_mux_out[1]~3_combout\);

-- Location: LCCOMB_X13_Y10_N2
\u0|timer_0|counter_snapshot[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[1]~1_combout\ = !\u0|timer_0|internal_counter\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(1),
	combout => \u0|timer_0|counter_snapshot[1]~1_combout\);

-- Location: FF_X13_Y10_N3
\u0|timer_0|counter_snapshot[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[1]~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(1));

-- Location: FF_X13_Y10_N17
\u0|timer_0|counter_snapshot[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(17),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(17));

-- Location: LCCOMB_X13_Y10_N16
\u0|timer_0|read_mux_out[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[1]~4_combout\ = (\u0|gpio_0|data_out[0]~0_combout\ & ((\u0|core0|cpu|W_alu_result\(2) & ((\u0|timer_0|counter_snapshot\(17)))) # (!\u0|core0|cpu|W_alu_result\(2) & (\u0|timer_0|counter_snapshot\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|counter_snapshot\(1),
	datab => \u0|core0|cpu|W_alu_result\(2),
	datac => \u0|timer_0|counter_snapshot\(17),
	datad => \u0|gpio_0|data_out[0]~0_combout\,
	combout => \u0|timer_0|read_mux_out[1]~4_combout\);

-- Location: LCCOMB_X14_Y11_N14
\u0|timer_0|read_mux_out[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[1]~5_combout\ = (\u0|timer_0|counter_is_running~q\ & ((\u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\) # ((\u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\ & \u0|timer_0|control_register\(1))))) # 
-- (!\u0|timer_0|counter_is_running~q\ & (\u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\ & (\u0|timer_0|control_register\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|counter_is_running~q\,
	datab => \u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\,
	datac => \u0|timer_0|control_register\(1),
	datad => \u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\,
	combout => \u0|timer_0|read_mux_out[1]~5_combout\);

-- Location: LCCOMB_X21_Y13_N14
\u0|timer_0|read_mux_out[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out\(1) = (\u0|timer_0|read_mux_out[1]~3_combout\) # ((\u0|timer_0|read_mux_out[1]~4_combout\) # (\u0|timer_0|read_mux_out[1]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out[1]~3_combout\,
	datac => \u0|timer_0|read_mux_out[1]~4_combout\,
	datad => \u0|timer_0|read_mux_out[1]~5_combout\,
	combout => \u0|timer_0|read_mux_out\(1));

-- Location: FF_X21_Y13_N15
\u0|timer_0|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|read_mux_out\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(1));

-- Location: FF_X21_Y13_N31
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X21_Y13_N30
\u0|core0|cpu|av_ld_byte0_data_nxt[1]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[1]~26_combout\ = (\u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(1) & ((\u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0)) # 
-- ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(1))))) # (!\u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(1) & 
-- (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(1),
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(1),
	datad => \u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[1]~26_combout\);

-- Location: LCCOMB_X21_Y13_N8
\u0|core0|cpu|av_ld_byte0_data_nxt[1]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[1]~28_combout\ = (\u0|core0|cpu|av_ld_byte0_data_nxt[1]~27_combout\) # ((\u0|core0|cpu|av_ld_byte0_data_nxt[1]~26_combout\) # ((\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_ld_byte0_data_nxt[1]~27_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(1),
	datad => \u0|core0|cpu|av_ld_byte0_data_nxt[1]~26_combout\,
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[1]~28_combout\);

-- Location: LCCOMB_X19_Y14_N20
\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~1_combout\ = (!\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(1)) # 
-- ((!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(1),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(1),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~1_combout\);

-- Location: FF_X19_Y14_N21
\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(1));

-- Location: LCCOMB_X19_Y14_N30
\u0|core0|cpu|av_ld_byte0_data_nxt[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[1]~15_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(1)) # 
-- ((!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(1))))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\ & 
-- (((!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(1),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(1),
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[1]~15_combout\);

-- Location: LCCOMB_X16_Y16_N8
\u0|core0|cpu|av_ld_byte0_data_nxt[1]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[1]~29_combout\ = (!\u0|core0|cpu|av_ld_rshift8~1_combout\ & ((\u0|core0|cpu|av_ld_byte0_data_nxt[1]~28_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|core0|cpu|av_ld_byte0_data_nxt[1]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_ld_rshift8~1_combout\,
	datab => \u0|core0|cpu|av_ld_byte0_data_nxt[1]~28_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datad => \u0|core0|cpu|av_ld_byte0_data_nxt[1]~15_combout\,
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[1]~29_combout\);

-- Location: LCCOMB_X13_Y13_N0
\u0|core0|cpu|av_ld_byte0_data_nxt[1]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[1]~56_combout\ = (\u0|core0|cpu|av_ld_byte0_data_nxt[1]~29_combout\) # ((\u0|core0|cpu|av_ld_byte1_data\(1) & (\u0|core0|cpu|av_ld_rshift8~0_combout\ & \u0|core0|cpu|av_ld_aligning_data~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_ld_byte1_data\(1),
	datab => \u0|core0|cpu|av_ld_rshift8~0_combout\,
	datac => \u0|core0|cpu|av_ld_byte0_data_nxt[1]~29_combout\,
	datad => \u0|core0|cpu|av_ld_aligning_data~q\,
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[1]~56_combout\);

-- Location: FF_X13_Y13_N1
\u0|core0|cpu|av_ld_byte0_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|av_ld_byte0_data_nxt[1]~56_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|av_ld_byte0_data\(1));

-- Location: LCCOMB_X10_Y16_N6
\u0|core0|cpu|E_logic_result[1]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_logic_result[1]~30_combout\ = (\u0|core0|cpu|E_src2\(1) & (\u0|core0|cpu|R_logic_op\(1) $ (((\u0|core0|cpu|E_src1\(1) & \u0|core0|cpu|R_logic_op\(0)))))) # (!\u0|core0|cpu|E_src2\(1) & ((\u0|core0|cpu|E_src1\(1) & 
-- ((\u0|core0|cpu|R_logic_op\(1)))) # (!\u0|core0|cpu|E_src1\(1) & (!\u0|core0|cpu|R_logic_op\(0) & !\u0|core0|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_src2\(1),
	datab => \u0|core0|cpu|E_src1\(1),
	datac => \u0|core0|cpu|R_logic_op\(0),
	datad => \u0|core0|cpu|R_logic_op\(1),
	combout => \u0|core0|cpu|E_logic_result[1]~30_combout\);

-- Location: LCCOMB_X14_Y12_N26
\u0|core0|cpu|W_alu_result[1]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_alu_result[1]~28_combout\ = (\u0|core0|cpu|R_ctrl_logic~q\ & (\u0|core0|cpu|E_logic_result[1]~30_combout\)) # (!\u0|core0|cpu|R_ctrl_logic~q\ & ((\u0|core0|cpu|Add1~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_logic_result[1]~30_combout\,
	datab => \u0|core0|cpu|Add1~32_combout\,
	datad => \u0|core0|cpu|R_ctrl_logic~q\,
	combout => \u0|core0|cpu|W_alu_result[1]~28_combout\);

-- Location: FF_X14_Y12_N27
\u0|core0|cpu|W_alu_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|W_alu_result[1]~28_combout\,
	asdata => \u0|core0|cpu|E_shift_rot_result\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|E_alu_result~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|W_alu_result\(1));

-- Location: LCCOMB_X14_Y14_N10
\u0|core0|cpu|W_ienable_reg[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_ienable_reg[1]~feeder_combout\ = \u0|core0|cpu|E_src1\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|E_src1\(1),
	combout => \u0|core0|cpu|W_ienable_reg[1]~feeder_combout\);

-- Location: LCCOMB_X11_Y17_N8
\u0|core0|cpu|D_op_wrctl\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_op_wrctl~combout\ = (\u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\ & (\u0|core0|cpu|Equal62~0_combout\ & (\u0|core0|cpu|Equal0~2_combout\ & \u0|core0|cpu|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\,
	datab => \u0|core0|cpu|Equal62~0_combout\,
	datac => \u0|core0|cpu|Equal0~2_combout\,
	datad => \u0|core0|cpu|Equal0~3_combout\,
	combout => \u0|core0|cpu|D_op_wrctl~combout\);

-- Location: FF_X11_Y17_N9
\u0|core0|cpu|R_ctrl_wrctl_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|D_op_wrctl~combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|R_ctrl_wrctl_inst~q\);

-- Location: LCCOMB_X13_Y16_N18
\u0|core0|cpu|Equal135~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Equal135~0_combout\ = (!\u0|core0|cpu|D_iw\(10) & !\u0|core0|cpu|D_iw\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|D_iw\(10),
	datac => \u0|core0|cpu|D_iw\(9),
	combout => \u0|core0|cpu|Equal135~0_combout\);

-- Location: LCCOMB_X18_Y15_N4
\u0|core0|cpu|Equal135~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Equal135~1_combout\ = (\u0|core0|cpu|D_iw\(6) & (\u0|core0|cpu|Equal135~0_combout\ & (\u0|core0|cpu|D_iw\(7) & !\u0|core0|cpu|D_iw\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(6),
	datab => \u0|core0|cpu|Equal135~0_combout\,
	datac => \u0|core0|cpu|D_iw\(7),
	datad => \u0|core0|cpu|D_iw\(8),
	combout => \u0|core0|cpu|Equal135~1_combout\);

-- Location: LCCOMB_X14_Y14_N6
\u0|core0|cpu|W_ienable_reg_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_ienable_reg_nxt~0_combout\ = (\u0|core0|cpu|R_ctrl_wrctl_inst~q\ & (\u0|core0|cpu|Equal135~1_combout\ & \u0|core0|cpu|E_valid_from_R~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_ctrl_wrctl_inst~q\,
	datab => \u0|core0|cpu|Equal135~1_combout\,
	datad => \u0|core0|cpu|E_valid_from_R~q\,
	combout => \u0|core0|cpu|W_ienable_reg_nxt~0_combout\);

-- Location: FF_X14_Y14_N11
\u0|core0|cpu|W_ienable_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|W_ienable_reg[1]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|W_ienable_reg_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|W_ienable_reg\(1));

-- Location: LCCOMB_X13_Y16_N20
\u0|core0|cpu|E_wrctl_status~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_wrctl_status~0_combout\ = (!\u0|core0|cpu|D_iw\(6) & !\u0|core0|cpu|D_iw\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|D_iw\(6),
	datad => \u0|core0|cpu|D_iw\(7),
	combout => \u0|core0|cpu|E_wrctl_status~0_combout\);

-- Location: LCCOMB_X16_Y12_N6
\u0|uart_0|the_soc_uart_0_regs|qualified_irq~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|qualified_irq~1_combout\ = (\u0|uart_0|the_soc_uart_0_regs|control_reg\(2) & ((\u0|uart_0|the_soc_uart_0_rx|break_detect~q\) # ((\u0|uart_0|the_soc_uart_0_regs|control_reg\(3) & \u0|uart_0|the_soc_uart_0_rx|rx_overrun~q\)))) 
-- # (!\u0|uart_0|the_soc_uart_0_regs|control_reg\(2) & (((\u0|uart_0|the_soc_uart_0_regs|control_reg\(3) & \u0|uart_0|the_soc_uart_0_rx|rx_overrun~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|control_reg\(2),
	datab => \u0|uart_0|the_soc_uart_0_rx|break_detect~q\,
	datac => \u0|uart_0|the_soc_uart_0_regs|control_reg\(3),
	datad => \u0|uart_0|the_soc_uart_0_rx|rx_overrun~q\,
	combout => \u0|uart_0|the_soc_uart_0_regs|qualified_irq~1_combout\);

-- Location: LCCOMB_X16_Y12_N18
\u0|uart_0|the_soc_uart_0_regs|qualified_irq~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|qualified_irq~0_combout\ = (\u0|uart_0|the_soc_uart_0_regs|control_reg\(4) & ((\u0|uart_0|the_soc_uart_0_tx|tx_overrun~q\) # ((!\u0|uart_0|the_soc_uart_0_tx|tx_shift_empty~q\ & 
-- \u0|uart_0|the_soc_uart_0_regs|control_reg\(5))))) # (!\u0|uart_0|the_soc_uart_0_regs|control_reg\(4) & (((!\u0|uart_0|the_soc_uart_0_tx|tx_shift_empty~q\ & \u0|uart_0|the_soc_uart_0_regs|control_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|control_reg\(4),
	datab => \u0|uart_0|the_soc_uart_0_tx|tx_overrun~q\,
	datac => \u0|uart_0|the_soc_uart_0_tx|tx_shift_empty~q\,
	datad => \u0|uart_0|the_soc_uart_0_regs|control_reg\(5),
	combout => \u0|uart_0|the_soc_uart_0_regs|qualified_irq~0_combout\);

-- Location: LCCOMB_X16_Y12_N16
\u0|uart_0|the_soc_uart_0_regs|qualified_irq~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|qualified_irq~2_combout\ = (\u0|uart_0|the_soc_uart_0_regs|qualified_irq~1_combout\) # ((\u0|uart_0|the_soc_uart_0_regs|qualified_irq~0_combout\) # ((\u0|uart_0|the_soc_uart_0_regs|status_reg[8]~0_combout\ & 
-- \u0|uart_0|the_soc_uart_0_regs|control_reg\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|qualified_irq~1_combout\,
	datab => \u0|uart_0|the_soc_uart_0_regs|status_reg[8]~0_combout\,
	datac => \u0|uart_0|the_soc_uart_0_regs|control_reg\(8),
	datad => \u0|uart_0|the_soc_uart_0_regs|qualified_irq~0_combout\,
	combout => \u0|uart_0|the_soc_uart_0_regs|qualified_irq~2_combout\);

-- Location: LCCOMB_X16_Y12_N4
\u0|uart_0|the_soc_uart_0_regs|qualified_irq~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|qualified_irq~3_combout\ = (\u0|uart_0|the_soc_uart_0_rx|framing_error~q\ & ((\u0|uart_0|the_soc_uart_0_regs|control_reg\(1)) # ((\u0|uart_0|the_soc_uart_0_regs|control_reg\(7) & 
-- \u0|uart_0|the_soc_uart_0_rx|rx_char_ready~q\)))) # (!\u0|uart_0|the_soc_uart_0_rx|framing_error~q\ & (((\u0|uart_0|the_soc_uart_0_regs|control_reg\(7) & \u0|uart_0|the_soc_uart_0_rx|rx_char_ready~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_rx|framing_error~q\,
	datab => \u0|uart_0|the_soc_uart_0_regs|control_reg\(1),
	datac => \u0|uart_0|the_soc_uart_0_regs|control_reg\(7),
	datad => \u0|uart_0|the_soc_uart_0_rx|rx_char_ready~q\,
	combout => \u0|uart_0|the_soc_uart_0_regs|qualified_irq~3_combout\);

-- Location: LCCOMB_X16_Y12_N14
\u0|uart_0|the_soc_uart_0_regs|qualified_irq\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|qualified_irq~combout\ = (\u0|uart_0|the_soc_uart_0_regs|qualified_irq~2_combout\) # ((\u0|uart_0|the_soc_uart_0_regs|qualified_irq~3_combout\) # ((!\u0|uart_0|the_soc_uart_0_tx|tx_ready~q\ & 
-- \u0|uart_0|the_soc_uart_0_regs|control_reg\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_tx|tx_ready~q\,
	datab => \u0|uart_0|the_soc_uart_0_regs|qualified_irq~2_combout\,
	datac => \u0|uart_0|the_soc_uart_0_regs|qualified_irq~3_combout\,
	datad => \u0|uart_0|the_soc_uart_0_regs|control_reg\(6),
	combout => \u0|uart_0|the_soc_uart_0_regs|qualified_irq~combout\);

-- Location: FF_X16_Y12_N15
\u0|uart_0|the_soc_uart_0_regs|irq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_regs|qualified_irq~combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|irq~q\);

-- Location: LCCOMB_X18_Y15_N16
\u0|core0|cpu|W_ipending_reg_nxt[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_ipending_reg_nxt[1]~0_combout\ = (\u0|core0|cpu|W_ienable_reg\(1) & (\u0|uart_0|the_soc_uart_0_regs|irq~q\ & !\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_ienable_reg\(1),
	datac => \u0|uart_0|the_soc_uart_0_regs|irq~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(1),
	combout => \u0|core0|cpu|W_ipending_reg_nxt[1]~0_combout\);

-- Location: FF_X18_Y15_N17
\u0|core0|cpu|W_ipending_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|W_ipending_reg_nxt[1]~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|W_ipending_reg\(1));

-- Location: LCCOMB_X18_Y15_N24
\u0|core0|cpu|E_control_rd_data[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_control_rd_data[1]~4_combout\ = (\u0|core0|cpu|D_iw\(8) & (\u0|core0|cpu|Equal135~0_combout\ & (\u0|core0|cpu|E_wrctl_status~0_combout\ & \u0|core0|cpu|W_ipending_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(8),
	datab => \u0|core0|cpu|Equal135~0_combout\,
	datac => \u0|core0|cpu|E_wrctl_status~0_combout\,
	datad => \u0|core0|cpu|W_ipending_reg\(1),
	combout => \u0|core0|cpu|E_control_rd_data[1]~4_combout\);

-- Location: LCCOMB_X18_Y15_N26
\u0|core0|cpu|E_control_rd_data[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_control_rd_data[1]~5_combout\ = (\u0|core0|cpu|E_control_rd_data[1]~4_combout\) # ((\u0|core0|cpu|W_ienable_reg\(1) & \u0|core0|cpu|Equal135~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_ienable_reg\(1),
	datac => \u0|core0|cpu|Equal135~1_combout\,
	datad => \u0|core0|cpu|E_control_rd_data[1]~4_combout\,
	combout => \u0|core0|cpu|E_control_rd_data[1]~5_combout\);

-- Location: FF_X18_Y15_N27
\u0|core0|cpu|W_control_rd_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_control_rd_data[1]~5_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|W_control_rd_data\(1));

-- Location: LCCOMB_X16_Y9_N28
\u0|core0|cpu|W_rf_wr_data[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_rf_wr_data[1]~3_combout\ = (!\u0|core0|cpu|R_ctrl_br_cmp~q\ & ((\u0|core0|cpu|R_ctrl_rd_ctl_reg~q\ & ((\u0|core0|cpu|W_control_rd_data\(1)))) # (!\u0|core0|cpu|R_ctrl_rd_ctl_reg~q\ & (\u0|core0|cpu|W_alu_result\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(1),
	datab => \u0|core0|cpu|R_ctrl_br_cmp~q\,
	datac => \u0|core0|cpu|R_ctrl_rd_ctl_reg~q\,
	datad => \u0|core0|cpu|W_control_rd_data\(1),
	combout => \u0|core0|cpu|W_rf_wr_data[1]~3_combout\);

-- Location: LCCOMB_X16_Y9_N22
\u0|core0|cpu|W_rf_wr_data[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_rf_wr_data[1]~4_combout\ = (\u0|core0|cpu|R_ctrl_ld~q\ & (\u0|core0|cpu|av_ld_byte0_data\(1))) # (!\u0|core0|cpu|R_ctrl_ld~q\ & ((\u0|core0|cpu|W_rf_wr_data[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_ld_byte0_data\(1),
	datac => \u0|core0|cpu|R_ctrl_ld~q\,
	datad => \u0|core0|cpu|W_rf_wr_data[1]~3_combout\,
	combout => \u0|core0|cpu|W_rf_wr_data[1]~4_combout\);

-- Location: LCCOMB_X16_Y15_N12
\u0|core0|cpu|E_st_data[21]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_st_data[21]~13_combout\ = (\u0|core0|cpu|d_byteenable[2]~0_combout\ & (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5))) # (!\u0|core0|cpu|d_byteenable[2]~0_combout\ & 
-- ((\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datab => \u0|core0|cpu|d_byteenable[2]~0_combout\,
	datad => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	combout => \u0|core0|cpu|E_st_data[21]~13_combout\);

-- Location: FF_X16_Y15_N13
\u0|core0|cpu|d_writedata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_st_data[21]~13_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|d_writedata\(21));

-- Location: LCCOMB_X16_Y15_N18
\u0|mm_interconnect_0|cmd_mux|src_payload~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~20_combout\ = (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & \u0|core0|cpu|d_writedata\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	datad => \u0|core0|cpu|d_writedata\(21),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~20_combout\);

-- Location: FF_X16_Y15_N19
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(21));

-- Location: LCCOMB_X23_Y15_N12
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~17_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(24))))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(24),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~17_combout\);

-- Location: FF_X23_Y15_N13
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~17_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(21));

-- Location: LCCOMB_X23_Y15_N4
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[21]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[21]~19_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(21)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(21),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(21),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[21]~19_combout\);

-- Location: LCCOMB_X22_Y16_N30
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~24_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~24_combout\);

-- Location: FF_X22_Y16_N31
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(25));

-- Location: FF_X17_Y15_N25
\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(25),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(25));

-- Location: LCCOMB_X17_Y15_N10
\u0|core0|cpu|F_iw[25]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[25]~47_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\ & (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(25) & 
-- (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\ & \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\,
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(25),
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\,
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|core0|cpu|F_iw[25]~47_combout\);

-- Location: LCCOMB_X17_Y15_N8
\u0|core0|cpu|F_iw[25]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[25]~48_combout\ = (\u0|core0|cpu|D_iw[24]~1_combout\ & ((\u0|core0|cpu|F_iw[25]~47_combout\) # ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(9) & \u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw[24]~1_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(9),
	datac => \u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\,
	datad => \u0|core0|cpu|F_iw[25]~47_combout\,
	combout => \u0|core0|cpu|F_iw[25]~48_combout\);

-- Location: FF_X17_Y15_N9
\u0|core0|cpu|D_iw[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_iw[25]~48_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|D_iw\(25));

-- Location: LCCOMB_X21_Y11_N10
\u0|core0|cpu|E_st_data[20]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_st_data[20]~12_combout\ = (\u0|core0|cpu|d_byteenable[2]~0_combout\ & ((\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4)))) # (!\u0|core0|cpu|d_byteenable[2]~0_combout\ & 
-- (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	datac => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datad => \u0|core0|cpu|d_byteenable[2]~0_combout\,
	combout => \u0|core0|cpu|E_st_data[20]~12_combout\);

-- Location: FF_X21_Y11_N11
\u0|core0|cpu|d_writedata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_st_data[20]~12_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|d_writedata\(20));

-- Location: LCCOMB_X21_Y11_N20
\u0|mm_interconnect_0|cmd_mux|src_payload~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~18_combout\ = (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & \u0|core0|cpu|d_writedata\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	datad => \u0|core0|cpu|d_writedata\(20),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~18_combout\);

-- Location: FF_X21_Y11_N21
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(20));

-- Location: LCCOMB_X28_Y15_N8
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[20]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[20]~17_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(20))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(20),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(20),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[20]~17_combout\);

-- Location: LCCOMB_X23_Y15_N22
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~25_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~25_combout\);

-- Location: FF_X23_Y15_N23
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(24));

-- Location: FF_X17_Y15_N21
\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(24),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(24));

-- Location: LCCOMB_X17_Y15_N6
\u0|core0|cpu|F_iw[24]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[24]~49_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\ & (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(24) & \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\,
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(24),
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\,
	combout => \u0|core0|cpu|F_iw[24]~49_combout\);

-- Location: LCCOMB_X17_Y15_N2
\u0|core0|cpu|F_iw[24]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[24]~50_combout\ = (\u0|core0|cpu|D_iw[24]~1_combout\ & ((\u0|core0|cpu|F_iw[24]~49_combout\) # ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(8) & \u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw[24]~1_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(8),
	datac => \u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\,
	datad => \u0|core0|cpu|F_iw[24]~49_combout\,
	combout => \u0|core0|cpu|F_iw[24]~50_combout\);

-- Location: FF_X17_Y15_N3
\u0|core0|cpu|D_iw[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_iw[24]~50_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|D_iw\(24));

-- Location: LCCOMB_X14_Y16_N8
\u0|core0|cpu|E_st_data[19]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_st_data[19]~11_combout\ = (\u0|core0|cpu|d_byteenable[2]~0_combout\ & ((\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3)))) # (!\u0|core0|cpu|d_byteenable[2]~0_combout\ & 
-- (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|d_byteenable[2]~0_combout\,
	datab => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	datac => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	combout => \u0|core0|cpu|E_st_data[19]~11_combout\);

-- Location: FF_X14_Y16_N9
\u0|core0|cpu|d_writedata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_st_data[19]~11_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|d_writedata\(19));

-- Location: LCCOMB_X14_Y16_N26
\u0|mm_interconnect_0|cmd_mux|src_payload~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~19_combout\ = (\u0|core0|cpu|d_writedata\(19) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|d_writedata\(19),
	datac => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~19_combout\);

-- Location: FF_X14_Y16_N27
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(19));

-- Location: LCCOMB_X21_Y18_N0
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[19]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[19]~18_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(19)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(19),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(19),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[19]~18_combout\);

-- Location: LCCOMB_X22_Y16_N0
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[18]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[18]~7_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|Equal0~2_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[18]~7_combout\);

-- Location: FF_X22_Y16_N1
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[18]~7_combout\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(21),
	sload => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(18));

-- Location: LCCOMB_X14_Y16_N30
\u0|core0|cpu|E_st_data[18]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_st_data[18]~10_combout\ = (\u0|core0|cpu|d_byteenable[2]~0_combout\ & (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2))) # (!\u0|core0|cpu|d_byteenable[2]~0_combout\ & 
-- ((\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datab => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	datac => \u0|core0|cpu|d_byteenable[2]~0_combout\,
	combout => \u0|core0|cpu|E_st_data[18]~10_combout\);

-- Location: FF_X14_Y16_N31
\u0|core0|cpu|d_writedata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_st_data[18]~10_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|d_writedata\(18));

-- Location: LCCOMB_X21_Y15_N12
\u0|mm_interconnect_0|cmd_mux|src_payload~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~31_combout\ = (\u0|core0|cpu|d_writedata\(18) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|d_writedata\(18),
	datad => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~31_combout\);

-- Location: FF_X21_Y15_N13
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(18));

-- Location: LCCOMB_X21_Y15_N14
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[18]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[18]~30_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(18))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(18),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(18),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[18]~30_combout\);

-- Location: LCCOMB_X23_Y18_N6
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~21_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(20))))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(20),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~21_combout\);

-- Location: FF_X23_Y18_N7
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~21_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(17));

-- Location: LCCOMB_X13_Y16_N24
\u0|core0|cpu|E_st_data[17]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_st_data[17]~9_combout\ = (\u0|core0|cpu|d_byteenable[2]~0_combout\ & (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1))) # (!\u0|core0|cpu|d_byteenable[2]~0_combout\ & 
-- ((\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datab => \u0|core0|cpu|d_byteenable[2]~0_combout\,
	datac => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	combout => \u0|core0|cpu|E_st_data[17]~9_combout\);

-- Location: FF_X13_Y16_N25
\u0|core0|cpu|d_writedata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_st_data[17]~9_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|d_writedata\(17));

-- Location: LCCOMB_X30_Y16_N8
\u0|mm_interconnect_0|cmd_mux|src_payload~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~21_combout\ = (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & \u0|core0|cpu|d_writedata\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	datad => \u0|core0|cpu|d_writedata\(17),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~21_combout\);

-- Location: FF_X30_Y16_N9
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(17));

-- Location: LCCOMB_X28_Y15_N12
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[17]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[17]~20_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(17))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(17),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(17),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[17]~20_combout\);

-- Location: LCCOMB_X22_Y16_N28
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~23_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~23_combout\);

-- Location: FF_X22_Y16_N29
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(26));

-- Location: FF_X17_Y15_N13
\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(26),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(26));

-- Location: LCCOMB_X17_Y15_N14
\u0|core0|cpu|F_iw[26]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[26]~45_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\ & (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\ & \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\,
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\,
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(26),
	combout => \u0|core0|cpu|F_iw[26]~45_combout\);

-- Location: LCCOMB_X17_Y15_N30
\u0|core0|cpu|F_iw[26]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[26]~46_combout\ = (\u0|core0|cpu|D_iw[24]~1_combout\ & ((\u0|core0|cpu|F_iw[26]~45_combout\) # ((\u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\ & 
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw[24]~1_combout\,
	datab => \u0|core0|cpu|F_iw[26]~45_combout\,
	datac => \u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(10),
	combout => \u0|core0|cpu|F_iw[26]~46_combout\);

-- Location: FF_X17_Y15_N31
\u0|core0|cpu|D_iw[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_iw[26]~46_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|D_iw\(26));

-- Location: LCCOMB_X16_Y16_N30
\u0|core0|cpu|D_ctrl_b_is_dst~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_b_is_dst~0_combout\ = (\u0|core0|cpu|D_iw\(4) & (((\u0|core0|cpu|D_iw\(2)) # (!\u0|core0|cpu|D_iw\(3))) # (!\u0|core0|cpu|D_iw\(5)))) # (!\u0|core0|cpu|D_iw\(4) & ((\u0|core0|cpu|D_iw\(3)) # (\u0|core0|cpu|D_iw\(5) $ 
-- (\u0|core0|cpu|D_iw\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(5),
	datab => \u0|core0|cpu|D_iw\(2),
	datac => \u0|core0|cpu|D_iw\(4),
	datad => \u0|core0|cpu|D_iw\(3),
	combout => \u0|core0|cpu|D_ctrl_b_is_dst~0_combout\);

-- Location: LCCOMB_X16_Y16_N24
\u0|core0|cpu|D_ctrl_b_is_dst~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_b_is_dst~1_combout\ = (\u0|core0|cpu|D_iw\(4) & (\u0|core0|cpu|D_iw\(3) & ((\u0|core0|cpu|D_iw\(5)) # (\u0|core0|cpu|D_iw\(2))))) # (!\u0|core0|cpu|D_iw\(4) & (\u0|core0|cpu|D_iw\(5) & (\u0|core0|cpu|D_iw\(2) & 
-- !\u0|core0|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(5),
	datab => \u0|core0|cpu|D_iw\(2),
	datac => \u0|core0|cpu|D_iw\(4),
	datad => \u0|core0|cpu|D_iw\(3),
	combout => \u0|core0|cpu|D_ctrl_b_is_dst~1_combout\);

-- Location: LCCOMB_X16_Y16_N18
\u0|core0|cpu|D_ctrl_b_is_dst~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_b_is_dst~2_combout\ = (\u0|core0|cpu|D_iw\(1) & (\u0|core0|cpu|D_iw\(0) & ((!\u0|core0|cpu|D_ctrl_b_is_dst~1_combout\) # (!\u0|core0|cpu|D_ctrl_b_is_dst~0_combout\)))) # (!\u0|core0|cpu|D_iw\(1) & 
-- ((\u0|core0|cpu|D_ctrl_b_is_dst~0_combout\ & ((!\u0|core0|cpu|D_iw\(0)))) # (!\u0|core0|cpu|D_ctrl_b_is_dst~0_combout\ & (!\u0|core0|cpu|D_ctrl_b_is_dst~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_ctrl_b_is_dst~0_combout\,
	datab => \u0|core0|cpu|D_ctrl_b_is_dst~1_combout\,
	datac => \u0|core0|cpu|D_iw\(0),
	datad => \u0|core0|cpu|D_iw\(1),
	combout => \u0|core0|cpu|D_ctrl_b_is_dst~2_combout\);

-- Location: LCCOMB_X16_Y18_N28
\u0|core0|cpu|D_dst_regnum[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_dst_regnum[4]~7_combout\ = ((\u0|core0|cpu|D_ctrl_b_is_dst~2_combout\ & ((\u0|core0|cpu|D_iw\(26)))) # (!\u0|core0|cpu|D_ctrl_b_is_dst~2_combout\ & (\u0|core0|cpu|D_iw\(21)))) # (!\u0|core0|cpu|D_dst_regnum[2]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_dst_regnum[2]~4_combout\,
	datab => \u0|core0|cpu|D_iw\(21),
	datac => \u0|core0|cpu|D_iw\(26),
	datad => \u0|core0|cpu|D_ctrl_b_is_dst~2_combout\,
	combout => \u0|core0|cpu|D_dst_regnum[4]~7_combout\);

-- Location: FF_X16_Y18_N29
\u0|core0|cpu|R_dst_regnum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|D_dst_regnum[4]~7_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|R_dst_regnum\(4));

-- Location: FF_X16_Y17_N27
\u0|core0|cpu|d_writedata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|d_writedata\(5));

-- Location: LCCOMB_X21_Y18_N10
\u0|mm_interconnect_0|cmd_mux|src_payload~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~10_combout\ = (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & \u0|core0|cpu|d_writedata\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	datad => \u0|core0|cpu|d_writedata\(5),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~10_combout\);

-- Location: FF_X21_Y18_N11
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(5));

-- Location: LCCOMB_X21_Y18_N28
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[5]~9_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(5)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(5),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(5),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[5]~9_combout\);

-- Location: LCCOMB_X24_Y15_N4
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[3]~3_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|Equal0~0_combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[3]~3_combout\);

-- Location: FF_X24_Y15_N5
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[3]~3_combout\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(6),
	sload => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(3));

-- Location: LCCOMB_X28_Y15_N28
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(3))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(3),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(3),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout\);

-- Location: LCCOMB_X24_Y15_N22
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[4]~2_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|Equal0~0_combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[4]~2_combout\);

-- Location: FF_X24_Y15_N23
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[4]~2_combout\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(7),
	sload => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(4));

-- Location: LCCOMB_X24_Y17_N16
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|DRsize.000~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|DRsize.000~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|DRsize.000~feeder_combout\);

-- Location: FF_X24_Y17_N17
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|DRsize.000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|DRsize.000~feeder_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|DRsize.000~q\);

-- Location: LCCOMB_X29_Y15_N24
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[0]~5_combout\ = 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|DRsize.000~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(1)))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|DRsize.000~q\ & (\altera_internal_jtag~TDIUTAP\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|DRsize.000~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(1),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[0]~5_combout\);

-- Location: LCCOMB_X29_Y15_N4
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~10_combout\ = 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(0))))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|Mux37~0_combout\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|Mux37~0_combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(0),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\(0),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~10_combout\);

-- Location: FF_X29_Y15_N25
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[0]~5_combout\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~10_combout\,
	sload => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(0));

-- Location: FF_X30_Y18_N13
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(0),
	sload => VCC,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(0));

-- Location: LCCOMB_X30_Y18_N24
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~0_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(0) & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(0),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~0_combout\);

-- Location: FF_X30_Y18_N25
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~0_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(0));

-- Location: LCCOMB_X29_Y18_N6
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~11_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(0)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(0),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(0),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~11_combout\);

-- Location: LCCOMB_X29_Y18_N26
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~12_combout\ = 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(2))))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(2),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~11_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~12_combout\);

-- Location: FF_X29_Y18_N27
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~12_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[12]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(1));

-- Location: FF_X30_Y18_N17
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(1),
	sload => VCC,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(1));

-- Location: LCCOMB_X30_Y18_N18
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~2_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(1) & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(1),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~2_combout\);

-- Location: FF_X30_Y18_N19
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~2_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(1));

-- Location: LCCOMB_X29_Y18_N10
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~14_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(1)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(1),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(1),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~14_combout\);

-- Location: LCCOMB_X29_Y18_N28
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~15_combout\ = 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(3))))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(3),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~14_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~15_combout\);

-- Location: FF_X29_Y18_N29
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~15_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[12]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(2));

-- Location: LCCOMB_X28_Y18_N26
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[2]~feeder_combout\ = 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(2),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[2]~feeder_combout\);

-- Location: FF_X28_Y18_N27
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[2]~feeder_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(2));

-- Location: LCCOMB_X30_Y18_N22
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~3_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(2) & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(2),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~3_combout\);

-- Location: FF_X30_Y18_N23
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~3_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(2));

-- Location: LCCOMB_X29_Y18_N30
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~16_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(2)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(2),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~16_combout\);

-- Location: LCCOMB_X29_Y18_N8
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~17_combout\ = 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(4))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~16_combout\ & 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(4),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~16_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~17_combout\);

-- Location: FF_X29_Y18_N9
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~17_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[12]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(3));

-- Location: LCCOMB_X29_Y17_N20
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[3]~feeder_combout\ = 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(3),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[3]~feeder_combout\);

-- Location: FF_X29_Y17_N21
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[3]~feeder_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(3));

-- Location: LCCOMB_X26_Y18_N24
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~8_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(3) & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37)) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(3),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~8_combout\);

-- Location: FF_X26_Y18_N25
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~8_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(3));

-- Location: LCCOMB_X26_Y18_N10
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~32_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(3)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(3),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(3),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~32_combout\);

-- Location: LCCOMB_X29_Y18_N4
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~33_combout\ = 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(5))))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~32_combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(5),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~33_combout\);

-- Location: FF_X29_Y18_N5
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~33_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[12]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(4));

-- Location: LCCOMB_X28_Y18_N16
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[4]~feeder_combout\ = 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(4),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[4]~feeder_combout\);

-- Location: FF_X28_Y18_N17
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[4]~feeder_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(4));

-- Location: LCCOMB_X24_Y15_N6
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~19_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(4) & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37)) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(4),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~19_combout\);

-- Location: FF_X24_Y15_N7
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~19_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(4));

-- Location: LCCOMB_X24_Y15_N24
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~57_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(4)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(4),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(4),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~57_combout\);

-- Location: LCCOMB_X29_Y18_N24
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~58_combout\ = 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(6))))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~57_combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(6),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~58_combout\);

-- Location: FF_X29_Y18_N25
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~58_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[12]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(5));

-- Location: LCCOMB_X28_Y18_N12
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[5]~feeder_combout\ = 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(5),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[5]~feeder_combout\);

-- Location: FF_X28_Y18_N13
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[5]~feeder_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(5));

-- Location: LCCOMB_X26_Y15_N2
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~13_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(5))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2) & \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(5),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~13_combout\);

-- Location: FF_X26_Y15_N3
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~13_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(2));

-- Location: LCCOMB_X29_Y16_N24
\u0|mm_interconnect_0|cmd_mux|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~4_combout\ = (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & \u0|core0|cpu|d_writedata\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	datad => \u0|core0|cpu|d_writedata\(2),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~4_combout\);

-- Location: FF_X29_Y16_N25
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(2));

-- Location: LCCOMB_X29_Y16_N18
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(2))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(2),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(2),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\);

-- Location: LCCOMB_X24_Y15_N26
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[1]~1_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|Equal0~0_combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[1]~1_combout\);

-- Location: FF_X24_Y15_N27
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[1]~1_combout\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(4),
	sload => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(1));

-- Location: LCCOMB_X18_Y15_N10
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(1))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(1),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(1),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\);

-- Location: LCCOMB_X25_Y16_N8
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~6_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~6_combout\);

-- Location: FF_X25_Y16_N9
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(13));

-- Location: FF_X18_Y16_N9
\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(13),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X17_Y16_N24
\u0|mm_interconnect_0|rsp_mux_001|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~3_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\ & (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(13) & 
-- (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\ & \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\,
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(13),
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\,
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~3_combout\);

-- Location: LCCOMB_X16_Y16_N0
\u0|core0|cpu|F_iw[13]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[13]~15_combout\ = ((\u0|mm_interconnect_0|rsp_mux_001|src_payload~3_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout\ & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~1_combout\))) # (!\u0|core0|cpu|D_iw[24]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~1_combout\,
	datac => \u0|core0|cpu|D_iw[24]~1_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux_001|src_payload~3_combout\,
	combout => \u0|core0|cpu|F_iw[13]~15_combout\);

-- Location: FF_X16_Y16_N1
\u0|core0|cpu|D_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_iw[13]~15_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|D_iw\(13));

-- Location: LCCOMB_X11_Y17_N12
\u0|core0|cpu|D_ctrl_src_imm5_shift_rot~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_src_imm5_shift_rot~0_combout\ = (\u0|core0|cpu|D_iw\(11)) # ((\u0|core0|cpu|D_iw\(14) & ((!\u0|core0|cpu|D_iw\(15)))) # (!\u0|core0|cpu|D_iw\(14) & (\u0|core0|cpu|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(11),
	datab => \u0|core0|cpu|D_iw\(16),
	datac => \u0|core0|cpu|D_iw\(14),
	datad => \u0|core0|cpu|D_iw\(15),
	combout => \u0|core0|cpu|D_ctrl_src_imm5_shift_rot~0_combout\);

-- Location: LCCOMB_X11_Y17_N30
\u0|core0|cpu|D_ctrl_src_imm5_shift_rot~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_src_imm5_shift_rot~1_combout\ = (\u0|core0|cpu|D_iw\(12) & (!\u0|core0|cpu|D_iw\(13) & (!\u0|core0|cpu|D_ctrl_src_imm5_shift_rot~0_combout\ & \u0|core0|cpu|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(12),
	datab => \u0|core0|cpu|D_iw\(13),
	datac => \u0|core0|cpu|D_ctrl_src_imm5_shift_rot~0_combout\,
	datad => \u0|core0|cpu|Equal0~4_combout\,
	combout => \u0|core0|cpu|D_ctrl_src_imm5_shift_rot~1_combout\);

-- Location: FF_X11_Y17_N31
\u0|core0|cpu|R_ctrl_src_imm5_shift_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|D_ctrl_src_imm5_shift_rot~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|R_ctrl_src_imm5_shift_rot~q\);

-- Location: LCCOMB_X14_Y16_N24
\u0|core0|cpu|E_src2[12]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_src2[12]~15_combout\ = (\u0|core0|cpu|R_ctrl_hi_imm16~q\) # ((\u0|core0|cpu|R_ctrl_src_imm5_shift_rot~q\) # (\u0|core0|cpu|R_ctrl_force_src2_zero~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|R_ctrl_hi_imm16~q\,
	datac => \u0|core0|cpu|R_ctrl_src_imm5_shift_rot~q\,
	datad => \u0|core0|cpu|R_ctrl_force_src2_zero~q\,
	combout => \u0|core0|cpu|E_src2[12]~15_combout\);

-- Location: LCCOMB_X16_Y18_N26
\u0|core0|cpu|R_src2_lo[6]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|R_src2_lo[6]~16_combout\ = (!\u0|core0|cpu|E_src2[12]~15_combout\ & ((\u0|core0|cpu|R_src2_use_imm~q\ & ((\u0|core0|cpu|D_iw\(12)))) # (!\u0|core0|cpu|R_src2_use_imm~q\ & 
-- (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_src2[12]~15_combout\,
	datab => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datac => \u0|core0|cpu|D_iw\(12),
	datad => \u0|core0|cpu|R_src2_use_imm~q\,
	combout => \u0|core0|cpu|R_src2_lo[6]~16_combout\);

-- Location: FF_X16_Y18_N27
\u0|core0|cpu|E_src2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|R_src2_lo[6]~16_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src2\(6));

-- Location: LCCOMB_X10_Y15_N2
\u0|core0|cpu|Add1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~21_combout\ = \u0|core0|cpu|E_alu_sub~q\ $ (\u0|core0|cpu|E_src2\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|E_alu_sub~q\,
	datad => \u0|core0|cpu|E_src2\(6),
	combout => \u0|core0|cpu|Add1~21_combout\);

-- Location: LCCOMB_X12_Y13_N24
\u0|core0|cpu|F_pc_nxt[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_nxt[4]~25_combout\ = (\u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\ & ((\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|core0|cpu|Add1~42_combout\))) # (!\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & 
-- (\u0|core0|cpu|F_pc_plus_one[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_pc_plus_one[4]~8_combout\,
	datab => \u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	datac => \u0|core0|cpu|Add1~42_combout\,
	datad => \u0|core0|cpu|F_pc_sel_nxt.10~1_combout\,
	combout => \u0|core0|cpu|F_pc_nxt[4]~25_combout\);

-- Location: FF_X12_Y13_N25
\u0|core0|cpu|F_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_pc_nxt[4]~25_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|F_pc\(4));

-- Location: LCCOMB_X11_Y13_N18
\u0|core0|cpu|F_pc_plus_one[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_plus_one[5]~10_combout\ = (\u0|core0|cpu|F_pc\(5) & (!\u0|core0|cpu|F_pc_plus_one[4]~9\)) # (!\u0|core0|cpu|F_pc\(5) & ((\u0|core0|cpu|F_pc_plus_one[4]~9\) # (GND)))
-- \u0|core0|cpu|F_pc_plus_one[5]~11\ = CARRY((!\u0|core0|cpu|F_pc_plus_one[4]~9\) # (!\u0|core0|cpu|F_pc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|F_pc\(5),
	datad => VCC,
	cin => \u0|core0|cpu|F_pc_plus_one[4]~9\,
	combout => \u0|core0|cpu|F_pc_plus_one[5]~10_combout\,
	cout => \u0|core0|cpu|F_pc_plus_one[5]~11\);

-- Location: LCCOMB_X12_Y14_N30
\u0|core0|cpu|F_pc_nxt[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_nxt[5]~26_combout\ = (\u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\ & ((\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|core0|cpu|Add1~44_combout\))) # (!\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & 
-- (\u0|core0|cpu|F_pc_plus_one[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_pc_sel_nxt.10~1_combout\,
	datab => \u0|core0|cpu|F_pc_plus_one[5]~10_combout\,
	datac => \u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	datad => \u0|core0|cpu|Add1~44_combout\,
	combout => \u0|core0|cpu|F_pc_nxt[5]~26_combout\);

-- Location: FF_X12_Y14_N31
\u0|core0|cpu|F_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_pc_nxt[5]~26_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|F_pc\(5));

-- Location: LCCOMB_X11_Y13_N20
\u0|core0|cpu|F_pc_plus_one[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_plus_one[6]~12_combout\ = (\u0|core0|cpu|F_pc\(6) & (\u0|core0|cpu|F_pc_plus_one[5]~11\ $ (GND))) # (!\u0|core0|cpu|F_pc\(6) & (!\u0|core0|cpu|F_pc_plus_one[5]~11\ & VCC))
-- \u0|core0|cpu|F_pc_plus_one[6]~13\ = CARRY((\u0|core0|cpu|F_pc\(6) & !\u0|core0|cpu|F_pc_plus_one[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_pc\(6),
	datad => VCC,
	cin => \u0|core0|cpu|F_pc_plus_one[5]~11\,
	combout => \u0|core0|cpu|F_pc_plus_one[6]~12_combout\,
	cout => \u0|core0|cpu|F_pc_plus_one[6]~13\);

-- Location: LCCOMB_X11_Y13_N6
\u0|core0|cpu|F_pc_nxt[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_nxt[6]~27_combout\ = (\u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\ & ((\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|core0|cpu|Add1~46_combout\))) # (!\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & 
-- (\u0|core0|cpu|F_pc_plus_one[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	datab => \u0|core0|cpu|F_pc_plus_one[6]~12_combout\,
	datac => \u0|core0|cpu|F_pc_sel_nxt.10~1_combout\,
	datad => \u0|core0|cpu|Add1~46_combout\,
	combout => \u0|core0|cpu|F_pc_nxt[6]~27_combout\);

-- Location: FF_X11_Y13_N7
\u0|core0|cpu|F_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_pc_nxt[6]~27_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|F_pc\(6));

-- Location: LCCOMB_X11_Y13_N2
\u0|core0|cpu|F_pc_nxt[7]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_nxt[7]~18_combout\ = (\u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\ & ((\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|core0|cpu|Add1~48_combout\))) # (!\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & 
-- (\u0|core0|cpu|F_pc_plus_one[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_pc_plus_one[7]~14_combout\,
	datab => \u0|core0|cpu|F_pc_sel_nxt.10~1_combout\,
	datac => \u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	datad => \u0|core0|cpu|Add1~48_combout\,
	combout => \u0|core0|cpu|F_pc_nxt[7]~18_combout\);

-- Location: FF_X11_Y13_N3
\u0|core0|cpu|F_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_pc_nxt[7]~18_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|F_pc\(7));

-- Location: LCCOMB_X22_Y14_N10
\u0|mm_interconnect_0|cmd_mux|src_data[45]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(45) = (\u0|core0|cpu|F_pc\(7) & ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(1)) # ((\u0|core0|cpu|W_alu_result\(9) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(0))))) # (!\u0|core0|cpu|F_pc\(7) & 
-- (\u0|core0|cpu|W_alu_result\(9) & ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_pc\(7),
	datab => \u0|core0|cpu|W_alu_result\(9),
	datac => \u0|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datad => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(45));

-- Location: FF_X22_Y14_N11
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_data\(45),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(7));

-- Location: LCCOMB_X26_Y16_N10
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(7) & 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[4]~9\)) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(7) & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[4]~9\) # (GND)))
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[5]~11\ = CARRY((!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[4]~9\) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(7),
	datad => VCC,
	cin => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[4]~9\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	cout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[5]~11\);

-- Location: LCCOMB_X26_Y16_N12
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(8) & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[5]~11\ $ (GND))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(8) & 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[5]~11\ & VCC))
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[6]~13\ = CARRY((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(8) & 
-- !\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(8),
	datad => VCC,
	cin => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[5]~11\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	cout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[6]~13\);

-- Location: LCCOMB_X25_Y18_N0
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~12_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(30) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(30),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~12_combout\);

-- Location: FF_X25_Y18_N1
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~12_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(30));

-- Location: LCCOMB_X29_Y15_N22
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[31]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[31]~44_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(30)) # 
-- ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ & 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(30),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(30),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[31]~44_combout\);

-- Location: LCCOMB_X29_Y15_N28
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[31]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[31]~7_combout\ = 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(31))))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[31]~44_combout\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(31)) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[31]~44_combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(31),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[31]~7_combout\);

-- Location: LCCOMB_X30_Y15_N24
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[31]~feeder_combout\ = 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[31]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[31]~7_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[31]~feeder_combout\);

-- Location: FF_X30_Y15_N25
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[31]~feeder_combout\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(32),
	sload => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(31));

-- Location: LCCOMB_X30_Y15_N4
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[31]~feeder_combout\ = 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(31),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[31]~feeder_combout\);

-- Location: FF_X30_Y15_N5
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[31]~feeder_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(31));

-- Location: LCCOMB_X25_Y18_N30
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~11_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(31) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(31),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~11_combout\);

-- Location: FF_X25_Y18_N31
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~11_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(31));

-- Location: LCCOMB_X26_Y17_N0
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~42_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(31))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(31),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(31),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~42_combout\);

-- Location: LCCOMB_X26_Y17_N4
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~43_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(33) & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~42_combout\ & 
-- !\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19_combout\)))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(33) & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~42_combout\ 
-- & (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(33),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~42_combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19_combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~43_combout\);

-- Location: FF_X26_Y17_N5
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~43_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[24]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(32));

-- Location: LCCOMB_X30_Y15_N2
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[32]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[32]~feeder_combout\ = 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(32)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(32),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[32]~feeder_combout\);

-- Location: FF_X30_Y15_N3
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[32]~feeder_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(32));

-- Location: LCCOMB_X26_Y16_N28
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~1_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(32)))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(34) & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\)))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(32),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(34),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~1_combout\);

-- Location: FF_X26_Y16_N29
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~1_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(8));

-- Location: LCCOMB_X26_Y16_N14
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(9) & 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[6]~13\)) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(9) & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[6]~13\) # (GND)))
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[7]~15\ = CARRY((!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[6]~13\) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(9),
	datad => VCC,
	cin => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[6]~13\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	cout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[7]~15\);

-- Location: LCCOMB_X26_Y16_N18
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~0_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(33)))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(34),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(33),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~0_combout\);

-- Location: FF_X26_Y16_N19
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~0_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(9));

-- Location: LCCOMB_X22_Y14_N22
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(9)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(7),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(9),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[7]~7_combout\);

-- Location: LCCOMB_X25_Y16_N24
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~28_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~28_combout\);

-- Location: FF_X25_Y16_N25
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(20));

-- Location: FF_X17_Y16_N9
\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(20),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X17_Y16_N18
\u0|core0|cpu|F_iw[20]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[20]~55_combout\ = ((\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(20) & \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\)) # (!\u0|core0|cpu|D_iw[24]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw[24]~1_combout\,
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(20),
	datac => \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	combout => \u0|core0|cpu|F_iw[20]~55_combout\);

-- Location: LCCOMB_X17_Y16_N0
\u0|core0|cpu|F_iw[20]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[20]~56_combout\ = (\u0|core0|cpu|F_iw[11]~11_combout\ & ((\u0|core0|cpu|F_iw[20]~55_combout\) # ((\u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\ & 
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\,
	datab => \u0|core0|cpu|F_iw[11]~11_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(4),
	datad => \u0|core0|cpu|F_iw[20]~55_combout\,
	combout => \u0|core0|cpu|F_iw[20]~56_combout\);

-- Location: FF_X17_Y16_N1
\u0|core0|cpu|D_iw[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_iw[20]~56_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|D_iw\(20));

-- Location: LCCOMB_X16_Y18_N18
\u0|core0|cpu|D_dst_regnum[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_dst_regnum[3]~8_combout\ = ((\u0|core0|cpu|D_ctrl_b_is_dst~2_combout\ & ((\u0|core0|cpu|D_iw\(25)))) # (!\u0|core0|cpu|D_ctrl_b_is_dst~2_combout\ & (\u0|core0|cpu|D_iw\(20)))) # (!\u0|core0|cpu|D_dst_regnum[2]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_dst_regnum[2]~4_combout\,
	datab => \u0|core0|cpu|D_iw\(20),
	datac => \u0|core0|cpu|D_iw\(25),
	datad => \u0|core0|cpu|D_ctrl_b_is_dst~2_combout\,
	combout => \u0|core0|cpu|D_dst_regnum[3]~8_combout\);

-- Location: FF_X16_Y18_N19
\u0|core0|cpu|R_dst_regnum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|D_dst_regnum[3]~8_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|R_dst_regnum\(3));

-- Location: LCCOMB_X11_Y14_N26
\u0|core0|cpu|E_src1[8]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_src1[8]~18_combout\ = (\u0|core0|cpu|R_src1~14_combout\ & (\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8))) # (!\u0|core0|cpu|R_src1~14_combout\ & ((\u0|core0|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_src1~14_combout\,
	datab => \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8),
	datad => \u0|core0|cpu|D_iw\(12),
	combout => \u0|core0|cpu|E_src1[8]~18_combout\);

-- Location: FF_X11_Y14_N27
\u0|core0|cpu|E_src1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_src1[8]~18_combout\,
	asdata => \u0|core0|cpu|F_pc_plus_one[6]~12_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src1\(8));

-- Location: LCCOMB_X11_Y14_N22
\u0|core0|cpu|E_logic_result[8]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_logic_result[8]~20_combout\ = (\u0|core0|cpu|E_src1\(8) & (\u0|core0|cpu|R_logic_op\(1) $ (((\u0|core0|cpu|R_logic_op\(0) & \u0|core0|cpu|E_src2\(8)))))) # (!\u0|core0|cpu|E_src1\(8) & ((\u0|core0|cpu|R_logic_op\(1) & 
-- ((\u0|core0|cpu|E_src2\(8)))) # (!\u0|core0|cpu|R_logic_op\(1) & (!\u0|core0|cpu|R_logic_op\(0) & !\u0|core0|cpu|E_src2\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_logic_op\(0),
	datab => \u0|core0|cpu|E_src1\(8),
	datac => \u0|core0|cpu|R_logic_op\(1),
	datad => \u0|core0|cpu|E_src2\(8),
	combout => \u0|core0|cpu|E_logic_result[8]~20_combout\);

-- Location: LCCOMB_X10_Y11_N16
\u0|core0|cpu|W_alu_result[8]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_alu_result[8]~20_combout\ = (\u0|core0|cpu|R_ctrl_logic~q\ & (\u0|core0|cpu|E_logic_result[8]~20_combout\)) # (!\u0|core0|cpu|R_ctrl_logic~q\ & ((\u0|core0|cpu|Add1~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_ctrl_logic~q\,
	datab => \u0|core0|cpu|E_logic_result[8]~20_combout\,
	datad => \u0|core0|cpu|Add1~46_combout\,
	combout => \u0|core0|cpu|W_alu_result[8]~20_combout\);

-- Location: FF_X10_Y11_N17
\u0|core0|cpu|W_alu_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|W_alu_result[8]~20_combout\,
	asdata => \u0|core0|cpu|E_shift_rot_result\(8),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|E_alu_result~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|W_alu_result\(8));

-- Location: LCCOMB_X22_Y14_N20
\u0|mm_interconnect_0|cmd_mux|src_data[44]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(44) = (\u0|core0|cpu|W_alu_result\(8) & ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(0)) # ((\u0|core0|cpu|F_pc\(6) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(1))))) # (!\u0|core0|cpu|W_alu_result\(8) & 
-- (\u0|core0|cpu|F_pc\(6) & (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(8),
	datab => \u0|core0|cpu|F_pc\(6),
	datac => \u0|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datad => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(44));

-- Location: FF_X22_Y14_N21
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_data\(44),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(6));

-- Location: LCCOMB_X22_Y14_N12
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(8)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(6),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(8),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[6]~6_combout\);

-- Location: LCCOMB_X26_Y15_N8
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[29]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[29]~11_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|Equal0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|Equal0~3_combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[29]~11_combout\);

-- Location: FF_X26_Y15_N9
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[29]~11_combout\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(32),
	sload => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(29));

-- Location: LCCOMB_X26_Y15_N24
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~13_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(29) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(29),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~13_combout\);

-- Location: FF_X26_Y15_N25
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~13_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(29));

-- Location: LCCOMB_X26_Y15_N26
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~45_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(29)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(29),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(29),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~45_combout\);

-- Location: LCCOMB_X26_Y17_N30
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~46_combout\ = 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~45_combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(31) & 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\)) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19_combout\))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~45_combout\ & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(31) 
-- & ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~45_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(31),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19_combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~46_combout\);

-- Location: FF_X26_Y17_N31
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~46_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[24]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(30));

-- Location: FF_X25_Y17_N1
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(30),
	sload => VCC,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(30));

-- Location: LCCOMB_X26_Y16_N8
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(6) & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[3]~7\ $ (GND))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(6) & 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[3]~7\ & VCC))
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[4]~9\ = CARRY((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(6) & 
-- !\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(6),
	datad => VCC,
	cin => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[3]~7\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	cout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[4]~9\);

-- Location: LCCOMB_X24_Y16_N24
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~3_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(30))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\))))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(34),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(30),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~3_combout\);

-- Location: FF_X24_Y16_N25
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~3_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(6));

-- Location: LCCOMB_X26_Y16_N30
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~2_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(31)))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(34) & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\)))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(34),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(31),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~2_combout\);

-- Location: FF_X26_Y16_N31
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~2_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(7));

-- Location: LCCOMB_X25_Y15_N14
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(7))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(7),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(5),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[5]~5_combout\);

-- Location: LCCOMB_X23_Y15_N6
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~16_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~16_combout\);

-- Location: FF_X23_Y15_N7
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(10));

-- Location: FF_X19_Y13_N15
\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(10),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X19_Y13_N24
\u0|core0|cpu|F_iw[10]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[10]~30_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\ & (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(10) & \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\,
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(10),
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\,
	combout => \u0|core0|cpu|F_iw[10]~30_combout\);

-- Location: LCCOMB_X16_Y14_N26
\u0|core0|cpu|F_iw[10]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[10]~31_combout\ = (\u0|core0|cpu|D_iw[24]~1_combout\ & ((\u0|core0|cpu|F_iw[10]~30_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~1_combout\ & \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~1_combout\,
	datab => \u0|core0|cpu|D_iw[24]~1_combout\,
	datac => \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout\,
	datad => \u0|core0|cpu|F_iw[10]~30_combout\,
	combout => \u0|core0|cpu|F_iw[10]~31_combout\);

-- Location: FF_X16_Y14_N27
\u0|core0|cpu|D_iw[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_iw[10]~31_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|D_iw\(10));

-- Location: LCCOMB_X14_Y14_N12
\u0|core0|cpu|E_src1[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_src1[6]~20_combout\ = (\u0|core0|cpu|R_src1~14_combout\ & ((\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6)))) # (!\u0|core0|cpu|R_src1~14_combout\ & (\u0|core0|cpu|D_iw\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_src1~14_combout\,
	datab => \u0|core0|cpu|D_iw\(10),
	datad => \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6),
	combout => \u0|core0|cpu|E_src1[6]~20_combout\);

-- Location: FF_X14_Y14_N13
\u0|core0|cpu|E_src1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_src1[6]~20_combout\,
	asdata => \u0|core0|cpu|F_pc_plus_one[4]~8_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|R_src1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src1\(6));

-- Location: LCCOMB_X10_Y15_N4
\u0|core0|cpu|E_logic_result[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_logic_result[6]~23_combout\ = (\u0|core0|cpu|E_src1\(6) & (\u0|core0|cpu|R_logic_op\(1) $ (((\u0|core0|cpu|R_logic_op\(0) & \u0|core0|cpu|E_src2\(6)))))) # (!\u0|core0|cpu|E_src1\(6) & ((\u0|core0|cpu|R_logic_op\(1) & 
-- ((\u0|core0|cpu|E_src2\(6)))) # (!\u0|core0|cpu|R_logic_op\(1) & (!\u0|core0|cpu|R_logic_op\(0) & !\u0|core0|cpu|E_src2\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_src1\(6),
	datab => \u0|core0|cpu|R_logic_op\(1),
	datac => \u0|core0|cpu|R_logic_op\(0),
	datad => \u0|core0|cpu|E_src2\(6),
	combout => \u0|core0|cpu|E_logic_result[6]~23_combout\);

-- Location: LCCOMB_X10_Y11_N30
\u0|core0|cpu|W_alu_result[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_alu_result[6]~22_combout\ = (\u0|core0|cpu|R_ctrl_logic~q\ & (\u0|core0|cpu|E_logic_result[6]~23_combout\)) # (!\u0|core0|cpu|R_ctrl_logic~q\ & ((\u0|core0|cpu|Add1~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_logic_result[6]~23_combout\,
	datab => \u0|core0|cpu|Add1~42_combout\,
	datad => \u0|core0|cpu|R_ctrl_logic~q\,
	combout => \u0|core0|cpu|W_alu_result[6]~22_combout\);

-- Location: FF_X10_Y11_N31
\u0|core0|cpu|W_alu_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|W_alu_result[6]~22_combout\,
	asdata => \u0|core0|cpu|E_shift_rot_result\(6),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|E_alu_result~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|W_alu_result\(6));

-- Location: LCCOMB_X12_Y13_N4
\u0|mm_interconnect_0|cmd_mux|src_data[42]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(42) = (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & ((\u0|core0|cpu|W_alu_result\(6)) # ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & \u0|core0|cpu|F_pc\(4))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & (((\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & \u0|core0|cpu|F_pc\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	datab => \u0|core0|cpu|W_alu_result\(6),
	datac => \u0|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datad => \u0|core0|cpu|F_pc\(4),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(42));

-- Location: FF_X12_Y13_N5
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_data\(42),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(4));

-- Location: LCCOMB_X23_Y16_N26
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(6)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(4),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(6),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[4]~4_combout\);

-- Location: LCCOMB_X23_Y15_N0
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~5_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~5_combout\);

-- Location: FF_X23_Y15_N1
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(11));

-- Location: FF_X19_Y13_N1
\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(11),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X16_Y14_N6
\u0|core0|cpu|F_iw[11]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[11]~12_combout\ = ((\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(11) & \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\)) # (!\u0|core0|cpu|D_iw[24]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|D_iw[24]~1_combout\,
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(11),
	datad => \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	combout => \u0|core0|cpu|F_iw[11]~12_combout\);

-- Location: LCCOMB_X16_Y14_N0
\u0|core0|cpu|F_iw[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[11]~14_combout\ = (\u0|core0|cpu|F_iw[11]~11_combout\ & ((\u0|core0|cpu|F_iw[11]~12_combout\) # ((\u0|core0|cpu|F_iw[11]~13_combout\ & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_iw[11]~11_combout\,
	datab => \u0|core0|cpu|F_iw[11]~13_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~1_combout\,
	datad => \u0|core0|cpu|F_iw[11]~12_combout\,
	combout => \u0|core0|cpu|F_iw[11]~14_combout\);

-- Location: FF_X16_Y14_N1
\u0|core0|cpu|D_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_iw[11]~14_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|D_iw\(11));

-- Location: LCCOMB_X12_Y17_N12
\u0|core0|cpu|Equal62~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Equal62~10_combout\ = (\u0|core0|cpu|D_iw\(16) & (!\u0|core0|cpu|D_iw\(11) & (\u0|core0|cpu|D_iw\(13) & !\u0|core0|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(16),
	datab => \u0|core0|cpu|D_iw\(11),
	datac => \u0|core0|cpu|D_iw\(13),
	datad => \u0|core0|cpu|D_iw\(12),
	combout => \u0|core0|cpu|Equal62~10_combout\);

-- Location: LCCOMB_X12_Y17_N16
\u0|core0|cpu|Equal62~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Equal62~12_combout\ = (!\u0|core0|cpu|D_iw\(16) & (\u0|core0|cpu|D_iw\(11) & (\u0|core0|cpu|D_iw\(13) & \u0|core0|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(16),
	datab => \u0|core0|cpu|D_iw\(11),
	datac => \u0|core0|cpu|D_iw\(13),
	datad => \u0|core0|cpu|D_iw\(12),
	combout => \u0|core0|cpu|Equal62~12_combout\);

-- Location: LCCOMB_X13_Y20_N6
\u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~8_combout\ = (\u0|core0|cpu|D_iw\(15) & (((\u0|core0|cpu|Equal62~12_combout\)))) # (!\u0|core0|cpu|D_iw\(15) & ((\u0|core0|cpu|D_iw\(14) & (\u0|core0|cpu|Equal62~10_combout\)) # (!\u0|core0|cpu|D_iw\(14) & 
-- ((\u0|core0|cpu|Equal62~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(15),
	datab => \u0|core0|cpu|Equal62~10_combout\,
	datac => \u0|core0|cpu|D_iw\(14),
	datad => \u0|core0|cpu|Equal62~12_combout\,
	combout => \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~8_combout\);

-- Location: LCCOMB_X13_Y20_N24
\u0|core0|cpu|D_ctrl_exception~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_exception~2_combout\ = (\u0|core0|cpu|D_iw\(16) & !\u0|core0|cpu|D_iw\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|D_iw\(16),
	datad => \u0|core0|cpu|D_iw\(15),
	combout => \u0|core0|cpu|D_ctrl_exception~2_combout\);

-- Location: LCCOMB_X12_Y17_N22
\u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout\ = (\u0|core0|cpu|D_iw\(13) & (!\u0|core0|cpu|D_iw\(14) & ((\u0|core0|cpu|D_iw\(11)) # (!\u0|core0|cpu|D_iw\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(12),
	datab => \u0|core0|cpu|D_iw\(11),
	datac => \u0|core0|cpu|D_iw\(13),
	datad => \u0|core0|cpu|D_iw\(14),
	combout => \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout\);

-- Location: LCCOMB_X12_Y20_N10
\u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~7_combout\ = (\u0|core0|cpu|Equal0~4_combout\ & ((\u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~8_combout\) # ((\u0|core0|cpu|D_ctrl_exception~2_combout\ & \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~8_combout\,
	datab => \u0|core0|cpu|D_ctrl_exception~2_combout\,
	datac => \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout\,
	datad => \u0|core0|cpu|Equal0~4_combout\,
	combout => \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~7_combout\);

-- Location: LCCOMB_X12_Y19_N4
\u0|core0|cpu|D_op_eret~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_op_eret~0_combout\ = (\u0|core0|cpu|Equal0~2_combout\ & (\u0|core0|cpu|D_iw\(4) & (\u0|core0|cpu|D_iw\(5) & !\u0|core0|cpu|D_iw\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Equal0~2_combout\,
	datab => \u0|core0|cpu|D_iw\(4),
	datac => \u0|core0|cpu|D_iw\(5),
	datad => \u0|core0|cpu|D_iw\(15),
	combout => \u0|core0|cpu|D_op_eret~0_combout\);

-- Location: LCCOMB_X12_Y17_N8
\u0|core0|cpu|Equal62~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Equal62~8_combout\ = (\u0|core0|cpu|D_iw\(16) & (\u0|core0|cpu|D_iw\(11) & (!\u0|core0|cpu|D_iw\(13) & !\u0|core0|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(16),
	datab => \u0|core0|cpu|D_iw\(11),
	datac => \u0|core0|cpu|D_iw\(13),
	datad => \u0|core0|cpu|D_iw\(12),
	combout => \u0|core0|cpu|Equal62~8_combout\);

-- Location: LCCOMB_X11_Y19_N0
\u0|core0|cpu|D_ctrl_force_src2_zero~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_force_src2_zero~8_combout\ = ((\u0|core0|cpu|D_iw\(14)) # ((!\u0|core0|cpu|Equal62~6_combout\ & !\u0|core0|cpu|Equal62~8_combout\))) # (!\u0|core0|cpu|D_op_eret~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_op_eret~0_combout\,
	datab => \u0|core0|cpu|D_iw\(14),
	datac => \u0|core0|cpu|Equal62~6_combout\,
	datad => \u0|core0|cpu|Equal62~8_combout\,
	combout => \u0|core0|cpu|D_ctrl_force_src2_zero~8_combout\);

-- Location: LCCOMB_X13_Y18_N24
\u0|core0|cpu|Equal0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Equal0~17_combout\ = (\u0|core0|cpu|Equal0~5_combout\ & (!\u0|core0|cpu|D_iw\(4) & !\u0|core0|cpu|D_iw\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Equal0~5_combout\,
	datac => \u0|core0|cpu|D_iw\(4),
	datad => \u0|core0|cpu|D_iw\(5),
	combout => \u0|core0|cpu|Equal0~17_combout\);

-- Location: LCCOMB_X12_Y20_N24
\u0|core0|cpu|D_dst_regnum[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_dst_regnum[2]~3_combout\ = (!\u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~7_combout\ & (\u0|core0|cpu|D_ctrl_force_src2_zero~9_combout\ & (\u0|core0|cpu|D_ctrl_force_src2_zero~8_combout\ & !\u0|core0|cpu|Equal0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~7_combout\,
	datab => \u0|core0|cpu|D_ctrl_force_src2_zero~9_combout\,
	datac => \u0|core0|cpu|D_ctrl_force_src2_zero~8_combout\,
	datad => \u0|core0|cpu|Equal0~17_combout\,
	combout => \u0|core0|cpu|D_dst_regnum[2]~3_combout\);

-- Location: LCCOMB_X13_Y20_N22
\u0|core0|cpu|Equal62~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Equal62~13_combout\ = (!\u0|core0|cpu|D_iw\(12) & (!\u0|core0|cpu|D_iw\(11) & (!\u0|core0|cpu|D_iw\(16) & \u0|core0|cpu|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(12),
	datab => \u0|core0|cpu|D_iw\(11),
	datac => \u0|core0|cpu|D_iw\(16),
	datad => \u0|core0|cpu|D_iw\(13),
	combout => \u0|core0|cpu|Equal62~13_combout\);

-- Location: LCCOMB_X12_Y19_N18
\u0|core0|cpu|D_ctrl_force_src2_zero~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_force_src2_zero~6_combout\ = (((!\u0|core0|cpu|Equal62~1_combout\ & !\u0|core0|cpu|Equal62~12_combout\)) # (!\u0|core0|cpu|Equal0~4_combout\)) # (!\u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\,
	datab => \u0|core0|cpu|Equal62~1_combout\,
	datac => \u0|core0|cpu|Equal62~12_combout\,
	datad => \u0|core0|cpu|Equal0~4_combout\,
	combout => \u0|core0|cpu|D_ctrl_force_src2_zero~6_combout\);

-- Location: LCCOMB_X11_Y17_N10
\u0|core0|cpu|D_op_opx_rsv17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_op_opx_rsv17~0_combout\ = (!\u0|core0|cpu|D_iw\(14) & (\u0|core0|cpu|D_iw\(15) & (\u0|core0|cpu|Equal0~2_combout\ & \u0|core0|cpu|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(14),
	datab => \u0|core0|cpu|D_iw\(15),
	datac => \u0|core0|cpu|Equal0~2_combout\,
	datad => \u0|core0|cpu|Equal0~3_combout\,
	combout => \u0|core0|cpu|D_op_opx_rsv17~0_combout\);

-- Location: LCCOMB_X12_Y20_N12
\u0|core0|cpu|D_ctrl_force_src2_zero~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_force_src2_zero~7_combout\ = (\u0|core0|cpu|D_ctrl_force_src2_zero~6_combout\ & (((!\u0|core0|cpu|Equal62~13_combout\ & !\u0|core0|cpu|Equal62~5_combout\)) # (!\u0|core0|cpu|D_op_opx_rsv17~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Equal62~13_combout\,
	datab => \u0|core0|cpu|D_ctrl_force_src2_zero~6_combout\,
	datac => \u0|core0|cpu|D_op_opx_rsv17~0_combout\,
	datad => \u0|core0|cpu|Equal62~5_combout\,
	combout => \u0|core0|cpu|D_ctrl_force_src2_zero~7_combout\);

-- Location: LCCOMB_X12_Y20_N18
\u0|core0|cpu|D_dst_regnum[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_dst_regnum[2]~4_combout\ = (\u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout\ & (\u0|core0|cpu|D_dst_regnum[2]~3_combout\ & (\u0|core0|cpu|D_ctrl_force_src2_zero~15_combout\ & \u0|core0|cpu|D_ctrl_force_src2_zero~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout\,
	datab => \u0|core0|cpu|D_dst_regnum[2]~3_combout\,
	datac => \u0|core0|cpu|D_ctrl_force_src2_zero~15_combout\,
	datad => \u0|core0|cpu|D_ctrl_force_src2_zero~7_combout\,
	combout => \u0|core0|cpu|D_dst_regnum[2]~4_combout\);

-- Location: LCCOMB_X16_Y18_N24
\u0|core0|cpu|D_dst_regnum[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_dst_regnum[2]~5_combout\ = ((\u0|core0|cpu|D_ctrl_b_is_dst~2_combout\ & ((\u0|core0|cpu|D_iw\(24)))) # (!\u0|core0|cpu|D_ctrl_b_is_dst~2_combout\ & (\u0|core0|cpu|D_iw\(19)))) # (!\u0|core0|cpu|D_dst_regnum[2]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_dst_regnum[2]~4_combout\,
	datab => \u0|core0|cpu|D_iw\(19),
	datac => \u0|core0|cpu|D_iw\(24),
	datad => \u0|core0|cpu|D_ctrl_b_is_dst~2_combout\,
	combout => \u0|core0|cpu|D_dst_regnum[2]~5_combout\);

-- Location: FF_X16_Y18_N25
\u0|core0|cpu|R_dst_regnum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|D_dst_regnum[2]~5_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|R_dst_regnum\(2));

-- Location: LCCOMB_X13_Y16_N22
\u0|core0|cpu|R_src2_lo[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|R_src2_lo[4]~6_combout\ = (\u0|core0|cpu|R_src2_lo[0]~0_combout\ & ((\u0|core0|cpu|R_src2_lo~1_combout\ & ((\u0|core0|cpu|D_iw\(10)))) # (!\u0|core0|cpu|R_src2_lo~1_combout\ & 
-- (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datab => \u0|core0|cpu|R_src2_lo~1_combout\,
	datac => \u0|core0|cpu|D_iw\(10),
	datad => \u0|core0|cpu|R_src2_lo[0]~0_combout\,
	combout => \u0|core0|cpu|R_src2_lo[4]~6_combout\);

-- Location: FF_X13_Y16_N23
\u0|core0|cpu|E_src2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|R_src2_lo[4]~6_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src2\(4));

-- Location: LCCOMB_X13_Y14_N0
\u0|core0|cpu|E_logic_result[4]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_logic_result[4]~26_combout\ = (\u0|core0|cpu|E_src2\(4) & (\u0|core0|cpu|R_logic_op\(1) $ (((\u0|core0|cpu|R_logic_op\(0) & \u0|core0|cpu|E_src1\(4)))))) # (!\u0|core0|cpu|E_src2\(4) & ((\u0|core0|cpu|R_logic_op\(1) & 
-- ((\u0|core0|cpu|E_src1\(4)))) # (!\u0|core0|cpu|R_logic_op\(1) & (!\u0|core0|cpu|R_logic_op\(0) & !\u0|core0|cpu|E_src1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_logic_op\(0),
	datab => \u0|core0|cpu|E_src2\(4),
	datac => \u0|core0|cpu|R_logic_op\(1),
	datad => \u0|core0|cpu|E_src1\(4),
	combout => \u0|core0|cpu|E_logic_result[4]~26_combout\);

-- Location: LCCOMB_X12_Y13_N0
\u0|core0|cpu|W_alu_result[4]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_alu_result[4]~26_combout\ = (\u0|core0|cpu|R_ctrl_logic~q\ & (\u0|core0|cpu|E_logic_result[4]~26_combout\)) # (!\u0|core0|cpu|R_ctrl_logic~q\ & ((\u0|core0|cpu|Add1~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_logic_result[4]~26_combout\,
	datab => \u0|core0|cpu|Add1~38_combout\,
	datad => \u0|core0|cpu|R_ctrl_logic~q\,
	combout => \u0|core0|cpu|W_alu_result[4]~26_combout\);

-- Location: FF_X12_Y13_N1
\u0|core0|cpu|W_alu_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|W_alu_result[4]~26_combout\,
	asdata => \u0|core0|cpu|E_shift_rot_result\(4),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|E_alu_result~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|W_alu_result\(4));

-- Location: LCCOMB_X22_Y14_N4
\u0|mm_interconnect_0|cmd_mux|src_data[40]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(40) = (\u0|core0|cpu|F_pc\(2) & ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(1)) # ((\u0|core0|cpu|W_alu_result\(4) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(0))))) # (!\u0|core0|cpu|F_pc\(2) & 
-- (\u0|core0|cpu|W_alu_result\(4) & ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_pc\(2),
	datab => \u0|core0|cpu|W_alu_result\(4),
	datac => \u0|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datad => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(40));

-- Location: FF_X22_Y14_N5
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_data\(40),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(2));

-- Location: LCCOMB_X26_Y19_N2
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(4))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(4),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(2),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[2]~2_combout\);

-- Location: LCCOMB_X23_Y15_N20
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~15_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~15_combout\);

-- Location: FF_X23_Y15_N21
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(9));

-- Location: FF_X19_Y13_N19
\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(9),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X19_Y13_N20
\u0|core0|cpu|F_iw[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[9]~28_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\ & (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\ & \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\,
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\,
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(9),
	combout => \u0|core0|cpu|F_iw[9]~28_combout\);

-- Location: LCCOMB_X18_Y14_N4
\u0|core0|cpu|F_iw[9]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[9]~29_combout\ = (\u0|core0|cpu|D_iw[24]~1_combout\ & ((\u0|core0|cpu|F_iw[9]~28_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_data[9]~1_combout\ & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_iw[9]~28_combout\,
	datab => \u0|core0|cpu|D_iw[24]~1_combout\,
	datac => \u0|mm_interconnect_0|rsp_mux|src_data[9]~1_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~1_combout\,
	combout => \u0|core0|cpu|F_iw[9]~29_combout\);

-- Location: FF_X18_Y14_N5
\u0|core0|cpu|D_iw[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_iw[9]~29_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|D_iw\(9));

-- Location: LCCOMB_X14_Y16_N10
\u0|core0|cpu|R_src2_lo[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|R_src2_lo[3]~5_combout\ = (\u0|core0|cpu|R_src2_lo[0]~0_combout\ & ((\u0|core0|cpu|R_src2_lo~1_combout\ & (\u0|core0|cpu|D_iw\(9))) # (!\u0|core0|cpu|R_src2_lo~1_combout\ & 
-- ((\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(9),
	datab => \u0|core0|cpu|R_src2_lo[0]~0_combout\,
	datac => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datad => \u0|core0|cpu|R_src2_lo~1_combout\,
	combout => \u0|core0|cpu|R_src2_lo[3]~5_combout\);

-- Location: FF_X14_Y16_N11
\u0|core0|cpu|E_src2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|R_src2_lo[3]~5_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src2\(3));

-- Location: LCCOMB_X10_Y15_N6
\u0|core0|cpu|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~24_combout\ = \u0|core0|cpu|E_alu_sub~q\ $ (\u0|core0|cpu|E_src2\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|E_alu_sub~q\,
	datad => \u0|core0|cpu|E_src2\(3),
	combout => \u0|core0|cpu|Add1~24_combout\);

-- Location: LCCOMB_X13_Y14_N30
\u0|core0|cpu|E_logic_result[3]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_logic_result[3]~25_combout\ = (\u0|core0|cpu|E_src2\(3) & (\u0|core0|cpu|R_logic_op\(1) $ (((\u0|core0|cpu|E_src1\(3) & \u0|core0|cpu|R_logic_op\(0)))))) # (!\u0|core0|cpu|E_src2\(3) & ((\u0|core0|cpu|E_src1\(3) & 
-- (\u0|core0|cpu|R_logic_op\(1))) # (!\u0|core0|cpu|E_src1\(3) & (!\u0|core0|cpu|R_logic_op\(1) & !\u0|core0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_src2\(3),
	datab => \u0|core0|cpu|E_src1\(3),
	datac => \u0|core0|cpu|R_logic_op\(1),
	datad => \u0|core0|cpu|R_logic_op\(0),
	combout => \u0|core0|cpu|E_logic_result[3]~25_combout\);

-- Location: LCCOMB_X12_Y13_N22
\u0|core0|cpu|W_alu_result[3]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_alu_result[3]~25_combout\ = (\u0|core0|cpu|R_ctrl_logic~q\ & ((\u0|core0|cpu|E_logic_result[3]~25_combout\))) # (!\u0|core0|cpu|R_ctrl_logic~q\ & (\u0|core0|cpu|Add1~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_ctrl_logic~q\,
	datab => \u0|core0|cpu|Add1~36_combout\,
	datad => \u0|core0|cpu|E_logic_result[3]~25_combout\,
	combout => \u0|core0|cpu|W_alu_result[3]~25_combout\);

-- Location: FF_X12_Y13_N23
\u0|core0|cpu|W_alu_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|W_alu_result[3]~25_combout\,
	asdata => \u0|core0|cpu|E_shift_rot_result\(3),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|E_alu_result~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|W_alu_result\(3));

-- Location: LCCOMB_X22_Y14_N30
\u0|mm_interconnect_0|cmd_mux|src_data[39]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(39) = (\u0|core0|cpu|W_alu_result\(3) & ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(0)) # ((\u0|core0|cpu|F_pc\(1) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(1))))) # (!\u0|core0|cpu|W_alu_result\(3) & 
-- (\u0|core0|cpu|F_pc\(1) & (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(3),
	datab => \u0|core0|cpu|F_pc\(1),
	datac => \u0|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datad => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(39));

-- Location: FF_X22_Y14_N31
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_data\(39),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(1));

-- Location: LCCOMB_X26_Y19_N0
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(3)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(1),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(3),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[1]~1_combout\);

-- Location: LCCOMB_X23_Y15_N16
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~24_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(31))))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28) & ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(31),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~24_combout\);

-- Location: FF_X23_Y15_N17
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~24_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(28));

-- Location: LCCOMB_X26_Y17_N12
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~47_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(28))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(28),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(28),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~47_combout\);

-- Location: LCCOMB_X26_Y17_N16
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~48_combout\ = 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~47_combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(30) & 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\)) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19_combout\))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~47_combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(30) & 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~47_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19_combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(30),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~48_combout\);

-- Location: FF_X26_Y17_N17
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~48_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[24]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(29));

-- Location: LCCOMB_X25_Y18_N12
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~15_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(27) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(27),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~15_combout\);

-- Location: FF_X25_Y18_N13
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~15_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(27));

-- Location: LCCOMB_X25_Y17_N0
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~49_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(27))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(27),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(27),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~49_combout\);

-- Location: LCCOMB_X25_Y17_N12
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~50_combout\ = 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19_combout\ & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(29) 
-- & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19_combout\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~49_combout\) # 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(29) & 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(29),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~49_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~50_combout\);

-- Location: FF_X25_Y17_N13
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~50_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[24]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(28));

-- Location: LCCOMB_X25_Y18_N6
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~16_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(26) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(26),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~16_combout\);

-- Location: FF_X25_Y18_N7
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~16_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(26));

-- Location: LCCOMB_X25_Y17_N16
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~51_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(26))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(26),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(26),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~51_combout\);

-- Location: LCCOMB_X25_Y17_N30
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~52_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(28) & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- ((!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19_combout\ & 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~51_combout\)))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(28) & 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19_combout\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(28),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19_combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~51_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~52_combout\);

-- Location: FF_X25_Y17_N31
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~52_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[24]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(27));

-- Location: LCCOMB_X25_Y18_N16
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~17_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(25) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(25),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~17_combout\);

-- Location: FF_X25_Y18_N17
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~17_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(25));

-- Location: LCCOMB_X25_Y17_N20
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~53_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(25))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(25),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(25),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~53_combout\);

-- Location: LCCOMB_X25_Y17_N24
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~54_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(27) & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- ((!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19_combout\ & 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~53_combout\)))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(27) & 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19_combout\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(27),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19_combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~53_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~54_combout\);

-- Location: FF_X25_Y17_N25
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~54_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[24]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(26));

-- Location: LCCOMB_X25_Y17_N14
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[26]~feeder_combout\ = 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(26),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[26]~feeder_combout\);

-- Location: FF_X25_Y17_N15
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[26]~feeder_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(26));

-- Location: LCCOMB_X26_Y16_N22
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~7_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(26))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\))))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(34),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(26),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~7_combout\);

-- Location: FF_X26_Y16_N23
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg~7_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(2));

-- Location: LCCOMB_X26_Y19_N14
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[0]~0_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(2)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(0),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(2),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_addr[0]~0_combout\);

-- Location: LCCOMB_X23_Y15_N8
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~26_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~26_combout\);

-- Location: FF_X23_Y15_N9
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(23));

-- Location: FF_X18_Y16_N23
\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(23),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(23));

-- Location: LCCOMB_X18_Y16_N16
\u0|core0|cpu|F_iw[23]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[23]~51_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\ & (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\ & 
-- (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(23) & \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\,
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\,
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(23),
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|core0|cpu|F_iw[23]~51_combout\);

-- Location: LCCOMB_X18_Y14_N16
\u0|core0|cpu|F_iw[23]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[23]~52_combout\ = (\u0|core0|cpu|D_iw[24]~1_combout\ & ((\u0|core0|cpu|F_iw[23]~51_combout\) # ((\u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\ & \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(7),
	datac => \u0|core0|cpu|F_iw[23]~51_combout\,
	datad => \u0|core0|cpu|D_iw[24]~1_combout\,
	combout => \u0|core0|cpu|F_iw[23]~52_combout\);

-- Location: FF_X18_Y14_N17
\u0|core0|cpu|D_iw[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_iw[23]~52_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|D_iw\(23));

-- Location: LCCOMB_X12_Y20_N28
\u0|core0|cpu|D_dst_regnum[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_dst_regnum[1]~0_combout\ = (\u0|core0|cpu|D_ctrl_b_is_dst~2_combout\ & (\u0|core0|cpu|D_iw\(23))) # (!\u0|core0|cpu|D_ctrl_b_is_dst~2_combout\ & ((\u0|core0|cpu|D_iw\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|D_iw\(23),
	datac => \u0|core0|cpu|D_iw\(18),
	datad => \u0|core0|cpu|D_ctrl_b_is_dst~2_combout\,
	combout => \u0|core0|cpu|D_dst_regnum[1]~0_combout\);

-- Location: LCCOMB_X12_Y20_N6
\u0|core0|cpu|D_dst_regnum[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_dst_regnum[1]~1_combout\ = (\u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout\ & (\u0|core0|cpu|D_dst_regnum[1]~0_combout\ & !\u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout\,
	datab => \u0|core0|cpu|D_dst_regnum[1]~0_combout\,
	datad => \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~7_combout\,
	combout => \u0|core0|cpu|D_dst_regnum[1]~1_combout\);

-- Location: LCCOMB_X12_Y20_N20
\u0|core0|cpu|D_dst_regnum[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_dst_regnum[1]~2_combout\ = (\u0|core0|cpu|Equal0~17_combout\) # ((\u0|core0|cpu|D_dst_regnum[1]~1_combout\ & (\u0|core0|cpu|D_ctrl_force_src2_zero~15_combout\ & \u0|core0|cpu|D_ctrl_force_src2_zero~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_dst_regnum[1]~1_combout\,
	datab => \u0|core0|cpu|D_ctrl_force_src2_zero~15_combout\,
	datac => \u0|core0|cpu|D_ctrl_force_src2_zero~10_combout\,
	datad => \u0|core0|cpu|Equal0~17_combout\,
	combout => \u0|core0|cpu|D_dst_regnum[1]~2_combout\);

-- Location: FF_X12_Y20_N21
\u0|core0|cpu|R_dst_regnum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|D_dst_regnum[1]~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|R_dst_regnum\(1));

-- Location: LCCOMB_X14_Y15_N14
\u0|core0|cpu|E_st_data[16]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_st_data[16]~8_combout\ = (\u0|core0|cpu|d_byteenable[2]~0_combout\ & ((\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0)))) # (!\u0|core0|cpu|d_byteenable[2]~0_combout\ & 
-- (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	datac => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datad => \u0|core0|cpu|d_byteenable[2]~0_combout\,
	combout => \u0|core0|cpu|E_st_data[16]~8_combout\);

-- Location: FF_X14_Y15_N15
\u0|core0|cpu|d_writedata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_st_data[16]~8_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|d_writedata\(16));

-- Location: LCCOMB_X21_Y15_N20
\u0|mm_interconnect_0|cmd_mux|src_payload~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~8_combout\ = (\u0|core0|cpu|d_writedata\(16) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|d_writedata\(16),
	datad => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~8_combout\);

-- Location: FF_X21_Y15_N21
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(16));

-- Location: LCCOMB_X23_Y15_N2
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~16_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(19))))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(19),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~16_combout\);

-- Location: FF_X23_Y15_N3
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~16_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(16));

-- Location: LCCOMB_X21_Y15_N22
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[16]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[16]~7_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(16)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(16),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(16),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[16]~7_combout\);

-- Location: LCCOMB_X25_Y16_N22
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~28_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(25))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(25),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~28_combout\);

-- Location: FF_X25_Y16_N23
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~28_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(22));

-- Location: LCCOMB_X23_Y17_N16
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~55_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(22))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(22),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(22),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~55_combout\);

-- Location: LCCOMB_X23_Y17_N10
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~56_combout\ = 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(24)) # 
-- ((!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19_combout\ & 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~55_combout\)))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19_combout\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19_combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(24),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~55_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~56_combout\);

-- Location: FF_X23_Y17_N11
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~56_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[24]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(23));

-- Location: FF_X23_Y17_N21
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(23),
	sload => VCC,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(23));

-- Location: LCCOMB_X25_Y18_N22
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~21_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(23) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(23),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~21_combout\);

-- Location: FF_X25_Y18_N23
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~21_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(23));

-- Location: LCCOMB_X25_Y17_N10
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~61_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(23))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(23),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(23),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~61_combout\);

-- Location: LCCOMB_X25_Y17_N6
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~62_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(25) & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- ((!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19_combout\ & 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~61_combout\)))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(25) & 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19_combout\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(25),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19_combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~61_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~62_combout\);

-- Location: FF_X25_Y17_N7
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~62_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[24]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(24));

-- Location: FF_X23_Y17_N27
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(24),
	sload => VCC,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(24));

-- Location: LCCOMB_X25_Y18_N20
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~20_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(24) & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37)) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(24),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~20_combout\);

-- Location: FF_X25_Y18_N21
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~20_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(24));

-- Location: LCCOMB_X25_Y17_N8
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~59_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(24))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(24),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(24),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~59_combout\);

-- Location: LCCOMB_X25_Y17_N26
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~60_combout\ = 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~59_combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(26))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19_combout\))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~59_combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~59_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19_combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(26),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~60_combout\);

-- Location: FF_X25_Y17_N27
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~60_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[24]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(25));

-- Location: FF_X25_Y17_N17
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(25),
	sload => VCC,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(25));

-- Location: LCCOMB_X25_Y17_N2
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|always1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|always1~0_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(25) & 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(34),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(25),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|always1~0_combout\);

-- Location: LCCOMB_X22_Y15_N2
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_error~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_error~0_combout\ = (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|always1~0_combout\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_error~q\) # ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(1) & 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(1),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|always1~0_combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_error~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_error~0_combout\);

-- Location: FF_X22_Y15_N3
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_error\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_error~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_error~q\);

-- Location: LCCOMB_X26_Y17_N26
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~24_combout\ = 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(35))))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_error~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_error~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(35),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|Mux37~0_combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~24_combout\);

-- Location: FF_X26_Y17_N27
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~24_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[24]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(34));

-- Location: FF_X26_Y17_N1
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(34),
	sload => VCC,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(34));

-- Location: LCCOMB_X29_Y16_N12
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd~0_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(17))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(34) & ((!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(17),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(34),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd~0_combout\);

-- Location: LCCOMB_X25_Y16_N4
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd~1_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd~0_combout\) # 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd~0_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd~1_combout\);

-- Location: FF_X25_Y16_N5
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd~q\);

-- Location: FF_X25_Y16_N3
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\);

-- Location: LCCOMB_X24_Y15_N0
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[0]~0_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|Equal0~0_combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[0]~0_combout\);

-- Location: FF_X24_Y15_N1
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[0]~0_combout\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(3),
	sload => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(0));

-- Location: LCCOMB_X28_Y15_N6
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(0)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(0),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(0),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\);

-- Location: LCCOMB_X25_Y16_N26
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~19_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(18))))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15) & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(18),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~19_combout\);

-- Location: FF_X25_Y16_N27
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg~19_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(15));

-- Location: LCCOMB_X25_Y18_N18
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~24_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(15) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(15),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~24_combout\);

-- Location: FF_X25_Y18_N19
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~24_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(15));

-- Location: LCCOMB_X24_Y18_N24
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~65_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(15)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(15),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(15),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~65_combout\);

-- Location: LCCOMB_X23_Y17_N6
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~66_combout\ = 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~65_combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(17) & 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\)) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19_combout\))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~65_combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(17) & 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~65_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19_combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(17),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~66_combout\);

-- Location: FF_X23_Y17_N7
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~66_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[24]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(16));

-- Location: LCCOMB_X26_Y17_N2
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[16]~feeder_combout\ = 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(16),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[16]~feeder_combout\);

-- Location: FF_X26_Y17_N3
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[16]~feeder_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(16));

-- Location: LCCOMB_X25_Y18_N8
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~6_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(16) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(16),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~6_combout\);

-- Location: FF_X25_Y18_N9
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~6_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(16));

-- Location: LCCOMB_X23_Y17_N26
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~28_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(16))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(16),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(16),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~28_combout\);

-- Location: LCCOMB_X23_Y17_N30
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~29_combout\ = 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~28_combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(18) & 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\)) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19_combout\))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~28_combout\ & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(18) 
-- & ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~28_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(18),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19_combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~29_combout\);

-- Location: FF_X23_Y17_N31
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~29_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[24]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(17));

-- Location: FF_X23_Y16_N9
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(17),
	sload => VCC,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(17));

-- Location: LCCOMB_X29_Y16_N10
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~0_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(17))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(34) & ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\))))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(17),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(34),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~0_combout\);

-- Location: FF_X29_Y16_N11
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~0_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(10));

-- Location: LCCOMB_X26_Y16_N16
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\ = \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(10) $ 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[7]~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonAReg\(10),
	cin => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[7]~15\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\);

-- Location: LCCOMB_X29_Y16_N8
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~1_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- (((!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~0_combout\)))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~0_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~1_combout\);

-- Location: FF_X29_Y16_N9
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\);

-- Location: LCCOMB_X29_Y16_N28
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_wr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_wr~0_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(35) & ((!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(35) & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_wr~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(35),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_wr~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_wr~0_combout\);

-- Location: FF_X29_Y16_N29
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_wr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_wr~q\);

-- Location: LCCOMB_X30_Y16_N4
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_en~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_en~1_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_wr~q\)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_en~0_combout\ & (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_en~0_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_wr~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_en~1_combout\);

-- Location: LCCOMB_X22_Y16_N20
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~7_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~7_combout\);

-- Location: FF_X22_Y16_N21
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(16));

-- Location: FF_X18_Y16_N3
\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(16),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X18_Y16_N20
\u0|mm_interconnect_0|rsp_mux_001|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~4_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\ & (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(16) & 
-- (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\ & \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\,
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(16),
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\,
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~4_combout\);

-- Location: LCCOMB_X17_Y15_N0
\u0|core0|cpu|F_iw[16]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[16]~16_combout\ = ((\u0|mm_interconnect_0|rsp_mux_001|src_payload~4_combout\) # ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(0) & \u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\))) # 
-- (!\u0|core0|cpu|D_iw[24]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw[24]~1_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(0),
	datac => \u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux_001|src_payload~4_combout\,
	combout => \u0|core0|cpu|F_iw[16]~16_combout\);

-- Location: FF_X17_Y15_N1
\u0|core0|cpu|D_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_iw[16]~16_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|D_iw\(16));

-- Location: LCCOMB_X12_Y17_N0
\u0|core0|cpu|D_ctrl_break~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_break~0_combout\ = (!\u0|core0|cpu|D_iw\(12) & (\u0|core0|cpu|D_iw\(16) & (\u0|core0|cpu|D_iw\(13) & \u0|core0|cpu|D_op_opx_rsv17~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(12),
	datab => \u0|core0|cpu|D_iw\(16),
	datac => \u0|core0|cpu|D_iw\(13),
	datad => \u0|core0|cpu|D_op_opx_rsv17~0_combout\,
	combout => \u0|core0|cpu|D_ctrl_break~0_combout\);

-- Location: FF_X12_Y17_N1
\u0|core0|cpu|R_ctrl_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|D_ctrl_break~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|R_ctrl_break~q\);

-- Location: LCCOMB_X14_Y20_N8
\u0|core0|cpu|Equal0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Equal0~19_combout\ = (!\u0|core0|cpu|D_iw\(5) & (!\u0|core0|cpu|D_iw\(4) & \u0|core0|cpu|Equal0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(5),
	datab => \u0|core0|cpu|D_iw\(4),
	datad => \u0|core0|cpu|Equal0~6_combout\,
	combout => \u0|core0|cpu|Equal0~19_combout\);

-- Location: FF_X14_Y20_N9
\u0|core0|cpu|R_ctrl_br_uncond\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|Equal0~19_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|R_ctrl_br_uncond~q\);

-- Location: LCCOMB_X13_Y20_N10
\u0|core0|cpu|D_ctrl_uncond_cti_non_br~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_uncond_cti_non_br~0_combout\ = (\u0|core0|cpu|Equal0~4_combout\ & (\u0|core0|cpu|Equal62~11_combout\ & ((\u0|core0|cpu|D_iw\(14)) # (!\u0|core0|cpu|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(14),
	datab => \u0|core0|cpu|Equal0~4_combout\,
	datac => \u0|core0|cpu|Equal62~11_combout\,
	datad => \u0|core0|cpu|D_iw\(15),
	combout => \u0|core0|cpu|D_ctrl_uncond_cti_non_br~0_combout\);

-- Location: LCCOMB_X13_Y20_N20
\u0|core0|cpu|D_ctrl_uncond_cti_non_br~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_uncond_cti_non_br~1_combout\ = (\u0|core0|cpu|D_ctrl_uncond_cti_non_br~0_combout\) # ((\u0|core0|cpu|D_ctrl_jmp_direct~1_combout\) # (!\u0|core0|cpu|D_ctrl_force_src2_zero~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_ctrl_uncond_cti_non_br~0_combout\,
	datac => \u0|core0|cpu|D_ctrl_force_src2_zero~5_combout\,
	datad => \u0|core0|cpu|D_ctrl_jmp_direct~1_combout\,
	combout => \u0|core0|cpu|D_ctrl_uncond_cti_non_br~1_combout\);

-- Location: FF_X13_Y20_N21
\u0|core0|cpu|R_ctrl_uncond_cti_non_br\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|D_ctrl_uncond_cti_non_br~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|R_ctrl_uncond_cti_non_br~q\);

-- Location: FF_X16_Y19_N31
\u0|core0|cpu|R_ctrl_br\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|R_ctrl_br_nxt~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|R_ctrl_br~q\);

-- Location: LCCOMB_X11_Y17_N14
\u0|core0|cpu|D_logic_op_raw[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_logic_op_raw[0]~1_combout\ = (\u0|core0|cpu|Equal0~3_combout\ & ((\u0|core0|cpu|Equal0~2_combout\ & (\u0|core0|cpu|D_iw\(14))) # (!\u0|core0|cpu|Equal0~2_combout\ & ((\u0|core0|cpu|D_iw\(3)))))) # (!\u0|core0|cpu|Equal0~3_combout\ & 
-- (((\u0|core0|cpu|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(14),
	datab => \u0|core0|cpu|Equal0~3_combout\,
	datac => \u0|core0|cpu|Equal0~2_combout\,
	datad => \u0|core0|cpu|D_iw\(3),
	combout => \u0|core0|cpu|D_logic_op_raw[0]~1_combout\);

-- Location: FF_X11_Y17_N15
\u0|core0|cpu|R_compare_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|D_logic_op_raw[0]~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|R_compare_op\(0));

-- Location: LCCOMB_X10_Y13_N16
\u0|core0|cpu|Add1~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~98_combout\ = \u0|core0|cpu|Add1~97\ $ (\u0|core0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|E_alu_sub~q\,
	cin => \u0|core0|cpu|Add1~97\,
	combout => \u0|core0|cpu|Add1~98_combout\);

-- Location: FF_X14_Y20_N7
\u0|core0|cpu|R_compare_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|D_logic_op_raw[1]~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|R_compare_op\(1));

-- Location: LCCOMB_X11_Y11_N4
\u0|core0|cpu|Equal127~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Equal127~2_combout\ = (!\u0|core0|cpu|E_logic_result[19]~8_combout\ & (!\u0|core0|cpu|E_logic_result[18]~9_combout\ & (!\u0|core0|cpu|E_logic_result[17]~10_combout\ & !\u0|core0|cpu|E_logic_result[20]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_logic_result[19]~8_combout\,
	datab => \u0|core0|cpu|E_logic_result[18]~9_combout\,
	datac => \u0|core0|cpu|E_logic_result[17]~10_combout\,
	datad => \u0|core0|cpu|E_logic_result[20]~7_combout\,
	combout => \u0|core0|cpu|Equal127~2_combout\);

-- Location: LCCOMB_X12_Y11_N6
\u0|core0|cpu|Equal127~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Equal127~3_combout\ = (!\u0|core0|cpu|E_logic_result[14]~13_combout\ & (!\u0|core0|cpu|E_logic_result[16]~11_combout\ & (!\u0|core0|cpu|E_logic_result[15]~12_combout\ & !\u0|core0|cpu|E_logic_result[13]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_logic_result[14]~13_combout\,
	datab => \u0|core0|cpu|E_logic_result[16]~11_combout\,
	datac => \u0|core0|cpu|E_logic_result[15]~12_combout\,
	datad => \u0|core0|cpu|E_logic_result[13]~14_combout\,
	combout => \u0|core0|cpu|Equal127~3_combout\);

-- Location: LCCOMB_X12_Y12_N26
\u0|core0|cpu|Equal127~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Equal127~1_combout\ = (!\u0|core0|cpu|E_logic_result[21]~6_combout\ & (!\u0|core0|cpu|E_logic_result[22]~5_combout\ & (!\u0|core0|cpu|E_logic_result[24]~2_combout\ & !\u0|core0|cpu|E_logic_result[23]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_logic_result[21]~6_combout\,
	datab => \u0|core0|cpu|E_logic_result[22]~5_combout\,
	datac => \u0|core0|cpu|E_logic_result[24]~2_combout\,
	datad => \u0|core0|cpu|E_logic_result[23]~3_combout\,
	combout => \u0|core0|cpu|Equal127~1_combout\);

-- Location: LCCOMB_X10_Y13_N26
\u0|core0|cpu|E_logic_result[28]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_logic_result[28]~16_combout\ = (\u0|core0|cpu|E_src2\(28) & (\u0|core0|cpu|R_logic_op\(1) $ (((\u0|core0|cpu|R_logic_op\(0) & \u0|core0|cpu|E_src1\(28)))))) # (!\u0|core0|cpu|E_src2\(28) & ((\u0|core0|cpu|R_logic_op\(1) & 
-- ((\u0|core0|cpu|E_src1\(28)))) # (!\u0|core0|cpu|R_logic_op\(1) & (!\u0|core0|cpu|R_logic_op\(0) & !\u0|core0|cpu|E_src1\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_logic_op\(1),
	datab => \u0|core0|cpu|R_logic_op\(0),
	datac => \u0|core0|cpu|E_src2\(28),
	datad => \u0|core0|cpu|E_src1\(28),
	combout => \u0|core0|cpu|E_logic_result[28]~16_combout\);

-- Location: LCCOMB_X12_Y12_N24
\u0|core0|cpu|Equal127~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Equal127~0_combout\ = (!\u0|core0|cpu|E_logic_result[26]~4_combout\ & (!\u0|core0|cpu|E_logic_result[27]~0_combout\ & (!\u0|core0|cpu|E_logic_result[28]~16_combout\ & !\u0|core0|cpu|E_logic_result[25]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_logic_result[26]~4_combout\,
	datab => \u0|core0|cpu|E_logic_result[27]~0_combout\,
	datac => \u0|core0|cpu|E_logic_result[28]~16_combout\,
	datad => \u0|core0|cpu|E_logic_result[25]~1_combout\,
	combout => \u0|core0|cpu|Equal127~0_combout\);

-- Location: LCCOMB_X12_Y12_N4
\u0|core0|cpu|Equal127~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Equal127~4_combout\ = (\u0|core0|cpu|Equal127~2_combout\ & (\u0|core0|cpu|Equal127~3_combout\ & (\u0|core0|cpu|Equal127~1_combout\ & \u0|core0|cpu|Equal127~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Equal127~2_combout\,
	datab => \u0|core0|cpu|Equal127~3_combout\,
	datac => \u0|core0|cpu|Equal127~1_combout\,
	datad => \u0|core0|cpu|Equal127~0_combout\,
	combout => \u0|core0|cpu|Equal127~4_combout\);

-- Location: LCCOMB_X10_Y16_N8
\u0|core0|cpu|E_logic_result[0]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_logic_result[0]~31_combout\ = (\u0|core0|cpu|E_src1\(0) & (\u0|core0|cpu|R_logic_op\(1) $ (((\u0|core0|cpu|E_src2\(0) & \u0|core0|cpu|R_logic_op\(0)))))) # (!\u0|core0|cpu|E_src1\(0) & ((\u0|core0|cpu|E_src2\(0) & 
-- ((\u0|core0|cpu|R_logic_op\(1)))) # (!\u0|core0|cpu|E_src2\(0) & (!\u0|core0|cpu|R_logic_op\(0) & !\u0|core0|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_src1\(0),
	datab => \u0|core0|cpu|E_src2\(0),
	datac => \u0|core0|cpu|R_logic_op\(0),
	datad => \u0|core0|cpu|R_logic_op\(1),
	combout => \u0|core0|cpu|E_logic_result[0]~31_combout\);

-- Location: LCCOMB_X14_Y12_N30
\u0|core0|cpu|Equal127~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Equal127~8_combout\ = (!\u0|core0|cpu|E_logic_result[31]~28_combout\ & (!\u0|core0|cpu|E_logic_result[0]~31_combout\ & (!\u0|core0|cpu|E_logic_result[29]~29_combout\ & !\u0|core0|cpu|E_logic_result[1]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_logic_result[31]~28_combout\,
	datab => \u0|core0|cpu|E_logic_result[0]~31_combout\,
	datac => \u0|core0|cpu|E_logic_result[29]~29_combout\,
	datad => \u0|core0|cpu|E_logic_result[1]~30_combout\,
	combout => \u0|core0|cpu|Equal127~8_combout\);

-- Location: LCCOMB_X10_Y11_N24
\u0|core0|cpu|Equal127~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Equal127~6_combout\ = (!\u0|core0|cpu|E_logic_result[6]~23_combout\ & (!\u0|core0|cpu|E_logic_result[8]~20_combout\ & (!\u0|core0|cpu|E_logic_result[7]~21_combout\ & !\u0|core0|cpu|E_logic_result[5]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_logic_result[6]~23_combout\,
	datab => \u0|core0|cpu|E_logic_result[8]~20_combout\,
	datac => \u0|core0|cpu|E_logic_result[7]~21_combout\,
	datad => \u0|core0|cpu|E_logic_result[5]~22_combout\,
	combout => \u0|core0|cpu|Equal127~6_combout\);

-- Location: LCCOMB_X13_Y14_N20
\u0|core0|cpu|E_logic_result[2]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_logic_result[2]~24_combout\ = (\u0|core0|cpu|E_src1\(2) & (\u0|core0|cpu|R_logic_op\(1) $ (((\u0|core0|cpu|E_src2\(2) & \u0|core0|cpu|R_logic_op\(0)))))) # (!\u0|core0|cpu|E_src1\(2) & ((\u0|core0|cpu|R_logic_op\(1) & 
-- (\u0|core0|cpu|E_src2\(2))) # (!\u0|core0|cpu|R_logic_op\(1) & (!\u0|core0|cpu|E_src2\(2) & !\u0|core0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_logic_op\(1),
	datab => \u0|core0|cpu|E_src1\(2),
	datac => \u0|core0|cpu|E_src2\(2),
	datad => \u0|core0|cpu|R_logic_op\(0),
	combout => \u0|core0|cpu|E_logic_result[2]~24_combout\);

-- Location: LCCOMB_X13_Y14_N4
\u0|core0|cpu|Equal127~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Equal127~7_combout\ = (!\u0|core0|cpu|E_logic_result[3]~25_combout\ & (!\u0|core0|cpu|E_logic_result[4]~26_combout\ & (!\u0|core0|cpu|E_logic_result[30]~27_combout\ & !\u0|core0|cpu|E_logic_result[2]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_logic_result[3]~25_combout\,
	datab => \u0|core0|cpu|E_logic_result[4]~26_combout\,
	datac => \u0|core0|cpu|E_logic_result[30]~27_combout\,
	datad => \u0|core0|cpu|E_logic_result[2]~24_combout\,
	combout => \u0|core0|cpu|Equal127~7_combout\);

-- Location: LCCOMB_X14_Y15_N12
\u0|core0|cpu|R_src2_lo[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|R_src2_lo[10]~12_combout\ = (!\u0|core0|cpu|E_src2[12]~15_combout\ & ((\u0|core0|cpu|R_src2_use_imm~q\ & ((\u0|core0|cpu|D_iw\(16)))) # (!\u0|core0|cpu|R_src2_use_imm~q\ & 
-- (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datab => \u0|core0|cpu|R_src2_use_imm~q\,
	datac => \u0|core0|cpu|D_iw\(16),
	datad => \u0|core0|cpu|E_src2[12]~15_combout\,
	combout => \u0|core0|cpu|R_src2_lo[10]~12_combout\);

-- Location: FF_X14_Y15_N13
\u0|core0|cpu|E_src2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|R_src2_lo[10]~12_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src2\(10));

-- Location: LCCOMB_X11_Y16_N24
\u0|core0|cpu|E_logic_result[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_logic_result[10]~18_combout\ = (\u0|core0|cpu|E_src1\(10) & (\u0|core0|cpu|R_logic_op\(1) $ (((\u0|core0|cpu|R_logic_op\(0) & \u0|core0|cpu|E_src2\(10)))))) # (!\u0|core0|cpu|E_src1\(10) & ((\u0|core0|cpu|R_logic_op\(1) & 
-- ((\u0|core0|cpu|E_src2\(10)))) # (!\u0|core0|cpu|R_logic_op\(1) & (!\u0|core0|cpu|R_logic_op\(0) & !\u0|core0|cpu|E_src2\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_logic_op\(0),
	datab => \u0|core0|cpu|E_src1\(10),
	datac => \u0|core0|cpu|R_logic_op\(1),
	datad => \u0|core0|cpu|E_src2\(10),
	combout => \u0|core0|cpu|E_logic_result[10]~18_combout\);

-- Location: LCCOMB_X11_Y16_N6
\u0|core0|cpu|Equal127~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Equal127~5_combout\ = (!\u0|core0|cpu|E_logic_result[12]~15_combout\ & (!\u0|core0|cpu|E_logic_result[10]~18_combout\ & (!\u0|core0|cpu|E_logic_result[11]~17_combout\ & !\u0|core0|cpu|E_logic_result[9]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_logic_result[12]~15_combout\,
	datab => \u0|core0|cpu|E_logic_result[10]~18_combout\,
	datac => \u0|core0|cpu|E_logic_result[11]~17_combout\,
	datad => \u0|core0|cpu|E_logic_result[9]~19_combout\,
	combout => \u0|core0|cpu|Equal127~5_combout\);

-- Location: LCCOMB_X11_Y16_N0
\u0|core0|cpu|Equal127~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Equal127~9_combout\ = (\u0|core0|cpu|Equal127~8_combout\ & (\u0|core0|cpu|Equal127~6_combout\ & (\u0|core0|cpu|Equal127~7_combout\ & \u0|core0|cpu|Equal127~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Equal127~8_combout\,
	datab => \u0|core0|cpu|Equal127~6_combout\,
	datac => \u0|core0|cpu|Equal127~7_combout\,
	datad => \u0|core0|cpu|Equal127~5_combout\,
	combout => \u0|core0|cpu|Equal127~9_combout\);

-- Location: LCCOMB_X11_Y16_N2
\u0|core0|cpu|E_cmp_result~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_cmp_result~0_combout\ = (\u0|core0|cpu|R_compare_op\(0) & (\u0|core0|cpu|R_compare_op\(1) & ((!\u0|core0|cpu|Equal127~9_combout\) # (!\u0|core0|cpu|Equal127~4_combout\)))) # (!\u0|core0|cpu|R_compare_op\(0) & 
-- (\u0|core0|cpu|Equal127~4_combout\ & (!\u0|core0|cpu|R_compare_op\(1) & \u0|core0|cpu|Equal127~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_compare_op\(0),
	datab => \u0|core0|cpu|Equal127~4_combout\,
	datac => \u0|core0|cpu|R_compare_op\(1),
	datad => \u0|core0|cpu|Equal127~9_combout\,
	combout => \u0|core0|cpu|E_cmp_result~0_combout\);

-- Location: LCCOMB_X11_Y16_N4
\u0|core0|cpu|E_cmp_result~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_cmp_result~1_combout\ = (\u0|core0|cpu|E_cmp_result~0_combout\) # ((\u0|core0|cpu|R_compare_op\(0) & (!\u0|core0|cpu|Add1~98_combout\ & !\u0|core0|cpu|R_compare_op\(1))) # (!\u0|core0|cpu|R_compare_op\(0) & (\u0|core0|cpu|Add1~98_combout\ 
-- & \u0|core0|cpu|R_compare_op\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_compare_op\(0),
	datab => \u0|core0|cpu|Add1~98_combout\,
	datac => \u0|core0|cpu|R_compare_op\(1),
	datad => \u0|core0|cpu|E_cmp_result~0_combout\,
	combout => \u0|core0|cpu|E_cmp_result~1_combout\);

-- Location: FF_X11_Y16_N5
\u0|core0|cpu|W_cmp_result\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_cmp_result~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|W_cmp_result~q\);

-- Location: LCCOMB_X16_Y19_N30
\u0|core0|cpu|F_pc_sel_nxt.10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_sel_nxt.10~0_combout\ = (\u0|core0|cpu|R_ctrl_br_uncond~q\) # ((\u0|core0|cpu|R_ctrl_uncond_cti_non_br~q\) # ((\u0|core0|cpu|R_ctrl_br~q\ & \u0|core0|cpu|W_cmp_result~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_ctrl_br_uncond~q\,
	datab => \u0|core0|cpu|R_ctrl_uncond_cti_non_br~q\,
	datac => \u0|core0|cpu|R_ctrl_br~q\,
	datad => \u0|core0|cpu|W_cmp_result~q\,
	combout => \u0|core0|cpu|F_pc_sel_nxt.10~0_combout\);

-- Location: LCCOMB_X12_Y18_N20
\u0|core0|cpu|F_pc_sel_nxt.10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ = (!\u0|core0|cpu|R_ctrl_exception~q\ & (!\u0|core0|cpu|R_ctrl_break~q\ & \u0|core0|cpu|F_pc_sel_nxt.10~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_ctrl_exception~q\,
	datab => \u0|core0|cpu|R_ctrl_break~q\,
	datac => \u0|core0|cpu|F_pc_sel_nxt.10~0_combout\,
	combout => \u0|core0|cpu|F_pc_sel_nxt.10~1_combout\);

-- Location: LCCOMB_X12_Y13_N12
\u0|core0|cpu|F_pc_nxt[1]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_nxt[1]~21_combout\ = (\u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\ & ((\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|core0|cpu|Add1~36_combout\))) # (!\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & 
-- (\u0|core0|cpu|F_pc_plus_one[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_pc_sel_nxt.10~1_combout\,
	datab => \u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	datac => \u0|core0|cpu|F_pc_plus_one[1]~2_combout\,
	datad => \u0|core0|cpu|Add1~36_combout\,
	combout => \u0|core0|cpu|F_pc_nxt[1]~21_combout\);

-- Location: FF_X12_Y13_N13
\u0|core0|cpu|F_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_pc_nxt[1]~21_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|F_pc\(1));

-- Location: LCCOMB_X11_Y13_N12
\u0|core0|cpu|F_pc_plus_one[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_plus_one[2]~4_combout\ = (\u0|core0|cpu|F_pc\(2) & (\u0|core0|cpu|F_pc_plus_one[1]~3\ $ (GND))) # (!\u0|core0|cpu|F_pc\(2) & (!\u0|core0|cpu|F_pc_plus_one[1]~3\ & VCC))
-- \u0|core0|cpu|F_pc_plus_one[2]~5\ = CARRY((\u0|core0|cpu|F_pc\(2) & !\u0|core0|cpu|F_pc_plus_one[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|F_pc\(2),
	datad => VCC,
	cin => \u0|core0|cpu|F_pc_plus_one[1]~3\,
	combout => \u0|core0|cpu|F_pc_plus_one[2]~4_combout\,
	cout => \u0|core0|cpu|F_pc_plus_one[2]~5\);

-- Location: LCCOMB_X12_Y13_N14
\u0|core0|cpu|F_pc_nxt[2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_nxt[2]~22_combout\ = (\u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\ & ((\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|core0|cpu|Add1~38_combout\))) # (!\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & 
-- (\u0|core0|cpu|F_pc_plus_one[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_pc_plus_one[2]~4_combout\,
	datab => \u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	datac => \u0|core0|cpu|Add1~38_combout\,
	datad => \u0|core0|cpu|F_pc_sel_nxt.10~1_combout\,
	combout => \u0|core0|cpu|F_pc_nxt[2]~22_combout\);

-- Location: FF_X12_Y13_N15
\u0|core0|cpu|F_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_pc_nxt[2]~22_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|F_pc\(2));

-- Location: LCCOMB_X12_Y18_N10
\u0|core0|cpu|F_pc_nxt[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_nxt[3]~23_combout\ = (\u0|core0|cpu|R_ctrl_break~q\) # ((\u0|core0|cpu|R_ctrl_exception~q\) # ((\u0|core0|cpu|F_pc_plus_one[3]~6_combout\ & !\u0|core0|cpu|F_pc_sel_nxt.10~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_pc_plus_one[3]~6_combout\,
	datab => \u0|core0|cpu|R_ctrl_break~q\,
	datac => \u0|core0|cpu|F_pc_sel_nxt.10~0_combout\,
	datad => \u0|core0|cpu|R_ctrl_exception~q\,
	combout => \u0|core0|cpu|F_pc_nxt[3]~23_combout\);

-- Location: LCCOMB_X12_Y18_N2
\u0|core0|cpu|F_pc_nxt[3]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_nxt[3]~24_combout\ = (!\u0|core0|cpu|R_ctrl_crst~q\ & ((\u0|core0|cpu|F_pc_nxt[3]~23_combout\) # ((\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & \u0|core0|cpu|Add1~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_pc_nxt[3]~23_combout\,
	datab => \u0|core0|cpu|F_pc_sel_nxt.10~1_combout\,
	datac => \u0|core0|cpu|Add1~40_combout\,
	datad => \u0|core0|cpu|R_ctrl_crst~q\,
	combout => \u0|core0|cpu|F_pc_nxt[3]~24_combout\);

-- Location: FF_X12_Y18_N3
\u0|core0|cpu|F_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_pc_nxt[3]~24_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|F_pc\(3));

-- Location: LCCOMB_X22_Y14_N26
\u0|mm_interconnect_0|cmd_mux|src_data[41]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(41) = (\u0|core0|cpu|F_pc\(3) & ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(1)) # ((\u0|core0|cpu|W_alu_result\(5) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(0))))) # (!\u0|core0|cpu|F_pc\(3) & 
-- (\u0|core0|cpu|W_alu_result\(5) & ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_pc\(3),
	datab => \u0|core0|cpu|W_alu_result\(5),
	datac => \u0|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datad => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(41));

-- Location: FF_X22_Y14_N27
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_data\(41),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(3));

-- Location: LCCOMB_X22_Y14_N8
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal0~1_combout\ = (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(3) & (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(2) & 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(1) & !\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(3),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(2),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(1),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(4),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal0~1_combout\);

-- Location: LCCOMB_X22_Y15_N14
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(0) & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_en~0_combout\ & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal0~1_combout\ & 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(0),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|ociram_wr_en~0_combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal0~1_combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal0~0_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\);

-- Location: FF_X18_Y15_N1
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31));

-- Location: LCCOMB_X21_Y15_N16
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~11_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~11_combout\);

-- Location: FF_X21_Y15_N17
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(14));

-- Location: FF_X19_Y13_N17
\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(14),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X16_Y17_N10
\u0|core0|cpu|F_iw[14]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[14]~21_combout\ = (\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & ((\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(14)) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~3_combout\ & 
-- \u0|mm_interconnect_0|rsp_demux_001|src1_valid~1_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & (\u0|mm_interconnect_0|rsp_mux|src_payload~3_combout\ & (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~1_combout\,
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(14),
	combout => \u0|core0|cpu|F_iw[14]~21_combout\);

-- Location: LCCOMB_X16_Y17_N24
\u0|core0|cpu|F_iw[14]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[14]~62_combout\ = (\u0|core0|cpu|D_iw[24]~1_combout\ & (\u0|core0|cpu|F_iw[14]~21_combout\)) # (!\u0|core0|cpu|D_iw[24]~1_combout\ & (((\u0|core0|cpu|hbreak_enabled~q\) # (!\u0|core0|cpu|hbreak_req~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_iw[14]~21_combout\,
	datab => \u0|core0|cpu|D_iw[24]~1_combout\,
	datac => \u0|core0|cpu|hbreak_enabled~q\,
	datad => \u0|core0|cpu|hbreak_req~0_combout\,
	combout => \u0|core0|cpu|F_iw[14]~62_combout\);

-- Location: FF_X16_Y17_N25
\u0|core0|cpu|D_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_iw[14]~62_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|D_iw\(14));

-- Location: LCCOMB_X12_Y19_N22
\u0|core0|cpu|D_ctrl_force_src2_zero~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_force_src2_zero~9_combout\ = (\u0|core0|cpu|D_iw\(14)) # (((!\u0|core0|cpu|Equal62~3_combout\ & !\u0|core0|cpu|Equal62~2_combout\)) # (!\u0|core0|cpu|D_op_eret~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(14),
	datab => \u0|core0|cpu|Equal62~3_combout\,
	datac => \u0|core0|cpu|D_op_eret~0_combout\,
	datad => \u0|core0|cpu|Equal62~2_combout\,
	combout => \u0|core0|cpu|D_ctrl_force_src2_zero~9_combout\);

-- Location: LCCOMB_X12_Y20_N30
\u0|core0|cpu|D_ctrl_force_src2_zero~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_force_src2_zero~10_combout\ = (\u0|core0|cpu|D_ctrl_force_src2_zero~9_combout\ & (\u0|core0|cpu|D_ctrl_force_src2_zero~8_combout\ & \u0|core0|cpu|D_ctrl_force_src2_zero~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|D_ctrl_force_src2_zero~9_combout\,
	datac => \u0|core0|cpu|D_ctrl_force_src2_zero~8_combout\,
	datad => \u0|core0|cpu|D_ctrl_force_src2_zero~7_combout\,
	combout => \u0|core0|cpu|D_ctrl_force_src2_zero~10_combout\);

-- Location: LCCOMB_X13_Y20_N16
\u0|core0|cpu|D_ctrl_retaddr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_retaddr~0_combout\ = (\u0|core0|cpu|Equal62~9_combout\) # (\u0|core0|cpu|Equal62~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Equal62~9_combout\,
	datac => \u0|core0|cpu|Equal62~10_combout\,
	combout => \u0|core0|cpu|D_ctrl_retaddr~0_combout\);

-- Location: LCCOMB_X13_Y20_N26
\u0|core0|cpu|D_ctrl_retaddr~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_retaddr~1_combout\ = (\u0|core0|cpu|D_iw\(15) & ((\u0|core0|cpu|Equal62~11_combout\) # ((\u0|core0|cpu|Equal62~13_combout\)))) # (!\u0|core0|cpu|D_iw\(15) & (((\u0|core0|cpu|D_ctrl_retaddr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Equal62~11_combout\,
	datab => \u0|core0|cpu|D_ctrl_retaddr~0_combout\,
	datac => \u0|core0|cpu|Equal62~13_combout\,
	datad => \u0|core0|cpu|D_iw\(15),
	combout => \u0|core0|cpu|D_ctrl_retaddr~1_combout\);

-- Location: LCCOMB_X14_Y20_N24
\u0|core0|cpu|D_ctrl_force_src2_zero~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_force_src2_zero~16_combout\ = (\u0|core0|cpu|D_iw\(4)) # ((\u0|core0|cpu|D_iw\(5)) # ((!\u0|core0|cpu|Equal0~5_combout\ & !\u0|core0|cpu|Equal0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Equal0~5_combout\,
	datab => \u0|core0|cpu|D_iw\(4),
	datac => \u0|core0|cpu|Equal0~15_combout\,
	datad => \u0|core0|cpu|D_iw\(5),
	combout => \u0|core0|cpu|D_ctrl_force_src2_zero~16_combout\);

-- Location: LCCOMB_X13_Y20_N4
\u0|core0|cpu|D_ctrl_force_src2_zero~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_force_src2_zero~17_combout\ = (\u0|core0|cpu|D_ctrl_force_src2_zero~16_combout\ & (((!\u0|core0|cpu|Equal0~4_combout\) # (!\u0|core0|cpu|D_iw\(14))) # (!\u0|core0|cpu|D_ctrl_retaddr~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_ctrl_retaddr~1_combout\,
	datab => \u0|core0|cpu|D_ctrl_force_src2_zero~16_combout\,
	datac => \u0|core0|cpu|D_iw\(14),
	datad => \u0|core0|cpu|Equal0~4_combout\,
	combout => \u0|core0|cpu|D_ctrl_force_src2_zero~17_combout\);

-- Location: LCCOMB_X12_Y20_N2
\u0|core0|cpu|D_ctrl_force_src2_zero~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_force_src2_zero~18_combout\ = (\u0|core0|cpu|D_ctrl_force_src2_zero~15_combout\ & (!\u0|core0|cpu|D_op_hbreak~0_combout\ & (\u0|core0|cpu|D_ctrl_force_src2_zero~10_combout\ & \u0|core0|cpu|D_ctrl_force_src2_zero~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_ctrl_force_src2_zero~15_combout\,
	datab => \u0|core0|cpu|D_op_hbreak~0_combout\,
	datac => \u0|core0|cpu|D_ctrl_force_src2_zero~10_combout\,
	datad => \u0|core0|cpu|D_ctrl_force_src2_zero~17_combout\,
	combout => \u0|core0|cpu|D_ctrl_force_src2_zero~18_combout\);

-- Location: LCCOMB_X12_Y17_N18
\u0|core0|cpu|Equal62~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Equal62~14_combout\ = (\u0|core0|cpu|D_iw\(16) & (\u0|core0|cpu|D_iw\(11) & (\u0|core0|cpu|D_iw\(13) & \u0|core0|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(16),
	datab => \u0|core0|cpu|D_iw\(11),
	datac => \u0|core0|cpu|D_iw\(13),
	datad => \u0|core0|cpu|D_iw\(12),
	combout => \u0|core0|cpu|Equal62~14_combout\);

-- Location: LCCOMB_X12_Y19_N16
\u0|core0|cpu|D_ctrl_retaddr~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_retaddr~2_combout\ = (!\u0|core0|cpu|D_iw\(14) & ((\u0|core0|cpu|Equal62~10_combout\) # ((\u0|core0|cpu|Equal62~14_combout\ & !\u0|core0|cpu|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(14),
	datab => \u0|core0|cpu|Equal62~10_combout\,
	datac => \u0|core0|cpu|Equal62~14_combout\,
	datad => \u0|core0|cpu|D_iw\(15),
	combout => \u0|core0|cpu|D_ctrl_retaddr~2_combout\);

-- Location: LCCOMB_X12_Y19_N2
\u0|core0|cpu|D_ctrl_retaddr~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_retaddr~3_combout\ = (\u0|core0|cpu|D_ctrl_retaddr~2_combout\) # ((!\u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\ & ((\u0|core0|cpu|Equal62~9_combout\) # (\u0|core0|cpu|Equal62~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\,
	datab => \u0|core0|cpu|Equal62~9_combout\,
	datac => \u0|core0|cpu|Equal62~12_combout\,
	datad => \u0|core0|cpu|D_ctrl_retaddr~2_combout\,
	combout => \u0|core0|cpu|D_ctrl_retaddr~3_combout\);

-- Location: LCCOMB_X12_Y20_N8
\u0|core0|cpu|D_ctrl_retaddr~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_retaddr~4_combout\ = (\u0|core0|cpu|D_ctrl_force_src2_zero~18_combout\ & ((!\u0|core0|cpu|Equal0~4_combout\) # (!\u0|core0|cpu|D_ctrl_retaddr~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|D_ctrl_force_src2_zero~18_combout\,
	datac => \u0|core0|cpu|D_ctrl_retaddr~3_combout\,
	datad => \u0|core0|cpu|Equal0~4_combout\,
	combout => \u0|core0|cpu|D_ctrl_retaddr~4_combout\);

-- Location: LCCOMB_X11_Y18_N20
\u0|core0|cpu|D_ctrl_retaddr~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_retaddr~5_combout\ = (\u0|core0|cpu|D_iw\(4) & (((!\u0|core0|cpu|Equal0~13_combout\ & \u0|core0|cpu|D_ctrl_force_src2_zero~2_combout\)))) # (!\u0|core0|cpu|D_iw\(4) & ((\u0|core0|cpu|Equal0~9_combout\) # 
-- ((\u0|core0|cpu|Equal0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(4),
	datab => \u0|core0|cpu|Equal0~9_combout\,
	datac => \u0|core0|cpu|Equal0~13_combout\,
	datad => \u0|core0|cpu|D_ctrl_force_src2_zero~2_combout\,
	combout => \u0|core0|cpu|D_ctrl_retaddr~5_combout\);

-- Location: LCCOMB_X14_Y20_N30
\u0|core0|cpu|D_ctrl_retaddr~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_retaddr~6_combout\ = (\u0|core0|cpu|D_ctrl_retaddr~5_combout\ & ((\u0|core0|cpu|D_iw\(5)) # ((\u0|core0|cpu|D_iw\(4) & !\u0|core0|cpu|Equal0~15_combout\)))) # (!\u0|core0|cpu|D_ctrl_retaddr~5_combout\ & (!\u0|core0|cpu|D_iw\(4) & 
-- (\u0|core0|cpu|Equal0~15_combout\ & \u0|core0|cpu|D_iw\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_ctrl_retaddr~5_combout\,
	datab => \u0|core0|cpu|D_iw\(4),
	datac => \u0|core0|cpu|Equal0~15_combout\,
	datad => \u0|core0|cpu|D_iw\(5),
	combout => \u0|core0|cpu|D_ctrl_retaddr~6_combout\);

-- Location: LCCOMB_X12_Y20_N26
\u0|core0|cpu|D_ctrl_retaddr~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_retaddr~7_combout\ = ((\u0|core0|cpu|D_iw\(4) & ((!\u0|core0|cpu|D_ctrl_retaddr~6_combout\))) # (!\u0|core0|cpu|D_iw\(4) & ((\u0|core0|cpu|Equal0~2_combout\) # (\u0|core0|cpu|D_ctrl_retaddr~6_combout\)))) # 
-- (!\u0|core0|cpu|D_ctrl_retaddr~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Equal0~2_combout\,
	datab => \u0|core0|cpu|D_iw\(4),
	datac => \u0|core0|cpu|D_ctrl_retaddr~4_combout\,
	datad => \u0|core0|cpu|D_ctrl_retaddr~6_combout\,
	combout => \u0|core0|cpu|D_ctrl_retaddr~7_combout\);

-- Location: FF_X12_Y20_N27
\u0|core0|cpu|R_ctrl_retaddr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|D_ctrl_retaddr~7_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|R_ctrl_retaddr~q\);

-- Location: LCCOMB_X16_Y19_N8
\u0|core0|cpu|R_src1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|R_src1~15_combout\ = (\u0|core0|cpu|R_ctrl_retaddr~q\ & ((\u0|core0|cpu|R_valid~q\) # ((\u0|core0|cpu|E_valid_from_R~q\ & \u0|core0|cpu|R_ctrl_br~q\)))) # (!\u0|core0|cpu|R_ctrl_retaddr~q\ & (\u0|core0|cpu|E_valid_from_R~q\ & 
-- (\u0|core0|cpu|R_ctrl_br~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_ctrl_retaddr~q\,
	datab => \u0|core0|cpu|E_valid_from_R~q\,
	datac => \u0|core0|cpu|R_ctrl_br~q\,
	datad => \u0|core0|cpu|R_valid~q\,
	combout => \u0|core0|cpu|R_src1~15_combout\);

-- Location: LCCOMB_X14_Y14_N20
\u0|core0|cpu|R_src1[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|R_src1[1]~17_combout\ = (!\u0|core0|cpu|R_src1~15_combout\ & (\u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1) & ((!\u0|core0|cpu|R_ctrl_jmp_direct~q\) # (!\u0|core0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_valid_from_R~q\,
	datab => \u0|core0|cpu|R_ctrl_jmp_direct~q\,
	datac => \u0|core0|cpu|R_src1~15_combout\,
	datad => \u0|core0|cpu|soc_core0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1),
	combout => \u0|core0|cpu|R_src1[1]~17_combout\);

-- Location: FF_X14_Y14_N21
\u0|core0|cpu|E_src1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|R_src1[1]~17_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src1\(1));

-- Location: LCCOMB_X14_Y12_N20
\u0|core0|cpu|E_mem_byte_en[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_mem_byte_en[2]~3_combout\ = (\u0|core0|cpu|D_ctrl_mem8~1_combout\ & ((\u0|core0|cpu|D_ctrl_mem16~1_combout\) # ((!\u0|core0|cpu|Add1~30_combout\ & \u0|core0|cpu|Add1~32_combout\)))) # (!\u0|core0|cpu|D_ctrl_mem8~1_combout\ & 
-- (((\u0|core0|cpu|Add1~32_combout\) # (!\u0|core0|cpu|D_ctrl_mem16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Add1~30_combout\,
	datab => \u0|core0|cpu|D_ctrl_mem8~1_combout\,
	datac => \u0|core0|cpu|Add1~32_combout\,
	datad => \u0|core0|cpu|D_ctrl_mem16~1_combout\,
	combout => \u0|core0|cpu|E_mem_byte_en[2]~3_combout\);

-- Location: FF_X14_Y12_N21
\u0|core0|cpu|d_byteenable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_mem_byte_en[2]~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|d_byteenable\(2));

-- Location: LCCOMB_X21_Y11_N26
\u0|mm_interconnect_0|cmd_mux_001|src_data[34]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(34) = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\u0|core0|cpu|d_byteenable\(2) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|d_byteenable\(2),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(34));

-- Location: LCCOMB_X19_Y16_N4
\u0|sdram_controller_0|i_count[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|i_count[1]~1_combout\ = (!\u0|sdram_controller_0|i_state.101~q\ & \u0|sdram_controller_0|i_state.000~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sdram_controller_0|i_state.101~q\,
	datad => \u0|sdram_controller_0|i_state.000~q\,
	combout => \u0|sdram_controller_0|i_count[1]~1_combout\);

-- Location: LCCOMB_X21_Y16_N22
\u0|sdram_controller_0|i_count[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|i_count[1]~0_combout\ = (!\u0|sdram_controller_0|i_count\(2) & (!\u0|sdram_controller_0|i_count\(1) & \u0|sdram_controller_0|i_state.011~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|i_count\(2),
	datac => \u0|sdram_controller_0|i_count\(1),
	datad => \u0|sdram_controller_0|i_state.011~q\,
	combout => \u0|sdram_controller_0|i_count[1]~0_combout\);

-- Location: LCCOMB_X18_Y7_N0
\u0|sdram_controller_0|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Add0~0_combout\ = \u0|sdram_controller_0|refresh_counter\(0) $ (VCC)
-- \u0|sdram_controller_0|Add0~1\ = CARRY(\u0|sdram_controller_0|refresh_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|refresh_counter\(0),
	datad => VCC,
	combout => \u0|sdram_controller_0|Add0~0_combout\,
	cout => \u0|sdram_controller_0|Add0~1\);

-- Location: FF_X18_Y7_N1
\u0|sdram_controller_0|refresh_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Add0~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|refresh_counter\(0));

-- Location: LCCOMB_X18_Y7_N2
\u0|sdram_controller_0|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Add0~2_combout\ = (\u0|sdram_controller_0|refresh_counter\(1) & (\u0|sdram_controller_0|Add0~1\ & VCC)) # (!\u0|sdram_controller_0|refresh_counter\(1) & (!\u0|sdram_controller_0|Add0~1\))
-- \u0|sdram_controller_0|Add0~3\ = CARRY((!\u0|sdram_controller_0|refresh_counter\(1) & !\u0|sdram_controller_0|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|refresh_counter\(1),
	datad => VCC,
	cin => \u0|sdram_controller_0|Add0~1\,
	combout => \u0|sdram_controller_0|Add0~2_combout\,
	cout => \u0|sdram_controller_0|Add0~3\);

-- Location: LCCOMB_X17_Y7_N12
\u0|sdram_controller_0|refresh_counter~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|refresh_counter~7_combout\ = (!\u0|sdram_controller_0|Equal0~3_combout\ & \u0|sdram_controller_0|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sdram_controller_0|Equal0~3_combout\,
	datad => \u0|sdram_controller_0|Add0~2_combout\,
	combout => \u0|sdram_controller_0|refresh_counter~7_combout\);

-- Location: FF_X17_Y7_N13
\u0|sdram_controller_0|refresh_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|refresh_counter~7_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|refresh_counter\(1));

-- Location: LCCOMB_X18_Y7_N4
\u0|sdram_controller_0|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Add0~4_combout\ = (\u0|sdram_controller_0|refresh_counter\(2) & ((GND) # (!\u0|sdram_controller_0|Add0~3\))) # (!\u0|sdram_controller_0|refresh_counter\(2) & (\u0|sdram_controller_0|Add0~3\ $ (GND)))
-- \u0|sdram_controller_0|Add0~5\ = CARRY((\u0|sdram_controller_0|refresh_counter\(2)) # (!\u0|sdram_controller_0|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|refresh_counter\(2),
	datad => VCC,
	cin => \u0|sdram_controller_0|Add0~3\,
	combout => \u0|sdram_controller_0|Add0~4_combout\,
	cout => \u0|sdram_controller_0|Add0~5\);

-- Location: FF_X18_Y7_N5
\u0|sdram_controller_0|refresh_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Add0~4_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|refresh_counter\(2));

-- Location: LCCOMB_X18_Y7_N6
\u0|sdram_controller_0|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Add0~6_combout\ = (\u0|sdram_controller_0|refresh_counter\(3) & (!\u0|sdram_controller_0|Add0~5\)) # (!\u0|sdram_controller_0|refresh_counter\(3) & (\u0|sdram_controller_0|Add0~5\ & VCC))
-- \u0|sdram_controller_0|Add0~7\ = CARRY((\u0|sdram_controller_0|refresh_counter\(3) & !\u0|sdram_controller_0|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|refresh_counter\(3),
	datad => VCC,
	cin => \u0|sdram_controller_0|Add0~5\,
	combout => \u0|sdram_controller_0|Add0~6_combout\,
	cout => \u0|sdram_controller_0|Add0~7\);

-- Location: LCCOMB_X18_Y7_N28
\u0|sdram_controller_0|refresh_counter[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|refresh_counter[3]~12_combout\ = !\u0|sdram_controller_0|Add0~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|Add0~6_combout\,
	combout => \u0|sdram_controller_0|refresh_counter[3]~12_combout\);

-- Location: FF_X18_Y7_N29
\u0|sdram_controller_0|refresh_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|refresh_counter[3]~12_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|refresh_counter\(3));

-- Location: LCCOMB_X18_Y7_N8
\u0|sdram_controller_0|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Add0~8_combout\ = (\u0|sdram_controller_0|refresh_counter\(4) & ((GND) # (!\u0|sdram_controller_0|Add0~7\))) # (!\u0|sdram_controller_0|refresh_counter\(4) & (\u0|sdram_controller_0|Add0~7\ $ (GND)))
-- \u0|sdram_controller_0|Add0~9\ = CARRY((\u0|sdram_controller_0|refresh_counter\(4)) # (!\u0|sdram_controller_0|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|refresh_counter\(4),
	datad => VCC,
	cin => \u0|sdram_controller_0|Add0~7\,
	combout => \u0|sdram_controller_0|Add0~8_combout\,
	cout => \u0|sdram_controller_0|Add0~9\);

-- Location: LCCOMB_X17_Y7_N18
\u0|sdram_controller_0|refresh_counter~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|refresh_counter~6_combout\ = (!\u0|sdram_controller_0|Equal0~3_combout\ & \u0|sdram_controller_0|Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Equal0~3_combout\,
	datac => \u0|sdram_controller_0|Add0~8_combout\,
	combout => \u0|sdram_controller_0|refresh_counter~6_combout\);

-- Location: FF_X17_Y7_N19
\u0|sdram_controller_0|refresh_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|refresh_counter~6_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|refresh_counter\(4));

-- Location: LCCOMB_X17_Y7_N30
\u0|sdram_controller_0|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Equal0~2_combout\ = (!\u0|sdram_controller_0|refresh_counter\(1) & (\u0|sdram_controller_0|refresh_counter\(3) & (!\u0|sdram_controller_0|refresh_counter\(4) & !\u0|sdram_controller_0|refresh_counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|refresh_counter\(1),
	datab => \u0|sdram_controller_0|refresh_counter\(3),
	datac => \u0|sdram_controller_0|refresh_counter\(4),
	datad => \u0|sdram_controller_0|refresh_counter\(2),
	combout => \u0|sdram_controller_0|Equal0~2_combout\);

-- Location: LCCOMB_X18_Y7_N10
\u0|sdram_controller_0|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Add0~10_combout\ = (\u0|sdram_controller_0|refresh_counter\(5) & (\u0|sdram_controller_0|Add0~9\ & VCC)) # (!\u0|sdram_controller_0|refresh_counter\(5) & (!\u0|sdram_controller_0|Add0~9\))
-- \u0|sdram_controller_0|Add0~11\ = CARRY((!\u0|sdram_controller_0|refresh_counter\(5) & !\u0|sdram_controller_0|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|refresh_counter\(5),
	datad => VCC,
	cin => \u0|sdram_controller_0|Add0~9\,
	combout => \u0|sdram_controller_0|Add0~10_combout\,
	cout => \u0|sdram_controller_0|Add0~11\);

-- Location: LCCOMB_X17_Y7_N6
\u0|sdram_controller_0|refresh_counter~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|refresh_counter~5_combout\ = (!\u0|sdram_controller_0|Equal0~3_combout\ & \u0|sdram_controller_0|Add0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Equal0~3_combout\,
	datac => \u0|sdram_controller_0|Add0~10_combout\,
	combout => \u0|sdram_controller_0|refresh_counter~5_combout\);

-- Location: FF_X17_Y7_N7
\u0|sdram_controller_0|refresh_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|refresh_counter~5_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|refresh_counter\(5));

-- Location: LCCOMB_X18_Y7_N12
\u0|sdram_controller_0|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Add0~12_combout\ = (\u0|sdram_controller_0|refresh_counter\(6) & ((GND) # (!\u0|sdram_controller_0|Add0~11\))) # (!\u0|sdram_controller_0|refresh_counter\(6) & (\u0|sdram_controller_0|Add0~11\ $ (GND)))
-- \u0|sdram_controller_0|Add0~13\ = CARRY((\u0|sdram_controller_0|refresh_counter\(6)) # (!\u0|sdram_controller_0|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|refresh_counter\(6),
	datad => VCC,
	cin => \u0|sdram_controller_0|Add0~11\,
	combout => \u0|sdram_controller_0|Add0~12_combout\,
	cout => \u0|sdram_controller_0|Add0~13\);

-- Location: LCCOMB_X17_Y7_N28
\u0|sdram_controller_0|refresh_counter~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|refresh_counter~4_combout\ = (!\u0|sdram_controller_0|Equal0~3_combout\ & \u0|sdram_controller_0|Add0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Equal0~3_combout\,
	datac => \u0|sdram_controller_0|Add0~12_combout\,
	combout => \u0|sdram_controller_0|refresh_counter~4_combout\);

-- Location: FF_X17_Y7_N29
\u0|sdram_controller_0|refresh_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|refresh_counter~4_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|refresh_counter\(6));

-- Location: LCCOMB_X18_Y7_N14
\u0|sdram_controller_0|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Add0~14_combout\ = (\u0|sdram_controller_0|refresh_counter\(7) & (!\u0|sdram_controller_0|Add0~13\)) # (!\u0|sdram_controller_0|refresh_counter\(7) & (\u0|sdram_controller_0|Add0~13\ & VCC))
-- \u0|sdram_controller_0|Add0~15\ = CARRY((\u0|sdram_controller_0|refresh_counter\(7) & !\u0|sdram_controller_0|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|refresh_counter\(7),
	datad => VCC,
	cin => \u0|sdram_controller_0|Add0~13\,
	combout => \u0|sdram_controller_0|Add0~14_combout\,
	cout => \u0|sdram_controller_0|Add0~15\);

-- Location: LCCOMB_X17_Y7_N26
\u0|sdram_controller_0|refresh_counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|refresh_counter~3_combout\ = (\u0|sdram_controller_0|Equal0~3_combout\) # (!\u0|sdram_controller_0|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Equal0~3_combout\,
	datac => \u0|sdram_controller_0|Add0~14_combout\,
	combout => \u0|sdram_controller_0|refresh_counter~3_combout\);

-- Location: FF_X17_Y7_N27
\u0|sdram_controller_0|refresh_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|refresh_counter~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|refresh_counter\(7));

-- Location: LCCOMB_X18_Y7_N16
\u0|sdram_controller_0|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Add0~16_combout\ = (\u0|sdram_controller_0|refresh_counter\(8) & (\u0|sdram_controller_0|Add0~15\ $ (GND))) # (!\u0|sdram_controller_0|refresh_counter\(8) & ((GND) # (!\u0|sdram_controller_0|Add0~15\)))
-- \u0|sdram_controller_0|Add0~17\ = CARRY((!\u0|sdram_controller_0|Add0~15\) # (!\u0|sdram_controller_0|refresh_counter\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|refresh_counter\(8),
	datad => VCC,
	cin => \u0|sdram_controller_0|Add0~15\,
	combout => \u0|sdram_controller_0|Add0~16_combout\,
	cout => \u0|sdram_controller_0|Add0~17\);

-- Location: LCCOMB_X18_Y7_N26
\u0|sdram_controller_0|refresh_counter[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|refresh_counter[8]~10_combout\ = !\u0|sdram_controller_0|Add0~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|Add0~16_combout\,
	combout => \u0|sdram_controller_0|refresh_counter[8]~10_combout\);

-- Location: FF_X18_Y7_N27
\u0|sdram_controller_0|refresh_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|refresh_counter[8]~10_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|refresh_counter\(8));

-- Location: LCCOMB_X17_Y7_N16
\u0|sdram_controller_0|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Equal0~1_combout\ = (!\u0|sdram_controller_0|refresh_counter\(5) & (!\u0|sdram_controller_0|refresh_counter\(6) & (\u0|sdram_controller_0|refresh_counter\(7) & \u0|sdram_controller_0|refresh_counter\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|refresh_counter\(5),
	datab => \u0|sdram_controller_0|refresh_counter\(6),
	datac => \u0|sdram_controller_0|refresh_counter\(7),
	datad => \u0|sdram_controller_0|refresh_counter\(8),
	combout => \u0|sdram_controller_0|Equal0~1_combout\);

-- Location: LCCOMB_X18_Y7_N18
\u0|sdram_controller_0|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Add0~18_combout\ = (\u0|sdram_controller_0|refresh_counter\(9) & (!\u0|sdram_controller_0|Add0~17\)) # (!\u0|sdram_controller_0|refresh_counter\(9) & (\u0|sdram_controller_0|Add0~17\ & VCC))
-- \u0|sdram_controller_0|Add0~19\ = CARRY((\u0|sdram_controller_0|refresh_counter\(9) & !\u0|sdram_controller_0|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|refresh_counter\(9),
	datad => VCC,
	cin => \u0|sdram_controller_0|Add0~17\,
	combout => \u0|sdram_controller_0|Add0~18_combout\,
	cout => \u0|sdram_controller_0|Add0~19\);

-- Location: LCCOMB_X17_Y7_N10
\u0|sdram_controller_0|refresh_counter[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|refresh_counter[9]~9_combout\ = !\u0|sdram_controller_0|Add0~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|Add0~18_combout\,
	combout => \u0|sdram_controller_0|refresh_counter[9]~9_combout\);

-- Location: FF_X17_Y7_N11
\u0|sdram_controller_0|refresh_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|refresh_counter[9]~9_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|refresh_counter\(9));

-- Location: LCCOMB_X18_Y7_N20
\u0|sdram_controller_0|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Add0~20_combout\ = (\u0|sdram_controller_0|refresh_counter\(10) & ((GND) # (!\u0|sdram_controller_0|Add0~19\))) # (!\u0|sdram_controller_0|refresh_counter\(10) & (\u0|sdram_controller_0|Add0~19\ $ (GND)))
-- \u0|sdram_controller_0|Add0~21\ = CARRY((\u0|sdram_controller_0|refresh_counter\(10)) # (!\u0|sdram_controller_0|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|refresh_counter\(10),
	datad => VCC,
	cin => \u0|sdram_controller_0|Add0~19\,
	combout => \u0|sdram_controller_0|Add0~20_combout\,
	cout => \u0|sdram_controller_0|Add0~21\);

-- Location: LCCOMB_X17_Y7_N22
\u0|sdram_controller_0|refresh_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|refresh_counter~2_combout\ = (!\u0|sdram_controller_0|Equal0~3_combout\ & \u0|sdram_controller_0|Add0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Equal0~3_combout\,
	datac => \u0|sdram_controller_0|Add0~20_combout\,
	combout => \u0|sdram_controller_0|refresh_counter~2_combout\);

-- Location: FF_X17_Y7_N23
\u0|sdram_controller_0|refresh_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|refresh_counter~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|refresh_counter\(10));

-- Location: LCCOMB_X18_Y7_N22
\u0|sdram_controller_0|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Add0~22_combout\ = (\u0|sdram_controller_0|refresh_counter\(11) & (\u0|sdram_controller_0|Add0~21\ & VCC)) # (!\u0|sdram_controller_0|refresh_counter\(11) & (!\u0|sdram_controller_0|Add0~21\))
-- \u0|sdram_controller_0|Add0~23\ = CARRY((!\u0|sdram_controller_0|refresh_counter\(11) & !\u0|sdram_controller_0|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|refresh_counter\(11),
	datad => VCC,
	cin => \u0|sdram_controller_0|Add0~21\,
	combout => \u0|sdram_controller_0|Add0~22_combout\,
	cout => \u0|sdram_controller_0|Add0~23\);

-- Location: LCCOMB_X17_Y7_N4
\u0|sdram_controller_0|refresh_counter~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|refresh_counter~1_combout\ = (!\u0|sdram_controller_0|Equal0~3_combout\ & \u0|sdram_controller_0|Add0~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sdram_controller_0|Equal0~3_combout\,
	datad => \u0|sdram_controller_0|Add0~22_combout\,
	combout => \u0|sdram_controller_0|refresh_counter~1_combout\);

-- Location: FF_X17_Y7_N5
\u0|sdram_controller_0|refresh_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|refresh_counter~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|refresh_counter\(11));

-- Location: LCCOMB_X18_Y7_N24
\u0|sdram_controller_0|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Add0~24_combout\ = \u0|sdram_controller_0|Add0~23\ $ (!\u0|sdram_controller_0|refresh_counter\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|refresh_counter\(12),
	cin => \u0|sdram_controller_0|Add0~23\,
	combout => \u0|sdram_controller_0|Add0~24_combout\);

-- Location: LCCOMB_X17_Y7_N8
\u0|sdram_controller_0|refresh_counter~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|refresh_counter~0_combout\ = (\u0|sdram_controller_0|Equal0~3_combout\) # (!\u0|sdram_controller_0|Add0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sdram_controller_0|Equal0~3_combout\,
	datad => \u0|sdram_controller_0|Add0~24_combout\,
	combout => \u0|sdram_controller_0|refresh_counter~0_combout\);

-- Location: FF_X17_Y7_N9
\u0|sdram_controller_0|refresh_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|refresh_counter~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|refresh_counter\(12));

-- Location: LCCOMB_X17_Y7_N24
\u0|sdram_controller_0|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Equal0~0_combout\ = (!\u0|sdram_controller_0|refresh_counter\(10) & (!\u0|sdram_controller_0|refresh_counter\(11) & (\u0|sdram_controller_0|refresh_counter\(12) & \u0|sdram_controller_0|refresh_counter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|refresh_counter\(10),
	datab => \u0|sdram_controller_0|refresh_counter\(11),
	datac => \u0|sdram_controller_0|refresh_counter\(12),
	datad => \u0|sdram_controller_0|refresh_counter\(9),
	combout => \u0|sdram_controller_0|Equal0~0_combout\);

-- Location: LCCOMB_X17_Y7_N0
\u0|sdram_controller_0|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Equal0~3_combout\ = (\u0|sdram_controller_0|Equal0~2_combout\ & (\u0|sdram_controller_0|Equal0~1_combout\ & (!\u0|sdram_controller_0|refresh_counter\(0) & \u0|sdram_controller_0|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Equal0~2_combout\,
	datab => \u0|sdram_controller_0|Equal0~1_combout\,
	datac => \u0|sdram_controller_0|refresh_counter\(0),
	datad => \u0|sdram_controller_0|Equal0~0_combout\,
	combout => \u0|sdram_controller_0|Equal0~3_combout\);

-- Location: LCCOMB_X19_Y16_N18
\u0|sdram_controller_0|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector8~0_combout\ = (\u0|sdram_controller_0|Equal0~3_combout\ & !\u0|sdram_controller_0|i_state.000~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|Equal0~3_combout\,
	datad => \u0|sdram_controller_0|i_state.000~q\,
	combout => \u0|sdram_controller_0|Selector8~0_combout\);

-- Location: FF_X19_Y16_N19
\u0|sdram_controller_0|i_state.001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector8~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|i_state.001~q\);

-- Location: LCCOMB_X21_Y16_N28
\u0|sdram_controller_0|Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector16~0_combout\ = (\u0|sdram_controller_0|i_next.010~q\ & ((\u0|sdram_controller_0|i_state.101~q\) # ((\u0|sdram_controller_0|i_state.011~q\) # (!\u0|sdram_controller_0|i_state.000~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_state.101~q\,
	datab => \u0|sdram_controller_0|i_state.000~q\,
	datac => \u0|sdram_controller_0|i_next.010~q\,
	datad => \u0|sdram_controller_0|i_state.011~q\,
	combout => \u0|sdram_controller_0|Selector16~0_combout\);

-- Location: LCCOMB_X19_Y16_N20
\u0|sdram_controller_0|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector6~0_combout\ = (\u0|sdram_controller_0|i_refs\(0) & (\u0|sdram_controller_0|i_state.000~q\ & !\u0|sdram_controller_0|i_state.010~q\)) # (!\u0|sdram_controller_0|i_refs\(0) & ((\u0|sdram_controller_0|i_state.010~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_state.000~q\,
	datac => \u0|sdram_controller_0|i_refs\(0),
	datad => \u0|sdram_controller_0|i_state.010~q\,
	combout => \u0|sdram_controller_0|Selector6~0_combout\);

-- Location: FF_X19_Y16_N21
\u0|sdram_controller_0|i_refs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector6~0_combout\,
	ena => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|i_refs\(0));

-- Location: LCCOMB_X19_Y16_N0
\u0|sdram_controller_0|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector5~0_combout\ = (\u0|sdram_controller_0|i_state.010~q\ & ((\u0|sdram_controller_0|i_refs\(0) $ (\u0|sdram_controller_0|i_refs\(1))))) # (!\u0|sdram_controller_0|i_state.010~q\ & (\u0|sdram_controller_0|i_state.000~q\ & 
-- ((\u0|sdram_controller_0|i_refs\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_state.000~q\,
	datab => \u0|sdram_controller_0|i_refs\(0),
	datac => \u0|sdram_controller_0|i_refs\(1),
	datad => \u0|sdram_controller_0|i_state.010~q\,
	combout => \u0|sdram_controller_0|Selector5~0_combout\);

-- Location: FF_X19_Y16_N1
\u0|sdram_controller_0|i_refs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector5~0_combout\,
	ena => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|i_refs\(1));

-- Location: LCCOMB_X19_Y16_N6
\u0|sdram_controller_0|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector4~0_combout\ = (\u0|sdram_controller_0|i_state.010~q\ & (\u0|sdram_controller_0|i_refs\(2) $ (((\u0|sdram_controller_0|i_refs\(1) & \u0|sdram_controller_0|i_refs\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_state.010~q\,
	datab => \u0|sdram_controller_0|i_refs\(1),
	datac => \u0|sdram_controller_0|i_refs\(2),
	datad => \u0|sdram_controller_0|i_refs\(0),
	combout => \u0|sdram_controller_0|Selector4~0_combout\);

-- Location: LCCOMB_X19_Y16_N14
\u0|sdram_controller_0|Selector4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector4~1_combout\ = (\u0|sdram_controller_0|Selector4~0_combout\) # ((\u0|sdram_controller_0|i_state.000~q\ & (\u0|sdram_controller_0|i_refs\(2) & !\u0|sdram_controller_0|i_state.010~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_state.000~q\,
	datab => \u0|sdram_controller_0|Selector4~0_combout\,
	datac => \u0|sdram_controller_0|i_refs\(2),
	datad => \u0|sdram_controller_0|i_state.010~q\,
	combout => \u0|sdram_controller_0|Selector4~1_combout\);

-- Location: FF_X19_Y16_N15
\u0|sdram_controller_0|i_refs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector4~1_combout\,
	ena => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|i_refs\(2));

-- Location: LCCOMB_X19_Y16_N2
\u0|sdram_controller_0|Selector18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector18~1_combout\ = (!\u0|sdram_controller_0|i_refs\(1) & (!\u0|sdram_controller_0|i_refs\(2) & \u0|sdram_controller_0|i_refs\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|i_refs\(1),
	datac => \u0|sdram_controller_0|i_refs\(2),
	datad => \u0|sdram_controller_0|i_refs\(0),
	combout => \u0|sdram_controller_0|Selector18~1_combout\);

-- Location: LCCOMB_X21_Y16_N26
\u0|sdram_controller_0|Selector16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector16~1_combout\ = (\u0|sdram_controller_0|i_state.001~q\) # ((\u0|sdram_controller_0|Selector16~0_combout\) # ((\u0|sdram_controller_0|i_state.010~q\ & !\u0|sdram_controller_0|Selector18~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_state.001~q\,
	datab => \u0|sdram_controller_0|Selector16~0_combout\,
	datac => \u0|sdram_controller_0|i_state.010~q\,
	datad => \u0|sdram_controller_0|Selector18~1_combout\,
	combout => \u0|sdram_controller_0|Selector16~1_combout\);

-- Location: FF_X21_Y16_N27
\u0|sdram_controller_0|i_next.010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector16~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|i_next.010~q\);

-- Location: LCCOMB_X21_Y16_N14
\u0|sdram_controller_0|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector9~0_combout\ = (\u0|sdram_controller_0|i_next.010~q\ & (!\u0|sdram_controller_0|i_count\(2) & (!\u0|sdram_controller_0|i_count\(1) & \u0|sdram_controller_0|i_state.011~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_next.010~q\,
	datab => \u0|sdram_controller_0|i_count\(2),
	datac => \u0|sdram_controller_0|i_count\(1),
	datad => \u0|sdram_controller_0|i_state.011~q\,
	combout => \u0|sdram_controller_0|Selector9~0_combout\);

-- Location: FF_X21_Y16_N15
\u0|sdram_controller_0|i_state.010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector9~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|i_state.010~q\);

-- Location: LCCOMB_X21_Y16_N6
\u0|sdram_controller_0|i_count[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|i_count[0]~4_combout\ = (\u0|sdram_controller_0|i_state.011~q\ & (!\u0|sdram_controller_0|i_count\(0))) # (!\u0|sdram_controller_0|i_state.011~q\ & ((\u0|sdram_controller_0|i_state.010~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_state.011~q\,
	datac => \u0|sdram_controller_0|i_count\(0),
	datad => \u0|sdram_controller_0|i_state.010~q\,
	combout => \u0|sdram_controller_0|i_count[0]~4_combout\);

-- Location: LCCOMB_X21_Y16_N30
\u0|sdram_controller_0|i_count[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|i_count[0]~5_combout\ = (\u0|sdram_controller_0|i_count[1]~0_combout\ & (((\u0|sdram_controller_0|i_count\(0))))) # (!\u0|sdram_controller_0|i_count[1]~0_combout\ & ((\u0|sdram_controller_0|i_count[1]~1_combout\ & 
-- (\u0|sdram_controller_0|i_count[0]~4_combout\)) # (!\u0|sdram_controller_0|i_count[1]~1_combout\ & ((\u0|sdram_controller_0|i_count\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_count[1]~0_combout\,
	datab => \u0|sdram_controller_0|i_count[0]~4_combout\,
	datac => \u0|sdram_controller_0|i_count\(0),
	datad => \u0|sdram_controller_0|i_count[1]~1_combout\,
	combout => \u0|sdram_controller_0|i_count[0]~5_combout\);

-- Location: FF_X21_Y16_N31
\u0|sdram_controller_0|i_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|i_count[0]~5_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|i_count\(0));

-- Location: LCCOMB_X21_Y16_N2
\u0|sdram_controller_0|i_count[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|i_count[1]~2_combout\ = (\u0|sdram_controller_0|i_state.011~q\ & (\u0|sdram_controller_0|i_count\(1) $ ((!\u0|sdram_controller_0|i_count\(0))))) # (!\u0|sdram_controller_0|i_state.011~q\ & 
-- (((\u0|sdram_controller_0|i_state.010~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_state.011~q\,
	datab => \u0|sdram_controller_0|i_count\(1),
	datac => \u0|sdram_controller_0|i_count\(0),
	datad => \u0|sdram_controller_0|i_state.010~q\,
	combout => \u0|sdram_controller_0|i_count[1]~2_combout\);

-- Location: LCCOMB_X21_Y16_N4
\u0|sdram_controller_0|i_count[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|i_count[1]~3_combout\ = (\u0|sdram_controller_0|i_count[1]~0_combout\ & (((\u0|sdram_controller_0|i_count\(1))))) # (!\u0|sdram_controller_0|i_count[1]~0_combout\ & ((\u0|sdram_controller_0|i_count[1]~1_combout\ & 
-- (\u0|sdram_controller_0|i_count[1]~2_combout\)) # (!\u0|sdram_controller_0|i_count[1]~1_combout\ & ((\u0|sdram_controller_0|i_count\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_count[1]~0_combout\,
	datab => \u0|sdram_controller_0|i_count[1]~2_combout\,
	datac => \u0|sdram_controller_0|i_count\(1),
	datad => \u0|sdram_controller_0|i_count[1]~1_combout\,
	combout => \u0|sdram_controller_0|i_count[1]~3_combout\);

-- Location: FF_X21_Y16_N5
\u0|sdram_controller_0|i_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|i_count[1]~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|i_count\(1));

-- Location: LCCOMB_X21_Y16_N0
\u0|sdram_controller_0|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector13~0_combout\ = (\u0|sdram_controller_0|i_state.011~q\ & ((\u0|sdram_controller_0|i_count\(1)) # (\u0|sdram_controller_0|i_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|i_count\(1),
	datac => \u0|sdram_controller_0|i_count\(0),
	datad => \u0|sdram_controller_0|i_state.011~q\,
	combout => \u0|sdram_controller_0|Selector13~0_combout\);

-- Location: LCCOMB_X21_Y16_N18
\u0|sdram_controller_0|Selector13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector13~1_combout\ = (\u0|sdram_controller_0|i_state.111~q\) # ((\u0|sdram_controller_0|i_count\(2) & ((\u0|sdram_controller_0|Selector13~0_combout\) # (!\u0|sdram_controller_0|i_count[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_count[1]~1_combout\,
	datab => \u0|sdram_controller_0|Selector13~0_combout\,
	datac => \u0|sdram_controller_0|i_count\(2),
	datad => \u0|sdram_controller_0|i_state.111~q\,
	combout => \u0|sdram_controller_0|Selector13~1_combout\);

-- Location: FF_X21_Y16_N19
\u0|sdram_controller_0|i_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector13~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|i_count\(2));

-- Location: LCCOMB_X21_Y16_N20
\u0|sdram_controller_0|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector18~0_combout\ = (\u0|sdram_controller_0|i_next.111~q\ & ((\u0|sdram_controller_0|i_state.101~q\) # ((\u0|sdram_controller_0|i_state.011~q\) # (!\u0|sdram_controller_0|i_state.000~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_state.101~q\,
	datab => \u0|sdram_controller_0|i_next.111~q\,
	datac => \u0|sdram_controller_0|i_state.000~q\,
	datad => \u0|sdram_controller_0|i_state.011~q\,
	combout => \u0|sdram_controller_0|Selector18~0_combout\);

-- Location: LCCOMB_X21_Y16_N24
\u0|sdram_controller_0|Selector18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector18~2_combout\ = (\u0|sdram_controller_0|Selector18~0_combout\) # ((\u0|sdram_controller_0|Selector18~1_combout\ & \u0|sdram_controller_0|i_state.010~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Selector18~1_combout\,
	datab => \u0|sdram_controller_0|Selector18~0_combout\,
	datad => \u0|sdram_controller_0|i_state.010~q\,
	combout => \u0|sdram_controller_0|Selector18~2_combout\);

-- Location: FF_X21_Y16_N25
\u0|sdram_controller_0|i_next.111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector18~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|i_next.111~q\);

-- Location: LCCOMB_X21_Y16_N10
\u0|sdram_controller_0|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector12~0_combout\ = (\u0|sdram_controller_0|i_state.011~q\ & (!\u0|sdram_controller_0|i_count\(2) & (!\u0|sdram_controller_0|i_count\(1) & \u0|sdram_controller_0|i_next.111~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_state.011~q\,
	datab => \u0|sdram_controller_0|i_count\(2),
	datac => \u0|sdram_controller_0|i_count\(1),
	datad => \u0|sdram_controller_0|i_next.111~q\,
	combout => \u0|sdram_controller_0|Selector12~0_combout\);

-- Location: FF_X21_Y16_N11
\u0|sdram_controller_0|i_state.111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector12~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|i_state.111~q\);

-- Location: LCCOMB_X21_Y16_N8
\u0|sdram_controller_0|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector10~0_combout\ = (\u0|sdram_controller_0|i_state.001~q\) # ((\u0|sdram_controller_0|i_state.011~q\ & ((\u0|sdram_controller_0|i_count\(2)) # (\u0|sdram_controller_0|i_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_state.001~q\,
	datab => \u0|sdram_controller_0|i_count\(2),
	datac => \u0|sdram_controller_0|i_count\(1),
	datad => \u0|sdram_controller_0|i_state.011~q\,
	combout => \u0|sdram_controller_0|Selector10~0_combout\);

-- Location: LCCOMB_X21_Y16_N12
\u0|sdram_controller_0|Selector10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector10~1_combout\ = (\u0|sdram_controller_0|i_state.111~q\) # ((\u0|sdram_controller_0|Selector10~0_combout\) # (\u0|sdram_controller_0|i_state.010~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_state.111~q\,
	datac => \u0|sdram_controller_0|Selector10~0_combout\,
	datad => \u0|sdram_controller_0|i_state.010~q\,
	combout => \u0|sdram_controller_0|Selector10~1_combout\);

-- Location: FF_X21_Y16_N13
\u0|sdram_controller_0|i_state.011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector10~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|i_state.011~q\);

-- Location: LCCOMB_X19_Y16_N10
\u0|sdram_controller_0|i_next.000~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|i_next.000~0_combout\ = (\u0|sdram_controller_0|i_next.000~q\) # ((\u0|sdram_controller_0|i_state.000~q\ & (!\u0|sdram_controller_0|i_state.011~q\ & !\u0|sdram_controller_0|i_state.101~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_state.000~q\,
	datab => \u0|sdram_controller_0|i_state.011~q\,
	datac => \u0|sdram_controller_0|i_next.000~q\,
	datad => \u0|sdram_controller_0|i_state.101~q\,
	combout => \u0|sdram_controller_0|i_next.000~0_combout\);

-- Location: FF_X19_Y16_N11
\u0|sdram_controller_0|i_next.000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|i_next.000~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|i_next.000~q\);

-- Location: LCCOMB_X19_Y16_N12
\u0|sdram_controller_0|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector7~0_combout\ = (\u0|sdram_controller_0|i_next.000~q\ & ((\u0|sdram_controller_0|Equal0~3_combout\) # ((\u0|sdram_controller_0|i_state.000~q\)))) # (!\u0|sdram_controller_0|i_next.000~q\ & 
-- (!\u0|sdram_controller_0|i_count[1]~0_combout\ & ((\u0|sdram_controller_0|Equal0~3_combout\) # (\u0|sdram_controller_0|i_state.000~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_next.000~q\,
	datab => \u0|sdram_controller_0|Equal0~3_combout\,
	datac => \u0|sdram_controller_0|i_state.000~q\,
	datad => \u0|sdram_controller_0|i_count[1]~0_combout\,
	combout => \u0|sdram_controller_0|Selector7~0_combout\);

-- Location: FF_X19_Y16_N13
\u0|sdram_controller_0|i_state.000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector7~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|i_state.000~q\);

-- Location: LCCOMB_X19_Y16_N22
\u0|sdram_controller_0|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|WideOr6~0_combout\ = (\u0|sdram_controller_0|i_state.000~q\ & !\u0|sdram_controller_0|i_state.011~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_state.000~q\,
	datac => \u0|sdram_controller_0|i_state.011~q\,
	combout => \u0|sdram_controller_0|WideOr6~0_combout\);

-- Location: LCCOMB_X19_Y16_N24
\u0|sdram_controller_0|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector17~0_combout\ = (\u0|sdram_controller_0|i_state.111~q\) # ((\u0|sdram_controller_0|i_next.101~q\ & ((\u0|sdram_controller_0|i_state.101~q\) # (!\u0|sdram_controller_0|WideOr6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|WideOr6~0_combout\,
	datab => \u0|sdram_controller_0|i_state.101~q\,
	datac => \u0|sdram_controller_0|i_next.101~q\,
	datad => \u0|sdram_controller_0|i_state.111~q\,
	combout => \u0|sdram_controller_0|Selector17~0_combout\);

-- Location: FF_X19_Y16_N25
\u0|sdram_controller_0|i_next.101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector17~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|i_next.101~q\);

-- Location: LCCOMB_X19_Y16_N8
\u0|sdram_controller_0|i_state.101~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|i_state.101~0_combout\ = (\u0|sdram_controller_0|i_state.101~q\) # ((\u0|sdram_controller_0|i_next.101~q\ & \u0|sdram_controller_0|i_count[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|i_next.101~q\,
	datac => \u0|sdram_controller_0|i_state.101~q\,
	datad => \u0|sdram_controller_0|i_count[1]~0_combout\,
	combout => \u0|sdram_controller_0|i_state.101~0_combout\);

-- Location: FF_X19_Y16_N9
\u0|sdram_controller_0|i_state.101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|i_state.101~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|i_state.101~q\);

-- Location: LCCOMB_X24_Y7_N16
\u0|sdram_controller_0|init_done~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|init_done~0_combout\ = (\u0|sdram_controller_0|init_done~q\) # (\u0|sdram_controller_0|i_state.101~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sdram_controller_0|init_done~q\,
	datad => \u0|sdram_controller_0|i_state.101~q\,
	combout => \u0|sdram_controller_0|init_done~0_combout\);

-- Location: FF_X24_Y7_N17
\u0|sdram_controller_0|init_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|init_done~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|init_done~q\);

-- Location: LCCOMB_X16_Y10_N14
\u0|mm_interconnect_0|cmd_mux_001|src_data[55]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(55) = (\u0|core0|cpu|F_pc\(17) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\u0|core0|cpu|W_alu_result\(19) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))))) # (!\u0|core0|cpu|F_pc\(17) & 
-- (\u0|core0|cpu|W_alu_result\(19) & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_pc\(17),
	datab => \u0|core0|cpu|W_alu_result\(19),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(55));

-- Location: FF_X16_Y10_N15
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(55),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(19));

-- Location: LCCOMB_X19_Y6_N8
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[37]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[37]~12_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(19))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & ((\u0|mm_interconnect_0|cmd_mux_001|src_data\(55))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(19),
	datad => \u0|mm_interconnect_0|cmd_mux_001|src_data\(55),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[37]~12_combout\);

-- Location: LCCOMB_X17_Y8_N12
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|wr_address~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|wr_address~0_combout\ = \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|wr_address~q\ $ 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|always2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|wr_address~q\,
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|always2~0_combout\,
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|wr_address~0_combout\);

-- Location: FF_X17_Y8_N13
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|wr_address\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|wr_address~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|wr_address~q\);

-- Location: LCCOMB_X17_Y8_N14
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|wr_address~q\ & 
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|always2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|wr_address~q\,
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|always2~0_combout\,
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\);

-- Location: FF_X19_Y6_N31
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[37]~12_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(36));

-- Location: LCCOMB_X17_Y8_N24
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\ = (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|wr_address~q\ & 
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|always2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|wr_address~q\,
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|always2~0_combout\,
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\);

-- Location: FF_X19_Y6_N9
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[37]~12_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(36));

-- Location: LCCOMB_X19_Y5_N18
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[36]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[36]~12_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(36))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\,
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(36),
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(36),
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[36]~12_combout\);

-- Location: LCCOMB_X23_Y7_N2
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|Equal1~0_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries\(0)) # 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries\(0),
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries\(1),
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|Equal1~0_combout\);

-- Location: LCCOMB_X13_Y11_N0
\u0|mm_interconnect_0|cmd_mux_001|src_data[51]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(51) = (\u0|core0|cpu|W_alu_result\(15) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # ((\u0|core0|cpu|F_pc\(13) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1))))) # 
-- (!\u0|core0|cpu|W_alu_result\(15) & (\u0|core0|cpu|F_pc\(13) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(15),
	datab => \u0|core0|cpu|F_pc\(13),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(51));

-- Location: FF_X13_Y11_N1
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(51),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(15));

-- Location: LCCOMB_X12_Y7_N4
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[33]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[33]~8_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(15)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (\u0|mm_interconnect_0|cmd_mux_001|src_data\(51)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	datac => \u0|mm_interconnect_0|cmd_mux_001|src_data\(51),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(15),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[33]~8_combout\);

-- Location: FF_X12_Y7_N5
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[33]~8_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(32));

-- Location: FF_X12_Y7_N19
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[33]~8_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(32));

-- Location: LCCOMB_X14_Y7_N24
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[32]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[32]~9_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(32)))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(32)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(32),
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(32),
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\,
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[32]~9_combout\);

-- Location: FF_X14_Y7_N25
\u0|sdram_controller_0|active_addr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[32]~9_combout\,
	ena => \u0|sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|active_addr\(14));

-- Location: LCCOMB_X13_Y11_N6
\u0|mm_interconnect_0|cmd_mux_001|src_data[52]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(52) = (\u0|core0|cpu|F_pc\(14) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\u0|core0|cpu|W_alu_result\(16) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))))) # (!\u0|core0|cpu|F_pc\(14) & 
-- (\u0|core0|cpu|W_alu_result\(16) & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_pc\(14),
	datab => \u0|core0|cpu|W_alu_result\(16),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(52));

-- Location: FF_X13_Y11_N7
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(52),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(16));

-- Location: LCCOMB_X13_Y7_N26
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[34]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[34]~7_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(16))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & ((\u0|mm_interconnect_0|cmd_mux_001|src_data\(52))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(16),
	datad => \u0|mm_interconnect_0|cmd_mux_001|src_data\(52),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[34]~7_combout\);

-- Location: FF_X13_Y7_N9
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[34]~7_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(33));

-- Location: FF_X13_Y7_N27
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[34]~7_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(33));

-- Location: LCCOMB_X14_Y7_N10
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[33]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[33]~8_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(33))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(33),
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(33),
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\,
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[33]~8_combout\);

-- Location: FF_X14_Y7_N11
\u0|sdram_controller_0|active_addr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[33]~8_combout\,
	ena => \u0|sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|active_addr\(15));

-- Location: LCCOMB_X14_Y7_N20
\u0|sdram_controller_0|pending~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|pending~5_combout\ = (\u0|sdram_controller_0|active_addr\(14) & (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[32]~9_combout\ & (\u0|sdram_controller_0|active_addr\(15) $ 
-- (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[33]~8_combout\)))) # (!\u0|sdram_controller_0|active_addr\(14) & (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[32]~9_combout\ & 
-- (\u0|sdram_controller_0|active_addr\(15) $ (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[33]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|active_addr\(14),
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[32]~9_combout\,
	datac => \u0|sdram_controller_0|active_addr\(15),
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[33]~8_combout\,
	combout => \u0|sdram_controller_0|pending~5_combout\);

-- Location: LCCOMB_X16_Y10_N0
\u0|mm_interconnect_0|cmd_mux_001|src_data[53]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(53) = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ((\u0|core0|cpu|W_alu_result\(17)) # ((\u0|core0|cpu|F_pc\(15) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (\u0|core0|cpu|F_pc\(15) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \u0|core0|cpu|F_pc\(15),
	datac => \u0|core0|cpu|W_alu_result\(17),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(53));

-- Location: FF_X16_Y10_N1
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(53),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(17));

-- Location: LCCOMB_X19_Y6_N18
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[35]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[35]~9_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(17)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (\u0|mm_interconnect_0|cmd_mux_001|src_data\(53)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|src_data\(53),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(17),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[35]~9_combout\);

-- Location: FF_X19_Y6_N19
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[35]~9_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(34));

-- Location: LCCOMB_X19_Y6_N16
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[34]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[34]~feeder_combout\ = \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[35]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[35]~9_combout\,
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[34]~feeder_combout\);

-- Location: FF_X19_Y6_N17
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[34]~feeder_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(34));

-- Location: LCCOMB_X21_Y6_N8
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[34]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[34]~10_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(34)))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(34)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(34),
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\,
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(34),
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[34]~10_combout\);

-- Location: FF_X21_Y6_N9
\u0|sdram_controller_0|active_addr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[34]~10_combout\,
	ena => \u0|sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|active_addr\(16));

-- Location: LCCOMB_X16_Y10_N2
\u0|mm_interconnect_0|cmd_mux_001|src_data[54]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(54) = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\u0|core0|cpu|F_pc\(16)) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|core0|cpu|W_alu_result\(18))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|core0|cpu|W_alu_result\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datab => \u0|core0|cpu|F_pc\(16),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|core0|cpu|W_alu_result\(18),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(54));

-- Location: FF_X16_Y10_N3
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(54),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(18));

-- Location: LCCOMB_X17_Y9_N12
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[36]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[36]~10_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(18)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (\u0|mm_interconnect_0|cmd_mux_001|src_data\(54)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_001|src_data\(54),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(18),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[36]~10_combout\);

-- Location: FF_X17_Y9_N13
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[36]~10_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(35));

-- Location: FF_X21_Y6_N3
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[36]~10_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(35));

-- Location: LCCOMB_X21_Y6_N12
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[35]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[35]~23_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(35))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(35),
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\,
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(35),
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[35]~23_combout\);

-- Location: FF_X21_Y6_N13
\u0|sdram_controller_0|active_addr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[35]~23_combout\,
	ena => \u0|sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|active_addr\(17));

-- Location: LCCOMB_X21_Y6_N2
\u0|sdram_controller_0|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Equal3~0_combout\ = \u0|sdram_controller_0|active_addr\(17) $ (((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(35))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(35))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\,
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(35),
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(35),
	datad => \u0|sdram_controller_0|active_addr\(17),
	combout => \u0|sdram_controller_0|Equal3~0_combout\);

-- Location: LCCOMB_X21_Y6_N30
\u0|sdram_controller_0|pending~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|pending~6_combout\ = (\u0|sdram_controller_0|pending~5_combout\ & (!\u0|sdram_controller_0|Equal3~0_combout\ & (\u0|sdram_controller_0|active_addr\(16) $ 
-- (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[34]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|pending~5_combout\,
	datab => \u0|sdram_controller_0|active_addr\(16),
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[34]~10_combout\,
	datad => \u0|sdram_controller_0|Equal3~0_combout\,
	combout => \u0|sdram_controller_0|pending~6_combout\);

-- Location: LCCOMB_X22_Y5_N22
\u0|sdram_controller_0|pending~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|pending~9_combout\ = (\u0|sdram_controller_0|pending~4_combout\ & (\u0|sdram_controller_0|pending~6_combout\ & \u0|sdram_controller_0|pending~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|pending~4_combout\,
	datac => \u0|sdram_controller_0|pending~6_combout\,
	datad => \u0|sdram_controller_0|pending~8_combout\,
	combout => \u0|sdram_controller_0|pending~9_combout\);

-- Location: LCCOMB_X23_Y6_N16
\u0|sdram_controller_0|Selector27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector27~1_combout\ = (!\u0|sdram_controller_0|refresh_request~q\ & (\u0|sdram_controller_0|pending~9_combout\ & (\u0|sdram_controller_0|m_state.100000000~q\ & 
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|refresh_request~q\,
	datab => \u0|sdram_controller_0|pending~9_combout\,
	datac => \u0|sdram_controller_0|m_state.100000000~q\,
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|Equal1~0_combout\,
	combout => \u0|sdram_controller_0|Selector27~1_combout\);

-- Location: LCCOMB_X24_Y3_N8
\u0|sdram_controller_0|Selector24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector24~0_combout\ = (\u0|sdram_controller_0|m_state.000000100~q\ & !\u0|sdram_controller_0|m_count\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|m_state.000000100~q\,
	datad => \u0|sdram_controller_0|m_count\(1),
	combout => \u0|sdram_controller_0|Selector24~0_combout\);

-- Location: LCCOMB_X23_Y6_N22
\u0|sdram_controller_0|Selector27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector27~0_combout\ = (\u0|sdram_controller_0|Selector24~0_combout\ & (((!\u0|sdram_controller_0|refresh_request~q\ & !\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|Equal1~0_combout\)) # 
-- (!\u0|sdram_controller_0|m_state.100000000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Selector24~0_combout\,
	datab => \u0|sdram_controller_0|m_state.100000000~q\,
	datac => \u0|sdram_controller_0|refresh_request~q\,
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|Equal1~0_combout\,
	combout => \u0|sdram_controller_0|Selector27~0_combout\);

-- Location: LCCOMB_X19_Y5_N24
\u0|sdram_controller_0|active_rnw~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|active_rnw~feeder_combout\ = \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[40]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[40]~1_combout\,
	combout => \u0|sdram_controller_0|active_rnw~feeder_combout\);

-- Location: FF_X19_Y5_N25
\u0|sdram_controller_0|active_rnw\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|active_rnw~feeder_combout\,
	ena => \u0|sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|active_rnw~q\);

-- Location: LCCOMB_X23_Y6_N24
\u0|sdram_controller_0|Selector34~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector34~2_combout\ = (\u0|sdram_controller_0|active_rnw~q\ & \u0|sdram_controller_0|Selector35~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|active_rnw~q\,
	datad => \u0|sdram_controller_0|Selector35~0_combout\,
	combout => \u0|sdram_controller_0|Selector34~2_combout\);

-- Location: LCCOMB_X23_Y6_N20
\u0|sdram_controller_0|Selector34~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector34~5_combout\ = (\u0|sdram_controller_0|Selector41~0_combout\ & (\u0|sdram_controller_0|refresh_request~q\ & ((\u0|sdram_controller_0|m_state.000010000~q\) # (\u0|sdram_controller_0|m_state.000001000~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Selector41~0_combout\,
	datab => \u0|sdram_controller_0|m_state.000010000~q\,
	datac => \u0|sdram_controller_0|refresh_request~q\,
	datad => \u0|sdram_controller_0|m_state.000001000~q\,
	combout => \u0|sdram_controller_0|Selector34~5_combout\);

-- Location: LCCOMB_X23_Y6_N30
\u0|sdram_controller_0|Selector34~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector34~3_combout\ = (\u0|sdram_controller_0|m_state.000000010~q\) # ((!\u0|sdram_controller_0|m_state.000000001~q\ & ((\u0|sdram_controller_0|refresh_request~q\) # (!\u0|sdram_controller_0|init_done~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000000010~q\,
	datab => \u0|sdram_controller_0|m_state.000000001~q\,
	datac => \u0|sdram_controller_0|refresh_request~q\,
	datad => \u0|sdram_controller_0|init_done~q\,
	combout => \u0|sdram_controller_0|Selector34~3_combout\);

-- Location: LCCOMB_X23_Y6_N8
\u0|sdram_controller_0|Selector34~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector34~4_combout\ = (\u0|sdram_controller_0|Selector34~5_combout\) # ((\u0|sdram_controller_0|Selector34~3_combout\) # (!\u0|sdram_controller_0|Selector35~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|Selector34~5_combout\,
	datac => \u0|sdram_controller_0|Selector34~3_combout\,
	datad => \u0|sdram_controller_0|Selector35~0_combout\,
	combout => \u0|sdram_controller_0|Selector34~4_combout\);

-- Location: FF_X23_Y6_N25
\u0|sdram_controller_0|m_next.000001000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector34~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|sdram_controller_0|ALT_INV_m_state.000000010~q\,
	ena => \u0|sdram_controller_0|Selector34~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_next.000001000~q\);

-- Location: LCCOMB_X23_Y6_N28
\u0|sdram_controller_0|Selector27~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector27~2_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[40]~1_combout\ & ((\u0|sdram_controller_0|Selector27~1_combout\) # ((\u0|sdram_controller_0|Selector27~0_combout\ & 
-- \u0|sdram_controller_0|m_next.000001000~q\)))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[40]~1_combout\ & (((\u0|sdram_controller_0|Selector27~0_combout\ & \u0|sdram_controller_0|m_next.000001000~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[40]~1_combout\,
	datab => \u0|sdram_controller_0|Selector27~1_combout\,
	datac => \u0|sdram_controller_0|Selector27~0_combout\,
	datad => \u0|sdram_controller_0|m_next.000001000~q\,
	combout => \u0|sdram_controller_0|Selector27~2_combout\);

-- Location: LCCOMB_X24_Y3_N10
\u0|sdram_controller_0|Selector27~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector27~3_combout\ = (!\u0|sdram_controller_0|WideOr9~0_combout\ & ((\u0|sdram_controller_0|refresh_request~q\) # ((!\u0|sdram_controller_0|Selector41~0_combout\ & \u0|sdram_controller_0|m_state.000000001~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Selector41~0_combout\,
	datab => \u0|sdram_controller_0|WideOr9~0_combout\,
	datac => \u0|sdram_controller_0|refresh_request~q\,
	datad => \u0|sdram_controller_0|m_state.000000001~q\,
	combout => \u0|sdram_controller_0|Selector27~3_combout\);

-- Location: LCCOMB_X24_Y3_N20
\u0|sdram_controller_0|Selector27~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector27~4_combout\ = (!\u0|sdram_controller_0|m_state.000000001~q\ & (((\u0|sdram_controller_0|refresh_request~q\) # (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|Equal1~0_combout\)) # 
-- (!\u0|sdram_controller_0|init_done~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|init_done~q\,
	datab => \u0|sdram_controller_0|m_state.000000001~q\,
	datac => \u0|sdram_controller_0|refresh_request~q\,
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|Equal1~0_combout\,
	combout => \u0|sdram_controller_0|Selector27~4_combout\);

-- Location: LCCOMB_X24_Y3_N30
\u0|sdram_controller_0|Selector27~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector27~5_combout\ = ((\u0|sdram_controller_0|m_state.100000000~q\ & ((\u0|sdram_controller_0|refresh_request~q\) # (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|Equal1~0_combout\)))) # 
-- (!\u0|sdram_controller_0|WideOr8~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.100000000~q\,
	datab => \u0|sdram_controller_0|WideOr8~0_combout\,
	datac => \u0|sdram_controller_0|refresh_request~q\,
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|Equal1~0_combout\,
	combout => \u0|sdram_controller_0|Selector27~5_combout\);

-- Location: LCCOMB_X24_Y3_N0
\u0|sdram_controller_0|Selector27~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector27~6_combout\ = (\u0|sdram_controller_0|Selector27~3_combout\) # ((\u0|sdram_controller_0|Selector27~4_combout\) # ((\u0|sdram_controller_0|Selector27~5_combout\) # (\u0|sdram_controller_0|Selector24~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Selector27~3_combout\,
	datab => \u0|sdram_controller_0|Selector27~4_combout\,
	datac => \u0|sdram_controller_0|Selector27~5_combout\,
	datad => \u0|sdram_controller_0|Selector24~0_combout\,
	combout => \u0|sdram_controller_0|Selector27~6_combout\);

-- Location: FF_X23_Y6_N29
\u0|sdram_controller_0|m_state.000001000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector27~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0|Selector27~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_state.000001000~q\);

-- Location: LCCOMB_X23_Y6_N0
\u0|sdram_controller_0|WideOr9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|WideOr9~0_combout\ = (!\u0|sdram_controller_0|m_state.000010000~q\ & !\u0|sdram_controller_0|m_state.000001000~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sdram_controller_0|m_state.000010000~q\,
	datad => \u0|sdram_controller_0|m_state.000001000~q\,
	combout => \u0|sdram_controller_0|WideOr9~0_combout\);

-- Location: LCCOMB_X24_Y3_N12
\u0|sdram_controller_0|active_rnw~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|active_rnw~0_combout\ = (\u0|sdram_controller_0|m_state.000000001~q\ & (((\u0|sdram_controller_0|WideOr9~0_combout\)))) # (!\u0|sdram_controller_0|m_state.000000001~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|Equal1~0_combout\ & ((\u0|sdram_controller_0|init_done~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|Equal1~0_combout\,
	datab => \u0|sdram_controller_0|WideOr9~0_combout\,
	datac => \u0|sdram_controller_0|init_done~q\,
	datad => \u0|sdram_controller_0|m_state.000000001~q\,
	combout => \u0|sdram_controller_0|active_rnw~0_combout\);

-- Location: LCCOMB_X24_Y3_N14
\u0|sdram_controller_0|active_rnw~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|active_rnw~1_combout\ = (\u0|sdram_controller_0|Selector41~0_combout\ & ((\u0|sdram_controller_0|m_state.100000000~q\) # (\u0|sdram_controller_0|active_rnw~0_combout\ $ (\u0|sdram_controller_0|m_state.000000001~q\)))) # 
-- (!\u0|sdram_controller_0|Selector41~0_combout\ & (\u0|sdram_controller_0|active_rnw~0_combout\ & ((!\u0|sdram_controller_0|m_state.000000001~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|active_rnw~0_combout\,
	datab => \u0|sdram_controller_0|Selector41~0_combout\,
	datac => \u0|sdram_controller_0|m_state.100000000~q\,
	datad => \u0|sdram_controller_0|m_state.000000001~q\,
	combout => \u0|sdram_controller_0|active_rnw~1_combout\);

-- Location: LCCOMB_X25_Y5_N22
\u0|sdram_controller_0|active_rnw~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|active_rnw~2_combout\ = (\u0|sdram_controller_0|active_rnw~1_combout\ & (!\u0|sdram_controller_0|refresh_request~q\ & \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|active_rnw~1_combout\,
	datab => \u0|sdram_controller_0|refresh_request~q\,
	datac => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \u0|sdram_controller_0|active_rnw~2_combout\);

-- Location: FF_X19_Y5_N19
\u0|sdram_controller_0|active_addr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[36]~12_combout\,
	ena => \u0|sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|active_addr\(18));

-- Location: LCCOMB_X16_Y10_N28
\u0|mm_interconnect_0|cmd_mux_001|src_data[57]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(57) = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ((\u0|core0|cpu|W_alu_result\(21)) # ((\u0|core0|cpu|F_pc\(19) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (((\u0|core0|cpu|F_pc\(19) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \u0|core0|cpu|W_alu_result\(21),
	datac => \u0|core0|cpu|F_pc\(19),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(57));

-- Location: FF_X16_Y10_N29
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(57),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(21));

-- Location: LCCOMB_X16_Y10_N12
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[39]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[39]~11_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(21))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & ((\u0|mm_interconnect_0|cmd_mux_001|src_data\(57))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(21),
	datac => \u0|mm_interconnect_0|cmd_mux_001|src_data\(57),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[39]~11_combout\);

-- Location: FF_X16_Y10_N13
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[39]~11_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(38));

-- Location: LCCOMB_X19_Y6_N20
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[38]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[38]~feeder_combout\ = \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[39]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[39]~11_combout\,
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[38]~feeder_combout\);

-- Location: FF_X19_Y6_N21
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[38]~feeder_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(38));

-- Location: LCCOMB_X18_Y5_N24
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[38]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[38]~11_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(38)))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\,
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(38),
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(38),
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[38]~11_combout\);

-- Location: FF_X18_Y5_N25
\u0|sdram_controller_0|active_addr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[38]~11_combout\,
	ena => \u0|sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|active_addr\(20));

-- Location: LCCOMB_X25_Y5_N2
\u0|sdram_controller_0|Selector25~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector25~4_combout\ = (!\u0|sdram_controller_0|m_state.000000001~q\ & \u0|sdram_controller_0|init_done~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sdram_controller_0|m_state.000000001~q\,
	datad => \u0|sdram_controller_0|init_done~q\,
	combout => \u0|sdram_controller_0|Selector25~4_combout\);

-- Location: LCCOMB_X25_Y5_N16
\u0|sdram_controller_0|active_cs_n~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|active_cs_n~0_combout\ = (\u0|sdram_controller_0|active_cs_n~q\ & (((!\u0|sdram_controller_0|Selector25~4_combout\) # (!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\)) # 
-- (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|Equal1~0_combout\,
	datab => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datac => \u0|sdram_controller_0|active_cs_n~q\,
	datad => \u0|sdram_controller_0|Selector25~4_combout\,
	combout => \u0|sdram_controller_0|active_cs_n~0_combout\);

-- Location: LCCOMB_X25_Y5_N8
\u0|sdram_controller_0|active_cs_n~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|active_cs_n~1_combout\ = (\u0|sdram_controller_0|active_cs_n~0_combout\) # ((\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & (\u0|sdram_controller_0|refresh_request~q\ & 
-- \u0|sdram_controller_0|Selector25~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datab => \u0|sdram_controller_0|active_cs_n~0_combout\,
	datac => \u0|sdram_controller_0|refresh_request~q\,
	datad => \u0|sdram_controller_0|Selector25~4_combout\,
	combout => \u0|sdram_controller_0|active_cs_n~1_combout\);

-- Location: FF_X25_Y5_N9
\u0|sdram_controller_0|active_cs_n\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|active_cs_n~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|active_cs_n~q\);

-- Location: LCCOMB_X19_Y5_N0
\u0|sdram_controller_0|pending~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|pending~7_combout\ = (!\u0|sdram_controller_0|active_cs_n~q\ & (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[38]~11_combout\ $ (!\u0|sdram_controller_0|active_addr\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[38]~11_combout\,
	datac => \u0|sdram_controller_0|active_addr\(20),
	datad => \u0|sdram_controller_0|active_cs_n~q\,
	combout => \u0|sdram_controller_0|pending~7_combout\);

-- Location: LCCOMB_X16_Y10_N16
\u0|mm_interconnect_0|cmd_mux_001|src_data[56]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(56) = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\u0|core0|cpu|F_pc\(18)) # ((\u0|core0|cpu|W_alu_result\(20) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (\u0|core0|cpu|W_alu_result\(20) & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datab => \u0|core0|cpu|W_alu_result\(20),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|core0|cpu|F_pc\(18),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(56));

-- Location: FF_X16_Y10_N17
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(56),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(20));

-- Location: LCCOMB_X19_Y6_N12
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[38]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[38]~13_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(20)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (\u0|mm_interconnect_0|cmd_mux_001|src_data\(56)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|src_data\(56),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(20),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[38]~13_combout\);

-- Location: FF_X19_Y6_N13
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[38]~13_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(37));

-- Location: FF_X19_Y6_N11
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[38]~13_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(37));

-- Location: LCCOMB_X19_Y5_N20
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[37]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[37]~24_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(37))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\,
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(37),
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(37),
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[37]~24_combout\);

-- Location: FF_X19_Y5_N21
\u0|sdram_controller_0|active_addr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[37]~24_combout\,
	ena => \u0|sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|active_addr\(19));

-- Location: LCCOMB_X19_Y6_N10
\u0|sdram_controller_0|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Equal3~1_combout\ = \u0|sdram_controller_0|active_addr\(19) $ (((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(37)))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\,
	datab => \u0|sdram_controller_0|active_addr\(19),
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(37),
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(37),
	combout => \u0|sdram_controller_0|Equal3~1_combout\);

-- Location: LCCOMB_X19_Y5_N22
\u0|sdram_controller_0|pending~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|pending~8_combout\ = (\u0|sdram_controller_0|pending~7_combout\ & (!\u0|sdram_controller_0|Equal3~1_combout\ & (\u0|sdram_controller_0|active_addr\(18) $ 
-- (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[36]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|active_addr\(18),
	datab => \u0|sdram_controller_0|pending~7_combout\,
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[36]~12_combout\,
	datad => \u0|sdram_controller_0|Equal3~1_combout\,
	combout => \u0|sdram_controller_0|pending~8_combout\);

-- Location: LCCOMB_X22_Y5_N2
\u0|sdram_controller_0|m_next~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|m_next~19_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|Equal1~0_combout\ & (((!\u0|sdram_controller_0|pending~6_combout\) # (!\u0|sdram_controller_0|pending~8_combout\)) # 
-- (!\u0|sdram_controller_0|pending~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|pending~4_combout\,
	datab => \u0|sdram_controller_0|pending~8_combout\,
	datac => \u0|sdram_controller_0|pending~6_combout\,
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|Equal1~0_combout\,
	combout => \u0|sdram_controller_0|m_next~19_combout\);

-- Location: LCCOMB_X22_Y5_N28
\u0|sdram_controller_0|Selector29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector29~0_combout\ = (\u0|sdram_controller_0|Selector32~0_combout\ & ((\u0|sdram_controller_0|m_next~19_combout\) # ((\u0|sdram_controller_0|m_count\(1) & \u0|sdram_controller_0|m_state.000100000~q\)))) # 
-- (!\u0|sdram_controller_0|Selector32~0_combout\ & (\u0|sdram_controller_0|m_count\(1) & (\u0|sdram_controller_0|m_state.000100000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Selector32~0_combout\,
	datab => \u0|sdram_controller_0|m_count\(1),
	datac => \u0|sdram_controller_0|m_state.000100000~q\,
	datad => \u0|sdram_controller_0|m_next~19_combout\,
	combout => \u0|sdram_controller_0|Selector29~0_combout\);

-- Location: FF_X22_Y5_N29
\u0|sdram_controller_0|m_state.000100000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector29~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_state.000100000~q\);

-- Location: LCCOMB_X25_Y6_N0
\u0|sdram_controller_0|Selector30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector30~0_combout\ = (!\u0|sdram_controller_0|m_count\(1) & \u0|sdram_controller_0|m_state.000100000~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_count\(1),
	datac => \u0|sdram_controller_0|m_state.000100000~q\,
	combout => \u0|sdram_controller_0|Selector30~0_combout\);

-- Location: LCCOMB_X24_Y7_N22
\u0|sdram_controller_0|Selector30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector30~1_combout\ = (\u0|sdram_controller_0|Selector30~0_combout\) # ((\u0|sdram_controller_0|init_done~q\ & (\u0|sdram_controller_0|refresh_request~q\ & !\u0|sdram_controller_0|m_state.000000001~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Selector30~0_combout\,
	datab => \u0|sdram_controller_0|init_done~q\,
	datac => \u0|sdram_controller_0|refresh_request~q\,
	datad => \u0|sdram_controller_0|m_state.000000001~q\,
	combout => \u0|sdram_controller_0|Selector30~1_combout\);

-- Location: FF_X24_Y7_N23
\u0|sdram_controller_0|m_state.001000000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector30~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_state.001000000~q\);

-- Location: LCCOMB_X25_Y6_N6
\u0|sdram_controller_0|Selector38~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector38~3_combout\ = (\u0|sdram_controller_0|m_state.001000000~q\) # ((!\u0|sdram_controller_0|m_state.000000001~q\ & ((!\u0|sdram_controller_0|init_done~q\) # (!\u0|sdram_controller_0|refresh_request~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000000001~q\,
	datab => \u0|sdram_controller_0|m_state.001000000~q\,
	datac => \u0|sdram_controller_0|refresh_request~q\,
	datad => \u0|sdram_controller_0|init_done~q\,
	combout => \u0|sdram_controller_0|Selector38~3_combout\);

-- Location: LCCOMB_X23_Y6_N26
\u0|sdram_controller_0|Selector38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector38~0_combout\ = (!\u0|sdram_controller_0|refresh_request~q\ & (\u0|sdram_controller_0|m_state.100000000~q\ & ((\u0|sdram_controller_0|pending~9_combout\) # 
-- (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|refresh_request~q\,
	datab => \u0|sdram_controller_0|pending~9_combout\,
	datac => \u0|sdram_controller_0|m_state.100000000~q\,
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|Equal1~0_combout\,
	combout => \u0|sdram_controller_0|Selector38~0_combout\);

-- Location: LCCOMB_X23_Y7_N30
\u0|sdram_controller_0|m_next~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|m_next~20_combout\ = (\u0|sdram_controller_0|pending~9_combout\ & (\u0|sdram_controller_0|refresh_request~q\ & ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries\(0)) # 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries\(0),
	datab => \u0|sdram_controller_0|pending~9_combout\,
	datac => \u0|sdram_controller_0|refresh_request~q\,
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries\(1),
	combout => \u0|sdram_controller_0|m_next~20_combout\);

-- Location: LCCOMB_X23_Y6_N10
\u0|sdram_controller_0|Selector39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector39~0_combout\ = (!\u0|sdram_controller_0|Selector38~0_combout\ & (!\u0|sdram_controller_0|m_state.000001000~q\ & ((\u0|sdram_controller_0|m_next~20_combout\) # (!\u0|sdram_controller_0|m_state.000010000~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Selector38~0_combout\,
	datab => \u0|sdram_controller_0|m_state.000010000~q\,
	datac => \u0|sdram_controller_0|m_next~20_combout\,
	datad => \u0|sdram_controller_0|m_state.000001000~q\,
	combout => \u0|sdram_controller_0|Selector39~0_combout\);

-- Location: LCCOMB_X25_Y6_N22
\u0|sdram_controller_0|Selector39~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector39~4_combout\ = (\u0|sdram_controller_0|m_state.000000100~q\ & (!\u0|sdram_controller_0|m_count\(0) & (\u0|sdram_controller_0|m_count\(1)))) # (!\u0|sdram_controller_0|m_state.000000100~q\ & 
-- (((!\u0|sdram_controller_0|m_count\(0) & \u0|sdram_controller_0|m_count\(1))) # (!\u0|sdram_controller_0|m_state.000100000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000000100~q\,
	datab => \u0|sdram_controller_0|m_count\(0),
	datac => \u0|sdram_controller_0|m_count\(1),
	datad => \u0|sdram_controller_0|m_state.000100000~q\,
	combout => \u0|sdram_controller_0|Selector39~4_combout\);

-- Location: LCCOMB_X24_Y7_N2
\u0|sdram_controller_0|WideOr10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|WideOr10~0_combout\ = (\u0|sdram_controller_0|m_state.000000001~q\ & !\u0|sdram_controller_0|m_state.001000000~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|m_state.000000001~q\,
	datac => \u0|sdram_controller_0|m_state.001000000~q\,
	combout => \u0|sdram_controller_0|WideOr10~0_combout\);

-- Location: LCCOMB_X25_Y6_N16
\u0|sdram_controller_0|Selector39~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector39~1_combout\ = (\u0|sdram_controller_0|m_count\(0) & (((\u0|sdram_controller_0|m_state.000000001~q\) # (!\u0|sdram_controller_0|refresh_request~q\)) # (!\u0|sdram_controller_0|init_done~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|init_done~q\,
	datab => \u0|sdram_controller_0|m_count\(0),
	datac => \u0|sdram_controller_0|m_state.000000001~q\,
	datad => \u0|sdram_controller_0|refresh_request~q\,
	combout => \u0|sdram_controller_0|Selector39~1_combout\);

-- Location: LCCOMB_X25_Y6_N2
\u0|sdram_controller_0|Selector39~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector39~2_combout\ = (!\u0|sdram_controller_0|m_state.000100000~q\ & (\u0|sdram_controller_0|Selector39~1_combout\ & ((!\u0|sdram_controller_0|m_count\(1)) # (!\u0|sdram_controller_0|m_state.000000100~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000000100~q\,
	datab => \u0|sdram_controller_0|m_state.000100000~q\,
	datac => \u0|sdram_controller_0|m_count\(1),
	datad => \u0|sdram_controller_0|Selector39~1_combout\,
	combout => \u0|sdram_controller_0|Selector39~2_combout\);

-- Location: LCCOMB_X25_Y6_N20
\u0|sdram_controller_0|Selector39~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector39~3_combout\ = (\u0|sdram_controller_0|Selector39~2_combout\ & (((!\u0|sdram_controller_0|refresh_request~q\) # (!\u0|sdram_controller_0|m_state.000001000~q\)) # (!\u0|sdram_controller_0|Selector41~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Selector41~0_combout\,
	datab => \u0|sdram_controller_0|m_state.000001000~q\,
	datac => \u0|sdram_controller_0|refresh_request~q\,
	datad => \u0|sdram_controller_0|Selector39~2_combout\,
	combout => \u0|sdram_controller_0|Selector39~3_combout\);

-- Location: LCCOMB_X25_Y6_N8
\u0|sdram_controller_0|Selector39~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector39~5_combout\ = (\u0|sdram_controller_0|Selector39~3_combout\) # ((\u0|sdram_controller_0|Selector39~4_combout\ & (\u0|sdram_controller_0|Selector39~0_combout\ & \u0|sdram_controller_0|WideOr10~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Selector39~4_combout\,
	datab => \u0|sdram_controller_0|Selector39~0_combout\,
	datac => \u0|sdram_controller_0|WideOr10~0_combout\,
	datad => \u0|sdram_controller_0|Selector39~3_combout\,
	combout => \u0|sdram_controller_0|Selector39~5_combout\);

-- Location: FF_X25_Y6_N9
\u0|sdram_controller_0|m_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector39~5_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_count\(0));

-- Location: LCCOMB_X25_Y6_N18
\u0|sdram_controller_0|m_addr[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|m_addr[7]~1_combout\ = (!\u0|sdram_controller_0|m_state.000100000~q\ & !\u0|sdram_controller_0|m_state.000000100~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sdram_controller_0|m_state.000100000~q\,
	datad => \u0|sdram_controller_0|m_state.000000100~q\,
	combout => \u0|sdram_controller_0|m_addr[7]~1_combout\);

-- Location: LCCOMB_X25_Y6_N26
\u0|sdram_controller_0|Selector38~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector38~1_combout\ = (\u0|sdram_controller_0|m_state.010000000~q\) # ((\u0|sdram_controller_0|m_count\(1) & (\u0|sdram_controller_0|m_count\(0) & !\u0|sdram_controller_0|m_addr[7]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_count\(1),
	datab => \u0|sdram_controller_0|m_state.010000000~q\,
	datac => \u0|sdram_controller_0|m_count\(0),
	datad => \u0|sdram_controller_0|m_addr[7]~1_combout\,
	combout => \u0|sdram_controller_0|Selector38~1_combout\);

-- Location: LCCOMB_X25_Y6_N4
\u0|sdram_controller_0|Selector38~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector38~2_combout\ = (\u0|sdram_controller_0|Selector38~1_combout\) # ((\u0|sdram_controller_0|refresh_request~q\ & (\u0|sdram_controller_0|m_state.000001000~q\ & \u0|sdram_controller_0|Selector41~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|refresh_request~q\,
	datab => \u0|sdram_controller_0|m_state.000001000~q\,
	datac => \u0|sdram_controller_0|Selector38~1_combout\,
	datad => \u0|sdram_controller_0|Selector41~0_combout\,
	combout => \u0|sdram_controller_0|Selector38~2_combout\);

-- Location: LCCOMB_X25_Y6_N30
\u0|sdram_controller_0|Selector38~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector38~4_combout\ = (\u0|sdram_controller_0|Selector38~2_combout\) # ((\u0|sdram_controller_0|m_count\(1) & ((\u0|sdram_controller_0|Selector38~3_combout\) # (!\u0|sdram_controller_0|Selector39~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Selector38~3_combout\,
	datab => \u0|sdram_controller_0|Selector39~0_combout\,
	datac => \u0|sdram_controller_0|m_count\(1),
	datad => \u0|sdram_controller_0|Selector38~2_combout\,
	combout => \u0|sdram_controller_0|Selector38~4_combout\);

-- Location: FF_X25_Y6_N31
\u0|sdram_controller_0|m_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector38~4_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_count\(1));

-- Location: LCCOMB_X24_Y3_N6
\u0|sdram_controller_0|Selector26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector26~1_combout\ = (\u0|sdram_controller_0|m_state.100000000~q\ & ((\u0|sdram_controller_0|refresh_request~q\) # ((\u0|sdram_controller_0|m_state.000000100~q\ & \u0|sdram_controller_0|m_count\(1))))) # 
-- (!\u0|sdram_controller_0|m_state.100000000~q\ & (\u0|sdram_controller_0|m_state.000000100~q\ & ((\u0|sdram_controller_0|m_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.100000000~q\,
	datab => \u0|sdram_controller_0|m_state.000000100~q\,
	datac => \u0|sdram_controller_0|refresh_request~q\,
	datad => \u0|sdram_controller_0|m_count\(1),
	combout => \u0|sdram_controller_0|Selector26~1_combout\);

-- Location: LCCOMB_X24_Y3_N4
\u0|sdram_controller_0|Selector26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector26~0_combout\ = (\u0|sdram_controller_0|Selector41~0_combout\ & (!\u0|sdram_controller_0|WideOr9~0_combout\ & ((\u0|sdram_controller_0|refresh_request~q\) # (\u0|sdram_controller_0|m_state.000000100~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Selector41~0_combout\,
	datab => \u0|sdram_controller_0|WideOr9~0_combout\,
	datac => \u0|sdram_controller_0|refresh_request~q\,
	datad => \u0|sdram_controller_0|m_state.000000100~q\,
	combout => \u0|sdram_controller_0|Selector26~0_combout\);

-- Location: LCCOMB_X24_Y3_N2
\u0|sdram_controller_0|Selector26~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector26~2_combout\ = (\u0|sdram_controller_0|Selector26~1_combout\) # ((\u0|sdram_controller_0|Selector26~0_combout\) # (!\u0|sdram_controller_0|WideOr8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Selector26~1_combout\,
	datab => \u0|sdram_controller_0|WideOr8~0_combout\,
	datac => \u0|sdram_controller_0|Selector26~0_combout\,
	combout => \u0|sdram_controller_0|Selector26~2_combout\);

-- Location: FF_X24_Y3_N3
\u0|sdram_controller_0|m_state.000000100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector26~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_state.000000100~q\);

-- Location: LCCOMB_X25_Y6_N10
\u0|sdram_controller_0|Selector36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector36~0_combout\ = (\u0|sdram_controller_0|init_done~q\ & (!\u0|sdram_controller_0|m_state.000000001~q\ & ((\u0|sdram_controller_0|m_next.010000000~q\) # (\u0|sdram_controller_0|refresh_request~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|init_done~q\,
	datab => \u0|sdram_controller_0|m_next.010000000~q\,
	datac => \u0|sdram_controller_0|m_state.000000001~q\,
	datad => \u0|sdram_controller_0|refresh_request~q\,
	combout => \u0|sdram_controller_0|Selector36~0_combout\);

-- Location: LCCOMB_X25_Y6_N28
\u0|sdram_controller_0|Selector33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector33~0_combout\ = (!\u0|sdram_controller_0|m_state.001000000~q\ & (!\u0|sdram_controller_0|m_state.000100000~q\ & !\u0|sdram_controller_0|m_state.000000100~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|m_state.001000000~q\,
	datac => \u0|sdram_controller_0|m_state.000100000~q\,
	datad => \u0|sdram_controller_0|m_state.000000100~q\,
	combout => \u0|sdram_controller_0|Selector33~0_combout\);

-- Location: LCCOMB_X25_Y6_N14
\u0|sdram_controller_0|Selector36~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector36~1_combout\ = ((!\u0|sdram_controller_0|WideOr9~0_combout\ & ((!\u0|sdram_controller_0|refresh_request~q\) # (!\u0|sdram_controller_0|Selector41~0_combout\)))) # (!\u0|sdram_controller_0|Selector33~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Selector41~0_combout\,
	datab => \u0|sdram_controller_0|WideOr9~0_combout\,
	datac => \u0|sdram_controller_0|refresh_request~q\,
	datad => \u0|sdram_controller_0|Selector33~0_combout\,
	combout => \u0|sdram_controller_0|Selector36~1_combout\);

-- Location: LCCOMB_X25_Y6_N12
\u0|sdram_controller_0|Selector36~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector36~2_combout\ = (\u0|sdram_controller_0|Selector36~0_combout\) # ((\u0|sdram_controller_0|m_next.010000000~q\ & ((\u0|sdram_controller_0|Selector36~1_combout\) # (\u0|sdram_controller_0|Selector38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Selector36~0_combout\,
	datab => \u0|sdram_controller_0|Selector36~1_combout\,
	datac => \u0|sdram_controller_0|m_next.010000000~q\,
	datad => \u0|sdram_controller_0|Selector38~0_combout\,
	combout => \u0|sdram_controller_0|Selector36~2_combout\);

-- Location: FF_X25_Y6_N13
\u0|sdram_controller_0|m_next.010000000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector36~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_next.010000000~q\);

-- Location: LCCOMB_X25_Y6_N24
\u0|sdram_controller_0|Selector31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector31~0_combout\ = (\u0|sdram_controller_0|m_state.000000100~q\ & (!\u0|sdram_controller_0|m_count\(1) & \u0|sdram_controller_0|m_next.010000000~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000000100~q\,
	datac => \u0|sdram_controller_0|m_count\(1),
	datad => \u0|sdram_controller_0|m_next.010000000~q\,
	combout => \u0|sdram_controller_0|Selector31~0_combout\);

-- Location: FF_X25_Y6_N25
\u0|sdram_controller_0|m_state.010000000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector31~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_state.010000000~q\);

-- Location: LCCOMB_X23_Y6_N12
\u0|sdram_controller_0|Selector35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector35~0_combout\ = (!\u0|sdram_controller_0|m_state.010000000~q\ & (((!\u0|sdram_controller_0|refresh_request~q\ & !\u0|sdram_controller_0|m_next~19_combout\)) # (!\u0|sdram_controller_0|m_state.100000000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|refresh_request~q\,
	datab => \u0|sdram_controller_0|m_state.100000000~q\,
	datac => \u0|sdram_controller_0|m_state.010000000~q\,
	datad => \u0|sdram_controller_0|m_next~19_combout\,
	combout => \u0|sdram_controller_0|Selector35~0_combout\);

-- Location: LCCOMB_X24_Y3_N16
\u0|sdram_controller_0|Selector33~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector33~1_combout\ = ((\u0|sdram_controller_0|m_state.001000000~q\) # ((!\u0|sdram_controller_0|m_state.000000001~q\ & !\u0|sdram_controller_0|refresh_request~q\))) # (!\u0|sdram_controller_0|m_addr[7]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_addr[7]~1_combout\,
	datab => \u0|sdram_controller_0|m_state.000000001~q\,
	datac => \u0|sdram_controller_0|refresh_request~q\,
	datad => \u0|sdram_controller_0|m_state.001000000~q\,
	combout => \u0|sdram_controller_0|Selector33~1_combout\);

-- Location: LCCOMB_X24_Y3_N18
\u0|sdram_controller_0|Selector33~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector33~2_combout\ = (!\u0|sdram_controller_0|m_next.000000001~q\ & ((\u0|sdram_controller_0|m_state.100000000~q\) # ((\u0|sdram_controller_0|Selector33~1_combout\) # (!\u0|sdram_controller_0|WideOr9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.100000000~q\,
	datab => \u0|sdram_controller_0|WideOr9~0_combout\,
	datac => \u0|sdram_controller_0|m_next.000000001~q\,
	datad => \u0|sdram_controller_0|Selector33~1_combout\,
	combout => \u0|sdram_controller_0|Selector33~2_combout\);

-- Location: LCCOMB_X24_Y3_N28
\u0|sdram_controller_0|Selector33~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector33~3_combout\ = (\u0|sdram_controller_0|Selector33~2_combout\) # ((!\u0|sdram_controller_0|init_done~q\ & !\u0|sdram_controller_0|m_state.000000001~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|Selector33~2_combout\,
	datac => \u0|sdram_controller_0|init_done~q\,
	datad => \u0|sdram_controller_0|m_state.000000001~q\,
	combout => \u0|sdram_controller_0|Selector33~3_combout\);

-- Location: LCCOMB_X24_Y3_N26
\u0|sdram_controller_0|Selector33~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector33~4_combout\ = (\u0|sdram_controller_0|Selector35~0_combout\ & (!\u0|sdram_controller_0|Selector33~3_combout\ & ((\u0|sdram_controller_0|WideOr9~0_combout\) # (!\u0|sdram_controller_0|m_next~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Selector35~0_combout\,
	datab => \u0|sdram_controller_0|m_next~20_combout\,
	datac => \u0|sdram_controller_0|WideOr9~0_combout\,
	datad => \u0|sdram_controller_0|Selector33~3_combout\,
	combout => \u0|sdram_controller_0|Selector33~4_combout\);

-- Location: FF_X24_Y3_N27
\u0|sdram_controller_0|m_next.000000001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector33~4_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_next.000000001~q\);

-- Location: LCCOMB_X23_Y7_N4
\u0|sdram_controller_0|Selector24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector24~1_combout\ = ((!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries\(0) & (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries\(1) & 
-- !\u0|sdram_controller_0|refresh_request~q\))) # (!\u0|sdram_controller_0|init_done~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries\(0),
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries\(1),
	datac => \u0|sdram_controller_0|refresh_request~q\,
	datad => \u0|sdram_controller_0|init_done~q\,
	combout => \u0|sdram_controller_0|Selector24~1_combout\);

-- Location: LCCOMB_X24_Y3_N24
\u0|sdram_controller_0|Selector24~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector24~2_combout\ = (\u0|sdram_controller_0|m_next.000000001~q\ & (((\u0|sdram_controller_0|m_state.000000001~q\)) # (!\u0|sdram_controller_0|Selector24~1_combout\))) # (!\u0|sdram_controller_0|m_next.000000001~q\ & 
-- (!\u0|sdram_controller_0|Selector24~0_combout\ & ((\u0|sdram_controller_0|m_state.000000001~q\) # (!\u0|sdram_controller_0|Selector24~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_next.000000001~q\,
	datab => \u0|sdram_controller_0|Selector24~1_combout\,
	datac => \u0|sdram_controller_0|m_state.000000001~q\,
	datad => \u0|sdram_controller_0|Selector24~0_combout\,
	combout => \u0|sdram_controller_0|Selector24~2_combout\);

-- Location: FF_X24_Y3_N25
\u0|sdram_controller_0|m_state.000000001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector24~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_state.000000001~q\);

-- Location: LCCOMB_X25_Y5_N10
\u0|sdram_controller_0|Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector23~0_combout\ = (\u0|sdram_controller_0|m_state.000000001~q\ & (((\u0|sdram_controller_0|ack_refresh_request~q\) # (\u0|sdram_controller_0|m_state.010000000~q\)))) # (!\u0|sdram_controller_0|m_state.000000001~q\ & 
-- (!\u0|sdram_controller_0|init_done~q\ & (\u0|sdram_controller_0|ack_refresh_request~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|init_done~q\,
	datab => \u0|sdram_controller_0|m_state.000000001~q\,
	datac => \u0|sdram_controller_0|ack_refresh_request~q\,
	datad => \u0|sdram_controller_0|m_state.010000000~q\,
	combout => \u0|sdram_controller_0|Selector23~0_combout\);

-- Location: FF_X25_Y5_N11
\u0|sdram_controller_0|ack_refresh_request\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector23~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|ack_refresh_request~q\);

-- Location: LCCOMB_X25_Y5_N4
\u0|sdram_controller_0|refresh_request~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|refresh_request~0_combout\ = (\u0|sdram_controller_0|init_done~q\ & (!\u0|sdram_controller_0|ack_refresh_request~q\ & ((\u0|sdram_controller_0|Equal0~3_combout\) # (\u0|sdram_controller_0|refresh_request~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|init_done~q\,
	datab => \u0|sdram_controller_0|Equal0~3_combout\,
	datac => \u0|sdram_controller_0|refresh_request~q\,
	datad => \u0|sdram_controller_0|ack_refresh_request~q\,
	combout => \u0|sdram_controller_0|refresh_request~0_combout\);

-- Location: FF_X25_Y5_N5
\u0|sdram_controller_0|refresh_request\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|refresh_request~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|refresh_request~q\);

-- Location: LCCOMB_X22_Y5_N24
\u0|sdram_controller_0|Selector32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector32~0_combout\ = (\u0|sdram_controller_0|m_state.100000000~q\ & !\u0|sdram_controller_0|refresh_request~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sdram_controller_0|m_state.100000000~q\,
	datad => \u0|sdram_controller_0|refresh_request~q\,
	combout => \u0|sdram_controller_0|Selector32~0_combout\);

-- Location: LCCOMB_X22_Y5_N26
\u0|sdram_controller_0|Selector32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector32~1_combout\ = (\u0|sdram_controller_0|Selector32~0_combout\ & (((!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|Equal1~0_combout\) # (!\u0|sdram_controller_0|WideOr9~0_combout\)))) # 
-- (!\u0|sdram_controller_0|Selector32~0_combout\ & (!\u0|sdram_controller_0|Selector41~0_combout\ & (!\u0|sdram_controller_0|WideOr9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Selector32~0_combout\,
	datab => \u0|sdram_controller_0|Selector41~0_combout\,
	datac => \u0|sdram_controller_0|WideOr9~0_combout\,
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|Equal1~0_combout\,
	combout => \u0|sdram_controller_0|Selector32~1_combout\);

-- Location: FF_X22_Y5_N27
\u0|sdram_controller_0|m_state.100000000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector32~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_state.100000000~q\);

-- Location: LCCOMB_X23_Y6_N4
\u0|sdram_controller_0|Selector41~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector41~1_combout\ = (\u0|sdram_controller_0|Selector41~0_combout\ & (!\u0|sdram_controller_0|refresh_request~q\ & ((\u0|sdram_controller_0|m_state.100000000~q\) # (!\u0|sdram_controller_0|WideOr9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Selector41~0_combout\,
	datab => \u0|sdram_controller_0|m_state.100000000~q\,
	datac => \u0|sdram_controller_0|refresh_request~q\,
	datad => \u0|sdram_controller_0|WideOr9~0_combout\,
	combout => \u0|sdram_controller_0|Selector41~1_combout\);

-- Location: LCCOMB_X23_Y7_N0
\u0|sdram_controller_0|Selector41~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector41~2_combout\ = (\u0|sdram_controller_0|Selector41~1_combout\) # ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|Equal1~0_combout\ & (!\u0|sdram_controller_0|refresh_request~q\ & 
-- \u0|sdram_controller_0|Selector25~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Selector41~1_combout\,
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|Equal1~0_combout\,
	datac => \u0|sdram_controller_0|refresh_request~q\,
	datad => \u0|sdram_controller_0|Selector25~4_combout\,
	combout => \u0|sdram_controller_0|Selector41~2_combout\);

-- Location: FF_X23_Y7_N1
\u0|sdram_controller_0|f_pop\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector41~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|f_pop~q\);

-- Location: LCCOMB_X23_Y7_N6
\u0|sdram_controller_0|f_select\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|f_select~combout\ = (\u0|sdram_controller_0|Selector41~0_combout\ & \u0|sdram_controller_0|f_pop~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sdram_controller_0|Selector41~0_combout\,
	datad => \u0|sdram_controller_0|f_pop~q\,
	combout => \u0|sdram_controller_0|f_select~combout\);

-- Location: LCCOMB_X23_Y7_N24
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries[1]~2_combout\ = \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries\(1) $ (((\u0|sdram_controller_0|f_select~combout\ & 
-- (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|always2~0_combout\ & !\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries\(0))) # (!\u0|sdram_controller_0|f_select~combout\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|always2~0_combout\ & \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|f_select~combout\,
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|always2~0_combout\,
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries\(1),
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries\(0),
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries[1]~2_combout\);

-- Location: FF_X23_Y7_N25
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries[1]~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries\(1));

-- Location: LCCOMB_X23_Y7_N18
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|Equal0~0_combout\ = (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries\(0) & \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries\(0),
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries\(1),
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|Equal0~0_combout\);

-- Location: LCCOMB_X23_Y9_N28
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]~0_combout\ = ((!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(7) & ((!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|Equal0~0_combout\) 
-- # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~2_combout\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(7),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~2_combout\,
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|Equal0~0_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]~0_combout\);

-- Location: FF_X21_Y11_N27
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byteen_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(34),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byteen_reg\(0));

-- Location: LCCOMB_X21_Y11_N24
\u0|mm_interconnect_0|cmd_mux_001|src_data[35]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(35) = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\u0|core0|cpu|d_byteenable\(3) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|d_byteenable\(3),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(35));

-- Location: FF_X21_Y11_N25
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byteen_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(35),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byteen_reg\(1));

-- Location: LCCOMB_X19_Y9_N24
\u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~1_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byteen_reg\(0)) # 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byteen_reg\(1))))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byteen_reg\(0),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byteen_reg\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~1_combout\);

-- Location: LCCOMB_X22_Y9_N26
\u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~2_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~1_combout\) # (\u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~1_combout\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~0_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~2_combout\);

-- Location: LCCOMB_X19_Y9_N4
\u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~1_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~0_combout\ & 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(7) & \u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~0_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(7),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~2_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~1_combout\);

-- Location: LCCOMB_X19_Y9_N30
\u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~2_combout\ = ((!\u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\ & ((!\u0|mm_interconnect_0|cmd_demux|src1_valid~8_combout\) # (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~1_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|mm_interconnect_0|cmd_demux|src1_valid~8_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~2_combout\);

-- Location: LCCOMB_X19_Y9_N0
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|always2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|always2~0_combout\ = (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|Equal0~0_combout\ & 
-- (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~0_combout\ & \u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~2_combout\)) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~2_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~2_combout\,
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|Equal0~0_combout\,
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|always2~0_combout\);

-- Location: LCCOMB_X23_Y7_N10
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries[0]~3_combout\ = \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|always2~0_combout\ $ 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries\(0) $ (((\u0|sdram_controller_0|Selector41~0_combout\ & \u0|sdram_controller_0|f_pop~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Selector41~0_combout\,
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|always2~0_combout\,
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries\(0),
	datad => \u0|sdram_controller_0|f_pop~q\,
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries[0]~3_combout\);

-- Location: FF_X23_Y7_N11
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries[0]~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries\(0));

-- Location: LCCOMB_X23_Y7_N22
\u0|sdram_controller_0|Selector25~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector25~5_combout\ = (!\u0|sdram_controller_0|refresh_request~q\ & (\u0|sdram_controller_0|Selector25~4_combout\ & ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries\(0)) # 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries\(0),
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries\(1),
	datac => \u0|sdram_controller_0|refresh_request~q\,
	datad => \u0|sdram_controller_0|Selector25~4_combout\,
	combout => \u0|sdram_controller_0|Selector25~5_combout\);

-- Location: FF_X23_Y7_N23
\u0|sdram_controller_0|m_state.000000010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector25~5_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_state.000000010~q\);

-- Location: LCCOMB_X24_Y7_N6
\u0|sdram_controller_0|WideOr8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|WideOr8~0_combout\ = (!\u0|sdram_controller_0|m_state.000000010~q\ & (!\u0|sdram_controller_0|m_state.001000000~q\ & !\u0|sdram_controller_0|m_state.010000000~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|m_state.000000010~q\,
	datac => \u0|sdram_controller_0|m_state.001000000~q\,
	datad => \u0|sdram_controller_0|m_state.010000000~q\,
	combout => \u0|sdram_controller_0|WideOr8~0_combout\);

-- Location: LCCOMB_X19_Y16_N28
\u0|sdram_controller_0|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector1~0_combout\ = (\u0|sdram_controller_0|i_state.000~q\ & (!\u0|sdram_controller_0|i_state.011~q\ & ((\u0|sdram_controller_0|i_cmd\(2)) # (!\u0|sdram_controller_0|i_state.101~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_state.000~q\,
	datab => \u0|sdram_controller_0|i_state.011~q\,
	datac => \u0|sdram_controller_0|i_cmd\(2),
	datad => \u0|sdram_controller_0|i_state.101~q\,
	combout => \u0|sdram_controller_0|Selector1~0_combout\);

-- Location: FF_X19_Y16_N29
\u0|sdram_controller_0|i_cmd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector1~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|i_cmd\(2));

-- Location: LCCOMB_X24_Y7_N26
\u0|sdram_controller_0|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector20~0_combout\ = (\u0|sdram_controller_0|m_state.000000001~q\ & (!\u0|sdram_controller_0|WideOr8~0_combout\)) # (!\u0|sdram_controller_0|m_state.000000001~q\ & (((\u0|sdram_controller_0|i_cmd\(2) & 
-- !\u0|sdram_controller_0|init_done~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|WideOr8~0_combout\,
	datab => \u0|sdram_controller_0|m_state.000000001~q\,
	datac => \u0|sdram_controller_0|i_cmd\(2),
	datad => \u0|sdram_controller_0|init_done~q\,
	combout => \u0|sdram_controller_0|Selector20~0_combout\);

-- Location: FF_X24_Y7_N27
\u0|sdram_controller_0|m_cmd[2]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector20~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_cmd[2]~_Duplicate_1_q\);

-- Location: LCCOMB_X19_Y16_N30
\u0|sdram_controller_0|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector3~0_combout\ = (\u0|sdram_controller_0|WideOr6~0_combout\ & (!\u0|sdram_controller_0|i_state.010~q\ & ((\u0|sdram_controller_0|i_cmd\(0)) # (!\u0|sdram_controller_0|i_state.101~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|WideOr6~0_combout\,
	datab => \u0|sdram_controller_0|i_state.101~q\,
	datac => \u0|sdram_controller_0|i_cmd\(0),
	datad => \u0|sdram_controller_0|i_state.010~q\,
	combout => \u0|sdram_controller_0|Selector3~0_combout\);

-- Location: FF_X19_Y16_N31
\u0|sdram_controller_0|i_cmd[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector3~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|i_cmd\(0));

-- Location: LCCOMB_X24_Y7_N24
\u0|sdram_controller_0|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector22~0_combout\ = (!\u0|sdram_controller_0|m_state.000000001~q\ & ((\u0|sdram_controller_0|init_done~q\) # (!\u0|sdram_controller_0|i_cmd\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_cmd\(0),
	datab => \u0|sdram_controller_0|m_state.000000001~q\,
	datad => \u0|sdram_controller_0|init_done~q\,
	combout => \u0|sdram_controller_0|Selector22~0_combout\);

-- Location: LCCOMB_X23_Y7_N16
\u0|sdram_controller_0|always5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|always5~0_combout\ = (\u0|sdram_controller_0|Selector41~0_combout\) # (!\u0|sdram_controller_0|f_pop~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sdram_controller_0|Selector41~0_combout\,
	datad => \u0|sdram_controller_0|f_pop~q\,
	combout => \u0|sdram_controller_0|always5~0_combout\);

-- Location: LCCOMB_X24_Y7_N28
\u0|sdram_controller_0|Selector22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector22~1_combout\ = (!\u0|sdram_controller_0|Selector22~0_combout\ & ((\u0|sdram_controller_0|m_state.000010000~q\ & (\u0|sdram_controller_0|always5~0_combout\)) # (!\u0|sdram_controller_0|m_state.000010000~q\ & 
-- ((!\u0|sdram_controller_0|WideOr10~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000010000~q\,
	datab => \u0|sdram_controller_0|Selector22~0_combout\,
	datac => \u0|sdram_controller_0|always5~0_combout\,
	datad => \u0|sdram_controller_0|WideOr10~0_combout\,
	combout => \u0|sdram_controller_0|Selector22~1_combout\);

-- Location: FF_X24_Y7_N29
\u0|sdram_controller_0|m_cmd[0]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector22~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_cmd[0]~_Duplicate_1_q\);

-- Location: LCCOMB_X24_Y7_N12
\u0|sdram_controller_0|WideOr9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|WideOr9~1_combout\ = (!\u0|sdram_controller_0|m_state.000010000~q\ & (\u0|sdram_controller_0|m_state.000000001~q\ & (!\u0|sdram_controller_0|m_state.000001000~q\ & !\u0|sdram_controller_0|m_state.010000000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000010000~q\,
	datab => \u0|sdram_controller_0|m_state.000000001~q\,
	datac => \u0|sdram_controller_0|m_state.000001000~q\,
	datad => \u0|sdram_controller_0|m_state.010000000~q\,
	combout => \u0|sdram_controller_0|WideOr9~1_combout\);

-- Location: LCCOMB_X19_Y16_N16
\u0|sdram_controller_0|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector2~0_combout\ = (\u0|sdram_controller_0|WideOr6~0_combout\ & (!\u0|sdram_controller_0|i_state.001~q\ & ((\u0|sdram_controller_0|i_cmd\(1)) # (!\u0|sdram_controller_0|i_state.101~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|WideOr6~0_combout\,
	datab => \u0|sdram_controller_0|i_state.101~q\,
	datac => \u0|sdram_controller_0|i_cmd\(1),
	datad => \u0|sdram_controller_0|i_state.001~q\,
	combout => \u0|sdram_controller_0|Selector2~0_combout\);

-- Location: FF_X19_Y16_N17
\u0|sdram_controller_0|i_cmd[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector2~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|i_cmd\(1));

-- Location: LCCOMB_X24_Y7_N10
\u0|sdram_controller_0|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector21~0_combout\ = (!\u0|sdram_controller_0|m_state.000000001~q\ & ((\u0|sdram_controller_0|init_done~q\) # (!\u0|sdram_controller_0|i_cmd\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_cmd\(1),
	datab => \u0|sdram_controller_0|m_state.000000001~q\,
	datad => \u0|sdram_controller_0|init_done~q\,
	combout => \u0|sdram_controller_0|Selector21~0_combout\);

-- Location: LCCOMB_X24_Y7_N8
\u0|sdram_controller_0|Selector21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector21~1_combout\ = (!\u0|sdram_controller_0|WideOr9~1_combout\ & (!\u0|sdram_controller_0|Selector21~0_combout\ & ((\u0|sdram_controller_0|WideOr9~0_combout\) # (\u0|sdram_controller_0|always5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|WideOr9~1_combout\,
	datab => \u0|sdram_controller_0|WideOr9~0_combout\,
	datac => \u0|sdram_controller_0|always5~0_combout\,
	datad => \u0|sdram_controller_0|Selector21~0_combout\,
	combout => \u0|sdram_controller_0|Selector21~1_combout\);

-- Location: FF_X24_Y7_N9
\u0|sdram_controller_0|m_cmd[1]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector21~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_cmd[1]~_Duplicate_1_q\);

-- Location: LCCOMB_X24_Y7_N0
\u0|sdram_controller_0|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Equal4~0_combout\ = (!\u0|sdram_controller_0|m_cmd[2]~_Duplicate_1_q\ & (!\u0|sdram_controller_0|m_cmd[0]~_Duplicate_1_q\ & \u0|sdram_controller_0|m_cmd[1]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_cmd[2]~_Duplicate_1_q\,
	datab => \u0|sdram_controller_0|m_cmd[0]~_Duplicate_1_q\,
	datac => \u0|sdram_controller_0|m_cmd[1]~_Duplicate_1_q\,
	combout => \u0|sdram_controller_0|Equal4~0_combout\);

-- Location: FF_X24_Y7_N1
\u0|sdram_controller_0|rd_valid[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Equal4~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|rd_valid\(0));

-- Location: LCCOMB_X24_Y7_N30
\u0|sdram_controller_0|rd_valid[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|rd_valid[1]~feeder_combout\ = \u0|sdram_controller_0|rd_valid\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|rd_valid\(0),
	combout => \u0|sdram_controller_0|rd_valid[1]~feeder_combout\);

-- Location: FF_X24_Y7_N31
\u0|sdram_controller_0|rd_valid[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|rd_valid[1]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|rd_valid\(1));

-- Location: FF_X24_Y7_N5
\u0|sdram_controller_0|rd_valid[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|rd_valid\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|rd_valid\(2));

-- Location: FF_X17_Y5_N1
\u0|sdram_controller_0|za_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|rd_valid\(2),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|za_valid~q\);

-- Location: FF_X17_Y6_N29
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr\(2));

-- Location: LCCOMB_X17_Y5_N20
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_full~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_full~2_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr\(0) & (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(0) & 
-- (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(1) $ (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr\(1))))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr\(0) & 
-- (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(0) & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(1) $ (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr\(0),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(1),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr\(1),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(0),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_full~2_combout\);

-- Location: LCCOMB_X17_Y5_N22
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_full~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_full~3_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_full~2_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr\(2) $ 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Add0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr\(2),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_full~2_combout\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Add0~1_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_full~3_combout\);

-- Location: LCCOMB_X17_Y5_N10
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_full~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_full~4_combout\ = (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|read~0_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|full~q\) # 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_full~3_combout\ & \u0|sdram_controller_0|za_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_full~3_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|read~0_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|full~q\,
	datad => \u0|sdram_controller_0|za_valid~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_full~4_combout\);

-- Location: FF_X17_Y5_N11
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_full~4_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|full~q\);

-- Location: LCCOMB_X17_Y5_N0
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|write\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|write~combout\ = (\u0|sdram_controller_0|za_valid~q\ & !\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|full~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|sdram_controller_0|za_valid~q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|full~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|write~combout\);

-- Location: FF_X17_Y5_N3
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0]~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|write~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(0));

-- Location: LCCOMB_X17_Y5_N16
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Add0~0_combout\ = \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(1) $ (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(1),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(0),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Add0~0_combout\);

-- Location: FF_X17_Y5_N17
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Add0~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|write~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(1));

-- Location: LCCOMB_X17_Y5_N12
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~0_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr\(0) & (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(0) & 
-- (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(1) $ (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr\(1))))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr\(0) & 
-- (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(0) & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(1) $ (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr\(0),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(1),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr\(1),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(0),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~0_combout\);

-- Location: LCCOMB_X17_Y6_N22
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Equal0~0_combout\ = \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(2) $ (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr\(2) $ 
-- (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr\(0) & \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr\(2),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr\(0),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr\(2),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr\(1),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Equal0~0_combout\);

-- Location: LCCOMB_X17_Y6_N2
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~2_combout\ = (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Equal0~0_combout\ & 
-- (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~q\ & 
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Equal0~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~0_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~2_combout\);

-- Location: LCCOMB_X17_Y6_N8
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_empty~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_empty~0_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|write~combout\ & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|empty~q\)) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|read~0_combout\))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|write~combout\ & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|empty~q\ & 
-- !\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|read~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|write~combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|empty~q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~2_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_empty~0_combout\);

-- Location: FF_X17_Y6_N9
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_empty~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|empty~q\);

-- Location: LCCOMB_X17_Y6_N14
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~1_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|empty~q\ & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Equal0~0_combout\) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|read~0_combout\)) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|empty~q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Equal0~0_combout\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|read~0_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~1_combout\);

-- Location: FF_X17_Y6_N15
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~q\);

-- Location: FF_X17_Y6_N1
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~q\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_valid~q\);

-- Location: LCCOMB_X22_Y11_N4
\u0|mm_interconnect_0|sdram_controller_0_s1_agent|comb~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent|comb~0_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(0) & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][87]~q\) # 
-- (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_valid~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][87]~q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_valid~q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(0),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|comb~0_combout\);

-- Location: LCCOMB_X17_Y6_N12
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[7]~2_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~1_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent|comb~0_combout\ & 
-- (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(7))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|comb~0_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(6)))))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~1_combout\ & (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|comb~0_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~1_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|comb~0_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(7),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(6),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[7]~2_combout\);

-- Location: FF_X17_Y6_N13
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[7]~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(7));

-- Location: LCCOMB_X23_Y8_N0
\u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(7)) # ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|Equal0~0_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~0_combout\) # (\u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(7),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~1_combout\,
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|Equal0~0_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~combout\);

-- Location: LCCOMB_X23_Y9_N4
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|count[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|count[0]~0_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|count\(0) $ 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~combout\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|count\(0)) # 
-- ((\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & !\u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|count\(0),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|count[0]~0_combout\);

-- Location: FF_X23_Y9_N5
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|count[0]~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|count\(0));

-- Location: LCCOMB_X23_Y9_N18
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~0_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~combout\) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|count\(0))))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & 
-- ((!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|count\(0),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~0_combout\);

-- Location: FF_X23_Y9_N19
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\);

-- Location: FF_X23_Y9_N27
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|endofpacket_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload\(0),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|ALT_INV_use_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|endofpacket_reg~q\);

-- Location: LCCOMB_X23_Y9_N20
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_endofpacket~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_endofpacket~0_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|count\(0) & 
-- \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|endofpacket_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|count\(0),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|endofpacket_reg~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_endofpacket~0_combout\);

-- Location: FF_X23_Y9_N23
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~45_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][88]~q\);

-- Location: LCCOMB_X23_Y9_N22
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~45_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(7) & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][88]~q\)) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(7) & ((\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_endofpacket~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(7),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][88]~q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_endofpacket~0_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~45_combout\);

-- Location: FF_X24_Y10_N23
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~45_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][88]~q\);

-- Location: LCCOMB_X23_Y10_N10
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~38_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(6) & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][88]~q\))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(6) & (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_endofpacket~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_endofpacket~0_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(6),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][88]~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~38_combout\);

-- Location: FF_X23_Y10_N11
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~38_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][88]~q\);

-- Location: LCCOMB_X23_Y10_N22
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~31_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(5) & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][88]~q\))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(5) & (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_endofpacket~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(5),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_endofpacket~0_combout\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][88]~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~31_combout\);

-- Location: FF_X23_Y10_N23
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~31_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][88]~q\);

-- Location: LCCOMB_X22_Y10_N10
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~24_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(4) & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][88]~q\))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(4) & (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_endofpacket~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_endofpacket~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(4),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][88]~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~24_combout\);

-- Location: FF_X22_Y10_N11
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~24_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][88]~q\);

-- Location: LCCOMB_X23_Y11_N20
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~17_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(3) & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][88]~q\)) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(3) & ((\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_endofpacket~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][88]~q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_endofpacket~0_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(3),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~17_combout\);

-- Location: FF_X23_Y11_N21
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~17_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][88]~q\);

-- Location: LCCOMB_X23_Y11_N14
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~10_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(2) & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][88]~q\))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(2) & (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_endofpacket~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_endofpacket~0_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(2),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][88]~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~10_combout\);

-- Location: FF_X23_Y11_N15
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~10_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][88]~q\);

-- Location: LCCOMB_X24_Y11_N14
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~4_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][88]~q\))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_endofpacket~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_endofpacket~0_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][88]~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~4_combout\);

-- Location: FF_X24_Y11_N15
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~4_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][88]~q\);

-- Location: LCCOMB_X18_Y14_N8
\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~0_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][88]~q\) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][88]~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~0_combout\);

-- Location: LCCOMB_X23_Y9_N8
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg~0_combout\ = \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(1) $ (((!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(7) & 
-- ((!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|Equal0~0_combout\) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~2_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(7),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(1),
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|Equal0~0_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg~0_combout\);

-- Location: FF_X23_Y9_N9
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg~0_combout\,
	asdata => VCC,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|ALT_INV_use_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(1));

-- Location: FF_X23_Y9_N17
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~48_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][19]~q\);

-- Location: LCCOMB_X23_Y9_N16
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~48_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(7) & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][19]~q\)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(7) & (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(7),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][19]~q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(1),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~48_combout\);

-- Location: FF_X24_Y10_N3
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~48_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][19]~q\);

-- Location: LCCOMB_X23_Y10_N16
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~41_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(6) & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][19]~q\)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(6) & (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(6),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(1),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][19]~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~41_combout\);

-- Location: FF_X23_Y10_N17
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~41_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][19]~q\);

-- Location: LCCOMB_X23_Y10_N2
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~34_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(5) & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][19]~q\)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(5) & (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(5),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(1),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][19]~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~34_combout\);

-- Location: FF_X23_Y10_N3
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~34_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][19]~q\);

-- Location: LCCOMB_X22_Y10_N22
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~27_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(4) & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][19]~q\)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(4) & (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(4),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(1),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][19]~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~27_combout\);

-- Location: FF_X22_Y10_N23
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~27_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][19]~q\);

-- Location: LCCOMB_X23_Y11_N26
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~20_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(3) & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][19]~q\)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(3) & (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(3),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][19]~q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(1),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~20_combout\);

-- Location: FF_X23_Y11_N27
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~20_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][19]~q\);

-- Location: LCCOMB_X23_Y11_N18
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~13_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(2) & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][19]~q\)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(2) & (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(2),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][19]~q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(1),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~13_combout\);

-- Location: FF_X23_Y11_N19
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~13_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][19]~q\);

-- Location: LCCOMB_X22_Y11_N2
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~6_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(1) & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][19]~q\)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(1) & (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(1),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][19]~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~6_combout\);

-- Location: FF_X22_Y11_N3
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~6_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][19]~q\);

-- Location: LCCOMB_X22_Y11_N12
\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_base~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_base~0_combout\ = (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\ & 
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][19]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][19]~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_base~0_combout\);

-- Location: FF_X22_Y11_N13
\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_base[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_base~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_base\(1));

-- Location: LCCOMB_X22_Y11_N16
\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~0_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_offset\(1)) # 
-- (\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_base\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_offset\(1),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_base\(1),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~0_combout\);

-- Location: LCCOMB_X19_Y14_N8
\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~0_combout\) # ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent|comb~0_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][19]~q\))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|comb~0_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|comb~0_combout\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][19]~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1_combout\);

-- Location: LCCOMB_X19_Y14_N16
\u0|mm_interconnect_0|rsp_mux_001|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1_combout\ & 
-- (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rp_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rp_valid~combout\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\);

-- Location: LCCOMB_X17_Y16_N6
\u0|core0|cpu|F_iw[21]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[21]~32_combout\ = ((\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(21) & \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\)) # (!\u0|core0|cpu|D_iw[24]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw[24]~1_combout\,
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(21),
	datac => \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	combout => \u0|core0|cpu|F_iw[21]~32_combout\);

-- Location: LCCOMB_X17_Y16_N2
\u0|core0|cpu|F_iw[21]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[21]~33_combout\ = (\u0|core0|cpu|F_iw[11]~11_combout\ & ((\u0|core0|cpu|F_iw[21]~32_combout\) # ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(5) & 
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(5),
	datab => \u0|core0|cpu|F_iw[11]~11_combout\,
	datac => \u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\,
	datad => \u0|core0|cpu|F_iw[21]~32_combout\,
	combout => \u0|core0|cpu|F_iw[21]~33_combout\);

-- Location: FF_X17_Y16_N3
\u0|core0|cpu|D_iw[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_iw[21]~33_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|D_iw\(21));

-- Location: LCCOMB_X13_Y15_N16
\u0|core0|cpu|E_src2[19]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_src2[19]~9_combout\ = (\u0|core0|cpu|R_src2_use_imm~q\ & (\u0|core0|cpu|D_iw\(21))) # (!\u0|core0|cpu|R_src2_use_imm~q\ & ((\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_src2_use_imm~q\,
	datab => \u0|core0|cpu|D_iw\(21),
	datad => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	combout => \u0|core0|cpu|E_src2[19]~9_combout\);

-- Location: FF_X13_Y15_N17
\u0|core0|cpu|E_src2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_src2[19]~9_combout\,
	asdata => \u0|core0|cpu|D_iw\(9),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|R_src2_hi~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src2\(19));

-- Location: LCCOMB_X11_Y11_N28
\u0|core0|cpu|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~8_combout\ = \u0|core0|cpu|E_alu_sub~q\ $ (\u0|core0|cpu|E_src2\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_alu_sub~q\,
	datac => \u0|core0|cpu|E_src2\(19),
	combout => \u0|core0|cpu|Add1~8_combout\);

-- Location: LCCOMB_X8_Y11_N14
\u0|core0|cpu|F_pc_nxt[17]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_nxt[17]~8_combout\ = (\u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\ & ((\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & (\u0|core0|cpu|Add1~68_combout\)) # (!\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & 
-- ((\u0|core0|cpu|F_pc_plus_one[17]~34_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Add1~68_combout\,
	datab => \u0|core0|cpu|F_pc_plus_one[17]~34_combout\,
	datac => \u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	datad => \u0|core0|cpu|F_pc_sel_nxt.10~1_combout\,
	combout => \u0|core0|cpu|F_pc_nxt[17]~8_combout\);

-- Location: FF_X8_Y11_N15
\u0|core0|cpu|F_pc[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_pc_nxt[17]~8_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|F_pc\(17));

-- Location: LCCOMB_X11_Y12_N28
\u0|mm_interconnect_0|router_001|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router_001|Equal0~1_combout\ = (!\u0|core0|cpu|F_pc\(17) & (!\u0|core0|cpu|F_pc\(19) & (!\u0|core0|cpu|F_pc\(18) & !\u0|core0|cpu|F_pc\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_pc\(17),
	datab => \u0|core0|cpu|F_pc\(19),
	datac => \u0|core0|cpu|F_pc\(18),
	datad => \u0|core0|cpu|F_pc\(20),
	combout => \u0|mm_interconnect_0|router_001|Equal0~1_combout\);

-- Location: LCCOMB_X11_Y12_N26
\u0|mm_interconnect_0|router_001|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router_001|Equal0~0_combout\ = (!\u0|core0|cpu|F_pc\(23) & (\u0|core0|cpu|F_pc\(24) & (!\u0|core0|cpu|F_pc\(21) & !\u0|core0|cpu|F_pc\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_pc\(23),
	datab => \u0|core0|cpu|F_pc\(24),
	datac => \u0|core0|cpu|F_pc\(21),
	datad => \u0|core0|cpu|F_pc\(22),
	combout => \u0|mm_interconnect_0|router_001|Equal0~0_combout\);

-- Location: LCCOMB_X11_Y12_N30
\u0|mm_interconnect_0|router_001|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router_001|Equal0~2_combout\ = (!\u0|core0|cpu|F_pc\(14) & (!\u0|core0|cpu|F_pc\(13) & (!\u0|core0|cpu|F_pc\(16) & !\u0|core0|cpu|F_pc\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_pc\(14),
	datab => \u0|core0|cpu|F_pc\(13),
	datac => \u0|core0|cpu|F_pc\(16),
	datad => \u0|core0|cpu|F_pc\(15),
	combout => \u0|mm_interconnect_0|router_001|Equal0~2_combout\);

-- Location: LCCOMB_X10_Y9_N24
\u0|mm_interconnect_0|router_001|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router_001|Equal0~3_combout\ = (!\u0|core0|cpu|F_pc\(12) & (!\u0|core0|cpu|F_pc\(11) & (\u0|core0|cpu|F_pc\(9) & !\u0|core0|cpu|F_pc\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_pc\(12),
	datab => \u0|core0|cpu|F_pc\(11),
	datac => \u0|core0|cpu|F_pc\(9),
	datad => \u0|core0|cpu|F_pc\(10),
	combout => \u0|mm_interconnect_0|router_001|Equal0~3_combout\);

-- Location: LCCOMB_X10_Y9_N10
\u0|mm_interconnect_0|router_001|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router_001|Equal0~4_combout\ = (\u0|mm_interconnect_0|router_001|Equal0~1_combout\ & (\u0|mm_interconnect_0|router_001|Equal0~0_combout\ & (\u0|mm_interconnect_0|router_001|Equal0~2_combout\ & 
-- \u0|mm_interconnect_0|router_001|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router_001|Equal0~1_combout\,
	datab => \u0|mm_interconnect_0|router_001|Equal0~0_combout\,
	datac => \u0|mm_interconnect_0|router_001|Equal0~2_combout\,
	datad => \u0|mm_interconnect_0|router_001|Equal0~3_combout\,
	combout => \u0|mm_interconnect_0|router_001|Equal0~4_combout\);

-- Location: LCCOMB_X24_Y9_N28
\u0|mm_interconnect_0|cmd_mux_001|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\ = (!\u0|mm_interconnect_0|core0_instruction_master_translator|read_accepted~q\ & !\u0|core0|cpu|i_read~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|core0_instruction_master_translator|read_accepted~q\,
	datac => \u0|core0|cpu|i_read~q\,
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\);

-- Location: LCCOMB_X24_Y9_N10
\u0|mm_interconnect_0|cmd_mux_001|src_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\ = (\u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\ & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (!\u0|mm_interconnect_0|router_001|Equal0~4_combout\ & 
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\,
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \u0|mm_interconnect_0|router_001|Equal0~4_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\);

-- Location: LCCOMB_X24_Y9_N24
\u0|mm_interconnect_0|cmd_mux_001|src_data[68]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(68) = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ((\u0|mm_interconnect_0|core0_data_master_translator|uav_read~0_combout\) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & 
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\)))) # (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \u0|mm_interconnect_0|core0_data_master_translator|uav_read~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(68));

-- Location: LCCOMB_X23_Y9_N10
\u0|mm_interconnect_0|sdram_controller_0_s1_agent|rf_source_data[87]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rf_source_data[87]~3_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|src_data\(68) & (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~1_combout\ & 
-- !\u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|src_data\(68),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~1_combout\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~0_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rf_source_data[87]~3_combout\);

-- Location: LCCOMB_X23_Y9_N0
\u0|mm_interconnect_0|sdram_controller_0_s1_agent|rf_source_data[87]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rf_source_data[87]~2_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent|rf_source_data[87]~3_combout\ & ((\u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\) # 
-- ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|mm_interconnect_0|cmd_demux|src1_valid~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_demux|src1_valid~8_combout\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rf_source_data[87]~3_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rf_source_data[87]~2_combout\);

-- Location: FF_X24_Y10_N1
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~44_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][87]~q\);

-- Location: LCCOMB_X24_Y10_N0
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~44_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(7) & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][87]~q\))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(7) & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent|rf_source_data[87]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rf_source_data[87]~2_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][87]~q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(7),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~44_combout\);

-- Location: LCCOMB_X24_Y10_N4
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][87]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][87]~feeder_combout\ = \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~44_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][87]~feeder_combout\);

-- Location: FF_X24_Y10_N5
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][87]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][87]~q\);

-- Location: LCCOMB_X23_Y10_N8
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~37_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(6) & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][87]~q\))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(6) & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent|rf_source_data[87]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rf_source_data[87]~2_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(6),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][87]~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~37_combout\);

-- Location: FF_X23_Y10_N9
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~37_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][87]~q\);

-- Location: LCCOMB_X23_Y10_N4
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~30_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(5) & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][87]~q\))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(5) & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent|rf_source_data[87]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(5),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rf_source_data[87]~2_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][87]~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~30_combout\);

-- Location: FF_X23_Y10_N5
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~30_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][87]~q\);

-- Location: LCCOMB_X22_Y10_N0
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~23_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(4) & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][87]~q\))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(4) & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent|rf_source_data[87]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rf_source_data[87]~2_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(4),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][87]~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~23_combout\);

-- Location: FF_X22_Y10_N1
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~23_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][87]~q\);

-- Location: LCCOMB_X23_Y11_N10
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~16_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(3) & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][87]~q\))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(3) & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent|rf_source_data[87]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(3),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rf_source_data[87]~2_combout\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][87]~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~16_combout\);

-- Location: FF_X23_Y11_N11
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~16_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][87]~q\);

-- Location: LCCOMB_X23_Y11_N4
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~9_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(2) & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][87]~q\))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(2) & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent|rf_source_data[87]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rf_source_data[87]~2_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(2),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][87]~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~9_combout\);

-- Location: FF_X23_Y11_N5
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~9_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][87]~q\);

-- Location: LCCOMB_X22_Y11_N0
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~3_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][87]~q\))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent|rf_source_data[87]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rf_source_data[87]~2_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][87]~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~3_combout\);

-- Location: FF_X22_Y11_N1
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][87]~q\);

-- Location: LCCOMB_X17_Y6_N6
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|read~0_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~q\ & (((!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_valid~q\) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][87]~q\)) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(0),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][87]~q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_valid~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|read~0_combout\);

-- Location: LCCOMB_X17_Y6_N28
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ = \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr\(2) $ (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|read~0_combout\ & 
-- (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr\(0) & \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|read~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr\(0),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr\(2),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr\(1),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\);

-- Location: IOIBUF_X0_Y5_N15
\sdram_dq[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sdram_dq(5),
	o => \sdram_dq[5]~input_o\);

-- Location: FF_X0_Y5_N17
\u0|sdram_controller_0|za_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \sdram_dq[5]~input_o\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|za_data\(5));

-- Location: FF_X10_Y2_N29
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(5),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~85_q\);

-- Location: FF_X12_Y4_N23
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(5),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~117_q\);

-- Location: FF_X12_Y4_N21
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(5),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~69_q\);

-- Location: LCCOMB_X13_Y4_N18
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~101feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~101feeder_combout\ = \u0|sdram_controller_0|za_data\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|za_data\(5),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~101feeder_combout\);

-- Location: FF_X13_Y4_N19
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~101feeder_combout\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~101_q\);

-- Location: LCCOMB_X12_Y4_N20
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~168_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\) # ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~101_q\)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~69_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~69_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~101_q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~168_combout\);

-- Location: LCCOMB_X12_Y4_N22
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~169_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~168_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~117_q\))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~168_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~85_q\)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~85_q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~117_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~168_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~169_combout\);

-- Location: FF_X10_Y1_N7
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(5),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~5_q\);

-- Location: FF_X10_Y1_N21
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(5),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~21_q\);

-- Location: LCCOMB_X10_Y1_N6
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~170_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~21_q\))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ 
-- & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~5_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~5_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~21_q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~170_combout\);

-- Location: FF_X11_Y4_N11
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(5),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~53_q\);

-- Location: FF_X10_Y2_N31
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~37\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|za_data\(5),
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~37_q\);

-- Location: LCCOMB_X11_Y4_N10
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~171_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~170_combout\ & 
-- (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~53_q\)) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~170_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~37_q\))))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~170_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~170_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~53_q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~37_q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~171_combout\);

-- Location: LCCOMB_X11_Y4_N2
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~172_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~169_combout\)) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~171_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~169_combout\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~171_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~172_combout\);

-- Location: FF_X11_Y4_N3
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload\(5));

-- Location: FF_X17_Y13_N31
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload\(5),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(5));

-- Location: LCCOMB_X17_Y13_N28
\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~8_combout\ = (!\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(5)) # 
-- ((!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(5),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(5),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~8_combout\);

-- Location: FF_X17_Y13_N29
\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~8_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(5));

-- Location: LCCOMB_X17_Y13_N30
\u0|core0|cpu|av_ld_byte0_data_nxt[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[5]~19_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(5)) # 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(5) & !\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\ & 
-- (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(5) & !\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(5),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(5),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[5]~19_combout\);

-- Location: LCCOMB_X21_Y14_N30
\u0|mm_interconnect_0|rsp_mux_001|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~6_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\ & (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\ & \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\,
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\,
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(5),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~6_combout\);

-- Location: LCCOMB_X16_Y16_N10
\u0|core0|cpu|F_iw[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[5]~19_combout\ = ((\u0|mm_interconnect_0|rsp_mux_001|src_payload~6_combout\) # ((\u0|core0|cpu|av_ld_byte0_data_nxt[5]~19_combout\ & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~1_combout\))) # (!\u0|core0|cpu|D_iw[24]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_ld_byte0_data_nxt[5]~19_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~1_combout\,
	datac => \u0|core0|cpu|D_iw[24]~1_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux_001|src_payload~6_combout\,
	combout => \u0|core0|cpu|F_iw[5]~19_combout\);

-- Location: FF_X16_Y16_N11
\u0|core0|cpu|D_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_iw[5]~19_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|D_iw\(5));

-- Location: LCCOMB_X14_Y20_N26
\u0|core0|cpu|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Equal0~4_combout\ = (\u0|core0|cpu|Equal0~2_combout\ & (\u0|core0|cpu|D_iw\(4) & \u0|core0|cpu|D_iw\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Equal0~2_combout\,
	datab => \u0|core0|cpu|D_iw\(4),
	datad => \u0|core0|cpu|D_iw\(5),
	combout => \u0|core0|cpu|Equal0~4_combout\);

-- Location: LCCOMB_X12_Y19_N26
\u0|core0|cpu|D_op_opx_rsv60\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_op_opx_rsv60~combout\ = (\u0|core0|cpu|Equal0~2_combout\ & (\u0|core0|cpu|D_op_opx_rsv63~0_combout\ & (\u0|core0|cpu|Equal62~10_combout\ & \u0|core0|cpu|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Equal0~2_combout\,
	datab => \u0|core0|cpu|D_op_opx_rsv63~0_combout\,
	datac => \u0|core0|cpu|Equal62~10_combout\,
	datad => \u0|core0|cpu|Equal0~3_combout\,
	combout => \u0|core0|cpu|D_op_opx_rsv60~combout\);

-- Location: LCCOMB_X12_Y19_N8
\u0|core0|cpu|D_ctrl_force_src2_zero~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_force_src2_zero~11_combout\ = ((!\u0|core0|cpu|D_iw\(14) & !\u0|core0|cpu|D_iw\(15))) # (!\u0|core0|cpu|Equal62~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|Equal62~14_combout\,
	datac => \u0|core0|cpu|D_iw\(14),
	datad => \u0|core0|cpu|D_iw\(15),
	combout => \u0|core0|cpu|D_ctrl_force_src2_zero~11_combout\);

-- Location: LCCOMB_X11_Y18_N0
\u0|core0|cpu|Equal0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Equal0~14_combout\ = (!\u0|core0|cpu|D_iw\(2) & (\u0|core0|cpu|D_iw\(0) & (!\u0|core0|cpu|D_iw\(1) & \u0|core0|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(2),
	datab => \u0|core0|cpu|D_iw\(0),
	datac => \u0|core0|cpu|D_iw\(1),
	datad => \u0|core0|cpu|D_iw\(3),
	combout => \u0|core0|cpu|Equal0~14_combout\);

-- Location: LCCOMB_X12_Y19_N20
\u0|core0|cpu|D_ctrl_force_src2_zero~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_force_src2_zero~12_combout\ = (\u0|core0|cpu|D_op_opx_rsv60~combout\ & (((!\u0|core0|cpu|Equal0~4_combout\)))) # (!\u0|core0|cpu|D_op_opx_rsv60~combout\ & ((\u0|core0|cpu|Equal0~14_combout\ & ((!\u0|core0|cpu|Equal0~4_combout\))) # 
-- (!\u0|core0|cpu|Equal0~14_combout\ & (\u0|core0|cpu|D_ctrl_force_src2_zero~11_combout\ & \u0|core0|cpu|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_op_opx_rsv60~combout\,
	datab => \u0|core0|cpu|D_ctrl_force_src2_zero~11_combout\,
	datac => \u0|core0|cpu|Equal0~14_combout\,
	datad => \u0|core0|cpu|Equal0~4_combout\,
	combout => \u0|core0|cpu|D_ctrl_force_src2_zero~12_combout\);

-- Location: LCCOMB_X12_Y19_N30
\u0|core0|cpu|D_ctrl_force_src2_zero~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_force_src2_zero~13_combout\ = (!\u0|core0|cpu|Equal62~3_combout\ & (!\u0|core0|cpu|Equal62~2_combout\ & ((!\u0|core0|cpu|Equal62~11_combout\) # (!\u0|core0|cpu|D_op_opx_rsv17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_op_opx_rsv17~0_combout\,
	datab => \u0|core0|cpu|Equal62~3_combout\,
	datac => \u0|core0|cpu|Equal62~11_combout\,
	datad => \u0|core0|cpu|Equal62~2_combout\,
	combout => \u0|core0|cpu|D_ctrl_force_src2_zero~13_combout\);

-- Location: LCCOMB_X12_Y19_N24
\u0|core0|cpu|D_ctrl_force_src2_zero~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_force_src2_zero~14_combout\ = (!\u0|core0|cpu|D_ctrl_force_src2_zero~13_combout\ & ((\u0|core0|cpu|D_op_opx_rsv17~0_combout\) # ((\u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\ & 
-- \u0|core0|cpu|D_ctrl_force_src2_zero~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\,
	datab => \u0|core0|cpu|D_ctrl_force_src2_zero~12_combout\,
	datac => \u0|core0|cpu|D_ctrl_force_src2_zero~13_combout\,
	datad => \u0|core0|cpu|D_op_opx_rsv17~0_combout\,
	combout => \u0|core0|cpu|D_ctrl_force_src2_zero~14_combout\);

-- Location: LCCOMB_X11_Y19_N12
\u0|core0|cpu|D_ctrl_force_src2_zero~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_force_src2_zero~22_combout\ = (\u0|core0|cpu|D_iw\(14) & (\u0|core0|cpu|D_iw\(15) & ((\u0|core0|cpu|Equal62~7_combout\) # (\u0|core0|cpu|Equal62~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Equal62~7_combout\,
	datab => \u0|core0|cpu|D_iw\(14),
	datac => \u0|core0|cpu|Equal62~5_combout\,
	datad => \u0|core0|cpu|D_iw\(15),
	combout => \u0|core0|cpu|D_ctrl_force_src2_zero~22_combout\);

-- Location: LCCOMB_X12_Y19_N10
\u0|core0|cpu|D_ctrl_force_src2_zero~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_force_src2_zero~15_combout\ = (!\u0|core0|cpu|D_ctrl_force_src2_zero~14_combout\ & ((\u0|core0|cpu|Equal0~4_combout\ & (!\u0|core0|cpu|D_ctrl_force_src2_zero~22_combout\ & \u0|core0|cpu|D_ctrl_force_src2_zero~12_combout\)) # 
-- (!\u0|core0|cpu|Equal0~4_combout\ & ((!\u0|core0|cpu|D_ctrl_force_src2_zero~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Equal0~4_combout\,
	datab => \u0|core0|cpu|D_ctrl_force_src2_zero~14_combout\,
	datac => \u0|core0|cpu|D_ctrl_force_src2_zero~22_combout\,
	datad => \u0|core0|cpu|D_ctrl_force_src2_zero~12_combout\,
	combout => \u0|core0|cpu|D_ctrl_force_src2_zero~15_combout\);

-- Location: LCCOMB_X12_Y19_N6
\u0|core0|cpu|D_ctrl_exception~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_exception~0_combout\ = (\u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\ & (((\u0|core0|cpu|Equal62~9_combout\ & \u0|core0|cpu|D_op_opx_rsv63~0_combout\)))) # (!\u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\ & 
-- ((\u0|core0|cpu|Equal62~12_combout\) # ((\u0|core0|cpu|Equal62~9_combout\ & \u0|core0|cpu|D_op_opx_rsv63~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\,
	datab => \u0|core0|cpu|Equal62~12_combout\,
	datac => \u0|core0|cpu|Equal62~9_combout\,
	datad => \u0|core0|cpu|D_op_opx_rsv63~0_combout\,
	combout => \u0|core0|cpu|D_ctrl_exception~0_combout\);

-- Location: LCCOMB_X12_Y17_N4
\u0|core0|cpu|D_ctrl_exception~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_exception~1_combout\ = (\u0|core0|cpu|D_iw\(13) & (((\u0|core0|cpu|D_iw\(11) & !\u0|core0|cpu|D_iw\(14))) # (!\u0|core0|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(12),
	datab => \u0|core0|cpu|D_iw\(11),
	datac => \u0|core0|cpu|D_iw\(13),
	datad => \u0|core0|cpu|D_iw\(14),
	combout => \u0|core0|cpu|D_ctrl_exception~1_combout\);

-- Location: LCCOMB_X12_Y20_N14
\u0|core0|cpu|D_ctrl_exception~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_exception~3_combout\ = (\u0|core0|cpu|Equal0~4_combout\ & ((\u0|core0|cpu|D_ctrl_exception~0_combout\) # ((\u0|core0|cpu|D_ctrl_exception~2_combout\ & \u0|core0|cpu|D_ctrl_exception~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_ctrl_exception~0_combout\,
	datab => \u0|core0|cpu|D_ctrl_exception~2_combout\,
	datac => \u0|core0|cpu|D_ctrl_exception~1_combout\,
	datad => \u0|core0|cpu|Equal0~4_combout\,
	combout => \u0|core0|cpu|D_ctrl_exception~3_combout\);

-- Location: LCCOMB_X12_Y20_N16
\u0|core0|cpu|D_ctrl_exception~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_exception~4_combout\ = ((\u0|core0|cpu|D_ctrl_exception~3_combout\) # ((!\u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout\) # (!\u0|core0|cpu|D_ctrl_force_src2_zero~10_combout\))) # 
-- (!\u0|core0|cpu|D_ctrl_force_src2_zero~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_ctrl_force_src2_zero~15_combout\,
	datab => \u0|core0|cpu|D_ctrl_exception~3_combout\,
	datac => \u0|core0|cpu|D_ctrl_force_src2_zero~10_combout\,
	datad => \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout\,
	combout => \u0|core0|cpu|D_ctrl_exception~4_combout\);

-- Location: FF_X12_Y20_N17
\u0|core0|cpu|R_ctrl_exception\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|D_ctrl_exception~4_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|R_ctrl_exception~q\);

-- Location: LCCOMB_X12_Y18_N8
\u0|core0|cpu|W_status_reg_pie_inst_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\ = (!\u0|core0|cpu|R_ctrl_exception~q\ & (!\u0|core0|cpu|R_ctrl_crst~q\ & !\u0|core0|cpu|R_ctrl_break~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_ctrl_exception~q\,
	datab => \u0|core0|cpu|R_ctrl_crst~q\,
	datad => \u0|core0|cpu|R_ctrl_break~q\,
	combout => \u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\);

-- Location: LCCOMB_X11_Y13_N4
\u0|core0|cpu|F_pc_nxt[8]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_pc_nxt[8]~19_combout\ = (\u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\ & ((\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|core0|cpu|Add1~50_combout\))) # (!\u0|core0|cpu|F_pc_sel_nxt.10~1_combout\ & 
-- (\u0|core0|cpu|F_pc_plus_one[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	datab => \u0|core0|cpu|F_pc_plus_one[8]~16_combout\,
	datac => \u0|core0|cpu|F_pc_sel_nxt.10~1_combout\,
	datad => \u0|core0|cpu|Add1~50_combout\,
	combout => \u0|core0|cpu|F_pc_nxt[8]~19_combout\);

-- Location: FF_X11_Y13_N5
\u0|core0|cpu|F_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_pc_nxt[8]~19_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|F_pc\(8));

-- Location: LCCOMB_X22_Y14_N24
\u0|mm_interconnect_0|cmd_mux|src_data[46]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(46) = (\u0|core0|cpu|F_pc\(8) & ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(1)) # ((\u0|core0|cpu|W_alu_result\(10) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(0))))) # (!\u0|core0|cpu|F_pc\(8) & 
-- (\u0|core0|cpu|W_alu_result\(10) & ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_pc\(8),
	datab => \u0|core0|cpu|W_alu_result\(10),
	datac => \u0|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datad => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(46));

-- Location: FF_X22_Y14_N25
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8));

-- Location: LCCOMB_X22_Y16_N16
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~18_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~18_combout\);

-- Location: FF_X22_Y16_N17
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(17));

-- Location: FF_X17_Y17_N13
\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(17),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X17_Y17_N14
\u0|core0|cpu|F_iw[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[17]~34_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(17) & ((\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\) # ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(1) & 
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\)))) # (!\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(17) & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(1) & 
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(17),
	datab => \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(1),
	datad => \u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\,
	combout => \u0|core0|cpu|F_iw[17]~34_combout\);

-- Location: LCCOMB_X16_Y17_N12
\u0|core0|cpu|hbreak_req~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|hbreak_req~1_combout\ = (!\u0|core0|cpu|hbreak_enabled~q\ & \u0|core0|cpu|hbreak_req~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|hbreak_enabled~q\,
	datad => \u0|core0|cpu|hbreak_req~0_combout\,
	combout => \u0|core0|cpu|hbreak_req~1_combout\);

-- Location: LCCOMB_X16_Y17_N30
\u0|core0|cpu|F_iw[17]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[17]~36_combout\ = (\u0|core0|cpu|D_iw[24]~1_combout\ & (((\u0|core0|cpu|F_iw[17]~34_combout\)))) # (!\u0|core0|cpu|D_iw[24]~1_combout\ & (!\u0|core0|cpu|F_iw~35_combout\ & ((!\u0|core0|cpu|hbreak_req~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_iw~35_combout\,
	datab => \u0|core0|cpu|D_iw[24]~1_combout\,
	datac => \u0|core0|cpu|F_iw[17]~34_combout\,
	datad => \u0|core0|cpu|hbreak_req~1_combout\,
	combout => \u0|core0|cpu|F_iw[17]~36_combout\);

-- Location: FF_X16_Y17_N31
\u0|core0|cpu|D_iw[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_iw[17]~36_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|D_iw\(17));

-- Location: LCCOMB_X16_Y18_N6
\u0|core0|cpu|D_dst_regnum[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_dst_regnum[0]~6_combout\ = ((\u0|core0|cpu|D_ctrl_b_is_dst~2_combout\ & ((\u0|core0|cpu|D_iw\(22)))) # (!\u0|core0|cpu|D_ctrl_b_is_dst~2_combout\ & (\u0|core0|cpu|D_iw\(17)))) # (!\u0|core0|cpu|D_dst_regnum[2]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(17),
	datab => \u0|core0|cpu|D_iw\(22),
	datac => \u0|core0|cpu|D_ctrl_b_is_dst~2_combout\,
	datad => \u0|core0|cpu|D_dst_regnum[2]~4_combout\,
	combout => \u0|core0|cpu|D_dst_regnum[0]~6_combout\);

-- Location: FF_X16_Y18_N7
\u0|core0|cpu|R_dst_regnum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|D_dst_regnum[0]~6_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|R_dst_regnum\(0));

-- Location: LCCOMB_X13_Y16_N4
\u0|core0|cpu|R_src2_lo[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|R_src2_lo[2]~4_combout\ = (\u0|core0|cpu|R_src2_lo[0]~0_combout\ & ((\u0|core0|cpu|R_src2_lo~1_combout\ & ((\u0|core0|cpu|D_iw\(8)))) # (!\u0|core0|cpu|R_src2_lo~1_combout\ & 
-- (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datab => \u0|core0|cpu|R_src2_lo~1_combout\,
	datac => \u0|core0|cpu|D_iw\(8),
	datad => \u0|core0|cpu|R_src2_lo[0]~0_combout\,
	combout => \u0|core0|cpu|R_src2_lo[2]~4_combout\);

-- Location: FF_X13_Y16_N5
\u0|core0|cpu|E_src2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|R_src2_lo[2]~4_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src2\(2));

-- Location: LCCOMB_X13_Y14_N2
\u0|core0|cpu|Add1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~25_combout\ = \u0|core0|cpu|E_alu_sub~q\ $ (\u0|core0|cpu|E_src2\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_alu_sub~q\,
	datac => \u0|core0|cpu|E_src2\(2),
	combout => \u0|core0|cpu|Add1~25_combout\);

-- Location: LCCOMB_X12_Y13_N28
\u0|core0|cpu|W_alu_result[2]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_alu_result[2]~24_combout\ = (\u0|core0|cpu|R_ctrl_logic~q\ & ((\u0|core0|cpu|E_logic_result[2]~24_combout\))) # (!\u0|core0|cpu|R_ctrl_logic~q\ & (\u0|core0|cpu|Add1~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_ctrl_logic~q\,
	datab => \u0|core0|cpu|Add1~34_combout\,
	datad => \u0|core0|cpu|E_logic_result[2]~24_combout\,
	combout => \u0|core0|cpu|W_alu_result[2]~24_combout\);

-- Location: FF_X12_Y13_N29
\u0|core0|cpu|W_alu_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|W_alu_result[2]~24_combout\,
	asdata => \u0|core0|cpu|E_shift_rot_result\(2),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|E_alu_result~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|W_alu_result\(2));

-- Location: LCCOMB_X12_Y13_N18
\u0|mm_interconnect_0|cmd_mux|src_data[38]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(38) = (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & ((\u0|core0|cpu|W_alu_result\(2)) # ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & \u0|core0|cpu|F_pc\(0))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & (((\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & \u0|core0|cpu|F_pc\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	datab => \u0|core0|cpu|W_alu_result\(2),
	datac => \u0|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datad => \u0|core0|cpu|F_pc\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(38));

-- Location: FF_X12_Y13_N19
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_data\(38),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(0));

-- Location: LCCOMB_X22_Y15_N30
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(0) & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal0~1_combout\ & 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(0),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal0~1_combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal0~0_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\);

-- Location: LCCOMB_X22_Y15_N8
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[0]~1_combout\ = !\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(0),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[0]~1_combout\);

-- Location: FF_X22_Y15_N9
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[0]~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(0));

-- Location: LCCOMB_X22_Y15_N24
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~0_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal0~2_combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_error~q\)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal0~2_combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\ & (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal0~2_combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(0),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_error~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~0_combout\);

-- Location: LCCOMB_X22_Y15_N16
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[0]~feeder_combout\ = \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~0_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[0]~feeder_combout\);

-- Location: FF_X22_Y15_N17
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[0]~feeder_combout\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	sload => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(0));

-- Location: FF_X17_Y14_N19
\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(0),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X17_Y14_N12
\u0|core0|cpu|F_iw[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[0]~4_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\ & (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\ & 
-- (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(0) & \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\,
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\,
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(0),
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|core0|cpu|F_iw[0]~4_combout\);

-- Location: LCCOMB_X17_Y13_N16
\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~0_combout\ = (!\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(0)) # 
-- ((!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(0),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(0),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~0_combout\);

-- Location: FF_X17_Y13_N17
\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(0));

-- Location: LCCOMB_X17_Y13_N26
\u0|core0|cpu|av_ld_byte0_data_nxt[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[0]~14_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(0)) # 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(0) & !\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\ & 
-- (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(0) & !\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(0),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(0),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[0]~14_combout\);

-- Location: LCCOMB_X17_Y14_N8
\u0|core0|cpu|F_iw[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[0]~5_combout\ = (\u0|core0|cpu|D_iw[24]~1_combout\ & ((\u0|core0|cpu|F_iw[0]~4_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~1_combout\ & \u0|core0|cpu|av_ld_byte0_data_nxt[0]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_iw[0]~4_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~1_combout\,
	datac => \u0|core0|cpu|D_iw[24]~1_combout\,
	datad => \u0|core0|cpu|av_ld_byte0_data_nxt[0]~14_combout\,
	combout => \u0|core0|cpu|F_iw[0]~5_combout\);

-- Location: FF_X17_Y14_N9
\u0|core0|cpu|D_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_iw[0]~5_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|D_iw\(0));

-- Location: LCCOMB_X14_Y17_N6
\u0|core0|cpu|D_ctrl_mem8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_mem8~0_combout\ = (\u0|core0|cpu|D_iw\(0) & (!\u0|core0|cpu|D_iw\(3) & ((\u0|core0|cpu|D_iw\(1)) # (\u0|core0|cpu|D_iw\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(1),
	datab => \u0|core0|cpu|D_iw\(2),
	datac => \u0|core0|cpu|D_iw\(0),
	datad => \u0|core0|cpu|D_iw\(3),
	combout => \u0|core0|cpu|D_ctrl_mem8~0_combout\);

-- Location: LCCOMB_X14_Y15_N24
\u0|core0|cpu|D_ctrl_mem8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_mem8~1_combout\ = (\u0|core0|cpu|D_ctrl_mem8~0_combout\ & !\u0|core0|cpu|D_iw\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|D_ctrl_mem8~0_combout\,
	datad => \u0|core0|cpu|D_iw\(4),
	combout => \u0|core0|cpu|D_ctrl_mem8~1_combout\);

-- Location: LCCOMB_X14_Y12_N14
\u0|core0|cpu|E_mem_byte_en[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_mem_byte_en[1]~0_combout\ = (\u0|core0|cpu|D_ctrl_mem8~1_combout\ & ((\u0|core0|cpu|D_ctrl_mem16~1_combout\) # ((\u0|core0|cpu|Add1~30_combout\ & !\u0|core0|cpu|Add1~32_combout\)))) # (!\u0|core0|cpu|D_ctrl_mem8~1_combout\ & 
-- (((!\u0|core0|cpu|D_ctrl_mem16~1_combout\) # (!\u0|core0|cpu|Add1~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Add1~30_combout\,
	datab => \u0|core0|cpu|D_ctrl_mem8~1_combout\,
	datac => \u0|core0|cpu|Add1~32_combout\,
	datad => \u0|core0|cpu|D_ctrl_mem16~1_combout\,
	combout => \u0|core0|cpu|E_mem_byte_en[1]~0_combout\);

-- Location: FF_X14_Y12_N15
\u0|core0|cpu|d_byteenable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_mem_byte_en[1]~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|d_byteenable\(1));

-- Location: LCCOMB_X21_Y9_N24
\u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~0_combout\ = (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ((\u0|core0|cpu|d_byteenable\(1)) # 
-- (\u0|core0|cpu|d_byteenable\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|d_byteenable\(1),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|core0|cpu|d_byteenable\(0),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~0_combout\);

-- Location: LCCOMB_X23_Y7_N28
\u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~0_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries\(1) & (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries\(0) & 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~0_combout\) # (\u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~0_combout\,
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries\(1),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~1_combout\,
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entries\(0),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~0_combout\);

-- Location: LCCOMB_X17_Y6_N10
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~0_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(0) & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(1)) # 
-- ((!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_valid~q\ & !\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][87]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(0),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_valid~q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][87]~q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(1),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~0_combout\);

-- Location: LCCOMB_X17_Y6_N26
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~1_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~0_combout\) # ((!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~0_combout\ & 
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~0_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~0_combout\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~0_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X17_Y6_N27
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X22_Y10_N24
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~3_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~0_combout\ & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(2))))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~0_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~0_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(0))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~0_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(0),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~0_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~0_combout\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(2),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~3_combout\);

-- Location: FF_X22_Y10_N25
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(1));

-- Location: FF_X24_Y10_N15
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~49_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][59]~q\);

-- Location: LCCOMB_X24_Y10_N14
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~49_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][59]~q\) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][59]~q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(7),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~49_combout\);

-- Location: FF_X24_Y10_N21
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~49_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][59]~q\);

-- Location: LCCOMB_X23_Y10_N12
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~47_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][59]~q\) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][59]~q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(6),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~47_combout\);

-- Location: FF_X23_Y10_N13
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~47_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][59]~q\);

-- Location: LCCOMB_X23_Y10_N30
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~40_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][59]~q\) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(5),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][59]~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~40_combout\);

-- Location: FF_X23_Y10_N31
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~40_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][59]~q\);

-- Location: LCCOMB_X22_Y10_N12
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~33_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][59]~q\) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(4),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][59]~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~33_combout\);

-- Location: FF_X22_Y10_N13
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~33_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][59]~q\);

-- Location: LCCOMB_X23_Y11_N30
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~26_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][59]~q\) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(3),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][59]~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~26_combout\);

-- Location: FF_X23_Y11_N31
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~26_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][59]~q\);

-- Location: LCCOMB_X23_Y11_N24
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~19_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][59]~q\) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][59]~q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(2),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~19_combout\);

-- Location: FF_X23_Y11_N25
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~19_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][59]~q\);

-- Location: LCCOMB_X22_Y11_N26
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~12_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][59]~q\) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][59]~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~12_combout\);

-- Location: FF_X22_Y11_N27
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~12_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][59]~q\);

-- Location: LCCOMB_X22_Y11_N24
\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|comb~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|comb~0_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent|comb~0_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][19]~q\)) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|comb~0_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_offset\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][19]~q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|comb~0_combout\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_offset\(1),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|comb~0_combout\);

-- Location: LCCOMB_X22_Y11_N20
\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add2~0_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][59]~q\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|comb~1_combout\ & VCC)) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][59]~q\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|comb~1_combout\ $ (VCC)))
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add2~1\ = CARRY((!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][59]~q\ & \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|comb~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][59]~q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|comb~1_combout\,
	datad => VCC,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add2~0_combout\,
	cout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add2~1\);

-- Location: LCCOMB_X22_Y11_N8
\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset\(0) = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\ & 
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add2~0_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset\(0));

-- Location: FF_X22_Y11_N9
\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset\(0),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_offset\(0));

-- Location: LCCOMB_X22_Y11_N10
\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|comb~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|comb~1_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_offset\(0) & 
-- (((!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][87]~q\ & !\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_valid~q\)) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][87]~q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(0),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_offset\(0),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_valid~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|comb~1_combout\);

-- Location: LCCOMB_X22_Y11_N22
\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add2~2_combout\ = \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][59]~q\ $ (\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add2~1\ $ 
-- (\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][59]~q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|comb~0_combout\,
	cin => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add2~1\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add2~2_combout\);

-- Location: LCCOMB_X22_Y11_N6
\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset\(1) = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\ & 
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add2~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add2~2_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset\(1));

-- Location: FF_X22_Y11_N7
\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_offset\(1));

-- Location: LCCOMB_X22_Y11_N28
\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent|comb~0_combout\ & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][19]~q\)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|comb~0_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_offset\(1)) # 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_base\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_offset\(1),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][19]~q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|comb~0_combout\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_base\(1),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\);

-- Location: LCCOMB_X19_Y14_N18
\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~9_combout\ = (!\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(15)) # 
-- ((!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(15),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(15),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~9_combout\);

-- Location: FF_X19_Y14_N19
\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~9_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(15));

-- Location: LCCOMB_X18_Y14_N30
\u0|mm_interconnect_0|rsp_mux|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(15)) # 
-- ((!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(15))))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\ & 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(15),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(15),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout\);

-- Location: LCCOMB_X19_Y13_N30
\u0|mm_interconnect_0|rsp_mux_001|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~7_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\ & (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\ & \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\,
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\,
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(15),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~7_combout\);

-- Location: LCCOMB_X18_Y14_N10
\u0|core0|cpu|F_iw[15]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[15]~20_combout\ = (\u0|mm_interconnect_0|rsp_mux_001|src_payload~7_combout\) # (((\u0|mm_interconnect_0|rsp_mux|src_payload~2_combout\ & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~1_combout\)) # (!\u0|core0|cpu|D_iw[24]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~1_combout\,
	datac => \u0|mm_interconnect_0|rsp_mux_001|src_payload~7_combout\,
	datad => \u0|core0|cpu|D_iw[24]~1_combout\,
	combout => \u0|core0|cpu|F_iw[15]~20_combout\);

-- Location: FF_X18_Y14_N11
\u0|core0|cpu|D_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_iw[15]~20_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|D_iw\(15));

-- Location: LCCOMB_X11_Y19_N26
\u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\ = (!\u0|core0|cpu|D_iw\(15) & \u0|core0|cpu|D_iw\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(15),
	datad => \u0|core0|cpu|D_iw\(14),
	combout => \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\);

-- Location: LCCOMB_X12_Y19_N28
\u0|core0|cpu|D_op_cmpge~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_op_cmpge~4_combout\ = (\u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\ & (\u0|core0|cpu|D_iw\(4) & (\u0|core0|cpu|D_iw\(5) & \u0|core0|cpu|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\,
	datab => \u0|core0|cpu|D_iw\(4),
	datac => \u0|core0|cpu|D_iw\(5),
	datad => \u0|core0|cpu|Equal0~2_combout\,
	combout => \u0|core0|cpu|D_op_cmpge~4_combout\);

-- Location: LCCOMB_X12_Y18_N16
\u0|core0|cpu|hbreak_enabled~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|hbreak_enabled~0_combout\ = (\u0|core0|cpu|R_ctrl_break~q\) # ((\u0|core0|cpu|hbreak_enabled~q\ & ((!\u0|core0|cpu|Equal62~5_combout\) # (!\u0|core0|cpu|D_op_cmpge~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_op_cmpge~4_combout\,
	datab => \u0|core0|cpu|R_ctrl_break~q\,
	datac => \u0|core0|cpu|hbreak_enabled~q\,
	datad => \u0|core0|cpu|Equal62~5_combout\,
	combout => \u0|core0|cpu|hbreak_enabled~0_combout\);

-- Location: FF_X12_Y18_N17
\u0|core0|cpu|hbreak_enabled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|hbreak_enabled~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|E_valid_from_R~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|hbreak_enabled~q\);

-- Location: LCCOMB_X16_Y17_N8
\u0|core0|cpu|F_iw[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[11]~11_combout\ = ((\u0|core0|cpu|hbreak_enabled~q\) # (\u0|core0|cpu|hbreak_req~0_combout\)) # (!\u0|core0|cpu|cpu_resetrequest_d1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|cpu_resetrequest_d1~q\,
	datab => \u0|core0|cpu|hbreak_enabled~q\,
	datad => \u0|core0|cpu|hbreak_req~0_combout\,
	combout => \u0|core0|cpu|F_iw[11]~11_combout\);

-- Location: LCCOMB_X16_Y14_N24
\u0|core0|cpu|F_iw[12]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[12]~17_combout\ = (\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & ((\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(12)) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\ & 
-- \u0|mm_interconnect_0|rsp_demux_001|src1_valid~1_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & (\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\ & (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~1_combout\,
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(12),
	combout => \u0|core0|cpu|F_iw[12]~17_combout\);

-- Location: LCCOMB_X16_Y14_N18
\u0|core0|cpu|F_iw[12]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[12]~18_combout\ = ((\u0|core0|cpu|D_iw[24]~1_combout\ & \u0|core0|cpu|F_iw[12]~17_combout\)) # (!\u0|core0|cpu|F_iw[11]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_iw[11]~11_combout\,
	datab => \u0|core0|cpu|D_iw[24]~1_combout\,
	datad => \u0|core0|cpu|F_iw[12]~17_combout\,
	combout => \u0|core0|cpu|F_iw[12]~18_combout\);

-- Location: FF_X16_Y14_N19
\u0|core0|cpu|D_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_iw[12]~18_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|D_iw\(12));

-- Location: LCCOMB_X13_Y20_N30
\u0|core0|cpu|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Equal0~8_combout\ = (!\u0|core0|cpu|D_iw\(11) & (!\u0|core0|cpu|D_iw\(16) & \u0|core0|cpu|D_iw\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|D_iw\(11),
	datac => \u0|core0|cpu|D_iw\(16),
	datad => \u0|core0|cpu|D_iw\(13),
	combout => \u0|core0|cpu|Equal0~8_combout\);

-- Location: LCCOMB_X13_Y20_N2
\u0|core0|cpu|D_ctrl_logic\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_logic~combout\ = ((\u0|core0|cpu|D_iw\(12) & (\u0|core0|cpu|Equal0~4_combout\ & \u0|core0|cpu|Equal0~8_combout\))) # (!\u0|core0|cpu|D_ctrl_logic~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(12),
	datab => \u0|core0|cpu|Equal0~4_combout\,
	datac => \u0|core0|cpu|D_ctrl_logic~0_combout\,
	datad => \u0|core0|cpu|Equal0~8_combout\,
	combout => \u0|core0|cpu|D_ctrl_logic~combout\);

-- Location: FF_X13_Y20_N3
\u0|core0|cpu|R_ctrl_logic\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|D_ctrl_logic~combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|R_ctrl_logic~q\);

-- Location: LCCOMB_X12_Y12_N18
\u0|core0|cpu|W_alu_result[28]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_alu_result[28]~0_combout\ = (\u0|core0|cpu|R_ctrl_logic~q\ & (\u0|core0|cpu|E_logic_result[28]~16_combout\)) # (!\u0|core0|cpu|R_ctrl_logic~q\ & ((\u0|core0|cpu|Add1~87_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_ctrl_logic~q\,
	datab => \u0|core0|cpu|E_logic_result[28]~16_combout\,
	datad => \u0|core0|cpu|Add1~87_combout\,
	combout => \u0|core0|cpu|W_alu_result[28]~0_combout\);

-- Location: FF_X12_Y12_N19
\u0|core0|cpu|W_alu_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|W_alu_result[28]~0_combout\,
	asdata => \u0|core0|cpu|E_shift_rot_result\(28),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|E_alu_result~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|W_alu_result\(28));

-- Location: LCCOMB_X19_Y10_N14
\u0|mm_interconnect_0|cmd_demux|src1_valid~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|src1_valid~9_combout\ = (\u0|core0|cpu|W_alu_result\(28)) # (((\u0|mm_interconnect_0|router|src_channel[1]~0_combout\ & \u0|core0|cpu|W_alu_result\(26))) # (!\u0|core0|cpu|W_alu_result\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(28),
	datab => \u0|core0|cpu|W_alu_result\(11),
	datac => \u0|mm_interconnect_0|router|src_channel[1]~0_combout\,
	datad => \u0|core0|cpu|W_alu_result\(26),
	combout => \u0|mm_interconnect_0|cmd_demux|src1_valid~9_combout\);

-- Location: LCCOMB_X19_Y10_N12
\u0|mm_interconnect_0|cmd_demux|src1_valid~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|src1_valid~8_combout\ = (\u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter[1]~1_combout\ & (((\u0|mm_interconnect_0|cmd_demux|src1_valid~9_combout\ & !\u0|mm_interconnect_0|router|Equal2~2_combout\)) # 
-- (!\u0|mm_interconnect_0|router|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|Equal0~3_combout\,
	datab => \u0|mm_interconnect_0|cmd_demux|src1_valid~9_combout\,
	datac => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter[1]~1_combout\,
	datad => \u0|mm_interconnect_0|router|Equal2~2_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|src1_valid~8_combout\);

-- Location: LCCOMB_X19_Y9_N18
\u0|mm_interconnect_0|cmd_mux_001|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ = (\u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|mm_interconnect_0|cmd_demux|src1_valid~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \u0|mm_interconnect_0|cmd_demux|src1_valid~8_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\);

-- Location: LCCOMB_X23_Y9_N14
\u0|mm_interconnect_0|cmd_mux_001|last_cycle~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|last_cycle~0_combout\ = (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(7) & (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|count\(0) & 
-- ((!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|Equal0~0_combout\) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~2_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(7),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|count\(0),
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|Equal0~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_001|last_cycle~0_combout\);

-- Location: LCCOMB_X23_Y9_N2
\u0|mm_interconnect_0|cmd_mux_001|update_grant~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & (\u0|mm_interconnect_0|cmd_mux_001|src_payload\(0) & ((\u0|mm_interconnect_0|cmd_mux_001|last_cycle~0_combout\)))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & (((!\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|src_payload\(0),
	datab => \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q\,
	datac => \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|last_cycle~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\);

-- Location: LCCOMB_X24_Y9_N8
\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\ & ((\u0|mm_interconnect_0|cmd_demux|src1_valid~8_combout\) # (\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_demux|src1_valid~8_combout\,
	datad => \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X24_Y9_N17
\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0));

-- Location: FF_X24_Y9_N13
\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1));

-- Location: LCCOMB_X24_Y9_N18
\u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\ = (\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ & ((\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1)) # ((!\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0) & 
-- !\u0|mm_interconnect_0|cmd_demux|src1_valid~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0),
	datac => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1),
	datad => \u0|mm_interconnect_0|cmd_demux|src1_valid~8_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\);

-- Location: FF_X24_Y9_N19
\u0|mm_interconnect_0|cmd_mux_001|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1));

-- Location: FF_X24_Y10_N11
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~46_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][85]~q\);

-- Location: LCCOMB_X24_Y10_N10
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~46_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(7) & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][85]~q\)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(7) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(7),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][85]~q\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~46_combout\);

-- Location: LCCOMB_X24_Y10_N16
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][56]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][56]~feeder_combout\ = \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~46_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][56]~feeder_combout\);

-- Location: FF_X24_Y10_N17
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][56]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][56]~q\);

-- Location: LCCOMB_X23_Y10_N28
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~39_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(6) & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][56]~q\)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(6) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(6),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][56]~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~39_combout\);

-- Location: FF_X23_Y10_N29
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~39_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][56]~q\);

-- Location: LCCOMB_X23_Y10_N0
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~32_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(5) & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][56]~q\)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(5) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][56]~q\,
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(5),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~32_combout\);

-- Location: FF_X23_Y10_N1
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~32_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][56]~q\);

-- Location: LCCOMB_X22_Y10_N4
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~25_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(4) & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][56]~q\)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(4) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][56]~q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(4),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~25_combout\);

-- Location: FF_X22_Y10_N5
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~25_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][56]~q\);

-- Location: LCCOMB_X23_Y11_N6
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~18_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(3) & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][56]~q\)) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(3) & (((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][56]~q\,
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(3),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~18_combout\);

-- Location: FF_X23_Y11_N7
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~18_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][56]~q\);

-- Location: LCCOMB_X23_Y11_N0
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~11_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(2) & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][56]~q\)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(2) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(2),
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][56]~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~11_combout\);

-- Location: FF_X23_Y11_N1
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~11_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][56]~q\);

-- Location: LCCOMB_X24_Y11_N8
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~5_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(1) & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][56]~q\)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(1),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][56]~q\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~5_combout\);

-- Location: FF_X24_Y11_N9
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~5_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\);

-- Location: LCCOMB_X19_Y14_N0
\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~2_combout\ = (!\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(2)) # 
-- ((!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\ & \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(2),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(2),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~2_combout\);

-- Location: FF_X19_Y14_N1
\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(2));

-- Location: LCCOMB_X19_Y14_N26
\u0|core0|cpu|av_ld_byte0_data_nxt[2]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[2]~16_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(2)) # 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(2) & !\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\)))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\ & 
-- (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(2) & (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]~q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload\(2),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~1_combout\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg\(2),
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[2]~16_combout\);

-- Location: LCCOMB_X21_Y14_N18
\u0|core0|cpu|F_iw[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[2]~7_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\ & (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\ & \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\,
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\,
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(2),
	combout => \u0|core0|cpu|F_iw[2]~7_combout\);

-- Location: LCCOMB_X16_Y16_N2
\u0|core0|cpu|F_iw[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[2]~8_combout\ = (\u0|core0|cpu|D_iw[24]~1_combout\ & ((\u0|core0|cpu|F_iw[2]~7_combout\) # ((\u0|core0|cpu|av_ld_byte0_data_nxt[2]~16_combout\ & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_ld_byte0_data_nxt[2]~16_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~1_combout\,
	datac => \u0|core0|cpu|D_iw[24]~1_combout\,
	datad => \u0|core0|cpu|F_iw[2]~7_combout\,
	combout => \u0|core0|cpu|F_iw[2]~8_combout\);

-- Location: FF_X16_Y16_N3
\u0|core0|cpu|D_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_iw[2]~8_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|D_iw\(2));

-- Location: LCCOMB_X11_Y18_N8
\u0|core0|cpu|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Equal0~2_combout\ = (!\u0|core0|cpu|D_iw\(2) & (!\u0|core0|cpu|D_iw\(0) & (\u0|core0|cpu|D_iw\(1) & \u0|core0|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(2),
	datab => \u0|core0|cpu|D_iw\(0),
	datac => \u0|core0|cpu|D_iw\(1),
	datad => \u0|core0|cpu|D_iw\(3),
	combout => \u0|core0|cpu|Equal0~2_combout\);

-- Location: LCCOMB_X12_Y19_N12
\u0|core0|cpu|D_ctrl_unsigned_lo_imm16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_unsigned_lo_imm16~2_combout\ = (\u0|core0|cpu|Equal62~2_combout\ & ((\u0|core0|cpu|D_op_opx_rsv63~0_combout\) # ((!\u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\ & \u0|core0|cpu|Equal62~1_combout\)))) # 
-- (!\u0|core0|cpu|Equal62~2_combout\ & (((!\u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\ & \u0|core0|cpu|Equal62~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Equal62~2_combout\,
	datab => \u0|core0|cpu|D_op_opx_rsv63~0_combout\,
	datac => \u0|core0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\,
	datad => \u0|core0|cpu|Equal62~1_combout\,
	combout => \u0|core0|cpu|D_ctrl_unsigned_lo_imm16~2_combout\);

-- Location: LCCOMB_X12_Y19_N14
\u0|core0|cpu|D_ctrl_unsigned_lo_imm16~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_unsigned_lo_imm16~5_combout\ = (\u0|core0|cpu|Equal0~2_combout\ & (\u0|core0|cpu|D_iw\(4) & (\u0|core0|cpu|D_iw\(5) & \u0|core0|cpu|D_ctrl_unsigned_lo_imm16~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Equal0~2_combout\,
	datab => \u0|core0|cpu|D_iw\(4),
	datac => \u0|core0|cpu|D_iw\(5),
	datad => \u0|core0|cpu|D_ctrl_unsigned_lo_imm16~2_combout\,
	combout => \u0|core0|cpu|D_ctrl_unsigned_lo_imm16~5_combout\);

-- Location: LCCOMB_X11_Y18_N28
\u0|core0|cpu|Equal0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Equal0~16_combout\ = (\u0|core0|cpu|D_iw\(2) & (\u0|core0|cpu|D_iw\(0) & (!\u0|core0|cpu|D_iw\(1) & !\u0|core0|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(2),
	datab => \u0|core0|cpu|D_iw\(0),
	datac => \u0|core0|cpu|D_iw\(1),
	datad => \u0|core0|cpu|D_iw\(3),
	combout => \u0|core0|cpu|Equal0~16_combout\);

-- Location: LCCOMB_X16_Y18_N22
\u0|core0|cpu|R_src2_use_imm~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|R_src2_use_imm~0_combout\ = (\u0|core0|cpu|Equal0~16_combout\) # ((\u0|core0|cpu|D_ctrl_b_is_dst~2_combout\) # ((!\u0|core0|cpu|D_iw\(4) & \u0|core0|cpu|Equal0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(4),
	datab => \u0|core0|cpu|Equal0~16_combout\,
	datac => \u0|core0|cpu|Equal0~12_combout\,
	datad => \u0|core0|cpu|D_ctrl_b_is_dst~2_combout\,
	combout => \u0|core0|cpu|R_src2_use_imm~0_combout\);

-- Location: LCCOMB_X16_Y19_N28
\u0|core0|cpu|R_src2_use_imm~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|R_src2_use_imm~1_combout\ = (\u0|core0|cpu|D_ctrl_unsigned_lo_imm16~5_combout\) # ((\u0|core0|cpu|R_src2_use_imm~0_combout\) # ((\u0|core0|cpu|R_ctrl_br_nxt~1_combout\ & \u0|core0|cpu|R_valid~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_ctrl_unsigned_lo_imm16~5_combout\,
	datab => \u0|core0|cpu|R_src2_use_imm~0_combout\,
	datac => \u0|core0|cpu|R_ctrl_br_nxt~1_combout\,
	datad => \u0|core0|cpu|R_valid~q\,
	combout => \u0|core0|cpu|R_src2_use_imm~1_combout\);

-- Location: FF_X16_Y19_N29
\u0|core0|cpu|R_src2_use_imm\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|R_src2_use_imm~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|R_src2_use_imm~q\);

-- Location: LCCOMB_X13_Y16_N2
\u0|core0|cpu|R_src2_lo~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|R_src2_lo~1_combout\ = (\u0|core0|cpu|R_src2_use_imm~q\) # (\u0|core0|cpu|R_ctrl_src_imm5_shift_rot~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|R_src2_use_imm~q\,
	datad => \u0|core0|cpu|R_ctrl_src_imm5_shift_rot~q\,
	combout => \u0|core0|cpu|R_src2_lo~1_combout\);

-- Location: LCCOMB_X13_Y16_N16
\u0|core0|cpu|R_src2_lo[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|R_src2_lo[0]~2_combout\ = (\u0|core0|cpu|R_src2_lo[0]~0_combout\ & ((\u0|core0|cpu|R_src2_lo~1_combout\ & ((\u0|core0|cpu|D_iw\(6)))) # (!\u0|core0|cpu|R_src2_lo~1_combout\ & 
-- (\u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datab => \u0|core0|cpu|R_src2_lo~1_combout\,
	datac => \u0|core0|cpu|D_iw\(6),
	datad => \u0|core0|cpu|R_src2_lo[0]~0_combout\,
	combout => \u0|core0|cpu|R_src2_lo[0]~2_combout\);

-- Location: FF_X13_Y16_N17
\u0|core0|cpu|E_src2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|R_src2_lo[0]~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_src2\(0));

-- Location: LCCOMB_X10_Y16_N26
\u0|core0|cpu|Add1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~27_combout\ = \u0|core0|cpu|E_alu_sub~q\ $ (\u0|core0|cpu|E_src2\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|E_alu_sub~q\,
	datad => \u0|core0|cpu|E_src2\(0),
	combout => \u0|core0|cpu|Add1~27_combout\);

-- Location: LCCOMB_X14_Y12_N8
\u0|core0|cpu|W_alu_result[0]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_alu_result[0]~27_combout\ = (\u0|core0|cpu|R_ctrl_logic~q\ & ((\u0|core0|cpu|E_logic_result[0]~31_combout\))) # (!\u0|core0|cpu|R_ctrl_logic~q\ & (\u0|core0|cpu|Add1~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Add1~30_combout\,
	datab => \u0|core0|cpu|E_logic_result[0]~31_combout\,
	datad => \u0|core0|cpu|R_ctrl_logic~q\,
	combout => \u0|core0|cpu|W_alu_result[0]~27_combout\);

-- Location: FF_X14_Y12_N9
\u0|core0|cpu|W_alu_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|W_alu_result[0]~27_combout\,
	asdata => \u0|core0|cpu|E_shift_rot_result\(0),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|E_alu_result~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|W_alu_result\(0));

-- Location: LCCOMB_X14_Y12_N2
\u0|core0|cpu|av_ld_rshift8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_rshift8~0_combout\ = (\u0|core0|cpu|av_ld_align_cycle\(1) & (\u0|core0|cpu|W_alu_result\(0) & (\u0|core0|cpu|W_alu_result\(1) & !\u0|core0|cpu|av_ld_align_cycle\(0)))) # (!\u0|core0|cpu|av_ld_align_cycle\(1) & 
-- ((\u0|core0|cpu|W_alu_result\(1)) # ((\u0|core0|cpu|W_alu_result\(0) & !\u0|core0|cpu|av_ld_align_cycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_ld_align_cycle\(1),
	datab => \u0|core0|cpu|W_alu_result\(0),
	datac => \u0|core0|cpu|W_alu_result\(1),
	datad => \u0|core0|cpu|av_ld_align_cycle\(0),
	combout => \u0|core0|cpu|av_ld_rshift8~0_combout\);

-- Location: LCCOMB_X16_Y13_N16
\u0|core0|cpu|av_ld_rshift8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_rshift8~1_combout\ = (\u0|core0|cpu|av_ld_rshift8~0_combout\ & \u0|core0|cpu|av_ld_aligning_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|av_ld_rshift8~0_combout\,
	datad => \u0|core0|cpu|av_ld_aligning_data~q\,
	combout => \u0|core0|cpu|av_ld_rshift8~1_combout\);

-- Location: LCCOMB_X12_Y8_N14
\u0|timer_0|read_mux_out[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[0]~0_combout\ = (\u0|uart_0|the_soc_uart_0_regs|Equal2~3_combout\ & (((\u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\ & \u0|timer_0|period_h_register\(0))) # (!\u0|timer_0|period_l_register\(0)))) # 
-- (!\u0|uart_0|the_soc_uart_0_regs|Equal2~3_combout\ & (\u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\ & (\u0|timer_0|period_h_register\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|Equal2~3_combout\,
	datab => \u0|uart_0|the_soc_uart_0_regs|Equal2~0_combout\,
	datac => \u0|timer_0|period_h_register\(0),
	datad => \u0|timer_0|period_l_register\(0),
	combout => \u0|timer_0|read_mux_out[0]~0_combout\);

-- Location: FF_X14_Y11_N23
\u0|timer_0|delayed_unxcounter_is_zeroxx0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|timer_0|Equal0~10_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|delayed_unxcounter_is_zeroxx0~q\);

-- Location: LCCOMB_X14_Y11_N22
\u0|timer_0|timeout_occurred~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|timeout_occurred~0_combout\ = (\u0|timer_0|Equal0~10_combout\ & !\u0|timer_0|delayed_unxcounter_is_zeroxx0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal0~10_combout\,
	datac => \u0|timer_0|delayed_unxcounter_is_zeroxx0~q\,
	combout => \u0|timer_0|timeout_occurred~0_combout\);

-- Location: LCCOMB_X14_Y11_N24
\u0|timer_0|timeout_occurred~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|timeout_occurred~1_combout\ = (\u0|timer_0|period_l_wr_strobe~4_combout\ & (!\u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\ & ((\u0|timer_0|timeout_occurred~q\) # (\u0|timer_0|timeout_occurred~0_combout\)))) # 
-- (!\u0|timer_0|period_l_wr_strobe~4_combout\ & (((\u0|timer_0|timeout_occurred~q\) # (\u0|timer_0|timeout_occurred~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|period_l_wr_strobe~4_combout\,
	datab => \u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\,
	datac => \u0|timer_0|timeout_occurred~q\,
	datad => \u0|timer_0|timeout_occurred~0_combout\,
	combout => \u0|timer_0|timeout_occurred~1_combout\);

-- Location: FF_X14_Y11_N25
\u0|timer_0|timeout_occurred\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|timeout_occurred~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|timeout_occurred~q\);

-- Location: FF_X14_Y11_N19
\u0|timer_0|control_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|d_writedata\(0),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|control_register\(0));

-- Location: LCCOMB_X14_Y11_N18
\u0|timer_0|read_mux_out[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[0]~2_combout\ = (\u0|timer_0|timeout_occurred~q\ & ((\u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\) # ((\u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\ & \u0|timer_0|control_register\(0))))) # (!\u0|timer_0|timeout_occurred~q\ 
-- & (\u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\ & (\u0|timer_0|control_register\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|timeout_occurred~q\,
	datab => \u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\,
	datac => \u0|timer_0|control_register\(0),
	datad => \u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\,
	combout => \u0|timer_0|read_mux_out[0]~2_combout\);

-- Location: LCCOMB_X13_Y10_N22
\u0|timer_0|counter_snapshot[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[0]~0_combout\ = !\u0|timer_0|internal_counter\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(0),
	combout => \u0|timer_0|counter_snapshot[0]~0_combout\);

-- Location: FF_X13_Y10_N23
\u0|timer_0|counter_snapshot[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[0]~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(0));

-- Location: FF_X13_Y10_N5
\u0|timer_0|counter_snapshot[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(16),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(16));

-- Location: LCCOMB_X13_Y10_N4
\u0|timer_0|read_mux_out[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[0]~1_combout\ = (\u0|gpio_0|data_out[0]~0_combout\ & ((\u0|core0|cpu|W_alu_result\(2) & ((\u0|timer_0|counter_snapshot\(16)))) # (!\u0|core0|cpu|W_alu_result\(2) & (\u0|timer_0|counter_snapshot\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|counter_snapshot\(0),
	datab => \u0|core0|cpu|W_alu_result\(2),
	datac => \u0|timer_0|counter_snapshot\(16),
	datad => \u0|gpio_0|data_out[0]~0_combout\,
	combout => \u0|timer_0|read_mux_out[0]~1_combout\);

-- Location: LCCOMB_X14_Y11_N16
\u0|timer_0|read_mux_out[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out\(0) = (\u0|timer_0|read_mux_out[0]~0_combout\) # ((\u0|timer_0|read_mux_out[0]~2_combout\) # (\u0|timer_0|read_mux_out[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out[0]~0_combout\,
	datab => \u0|timer_0|read_mux_out[0]~2_combout\,
	datad => \u0|timer_0|read_mux_out[0]~1_combout\,
	combout => \u0|timer_0|read_mux_out\(0));

-- Location: FF_X14_Y11_N17
\u0|timer_0|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|timer_0|read_mux_out\(0),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(0));

-- Location: FF_X17_Y14_N21
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(0),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(0));

-- Location: FF_X16_Y8_N5
\u0|uart_0|the_soc_uart_0_rx|rx_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|uart_0|the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|uart_0|the_soc_uart_0_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_rx|rx_data\(0));

-- Location: LCCOMB_X16_Y8_N4
\u0|uart_0|the_soc_uart_0_regs|selected_read_data[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|selected_read_data[0]~0_combout\ = (\u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\ & ((\u0|uart_0|the_soc_uart_0_rx|rx_data\(0)) # ((\u0|uart_0|the_soc_uart_0_regs|tx_data\(0) & 
-- \u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\)))) # (!\u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\ & (\u0|uart_0|the_soc_uart_0_regs|tx_data\(0) & ((\u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\,
	datab => \u0|uart_0|the_soc_uart_0_regs|tx_data\(0),
	datac => \u0|uart_0|the_soc_uart_0_rx|rx_data\(0),
	datad => \u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\,
	combout => \u0|uart_0|the_soc_uart_0_regs|selected_read_data[0]~0_combout\);

-- Location: FF_X19_Y12_N27
\u0|uart_0|the_soc_uart_0_regs|control_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|d_writedata\(0),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|uart_0|the_soc_uart_0_regs|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|control_reg\(0));

-- Location: LCCOMB_X19_Y12_N26
\u0|uart_0|the_soc_uart_0_regs|selected_read_data~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|selected_read_data~1_combout\ = (\u0|core0|cpu|W_alu_result\(2) & (!\u0|core0|cpu|W_alu_result\(4) & (\u0|uart_0|the_soc_uart_0_regs|control_reg\(0) & \u0|core0|cpu|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(2),
	datab => \u0|core0|cpu|W_alu_result\(4),
	datac => \u0|uart_0|the_soc_uart_0_regs|control_reg\(0),
	datad => \u0|core0|cpu|W_alu_result\(3),
	combout => \u0|uart_0|the_soc_uart_0_regs|selected_read_data~1_combout\);

-- Location: LCCOMB_X22_Y12_N30
\u0|uart_0|the_soc_uart_0_regs|selected_read_data[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_regs|selected_read_data[0]~2_combout\ = (\u0|uart_0|the_soc_uart_0_regs|selected_read_data[0]~0_combout\) # ((\u0|uart_0|the_soc_uart_0_regs|selected_read_data~1_combout\) # ((\u0|uart_0|the_soc_uart_0_regs|Equal2~4_combout\ & 
-- !\u0|uart_0|the_soc_uart_0_regs|baud_divisor\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|selected_read_data[0]~0_combout\,
	datab => \u0|uart_0|the_soc_uart_0_regs|selected_read_data~1_combout\,
	datac => \u0|uart_0|the_soc_uart_0_regs|Equal2~4_combout\,
	datad => \u0|uart_0|the_soc_uart_0_regs|baud_divisor\(0),
	combout => \u0|uart_0|the_soc_uart_0_regs|selected_read_data[0]~2_combout\);

-- Location: FF_X22_Y12_N31
\u0|uart_0|the_soc_uart_0_regs|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_regs|selected_read_data[0]~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_regs|readdata\(0));

-- Location: LCCOMB_X22_Y12_N0
\u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[0]~feeder_combout\ = \u0|uart_0|the_soc_uart_0_regs|readdata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|uart_0|the_soc_uart_0_regs|readdata\(0),
	combout => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[0]~feeder_combout\);

-- Location: FF_X22_Y12_N1
\u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[0]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X17_Y14_N20
\u0|core0|cpu|av_ld_byte0_data_nxt[0]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[0]~23_combout\ = (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(0)) # 
-- ((\u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(0))))) # (!\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(0),
	datad => \u0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre\(0),
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[0]~23_combout\);

-- Location: FF_X17_Y10_N1
\u0|gpio_0|data_dir[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|d_writedata\(0),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|gpio_0|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|gpio_0|data_dir\(0));

-- Location: LCCOMB_X17_Y12_N0
\u0|gpio_0|data_out~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|gpio_0|data_out~2_combout\ = (\u0|gpio_0|data_out[0]~0_combout\ & ((\u0|core0|cpu|d_writedata\(0) & ((!\u0|gpio_0|data_out[0]~1_combout\))) # (!\u0|core0|cpu|d_writedata\(0) & (\u0|gpio_0|data_out\(0))))) # (!\u0|gpio_0|data_out[0]~0_combout\ & 
-- ((\u0|gpio_0|data_out[0]~1_combout\ & (\u0|core0|cpu|d_writedata\(0))) # (!\u0|gpio_0|data_out[0]~1_combout\ & ((\u0|gpio_0|data_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|gpio_0|data_out[0]~0_combout\,
	datab => \u0|core0|cpu|d_writedata\(0),
	datac => \u0|gpio_0|data_out\(0),
	datad => \u0|gpio_0|data_out[0]~1_combout\,
	combout => \u0|gpio_0|data_out~2_combout\);

-- Location: FF_X17_Y12_N1
\u0|gpio_0|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|gpio_0|data_out~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|gpio_0|wr_strobe~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|gpio_0|data_out\(0));

-- Location: LCCOMB_X17_Y10_N14
\u0|gpio_0|read_mux_out[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|gpio_0|read_mux_out\(0) = (\u0|gpio_0|data_dir\(0) & ((\u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\) # ((\u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\ & \u0|gpio_0|data_out\(0))))) # (!\u0|gpio_0|data_dir\(0) & 
-- (\u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_regs|Equal2~2_combout\,
	datab => \u0|gpio_0|data_dir\(0),
	datac => \u0|uart_0|the_soc_uart_0_regs|Equal2~1_combout\,
	datad => \u0|gpio_0|data_out\(0),
	combout => \u0|gpio_0|read_mux_out\(0));

-- Location: FF_X17_Y10_N15
\u0|gpio_0|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|gpio_0|read_mux_out\(0),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|gpio_0|readdata\(0));

-- Location: FF_X17_Y14_N7
\u0|mm_interconnect_0|gpio_0_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|gpio_0|readdata\(0),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|gpio_0_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X17_Y14_N18
\u0|core0|cpu|av_ld_byte0_data_nxt[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[0]~22_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(0) & 
-- ((!\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\) # (!\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\,
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(0),
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\,
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[0]~22_combout\);

-- Location: LCCOMB_X17_Y14_N6
\u0|core0|cpu|av_ld_byte0_data_nxt[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[0]~24_combout\ = (\u0|core0|cpu|av_ld_byte0_data_nxt[0]~23_combout\) # ((\u0|core0|cpu|av_ld_byte0_data_nxt[0]~22_combout\) # ((\u0|mm_interconnect_0|gpio_0_s1_translator|read_latency_shift_reg\(0) & 
-- \u0|mm_interconnect_0|gpio_0_s1_translator|av_readdata_pre\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|gpio_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|core0|cpu|av_ld_byte0_data_nxt[0]~23_combout\,
	datac => \u0|mm_interconnect_0|gpio_0_s1_translator|av_readdata_pre\(0),
	datad => \u0|core0|cpu|av_ld_byte0_data_nxt[0]~22_combout\,
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[0]~24_combout\);

-- Location: LCCOMB_X17_Y14_N16
\u0|core0|cpu|av_ld_byte0_data_nxt[0]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[0]~25_combout\ = (!\u0|core0|cpu|av_ld_rshift8~1_combout\ & ((\u0|core0|cpu|av_ld_byte0_data_nxt[0]~24_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \u0|core0|cpu|av_ld_byte0_data_nxt[0]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_ld_rshift8~1_combout\,
	datab => \u0|core0|cpu|av_ld_byte0_data_nxt[0]~24_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datad => \u0|core0|cpu|av_ld_byte0_data_nxt[0]~14_combout\,
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[0]~25_combout\);

-- Location: LCCOMB_X13_Y13_N22
\u0|core0|cpu|av_ld_byte0_data_nxt[0]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_byte0_data_nxt[0]~55_combout\ = (\u0|core0|cpu|av_ld_byte0_data_nxt[0]~25_combout\) # ((\u0|core0|cpu|av_ld_aligning_data~q\ & (\u0|core0|cpu|av_ld_byte1_data\(0) & \u0|core0|cpu|av_ld_rshift8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|av_ld_byte0_data_nxt[0]~25_combout\,
	datab => \u0|core0|cpu|av_ld_aligning_data~q\,
	datac => \u0|core0|cpu|av_ld_byte1_data\(0),
	datad => \u0|core0|cpu|av_ld_rshift8~0_combout\,
	combout => \u0|core0|cpu|av_ld_byte0_data_nxt[0]~55_combout\);

-- Location: FF_X13_Y13_N23
\u0|core0|cpu|av_ld_byte0_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|av_ld_byte0_data_nxt[0]~55_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|av_ld_byte0_data\(0));

-- Location: LCCOMB_X16_Y9_N30
\u0|core0|cpu|W_rf_wr_data[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_rf_wr_data[0]~0_combout\ = (\u0|core0|cpu|W_cmp_result~q\ & \u0|core0|cpu|R_ctrl_br_cmp~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_cmp_result~q\,
	datac => \u0|core0|cpu|R_ctrl_br_cmp~q\,
	combout => \u0|core0|cpu|W_rf_wr_data[0]~0_combout\);

-- Location: LCCOMB_X14_Y14_N28
\u0|core0|cpu|W_ienable_reg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_ienable_reg[0]~feeder_combout\ = \u0|core0|cpu|E_src1\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|E_src1\(0),
	combout => \u0|core0|cpu|W_ienable_reg[0]~feeder_combout\);

-- Location: FF_X14_Y14_N29
\u0|core0|cpu|W_ienable_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|W_ienable_reg[0]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|W_ienable_reg_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|W_ienable_reg\(0));

-- Location: LCCOMB_X13_Y16_N30
\u0|core0|cpu|E_wrctl_status~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_wrctl_status~1_combout\ = (!\u0|core0|cpu|D_iw\(9) & (!\u0|core0|cpu|D_iw\(10) & (\u0|core0|cpu|R_ctrl_wrctl_inst~q\ & !\u0|core0|cpu|D_iw\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(9),
	datab => \u0|core0|cpu|D_iw\(10),
	datac => \u0|core0|cpu|R_ctrl_wrctl_inst~q\,
	datad => \u0|core0|cpu|D_iw\(8),
	combout => \u0|core0|cpu|E_wrctl_status~1_combout\);

-- Location: LCCOMB_X13_Y16_N6
\u0|core0|cpu|E_wrctl_bstatus~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_wrctl_bstatus~0_combout\ = (\u0|core0|cpu|E_wrctl_status~1_combout\ & (!\u0|core0|cpu|D_iw\(6) & \u0|core0|cpu|D_iw\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_wrctl_status~1_combout\,
	datab => \u0|core0|cpu|D_iw\(6),
	datad => \u0|core0|cpu|D_iw\(7),
	combout => \u0|core0|cpu|E_wrctl_bstatus~0_combout\);

-- Location: LCCOMB_X12_Y18_N22
\u0|core0|cpu|W_bstatus_reg_inst_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_bstatus_reg_inst_nxt~0_combout\ = (!\u0|core0|cpu|R_ctrl_break~q\ & ((\u0|core0|cpu|E_wrctl_bstatus~0_combout\ & (\u0|core0|cpu|E_src1\(0))) # (!\u0|core0|cpu|E_wrctl_bstatus~0_combout\ & ((\u0|core0|cpu|W_bstatus_reg~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_ctrl_break~q\,
	datab => \u0|core0|cpu|E_src1\(0),
	datac => \u0|core0|cpu|W_bstatus_reg~q\,
	datad => \u0|core0|cpu|E_wrctl_bstatus~0_combout\,
	combout => \u0|core0|cpu|W_bstatus_reg_inst_nxt~0_combout\);

-- Location: LCCOMB_X13_Y16_N12
\u0|core0|cpu|E_wrctl_estatus~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_wrctl_estatus~0_combout\ = (\u0|core0|cpu|E_wrctl_status~1_combout\ & (\u0|core0|cpu|D_iw\(6) & !\u0|core0|cpu|D_iw\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_wrctl_status~1_combout\,
	datab => \u0|core0|cpu|D_iw\(6),
	datad => \u0|core0|cpu|D_iw\(7),
	combout => \u0|core0|cpu|E_wrctl_estatus~0_combout\);

-- Location: LCCOMB_X12_Y18_N28
\u0|core0|cpu|W_estatus_reg_inst_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_estatus_reg_inst_nxt~0_combout\ = (!\u0|core0|cpu|R_ctrl_exception~q\ & ((\u0|core0|cpu|E_wrctl_estatus~0_combout\ & (\u0|core0|cpu|E_src1\(0))) # (!\u0|core0|cpu|E_wrctl_estatus~0_combout\ & ((\u0|core0|cpu|W_estatus_reg~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_ctrl_exception~q\,
	datab => \u0|core0|cpu|E_src1\(0),
	datac => \u0|core0|cpu|W_estatus_reg~q\,
	datad => \u0|core0|cpu|E_wrctl_estatus~0_combout\,
	combout => \u0|core0|cpu|W_estatus_reg_inst_nxt~0_combout\);

-- Location: LCCOMB_X12_Y18_N4
\u0|core0|cpu|W_estatus_reg_inst_nxt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_estatus_reg_inst_nxt~1_combout\ = (!\u0|core0|cpu|R_ctrl_crst~q\ & ((\u0|core0|cpu|W_estatus_reg_inst_nxt~0_combout\) # ((\u0|core0|cpu|R_ctrl_exception~q\ & \u0|core0|cpu|W_status_reg_pie~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_ctrl_exception~q\,
	datab => \u0|core0|cpu|R_ctrl_crst~q\,
	datac => \u0|core0|cpu|W_status_reg_pie~q\,
	datad => \u0|core0|cpu|W_estatus_reg_inst_nxt~0_combout\,
	combout => \u0|core0|cpu|W_estatus_reg_inst_nxt~1_combout\);

-- Location: FF_X12_Y18_N5
\u0|core0|cpu|W_estatus_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|W_estatus_reg_inst_nxt~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|E_valid_from_R~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|W_estatus_reg~q\);

-- Location: LCCOMB_X11_Y19_N4
\u0|core0|cpu|D_op_eret\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_op_eret~combout\ = (\u0|core0|cpu|Equal0~4_combout\ & (!\u0|core0|cpu|D_iw\(14) & (\u0|core0|cpu|Equal62~5_combout\ & !\u0|core0|cpu|D_iw\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Equal0~4_combout\,
	datab => \u0|core0|cpu|D_iw\(14),
	datac => \u0|core0|cpu|Equal62~5_combout\,
	datad => \u0|core0|cpu|D_iw\(15),
	combout => \u0|core0|cpu|D_op_eret~combout\);

-- Location: LCCOMB_X13_Y16_N0
\u0|core0|cpu|W_status_reg_pie_inst_nxt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_status_reg_pie_inst_nxt~1_combout\ = (\u0|core0|cpu|E_wrctl_status~0_combout\ & ((\u0|core0|cpu|E_wrctl_status~1_combout\ & (\u0|core0|cpu|E_src1\(0))) # (!\u0|core0|cpu|E_wrctl_status~1_combout\ & ((\u0|core0|cpu|W_status_reg_pie~q\))))) 
-- # (!\u0|core0|cpu|E_wrctl_status~0_combout\ & (((\u0|core0|cpu|W_status_reg_pie~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_src1\(0),
	datab => \u0|core0|cpu|E_wrctl_status~0_combout\,
	datac => \u0|core0|cpu|E_wrctl_status~1_combout\,
	datad => \u0|core0|cpu|W_status_reg_pie~q\,
	combout => \u0|core0|cpu|W_status_reg_pie_inst_nxt~1_combout\);

-- Location: LCCOMB_X12_Y18_N24
\u0|core0|cpu|W_status_reg_pie_inst_nxt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_status_reg_pie_inst_nxt~2_combout\ = (\u0|core0|cpu|D_op_cmpge~4_combout\ & ((\u0|core0|cpu|Equal62~5_combout\ & ((\u0|core0|cpu|W_bstatus_reg~q\))) # (!\u0|core0|cpu|Equal62~5_combout\ & 
-- (\u0|core0|cpu|W_status_reg_pie_inst_nxt~1_combout\)))) # (!\u0|core0|cpu|D_op_cmpge~4_combout\ & (\u0|core0|cpu|W_status_reg_pie_inst_nxt~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_op_cmpge~4_combout\,
	datab => \u0|core0|cpu|W_status_reg_pie_inst_nxt~1_combout\,
	datac => \u0|core0|cpu|W_bstatus_reg~q\,
	datad => \u0|core0|cpu|Equal62~5_combout\,
	combout => \u0|core0|cpu|W_status_reg_pie_inst_nxt~2_combout\);

-- Location: LCCOMB_X12_Y18_N14
\u0|core0|cpu|W_status_reg_pie_inst_nxt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_status_reg_pie_inst_nxt~3_combout\ = (\u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\ & ((\u0|core0|cpu|D_op_eret~combout\ & (\u0|core0|cpu|W_estatus_reg~q\)) # (!\u0|core0|cpu|D_op_eret~combout\ & 
-- ((\u0|core0|cpu|W_status_reg_pie_inst_nxt~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	datab => \u0|core0|cpu|W_estatus_reg~q\,
	datac => \u0|core0|cpu|D_op_eret~combout\,
	datad => \u0|core0|cpu|W_status_reg_pie_inst_nxt~2_combout\,
	combout => \u0|core0|cpu|W_status_reg_pie_inst_nxt~3_combout\);

-- Location: FF_X12_Y18_N15
\u0|core0|cpu|W_status_reg_pie\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|W_status_reg_pie_inst_nxt~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|E_valid_from_R~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|W_status_reg_pie~q\);

-- Location: LCCOMB_X12_Y18_N30
\u0|core0|cpu|W_bstatus_reg_inst_nxt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_bstatus_reg_inst_nxt~1_combout\ = (\u0|core0|cpu|W_bstatus_reg_inst_nxt~0_combout\) # ((\u0|core0|cpu|R_ctrl_break~q\ & \u0|core0|cpu|W_status_reg_pie~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_bstatus_reg_inst_nxt~0_combout\,
	datab => \u0|core0|cpu|R_ctrl_break~q\,
	datac => \u0|core0|cpu|W_status_reg_pie~q\,
	combout => \u0|core0|cpu|W_bstatus_reg_inst_nxt~1_combout\);

-- Location: FF_X12_Y18_N31
\u0|core0|cpu|W_bstatus_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|W_bstatus_reg_inst_nxt~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|E_valid_from_R~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|W_bstatus_reg~q\);

-- Location: LCCOMB_X18_Y15_N2
\u0|core0|cpu|W_ipending_reg_nxt[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_ipending_reg_nxt[0]~1_combout\ = (\u0|timer_0|control_register\(0) & (\u0|timer_0|timeout_occurred~q\ & (\u0|core0|cpu|W_ienable_reg\(0) & !\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|control_register\(0),
	datab => \u0|timer_0|timeout_occurred~q\,
	datac => \u0|core0|cpu|W_ienable_reg\(0),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(0),
	combout => \u0|core0|cpu|W_ipending_reg_nxt[0]~1_combout\);

-- Location: FF_X18_Y15_N3
\u0|core0|cpu|W_ipending_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|W_ipending_reg_nxt[0]~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|W_ipending_reg\(0));

-- Location: LCCOMB_X18_Y15_N28
\u0|core0|cpu|E_control_rd_data[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_control_rd_data[0]~1_combout\ = (\u0|core0|cpu|D_iw\(8) & (!\u0|core0|cpu|D_iw\(7) & ((\u0|core0|cpu|W_ipending_reg\(0))))) # (!\u0|core0|cpu|D_iw\(8) & (\u0|core0|cpu|D_iw\(7) & (\u0|core0|cpu|W_bstatus_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(8),
	datab => \u0|core0|cpu|D_iw\(7),
	datac => \u0|core0|cpu|W_bstatus_reg~q\,
	datad => \u0|core0|cpu|W_ipending_reg\(0),
	combout => \u0|core0|cpu|E_control_rd_data[0]~1_combout\);

-- Location: LCCOMB_X18_Y15_N18
\u0|core0|cpu|E_control_rd_data[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_control_rd_data[0]~0_combout\ = (!\u0|core0|cpu|D_iw\(8) & ((\u0|core0|cpu|D_iw\(6) & (\u0|core0|cpu|W_estatus_reg~q\)) # (!\u0|core0|cpu|D_iw\(6) & ((\u0|core0|cpu|W_status_reg_pie~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_estatus_reg~q\,
	datab => \u0|core0|cpu|W_status_reg_pie~q\,
	datac => \u0|core0|cpu|D_iw\(6),
	datad => \u0|core0|cpu|D_iw\(8),
	combout => \u0|core0|cpu|E_control_rd_data[0]~0_combout\);

-- Location: LCCOMB_X18_Y15_N30
\u0|core0|cpu|E_control_rd_data[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_control_rd_data[0]~2_combout\ = (\u0|core0|cpu|D_iw\(6) & (!\u0|core0|cpu|D_iw\(7) & ((\u0|core0|cpu|E_control_rd_data[0]~0_combout\)))) # (!\u0|core0|cpu|D_iw\(6) & ((\u0|core0|cpu|E_control_rd_data[0]~1_combout\) # 
-- ((!\u0|core0|cpu|D_iw\(7) & \u0|core0|cpu|E_control_rd_data[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(6),
	datab => \u0|core0|cpu|D_iw\(7),
	datac => \u0|core0|cpu|E_control_rd_data[0]~1_combout\,
	datad => \u0|core0|cpu|E_control_rd_data[0]~0_combout\,
	combout => \u0|core0|cpu|E_control_rd_data[0]~2_combout\);

-- Location: LCCOMB_X18_Y15_N8
\u0|core0|cpu|E_control_rd_data[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_control_rd_data[0]~3_combout\ = (\u0|core0|cpu|W_ienable_reg\(0) & ((\u0|core0|cpu|Equal135~1_combout\) # ((\u0|core0|cpu|Equal135~0_combout\ & \u0|core0|cpu|E_control_rd_data[0]~2_combout\)))) # (!\u0|core0|cpu|W_ienable_reg\(0) & 
-- (\u0|core0|cpu|Equal135~0_combout\ & (\u0|core0|cpu|E_control_rd_data[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_ienable_reg\(0),
	datab => \u0|core0|cpu|Equal135~0_combout\,
	datac => \u0|core0|cpu|E_control_rd_data[0]~2_combout\,
	datad => \u0|core0|cpu|Equal135~1_combout\,
	combout => \u0|core0|cpu|E_control_rd_data[0]~3_combout\);

-- Location: FF_X18_Y15_N9
\u0|core0|cpu|W_control_rd_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_control_rd_data[0]~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|W_control_rd_data\(0));

-- Location: LCCOMB_X16_Y9_N24
\u0|core0|cpu|W_rf_wr_data[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_rf_wr_data[0]~1_combout\ = (!\u0|core0|cpu|R_ctrl_br_cmp~q\ & ((\u0|core0|cpu|R_ctrl_rd_ctl_reg~q\ & ((\u0|core0|cpu|W_control_rd_data\(0)))) # (!\u0|core0|cpu|R_ctrl_rd_ctl_reg~q\ & (\u0|core0|cpu|W_alu_result\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(0),
	datab => \u0|core0|cpu|R_ctrl_br_cmp~q\,
	datac => \u0|core0|cpu|R_ctrl_rd_ctl_reg~q\,
	datad => \u0|core0|cpu|W_control_rd_data\(0),
	combout => \u0|core0|cpu|W_rf_wr_data[0]~1_combout\);

-- Location: LCCOMB_X16_Y9_N26
\u0|core0|cpu|W_rf_wr_data[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_rf_wr_data[0]~2_combout\ = (\u0|core0|cpu|R_ctrl_ld~q\ & (\u0|core0|cpu|av_ld_byte0_data\(0))) # (!\u0|core0|cpu|R_ctrl_ld~q\ & (((\u0|core0|cpu|W_rf_wr_data[0]~0_combout\) # (\u0|core0|cpu|W_rf_wr_data[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_ctrl_ld~q\,
	datab => \u0|core0|cpu|av_ld_byte0_data\(0),
	datac => \u0|core0|cpu|W_rf_wr_data[0]~0_combout\,
	datad => \u0|core0|cpu|W_rf_wr_data[0]~1_combout\,
	combout => \u0|core0|cpu|W_rf_wr_data[0]~2_combout\);

-- Location: LCCOMB_X14_Y15_N28
\u0|core0|cpu|d_writedata[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|d_writedata[1]~feeder_combout\ = \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	combout => \u0|core0|cpu|d_writedata[1]~feeder_combout\);

-- Location: FF_X14_Y15_N29
\u0|core0|cpu|d_writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|d_writedata[1]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|d_writedata\(1));

-- Location: LCCOMB_X18_Y15_N14
\u0|mm_interconnect_0|cmd_mux|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~0_combout\ = (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & \u0|core0|cpu|d_writedata\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	datac => \u0|core0|cpu|d_writedata\(1),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~0_combout\);

-- Location: FF_X18_Y15_N15
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(1));

-- Location: LCCOMB_X18_Y15_N6
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[1]~0_combout\ = !\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(1),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[1]~0_combout\);

-- Location: FF_X18_Y15_N7
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable[1]~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(1));

-- Location: LCCOMB_X22_Y15_N10
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~1_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal0~2_combout\ & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_ready~q\)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal0~2_combout\ & 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(1) & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|oci_ienable\(1),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal0~2_combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_ready~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~1_combout\);

-- Location: LCCOMB_X22_Y15_N18
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[1]~feeder_combout\ = \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata~1_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[1]~feeder_combout\);

-- Location: FF_X22_Y15_N19
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata[1]~feeder_combout\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	sload => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(1));

-- Location: FF_X21_Y13_N9
\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|readdata\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X21_Y13_N22
\u0|mm_interconnect_0|rsp_mux_001|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\ & (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\ & 
-- (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(1) & \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\,
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\,
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(1),
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout\);

-- Location: LCCOMB_X16_Y16_N16
\u0|core0|cpu|F_iw[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[1]~6_combout\ = ((\u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~1_combout\ & \u0|core0|cpu|av_ld_byte0_data_nxt[1]~15_combout\))) # (!\u0|core0|cpu|D_iw[24]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw[24]~1_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~1_combout\,
	datac => \u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout\,
	datad => \u0|core0|cpu|av_ld_byte0_data_nxt[1]~15_combout\,
	combout => \u0|core0|cpu|F_iw[1]~6_combout\);

-- Location: FF_X16_Y16_N17
\u0|core0|cpu|D_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_iw[1]~6_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|D_iw\(1));

-- Location: LCCOMB_X14_Y17_N12
\u0|core0|cpu|D_ctrl_ld~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_ld~2_combout\ = (\u0|core0|cpu|D_iw\(1) & (!\u0|core0|cpu|D_iw\(4) & !\u0|core0|cpu|D_iw\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(1),
	datac => \u0|core0|cpu|D_iw\(4),
	datad => \u0|core0|cpu|D_iw\(2),
	combout => \u0|core0|cpu|D_ctrl_ld~2_combout\);

-- Location: LCCOMB_X14_Y17_N26
\u0|core0|cpu|D_ctrl_ld~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_ld~3_combout\ = (\u0|core0|cpu|D_ctrl_ld~2_combout\ & ((\u0|core0|cpu|D_iw\(0)) # ((\u0|core0|cpu|D_ctrl_ld_signed~0_combout\ & \u0|core0|cpu|D_iw\(2))))) # (!\u0|core0|cpu|D_ctrl_ld~2_combout\ & 
-- (\u0|core0|cpu|D_ctrl_ld_signed~0_combout\ & ((\u0|core0|cpu|D_iw\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_ctrl_ld~2_combout\,
	datab => \u0|core0|cpu|D_ctrl_ld_signed~0_combout\,
	datac => \u0|core0|cpu|D_iw\(0),
	datad => \u0|core0|cpu|D_iw\(2),
	combout => \u0|core0|cpu|D_ctrl_ld~3_combout\);

-- Location: FF_X14_Y17_N27
\u0|core0|cpu|R_ctrl_ld\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|D_ctrl_ld~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|R_ctrl_ld~q\);

-- Location: LCCOMB_X16_Y11_N16
\u0|core0|cpu|d_read_nxt\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|d_read_nxt~combout\ = (\u0|core0|cpu|R_ctrl_ld~q\ & ((\u0|core0|cpu|E_new_inst~q\) # ((\u0|core0|cpu|d_read~q\ & \u0|mm_interconnect_0|rsp_mux|WideOr1~combout\)))) # (!\u0|core0|cpu|R_ctrl_ld~q\ & (((\u0|core0|cpu|d_read~q\ & 
-- \u0|mm_interconnect_0|rsp_mux|WideOr1~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_ctrl_ld~q\,
	datab => \u0|core0|cpu|E_new_inst~q\,
	datac => \u0|core0|cpu|d_read~q\,
	datad => \u0|mm_interconnect_0|rsp_mux|WideOr1~combout\,
	combout => \u0|core0|cpu|d_read_nxt~combout\);

-- Location: FF_X16_Y11_N17
\u0|core0|cpu|d_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|d_read_nxt~combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|d_read~q\);

-- Location: LCCOMB_X18_Y10_N12
\u0|mm_interconnect_0|core0_data_master_translator|uav_read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|core0_data_master_translator|uav_read~0_combout\ = (\u0|core0|cpu|d_read~q\ & !\u0|mm_interconnect_0|core0_data_master_translator|read_accepted~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|d_read~q\,
	datac => \u0|mm_interconnect_0|core0_data_master_translator|read_accepted~q\,
	combout => \u0|mm_interconnect_0|core0_data_master_translator|uav_read~0_combout\);

-- Location: LCCOMB_X18_Y11_N16
\u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg~1_combout\ = (\u0|mm_interconnect_0|core0_data_master_translator|uav_read~0_combout\ & (!\u0|mm_interconnect_0|uart_0_s1_translator|uav_waitrequest~0_combout\ & 
-- (\u0|mm_interconnect_0|router|Equal3~0_combout\ & !\u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_data_master_translator|uav_read~0_combout\,
	datab => \u0|mm_interconnect_0|uart_0_s1_translator|uav_waitrequest~0_combout\,
	datac => \u0|mm_interconnect_0|router|Equal3~0_combout\,
	datad => \u0|mm_interconnect_0|uart_0_s1_agent_rsp_fifo|mem_used\(1),
	combout => \u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X18_Y11_N17
\u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X21_Y13_N12
\u0|mm_interconnect_0|rsp_mux|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout\ = (!\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & (((\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\ & 
-- \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\)) # (!\u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\,
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\,
	datad => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout\);

-- Location: LCCOMB_X21_Y13_N0
\u0|mm_interconnect_0|rsp_mux|WideOr1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout\ = (!\u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0) & (!\u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout\ & 
-- !\u0|mm_interconnect_0|gpio_0_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|uart_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout\,
	datad => \u0|mm_interconnect_0|gpio_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout\);

-- Location: LCCOMB_X19_Y14_N10
\u0|mm_interconnect_0|rsp_mux|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|WideOr1~combout\ = (\u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout\ & (((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|rp_valid~combout\)) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rp_valid~combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|WideOr1~combout\);

-- Location: LCCOMB_X16_Y11_N30
\u0|mm_interconnect_0|core0_data_master_translator|end_begintransfer~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|core0_data_master_translator|end_begintransfer~0_combout\ = (!\u0|mm_interconnect_0|core0_data_master_translator|read_accepted~0_combout\ & ((\u0|mm_interconnect_0|core0_data_master_translator|uav_read~0_combout\) # 
-- ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~0_combout\) # (\u0|mm_interconnect_0|core0_data_master_translator|end_begintransfer~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_data_master_translator|uav_read~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~0_combout\,
	datac => \u0|mm_interconnect_0|core0_data_master_translator|end_begintransfer~q\,
	datad => \u0|mm_interconnect_0|core0_data_master_translator|read_accepted~0_combout\,
	combout => \u0|mm_interconnect_0|core0_data_master_translator|end_begintransfer~0_combout\);

-- Location: FF_X16_Y11_N31
\u0|mm_interconnect_0|core0_data_master_translator|end_begintransfer\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|core0_data_master_translator|end_begintransfer~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|core0_data_master_translator|end_begintransfer~q\);

-- Location: LCCOMB_X16_Y11_N0
\u0|mm_interconnect_0|core0_data_master_translator|av_waitrequest~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|core0_data_master_translator|av_waitrequest~0_combout\ = (\u0|mm_interconnect_0|cmd_demux|WideOr0~6_combout\) # ((\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout\) # ((\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout\) # 
-- (\u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux|WideOr0~6_combout\,
	datab => \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout\,
	datad => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|read_latency_shift_reg~2_combout\,
	combout => \u0|mm_interconnect_0|core0_data_master_translator|av_waitrequest~0_combout\);

-- Location: LCCOMB_X16_Y11_N2
\u0|mm_interconnect_0|core0_data_master_translator|av_waitrequest~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|core0_data_master_translator|av_waitrequest~1_combout\ = (\u0|mm_interconnect_0|core0_data_master_translator|write_accepted~q\) # ((\u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\ & 
-- (\u0|mm_interconnect_0|core0_data_master_translator|end_begintransfer~q\ & \u0|mm_interconnect_0|core0_data_master_translator|av_waitrequest~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\,
	datab => \u0|mm_interconnect_0|core0_data_master_translator|write_accepted~q\,
	datac => \u0|mm_interconnect_0|core0_data_master_translator|end_begintransfer~q\,
	datad => \u0|mm_interconnect_0|core0_data_master_translator|av_waitrequest~0_combout\,
	combout => \u0|mm_interconnect_0|core0_data_master_translator|av_waitrequest~1_combout\);

-- Location: LCCOMB_X16_Y11_N28
\u0|mm_interconnect_0|core0_data_master_translator|av_waitrequest~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|core0_data_master_translator|av_waitrequest~2_combout\ = (\u0|core0|cpu|d_read~q\ & (\u0|mm_interconnect_0|rsp_mux|WideOr1~combout\)) # (!\u0|core0|cpu|d_read~q\ & 
-- (((!\u0|mm_interconnect_0|core0_data_master_translator|av_waitrequest~1_combout\) # (!\u0|core0|cpu|d_write~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|WideOr1~combout\,
	datab => \u0|core0|cpu|d_read~q\,
	datac => \u0|core0|cpu|d_write~q\,
	datad => \u0|mm_interconnect_0|core0_data_master_translator|av_waitrequest~1_combout\,
	combout => \u0|mm_interconnect_0|core0_data_master_translator|av_waitrequest~2_combout\);

-- Location: LCCOMB_X16_Y11_N18
\u0|core0|cpu|E_st_stall\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_st_stall~combout\ = (\u0|core0|cpu|R_ctrl_st~q\ & ((\u0|core0|cpu|E_new_inst~q\) # ((\u0|core0|cpu|d_write~q\ & \u0|mm_interconnect_0|core0_data_master_translator|av_waitrequest~2_combout\)))) # (!\u0|core0|cpu|R_ctrl_st~q\ & 
-- (((\u0|core0|cpu|d_write~q\ & \u0|mm_interconnect_0|core0_data_master_translator|av_waitrequest~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_ctrl_st~q\,
	datab => \u0|core0|cpu|E_new_inst~q\,
	datac => \u0|core0|cpu|d_write~q\,
	datad => \u0|mm_interconnect_0|core0_data_master_translator|av_waitrequest~2_combout\,
	combout => \u0|core0|cpu|E_st_stall~combout\);

-- Location: FF_X16_Y11_N19
\u0|core0|cpu|d_write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_st_stall~combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|d_write~q\);

-- Location: LCCOMB_X16_Y11_N14
\u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~0_combout\ = (\u0|core0|cpu|d_write~q\ & !\u0|mm_interconnect_0|core0_data_master_translator|write_accepted~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|d_write~q\,
	datad => \u0|mm_interconnect_0|core0_data_master_translator|write_accepted~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~0_combout\);

-- Location: LCCOMB_X24_Y13_N4
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|write~0_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~0_combout\ & (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|write~q\ & 
-- (!\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~0_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|write~q\,
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|write~0_combout\);

-- Location: LCCOMB_X23_Y13_N2
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|write~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|write~1_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|write~0_combout\ & ((\u0|mm_interconnect_0|cmd_mux|WideOr1~combout\) # 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|waitrequest~q\ & \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|write~q\)))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|write~0_combout\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|waitrequest~q\ & (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|write~0_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|waitrequest~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|write~q\,
	datad => \u0|mm_interconnect_0|cmd_mux|WideOr1~combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|write~1_combout\);

-- Location: FF_X23_Y13_N3
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|write~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|write~q\);

-- Location: LCCOMB_X23_Y13_N12
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|waitrequest~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|waitrequest~0_combout\ = ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|write~q\ & (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8) & 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|waitrequest~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|write~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|waitrequest~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|waitrequest~0_combout\);

-- Location: LCCOMB_X23_Y13_N22
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|read~0_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|read~q\ & (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|waitrequest~q\)))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|read~q\ & (\u0|mm_interconnect_0|core0_debug_mem_slave_agent|local_read~0_combout\ & (!\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_debug_mem_slave_agent|local_read~0_combout\,
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|read~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|waitrequest~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|read~0_combout\);

-- Location: FF_X23_Y13_N23
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|read~q\);

-- Location: LCCOMB_X23_Y13_N14
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|read~q\ & (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|write~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8)) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|read~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|address\(8),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|write~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\);

-- Location: LCCOMB_X23_Y13_N16
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|waitrequest~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\) # ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|write~q\ & 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|write~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|waitrequest~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\);

-- Location: FF_X23_Y13_N17
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|avalon_ociram_readdata_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\);

-- Location: LCCOMB_X23_Y13_N18
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|waitrequest~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|waitrequest~1_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|waitrequest~0_combout\) # ((!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|write~q\ & 
-- ((!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|read~q\) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|waitrequest~0_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|read~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|write~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|waitrequest~1_combout\);

-- Location: FF_X23_Y13_N19
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|waitrequest~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|waitrequest~q\);

-- Location: LCCOMB_X23_Y13_N20
\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used\(0) & ((\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used\(1)) # 
-- (!\u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used\(0),
	combout => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCCOMB_X23_Y13_N24
\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout\) # ((\u0|mm_interconnect_0|core0_debug_mem_slave_agent|local_read~0_combout\ & 
-- (!\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & !\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_debug_mem_slave_agent|local_read~0_combout\,
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout\,
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|waitrequest~q\,
	combout => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: FF_X23_Y13_N25
\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X23_Y13_N26
\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0)) # (!\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used\(0),
	combout => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X23_Y13_N10
\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & ((!\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used\(0)) # 
-- (!\u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used\(0),
	combout => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X23_Y13_N4
\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\) # ((\u0|mm_interconnect_0|core0_debug_mem_slave_agent|local_read~0_combout\ & 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|waitrequest~q\ & !\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_debug_mem_slave_agent|local_read~0_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|waitrequest~q\,
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\,
	combout => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X23_Y13_N5
\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X22_Y13_N24
\u0|mm_interconnect_0|core0_instruction_master_translator|read_accepted~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|core0_instruction_master_translator|read_accepted~0_combout\ = (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & (!\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & 
-- !\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|waitrequest~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|waitrequest~q\,
	combout => \u0|mm_interconnect_0|core0_instruction_master_translator|read_accepted~0_combout\);

-- Location: LCCOMB_X24_Y9_N26
\u0|mm_interconnect_0|core0_instruction_master_translator|read_accepted~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|core0_instruction_master_translator|read_accepted~1_combout\ = (\u0|mm_interconnect_0|router_001|Equal0~4_combout\ & (\u0|mm_interconnect_0|core0_instruction_master_translator|read_accepted~0_combout\)) # 
-- (!\u0|mm_interconnect_0|router_001|Equal0~4_combout\ & (((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \u0|mm_interconnect_0|cmd_mux_001|last_cycle~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_instruction_master_translator|read_accepted~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \u0|mm_interconnect_0|router_001|Equal0~4_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|last_cycle~0_combout\,
	combout => \u0|mm_interconnect_0|core0_instruction_master_translator|read_accepted~1_combout\);

-- Location: LCCOMB_X24_Y9_N20
\u0|mm_interconnect_0|core0_instruction_master_translator|read_accepted~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|core0_instruction_master_translator|read_accepted~2_combout\ = (\u0|mm_interconnect_0|core0_instruction_master_translator|read_accepted~q\) # ((!\u0|core0|cpu|i_read~q\ & 
-- (\u0|mm_interconnect_0|core0_instruction_master_translator|read_accepted~1_combout\ & \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|i_read~q\,
	datab => \u0|mm_interconnect_0|core0_instruction_master_translator|read_accepted~q\,
	datac => \u0|mm_interconnect_0|core0_instruction_master_translator|read_accepted~1_combout\,
	datad => \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\,
	combout => \u0|mm_interconnect_0|core0_instruction_master_translator|read_accepted~2_combout\);

-- Location: LCCOMB_X16_Y14_N12
\u0|mm_interconnect_0|core0_instruction_master_translator|read_accepted~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|core0_instruction_master_translator|read_accepted~3_combout\ = (\u0|mm_interconnect_0|core0_instruction_master_translator|read_accepted~2_combout\ & (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~1_combout\ & 
-- !\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_instruction_master_translator|read_accepted~2_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~1_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	combout => \u0|mm_interconnect_0|core0_instruction_master_translator|read_accepted~3_combout\);

-- Location: FF_X16_Y14_N13
\u0|mm_interconnect_0|core0_instruction_master_translator|read_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|core0_instruction_master_translator|read_accepted~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|core0_instruction_master_translator|read_accepted~q\);

-- Location: LCCOMB_X24_Y9_N22
\u0|mm_interconnect_0|cmd_demux_001|src0_valid~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\ = (!\u0|core0|cpu|i_read~q\ & (!\u0|mm_interconnect_0|core0_instruction_master_translator|read_accepted~q\ & (\u0|mm_interconnect_0|router_001|Equal0~4_combout\ & 
-- \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|i_read~q\,
	datab => \u0|mm_interconnect_0|core0_instruction_master_translator|read_accepted~q\,
	datac => \u0|mm_interconnect_0|router_001|Equal0~4_combout\,
	datad => \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\,
	combout => \u0|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\);

-- Location: LCCOMB_X23_Y13_N8
\u0|mm_interconnect_0|cmd_mux|update_grant~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|update_grant~0_combout\ = (!\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|waitrequest~q\ & 
-- ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(0)) # (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	datab => \u0|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|waitrequest~q\,
	combout => \u0|mm_interconnect_0|cmd_mux|update_grant~0_combout\);

-- Location: LCCOMB_X28_Y13_N8
\u0|mm_interconnect_0|cmd_mux|packet_in_progress~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout\ = !\u0|mm_interconnect_0|cmd_mux|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux|update_grant~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout\);

-- Location: FF_X28_Y13_N9
\u0|mm_interconnect_0|cmd_mux|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux|packet_in_progress~q\);

-- Location: LCCOMB_X24_Y13_N2
\u0|mm_interconnect_0|cmd_mux|update_grant~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|update_grant~1_combout\ = (\u0|mm_interconnect_0|cmd_mux|WideOr1~combout\ & (\u0|mm_interconnect_0|cmd_mux|update_grant~0_combout\)) # (!\u0|mm_interconnect_0|cmd_mux|WideOr1~combout\ & 
-- ((!\u0|mm_interconnect_0|cmd_mux|packet_in_progress~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|update_grant~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux|WideOr1~combout\,
	datad => \u0|mm_interconnect_0|cmd_mux|packet_in_progress~q\,
	combout => \u0|mm_interconnect_0|cmd_mux|update_grant~1_combout\);

-- Location: LCCOMB_X24_Y13_N0
\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout\ = (\u0|mm_interconnect_0|cmd_mux|update_grant~1_combout\ & ((\u0|mm_interconnect_0|cmd_demux|src0_valid~2_combout\) # (\u0|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|update_grant~1_combout\,
	datab => \u0|mm_interconnect_0|cmd_demux|src0_valid~2_combout\,
	datad => \u0|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X24_Y13_N31
\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(1));

-- Location: LCCOMB_X24_Y13_N24
\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout\ = !\u0|mm_interconnect_0|cmd_mux|arb|grant[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout\);

-- Location: FF_X24_Y13_N25
\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(0));

-- Location: LCCOMB_X24_Y13_N26
\u0|mm_interconnect_0|cmd_mux|arb|grant[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~1_combout\ = (\u0|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\ & ((\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(1)) # ((!\u0|mm_interconnect_0|cmd_demux|src0_valid~2_combout\ & 
-- !\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux|src0_valid~2_combout\,
	datab => \u0|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(1),
	datad => \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~1_combout\);

-- Location: FF_X24_Y13_N27
\u0|mm_interconnect_0|cmd_mux|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|cmd_mux|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux|saved_grant\(1));

-- Location: FF_X21_Y13_N5
\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[1][86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[1][86]~q\);

-- Location: LCCOMB_X21_Y13_N4
\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[1][86]~q\))) # 
-- (!\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[1][86]~q\,
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	combout => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\);

-- Location: FF_X18_Y16_N1
\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\);

-- Location: LCCOMB_X18_Y16_N30
\u0|mm_interconnect_0|rsp_mux_001|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~2_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\ & (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\ & 
-- (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(4) & \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\,
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\,
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(4),
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~2_combout\);

-- Location: LCCOMB_X16_Y16_N22
\u0|core0|cpu|F_iw[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[4]~10_combout\ = ((\u0|mm_interconnect_0|rsp_mux_001|src_payload~2_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~1_combout\ & \u0|core0|cpu|av_ld_byte0_data_nxt[4]~18_combout\))) # (!\u0|core0|cpu|D_iw[24]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw[24]~1_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~1_combout\,
	datac => \u0|mm_interconnect_0|rsp_mux_001|src_payload~2_combout\,
	datad => \u0|core0|cpu|av_ld_byte0_data_nxt[4]~18_combout\,
	combout => \u0|core0|cpu|F_iw[4]~10_combout\);

-- Location: FF_X16_Y16_N23
\u0|core0|cpu|D_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_iw[4]~10_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|D_iw\(4));

-- Location: LCCOMB_X14_Y17_N16
\u0|core0|cpu|D_ctrl_st~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_st~0_combout\ = (\u0|core0|cpu|D_iw\(0) & (!\u0|core0|cpu|D_iw\(1) & ((!\u0|core0|cpu|D_iw\(3)) # (!\u0|core0|cpu|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(4),
	datab => \u0|core0|cpu|D_iw\(0),
	datac => \u0|core0|cpu|D_iw\(1),
	datad => \u0|core0|cpu|D_iw\(3),
	combout => \u0|core0|cpu|D_ctrl_st~0_combout\);

-- Location: FF_X14_Y17_N17
\u0|core0|cpu|R_ctrl_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|D_ctrl_st~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|ALT_INV_D_iw\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|R_ctrl_st~q\);

-- Location: FF_X16_Y13_N29
\u0|core0|cpu|av_ld_waiting_for_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|av_ld_waiting_for_data_nxt~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|av_ld_waiting_for_data~q\);

-- Location: LCCOMB_X16_Y13_N12
\u0|core0|cpu|av_ld_waiting_for_data_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_waiting_for_data_nxt~0_combout\ = (\u0|core0|cpu|av_ld_waiting_for_data~q\ & (!\u0|core0|cpu|d_read~q\)) # (!\u0|core0|cpu|av_ld_waiting_for_data~q\ & (((\u0|core0|cpu|E_new_inst~q\ & \u0|core0|cpu|R_ctrl_ld~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|d_read~q\,
	datab => \u0|core0|cpu|E_new_inst~q\,
	datac => \u0|core0|cpu|R_ctrl_ld~q\,
	datad => \u0|core0|cpu|av_ld_waiting_for_data~q\,
	combout => \u0|core0|cpu|av_ld_waiting_for_data_nxt~0_combout\);

-- Location: LCCOMB_X16_Y13_N28
\u0|core0|cpu|av_ld_waiting_for_data_nxt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|av_ld_waiting_for_data_nxt~1_combout\ = (\u0|core0|cpu|av_ld_waiting_for_data_nxt~0_combout\) # ((\u0|mm_interconnect_0|rsp_mux|WideOr1~combout\ & \u0|core0|cpu|av_ld_waiting_for_data~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|WideOr1~combout\,
	datac => \u0|core0|cpu|av_ld_waiting_for_data~q\,
	datad => \u0|core0|cpu|av_ld_waiting_for_data_nxt~0_combout\,
	combout => \u0|core0|cpu|av_ld_waiting_for_data_nxt~1_combout\);

-- Location: LCCOMB_X16_Y13_N0
\u0|core0|cpu|E_stall~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_stall~3_combout\ = (\u0|core0|cpu|E_valid_from_R~q\ & ((\u0|core0|cpu|av_ld_waiting_for_data_nxt~1_combout\) # ((!\u0|core0|cpu|D_ctrl_mem32~0_combout\ & \u0|core0|cpu|av_ld_aligning_data_nxt~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_ctrl_mem32~0_combout\,
	datab => \u0|core0|cpu|E_valid_from_R~q\,
	datac => \u0|core0|cpu|av_ld_aligning_data_nxt~2_combout\,
	datad => \u0|core0|cpu|av_ld_waiting_for_data_nxt~1_combout\,
	combout => \u0|core0|cpu|E_stall~3_combout\);

-- Location: LCCOMB_X16_Y11_N10
\u0|core0|cpu|E_stall~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_stall~4_combout\ = (\u0|core0|cpu|E_new_inst~q\ & ((\u0|core0|cpu|R_ctrl_st~q\) # ((\u0|core0|cpu|R_ctrl_ld~q\)))) # (!\u0|core0|cpu|E_new_inst~q\ & (((\u0|core0|cpu|R_ctrl_ld~q\ & \u0|core0|cpu|E_stall~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_ctrl_st~q\,
	datab => \u0|core0|cpu|E_new_inst~q\,
	datac => \u0|core0|cpu|R_ctrl_ld~q\,
	datad => \u0|core0|cpu|E_stall~3_combout\,
	combout => \u0|core0|cpu|E_stall~4_combout\);

-- Location: LCCOMB_X13_Y14_N6
\u0|core0|cpu|E_shift_rot_cnt[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_shift_rot_cnt[0]~5_combout\ = \u0|core0|cpu|E_shift_rot_cnt\(0) $ (VCC)
-- \u0|core0|cpu|E_shift_rot_cnt[0]~6\ = CARRY(\u0|core0|cpu|E_shift_rot_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_shift_rot_cnt\(0),
	datad => VCC,
	combout => \u0|core0|cpu|E_shift_rot_cnt[0]~5_combout\,
	cout => \u0|core0|cpu|E_shift_rot_cnt[0]~6\);

-- Location: FF_X13_Y14_N7
\u0|core0|cpu|E_shift_rot_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_shift_rot_cnt[0]~5_combout\,
	asdata => \u0|core0|cpu|E_src2\(0),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_shift_rot_cnt\(0));

-- Location: LCCOMB_X13_Y14_N8
\u0|core0|cpu|E_shift_rot_cnt[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_shift_rot_cnt[1]~7_combout\ = (\u0|core0|cpu|E_shift_rot_cnt\(1) & (\u0|core0|cpu|E_shift_rot_cnt[0]~6\ & VCC)) # (!\u0|core0|cpu|E_shift_rot_cnt\(1) & (!\u0|core0|cpu|E_shift_rot_cnt[0]~6\))
-- \u0|core0|cpu|E_shift_rot_cnt[1]~8\ = CARRY((!\u0|core0|cpu|E_shift_rot_cnt\(1) & !\u0|core0|cpu|E_shift_rot_cnt[0]~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|E_shift_rot_cnt\(1),
	datad => VCC,
	cin => \u0|core0|cpu|E_shift_rot_cnt[0]~6\,
	combout => \u0|core0|cpu|E_shift_rot_cnt[1]~7_combout\,
	cout => \u0|core0|cpu|E_shift_rot_cnt[1]~8\);

-- Location: FF_X13_Y14_N9
\u0|core0|cpu|E_shift_rot_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_shift_rot_cnt[1]~7_combout\,
	asdata => \u0|core0|cpu|E_src2\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_shift_rot_cnt\(1));

-- Location: LCCOMB_X13_Y14_N10
\u0|core0|cpu|E_shift_rot_cnt[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_shift_rot_cnt[2]~9_combout\ = (\u0|core0|cpu|E_shift_rot_cnt\(2) & ((GND) # (!\u0|core0|cpu|E_shift_rot_cnt[1]~8\))) # (!\u0|core0|cpu|E_shift_rot_cnt\(2) & (\u0|core0|cpu|E_shift_rot_cnt[1]~8\ $ (GND)))
-- \u0|core0|cpu|E_shift_rot_cnt[2]~10\ = CARRY((\u0|core0|cpu|E_shift_rot_cnt\(2)) # (!\u0|core0|cpu|E_shift_rot_cnt[1]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_shift_rot_cnt\(2),
	datad => VCC,
	cin => \u0|core0|cpu|E_shift_rot_cnt[1]~8\,
	combout => \u0|core0|cpu|E_shift_rot_cnt[2]~9_combout\,
	cout => \u0|core0|cpu|E_shift_rot_cnt[2]~10\);

-- Location: FF_X13_Y14_N11
\u0|core0|cpu|E_shift_rot_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_shift_rot_cnt[2]~9_combout\,
	asdata => \u0|core0|cpu|E_src2\(2),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_shift_rot_cnt\(2));

-- Location: LCCOMB_X13_Y14_N12
\u0|core0|cpu|E_shift_rot_cnt[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_shift_rot_cnt[3]~11_combout\ = (\u0|core0|cpu|E_shift_rot_cnt\(3) & (\u0|core0|cpu|E_shift_rot_cnt[2]~10\ & VCC)) # (!\u0|core0|cpu|E_shift_rot_cnt\(3) & (!\u0|core0|cpu|E_shift_rot_cnt[2]~10\))
-- \u0|core0|cpu|E_shift_rot_cnt[3]~12\ = CARRY((!\u0|core0|cpu|E_shift_rot_cnt\(3) & !\u0|core0|cpu|E_shift_rot_cnt[2]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_shift_rot_cnt\(3),
	datad => VCC,
	cin => \u0|core0|cpu|E_shift_rot_cnt[2]~10\,
	combout => \u0|core0|cpu|E_shift_rot_cnt[3]~11_combout\,
	cout => \u0|core0|cpu|E_shift_rot_cnt[3]~12\);

-- Location: FF_X13_Y14_N13
\u0|core0|cpu|E_shift_rot_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_shift_rot_cnt[3]~11_combout\,
	asdata => \u0|core0|cpu|E_src2\(3),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_shift_rot_cnt\(3));

-- Location: LCCOMB_X13_Y14_N18
\u0|core0|cpu|E_stall~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_stall~1_combout\ = (\u0|core0|cpu|E_shift_rot_cnt\(2)) # ((\u0|core0|cpu|E_new_inst~q\) # ((\u0|core0|cpu|E_shift_rot_cnt\(1)) # (\u0|core0|cpu|E_shift_rot_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_shift_rot_cnt\(2),
	datab => \u0|core0|cpu|E_new_inst~q\,
	datac => \u0|core0|cpu|E_shift_rot_cnt\(1),
	datad => \u0|core0|cpu|E_shift_rot_cnt\(0),
	combout => \u0|core0|cpu|E_stall~1_combout\);

-- Location: LCCOMB_X13_Y14_N14
\u0|core0|cpu|E_shift_rot_cnt[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_shift_rot_cnt[4]~13_combout\ = \u0|core0|cpu|E_shift_rot_cnt\(4) $ (\u0|core0|cpu|E_shift_rot_cnt[3]~12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|E_shift_rot_cnt\(4),
	cin => \u0|core0|cpu|E_shift_rot_cnt[3]~12\,
	combout => \u0|core0|cpu|E_shift_rot_cnt[4]~13_combout\);

-- Location: FF_X13_Y14_N15
\u0|core0|cpu|E_shift_rot_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_shift_rot_cnt[4]~13_combout\,
	asdata => \u0|core0|cpu|E_src2\(4),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|core0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_shift_rot_cnt\(4));

-- Location: LCCOMB_X13_Y14_N24
\u0|core0|cpu|E_stall~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_stall~0_combout\ = (\u0|core0|cpu|R_ctrl_shift_rot~q\ & \u0|core0|cpu|E_valid_from_R~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|R_ctrl_shift_rot~q\,
	datac => \u0|core0|cpu|E_valid_from_R~q\,
	combout => \u0|core0|cpu|E_stall~0_combout\);

-- Location: LCCOMB_X13_Y14_N28
\u0|core0|cpu|E_stall~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_stall~2_combout\ = (\u0|core0|cpu|E_stall~0_combout\ & ((\u0|core0|cpu|E_shift_rot_cnt\(3)) # ((\u0|core0|cpu|E_stall~1_combout\) # (\u0|core0|cpu|E_shift_rot_cnt\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_shift_rot_cnt\(3),
	datab => \u0|core0|cpu|E_stall~1_combout\,
	datac => \u0|core0|cpu|E_shift_rot_cnt\(4),
	datad => \u0|core0|cpu|E_stall~0_combout\,
	combout => \u0|core0|cpu|E_stall~2_combout\);

-- Location: LCCOMB_X16_Y11_N4
\u0|core0|cpu|E_stall~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_stall~5_combout\ = (\u0|core0|cpu|E_stall~4_combout\) # ((\u0|core0|cpu|E_stall~2_combout\) # ((\u0|core0|cpu|d_write~q\ & \u0|mm_interconnect_0|core0_data_master_translator|av_waitrequest~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_stall~4_combout\,
	datab => \u0|core0|cpu|E_stall~2_combout\,
	datac => \u0|core0|cpu|d_write~q\,
	datad => \u0|mm_interconnect_0|core0_data_master_translator|av_waitrequest~2_combout\,
	combout => \u0|core0|cpu|E_stall~5_combout\);

-- Location: LCCOMB_X16_Y19_N14
\u0|core0|cpu|W_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_valid~0_combout\ = (!\u0|core0|cpu|E_stall~5_combout\ & \u0|core0|cpu|E_valid_from_R~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|E_stall~5_combout\,
	datad => \u0|core0|cpu|E_valid_from_R~q\,
	combout => \u0|core0|cpu|W_valid~0_combout\);

-- Location: FF_X16_Y19_N15
\u0|core0|cpu|W_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|W_valid~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|W_valid~q\);

-- Location: LCCOMB_X16_Y18_N20
\u0|core0|cpu|D_wr_dst_reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_wr_dst_reg~1_combout\ = (\u0|core0|cpu|Equal0~16_combout\) # ((\u0|core0|cpu|D_iw\(1) & (\u0|core0|cpu|D_iw\(2) & !\u0|core0|cpu|R_ctrl_br_nxt~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(1),
	datab => \u0|core0|cpu|D_iw\(2),
	datac => \u0|core0|cpu|Equal0~16_combout\,
	datad => \u0|core0|cpu|R_ctrl_br_nxt~0_combout\,
	combout => \u0|core0|cpu|D_wr_dst_reg~1_combout\);

-- Location: LCCOMB_X16_Y18_N30
\u0|core0|cpu|Equal0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Equal0~18_combout\ = (!\u0|core0|cpu|D_dst_regnum[0]~6_combout\ & (!\u0|core0|cpu|D_dst_regnum[4]~7_combout\ & (!\u0|core0|cpu|D_dst_regnum[1]~2_combout\ & !\u0|core0|cpu|D_dst_regnum[2]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_dst_regnum[0]~6_combout\,
	datab => \u0|core0|cpu|D_dst_regnum[4]~7_combout\,
	datac => \u0|core0|cpu|D_dst_regnum[1]~2_combout\,
	datad => \u0|core0|cpu|D_dst_regnum[2]~5_combout\,
	combout => \u0|core0|cpu|Equal0~18_combout\);

-- Location: LCCOMB_X16_Y18_N10
\u0|core0|cpu|D_wr_dst_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_wr_dst_reg~0_combout\ = (!\u0|core0|cpu|D_iw\(4) & ((\u0|core0|cpu|Equal0~12_combout\) # ((\u0|core0|cpu|Equal0~13_combout\ & !\u0|core0|cpu|D_iw\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(4),
	datab => \u0|core0|cpu|Equal0~13_combout\,
	datac => \u0|core0|cpu|Equal0~12_combout\,
	datad => \u0|core0|cpu|D_iw\(5),
	combout => \u0|core0|cpu|D_wr_dst_reg~0_combout\);

-- Location: LCCOMB_X16_Y18_N4
\u0|core0|cpu|D_wr_dst_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_wr_dst_reg~2_combout\ = (!\u0|core0|cpu|D_wr_dst_reg~1_combout\ & (!\u0|core0|cpu|D_wr_dst_reg~0_combout\ & ((\u0|core0|cpu|D_dst_regnum[3]~8_combout\) # (!\u0|core0|cpu|Equal0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_wr_dst_reg~1_combout\,
	datab => \u0|core0|cpu|D_dst_regnum[3]~8_combout\,
	datac => \u0|core0|cpu|Equal0~18_combout\,
	datad => \u0|core0|cpu|D_wr_dst_reg~0_combout\,
	combout => \u0|core0|cpu|D_wr_dst_reg~2_combout\);

-- Location: FF_X16_Y18_N5
\u0|core0|cpu|R_wr_dst_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|D_wr_dst_reg~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|R_wr_dst_reg~q\);

-- Location: LCCOMB_X16_Y19_N22
\u0|core0|cpu|W_rf_wren\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_rf_wren~combout\ = ((\u0|core0|cpu|W_valid~q\ & \u0|core0|cpu|R_wr_dst_reg~q\)) # (!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|W_valid~q\,
	datac => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datad => \u0|core0|cpu|R_wr_dst_reg~q\,
	combout => \u0|core0|cpu|W_rf_wren~combout\);

-- Location: FF_X14_Y11_N13
\u0|core0|cpu|d_writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|core0|cpu|soc_core0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|d_writedata\(0));

-- Location: LCCOMB_X21_Y9_N20
\u0|mm_interconnect_0|cmd_mux|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~2_combout\ = (\u0|core0|cpu|d_writedata\(0) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|d_writedata\(0),
	datac => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~2_combout\);

-- Location: FF_X21_Y9_N21
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(0));

-- Location: LCCOMB_X22_Y15_N12
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_ready~0_combout\ = (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|always1~0_combout\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_ready~q\) # ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(0) & 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|writedata\(0),
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|always1~0_combout\,
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_ready~q\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_ready~0_combout\);

-- Location: FF_X22_Y15_N13
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_ready~q\);

-- Location: LCCOMB_X29_Y15_N30
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\ = 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_ready~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|monitor_ready~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\);

-- Location: FF_X29_Y15_N31
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q\);

-- Location: LCCOMB_X29_Y15_N18
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\ = 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\);

-- Location: FF_X29_Y15_N19
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\(0));

-- Location: LCCOMB_X29_Y15_N16
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|ir_out[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|ir_out[0]~feeder_combout\ = 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\(0),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|ir_out[0]~feeder_combout\);

-- Location: FF_X29_Y15_N17
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|ir_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|ir_out[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|ir_out\(0));

-- Location: LCCOMB_X10_Y19_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|ir_out\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8_combout\);

-- Location: FF_X10_Y19_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0));

-- Location: LCCOMB_X9_Y19_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout\);

-- Location: LCCOMB_X9_Y19_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\);

-- Location: LCCOMB_X7_Y19_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\);

-- Location: FF_X7_Y19_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3));

-- Location: LCCOMB_X7_Y19_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout\);

-- Location: FF_X7_Y19_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2));

-- Location: LCCOMB_X7_Y19_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout\);

-- Location: FF_X7_Y19_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1));

-- Location: LCCOMB_X7_Y19_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout\);

-- Location: FF_X7_Y19_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0));

-- Location: LCCOMB_X7_Y19_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout\);

-- Location: LCCOMB_X8_Y19_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\);

-- Location: FF_X7_Y19_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0));

-- Location: LCCOMB_X7_Y20_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datad => VCC,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6\);

-- Location: LCCOMB_X8_Y20_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\);

-- Location: LCCOMB_X9_Y18_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X7_Y20_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10\);

-- Location: LCCOMB_X7_Y20_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12\);

-- Location: LCCOMB_X9_Y20_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~14_combout\);

-- Location: FF_X7_Y20_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3));

-- Location: LCCOMB_X7_Y20_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout\);

-- Location: FF_X7_Y20_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4));

-- Location: LCCOMB_X8_Y20_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\);

-- Location: LCCOMB_X8_Y20_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13_combout\);

-- Location: FF_X7_Y20_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0));

-- Location: LCCOMB_X7_Y20_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8\);

-- Location: FF_X7_Y20_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1));

-- Location: FF_X7_Y20_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2));

-- Location: LCCOMB_X7_Y20_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21_combout\);

-- Location: LCCOMB_X7_Y20_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~22_combout\);

-- Location: LCCOMB_X7_Y20_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~10_combout\);

-- Location: LCCOMB_X8_Y20_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~10_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11_combout\);

-- Location: LCCOMB_X8_Y20_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~22_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\);

-- Location: LCCOMB_X7_Y19_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout\);

-- Location: FF_X7_Y19_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1));

-- Location: LCCOMB_X7_Y20_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\);

-- Location: LCCOMB_X7_Y20_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\);

-- Location: LCCOMB_X7_Y20_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\);

-- Location: LCCOMB_X7_Y20_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout\);

-- Location: LCCOMB_X8_Y20_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\);

-- Location: LCCOMB_X7_Y19_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout\);

-- Location: FF_X7_Y19_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2));

-- Location: LCCOMB_X7_Y20_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout\);

-- Location: LCCOMB_X7_Y20_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout\);

-- Location: LCCOMB_X8_Y20_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout\);

-- Location: LCCOMB_X8_Y20_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\);

-- Location: LCCOMB_X7_Y20_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout\);

-- Location: LCCOMB_X7_Y20_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20_combout\);

-- Location: LCCOMB_X7_Y19_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout\);

-- Location: FF_X7_Y19_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3));

-- Location: LCCOMB_X8_Y20_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\);

-- Location: LCCOMB_X8_Y20_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\);

-- Location: LCCOMB_X8_Y20_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\);

-- Location: FF_X8_Y20_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3));

-- Location: FF_X8_Y20_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2));

-- Location: FF_X8_Y20_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1));

-- Location: FF_X8_Y20_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0));

-- Location: LCCOMB_X9_Y19_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout\);

-- Location: LCCOMB_X10_Y19_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\);

-- Location: LCCOMB_X9_Y18_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\);

-- Location: FF_X9_Y18_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\);

-- Location: LCCOMB_X9_Y18_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\);

-- Location: LCCOMB_X9_Y19_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout\);

-- Location: LCCOMB_X9_Y19_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout\);

-- Location: LCCOMB_X9_Y19_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\);

-- Location: LCCOMB_X9_Y20_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12\);

-- Location: LCCOMB_X9_Y20_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14\);

-- Location: LCCOMB_X9_Y20_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16\);

-- Location: LCCOMB_X8_Y20_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout\);

-- Location: FF_X9_Y20_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2));

-- Location: LCCOMB_X9_Y20_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18\);

-- Location: FF_X9_Y20_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3));

-- Location: LCCOMB_X9_Y20_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout\);

-- Location: FF_X9_Y20_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4));

-- Location: LCCOMB_X9_Y20_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~19_combout\);

-- Location: LCCOMB_X9_Y20_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~19_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout\);

-- Location: FF_X9_Y20_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0));

-- Location: FF_X9_Y20_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1));

-- Location: LCCOMB_X9_Y20_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\);

-- Location: LCCOMB_X9_Y20_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\);

-- Location: LCCOMB_X9_Y20_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\);

-- Location: LCCOMB_X9_Y20_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout\);

-- Location: LCCOMB_X8_Y20_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout\);

-- Location: LCCOMB_X8_Y20_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~15_combout\);

-- Location: FF_X8_Y20_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X9_Y20_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X9_Y20_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\);

-- Location: LCCOMB_X9_Y20_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout\);

-- Location: FF_X9_Y20_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X9_Y20_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\);

-- Location: LCCOMB_X8_Y20_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\);

-- Location: FF_X8_Y20_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X8_Y20_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\);

-- Location: FF_X8_Y20_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X9_Y18_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\);

-- Location: LCCOMB_X9_Y18_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\);

-- Location: FF_X9_Y18_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3));

-- Location: LCCOMB_X9_Y18_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\);

-- Location: FF_X9_Y18_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2));

-- Location: LCCOMB_X9_Y18_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\);

-- Location: FF_X9_Y18_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1));

-- Location: LCCOMB_X9_Y18_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\);

-- Location: FF_X9_Y18_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0));

-- Location: LCCOMB_X9_Y19_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\);

-- Location: LCCOMB_X9_Y19_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\);

-- Location: LCCOMB_X9_Y19_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout\);

-- Location: FF_X9_Y19_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\);

-- Location: CLKCTRL_G1
\altera_internal_jtag~TCKUTAPclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: LCCOMB_X25_Y18_N2
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~7_combout\ = (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(21) & 
-- (((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37))) # (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(36),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(21),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~7_combout\);

-- Location: FF_X25_Y18_N3
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg~7_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg[29]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(21));

-- Location: LCCOMB_X23_Y17_N20
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~30_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(21))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_break|break_readreg\(21),
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_ocimem|MonDReg\(21),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~30_combout\);

-- Location: LCCOMB_X23_Y17_N12
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~31_combout\ = 
-- (\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(23)) # 
-- ((!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19_combout\ & 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~30_combout\)))) # 
-- (!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((!\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19_combout\ & 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(23),
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~19_combout\,
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~30_combout\,
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~31_combout\);

-- Location: FF_X23_Y17_N13
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr~31_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr[24]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(22));

-- Location: LCCOMB_X23_Y17_N28
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[22]~feeder_combout\ = 
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_tck|sr\(22),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[22]~feeder_combout\);

-- Location: FF_X23_Y17_N29
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo[22]~feeder_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(22));

-- Location: LCCOMB_X22_Y19_N18
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|resetrequest~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|resetrequest~feeder_combout\ = \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|jdo\(22),
	combout => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|resetrequest~feeder_combout\);

-- Location: FF_X22_Y19_N19
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|resetrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|resetrequest~feeder_combout\,
	ena => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_debug_slave_wrapper|the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|resetrequest~q\);

-- Location: CLKCTRL_G5
\u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|resetrequest~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|resetrequest~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|resetrequest~clkctrl_outclk\);

-- Location: FF_X16_Y19_N21
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	clrn => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X16_Y19_N10
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X16_Y19_N11
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	clrn => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X16_Y19_N12
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X16_Y19_N13
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	clrn => \u0|core0|cpu|the_soc_core0_cpu_nios2_oci|the_soc_core0_cpu_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: CLKCTRL_G7
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\);

-- Location: FF_X1_Y11_N25
\u0|core0|cpu|cpu_resetrequest_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|cpu_resetrequest_d1~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|cpu_resetrequest_d1~q\);

-- Location: LCCOMB_X18_Y15_N20
\u0|core0|cpu|D_iw[24]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_iw[24]~0_combout\ = ((!\u0|core0|cpu|W_ipending_reg\(1) & !\u0|core0|cpu|W_ipending_reg\(0))) # (!\u0|core0|cpu|W_status_reg_pie~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|W_ipending_reg\(1),
	datac => \u0|core0|cpu|W_status_reg_pie~q\,
	datad => \u0|core0|cpu|W_ipending_reg\(0),
	combout => \u0|core0|cpu|D_iw[24]~0_combout\);

-- Location: LCCOMB_X16_Y17_N28
\u0|core0|cpu|D_iw[24]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_iw[24]~1_combout\ = (\u0|core0|cpu|D_iw[24]~0_combout\ & ((\u0|core0|cpu|hbreak_enabled~q\) # ((!\u0|core0|cpu|cpu_resetrequest_d1~q\ & !\u0|core0|cpu|hbreak_req~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|cpu_resetrequest_d1~q\,
	datab => \u0|core0|cpu|hbreak_enabled~q\,
	datac => \u0|core0|cpu|D_iw[24]~0_combout\,
	datad => \u0|core0|cpu|hbreak_req~0_combout\,
	combout => \u0|core0|cpu|D_iw[24]~1_combout\);

-- Location: LCCOMB_X21_Y13_N20
\u0|mm_interconnect_0|rsp_mux_001|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~1_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\ & (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\ & 
-- (\u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(3) & \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\,
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\,
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|av_readdata_pre\(3),
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~1_combout\);

-- Location: LCCOMB_X16_Y16_N20
\u0|core0|cpu|F_iw[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_iw[3]~9_combout\ = ((\u0|mm_interconnect_0|rsp_mux_001|src_payload~1_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~1_combout\ & \u0|core0|cpu|av_ld_byte0_data_nxt[3]~17_combout\))) # (!\u0|core0|cpu|D_iw[24]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw[24]~1_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~1_combout\,
	datac => \u0|core0|cpu|av_ld_byte0_data_nxt[3]~17_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux_001|src_payload~1_combout\,
	combout => \u0|core0|cpu|F_iw[3]~9_combout\);

-- Location: FF_X16_Y16_N21
\u0|core0|cpu|D_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|F_iw[3]~9_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|core0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|D_iw\(3));

-- Location: LCCOMB_X13_Y20_N0
\u0|core0|cpu|D_logic_op[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_logic_op[0]~1_combout\ = (\u0|core0|cpu|D_ctrl_alu_force_xor~12_combout\) # ((\u0|core0|cpu|Equal0~4_combout\ & ((\u0|core0|cpu|D_iw\(14)))) # (!\u0|core0|cpu|Equal0~4_combout\ & (\u0|core0|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(3),
	datab => \u0|core0|cpu|D_ctrl_alu_force_xor~12_combout\,
	datac => \u0|core0|cpu|D_iw\(14),
	datad => \u0|core0|cpu|Equal0~4_combout\,
	combout => \u0|core0|cpu|D_logic_op[0]~1_combout\);

-- Location: FF_X13_Y20_N1
\u0|core0|cpu|R_logic_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|D_logic_op[0]~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|R_logic_op\(0));

-- Location: LCCOMB_X11_Y14_N16
\u0|core0|cpu|E_logic_result[21]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_logic_result[21]~6_combout\ = (\u0|core0|cpu|E_src2\(21) & (\u0|core0|cpu|R_logic_op\(1) $ (((\u0|core0|cpu|R_logic_op\(0) & \u0|core0|cpu|E_src1\(21)))))) # (!\u0|core0|cpu|E_src2\(21) & ((\u0|core0|cpu|R_logic_op\(1) & 
-- ((\u0|core0|cpu|E_src1\(21)))) # (!\u0|core0|cpu|R_logic_op\(1) & (!\u0|core0|cpu|R_logic_op\(0) & !\u0|core0|cpu|E_src1\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_logic_op\(0),
	datab => \u0|core0|cpu|E_src2\(21),
	datac => \u0|core0|cpu|R_logic_op\(1),
	datad => \u0|core0|cpu|E_src1\(21),
	combout => \u0|core0|cpu|E_logic_result[21]~6_combout\);

-- Location: LCCOMB_X8_Y11_N26
\u0|core0|cpu|W_alu_result[21]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_alu_result[21]~7_combout\ = (\u0|core0|cpu|R_ctrl_logic~q\ & (\u0|core0|cpu|E_logic_result[21]~6_combout\)) # (!\u0|core0|cpu|R_ctrl_logic~q\ & ((\u0|core0|cpu|Add1~72_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|E_logic_result[21]~6_combout\,
	datab => \u0|core0|cpu|R_ctrl_logic~q\,
	datad => \u0|core0|cpu|Add1~72_combout\,
	combout => \u0|core0|cpu|W_alu_result[21]~7_combout\);

-- Location: FF_X8_Y11_N27
\u0|core0|cpu|W_alu_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|W_alu_result[21]~7_combout\,
	asdata => \u0|core0|cpu|E_shift_rot_result\(21),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|E_alu_result~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|W_alu_result\(21));

-- Location: LCCOMB_X8_Y11_N8
\u0|mm_interconnect_0|router|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal0~0_combout\ = (!\u0|core0|cpu|W_alu_result\(21) & (!\u0|core0|cpu|W_alu_result\(20) & (!\u0|core0|cpu|W_alu_result\(26) & !\u0|core0|cpu|W_alu_result\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(21),
	datab => \u0|core0|cpu|W_alu_result\(20),
	datac => \u0|core0|cpu|W_alu_result\(26),
	datad => \u0|core0|cpu|W_alu_result\(22),
	combout => \u0|mm_interconnect_0|router|Equal0~0_combout\);

-- Location: LCCOMB_X16_Y10_N24
\u0|mm_interconnect_0|router|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal0~1_combout\ = (!\u0|core0|cpu|W_alu_result\(16) & (!\u0|core0|cpu|W_alu_result\(19) & (!\u0|core0|cpu|W_alu_result\(17) & !\u0|core0|cpu|W_alu_result\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(16),
	datab => \u0|core0|cpu|W_alu_result\(19),
	datac => \u0|core0|cpu|W_alu_result\(17),
	datad => \u0|core0|cpu|W_alu_result\(18),
	combout => \u0|mm_interconnect_0|router|Equal0~1_combout\);

-- Location: LCCOMB_X12_Y11_N10
\u0|mm_interconnect_0|router|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal0~2_combout\ = (!\u0|core0|cpu|W_alu_result\(14) & (!\u0|core0|cpu|W_alu_result\(15) & (!\u0|core0|cpu|W_alu_result\(13) & !\u0|core0|cpu|W_alu_result\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(14),
	datab => \u0|core0|cpu|W_alu_result\(15),
	datac => \u0|core0|cpu|W_alu_result\(13),
	datad => \u0|core0|cpu|W_alu_result\(12),
	combout => \u0|mm_interconnect_0|router|Equal0~2_combout\);

-- Location: LCCOMB_X12_Y11_N4
\u0|mm_interconnect_0|router|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal0~3_combout\ = (\u0|mm_interconnect_0|router|Equal0~0_combout\ & (\u0|mm_interconnect_0|router|Equal0~1_combout\ & (\u0|mm_interconnect_0|router|src_channel[1]~0_combout\ & 
-- \u0|mm_interconnect_0|router|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|Equal0~0_combout\,
	datab => \u0|mm_interconnect_0|router|Equal0~1_combout\,
	datac => \u0|mm_interconnect_0|router|src_channel[1]~0_combout\,
	datad => \u0|mm_interconnect_0|router|Equal0~2_combout\,
	combout => \u0|mm_interconnect_0|router|Equal0~3_combout\);

-- Location: LCCOMB_X19_Y10_N20
\u0|mm_interconnect_0|cmd_demux|src0_valid~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|src0_valid~2_combout\ = (\u0|mm_interconnect_0|router|Equal0~3_combout\ & (\u0|core0|cpu|W_alu_result\(11) & (\u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter[1]~1_combout\ & 
-- !\u0|core0|cpu|W_alu_result\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|Equal0~3_combout\,
	datab => \u0|core0|cpu|W_alu_result\(11),
	datac => \u0|mm_interconnect_0|gpio_1_adc_s1_translator|wait_latency_counter[1]~1_combout\,
	datad => \u0|core0|cpu|W_alu_result\(28),
	combout => \u0|mm_interconnect_0|cmd_demux|src0_valid~2_combout\);

-- Location: LCCOMB_X24_Y13_N30
\u0|mm_interconnect_0|cmd_mux|arb|grant[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~0_combout\ = (\u0|mm_interconnect_0|cmd_demux|src0_valid~2_combout\ & (((!\u0|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\ & \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(1))) # 
-- (!\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux|src0_valid~2_combout\,
	datab => \u0|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(1),
	datad => \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~0_combout\);

-- Location: FF_X24_Y13_N1
\u0|mm_interconnect_0|cmd_mux|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|cmd_mux|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0));

-- Location: LCCOMB_X24_Y9_N14
\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\ = (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & ((\u0|mm_interconnect_0|core0_data_master_translator|uav_read~0_combout\) # ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & 
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\)))) # (!\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & ((\u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0),
	datab => \u0|mm_interconnect_0|cmd_mux|saved_grant\(1),
	datac => \u0|mm_interconnect_0|core0_data_master_translator|uav_read~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\,
	combout => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\);

-- Location: FF_X23_Y13_N29
\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[1][68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[1][68]~q\);

-- Location: LCCOMB_X23_Y13_N28
\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem~2_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[1][68]~q\))) # 
-- (!\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\,
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[1][68]~q\,
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	combout => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem~2_combout\);

-- Location: FF_X21_Y13_N13
\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\);

-- Location: LCCOMB_X18_Y16_N18
\u0|mm_interconnect_0|rsp_demux|src1_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\ = (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\ & (\u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\ & 
-- \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][68]~q\,
	datac => \u0|mm_interconnect_0|core0_debug_mem_slave_agent_rsp_fifo|mem[0][86]~q\,
	datad => \u0|mm_interconnect_0|core0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\);

-- Location: LCCOMB_X16_Y17_N4
\u0|core0|cpu|i_read_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|i_read_nxt~0_combout\ = (!\u0|core0|cpu|W_valid~q\ & ((\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~1_combout\) # (\u0|core0|cpu|i_read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~1_combout\,
	datac => \u0|core0|cpu|i_read~q\,
	datad => \u0|core0|cpu|W_valid~q\,
	combout => \u0|core0|cpu|i_read_nxt~0_combout\);

-- Location: FF_X16_Y17_N5
\u0|core0|cpu|i_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|i_read_nxt~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|i_read~q\);

-- Location: LCCOMB_X24_Y9_N6
\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ = (!\u0|core0|cpu|i_read~q\ & (!\u0|mm_interconnect_0|core0_instruction_master_translator|read_accepted~q\ & (!\u0|mm_interconnect_0|router_001|Equal0~4_combout\ & 
-- \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|i_read~q\,
	datab => \u0|mm_interconnect_0|core0_instruction_master_translator|read_accepted~q\,
	datac => \u0|mm_interconnect_0|router_001|Equal0~4_combout\,
	datad => \u0|mm_interconnect_0|core0_data_master_agent|hold_waitrequest~q\,
	combout => \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\);

-- Location: LCCOMB_X24_Y9_N12
\u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\ = (\u0|mm_interconnect_0|cmd_demux|src1_valid~8_combout\ & (((!\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ & \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_demux|src1_valid~8_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\);

-- Location: FF_X24_Y9_N9
\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0));

-- Location: LCCOMB_X23_Y9_N30
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~2_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|src_data\(68) & !\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|src_data\(68),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(7),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~2_combout\);

-- Location: LCCOMB_X19_Y9_N10
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~0_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~2_combout\ & ((\u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\) # 
-- ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|mm_interconnect_0|cmd_demux|src1_valid~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \u0|mm_interconnect_0|cmd_demux|src1_valid~8_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~2_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~0_combout\);

-- Location: LCCOMB_X22_Y10_N16
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~9_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~0_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~0_combout\ & 
-- (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(5))) # (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~0_combout\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(3)))))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~0_combout\ & (((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~0_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready~0_combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(5),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(3),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~9_combout\);

-- Location: FF_X22_Y10_N17
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~9_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(4));

-- Location: FF_X24_Y10_N7
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~43_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][50]~q\);

-- Location: LCCOMB_X24_Y10_N6
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~43_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(7) & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][50]~q\)) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(7) & ((\u0|mm_interconnect_0|cmd_mux_001|src_data\(68))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(7),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][50]~q\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|src_data\(68),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~43_combout\);

-- Location: LCCOMB_X24_Y10_N18
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]~feeder_combout\ = \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~43_combout\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]~feeder_combout\);

-- Location: FF_X24_Y10_N19
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]~q\);

-- Location: LCCOMB_X23_Y10_N14
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~36_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(6) & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]~q\))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(6) & (\u0|mm_interconnect_0|cmd_mux_001|src_data\(68)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_001|src_data\(68),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(6),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~36_combout\);

-- Location: FF_X23_Y10_N15
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~36_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]~q\);

-- Location: LCCOMB_X23_Y10_N18
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~29_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(5) & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]~q\))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(5) & (\u0|mm_interconnect_0|cmd_mux_001|src_data\(68)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(5),
	datab => \u0|mm_interconnect_0|cmd_mux_001|src_data\(68),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~29_combout\);

-- Location: FF_X23_Y10_N19
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~29_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]~q\);

-- Location: LCCOMB_X22_Y10_N14
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~22_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(4) & ((\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]~q\))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(4) & (\u0|mm_interconnect_0|cmd_mux_001|src_data\(68)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(4),
	datac => \u0|mm_interconnect_0|cmd_mux_001|src_data\(68),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~22_combout\);

-- Location: FF_X22_Y10_N15
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~22_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]~q\);

-- Location: LCCOMB_X23_Y11_N16
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~15_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(3) & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]~q\)) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(3) & ((\u0|mm_interconnect_0|cmd_mux_001|src_data\(68))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]~q\,
	datab => \u0|mm_interconnect_0|cmd_mux_001|src_data\(68),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(3),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~15_combout\);

-- Location: FF_X23_Y11_N17
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~15_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]~q\);

-- Location: LCCOMB_X23_Y11_N2
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~8_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(2) & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]~q\)) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(2) & ((\u0|mm_interconnect_0|cmd_mux_001|src_data\(68))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]~q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(2),
	datad => \u0|mm_interconnect_0|cmd_mux_001|src_data\(68),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~8_combout\);

-- Location: FF_X23_Y11_N3
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~8_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]~q\);

-- Location: LCCOMB_X24_Y11_N10
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~1_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]~q\)) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|cmd_mux_001|src_data\(68))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]~q\,
	datab => \u0|mm_interconnect_0|cmd_mux_001|src_data\(68),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used\(1),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~1_combout\);

-- Location: FF_X24_Y11_N11
\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]~q\);

-- Location: LCCOMB_X24_Y11_N26
\u0|mm_interconnect_0|rsp_demux_001|src1_valid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_demux_001|src1_valid~1_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]~q\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_agent|rp_valid~combout\ & 
-- (\u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1_combout\ & \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][68]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]~q\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rp_valid~combout\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1_combout\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][68]~q\,
	combout => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~1_combout\);

-- Location: LCCOMB_X16_Y17_N14
\u0|core0|cpu|F_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|F_valid~0_combout\ = (!\u0|core0|cpu|i_read~q\ & ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~1_combout\) # (\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~1_combout\,
	datac => \u0|core0|cpu|i_read~q\,
	datad => \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	combout => \u0|core0|cpu|F_valid~0_combout\);

-- Location: LCCOMB_X16_Y17_N2
\u0|core0|cpu|D_valid~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_valid~feeder_combout\ = \u0|core0|cpu|F_valid~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|F_valid~0_combout\,
	combout => \u0|core0|cpu|D_valid~feeder_combout\);

-- Location: FF_X16_Y17_N3
\u0|core0|cpu|D_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|D_valid~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|D_valid~q\);

-- Location: LCCOMB_X16_Y19_N18
\u0|core0|cpu|R_valid~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|R_valid~feeder_combout\ = \u0|core0|cpu|D_valid~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|core0|cpu|D_valid~q\,
	combout => \u0|core0|cpu|R_valid~feeder_combout\);

-- Location: FF_X16_Y19_N19
\u0|core0|cpu|R_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|R_valid~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|R_valid~q\);

-- Location: LCCOMB_X11_Y19_N16
\u0|core0|cpu|D_ctrl_alu_subtract~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_alu_subtract~4_combout\ = (\u0|core0|cpu|D_iw\(14) & (((\u0|core0|cpu|Equal62~8_combout\)))) # (!\u0|core0|cpu|D_iw\(14) & ((\u0|core0|cpu|Equal62~6_combout\) # ((\u0|core0|cpu|Equal62~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Equal62~6_combout\,
	datab => \u0|core0|cpu|D_iw\(14),
	datac => \u0|core0|cpu|Equal62~7_combout\,
	datad => \u0|core0|cpu|Equal62~8_combout\,
	combout => \u0|core0|cpu|D_ctrl_alu_subtract~4_combout\);

-- Location: LCCOMB_X11_Y19_N30
\u0|core0|cpu|D_ctrl_alu_subtract~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_alu_subtract~5_combout\ = (\u0|core0|cpu|D_iw\(15) & (((\u0|core0|cpu|D_ctrl_alu_subtract~4_combout\)))) # (!\u0|core0|cpu|D_iw\(15) & (\u0|core0|cpu|D_iw\(14) & (\u0|core0|cpu|Equal62~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|D_iw\(15),
	datab => \u0|core0|cpu|D_iw\(14),
	datac => \u0|core0|cpu|Equal62~7_combout\,
	datad => \u0|core0|cpu|D_ctrl_alu_subtract~4_combout\,
	combout => \u0|core0|cpu|D_ctrl_alu_subtract~5_combout\);

-- Location: LCCOMB_X11_Y19_N6
\u0|core0|cpu|D_ctrl_alu_subtract~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|D_ctrl_alu_subtract~3_combout\ = ((\u0|core0|cpu|Equal62~6_combout\ & \u0|core0|cpu|D_op_cmpge~4_combout\)) # (!\u0|core0|cpu|D_ctrl_alu_subtract~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Equal62~6_combout\,
	datab => \u0|core0|cpu|D_op_cmpge~4_combout\,
	datac => \u0|core0|cpu|D_ctrl_alu_subtract~2_combout\,
	combout => \u0|core0|cpu|D_ctrl_alu_subtract~3_combout\);

-- Location: LCCOMB_X11_Y19_N8
\u0|core0|cpu|E_alu_sub~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|E_alu_sub~0_combout\ = (\u0|core0|cpu|R_valid~q\ & ((\u0|core0|cpu|D_ctrl_alu_subtract~3_combout\) # ((\u0|core0|cpu|D_ctrl_alu_subtract~5_combout\ & \u0|core0|cpu|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|R_valid~q\,
	datab => \u0|core0|cpu|D_ctrl_alu_subtract~5_combout\,
	datac => \u0|core0|cpu|Equal0~4_combout\,
	datad => \u0|core0|cpu|D_ctrl_alu_subtract~3_combout\,
	combout => \u0|core0|cpu|E_alu_sub~0_combout\);

-- Location: FF_X11_Y19_N9
\u0|core0|cpu|E_alu_sub\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|E_alu_sub~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|E_alu_sub~q\);

-- Location: LCCOMB_X11_Y16_N16
\u0|core0|cpu|Add1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|Add1~17_combout\ = \u0|core0|cpu|E_alu_sub~q\ $ (\u0|core0|cpu|E_src2\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|core0|cpu|E_alu_sub~q\,
	datad => \u0|core0|cpu|E_src2\(10),
	combout => \u0|core0|cpu|Add1~17_combout\);

-- Location: LCCOMB_X11_Y16_N18
\u0|core0|cpu|W_alu_result[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|W_alu_result[10]~18_combout\ = (\u0|core0|cpu|R_ctrl_logic~q\ & ((\u0|core0|cpu|E_logic_result[10]~18_combout\))) # (!\u0|core0|cpu|R_ctrl_logic~q\ & (\u0|core0|cpu|Add1~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|Add1~50_combout\,
	datab => \u0|core0|cpu|E_logic_result[10]~18_combout\,
	datad => \u0|core0|cpu|R_ctrl_logic~q\,
	combout => \u0|core0|cpu|W_alu_result[10]~18_combout\);

-- Location: FF_X11_Y16_N19
\u0|core0|cpu|W_alu_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|core0|cpu|W_alu_result[10]~18_combout\,
	asdata => \u0|core0|cpu|E_shift_rot_result\(10),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|core0|cpu|E_alu_result~0_combout\,
	sload => \u0|core0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|core0|cpu|W_alu_result\(10));

-- Location: LCCOMB_X13_Y11_N8
\u0|mm_interconnect_0|cmd_mux_001|src_data[46]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(46) = (\u0|core0|cpu|W_alu_result\(10) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # ((\u0|core0|cpu|F_pc\(8) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1))))) # 
-- (!\u0|core0|cpu|W_alu_result\(10) & (\u0|core0|cpu|F_pc\(8) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(10),
	datab => \u0|core0|cpu|F_pc\(8),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(46));

-- Location: FF_X13_Y11_N9
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(46),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(10));

-- Location: LCCOMB_X13_Y7_N14
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[28]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[28]~2_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(10)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (\u0|mm_interconnect_0|cmd_mux_001|src_data\(46)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|src_data\(46),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(10),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[28]~2_combout\);

-- Location: FF_X13_Y7_N5
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[28]~2_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(27));

-- Location: FF_X13_Y7_N15
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[28]~2_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(27));

-- Location: LCCOMB_X14_Y7_N8
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[27]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[27]~3_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(27))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(27),
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\,
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(27),
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[27]~3_combout\);

-- Location: LCCOMB_X13_Y11_N30
\u0|mm_interconnect_0|cmd_mux_001|src_data[58]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(58) = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ((\u0|core0|cpu|W_alu_result\(22)) # ((\u0|core0|cpu|F_pc\(20) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (\u0|core0|cpu|F_pc\(20) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \u0|core0|cpu|F_pc\(20),
	datac => \u0|core0|cpu|W_alu_result\(22),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(58));

-- Location: FF_X13_Y11_N31
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(58),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(22));

-- Location: LCCOMB_X13_Y7_N10
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[40]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[40]~1_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(22))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & ((\u0|mm_interconnect_0|cmd_mux_001|src_data\(58))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(22),
	datad => \u0|mm_interconnect_0|cmd_mux_001|src_data\(58),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[40]~1_combout\);

-- Location: FF_X13_Y7_N11
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[40]~1_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(39));

-- Location: LCCOMB_X13_Y7_N24
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[39]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[39]~feeder_combout\ = \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[40]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[40]~1_combout\,
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[39]~feeder_combout\);

-- Location: FF_X13_Y7_N25
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[39]~feeder_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(39));

-- Location: LCCOMB_X14_Y7_N4
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[39]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[39]~2_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(39)))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(39)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(39),
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\,
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(39),
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[39]~2_combout\);

-- Location: FF_X14_Y7_N3
\u0|sdram_controller_0|active_addr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[39]~2_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|active_addr\(21));

-- Location: FF_X14_Y7_N9
\u0|sdram_controller_0|active_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[27]~3_combout\,
	ena => \u0|sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|active_addr\(9));

-- Location: LCCOMB_X14_Y7_N2
\u0|sdram_controller_0|pending~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|pending~1_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[27]~3_combout\ & (\u0|sdram_controller_0|active_addr\(9) & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[39]~2_combout\ $ (!\u0|sdram_controller_0|active_addr\(21))))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[27]~3_combout\ & 
-- (!\u0|sdram_controller_0|active_addr\(9) & (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[39]~2_combout\ $ (!\u0|sdram_controller_0|active_addr\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[27]~3_combout\,
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[39]~2_combout\,
	datac => \u0|sdram_controller_0|active_addr\(21),
	datad => \u0|sdram_controller_0|active_addr\(9),
	combout => \u0|sdram_controller_0|pending~1_combout\);

-- Location: LCCOMB_X11_Y9_N10
\u0|mm_interconnect_0|cmd_mux_001|src_data[49]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(49) = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\u0|core0|cpu|F_pc\(11)) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|core0|cpu|W_alu_result\(13))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ((\u0|core0|cpu|W_alu_result\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \u0|core0|cpu|F_pc\(11),
	datad => \u0|core0|cpu|W_alu_result\(13),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(49));

-- Location: FF_X11_Y9_N11
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(49),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(13));

-- Location: LCCOMB_X11_Y9_N24
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[31]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[31]~6_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(13)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (\u0|mm_interconnect_0|cmd_mux_001|src_data\(49)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_001|src_data\(49),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(13),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[31]~6_combout\);

-- Location: FF_X11_Y9_N25
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[31]~6_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(30));

-- Location: FF_X12_Y7_N17
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[31]~6_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(30));

-- Location: LCCOMB_X18_Y9_N22
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[30]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[30]~7_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(30)))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(30),
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\,
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(30),
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[30]~7_combout\);

-- Location: LCCOMB_X13_Y11_N4
\u0|mm_interconnect_0|cmd_mux_001|src_data[50]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(50) = (\u0|core0|cpu|F_pc\(12) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|core0|cpu|W_alu_result\(14))))) # (!\u0|core0|cpu|F_pc\(12) & 
-- (((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|core0|cpu|W_alu_result\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_pc\(12),
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|core0|cpu|W_alu_result\(14),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(50));

-- Location: FF_X13_Y11_N5
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(50),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(14));

-- Location: LCCOMB_X12_Y7_N6
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[32]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[32]~5_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(14)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (\u0|mm_interconnect_0|cmd_mux_001|src_data\(50)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|src_data\(50),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(14),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[32]~5_combout\);

-- Location: FF_X12_Y7_N7
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[32]~5_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(31));

-- Location: LCCOMB_X12_Y7_N12
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[31]~feeder_combout\ = \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[32]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[32]~5_combout\,
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[31]~feeder_combout\);

-- Location: FF_X12_Y7_N13
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[31]~feeder_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(31));

-- Location: LCCOMB_X14_Y7_N6
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[31]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[31]~6_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(31)))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(31),
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\,
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(31),
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[31]~6_combout\);

-- Location: FF_X14_Y7_N7
\u0|sdram_controller_0|active_addr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[31]~6_combout\,
	ena => \u0|sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|active_addr\(13));

-- Location: FF_X18_Y9_N23
\u0|sdram_controller_0|active_addr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[30]~7_combout\,
	ena => \u0|sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|active_addr\(12));

-- Location: LCCOMB_X18_Y9_N24
\u0|sdram_controller_0|pending~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|pending~3_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[30]~7_combout\ & (\u0|sdram_controller_0|active_addr\(12) & (\u0|sdram_controller_0|active_addr\(13) $ 
-- (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[31]~6_combout\)))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[30]~7_combout\ & (!\u0|sdram_controller_0|active_addr\(12) & 
-- (\u0|sdram_controller_0|active_addr\(13) $ (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[31]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[30]~7_combout\,
	datab => \u0|sdram_controller_0|active_addr\(13),
	datac => \u0|sdram_controller_0|active_addr\(12),
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[31]~6_combout\,
	combout => \u0|sdram_controller_0|pending~3_combout\);

-- Location: LCCOMB_X16_Y10_N30
\u0|mm_interconnect_0|cmd_mux_001|src_data[48]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(48) = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ((\u0|core0|cpu|W_alu_result\(12)) # ((\u0|core0|cpu|F_pc\(10) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (\u0|core0|cpu|F_pc\(10) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \u0|core0|cpu|F_pc\(10),
	datac => \u0|core0|cpu|W_alu_result\(12),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(48));

-- Location: FF_X16_Y10_N31
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(48),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(12));

-- Location: LCCOMB_X16_Y10_N18
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[30]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[30]~3_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(12)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (\u0|mm_interconnect_0|cmd_mux_001|src_data\(48)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|src_data\(48),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(12),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[30]~3_combout\);

-- Location: FF_X16_Y10_N19
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[30]~3_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(29));

-- Location: LCCOMB_X17_Y8_N0
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[29]~feeder_combout\ = \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[30]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[30]~3_combout\,
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[29]~feeder_combout\);

-- Location: FF_X17_Y8_N1
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[29]~feeder_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(29));

-- Location: LCCOMB_X18_Y9_N26
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[29]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[29]~4_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(29)))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(29),
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(29),
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\,
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[29]~4_combout\);

-- Location: FF_X18_Y9_N27
\u0|sdram_controller_0|active_addr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[29]~4_combout\,
	ena => \u0|sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|active_addr\(11));

-- Location: LCCOMB_X13_Y11_N2
\u0|mm_interconnect_0|cmd_mux_001|src_data[47]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(47) = (\u0|core0|cpu|W_alu_result\(11) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # ((\u0|core0|cpu|F_pc\(9) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1))))) # 
-- (!\u0|core0|cpu|W_alu_result\(11) & (\u0|core0|cpu|F_pc\(9) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(11),
	datab => \u0|core0|cpu|F_pc\(9),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(47));

-- Location: FF_X13_Y11_N3
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(47),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(11));

-- Location: LCCOMB_X12_Y7_N10
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[29]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[29]~4_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(11))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & ((\u0|mm_interconnect_0|cmd_mux_001|src_data\(47))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(11),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|src_data\(47),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[29]~4_combout\);

-- Location: LCCOMB_X12_Y7_N8
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[28]~feeder_combout\ = \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[29]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[29]~4_combout\,
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[28]~feeder_combout\);

-- Location: FF_X12_Y7_N9
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[28]~feeder_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(28));

-- Location: FF_X12_Y7_N11
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[29]~4_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(28));

-- Location: LCCOMB_X18_Y9_N8
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[28]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[28]~5_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(28))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(28),
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(28),
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\,
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[28]~5_combout\);

-- Location: FF_X18_Y9_N9
\u0|sdram_controller_0|active_addr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[28]~5_combout\,
	ena => \u0|sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|active_addr\(10));

-- Location: LCCOMB_X18_Y9_N4
\u0|sdram_controller_0|pending~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|pending~2_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[29]~4_combout\ & (\u0|sdram_controller_0|active_addr\(11) & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[28]~5_combout\ $ (!\u0|sdram_controller_0|active_addr\(10))))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[29]~4_combout\ & 
-- (!\u0|sdram_controller_0|active_addr\(11) & (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[28]~5_combout\ $ (!\u0|sdram_controller_0|active_addr\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[29]~4_combout\,
	datab => \u0|sdram_controller_0|active_addr\(11),
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[28]~5_combout\,
	datad => \u0|sdram_controller_0|active_addr\(10),
	combout => \u0|sdram_controller_0|pending~2_combout\);

-- Location: LCCOMB_X16_Y10_N4
\u0|mm_interconnect_0|cmd_mux_001|src_data[45]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(45) = (\u0|core0|cpu|W_alu_result\(9) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # ((\u0|core0|cpu|F_pc\(7) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1))))) # (!\u0|core0|cpu|W_alu_result\(9) 
-- & (\u0|core0|cpu|F_pc\(7) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(9),
	datab => \u0|core0|cpu|F_pc\(7),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(45));

-- Location: FF_X16_Y10_N5
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(45),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(9));

-- Location: LCCOMB_X17_Y9_N26
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[27]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[27]~0_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(9))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & ((\u0|mm_interconnect_0|cmd_mux_001|src_data\(45))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(9),
	datab => \u0|mm_interconnect_0|cmd_mux_001|src_data\(45),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[27]~0_combout\);

-- Location: FF_X17_Y9_N17
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[27]~0_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(26));

-- Location: FF_X17_Y9_N27
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[27]~0_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(26));

-- Location: LCCOMB_X19_Y5_N4
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[26]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[26]~0_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(26))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(26),
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\,
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(26),
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[26]~0_combout\);

-- Location: FF_X19_Y5_N3
\u0|sdram_controller_0|active_addr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[26]~0_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|active_addr\(8));

-- Location: LCCOMB_X19_Y5_N2
\u0|sdram_controller_0|pending~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|pending~0_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[40]~1_combout\ & (\u0|sdram_controller_0|active_rnw~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[26]~0_combout\ $ (!\u0|sdram_controller_0|active_addr\(8))))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[40]~1_combout\ & 
-- (!\u0|sdram_controller_0|active_rnw~q\ & (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[26]~0_combout\ $ (!\u0|sdram_controller_0|active_addr\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[40]~1_combout\,
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[26]~0_combout\,
	datac => \u0|sdram_controller_0|active_addr\(8),
	datad => \u0|sdram_controller_0|active_rnw~q\,
	combout => \u0|sdram_controller_0|pending~0_combout\);

-- Location: LCCOMB_X18_Y9_N18
\u0|sdram_controller_0|pending~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|pending~4_combout\ = (\u0|sdram_controller_0|pending~1_combout\ & (\u0|sdram_controller_0|pending~3_combout\ & (\u0|sdram_controller_0|pending~2_combout\ & \u0|sdram_controller_0|pending~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|pending~1_combout\,
	datab => \u0|sdram_controller_0|pending~3_combout\,
	datac => \u0|sdram_controller_0|pending~2_combout\,
	datad => \u0|sdram_controller_0|pending~0_combout\,
	combout => \u0|sdram_controller_0|pending~4_combout\);

-- Location: LCCOMB_X22_Y5_N0
\u0|sdram_controller_0|Selector41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector41~0_combout\ = (\u0|sdram_controller_0|pending~4_combout\ & (\u0|sdram_controller_0|pending~8_combout\ & (\u0|sdram_controller_0|pending~6_combout\ & 
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|pending~4_combout\,
	datab => \u0|sdram_controller_0|pending~8_combout\,
	datac => \u0|sdram_controller_0|pending~6_combout\,
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|Equal1~0_combout\,
	combout => \u0|sdram_controller_0|Selector41~0_combout\);

-- Location: LCCOMB_X23_Y7_N20
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~0_combout\ = \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ $ (((\u0|sdram_controller_0|Selector41~0_combout\ & 
-- \u0|sdram_controller_0|f_pop~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Selector41~0_combout\,
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\,
	datad => \u0|sdram_controller_0|f_pop~q\,
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~0_combout\);

-- Location: FF_X23_Y7_N21
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\);

-- Location: FF_X19_Y9_N27
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~2_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(40));

-- Location: FF_X19_Y9_N21
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~2_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(40));

-- Location: LCCOMB_X19_Y5_N14
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[40]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[40]~1_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(40))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\,
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(40),
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(40),
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[40]~1_combout\);

-- Location: LCCOMB_X23_Y6_N2
\u0|sdram_controller_0|Selector35~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector35~1_combout\ = (!\u0|sdram_controller_0|active_rnw~q\ & \u0|sdram_controller_0|Selector35~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|active_rnw~q\,
	datad => \u0|sdram_controller_0|Selector35~0_combout\,
	combout => \u0|sdram_controller_0|Selector35~1_combout\);

-- Location: FF_X23_Y6_N3
\u0|sdram_controller_0|m_next.000010000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector35~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|sdram_controller_0|ALT_INV_m_state.000000010~q\,
	ena => \u0|sdram_controller_0|Selector34~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_next.000010000~q\);

-- Location: LCCOMB_X23_Y6_N14
\u0|sdram_controller_0|Selector28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector28~0_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[40]~1_combout\ & (((\u0|sdram_controller_0|Selector27~0_combout\ & \u0|sdram_controller_0|m_next.000010000~q\)))) # 
-- (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[40]~1_combout\ & ((\u0|sdram_controller_0|Selector27~1_combout\) # ((\u0|sdram_controller_0|Selector27~0_combout\ & \u0|sdram_controller_0|m_next.000010000~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[40]~1_combout\,
	datab => \u0|sdram_controller_0|Selector27~1_combout\,
	datac => \u0|sdram_controller_0|Selector27~0_combout\,
	datad => \u0|sdram_controller_0|m_next.000010000~q\,
	combout => \u0|sdram_controller_0|Selector28~0_combout\);

-- Location: FF_X23_Y6_N15
\u0|sdram_controller_0|m_state.000010000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector28~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0|Selector27~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_state.000010000~q\);

-- Location: LCCOMB_X16_Y6_N4
\u0|sdram_controller_0|m_data[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|m_data[15]~0_combout\ = (\u0|sdram_controller_0|m_state.000010000~q\ & (\u0|sdram_controller_0|Selector41~0_combout\ & \u0|sdram_controller_0|f_pop~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000010000~q\,
	datab => \u0|sdram_controller_0|Selector41~0_combout\,
	datac => \u0|sdram_controller_0|f_pop~q\,
	combout => \u0|sdram_controller_0|m_data[15]~0_combout\);

-- Location: LCCOMB_X14_Y8_N24
\u0|mm_interconnect_0|cmd_mux_001|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~1_combout\ = (\u0|core0|cpu|d_writedata\(16) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|d_writedata\(16),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~1_combout\);

-- Location: FF_X14_Y8_N25
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(0));

-- Location: LCCOMB_X9_Y6_N18
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[0]~22_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (((\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(0))))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (\u0|core0|cpu|d_writedata\(0) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	datab => \u0|core0|cpu|d_writedata\(0),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(0),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[0]~22_combout\);

-- Location: FF_X9_Y6_N19
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[0]~22_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(0));

-- Location: LCCOMB_X9_Y6_N24
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[0]~feeder_combout\ = \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[0]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[0]~22_combout\,
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[0]~feeder_combout\);

-- Location: FF_X9_Y6_N25
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[0]~feeder_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(0));

-- Location: LCCOMB_X7_Y6_N10
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[0]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[0]~25_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(0)))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(0),
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\,
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(0),
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[0]~25_combout\);

-- Location: FF_X7_Y6_N9
\u0|sdram_controller_0|m_data[0]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector112~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_data[0]~_Duplicate_1_q\);

-- Location: FF_X7_Y6_N11
\u0|sdram_controller_0|active_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[0]~25_combout\,
	ena => \u0|sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|active_data\(0));

-- Location: LCCOMB_X7_Y6_N12
\u0|sdram_controller_0|Selector112~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector112~0_combout\ = (\u0|sdram_controller_0|m_state.000000010~q\ & (((\u0|sdram_controller_0|active_data\(0))))) # (!\u0|sdram_controller_0|m_state.000000010~q\ & ((\u0|sdram_controller_0|m_state.000010000~q\ & 
-- ((\u0|sdram_controller_0|active_data\(0)))) # (!\u0|sdram_controller_0|m_state.000010000~q\ & (\u0|sdram_controller_0|m_data[0]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000000010~q\,
	datab => \u0|sdram_controller_0|m_data[0]~_Duplicate_1_q\,
	datac => \u0|sdram_controller_0|m_state.000010000~q\,
	datad => \u0|sdram_controller_0|active_data\(0),
	combout => \u0|sdram_controller_0|Selector112~0_combout\);

-- Location: LCCOMB_X7_Y6_N8
\u0|sdram_controller_0|Selector112~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector112~1_combout\ = (\u0|sdram_controller_0|m_data[15]~0_combout\ & (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[0]~25_combout\)) # (!\u0|sdram_controller_0|m_data[15]~0_combout\ & 
-- ((\u0|sdram_controller_0|Selector112~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_data[15]~0_combout\,
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[0]~25_combout\,
	datad => \u0|sdram_controller_0|Selector112~0_combout\,
	combout => \u0|sdram_controller_0|Selector112~1_combout\);

-- Location: DDIOOUTCELL_X0_Y9_N11
\u0|sdram_controller_0|m_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector112~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_data\(0));

-- Location: DDIOOECELL_X0_Y9_N12
\u0|sdram_controller_0|oe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|sdram_controller_0|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|oe~q\);

-- Location: LCCOMB_X14_Y8_N26
\u0|mm_interconnect_0|cmd_mux_001|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~2_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|core0|cpu|d_writedata\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \u0|core0|cpu|d_writedata\(17),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~2_combout\);

-- Location: FF_X14_Y8_N27
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(1));

-- Location: LCCOMB_X9_Y6_N30
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[1]~23_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(1))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (((\u0|core0|cpu|d_writedata\(1) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(1),
	datab => \u0|core0|cpu|d_writedata\(1),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[1]~23_combout\);

-- Location: FF_X9_Y6_N31
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[1]~23_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(1));

-- Location: FF_X9_Y6_N21
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[1]~23_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(1));

-- Location: LCCOMB_X7_Y6_N14
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[1]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[1]~26_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(1)))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(1),
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\,
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(1),
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[1]~26_combout\);

-- Location: FF_X7_Y6_N15
\u0|sdram_controller_0|active_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[1]~26_combout\,
	ena => \u0|sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|active_data\(1));

-- Location: FF_X7_Y6_N3
\u0|sdram_controller_0|m_data[1]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector111~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_data[1]~_Duplicate_1_q\);

-- Location: LCCOMB_X7_Y6_N0
\u0|sdram_controller_0|Selector111~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector111~0_combout\ = (\u0|sdram_controller_0|m_state.000000010~q\ & (\u0|sdram_controller_0|active_data\(1))) # (!\u0|sdram_controller_0|m_state.000000010~q\ & ((\u0|sdram_controller_0|m_state.000010000~q\ & 
-- (\u0|sdram_controller_0|active_data\(1))) # (!\u0|sdram_controller_0|m_state.000010000~q\ & ((\u0|sdram_controller_0|m_data[1]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000000010~q\,
	datab => \u0|sdram_controller_0|active_data\(1),
	datac => \u0|sdram_controller_0|m_state.000010000~q\,
	datad => \u0|sdram_controller_0|m_data[1]~_Duplicate_1_q\,
	combout => \u0|sdram_controller_0|Selector111~0_combout\);

-- Location: LCCOMB_X7_Y6_N2
\u0|sdram_controller_0|Selector111~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector111~1_combout\ = (\u0|sdram_controller_0|m_data[15]~0_combout\ & (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[1]~26_combout\)) # (!\u0|sdram_controller_0|m_data[15]~0_combout\ & 
-- ((\u0|sdram_controller_0|Selector111~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_data[15]~0_combout\,
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[1]~26_combout\,
	datad => \u0|sdram_controller_0|Selector111~0_combout\,
	combout => \u0|sdram_controller_0|Selector111~1_combout\);

-- Location: DDIOOUTCELL_X0_Y8_N18
\u0|sdram_controller_0|m_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector111~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_data\(1));

-- Location: DDIOOECELL_X0_Y8_N19
\u0|sdram_controller_0|oe~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|sdram_controller_0|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|oe~_Duplicate_1_q\);

-- Location: LCCOMB_X14_Y8_N28
\u0|mm_interconnect_0|cmd_mux_001|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~3_combout\ = (\u0|core0|cpu|d_writedata\(18) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|d_writedata\(18),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~3_combout\);

-- Location: FF_X14_Y8_N29
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(2));

-- Location: LCCOMB_X9_Y6_N10
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[2]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[2]~24_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (((\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(2))))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ((\u0|core0|cpu|d_writedata\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(2),
	datad => \u0|core0|cpu|d_writedata\(2),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[2]~24_combout\);

-- Location: LCCOMB_X9_Y6_N0
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[2]~feeder_combout\ = \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[2]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[2]~24_combout\,
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[2]~feeder_combout\);

-- Location: FF_X9_Y6_N1
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[2]~feeder_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(2));

-- Location: FF_X9_Y6_N11
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[2]~24_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(2));

-- Location: LCCOMB_X7_Y6_N18
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[2]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[2]~27_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(2))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(2),
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\,
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(2),
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[2]~27_combout\);

-- Location: FF_X7_Y6_N19
\u0|sdram_controller_0|active_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[2]~27_combout\,
	ena => \u0|sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|active_data\(2));

-- Location: FF_X7_Y6_N29
\u0|sdram_controller_0|m_data[2]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector110~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_data[2]~_Duplicate_1_q\);

-- Location: LCCOMB_X7_Y6_N20
\u0|sdram_controller_0|Selector110~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector110~0_combout\ = (\u0|sdram_controller_0|m_state.000000010~q\ & (((\u0|sdram_controller_0|active_data\(2))))) # (!\u0|sdram_controller_0|m_state.000000010~q\ & ((\u0|sdram_controller_0|m_state.000010000~q\ & 
-- (\u0|sdram_controller_0|active_data\(2))) # (!\u0|sdram_controller_0|m_state.000010000~q\ & ((\u0|sdram_controller_0|m_data[2]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000000010~q\,
	datab => \u0|sdram_controller_0|m_state.000010000~q\,
	datac => \u0|sdram_controller_0|active_data\(2),
	datad => \u0|sdram_controller_0|m_data[2]~_Duplicate_1_q\,
	combout => \u0|sdram_controller_0|Selector110~0_combout\);

-- Location: LCCOMB_X7_Y6_N28
\u0|sdram_controller_0|Selector110~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector110~1_combout\ = (\u0|sdram_controller_0|m_data[15]~0_combout\ & ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[2]~27_combout\))) # (!\u0|sdram_controller_0|m_data[15]~0_combout\ & 
-- (\u0|sdram_controller_0|Selector110~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_data[15]~0_combout\,
	datab => \u0|sdram_controller_0|Selector110~0_combout\,
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[2]~27_combout\,
	combout => \u0|sdram_controller_0|Selector110~1_combout\);

-- Location: DDIOOUTCELL_X0_Y7_N4
\u0|sdram_controller_0|m_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector110~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_data\(2));

-- Location: DDIOOECELL_X0_Y7_N5
\u0|sdram_controller_0|oe~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|sdram_controller_0|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|oe~_Duplicate_2_q\);

-- Location: LCCOMB_X14_Y8_N22
\u0|mm_interconnect_0|cmd_mux_001|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~4_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|core0|cpu|d_writedata\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|core0|cpu|d_writedata\(19),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~4_combout\);

-- Location: FF_X14_Y8_N23
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~4_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(3));

-- Location: LCCOMB_X9_Y6_N22
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[3]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[3]~25_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (((\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(3))))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (\u0|core0|cpu|d_writedata\(3) & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|d_writedata\(3),
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(3),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[3]~25_combout\);

-- Location: FF_X9_Y6_N5
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[3]~25_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(3));

-- Location: FF_X9_Y6_N23
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[3]~25_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(3));

-- Location: LCCOMB_X7_Y6_N22
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[3]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[3]~28_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(3))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(3),
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\,
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(3),
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[3]~28_combout\);

-- Location: FF_X7_Y6_N23
\u0|sdram_controller_0|active_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[3]~28_combout\,
	ena => \u0|sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|active_data\(3));

-- Location: FF_X7_Y6_N31
\u0|sdram_controller_0|m_data[3]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector109~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_data[3]~_Duplicate_1_q\);

-- Location: LCCOMB_X7_Y6_N16
\u0|sdram_controller_0|Selector109~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector109~0_combout\ = (\u0|sdram_controller_0|m_state.000000010~q\ & (((\u0|sdram_controller_0|active_data\(3))))) # (!\u0|sdram_controller_0|m_state.000000010~q\ & ((\u0|sdram_controller_0|m_state.000010000~q\ & 
-- (\u0|sdram_controller_0|active_data\(3))) # (!\u0|sdram_controller_0|m_state.000010000~q\ & ((\u0|sdram_controller_0|m_data[3]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000000010~q\,
	datab => \u0|sdram_controller_0|m_state.000010000~q\,
	datac => \u0|sdram_controller_0|active_data\(3),
	datad => \u0|sdram_controller_0|m_data[3]~_Duplicate_1_q\,
	combout => \u0|sdram_controller_0|Selector109~0_combout\);

-- Location: LCCOMB_X7_Y6_N30
\u0|sdram_controller_0|Selector109~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector109~1_combout\ = (\u0|sdram_controller_0|m_data[15]~0_combout\ & (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[3]~28_combout\)) # (!\u0|sdram_controller_0|m_data[15]~0_combout\ & 
-- ((\u0|sdram_controller_0|Selector109~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_data[15]~0_combout\,
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[3]~28_combout\,
	datad => \u0|sdram_controller_0|Selector109~0_combout\,
	combout => \u0|sdram_controller_0|Selector109~1_combout\);

-- Location: DDIOOUTCELL_X0_Y6_N18
\u0|sdram_controller_0|m_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector109~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_data\(3));

-- Location: DDIOOECELL_X0_Y6_N19
\u0|sdram_controller_0|oe~_Duplicate_3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|sdram_controller_0|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|oe~_Duplicate_3_q\);

-- Location: LCCOMB_X21_Y11_N12
\u0|mm_interconnect_0|cmd_mux_001|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~5_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|core0|cpu|d_writedata\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|core0|cpu|d_writedata\(20),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~5_combout\);

-- Location: FF_X21_Y11_N13
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~5_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(4));

-- Location: LCCOMB_X13_Y7_N30
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[4]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[4]~26_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (((\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(4))))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (\u0|core0|cpu|d_writedata\(4) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|d_writedata\(4),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(4),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[4]~26_combout\);

-- Location: LCCOMB_X9_Y6_N16
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[4]~feeder_combout\ = \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[4]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[4]~26_combout\,
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[4]~feeder_combout\);

-- Location: FF_X9_Y6_N17
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[4]~feeder_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(4));

-- Location: FF_X13_Y7_N31
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[4]~26_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(4));

-- Location: LCCOMB_X10_Y6_N26
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[4]~29_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(4))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(4),
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\,
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(4),
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[4]~29_combout\);

-- Location: FF_X10_Y6_N27
\u0|sdram_controller_0|active_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[4]~29_combout\,
	ena => \u0|sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|active_data\(4));

-- Location: FF_X10_Y6_N17
\u0|sdram_controller_0|m_data[4]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector108~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_data[4]~_Duplicate_1_q\);

-- Location: LCCOMB_X10_Y6_N4
\u0|sdram_controller_0|Selector108~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector108~0_combout\ = (\u0|sdram_controller_0|m_state.000010000~q\ & (((\u0|sdram_controller_0|active_data\(4))))) # (!\u0|sdram_controller_0|m_state.000010000~q\ & ((\u0|sdram_controller_0|m_state.000000010~q\ & 
-- (\u0|sdram_controller_0|active_data\(4))) # (!\u0|sdram_controller_0|m_state.000000010~q\ & ((\u0|sdram_controller_0|m_data[4]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000010000~q\,
	datab => \u0|sdram_controller_0|m_state.000000010~q\,
	datac => \u0|sdram_controller_0|active_data\(4),
	datad => \u0|sdram_controller_0|m_data[4]~_Duplicate_1_q\,
	combout => \u0|sdram_controller_0|Selector108~0_combout\);

-- Location: LCCOMB_X10_Y6_N16
\u0|sdram_controller_0|Selector108~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector108~1_combout\ = (\u0|sdram_controller_0|m_data[15]~0_combout\ & ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[4]~29_combout\))) # (!\u0|sdram_controller_0|m_data[15]~0_combout\ & 
-- (\u0|sdram_controller_0|Selector108~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|Selector108~0_combout\,
	datac => \u0|sdram_controller_0|m_data[15]~0_combout\,
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[4]~29_combout\,
	combout => \u0|sdram_controller_0|Selector108~1_combout\);

-- Location: DDIOOUTCELL_X0_Y6_N25
\u0|sdram_controller_0|m_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector108~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_data\(4));

-- Location: DDIOOECELL_X0_Y6_N26
\u0|sdram_controller_0|oe~_Duplicate_4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|sdram_controller_0|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|oe~_Duplicate_4_q\);

-- Location: LCCOMB_X14_Y8_N16
\u0|mm_interconnect_0|cmd_mux_001|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~6_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|core0|cpu|d_writedata\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|core0|cpu|d_writedata\(21),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~6_combout\);

-- Location: FF_X14_Y8_N17
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~6_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(5));

-- Location: LCCOMB_X9_Y6_N12
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[5]~27_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(5))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (((\u0|core0|cpu|d_writedata\(5) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(5),
	datab => \u0|core0|cpu|d_writedata\(5),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[5]~27_combout\);

-- Location: LCCOMB_X9_Y6_N2
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[5]~feeder_combout\ = \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[5]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[5]~27_combout\,
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[5]~feeder_combout\);

-- Location: FF_X9_Y6_N3
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[5]~feeder_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(5));

-- Location: FF_X9_Y6_N13
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[5]~27_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(5));

-- Location: LCCOMB_X10_Y6_N30
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[5]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[5]~30_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(5))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(5),
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\,
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(5),
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[5]~30_combout\);

-- Location: FF_X10_Y6_N19
\u0|sdram_controller_0|m_data[5]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector107~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_data[5]~_Duplicate_1_q\);

-- Location: FF_X10_Y6_N31
\u0|sdram_controller_0|active_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[5]~30_combout\,
	ena => \u0|sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|active_data\(5));

-- Location: LCCOMB_X10_Y6_N8
\u0|sdram_controller_0|Selector107~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector107~0_combout\ = (\u0|sdram_controller_0|m_state.000010000~q\ & (((\u0|sdram_controller_0|active_data\(5))))) # (!\u0|sdram_controller_0|m_state.000010000~q\ & ((\u0|sdram_controller_0|m_state.000000010~q\ & 
-- ((\u0|sdram_controller_0|active_data\(5)))) # (!\u0|sdram_controller_0|m_state.000000010~q\ & (\u0|sdram_controller_0|m_data[5]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000010000~q\,
	datab => \u0|sdram_controller_0|m_data[5]~_Duplicate_1_q\,
	datac => \u0|sdram_controller_0|m_state.000000010~q\,
	datad => \u0|sdram_controller_0|active_data\(5),
	combout => \u0|sdram_controller_0|Selector107~0_combout\);

-- Location: LCCOMB_X10_Y6_N18
\u0|sdram_controller_0|Selector107~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector107~1_combout\ = (\u0|sdram_controller_0|m_data[15]~0_combout\ & (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[5]~30_combout\)) # (!\u0|sdram_controller_0|m_data[15]~0_combout\ & 
-- ((\u0|sdram_controller_0|Selector107~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[5]~30_combout\,
	datab => \u0|sdram_controller_0|Selector107~0_combout\,
	datac => \u0|sdram_controller_0|m_data[15]~0_combout\,
	combout => \u0|sdram_controller_0|Selector107~1_combout\);

-- Location: DDIOOUTCELL_X0_Y5_N18
\u0|sdram_controller_0|m_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector107~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_data\(5));

-- Location: DDIOOECELL_X0_Y5_N19
\u0|sdram_controller_0|oe~_Duplicate_5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|sdram_controller_0|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|oe~_Duplicate_5_q\);

-- Location: LCCOMB_X13_Y11_N16
\u0|mm_interconnect_0|cmd_mux_001|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~7_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|core0|cpu|d_writedata\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \u0|core0|cpu|d_writedata\(22),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~7_combout\);

-- Location: FF_X13_Y11_N17
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~7_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(6));

-- Location: LCCOMB_X9_Y6_N8
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[6]~28_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (((\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(6))))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (\u0|core0|cpu|d_writedata\(6) & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|d_writedata\(6),
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(6),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[6]~28_combout\);

-- Location: FF_X9_Y6_N15
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[6]~28_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(6));

-- Location: FF_X9_Y6_N9
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[6]~28_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(6));

-- Location: LCCOMB_X10_Y6_N2
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[6]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[6]~31_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(6))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(6),
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\,
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(6),
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[6]~31_combout\);

-- Location: FF_X10_Y6_N21
\u0|sdram_controller_0|m_data[6]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector106~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_data[6]~_Duplicate_1_q\);

-- Location: FF_X10_Y6_N3
\u0|sdram_controller_0|active_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[6]~31_combout\,
	ena => \u0|sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|active_data\(6));

-- Location: LCCOMB_X10_Y6_N28
\u0|sdram_controller_0|Selector106~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector106~0_combout\ = (\u0|sdram_controller_0|m_state.000010000~q\ & (((\u0|sdram_controller_0|active_data\(6))))) # (!\u0|sdram_controller_0|m_state.000010000~q\ & ((\u0|sdram_controller_0|m_state.000000010~q\ & 
-- ((\u0|sdram_controller_0|active_data\(6)))) # (!\u0|sdram_controller_0|m_state.000000010~q\ & (\u0|sdram_controller_0|m_data[6]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000010000~q\,
	datab => \u0|sdram_controller_0|m_data[6]~_Duplicate_1_q\,
	datac => \u0|sdram_controller_0|m_state.000000010~q\,
	datad => \u0|sdram_controller_0|active_data\(6),
	combout => \u0|sdram_controller_0|Selector106~0_combout\);

-- Location: LCCOMB_X10_Y6_N20
\u0|sdram_controller_0|Selector106~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector106~1_combout\ = (\u0|sdram_controller_0|m_data[15]~0_combout\ & (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[6]~31_combout\)) # (!\u0|sdram_controller_0|m_data[15]~0_combout\ & 
-- ((\u0|sdram_controller_0|Selector106~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[6]~31_combout\,
	datac => \u0|sdram_controller_0|m_data[15]~0_combout\,
	datad => \u0|sdram_controller_0|Selector106~0_combout\,
	combout => \u0|sdram_controller_0|Selector106~1_combout\);

-- Location: DDIOOUTCELL_X1_Y0_N25
\u0|sdram_controller_0|m_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector106~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_data\(6));

-- Location: DDIOOECELL_X1_Y0_N26
\u0|sdram_controller_0|oe~_Duplicate_6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|sdram_controller_0|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|oe~_Duplicate_6_q\);

-- Location: LCCOMB_X14_Y8_N10
\u0|mm_interconnect_0|cmd_mux_001|src_payload~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~8_combout\ = (\u0|core0|cpu|d_writedata\(23) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|d_writedata\(23),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~8_combout\);

-- Location: FF_X14_Y8_N11
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~8_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(7));

-- Location: LCCOMB_X9_Y6_N28
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[7]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[7]~29_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (((\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(7))))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (\u0|core0|cpu|d_writedata\(7) & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|d_writedata\(7),
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(7),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[7]~29_combout\);

-- Location: LCCOMB_X9_Y6_N26
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[7]~feeder_combout\ = \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[7]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[7]~29_combout\,
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[7]~feeder_combout\);

-- Location: FF_X9_Y6_N27
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[7]~feeder_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(7));

-- Location: FF_X9_Y6_N29
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[7]~29_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(7));

-- Location: LCCOMB_X10_Y6_N22
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[7]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[7]~32_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(7))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\,
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(7),
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(7),
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[7]~32_combout\);

-- Location: FF_X10_Y6_N15
\u0|sdram_controller_0|m_data[7]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector105~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_data[7]~_Duplicate_1_q\);

-- Location: FF_X10_Y6_N23
\u0|sdram_controller_0|active_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[7]~32_combout\,
	ena => \u0|sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|active_data\(7));

-- Location: LCCOMB_X10_Y6_N0
\u0|sdram_controller_0|Selector105~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector105~0_combout\ = (\u0|sdram_controller_0|m_state.000010000~q\ & (((\u0|sdram_controller_0|active_data\(7))))) # (!\u0|sdram_controller_0|m_state.000010000~q\ & ((\u0|sdram_controller_0|m_state.000000010~q\ & 
-- ((\u0|sdram_controller_0|active_data\(7)))) # (!\u0|sdram_controller_0|m_state.000000010~q\ & (\u0|sdram_controller_0|m_data[7]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000010000~q\,
	datab => \u0|sdram_controller_0|m_state.000000010~q\,
	datac => \u0|sdram_controller_0|m_data[7]~_Duplicate_1_q\,
	datad => \u0|sdram_controller_0|active_data\(7),
	combout => \u0|sdram_controller_0|Selector105~0_combout\);

-- Location: LCCOMB_X10_Y6_N14
\u0|sdram_controller_0|Selector105~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector105~1_combout\ = (\u0|sdram_controller_0|m_data[15]~0_combout\ & (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[7]~32_combout\)) # (!\u0|sdram_controller_0|m_data[15]~0_combout\ & 
-- ((\u0|sdram_controller_0|Selector105~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[7]~32_combout\,
	datac => \u0|sdram_controller_0|m_data[15]~0_combout\,
	datad => \u0|sdram_controller_0|Selector105~0_combout\,
	combout => \u0|sdram_controller_0|Selector105~1_combout\);

-- Location: DDIOOUTCELL_X1_Y0_N18
\u0|sdram_controller_0|m_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector105~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_data\(7));

-- Location: DDIOOECELL_X1_Y0_N19
\u0|sdram_controller_0|oe~_Duplicate_7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|sdram_controller_0|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|oe~_Duplicate_7_q\);

-- Location: LCCOMB_X14_Y8_N20
\u0|mm_interconnect_0|cmd_mux_001|src_payload~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~9_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|core0|cpu|d_writedata\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|core0|cpu|d_writedata\(24),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~9_combout\);

-- Location: FF_X14_Y8_N21
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~9_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(8));

-- Location: LCCOMB_X14_Y8_N12
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[8]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[8]~30_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (((\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(8))))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (\u0|core0|cpu|d_writedata\(8) & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|d_writedata\(8),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(8),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[8]~30_combout\);

-- Location: FF_X14_Y8_N13
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[8]~30_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(8));

-- Location: LCCOMB_X11_Y6_N24
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[8]~feeder_combout\ = \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[8]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[8]~30_combout\,
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[8]~feeder_combout\);

-- Location: FF_X11_Y6_N25
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[8]~feeder_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(8));

-- Location: LCCOMB_X10_Y6_N10
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[8]~33_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(8)))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(8),
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\,
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(8),
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[8]~33_combout\);

-- Location: FF_X10_Y6_N25
\u0|sdram_controller_0|m_data[8]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector104~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_data[8]~_Duplicate_1_q\);

-- Location: FF_X10_Y6_N11
\u0|sdram_controller_0|active_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[8]~33_combout\,
	ena => \u0|sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|active_data\(8));

-- Location: LCCOMB_X10_Y6_N12
\u0|sdram_controller_0|Selector104~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector104~0_combout\ = (\u0|sdram_controller_0|m_state.000010000~q\ & (((\u0|sdram_controller_0|active_data\(8))))) # (!\u0|sdram_controller_0|m_state.000010000~q\ & ((\u0|sdram_controller_0|m_state.000000010~q\ & 
-- ((\u0|sdram_controller_0|active_data\(8)))) # (!\u0|sdram_controller_0|m_state.000000010~q\ & (\u0|sdram_controller_0|m_data[8]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000010000~q\,
	datab => \u0|sdram_controller_0|m_data[8]~_Duplicate_1_q\,
	datac => \u0|sdram_controller_0|m_state.000000010~q\,
	datad => \u0|sdram_controller_0|active_data\(8),
	combout => \u0|sdram_controller_0|Selector104~0_combout\);

-- Location: LCCOMB_X10_Y6_N24
\u0|sdram_controller_0|Selector104~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector104~1_combout\ = (\u0|sdram_controller_0|m_data[15]~0_combout\ & (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[8]~33_combout\)) # (!\u0|sdram_controller_0|m_data[15]~0_combout\ & 
-- ((\u0|sdram_controller_0|Selector104~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[8]~33_combout\,
	datac => \u0|sdram_controller_0|m_data[15]~0_combout\,
	datad => \u0|sdram_controller_0|Selector104~0_combout\,
	combout => \u0|sdram_controller_0|Selector104~1_combout\);

-- Location: DDIOOUTCELL_X18_Y0_N25
\u0|sdram_controller_0|m_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector104~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_data\(8));

-- Location: DDIOOECELL_X18_Y0_N26
\u0|sdram_controller_0|oe~_Duplicate_8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|sdram_controller_0|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|oe~_Duplicate_8_q\);

-- Location: LCCOMB_X14_Y8_N30
\u0|mm_interconnect_0|cmd_mux_001|src_payload~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~10_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|core0|cpu|d_writedata\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \u0|core0|cpu|d_writedata\(25),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~10_combout\);

-- Location: FF_X14_Y8_N31
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~10_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(9));

-- Location: LCCOMB_X14_Y8_N14
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[9]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[9]~31_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(9))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|core0|cpu|d_writedata\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(9),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|core0|cpu|d_writedata\(9),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[9]~31_combout\);

-- Location: FF_X14_Y8_N15
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[9]~31_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(9));

-- Location: LCCOMB_X16_Y6_N30
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[9]~feeder_combout\ = \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[9]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[9]~31_combout\,
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[9]~feeder_combout\);

-- Location: FF_X16_Y6_N31
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[9]~feeder_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(9));

-- Location: LCCOMB_X18_Y5_N4
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[9]~34_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(9)))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(9),
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\,
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(9),
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[9]~34_combout\);

-- Location: FF_X18_Y5_N5
\u0|sdram_controller_0|active_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[9]~34_combout\,
	ena => \u0|sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|active_data\(9));

-- Location: FF_X18_Y5_N27
\u0|sdram_controller_0|m_data[9]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector103~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_data[9]~_Duplicate_1_q\);

-- Location: LCCOMB_X18_Y5_N14
\u0|sdram_controller_0|Selector103~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector103~0_combout\ = (\u0|sdram_controller_0|m_state.000000010~q\ & (((\u0|sdram_controller_0|active_data\(9))))) # (!\u0|sdram_controller_0|m_state.000000010~q\ & ((\u0|sdram_controller_0|m_state.000010000~q\ & 
-- (\u0|sdram_controller_0|active_data\(9))) # (!\u0|sdram_controller_0|m_state.000010000~q\ & ((\u0|sdram_controller_0|m_data[9]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000000010~q\,
	datab => \u0|sdram_controller_0|m_state.000010000~q\,
	datac => \u0|sdram_controller_0|active_data\(9),
	datad => \u0|sdram_controller_0|m_data[9]~_Duplicate_1_q\,
	combout => \u0|sdram_controller_0|Selector103~0_combout\);

-- Location: LCCOMB_X18_Y5_N26
\u0|sdram_controller_0|Selector103~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector103~1_combout\ = (\u0|sdram_controller_0|m_data[15]~0_combout\ & ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[9]~34_combout\))) # (!\u0|sdram_controller_0|m_data[15]~0_combout\ & 
-- (\u0|sdram_controller_0|Selector103~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Selector103~0_combout\,
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[9]~34_combout\,
	datad => \u0|sdram_controller_0|m_data[15]~0_combout\,
	combout => \u0|sdram_controller_0|Selector103~1_combout\);

-- Location: DDIOOUTCELL_X16_Y0_N4
\u0|sdram_controller_0|m_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector103~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_data\(9));

-- Location: DDIOOECELL_X16_Y0_N5
\u0|sdram_controller_0|oe~_Duplicate_9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|sdram_controller_0|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|oe~_Duplicate_9_q\);

-- Location: LCCOMB_X14_Y8_N8
\u0|mm_interconnect_0|cmd_mux_001|src_payload~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~11_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|core0|cpu|d_writedata\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \u0|core0|cpu|d_writedata\(26),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~11_combout\);

-- Location: FF_X14_Y8_N9
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~11_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(10));

-- Location: LCCOMB_X14_Y8_N0
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[10]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[10]~32_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (((\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(10))))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (\u0|core0|cpu|d_writedata\(10) & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|d_writedata\(10),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(10),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[10]~32_combout\);

-- Location: FF_X12_Y7_N25
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[10]~32_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(10));

-- Location: FF_X14_Y8_N1
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[10]~32_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(10));

-- Location: LCCOMB_X7_Y6_N26
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[10]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[10]~35_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(10))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\,
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(10),
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(10),
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[10]~35_combout\);

-- Location: FF_X7_Y6_N27
\u0|sdram_controller_0|active_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[10]~35_combout\,
	ena => \u0|sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|active_data\(10));

-- Location: FF_X7_Y6_N25
\u0|sdram_controller_0|m_data[10]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector102~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_data[10]~_Duplicate_1_q\);

-- Location: LCCOMB_X7_Y6_N4
\u0|sdram_controller_0|Selector102~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector102~0_combout\ = (\u0|sdram_controller_0|m_state.000000010~q\ & (\u0|sdram_controller_0|active_data\(10))) # (!\u0|sdram_controller_0|m_state.000000010~q\ & ((\u0|sdram_controller_0|m_state.000010000~q\ & 
-- (\u0|sdram_controller_0|active_data\(10))) # (!\u0|sdram_controller_0|m_state.000010000~q\ & ((\u0|sdram_controller_0|m_data[10]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000000010~q\,
	datab => \u0|sdram_controller_0|active_data\(10),
	datac => \u0|sdram_controller_0|m_state.000010000~q\,
	datad => \u0|sdram_controller_0|m_data[10]~_Duplicate_1_q\,
	combout => \u0|sdram_controller_0|Selector102~0_combout\);

-- Location: LCCOMB_X7_Y6_N24
\u0|sdram_controller_0|Selector102~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector102~1_combout\ = (\u0|sdram_controller_0|m_data[15]~0_combout\ & ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[10]~35_combout\))) # (!\u0|sdram_controller_0|m_data[15]~0_combout\ & 
-- (\u0|sdram_controller_0|Selector102~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_data[15]~0_combout\,
	datab => \u0|sdram_controller_0|Selector102~0_combout\,
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[10]~35_combout\,
	combout => \u0|sdram_controller_0|Selector102~1_combout\);

-- Location: DDIOOUTCELL_X16_Y0_N11
\u0|sdram_controller_0|m_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector102~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_data\(10));

-- Location: DDIOOECELL_X16_Y0_N12
\u0|sdram_controller_0|oe~_Duplicate_10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|sdram_controller_0|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|oe~_Duplicate_10_q\);

-- Location: LCCOMB_X13_Y11_N18
\u0|mm_interconnect_0|cmd_mux_001|src_payload~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~12_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|core0|cpu|d_writedata\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \u0|core0|cpu|d_writedata\(27),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~12_combout\);

-- Location: FF_X13_Y11_N19
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~12_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(11));

-- Location: LCCOMB_X17_Y9_N24
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[11]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[11]~33_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(11))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|core0|cpu|d_writedata\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(11),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|core0|cpu|d_writedata\(11),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[11]~33_combout\);

-- Location: FF_X17_Y9_N25
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[11]~33_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(11));

-- Location: LCCOMB_X17_Y9_N30
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[11]~feeder_combout\ = \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[11]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[11]~33_combout\,
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[11]~feeder_combout\);

-- Location: FF_X17_Y9_N31
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[11]~feeder_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(11));

-- Location: LCCOMB_X19_Y5_N16
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[11]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[11]~36_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(11)))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\,
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(11),
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(11),
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[11]~36_combout\);

-- Location: FF_X19_Y5_N31
\u0|sdram_controller_0|m_data[11]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector101~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_data[11]~_Duplicate_1_q\);

-- Location: FF_X19_Y5_N17
\u0|sdram_controller_0|active_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[11]~36_combout\,
	ena => \u0|sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|active_data\(11));

-- Location: LCCOMB_X19_Y5_N26
\u0|sdram_controller_0|Selector101~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector101~0_combout\ = (\u0|sdram_controller_0|m_state.000010000~q\ & (((\u0|sdram_controller_0|active_data\(11))))) # (!\u0|sdram_controller_0|m_state.000010000~q\ & ((\u0|sdram_controller_0|m_state.000000010~q\ & 
-- ((\u0|sdram_controller_0|active_data\(11)))) # (!\u0|sdram_controller_0|m_state.000000010~q\ & (\u0|sdram_controller_0|m_data[11]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000010000~q\,
	datab => \u0|sdram_controller_0|m_data[11]~_Duplicate_1_q\,
	datac => \u0|sdram_controller_0|m_state.000000010~q\,
	datad => \u0|sdram_controller_0|active_data\(11),
	combout => \u0|sdram_controller_0|Selector101~0_combout\);

-- Location: LCCOMB_X19_Y5_N30
\u0|sdram_controller_0|Selector101~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector101~1_combout\ = (\u0|sdram_controller_0|m_data[15]~0_combout\ & (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[11]~36_combout\)) # (!\u0|sdram_controller_0|m_data[15]~0_combout\ & 
-- ((\u0|sdram_controller_0|Selector101~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[11]~36_combout\,
	datab => \u0|sdram_controller_0|m_data[15]~0_combout\,
	datac => \u0|sdram_controller_0|Selector101~0_combout\,
	combout => \u0|sdram_controller_0|Selector101~1_combout\);

-- Location: DDIOOUTCELL_X16_Y0_N25
\u0|sdram_controller_0|m_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector101~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_data\(11));

-- Location: DDIOOECELL_X16_Y0_N26
\u0|sdram_controller_0|oe~_Duplicate_11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|sdram_controller_0|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|oe~_Duplicate_11_q\);

-- Location: LCCOMB_X13_Y11_N28
\u0|mm_interconnect_0|cmd_mux_001|src_payload~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~13_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|core0|cpu|d_writedata\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|core0|cpu|d_writedata\(28),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~13_combout\);

-- Location: FF_X13_Y11_N29
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~13_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(12));

-- Location: LCCOMB_X17_Y9_N4
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[12]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[12]~34_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(12))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (((\u0|core0|cpu|d_writedata\(12) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(12),
	datab => \u0|core0|cpu|d_writedata\(12),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[12]~34_combout\);

-- Location: FF_X17_Y9_N3
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[12]~34_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(12));

-- Location: FF_X17_Y9_N5
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[12]~34_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(12));

-- Location: LCCOMB_X18_Y5_N8
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[12]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[12]~37_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(12))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(12),
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(12),
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\,
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[12]~37_combout\);

-- Location: FF_X18_Y5_N29
\u0|sdram_controller_0|m_data[12]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector100~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_data[12]~_Duplicate_1_q\);

-- Location: FF_X18_Y5_N9
\u0|sdram_controller_0|active_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[12]~37_combout\,
	ena => \u0|sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|active_data\(12));

-- Location: LCCOMB_X19_Y5_N12
\u0|sdram_controller_0|Selector100~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector100~0_combout\ = (\u0|sdram_controller_0|m_state.000010000~q\ & (((\u0|sdram_controller_0|active_data\(12))))) # (!\u0|sdram_controller_0|m_state.000010000~q\ & ((\u0|sdram_controller_0|m_state.000000010~q\ & 
-- ((\u0|sdram_controller_0|active_data\(12)))) # (!\u0|sdram_controller_0|m_state.000000010~q\ & (\u0|sdram_controller_0|m_data[12]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000010000~q\,
	datab => \u0|sdram_controller_0|m_data[12]~_Duplicate_1_q\,
	datac => \u0|sdram_controller_0|m_state.000000010~q\,
	datad => \u0|sdram_controller_0|active_data\(12),
	combout => \u0|sdram_controller_0|Selector100~0_combout\);

-- Location: LCCOMB_X18_Y5_N28
\u0|sdram_controller_0|Selector100~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector100~1_combout\ = (\u0|sdram_controller_0|m_data[15]~0_combout\ & (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[12]~37_combout\)) # (!\u0|sdram_controller_0|m_data[15]~0_combout\ & 
-- ((\u0|sdram_controller_0|Selector100~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[12]~37_combout\,
	datac => \u0|sdram_controller_0|Selector100~0_combout\,
	datad => \u0|sdram_controller_0|m_data[15]~0_combout\,
	combout => \u0|sdram_controller_0|Selector100~1_combout\);

-- Location: DDIOOUTCELL_X13_Y0_N4
\u0|sdram_controller_0|m_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector100~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_data\(12));

-- Location: DDIOOECELL_X13_Y0_N5
\u0|sdram_controller_0|oe~_Duplicate_12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|sdram_controller_0|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|oe~_Duplicate_12_q\);

-- Location: LCCOMB_X16_Y9_N16
\u0|mm_interconnect_0|cmd_mux_001|src_payload~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~14_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|core0|cpu|d_writedata\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|core0|cpu|d_writedata\(29),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~14_combout\);

-- Location: FF_X16_Y9_N17
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~14_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(13));

-- Location: LCCOMB_X17_Y9_N0
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[13]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[13]~35_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (((\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(13))))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (\u0|core0|cpu|d_writedata\(13) & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|d_writedata\(13),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(13),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[13]~35_combout\);

-- Location: LCCOMB_X17_Y9_N14
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[13]~feeder_combout\ = \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[13]~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[13]~35_combout\,
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[13]~feeder_combout\);

-- Location: FF_X17_Y9_N15
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[13]~feeder_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(13));

-- Location: FF_X17_Y9_N1
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[13]~35_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(13));

-- Location: LCCOMB_X18_Y5_N10
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[13]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[13]~38_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(13))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(13),
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\,
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(13),
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[13]~38_combout\);

-- Location: FF_X18_Y5_N31
\u0|sdram_controller_0|m_data[13]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector99~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_data[13]~_Duplicate_1_q\);

-- Location: FF_X18_Y5_N11
\u0|sdram_controller_0|active_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[13]~38_combout\,
	ena => \u0|sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|active_data\(13));

-- Location: LCCOMB_X18_Y5_N20
\u0|sdram_controller_0|Selector99~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector99~0_combout\ = (\u0|sdram_controller_0|m_state.000000010~q\ & (((\u0|sdram_controller_0|active_data\(13))))) # (!\u0|sdram_controller_0|m_state.000000010~q\ & ((\u0|sdram_controller_0|m_state.000010000~q\ & 
-- ((\u0|sdram_controller_0|active_data\(13)))) # (!\u0|sdram_controller_0|m_state.000010000~q\ & (\u0|sdram_controller_0|m_data[13]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000000010~q\,
	datab => \u0|sdram_controller_0|m_state.000010000~q\,
	datac => \u0|sdram_controller_0|m_data[13]~_Duplicate_1_q\,
	datad => \u0|sdram_controller_0|active_data\(13),
	combout => \u0|sdram_controller_0|Selector99~0_combout\);

-- Location: LCCOMB_X18_Y5_N30
\u0|sdram_controller_0|Selector99~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector99~1_combout\ = (\u0|sdram_controller_0|m_data[15]~0_combout\ & (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[13]~38_combout\)) # (!\u0|sdram_controller_0|m_data[15]~0_combout\ & 
-- ((\u0|sdram_controller_0|Selector99~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[13]~38_combout\,
	datab => \u0|sdram_controller_0|Selector99~0_combout\,
	datad => \u0|sdram_controller_0|m_data[15]~0_combout\,
	combout => \u0|sdram_controller_0|Selector99~1_combout\);

-- Location: DDIOOUTCELL_X13_Y0_N18
\u0|sdram_controller_0|m_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector99~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_data\(13));

-- Location: DDIOOECELL_X13_Y0_N19
\u0|sdram_controller_0|oe~_Duplicate_13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|sdram_controller_0|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|oe~_Duplicate_13_q\);

-- Location: LCCOMB_X14_Y8_N18
\u0|mm_interconnect_0|cmd_mux_001|src_payload~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~15_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|core0|cpu|d_writedata\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|core0|cpu|d_writedata\(30),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~15_combout\);

-- Location: FF_X14_Y8_N19
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~15_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(14));

-- Location: LCCOMB_X14_Y8_N2
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[14]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[14]~36_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (((\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(14))))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (\u0|core0|cpu|d_writedata\(14) & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|d_writedata\(14),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(14),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[14]~36_combout\);

-- Location: FF_X14_Y8_N3
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[14]~36_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(14));

-- Location: LCCOMB_X16_Y6_N8
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[14]~feeder_combout\ = \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[14]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[14]~36_combout\,
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[14]~feeder_combout\);

-- Location: FF_X16_Y6_N9
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[14]~feeder_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(14));

-- Location: LCCOMB_X18_Y5_N22
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[14]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[14]~39_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(14)))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\,
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(14),
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(14),
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[14]~39_combout\);

-- Location: FF_X18_Y5_N17
\u0|sdram_controller_0|m_data[14]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector98~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_data[14]~_Duplicate_1_q\);

-- Location: FF_X18_Y5_N23
\u0|sdram_controller_0|active_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[14]~39_combout\,
	ena => \u0|sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|active_data\(14));

-- Location: LCCOMB_X18_Y5_N0
\u0|sdram_controller_0|Selector98~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector98~0_combout\ = (\u0|sdram_controller_0|m_state.000000010~q\ & (((\u0|sdram_controller_0|active_data\(14))))) # (!\u0|sdram_controller_0|m_state.000000010~q\ & ((\u0|sdram_controller_0|m_state.000010000~q\ & 
-- ((\u0|sdram_controller_0|active_data\(14)))) # (!\u0|sdram_controller_0|m_state.000010000~q\ & (\u0|sdram_controller_0|m_data[14]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000000010~q\,
	datab => \u0|sdram_controller_0|m_data[14]~_Duplicate_1_q\,
	datac => \u0|sdram_controller_0|m_state.000010000~q\,
	datad => \u0|sdram_controller_0|active_data\(14),
	combout => \u0|sdram_controller_0|Selector98~0_combout\);

-- Location: LCCOMB_X18_Y5_N16
\u0|sdram_controller_0|Selector98~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector98~1_combout\ = (\u0|sdram_controller_0|m_data[15]~0_combout\ & (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[14]~39_combout\)) # (!\u0|sdram_controller_0|m_data[15]~0_combout\ & 
-- ((\u0|sdram_controller_0|Selector98~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[14]~39_combout\,
	datac => \u0|sdram_controller_0|Selector98~0_combout\,
	datad => \u0|sdram_controller_0|m_data[15]~0_combout\,
	combout => \u0|sdram_controller_0|Selector98~1_combout\);

-- Location: DDIOOUTCELL_X7_Y0_N4
\u0|sdram_controller_0|m_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector98~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_data\(14));

-- Location: DDIOOECELL_X7_Y0_N5
\u0|sdram_controller_0|oe~_Duplicate_14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|sdram_controller_0|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|oe~_Duplicate_14_q\);

-- Location: LCCOMB_X21_Y11_N22
\u0|mm_interconnect_0|cmd_mux_001|src_payload~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~16_combout\ = (\u0|core0|cpu|d_writedata\(31) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|d_writedata\(31),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~16_combout\);

-- Location: FF_X21_Y11_N23
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_payload~16_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(15));

-- Location: LCCOMB_X17_Y9_N28
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[15]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[15]~37_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (((\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(15))))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (\u0|core0|cpu|d_writedata\(15) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|d_writedata\(15),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg\(15),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[15]~37_combout\);

-- Location: FF_X17_Y9_N29
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[15]~37_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(15));

-- Location: LCCOMB_X17_Y9_N10
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[15]~feeder_combout\ = \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[15]~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[15]~37_combout\,
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[15]~feeder_combout\);

-- Location: FF_X17_Y9_N11
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[15]~feeder_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(15));

-- Location: LCCOMB_X18_Y5_N18
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[15]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[15]~40_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(15)))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(15),
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(15),
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\,
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[15]~40_combout\);

-- Location: FF_X18_Y5_N19
\u0|sdram_controller_0|active_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[15]~40_combout\,
	ena => \u0|sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|active_data\(15));

-- Location: FF_X18_Y5_N3
\u0|sdram_controller_0|m_data[15]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector97~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_data[15]~_Duplicate_1_q\);

-- Location: LCCOMB_X18_Y5_N12
\u0|sdram_controller_0|Selector97~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector97~0_combout\ = (\u0|sdram_controller_0|m_state.000000010~q\ & (\u0|sdram_controller_0|active_data\(15))) # (!\u0|sdram_controller_0|m_state.000000010~q\ & ((\u0|sdram_controller_0|m_state.000010000~q\ & 
-- (\u0|sdram_controller_0|active_data\(15))) # (!\u0|sdram_controller_0|m_state.000010000~q\ & ((\u0|sdram_controller_0|m_data[15]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000000010~q\,
	datab => \u0|sdram_controller_0|active_data\(15),
	datac => \u0|sdram_controller_0|m_state.000010000~q\,
	datad => \u0|sdram_controller_0|m_data[15]~_Duplicate_1_q\,
	combout => \u0|sdram_controller_0|Selector97~0_combout\);

-- Location: LCCOMB_X18_Y5_N2
\u0|sdram_controller_0|Selector97~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector97~1_combout\ = (\u0|sdram_controller_0|m_data[15]~0_combout\ & ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[15]~40_combout\))) # (!\u0|sdram_controller_0|m_data[15]~0_combout\ & 
-- (\u0|sdram_controller_0|Selector97~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Selector97~0_combout\,
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[15]~40_combout\,
	datad => \u0|sdram_controller_0|m_data[15]~0_combout\,
	combout => \u0|sdram_controller_0|Selector97~1_combout\);

-- Location: DDIOOUTCELL_X5_Y0_N18
\u0|sdram_controller_0|m_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector97~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_data\(15));

-- Location: DDIOOECELL_X5_Y0_N19
\u0|sdram_controller_0|oe~_Duplicate_15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|sdram_controller_0|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|oe~_Duplicate_15_q\);

-- Location: LCCOMB_X17_Y10_N0
\u0|gpio_0|bidir_port[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|gpio_0|bidir_port[0]~0_combout\ = (\u0|gpio_0|data_dir\(0) & !\u0|gpio_0|data_out\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|gpio_0|data_dir\(0),
	datad => \u0|gpio_0|data_out\(0),
	combout => \u0|gpio_0|bidir_port[0]~0_combout\);

-- Location: LCCOMB_X17_Y10_N10
\u0|gpio_0|bidir_port[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|gpio_0|bidir_port[1]~1_combout\ = (\u0|gpio_0|data_dir\(1) & !\u0|gpio_0|data_out\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|gpio_0|data_dir\(1),
	datad => \u0|gpio_0|data_out\(1),
	combout => \u0|gpio_0|bidir_port[1]~1_combout\);

-- Location: LCCOMB_X17_Y10_N20
\u0|gpio_0|bidir_port[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|gpio_0|bidir_port[2]~2_combout\ = (!\u0|gpio_0|data_out\(2) & \u0|gpio_0|data_dir\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|gpio_0|data_out\(2),
	datac => \u0|gpio_0|data_dir\(2),
	combout => \u0|gpio_0|bidir_port[2]~2_combout\);

-- Location: LCCOMB_X17_Y10_N22
\u0|gpio_0|bidir_port[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|gpio_0|bidir_port[3]~3_combout\ = (!\u0|gpio_0|data_out\(3) & \u0|gpio_0|data_dir\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|gpio_0|data_out\(3),
	datac => \u0|gpio_0|data_dir\(3),
	combout => \u0|gpio_0|bidir_port[3]~3_combout\);

-- Location: LCCOMB_X12_Y18_N0
\u0|core0|cpu|cpu_resettaken\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|core0|cpu|cpu_resettaken~combout\ = (\u0|core0|cpu|E_valid_from_R~q\ & \u0|core0|cpu|R_ctrl_crst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|core0|cpu|E_valid_from_R~q\,
	datad => \u0|core0|cpu|R_ctrl_crst~q\,
	combout => \u0|core0|cpu|cpu_resettaken~combout\);

-- Location: CLKCTRL_G3
\u0|altpll_0|sd1|wire_pll7_clk[2]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u0|altpll_0|sd1|wire_pll7_clk[2]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u0|altpll_0|sd1|wire_pll7_clk[2]~clkctrl_outclk\);

-- Location: LCCOMB_X21_Y6_N14
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[19]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[19]~14_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(1),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[19]~14_combout\);

-- Location: FF_X16_Y6_N25
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[19]~14_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(18));

-- Location: FF_X21_Y6_N15
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[19]~14_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(18));

-- Location: LCCOMB_X21_Y6_N10
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[18]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[18]~13_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(18))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(18),
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(18),
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\,
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[18]~13_combout\);

-- Location: FF_X21_Y6_N11
\u0|sdram_controller_0|active_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[18]~13_combout\,
	ena => \u0|sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|active_addr\(0));

-- Location: LCCOMB_X21_Y16_N16
\u0|sdram_controller_0|i_addr[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|i_addr[11]~feeder_combout\ = \u0|sdram_controller_0|i_state.111~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|i_state.111~q\,
	combout => \u0|sdram_controller_0|i_addr[11]~feeder_combout\);

-- Location: FF_X21_Y16_N17
\u0|sdram_controller_0|i_addr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|i_addr[11]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|i_addr\(11));

-- Location: LCCOMB_X21_Y6_N0
\u0|sdram_controller_0|m_addr[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|m_addr[7]~0_combout\ = (\u0|sdram_controller_0|WideOr9~0_combout\ & (((\u0|sdram_controller_0|m_state.000000010~q\)))) # (!\u0|sdram_controller_0|WideOr9~0_combout\ & (\u0|sdram_controller_0|Selector41~0_combout\ & 
-- (\u0|sdram_controller_0|f_pop~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Selector41~0_combout\,
	datab => \u0|sdram_controller_0|f_pop~q\,
	datac => \u0|sdram_controller_0|WideOr9~0_combout\,
	datad => \u0|sdram_controller_0|m_state.000000010~q\,
	combout => \u0|sdram_controller_0|m_addr[7]~0_combout\);

-- Location: LCCOMB_X21_Y6_N28
\u0|sdram_controller_0|Selector94~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector94~0_combout\ = (\u0|sdram_controller_0|WideOr9~0_combout\ & (((!\u0|sdram_controller_0|i_addr\(11) & !\u0|sdram_controller_0|m_addr[7]~0_combout\)))) # (!\u0|sdram_controller_0|WideOr9~0_combout\ & 
-- ((\u0|sdram_controller_0|active_addr\(0)) # ((\u0|sdram_controller_0|m_addr[7]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|active_addr\(0),
	datab => \u0|sdram_controller_0|i_addr\(11),
	datac => \u0|sdram_controller_0|WideOr9~0_combout\,
	datad => \u0|sdram_controller_0|m_addr[7]~0_combout\,
	combout => \u0|sdram_controller_0|Selector94~0_combout\);

-- Location: LCCOMB_X21_Y6_N24
\u0|sdram_controller_0|Selector94~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector94~1_combout\ = (\u0|sdram_controller_0|Selector94~0_combout\ & ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[18]~13_combout\) # ((!\u0|sdram_controller_0|m_addr[7]~0_combout\)))) # 
-- (!\u0|sdram_controller_0|Selector94~0_combout\ & (((\u0|sdram_controller_0|active_addr\(9) & \u0|sdram_controller_0|m_addr[7]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[18]~13_combout\,
	datab => \u0|sdram_controller_0|Selector94~0_combout\,
	datac => \u0|sdram_controller_0|active_addr\(9),
	datad => \u0|sdram_controller_0|m_addr[7]~0_combout\,
	combout => \u0|sdram_controller_0|Selector94~1_combout\);

-- Location: LCCOMB_X24_Y5_N16
\u0|sdram_controller_0|m_addr[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|m_addr[7]~2_combout\ = (!\u0|sdram_controller_0|m_state.100000000~q\ & (!\u0|sdram_controller_0|m_state.010000000~q\ & (\u0|sdram_controller_0|m_addr[7]~1_combout\ & !\u0|sdram_controller_0|Selector25~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.100000000~q\,
	datab => \u0|sdram_controller_0|m_state.010000000~q\,
	datac => \u0|sdram_controller_0|m_addr[7]~1_combout\,
	datad => \u0|sdram_controller_0|Selector25~4_combout\,
	combout => \u0|sdram_controller_0|m_addr[7]~2_combout\);

-- Location: DDIOOUTCELL_X34_Y4_N25
\u0|sdram_controller_0|m_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector94~1_combout\,
	asdata => VCC,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|sdram_controller_0|m_state.001000000~q\,
	ena => \u0|sdram_controller_0|m_addr[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_addr\(0));

-- Location: LCCOMB_X16_Y9_N4
\u0|mm_interconnect_0|cmd_mux_001|src_data[38]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(38) = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\u0|core0|cpu|F_pc\(0)) # ((\u0|core0|cpu|W_alu_result\(2) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (\u0|core0|cpu|W_alu_result\(2) & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datab => \u0|core0|cpu|W_alu_result\(2),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|core0|cpu|F_pc\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(38));

-- Location: FF_X16_Y9_N5
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(38),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(2));

-- Location: LCCOMB_X17_Y9_N22
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[20]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[20]~15_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(2)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (\u0|mm_interconnect_0|cmd_mux_001|src_data\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|src_data\(38),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(2),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[20]~15_combout\);

-- Location: FF_X16_Y6_N19
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[20]~15_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(19));

-- Location: FF_X17_Y9_N23
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[20]~15_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(19));

-- Location: LCCOMB_X18_Y9_N28
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[19]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[19]~14_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(19))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\,
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(19),
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(19),
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[19]~14_combout\);

-- Location: FF_X18_Y9_N29
\u0|sdram_controller_0|active_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[19]~14_combout\,
	ena => \u0|sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|active_addr\(1));

-- Location: LCCOMB_X18_Y9_N30
\u0|sdram_controller_0|Selector93~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector93~0_combout\ = (\u0|sdram_controller_0|WideOr9~0_combout\ & (!\u0|sdram_controller_0|i_addr\(11) & (!\u0|sdram_controller_0|m_addr[7]~0_combout\))) # (!\u0|sdram_controller_0|WideOr9~0_combout\ & 
-- (((\u0|sdram_controller_0|m_addr[7]~0_combout\) # (\u0|sdram_controller_0|active_addr\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_addr\(11),
	datab => \u0|sdram_controller_0|WideOr9~0_combout\,
	datac => \u0|sdram_controller_0|m_addr[7]~0_combout\,
	datad => \u0|sdram_controller_0|active_addr\(1),
	combout => \u0|sdram_controller_0|Selector93~0_combout\);

-- Location: LCCOMB_X18_Y9_N16
\u0|sdram_controller_0|Selector93~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector93~1_combout\ = (\u0|sdram_controller_0|m_addr[7]~0_combout\ & ((\u0|sdram_controller_0|Selector93~0_combout\ & ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[19]~14_combout\))) # 
-- (!\u0|sdram_controller_0|Selector93~0_combout\ & (\u0|sdram_controller_0|active_addr\(10))))) # (!\u0|sdram_controller_0|m_addr[7]~0_combout\ & (((\u0|sdram_controller_0|Selector93~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|active_addr\(10),
	datab => \u0|sdram_controller_0|m_addr[7]~0_combout\,
	datac => \u0|sdram_controller_0|Selector93~0_combout\,
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[19]~14_combout\,
	combout => \u0|sdram_controller_0|Selector93~1_combout\);

-- Location: DDIOOUTCELL_X34_Y4_N18
\u0|sdram_controller_0|m_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector93~1_combout\,
	asdata => VCC,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|sdram_controller_0|m_state.001000000~q\,
	ena => \u0|sdram_controller_0|m_addr[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_addr\(1));

-- Location: LCCOMB_X16_Y10_N10
\u0|mm_interconnect_0|cmd_mux_001|src_data[39]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(39) = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ((\u0|core0|cpu|W_alu_result\(3)) # ((\u0|core0|cpu|F_pc\(1) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (((\u0|core0|cpu|F_pc\(1) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \u0|core0|cpu|W_alu_result\(3),
	datac => \u0|core0|cpu|F_pc\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(39));

-- Location: FF_X16_Y10_N11
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(39),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(3));

-- Location: LCCOMB_X16_Y10_N6
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[21]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[21]~16_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(3))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & ((\u0|mm_interconnect_0|cmd_mux_001|src_data\(39))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(3),
	datac => \u0|mm_interconnect_0|cmd_mux_001|src_data\(39),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[21]~16_combout\);

-- Location: FF_X16_Y10_N7
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[21]~16_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(20));

-- Location: FF_X18_Y9_N7
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[21]~16_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(20));

-- Location: LCCOMB_X18_Y9_N2
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[20]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[20]~15_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(20)))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\,
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(20),
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(20),
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[20]~15_combout\);

-- Location: FF_X18_Y9_N3
\u0|sdram_controller_0|active_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[20]~15_combout\,
	ena => \u0|sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|active_addr\(2));

-- Location: LCCOMB_X18_Y9_N12
\u0|sdram_controller_0|Selector92~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector92~0_combout\ = (\u0|sdram_controller_0|WideOr9~0_combout\ & (!\u0|sdram_controller_0|i_addr\(11) & (!\u0|sdram_controller_0|m_addr[7]~0_combout\))) # (!\u0|sdram_controller_0|WideOr9~0_combout\ & 
-- (((\u0|sdram_controller_0|m_addr[7]~0_combout\) # (\u0|sdram_controller_0|active_addr\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_addr\(11),
	datab => \u0|sdram_controller_0|WideOr9~0_combout\,
	datac => \u0|sdram_controller_0|m_addr[7]~0_combout\,
	datad => \u0|sdram_controller_0|active_addr\(2),
	combout => \u0|sdram_controller_0|Selector92~0_combout\);

-- Location: LCCOMB_X18_Y9_N0
\u0|sdram_controller_0|Selector92~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector92~1_combout\ = (\u0|sdram_controller_0|Selector92~0_combout\ & (((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[20]~15_combout\) # (!\u0|sdram_controller_0|m_addr[7]~0_combout\)))) # 
-- (!\u0|sdram_controller_0|Selector92~0_combout\ & (\u0|sdram_controller_0|active_addr\(11) & (\u0|sdram_controller_0|m_addr[7]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Selector92~0_combout\,
	datab => \u0|sdram_controller_0|active_addr\(11),
	datac => \u0|sdram_controller_0|m_addr[7]~0_combout\,
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[20]~15_combout\,
	combout => \u0|sdram_controller_0|Selector92~1_combout\);

-- Location: DDIOOUTCELL_X34_Y7_N11
\u0|sdram_controller_0|m_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector92~1_combout\,
	asdata => VCC,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|sdram_controller_0|m_state.001000000~q\,
	ena => \u0|sdram_controller_0|m_addr[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_addr\(2));

-- Location: LCCOMB_X16_Y10_N20
\u0|mm_interconnect_0|cmd_mux_001|src_data[40]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(40) = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ((\u0|core0|cpu|W_alu_result\(4)) # ((\u0|core0|cpu|F_pc\(2) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (((\u0|core0|cpu|F_pc\(2) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \u0|core0|cpu|W_alu_result\(4),
	datac => \u0|core0|cpu|F_pc\(2),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(40));

-- Location: FF_X16_Y10_N21
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(40),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(4));

-- Location: LCCOMB_X16_Y10_N8
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[22]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[22]~17_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(4)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (\u0|mm_interconnect_0|cmd_mux_001|src_data\(40)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_001|src_data\(40),
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(4),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[22]~17_combout\);

-- Location: LCCOMB_X17_Y8_N18
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[21]~feeder_combout\ = \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[22]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[22]~17_combout\,
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[21]~feeder_combout\);

-- Location: FF_X17_Y8_N19
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[21]~feeder_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(21));

-- Location: FF_X16_Y10_N9
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[22]~17_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(21));

-- Location: LCCOMB_X18_Y9_N10
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[21]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[21]~16_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(21))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(21),
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\,
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(21),
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[21]~16_combout\);

-- Location: FF_X18_Y9_N11
\u0|sdram_controller_0|active_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[21]~16_combout\,
	ena => \u0|sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|active_addr\(3));

-- Location: LCCOMB_X18_Y9_N20
\u0|sdram_controller_0|Selector91~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector91~0_combout\ = (\u0|sdram_controller_0|WideOr9~0_combout\ & (!\u0|sdram_controller_0|i_addr\(11) & (!\u0|sdram_controller_0|m_addr[7]~0_combout\))) # (!\u0|sdram_controller_0|WideOr9~0_combout\ & 
-- (((\u0|sdram_controller_0|m_addr[7]~0_combout\) # (\u0|sdram_controller_0|active_addr\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|i_addr\(11),
	datab => \u0|sdram_controller_0|WideOr9~0_combout\,
	datac => \u0|sdram_controller_0|m_addr[7]~0_combout\,
	datad => \u0|sdram_controller_0|active_addr\(3),
	combout => \u0|sdram_controller_0|Selector91~0_combout\);

-- Location: LCCOMB_X18_Y9_N14
\u0|sdram_controller_0|Selector91~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector91~1_combout\ = (\u0|sdram_controller_0|m_addr[7]~0_combout\ & ((\u0|sdram_controller_0|Selector91~0_combout\ & (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[21]~16_combout\)) # 
-- (!\u0|sdram_controller_0|Selector91~0_combout\ & ((\u0|sdram_controller_0|active_addr\(12)))))) # (!\u0|sdram_controller_0|m_addr[7]~0_combout\ & (((\u0|sdram_controller_0|Selector91~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[21]~16_combout\,
	datab => \u0|sdram_controller_0|m_addr[7]~0_combout\,
	datac => \u0|sdram_controller_0|active_addr\(12),
	datad => \u0|sdram_controller_0|Selector91~0_combout\,
	combout => \u0|sdram_controller_0|Selector91~1_combout\);

-- Location: DDIOOUTCELL_X34_Y9_N25
\u0|sdram_controller_0|m_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector91~1_combout\,
	asdata => VCC,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|sdram_controller_0|m_state.001000000~q\,
	ena => \u0|sdram_controller_0|m_addr[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_addr\(3));

-- Location: LCCOMB_X16_Y10_N22
\u0|mm_interconnect_0|cmd_mux_001|src_data[41]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(41) = (\u0|core0|cpu|W_alu_result\(5) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # ((\u0|core0|cpu|F_pc\(3) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1))))) # (!\u0|core0|cpu|W_alu_result\(5) 
-- & (\u0|core0|cpu|F_pc\(3) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(5),
	datab => \u0|core0|cpu|F_pc\(3),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(41));

-- Location: FF_X16_Y10_N23
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(41),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(5));

-- Location: LCCOMB_X16_Y10_N26
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[23]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[23]~18_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(5)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (\u0|mm_interconnect_0|cmd_mux_001|src_data\(41)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|src_data\(41),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(5),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[23]~18_combout\);

-- Location: LCCOMB_X17_Y9_N8
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[22]~feeder_combout\ = \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[23]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[23]~18_combout\,
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[22]~feeder_combout\);

-- Location: FF_X17_Y9_N9
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[22]~feeder_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(22));

-- Location: FF_X16_Y10_N27
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[23]~18_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(22));

-- Location: LCCOMB_X14_Y7_N22
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[22]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[22]~17_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(22))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(22),
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\,
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(22),
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[22]~17_combout\);

-- Location: FF_X14_Y7_N23
\u0|sdram_controller_0|active_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[22]~17_combout\,
	ena => \u0|sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|active_addr\(4));

-- Location: LCCOMB_X14_Y7_N0
\u0|sdram_controller_0|Selector90~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector90~0_combout\ = (!\u0|sdram_controller_0|WideOr9~0_combout\ & ((\u0|sdram_controller_0|f_select~combout\ & (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[22]~17_combout\)) # 
-- (!\u0|sdram_controller_0|f_select~combout\ & ((\u0|sdram_controller_0|active_addr\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|f_select~combout\,
	datab => \u0|sdram_controller_0|WideOr9~0_combout\,
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[22]~17_combout\,
	datad => \u0|sdram_controller_0|active_addr\(4),
	combout => \u0|sdram_controller_0|Selector90~0_combout\);

-- Location: LCCOMB_X14_Y7_N18
\u0|sdram_controller_0|Selector90~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector90~1_combout\ = (\u0|sdram_controller_0|Selector90~0_combout\) # ((\u0|sdram_controller_0|WideOr9~0_combout\ & ((\u0|sdram_controller_0|active_addr\(13)) # (!\u0|sdram_controller_0|m_state.000000010~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Selector90~0_combout\,
	datab => \u0|sdram_controller_0|m_state.000000010~q\,
	datac => \u0|sdram_controller_0|WideOr9~0_combout\,
	datad => \u0|sdram_controller_0|active_addr\(13),
	combout => \u0|sdram_controller_0|Selector90~1_combout\);

-- Location: DDIOOUTCELL_X30_Y0_N11
\u0|sdram_controller_0|m_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector90~1_combout\,
	asdata => VCC,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|sdram_controller_0|m_state.001000000~q\,
	ena => \u0|sdram_controller_0|m_addr[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_addr\(4));

-- Location: LCCOMB_X10_Y11_N18
\u0|mm_interconnect_0|cmd_mux_001|src_data[42]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(42) = (\u0|core0|cpu|F_pc\(4) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|core0|cpu|W_alu_result\(6))))) # (!\u0|core0|cpu|F_pc\(4) & 
-- (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (\u0|core0|cpu|W_alu_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_pc\(4),
	datab => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \u0|core0|cpu|W_alu_result\(6),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(42));

-- Location: FF_X10_Y11_N19
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(42),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(6));

-- Location: LCCOMB_X12_Y7_N14
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[24]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[24]~19_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & ((\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(6)))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (\u0|mm_interconnect_0|cmd_mux_001|src_data\(42)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|src_data\(42),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(6),
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[24]~19_combout\);

-- Location: FF_X12_Y7_N15
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[24]~19_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(23));

-- Location: LCCOMB_X13_Y7_N12
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[23]~feeder_combout\ = \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[24]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[24]~19_combout\,
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[23]~feeder_combout\);

-- Location: FF_X13_Y7_N13
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[23]~feeder_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(23));

-- Location: LCCOMB_X14_Y7_N12
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[23]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[23]~18_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(23)))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(23),
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\,
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(23),
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[23]~18_combout\);

-- Location: FF_X14_Y7_N13
\u0|sdram_controller_0|active_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[23]~18_combout\,
	ena => \u0|sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|active_addr\(5));

-- Location: LCCOMB_X14_Y7_N30
\u0|sdram_controller_0|Selector89~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector89~0_combout\ = (!\u0|sdram_controller_0|WideOr9~0_combout\ & ((\u0|sdram_controller_0|f_select~combout\ & ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[23]~18_combout\))) # 
-- (!\u0|sdram_controller_0|f_select~combout\ & (\u0|sdram_controller_0|active_addr\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|f_select~combout\,
	datab => \u0|sdram_controller_0|WideOr9~0_combout\,
	datac => \u0|sdram_controller_0|active_addr\(5),
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[23]~18_combout\,
	combout => \u0|sdram_controller_0|Selector89~0_combout\);

-- Location: LCCOMB_X14_Y7_N16
\u0|sdram_controller_0|Selector89~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector89~1_combout\ = (\u0|sdram_controller_0|Selector89~0_combout\) # ((\u0|sdram_controller_0|WideOr9~0_combout\ & ((\u0|sdram_controller_0|active_addr\(14)) # (!\u0|sdram_controller_0|m_state.000000010~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Selector89~0_combout\,
	datab => \u0|sdram_controller_0|m_state.000000010~q\,
	datac => \u0|sdram_controller_0|WideOr9~0_combout\,
	datad => \u0|sdram_controller_0|active_addr\(14),
	combout => \u0|sdram_controller_0|Selector89~1_combout\);

-- Location: DDIOOUTCELL_X30_Y0_N25
\u0|sdram_controller_0|m_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector89~1_combout\,
	asdata => VCC,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|sdram_controller_0|m_state.001000000~q\,
	ena => \u0|sdram_controller_0|m_addr[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_addr\(5));

-- Location: LCCOMB_X10_Y11_N20
\u0|mm_interconnect_0|cmd_mux_001|src_data[43]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(43) = (\u0|core0|cpu|W_alu_result\(7) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # ((\u0|core0|cpu|F_pc\(5) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1))))) # (!\u0|core0|cpu|W_alu_result\(7) 
-- & (\u0|core0|cpu|F_pc\(5) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|W_alu_result\(7),
	datab => \u0|core0|cpu|F_pc\(5),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(43));

-- Location: FF_X10_Y11_N21
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(43),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(7));

-- Location: LCCOMB_X17_Y9_N20
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[25]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[25]~20_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(7))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & ((\u0|mm_interconnect_0|cmd_mux_001|src_data\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(7),
	datab => \u0|mm_interconnect_0|cmd_mux_001|src_data\(43),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[25]~20_combout\);

-- Location: FF_X17_Y9_N21
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[25]~20_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(24));

-- Location: LCCOMB_X17_Y9_N18
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[24]~feeder_combout\ = \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[25]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[25]~20_combout\,
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[24]~feeder_combout\);

-- Location: FF_X17_Y9_N19
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[24]~feeder_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(24));

-- Location: LCCOMB_X21_Y6_N18
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[24]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[24]~19_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(24)))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(24),
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\,
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(24),
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[24]~19_combout\);

-- Location: FF_X21_Y6_N19
\u0|sdram_controller_0|active_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[24]~19_combout\,
	ena => \u0|sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|active_addr\(6));

-- Location: LCCOMB_X21_Y6_N4
\u0|sdram_controller_0|Selector88~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector88~0_combout\ = (\u0|sdram_controller_0|m_addr[7]~0_combout\ & (((!\u0|sdram_controller_0|WideOr9~0_combout\)))) # (!\u0|sdram_controller_0|m_addr[7]~0_combout\ & ((\u0|sdram_controller_0|WideOr9~0_combout\ & 
-- ((!\u0|sdram_controller_0|i_addr\(11)))) # (!\u0|sdram_controller_0|WideOr9~0_combout\ & (\u0|sdram_controller_0|active_addr\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|active_addr\(6),
	datab => \u0|sdram_controller_0|m_addr[7]~0_combout\,
	datac => \u0|sdram_controller_0|WideOr9~0_combout\,
	datad => \u0|sdram_controller_0|i_addr\(11),
	combout => \u0|sdram_controller_0|Selector88~0_combout\);

-- Location: LCCOMB_X21_Y6_N6
\u0|sdram_controller_0|Selector88~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector88~1_combout\ = (\u0|sdram_controller_0|Selector88~0_combout\ & (((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[24]~19_combout\) # (!\u0|sdram_controller_0|m_addr[7]~0_combout\)))) # 
-- (!\u0|sdram_controller_0|Selector88~0_combout\ & (\u0|sdram_controller_0|active_addr\(15) & ((\u0|sdram_controller_0|m_addr[7]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|active_addr\(15),
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[24]~19_combout\,
	datac => \u0|sdram_controller_0|Selector88~0_combout\,
	datad => \u0|sdram_controller_0|m_addr[7]~0_combout\,
	combout => \u0|sdram_controller_0|Selector88~1_combout\);

-- Location: DDIOOUTCELL_X28_Y0_N4
\u0|sdram_controller_0|m_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector88~1_combout\,
	asdata => VCC,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|sdram_controller_0|m_state.001000000~q\,
	ena => \u0|sdram_controller_0|m_addr[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_addr\(6));

-- Location: LCCOMB_X10_Y11_N22
\u0|mm_interconnect_0|cmd_mux_001|src_data[44]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(44) = (\u0|core0|cpu|F_pc\(6) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\u0|core0|cpu|W_alu_result\(8) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))))) # (!\u0|core0|cpu|F_pc\(6) & 
-- (\u0|core0|cpu|W_alu_result\(8) & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|F_pc\(6),
	datab => \u0|core0|cpu|W_alu_result\(8),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(44));

-- Location: FF_X10_Y11_N23
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|src_data\(44),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(8));

-- Location: LCCOMB_X19_Y9_N8
\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[26]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[26]~21_combout\ = (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & (\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(8))) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & ((\u0|mm_interconnect_0|cmd_mux_001|src_data\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg\(8),
	datac => \u0|mm_interconnect_0|cmd_mux_001|src_data\(44),
	datad => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	combout => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[26]~21_combout\);

-- Location: FF_X19_Y9_N9
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[26]~21_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(25));

-- Location: FF_X19_Y9_N7
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[26]~21_combout\,
	sload => VCC,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(25));

-- Location: LCCOMB_X21_Y6_N16
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[25]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[25]~20_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(25)))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(25),
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\,
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(25),
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[25]~20_combout\);

-- Location: FF_X21_Y6_N17
\u0|sdram_controller_0|active_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[25]~20_combout\,
	ena => \u0|sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|active_addr\(7));

-- Location: LCCOMB_X21_Y6_N26
\u0|sdram_controller_0|Selector87~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector87~0_combout\ = (\u0|sdram_controller_0|WideOr9~0_combout\ & (((!\u0|sdram_controller_0|i_addr\(11) & !\u0|sdram_controller_0|m_addr[7]~0_combout\)))) # (!\u0|sdram_controller_0|WideOr9~0_combout\ & 
-- ((\u0|sdram_controller_0|active_addr\(7)) # ((\u0|sdram_controller_0|m_addr[7]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|active_addr\(7),
	datab => \u0|sdram_controller_0|i_addr\(11),
	datac => \u0|sdram_controller_0|WideOr9~0_combout\,
	datad => \u0|sdram_controller_0|m_addr[7]~0_combout\,
	combout => \u0|sdram_controller_0|Selector87~0_combout\);

-- Location: LCCOMB_X21_Y6_N20
\u0|sdram_controller_0|Selector87~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector87~1_combout\ = (\u0|sdram_controller_0|Selector87~0_combout\ & (((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[25]~20_combout\)) # (!\u0|sdram_controller_0|m_addr[7]~0_combout\))) # 
-- (!\u0|sdram_controller_0|Selector87~0_combout\ & (\u0|sdram_controller_0|m_addr[7]~0_combout\ & (\u0|sdram_controller_0|active_addr\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Selector87~0_combout\,
	datab => \u0|sdram_controller_0|m_addr[7]~0_combout\,
	datac => \u0|sdram_controller_0|active_addr\(16),
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[25]~20_combout\,
	combout => \u0|sdram_controller_0|Selector87~1_combout\);

-- Location: DDIOOUTCELL_X28_Y0_N25
\u0|sdram_controller_0|m_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector87~1_combout\,
	asdata => VCC,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|sdram_controller_0|m_state.001000000~q\,
	ena => \u0|sdram_controller_0|m_addr[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_addr\(7));

-- Location: LCCOMB_X19_Y6_N22
\u0|sdram_controller_0|Selector86~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector86~2_combout\ = (\u0|sdram_controller_0|m_state.000000010~q\ & ((\u0|sdram_controller_0|active_addr\(17)))) # (!\u0|sdram_controller_0|m_state.000000010~q\ & (!\u0|sdram_controller_0|i_addr\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|m_state.000000010~q\,
	datac => \u0|sdram_controller_0|i_addr\(11),
	datad => \u0|sdram_controller_0|active_addr\(17),
	combout => \u0|sdram_controller_0|Selector86~2_combout\);

-- Location: LCCOMB_X19_Y6_N28
\u0|sdram_controller_0|Selector86~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector86~3_combout\ = (\u0|sdram_controller_0|m_state.001000000~q\) # ((\u0|sdram_controller_0|Selector86~2_combout\ & (!\u0|sdram_controller_0|m_state.000001000~q\ & !\u0|sdram_controller_0|m_state.000010000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Selector86~2_combout\,
	datab => \u0|sdram_controller_0|m_state.000001000~q\,
	datac => \u0|sdram_controller_0|m_state.000010000~q\,
	datad => \u0|sdram_controller_0|m_state.001000000~q\,
	combout => \u0|sdram_controller_0|Selector86~3_combout\);

-- Location: DDIOOUTCELL_X25_Y0_N4
\u0|sdram_controller_0|m_addr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector86~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0|m_addr[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_addr\(8));

-- Location: LCCOMB_X19_Y6_N0
\u0|sdram_controller_0|Selector85~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector85~2_combout\ = (\u0|sdram_controller_0|m_state.000000010~q\ & ((\u0|sdram_controller_0|active_addr\(18)))) # (!\u0|sdram_controller_0|m_state.000000010~q\ & (!\u0|sdram_controller_0|i_addr\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|m_state.000000010~q\,
	datac => \u0|sdram_controller_0|i_addr\(11),
	datad => \u0|sdram_controller_0|active_addr\(18),
	combout => \u0|sdram_controller_0|Selector85~2_combout\);

-- Location: LCCOMB_X19_Y6_N6
\u0|sdram_controller_0|Selector85~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector85~3_combout\ = (\u0|sdram_controller_0|m_state.001000000~q\) # ((\u0|sdram_controller_0|Selector85~2_combout\ & (!\u0|sdram_controller_0|m_state.000010000~q\ & !\u0|sdram_controller_0|m_state.000001000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.001000000~q\,
	datab => \u0|sdram_controller_0|Selector85~2_combout\,
	datac => \u0|sdram_controller_0|m_state.000010000~q\,
	datad => \u0|sdram_controller_0|m_state.000001000~q\,
	combout => \u0|sdram_controller_0|Selector85~3_combout\);

-- Location: DDIOOUTCELL_X23_Y0_N11
\u0|sdram_controller_0|m_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector85~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0|m_addr[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_addr\(9));

-- Location: LCCOMB_X19_Y6_N26
\u0|sdram_controller_0|Selector84~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector84~2_combout\ = (\u0|sdram_controller_0|m_state.000000010~q\ & ((\u0|sdram_controller_0|active_addr\(19)))) # (!\u0|sdram_controller_0|m_state.000000010~q\ & (!\u0|sdram_controller_0|i_addr\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|m_state.000000010~q\,
	datac => \u0|sdram_controller_0|i_addr\(11),
	datad => \u0|sdram_controller_0|active_addr\(19),
	combout => \u0|sdram_controller_0|Selector84~2_combout\);

-- Location: LCCOMB_X19_Y6_N24
\u0|sdram_controller_0|Selector84~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector84~3_combout\ = (\u0|sdram_controller_0|m_state.001000000~q\) # ((\u0|sdram_controller_0|Selector84~2_combout\ & (!\u0|sdram_controller_0|m_state.000001000~q\ & !\u0|sdram_controller_0|m_state.000010000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Selector84~2_combout\,
	datab => \u0|sdram_controller_0|m_state.000001000~q\,
	datac => \u0|sdram_controller_0|m_state.000010000~q\,
	datad => \u0|sdram_controller_0|m_state.001000000~q\,
	combout => \u0|sdram_controller_0|Selector84~3_combout\);

-- Location: DDIOOUTCELL_X34_Y3_N25
\u0|sdram_controller_0|m_addr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector84~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0|m_addr[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_addr\(10));

-- Location: LCCOMB_X21_Y5_N0
\u0|sdram_controller_0|Selector83~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector83~2_combout\ = (\u0|sdram_controller_0|m_state.000000010~q\ & ((\u0|sdram_controller_0|active_addr\(20)))) # (!\u0|sdram_controller_0|m_state.000000010~q\ & (!\u0|sdram_controller_0|i_addr\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000000010~q\,
	datab => \u0|sdram_controller_0|i_addr\(11),
	datac => \u0|sdram_controller_0|active_addr\(20),
	combout => \u0|sdram_controller_0|Selector83~2_combout\);

-- Location: LCCOMB_X21_Y6_N22
\u0|sdram_controller_0|Selector83~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector83~3_combout\ = (\u0|sdram_controller_0|m_state.001000000~q\) # ((!\u0|sdram_controller_0|m_state.000010000~q\ & (\u0|sdram_controller_0|Selector83~2_combout\ & !\u0|sdram_controller_0|m_state.000001000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.000010000~q\,
	datab => \u0|sdram_controller_0|Selector83~2_combout\,
	datac => \u0|sdram_controller_0|m_state.001000000~q\,
	datad => \u0|sdram_controller_0|m_state.000001000~q\,
	combout => \u0|sdram_controller_0|Selector83~3_combout\);

-- Location: DDIOOUTCELL_X23_Y0_N18
\u0|sdram_controller_0|m_addr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector83~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0|m_addr[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_addr\(11));

-- Location: LCCOMB_X19_Y5_N8
\u0|sdram_controller_0|Selector96~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector96~0_combout\ = (\u0|sdram_controller_0|f_select~combout\ & ((\u0|sdram_controller_0|m_state.000000010~q\ & ((\u0|sdram_controller_0|active_addr\(8)))) # (!\u0|sdram_controller_0|m_state.000000010~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[26]~0_combout\)))) # (!\u0|sdram_controller_0|f_select~combout\ & (((\u0|sdram_controller_0|active_addr\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|f_select~combout\,
	datab => \u0|sdram_controller_0|m_state.000000010~q\,
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[26]~0_combout\,
	datad => \u0|sdram_controller_0|active_addr\(8),
	combout => \u0|sdram_controller_0|Selector96~0_combout\);

-- Location: LCCOMB_X23_Y6_N18
\u0|sdram_controller_0|WideOr16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|WideOr16~0_combout\ = (\u0|sdram_controller_0|m_state.000010000~q\) # ((\u0|sdram_controller_0|m_state.000000010~q\) # (\u0|sdram_controller_0|m_state.000001000~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|m_state.000010000~q\,
	datac => \u0|sdram_controller_0|m_state.000000010~q\,
	datad => \u0|sdram_controller_0|m_state.000001000~q\,
	combout => \u0|sdram_controller_0|WideOr16~0_combout\);

-- Location: DDIOOUTCELL_X34_Y2_N25
\u0|sdram_controller_0|m_bank[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector96~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0|WideOr16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_bank\(0));

-- Location: LCCOMB_X14_Y7_N26
\u0|sdram_controller_0|Selector95~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector95~0_combout\ = (\u0|sdram_controller_0|f_select~combout\ & ((\u0|sdram_controller_0|m_state.000000010~q\ & ((\u0|sdram_controller_0|active_addr\(21)))) # (!\u0|sdram_controller_0|m_state.000000010~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[39]~2_combout\)))) # (!\u0|sdram_controller_0|f_select~combout\ & (((\u0|sdram_controller_0|active_addr\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|f_select~combout\,
	datab => \u0|sdram_controller_0|m_state.000000010~q\,
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[39]~2_combout\,
	datad => \u0|sdram_controller_0|active_addr\(21),
	combout => \u0|sdram_controller_0|Selector95~0_combout\);

-- Location: DDIOOUTCELL_X34_Y2_N18
\u0|sdram_controller_0|m_bank[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector95~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0|WideOr16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_bank\(1));

-- Location: DDIOOUTCELL_X32_Y0_N25
\u0|sdram_controller_0|m_cmd[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|ALT_INV_Selector21~1_combout\,
	asdata => VCC,
	aload => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_cmd\(1));

-- Location: LCCOMB_X19_Y16_N26
\u0|sdram_controller_0|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector0~0_combout\ = (\u0|sdram_controller_0|i_state.000~q\ & ((\u0|sdram_controller_0|i_cmd\(3)) # (!\u0|sdram_controller_0|i_state.101~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|i_state.101~q\,
	datac => \u0|sdram_controller_0|i_cmd\(3),
	datad => \u0|sdram_controller_0|i_state.000~q\,
	combout => \u0|sdram_controller_0|Selector0~0_combout\);

-- Location: FF_X19_Y16_N27
\u0|sdram_controller_0|i_cmd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector0~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|i_cmd\(3));

-- Location: LCCOMB_X25_Y5_N6
\u0|sdram_controller_0|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector19~0_combout\ = (!\u0|sdram_controller_0|m_state.000000001~q\ & ((\u0|sdram_controller_0|init_done~q\ & (!\u0|sdram_controller_0|refresh_request~q\)) # (!\u0|sdram_controller_0|init_done~q\ & 
-- ((!\u0|sdram_controller_0|i_cmd\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|init_done~q\,
	datab => \u0|sdram_controller_0|m_state.000000001~q\,
	datac => \u0|sdram_controller_0|refresh_request~q\,
	datad => \u0|sdram_controller_0|i_cmd\(3),
	combout => \u0|sdram_controller_0|Selector19~0_combout\);

-- Location: LCCOMB_X25_Y5_N18
\u0|sdram_controller_0|Selector19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector19~2_combout\ = (\u0|sdram_controller_0|m_state.001000000~q\ & (((\u0|sdram_controller_0|m_state.000000100~q\ & !\u0|sdram_controller_0|m_next.010000000~q\)) # (!\u0|sdram_controller_0|refresh_request~q\))) # 
-- (!\u0|sdram_controller_0|m_state.001000000~q\ & (((\u0|sdram_controller_0|m_state.000000100~q\ & !\u0|sdram_controller_0|m_next.010000000~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.001000000~q\,
	datab => \u0|sdram_controller_0|refresh_request~q\,
	datac => \u0|sdram_controller_0|m_state.000000100~q\,
	datad => \u0|sdram_controller_0|m_next.010000000~q\,
	combout => \u0|sdram_controller_0|Selector19~2_combout\);

-- Location: LCCOMB_X25_Y5_N24
\u0|sdram_controller_0|Selector19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector19~1_combout\ = (!\u0|sdram_controller_0|m_state.001000000~q\ & (\u0|sdram_controller_0|m_state.000000001~q\ & (!\u0|sdram_controller_0|m_state.000000100~q\ & !\u0|sdram_controller_0|m_state.010000000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|m_state.001000000~q\,
	datab => \u0|sdram_controller_0|m_state.000000001~q\,
	datac => \u0|sdram_controller_0|m_state.000000100~q\,
	datad => \u0|sdram_controller_0|m_state.010000000~q\,
	combout => \u0|sdram_controller_0|Selector19~1_combout\);

-- Location: LCCOMB_X25_Y5_N28
\u0|sdram_controller_0|Selector19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector19~3_combout\ = (!\u0|sdram_controller_0|Selector19~0_combout\ & (((!\u0|sdram_controller_0|Selector19~2_combout\ & !\u0|sdram_controller_0|Selector19~1_combout\)) # (!\u0|sdram_controller_0|active_cs_n~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|Selector19~0_combout\,
	datab => \u0|sdram_controller_0|Selector19~2_combout\,
	datac => \u0|sdram_controller_0|active_cs_n~q\,
	datad => \u0|sdram_controller_0|Selector19~1_combout\,
	combout => \u0|sdram_controller_0|Selector19~3_combout\);

-- Location: DDIOOUTCELL_X32_Y0_N11
\u0|sdram_controller_0|m_cmd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|ALT_INV_Selector19~3_combout\,
	asdata => VCC,
	aload => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_cmd\(3));

-- Location: LCCOMB_X19_Y9_N12
\u0|sdram_controller_0|comb~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|comb~0_combout\ = (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & 
-- \u0|core0|cpu|d_byteenable\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	datac => \u0|core0|cpu|d_byteenable\(0),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \u0|sdram_controller_0|comb~0_combout\);

-- Location: LCCOMB_X19_Y9_N28
\u0|sdram_controller_0|comb~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|comb~1_combout\ = (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~2_combout\ & (!\u0|sdram_controller_0|comb~0_combout\ & ((!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byteen_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byteen_reg\(0),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~2_combout\,
	datad => \u0|sdram_controller_0|comb~0_combout\,
	combout => \u0|sdram_controller_0|comb~1_combout\);

-- Location: LCCOMB_X19_Y9_N2
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[16]~feeder_combout\ = \u0|sdram_controller_0|comb~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|comb~1_combout\,
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[16]~feeder_combout\);

-- Location: FF_X19_Y9_N3
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[16]~feeder_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(16));

-- Location: FF_X19_Y9_N29
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|comb~1_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(16));

-- Location: LCCOMB_X14_Y7_N28
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[16]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[16]~21_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(16))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(16),
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(16),
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\,
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[16]~21_combout\);

-- Location: FF_X14_Y7_N29
\u0|sdram_controller_0|active_dqm[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[16]~21_combout\,
	ena => \u0|sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|active_dqm\(0));

-- Location: LCCOMB_X14_Y7_N14
\u0|sdram_controller_0|Selector114~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector114~0_combout\ = (\u0|sdram_controller_0|f_select~combout\ & ((\u0|sdram_controller_0|m_state.000000010~q\ & ((\u0|sdram_controller_0|active_dqm\(0)))) # (!\u0|sdram_controller_0|m_state.000000010~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[16]~21_combout\)))) # (!\u0|sdram_controller_0|f_select~combout\ & (((\u0|sdram_controller_0|active_dqm\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|f_select~combout\,
	datab => \u0|sdram_controller_0|m_state.000000010~q\,
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[16]~21_combout\,
	datad => \u0|sdram_controller_0|active_dqm\(0),
	combout => \u0|sdram_controller_0|Selector114~0_combout\);

-- Location: DDIOOUTCELL_X3_Y0_N4
\u0|sdram_controller_0|m_dqm[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector114~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0|WideOr16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_dqm\(0));

-- Location: LCCOMB_X21_Y9_N26
\u0|sdram_controller_0|comb~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|comb~2_combout\ = (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\ & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\u0|core0|cpu|d_byteenable\(1) & 
-- \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|core0|cpu|d_byteenable\(1),
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \u0|sdram_controller_0|comb~2_combout\);

-- Location: LCCOMB_X19_Y9_N16
\u0|sdram_controller_0|comb~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|comb~3_combout\ = (!\u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~2_combout\ & (!\u0|sdram_controller_0|comb~2_combout\ & ((!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byteen_reg\(1)) # 
-- (!\u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~2_combout\,
	datab => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~q\,
	datac => \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byteen_reg\(1),
	datad => \u0|sdram_controller_0|comb~2_combout\,
	combout => \u0|sdram_controller_0|comb~3_combout\);

-- Location: LCCOMB_X19_Y9_N14
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[17]~feeder_combout\ = \u0|sdram_controller_0|comb~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|sdram_controller_0|comb~3_combout\,
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[17]~feeder_combout\);

-- Location: FF_X19_Y9_N15
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[17]~feeder_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(17));

-- Location: FF_X19_Y9_N17
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|comb~3_combout\,
	ena => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(17));

-- Location: LCCOMB_X19_Y5_N10
\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[17]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[17]~22_combout\ = (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(17))) # (!\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_address~q\,
	datac => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_1\(17),
	datad => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|entry_0\(17),
	combout => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[17]~22_combout\);

-- Location: FF_X19_Y5_N11
\u0|sdram_controller_0|active_dqm[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[17]~22_combout\,
	ena => \u0|sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|active_dqm\(1));

-- Location: LCCOMB_X19_Y5_N28
\u0|sdram_controller_0|Selector113~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|sdram_controller_0|Selector113~0_combout\ = (\u0|sdram_controller_0|m_state.000000010~q\ & (((\u0|sdram_controller_0|active_dqm\(1))))) # (!\u0|sdram_controller_0|m_state.000000010~q\ & ((\u0|sdram_controller_0|f_select~combout\ & 
-- (\u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[17]~22_combout\)) # (!\u0|sdram_controller_0|f_select~combout\ & ((\u0|sdram_controller_0|active_dqm\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sdram_controller_0|the_soc_sdram_controller_0_input_efifo_module|rd_data[17]~22_combout\,
	datab => \u0|sdram_controller_0|m_state.000000010~q\,
	datac => \u0|sdram_controller_0|f_select~combout\,
	datad => \u0|sdram_controller_0|active_dqm\(1),
	combout => \u0|sdram_controller_0|Selector113~0_combout\);

-- Location: DDIOOUTCELL_X18_Y0_N18
\u0|sdram_controller_0|m_dqm[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|Selector113~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|sdram_controller_0|WideOr16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_dqm\(1));

-- Location: DDIOOUTCELL_X32_Y0_N18
\u0|sdram_controller_0|m_cmd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|ALT_INV_Selector20~0_combout\,
	asdata => VCC,
	aload => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_cmd\(2));

-- Location: DDIOOUTCELL_X30_Y0_N4
\u0|sdram_controller_0|m_cmd[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|sdram_controller_0|ALT_INV_Selector22~1_combout\,
	asdata => VCC,
	aload => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sdram_controller_0|m_cmd\(0));

-- Location: LCCOMB_X21_Y8_N16
\u0|uart_0|the_soc_uart_0_tx|pre_txd~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_tx|pre_txd~2_combout\ = (!\u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1) & (\u0|uart_0|the_soc_uart_0_tx|pre_txd~1_combout\ & (\u0|uart_0|the_soc_uart_0_tx|pre_txd~0_combout\ & 
-- !\u0|uart_0|the_soc_uart_0_tx|pre_txd~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1),
	datab => \u0|uart_0|the_soc_uart_0_tx|pre_txd~1_combout\,
	datac => \u0|uart_0|the_soc_uart_0_tx|pre_txd~0_combout\,
	datad => \u0|uart_0|the_soc_uart_0_tx|pre_txd~q\,
	combout => \u0|uart_0|the_soc_uart_0_tx|pre_txd~2_combout\);

-- Location: LCCOMB_X21_Y8_N2
\u0|uart_0|the_soc_uart_0_tx|pre_txd~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_tx|pre_txd~3_combout\ = (!\u0|uart_0|the_soc_uart_0_tx|pre_txd~2_combout\ & !\u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|uart_0|the_soc_uart_0_tx|pre_txd~2_combout\,
	datad => \u0|uart_0|the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0),
	combout => \u0|uart_0|the_soc_uart_0_tx|pre_txd~3_combout\);

-- Location: FF_X21_Y8_N3
\u0|uart_0|the_soc_uart_0_tx|pre_txd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_tx|pre_txd~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_tx|pre_txd~q\);

-- Location: LCCOMB_X21_Y8_N8
\u0|uart_0|the_soc_uart_0_tx|txd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u0|uart_0|the_soc_uart_0_tx|txd~0_combout\ = (\u0|uart_0|the_soc_uart_0_tx|pre_txd~q\) # (\u0|uart_0|the_soc_uart_0_regs|control_reg\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|uart_0|the_soc_uart_0_tx|pre_txd~q\,
	datac => \u0|uart_0|the_soc_uart_0_regs|control_reg\(9),
	combout => \u0|uart_0|the_soc_uart_0_tx|txd~0_combout\);

-- Location: FF_X21_Y8_N9
\u0|uart_0|the_soc_uart_0_tx|txd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \u0|uart_0|the_soc_uart_0_tx|txd~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|uart_0|the_soc_uart_0_tx|txd~q\);

-- Location: LCCOMB_X8_Y3_N0
\auto_hub|~GND\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
;

-- Location: LCCOMB_X13_Y19_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X7_Y18_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\);

-- Location: IOIBUF_X34_Y9_N15
\gpio0[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => gpio0(0),
	o => \gpio0[0]~input_o\);

-- Location: IOIBUF_X34_Y9_N8
\gpio0[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => gpio0(1),
	o => \gpio0[1]~input_o\);

-- Location: IOIBUF_X34_Y9_N1
\gpio0[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => gpio0(2),
	o => \gpio0[2]~input_o\);

-- Location: IOIBUF_X34_Y10_N8
\gpio0[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => gpio0(3),
	o => \gpio0[3]~input_o\);
END structure;


