{
	"auto_complete":
	{
		"selected_items":
		[
			[
				"over",
				"overwriting1"
			],
			[
				"snoo",
				"snoop_addr"
			],
			[
				"ca",
				"cacheblock_two_next"
			],
			[
				"cach",
				"cacheblock_one_next"
			],
			[
				"cp",
				"CPUID"
			],
			[
				"acti",
				"active_core"
			],
			[
				"hal",
				"halted1"
			],
			[
				"ha",
				"halted1"
			],
			[
				"sno",
				"snoop_addr"
			],
			[
				"imemload_id",
				"imemload_id_ex_output"
			],
			[
				"lin",
				"linkregister"
			],
			[
				"link",
				"linkregister"
			],
			[
				"alwa",
				"always_comb"
			],
			[
				"ne",
				"next_link_valid"
			],
			[
				"nex",
				"next_link_valid"
			],
			[
				"dat",
				"datomic_ex_mem_output"
			],
			[
				"datomic",
				"datomic_id_ex_output"
			],
			[
				"datom",
				"datomic_ex_mem_output"
			],
			[
				"datomi",
				"datomic_id_ex_output"
			],
			[
				"alu_a_mux",
				"alu_a_mux_output"
			],
			[
				"dmemWEN_",
				"dmemwen_ex_mem_output"
			],
			[
				"cache",
				"cacheblock_two"
			],
			[
				"da",
				"data_two"
			],
			[
				"id",
				"idx"
			],
			[
				"cac",
				"cacheaddress"
			],
			[
				"b",
				"begin"
			],
			[
				"match_",
				"match_one"
			],
			[
				"match",
				"match_two"
			],
			[
				"FET",
				"FETCH_ONE"
			],
			[
				"WRITE",
				"WRITEBACK_TWO"
			],
			[
				"dmem",
				"dmemWEN"
			],
			[
				"WRI",
				"WRITECACHE"
			],
			[
				"im",
				"imemload"
			],
			[
				"bran",
				"branchdest_ex_mem_output"
			],
			[
				"d",
				"dpif"
			],
			[
				"temp_reg",
				"temp_regwrite_output"
			],
			[
				"temp_req",
				"temp_request_dmemREN_output"
			],
			[
				"temp_",
				"temp_stall"
			],
			[
				"temp",
				"temp_rdat1"
			],
			[
				"always_",
				"always_ff"
			]
		]
	},
	"buffers":
	[
		{
			"file": "source/datapath.sv",
			"settings":
			{
				"buffer_size": 13055,
				"line_ending": "Unix"
			}
		},
		{
			"file": "asmFiles/example.asm",
			"settings":
			{
				"buffer_size": 2417,
				"line_ending": "Unix"
			}
		},
		{
			"file": "source/caches.sv",
			"settings":
			{
				"buffer_size": 1473,
				"line_ending": "Unix"
			}
		},
		{
			"file": "include/cache_control_if.vh",
			"settings":
			{
				"buffer_size": 2362,
				"line_ending": "Unix"
			}
		},
		{
			"file": "source/icache.sv",
			"settings":
			{
				"buffer_size": 1585,
				"line_ending": "Unix"
			}
		},
		{
			"file": "source/dcache.sv",
			"settings":
			{
				"buffer_size": 17612,
				"line_ending": "Unix"
			}
		},
		{
			"file": "include/cpu_types_pkg.vh",
			"settings":
			{
				"buffer_size": 3392,
				"line_ending": "Unix"
			}
		},
		{
			"file": "source/multicore.sv",
			"settings":
			{
				"buffer_size": 1232,
				"line_ending": "Unix"
			}
		},
		{
			"file": "asmFiles/dual_max_min_avg.asm",
			"settings":
			{
				"buffer_size": 5060,
				"line_ending": "Unix"
			}
		},
		{
			"file": "source/memory_control.sv",
			"settings":
			{
				"buffer_size": 11446,
				"line_ending": "Unix"
			}
		}
	],
	"build_system": "",
	"command_palette":
	{
		"height": 385.0,
		"selected_items":
		[
			[
				"package",
				"Package Control: Install Package"
			],
			[
				"install",
				"Package Control: Install Package"
			],
			[
				"install ",
				"Package Control: Install Package"
			],
			[
				"Snippet: case",
				"Snippet: Case"
			],
			[
				"insta",
				"Package Control: Install Package"
			],
			[
				"package con",
				"Package Control: Install Package"
			]
		],
		"width": 400.0
	},
	"console":
	{
		"height": 566.0,
		"history":
		[
			"import urllib.request,os,hashlib; h = '7183a2d3e96f11eeadd761d777e62404e330c659d4bb41d3bdf022e94cab3cd0'; pf = 'Package Control.sublime-package'; ipp = sublime.installed_packages_path(); urllib.request.install_opener( urllib.request.build_opener( urllib.request.ProxyHandler()) ); by = urllib.request.urlopen( 'http://sublime.wbond.net/' + pf.replace(' ', '%20')).read(); dh = hashlib.sha256(by).hexdigest(); print('Error validating download (got %s instead of %s), please try manual install' % (dh, h)) if dh != h else open(os.path.join( ipp, pf), 'wb' ).write(by)"
		]
	},
	"distraction_free":
	{
		"menu_visible": true,
		"show_minimap": false,
		"show_open_files": false,
		"show_tabs": false,
		"side_bar_visible": false,
		"status_bar_visible": false
	},
	"file_history":
	[
		"/home/ecegrid/a/mg200/ece437/pipelined/include/cpu_types_pkg.vh",
		"/home/ecegrid/a/mg200/ece437/pipelined/source/alu_b_mux.sv",
		"/home/ecegrid/a/mg200/ece437/pipelined/source/alu_a_mux.sv",
		"/home/ecegrid/a/mg200/ece437/pipelined/source/hazard_unit.sv",
		"/home/ecegrid/a/mg200/ece437/pipelined/source/forward.sv",
		"/home/ecegrid/a/mg200/ece437/pipelined/source/control_unit.sv",
		"/home/ecegrid/a/mg200/ece437/pipelined/source/ex_mem_latch.sv",
		"/home/ecegrid/a/mg200/ece437/pipelined/source/id_ex_latch.sv",
		"/home/ecegrid/a/mg200/ece437/pipelined/asmFiles/dual.llsc.asm",
		"/home/ecegrid/a/mg200/ece437/pipelined/include/datapath_cache_if.vh",
		"/home/ecegrid/a/mg200/ece437/pipelined/source/mem_wb_latch.sv",
		"/home/ecegrid/a/mg200/ece437/pipelined/source/if_id_latch.sv",
		"/home/ecegrid/a/mg200/ece437/pipelined/source/datapath.sv",
		"/home/ecegrid/a/mg200/ece437/pipelined/asmFiles/dual_simple.asm",
		"/home/ecegrid/a/mg200/ece437/pipelined/source/caches.sv",
		"/home/ecegrid/a/mg200/ece437/pipelined/asmFiles/test.rtype.asm",
		"/home/ecegrid/a/mg200/ece437/pipelined/source/memory_control.sv",
		"/home/ecegrid/a/mg200/ece437/pipelined/include/cache_control_if.vh",
		"/home/ecegrid/a/mg200/ece437/pipelined/asmFiles/multi_2.asm",
		"/home/ecegrid/a/mg200/ece437/pipelined/asmFiles/multi_3.asm",
		"/home/ecegrid/a/mg200/ece437/pipelined/asmFiles/dual_max_min_avg.asm",
		"/home/ecegrid/a/mg200/ece437/pipelined/asmFiles/multi_rtype.asm",
		"/home/ecegrid/a/mg200/ece437/pipelined/source/icache.sv",
		"/home/ecegrid/a/mg200/ece437/pipelined/testbench/memory_control_tb.sv",
		"/home/ecegrid/a/mg200/ece437/pipelined/source/multicore.sv",
		"/home/ecegrid/a/mg200/ece437/pipelined/asmFiles/forward23.asm",
		"/home/ecegrid/a/mg200/ece437/pipelined/asmFiles/forwarding_2.asm",
		"/home/ecegrid/a/mg200/ece437/pipelined/testbench/icache_tb.sv",
		"/home/ecegrid/a/mg200/ece437/pipelined/source/dcache.sv",
		"/home/ecegrid/a/mg200/ece437/pipelined/include/system_if.vh",
		"/home/ecegrid/a/mg200/ece437/pipelined/testbench/system_tb.sv",
		"/home/ecegrid/a/mg200/ece437/pipelined/source/system.sv",
		"/home/ecegrid/a/mg200/ece437/pipelined/testbench/dcache_tb.sv",
		"/home/ecegrid/a/mg200/ece437/pipelined/asmFiles/lui.asm",
		"/home/ecegrid/a/mg200/ece437/pipelined/asmFiles/simple_loadstore.asm",
		"/home/ecegrid/a/mg200/ece437/pipelined/source/pipeline.sv",
		"/home/ecegrid/a/mg200/ece437/pipelined/asmFiles/test.branchjump1.asm",
		"/home/ecegrid/a/mg200/ece437/pipelined/source/program_count.sv",
		"/home/ecegrid/a/mg200/ece437/pipelined/asmFiles/fib.asm",
		"/home/ecegrid/a/mg200/ece437/pipelined/source/alu_source_mux.sv",
		"/home/ecegrid/a/mg200/ece437/pipelined/source/system_fpga.sv",
		"/home/ecegrid/a/mg200/ece437/pipelined/asmFiles/kevinforward.asm",
		"/home/ecegrid/a/mg200/ece437/pipelined/asmFiles/test.ldst1.asm",
		"/home/ecegrid/a/mg201/ece437/pipelined/source/alu.sv",
		"/home/ecegrid/a/mg201/ece437/pipelined/source/alu.sv~",
		"/home/ecegrid/a/mg201/ece437/pipelined/source/memory_control.sv",
		"/home/ecegrid/a/mg201/ece437/pipelined/source/hazard_unit.sv",
		"/home/ecegrid/a/mg201/ece437/pipelined/source/control_unit.sv",
		"/home/ecegrid/a/mg201/ece437/pipelined/source/datapath.sv",
		"/home/ecegrid/a/mg201/ece437/pipelined/source/register_file.sv",
		"/home/ecegrid/a/mg201/ece437/pipelined/source/register_file.sv~",
		"/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv",
		"/home/ecegrid/a/mg201/ece437/pipelined/source/alu_source_mux.sv",
		"/home/ecegrid/a/mg201/ece437/pipelined/source/singlecycle.sv",
		"/home/ecegrid/a/mg201/ece437/pipelined/include/cache_control_if.vh",
		"/home/ecegrid/a/mg201/ece437/pipelined/include/datapath_cache_if.vh",
		"/home/ecegrid/a/mg201/ece437/pipelined/source/id_ex_latch.sv",
		"/home/ecegrid/a/mg201/ece437/pipelined/testbench/control_unit_tb.sv",
		"/home/ecegrid/a/mg201/ece437/pipelined/source/program_count.sv",
		"/home/ecegrid/a/mg201/.config/sublime-text-3/Packages/User/Default (Linux).sublime-keymap"
	],
	"find":
	{
		"height": 35.0
	},
	"find_in_files":
	{
		"height": 0.0,
		"where_history":
		[
		]
	},
	"find_state":
	{
		"case_sensitive": true,
		"find_history":
		[
			"dirty",
			"flag_next",
			"flushed",
			"OVERWRITE",
			"overwrite",
			"ccif.+cc(wait|trans|inv|snoopaddr|write)",
			"ccif.+cc(wait|trans|inv)",
			"ccif.+cc[(wait)]",
			"dmemstore",
			"linkregister",
			"memtoreg_ex_mem_output",
			"regwrite_mem_wb_output",
			"regwrite_ex_mem_output",
			"imemload_ex_mem_output",
			"imemload_id_ex_output",
			"branchdest_mem_wb_output",
			"branchdest_ex_mem_output",
			"datomic",
			"dmemload",
			"dmemWEN",
			"ccwrite",
			"ccif",
			"dmemwen_ex_mem_output",
			"dmemstore",
			"ccif",
			"i",
			"halt",
			"i",
			"ccif.daddr",
			"ccif.dstore",
			"ccif",
			"valid",
			"cacheblock",
			"match",
			"cacheblock",
			"\"cacheblock\"",
			"cacheblock",
			"tag",
			"hit",
			"match",
			"dpif",
			"iload",
			"rst",
			"imemload",
			"halt_out_ex_mem_output",
			"imemload_id_ex_output",
			"aluresult_ex_mem_output",
			"halt_out_id_ex_output",
			"halt_out_ex_mem_output",
			"halt",
			"jumpPC",
			"branchDest_input",
			"dMemLoad_mem_wb_output",
			"branchDest_mem_wb_output",
			"aluResult_mem_wb_output",
			"iMemLoad_ex_mem_output",
			"signZero_ex_mem_output",
			"branchDest_ex_mem_output",
			"aluResult_ex_mem_output",
			"zeroFlag_ex_mem_output",
			"dmemWEN_ex_mem_output",
			"dmemREN_ex_mem_output",
			"branchSelect_ex_mem_output",
			"NPC_id_ex_output",
			"request_dmemWEN_id_ex_output",
			"request_dmemren_id_ex_output",
			"request_dmemWEN_output",
			"request_dmemREN_output",
			"request_dmemWEN",
			"request_dmemREN",
			"request_dmemREN_id_ex_output",
			"request_dmemren_id_ex_output",
			"request_dmemREN_id_ex_output",
			"npc_if_id_output",
			"request_dmemwen_id_ex_output",
			"request_dmemWEN_id_ex_output",
			"request_dmemREN_id_ex_output",
			"NPC_if_id_output",
			"JAL",
			"ALUop",
			"ALUsrc",
			"alusource",
			"ro_output",
			"ALUop",
			"ALUsrc",
			"ALU_ZERO",
			"ALU_OVERFLOW",
			"ALU_NEGATIVE",
			"ALU_OUTPUT",
			"ALU_OPCODE",
			"ALUsrc",
			"halt_id_ex_input",
			"command"
		],
		"highlight": true,
		"in_selection": false,
		"preserve_case": false,
		"regex": true,
		"replace_history":
		[
			"memtoreg_ex_mem",
			"regwrite_mem_wb",
			"regwrite_ex_mem",
			"imemload_ex_mem",
			"imemload_id_ex",
			"branchdest_mem_wb",
			"branchdest_ex_mem",
			"ccinterface",
			"jump_pc",
			"branchdest_input",
			"dmemload_mem_wb_output",
			"branchdest_mem_wb_output",
			"aluresult_mem_wb_output",
			"imemload_ex_mem_output",
			"signzero_ex_mem_output",
			"branchdest_ex_mem_output",
			"aluresult_ex_mem_output",
			"zeroflag_ex_mem_output",
			"dmemwen_ex_mem_output",
			"dmemren_ex_mem_output",
			"branchselect_ex_mem_output",
			"npc_id_ex_output",
			"dmemwen_id_ex_output",
			"dmemren_id_ex_output",
			"dmemren_output",
			"dmemwen",
			"dmemren",
			"request_dmemren_id_ex_output"
		],
		"reverse": false,
		"show_context": true,
		"use_buffer2": true,
		"whole_word": false,
		"wrap": true
	},
	"groups":
	[
		{
			"selected": 6,
			"sheets":
			[
				{
					"buffer": 0,
					"file": "source/datapath.sv",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 13055,
						"regions":
						{
						},
						"selection":
						[
							[
								6291,
								6291
							]
						],
						"settings":
						{
							"syntax": "Packages/SystemVerilog/SystemVerilog.tmLanguage",
							"translate_tabs_to_spaces": false
						},
						"translation.x": 0.0,
						"translation.y": 3555.0,
						"zoom_level": 1.0
					},
					"stack_index": 9,
					"type": "text"
				},
				{
					"buffer": 1,
					"file": "asmFiles/example.asm",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 2417,
						"regions":
						{
						},
						"selection":
						[
							[
								1777,
								1777
							]
						],
						"settings":
						{
							"syntax": "Packages/Text/Plain text.tmLanguage",
							"tab_size": 2,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 443.0,
						"zoom_level": 1.0
					},
					"stack_index": 8,
					"type": "text"
				},
				{
					"buffer": 2,
					"file": "source/caches.sv",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 1473,
						"regions":
						{
						},
						"selection":
						[
							[
								0,
								0
							]
						],
						"settings":
						{
							"syntax": "Packages/SystemVerilog/SystemVerilog.tmLanguage",
							"tab_size": 2,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 4,
					"type": "text"
				},
				{
					"buffer": 3,
					"file": "include/cache_control_if.vh",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 2362,
						"regions":
						{
						},
						"selection":
						[
							[
								1208,
								1208
							]
						],
						"settings":
						{
							"syntax": "Packages/SystemVerilog/SystemVerilog.tmLanguage",
							"tab_size": 2,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 648.0,
						"zoom_level": 1.0
					},
					"stack_index": 7,
					"type": "text"
				},
				{
					"buffer": 4,
					"file": "source/icache.sv",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 1585,
						"regions":
						{
						},
						"selection":
						[
							[
								711,
								711
							]
						],
						"settings":
						{
							"syntax": "Packages/SystemVerilog/SystemVerilog.tmLanguage",
							"tab_size": 4,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 6,
					"type": "text"
				},
				{
					"buffer": 5,
					"file": "source/dcache.sv",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 17612,
						"regions":
						{
						},
						"selection":
						[
							[
								6635,
								6635
							]
						],
						"settings":
						{
							"syntax": "Packages/SystemVerilog/SystemVerilog.tmLanguage",
							"tab_size": 4,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 251.0,
						"translation.y": 3735.0,
						"zoom_level": 1.0
					},
					"stack_index": 1,
					"type": "text"
				},
				{
					"buffer": 6,
					"file": "include/cpu_types_pkg.vh",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 3392,
						"regions":
						{
						},
						"selection":
						[
							[
								0,
								0
							]
						],
						"settings":
						{
							"syntax": "Packages/SystemVerilog/SystemVerilog.tmLanguage",
							"tab_size": 2,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 378.0,
						"zoom_level": 1.0
					},
					"stack_index": 0,
					"type": "text"
				},
				{
					"buffer": 7,
					"file": "source/multicore.sv",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 1232,
						"regions":
						{
						},
						"selection":
						[
							[
								0,
								0
							]
						],
						"settings":
						{
							"syntax": "Packages/SystemVerilog/SystemVerilog.tmLanguage",
							"tab_size": 2,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 5,
					"type": "text"
				}
			]
		},
		{
			"selected": 0,
			"sheets":
			[
				{
					"buffer": 8,
					"file": "asmFiles/dual_max_min_avg.asm",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 5060,
						"regions":
						{
						},
						"selection":
						[
							[
								1129,
								1129
							]
						],
						"settings":
						{
							"syntax": "Packages/Text/Plain text.tmLanguage",
							"tab_size": 2,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 2,
					"type": "text"
				},
				{
					"buffer": 9,
					"file": "source/memory_control.sv",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 11446,
						"regions":
						{
						},
						"selection":
						[
							[
								0,
								0
							]
						],
						"settings":
						{
							"syntax": "Packages/SystemVerilog/SystemVerilog.tmLanguage",
							"tab_size": 2,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 702.0,
						"zoom_level": 1.0
					},
					"stack_index": 3,
					"type": "text"
				}
			]
		}
	],
	"incremental_find":
	{
		"height": 26.0
	},
	"input":
	{
		"height": 0.0
	},
	"layout":
	{
		"cells":
		[
			[
				0,
				0,
				1,
				1
			],
			[
				1,
				0,
				2,
				1
			]
		],
		"cols":
		[
			0.0,
			0.602876105036,
			1.0
		],
		"rows":
		[
			0.0,
			1.0
		]
	},
	"menu_visible": true,
	"output.find_results":
	{
		"height": 0.0
	},
	"project": "source.sublime-project",
	"replace":
	{
		"height": 48.0
	},
	"save_all_on_build": true,
	"select_file":
	{
		"height": 0.0,
		"selected_items":
		[
			[
				"source/reg",
				"source/register_file.sv"
			],
			[
				"include/ca",
				"include/cache_control_if.vh"
			],
			[
				"",
				"~/ece437/pipelined/source/register_file.sv"
			]
		],
		"width": 0.0
	},
	"select_project":
	{
		"height": 0.0,
		"selected_items":
		[
		],
		"width": 0.0
	},
	"select_symbol":
	{
		"height": 0.0,
		"selected_items":
		[
		],
		"width": 0.0
	},
	"settings":
	{
	},
	"show_minimap": false,
	"show_open_files": false,
	"show_tabs": true,
	"side_bar_visible": true,
	"side_bar_width": 203.0,
	"status_bar_visible": true,
	"template_settings":
	{
	}
}
