

================================================================
== Vitis HLS Report for 'add_patch6'
================================================================
* Date:           Thu Jul 18 17:16:58 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionTEST (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.995 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_287_1_VITIS_LOOP_289_2                     |       80|       80|         2|          1|          1|    80|       yes|
        |- VITIS_LOOP_295_3_VITIS_LOOP_297_4_VITIS_LOOP_299_5    |      120|      120|         2|          1|          1|   120|       yes|
        |- VITIS_LOOP_316_6                                      |        ?|        ?|        63|         63|          1|     ?|       yes|
        |- VITIS_LOOP_331_7_VITIS_LOOP_333_8                     |       80|       80|         2|          1|          1|    80|       yes|
        |- VITIS_LOOP_339_9_VITIS_LOOP_341_10_VITIS_LOOP_343_11  |      120|      120|         2|          1|          1|   120|       yes|
        +--------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 63, depth = 63
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 2
  * Pipeline-4: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 80
* Pipeline : 5
  Pipeline-0 : II = 63, D = 63, States = { 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 }
  Pipeline-1 : II = 1, D = 2, States = { 68 69 }
  Pipeline-2 : II = 1, D = 2, States = { 71 72 }
  Pipeline-3 : II = 1, D = 2, States = { 75 76 }
  Pipeline-4 : II = 1, D = 2, States = { 78 79 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 75 
2 --> 3 73 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 74 4 
67 --> 73 68 
68 --> 70 69 
69 --> 68 
70 --> 71 
71 --> 73 72 
72 --> 71 
73 --> 
74 --> 73 
75 --> 77 76 
76 --> 75 
77 --> 78 
78 --> 80 79 
79 --> 78 
80 --> 73 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.10>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%n_patches_read_5 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %n_patches_read"   --->   Operation 81 'read' 'n_patches_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%wp_superpoints_addr = getelementptr i32 %wp_superpoints, i64 0, i64 1"   --->   Operation 82 'getelementptr' 'wp_superpoints_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%wp_superpoints_addr_5 = getelementptr i32 %wp_superpoints, i64 0, i64 31"   --->   Operation 83 'getelementptr' 'wp_superpoints_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%wp_superpoints1_addr = getelementptr i32 %wp_superpoints1, i64 0, i64 1"   --->   Operation 84 'getelementptr' 'wp_superpoints1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%wp_superpoints1_addr_5 = getelementptr i32 %wp_superpoints1, i64 0, i64 31"   --->   Operation 85 'getelementptr' 'wp_superpoints1_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%wp_superpoints2_addr = getelementptr i32 %wp_superpoints2, i64 0, i64 1"   --->   Operation 86 'getelementptr' 'wp_superpoints2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%wp_superpoints2_addr_5 = getelementptr i32 %wp_superpoints2, i64 0, i64 31"   --->   Operation 87 'getelementptr' 'wp_superpoints2_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%wp_superpoints3_addr = getelementptr i32 %wp_superpoints3, i64 0, i64 1"   --->   Operation 88 'getelementptr' 'wp_superpoints3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%wp_superpoints3_addr_5 = getelementptr i32 %wp_superpoints3, i64 0, i64 31"   --->   Operation 89 'getelementptr' 'wp_superpoints3_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%wp_superpoints4_addr = getelementptr i32 %wp_superpoints4, i64 0, i64 1"   --->   Operation 90 'getelementptr' 'wp_superpoints4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%wp_superpoints4_addr_5 = getelementptr i32 %wp_superpoints4, i64 0, i64 31"   --->   Operation 91 'getelementptr' 'wp_superpoints4_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%empty = trunc i8 %n_patches_read_5"   --->   Operation 92 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints, void @empty_14, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln284 = zext i8 %n_patches_read_5" [patchMaker.cpp:284]   --->   Operation 94 'zext' 'zext_ln284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.58ns)   --->   "%icmp_ln284 = icmp_eq  i8 %n_patches_read_5, i8 0" [patchMaker.cpp:284]   --->   Operation 95 'icmp' 'icmp_ln284' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln284 = br i1 %icmp_ln284, void, void %.preheader2.preheader.preheader" [patchMaker.cpp:284]   --->   Operation 96 'br' 'br_ln284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.70ns)   --->   "%sub = add i9 %zext_ln284, i9 511" [patchMaker.cpp:284]   --->   Operation 97 'add' 'sub' <Predicate = (!icmp_ln284)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%empty_137 = trunc i9 %sub" [patchMaker.cpp:284]   --->   Operation 98 'trunc' 'empty_137' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_174_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %empty_137, i7 0" [patchMaker.cpp:284]   --->   Operation 99 'bitconcatenate' 'tmp_174_cast' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_55 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %sub, i3 0" [patchMaker.cpp:284]   --->   Operation 100 'bitconcatenate' 'tmp_55' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_138 = sub i12 %tmp_174_cast, i12 %tmp_55" [patchMaker.cpp:284]   --->   Operation 101 'sub' 'empty_138' <Predicate = (!icmp_ln284)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 102 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%empty_139 = add i12 %empty_138, i12 102" [patchMaker.cpp:284]   --->   Operation 102 'add' 'empty_139' <Predicate = (!icmp_ln284)> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%p_cast = zext i12 %empty_139" [patchMaker.cpp:284]   --->   Operation 103 'zext' 'p_cast' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%patches_parameters_addr = getelementptr i32 %patches_parameters, i64 0, i64 %p_cast" [patchMaker.cpp:284]   --->   Operation 104 'getelementptr' 'patches_parameters_addr' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_1 : Operation 105 [2/2] (1.64ns)   --->   "%patches_parameters_load = load i12 %patches_parameters_addr" [patchMaker.cpp:284]   --->   Operation 105 'load' 'patches_parameters_load' <Predicate = (!icmp_ln284)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_1 : Operation 106 [1/1] (0.38ns)   --->   "%br_ln287 = br void %.preheader2.preheader" [patchMaker.cpp:287]   --->   Operation 106 'br' 'br_ln287' <Predicate = (icmp_ln284)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.50>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_54 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %sub, i7 0" [patchMaker.cpp:284]   --->   Operation 107 'bitconcatenate' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/2] (1.64ns)   --->   "%patches_parameters_load = load i12 %patches_parameters_addr" [patchMaker.cpp:284]   --->   Operation 108 'load' 'patches_parameters_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_2 : Operation 109 [1/1] (0.85ns)   --->   "%icmp_ln316 = icmp_sgt  i32 %patches_parameters_load, i32 0" [patchMaker.cpp:316]   --->   Operation 109 'icmp' 'icmp_ln316' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln316 = br i1 %icmp_ln316, void %.loopexit, void %.lr.ph.preheader" [patchMaker.cpp:316]   --->   Operation 110 'br' 'br_ln316' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [2/2] (0.69ns)   --->   "%wp_superpoints_load = load i5 %wp_superpoints_addr"   --->   Operation 111 'load' 'wp_superpoints_load' <Predicate = (icmp_ln316)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 112 [2/2] (0.69ns)   --->   "%wp_superpoints1_load = load i5 %wp_superpoints1_addr"   --->   Operation 112 'load' 'wp_superpoints1_load' <Predicate = (icmp_ln316)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 113 [2/2] (0.69ns)   --->   "%wp_superpoints2_load = load i5 %wp_superpoints2_addr"   --->   Operation 113 'load' 'wp_superpoints2_load' <Predicate = (icmp_ln316)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 114 [2/2] (0.69ns)   --->   "%wp_superpoints3_load = load i5 %wp_superpoints3_addr"   --->   Operation 114 'load' 'wp_superpoints3_load' <Predicate = (icmp_ln316)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 115 [2/2] (0.69ns)   --->   "%wp_superpoints4_load = load i5 %wp_superpoints4_addr"   --->   Operation 115 'load' 'wp_superpoints4_load' <Predicate = (icmp_ln316)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 116 [2/2] (0.69ns)   --->   "%wp_superpoints_load_2 = load i5 %wp_superpoints_addr_5"   --->   Operation 116 'load' 'wp_superpoints_load_2' <Predicate = (icmp_ln316)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 117 [2/2] (0.69ns)   --->   "%wp_superpoints1_load_4 = load i5 %wp_superpoints1_addr_5"   --->   Operation 117 'load' 'wp_superpoints1_load_4' <Predicate = (icmp_ln316)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 118 [2/2] (0.69ns)   --->   "%wp_superpoints2_load_4 = load i5 %wp_superpoints2_addr_5"   --->   Operation 118 'load' 'wp_superpoints2_load_4' <Predicate = (icmp_ln316)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 119 [2/2] (0.69ns)   --->   "%wp_superpoints3_load_4 = load i5 %wp_superpoints3_addr_5"   --->   Operation 119 'load' 'wp_superpoints3_load_4' <Predicate = (icmp_ln316)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 120 [2/2] (0.69ns)   --->   "%wp_superpoints4_load_4 = load i5 %wp_superpoints4_addr_5"   --->   Operation 120 'load' 'wp_superpoints4_load_4' <Predicate = (icmp_ln316)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%shl_ln318_1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i9.i9, i9 %sub, i9 0" [patchMaker.cpp:318]   --->   Operation 121 'bitconcatenate' 'shl_ln318_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln318 = sext i18 %shl_ln318_1" [patchMaker.cpp:318]   --->   Operation 122 'sext' 'sext_ln318' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln316 = sext i16 %tmp_54" [patchMaker.cpp:316]   --->   Operation 123 'sext' 'sext_ln316' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/2] (0.69ns)   --->   "%wp_superpoints_load = load i5 %wp_superpoints_addr"   --->   Operation 124 'load' 'wp_superpoints_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 125 [1/2] (0.69ns)   --->   "%wp_superpoints1_load = load i5 %wp_superpoints1_addr"   --->   Operation 125 'load' 'wp_superpoints1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 126 [1/2] (0.69ns)   --->   "%wp_superpoints2_load = load i5 %wp_superpoints2_addr"   --->   Operation 126 'load' 'wp_superpoints2_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 127 [1/2] (0.69ns)   --->   "%wp_superpoints3_load = load i5 %wp_superpoints3_addr"   --->   Operation 127 'load' 'wp_superpoints3_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 128 [1/2] (0.69ns)   --->   "%wp_superpoints4_load = load i5 %wp_superpoints4_addr"   --->   Operation 128 'load' 'wp_superpoints4_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 129 [1/2] (0.69ns)   --->   "%wp_superpoints_load_2 = load i5 %wp_superpoints_addr_5"   --->   Operation 129 'load' 'wp_superpoints_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 130 [1/2] (0.69ns)   --->   "%wp_superpoints1_load_4 = load i5 %wp_superpoints1_addr_5"   --->   Operation 130 'load' 'wp_superpoints1_load_4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 131 [1/2] (0.69ns)   --->   "%wp_superpoints2_load_4 = load i5 %wp_superpoints2_addr_5"   --->   Operation 131 'load' 'wp_superpoints2_load_4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 132 [1/2] (0.69ns)   --->   "%wp_superpoints3_load_4 = load i5 %wp_superpoints3_addr_5"   --->   Operation 132 'load' 'wp_superpoints3_load_4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 133 [1/2] (0.69ns)   --->   "%wp_superpoints4_load_4 = load i5 %wp_superpoints4_addr_5"   --->   Operation 133 'load' 'wp_superpoints4_load_4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 134 [1/1] (0.38ns)   --->   "%br_ln316 = br void %.lr.ph" [patchMaker.cpp:316]   --->   Operation 134 'br' 'br_ln316' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 6.09>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%i_018 = phi i8 %i, void, i8 0, void %.lr.ph.preheader"   --->   Operation 135 'phi' 'i_018' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 136 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln316 = zext i8 %i_018" [patchMaker.cpp:316]   --->   Operation 137 'zext' 'zext_ln316' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.85ns)   --->   "%icmp_ln316_1 = icmp_slt  i32 %zext_ln316, i32 %patches_parameters_load" [patchMaker.cpp:316]   --->   Operation 138 'icmp' 'icmp_ln316_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.70ns)   --->   "%i = add i8 %i_018, i8 1" [patchMaker.cpp:316]   --->   Operation 139 'add' 'i' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln316 = br i1 %icmp_ln316_1, void %.loopexit.loopexit, void %.split28" [patchMaker.cpp:316]   --->   Operation 140 'br' 'br_ln316' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %i_018, i7 0" [patchMaker.cpp:318]   --->   Operation 141 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln316_1)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln318 = zext i15 %shl_ln" [patchMaker.cpp:318]   --->   Operation 142 'zext' 'zext_ln318' <Predicate = (icmp_ln316_1)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.78ns)   --->   "%add_ln318_1 = add i17 %sext_ln316, i17 %zext_ln318" [patchMaker.cpp:318]   --->   Operation 143 'add' 'add_ln318_1' <Predicate = (icmp_ln316_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln318_1 = sext i17 %add_ln318_1" [patchMaker.cpp:318]   --->   Operation 144 'sext' 'sext_ln318_1' <Predicate = (icmp_ln316_1)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.79ns)   --->   "%add_ln318 = add i19 %sext_ln318_1, i19 %sext_ln318" [patchMaker.cpp:318]   --->   Operation 145 'add' 'add_ln318' <Predicate = (icmp_ln316_1)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln318_2 = sext i19 %add_ln318" [patchMaker.cpp:318]   --->   Operation 146 'sext' 'sext_ln318_2' <Predicate = (icmp_ln316_1)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln318_1 = zext i64 %sext_ln318_2" [patchMaker.cpp:318]   --->   Operation 147 'zext' 'zext_ln318_1' <Predicate = (icmp_ln316_1)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (4.51ns)   --->   "%mul_ln318 = mul i129 %zext_ln318_1, i129 29514790517935282586" [patchMaker.cpp:318]   --->   Operation 148 'mul' 'mul_ln318' <Predicate = (icmp_ln316_1)> <Delay = 4.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i55 @_ssdm_op_PartSelect.i55.i129.i32.i32, i129 %mul_ln318, i32 74, i32 128" [patchMaker.cpp:318]   --->   Operation 149 'partselect' 'tmp_93' <Predicate = (icmp_ln316_1)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i12 @_ssdm_op_PartSelect.i12.i19.i32.i32, i19 %add_ln318, i32 7, i32 18" [patchMaker.cpp:318]   --->   Operation 150 'partselect' 'trunc_ln' <Predicate = (icmp_ln316_1)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln318_3 = sext i12 %trunc_ln" [patchMaker.cpp:318]   --->   Operation 151 'sext' 'sext_ln318_3' <Predicate = (icmp_ln316_1)> <Delay = 0.00>
ST_4 : Operation 152 [61/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 152 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln874 = trunc i8 %i_018"   --->   Operation 153 'trunc' 'trunc_ln874' <Predicate = (icmp_ln316_1)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.48ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.5i32.i3, i32 %wp_superpoints_load, i32 %wp_superpoints1_load, i32 %wp_superpoints2_load, i32 %wp_superpoints3_load, i32 %wp_superpoints4_load, i3 %trunc_ln874"   --->   Operation 154 'mux' 'tmp' <Predicate = (icmp_ln316_1)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.24>
ST_5 : Operation 155 [60/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 155 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.24>
ST_6 : Operation 156 [59/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 156 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.24>
ST_7 : Operation 157 [58/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 157 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.24>
ST_8 : Operation 158 [57/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 158 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.24>
ST_9 : Operation 159 [56/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 159 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.24>
ST_10 : Operation 160 [55/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 160 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.24>
ST_11 : Operation 161 [54/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 161 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.24>
ST_12 : Operation 162 [53/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 162 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.24>
ST_13 : Operation 163 [52/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 163 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.24>
ST_14 : Operation 164 [51/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 164 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.24>
ST_15 : Operation 165 [50/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 165 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.24>
ST_16 : Operation 166 [49/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 166 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.24>
ST_17 : Operation 167 [48/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 167 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.24>
ST_18 : Operation 168 [47/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 168 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.24>
ST_19 : Operation 169 [46/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 169 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.24>
ST_20 : Operation 170 [45/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 170 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.24>
ST_21 : Operation 171 [44/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 171 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.24>
ST_22 : Operation 172 [43/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 172 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.24>
ST_23 : Operation 173 [42/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 173 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.24>
ST_24 : Operation 174 [41/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 174 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.24>
ST_25 : Operation 175 [40/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 175 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.24>
ST_26 : Operation 176 [39/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 176 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.24>
ST_27 : Operation 177 [38/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 177 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.24>
ST_28 : Operation 178 [37/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 178 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.24>
ST_29 : Operation 179 [36/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 179 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.24>
ST_30 : Operation 180 [35/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 180 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.24>
ST_31 : Operation 181 [34/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 181 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.24>
ST_32 : Operation 182 [33/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 182 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.24>
ST_33 : Operation 183 [32/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 183 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.24>
ST_34 : Operation 184 [31/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 184 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.24>
ST_35 : Operation 185 [30/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 185 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.24>
ST_36 : Operation 186 [29/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 186 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.24>
ST_37 : Operation 187 [28/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 187 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.24>
ST_38 : Operation 188 [27/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 188 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.24>
ST_39 : Operation 189 [26/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 189 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.24>
ST_40 : Operation 190 [25/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 190 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.24>
ST_41 : Operation 191 [24/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 191 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.24>
ST_42 : Operation 192 [23/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 192 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.24>
ST_43 : Operation 193 [22/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 193 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 1.24>
ST_44 : Operation 194 [21/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 194 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 1.24>
ST_45 : Operation 195 [20/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 195 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 1.24>
ST_46 : Operation 196 [19/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 196 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 1.24>
ST_47 : Operation 197 [18/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 197 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 1.24>
ST_48 : Operation 198 [17/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 198 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 1.24>
ST_49 : Operation 199 [16/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 199 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 1.24>
ST_50 : Operation 200 [15/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 200 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 1.24>
ST_51 : Operation 201 [14/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 201 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 1.24>
ST_52 : Operation 202 [13/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 202 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 1.24>
ST_53 : Operation 203 [12/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 203 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 1.24>
ST_54 : Operation 204 [11/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 204 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 1.24>
ST_55 : Operation 205 [10/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 205 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 1.24>
ST_56 : Operation 206 [9/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 206 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 1.24>
ST_57 : Operation 207 [8/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 207 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 1.24>
ST_58 : Operation 208 [7/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 208 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 1.24>
ST_59 : Operation 209 [6/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 209 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 1.24>
ST_60 : Operation 210 [5/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 210 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 1.24>
ST_61 : Operation 211 [4/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 211 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 1.24>
ST_62 : Operation 212 [3/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 212 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 1.24>
ST_63 : Operation 213 [2/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 213 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 3.71>
ST_64 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln318_2 = zext i55 %tmp_93" [patchMaker.cpp:318]   --->   Operation 214 'zext' 'zext_ln318_2' <Predicate = (icmp_ln316_1)> <Delay = 0.00>
ST_64 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_94 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i55.i2, i55 %tmp_93, i2 0" [patchMaker.cpp:318]   --->   Operation 215 'bitconcatenate' 'tmp_94' <Predicate = (icmp_ln316_1)> <Delay = 0.00>
ST_64 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln318_3 = zext i57 %tmp_94" [patchMaker.cpp:318]   --->   Operation 216 'zext' 'zext_ln318_3' <Predicate = (icmp_ln316_1)> <Delay = 0.00>
ST_64 : Operation 217 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln318_2 = add i60 %zext_ln318_3, i60 %zext_ln318_2" [patchMaker.cpp:318]   --->   Operation 217 'add' 'add_ln318_2' <Predicate = (icmp_ln316_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_64 : Operation 218 [1/61] (1.24ns)   --->   "%urem_ln318 = urem i57 %sext_ln318_3, i57 5" [patchMaker.cpp:318]   --->   Operation 218 'urem' 'urem_ln318' <Predicate = (icmp_ln316_1)> <Delay = 1.24> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 60> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln318_4 = zext i57 %urem_ln318" [patchMaker.cpp:318]   --->   Operation 219 'zext' 'zext_ln318_4' <Predicate = (icmp_ln316_1)> <Delay = 0.00>
ST_64 : Operation 220 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln318_3 = add i60 %add_ln318_2, i60 %zext_ln318_4" [patchMaker.cpp:318]   --->   Operation 220 'add' 'add_ln318_3' <Predicate = (icmp_ln316_1)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_64 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_59 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 %add_ln318_3, i4 0" [patchMaker.cpp:318]   --->   Operation 221 'bitconcatenate' 'tmp_59' <Predicate = (icmp_ln316_1)> <Delay = 0.00>
ST_64 : Operation 222 [1/1] (0.00ns)   --->   "%patches_superpoints_addr = getelementptr i64 %patches_superpoints, i64 0, i64 %tmp_59" [patchMaker.cpp:318]   --->   Operation 222 'getelementptr' 'patches_superpoints_addr' <Predicate = (icmp_ln316_1)> <Delay = 0.00>
ST_64 : Operation 223 [2/2] (1.64ns)   --->   "%packedCoordinates_V = load i12 %patches_superpoints_addr" [patchMaker.cpp:318]   --->   Operation 223 'load' 'packedCoordinates_V' <Predicate = (icmp_ln316_1)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>

State 65 <SV = 64> <Delay = 6.99>
ST_65 : Operation 224 [1/1] (0.00ns)   --->   "%specloopname_ln316 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [patchMaker.cpp:316]   --->   Operation 224 'specloopname' 'specloopname_ln316' <Predicate = (icmp_ln316_1)> <Delay = 0.00>
ST_65 : Operation 225 [1/2] (1.64ns)   --->   "%packedCoordinates_V = load i12 %patches_superpoints_addr" [patchMaker.cpp:318]   --->   Operation 225 'load' 'packedCoordinates_V' <Predicate = (icmp_ln316_1)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_65 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i64 %packedCoordinates_V"   --->   Operation 226 'trunc' 'trunc_ln69' <Predicate = (icmp_ln316_1)> <Delay = 0.00>
ST_65 : Operation 227 [1/1] (0.85ns)   --->   "%icmp_ln874 = icmp_eq  i32 %trunc_ln69, i32 %tmp"   --->   Operation 227 'icmp' 'icmp_ln874' <Predicate = (icmp_ln316_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln318 = br i1 %icmp_ln874, void %.critedge, void" [patchMaker.cpp:318]   --->   Operation 228 'br' 'br_ln318' <Predicate = (icmp_ln316_1)> <Delay = 0.00>
ST_65 : Operation 229 [1/1] (0.00ns)   --->   "%or_ln319 = or i19 %add_ln318, i19 120" [patchMaker.cpp:319]   --->   Operation 229 'or' 'or_ln319' <Predicate = (icmp_ln316_1 & icmp_ln874)> <Delay = 0.00>
ST_65 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln319 = sext i19 %or_ln319" [patchMaker.cpp:319]   --->   Operation 230 'sext' 'sext_ln319' <Predicate = (icmp_ln316_1 & icmp_ln874)> <Delay = 0.00>
ST_65 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln319 = zext i64 %sext_ln319" [patchMaker.cpp:319]   --->   Operation 231 'zext' 'zext_ln319' <Predicate = (icmp_ln316_1 & icmp_ln874)> <Delay = 0.00>
ST_65 : Operation 232 [1/1] (4.51ns)   --->   "%mul_ln319 = mul i129 %zext_ln319, i129 29514790517935282586" [patchMaker.cpp:319]   --->   Operation 232 'mul' 'mul_ln319' <Predicate = (icmp_ln316_1 & icmp_ln874)> <Delay = 4.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 233 [1/1] (0.00ns)   --->   "%udiv_ln3_cast = partselect i8 @_ssdm_op_PartSelect.i8.i129.i32.i32, i129 %mul_ln319, i32 74, i32 81" [patchMaker.cpp:319]   --->   Operation 233 'partselect' 'udiv_ln3_cast' <Predicate = (icmp_ln316_1 & icmp_ln874)> <Delay = 0.00>
ST_65 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i6 @_ssdm_op_PartSelect.i6.i129.i32.i32, i129 %mul_ln319, i32 74, i32 79" [patchMaker.cpp:319]   --->   Operation 234 'partselect' 'tmp_98' <Predicate = (icmp_ln316_1 & icmp_ln874)> <Delay = 0.00>
ST_65 : Operation 235 [1/1] (0.00ns)   --->   "%p_shl7_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %tmp_98, i2 0" [patchMaker.cpp:319]   --->   Operation 235 'bitconcatenate' 'p_shl7_cast' <Predicate = (icmp_ln316_1 & icmp_ln874)> <Delay = 0.00>
ST_65 : Operation 236 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln319 = add i8 %p_shl7_cast, i8 %udiv_ln3_cast" [patchMaker.cpp:319]   --->   Operation 236 'add' 'add_ln319' <Predicate = (icmp_ln316_1 & icmp_ln874)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_65 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln319 = trunc i57 %urem_ln318" [patchMaker.cpp:319]   --->   Operation 237 'trunc' 'trunc_ln319' <Predicate = (icmp_ln316_1 & icmp_ln874)> <Delay = 0.00>
ST_65 : Operation 238 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln319_1 = add i8 %add_ln319, i8 %trunc_ln319" [patchMaker.cpp:319]   --->   Operation 238 'add' 'add_ln319_1' <Predicate = (icmp_ln316_1 & icmp_ln874)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_65 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_189_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln319_1, i4 0" [patchMaker.cpp:319]   --->   Operation 239 'bitconcatenate' 'tmp_189_cast' <Predicate = (icmp_ln316_1 & icmp_ln874)> <Delay = 0.00>
ST_65 : Operation 240 [1/1] (0.00ns)   --->   "%or_ln319_1 = or i12 %tmp_189_cast, i12 15" [patchMaker.cpp:319]   --->   Operation 240 'or' 'or_ln319_1' <Predicate = (icmp_ln316_1 & icmp_ln874)> <Delay = 0.00>
ST_65 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln319_1 = zext i12 %or_ln319_1" [patchMaker.cpp:319]   --->   Operation 241 'zext' 'zext_ln319_1' <Predicate = (icmp_ln316_1 & icmp_ln874)> <Delay = 0.00>
ST_65 : Operation 242 [1/1] (0.00ns)   --->   "%patches_superpoints_addr_6 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln319_1" [patchMaker.cpp:319]   --->   Operation 242 'getelementptr' 'patches_superpoints_addr_6' <Predicate = (icmp_ln316_1 & icmp_ln874)> <Delay = 0.00>
ST_65 : Operation 243 [2/2] (1.64ns)   --->   "%packedCoordinates_V_6 = load i12 %patches_superpoints_addr_6" [patchMaker.cpp:319]   --->   Operation 243 'load' 'packedCoordinates_V_6' <Predicate = (icmp_ln316_1 & icmp_ln874)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_65 : Operation 244 [1/1] (0.48ns)   --->   "%tmp_35 = mux i32 @_ssdm_op_Mux.ap_auto.5i32.i3, i32 %wp_superpoints_load_2, i32 %wp_superpoints1_load_4, i32 %wp_superpoints2_load_4, i32 %wp_superpoints3_load_4, i32 %wp_superpoints4_load_4, i3 %trunc_ln874"   --->   Operation 244 'mux' 'tmp_35' <Predicate = (icmp_ln316_1 & icmp_ln874)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 2.50>
ST_66 : Operation 245 [1/2] (1.64ns)   --->   "%packedCoordinates_V_6 = load i12 %patches_superpoints_addr_6" [patchMaker.cpp:319]   --->   Operation 245 'load' 'packedCoordinates_V_6' <Predicate = (icmp_ln316_1 & icmp_ln874)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_66 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln69_4 = trunc i64 %packedCoordinates_V_6"   --->   Operation 246 'trunc' 'trunc_ln69_4' <Predicate = (icmp_ln316_1 & icmp_ln874)> <Delay = 0.00>
ST_66 : Operation 247 [1/1] (0.85ns)   --->   "%icmp_ln874_4 = icmp_eq  i32 %trunc_ln69_4, i32 %tmp_35"   --->   Operation 247 'icmp' 'icmp_ln874_4' <Predicate = (icmp_ln316_1 & icmp_ln874)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln318 = br i1 %icmp_ln874_4, void %.critedge, void" [patchMaker.cpp:318]   --->   Operation 248 'br' 'br_ln318' <Predicate = (icmp_ln316_1 & icmp_ln874)> <Delay = 0.00>
ST_66 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 249 'br' 'br_ln0' <Predicate = (icmp_ln316_1 & icmp_ln874 & icmp_ln874_4)> <Delay = 0.00>

State 67 <SV = 66> <Delay = 0.72>
ST_67 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %n_patches_read_5, i32 5, i32 7" [patchMaker.cpp:329]   --->   Operation 250 'partselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 251 [1/1] (0.49ns)   --->   "%icmp_ln329 = icmp_eq  i3 %tmp_99, i3 0" [patchMaker.cpp:329]   --->   Operation 251 'icmp' 'icmp_ln329' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln329 = br i1 %icmp_ln329, void %.loopexit, void" [patchMaker.cpp:329]   --->   Operation 252 'br' 'br_ln329' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln335 = zext i8 %n_patches_read_5" [patchMaker.cpp:335]   --->   Operation 253 'zext' 'zext_ln335' <Predicate = (icmp_ln329)> <Delay = 0.00>
ST_67 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_61 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %n_patches_read_5, i2 0" [patchMaker.cpp:335]   --->   Operation 254 'bitconcatenate' 'tmp_61' <Predicate = (icmp_ln329)> <Delay = 0.00>
ST_67 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln335_2 = zext i10 %tmp_61" [patchMaker.cpp:335]   --->   Operation 255 'zext' 'zext_ln335_2' <Predicate = (icmp_ln329)> <Delay = 0.00>
ST_67 : Operation 256 [1/1] (0.72ns)   --->   "%add_ln335 = add i11 %zext_ln335_2, i11 %zext_ln335" [patchMaker.cpp:335]   --->   Operation 256 'add' 'add_ln335' <Predicate = (icmp_ln329)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 257 [1/1] (0.38ns)   --->   "%br_ln331 = br void" [patchMaker.cpp:331]   --->   Operation 257 'br' 'br_ln331' <Predicate = (icmp_ln329)> <Delay = 0.38>

State 68 <SV = 67> <Delay = 1.62>
ST_68 : Operation 258 [1/1] (0.00ns)   --->   "%indvar_flatten29 = phi i7 0, void, i7 %add_ln331_1, void %.split26" [patchMaker.cpp:331]   --->   Operation 258 'phi' 'indvar_flatten29' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 259 [1/1] (0.00ns)   --->   "%a_5 = phi i3 0, void, i3 %select_ln331_1, void %.split26" [patchMaker.cpp:335]   --->   Operation 259 'phi' 'a_5' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 260 [1/1] (0.00ns)   --->   "%b_9 = phi i5 0, void, i5 %add_ln333, void %.split26" [patchMaker.cpp:333]   --->   Operation 260 'phi' 'b_9' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 261 [1/1] (0.70ns)   --->   "%add_ln331_1 = add i7 %indvar_flatten29, i7 1" [patchMaker.cpp:331]   --->   Operation 261 'add' 'add_ln331_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 262 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 262 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 263 [1/1] (0.59ns)   --->   "%icmp_ln331 = icmp_eq  i7 %indvar_flatten29, i7 80" [patchMaker.cpp:331]   --->   Operation 263 'icmp' 'icmp_ln331' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln331 = br i1 %icmp_ln331, void %.split26, void %.preheader.preheader.preheader" [patchMaker.cpp:331]   --->   Operation 264 'br' 'br_ln331' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 265 [1/1] (0.57ns)   --->   "%add_ln331 = add i3 %a_5, i3 1" [patchMaker.cpp:331]   --->   Operation 265 'add' 'add_ln331' <Predicate = (!icmp_ln331)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 266 [1/1] (0.63ns)   --->   "%icmp_ln333 = icmp_eq  i5 %b_9, i5 16" [patchMaker.cpp:333]   --->   Operation 266 'icmp' 'icmp_ln333' <Predicate = (!icmp_ln331)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 267 [1/1] (0.27ns)   --->   "%select_ln331 = select i1 %icmp_ln333, i5 0, i5 %b_9" [patchMaker.cpp:331]   --->   Operation 267 'select' 'select_ln331' <Predicate = (!icmp_ln331)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 268 [1/1] (0.27ns)   --->   "%select_ln331_1 = select i1 %icmp_ln333, i3 %add_ln331, i3 %a_5" [patchMaker.cpp:331]   --->   Operation 268 'select' 'select_ln331_1' <Predicate = (!icmp_ln331)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_62 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln331, i1 0" [patchMaker.cpp:335]   --->   Operation 269 'bitconcatenate' 'tmp_62' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_68 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln335_1 = zext i6 %tmp_62" [patchMaker.cpp:335]   --->   Operation 270 'zext' 'zext_ln335_1' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_68 : Operation 271 [1/1] (0.00ns)   --->   "%wp_superpoints_addr_6 = getelementptr i32 %wp_superpoints, i64 0, i64 %zext_ln335_1" [patchMaker.cpp:335]   --->   Operation 271 'getelementptr' 'wp_superpoints_addr_6' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_68 : Operation 272 [1/1] (0.00ns)   --->   "%or_ln335 = or i6 %tmp_62, i6 1" [patchMaker.cpp:335]   --->   Operation 272 'or' 'or_ln335' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_68 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_63 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 0, i6 %or_ln335" [patchMaker.cpp:335]   --->   Operation 273 'bitconcatenate' 'tmp_63' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_68 : Operation 274 [1/1] (0.00ns)   --->   "%wp_superpoints_addr_7 = getelementptr i32 %wp_superpoints, i64 0, i64 %tmp_63" [patchMaker.cpp:335]   --->   Operation 274 'getelementptr' 'wp_superpoints_addr_7' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_68 : Operation 275 [1/1] (0.00ns)   --->   "%wp_superpoints1_addr_6 = getelementptr i32 %wp_superpoints1, i64 0, i64 %zext_ln335_1" [patchMaker.cpp:335]   --->   Operation 275 'getelementptr' 'wp_superpoints1_addr_6' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_68 : Operation 276 [1/1] (0.00ns)   --->   "%wp_superpoints1_addr_7 = getelementptr i32 %wp_superpoints1, i64 0, i64 %tmp_63" [patchMaker.cpp:335]   --->   Operation 276 'getelementptr' 'wp_superpoints1_addr_7' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_68 : Operation 277 [1/1] (0.00ns)   --->   "%wp_superpoints2_addr_6 = getelementptr i32 %wp_superpoints2, i64 0, i64 %zext_ln335_1" [patchMaker.cpp:335]   --->   Operation 277 'getelementptr' 'wp_superpoints2_addr_6' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_68 : Operation 278 [1/1] (0.00ns)   --->   "%wp_superpoints2_addr_7 = getelementptr i32 %wp_superpoints2, i64 0, i64 %tmp_63" [patchMaker.cpp:335]   --->   Operation 278 'getelementptr' 'wp_superpoints2_addr_7' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_68 : Operation 279 [1/1] (0.00ns)   --->   "%wp_superpoints3_addr_6 = getelementptr i32 %wp_superpoints3, i64 0, i64 %zext_ln335_1" [patchMaker.cpp:335]   --->   Operation 279 'getelementptr' 'wp_superpoints3_addr_6' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_68 : Operation 280 [1/1] (0.00ns)   --->   "%wp_superpoints3_addr_7 = getelementptr i32 %wp_superpoints3, i64 0, i64 %tmp_63" [patchMaker.cpp:335]   --->   Operation 280 'getelementptr' 'wp_superpoints3_addr_7' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_68 : Operation 281 [1/1] (0.00ns)   --->   "%wp_superpoints4_addr_6 = getelementptr i32 %wp_superpoints4, i64 0, i64 %zext_ln335_1" [patchMaker.cpp:335]   --->   Operation 281 'getelementptr' 'wp_superpoints4_addr_6' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_68 : Operation 282 [1/1] (0.00ns)   --->   "%wp_superpoints4_addr_7 = getelementptr i32 %wp_superpoints4, i64 0, i64 %tmp_63" [patchMaker.cpp:335]   --->   Operation 282 'getelementptr' 'wp_superpoints4_addr_7' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_68 : Operation 283 [2/2] (0.69ns)   --->   "%wp_superpoints_load_5 = load i5 %wp_superpoints_addr_6" [patchMaker.cpp:335]   --->   Operation 283 'load' 'wp_superpoints_load_5' <Predicate = (!icmp_ln331)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_68 : Operation 284 [2/2] (0.69ns)   --->   "%wp_superpoints1_load_5 = load i5 %wp_superpoints1_addr_6" [patchMaker.cpp:335]   --->   Operation 284 'load' 'wp_superpoints1_load_5' <Predicate = (!icmp_ln331)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_68 : Operation 285 [2/2] (0.69ns)   --->   "%wp_superpoints2_load_5 = load i5 %wp_superpoints2_addr_6" [patchMaker.cpp:335]   --->   Operation 285 'load' 'wp_superpoints2_load_5' <Predicate = (!icmp_ln331)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_68 : Operation 286 [2/2] (0.69ns)   --->   "%wp_superpoints3_load_5 = load i5 %wp_superpoints3_addr_6" [patchMaker.cpp:335]   --->   Operation 286 'load' 'wp_superpoints3_load_5' <Predicate = (!icmp_ln331)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_68 : Operation 287 [2/2] (0.69ns)   --->   "%wp_superpoints4_load_5 = load i5 %wp_superpoints4_addr_6" [patchMaker.cpp:335]   --->   Operation 287 'load' 'wp_superpoints4_load_5' <Predicate = (!icmp_ln331)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_68 : Operation 288 [2/2] (0.69ns)   --->   "%wp_superpoints_load_6 = load i5 %wp_superpoints_addr_7" [patchMaker.cpp:335]   --->   Operation 288 'load' 'wp_superpoints_load_6' <Predicate = (!icmp_ln331)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_68 : Operation 289 [2/2] (0.69ns)   --->   "%wp_superpoints1_load_6 = load i5 %wp_superpoints1_addr_7" [patchMaker.cpp:335]   --->   Operation 289 'load' 'wp_superpoints1_load_6' <Predicate = (!icmp_ln331)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_68 : Operation 290 [2/2] (0.69ns)   --->   "%wp_superpoints2_load_6 = load i5 %wp_superpoints2_addr_7" [patchMaker.cpp:335]   --->   Operation 290 'load' 'wp_superpoints2_load_6' <Predicate = (!icmp_ln331)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_68 : Operation 291 [2/2] (0.69ns)   --->   "%wp_superpoints3_load_6 = load i5 %wp_superpoints3_addr_7" [patchMaker.cpp:335]   --->   Operation 291 'load' 'wp_superpoints3_load_6' <Predicate = (!icmp_ln331)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_68 : Operation 292 [2/2] (0.69ns)   --->   "%wp_superpoints4_load_6 = load i5 %wp_superpoints4_addr_7" [patchMaker.cpp:335]   --->   Operation 292 'load' 'wp_superpoints4_load_6' <Predicate = (!icmp_ln331)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_68 : Operation 293 [1/1] (0.70ns)   --->   "%add_ln333 = add i5 %select_ln331, i5 1" [patchMaker.cpp:333]   --->   Operation 293 'add' 'add_ln333' <Predicate = (!icmp_ln331)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 3.09>
ST_69 : Operation 294 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_331_7_VITIS_LOOP_333_8_str"   --->   Operation 294 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_69 : Operation 295 [1/1] (0.00ns)   --->   "%empty_140 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80"   --->   Operation 295 'speclooptripcount' 'empty_140' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_69 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln335 = trunc i11 %add_ln335" [patchMaker.cpp:335]   --->   Operation 296 'trunc' 'trunc_ln335' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_69 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln335_3 = zext i3 %select_ln331_1" [patchMaker.cpp:335]   --->   Operation 297 'zext' 'zext_ln335_3' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_69 : Operation 298 [1/1] (0.70ns)   --->   "%add_ln335_1 = add i8 %trunc_ln335, i8 %zext_ln335_3" [patchMaker.cpp:335]   --->   Operation 298 'add' 'add_ln335_1' <Predicate = (!icmp_ln331)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_192_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln335_1, i4 0" [patchMaker.cpp:335]   --->   Operation 299 'bitconcatenate' 'tmp_192_cast' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_69 : Operation 300 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 300 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_69 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln335_4 = zext i5 %select_ln331" [patchMaker.cpp:335]   --->   Operation 301 'zext' 'zext_ln335_4' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_69 : Operation 302 [1/1] (0.74ns)   --->   "%add_ln335_2 = add i12 %tmp_192_cast, i12 %zext_ln335_4" [patchMaker.cpp:335]   --->   Operation 302 'add' 'add_ln335_2' <Predicate = (!icmp_ln331)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln335_5 = zext i12 %add_ln335_2" [patchMaker.cpp:335]   --->   Operation 303 'zext' 'zext_ln335_5' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_69 : Operation 304 [1/1] (0.00ns)   --->   "%patches_superpoints_addr_7 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln335_5" [patchMaker.cpp:335]   --->   Operation 304 'getelementptr' 'patches_superpoints_addr_7' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_69 : Operation 305 [1/1] (0.00ns)   --->   "%specloopname_ln333 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [patchMaker.cpp:333]   --->   Operation 305 'specloopname' 'specloopname_ln333' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_69 : Operation 306 [1/2] (0.69ns)   --->   "%wp_superpoints_load_5 = load i5 %wp_superpoints_addr_6" [patchMaker.cpp:335]   --->   Operation 306 'load' 'wp_superpoints_load_5' <Predicate = (!icmp_ln331)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_69 : Operation 307 [1/2] (0.69ns)   --->   "%wp_superpoints1_load_5 = load i5 %wp_superpoints1_addr_6" [patchMaker.cpp:335]   --->   Operation 307 'load' 'wp_superpoints1_load_5' <Predicate = (!icmp_ln331)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_69 : Operation 308 [1/2] (0.69ns)   --->   "%wp_superpoints2_load_5 = load i5 %wp_superpoints2_addr_6" [patchMaker.cpp:335]   --->   Operation 308 'load' 'wp_superpoints2_load_5' <Predicate = (!icmp_ln331)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_69 : Operation 309 [1/2] (0.69ns)   --->   "%wp_superpoints3_load_5 = load i5 %wp_superpoints3_addr_6" [patchMaker.cpp:335]   --->   Operation 309 'load' 'wp_superpoints3_load_5' <Predicate = (!icmp_ln331)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_69 : Operation 310 [1/2] (0.69ns)   --->   "%wp_superpoints4_load_5 = load i5 %wp_superpoints4_addr_6" [patchMaker.cpp:335]   --->   Operation 310 'load' 'wp_superpoints4_load_5' <Predicate = (!icmp_ln331)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_69 : Operation 311 [1/1] (0.48ns)   --->   "%phi_V_1 = mux i32 @_ssdm_op_Mux.ap_auto.5i32.i3, i32 %wp_superpoints_load_5, i32 %wp_superpoints1_load_5, i32 %wp_superpoints2_load_5, i32 %wp_superpoints3_load_5, i32 %wp_superpoints4_load_5, i3 %select_ln331_1" [patchMaker.cpp:335]   --->   Operation 311 'mux' 'phi_V_1' <Predicate = (!icmp_ln331)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 312 [1/2] (0.69ns)   --->   "%wp_superpoints_load_6 = load i5 %wp_superpoints_addr_7" [patchMaker.cpp:335]   --->   Operation 312 'load' 'wp_superpoints_load_6' <Predicate = (!icmp_ln331)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_69 : Operation 313 [1/2] (0.69ns)   --->   "%wp_superpoints1_load_6 = load i5 %wp_superpoints1_addr_7" [patchMaker.cpp:335]   --->   Operation 313 'load' 'wp_superpoints1_load_6' <Predicate = (!icmp_ln331)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_69 : Operation 314 [1/2] (0.69ns)   --->   "%wp_superpoints2_load_6 = load i5 %wp_superpoints2_addr_7" [patchMaker.cpp:335]   --->   Operation 314 'load' 'wp_superpoints2_load_6' <Predicate = (!icmp_ln331)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_69 : Operation 315 [1/2] (0.69ns)   --->   "%wp_superpoints3_load_6 = load i5 %wp_superpoints3_addr_7" [patchMaker.cpp:335]   --->   Operation 315 'load' 'wp_superpoints3_load_6' <Predicate = (!icmp_ln331)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_69 : Operation 316 [1/2] (0.69ns)   --->   "%wp_superpoints4_load_6 = load i5 %wp_superpoints4_addr_7" [patchMaker.cpp:335]   --->   Operation 316 'load' 'wp_superpoints4_load_6' <Predicate = (!icmp_ln331)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_69 : Operation 317 [1/1] (0.48ns)   --->   "%z_V_1 = mux i32 @_ssdm_op_Mux.ap_auto.5i32.i3, i32 %wp_superpoints_load_6, i32 %wp_superpoints1_load_6, i32 %wp_superpoints2_load_6, i32 %wp_superpoints3_load_6, i32 %wp_superpoints4_load_6, i3 %select_ln331_1" [patchMaker.cpp:335]   --->   Operation 317 'mux' 'z_V_1' <Predicate = (!icmp_ln331)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 318 [1/1] (0.00ns)   --->   "%ret_41 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %phi_V_1, i32 %z_V_1"   --->   Operation 318 'bitconcatenate' 'ret_41' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_69 : Operation 319 [1/1] (1.64ns)   --->   "%store_ln335 = store i64 %ret_41, i12 %patches_superpoints_addr_7" [patchMaker.cpp:335]   --->   Operation 319 'store' 'store_ln335' <Predicate = (!icmp_ln331)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_69 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 320 'br' 'br_ln0' <Predicate = (!icmp_ln331)> <Delay = 0.00>

State 70 <SV = 68> <Delay = 0.38>
ST_70 : Operation 321 [1/1] (0.38ns)   --->   "%br_ln339 = br void %.preheader.preheader" [patchMaker.cpp:339]   --->   Operation 321 'br' 'br_ln339' <Predicate = true> <Delay = 0.38>

State 71 <SV = 69> <Delay = 2.93>
ST_71 : Operation 322 [1/1] (0.00ns)   --->   "%indvar_flatten51 = phi i7 %add_ln339_1, void %.preheader, i7 0, void %.preheader.preheader.preheader" [patchMaker.cpp:339]   --->   Operation 322 'phi' 'indvar_flatten51' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 323 [1/1] (0.00ns)   --->   "%a_6 = phi i3 %select_ln339_1, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:345]   --->   Operation 323 'phi' 'a_6' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 324 [1/1] (0.00ns)   --->   "%indvar_flatten37 = phi i6 %select_ln341_2, void %.preheader, i6 0, void %.preheader.preheader.preheader" [patchMaker.cpp:341]   --->   Operation 324 'phi' 'indvar_flatten37' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 325 [1/1] (0.00ns)   --->   "%b_10 = phi i3 %select_ln341_1, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:341]   --->   Operation 325 'phi' 'b_10' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 326 [1/1] (0.00ns)   --->   "%c_6 = phi i3 %add_ln343, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:343]   --->   Operation 326 'phi' 'c_6' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 327 [1/1] (0.70ns)   --->   "%add_ln339_1 = add i7 %indvar_flatten51, i7 1" [patchMaker.cpp:339]   --->   Operation 327 'add' 'add_ln339_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 328 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 328 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 329 [1/1] (0.59ns)   --->   "%icmp_ln339 = icmp_eq  i7 %indvar_flatten51, i7 120" [patchMaker.cpp:339]   --->   Operation 329 'icmp' 'icmp_ln339' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 330 [1/1] (0.00ns)   --->   "%br_ln339 = br i1 %icmp_ln339, void %.preheader, void" [patchMaker.cpp:339]   --->   Operation 330 'br' 'br_ln339' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 331 [1/1] (0.57ns)   --->   "%add_ln339 = add i3 %a_6, i3 1" [patchMaker.cpp:339]   --->   Operation 331 'add' 'add_ln339' <Predicate = (!icmp_ln339)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 332 [1/1] (0.61ns)   --->   "%icmp_ln341 = icmp_eq  i6 %indvar_flatten37, i6 24" [patchMaker.cpp:341]   --->   Operation 332 'icmp' 'icmp_ln341' <Predicate = (!icmp_ln339)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 333 [1/1] (0.27ns)   --->   "%select_ln339 = select i1 %icmp_ln341, i3 0, i3 %b_10" [patchMaker.cpp:339]   --->   Operation 333 'select' 'select_ln339' <Predicate = (!icmp_ln339)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 334 [1/1] (0.27ns)   --->   "%select_ln339_1 = select i1 %icmp_ln341, i3 %add_ln339, i3 %a_6" [patchMaker.cpp:339]   --->   Operation 334 'select' 'select_ln339_1' <Predicate = (!icmp_ln339)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node and_ln339)   --->   "%xor_ln339 = xor i1 %icmp_ln341, i1 1" [patchMaker.cpp:339]   --->   Operation 335 'xor' 'xor_ln339' <Predicate = (!icmp_ln339)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 336 [1/1] (0.49ns)   --->   "%icmp_ln343 = icmp_eq  i3 %c_6, i3 6" [patchMaker.cpp:343]   --->   Operation 336 'icmp' 'icmp_ln343' <Predicate = (!icmp_ln339)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 337 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln339 = and i1 %icmp_ln343, i1 %xor_ln339" [patchMaker.cpp:339]   --->   Operation 337 'and' 'and_ln339' <Predicate = (!icmp_ln339)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 338 [1/1] (0.57ns)   --->   "%add_ln341 = add i3 %select_ln339, i3 1" [patchMaker.cpp:341]   --->   Operation 338 'add' 'add_ln341' <Predicate = (!icmp_ln339)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node select_ln341)   --->   "%or_ln341 = or i1 %and_ln339, i1 %icmp_ln341" [patchMaker.cpp:341]   --->   Operation 339 'or' 'or_ln341' <Predicate = (!icmp_ln339)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 340 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln341 = select i1 %or_ln341, i3 0, i3 %c_6" [patchMaker.cpp:341]   --->   Operation 340 'select' 'select_ln341' <Predicate = (!icmp_ln339)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 341 [1/1] (0.27ns)   --->   "%select_ln341_1 = select i1 %and_ln339, i3 %add_ln341, i3 %select_ln339" [patchMaker.cpp:341]   --->   Operation 341 'select' 'select_ln341_1' <Predicate = (!icmp_ln339)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 342 [1/1] (0.00ns)   --->   "%trunc_ln345 = trunc i3 %select_ln341_1" [patchMaker.cpp:345]   --->   Operation 342 'trunc' 'trunc_ln345' <Predicate = (!icmp_ln339)> <Delay = 0.00>
ST_71 : Operation 343 [1/1] (0.00ns)   --->   "%p_shl8_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln345, i3 0" [patchMaker.cpp:345]   --->   Operation 343 'bitconcatenate' 'p_shl8_cast' <Predicate = (!icmp_ln339)> <Delay = 0.00>
ST_71 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_101 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %select_ln341_1, i1 0" [patchMaker.cpp:345]   --->   Operation 344 'bitconcatenate' 'tmp_101' <Predicate = (!icmp_ln339)> <Delay = 0.00>
ST_71 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln345_4 = zext i4 %tmp_101" [patchMaker.cpp:345]   --->   Operation 345 'zext' 'zext_ln345_4' <Predicate = (!icmp_ln339)> <Delay = 0.00>
ST_71 : Operation 346 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln345 = sub i5 %p_shl8_cast, i5 %zext_ln345_4" [patchMaker.cpp:345]   --->   Operation 346 'sub' 'sub_ln345' <Predicate = (!icmp_ln339)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_71 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln345_6 = zext i3 %select_ln341" [patchMaker.cpp:345]   --->   Operation 347 'zext' 'zext_ln345_6' <Predicate = (!icmp_ln339)> <Delay = 0.00>
ST_71 : Operation 348 [1/1] (0.49ns) (root node of TernaryAdder)   --->   "%add_ln345_2 = add i5 %sub_ln345, i5 %zext_ln345_6" [patchMaker.cpp:345]   --->   Operation 348 'add' 'add_ln345_2' <Predicate = (!icmp_ln339)> <Delay = 0.49> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_71 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln345_7 = zext i5 %add_ln345_2" [patchMaker.cpp:345]   --->   Operation 349 'zext' 'zext_ln345_7' <Predicate = (!icmp_ln339)> <Delay = 0.00>
ST_71 : Operation 350 [1/1] (0.00ns)   --->   "%wp_parameters_addr_19 = getelementptr i32 %wp_parameters, i64 0, i64 %zext_ln345_7" [patchMaker.cpp:345]   --->   Operation 350 'getelementptr' 'wp_parameters_addr_19' <Predicate = (!icmp_ln339)> <Delay = 0.00>
ST_71 : Operation 351 [1/1] (0.00ns)   --->   "%wp_parameters5_addr_4 = getelementptr i1 %wp_parameters5, i64 0, i64 %zext_ln345_7" [patchMaker.cpp:345]   --->   Operation 351 'getelementptr' 'wp_parameters5_addr_4' <Predicate = (!icmp_ln339)> <Delay = 0.00>
ST_71 : Operation 352 [1/1] (0.00ns)   --->   "%wp_parameters6_addr_1 = getelementptr i32 %wp_parameters6, i64 0, i64 %zext_ln345_7" [patchMaker.cpp:345]   --->   Operation 352 'getelementptr' 'wp_parameters6_addr_1' <Predicate = (!icmp_ln339)> <Delay = 0.00>
ST_71 : Operation 353 [1/1] (0.00ns)   --->   "%wp_parameters7_addr_1 = getelementptr i1 %wp_parameters7, i64 0, i64 %zext_ln345_7" [patchMaker.cpp:345]   --->   Operation 353 'getelementptr' 'wp_parameters7_addr_1' <Predicate = (!icmp_ln339)> <Delay = 0.00>
ST_71 : Operation 354 [1/1] (0.00ns)   --->   "%wp_parameters8_addr_3 = getelementptr i32 %wp_parameters8, i64 0, i64 %zext_ln345_7" [patchMaker.cpp:345]   --->   Operation 354 'getelementptr' 'wp_parameters8_addr_3' <Predicate = (!icmp_ln339)> <Delay = 0.00>
ST_71 : Operation 355 [2/2] (0.69ns)   --->   "%wp_parameters_load_14 = load i5 %wp_parameters_addr_19" [patchMaker.cpp:345]   --->   Operation 355 'load' 'wp_parameters_load_14' <Predicate = (!icmp_ln339)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_71 : Operation 356 [2/2] (0.63ns)   --->   "%wp_parameters5_load_1 = load i5 %wp_parameters5_addr_4" [patchMaker.cpp:345]   --->   Operation 356 'load' 'wp_parameters5_load_1' <Predicate = (!icmp_ln339)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 24> <RAM>
ST_71 : Operation 357 [2/2] (0.69ns)   --->   "%wp_parameters6_load_1 = load i5 %wp_parameters6_addr_1" [patchMaker.cpp:345]   --->   Operation 357 'load' 'wp_parameters6_load_1' <Predicate = (!icmp_ln339)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_71 : Operation 358 [2/2] (0.63ns)   --->   "%wp_parameters7_load_1 = load i5 %wp_parameters7_addr_1" [patchMaker.cpp:345]   --->   Operation 358 'load' 'wp_parameters7_load_1' <Predicate = (!icmp_ln339)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 24> <RAM>
ST_71 : Operation 359 [2/2] (0.69ns)   --->   "%wp_parameters8_load_1 = load i5 %wp_parameters8_addr_3" [patchMaker.cpp:345]   --->   Operation 359 'load' 'wp_parameters8_load_1' <Predicate = (!icmp_ln339)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_71 : Operation 360 [1/1] (0.57ns)   --->   "%add_ln343 = add i3 %select_ln341, i3 1" [patchMaker.cpp:343]   --->   Operation 360 'add' 'add_ln343' <Predicate = (!icmp_ln339)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 361 [1/1] (0.70ns)   --->   "%add_ln341_3 = add i6 %indvar_flatten37, i6 1" [patchMaker.cpp:341]   --->   Operation 361 'add' 'add_ln341_3' <Predicate = (!icmp_ln339)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 362 [1/1] (0.29ns)   --->   "%select_ln341_2 = select i1 %icmp_ln341, i6 1, i6 %add_ln341_3" [patchMaker.cpp:341]   --->   Operation 362 'select' 'select_ln341_2' <Predicate = (!icmp_ln339)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 72 <SV = 70> <Delay = 3.89>
ST_72 : Operation 363 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_339_9_VITIS_LOOP_341_10_VITIS_LOOP_343_11_str"   --->   Operation 363 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln339)> <Delay = 0.00>
ST_72 : Operation 364 [1/1] (0.00ns)   --->   "%empty_141 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120"   --->   Operation 364 'speclooptripcount' 'empty_141' <Predicate = (!icmp_ln339)> <Delay = 0.00>
ST_72 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln345_2 = zext i3 %select_ln339_1" [patchMaker.cpp:345]   --->   Operation 365 'zext' 'zext_ln345_2' <Predicate = (!icmp_ln339)> <Delay = 0.00>
ST_72 : Operation 366 [1/1] (0.73ns)   --->   "%add_ln345 = add i11 %add_ln335, i11 %zext_ln345_2" [patchMaker.cpp:345]   --->   Operation 366 'add' 'add_ln345' <Predicate = (!icmp_ln339)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_100 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %add_ln345, i2 0" [patchMaker.cpp:341]   --->   Operation 367 'bitconcatenate' 'tmp_100' <Predicate = (!icmp_ln339)> <Delay = 0.00>
ST_72 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i13 %tmp_100" [patchMaker.cpp:341]   --->   Operation 368 'zext' 'zext_ln341' <Predicate = (!icmp_ln339)> <Delay = 0.00>
ST_72 : Operation 369 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 369 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln339)> <Delay = 0.00>
ST_72 : Operation 370 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_341_10_VITIS_LOOP_343_11_str"   --->   Operation 370 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln339)> <Delay = 0.00>
ST_72 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln345_3 = zext i3 %select_ln341_1" [patchMaker.cpp:345]   --->   Operation 371 'zext' 'zext_ln345_3' <Predicate = (!icmp_ln339)> <Delay = 0.00>
ST_72 : Operation 372 [1/1] (0.75ns)   --->   "%add_ln345_1 = add i63 %zext_ln341, i63 %zext_ln345_3" [patchMaker.cpp:345]   --->   Operation 372 'add' 'add_ln345_1' <Predicate = (!icmp_ln339)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln345_1 = trunc i63 %add_ln345_1" [patchMaker.cpp:345]   --->   Operation 373 'trunc' 'trunc_ln345_1' <Predicate = (!icmp_ln339)> <Delay = 0.00>
ST_72 : Operation 374 [1/1] (0.00ns)   --->   "%p_shl10_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln345_1, i3 0" [patchMaker.cpp:345]   --->   Operation 374 'bitconcatenate' 'p_shl10_cast' <Predicate = (!icmp_ln339)> <Delay = 0.00>
ST_72 : Operation 375 [1/1] (0.00ns)   --->   "%trunc_ln345_2 = trunc i63 %add_ln345_1" [patchMaker.cpp:345]   --->   Operation 375 'trunc' 'trunc_ln345_2' <Predicate = (!icmp_ln339)> <Delay = 0.00>
ST_72 : Operation 376 [1/1] (0.00ns)   --->   "%p_shl11_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %trunc_ln345_2, i1 0" [patchMaker.cpp:345]   --->   Operation 376 'bitconcatenate' 'p_shl11_cast' <Predicate = (!icmp_ln339)> <Delay = 0.00>
ST_72 : Operation 377 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln345_1 = sub i12 %p_shl10_cast, i12 %p_shl11_cast" [patchMaker.cpp:345]   --->   Operation 377 'sub' 'sub_ln345_1' <Predicate = (!icmp_ln339)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_72 : Operation 378 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 378 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln339)> <Delay = 0.00>
ST_72 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln345_5 = zext i3 %select_ln341" [patchMaker.cpp:345]   --->   Operation 379 'zext' 'zext_ln345_5' <Predicate = (!icmp_ln339)> <Delay = 0.00>
ST_72 : Operation 380 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln345_3 = add i12 %sub_ln345_1, i12 %zext_ln345_5" [patchMaker.cpp:345]   --->   Operation 380 'add' 'add_ln345_3' <Predicate = (!icmp_ln339)> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_72 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln345_8 = zext i12 %add_ln345_3" [patchMaker.cpp:345]   --->   Operation 381 'zext' 'zext_ln345_8' <Predicate = (!icmp_ln339)> <Delay = 0.00>
ST_72 : Operation 382 [1/1] (0.00ns)   --->   "%patches_parameters_addr_25 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln345_8" [patchMaker.cpp:345]   --->   Operation 382 'getelementptr' 'patches_parameters_addr_25' <Predicate = (!icmp_ln339)> <Delay = 0.00>
ST_72 : Operation 383 [1/1] (0.00ns)   --->   "%specloopname_ln343 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [patchMaker.cpp:343]   --->   Operation 383 'specloopname' 'specloopname_ln343' <Predicate = (!icmp_ln339)> <Delay = 0.00>
ST_72 : Operation 384 [1/2] (0.69ns)   --->   "%wp_parameters_load_14 = load i5 %wp_parameters_addr_19" [patchMaker.cpp:345]   --->   Operation 384 'load' 'wp_parameters_load_14' <Predicate = (!icmp_ln339)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_72 : Operation 385 [1/2] (0.63ns)   --->   "%wp_parameters5_load_1 = load i5 %wp_parameters5_addr_4" [patchMaker.cpp:345]   --->   Operation 385 'load' 'wp_parameters5_load_1' <Predicate = (!icmp_ln339)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 24> <RAM>
ST_72 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln345 = zext i1 %wp_parameters5_load_1" [patchMaker.cpp:345]   --->   Operation 386 'zext' 'zext_ln345' <Predicate = (!icmp_ln339)> <Delay = 0.00>
ST_72 : Operation 387 [1/2] (0.69ns)   --->   "%wp_parameters6_load_1 = load i5 %wp_parameters6_addr_1" [patchMaker.cpp:345]   --->   Operation 387 'load' 'wp_parameters6_load_1' <Predicate = (!icmp_ln339)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_72 : Operation 388 [1/2] (0.63ns)   --->   "%wp_parameters7_load_1 = load i5 %wp_parameters7_addr_1" [patchMaker.cpp:345]   --->   Operation 388 'load' 'wp_parameters7_load_1' <Predicate = (!icmp_ln339)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 24> <RAM>
ST_72 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln345_1 = zext i1 %wp_parameters7_load_1" [patchMaker.cpp:345]   --->   Operation 389 'zext' 'zext_ln345_1' <Predicate = (!icmp_ln339)> <Delay = 0.00>
ST_72 : Operation 390 [1/2] (0.69ns)   --->   "%wp_parameters8_load_1 = load i5 %wp_parameters8_addr_3" [patchMaker.cpp:345]   --->   Operation 390 'load' 'wp_parameters8_load_1' <Predicate = (!icmp_ln339)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_72 : Operation 391 [1/1] (0.48ns)   --->   "%tmp_36 = mux i32 @_ssdm_op_Mux.ap_auto.5i32.i3, i32 %wp_parameters_load_14, i32 %zext_ln345, i32 %wp_parameters6_load_1, i32 %zext_ln345_1, i32 %wp_parameters8_load_1, i3 %select_ln339_1" [patchMaker.cpp:345]   --->   Operation 391 'mux' 'tmp_36' <Predicate = (!icmp_ln339)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 392 [1/1] (1.64ns)   --->   "%store_ln345 = store i32 %tmp_36, i12 %patches_parameters_addr_25" [patchMaker.cpp:345]   --->   Operation 392 'store' 'store_ln345' <Predicate = (!icmp_ln339)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_72 : Operation 393 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 393 'br' 'br_ln0' <Predicate = (!icmp_ln339)> <Delay = 0.00>

State 73 <SV = 70> <Delay = 0.70>
ST_73 : Operation 394 [1/1] (0.70ns)   --->   "%add_ln353 = add i6 %empty, i6 1" [patchMaker.cpp:353]   --->   Operation 394 'add' 'add_ln353' <Predicate = (!icmp_ln284 & icmp_ln316 & icmp_ln316_1 & icmp_ln329)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln353 = zext i6 %add_ln353" [patchMaker.cpp:353]   --->   Operation 395 'zext' 'zext_ln353' <Predicate = (!icmp_ln284 & icmp_ln316 & icmp_ln316_1 & icmp_ln329)> <Delay = 0.00>
ST_73 : Operation 396 [1/1] (0.00ns)   --->   "%write_ln353 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %n_patches, i8 %zext_ln353" [patchMaker.cpp:353]   --->   Operation 396 'write' 'write_ln353' <Predicate = (!icmp_ln284 & icmp_ln316 & icmp_ln316_1 & icmp_ln329)> <Delay = 0.00>
ST_73 : Operation 397 [1/1] (0.00ns)   --->   "%br_ln354 = br void %.loopexit" [patchMaker.cpp:354]   --->   Operation 397 'br' 'br_ln354' <Predicate = (!icmp_ln284 & icmp_ln316 & icmp_ln316_1 & icmp_ln329)> <Delay = 0.00>
ST_73 : Operation 398 [1/1] (0.00ns)   --->   "%ret_ln357 = ret" [patchMaker.cpp:357]   --->   Operation 398 'ret' 'ret_ln357' <Predicate = true> <Delay = 0.00>

State 74 <SV = 4> <Delay = 0.00>
ST_74 : Operation 399 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 399 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 75 <SV = 1> <Delay = 1.62>
ST_75 : Operation 400 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 %add_ln287_1, void %.preheader2, i7 0, void %.preheader2.preheader.preheader" [patchMaker.cpp:287]   --->   Operation 400 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 401 [1/1] (0.00ns)   --->   "%a = phi i3 %select_ln287_1, void %.preheader2, i3 0, void %.preheader2.preheader.preheader" [patchMaker.cpp:291]   --->   Operation 401 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 402 [1/1] (0.00ns)   --->   "%b = phi i5 %add_ln289, void %.preheader2, i5 0, void %.preheader2.preheader.preheader" [patchMaker.cpp:289]   --->   Operation 402 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 403 [1/1] (0.70ns)   --->   "%add_ln287_1 = add i7 %indvar_flatten, i7 1" [patchMaker.cpp:287]   --->   Operation 403 'add' 'add_ln287_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 404 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 404 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 405 [1/1] (0.59ns)   --->   "%icmp_ln287 = icmp_eq  i7 %indvar_flatten, i7 80" [patchMaker.cpp:287]   --->   Operation 405 'icmp' 'icmp_ln287' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 406 [1/1] (0.00ns)   --->   "%br_ln287 = br i1 %icmp_ln287, void %.preheader2, void %.preheader1.preheader.preheader" [patchMaker.cpp:287]   --->   Operation 406 'br' 'br_ln287' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 407 [1/1] (0.57ns)   --->   "%add_ln287 = add i3 %a, i3 1" [patchMaker.cpp:287]   --->   Operation 407 'add' 'add_ln287' <Predicate = (!icmp_ln287)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 408 [1/1] (0.63ns)   --->   "%icmp_ln289 = icmp_eq  i5 %b, i5 16" [patchMaker.cpp:289]   --->   Operation 408 'icmp' 'icmp_ln289' <Predicate = (!icmp_ln287)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 409 [1/1] (0.27ns)   --->   "%select_ln287 = select i1 %icmp_ln289, i5 0, i5 %b" [patchMaker.cpp:287]   --->   Operation 409 'select' 'select_ln287' <Predicate = (!icmp_ln287)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 410 [1/1] (0.27ns)   --->   "%select_ln287_1 = select i1 %icmp_ln289, i3 %add_ln287, i3 %a" [patchMaker.cpp:287]   --->   Operation 410 'select' 'select_ln287_1' <Predicate = (!icmp_ln287)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_57 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln287, i1 0" [patchMaker.cpp:291]   --->   Operation 411 'bitconcatenate' 'tmp_57' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_75 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln291_1 = zext i6 %tmp_57" [patchMaker.cpp:291]   --->   Operation 412 'zext' 'zext_ln291_1' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_75 : Operation 413 [1/1] (0.00ns)   --->   "%wp_superpoints_addr_3 = getelementptr i32 %wp_superpoints, i64 0, i64 %zext_ln291_1" [patchMaker.cpp:291]   --->   Operation 413 'getelementptr' 'wp_superpoints_addr_3' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_75 : Operation 414 [1/1] (0.00ns)   --->   "%or_ln291 = or i6 %tmp_57, i6 1" [patchMaker.cpp:291]   --->   Operation 414 'or' 'or_ln291' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_75 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_58 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 0, i6 %or_ln291" [patchMaker.cpp:291]   --->   Operation 415 'bitconcatenate' 'tmp_58' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_75 : Operation 416 [1/1] (0.00ns)   --->   "%wp_superpoints_addr_4 = getelementptr i32 %wp_superpoints, i64 0, i64 %tmp_58" [patchMaker.cpp:291]   --->   Operation 416 'getelementptr' 'wp_superpoints_addr_4' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_75 : Operation 417 [1/1] (0.00ns)   --->   "%wp_superpoints1_addr_3 = getelementptr i32 %wp_superpoints1, i64 0, i64 %zext_ln291_1" [patchMaker.cpp:291]   --->   Operation 417 'getelementptr' 'wp_superpoints1_addr_3' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_75 : Operation 418 [1/1] (0.00ns)   --->   "%wp_superpoints1_addr_4 = getelementptr i32 %wp_superpoints1, i64 0, i64 %tmp_58" [patchMaker.cpp:291]   --->   Operation 418 'getelementptr' 'wp_superpoints1_addr_4' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_75 : Operation 419 [1/1] (0.00ns)   --->   "%wp_superpoints2_addr_3 = getelementptr i32 %wp_superpoints2, i64 0, i64 %zext_ln291_1" [patchMaker.cpp:291]   --->   Operation 419 'getelementptr' 'wp_superpoints2_addr_3' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_75 : Operation 420 [1/1] (0.00ns)   --->   "%wp_superpoints2_addr_4 = getelementptr i32 %wp_superpoints2, i64 0, i64 %tmp_58" [patchMaker.cpp:291]   --->   Operation 420 'getelementptr' 'wp_superpoints2_addr_4' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_75 : Operation 421 [1/1] (0.00ns)   --->   "%wp_superpoints3_addr_3 = getelementptr i32 %wp_superpoints3, i64 0, i64 %zext_ln291_1" [patchMaker.cpp:291]   --->   Operation 421 'getelementptr' 'wp_superpoints3_addr_3' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_75 : Operation 422 [1/1] (0.00ns)   --->   "%wp_superpoints3_addr_4 = getelementptr i32 %wp_superpoints3, i64 0, i64 %tmp_58" [patchMaker.cpp:291]   --->   Operation 422 'getelementptr' 'wp_superpoints3_addr_4' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_75 : Operation 423 [1/1] (0.00ns)   --->   "%wp_superpoints4_addr_3 = getelementptr i32 %wp_superpoints4, i64 0, i64 %zext_ln291_1" [patchMaker.cpp:291]   --->   Operation 423 'getelementptr' 'wp_superpoints4_addr_3' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_75 : Operation 424 [1/1] (0.00ns)   --->   "%wp_superpoints4_addr_4 = getelementptr i32 %wp_superpoints4, i64 0, i64 %tmp_58" [patchMaker.cpp:291]   --->   Operation 424 'getelementptr' 'wp_superpoints4_addr_4' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_75 : Operation 425 [2/2] (0.69ns)   --->   "%wp_superpoints_load_3 = load i5 %wp_superpoints_addr_3" [patchMaker.cpp:291]   --->   Operation 425 'load' 'wp_superpoints_load_3' <Predicate = (!icmp_ln287)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 426 [2/2] (0.69ns)   --->   "%wp_superpoints1_load_2 = load i5 %wp_superpoints1_addr_3" [patchMaker.cpp:291]   --->   Operation 426 'load' 'wp_superpoints1_load_2' <Predicate = (!icmp_ln287)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 427 [2/2] (0.69ns)   --->   "%wp_superpoints2_load_2 = load i5 %wp_superpoints2_addr_3" [patchMaker.cpp:291]   --->   Operation 427 'load' 'wp_superpoints2_load_2' <Predicate = (!icmp_ln287)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 428 [2/2] (0.69ns)   --->   "%wp_superpoints3_load_2 = load i5 %wp_superpoints3_addr_3" [patchMaker.cpp:291]   --->   Operation 428 'load' 'wp_superpoints3_load_2' <Predicate = (!icmp_ln287)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 429 [2/2] (0.69ns)   --->   "%wp_superpoints4_load_2 = load i5 %wp_superpoints4_addr_3" [patchMaker.cpp:291]   --->   Operation 429 'load' 'wp_superpoints4_load_2' <Predicate = (!icmp_ln287)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 430 [2/2] (0.69ns)   --->   "%wp_superpoints_load_4 = load i5 %wp_superpoints_addr_4" [patchMaker.cpp:291]   --->   Operation 430 'load' 'wp_superpoints_load_4' <Predicate = (!icmp_ln287)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 431 [2/2] (0.69ns)   --->   "%wp_superpoints1_load_3 = load i5 %wp_superpoints1_addr_4" [patchMaker.cpp:291]   --->   Operation 431 'load' 'wp_superpoints1_load_3' <Predicate = (!icmp_ln287)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 432 [2/2] (0.69ns)   --->   "%wp_superpoints2_load_3 = load i5 %wp_superpoints2_addr_4" [patchMaker.cpp:291]   --->   Operation 432 'load' 'wp_superpoints2_load_3' <Predicate = (!icmp_ln287)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 433 [2/2] (0.69ns)   --->   "%wp_superpoints3_load_3 = load i5 %wp_superpoints3_addr_4" [patchMaker.cpp:291]   --->   Operation 433 'load' 'wp_superpoints3_load_3' <Predicate = (!icmp_ln287)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 434 [2/2] (0.69ns)   --->   "%wp_superpoints4_load_3 = load i5 %wp_superpoints4_addr_4" [patchMaker.cpp:291]   --->   Operation 434 'load' 'wp_superpoints4_load_3' <Predicate = (!icmp_ln287)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 435 [1/1] (0.70ns)   --->   "%add_ln289 = add i5 %select_ln287, i5 1" [patchMaker.cpp:289]   --->   Operation 435 'add' 'add_ln289' <Predicate = (!icmp_ln287)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 2> <Delay = 2.82>
ST_76 : Operation 436 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_287_1_VITIS_LOOP_289_2_str"   --->   Operation 436 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_76 : Operation 437 [1/1] (0.00ns)   --->   "%empty_135 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80"   --->   Operation 437 'speclooptripcount' 'empty_135' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_76 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_56 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln287_1, i4 0" [patchMaker.cpp:291]   --->   Operation 438 'bitconcatenate' 'tmp_56' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_76 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_176_cast = zext i7 %tmp_56" [patchMaker.cpp:291]   --->   Operation 439 'zext' 'tmp_176_cast' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_76 : Operation 440 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 440 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_76 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln291 = zext i5 %select_ln287" [patchMaker.cpp:291]   --->   Operation 441 'zext' 'zext_ln291' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_76 : Operation 442 [1/1] (0.70ns)   --->   "%add_ln291 = add i8 %tmp_176_cast, i8 %zext_ln291" [patchMaker.cpp:291]   --->   Operation 442 'add' 'add_ln291' <Predicate = (!icmp_ln287)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln291_2 = zext i8 %add_ln291" [patchMaker.cpp:291]   --->   Operation 443 'zext' 'zext_ln291_2' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_76 : Operation 444 [1/1] (0.00ns)   --->   "%patches_superpoints_addr_5 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln291_2" [patchMaker.cpp:291]   --->   Operation 444 'getelementptr' 'patches_superpoints_addr_5' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_76 : Operation 445 [1/1] (0.00ns)   --->   "%specloopname_ln289 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [patchMaker.cpp:289]   --->   Operation 445 'specloopname' 'specloopname_ln289' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_76 : Operation 446 [1/2] (0.69ns)   --->   "%wp_superpoints_load_3 = load i5 %wp_superpoints_addr_3" [patchMaker.cpp:291]   --->   Operation 446 'load' 'wp_superpoints_load_3' <Predicate = (!icmp_ln287)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_76 : Operation 447 [1/2] (0.69ns)   --->   "%wp_superpoints1_load_2 = load i5 %wp_superpoints1_addr_3" [patchMaker.cpp:291]   --->   Operation 447 'load' 'wp_superpoints1_load_2' <Predicate = (!icmp_ln287)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_76 : Operation 448 [1/2] (0.69ns)   --->   "%wp_superpoints2_load_2 = load i5 %wp_superpoints2_addr_3" [patchMaker.cpp:291]   --->   Operation 448 'load' 'wp_superpoints2_load_2' <Predicate = (!icmp_ln287)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_76 : Operation 449 [1/2] (0.69ns)   --->   "%wp_superpoints3_load_2 = load i5 %wp_superpoints3_addr_3" [patchMaker.cpp:291]   --->   Operation 449 'load' 'wp_superpoints3_load_2' <Predicate = (!icmp_ln287)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_76 : Operation 450 [1/2] (0.69ns)   --->   "%wp_superpoints4_load_2 = load i5 %wp_superpoints4_addr_3" [patchMaker.cpp:291]   --->   Operation 450 'load' 'wp_superpoints4_load_2' <Predicate = (!icmp_ln287)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_76 : Operation 451 [1/1] (0.48ns)   --->   "%phi_V = mux i32 @_ssdm_op_Mux.ap_auto.5i32.i3, i32 %wp_superpoints_load_3, i32 %wp_superpoints1_load_2, i32 %wp_superpoints2_load_2, i32 %wp_superpoints3_load_2, i32 %wp_superpoints4_load_2, i3 %select_ln287_1" [patchMaker.cpp:291]   --->   Operation 451 'mux' 'phi_V' <Predicate = (!icmp_ln287)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 452 [1/2] (0.69ns)   --->   "%wp_superpoints_load_4 = load i5 %wp_superpoints_addr_4" [patchMaker.cpp:291]   --->   Operation 452 'load' 'wp_superpoints_load_4' <Predicate = (!icmp_ln287)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_76 : Operation 453 [1/2] (0.69ns)   --->   "%wp_superpoints1_load_3 = load i5 %wp_superpoints1_addr_4" [patchMaker.cpp:291]   --->   Operation 453 'load' 'wp_superpoints1_load_3' <Predicate = (!icmp_ln287)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_76 : Operation 454 [1/2] (0.69ns)   --->   "%wp_superpoints2_load_3 = load i5 %wp_superpoints2_addr_4" [patchMaker.cpp:291]   --->   Operation 454 'load' 'wp_superpoints2_load_3' <Predicate = (!icmp_ln287)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_76 : Operation 455 [1/2] (0.69ns)   --->   "%wp_superpoints3_load_3 = load i5 %wp_superpoints3_addr_4" [patchMaker.cpp:291]   --->   Operation 455 'load' 'wp_superpoints3_load_3' <Predicate = (!icmp_ln287)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_76 : Operation 456 [1/2] (0.69ns)   --->   "%wp_superpoints4_load_3 = load i5 %wp_superpoints4_addr_4" [patchMaker.cpp:291]   --->   Operation 456 'load' 'wp_superpoints4_load_3' <Predicate = (!icmp_ln287)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_76 : Operation 457 [1/1] (0.48ns)   --->   "%z_V = mux i32 @_ssdm_op_Mux.ap_auto.5i32.i3, i32 %wp_superpoints_load_4, i32 %wp_superpoints1_load_3, i32 %wp_superpoints2_load_3, i32 %wp_superpoints3_load_3, i32 %wp_superpoints4_load_3, i3 %select_ln287_1" [patchMaker.cpp:291]   --->   Operation 457 'mux' 'z_V' <Predicate = (!icmp_ln287)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 458 [1/1] (0.00ns)   --->   "%ret = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %phi_V, i32 %z_V"   --->   Operation 458 'bitconcatenate' 'ret' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_76 : Operation 459 [1/1] (1.64ns)   --->   "%store_ln291 = store i64 %ret, i12 %patches_superpoints_addr_5" [patchMaker.cpp:291]   --->   Operation 459 'store' 'store_ln291' <Predicate = (!icmp_ln287)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_76 : Operation 460 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2.preheader"   --->   Operation 460 'br' 'br_ln0' <Predicate = (!icmp_ln287)> <Delay = 0.00>

State 77 <SV = 2> <Delay = 0.38>
ST_77 : Operation 461 [1/1] (0.38ns)   --->   "%br_ln295 = br void %.preheader1.preheader" [patchMaker.cpp:295]   --->   Operation 461 'br' 'br_ln295' <Predicate = true> <Delay = 0.38>

State 78 <SV = 3> <Delay = 2.93>
ST_78 : Operation 462 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i7 %add_ln295_1, void %.preheader1, i7 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:295]   --->   Operation 462 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 463 [1/1] (0.00ns)   --->   "%a_4 = phi i3 %select_ln295_1, void %.preheader1, i3 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:301]   --->   Operation 463 'phi' 'a_4' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 464 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i6 %select_ln297_2, void %.preheader1, i6 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:297]   --->   Operation 464 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 465 [1/1] (0.00ns)   --->   "%b_8 = phi i3 %select_ln297_1, void %.preheader1, i3 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:297]   --->   Operation 465 'phi' 'b_8' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 466 [1/1] (0.00ns)   --->   "%c = phi i3 %add_ln299, void %.preheader1, i3 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:299]   --->   Operation 466 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 467 [1/1] (0.70ns)   --->   "%add_ln295_1 = add i7 %indvar_flatten21, i7 1" [patchMaker.cpp:295]   --->   Operation 467 'add' 'add_ln295_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 468 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 468 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 469 [1/1] (0.59ns)   --->   "%icmp_ln295 = icmp_eq  i7 %indvar_flatten21, i7 120" [patchMaker.cpp:295]   --->   Operation 469 'icmp' 'icmp_ln295' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 470 [1/1] (0.00ns)   --->   "%br_ln295 = br i1 %icmp_ln295, void %.preheader1, void" [patchMaker.cpp:295]   --->   Operation 470 'br' 'br_ln295' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 471 [1/1] (0.57ns)   --->   "%add_ln295 = add i3 %a_4, i3 1" [patchMaker.cpp:295]   --->   Operation 471 'add' 'add_ln295' <Predicate = (!icmp_ln295)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 472 [1/1] (0.61ns)   --->   "%icmp_ln297 = icmp_eq  i6 %indvar_flatten7, i6 24" [patchMaker.cpp:297]   --->   Operation 472 'icmp' 'icmp_ln297' <Predicate = (!icmp_ln295)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 473 [1/1] (0.27ns)   --->   "%select_ln295 = select i1 %icmp_ln297, i3 0, i3 %b_8" [patchMaker.cpp:295]   --->   Operation 473 'select' 'select_ln295' <Predicate = (!icmp_ln295)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 474 [1/1] (0.27ns)   --->   "%select_ln295_1 = select i1 %icmp_ln297, i3 %add_ln295, i3 %a_4" [patchMaker.cpp:295]   --->   Operation 474 'select' 'select_ln295_1' <Predicate = (!icmp_ln295)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node and_ln295)   --->   "%xor_ln295 = xor i1 %icmp_ln297, i1 1" [patchMaker.cpp:295]   --->   Operation 475 'xor' 'xor_ln295' <Predicate = (!icmp_ln295)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 476 [1/1] (0.49ns)   --->   "%icmp_ln299 = icmp_eq  i3 %c, i3 6" [patchMaker.cpp:299]   --->   Operation 476 'icmp' 'icmp_ln299' <Predicate = (!icmp_ln295)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 477 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln295 = and i1 %icmp_ln299, i1 %xor_ln295" [patchMaker.cpp:295]   --->   Operation 477 'and' 'and_ln295' <Predicate = (!icmp_ln295)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 478 [1/1] (0.57ns)   --->   "%add_ln297 = add i3 %select_ln295, i3 1" [patchMaker.cpp:297]   --->   Operation 478 'add' 'add_ln297' <Predicate = (!icmp_ln295)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node select_ln297)   --->   "%or_ln297 = or i1 %and_ln295, i1 %icmp_ln297" [patchMaker.cpp:297]   --->   Operation 479 'or' 'or_ln297' <Predicate = (!icmp_ln295)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 480 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln297 = select i1 %or_ln297, i3 0, i3 %c" [patchMaker.cpp:297]   --->   Operation 480 'select' 'select_ln297' <Predicate = (!icmp_ln295)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 481 [1/1] (0.27ns)   --->   "%select_ln297_1 = select i1 %and_ln295, i3 %add_ln297, i3 %select_ln295" [patchMaker.cpp:297]   --->   Operation 481 'select' 'select_ln297_1' <Predicate = (!icmp_ln295)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 482 [1/1] (0.00ns)   --->   "%trunc_ln301 = trunc i3 %select_ln297_1" [patchMaker.cpp:301]   --->   Operation 482 'trunc' 'trunc_ln301' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_78 : Operation 483 [1/1] (0.00ns)   --->   "%p_shl2_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln301, i3 0" [patchMaker.cpp:301]   --->   Operation 483 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_78 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_95 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %select_ln297_1, i1 0" [patchMaker.cpp:301]   --->   Operation 484 'bitconcatenate' 'tmp_95' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_78 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln301_3 = zext i4 %tmp_95" [patchMaker.cpp:301]   --->   Operation 485 'zext' 'zext_ln301_3' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_78 : Operation 486 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln301 = sub i5 %p_shl2_cast, i5 %zext_ln301_3" [patchMaker.cpp:301]   --->   Operation 486 'sub' 'sub_ln301' <Predicate = (!icmp_ln295)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_78 : Operation 487 [1/1] (0.00ns)   --->   "%zext_ln301_7 = zext i3 %select_ln297" [patchMaker.cpp:301]   --->   Operation 487 'zext' 'zext_ln301_7' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_78 : Operation 488 [1/1] (0.49ns) (root node of TernaryAdder)   --->   "%add_ln301_1 = add i5 %sub_ln301, i5 %zext_ln301_7" [patchMaker.cpp:301]   --->   Operation 488 'add' 'add_ln301_1' <Predicate = (!icmp_ln295)> <Delay = 0.49> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_78 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln301_8 = zext i5 %add_ln301_1" [patchMaker.cpp:301]   --->   Operation 489 'zext' 'zext_ln301_8' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_78 : Operation 490 [1/1] (0.00ns)   --->   "%wp_parameters_addr = getelementptr i32 %wp_parameters, i64 0, i64 %zext_ln301_8" [patchMaker.cpp:301]   --->   Operation 490 'getelementptr' 'wp_parameters_addr' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_78 : Operation 491 [1/1] (0.00ns)   --->   "%wp_parameters5_addr = getelementptr i1 %wp_parameters5, i64 0, i64 %zext_ln301_8" [patchMaker.cpp:301]   --->   Operation 491 'getelementptr' 'wp_parameters5_addr' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_78 : Operation 492 [1/1] (0.00ns)   --->   "%wp_parameters6_addr = getelementptr i32 %wp_parameters6, i64 0, i64 %zext_ln301_8" [patchMaker.cpp:301]   --->   Operation 492 'getelementptr' 'wp_parameters6_addr' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_78 : Operation 493 [1/1] (0.00ns)   --->   "%wp_parameters7_addr = getelementptr i1 %wp_parameters7, i64 0, i64 %zext_ln301_8" [patchMaker.cpp:301]   --->   Operation 493 'getelementptr' 'wp_parameters7_addr' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_78 : Operation 494 [1/1] (0.00ns)   --->   "%wp_parameters8_addr = getelementptr i32 %wp_parameters8, i64 0, i64 %zext_ln301_8" [patchMaker.cpp:301]   --->   Operation 494 'getelementptr' 'wp_parameters8_addr' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_78 : Operation 495 [2/2] (0.69ns)   --->   "%wp_parameters_load = load i5 %wp_parameters_addr" [patchMaker.cpp:301]   --->   Operation 495 'load' 'wp_parameters_load' <Predicate = (!icmp_ln295)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_78 : Operation 496 [2/2] (0.63ns)   --->   "%wp_parameters5_load = load i5 %wp_parameters5_addr" [patchMaker.cpp:301]   --->   Operation 496 'load' 'wp_parameters5_load' <Predicate = (!icmp_ln295)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 24> <RAM>
ST_78 : Operation 497 [2/2] (0.69ns)   --->   "%wp_parameters6_load = load i5 %wp_parameters6_addr" [patchMaker.cpp:301]   --->   Operation 497 'load' 'wp_parameters6_load' <Predicate = (!icmp_ln295)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_78 : Operation 498 [2/2] (0.63ns)   --->   "%wp_parameters7_load = load i5 %wp_parameters7_addr" [patchMaker.cpp:301]   --->   Operation 498 'load' 'wp_parameters7_load' <Predicate = (!icmp_ln295)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 24> <RAM>
ST_78 : Operation 499 [2/2] (0.69ns)   --->   "%wp_parameters8_load = load i5 %wp_parameters8_addr" [patchMaker.cpp:301]   --->   Operation 499 'load' 'wp_parameters8_load' <Predicate = (!icmp_ln295)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_78 : Operation 500 [1/1] (0.57ns)   --->   "%add_ln299 = add i3 %select_ln297, i3 1" [patchMaker.cpp:299]   --->   Operation 500 'add' 'add_ln299' <Predicate = (!icmp_ln295)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 501 [1/1] (0.70ns)   --->   "%add_ln297_1 = add i6 %indvar_flatten7, i6 1" [patchMaker.cpp:297]   --->   Operation 501 'add' 'add_ln297_1' <Predicate = (!icmp_ln295)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 502 [1/1] (0.29ns)   --->   "%select_ln297_2 = select i1 %icmp_ln297, i6 1, i6 %add_ln297_1" [patchMaker.cpp:297]   --->   Operation 502 'select' 'select_ln297_2' <Predicate = (!icmp_ln295)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 79 <SV = 4> <Delay = 3.14>
ST_79 : Operation 503 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_295_3_VITIS_LOOP_297_4_VITIS_LOOP_299_5_str"   --->   Operation 503 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_79 : Operation 504 [1/1] (0.00ns)   --->   "%empty_136 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120"   --->   Operation 504 'speclooptripcount' 'empty_136' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_79 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_60 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln295_1, i2 0" [patchMaker.cpp:301]   --->   Operation 505 'bitconcatenate' 'tmp_60' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_79 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln297 = zext i5 %tmp_60" [patchMaker.cpp:297]   --->   Operation 506 'zext' 'zext_ln297' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_79 : Operation 507 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 507 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_79 : Operation 508 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_297_4_VITIS_LOOP_299_5_str"   --->   Operation 508 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_79 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln301_2 = zext i3 %select_ln297_1" [patchMaker.cpp:301]   --->   Operation 509 'zext' 'zext_ln301_2' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_79 : Operation 510 [1/1] (0.70ns)   --->   "%add_ln301 = add i6 %zext_ln297, i6 %zext_ln301_2" [patchMaker.cpp:301]   --->   Operation 510 'add' 'add_ln301' <Predicate = (!icmp_ln295)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_96 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln301, i3 0" [patchMaker.cpp:301]   --->   Operation 511 'bitconcatenate' 'tmp_96' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_79 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln301_4 = zext i9 %tmp_96" [patchMaker.cpp:301]   --->   Operation 512 'zext' 'zext_ln301_4' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_79 : Operation 513 [1/1] (0.00ns)   --->   "%tmp_97 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln301, i1 0" [patchMaker.cpp:301]   --->   Operation 513 'bitconcatenate' 'tmp_97' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_79 : Operation 514 [1/1] (0.00ns)   --->   "%zext_ln301_5 = zext i7 %tmp_97" [patchMaker.cpp:301]   --->   Operation 514 'zext' 'zext_ln301_5' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_79 : Operation 515 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln301_1 = sub i12 %zext_ln301_4, i12 %zext_ln301_5" [patchMaker.cpp:301]   --->   Operation 515 'sub' 'sub_ln301_1' <Predicate = (!icmp_ln295)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_79 : Operation 516 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 516 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_79 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln301_6 = zext i3 %select_ln297" [patchMaker.cpp:301]   --->   Operation 517 'zext' 'zext_ln301_6' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_79 : Operation 518 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln301_2 = add i12 %sub_ln301_1, i12 %zext_ln301_6" [patchMaker.cpp:301]   --->   Operation 518 'add' 'add_ln301_2' <Predicate = (!icmp_ln295)> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_79 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln301_9 = zext i12 %add_ln301_2" [patchMaker.cpp:301]   --->   Operation 519 'zext' 'zext_ln301_9' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_79 : Operation 520 [1/1] (0.00ns)   --->   "%patches_parameters_addr_24 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln301_9" [patchMaker.cpp:301]   --->   Operation 520 'getelementptr' 'patches_parameters_addr_24' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_79 : Operation 521 [1/1] (0.00ns)   --->   "%specloopname_ln299 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [patchMaker.cpp:299]   --->   Operation 521 'specloopname' 'specloopname_ln299' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_79 : Operation 522 [1/2] (0.69ns)   --->   "%wp_parameters_load = load i5 %wp_parameters_addr" [patchMaker.cpp:301]   --->   Operation 522 'load' 'wp_parameters_load' <Predicate = (!icmp_ln295)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_79 : Operation 523 [1/2] (0.63ns)   --->   "%wp_parameters5_load = load i5 %wp_parameters5_addr" [patchMaker.cpp:301]   --->   Operation 523 'load' 'wp_parameters5_load' <Predicate = (!icmp_ln295)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 24> <RAM>
ST_79 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln301 = zext i1 %wp_parameters5_load" [patchMaker.cpp:301]   --->   Operation 524 'zext' 'zext_ln301' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_79 : Operation 525 [1/2] (0.69ns)   --->   "%wp_parameters6_load = load i5 %wp_parameters6_addr" [patchMaker.cpp:301]   --->   Operation 525 'load' 'wp_parameters6_load' <Predicate = (!icmp_ln295)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_79 : Operation 526 [1/2] (0.63ns)   --->   "%wp_parameters7_load = load i5 %wp_parameters7_addr" [patchMaker.cpp:301]   --->   Operation 526 'load' 'wp_parameters7_load' <Predicate = (!icmp_ln295)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 24> <RAM>
ST_79 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln301_1 = zext i1 %wp_parameters7_load" [patchMaker.cpp:301]   --->   Operation 527 'zext' 'zext_ln301_1' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_79 : Operation 528 [1/2] (0.69ns)   --->   "%wp_parameters8_load = load i5 %wp_parameters8_addr" [patchMaker.cpp:301]   --->   Operation 528 'load' 'wp_parameters8_load' <Predicate = (!icmp_ln295)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_79 : Operation 529 [1/1] (0.48ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.5i32.i3, i32 %wp_parameters_load, i32 %zext_ln301, i32 %wp_parameters6_load, i32 %zext_ln301_1, i32 %wp_parameters8_load, i3 %select_ln295_1" [patchMaker.cpp:301]   --->   Operation 529 'mux' 'tmp_s' <Predicate = (!icmp_ln295)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 530 [1/1] (1.64ns)   --->   "%store_ln301 = store i32 %tmp_s, i12 %patches_parameters_addr_24" [patchMaker.cpp:301]   --->   Operation 530 'store' 'store_ln301' <Predicate = (!icmp_ln295)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_79 : Operation 531 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1.preheader"   --->   Operation 531 'br' 'br_ln0' <Predicate = (!icmp_ln295)> <Delay = 0.00>

State 80 <SV = 4> <Delay = 0.00>
ST_80 : Operation 532 [1/1] (0.00ns)   --->   "%write_ln310 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %n_patches, i8 1" [patchMaker.cpp:310]   --->   Operation 532 'write' 'write_ln310' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 533 [1/1] (0.00ns)   --->   "%br_ln311 = br void %.loopexit" [patchMaker.cpp:311]   --->   Operation 533 'br' 'br_ln311' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.11ns
The critical path consists of the following:
	wire read on port 'n_patches_read' [15]  (0 ns)
	'add' operation ('sub', patchMaker.cpp:284) [32]  (0.705 ns)
	'sub' operation ('empty_138', patchMaker.cpp:284) [37]  (0 ns)
	'add' operation ('empty_139', patchMaker.cpp:284) [38]  (0.756 ns)
	'getelementptr' operation ('patches_parameters_addr', patchMaker.cpp:284) [40]  (0 ns)
	'load' operation ('patches_parameters_load', patchMaker.cpp:284) on array 'patches_parameters' [41]  (1.65 ns)

 <State 2>: 2.5ns
The critical path consists of the following:
	'load' operation ('patches_parameters_load', patchMaker.cpp:284) on array 'patches_parameters' [41]  (1.65 ns)
	'icmp' operation ('icmp_ln316', patchMaker.cpp:316) [42]  (0.859 ns)

 <State 3>: 0.699ns
The critical path consists of the following:
	'load' operation ('wp_superpoints_load') on array 'wp_superpoints' [48]  (0.699 ns)

 <State 4>: 6.09ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', patchMaker.cpp:316) [60]  (0 ns)
	'add' operation ('add_ln318_1', patchMaker.cpp:318) [70]  (0.785 ns)
	'add' operation ('add_ln318', patchMaker.cpp:318) [72]  (0.797 ns)
	'mul' operation ('mul_ln318', patchMaker.cpp:318) [75]  (4.51 ns)

 <State 5>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 6>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 7>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 8>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 9>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 10>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 11>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 12>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 13>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 14>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 15>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 16>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 17>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 18>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 19>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 20>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 21>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 22>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 23>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 24>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 25>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 26>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 27>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 28>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 29>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 30>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 31>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 32>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 33>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 34>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 35>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 36>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 37>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 38>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 39>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 40>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 41>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 42>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 43>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 44>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 45>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 46>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 47>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 48>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 49>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 50>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 51>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 52>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 53>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 54>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 55>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 56>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 57>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 58>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 59>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 60>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 61>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 62>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 63>: 1.25ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)

 <State 64>: 3.71ns
The critical path consists of the following:
	'urem' operation ('urem_ln318', patchMaker.cpp:318) [83]  (1.25 ns)
	'add' operation ('add_ln318_3', patchMaker.cpp:318) [85]  (0.819 ns)
	'getelementptr' operation ('patches_superpoints_addr', patchMaker.cpp:318) [87]  (0 ns)
	'load' operation ('packedCoordinates.V', patchMaker.cpp:318) on array 'patches_superpoints' [88]  (1.65 ns)

 <State 65>: 7ns
The critical path consists of the following:
	'or' operation ('or_ln319', patchMaker.cpp:319) [95]  (0 ns)
	'mul' operation ('mul_ln319', patchMaker.cpp:319) [98]  (4.51 ns)
	'add' operation ('add_ln319', patchMaker.cpp:319) [102]  (0 ns)
	'add' operation ('add_ln319_1', patchMaker.cpp:319) [104]  (0.838 ns)
	'or' operation ('or_ln319_1', patchMaker.cpp:319) [106]  (0 ns)
	'getelementptr' operation ('patches_superpoints_addr_6', patchMaker.cpp:319) [108]  (0 ns)
	'load' operation ('packedCoordinates.V', patchMaker.cpp:319) on array 'patches_superpoints' [109]  (1.65 ns)

 <State 66>: 2.5ns
The critical path consists of the following:
	'load' operation ('packedCoordinates.V', patchMaker.cpp:319) on array 'patches_superpoints' [109]  (1.65 ns)
	'icmp' operation ('icmp_ln874_4') [112]  (0.859 ns)

 <State 67>: 0.725ns
The critical path consists of the following:
	'add' operation ('add_ln335', patchMaker.cpp:335) [124]  (0.725 ns)

 <State 68>: 1.62ns
The critical path consists of the following:
	'phi' operation ('b', patchMaker.cpp:333) with incoming values : ('add_ln333', patchMaker.cpp:333) [129]  (0 ns)
	'icmp' operation ('icmp_ln333', patchMaker.cpp:333) [138]  (0.637 ns)
	'select' operation ('select_ln331', patchMaker.cpp:331) [139]  (0.278 ns)
	'add' operation ('add_ln333', patchMaker.cpp:333) [179]  (0.707 ns)

 <State 69>: 3.09ns
The critical path consists of the following:
	'add' operation ('add_ln335_1', patchMaker.cpp:335) [143]  (0.705 ns)
	'add' operation ('add_ln335_2', patchMaker.cpp:335) [147]  (0.745 ns)
	'getelementptr' operation ('patches_superpoints_addr_7', patchMaker.cpp:335) [149]  (0 ns)
	'store' operation ('store_ln335', patchMaker.cpp:335) of variable 'ret' on array 'patches_superpoints' [178]  (1.65 ns)

 <State 70>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten51', patchMaker.cpp:339) with incoming values : ('add_ln339_1', patchMaker.cpp:339) [184]  (0.387 ns)

 <State 71>: 2.94ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten37', patchMaker.cpp:341) with incoming values : ('select_ln341_2', patchMaker.cpp:341) [186]  (0 ns)
	'icmp' operation ('icmp_ln341', patchMaker.cpp:341) [197]  (0.619 ns)
	'select' operation ('select_ln339', patchMaker.cpp:339) [198]  (0.278 ns)
	'add' operation ('add_ln341', patchMaker.cpp:341) [208]  (0.572 ns)
	'select' operation ('select_ln341_1', patchMaker.cpp:341) [212]  (0.278 ns)
	'sub' operation ('sub_ln345', patchMaker.cpp:345) [218]  (0 ns)
	'add' operation ('add_ln345_2', patchMaker.cpp:345) [228]  (0.493 ns)
	'getelementptr' operation ('wp_parameters_addr_19', patchMaker.cpp:345) [230]  (0 ns)
	'load' operation ('wp_parameters_load_14', patchMaker.cpp:345) on array 'wp_parameters' [239]  (0.699 ns)

 <State 72>: 3.89ns
The critical path consists of the following:
	'add' operation ('add_ln345', patchMaker.cpp:345) [201]  (0.735 ns)
	'add' operation ('add_ln345_1', patchMaker.cpp:345) [219]  (0.755 ns)
	'sub' operation ('sub_ln345_1', patchMaker.cpp:345) [224]  (0 ns)
	'add' operation ('add_ln345_3', patchMaker.cpp:345) [235]  (0.756 ns)
	'getelementptr' operation ('patches_parameters_addr_25', patchMaker.cpp:345) [237]  (0 ns)
	'store' operation ('store_ln345', patchMaker.cpp:345) of variable 'tmp_36', patchMaker.cpp:345 on array 'patches_parameters' [247]  (1.65 ns)

 <State 73>: 0.706ns
The critical path consists of the following:
	'add' operation ('add_ln353', patchMaker.cpp:353) [253]  (0.706 ns)

 <State 74>: 0ns
The critical path consists of the following:

 <State 75>: 1.62ns
The critical path consists of the following:
	'phi' operation ('b', patchMaker.cpp:289) with incoming values : ('add_ln289', patchMaker.cpp:289) [264]  (0 ns)
	'icmp' operation ('icmp_ln289', patchMaker.cpp:289) [273]  (0.637 ns)
	'select' operation ('select_ln287', patchMaker.cpp:287) [274]  (0.278 ns)
	'add' operation ('add_ln289', patchMaker.cpp:289) [312]  (0.707 ns)

 <State 76>: 2.83ns
The critical path consists of the following:
	'load' operation ('wp_superpoints_load_3', patchMaker.cpp:291) on array 'wp_superpoints' [298]  (0.699 ns)
	'mux' operation ('phi.V', patchMaker.cpp:291) [303]  (0.486 ns)
	'store' operation ('store_ln291', patchMaker.cpp:291) of variable 'ret' on array 'patches_superpoints' [311]  (1.65 ns)

 <State 77>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten21', patchMaker.cpp:295) with incoming values : ('add_ln295_1', patchMaker.cpp:295) [317]  (0.387 ns)

 <State 78>: 2.94ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten7', patchMaker.cpp:297) with incoming values : ('select_ln297_2', patchMaker.cpp:297) [319]  (0 ns)
	'icmp' operation ('icmp_ln297', patchMaker.cpp:297) [330]  (0.619 ns)
	'select' operation ('select_ln295', patchMaker.cpp:295) [331]  (0.278 ns)
	'add' operation ('add_ln297', patchMaker.cpp:297) [339]  (0.572 ns)
	'select' operation ('select_ln297_1', patchMaker.cpp:297) [343]  (0.278 ns)
	'sub' operation ('sub_ln301', patchMaker.cpp:301) [349]  (0 ns)
	'add' operation ('add_ln301_1', patchMaker.cpp:301) [359]  (0.493 ns)
	'getelementptr' operation ('wp_parameters_addr', patchMaker.cpp:301) [361]  (0 ns)
	'load' operation ('wp_parameters_load', patchMaker.cpp:301) on array 'wp_parameters' [370]  (0.699 ns)

 <State 79>: 3.15ns
The critical path consists of the following:
	'add' operation ('add_ln301', patchMaker.cpp:301) [350]  (0.707 ns)
	'sub' operation ('sub_ln301_1', patchMaker.cpp:301) [355]  (0 ns)
	'add' operation ('add_ln301_2', patchMaker.cpp:301) [366]  (0.797 ns)
	'getelementptr' operation ('patches_parameters_addr_24', patchMaker.cpp:301) [368]  (0 ns)
	'store' operation ('store_ln301', patchMaker.cpp:301) of variable 'tmp_s', patchMaker.cpp:301 on array 'patches_parameters' [378]  (1.65 ns)

 <State 80>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
