Manish Anand , Edmund B. Nightingale , Jason Flinn, Self-tuning wireless network power management, Proceedings of the 9th annual international conference on Mobile computing and networking, September 14-19, 2003, San Diego, CA, USA[doi>10.1145/938985.939004]
Navid Azizi , Farid N. Najm , Andreas Moshovos, Low-leakage asymmetric-cell SRAM, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.4, p.701-715, August 2003[doi>10.1109/TVLSI.2003.816139]
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
J. Bunda , D. Fussell , W. C. Athas, Energy-efficient instruction set architecture for CMOS microprocessors, Proceedings of the 28th Hawaii International Conference on System Sciences, p.298, January 04-07, 1995
Yun Cao , Hiroyuki Tomiyama , Takanori Okuma , Hiroto Yasuura, Data memory design considering effective bitwidth for low-energy embedded systems, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan[doi>10.1145/581199.581245]
Francky Catthoor , Eddy de Greef , Sven Suytack, Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design, Kluwer Academic Publishers, Norwell, MA, 1998
Surendar Chandra , Amin Vahdat, Application-specific Network Management for Energy-Aware Streaming of Popular Multimedia Formats, Proceedings of the General Track of the annual conference on USENIX Annual Technical Conference, p.329-342, June 10-15, 2002
Naehyuck Chang , Inseok Choi , Hojun Shim, DLS: dynamic backlight luminance scaling of liquid crystal display, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.8, p.837-846, August 2004[doi>10.1109/TVLSI.2004.831472]
Inseok Choi , Hojun Shim , Naehyuck Chang, Low-power color TFT LCD display for hand-held embedded systems, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA[doi>10.1145/566408.566440]
Delaluz, V., Kandemir, M., and Sezer, U., eds. 2003. Improving Off-Chip Memory Energy Behavior in a Multi-Processor, Multi-Bank Environment. Lecture Notes in Computer Science, vol. 2624. Springer.
V. Delaluz , M. Kandemir , N. Vijaykrishnan , M. J. Irwin, Energy-oriented compiler optimizations for partitioned memory architectures, Proceedings of the 2000 international conference on Compilers, architecture, and synthesis for embedded systems, p.138-147, November 17-19, 2000, San Jose, California, USA[doi>10.1145/354880.354900]
V. Delaluz , M. Kandemir , N. Vijaykrishnan , A. Sivasubramaniam , M. J. Irwin, DRAM Energy Management Using Sof ware and Hardware Directed Power Mode Control, Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p.159, January 20-24, 2001
Fred Douglis , P. Krishnan , Brian N. Bershad, Adaptive Disk Spin-down Policies for Mobile Computers, Proceedings of the 2nd Symposium on Mobile and Location-Independent Computing, p.121-137, April 10-11, 1995
Jong-eun Lee , Kiyoung Choi , Nikil D. Dutt, Energy-efficient instruction set synthesis for application-specific processors, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871588]
Xiaobo Fan , Carla Ellis , Alvin Lebeck, Memory controller policies for DRAM power management, Proceedings of the 2001 international symposium on Low power electronics and design, p.129-134, August 2001, Huntington Beach, California, USA[doi>10.1145/383082.383118]
Xiaobo Fan , Carla S. Ellis , Alvin R. Lebeck, Modeling of DRAM power control policies using deterministic and stochastic Petri nets, Proceedings of the 2nd international conference on Power-aware computer systems, February 02-02, 2002, Cambridge, MA, USA
Keith I. Farkas , Jason Flinn , Godmar Back , Dirk Grunwald , Jennifer M. Anderson, Quantifying the energy consumption of a pocket computer and a Java virtual machine, Proceedings of the 2000 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, p.252-263, June 18-21, 2000, Santa Clara, California, USA[doi>10.1145/339331.339421]
Farrahi, A., Tellez, G., and Sarrafzadeh, M. 1998. Exploiting sleep mode for memory partitions and other applications. In Proceedings of the VLSI Design Conference, 271--287.
Krisztián Flautner , Nam Sung Kim , Steve Martin , David Blaauw , Trevor Mudge, Drowsy caches: simple techniques for reducing leakage power, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
Kanad Ghose , Milind B. Kamble, Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation, Proceedings of the 1999 international symposium on Low power electronics and design, p.70-75, August 16-17, 1999, San Diego, California, USA[doi>10.1145/313817.313860]
Paul M. Greenawalt, Modeling Power Management for Hard Disks, Proceedings of the Second International Workshop on Modeling, Analysis, and Simulation On Computer and Telecommunication Systems, p.62-66, January 31-February 02, 1994
Sudhanva Gurumurthi , Anand Sivasubramaniam , Mahmut Kandemir , Hubertus Franke, Reducing Disk Power Consumption in Servers with DRPM, Computer, v.36 n.12, p.59-66, December 2003[doi>10.1109/MC.2003.1250884]
David P. Helmbold , Darrell D. E. Long , Bruce Sherrod, A dynamic disk spin-down technique for mobile computing, Proceedings of the 2nd annual international conference on Mobile computing and networking, p.130-142, November 1996, Rye, New York, USA[doi>10.1145/236387.236423]
Koji Inoue , Tohru Ishihara , Kazuaki Murakami, Way-predicting set-associative cache for high performance and low energy consumption, Proceedings of the 1999 international symposium on Low power electronics and design, p.273-275, August 16-17, 1999, San Diego, California, USA[doi>10.1145/313817.313948]
Koji Inoue , V. G. Moshnyaga , K. Murakami, A history-based I-cache for low-energy multimedia applications, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA[doi>10.1145/566408.566447]
Ravindra Jejurikar , Cristiano Pereira , Rajesh Gupta, Leakage aware dynamic voltage scaling for real-time embedded systems, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996650]
Milind B. Kamble , Kanad Ghose, Analytical energy dissipation models for low-power caches, Proceedings of the 1997 international symposium on Low power electronics and design, p.143-148, August 18-20, 1997, Monterey, California, USA[doi>10.1145/263272.263310]
Mahmut T. Kandemir , Ibrahim Kolcu , Ismail Kadayif, Influence of Loop Optimizations on Energy Consumption of Multi-bank Memory Systems, Proceedings of the 11th International Conference on Compiler Construction, p.276-292, April 08-12, 2002
Mahmut Kandemir , J. Ramanujam , Alok Choudhary, Improving Cache Locality by a Combination of Loop and Data Transformations, IEEE Transactions on Computers, v.48 n.2, p.159-167, February 1999[doi>10.1109/12.752657]
Stefanos Kaxiras , Zhigang Hu , Margaret Martonosi, Cache decay: exploiting generational behavior to reduce cache leakage power, Proceedings of the 28th annual international symposium on Computer architecture, p.240-251, June 30-July 04, 2001, Göteborg, Sweden[doi>10.1145/379240.379268]
Alex Kesselman , Dariusz Kowalski , Michael Segal, Energy efficient communication in ad hoc networks from user's and designer's perspective, ACM SIGMOBILE Mobile Computing and Communications Review, v.9 n.1, January 2005[doi>10.1145/1055959.1055963]
S. Kim , N. Vijaykrishnan , M. Kandemir , A. Sivasubramaniam , M. J. Irwin , E. Geethanjali, Power-aware partitioned cache architectures, Proceedings of the 2001 international symposium on Low power electronics and design, p.64-67, August 2001, Huntington Beach, California, USA[doi>10.1145/383082.383095]
Woonseok Kim , Jihong Kim , Sang Lyul Min, Preemption-aware dynamic voltage scaling in hard real-time systems, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA[doi>10.1145/1013235.1013328]
Alvin R. Lebeck , Xiaobo Fan , Heng Zeng , Carla Ellis, Power aware page allocation, ACM SIGPLAN Notices, v.35 n.11, p.105-116, Nov. 2000[doi>10.1145/356989.356999]
Peter S. Magnusson , Magnus Christensson , Jesper Eskilson , Daniel Forsgren , Gustav Hållberg , Johan Högberg , Fredrik Larsson , Andreas Moestedt , Bengt Werner, Simics: A Full System Simulation Platform, Computer, v.35 n.2, p.50-58, February 2002[doi>10.1109/2.982916]
MiBench. 2001. MiBench version 1.0. http://www.eecs.umich.edu/mibench/.
Moon, J.-S., Athas, W. C., Beerel, P. A., and Draper, J. T., eds. 2002. Low-Power Sequential Access Memory Design.
George L. Nemhauser , Laurence A. Wolsey, Integer and combinatorial optimization, Wiley-Interscience, New York, NY, 1988
O. Ozturk , G. Chen , M. Kandemir , I. Kolcu, Compiler-Guided data compression for reducing memory consumption of embedded applications, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan[doi>10.1145/1118299.1118485]
Ozcan Ozturk , Mahmut Kandemir, Integer linear programming based energy optimization for banked DRAMs, Proceedings of the 15th ACM Great Lakes symposium on VLSI, April 17-19, 2005, Chicago, Illinois, USA[doi>10.1145/1057661.1057685]
Ozcan Ozturk , Mahmut Kandemir, Nonuniform Banking for Reducing Memory Energy Consumption, Proceedings of the conference on Design, Automation and Test in Europe, p.814-819, March 07-11, 2005[doi>10.1109/DATE.2005.225]
Preeti Ranjan Panda, Memory bank customization and assignment in behavioral synthesis, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.477-481, November 07-11, 1999, San Jose, California, USA
Rambus. 1999. 128/144-mbit direct rdram data sheet.
Mazen A. R. Saghir , Paul Chow , Corinna G. Lee, Exploiting dual data-memory banks in digital signal processors, Proceedings of the seventh international conference on Architectural support for programming languages and operating systems, p.234-243, October 01-04, 1996, Cambridge, Massachusetts, USA[doi>10.1145/237090.237193]
Ching-Long Su , Alvin M. Despain, Cache design trade-offs for power and performance optimization: a case study, Proceedings of the 1995 international symposium on Low power design, p.63-68, April 23-26, 1995, Dana Point, California, USA[doi>10.1145/224081.224093]
Ashok Sudarsanam , Sharad Malik, Simultaneous reference allocation in code generation for dual data memory bank ASIPs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.5 n.2, p.242-264, April 2000[doi>10.1145/335043.335047]
Robert P. Wilson , Robert S. French , Christopher S. Wilson , Saman P. Amarasinghe , Jennifer M. Anderson , Steve W. K. Tjiang , Shih-Wei Liao , Chau-Wen Tseng , Mary W. Hall , Monica S. Lam , John L. Hennessy, SUIF: an infrastructure for research on parallelizing and optimizing compilers, ACM SIGPLAN Notices, v.29 n.12, p.31-37, Dec. 1994[doi>10.1145/193209.193217]
Xpress. 2002. Xpress-mp. http://www.dashoptimization.com/pdf/Mosel1.pdf.
W. Ye , N. Vijaykrishnan , M. Kandemir , M. J. Irwin, The design and use of simplepower: a cycle-accurate energy estimation tool, Proceedings of the 37th Annual Design Automation Conference, p.340-345, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337436]
Zervas, N. D., Masselos, K., and Goutis, C. 1998. Code transformations for embedded multimedia applications: Impact on power and performance. In Proceedings of the ISCA Power-Driven Microarchitecture Workshop.
Jianli Zhuo , Chaitali Chakrabarti, System-level energy-efficient dynamic task scheduling, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065744]
