
SR_projekt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f49c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c94  0800f62c  0800f62c  0001f62c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080102c0  080102c0  00030070  2**0
                  CONTENTS
  4 .ARM          00000008  080102c0  080102c0  000202c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080102c8  080102c8  00030070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080102c8  080102c8  000202c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080102cc  080102cc  000202cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080102d0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000494  20000070  08010340  00030070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000504  08010340  00030504  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021991  00000000  00000000  000300a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004664  00000000  00000000  00051a31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001bc0  00000000  00000000  00056098  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001c48  00000000  00000000  00057c58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002db12  00000000  00000000  000598a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00024a74  00000000  00000000  000873b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00104f76  00000000  00000000  000abe26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001b0d9c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007f98  00000000  00000000  001b0dec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800f614 	.word	0x0800f614

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	0800f614 	.word	0x0800f614

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f81a 	bl	80002d8 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__popcountsi2>:
 80002b0:	0843      	lsrs	r3, r0, #1
 80002b2:	f003 3355 	and.w	r3, r3, #1431655765	; 0x55555555
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	0883      	lsrs	r3, r0, #2
 80002ba:	f003 3333 	and.w	r3, r3, #858993459	; 0x33333333
 80002be:	f000 3033 	and.w	r0, r0, #858993459	; 0x33333333
 80002c2:	4418      	add	r0, r3
 80002c4:	eb00 1010 	add.w	r0, r0, r0, lsr #4
 80002c8:	f000 300f 	and.w	r0, r0, #252645135	; 0xf0f0f0f
 80002cc:	eb00 2000 	add.w	r0, r0, r0, lsl #8
 80002d0:	eb00 4000 	add.w	r0, r0, r0, lsl #16
 80002d4:	0e00      	lsrs	r0, r0, #24
 80002d6:	4770      	bx	lr

080002d8 <__udivmoddi4>:
 80002d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002dc:	9d08      	ldr	r5, [sp, #32]
 80002de:	4604      	mov	r4, r0
 80002e0:	468e      	mov	lr, r1
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	d14d      	bne.n	8000382 <__udivmoddi4+0xaa>
 80002e6:	428a      	cmp	r2, r1
 80002e8:	4694      	mov	ip, r2
 80002ea:	d969      	bls.n	80003c0 <__udivmoddi4+0xe8>
 80002ec:	fab2 f282 	clz	r2, r2
 80002f0:	b152      	cbz	r2, 8000308 <__udivmoddi4+0x30>
 80002f2:	fa01 f302 	lsl.w	r3, r1, r2
 80002f6:	f1c2 0120 	rsb	r1, r2, #32
 80002fa:	fa20 f101 	lsr.w	r1, r0, r1
 80002fe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000302:	ea41 0e03 	orr.w	lr, r1, r3
 8000306:	4094      	lsls	r4, r2
 8000308:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800030c:	0c21      	lsrs	r1, r4, #16
 800030e:	fbbe f6f8 	udiv	r6, lr, r8
 8000312:	fa1f f78c 	uxth.w	r7, ip
 8000316:	fb08 e316 	mls	r3, r8, r6, lr
 800031a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800031e:	fb06 f107 	mul.w	r1, r6, r7
 8000322:	4299      	cmp	r1, r3
 8000324:	d90a      	bls.n	800033c <__udivmoddi4+0x64>
 8000326:	eb1c 0303 	adds.w	r3, ip, r3
 800032a:	f106 30ff 	add.w	r0, r6, #4294967295
 800032e:	f080 811f 	bcs.w	8000570 <__udivmoddi4+0x298>
 8000332:	4299      	cmp	r1, r3
 8000334:	f240 811c 	bls.w	8000570 <__udivmoddi4+0x298>
 8000338:	3e02      	subs	r6, #2
 800033a:	4463      	add	r3, ip
 800033c:	1a5b      	subs	r3, r3, r1
 800033e:	b2a4      	uxth	r4, r4
 8000340:	fbb3 f0f8 	udiv	r0, r3, r8
 8000344:	fb08 3310 	mls	r3, r8, r0, r3
 8000348:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800034c:	fb00 f707 	mul.w	r7, r0, r7
 8000350:	42a7      	cmp	r7, r4
 8000352:	d90a      	bls.n	800036a <__udivmoddi4+0x92>
 8000354:	eb1c 0404 	adds.w	r4, ip, r4
 8000358:	f100 33ff 	add.w	r3, r0, #4294967295
 800035c:	f080 810a 	bcs.w	8000574 <__udivmoddi4+0x29c>
 8000360:	42a7      	cmp	r7, r4
 8000362:	f240 8107 	bls.w	8000574 <__udivmoddi4+0x29c>
 8000366:	4464      	add	r4, ip
 8000368:	3802      	subs	r0, #2
 800036a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800036e:	1be4      	subs	r4, r4, r7
 8000370:	2600      	movs	r6, #0
 8000372:	b11d      	cbz	r5, 800037c <__udivmoddi4+0xa4>
 8000374:	40d4      	lsrs	r4, r2
 8000376:	2300      	movs	r3, #0
 8000378:	e9c5 4300 	strd	r4, r3, [r5]
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	428b      	cmp	r3, r1
 8000384:	d909      	bls.n	800039a <__udivmoddi4+0xc2>
 8000386:	2d00      	cmp	r5, #0
 8000388:	f000 80ef 	beq.w	800056a <__udivmoddi4+0x292>
 800038c:	2600      	movs	r6, #0
 800038e:	e9c5 0100 	strd	r0, r1, [r5]
 8000392:	4630      	mov	r0, r6
 8000394:	4631      	mov	r1, r6
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	fab3 f683 	clz	r6, r3
 800039e:	2e00      	cmp	r6, #0
 80003a0:	d14a      	bne.n	8000438 <__udivmoddi4+0x160>
 80003a2:	428b      	cmp	r3, r1
 80003a4:	d302      	bcc.n	80003ac <__udivmoddi4+0xd4>
 80003a6:	4282      	cmp	r2, r0
 80003a8:	f200 80f9 	bhi.w	800059e <__udivmoddi4+0x2c6>
 80003ac:	1a84      	subs	r4, r0, r2
 80003ae:	eb61 0303 	sbc.w	r3, r1, r3
 80003b2:	2001      	movs	r0, #1
 80003b4:	469e      	mov	lr, r3
 80003b6:	2d00      	cmp	r5, #0
 80003b8:	d0e0      	beq.n	800037c <__udivmoddi4+0xa4>
 80003ba:	e9c5 4e00 	strd	r4, lr, [r5]
 80003be:	e7dd      	b.n	800037c <__udivmoddi4+0xa4>
 80003c0:	b902      	cbnz	r2, 80003c4 <__udivmoddi4+0xec>
 80003c2:	deff      	udf	#255	; 0xff
 80003c4:	fab2 f282 	clz	r2, r2
 80003c8:	2a00      	cmp	r2, #0
 80003ca:	f040 8092 	bne.w	80004f2 <__udivmoddi4+0x21a>
 80003ce:	eba1 010c 	sub.w	r1, r1, ip
 80003d2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003d6:	fa1f fe8c 	uxth.w	lr, ip
 80003da:	2601      	movs	r6, #1
 80003dc:	0c20      	lsrs	r0, r4, #16
 80003de:	fbb1 f3f7 	udiv	r3, r1, r7
 80003e2:	fb07 1113 	mls	r1, r7, r3, r1
 80003e6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003ea:	fb0e f003 	mul.w	r0, lr, r3
 80003ee:	4288      	cmp	r0, r1
 80003f0:	d908      	bls.n	8000404 <__udivmoddi4+0x12c>
 80003f2:	eb1c 0101 	adds.w	r1, ip, r1
 80003f6:	f103 38ff 	add.w	r8, r3, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x12a>
 80003fc:	4288      	cmp	r0, r1
 80003fe:	f200 80cb 	bhi.w	8000598 <__udivmoddi4+0x2c0>
 8000402:	4643      	mov	r3, r8
 8000404:	1a09      	subs	r1, r1, r0
 8000406:	b2a4      	uxth	r4, r4
 8000408:	fbb1 f0f7 	udiv	r0, r1, r7
 800040c:	fb07 1110 	mls	r1, r7, r0, r1
 8000410:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000414:	fb0e fe00 	mul.w	lr, lr, r0
 8000418:	45a6      	cmp	lr, r4
 800041a:	d908      	bls.n	800042e <__udivmoddi4+0x156>
 800041c:	eb1c 0404 	adds.w	r4, ip, r4
 8000420:	f100 31ff 	add.w	r1, r0, #4294967295
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x154>
 8000426:	45a6      	cmp	lr, r4
 8000428:	f200 80bb 	bhi.w	80005a2 <__udivmoddi4+0x2ca>
 800042c:	4608      	mov	r0, r1
 800042e:	eba4 040e 	sub.w	r4, r4, lr
 8000432:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000436:	e79c      	b.n	8000372 <__udivmoddi4+0x9a>
 8000438:	f1c6 0720 	rsb	r7, r6, #32
 800043c:	40b3      	lsls	r3, r6
 800043e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000442:	ea4c 0c03 	orr.w	ip, ip, r3
 8000446:	fa20 f407 	lsr.w	r4, r0, r7
 800044a:	fa01 f306 	lsl.w	r3, r1, r6
 800044e:	431c      	orrs	r4, r3
 8000450:	40f9      	lsrs	r1, r7
 8000452:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000456:	fa00 f306 	lsl.w	r3, r0, r6
 800045a:	fbb1 f8f9 	udiv	r8, r1, r9
 800045e:	0c20      	lsrs	r0, r4, #16
 8000460:	fa1f fe8c 	uxth.w	lr, ip
 8000464:	fb09 1118 	mls	r1, r9, r8, r1
 8000468:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800046c:	fb08 f00e 	mul.w	r0, r8, lr
 8000470:	4288      	cmp	r0, r1
 8000472:	fa02 f206 	lsl.w	r2, r2, r6
 8000476:	d90b      	bls.n	8000490 <__udivmoddi4+0x1b8>
 8000478:	eb1c 0101 	adds.w	r1, ip, r1
 800047c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000480:	f080 8088 	bcs.w	8000594 <__udivmoddi4+0x2bc>
 8000484:	4288      	cmp	r0, r1
 8000486:	f240 8085 	bls.w	8000594 <__udivmoddi4+0x2bc>
 800048a:	f1a8 0802 	sub.w	r8, r8, #2
 800048e:	4461      	add	r1, ip
 8000490:	1a09      	subs	r1, r1, r0
 8000492:	b2a4      	uxth	r4, r4
 8000494:	fbb1 f0f9 	udiv	r0, r1, r9
 8000498:	fb09 1110 	mls	r1, r9, r0, r1
 800049c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004a0:	fb00 fe0e 	mul.w	lr, r0, lr
 80004a4:	458e      	cmp	lr, r1
 80004a6:	d908      	bls.n	80004ba <__udivmoddi4+0x1e2>
 80004a8:	eb1c 0101 	adds.w	r1, ip, r1
 80004ac:	f100 34ff 	add.w	r4, r0, #4294967295
 80004b0:	d26c      	bcs.n	800058c <__udivmoddi4+0x2b4>
 80004b2:	458e      	cmp	lr, r1
 80004b4:	d96a      	bls.n	800058c <__udivmoddi4+0x2b4>
 80004b6:	3802      	subs	r0, #2
 80004b8:	4461      	add	r1, ip
 80004ba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004be:	fba0 9402 	umull	r9, r4, r0, r2
 80004c2:	eba1 010e 	sub.w	r1, r1, lr
 80004c6:	42a1      	cmp	r1, r4
 80004c8:	46c8      	mov	r8, r9
 80004ca:	46a6      	mov	lr, r4
 80004cc:	d356      	bcc.n	800057c <__udivmoddi4+0x2a4>
 80004ce:	d053      	beq.n	8000578 <__udivmoddi4+0x2a0>
 80004d0:	b15d      	cbz	r5, 80004ea <__udivmoddi4+0x212>
 80004d2:	ebb3 0208 	subs.w	r2, r3, r8
 80004d6:	eb61 010e 	sbc.w	r1, r1, lr
 80004da:	fa01 f707 	lsl.w	r7, r1, r7
 80004de:	fa22 f306 	lsr.w	r3, r2, r6
 80004e2:	40f1      	lsrs	r1, r6
 80004e4:	431f      	orrs	r7, r3
 80004e6:	e9c5 7100 	strd	r7, r1, [r5]
 80004ea:	2600      	movs	r6, #0
 80004ec:	4631      	mov	r1, r6
 80004ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004f2:	f1c2 0320 	rsb	r3, r2, #32
 80004f6:	40d8      	lsrs	r0, r3
 80004f8:	fa0c fc02 	lsl.w	ip, ip, r2
 80004fc:	fa21 f303 	lsr.w	r3, r1, r3
 8000500:	4091      	lsls	r1, r2
 8000502:	4301      	orrs	r1, r0
 8000504:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000508:	fa1f fe8c 	uxth.w	lr, ip
 800050c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000510:	fb07 3610 	mls	r6, r7, r0, r3
 8000514:	0c0b      	lsrs	r3, r1, #16
 8000516:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800051a:	fb00 f60e 	mul.w	r6, r0, lr
 800051e:	429e      	cmp	r6, r3
 8000520:	fa04 f402 	lsl.w	r4, r4, r2
 8000524:	d908      	bls.n	8000538 <__udivmoddi4+0x260>
 8000526:	eb1c 0303 	adds.w	r3, ip, r3
 800052a:	f100 38ff 	add.w	r8, r0, #4294967295
 800052e:	d22f      	bcs.n	8000590 <__udivmoddi4+0x2b8>
 8000530:	429e      	cmp	r6, r3
 8000532:	d92d      	bls.n	8000590 <__udivmoddi4+0x2b8>
 8000534:	3802      	subs	r0, #2
 8000536:	4463      	add	r3, ip
 8000538:	1b9b      	subs	r3, r3, r6
 800053a:	b289      	uxth	r1, r1
 800053c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000540:	fb07 3316 	mls	r3, r7, r6, r3
 8000544:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000548:	fb06 f30e 	mul.w	r3, r6, lr
 800054c:	428b      	cmp	r3, r1
 800054e:	d908      	bls.n	8000562 <__udivmoddi4+0x28a>
 8000550:	eb1c 0101 	adds.w	r1, ip, r1
 8000554:	f106 38ff 	add.w	r8, r6, #4294967295
 8000558:	d216      	bcs.n	8000588 <__udivmoddi4+0x2b0>
 800055a:	428b      	cmp	r3, r1
 800055c:	d914      	bls.n	8000588 <__udivmoddi4+0x2b0>
 800055e:	3e02      	subs	r6, #2
 8000560:	4461      	add	r1, ip
 8000562:	1ac9      	subs	r1, r1, r3
 8000564:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000568:	e738      	b.n	80003dc <__udivmoddi4+0x104>
 800056a:	462e      	mov	r6, r5
 800056c:	4628      	mov	r0, r5
 800056e:	e705      	b.n	800037c <__udivmoddi4+0xa4>
 8000570:	4606      	mov	r6, r0
 8000572:	e6e3      	b.n	800033c <__udivmoddi4+0x64>
 8000574:	4618      	mov	r0, r3
 8000576:	e6f8      	b.n	800036a <__udivmoddi4+0x92>
 8000578:	454b      	cmp	r3, r9
 800057a:	d2a9      	bcs.n	80004d0 <__udivmoddi4+0x1f8>
 800057c:	ebb9 0802 	subs.w	r8, r9, r2
 8000580:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000584:	3801      	subs	r0, #1
 8000586:	e7a3      	b.n	80004d0 <__udivmoddi4+0x1f8>
 8000588:	4646      	mov	r6, r8
 800058a:	e7ea      	b.n	8000562 <__udivmoddi4+0x28a>
 800058c:	4620      	mov	r0, r4
 800058e:	e794      	b.n	80004ba <__udivmoddi4+0x1e2>
 8000590:	4640      	mov	r0, r8
 8000592:	e7d1      	b.n	8000538 <__udivmoddi4+0x260>
 8000594:	46d0      	mov	r8, sl
 8000596:	e77b      	b.n	8000490 <__udivmoddi4+0x1b8>
 8000598:	3b02      	subs	r3, #2
 800059a:	4461      	add	r1, ip
 800059c:	e732      	b.n	8000404 <__udivmoddi4+0x12c>
 800059e:	4630      	mov	r0, r6
 80005a0:	e709      	b.n	80003b6 <__udivmoddi4+0xde>
 80005a2:	4464      	add	r4, ip
 80005a4:	3802      	subs	r0, #2
 80005a6:	e742      	b.n	800042e <__udivmoddi4+0x156>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <MX_GPIO_Init>:
        * EXTI
     PA11   ------> USB_OTG_FS_DM
     PA12   ------> USB_OTG_FS_DP
*/
void MX_GPIO_Init(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b08c      	sub	sp, #48	; 0x30
 80005b0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005b2:	f107 031c 	add.w	r3, r7, #28
 80005b6:	2200      	movs	r2, #0
 80005b8:	601a      	str	r2, [r3, #0]
 80005ba:	605a      	str	r2, [r3, #4]
 80005bc:	609a      	str	r2, [r3, #8]
 80005be:	60da      	str	r2, [r3, #12]
 80005c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80005c2:	4b9d      	ldr	r3, [pc, #628]	; (8000838 <MX_GPIO_Init+0x28c>)
 80005c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005c6:	4a9c      	ldr	r2, [pc, #624]	; (8000838 <MX_GPIO_Init+0x28c>)
 80005c8:	f043 0310 	orr.w	r3, r3, #16
 80005cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005ce:	4b9a      	ldr	r3, [pc, #616]	; (8000838 <MX_GPIO_Init+0x28c>)
 80005d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005d2:	f003 0310 	and.w	r3, r3, #16
 80005d6:	61bb      	str	r3, [r7, #24]
 80005d8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005da:	4b97      	ldr	r3, [pc, #604]	; (8000838 <MX_GPIO_Init+0x28c>)
 80005dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005de:	4a96      	ldr	r2, [pc, #600]	; (8000838 <MX_GPIO_Init+0x28c>)
 80005e0:	f043 0304 	orr.w	r3, r3, #4
 80005e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005e6:	4b94      	ldr	r3, [pc, #592]	; (8000838 <MX_GPIO_Init+0x28c>)
 80005e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005ea:	f003 0304 	and.w	r3, r3, #4
 80005ee:	617b      	str	r3, [r7, #20]
 80005f0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005f2:	4b91      	ldr	r3, [pc, #580]	; (8000838 <MX_GPIO_Init+0x28c>)
 80005f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005f6:	4a90      	ldr	r2, [pc, #576]	; (8000838 <MX_GPIO_Init+0x28c>)
 80005f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80005fc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005fe:	4b8e      	ldr	r3, [pc, #568]	; (8000838 <MX_GPIO_Init+0x28c>)
 8000600:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000602:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000606:	613b      	str	r3, [r7, #16]
 8000608:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800060a:	4b8b      	ldr	r3, [pc, #556]	; (8000838 <MX_GPIO_Init+0x28c>)
 800060c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800060e:	4a8a      	ldr	r2, [pc, #552]	; (8000838 <MX_GPIO_Init+0x28c>)
 8000610:	f043 0301 	orr.w	r3, r3, #1
 8000614:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000616:	4b88      	ldr	r3, [pc, #544]	; (8000838 <MX_GPIO_Init+0x28c>)
 8000618:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800061a:	f003 0301 	and.w	r3, r3, #1
 800061e:	60fb      	str	r3, [r7, #12]
 8000620:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000622:	4b85      	ldr	r3, [pc, #532]	; (8000838 <MX_GPIO_Init+0x28c>)
 8000624:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000626:	4a84      	ldr	r2, [pc, #528]	; (8000838 <MX_GPIO_Init+0x28c>)
 8000628:	f043 0302 	orr.w	r3, r3, #2
 800062c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800062e:	4b82      	ldr	r3, [pc, #520]	; (8000838 <MX_GPIO_Init+0x28c>)
 8000630:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000632:	f003 0302 	and.w	r3, r3, #2
 8000636:	60bb      	str	r3, [r7, #8]
 8000638:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800063a:	4b7f      	ldr	r3, [pc, #508]	; (8000838 <MX_GPIO_Init+0x28c>)
 800063c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800063e:	4a7e      	ldr	r2, [pc, #504]	; (8000838 <MX_GPIO_Init+0x28c>)
 8000640:	f043 0308 	orr.w	r3, r3, #8
 8000644:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000646:	4b7c      	ldr	r3, [pc, #496]	; (8000838 <MX_GPIO_Init+0x28c>)
 8000648:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800064a:	f003 0308 	and.w	r3, r3, #8
 800064e:	607b      	str	r3, [r7, #4]
 8000650:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, AUDIO_RST_Pin|LD_G_Pin|XL_CS_Pin, GPIO_PIN_RESET);
 8000652:	2200      	movs	r2, #0
 8000654:	f240 1109 	movw	r1, #265	; 0x109
 8000658:	4878      	ldr	r0, [pc, #480]	; (800083c <MX_GPIO_Init+0x290>)
 800065a:	f009 f991 	bl	8009980 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD_R_Pin|M3V3_REG_ON_Pin, GPIO_PIN_RESET);
 800065e:	2200      	movs	r2, #0
 8000660:	210c      	movs	r1, #12
 8000662:	4877      	ldr	r0, [pc, #476]	; (8000840 <MX_GPIO_Init+0x294>)
 8000664:	f009 f98c 	bl	8009980 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000668:	2201      	movs	r2, #1
 800066a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800066e:	4875      	ldr	r0, [pc, #468]	; (8000844 <MX_GPIO_Init+0x298>)
 8000670:	f009 f986 	bl	8009980 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_VBUS_GPIO_Port, OTG_FS_VBUS_Pin, GPIO_PIN_RESET);
 8000674:	2200      	movs	r2, #0
 8000676:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800067a:	4872      	ldr	r0, [pc, #456]	; (8000844 <MX_GPIO_Init+0x298>)
 800067c:	f009 f980 	bl	8009980 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 8000680:	2200      	movs	r2, #0
 8000682:	2180      	movs	r1, #128	; 0x80
 8000684:	4870      	ldr	r0, [pc, #448]	; (8000848 <MX_GPIO_Init+0x29c>)
 8000686:	f009 f97b 	bl	8009980 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = AUDIO_RST_Pin;
 800068a:	2308      	movs	r3, #8
 800068c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800068e:	2301      	movs	r3, #1
 8000690:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000692:	2300      	movs	r3, #0
 8000694:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000696:	2302      	movs	r3, #2
 8000698:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(AUDIO_RST_GPIO_Port, &GPIO_InitStruct);
 800069a:	f107 031c 	add.w	r3, r7, #28
 800069e:	4619      	mov	r1, r3
 80006a0:	4866      	ldr	r0, [pc, #408]	; (800083c <MX_GPIO_Init+0x290>)
 80006a2:	f008 fecf 	bl	8009444 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin|OTG_FS_OverCurrent_Pin;
 80006a6:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 80006aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80006ac:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80006b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b2:	2300      	movs	r3, #0
 80006b4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006b6:	f107 031c 	add.w	r3, r7, #28
 80006ba:	4619      	mov	r1, r3
 80006bc:	4861      	ldr	r0, [pc, #388]	; (8000844 <MX_GPIO_Init+0x298>)
 80006be:	f008 fec1 	bl	8009444 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PCPin PCPin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|MAG_INT_Pin|MAG_DRDY_Pin;
 80006c2:	2307      	movs	r3, #7
 80006c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006c6:	2300      	movs	r3, #0
 80006c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ca:	2300      	movs	r3, #0
 80006cc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006ce:	f107 031c 	add.w	r3, r7, #28
 80006d2:	4619      	mov	r1, r3
 80006d4:	485b      	ldr	r0, [pc, #364]	; (8000844 <MX_GPIO_Init+0x298>)
 80006d6:	f008 feb5 	bl	8009444 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = JOY_CENTER_Pin|JOY_LEFT_Pin|JOY_RIGHT_Pin|JOY_UP_Pin
 80006da:	232f      	movs	r3, #47	; 0x2f
 80006dc:	61fb      	str	r3, [r7, #28]
                          |JOY_DOWN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006de:	2300      	movs	r3, #0
 80006e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80006e2:	2302      	movs	r3, #2
 80006e4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006e6:	f107 031c 	add.w	r3, r7, #28
 80006ea:	4619      	mov	r1, r3
 80006ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006f0:	f008 fea8 	bl	8009444 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MFX_WAKEUP_Pin;
 80006f4:	2310      	movs	r3, #16
 80006f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80006f8:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80006fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006fe:	2300      	movs	r3, #0
 8000700:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MFX_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 8000702:	f107 031c 	add.w	r3, r7, #28
 8000706:	4619      	mov	r1, r3
 8000708:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800070c:	f008 fe9a 	bl	8009444 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_R_Pin;
 8000710:	2304      	movs	r3, #4
 8000712:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000714:	2301      	movs	r3, #1
 8000716:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000718:	2301      	movs	r3, #1
 800071a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800071c:	2303      	movs	r3, #3
 800071e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_R_GPIO_Port, &GPIO_InitStruct);
 8000720:	f107 031c 	add.w	r3, r7, #28
 8000724:	4619      	mov	r1, r3
 8000726:	4846      	ldr	r0, [pc, #280]	; (8000840 <MX_GPIO_Init+0x294>)
 8000728:	f008 fe8c 	bl	8009444 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_G_Pin;
 800072c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000730:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000732:	2301      	movs	r3, #1
 8000734:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000736:	2301      	movs	r3, #1
 8000738:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800073a:	2303      	movs	r3, #3
 800073c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_G_GPIO_Port, &GPIO_InitStruct);
 800073e:	f107 031c 	add.w	r3, r7, #28
 8000742:	4619      	mov	r1, r3
 8000744:	483d      	ldr	r0, [pc, #244]	; (800083c <MX_GPIO_Init+0x290>)
 8000746:	f008 fe7d 	bl	8009444 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|OTG_FS_VBUS_Pin;
 800074a:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 800074e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000750:	2301      	movs	r3, #1
 8000752:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000754:	2300      	movs	r3, #0
 8000756:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000758:	2300      	movs	r3, #0
 800075a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800075c:	f107 031c 	add.w	r3, r7, #28
 8000760:	4619      	mov	r1, r3
 8000762:	4838      	ldr	r0, [pc, #224]	; (8000844 <MX_GPIO_Init+0x298>)
 8000764:	f008 fe6e 	bl	8009444 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8000768:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800076c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800076e:	2302      	movs	r3, #2
 8000770:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000772:	2300      	movs	r3, #0
 8000774:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000776:	2303      	movs	r3, #3
 8000778:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800077a:	230a      	movs	r3, #10
 800077c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800077e:	f107 031c 	add.w	r3, r7, #28
 8000782:	4619      	mov	r1, r3
 8000784:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000788:	f008 fe5c 	bl	8009444 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = EXT_RST_Pin|GYRO_INT1_Pin;
 800078c:	2305      	movs	r3, #5
 800078e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000790:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000794:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000796:	2300      	movs	r3, #0
 8000798:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800079a:	f107 031c 	add.w	r3, r7, #28
 800079e:	4619      	mov	r1, r3
 80007a0:	4829      	ldr	r0, [pc, #164]	; (8000848 <MX_GPIO_Init+0x29c>)
 80007a2:	f008 fe4f 	bl	8009444 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GYRO_CS_Pin;
 80007a6:	2380      	movs	r3, #128	; 0x80
 80007a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007aa:	2301      	movs	r3, #1
 80007ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ae:	2300      	movs	r3, #0
 80007b0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007b2:	2303      	movs	r3, #3
 80007b4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 80007b6:	f107 031c 	add.w	r3, r7, #28
 80007ba:	4619      	mov	r1, r3
 80007bc:	4822      	ldr	r0, [pc, #136]	; (8000848 <MX_GPIO_Init+0x29c>)
 80007be:	f008 fe41 	bl	8009444 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = M3V3_REG_ON_Pin;
 80007c2:	2308      	movs	r3, #8
 80007c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007c6:	2301      	movs	r3, #1
 80007c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ca:	2300      	movs	r3, #0
 80007cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ce:	2300      	movs	r3, #0
 80007d0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(M3V3_REG_ON_GPIO_Port, &GPIO_InitStruct);
 80007d2:	f107 031c 	add.w	r3, r7, #28
 80007d6:	4619      	mov	r1, r3
 80007d8:	4819      	ldr	r0, [pc, #100]	; (8000840 <MX_GPIO_Init+0x294>)
 80007da:	f008 fe33 	bl	8009444 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GYRO_INT2_Pin;
 80007de:	f44f 7380 	mov.w	r3, #256	; 0x100
 80007e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80007e4:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80007e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ea:	2300      	movs	r3, #0
 80007ec:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GYRO_INT2_GPIO_Port, &GPIO_InitStruct);
 80007ee:	f107 031c 	add.w	r3, r7, #28
 80007f2:	4619      	mov	r1, r3
 80007f4:	4812      	ldr	r0, [pc, #72]	; (8000840 <MX_GPIO_Init+0x294>)
 80007f6:	f008 fe25 	bl	8009444 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = XL_CS_Pin;
 80007fa:	2301      	movs	r3, #1
 80007fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007fe:	2301      	movs	r3, #1
 8000800:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000802:	2300      	movs	r3, #0
 8000804:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000806:	2300      	movs	r3, #0
 8000808:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(XL_CS_GPIO_Port, &GPIO_InitStruct);
 800080a:	f107 031c 	add.w	r3, r7, #28
 800080e:	4619      	mov	r1, r3
 8000810:	480a      	ldr	r0, [pc, #40]	; (800083c <MX_GPIO_Init+0x290>)
 8000812:	f008 fe17 	bl	8009444 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = XL_INT_Pin;
 8000816:	2302      	movs	r3, #2
 8000818:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800081a:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 800081e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000820:	2300      	movs	r3, #0
 8000822:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(XL_INT_GPIO_Port, &GPIO_InitStruct);
 8000824:	f107 031c 	add.w	r3, r7, #28
 8000828:	4619      	mov	r1, r3
 800082a:	4804      	ldr	r0, [pc, #16]	; (800083c <MX_GPIO_Init+0x290>)
 800082c:	f008 fe0a 	bl	8009444 <HAL_GPIO_Init>

}
 8000830:	bf00      	nop
 8000832:	3730      	adds	r7, #48	; 0x30
 8000834:	46bd      	mov	sp, r7
 8000836:	bd80      	pop	{r7, pc}
 8000838:	40021000 	.word	0x40021000
 800083c:	48001000 	.word	0x48001000
 8000840:	48000400 	.word	0x48000400
 8000844:	48000800 	.word	0x48000800
 8000848:	48000c00 	.word	0x48000c00

0800084c <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000850:	4b1b      	ldr	r3, [pc, #108]	; (80008c0 <MX_I2C1_Init+0x74>)
 8000852:	4a1c      	ldr	r2, [pc, #112]	; (80008c4 <MX_I2C1_Init+0x78>)
 8000854:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 8000856:	4b1a      	ldr	r3, [pc, #104]	; (80008c0 <MX_I2C1_Init+0x74>)
 8000858:	4a1b      	ldr	r2, [pc, #108]	; (80008c8 <MX_I2C1_Init+0x7c>)
 800085a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800085c:	4b18      	ldr	r3, [pc, #96]	; (80008c0 <MX_I2C1_Init+0x74>)
 800085e:	2200      	movs	r2, #0
 8000860:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000862:	4b17      	ldr	r3, [pc, #92]	; (80008c0 <MX_I2C1_Init+0x74>)
 8000864:	2201      	movs	r2, #1
 8000866:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000868:	4b15      	ldr	r3, [pc, #84]	; (80008c0 <MX_I2C1_Init+0x74>)
 800086a:	2200      	movs	r2, #0
 800086c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800086e:	4b14      	ldr	r3, [pc, #80]	; (80008c0 <MX_I2C1_Init+0x74>)
 8000870:	2200      	movs	r2, #0
 8000872:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000874:	4b12      	ldr	r3, [pc, #72]	; (80008c0 <MX_I2C1_Init+0x74>)
 8000876:	2200      	movs	r2, #0
 8000878:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800087a:	4b11      	ldr	r3, [pc, #68]	; (80008c0 <MX_I2C1_Init+0x74>)
 800087c:	2200      	movs	r2, #0
 800087e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000880:	4b0f      	ldr	r3, [pc, #60]	; (80008c0 <MX_I2C1_Init+0x74>)
 8000882:	2200      	movs	r2, #0
 8000884:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000886:	480e      	ldr	r0, [pc, #56]	; (80008c0 <MX_I2C1_Init+0x74>)
 8000888:	f009 f892 	bl	80099b0 <HAL_I2C_Init>
 800088c:	4603      	mov	r3, r0
 800088e:	2b00      	cmp	r3, #0
 8000890:	d001      	beq.n	8000896 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000892:	f006 fe81 	bl	8007598 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000896:	2100      	movs	r1, #0
 8000898:	4809      	ldr	r0, [pc, #36]	; (80008c0 <MX_I2C1_Init+0x74>)
 800089a:	f009 f918 	bl	8009ace <HAL_I2CEx_ConfigAnalogFilter>
 800089e:	4603      	mov	r3, r0
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d001      	beq.n	80008a8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80008a4:	f006 fe78 	bl	8007598 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80008a8:	2100      	movs	r1, #0
 80008aa:	4805      	ldr	r0, [pc, #20]	; (80008c0 <MX_I2C1_Init+0x74>)
 80008ac:	f009 f95a 	bl	8009b64 <HAL_I2CEx_ConfigDigitalFilter>
 80008b0:	4603      	mov	r3, r0
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d001      	beq.n	80008ba <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80008b6:	f006 fe6f 	bl	8007598 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80008ba:	bf00      	nop
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	bf00      	nop
 80008c0:	2000008c 	.word	0x2000008c
 80008c4:	40005400 	.word	0x40005400
 80008c8:	10909cec 	.word	0x10909cec

080008cc <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80008d0:	4b1b      	ldr	r3, [pc, #108]	; (8000940 <MX_I2C2_Init+0x74>)
 80008d2:	4a1c      	ldr	r2, [pc, #112]	; (8000944 <MX_I2C2_Init+0x78>)
 80008d4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10909CEC;
 80008d6:	4b1a      	ldr	r3, [pc, #104]	; (8000940 <MX_I2C2_Init+0x74>)
 80008d8:	4a1b      	ldr	r2, [pc, #108]	; (8000948 <MX_I2C2_Init+0x7c>)
 80008da:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80008dc:	4b18      	ldr	r3, [pc, #96]	; (8000940 <MX_I2C2_Init+0x74>)
 80008de:	2200      	movs	r2, #0
 80008e0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008e2:	4b17      	ldr	r3, [pc, #92]	; (8000940 <MX_I2C2_Init+0x74>)
 80008e4:	2201      	movs	r2, #1
 80008e6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008e8:	4b15      	ldr	r3, [pc, #84]	; (8000940 <MX_I2C2_Init+0x74>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80008ee:	4b14      	ldr	r3, [pc, #80]	; (8000940 <MX_I2C2_Init+0x74>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80008f4:	4b12      	ldr	r3, [pc, #72]	; (8000940 <MX_I2C2_Init+0x74>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80008fa:	4b11      	ldr	r3, [pc, #68]	; (8000940 <MX_I2C2_Init+0x74>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000900:	4b0f      	ldr	r3, [pc, #60]	; (8000940 <MX_I2C2_Init+0x74>)
 8000902:	2200      	movs	r2, #0
 8000904:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000906:	480e      	ldr	r0, [pc, #56]	; (8000940 <MX_I2C2_Init+0x74>)
 8000908:	f009 f852 	bl	80099b0 <HAL_I2C_Init>
 800090c:	4603      	mov	r3, r0
 800090e:	2b00      	cmp	r3, #0
 8000910:	d001      	beq.n	8000916 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000912:	f006 fe41 	bl	8007598 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000916:	2100      	movs	r1, #0
 8000918:	4809      	ldr	r0, [pc, #36]	; (8000940 <MX_I2C2_Init+0x74>)
 800091a:	f009 f8d8 	bl	8009ace <HAL_I2CEx_ConfigAnalogFilter>
 800091e:	4603      	mov	r3, r0
 8000920:	2b00      	cmp	r3, #0
 8000922:	d001      	beq.n	8000928 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000924:	f006 fe38 	bl	8007598 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000928:	2100      	movs	r1, #0
 800092a:	4805      	ldr	r0, [pc, #20]	; (8000940 <MX_I2C2_Init+0x74>)
 800092c:	f009 f91a 	bl	8009b64 <HAL_I2CEx_ConfigDigitalFilter>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d001      	beq.n	800093a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000936:	f006 fe2f 	bl	8007598 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800093a:	bf00      	nop
 800093c:	bd80      	pop	{r7, pc}
 800093e:	bf00      	nop
 8000940:	200000d8 	.word	0x200000d8
 8000944:	40005800 	.word	0x40005800
 8000948:	10909cec 	.word	0x10909cec

0800094c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b0ae      	sub	sp, #184	; 0xb8
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000954:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000958:	2200      	movs	r2, #0
 800095a:	601a      	str	r2, [r3, #0]
 800095c:	605a      	str	r2, [r3, #4]
 800095e:	609a      	str	r2, [r3, #8]
 8000960:	60da      	str	r2, [r3, #12]
 8000962:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000964:	f107 031c 	add.w	r3, r7, #28
 8000968:	2288      	movs	r2, #136	; 0x88
 800096a:	2100      	movs	r1, #0
 800096c:	4618      	mov	r0, r3
 800096e:	f00d fc75 	bl	800e25c <memset>
  if(i2cHandle->Instance==I2C1)
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	4a42      	ldr	r2, [pc, #264]	; (8000a80 <HAL_I2C_MspInit+0x134>)
 8000978:	4293      	cmp	r3, r2
 800097a:	d13b      	bne.n	80009f4 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800097c:	2340      	movs	r3, #64	; 0x40
 800097e:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000980:	2300      	movs	r3, #0
 8000982:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000984:	f107 031c 	add.w	r3, r7, #28
 8000988:	4618      	mov	r0, r3
 800098a:	f00a fea5 	bl	800b6d8 <HAL_RCCEx_PeriphCLKConfig>
 800098e:	4603      	mov	r3, r0
 8000990:	2b00      	cmp	r3, #0
 8000992:	d001      	beq.n	8000998 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000994:	f006 fe00 	bl	8007598 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000998:	4b3a      	ldr	r3, [pc, #232]	; (8000a84 <HAL_I2C_MspInit+0x138>)
 800099a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800099c:	4a39      	ldr	r2, [pc, #228]	; (8000a84 <HAL_I2C_MspInit+0x138>)
 800099e:	f043 0302 	orr.w	r3, r3, #2
 80009a2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009a4:	4b37      	ldr	r3, [pc, #220]	; (8000a84 <HAL_I2C_MspInit+0x138>)
 80009a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009a8:	f003 0302 	and.w	r3, r3, #2
 80009ac:	61bb      	str	r3, [r7, #24]
 80009ae:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 80009b0:	23c0      	movs	r3, #192	; 0xc0
 80009b2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80009b6:	2312      	movs	r3, #18
 80009b8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009bc:	2301      	movs	r3, #1
 80009be:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009c2:	2303      	movs	r3, #3
 80009c4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80009c8:	2304      	movs	r3, #4
 80009ca:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009ce:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80009d2:	4619      	mov	r1, r3
 80009d4:	482c      	ldr	r0, [pc, #176]	; (8000a88 <HAL_I2C_MspInit+0x13c>)
 80009d6:	f008 fd35 	bl	8009444 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80009da:	4b2a      	ldr	r3, [pc, #168]	; (8000a84 <HAL_I2C_MspInit+0x138>)
 80009dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009de:	4a29      	ldr	r2, [pc, #164]	; (8000a84 <HAL_I2C_MspInit+0x138>)
 80009e0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80009e4:	6593      	str	r3, [r2, #88]	; 0x58
 80009e6:	4b27      	ldr	r3, [pc, #156]	; (8000a84 <HAL_I2C_MspInit+0x138>)
 80009e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009ea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80009ee:	617b      	str	r3, [r7, #20]
 80009f0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80009f2:	e040      	b.n	8000a76 <HAL_I2C_MspInit+0x12a>
  else if(i2cHandle->Instance==I2C2)
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	4a24      	ldr	r2, [pc, #144]	; (8000a8c <HAL_I2C_MspInit+0x140>)
 80009fa:	4293      	cmp	r3, r2
 80009fc:	d13b      	bne.n	8000a76 <HAL_I2C_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80009fe:	2380      	movs	r3, #128	; 0x80
 8000a00:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000a02:	2300      	movs	r3, #0
 8000a04:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a06:	f107 031c 	add.w	r3, r7, #28
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	f00a fe64 	bl	800b6d8 <HAL_RCCEx_PeriphCLKConfig>
 8000a10:	4603      	mov	r3, r0
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d001      	beq.n	8000a1a <HAL_I2C_MspInit+0xce>
      Error_Handler();
 8000a16:	f006 fdbf 	bl	8007598 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a1a:	4b1a      	ldr	r3, [pc, #104]	; (8000a84 <HAL_I2C_MspInit+0x138>)
 8000a1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a1e:	4a19      	ldr	r2, [pc, #100]	; (8000a84 <HAL_I2C_MspInit+0x138>)
 8000a20:	f043 0302 	orr.w	r3, r3, #2
 8000a24:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a26:	4b17      	ldr	r3, [pc, #92]	; (8000a84 <HAL_I2C_MspInit+0x138>)
 8000a28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a2a:	f003 0302 	and.w	r3, r3, #2
 8000a2e:	613b      	str	r3, [r7, #16]
 8000a30:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = MFX_I2C_SLC_Pin|MFX_I2C_SDA_Pin;
 8000a32:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000a36:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a3a:	2312      	movs	r3, #18
 8000a3c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a40:	2301      	movs	r3, #1
 8000a42:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a46:	2303      	movs	r3, #3
 8000a48:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000a4c:	2304      	movs	r3, #4
 8000a4e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a52:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000a56:	4619      	mov	r1, r3
 8000a58:	480b      	ldr	r0, [pc, #44]	; (8000a88 <HAL_I2C_MspInit+0x13c>)
 8000a5a:	f008 fcf3 	bl	8009444 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000a5e:	4b09      	ldr	r3, [pc, #36]	; (8000a84 <HAL_I2C_MspInit+0x138>)
 8000a60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a62:	4a08      	ldr	r2, [pc, #32]	; (8000a84 <HAL_I2C_MspInit+0x138>)
 8000a64:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000a68:	6593      	str	r3, [r2, #88]	; 0x58
 8000a6a:	4b06      	ldr	r3, [pc, #24]	; (8000a84 <HAL_I2C_MspInit+0x138>)
 8000a6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000a72:	60fb      	str	r3, [r7, #12]
 8000a74:	68fb      	ldr	r3, [r7, #12]
}
 8000a76:	bf00      	nop
 8000a78:	37b8      	adds	r7, #184	; 0xb8
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	bf00      	nop
 8000a80:	40005400 	.word	0x40005400
 8000a84:	40021000 	.word	0x40021000
 8000a88:	48000400 	.word	0x48000400
 8000a8c:	40005800 	.word	0x40005800

08000a90 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8000a94:	4b0b      	ldr	r3, [pc, #44]	; (8000ac4 <MX_IWDG_Init+0x34>)
 8000a96:	4a0c      	ldr	r2, [pc, #48]	; (8000ac8 <MX_IWDG_Init+0x38>)
 8000a98:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 8000a9a:	4b0a      	ldr	r3, [pc, #40]	; (8000ac4 <MX_IWDG_Init+0x34>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 8000aa0:	4b08      	ldr	r3, [pc, #32]	; (8000ac4 <MX_IWDG_Init+0x34>)
 8000aa2:	f640 72ff 	movw	r2, #4095	; 0xfff
 8000aa6:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 4095;
 8000aa8:	4b06      	ldr	r3, [pc, #24]	; (8000ac4 <MX_IWDG_Init+0x34>)
 8000aaa:	f640 72ff 	movw	r2, #4095	; 0xfff
 8000aae:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8000ab0:	4804      	ldr	r0, [pc, #16]	; (8000ac4 <MX_IWDG_Init+0x34>)
 8000ab2:	f009 f8a3 	bl	8009bfc <HAL_IWDG_Init>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d001      	beq.n	8000ac0 <MX_IWDG_Init+0x30>
  {
    Error_Handler();
 8000abc:	f006 fd6c 	bl	8007598 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8000ac0:	bf00      	nop
 8000ac2:	bd80      	pop	{r7, pc}
 8000ac4:	20000124 	.word	0x20000124
 8000ac8:	40003000 	.word	0x40003000

08000acc <HAL_LCD_MspInit>:
  /* USER CODE END LCD_Init 2 */

}

void HAL_LCD_MspInit(LCD_HandleTypeDef* lcdHandle)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b0ae      	sub	sp, #184	; 0xb8
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ad4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000ad8:	2200      	movs	r2, #0
 8000ada:	601a      	str	r2, [r3, #0]
 8000adc:	605a      	str	r2, [r3, #4]
 8000ade:	609a      	str	r2, [r3, #8]
 8000ae0:	60da      	str	r2, [r3, #12]
 8000ae2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ae4:	f107 031c 	add.w	r3, r7, #28
 8000ae8:	2288      	movs	r2, #136	; 0x88
 8000aea:	2100      	movs	r1, #0
 8000aec:	4618      	mov	r0, r3
 8000aee:	f00d fbb5 	bl	800e25c <memset>
  if(lcdHandle->Instance==LCD)
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	4a57      	ldr	r2, [pc, #348]	; (8000c54 <HAL_LCD_MspInit+0x188>)
 8000af8:	4293      	cmp	r3, r2
 8000afa:	f040 80a6 	bne.w	8000c4a <HAL_LCD_MspInit+0x17e>

  /* USER CODE END LCD_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000afe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000b02:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000b04:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b08:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b0c:	f107 031c 	add.w	r3, r7, #28
 8000b10:	4618      	mov	r0, r3
 8000b12:	f00a fde1 	bl	800b6d8 <HAL_RCCEx_PeriphCLKConfig>
 8000b16:	4603      	mov	r3, r0
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d001      	beq.n	8000b20 <HAL_LCD_MspInit+0x54>
    {
      Error_Handler();
 8000b1c:	f006 fd3c 	bl	8007598 <Error_Handler>
    }

    /* LCD clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 8000b20:	4b4d      	ldr	r3, [pc, #308]	; (8000c58 <HAL_LCD_MspInit+0x18c>)
 8000b22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b24:	4a4c      	ldr	r2, [pc, #304]	; (8000c58 <HAL_LCD_MspInit+0x18c>)
 8000b26:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000b2a:	6593      	str	r3, [r2, #88]	; 0x58
 8000b2c:	4b4a      	ldr	r3, [pc, #296]	; (8000c58 <HAL_LCD_MspInit+0x18c>)
 8000b2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b30:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000b34:	61bb      	str	r3, [r7, #24]
 8000b36:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b38:	4b47      	ldr	r3, [pc, #284]	; (8000c58 <HAL_LCD_MspInit+0x18c>)
 8000b3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b3c:	4a46      	ldr	r2, [pc, #280]	; (8000c58 <HAL_LCD_MspInit+0x18c>)
 8000b3e:	f043 0304 	orr.w	r3, r3, #4
 8000b42:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b44:	4b44      	ldr	r3, [pc, #272]	; (8000c58 <HAL_LCD_MspInit+0x18c>)
 8000b46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b48:	f003 0304 	and.w	r3, r3, #4
 8000b4c:	617b      	str	r3, [r7, #20]
 8000b4e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b50:	4b41      	ldr	r3, [pc, #260]	; (8000c58 <HAL_LCD_MspInit+0x18c>)
 8000b52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b54:	4a40      	ldr	r2, [pc, #256]	; (8000c58 <HAL_LCD_MspInit+0x18c>)
 8000b56:	f043 0301 	orr.w	r3, r3, #1
 8000b5a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b5c:	4b3e      	ldr	r3, [pc, #248]	; (8000c58 <HAL_LCD_MspInit+0x18c>)
 8000b5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b60:	f003 0301 	and.w	r3, r3, #1
 8000b64:	613b      	str	r3, [r7, #16]
 8000b66:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b68:	4b3b      	ldr	r3, [pc, #236]	; (8000c58 <HAL_LCD_MspInit+0x18c>)
 8000b6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b6c:	4a3a      	ldr	r2, [pc, #232]	; (8000c58 <HAL_LCD_MspInit+0x18c>)
 8000b6e:	f043 0302 	orr.w	r3, r3, #2
 8000b72:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b74:	4b38      	ldr	r3, [pc, #224]	; (8000c58 <HAL_LCD_MspInit+0x18c>)
 8000b76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b78:	f003 0302 	and.w	r3, r3, #2
 8000b7c:	60fb      	str	r3, [r7, #12]
 8000b7e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b80:	4b35      	ldr	r3, [pc, #212]	; (8000c58 <HAL_LCD_MspInit+0x18c>)
 8000b82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b84:	4a34      	ldr	r2, [pc, #208]	; (8000c58 <HAL_LCD_MspInit+0x18c>)
 8000b86:	f043 0308 	orr.w	r3, r3, #8
 8000b8a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b8c:	4b32      	ldr	r3, [pc, #200]	; (8000c58 <HAL_LCD_MspInit+0x18c>)
 8000b8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b90:	f003 0308 	and.w	r3, r3, #8
 8000b94:	60bb      	str	r3, [r7, #8]
 8000b96:	68bb      	ldr	r3, [r7, #8]
    PA15 (JTDI)     ------> LCD_SEG17
    PB4 (NJTRST)     ------> LCD_SEG8
    PB5     ------> LCD_SEG9
    PB9     ------> LCD_COM3
    */
    GPIO_InitStruct.Pin = VLCD_Pin|SEG22_Pin|SEG1_Pin|SEG14_Pin
 8000b98:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8000b9c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
                          |SEG9_Pin|SEG13_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ba0:	2302      	movs	r3, #2
 8000ba2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bac:	2300      	movs	r3, #0
 8000bae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8000bb2:	230b      	movs	r3, #11
 8000bb4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bb8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000bbc:	4619      	mov	r1, r3
 8000bbe:	4827      	ldr	r0, [pc, #156]	; (8000c5c <HAL_LCD_MspInit+0x190>)
 8000bc0:	f008 fc40 	bl	8009444 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG23_Pin|SEG0_Pin|COM0_Pin|COM1_Pin
 8000bc4:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8000bc8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
                          |COM2_Pin|SEG10_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bcc:	2302      	movs	r3, #2
 8000bce:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8000bde:	230b      	movs	r3, #11
 8000be0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000be4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000be8:	4619      	mov	r1, r3
 8000bea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bee:	f008 fc29 	bl	8009444 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG21_Pin|SEG2_Pin|SEG20_Pin|SEG3_Pin
 8000bf2:	f24f 2333 	movw	r3, #62003	; 0xf233
 8000bf6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
                          |SEG19_Pin|SEG4_Pin|SEG11_Pin|SEG12_Pin
                          |COM3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bfa:	2302      	movs	r3, #2
 8000bfc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c00:	2300      	movs	r3, #0
 8000c02:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c06:	2300      	movs	r3, #0
 8000c08:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8000c0c:	230b      	movs	r3, #11
 8000c0e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c12:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000c16:	4619      	mov	r1, r3
 8000c18:	4811      	ldr	r0, [pc, #68]	; (8000c60 <HAL_LCD_MspInit+0x194>)
 8000c1a:	f008 fc13 	bl	8009444 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG18_Pin|SEG5_Pin|SEG17_Pin|SEG6_Pin
 8000c1e:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8000c22:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
                          |SEG16_Pin|SEG7_Pin|SEG15_Pin|SEG8_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c26:	2302      	movs	r3, #2
 8000c28:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c32:	2300      	movs	r3, #0
 8000c34:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8000c38:	230b      	movs	r3, #11
 8000c3a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c3e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000c42:	4619      	mov	r1, r3
 8000c44:	4807      	ldr	r0, [pc, #28]	; (8000c64 <HAL_LCD_MspInit+0x198>)
 8000c46:	f008 fbfd 	bl	8009444 <HAL_GPIO_Init>

  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }
}
 8000c4a:	bf00      	nop
 8000c4c:	37b8      	adds	r7, #184	; 0xb8
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	40002400 	.word	0x40002400
 8000c58:	40021000 	.word	0x40021000
 8000c5c:	48000800 	.word	0x48000800
 8000c60:	48000400 	.word	0x48000400
 8000c64:	48000c00 	.word	0x48000c00

08000c68 <lfs_max>:
// Builtin functions, these may be replaced by more efficient
// toolchain-specific implementations. LFS_NO_INTRINSICS falls back to a more
// expensive basic C implementation for debugging purposes

// Min/max functions for unsigned 32-bit numbers
static inline uint32_t lfs_max(uint32_t a, uint32_t b) {
 8000c68:	b480      	push	{r7}
 8000c6a:	b083      	sub	sp, #12
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
 8000c70:	6039      	str	r1, [r7, #0]
    return (a > b) ? a : b;
 8000c72:	683a      	ldr	r2, [r7, #0]
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	4293      	cmp	r3, r2
 8000c78:	bf38      	it	cc
 8000c7a:	4613      	movcc	r3, r2
}
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	370c      	adds	r7, #12
 8000c80:	46bd      	mov	sp, r7
 8000c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c86:	4770      	bx	lr

08000c88 <lfs_min>:

static inline uint32_t lfs_min(uint32_t a, uint32_t b) {
 8000c88:	b480      	push	{r7}
 8000c8a:	b083      	sub	sp, #12
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
 8000c90:	6039      	str	r1, [r7, #0]
    return (a < b) ? a : b;
 8000c92:	683a      	ldr	r2, [r7, #0]
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	4293      	cmp	r3, r2
 8000c98:	bf28      	it	cs
 8000c9a:	4613      	movcs	r3, r2
}
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	370c      	adds	r7, #12
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca6:	4770      	bx	lr

08000ca8 <lfs_aligndown>:

// Align to nearest multiple of a size
static inline uint32_t lfs_aligndown(uint32_t a, uint32_t alignment) {
 8000ca8:	b480      	push	{r7}
 8000caa:	b083      	sub	sp, #12
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
 8000cb0:	6039      	str	r1, [r7, #0]
    return a - (a % alignment);
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	683a      	ldr	r2, [r7, #0]
 8000cb6:	fbb3 f2f2 	udiv	r2, r3, r2
 8000cba:	6839      	ldr	r1, [r7, #0]
 8000cbc:	fb01 f202 	mul.w	r2, r1, r2
 8000cc0:	1a9b      	subs	r3, r3, r2
 8000cc2:	687a      	ldr	r2, [r7, #4]
 8000cc4:	1ad3      	subs	r3, r2, r3
}
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	370c      	adds	r7, #12
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd0:	4770      	bx	lr

08000cd2 <lfs_alignup>:

static inline uint32_t lfs_alignup(uint32_t a, uint32_t alignment) {
 8000cd2:	b580      	push	{r7, lr}
 8000cd4:	b082      	sub	sp, #8
 8000cd6:	af00      	add	r7, sp, #0
 8000cd8:	6078      	str	r0, [r7, #4]
 8000cda:	6039      	str	r1, [r7, #0]
    return lfs_aligndown(a + alignment-1, alignment);
 8000cdc:	687a      	ldr	r2, [r7, #4]
 8000cde:	683b      	ldr	r3, [r7, #0]
 8000ce0:	4413      	add	r3, r2
 8000ce2:	3b01      	subs	r3, #1
 8000ce4:	6839      	ldr	r1, [r7, #0]
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	f7ff ffde 	bl	8000ca8 <lfs_aligndown>
 8000cec:	4603      	mov	r3, r0
}
 8000cee:	4618      	mov	r0, r3
 8000cf0:	3708      	adds	r7, #8
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}

08000cf6 <lfs_npw2>:

// Find the smallest power of 2 greater than or equal to a
static inline uint32_t lfs_npw2(uint32_t a) {
 8000cf6:	b480      	push	{r7}
 8000cf8:	b083      	sub	sp, #12
 8000cfa:	af00      	add	r7, sp, #0
 8000cfc:	6078      	str	r0, [r7, #4]
#if !defined(LFS_NO_INTRINSICS) && (defined(__GNUC__) || defined(__CC_ARM))
    return 32 - __builtin_clz(a-1);
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	3b01      	subs	r3, #1
 8000d02:	fab3 f383 	clz	r3, r3
 8000d06:	f1c3 0320 	rsb	r3, r3, #32
    s = (a > 0xff  ) << 3; a >>= s; r |= s;
    s = (a > 0xf   ) << 2; a >>= s; r |= s;
    s = (a > 0x3   ) << 1; a >>= s; r |= s;
    return (r | (a >> 1)) + 1;
#endif
}
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	370c      	adds	r7, #12
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d14:	4770      	bx	lr

08000d16 <lfs_ctz>:

// Count the number of trailing binary zeros in a
// lfs_ctz(0) may be undefined
static inline uint32_t lfs_ctz(uint32_t a) {
 8000d16:	b480      	push	{r7}
 8000d18:	b083      	sub	sp, #12
 8000d1a:	af00      	add	r7, sp, #0
 8000d1c:	6078      	str	r0, [r7, #4]
#if !defined(LFS_NO_INTRINSICS) && defined(__GNUC__)
    return __builtin_ctz(a);
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	fa93 f3a3 	rbit	r3, r3
 8000d24:	fab3 f383 	clz	r3, r3
#else
    return lfs_npw2((a & -a) + 1) - 1;
#endif
}
 8000d28:	4618      	mov	r0, r3
 8000d2a:	370c      	adds	r7, #12
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d32:	4770      	bx	lr

08000d34 <lfs_popc>:

// Count the number of binary ones in a
static inline uint32_t lfs_popc(uint32_t a) {
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b082      	sub	sp, #8
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
#if !defined(LFS_NO_INTRINSICS) && (defined(__GNUC__) || defined(__CC_ARM))
    return __builtin_popcount(a);
 8000d3c:	6878      	ldr	r0, [r7, #4]
 8000d3e:	f7ff fab7 	bl	80002b0 <__popcountsi2>
 8000d42:	4603      	mov	r3, r0
#else
    a = a - ((a >> 1) & 0x55555555);
    a = (a & 0x33333333) + ((a >> 2) & 0x33333333);
    return (((a + (a >> 4)) & 0xf0f0f0f) * 0x1010101) >> 24;
#endif
}
 8000d44:	4618      	mov	r0, r3
 8000d46:	3708      	adds	r7, #8
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bd80      	pop	{r7, pc}

08000d4c <lfs_scmp>:

// Find the sequence comparison of a and b, this is the distance
// between a and b ignoring overflow
static inline int lfs_scmp(uint32_t a, uint32_t b) {
 8000d4c:	b480      	push	{r7}
 8000d4e:	b083      	sub	sp, #12
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
 8000d54:	6039      	str	r1, [r7, #0]
    return (int)(unsigned)(a - b);
 8000d56:	687a      	ldr	r2, [r7, #4]
 8000d58:	683b      	ldr	r3, [r7, #0]
 8000d5a:	1ad3      	subs	r3, r2, r3
}
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	370c      	adds	r7, #12
 8000d60:	46bd      	mov	sp, r7
 8000d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d66:	4770      	bx	lr

08000d68 <lfs_fromle32>:

// Convert between 32-bit little-endian and native order
static inline uint32_t lfs_fromle32(uint32_t a) {
 8000d68:	b480      	push	{r7}
 8000d6a:	b083      	sub	sp, #12
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
#if !defined(LFS_NO_INTRINSICS) && ( \
    (defined(  BYTE_ORDER  ) && defined(  ORDER_LITTLE_ENDIAN  ) &&   BYTE_ORDER   ==   ORDER_LITTLE_ENDIAN  ) || \
    (defined(__BYTE_ORDER  ) && defined(__ORDER_LITTLE_ENDIAN  ) && __BYTE_ORDER   == __ORDER_LITTLE_ENDIAN  ) || \
    (defined(__BYTE_ORDER__) && defined(__ORDER_LITTLE_ENDIAN__) && __BYTE_ORDER__ == __ORDER_LITTLE_ENDIAN__))
    return a;
 8000d70:	687b      	ldr	r3, [r7, #4]
    return (((uint8_t*)&a)[0] <<  0) |
           (((uint8_t*)&a)[1] <<  8) |
           (((uint8_t*)&a)[2] << 16) |
           (((uint8_t*)&a)[3] << 24);
#endif
}
 8000d72:	4618      	mov	r0, r3
 8000d74:	370c      	adds	r7, #12
 8000d76:	46bd      	mov	sp, r7
 8000d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7c:	4770      	bx	lr

08000d7e <lfs_tole32>:

static inline uint32_t lfs_tole32(uint32_t a) {
 8000d7e:	b580      	push	{r7, lr}
 8000d80:	b082      	sub	sp, #8
 8000d82:	af00      	add	r7, sp, #0
 8000d84:	6078      	str	r0, [r7, #4]
    return lfs_fromle32(a);
 8000d86:	6878      	ldr	r0, [r7, #4]
 8000d88:	f7ff ffee 	bl	8000d68 <lfs_fromle32>
 8000d8c:	4603      	mov	r3, r0
}
 8000d8e:	4618      	mov	r0, r3
 8000d90:	3708      	adds	r7, #8
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}

08000d96 <lfs_frombe32>:

// Convert between 32-bit big-endian and native order
static inline uint32_t lfs_frombe32(uint32_t a) {
 8000d96:	b480      	push	{r7}
 8000d98:	b083      	sub	sp, #12
 8000d9a:	af00      	add	r7, sp, #0
 8000d9c:	6078      	str	r0, [r7, #4]
#if !defined(LFS_NO_INTRINSICS) && ( \
    (defined(  BYTE_ORDER  ) && defined(  ORDER_LITTLE_ENDIAN  ) &&   BYTE_ORDER   ==   ORDER_LITTLE_ENDIAN  ) || \
    (defined(__BYTE_ORDER  ) && defined(__ORDER_LITTLE_ENDIAN  ) && __BYTE_ORDER   == __ORDER_LITTLE_ENDIAN  ) || \
    (defined(__BYTE_ORDER__) && defined(__ORDER_LITTLE_ENDIAN__) && __BYTE_ORDER__ == __ORDER_LITTLE_ENDIAN__))
    return __builtin_bswap32(a);
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	ba1b      	rev	r3, r3
    return (((uint8_t*)&a)[0] << 24) |
           (((uint8_t*)&a)[1] << 16) |
           (((uint8_t*)&a)[2] <<  8) |
           (((uint8_t*)&a)[3] <<  0);
#endif
}
 8000da2:	4618      	mov	r0, r3
 8000da4:	370c      	adds	r7, #12
 8000da6:	46bd      	mov	sp, r7
 8000da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dac:	4770      	bx	lr

08000dae <lfs_tobe32>:

static inline uint32_t lfs_tobe32(uint32_t a) {
 8000dae:	b580      	push	{r7, lr}
 8000db0:	b082      	sub	sp, #8
 8000db2:	af00      	add	r7, sp, #0
 8000db4:	6078      	str	r0, [r7, #4]
    return lfs_frombe32(a);
 8000db6:	6878      	ldr	r0, [r7, #4]
 8000db8:	f7ff ffed 	bl	8000d96 <lfs_frombe32>
 8000dbc:	4603      	mov	r3, r0
}
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	3708      	adds	r7, #8
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd80      	pop	{r7, pc}

08000dc6 <lfs_malloc>:
// Calculate CRC-32 with polynomial = 0x04c11db7
uint32_t lfs_crc(uint32_t crc, const void *buffer, size_t size);

// Allocate memory, only used if buffers are not provided to littlefs
// Note, memory must be 64-bit aligned
static inline void *lfs_malloc(size_t size) {
 8000dc6:	b580      	push	{r7, lr}
 8000dc8:	b082      	sub	sp, #8
 8000dca:	af00      	add	r7, sp, #0
 8000dcc:	6078      	str	r0, [r7, #4]
#ifndef LFS_NO_MALLOC
    return malloc(size);
 8000dce:	6878      	ldr	r0, [r7, #4]
 8000dd0:	f00d fa16 	bl	800e200 <malloc>
 8000dd4:	4603      	mov	r3, r0
#else
    (void)size;
    return NULL;
#endif
}
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	3708      	adds	r7, #8
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}

08000dde <lfs_free>:

// Deallocate memory, only used if buffers are not provided to littlefs
static inline void lfs_free(void *p) {
 8000dde:	b580      	push	{r7, lr}
 8000de0:	b082      	sub	sp, #8
 8000de2:	af00      	add	r7, sp, #0
 8000de4:	6078      	str	r0, [r7, #4]
#ifndef LFS_NO_MALLOC
    free(p);
 8000de6:	6878      	ldr	r0, [r7, #4]
 8000de8:	f00d fa12 	bl	800e210 <free>
#else
    (void)p;
#endif
}
 8000dec:	bf00      	nop
 8000dee:	3708      	adds	r7, #8
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}

08000df4 <lfs_cache_drop>:
};


/// Caching block device operations ///

static inline void lfs_cache_drop(lfs_t *lfs, lfs_cache_t *rcache) {
 8000df4:	b480      	push	{r7}
 8000df6:	b083      	sub	sp, #12
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
 8000dfc:	6039      	str	r1, [r7, #0]
    // do not zero, cheaper if cache is readonly or only going to be
    // written with identical data (during relocates)
    (void)lfs;
    rcache->block = LFS_BLOCK_NULL;
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	f04f 32ff 	mov.w	r2, #4294967295
 8000e04:	601a      	str	r2, [r3, #0]
}
 8000e06:	bf00      	nop
 8000e08:	370c      	adds	r7, #12
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e10:	4770      	bx	lr

08000e12 <lfs_cache_zero>:

static inline void lfs_cache_zero(lfs_t *lfs, lfs_cache_t *pcache) {
 8000e12:	b580      	push	{r7, lr}
 8000e14:	b082      	sub	sp, #8
 8000e16:	af00      	add	r7, sp, #0
 8000e18:	6078      	str	r0, [r7, #4]
 8000e1a:	6039      	str	r1, [r7, #0]
    // zero to avoid information leak
    memset(pcache->buffer, 0xff, lfs->cfg->cache_size);
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	68d8      	ldr	r0, [r3, #12]
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8000e24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e26:	461a      	mov	r2, r3
 8000e28:	21ff      	movs	r1, #255	; 0xff
 8000e2a:	f00d fa17 	bl	800e25c <memset>
    pcache->block = LFS_BLOCK_NULL;
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	f04f 32ff 	mov.w	r2, #4294967295
 8000e34:	601a      	str	r2, [r3, #0]
}
 8000e36:	bf00      	nop
 8000e38:	3708      	adds	r7, #8
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}
	...

08000e40 <lfs_bd_read>:

static int lfs_bd_read(lfs_t *lfs,
        const lfs_cache_t *pcache, lfs_cache_t *rcache, lfs_size_t hint,
        lfs_block_t block, lfs_off_t off,
        void *buffer, lfs_size_t size) {
 8000e40:	b5b0      	push	{r4, r5, r7, lr}
 8000e42:	b08a      	sub	sp, #40	; 0x28
 8000e44:	af02      	add	r7, sp, #8
 8000e46:	60f8      	str	r0, [r7, #12]
 8000e48:	60b9      	str	r1, [r7, #8]
 8000e4a:	607a      	str	r2, [r7, #4]
 8000e4c:	603b      	str	r3, [r7, #0]
    uint8_t *data = buffer;
 8000e4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000e50:	61fb      	str	r3, [r7, #28]
    if (block >= lfs->cfg->block_count ||
 8000e52:	68fb      	ldr	r3, [r7, #12]
 8000e54:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8000e56:	6a1b      	ldr	r3, [r3, #32]
 8000e58:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	d208      	bcs.n	8000e70 <lfs_bd_read+0x30>
            off+size > lfs->cfg->block_size) {
 8000e5e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000e60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000e62:	441a      	add	r2, r3
 8000e64:	68fb      	ldr	r3, [r7, #12]
 8000e66:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8000e68:	69db      	ldr	r3, [r3, #28]
    if (block >= lfs->cfg->block_count ||
 8000e6a:	429a      	cmp	r2, r3
 8000e6c:	f240 811b 	bls.w	80010a6 <lfs_bd_read+0x266>
        return LFS_ERR_CORRUPT;
 8000e70:	f06f 0353 	mvn.w	r3, #83	; 0x53
 8000e74:	e11c      	b.n	80010b0 <lfs_bd_read+0x270>
    }

    while (size > 0) {
        lfs_size_t diff = size;
 8000e76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000e78:	61bb      	str	r3, [r7, #24]

        if (pcache && block == pcache->block &&
 8000e7a:	68bb      	ldr	r3, [r7, #8]
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d03f      	beq.n	8000f00 <lfs_bd_read+0xc0>
 8000e80:	68bb      	ldr	r3, [r7, #8]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000e86:	429a      	cmp	r2, r3
 8000e88:	d13a      	bne.n	8000f00 <lfs_bd_read+0xc0>
                off < pcache->off + pcache->size) {
 8000e8a:	68bb      	ldr	r3, [r7, #8]
 8000e8c:	685a      	ldr	r2, [r3, #4]
 8000e8e:	68bb      	ldr	r3, [r7, #8]
 8000e90:	689b      	ldr	r3, [r3, #8]
 8000e92:	4413      	add	r3, r2
        if (pcache && block == pcache->block &&
 8000e94:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000e96:	429a      	cmp	r2, r3
 8000e98:	d232      	bcs.n	8000f00 <lfs_bd_read+0xc0>
            if (off >= pcache->off) {
 8000e9a:	68bb      	ldr	r3, [r7, #8]
 8000e9c:	685b      	ldr	r3, [r3, #4]
 8000e9e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000ea0:	429a      	cmp	r2, r3
 8000ea2:	d324      	bcc.n	8000eee <lfs_bd_read+0xae>
                // is already in pcache?
                diff = lfs_min(diff, pcache->size - (off-pcache->off));
 8000ea4:	68bb      	ldr	r3, [r7, #8]
 8000ea6:	689a      	ldr	r2, [r3, #8]
 8000ea8:	68bb      	ldr	r3, [r7, #8]
 8000eaa:	6859      	ldr	r1, [r3, #4]
 8000eac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000eae:	1acb      	subs	r3, r1, r3
 8000eb0:	4413      	add	r3, r2
 8000eb2:	4619      	mov	r1, r3
 8000eb4:	69b8      	ldr	r0, [r7, #24]
 8000eb6:	f7ff fee7 	bl	8000c88 <lfs_min>
 8000eba:	61b8      	str	r0, [r7, #24]
                memcpy(data, &pcache->buffer[off-pcache->off], diff);
 8000ebc:	68bb      	ldr	r3, [r7, #8]
 8000ebe:	68da      	ldr	r2, [r3, #12]
 8000ec0:	68bb      	ldr	r3, [r7, #8]
 8000ec2:	685b      	ldr	r3, [r3, #4]
 8000ec4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8000ec6:	1acb      	subs	r3, r1, r3
 8000ec8:	4413      	add	r3, r2
 8000eca:	69ba      	ldr	r2, [r7, #24]
 8000ecc:	4619      	mov	r1, r3
 8000ece:	69f8      	ldr	r0, [r7, #28]
 8000ed0:	f00d f9b6 	bl	800e240 <memcpy>

                data += diff;
 8000ed4:	69fa      	ldr	r2, [r7, #28]
 8000ed6:	69bb      	ldr	r3, [r7, #24]
 8000ed8:	4413      	add	r3, r2
 8000eda:	61fb      	str	r3, [r7, #28]
                off += diff;
 8000edc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000ede:	69bb      	ldr	r3, [r7, #24]
 8000ee0:	4413      	add	r3, r2
 8000ee2:	637b      	str	r3, [r7, #52]	; 0x34
                size -= diff;
 8000ee4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000ee6:	69bb      	ldr	r3, [r7, #24]
 8000ee8:	1ad3      	subs	r3, r2, r3
 8000eea:	63fb      	str	r3, [r7, #60]	; 0x3c
                continue;
 8000eec:	e0db      	b.n	80010a6 <lfs_bd_read+0x266>
            }

            // pcache takes priority
            diff = lfs_min(diff, pcache->off-off);
 8000eee:	68bb      	ldr	r3, [r7, #8]
 8000ef0:	685a      	ldr	r2, [r3, #4]
 8000ef2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000ef4:	1ad3      	subs	r3, r2, r3
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	69b8      	ldr	r0, [r7, #24]
 8000efa:	f7ff fec5 	bl	8000c88 <lfs_min>
 8000efe:	61b8      	str	r0, [r7, #24]
        }

        if (block == rcache->block &&
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000f06:	429a      	cmp	r2, r3
 8000f08:	d13a      	bne.n	8000f80 <lfs_bd_read+0x140>
                off < rcache->off + rcache->size) {
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	685a      	ldr	r2, [r3, #4]
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	689b      	ldr	r3, [r3, #8]
 8000f12:	4413      	add	r3, r2
        if (block == rcache->block &&
 8000f14:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000f16:	429a      	cmp	r2, r3
 8000f18:	d232      	bcs.n	8000f80 <lfs_bd_read+0x140>
            if (off >= rcache->off) {
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	685b      	ldr	r3, [r3, #4]
 8000f1e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000f20:	429a      	cmp	r2, r3
 8000f22:	d324      	bcc.n	8000f6e <lfs_bd_read+0x12e>
                // is already in rcache?
                diff = lfs_min(diff, rcache->size - (off-rcache->off));
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	689a      	ldr	r2, [r3, #8]
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	6859      	ldr	r1, [r3, #4]
 8000f2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f2e:	1acb      	subs	r3, r1, r3
 8000f30:	4413      	add	r3, r2
 8000f32:	4619      	mov	r1, r3
 8000f34:	69b8      	ldr	r0, [r7, #24]
 8000f36:	f7ff fea7 	bl	8000c88 <lfs_min>
 8000f3a:	61b8      	str	r0, [r7, #24]
                memcpy(data, &rcache->buffer[off-rcache->off], diff);
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	68da      	ldr	r2, [r3, #12]
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	685b      	ldr	r3, [r3, #4]
 8000f44:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8000f46:	1acb      	subs	r3, r1, r3
 8000f48:	4413      	add	r3, r2
 8000f4a:	69ba      	ldr	r2, [r7, #24]
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	69f8      	ldr	r0, [r7, #28]
 8000f50:	f00d f976 	bl	800e240 <memcpy>

                data += diff;
 8000f54:	69fa      	ldr	r2, [r7, #28]
 8000f56:	69bb      	ldr	r3, [r7, #24]
 8000f58:	4413      	add	r3, r2
 8000f5a:	61fb      	str	r3, [r7, #28]
                off += diff;
 8000f5c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000f5e:	69bb      	ldr	r3, [r7, #24]
 8000f60:	4413      	add	r3, r2
 8000f62:	637b      	str	r3, [r7, #52]	; 0x34
                size -= diff;
 8000f64:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000f66:	69bb      	ldr	r3, [r7, #24]
 8000f68:	1ad3      	subs	r3, r2, r3
 8000f6a:	63fb      	str	r3, [r7, #60]	; 0x3c
                continue;
 8000f6c:	e09b      	b.n	80010a6 <lfs_bd_read+0x266>
            }

            // rcache takes priority
            diff = lfs_min(diff, rcache->off-off);
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	685a      	ldr	r2, [r3, #4]
 8000f72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f74:	1ad3      	subs	r3, r2, r3
 8000f76:	4619      	mov	r1, r3
 8000f78:	69b8      	ldr	r0, [r7, #24]
 8000f7a:	f7ff fe85 	bl	8000c88 <lfs_min>
 8000f7e:	61b8      	str	r0, [r7, #24]
        }

        if (size >= hint && off % lfs->cfg->read_size == 0 &&
 8000f80:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	429a      	cmp	r2, r3
 8000f86:	d336      	bcc.n	8000ff6 <lfs_bd_read+0x1b6>
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8000f8c:	695a      	ldr	r2, [r3, #20]
 8000f8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f90:	fbb3 f1f2 	udiv	r1, r3, r2
 8000f94:	fb01 f202 	mul.w	r2, r1, r2
 8000f98:	1a9b      	subs	r3, r3, r2
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d12b      	bne.n	8000ff6 <lfs_bd_read+0x1b6>
                size >= lfs->cfg->read_size) {
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8000fa2:	695b      	ldr	r3, [r3, #20]
        if (size >= hint && off % lfs->cfg->read_size == 0 &&
 8000fa4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000fa6:	429a      	cmp	r2, r3
 8000fa8:	d325      	bcc.n	8000ff6 <lfs_bd_read+0x1b6>
            // bypass cache?
            diff = lfs_aligndown(diff, lfs->cfg->read_size);
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8000fae:	695b      	ldr	r3, [r3, #20]
 8000fb0:	4619      	mov	r1, r3
 8000fb2:	69b8      	ldr	r0, [r7, #24]
 8000fb4:	f7ff fe78 	bl	8000ca8 <lfs_aligndown>
 8000fb8:	61b8      	str	r0, [r7, #24]
            int err = lfs->cfg->read(lfs->cfg, block, off, data, diff);
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8000fbe:	685c      	ldr	r4, [r3, #4]
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	6e98      	ldr	r0, [r3, #104]	; 0x68
 8000fc4:	69bb      	ldr	r3, [r7, #24]
 8000fc6:	9300      	str	r3, [sp, #0]
 8000fc8:	69fb      	ldr	r3, [r7, #28]
 8000fca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000fcc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8000fce:	47a0      	blx	r4
 8000fd0:	6178      	str	r0, [r7, #20]
            if (err) {
 8000fd2:	697b      	ldr	r3, [r7, #20]
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d001      	beq.n	8000fdc <lfs_bd_read+0x19c>
                return err;
 8000fd8:	697b      	ldr	r3, [r7, #20]
 8000fda:	e069      	b.n	80010b0 <lfs_bd_read+0x270>
            }

            data += diff;
 8000fdc:	69fa      	ldr	r2, [r7, #28]
 8000fde:	69bb      	ldr	r3, [r7, #24]
 8000fe0:	4413      	add	r3, r2
 8000fe2:	61fb      	str	r3, [r7, #28]
            off += diff;
 8000fe4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000fe6:	69bb      	ldr	r3, [r7, #24]
 8000fe8:	4413      	add	r3, r2
 8000fea:	637b      	str	r3, [r7, #52]	; 0x34
            size -= diff;
 8000fec:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000fee:	69bb      	ldr	r3, [r7, #24]
 8000ff0:	1ad3      	subs	r3, r2, r3
 8000ff2:	63fb      	str	r3, [r7, #60]	; 0x3c
            continue;
 8000ff4:	e057      	b.n	80010a6 <lfs_bd_read+0x266>
        }

        // load to cache, first condition can no longer fail
        LFS_ASSERT(block < lfs->cfg->block_count);
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8000ffa:	6a1b      	ldr	r3, [r3, #32]
 8000ffc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000ffe:	429a      	cmp	r2, r3
 8001000:	d305      	bcc.n	800100e <lfs_bd_read+0x1ce>
 8001002:	4b2d      	ldr	r3, [pc, #180]	; (80010b8 <lfs_bd_read+0x278>)
 8001004:	4a2d      	ldr	r2, [pc, #180]	; (80010bc <lfs_bd_read+0x27c>)
 8001006:	216b      	movs	r1, #107	; 0x6b
 8001008:	482d      	ldr	r0, [pc, #180]	; (80010c0 <lfs_bd_read+0x280>)
 800100a:	f00d f89f 	bl	800e14c <__assert_func>
        rcache->block = block;
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001012:	601a      	str	r2, [r3, #0]
        rcache->off = lfs_aligndown(off, lfs->cfg->read_size);
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001018:	695b      	ldr	r3, [r3, #20]
 800101a:	4619      	mov	r1, r3
 800101c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800101e:	f7ff fe43 	bl	8000ca8 <lfs_aligndown>
 8001022:	4602      	mov	r2, r0
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	605a      	str	r2, [r3, #4]
        rcache->size = lfs_min(
                lfs_min(
 8001028:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	441a      	add	r2, r3
                    lfs_alignup(off+hint, lfs->cfg->read_size),
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                lfs_min(
 8001032:	695b      	ldr	r3, [r3, #20]
 8001034:	4619      	mov	r1, r3
 8001036:	4610      	mov	r0, r2
 8001038:	f7ff fe4b 	bl	8000cd2 <lfs_alignup>
 800103c:	4602      	mov	r2, r0
                    lfs->cfg->block_size)
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                lfs_min(
 8001042:	69db      	ldr	r3, [r3, #28]
 8001044:	4619      	mov	r1, r3
 8001046:	4610      	mov	r0, r2
 8001048:	f7ff fe1e 	bl	8000c88 <lfs_min>
 800104c:	4602      	mov	r2, r0
                - rcache->off,
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	685b      	ldr	r3, [r3, #4]
        rcache->size = lfs_min(
 8001052:	1ad2      	subs	r2, r2, r3
                lfs->cfg->cache_size);
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	6e9b      	ldr	r3, [r3, #104]	; 0x68
        rcache->size = lfs_min(
 8001058:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800105a:	4619      	mov	r1, r3
 800105c:	4610      	mov	r0, r2
 800105e:	f7ff fe13 	bl	8000c88 <lfs_min>
 8001062:	4602      	mov	r2, r0
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	609a      	str	r2, [r3, #8]
        int err = lfs->cfg->read(lfs->cfg, rcache->block,
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800106c:	685c      	ldr	r4, [r3, #4]
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	6e98      	ldr	r0, [r3, #104]	; 0x68
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	6819      	ldr	r1, [r3, #0]
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	685a      	ldr	r2, [r3, #4]
                rcache->off, rcache->buffer, rcache->size);
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	68dd      	ldr	r5, [r3, #12]
        int err = lfs->cfg->read(lfs->cfg, rcache->block,
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	689b      	ldr	r3, [r3, #8]
 8001082:	9300      	str	r3, [sp, #0]
 8001084:	462b      	mov	r3, r5
 8001086:	47a0      	blx	r4
 8001088:	6138      	str	r0, [r7, #16]
        LFS_ASSERT(err <= 0);
 800108a:	693b      	ldr	r3, [r7, #16]
 800108c:	2b00      	cmp	r3, #0
 800108e:	dd05      	ble.n	800109c <lfs_bd_read+0x25c>
 8001090:	4b0c      	ldr	r3, [pc, #48]	; (80010c4 <lfs_bd_read+0x284>)
 8001092:	4a0a      	ldr	r2, [pc, #40]	; (80010bc <lfs_bd_read+0x27c>)
 8001094:	2176      	movs	r1, #118	; 0x76
 8001096:	480a      	ldr	r0, [pc, #40]	; (80010c0 <lfs_bd_read+0x280>)
 8001098:	f00d f858 	bl	800e14c <__assert_func>
        if (err) {
 800109c:	693b      	ldr	r3, [r7, #16]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d001      	beq.n	80010a6 <lfs_bd_read+0x266>
            return err;
 80010a2:	693b      	ldr	r3, [r7, #16]
 80010a4:	e004      	b.n	80010b0 <lfs_bd_read+0x270>
    while (size > 0) {
 80010a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	f47f aee4 	bne.w	8000e76 <lfs_bd_read+0x36>
        }
    }

    return 0;
 80010ae:	2300      	movs	r3, #0
}
 80010b0:	4618      	mov	r0, r3
 80010b2:	3720      	adds	r7, #32
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bdb0      	pop	{r4, r5, r7, pc}
 80010b8:	0800f62c 	.word	0x0800f62c
 80010bc:	0800ffa0 	.word	0x0800ffa0
 80010c0:	0800f64c 	.word	0x0800f64c
 80010c4:	0800f660 	.word	0x0800f660

080010c8 <lfs_bd_cmp>:

static int lfs_bd_cmp(lfs_t *lfs,
        const lfs_cache_t *pcache, lfs_cache_t *rcache, lfs_size_t hint,
        lfs_block_t block, lfs_off_t off,
        const void *buffer, lfs_size_t size) {
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b08e      	sub	sp, #56	; 0x38
 80010cc:	af04      	add	r7, sp, #16
 80010ce:	60f8      	str	r0, [r7, #12]
 80010d0:	60b9      	str	r1, [r7, #8]
 80010d2:	607a      	str	r2, [r7, #4]
 80010d4:	603b      	str	r3, [r7, #0]
    const uint8_t *data = buffer;
 80010d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80010d8:	623b      	str	r3, [r7, #32]
    lfs_size_t diff = 0;
 80010da:	2300      	movs	r3, #0
 80010dc:	61fb      	str	r3, [r7, #28]

    for (lfs_off_t i = 0; i < size; i += diff) {
 80010de:	2300      	movs	r3, #0
 80010e0:	627b      	str	r3, [r7, #36]	; 0x24
 80010e2:	e039      	b.n	8001158 <lfs_bd_cmp+0x90>
        uint8_t dat[8];

        diff = lfs_min(size-i, sizeof(dat));
 80010e4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80010e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010e8:	1ad3      	subs	r3, r2, r3
 80010ea:	2108      	movs	r1, #8
 80010ec:	4618      	mov	r0, r3
 80010ee:	f7ff fdcb 	bl	8000c88 <lfs_min>
 80010f2:	61f8      	str	r0, [r7, #28]
        int res = lfs_bd_read(lfs,
 80010f4:	683a      	ldr	r2, [r7, #0]
 80010f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010f8:	1ad1      	subs	r1, r2, r3
 80010fa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80010fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010fe:	4413      	add	r3, r2
 8001100:	69fa      	ldr	r2, [r7, #28]
 8001102:	9203      	str	r2, [sp, #12]
 8001104:	f107 0210 	add.w	r2, r7, #16
 8001108:	9202      	str	r2, [sp, #8]
 800110a:	9301      	str	r3, [sp, #4]
 800110c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800110e:	9300      	str	r3, [sp, #0]
 8001110:	460b      	mov	r3, r1
 8001112:	687a      	ldr	r2, [r7, #4]
 8001114:	68b9      	ldr	r1, [r7, #8]
 8001116:	68f8      	ldr	r0, [r7, #12]
 8001118:	f7ff fe92 	bl	8000e40 <lfs_bd_read>
 800111c:	61b8      	str	r0, [r7, #24]
                pcache, rcache, hint-i,
                block, off+i, &dat, diff);
        if (res) {
 800111e:	69bb      	ldr	r3, [r7, #24]
 8001120:	2b00      	cmp	r3, #0
 8001122:	d001      	beq.n	8001128 <lfs_bd_cmp+0x60>
            return res;
 8001124:	69bb      	ldr	r3, [r7, #24]
 8001126:	e01c      	b.n	8001162 <lfs_bd_cmp+0x9a>
        }

        res = memcmp(dat, data + i, diff);
 8001128:	6a3a      	ldr	r2, [r7, #32]
 800112a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800112c:	18d1      	adds	r1, r2, r3
 800112e:	f107 0310 	add.w	r3, r7, #16
 8001132:	69fa      	ldr	r2, [r7, #28]
 8001134:	4618      	mov	r0, r3
 8001136:	f00d f873 	bl	800e220 <memcmp>
 800113a:	61b8      	str	r0, [r7, #24]
        if (res) {
 800113c:	69bb      	ldr	r3, [r7, #24]
 800113e:	2b00      	cmp	r3, #0
 8001140:	d006      	beq.n	8001150 <lfs_bd_cmp+0x88>
            return res < 0 ? LFS_CMP_LT : LFS_CMP_GT;
 8001142:	69bb      	ldr	r3, [r7, #24]
 8001144:	2b00      	cmp	r3, #0
 8001146:	da01      	bge.n	800114c <lfs_bd_cmp+0x84>
 8001148:	2301      	movs	r3, #1
 800114a:	e00a      	b.n	8001162 <lfs_bd_cmp+0x9a>
 800114c:	2302      	movs	r3, #2
 800114e:	e008      	b.n	8001162 <lfs_bd_cmp+0x9a>
    for (lfs_off_t i = 0; i < size; i += diff) {
 8001150:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001152:	69fb      	ldr	r3, [r7, #28]
 8001154:	4413      	add	r3, r2
 8001156:	627b      	str	r3, [r7, #36]	; 0x24
 8001158:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800115a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800115c:	429a      	cmp	r2, r3
 800115e:	d3c1      	bcc.n	80010e4 <lfs_bd_cmp+0x1c>
        }
    }

    return LFS_CMP_EQ;
 8001160:	2300      	movs	r3, #0
}
 8001162:	4618      	mov	r0, r3
 8001164:	3728      	adds	r7, #40	; 0x28
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
	...

0800116c <lfs_bd_flush>:

#ifndef LFS_READONLY
static int lfs_bd_flush(lfs_t *lfs,
        lfs_cache_t *pcache, lfs_cache_t *rcache, bool validate) {
 800116c:	b5b0      	push	{r4, r5, r7, lr}
 800116e:	b08c      	sub	sp, #48	; 0x30
 8001170:	af04      	add	r7, sp, #16
 8001172:	60f8      	str	r0, [r7, #12]
 8001174:	60b9      	str	r1, [r7, #8]
 8001176:	607a      	str	r2, [r7, #4]
 8001178:	70fb      	strb	r3, [r7, #3]
    if (pcache->block != LFS_BLOCK_NULL && pcache->block != LFS_BLOCK_INLINE) {
 800117a:	68bb      	ldr	r3, [r7, #8]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001182:	d061      	beq.n	8001248 <lfs_bd_flush+0xdc>
 8001184:	68bb      	ldr	r3, [r7, #8]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	f113 0f02 	cmn.w	r3, #2
 800118c:	d05c      	beq.n	8001248 <lfs_bd_flush+0xdc>
        LFS_ASSERT(pcache->block < lfs->cfg->block_count);
 800118e:	68bb      	ldr	r3, [r7, #8]
 8001190:	681a      	ldr	r2, [r3, #0]
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001196:	6a1b      	ldr	r3, [r3, #32]
 8001198:	429a      	cmp	r2, r3
 800119a:	d305      	bcc.n	80011a8 <lfs_bd_flush+0x3c>
 800119c:	4b2d      	ldr	r3, [pc, #180]	; (8001254 <lfs_bd_flush+0xe8>)
 800119e:	4a2e      	ldr	r2, [pc, #184]	; (8001258 <lfs_bd_flush+0xec>)
 80011a0:	219e      	movs	r1, #158	; 0x9e
 80011a2:	482e      	ldr	r0, [pc, #184]	; (800125c <lfs_bd_flush+0xf0>)
 80011a4:	f00c ffd2 	bl	800e14c <__assert_func>
        lfs_size_t diff = lfs_alignup(pcache->size, lfs->cfg->prog_size);
 80011a8:	68bb      	ldr	r3, [r7, #8]
 80011aa:	689a      	ldr	r2, [r3, #8]
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80011b0:	699b      	ldr	r3, [r3, #24]
 80011b2:	4619      	mov	r1, r3
 80011b4:	4610      	mov	r0, r2
 80011b6:	f7ff fd8c 	bl	8000cd2 <lfs_alignup>
 80011ba:	61f8      	str	r0, [r7, #28]
        int err = lfs->cfg->prog(lfs->cfg, pcache->block,
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80011c0:	689c      	ldr	r4, [r3, #8]
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	6e98      	ldr	r0, [r3, #104]	; 0x68
 80011c6:	68bb      	ldr	r3, [r7, #8]
 80011c8:	6819      	ldr	r1, [r3, #0]
 80011ca:	68bb      	ldr	r3, [r7, #8]
 80011cc:	685a      	ldr	r2, [r3, #4]
                pcache->off, pcache->buffer, diff);
 80011ce:	68bb      	ldr	r3, [r7, #8]
 80011d0:	68dd      	ldr	r5, [r3, #12]
        int err = lfs->cfg->prog(lfs->cfg, pcache->block,
 80011d2:	69fb      	ldr	r3, [r7, #28]
 80011d4:	9300      	str	r3, [sp, #0]
 80011d6:	462b      	mov	r3, r5
 80011d8:	47a0      	blx	r4
 80011da:	61b8      	str	r0, [r7, #24]
        LFS_ASSERT(err <= 0);
 80011dc:	69bb      	ldr	r3, [r7, #24]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	dd05      	ble.n	80011ee <lfs_bd_flush+0x82>
 80011e2:	4b1f      	ldr	r3, [pc, #124]	; (8001260 <lfs_bd_flush+0xf4>)
 80011e4:	4a1c      	ldr	r2, [pc, #112]	; (8001258 <lfs_bd_flush+0xec>)
 80011e6:	21a2      	movs	r1, #162	; 0xa2
 80011e8:	481c      	ldr	r0, [pc, #112]	; (800125c <lfs_bd_flush+0xf0>)
 80011ea:	f00c ffaf 	bl	800e14c <__assert_func>
        if (err) {
 80011ee:	69bb      	ldr	r3, [r7, #24]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d001      	beq.n	80011f8 <lfs_bd_flush+0x8c>
            return err;
 80011f4:	69bb      	ldr	r3, [r7, #24]
 80011f6:	e028      	b.n	800124a <lfs_bd_flush+0xde>
        }

        if (validate) {
 80011f8:	78fb      	ldrb	r3, [r7, #3]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d020      	beq.n	8001240 <lfs_bd_flush+0xd4>
            // check data on disk
            lfs_cache_drop(lfs, rcache);
 80011fe:	6879      	ldr	r1, [r7, #4]
 8001200:	68f8      	ldr	r0, [r7, #12]
 8001202:	f7ff fdf7 	bl	8000df4 <lfs_cache_drop>
            int res = lfs_bd_cmp(lfs,
 8001206:	68bb      	ldr	r3, [r7, #8]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	68ba      	ldr	r2, [r7, #8]
 800120c:	6852      	ldr	r2, [r2, #4]
                    NULL, rcache, diff,
                    pcache->block, pcache->off, pcache->buffer, diff);
 800120e:	68b9      	ldr	r1, [r7, #8]
 8001210:	68c9      	ldr	r1, [r1, #12]
            int res = lfs_bd_cmp(lfs,
 8001212:	69f8      	ldr	r0, [r7, #28]
 8001214:	9003      	str	r0, [sp, #12]
 8001216:	9102      	str	r1, [sp, #8]
 8001218:	9201      	str	r2, [sp, #4]
 800121a:	9300      	str	r3, [sp, #0]
 800121c:	69fb      	ldr	r3, [r7, #28]
 800121e:	687a      	ldr	r2, [r7, #4]
 8001220:	2100      	movs	r1, #0
 8001222:	68f8      	ldr	r0, [r7, #12]
 8001224:	f7ff ff50 	bl	80010c8 <lfs_bd_cmp>
 8001228:	6178      	str	r0, [r7, #20]
            if (res < 0) {
 800122a:	697b      	ldr	r3, [r7, #20]
 800122c:	2b00      	cmp	r3, #0
 800122e:	da01      	bge.n	8001234 <lfs_bd_flush+0xc8>
                return res;
 8001230:	697b      	ldr	r3, [r7, #20]
 8001232:	e00a      	b.n	800124a <lfs_bd_flush+0xde>
            }

            if (res != LFS_CMP_EQ) {
 8001234:	697b      	ldr	r3, [r7, #20]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d002      	beq.n	8001240 <lfs_bd_flush+0xd4>
                return LFS_ERR_CORRUPT;
 800123a:	f06f 0353 	mvn.w	r3, #83	; 0x53
 800123e:	e004      	b.n	800124a <lfs_bd_flush+0xde>
            }
        }

        lfs_cache_zero(lfs, pcache);
 8001240:	68b9      	ldr	r1, [r7, #8]
 8001242:	68f8      	ldr	r0, [r7, #12]
 8001244:	f7ff fde5 	bl	8000e12 <lfs_cache_zero>
    }

    return 0;
 8001248:	2300      	movs	r3, #0
}
 800124a:	4618      	mov	r0, r3
 800124c:	3720      	adds	r7, #32
 800124e:	46bd      	mov	sp, r7
 8001250:	bdb0      	pop	{r4, r5, r7, pc}
 8001252:	bf00      	nop
 8001254:	0800f66c 	.word	0x0800f66c
 8001258:	0800ffac 	.word	0x0800ffac
 800125c:	0800f64c 	.word	0x0800f64c
 8001260:	0800f660 	.word	0x0800f660

08001264 <lfs_bd_sync>:
#endif

#ifndef LFS_READONLY
static int lfs_bd_sync(lfs_t *lfs,
        lfs_cache_t *pcache, lfs_cache_t *rcache, bool validate) {
 8001264:	b580      	push	{r7, lr}
 8001266:	b086      	sub	sp, #24
 8001268:	af00      	add	r7, sp, #0
 800126a:	60f8      	str	r0, [r7, #12]
 800126c:	60b9      	str	r1, [r7, #8]
 800126e:	607a      	str	r2, [r7, #4]
 8001270:	70fb      	strb	r3, [r7, #3]
    lfs_cache_drop(lfs, rcache);
 8001272:	6879      	ldr	r1, [r7, #4]
 8001274:	68f8      	ldr	r0, [r7, #12]
 8001276:	f7ff fdbd 	bl	8000df4 <lfs_cache_drop>

    int err = lfs_bd_flush(lfs, pcache, rcache, validate);
 800127a:	78fb      	ldrb	r3, [r7, #3]
 800127c:	687a      	ldr	r2, [r7, #4]
 800127e:	68b9      	ldr	r1, [r7, #8]
 8001280:	68f8      	ldr	r0, [r7, #12]
 8001282:	f7ff ff73 	bl	800116c <lfs_bd_flush>
 8001286:	6178      	str	r0, [r7, #20]
    if (err) {
 8001288:	697b      	ldr	r3, [r7, #20]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d001      	beq.n	8001292 <lfs_bd_sync+0x2e>
        return err;
 800128e:	697b      	ldr	r3, [r7, #20]
 8001290:	e011      	b.n	80012b6 <lfs_bd_sync+0x52>
    }

    err = lfs->cfg->sync(lfs->cfg);
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001296:	691b      	ldr	r3, [r3, #16]
 8001298:	68fa      	ldr	r2, [r7, #12]
 800129a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800129c:	4610      	mov	r0, r2
 800129e:	4798      	blx	r3
 80012a0:	6178      	str	r0, [r7, #20]
    LFS_ASSERT(err <= 0);
 80012a2:	697b      	ldr	r3, [r7, #20]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	dd05      	ble.n	80012b4 <lfs_bd_sync+0x50>
 80012a8:	4b05      	ldr	r3, [pc, #20]	; (80012c0 <lfs_bd_sync+0x5c>)
 80012aa:	4a06      	ldr	r2, [pc, #24]	; (80012c4 <lfs_bd_sync+0x60>)
 80012ac:	21c8      	movs	r1, #200	; 0xc8
 80012ae:	4806      	ldr	r0, [pc, #24]	; (80012c8 <lfs_bd_sync+0x64>)
 80012b0:	f00c ff4c 	bl	800e14c <__assert_func>
    return err;
 80012b4:	697b      	ldr	r3, [r7, #20]
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	3718      	adds	r7, #24
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	0800f660 	.word	0x0800f660
 80012c4:	0800ffbc 	.word	0x0800ffbc
 80012c8:	0800f64c 	.word	0x0800f64c

080012cc <lfs_bd_prog>:

#ifndef LFS_READONLY
static int lfs_bd_prog(lfs_t *lfs,
        lfs_cache_t *pcache, lfs_cache_t *rcache, bool validate,
        lfs_block_t block, lfs_off_t off,
        const void *buffer, lfs_size_t size) {
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b088      	sub	sp, #32
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	60f8      	str	r0, [r7, #12]
 80012d4:	60b9      	str	r1, [r7, #8]
 80012d6:	607a      	str	r2, [r7, #4]
 80012d8:	70fb      	strb	r3, [r7, #3]
    const uint8_t *data = buffer;
 80012da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012dc:	61fb      	str	r3, [r7, #28]
    LFS_ASSERT(block == LFS_BLOCK_INLINE || block < lfs->cfg->block_count);
 80012de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012e0:	f113 0f02 	cmn.w	r3, #2
 80012e4:	d00b      	beq.n	80012fe <lfs_bd_prog+0x32>
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80012ea:	6a1b      	ldr	r3, [r3, #32]
 80012ec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80012ee:	429a      	cmp	r2, r3
 80012f0:	d305      	bcc.n	80012fe <lfs_bd_prog+0x32>
 80012f2:	4b47      	ldr	r3, [pc, #284]	; (8001410 <lfs_bd_prog+0x144>)
 80012f4:	4a47      	ldr	r2, [pc, #284]	; (8001414 <lfs_bd_prog+0x148>)
 80012f6:	21d3      	movs	r1, #211	; 0xd3
 80012f8:	4847      	ldr	r0, [pc, #284]	; (8001418 <lfs_bd_prog+0x14c>)
 80012fa:	f00c ff27 	bl	800e14c <__assert_func>
    LFS_ASSERT(off + size <= lfs->cfg->block_size);
 80012fe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001300:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001302:	441a      	add	r2, r3
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001308:	69db      	ldr	r3, [r3, #28]
 800130a:	429a      	cmp	r2, r3
 800130c:	d977      	bls.n	80013fe <lfs_bd_prog+0x132>
 800130e:	4b43      	ldr	r3, [pc, #268]	; (800141c <lfs_bd_prog+0x150>)
 8001310:	4a40      	ldr	r2, [pc, #256]	; (8001414 <lfs_bd_prog+0x148>)
 8001312:	21d4      	movs	r1, #212	; 0xd4
 8001314:	4840      	ldr	r0, [pc, #256]	; (8001418 <lfs_bd_prog+0x14c>)
 8001316:	f00c ff19 	bl	800e14c <__assert_func>

    while (size > 0) {
        if (block == pcache->block &&
 800131a:	68bb      	ldr	r3, [r7, #8]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001320:	429a      	cmp	r2, r3
 8001322:	d151      	bne.n	80013c8 <lfs_bd_prog+0xfc>
                off >= pcache->off &&
 8001324:	68bb      	ldr	r3, [r7, #8]
 8001326:	685b      	ldr	r3, [r3, #4]
        if (block == pcache->block &&
 8001328:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800132a:	429a      	cmp	r2, r3
 800132c:	d34c      	bcc.n	80013c8 <lfs_bd_prog+0xfc>
                off < pcache->off + lfs->cfg->cache_size) {
 800132e:	68bb      	ldr	r3, [r7, #8]
 8001330:	685a      	ldr	r2, [r3, #4]
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001336:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001338:	4413      	add	r3, r2
                off >= pcache->off &&
 800133a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800133c:	429a      	cmp	r2, r3
 800133e:	d243      	bcs.n	80013c8 <lfs_bd_prog+0xfc>
            // already fits in pcache?
            lfs_size_t diff = lfs_min(size,
                    lfs->cfg->cache_size - (off-pcache->off));
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001344:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001346:	68bb      	ldr	r3, [r7, #8]
 8001348:	6859      	ldr	r1, [r3, #4]
 800134a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800134c:	1acb      	subs	r3, r1, r3
            lfs_size_t diff = lfs_min(size,
 800134e:	4413      	add	r3, r2
 8001350:	4619      	mov	r1, r3
 8001352:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001354:	f7ff fc98 	bl	8000c88 <lfs_min>
 8001358:	61b8      	str	r0, [r7, #24]
            memcpy(&pcache->buffer[off-pcache->off], data, diff);
 800135a:	68bb      	ldr	r3, [r7, #8]
 800135c:	68da      	ldr	r2, [r3, #12]
 800135e:	68bb      	ldr	r3, [r7, #8]
 8001360:	685b      	ldr	r3, [r3, #4]
 8001362:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001364:	1acb      	subs	r3, r1, r3
 8001366:	4413      	add	r3, r2
 8001368:	69ba      	ldr	r2, [r7, #24]
 800136a:	69f9      	ldr	r1, [r7, #28]
 800136c:	4618      	mov	r0, r3
 800136e:	f00c ff67 	bl	800e240 <memcpy>

            data += diff;
 8001372:	69fa      	ldr	r2, [r7, #28]
 8001374:	69bb      	ldr	r3, [r7, #24]
 8001376:	4413      	add	r3, r2
 8001378:	61fb      	str	r3, [r7, #28]
            off += diff;
 800137a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800137c:	69bb      	ldr	r3, [r7, #24]
 800137e:	4413      	add	r3, r2
 8001380:	62fb      	str	r3, [r7, #44]	; 0x2c
            size -= diff;
 8001382:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001384:	69bb      	ldr	r3, [r7, #24]
 8001386:	1ad3      	subs	r3, r2, r3
 8001388:	637b      	str	r3, [r7, #52]	; 0x34

            pcache->size = lfs_max(pcache->size, off - pcache->off);
 800138a:	68bb      	ldr	r3, [r7, #8]
 800138c:	6898      	ldr	r0, [r3, #8]
 800138e:	68bb      	ldr	r3, [r7, #8]
 8001390:	685b      	ldr	r3, [r3, #4]
 8001392:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001394:	1ad3      	subs	r3, r2, r3
 8001396:	4619      	mov	r1, r3
 8001398:	f7ff fc66 	bl	8000c68 <lfs_max>
 800139c:	4602      	mov	r2, r0
 800139e:	68bb      	ldr	r3, [r7, #8]
 80013a0:	609a      	str	r2, [r3, #8]
            if (pcache->size == lfs->cfg->cache_size) {
 80013a2:	68bb      	ldr	r3, [r7, #8]
 80013a4:	689a      	ldr	r2, [r3, #8]
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80013aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013ac:	429a      	cmp	r2, r3
 80013ae:	d126      	bne.n	80013fe <lfs_bd_prog+0x132>
                // eagerly flush out pcache if we fill up
                int err = lfs_bd_flush(lfs, pcache, rcache, validate);
 80013b0:	78fb      	ldrb	r3, [r7, #3]
 80013b2:	687a      	ldr	r2, [r7, #4]
 80013b4:	68b9      	ldr	r1, [r7, #8]
 80013b6:	68f8      	ldr	r0, [r7, #12]
 80013b8:	f7ff fed8 	bl	800116c <lfs_bd_flush>
 80013bc:	6178      	str	r0, [r7, #20]
                if (err) {
 80013be:	697b      	ldr	r3, [r7, #20]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d01c      	beq.n	80013fe <lfs_bd_prog+0x132>
                    return err;
 80013c4:	697b      	ldr	r3, [r7, #20]
 80013c6:	e01e      	b.n	8001406 <lfs_bd_prog+0x13a>
            continue;
        }

        // pcache must have been flushed, either by programming and
        // entire block or manually flushing the pcache
        LFS_ASSERT(pcache->block == LFS_BLOCK_NULL);
 80013c8:	68bb      	ldr	r3, [r7, #8]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013d0:	d005      	beq.n	80013de <lfs_bd_prog+0x112>
 80013d2:	4b13      	ldr	r3, [pc, #76]	; (8001420 <lfs_bd_prog+0x154>)
 80013d4:	4a0f      	ldr	r2, [pc, #60]	; (8001414 <lfs_bd_prog+0x148>)
 80013d6:	21f1      	movs	r1, #241	; 0xf1
 80013d8:	480f      	ldr	r0, [pc, #60]	; (8001418 <lfs_bd_prog+0x14c>)
 80013da:	f00c feb7 	bl	800e14c <__assert_func>

        // prepare pcache, first condition can no longer fail
        pcache->block = block;
 80013de:	68bb      	ldr	r3, [r7, #8]
 80013e0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80013e2:	601a      	str	r2, [r3, #0]
        pcache->off = lfs_aligndown(off, lfs->cfg->prog_size);
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80013e8:	699b      	ldr	r3, [r3, #24]
 80013ea:	4619      	mov	r1, r3
 80013ec:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80013ee:	f7ff fc5b 	bl	8000ca8 <lfs_aligndown>
 80013f2:	4602      	mov	r2, r0
 80013f4:	68bb      	ldr	r3, [r7, #8]
 80013f6:	605a      	str	r2, [r3, #4]
        pcache->size = 0;
 80013f8:	68bb      	ldr	r3, [r7, #8]
 80013fa:	2200      	movs	r2, #0
 80013fc:	609a      	str	r2, [r3, #8]
    while (size > 0) {
 80013fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001400:	2b00      	cmp	r3, #0
 8001402:	d18a      	bne.n	800131a <lfs_bd_prog+0x4e>
    }

    return 0;
 8001404:	2300      	movs	r3, #0
}
 8001406:	4618      	mov	r0, r3
 8001408:	3720      	adds	r7, #32
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	0800f694 	.word	0x0800f694
 8001414:	0800ffc8 	.word	0x0800ffc8
 8001418:	0800f64c 	.word	0x0800f64c
 800141c:	0800f6d0 	.word	0x0800f6d0
 8001420:	0800f6f4 	.word	0x0800f6f4

08001424 <lfs_bd_erase>:
#endif

#ifndef LFS_READONLY
static int lfs_bd_erase(lfs_t *lfs, lfs_block_t block) {
 8001424:	b580      	push	{r7, lr}
 8001426:	b084      	sub	sp, #16
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
 800142c:	6039      	str	r1, [r7, #0]
    LFS_ASSERT(block < lfs->cfg->block_count);
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001432:	6a1b      	ldr	r3, [r3, #32]
 8001434:	683a      	ldr	r2, [r7, #0]
 8001436:	429a      	cmp	r2, r3
 8001438:	d305      	bcc.n	8001446 <lfs_bd_erase+0x22>
 800143a:	4b0f      	ldr	r3, [pc, #60]	; (8001478 <lfs_bd_erase+0x54>)
 800143c:	4a0f      	ldr	r2, [pc, #60]	; (800147c <lfs_bd_erase+0x58>)
 800143e:	21ff      	movs	r1, #255	; 0xff
 8001440:	480f      	ldr	r0, [pc, #60]	; (8001480 <lfs_bd_erase+0x5c>)
 8001442:	f00c fe83 	bl	800e14c <__assert_func>
    int err = lfs->cfg->erase(lfs->cfg, block);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800144a:	68db      	ldr	r3, [r3, #12]
 800144c:	687a      	ldr	r2, [r7, #4]
 800144e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8001450:	6839      	ldr	r1, [r7, #0]
 8001452:	4610      	mov	r0, r2
 8001454:	4798      	blx	r3
 8001456:	60f8      	str	r0, [r7, #12]
    LFS_ASSERT(err <= 0);
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	2b00      	cmp	r3, #0
 800145c:	dd06      	ble.n	800146c <lfs_bd_erase+0x48>
 800145e:	4b09      	ldr	r3, [pc, #36]	; (8001484 <lfs_bd_erase+0x60>)
 8001460:	4a06      	ldr	r2, [pc, #24]	; (800147c <lfs_bd_erase+0x58>)
 8001462:	f240 1101 	movw	r1, #257	; 0x101
 8001466:	4806      	ldr	r0, [pc, #24]	; (8001480 <lfs_bd_erase+0x5c>)
 8001468:	f00c fe70 	bl	800e14c <__assert_func>
    return err;
 800146c:	68fb      	ldr	r3, [r7, #12]
}
 800146e:	4618      	mov	r0, r3
 8001470:	3710      	adds	r7, #16
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	0800f62c 	.word	0x0800f62c
 800147c:	0800ffd4 	.word	0x0800ffd4
 8001480:	0800f64c 	.word	0x0800f64c
 8001484:	0800f660 	.word	0x0800f660

08001488 <lfs_pair_swap>:
#endif


/// Small type-level utilities ///
// operations on block pairs
static inline void lfs_pair_swap(lfs_block_t pair[2]) {
 8001488:	b480      	push	{r7}
 800148a:	b085      	sub	sp, #20
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
    lfs_block_t t = pair[0];
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	60fb      	str	r3, [r7, #12]
    pair[0] = pair[1];
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	685a      	ldr	r2, [r3, #4]
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	601a      	str	r2, [r3, #0]
    pair[1] = t;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	3304      	adds	r3, #4
 80014a2:	68fa      	ldr	r2, [r7, #12]
 80014a4:	601a      	str	r2, [r3, #0]
}
 80014a6:	bf00      	nop
 80014a8:	3714      	adds	r7, #20
 80014aa:	46bd      	mov	sp, r7
 80014ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b0:	4770      	bx	lr

080014b2 <lfs_pair_isnull>:

static inline bool lfs_pair_isnull(const lfs_block_t pair[2]) {
 80014b2:	b480      	push	{r7}
 80014b4:	b083      	sub	sp, #12
 80014b6:	af00      	add	r7, sp, #0
 80014b8:	6078      	str	r0, [r7, #4]
    return pair[0] == LFS_BLOCK_NULL || pair[1] == LFS_BLOCK_NULL;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014c2:	d005      	beq.n	80014d0 <lfs_pair_isnull+0x1e>
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	3304      	adds	r3, #4
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014ce:	d101      	bne.n	80014d4 <lfs_pair_isnull+0x22>
 80014d0:	2301      	movs	r3, #1
 80014d2:	e000      	b.n	80014d6 <lfs_pair_isnull+0x24>
 80014d4:	2300      	movs	r3, #0
 80014d6:	f003 0301 	and.w	r3, r3, #1
 80014da:	b2db      	uxtb	r3, r3
}
 80014dc:	4618      	mov	r0, r3
 80014de:	370c      	adds	r7, #12
 80014e0:	46bd      	mov	sp, r7
 80014e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e6:	4770      	bx	lr

080014e8 <lfs_pair_cmp>:

static inline int lfs_pair_cmp(
        const lfs_block_t paira[2],
        const lfs_block_t pairb[2]) {
 80014e8:	b480      	push	{r7}
 80014ea:	b083      	sub	sp, #12
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
 80014f0:	6039      	str	r1, [r7, #0]
    return !(paira[0] == pairb[0] || paira[1] == pairb[1] ||
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681a      	ldr	r2, [r3, #0]
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	429a      	cmp	r2, r3
 80014fc:	d017      	beq.n	800152e <lfs_pair_cmp+0x46>
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	3304      	adds	r3, #4
 8001502:	681a      	ldr	r2, [r3, #0]
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	3304      	adds	r3, #4
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	429a      	cmp	r2, r3
 800150c:	d00f      	beq.n	800152e <lfs_pair_cmp+0x46>
             paira[0] == pairb[1] || paira[1] == pairb[0]);
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681a      	ldr	r2, [r3, #0]
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	3304      	adds	r3, #4
 8001516:	681b      	ldr	r3, [r3, #0]
    return !(paira[0] == pairb[0] || paira[1] == pairb[1] ||
 8001518:	429a      	cmp	r2, r3
 800151a:	d008      	beq.n	800152e <lfs_pair_cmp+0x46>
             paira[0] == pairb[1] || paira[1] == pairb[0]);
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	3304      	adds	r3, #4
 8001520:	681a      	ldr	r2, [r3, #0]
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	681b      	ldr	r3, [r3, #0]
    return !(paira[0] == pairb[0] || paira[1] == pairb[1] ||
 8001526:	429a      	cmp	r2, r3
 8001528:	d001      	beq.n	800152e <lfs_pair_cmp+0x46>
 800152a:	2301      	movs	r3, #1
 800152c:	e000      	b.n	8001530 <lfs_pair_cmp+0x48>
 800152e:	2300      	movs	r3, #0
}
 8001530:	4618      	mov	r0, r3
 8001532:	370c      	adds	r7, #12
 8001534:	46bd      	mov	sp, r7
 8001536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153a:	4770      	bx	lr

0800153c <lfs_pair_sync>:

#ifndef LFS_READONLY
static inline bool lfs_pair_sync(
        const lfs_block_t paira[2],
        const lfs_block_t pairb[2]) {
 800153c:	b480      	push	{r7}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
 8001544:	6039      	str	r1, [r7, #0]
    return (paira[0] == pairb[0] && paira[1] == pairb[1]) ||
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681a      	ldr	r2, [r3, #0]
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	429a      	cmp	r2, r3
 8001550:	d107      	bne.n	8001562 <lfs_pair_sync+0x26>
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	3304      	adds	r3, #4
 8001556:	681a      	ldr	r2, [r3, #0]
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	3304      	adds	r3, #4
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	429a      	cmp	r2, r3
 8001560:	d00d      	beq.n	800157e <lfs_pair_sync+0x42>
           (paira[0] == pairb[1] && paira[1] == pairb[0]);
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681a      	ldr	r2, [r3, #0]
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	3304      	adds	r3, #4
 800156a:	681b      	ldr	r3, [r3, #0]
    return (paira[0] == pairb[0] && paira[1] == pairb[1]) ||
 800156c:	429a      	cmp	r2, r3
 800156e:	d108      	bne.n	8001582 <lfs_pair_sync+0x46>
           (paira[0] == pairb[1] && paira[1] == pairb[0]);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	3304      	adds	r3, #4
 8001574:	681a      	ldr	r2, [r3, #0]
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	429a      	cmp	r2, r3
 800157c:	d101      	bne.n	8001582 <lfs_pair_sync+0x46>
    return (paira[0] == pairb[0] && paira[1] == pairb[1]) ||
 800157e:	2301      	movs	r3, #1
 8001580:	e000      	b.n	8001584 <lfs_pair_sync+0x48>
 8001582:	2300      	movs	r3, #0
 8001584:	f003 0301 	and.w	r3, r3, #1
 8001588:	b2db      	uxtb	r3, r3
}
 800158a:	4618      	mov	r0, r3
 800158c:	370c      	adds	r7, #12
 800158e:	46bd      	mov	sp, r7
 8001590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001594:	4770      	bx	lr

08001596 <lfs_pair_fromle32>:
#endif

static inline void lfs_pair_fromle32(lfs_block_t pair[2]) {
 8001596:	b590      	push	{r4, r7, lr}
 8001598:	b083      	sub	sp, #12
 800159a:	af00      	add	r7, sp, #0
 800159c:	6078      	str	r0, [r7, #4]
    pair[0] = lfs_fromle32(pair[0]);
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	4618      	mov	r0, r3
 80015a4:	f7ff fbe0 	bl	8000d68 <lfs_fromle32>
 80015a8:	4602      	mov	r2, r0
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	601a      	str	r2, [r3, #0]
    pair[1] = lfs_fromle32(pair[1]);
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	3304      	adds	r3, #4
 80015b2:	681a      	ldr	r2, [r3, #0]
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	1d1c      	adds	r4, r3, #4
 80015b8:	4610      	mov	r0, r2
 80015ba:	f7ff fbd5 	bl	8000d68 <lfs_fromle32>
 80015be:	4603      	mov	r3, r0
 80015c0:	6023      	str	r3, [r4, #0]
}
 80015c2:	bf00      	nop
 80015c4:	370c      	adds	r7, #12
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd90      	pop	{r4, r7, pc}

080015ca <lfs_pair_tole32>:

#ifndef LFS_READONLY
static inline void lfs_pair_tole32(lfs_block_t pair[2]) {
 80015ca:	b590      	push	{r4, r7, lr}
 80015cc:	b083      	sub	sp, #12
 80015ce:	af00      	add	r7, sp, #0
 80015d0:	6078      	str	r0, [r7, #4]
    pair[0] = lfs_tole32(pair[0]);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	4618      	mov	r0, r3
 80015d8:	f7ff fbd1 	bl	8000d7e <lfs_tole32>
 80015dc:	4602      	mov	r2, r0
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	601a      	str	r2, [r3, #0]
    pair[1] = lfs_tole32(pair[1]);
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	3304      	adds	r3, #4
 80015e6:	681a      	ldr	r2, [r3, #0]
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	1d1c      	adds	r4, r3, #4
 80015ec:	4610      	mov	r0, r2
 80015ee:	f7ff fbc6 	bl	8000d7e <lfs_tole32>
 80015f2:	4603      	mov	r3, r0
 80015f4:	6023      	str	r3, [r4, #0]
}
 80015f6:	bf00      	nop
 80015f8:	370c      	adds	r7, #12
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd90      	pop	{r4, r7, pc}

080015fe <lfs_tag_isvalid>:
    ((cond) ? LFS_MKTAG(type, id, size) : LFS_MKTAG(LFS_FROM_NOOP, 0, 0))

#define LFS_MKTAG_IF_ELSE(cond, type1, id1, size1, type2, id2, size2) \
    ((cond) ? LFS_MKTAG(type1, id1, size1) : LFS_MKTAG(type2, id2, size2))

static inline bool lfs_tag_isvalid(lfs_tag_t tag) {
 80015fe:	b480      	push	{r7}
 8001600:	b083      	sub	sp, #12
 8001602:	af00      	add	r7, sp, #0
 8001604:	6078      	str	r0, [r7, #4]
    return !(tag & 0x80000000);
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	43db      	mvns	r3, r3
 800160a:	0fdb      	lsrs	r3, r3, #31
 800160c:	b2db      	uxtb	r3, r3
}
 800160e:	4618      	mov	r0, r3
 8001610:	370c      	adds	r7, #12
 8001612:	46bd      	mov	sp, r7
 8001614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001618:	4770      	bx	lr

0800161a <lfs_tag_isdelete>:

static inline bool lfs_tag_isdelete(lfs_tag_t tag) {
 800161a:	b480      	push	{r7}
 800161c:	b083      	sub	sp, #12
 800161e:	af00      	add	r7, sp, #0
 8001620:	6078      	str	r0, [r7, #4]
    return ((int32_t)(tag << 22) >> 22) == -1;
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	059b      	lsls	r3, r3, #22
 8001626:	159b      	asrs	r3, r3, #22
 8001628:	f1b3 3fff 	cmp.w	r3, #4294967295
 800162c:	bf0c      	ite	eq
 800162e:	2301      	moveq	r3, #1
 8001630:	2300      	movne	r3, #0
 8001632:	b2db      	uxtb	r3, r3
}
 8001634:	4618      	mov	r0, r3
 8001636:	370c      	adds	r7, #12
 8001638:	46bd      	mov	sp, r7
 800163a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163e:	4770      	bx	lr

08001640 <lfs_tag_type1>:

static inline uint16_t lfs_tag_type1(lfs_tag_t tag) {
 8001640:	b480      	push	{r7}
 8001642:	b083      	sub	sp, #12
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
    return (tag & 0x70000000) >> 20;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	0d1b      	lsrs	r3, r3, #20
 800164c:	b29b      	uxth	r3, r3
 800164e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001652:	b29b      	uxth	r3, r3
}
 8001654:	4618      	mov	r0, r3
 8001656:	370c      	adds	r7, #12
 8001658:	46bd      	mov	sp, r7
 800165a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165e:	4770      	bx	lr

08001660 <lfs_tag_type3>:

static inline uint16_t lfs_tag_type3(lfs_tag_t tag) {
 8001660:	b480      	push	{r7}
 8001662:	b083      	sub	sp, #12
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
    return (tag & 0x7ff00000) >> 20;
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	0d1b      	lsrs	r3, r3, #20
 800166c:	b29b      	uxth	r3, r3
 800166e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001672:	b29b      	uxth	r3, r3
}
 8001674:	4618      	mov	r0, r3
 8001676:	370c      	adds	r7, #12
 8001678:	46bd      	mov	sp, r7
 800167a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167e:	4770      	bx	lr

08001680 <lfs_tag_chunk>:

static inline uint8_t lfs_tag_chunk(lfs_tag_t tag) {
 8001680:	b480      	push	{r7}
 8001682:	b083      	sub	sp, #12
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
    return (tag & 0x0ff00000) >> 20;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	0d1b      	lsrs	r3, r3, #20
 800168c:	b2db      	uxtb	r3, r3
}
 800168e:	4618      	mov	r0, r3
 8001690:	370c      	adds	r7, #12
 8001692:	46bd      	mov	sp, r7
 8001694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001698:	4770      	bx	lr

0800169a <lfs_tag_splice>:

static inline int8_t lfs_tag_splice(lfs_tag_t tag) {
 800169a:	b580      	push	{r7, lr}
 800169c:	b082      	sub	sp, #8
 800169e:	af00      	add	r7, sp, #0
 80016a0:	6078      	str	r0, [r7, #4]
    return (int8_t)lfs_tag_chunk(tag);
 80016a2:	6878      	ldr	r0, [r7, #4]
 80016a4:	f7ff ffec 	bl	8001680 <lfs_tag_chunk>
 80016a8:	4603      	mov	r3, r0
 80016aa:	b25b      	sxtb	r3, r3
}
 80016ac:	4618      	mov	r0, r3
 80016ae:	3708      	adds	r7, #8
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bd80      	pop	{r7, pc}

080016b4 <lfs_tag_id>:

static inline uint16_t lfs_tag_id(lfs_tag_t tag) {
 80016b4:	b480      	push	{r7}
 80016b6:	b083      	sub	sp, #12
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
    return (tag & 0x000ffc00) >> 10;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	0a9b      	lsrs	r3, r3, #10
 80016c0:	b29b      	uxth	r3, r3
 80016c2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80016c6:	b29b      	uxth	r3, r3
}
 80016c8:	4618      	mov	r0, r3
 80016ca:	370c      	adds	r7, #12
 80016cc:	46bd      	mov	sp, r7
 80016ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d2:	4770      	bx	lr

080016d4 <lfs_tag_size>:

static inline lfs_size_t lfs_tag_size(lfs_tag_t tag) {
 80016d4:	b480      	push	{r7}
 80016d6:	b083      	sub	sp, #12
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
    return tag & 0x000003ff;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	f3c3 0309 	ubfx	r3, r3, #0, #10
}
 80016e2:	4618      	mov	r0, r3
 80016e4:	370c      	adds	r7, #12
 80016e6:	46bd      	mov	sp, r7
 80016e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ec:	4770      	bx	lr

080016ee <lfs_tag_dsize>:

static inline lfs_size_t lfs_tag_dsize(lfs_tag_t tag) {
 80016ee:	b580      	push	{r7, lr}
 80016f0:	b082      	sub	sp, #8
 80016f2:	af00      	add	r7, sp, #0
 80016f4:	6078      	str	r0, [r7, #4]
    return sizeof(tag) + lfs_tag_size(tag + lfs_tag_isdelete(tag));
 80016f6:	6878      	ldr	r0, [r7, #4]
 80016f8:	f7ff ff8f 	bl	800161a <lfs_tag_isdelete>
 80016fc:	4603      	mov	r3, r0
 80016fe:	461a      	mov	r2, r3
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	4413      	add	r3, r2
 8001704:	4618      	mov	r0, r3
 8001706:	f7ff ffe5 	bl	80016d4 <lfs_tag_size>
 800170a:	4603      	mov	r3, r0
 800170c:	3304      	adds	r3, #4
}
 800170e:	4618      	mov	r0, r3
 8001710:	3708      	adds	r7, #8
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}

08001716 <lfs_gstate_xor>:
#define LFS_MKATTRS(...) \
    (struct lfs_mattr[]){__VA_ARGS__}, \
    sizeof((struct lfs_mattr[]){__VA_ARGS__}) / sizeof(struct lfs_mattr)

// operations on global state
static inline void lfs_gstate_xor(lfs_gstate_t *a, const lfs_gstate_t *b) {
 8001716:	b480      	push	{r7}
 8001718:	b085      	sub	sp, #20
 800171a:	af00      	add	r7, sp, #0
 800171c:	6078      	str	r0, [r7, #4]
 800171e:	6039      	str	r1, [r7, #0]
    for (int i = 0; i < 3; i++) {
 8001720:	2300      	movs	r3, #0
 8001722:	60fb      	str	r3, [r7, #12]
 8001724:	e012      	b.n	800174c <lfs_gstate_xor+0x36>
        ((uint32_t*)a)[i] ^= ((const uint32_t*)b)[i];
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	009b      	lsls	r3, r3, #2
 800172a:	687a      	ldr	r2, [r7, #4]
 800172c:	4413      	add	r3, r2
 800172e:	6819      	ldr	r1, [r3, #0]
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	009b      	lsls	r3, r3, #2
 8001734:	683a      	ldr	r2, [r7, #0]
 8001736:	4413      	add	r3, r2
 8001738:	681a      	ldr	r2, [r3, #0]
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	009b      	lsls	r3, r3, #2
 800173e:	6878      	ldr	r0, [r7, #4]
 8001740:	4403      	add	r3, r0
 8001742:	404a      	eors	r2, r1
 8001744:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < 3; i++) {
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	3301      	adds	r3, #1
 800174a:	60fb      	str	r3, [r7, #12]
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	2b02      	cmp	r3, #2
 8001750:	dde9      	ble.n	8001726 <lfs_gstate_xor+0x10>
    }
}
 8001752:	bf00      	nop
 8001754:	bf00      	nop
 8001756:	3714      	adds	r7, #20
 8001758:	46bd      	mov	sp, r7
 800175a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175e:	4770      	bx	lr

08001760 <lfs_gstate_iszero>:

static inline bool lfs_gstate_iszero(const lfs_gstate_t *a) {
 8001760:	b480      	push	{r7}
 8001762:	b085      	sub	sp, #20
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < 3; i++) {
 8001768:	2300      	movs	r3, #0
 800176a:	60fb      	str	r3, [r7, #12]
 800176c:	e00b      	b.n	8001786 <lfs_gstate_iszero+0x26>
        if (((uint32_t*)a)[i] != 0) {
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	009b      	lsls	r3, r3, #2
 8001772:	687a      	ldr	r2, [r7, #4]
 8001774:	4413      	add	r3, r2
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	2b00      	cmp	r3, #0
 800177a:	d001      	beq.n	8001780 <lfs_gstate_iszero+0x20>
            return false;
 800177c:	2300      	movs	r3, #0
 800177e:	e006      	b.n	800178e <lfs_gstate_iszero+0x2e>
    for (int i = 0; i < 3; i++) {
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	3301      	adds	r3, #1
 8001784:	60fb      	str	r3, [r7, #12]
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	2b02      	cmp	r3, #2
 800178a:	ddf0      	ble.n	800176e <lfs_gstate_iszero+0xe>
        }
    }
    return true;
 800178c:	2301      	movs	r3, #1
}
 800178e:	4618      	mov	r0, r3
 8001790:	3714      	adds	r7, #20
 8001792:	46bd      	mov	sp, r7
 8001794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001798:	4770      	bx	lr

0800179a <lfs_gstate_hasorphans>:

#ifndef LFS_READONLY
static inline bool lfs_gstate_hasorphans(const lfs_gstate_t *a) {
 800179a:	b580      	push	{r7, lr}
 800179c:	b082      	sub	sp, #8
 800179e:	af00      	add	r7, sp, #0
 80017a0:	6078      	str	r0, [r7, #4]
    return lfs_tag_size(a->tag);
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	4618      	mov	r0, r3
 80017a8:	f7ff ff94 	bl	80016d4 <lfs_tag_size>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	bf14      	ite	ne
 80017b2:	2301      	movne	r3, #1
 80017b4:	2300      	moveq	r3, #0
 80017b6:	b2db      	uxtb	r3, r3
}
 80017b8:	4618      	mov	r0, r3
 80017ba:	3708      	adds	r7, #8
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}

080017c0 <lfs_gstate_getorphans>:

static inline uint8_t lfs_gstate_getorphans(const lfs_gstate_t *a) {
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b082      	sub	sp, #8
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
    return lfs_tag_size(a->tag);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4618      	mov	r0, r3
 80017ce:	f7ff ff81 	bl	80016d4 <lfs_tag_size>
 80017d2:	4603      	mov	r3, r0
 80017d4:	b2db      	uxtb	r3, r3
}
 80017d6:	4618      	mov	r0, r3
 80017d8:	3708      	adds	r7, #8
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}

080017de <lfs_gstate_hasmove>:

static inline bool lfs_gstate_hasmove(const lfs_gstate_t *a) {
 80017de:	b580      	push	{r7, lr}
 80017e0:	b082      	sub	sp, #8
 80017e2:	af00      	add	r7, sp, #0
 80017e4:	6078      	str	r0, [r7, #4]
    return lfs_tag_type1(a->tag);
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	4618      	mov	r0, r3
 80017ec:	f7ff ff28 	bl	8001640 <lfs_tag_type1>
 80017f0:	4603      	mov	r3, r0
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	bf14      	ite	ne
 80017f6:	2301      	movne	r3, #1
 80017f8:	2300      	moveq	r3, #0
 80017fa:	b2db      	uxtb	r3, r3
}
 80017fc:	4618      	mov	r0, r3
 80017fe:	3708      	adds	r7, #8
 8001800:	46bd      	mov	sp, r7
 8001802:	bd80      	pop	{r7, pc}

08001804 <lfs_gstate_hasmovehere>:
#endif

static inline bool lfs_gstate_hasmovehere(const lfs_gstate_t *a,
        const lfs_block_t *pair) {
 8001804:	b580      	push	{r7, lr}
 8001806:	b082      	sub	sp, #8
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
 800180c:	6039      	str	r1, [r7, #0]
    return lfs_tag_type1(a->tag) && lfs_pair_cmp(a->pair, pair) == 0;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	4618      	mov	r0, r3
 8001814:	f7ff ff14 	bl	8001640 <lfs_tag_type1>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d00a      	beq.n	8001834 <lfs_gstate_hasmovehere+0x30>
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	3304      	adds	r3, #4
 8001822:	6839      	ldr	r1, [r7, #0]
 8001824:	4618      	mov	r0, r3
 8001826:	f7ff fe5f 	bl	80014e8 <lfs_pair_cmp>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d101      	bne.n	8001834 <lfs_gstate_hasmovehere+0x30>
 8001830:	2301      	movs	r3, #1
 8001832:	e000      	b.n	8001836 <lfs_gstate_hasmovehere+0x32>
 8001834:	2300      	movs	r3, #0
 8001836:	f003 0301 	and.w	r3, r3, #1
 800183a:	b2db      	uxtb	r3, r3
}
 800183c:	4618      	mov	r0, r3
 800183e:	3708      	adds	r7, #8
 8001840:	46bd      	mov	sp, r7
 8001842:	bd80      	pop	{r7, pc}

08001844 <lfs_gstate_fromle32>:

static inline void lfs_gstate_fromle32(lfs_gstate_t *a) {
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
    a->tag     = lfs_fromle32(a->tag);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4618      	mov	r0, r3
 8001852:	f7ff fa89 	bl	8000d68 <lfs_fromle32>
 8001856:	4602      	mov	r2, r0
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	601a      	str	r2, [r3, #0]
    a->pair[0] = lfs_fromle32(a->pair[0]);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	4618      	mov	r0, r3
 8001862:	f7ff fa81 	bl	8000d68 <lfs_fromle32>
 8001866:	4602      	mov	r2, r0
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	605a      	str	r2, [r3, #4]
    a->pair[1] = lfs_fromle32(a->pair[1]);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	689b      	ldr	r3, [r3, #8]
 8001870:	4618      	mov	r0, r3
 8001872:	f7ff fa79 	bl	8000d68 <lfs_fromle32>
 8001876:	4602      	mov	r2, r0
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	609a      	str	r2, [r3, #8]
}
 800187c:	bf00      	nop
 800187e:	3708      	adds	r7, #8
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}

08001884 <lfs_gstate_tole32>:

#ifndef LFS_READONLY
static inline void lfs_gstate_tole32(lfs_gstate_t *a) {
 8001884:	b580      	push	{r7, lr}
 8001886:	b082      	sub	sp, #8
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
    a->tag     = lfs_tole32(a->tag);
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4618      	mov	r0, r3
 8001892:	f7ff fa74 	bl	8000d7e <lfs_tole32>
 8001896:	4602      	mov	r2, r0
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	601a      	str	r2, [r3, #0]
    a->pair[0] = lfs_tole32(a->pair[0]);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	4618      	mov	r0, r3
 80018a2:	f7ff fa6c 	bl	8000d7e <lfs_tole32>
 80018a6:	4602      	mov	r2, r0
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	605a      	str	r2, [r3, #4]
    a->pair[1] = lfs_tole32(a->pair[1]);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	689b      	ldr	r3, [r3, #8]
 80018b0:	4618      	mov	r0, r3
 80018b2:	f7ff fa64 	bl	8000d7e <lfs_tole32>
 80018b6:	4602      	mov	r2, r0
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	609a      	str	r2, [r3, #8]
}
 80018bc:	bf00      	nop
 80018be:	3708      	adds	r7, #8
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}

080018c4 <lfs_ctz_fromle32>:
#endif

// other endianness operations
static void lfs_ctz_fromle32(struct lfs_ctz *ctz) {
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b082      	sub	sp, #8
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
    ctz->head = lfs_fromle32(ctz->head);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	4618      	mov	r0, r3
 80018d2:	f7ff fa49 	bl	8000d68 <lfs_fromle32>
 80018d6:	4602      	mov	r2, r0
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	601a      	str	r2, [r3, #0]
    ctz->size = lfs_fromle32(ctz->size);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	685b      	ldr	r3, [r3, #4]
 80018e0:	4618      	mov	r0, r3
 80018e2:	f7ff fa41 	bl	8000d68 <lfs_fromle32>
 80018e6:	4602      	mov	r2, r0
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	605a      	str	r2, [r3, #4]
}
 80018ec:	bf00      	nop
 80018ee:	3708      	adds	r7, #8
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}

080018f4 <lfs_ctz_tole32>:

#ifndef LFS_READONLY
static void lfs_ctz_tole32(struct lfs_ctz *ctz) {
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b082      	sub	sp, #8
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
    ctz->head = lfs_tole32(ctz->head);
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	4618      	mov	r0, r3
 8001902:	f7ff fa3c 	bl	8000d7e <lfs_tole32>
 8001906:	4602      	mov	r2, r0
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	601a      	str	r2, [r3, #0]
    ctz->size = lfs_tole32(ctz->size);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	685b      	ldr	r3, [r3, #4]
 8001910:	4618      	mov	r0, r3
 8001912:	f7ff fa34 	bl	8000d7e <lfs_tole32>
 8001916:	4602      	mov	r2, r0
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	605a      	str	r2, [r3, #4]
}
 800191c:	bf00      	nop
 800191e:	3708      	adds	r7, #8
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}

08001924 <lfs_superblock_fromle32>:
#endif

static inline void lfs_superblock_fromle32(lfs_superblock_t *superblock) {
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
    superblock->version     = lfs_fromle32(superblock->version);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4618      	mov	r0, r3
 8001932:	f7ff fa19 	bl	8000d68 <lfs_fromle32>
 8001936:	4602      	mov	r2, r0
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	601a      	str	r2, [r3, #0]
    superblock->block_size  = lfs_fromle32(superblock->block_size);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	4618      	mov	r0, r3
 8001942:	f7ff fa11 	bl	8000d68 <lfs_fromle32>
 8001946:	4602      	mov	r2, r0
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	605a      	str	r2, [r3, #4]
    superblock->block_count = lfs_fromle32(superblock->block_count);
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	689b      	ldr	r3, [r3, #8]
 8001950:	4618      	mov	r0, r3
 8001952:	f7ff fa09 	bl	8000d68 <lfs_fromle32>
 8001956:	4602      	mov	r2, r0
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	609a      	str	r2, [r3, #8]
    superblock->name_max    = lfs_fromle32(superblock->name_max);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	68db      	ldr	r3, [r3, #12]
 8001960:	4618      	mov	r0, r3
 8001962:	f7ff fa01 	bl	8000d68 <lfs_fromle32>
 8001966:	4602      	mov	r2, r0
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	60da      	str	r2, [r3, #12]
    superblock->file_max    = lfs_fromle32(superblock->file_max);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	691b      	ldr	r3, [r3, #16]
 8001970:	4618      	mov	r0, r3
 8001972:	f7ff f9f9 	bl	8000d68 <lfs_fromle32>
 8001976:	4602      	mov	r2, r0
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	611a      	str	r2, [r3, #16]
    superblock->attr_max    = lfs_fromle32(superblock->attr_max);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	695b      	ldr	r3, [r3, #20]
 8001980:	4618      	mov	r0, r3
 8001982:	f7ff f9f1 	bl	8000d68 <lfs_fromle32>
 8001986:	4602      	mov	r2, r0
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	615a      	str	r2, [r3, #20]
}
 800198c:	bf00      	nop
 800198e:	3708      	adds	r7, #8
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}

08001994 <lfs_superblock_tole32>:

#ifndef LFS_READONLY
static inline void lfs_superblock_tole32(lfs_superblock_t *superblock) {
 8001994:	b580      	push	{r7, lr}
 8001996:	b082      	sub	sp, #8
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
    superblock->version     = lfs_tole32(superblock->version);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4618      	mov	r0, r3
 80019a2:	f7ff f9ec 	bl	8000d7e <lfs_tole32>
 80019a6:	4602      	mov	r2, r0
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	601a      	str	r2, [r3, #0]
    superblock->block_size  = lfs_tole32(superblock->block_size);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	685b      	ldr	r3, [r3, #4]
 80019b0:	4618      	mov	r0, r3
 80019b2:	f7ff f9e4 	bl	8000d7e <lfs_tole32>
 80019b6:	4602      	mov	r2, r0
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	605a      	str	r2, [r3, #4]
    superblock->block_count = lfs_tole32(superblock->block_count);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	689b      	ldr	r3, [r3, #8]
 80019c0:	4618      	mov	r0, r3
 80019c2:	f7ff f9dc 	bl	8000d7e <lfs_tole32>
 80019c6:	4602      	mov	r2, r0
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	609a      	str	r2, [r3, #8]
    superblock->name_max    = lfs_tole32(superblock->name_max);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	68db      	ldr	r3, [r3, #12]
 80019d0:	4618      	mov	r0, r3
 80019d2:	f7ff f9d4 	bl	8000d7e <lfs_tole32>
 80019d6:	4602      	mov	r2, r0
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	60da      	str	r2, [r3, #12]
    superblock->file_max    = lfs_tole32(superblock->file_max);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	691b      	ldr	r3, [r3, #16]
 80019e0:	4618      	mov	r0, r3
 80019e2:	f7ff f9cc 	bl	8000d7e <lfs_tole32>
 80019e6:	4602      	mov	r2, r0
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	611a      	str	r2, [r3, #16]
    superblock->attr_max    = lfs_tole32(superblock->attr_max);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	695b      	ldr	r3, [r3, #20]
 80019f0:	4618      	mov	r0, r3
 80019f2:	f7ff f9c4 	bl	8000d7e <lfs_tole32>
 80019f6:	4602      	mov	r2, r0
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	615a      	str	r2, [r3, #20]
}
 80019fc:	bf00      	nop
 80019fe:	3708      	adds	r7, #8
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}

08001a04 <lfs_mlist_isopen>:
#endif

#ifndef LFS_NO_ASSERT
static bool lfs_mlist_isopen(struct lfs_mlist *head,
        struct lfs_mlist *node) {
 8001a04:	b480      	push	{r7}
 8001a06:	b085      	sub	sp, #20
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
 8001a0c:	6039      	str	r1, [r7, #0]
    for (struct lfs_mlist **p = &head; *p; p = &(*p)->next) {
 8001a0e:	1d3b      	adds	r3, r7, #4
 8001a10:	60fb      	str	r3, [r7, #12]
 8001a12:	e009      	b.n	8001a28 <lfs_mlist_isopen+0x24>
        if (*p == (struct lfs_mlist*)node) {
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	683a      	ldr	r2, [r7, #0]
 8001a1a:	429a      	cmp	r2, r3
 8001a1c:	d101      	bne.n	8001a22 <lfs_mlist_isopen+0x1e>
            return true;
 8001a1e:	2301      	movs	r3, #1
 8001a20:	e007      	b.n	8001a32 <lfs_mlist_isopen+0x2e>
    for (struct lfs_mlist **p = &head; *p; p = &(*p)->next) {
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	60fb      	str	r3, [r7, #12]
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d1f1      	bne.n	8001a14 <lfs_mlist_isopen+0x10>
        }
    }

    return false;
 8001a30:	2300      	movs	r3, #0
}
 8001a32:	4618      	mov	r0, r3
 8001a34:	3714      	adds	r7, #20
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr

08001a3e <lfs_mlist_remove>:
#endif

static void lfs_mlist_remove(lfs_t *lfs, struct lfs_mlist *mlist) {
 8001a3e:	b480      	push	{r7}
 8001a40:	b085      	sub	sp, #20
 8001a42:	af00      	add	r7, sp, #0
 8001a44:	6078      	str	r0, [r7, #4]
 8001a46:	6039      	str	r1, [r7, #0]
    for (struct lfs_mlist **p = &lfs->mlist; *p; p = &(*p)->next) {
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	3328      	adds	r3, #40	; 0x28
 8001a4c:	60fb      	str	r3, [r7, #12]
 8001a4e:	e00d      	b.n	8001a6c <lfs_mlist_remove+0x2e>
        if (*p == mlist) {
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	683a      	ldr	r2, [r7, #0]
 8001a56:	429a      	cmp	r2, r3
 8001a58:	d105      	bne.n	8001a66 <lfs_mlist_remove+0x28>
            *p = (*p)->next;
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	681a      	ldr	r2, [r3, #0]
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	601a      	str	r2, [r3, #0]
            break;
 8001a64:	e007      	b.n	8001a76 <lfs_mlist_remove+0x38>
    for (struct lfs_mlist **p = &lfs->mlist; *p; p = &(*p)->next) {
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	60fb      	str	r3, [r7, #12]
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d1ed      	bne.n	8001a50 <lfs_mlist_remove+0x12>
        }
    }
}
 8001a74:	bf00      	nop
 8001a76:	bf00      	nop
 8001a78:	3714      	adds	r7, #20
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a80:	4770      	bx	lr

08001a82 <lfs_mlist_append>:

static void lfs_mlist_append(lfs_t *lfs, struct lfs_mlist *mlist) {
 8001a82:	b480      	push	{r7}
 8001a84:	b083      	sub	sp, #12
 8001a86:	af00      	add	r7, sp, #0
 8001a88:	6078      	str	r0, [r7, #4]
 8001a8a:	6039      	str	r1, [r7, #0]
    mlist->next = lfs->mlist;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	601a      	str	r2, [r3, #0]
    lfs->mlist = mlist;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	683a      	ldr	r2, [r7, #0]
 8001a98:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001a9a:	bf00      	nop
 8001a9c:	370c      	adds	r7, #12
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr

08001aa6 <lfs_alloc_lookahead>:
static int lfs_rawunmount(lfs_t *lfs);


/// Block allocator ///
#ifndef LFS_READONLY
static int lfs_alloc_lookahead(void *p, lfs_block_t block) {
 8001aa6:	b480      	push	{r7}
 8001aa8:	b085      	sub	sp, #20
 8001aaa:	af00      	add	r7, sp, #0
 8001aac:	6078      	str	r0, [r7, #4]
 8001aae:	6039      	str	r1, [r7, #0]
    lfs_t *lfs = (lfs_t*)p;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	60fb      	str	r3, [r7, #12]
    lfs_block_t off = ((block - lfs->free.off)
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ab8:	683a      	ldr	r2, [r7, #0]
 8001aba:	1ad2      	subs	r2, r2, r3
            + lfs->cfg->block_count) % lfs->cfg->block_count;
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001ac0:	6a1b      	ldr	r3, [r3, #32]
 8001ac2:	4413      	add	r3, r2
 8001ac4:	68fa      	ldr	r2, [r7, #12]
 8001ac6:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8001ac8:	6a12      	ldr	r2, [r2, #32]
    lfs_block_t off = ((block - lfs->free.off)
 8001aca:	fbb3 f1f2 	udiv	r1, r3, r2
 8001ace:	fb01 f202 	mul.w	r2, r1, r2
 8001ad2:	1a9b      	subs	r3, r3, r2
 8001ad4:	60bb      	str	r3, [r7, #8]

    if (off < lfs->free.size) {
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ada:	68ba      	ldr	r2, [r7, #8]
 8001adc:	429a      	cmp	r2, r3
 8001ade:	d212      	bcs.n	8001b06 <lfs_alloc_lookahead+0x60>
        lfs->free.buffer[off / 32] |= 1U << (off % 32);
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	6e59      	ldr	r1, [r3, #100]	; 0x64
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	095b      	lsrs	r3, r3, #5
 8001ae8:	009a      	lsls	r2, r3, #2
 8001aea:	440a      	add	r2, r1
 8001aec:	6811      	ldr	r1, [r2, #0]
 8001aee:	68ba      	ldr	r2, [r7, #8]
 8001af0:	f002 021f 	and.w	r2, r2, #31
 8001af4:	2001      	movs	r0, #1
 8001af6:	fa00 f202 	lsl.w	r2, r0, r2
 8001afa:	68f8      	ldr	r0, [r7, #12]
 8001afc:	6e40      	ldr	r0, [r0, #100]	; 0x64
 8001afe:	009b      	lsls	r3, r3, #2
 8001b00:	4403      	add	r3, r0
 8001b02:	430a      	orrs	r2, r1
 8001b04:	601a      	str	r2, [r3, #0]
    }

    return 0;
 8001b06:	2300      	movs	r3, #0
}
 8001b08:	4618      	mov	r0, r3
 8001b0a:	3714      	adds	r7, #20
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b12:	4770      	bx	lr

08001b14 <lfs_alloc_ack>:
#endif

// indicate allocated blocks have been committed into the filesystem, this
// is to prevent blocks from being garbage collected in the middle of a
// commit operation
static void lfs_alloc_ack(lfs_t *lfs) {
 8001b14:	b480      	push	{r7}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
    lfs->free.ack = lfs->cfg->block_count;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001b20:	6a1a      	ldr	r2, [r3, #32]
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	661a      	str	r2, [r3, #96]	; 0x60
}
 8001b26:	bf00      	nop
 8001b28:	370c      	adds	r7, #12
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr

08001b32 <lfs_alloc_drop>:

// drop the lookahead buffer, this is done during mounting and failed
// traversals in order to avoid invalid lookahead state
static void lfs_alloc_drop(lfs_t *lfs) {
 8001b32:	b580      	push	{r7, lr}
 8001b34:	b082      	sub	sp, #8
 8001b36:	af00      	add	r7, sp, #0
 8001b38:	6078      	str	r0, [r7, #4]
    lfs->free.size = 0;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	659a      	str	r2, [r3, #88]	; 0x58
    lfs->free.i = 0;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2200      	movs	r2, #0
 8001b44:	65da      	str	r2, [r3, #92]	; 0x5c
    lfs_alloc_ack(lfs);
 8001b46:	6878      	ldr	r0, [r7, #4]
 8001b48:	f7ff ffe4 	bl	8001b14 <lfs_alloc_ack>
}
 8001b4c:	bf00      	nop
 8001b4e:	3708      	adds	r7, #8
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}

08001b54 <lfs_alloc>:

#ifndef LFS_READONLY
static int lfs_alloc(lfs_t *lfs, lfs_block_t *block) {
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b086      	sub	sp, #24
 8001b58:	af02      	add	r7, sp, #8
 8001b5a:	6078      	str	r0, [r7, #4]
 8001b5c:	6039      	str	r1, [r7, #0]
    while (true) {
        while (lfs->free.i != lfs->free.size) {
 8001b5e:	e04f      	b.n	8001c00 <lfs_alloc+0xac>
            lfs_block_t off = lfs->free.i;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b64:	60bb      	str	r3, [r7, #8]
            lfs->free.i += 1;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b6a:	1c5a      	adds	r2, r3, #1
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	65da      	str	r2, [r3, #92]	; 0x5c
            lfs->free.ack -= 1;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b74:	1e5a      	subs	r2, r3, #1
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	661a      	str	r2, [r3, #96]	; 0x60

            if (!(lfs->free.buffer[off / 32] & (1U << (off % 32)))) {
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001b7e:	68bb      	ldr	r3, [r7, #8]
 8001b80:	095b      	lsrs	r3, r3, #5
 8001b82:	009b      	lsls	r3, r3, #2
 8001b84:	4413      	add	r3, r2
 8001b86:	681a      	ldr	r2, [r3, #0]
 8001b88:	68bb      	ldr	r3, [r7, #8]
 8001b8a:	f003 031f 	and.w	r3, r3, #31
 8001b8e:	2101      	movs	r1, #1
 8001b90:	fa01 f303 	lsl.w	r3, r1, r3
 8001b94:	4013      	ands	r3, r2
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d132      	bne.n	8001c00 <lfs_alloc+0xac>
                // found a free block
                *block = (lfs->free.off + off) % lfs->cfg->block_count;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001b9e:	68bb      	ldr	r3, [r7, #8]
 8001ba0:	4413      	add	r3, r2
 8001ba2:	687a      	ldr	r2, [r7, #4]
 8001ba4:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8001ba6:	6a12      	ldr	r2, [r2, #32]
 8001ba8:	fbb3 f1f2 	udiv	r1, r3, r2
 8001bac:	fb01 f202 	mul.w	r2, r1, r2
 8001bb0:	1a9a      	subs	r2, r3, r2
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	601a      	str	r2, [r3, #0]

                // eagerly find next off so an alloc ack can
                // discredit old lookahead blocks
                while (lfs->free.i != lfs->free.size &&
 8001bb6:	e009      	b.n	8001bcc <lfs_alloc+0x78>
                        (lfs->free.buffer[lfs->free.i / 32]
                            & (1U << (lfs->free.i % 32)))) {
                    lfs->free.i += 1;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bbc:	1c5a      	adds	r2, r3, #1
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	65da      	str	r2, [r3, #92]	; 0x5c
                    lfs->free.ack -= 1;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001bc6:	1e5a      	subs	r2, r3, #1
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	661a      	str	r2, [r3, #96]	; 0x60
                while (lfs->free.i != lfs->free.size &&
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bd4:	429a      	cmp	r2, r3
 8001bd6:	d011      	beq.n	8001bfc <lfs_alloc+0xa8>
                        (lfs->free.buffer[lfs->free.i / 32]
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001be0:	095b      	lsrs	r3, r3, #5
 8001be2:	009b      	lsls	r3, r3, #2
 8001be4:	4413      	add	r3, r2
 8001be6:	681a      	ldr	r2, [r3, #0]
                            & (1U << (lfs->free.i % 32)))) {
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bec:	f003 031f 	and.w	r3, r3, #31
 8001bf0:	2101      	movs	r1, #1
 8001bf2:	fa01 f303 	lsl.w	r3, r1, r3
 8001bf6:	4013      	ands	r3, r2
                while (lfs->free.i != lfs->free.size &&
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d1dd      	bne.n	8001bb8 <lfs_alloc+0x64>
                }

                return 0;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	e050      	b.n	8001ca2 <lfs_alloc+0x14e>
        while (lfs->free.i != lfs->free.size) {
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c08:	429a      	cmp	r2, r3
 8001c0a:	d1a9      	bne.n	8001b60 <lfs_alloc+0xc>
            }
        }

        // check if we have looked at all blocks since last ack
        if (lfs->free.ack == 0) {
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d10f      	bne.n	8001c34 <lfs_alloc+0xe0>
            LFS_ERROR("No more free space %"PRIu32,
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c1c:	4413      	add	r3, r2
 8001c1e:	4a23      	ldr	r2, [pc, #140]	; (8001cac <lfs_alloc+0x158>)
 8001c20:	9200      	str	r2, [sp, #0]
 8001c22:	f240 2247 	movw	r2, #583	; 0x247
 8001c26:	4922      	ldr	r1, [pc, #136]	; (8001cb0 <lfs_alloc+0x15c>)
 8001c28:	4822      	ldr	r0, [pc, #136]	; (8001cb4 <lfs_alloc+0x160>)
 8001c2a:	f00c feed 	bl	800ea08 <iprintf>
                    lfs->free.i + lfs->free.off);
            return LFS_ERR_NOSPC;
 8001c2e:	f06f 031b 	mvn.w	r3, #27
 8001c32:	e036      	b.n	8001ca2 <lfs_alloc+0x14e>
        }

        lfs->free.off = (lfs->free.off + lfs->free.size)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c3c:	4413      	add	r3, r2
                % lfs->cfg->block_count;
 8001c3e:	687a      	ldr	r2, [r7, #4]
 8001c40:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8001c42:	6a12      	ldr	r2, [r2, #32]
 8001c44:	fbb3 f1f2 	udiv	r1, r3, r2
 8001c48:	fb01 f202 	mul.w	r2, r1, r2
 8001c4c:	1a9a      	subs	r2, r3, r2
        lfs->free.off = (lfs->free.off + lfs->free.size)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	655a      	str	r2, [r3, #84]	; 0x54
        lfs->free.size = lfs_min(8*lfs->cfg->lookahead_size, lfs->free.ack);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001c56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c58:	00da      	lsls	r2, r3, #3
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c5e:	4619      	mov	r1, r3
 8001c60:	4610      	mov	r0, r2
 8001c62:	f7ff f811 	bl	8000c88 <lfs_min>
 8001c66:	4602      	mov	r2, r0
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	659a      	str	r2, [r3, #88]	; 0x58
        lfs->free.i = 0;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	2200      	movs	r2, #0
 8001c70:	65da      	str	r2, [r3, #92]	; 0x5c

        // find mask of free blocks from tree
        memset(lfs->free.buffer, 0, lfs->cfg->lookahead_size);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	6e58      	ldr	r0, [r3, #100]	; 0x64
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001c7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c7c:	461a      	mov	r2, r3
 8001c7e:	2100      	movs	r1, #0
 8001c80:	f00c faec 	bl	800e25c <memset>
        int err = lfs_fs_rawtraverse(lfs, lfs_alloc_lookahead, lfs, true);
 8001c84:	2301      	movs	r3, #1
 8001c86:	687a      	ldr	r2, [r7, #4]
 8001c88:	490b      	ldr	r1, [pc, #44]	; (8001cb8 <lfs_alloc+0x164>)
 8001c8a:	6878      	ldr	r0, [r7, #4]
 8001c8c:	f004 fc94 	bl	80065b8 <lfs_fs_rawtraverse>
 8001c90:	60f8      	str	r0, [r7, #12]
        if (err) {
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	f43f af62 	beq.w	8001b5e <lfs_alloc+0xa>
            lfs_alloc_drop(lfs);
 8001c9a:	6878      	ldr	r0, [r7, #4]
 8001c9c:	f7ff ff49 	bl	8001b32 <lfs_alloc_drop>
            return err;
 8001ca0:	68fb      	ldr	r3, [r7, #12]
        }
    }
}
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	3710      	adds	r7, #16
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	0800f740 	.word	0x0800f740
 8001cb0:	0800f64c 	.word	0x0800f64c
 8001cb4:	0800f718 	.word	0x0800f718
 8001cb8:	08001aa7 	.word	0x08001aa7

08001cbc <lfs_dir_getslice>:
#endif

/// Metadata pair and directory operations ///
static lfs_stag_t lfs_dir_getslice(lfs_t *lfs, const lfs_mdir_t *dir,
        lfs_tag_t gmask, lfs_tag_t gtag,
        lfs_off_t goff, void *gbuffer, lfs_size_t gsize) {
 8001cbc:	b590      	push	{r4, r7, lr}
 8001cbe:	b08f      	sub	sp, #60	; 0x3c
 8001cc0:	af04      	add	r7, sp, #16
 8001cc2:	60f8      	str	r0, [r7, #12]
 8001cc4:	60b9      	str	r1, [r7, #8]
 8001cc6:	607a      	str	r2, [r7, #4]
 8001cc8:	603b      	str	r3, [r7, #0]
    lfs_off_t off = dir->off;
 8001cca:	68bb      	ldr	r3, [r7, #8]
 8001ccc:	68db      	ldr	r3, [r3, #12]
 8001cce:	627b      	str	r3, [r7, #36]	; 0x24
    lfs_tag_t ntag = dir->etag;
 8001cd0:	68bb      	ldr	r3, [r7, #8]
 8001cd2:	691b      	ldr	r3, [r3, #16]
 8001cd4:	613b      	str	r3, [r7, #16]
    lfs_stag_t gdiff = 0;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	623b      	str	r3, [r7, #32]

    if (lfs_gstate_hasmovehere(&lfs->gdisk, dir->pair) &&
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	333c      	adds	r3, #60	; 0x3c
 8001cde:	68ba      	ldr	r2, [r7, #8]
 8001ce0:	4611      	mov	r1, r2
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f7ff fd8e 	bl	8001804 <lfs_gstate_hasmovehere>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	f000 80b9 	beq.w	8001e62 <lfs_dir_getslice+0x1a6>
            lfs_tag_id(gmask) != 0 &&
 8001cf0:	6878      	ldr	r0, [r7, #4]
 8001cf2:	f7ff fcdf 	bl	80016b4 <lfs_tag_id>
 8001cf6:	4603      	mov	r3, r0
    if (lfs_gstate_hasmovehere(&lfs->gdisk, dir->pair) &&
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	f000 80b2 	beq.w	8001e62 <lfs_dir_getslice+0x1a6>
            lfs_tag_id(lfs->gdisk.tag) <= lfs_tag_id(gtag)) {
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d02:	4618      	mov	r0, r3
 8001d04:	f7ff fcd6 	bl	80016b4 <lfs_tag_id>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	461c      	mov	r4, r3
 8001d0c:	6838      	ldr	r0, [r7, #0]
 8001d0e:	f7ff fcd1 	bl	80016b4 <lfs_tag_id>
 8001d12:	4603      	mov	r3, r0
            lfs_tag_id(gmask) != 0 &&
 8001d14:	429c      	cmp	r4, r3
 8001d16:	f200 80a4 	bhi.w	8001e62 <lfs_dir_getslice+0x1a6>
        // synthetic moves
        gdiff -= LFS_MKTAG(0, 1, 0);
 8001d1a:	6a3b      	ldr	r3, [r7, #32]
 8001d1c:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8001d20:	623b      	str	r3, [r7, #32]
    }

    // iterate over dir block backwards (for faster lookups)
    while (off >= sizeof(lfs_tag_t) + lfs_tag_dsize(ntag)) {
 8001d22:	e09e      	b.n	8001e62 <lfs_dir_getslice+0x1a6>
        off -= lfs_tag_dsize(ntag);
 8001d24:	693b      	ldr	r3, [r7, #16]
 8001d26:	4618      	mov	r0, r3
 8001d28:	f7ff fce1 	bl	80016ee <lfs_tag_dsize>
 8001d2c:	4602      	mov	r2, r0
 8001d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d30:	1a9b      	subs	r3, r3, r2
 8001d32:	627b      	str	r3, [r7, #36]	; 0x24
        lfs_tag_t tag = ntag;
 8001d34:	693b      	ldr	r3, [r7, #16]
 8001d36:	61fb      	str	r3, [r7, #28]
        int err = lfs_bd_read(lfs,
 8001d38:	68f9      	ldr	r1, [r7, #12]
 8001d3a:	68bb      	ldr	r3, [r7, #8]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	2204      	movs	r2, #4
 8001d40:	9203      	str	r2, [sp, #12]
 8001d42:	f107 0210 	add.w	r2, r7, #16
 8001d46:	9202      	str	r2, [sp, #8]
 8001d48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d4a:	9201      	str	r2, [sp, #4]
 8001d4c:	9300      	str	r3, [sp, #0]
 8001d4e:	2304      	movs	r3, #4
 8001d50:	460a      	mov	r2, r1
 8001d52:	2100      	movs	r1, #0
 8001d54:	68f8      	ldr	r0, [r7, #12]
 8001d56:	f7ff f873 	bl	8000e40 <lfs_bd_read>
 8001d5a:	61b8      	str	r0, [r7, #24]
                NULL, &lfs->rcache, sizeof(ntag),
                dir->pair[0], off, &ntag, sizeof(ntag));
        if (err) {
 8001d5c:	69bb      	ldr	r3, [r7, #24]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d001      	beq.n	8001d66 <lfs_dir_getslice+0xaa>
            return err;
 8001d62:	69bb      	ldr	r3, [r7, #24]
 8001d64:	e089      	b.n	8001e7a <lfs_dir_getslice+0x1be>
        }

        ntag = (lfs_frombe32(ntag) ^ tag) & 0x7fffffff;
 8001d66:	693b      	ldr	r3, [r7, #16]
 8001d68:	4618      	mov	r0, r3
 8001d6a:	f7ff f814 	bl	8000d96 <lfs_frombe32>
 8001d6e:	4602      	mov	r2, r0
 8001d70:	69fb      	ldr	r3, [r7, #28]
 8001d72:	4053      	eors	r3, r2
 8001d74:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001d78:	613b      	str	r3, [r7, #16]

        if (lfs_tag_id(gmask) != 0 &&
 8001d7a:	6878      	ldr	r0, [r7, #4]
 8001d7c:	f7ff fc9a 	bl	80016b4 <lfs_tag_id>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d02b      	beq.n	8001dde <lfs_dir_getslice+0x122>
                lfs_tag_type1(tag) == LFS_TYPE_SPLICE &&
 8001d86:	69f8      	ldr	r0, [r7, #28]
 8001d88:	f7ff fc5a 	bl	8001640 <lfs_tag_type1>
 8001d8c:	4603      	mov	r3, r0
        if (lfs_tag_id(gmask) != 0 &&
 8001d8e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d92:	d124      	bne.n	8001dde <lfs_dir_getslice+0x122>
                lfs_tag_id(tag) <= lfs_tag_id(gtag - gdiff)) {
 8001d94:	69f8      	ldr	r0, [r7, #28]
 8001d96:	f7ff fc8d 	bl	80016b4 <lfs_tag_id>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	461c      	mov	r4, r3
 8001d9e:	6a3b      	ldr	r3, [r7, #32]
 8001da0:	683a      	ldr	r2, [r7, #0]
 8001da2:	1ad3      	subs	r3, r2, r3
 8001da4:	4618      	mov	r0, r3
 8001da6:	f7ff fc85 	bl	80016b4 <lfs_tag_id>
 8001daa:	4603      	mov	r3, r0
                lfs_tag_type1(tag) == LFS_TYPE_SPLICE &&
 8001dac:	429c      	cmp	r4, r3
 8001dae:	d816      	bhi.n	8001dde <lfs_dir_getslice+0x122>
            if (tag == (LFS_MKTAG(LFS_TYPE_CREATE, 0, 0) |
                    (LFS_MKTAG(0, 0x3ff, 0) & (gtag - gdiff)))) {
 8001db0:	6a3b      	ldr	r3, [r7, #32]
 8001db2:	683a      	ldr	r2, [r7, #0]
 8001db4:	1ad2      	subs	r2, r2, r3
 8001db6:	4b33      	ldr	r3, [pc, #204]	; (8001e84 <lfs_dir_getslice+0x1c8>)
 8001db8:	4013      	ands	r3, r2
            if (tag == (LFS_MKTAG(LFS_TYPE_CREATE, 0, 0) |
 8001dba:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001dbe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001dc2:	69fa      	ldr	r2, [r7, #28]
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	d102      	bne.n	8001dce <lfs_dir_getslice+0x112>
                // found where we were created
                return LFS_ERR_NOENT;
 8001dc8:	f06f 0301 	mvn.w	r3, #1
 8001dcc:	e055      	b.n	8001e7a <lfs_dir_getslice+0x1be>
            }

            // move around splices
            gdiff += LFS_MKTAG(0, lfs_tag_splice(tag), 0);
 8001dce:	69f8      	ldr	r0, [r7, #28]
 8001dd0:	f7ff fc63 	bl	800169a <lfs_tag_splice>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	029a      	lsls	r2, r3, #10
 8001dd8:	6a3b      	ldr	r3, [r7, #32]
 8001dda:	4413      	add	r3, r2
 8001ddc:	623b      	str	r3, [r7, #32]
        }

        if ((gmask & tag) == (gmask & (gtag - gdiff))) {
 8001dde:	6a3b      	ldr	r3, [r7, #32]
 8001de0:	683a      	ldr	r2, [r7, #0]
 8001de2:	1ad2      	subs	r2, r2, r3
 8001de4:	69fb      	ldr	r3, [r7, #28]
 8001de6:	405a      	eors	r2, r3
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	4013      	ands	r3, r2
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d138      	bne.n	8001e62 <lfs_dir_getslice+0x1a6>
            if (lfs_tag_isdelete(tag)) {
 8001df0:	69f8      	ldr	r0, [r7, #28]
 8001df2:	f7ff fc12 	bl	800161a <lfs_tag_isdelete>
 8001df6:	4603      	mov	r3, r0
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d002      	beq.n	8001e02 <lfs_dir_getslice+0x146>
                return LFS_ERR_NOENT;
 8001dfc:	f06f 0301 	mvn.w	r3, #1
 8001e00:	e03b      	b.n	8001e7a <lfs_dir_getslice+0x1be>
            }

            lfs_size_t diff = lfs_min(lfs_tag_size(tag), gsize);
 8001e02:	69f8      	ldr	r0, [r7, #28]
 8001e04:	f7ff fc66 	bl	80016d4 <lfs_tag_size>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f7fe ff3b 	bl	8000c88 <lfs_min>
 8001e12:	6178      	str	r0, [r7, #20]
            err = lfs_bd_read(lfs,
 8001e14:	68f8      	ldr	r0, [r7, #12]
 8001e16:	68bb      	ldr	r3, [r7, #8]
 8001e18:	681b      	ldr	r3, [r3, #0]
                    NULL, &lfs->rcache, diff,
                    dir->pair[0], off+sizeof(tag)+goff, gbuffer, diff);
 8001e1a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001e1c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001e1e:	440a      	add	r2, r1
            err = lfs_bd_read(lfs,
 8001e20:	3204      	adds	r2, #4
 8001e22:	6979      	ldr	r1, [r7, #20]
 8001e24:	9103      	str	r1, [sp, #12]
 8001e26:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8001e28:	9102      	str	r1, [sp, #8]
 8001e2a:	9201      	str	r2, [sp, #4]
 8001e2c:	9300      	str	r3, [sp, #0]
 8001e2e:	697b      	ldr	r3, [r7, #20]
 8001e30:	4602      	mov	r2, r0
 8001e32:	2100      	movs	r1, #0
 8001e34:	68f8      	ldr	r0, [r7, #12]
 8001e36:	f7ff f803 	bl	8000e40 <lfs_bd_read>
 8001e3a:	61b8      	str	r0, [r7, #24]
            if (err) {
 8001e3c:	69bb      	ldr	r3, [r7, #24]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d001      	beq.n	8001e46 <lfs_dir_getslice+0x18a>
                return err;
 8001e42:	69bb      	ldr	r3, [r7, #24]
 8001e44:	e019      	b.n	8001e7a <lfs_dir_getslice+0x1be>
            }

            memset((uint8_t*)gbuffer + diff, 0, gsize - diff);
 8001e46:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001e48:	697b      	ldr	r3, [r7, #20]
 8001e4a:	18d0      	adds	r0, r2, r3
 8001e4c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001e4e:	697b      	ldr	r3, [r7, #20]
 8001e50:	1ad3      	subs	r3, r2, r3
 8001e52:	461a      	mov	r2, r3
 8001e54:	2100      	movs	r1, #0
 8001e56:	f00c fa01 	bl	800e25c <memset>

            return tag + gdiff;
 8001e5a:	6a3a      	ldr	r2, [r7, #32]
 8001e5c:	69fb      	ldr	r3, [r7, #28]
 8001e5e:	4413      	add	r3, r2
 8001e60:	e00b      	b.n	8001e7a <lfs_dir_getslice+0x1be>
    while (off >= sizeof(lfs_tag_t) + lfs_tag_dsize(ntag)) {
 8001e62:	693b      	ldr	r3, [r7, #16]
 8001e64:	4618      	mov	r0, r3
 8001e66:	f7ff fc42 	bl	80016ee <lfs_tag_dsize>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	3304      	adds	r3, #4
 8001e6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e70:	429a      	cmp	r2, r3
 8001e72:	f4bf af57 	bcs.w	8001d24 <lfs_dir_getslice+0x68>
        }
    }

    return LFS_ERR_NOENT;
 8001e76:	f06f 0301 	mvn.w	r3, #1
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	372c      	adds	r7, #44	; 0x2c
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd90      	pop	{r4, r7, pc}
 8001e82:	bf00      	nop
 8001e84:	000ffc00 	.word	0x000ffc00

08001e88 <lfs_dir_get>:

static lfs_stag_t lfs_dir_get(lfs_t *lfs, const lfs_mdir_t *dir,
        lfs_tag_t gmask, lfs_tag_t gtag, void *buffer) {
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b088      	sub	sp, #32
 8001e8c:	af04      	add	r7, sp, #16
 8001e8e:	60f8      	str	r0, [r7, #12]
 8001e90:	60b9      	str	r1, [r7, #8]
 8001e92:	607a      	str	r2, [r7, #4]
 8001e94:	603b      	str	r3, [r7, #0]
    return lfs_dir_getslice(lfs, dir,
 8001e96:	6838      	ldr	r0, [r7, #0]
 8001e98:	f7ff fc1c 	bl	80016d4 <lfs_tag_size>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	9302      	str	r3, [sp, #8]
 8001ea0:	69bb      	ldr	r3, [r7, #24]
 8001ea2:	9301      	str	r3, [sp, #4]
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	9300      	str	r3, [sp, #0]
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	687a      	ldr	r2, [r7, #4]
 8001eac:	68b9      	ldr	r1, [r7, #8]
 8001eae:	68f8      	ldr	r0, [r7, #12]
 8001eb0:	f7ff ff04 	bl	8001cbc <lfs_dir_getslice>
 8001eb4:	4603      	mov	r3, r0
            gmask, gtag,
            0, buffer, lfs_tag_size(gtag));
}
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	3710      	adds	r7, #16
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}

08001ebe <lfs_dir_getread>:

static int lfs_dir_getread(lfs_t *lfs, const lfs_mdir_t *dir,
        const lfs_cache_t *pcache, lfs_cache_t *rcache, lfs_size_t hint,
        lfs_tag_t gmask, lfs_tag_t gtag,
        lfs_off_t off, void *buffer, lfs_size_t size) {
 8001ebe:	b580      	push	{r7, lr}
 8001ec0:	b08c      	sub	sp, #48	; 0x30
 8001ec2:	af04      	add	r7, sp, #16
 8001ec4:	60f8      	str	r0, [r7, #12]
 8001ec6:	60b9      	str	r1, [r7, #8]
 8001ec8:	607a      	str	r2, [r7, #4]
 8001eca:	603b      	str	r3, [r7, #0]
    uint8_t *data = buffer;
 8001ecc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ece:	61fb      	str	r3, [r7, #28]
    if (off+size > lfs->cfg->block_size) {
 8001ed0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001ed2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ed4:	441a      	add	r2, r3
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001eda:	69db      	ldr	r3, [r3, #28]
 8001edc:	429a      	cmp	r2, r3
 8001ede:	f240 80c0 	bls.w	8002062 <lfs_dir_getread+0x1a4>
        return LFS_ERR_CORRUPT;
 8001ee2:	f06f 0353 	mvn.w	r3, #83	; 0x53
 8001ee6:	e0c1      	b.n	800206c <lfs_dir_getread+0x1ae>
    }

    while (size > 0) {
        lfs_size_t diff = size;
 8001ee8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001eea:	61bb      	str	r3, [r7, #24]

        if (pcache && pcache->block == LFS_BLOCK_INLINE &&
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d03f      	beq.n	8001f72 <lfs_dir_getread+0xb4>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f113 0f02 	cmn.w	r3, #2
 8001efa:	d13a      	bne.n	8001f72 <lfs_dir_getread+0xb4>
                off < pcache->off + pcache->size) {
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	685a      	ldr	r2, [r3, #4]
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	689b      	ldr	r3, [r3, #8]
 8001f04:	4413      	add	r3, r2
        if (pcache && pcache->block == LFS_BLOCK_INLINE &&
 8001f06:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001f08:	429a      	cmp	r2, r3
 8001f0a:	d232      	bcs.n	8001f72 <lfs_dir_getread+0xb4>
            if (off >= pcache->off) {
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001f12:	429a      	cmp	r2, r3
 8001f14:	d324      	bcc.n	8001f60 <lfs_dir_getread+0xa2>
                // is already in pcache?
                diff = lfs_min(diff, pcache->size - (off-pcache->off));
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	689a      	ldr	r2, [r3, #8]
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6859      	ldr	r1, [r3, #4]
 8001f1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f20:	1acb      	subs	r3, r1, r3
 8001f22:	4413      	add	r3, r2
 8001f24:	4619      	mov	r1, r3
 8001f26:	69b8      	ldr	r0, [r7, #24]
 8001f28:	f7fe feae 	bl	8000c88 <lfs_min>
 8001f2c:	61b8      	str	r0, [r7, #24]
                memcpy(data, &pcache->buffer[off-pcache->off], diff);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	68da      	ldr	r2, [r3, #12]
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8001f38:	1acb      	subs	r3, r1, r3
 8001f3a:	4413      	add	r3, r2
 8001f3c:	69ba      	ldr	r2, [r7, #24]
 8001f3e:	4619      	mov	r1, r3
 8001f40:	69f8      	ldr	r0, [r7, #28]
 8001f42:	f00c f97d 	bl	800e240 <memcpy>

                data += diff;
 8001f46:	69fa      	ldr	r2, [r7, #28]
 8001f48:	69bb      	ldr	r3, [r7, #24]
 8001f4a:	4413      	add	r3, r2
 8001f4c:	61fb      	str	r3, [r7, #28]
                off += diff;
 8001f4e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001f50:	69bb      	ldr	r3, [r7, #24]
 8001f52:	4413      	add	r3, r2
 8001f54:	637b      	str	r3, [r7, #52]	; 0x34
                size -= diff;
 8001f56:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001f58:	69bb      	ldr	r3, [r7, #24]
 8001f5a:	1ad3      	subs	r3, r2, r3
 8001f5c:	63fb      	str	r3, [r7, #60]	; 0x3c
                continue;
 8001f5e:	e080      	b.n	8002062 <lfs_dir_getread+0x1a4>
            }

            // pcache takes priority
            diff = lfs_min(diff, pcache->off-off);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	685a      	ldr	r2, [r3, #4]
 8001f64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f66:	1ad3      	subs	r3, r2, r3
 8001f68:	4619      	mov	r1, r3
 8001f6a:	69b8      	ldr	r0, [r7, #24]
 8001f6c:	f7fe fe8c 	bl	8000c88 <lfs_min>
 8001f70:	61b8      	str	r0, [r7, #24]
        }

        if (rcache->block == LFS_BLOCK_INLINE &&
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f113 0f02 	cmn.w	r3, #2
 8001f7a:	d13a      	bne.n	8001ff2 <lfs_dir_getread+0x134>
                off < rcache->off + rcache->size) {
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	685a      	ldr	r2, [r3, #4]
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	689b      	ldr	r3, [r3, #8]
 8001f84:	4413      	add	r3, r2
        if (rcache->block == LFS_BLOCK_INLINE &&
 8001f86:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001f88:	429a      	cmp	r2, r3
 8001f8a:	d232      	bcs.n	8001ff2 <lfs_dir_getread+0x134>
            if (off >= rcache->off) {
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001f92:	429a      	cmp	r2, r3
 8001f94:	d324      	bcc.n	8001fe0 <lfs_dir_getread+0x122>
                // is already in rcache?
                diff = lfs_min(diff, rcache->size - (off-rcache->off));
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	689a      	ldr	r2, [r3, #8]
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	6859      	ldr	r1, [r3, #4]
 8001f9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001fa0:	1acb      	subs	r3, r1, r3
 8001fa2:	4413      	add	r3, r2
 8001fa4:	4619      	mov	r1, r3
 8001fa6:	69b8      	ldr	r0, [r7, #24]
 8001fa8:	f7fe fe6e 	bl	8000c88 <lfs_min>
 8001fac:	61b8      	str	r0, [r7, #24]
                memcpy(data, &rcache->buffer[off-rcache->off], diff);
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	68da      	ldr	r2, [r3, #12]
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	685b      	ldr	r3, [r3, #4]
 8001fb6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8001fb8:	1acb      	subs	r3, r1, r3
 8001fba:	4413      	add	r3, r2
 8001fbc:	69ba      	ldr	r2, [r7, #24]
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	69f8      	ldr	r0, [r7, #28]
 8001fc2:	f00c f93d 	bl	800e240 <memcpy>

                data += diff;
 8001fc6:	69fa      	ldr	r2, [r7, #28]
 8001fc8:	69bb      	ldr	r3, [r7, #24]
 8001fca:	4413      	add	r3, r2
 8001fcc:	61fb      	str	r3, [r7, #28]
                off += diff;
 8001fce:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001fd0:	69bb      	ldr	r3, [r7, #24]
 8001fd2:	4413      	add	r3, r2
 8001fd4:	637b      	str	r3, [r7, #52]	; 0x34
                size -= diff;
 8001fd6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001fd8:	69bb      	ldr	r3, [r7, #24]
 8001fda:	1ad3      	subs	r3, r2, r3
 8001fdc:	63fb      	str	r3, [r7, #60]	; 0x3c
                continue;
 8001fde:	e040      	b.n	8002062 <lfs_dir_getread+0x1a4>
            }

            // rcache takes priority
            diff = lfs_min(diff, rcache->off-off);
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	685a      	ldr	r2, [r3, #4]
 8001fe4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001fe6:	1ad3      	subs	r3, r2, r3
 8001fe8:	4619      	mov	r1, r3
 8001fea:	69b8      	ldr	r0, [r7, #24]
 8001fec:	f7fe fe4c 	bl	8000c88 <lfs_min>
 8001ff0:	61b8      	str	r0, [r7, #24]
        }

        // load to cache, first condition can no longer fail
        rcache->block = LFS_BLOCK_INLINE;
 8001ff2:	683b      	ldr	r3, [r7, #0]
 8001ff4:	f06f 0201 	mvn.w	r2, #1
 8001ff8:	601a      	str	r2, [r3, #0]
        rcache->off = lfs_aligndown(off, lfs->cfg->read_size);
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001ffe:	695b      	ldr	r3, [r3, #20]
 8002000:	4619      	mov	r1, r3
 8002002:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002004:	f7fe fe50 	bl	8000ca8 <lfs_aligndown>
 8002008:	4602      	mov	r2, r0
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	605a      	str	r2, [r3, #4]
        rcache->size = lfs_min(lfs_alignup(off+hint, lfs->cfg->read_size),
 800200e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002010:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002012:	441a      	add	r2, r3
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002018:	695b      	ldr	r3, [r3, #20]
 800201a:	4619      	mov	r1, r3
 800201c:	4610      	mov	r0, r2
 800201e:	f7fe fe58 	bl	8000cd2 <lfs_alignup>
 8002022:	4602      	mov	r2, r0
                lfs->cfg->cache_size);
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	6e9b      	ldr	r3, [r3, #104]	; 0x68
        rcache->size = lfs_min(lfs_alignup(off+hint, lfs->cfg->read_size),
 8002028:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800202a:	4619      	mov	r1, r3
 800202c:	4610      	mov	r0, r2
 800202e:	f7fe fe2b 	bl	8000c88 <lfs_min>
 8002032:	4602      	mov	r2, r0
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	609a      	str	r2, [r3, #8]
        int err = lfs_dir_getslice(lfs, dir, gmask, gtag,
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	685b      	ldr	r3, [r3, #4]
                rcache->off, rcache->buffer, rcache->size);
 800203c:	683a      	ldr	r2, [r7, #0]
 800203e:	68d2      	ldr	r2, [r2, #12]
        int err = lfs_dir_getslice(lfs, dir, gmask, gtag,
 8002040:	6839      	ldr	r1, [r7, #0]
 8002042:	6889      	ldr	r1, [r1, #8]
 8002044:	9102      	str	r1, [sp, #8]
 8002046:	9201      	str	r2, [sp, #4]
 8002048:	9300      	str	r3, [sp, #0]
 800204a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800204c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800204e:	68b9      	ldr	r1, [r7, #8]
 8002050:	68f8      	ldr	r0, [r7, #12]
 8002052:	f7ff fe33 	bl	8001cbc <lfs_dir_getslice>
 8002056:	6178      	str	r0, [r7, #20]
        if (err < 0) {
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	2b00      	cmp	r3, #0
 800205c:	da01      	bge.n	8002062 <lfs_dir_getread+0x1a4>
            return err;
 800205e:	697b      	ldr	r3, [r7, #20]
 8002060:	e004      	b.n	800206c <lfs_dir_getread+0x1ae>
    while (size > 0) {
 8002062:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002064:	2b00      	cmp	r3, #0
 8002066:	f47f af3f 	bne.w	8001ee8 <lfs_dir_getread+0x2a>
        }
    }

    return 0;
 800206a:	2300      	movs	r3, #0
}
 800206c:	4618      	mov	r0, r3
 800206e:	3720      	adds	r7, #32
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}

08002074 <lfs_dir_traverse_filter>:

#ifndef LFS_READONLY
static int lfs_dir_traverse_filter(void *p,
        lfs_tag_t tag, const void *buffer) {
 8002074:	b590      	push	{r4, r7, lr}
 8002076:	b087      	sub	sp, #28
 8002078:	af00      	add	r7, sp, #0
 800207a:	60f8      	str	r0, [r7, #12]
 800207c:	60b9      	str	r1, [r7, #8]
 800207e:	607a      	str	r2, [r7, #4]
    lfs_tag_t *filtertag = p;
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	617b      	str	r3, [r7, #20]
    (void)buffer;

    // which mask depends on unique bit in tag structure
    uint32_t mask = (tag & LFS_MKTAG(0x100, 0, 0))
 8002084:	68bb      	ldr	r3, [r7, #8]
 8002086:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
            ? LFS_MKTAG(0x7ff, 0x3ff, 0)
            : LFS_MKTAG(0x700, 0x3ff, 0);
 800208a:	2b00      	cmp	r3, #0
 800208c:	d001      	beq.n	8002092 <lfs_dir_traverse_filter+0x1e>
 800208e:	4b24      	ldr	r3, [pc, #144]	; (8002120 <lfs_dir_traverse_filter+0xac>)
 8002090:	e000      	b.n	8002094 <lfs_dir_traverse_filter+0x20>
 8002092:	4b24      	ldr	r3, [pc, #144]	; (8002124 <lfs_dir_traverse_filter+0xb0>)
    uint32_t mask = (tag & LFS_MKTAG(0x100, 0, 0))
 8002094:	613b      	str	r3, [r7, #16]

    // check for redundancy
    if ((mask & tag) == (mask & *filtertag) ||
 8002096:	697b      	ldr	r3, [r7, #20]
 8002098:	681a      	ldr	r2, [r3, #0]
 800209a:	68bb      	ldr	r3, [r7, #8]
 800209c:	405a      	eors	r2, r3
 800209e:	693b      	ldr	r3, [r7, #16]
 80020a0:	4013      	ands	r3, r2
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d014      	beq.n	80020d0 <lfs_dir_traverse_filter+0x5c>
            lfs_tag_isdelete(*filtertag) ||
 80020a6:	697b      	ldr	r3, [r7, #20]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	4618      	mov	r0, r3
 80020ac:	f7ff fab5 	bl	800161a <lfs_tag_isdelete>
 80020b0:	4603      	mov	r3, r0
    if ((mask & tag) == (mask & *filtertag) ||
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d10c      	bne.n	80020d0 <lfs_dir_traverse_filter+0x5c>
            (LFS_MKTAG(0x7ff, 0x3ff, 0) & tag) == (
 80020b6:	68bb      	ldr	r3, [r7, #8]
 80020b8:	4a19      	ldr	r2, [pc, #100]	; (8002120 <lfs_dir_traverse_filter+0xac>)
 80020ba:	401a      	ands	r2, r3
                LFS_MKTAG(LFS_TYPE_DELETE, 0, 0) |
                    (LFS_MKTAG(0, 0x3ff, 0) & *filtertag))) {
 80020bc:	697b      	ldr	r3, [r7, #20]
 80020be:	6819      	ldr	r1, [r3, #0]
 80020c0:	4b19      	ldr	r3, [pc, #100]	; (8002128 <lfs_dir_traverse_filter+0xb4>)
 80020c2:	400b      	ands	r3, r1
                LFS_MKTAG(LFS_TYPE_DELETE, 0, 0) |
 80020c4:	f043 439f 	orr.w	r3, r3, #1333788672	; 0x4f800000
 80020c8:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
            lfs_tag_isdelete(*filtertag) ||
 80020cc:	429a      	cmp	r2, r3
 80020ce:	d104      	bne.n	80020da <lfs_dir_traverse_filter+0x66>
        *filtertag = LFS_MKTAG(LFS_FROM_NOOP, 0, 0);
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	2200      	movs	r2, #0
 80020d4:	601a      	str	r2, [r3, #0]
        return true;
 80020d6:	2301      	movs	r3, #1
 80020d8:	e01e      	b.n	8002118 <lfs_dir_traverse_filter+0xa4>
    }

    // check if we need to adjust for created/deleted tags
    if (lfs_tag_type1(tag) == LFS_TYPE_SPLICE &&
 80020da:	68b8      	ldr	r0, [r7, #8]
 80020dc:	f7ff fab0 	bl	8001640 <lfs_tag_type1>
 80020e0:	4603      	mov	r3, r0
 80020e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020e6:	d116      	bne.n	8002116 <lfs_dir_traverse_filter+0xa2>
            lfs_tag_id(tag) <= lfs_tag_id(*filtertag)) {
 80020e8:	68b8      	ldr	r0, [r7, #8]
 80020ea:	f7ff fae3 	bl	80016b4 <lfs_tag_id>
 80020ee:	4603      	mov	r3, r0
 80020f0:	461c      	mov	r4, r3
 80020f2:	697b      	ldr	r3, [r7, #20]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	4618      	mov	r0, r3
 80020f8:	f7ff fadc 	bl	80016b4 <lfs_tag_id>
 80020fc:	4603      	mov	r3, r0
    if (lfs_tag_type1(tag) == LFS_TYPE_SPLICE &&
 80020fe:	429c      	cmp	r4, r3
 8002100:	d809      	bhi.n	8002116 <lfs_dir_traverse_filter+0xa2>
        *filtertag += LFS_MKTAG(0, lfs_tag_splice(tag), 0);
 8002102:	68b8      	ldr	r0, [r7, #8]
 8002104:	f7ff fac9 	bl	800169a <lfs_tag_splice>
 8002108:	4603      	mov	r3, r0
 800210a:	029a      	lsls	r2, r3, #10
 800210c:	697b      	ldr	r3, [r7, #20]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	441a      	add	r2, r3
 8002112:	697b      	ldr	r3, [r7, #20]
 8002114:	601a      	str	r2, [r3, #0]
    }

    return false;
 8002116:	2300      	movs	r3, #0
}
 8002118:	4618      	mov	r0, r3
 800211a:	371c      	adds	r7, #28
 800211c:	46bd      	mov	sp, r7
 800211e:	bd90      	pop	{r4, r7, pc}
 8002120:	7ffffc00 	.word	0x7ffffc00
 8002124:	700ffc00 	.word	0x700ffc00
 8002128:	000ffc00 	.word	0x000ffc00

0800212c <lfs_dir_traverse>:
static int lfs_dir_traverse(lfs_t *lfs,
        const lfs_mdir_t *dir, lfs_off_t off, lfs_tag_t ptag,
        const struct lfs_mattr *attrs, int attrcount,
        lfs_tag_t tmask, lfs_tag_t ttag,
        uint16_t begin, uint16_t end, int16_t diff,
        int (*cb)(void *data, lfs_tag_t tag, const void *buffer), void *data) {
 800212c:	b590      	push	{r4, r7, lr}
 800212e:	b0c1      	sub	sp, #260	; 0x104
 8002130:	af04      	add	r7, sp, #16
 8002132:	60f8      	str	r0, [r7, #12]
 8002134:	60b9      	str	r1, [r7, #8]
 8002136:	607a      	str	r2, [r7, #4]
 8002138:	603b      	str	r3, [r7, #0]
    // This function in inherently recursive, but bounded. To allow tool-based
    // analysis without unnecessary code-cost we use an explicit stack
    struct lfs_dir_traverse stack[LFS_DIR_TRAVERSE_DEPTH-1];
    unsigned sp = 0;
 800213a:	2300      	movs	r3, #0
 800213c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    lfs_tag_t tag;
    const void *buffer;
    struct lfs_diskoff disk;
    while (true) {
        {
            if (off+lfs_tag_dsize(ptag) < dir->off) {
 8002140:	6838      	ldr	r0, [r7, #0]
 8002142:	f7ff fad4 	bl	80016ee <lfs_tag_dsize>
 8002146:	4602      	mov	r2, r0
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	441a      	add	r2, r3
 800214c:	68bb      	ldr	r3, [r7, #8]
 800214e:	68db      	ldr	r3, [r3, #12]
 8002150:	429a      	cmp	r2, r3
 8002152:	d237      	bcs.n	80021c4 <lfs_dir_traverse+0x98>
                off += lfs_tag_dsize(ptag);
 8002154:	6838      	ldr	r0, [r7, #0]
 8002156:	f7ff faca 	bl	80016ee <lfs_tag_dsize>
 800215a:	4602      	mov	r2, r0
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	4413      	add	r3, r2
 8002160:	607b      	str	r3, [r7, #4]
                int err = lfs_bd_read(lfs,
 8002162:	68f9      	ldr	r1, [r7, #12]
 8002164:	68bb      	ldr	r3, [r7, #8]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	2204      	movs	r2, #4
 800216a:	9203      	str	r2, [sp, #12]
 800216c:	f107 0254 	add.w	r2, r7, #84	; 0x54
 8002170:	9202      	str	r2, [sp, #8]
 8002172:	687a      	ldr	r2, [r7, #4]
 8002174:	9201      	str	r2, [sp, #4]
 8002176:	9300      	str	r3, [sp, #0]
 8002178:	2304      	movs	r3, #4
 800217a:	460a      	mov	r2, r1
 800217c:	2100      	movs	r1, #0
 800217e:	68f8      	ldr	r0, [r7, #12]
 8002180:	f7fe fe5e 	bl	8000e40 <lfs_bd_read>
 8002184:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
                        NULL, &lfs->rcache, sizeof(tag),
                        dir->pair[0], off, &tag, sizeof(tag));
                if (err) {
 8002188:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800218c:	2b00      	cmp	r3, #0
 800218e:	d002      	beq.n	8002196 <lfs_dir_traverse+0x6a>
                    return err;
 8002190:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002194:	e3a6      	b.n	80028e4 <lfs_dir_traverse+0x7b8>
                }

                tag = (lfs_frombe32(tag) ^ ptag) | 0x80000000;
 8002196:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002198:	4618      	mov	r0, r3
 800219a:	f7fe fdfc 	bl	8000d96 <lfs_frombe32>
 800219e:	4602      	mov	r2, r0
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	4053      	eors	r3, r2
 80021a4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80021a8:	657b      	str	r3, [r7, #84]	; 0x54
                disk.block = dir->pair[0];
 80021aa:	68bb      	ldr	r3, [r7, #8]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	64fb      	str	r3, [r7, #76]	; 0x4c
                disk.off = off+sizeof(lfs_tag_t);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	3304      	adds	r3, #4
 80021b4:	653b      	str	r3, [r7, #80]	; 0x50
                buffer = &disk;
 80021b6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80021ba:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
                ptag = tag;
 80021be:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80021c0:	603b      	str	r3, [r7, #0]
 80021c2:	e01b      	b.n	80021fc <lfs_dir_traverse+0xd0>
            } else if (attrcount > 0) {
 80021c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	dd13      	ble.n	80021f4 <lfs_dir_traverse+0xc8>
                tag = attrs[0].tag;
 80021cc:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	657b      	str	r3, [r7, #84]	; 0x54
                buffer = attrs[0].buffer;
 80021d4:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
                attrs += 1;
 80021de:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80021e2:	3308      	adds	r3, #8
 80021e4:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
                attrcount -= 1;
 80021e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80021ec:	3b01      	subs	r3, #1
 80021ee:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80021f2:	e003      	b.n	80021fc <lfs_dir_traverse+0xd0>
            } else {
                // finished traversal, pop from stack?
                res = 0;
 80021f4:	2300      	movs	r3, #0
 80021f6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
                break;
 80021fa:	e2a2      	b.n	8002742 <lfs_dir_traverse+0x616>
            }

            // do we need to filter?
            lfs_tag_t mask = LFS_MKTAG(0x7ff, 0, 0);
 80021fc:	4b7e      	ldr	r3, [pc, #504]	; (80023f8 <lfs_dir_traverse+0x2cc>)
 80021fe:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
            if ((mask & tmask & tag) != (mask & tmask & ttag)) {
 8002202:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002204:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002208:	405a      	eors	r2, r3
 800220a:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 800220e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002212:	400b      	ands	r3, r1
 8002214:	4013      	ands	r3, r2
 8002216:	2b00      	cmp	r3, #0
 8002218:	f040 8285 	bne.w	8002726 <lfs_dir_traverse+0x5fa>
                continue;
            }

            if (lfs_tag_id(tmask) != 0) {
 800221c:	f8d7 0108 	ldr.w	r0, [r7, #264]	; 0x108
 8002220:	f7ff fa48 	bl	80016b4 <lfs_tag_id>
 8002224:	4603      	mov	r3, r0
 8002226:	2b00      	cmp	r3, #0
 8002228:	f000 80f0 	beq.w	800240c <lfs_dir_traverse+0x2e0>
                LFS_ASSERT(sp < LFS_DIR_TRAVERSE_DEPTH);
 800222c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8002230:	2b02      	cmp	r3, #2
 8002232:	d906      	bls.n	8002242 <lfs_dir_traverse+0x116>
 8002234:	4b71      	ldr	r3, [pc, #452]	; (80023fc <lfs_dir_traverse+0x2d0>)
 8002236:	4a72      	ldr	r2, [pc, #456]	; (8002400 <lfs_dir_traverse+0x2d4>)
 8002238:	f240 314e 	movw	r1, #846	; 0x34e
 800223c:	4871      	ldr	r0, [pc, #452]	; (8002404 <lfs_dir_traverse+0x2d8>)
 800223e:	f00b ff85 	bl	800e14c <__assert_func>
                // recurse, scan for duplicates, and update tag based on
                // creates/deletes
                stack[sp] = (struct lfs_dir_traverse){
 8002242:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002244:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 8002248:	4613      	mov	r3, r2
 800224a:	011b      	lsls	r3, r3, #4
 800224c:	1a9b      	subs	r3, r3, r2
 800224e:	009b      	lsls	r3, r3, #2
 8002250:	33f0      	adds	r3, #240	; 0xf0
 8002252:	443b      	add	r3, r7
 8002254:	3b98      	subs	r3, #152	; 0x98
 8002256:	68ba      	ldr	r2, [r7, #8]
 8002258:	601a      	str	r2, [r3, #0]
 800225a:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 800225e:	4613      	mov	r3, r2
 8002260:	011b      	lsls	r3, r3, #4
 8002262:	1a9b      	subs	r3, r3, r2
 8002264:	009b      	lsls	r3, r3, #2
 8002266:	33f0      	adds	r3, #240	; 0xf0
 8002268:	443b      	add	r3, r7
 800226a:	3b94      	subs	r3, #148	; 0x94
 800226c:	687a      	ldr	r2, [r7, #4]
 800226e:	601a      	str	r2, [r3, #0]
 8002270:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 8002274:	4613      	mov	r3, r2
 8002276:	011b      	lsls	r3, r3, #4
 8002278:	1a9b      	subs	r3, r3, r2
 800227a:	009b      	lsls	r3, r3, #2
 800227c:	33f0      	adds	r3, #240	; 0xf0
 800227e:	443b      	add	r3, r7
 8002280:	3b90      	subs	r3, #144	; 0x90
 8002282:	683a      	ldr	r2, [r7, #0]
 8002284:	601a      	str	r2, [r3, #0]
 8002286:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 800228a:	4613      	mov	r3, r2
 800228c:	011b      	lsls	r3, r3, #4
 800228e:	1a9b      	subs	r3, r3, r2
 8002290:	009b      	lsls	r3, r3, #2
 8002292:	33f0      	adds	r3, #240	; 0xf0
 8002294:	443b      	add	r3, r7
 8002296:	3b8c      	subs	r3, #140	; 0x8c
 8002298:	f8d7 2100 	ldr.w	r2, [r7, #256]	; 0x100
 800229c:	601a      	str	r2, [r3, #0]
 800229e:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 80022a2:	4613      	mov	r3, r2
 80022a4:	011b      	lsls	r3, r3, #4
 80022a6:	1a9b      	subs	r3, r3, r2
 80022a8:	009b      	lsls	r3, r3, #2
 80022aa:	33f0      	adds	r3, #240	; 0xf0
 80022ac:	443b      	add	r3, r7
 80022ae:	3b88      	subs	r3, #136	; 0x88
 80022b0:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 80022b4:	601a      	str	r2, [r3, #0]
 80022b6:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 80022ba:	4613      	mov	r3, r2
 80022bc:	011b      	lsls	r3, r3, #4
 80022be:	1a9b      	subs	r3, r3, r2
 80022c0:	009b      	lsls	r3, r3, #2
 80022c2:	33f0      	adds	r3, #240	; 0xf0
 80022c4:	443b      	add	r3, r7
 80022c6:	3b84      	subs	r3, #132	; 0x84
 80022c8:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 80022cc:	601a      	str	r2, [r3, #0]
 80022ce:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 80022d2:	4613      	mov	r3, r2
 80022d4:	011b      	lsls	r3, r3, #4
 80022d6:	1a9b      	subs	r3, r3, r2
 80022d8:	009b      	lsls	r3, r3, #2
 80022da:	33f0      	adds	r3, #240	; 0xf0
 80022dc:	443b      	add	r3, r7
 80022de:	3b80      	subs	r3, #128	; 0x80
 80022e0:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 80022e4:	601a      	str	r2, [r3, #0]
 80022e6:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 80022ea:	4613      	mov	r3, r2
 80022ec:	011b      	lsls	r3, r3, #4
 80022ee:	1a9b      	subs	r3, r3, r2
 80022f0:	009b      	lsls	r3, r3, #2
 80022f2:	33f0      	adds	r3, #240	; 0xf0
 80022f4:	443b      	add	r3, r7
 80022f6:	3b7c      	subs	r3, #124	; 0x7c
 80022f8:	f8b7 2110 	ldrh.w	r2, [r7, #272]	; 0x110
 80022fc:	801a      	strh	r2, [r3, #0]
 80022fe:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 8002302:	4613      	mov	r3, r2
 8002304:	011b      	lsls	r3, r3, #4
 8002306:	1a9b      	subs	r3, r3, r2
 8002308:	009b      	lsls	r3, r3, #2
 800230a:	33f0      	adds	r3, #240	; 0xf0
 800230c:	443b      	add	r3, r7
 800230e:	3b7a      	subs	r3, #122	; 0x7a
 8002310:	f8b7 2114 	ldrh.w	r2, [r7, #276]	; 0x114
 8002314:	801a      	strh	r2, [r3, #0]
 8002316:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 800231a:	4613      	mov	r3, r2
 800231c:	011b      	lsls	r3, r3, #4
 800231e:	1a9b      	subs	r3, r3, r2
 8002320:	009b      	lsls	r3, r3, #2
 8002322:	33f0      	adds	r3, #240	; 0xf0
 8002324:	443b      	add	r3, r7
 8002326:	3b78      	subs	r3, #120	; 0x78
 8002328:	f8b7 2118 	ldrh.w	r2, [r7, #280]	; 0x118
 800232c:	801a      	strh	r2, [r3, #0]
 800232e:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 8002332:	4613      	mov	r3, r2
 8002334:	011b      	lsls	r3, r3, #4
 8002336:	1a9b      	subs	r3, r3, r2
 8002338:	009b      	lsls	r3, r3, #2
 800233a:	33f0      	adds	r3, #240	; 0xf0
 800233c:	443b      	add	r3, r7
 800233e:	3b74      	subs	r3, #116	; 0x74
 8002340:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8002344:	601a      	str	r2, [r3, #0]
 8002346:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 800234a:	4613      	mov	r3, r2
 800234c:	011b      	lsls	r3, r3, #4
 800234e:	1a9b      	subs	r3, r3, r2
 8002350:	009b      	lsls	r3, r3, #2
 8002352:	33f0      	adds	r3, #240	; 0xf0
 8002354:	443b      	add	r3, r7
 8002356:	3b70      	subs	r3, #112	; 0x70
 8002358:	f8d7 2120 	ldr.w	r2, [r7, #288]	; 0x120
 800235c:	601a      	str	r2, [r3, #0]
 800235e:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 8002362:	4613      	mov	r3, r2
 8002364:	011b      	lsls	r3, r3, #4
 8002366:	1a9b      	subs	r3, r3, r2
 8002368:	009b      	lsls	r3, r3, #2
 800236a:	33f0      	adds	r3, #240	; 0xf0
 800236c:	443b      	add	r3, r7
 800236e:	3b6c      	subs	r3, #108	; 0x6c
 8002370:	6019      	str	r1, [r3, #0]
 8002372:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 8002376:	4613      	mov	r3, r2
 8002378:	011b      	lsls	r3, r3, #4
 800237a:	1a9b      	subs	r3, r3, r2
 800237c:	009b      	lsls	r3, r3, #2
 800237e:	33f0      	adds	r3, #240	; 0xf0
 8002380:	443b      	add	r3, r7
 8002382:	3b68      	subs	r3, #104	; 0x68
 8002384:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8002388:	601a      	str	r2, [r3, #0]
 800238a:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 800238e:	4613      	mov	r3, r2
 8002390:	011b      	lsls	r3, r3, #4
 8002392:	1a9b      	subs	r3, r3, r2
 8002394:	009b      	lsls	r3, r3, #2
 8002396:	33f0      	adds	r3, #240	; 0xf0
 8002398:	443b      	add	r3, r7
 800239a:	3b68      	subs	r3, #104	; 0x68
 800239c:	3304      	adds	r3, #4
 800239e:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 80023a2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80023a6:	e883 0003 	stmia.w	r3, {r0, r1}
                    .data       = data,
                    .tag        = tag,
                    .buffer     = buffer,
                    .disk       = disk,
                };
                sp += 1;
 80023aa:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80023ae:	3301      	adds	r3, #1
 80023b0:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
                dir = dir;
                off = off;
                ptag = ptag;
                attrs = attrs;
                attrcount = attrcount;
                tmask = 0;
 80023b4:	2300      	movs	r3, #0
 80023b6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
                ttag = 0;
 80023ba:	2300      	movs	r3, #0
 80023bc:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
                begin = 0;
 80023c0:	2300      	movs	r3, #0
 80023c2:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
                end = 0;
 80023c6:	2300      	movs	r3, #0
 80023c8:	f8a7 3114 	strh.w	r3, [r7, #276]	; 0x114
                diff = 0;
 80023cc:	2300      	movs	r3, #0
 80023ce:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
                cb = lfs_dir_traverse_filter;
 80023d2:	4b0d      	ldr	r3, [pc, #52]	; (8002408 <lfs_dir_traverse+0x2dc>)
 80023d4:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
                data = &stack[sp-1].tag;
 80023d8:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80023dc:	1e5a      	subs	r2, r3, #1
 80023de:	f107 0158 	add.w	r1, r7, #88	; 0x58
 80023e2:	4613      	mov	r3, r2
 80023e4:	011b      	lsls	r3, r3, #4
 80023e6:	1a9b      	subs	r3, r3, r2
 80023e8:	009b      	lsls	r3, r3, #2
 80023ea:	3328      	adds	r3, #40	; 0x28
 80023ec:	440b      	add	r3, r1
 80023ee:	3304      	adds	r3, #4
 80023f0:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80023f4:	e6a4      	b.n	8002140 <lfs_dir_traverse+0x14>
 80023f6:	bf00      	nop
 80023f8:	7ff00000 	.word	0x7ff00000
 80023fc:	0800f744 	.word	0x0800f744
 8002400:	0800ffe4 	.word	0x0800ffe4
 8002404:	0800f64c 	.word	0x0800f64c
 8002408:	08002075 	.word	0x08002075
                continue;
            }
        }

popped:
 800240c:	bf00      	nop
        // in filter range?
        if (lfs_tag_id(tmask) != 0 &&
 800240e:	f8d7 0108 	ldr.w	r0, [r7, #264]	; 0x108
 8002412:	f7ff f94f 	bl	80016b4 <lfs_tag_id>
 8002416:	4603      	mov	r3, r0
 8002418:	2b00      	cmp	r3, #0
 800241a:	d015      	beq.n	8002448 <lfs_dir_traverse+0x31c>
                !(lfs_tag_id(tag) >= begin && lfs_tag_id(tag) < end)) {
 800241c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800241e:	4618      	mov	r0, r3
 8002420:	f7ff f948 	bl	80016b4 <lfs_tag_id>
 8002424:	4603      	mov	r3, r0
 8002426:	461a      	mov	r2, r3
        if (lfs_tag_id(tmask) != 0 &&
 8002428:	f8b7 3110 	ldrh.w	r3, [r7, #272]	; 0x110
 800242c:	4293      	cmp	r3, r2
 800242e:	f200 817c 	bhi.w	800272a <lfs_dir_traverse+0x5fe>
                !(lfs_tag_id(tag) >= begin && lfs_tag_id(tag) < end)) {
 8002432:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002434:	4618      	mov	r0, r3
 8002436:	f7ff f93d 	bl	80016b4 <lfs_tag_id>
 800243a:	4603      	mov	r3, r0
 800243c:	461a      	mov	r2, r3
 800243e:	f8b7 3114 	ldrh.w	r3, [r7, #276]	; 0x114
 8002442:	4293      	cmp	r3, r2
 8002444:	f240 8171 	bls.w	800272a <lfs_dir_traverse+0x5fe>
            continue;
        }

        // handle special cases for mcu-side operations
        if (lfs_tag_type3(tag) == LFS_FROM_NOOP) {
 8002448:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800244a:	4618      	mov	r0, r3
 800244c:	f7ff f908 	bl	8001660 <lfs_tag_type3>
 8002450:	4603      	mov	r3, r0
 8002452:	2b00      	cmp	r3, #0
 8002454:	f43f ae74 	beq.w	8002140 <lfs_dir_traverse+0x14>
            // do nothing
        } else if (lfs_tag_type3(tag) == LFS_FROM_MOVE) {
 8002458:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800245a:	4618      	mov	r0, r3
 800245c:	f7ff f900 	bl	8001660 <lfs_tag_type3>
 8002460:	4603      	mov	r3, r0
 8002462:	461a      	mov	r2, r3
 8002464:	f240 1301 	movw	r3, #257	; 0x101
 8002468:	429a      	cmp	r2, r3
 800246a:	f040 80e0 	bne.w	800262e <lfs_dir_traverse+0x502>
            // However we don't actually care about filtering the second set of
            // tags, since duplicate tags have no effect when filtering.
            //
            // This check skips this unnecessary recursive filtering explicitly,
            // reducing this runtime from O(n^3) to O(n^2).
            if (cb == lfs_dir_traverse_filter) {
 800246e:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8002472:	4ab1      	ldr	r2, [pc, #708]	; (8002738 <lfs_dir_traverse+0x60c>)
 8002474:	4293      	cmp	r3, r2
 8002476:	f000 815a 	beq.w	800272e <lfs_dir_traverse+0x602>
                continue;
            }

            // recurse into move
            stack[sp] = (struct lfs_dir_traverse){
 800247a:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 800247e:	4613      	mov	r3, r2
 8002480:	011b      	lsls	r3, r3, #4
 8002482:	1a9b      	subs	r3, r3, r2
 8002484:	009b      	lsls	r3, r3, #2
 8002486:	33f0      	adds	r3, #240	; 0xf0
 8002488:	443b      	add	r3, r7
 800248a:	3b98      	subs	r3, #152	; 0x98
 800248c:	4618      	mov	r0, r3
 800248e:	233c      	movs	r3, #60	; 0x3c
 8002490:	461a      	mov	r2, r3
 8002492:	2100      	movs	r1, #0
 8002494:	f00b fee2 	bl	800e25c <memset>
 8002498:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 800249c:	4613      	mov	r3, r2
 800249e:	011b      	lsls	r3, r3, #4
 80024a0:	1a9b      	subs	r3, r3, r2
 80024a2:	009b      	lsls	r3, r3, #2
 80024a4:	33f0      	adds	r3, #240	; 0xf0
 80024a6:	443b      	add	r3, r7
 80024a8:	3b98      	subs	r3, #152	; 0x98
 80024aa:	68ba      	ldr	r2, [r7, #8]
 80024ac:	601a      	str	r2, [r3, #0]
 80024ae:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 80024b2:	4613      	mov	r3, r2
 80024b4:	011b      	lsls	r3, r3, #4
 80024b6:	1a9b      	subs	r3, r3, r2
 80024b8:	009b      	lsls	r3, r3, #2
 80024ba:	33f0      	adds	r3, #240	; 0xf0
 80024bc:	443b      	add	r3, r7
 80024be:	3b94      	subs	r3, #148	; 0x94
 80024c0:	687a      	ldr	r2, [r7, #4]
 80024c2:	601a      	str	r2, [r3, #0]
 80024c4:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 80024c8:	4613      	mov	r3, r2
 80024ca:	011b      	lsls	r3, r3, #4
 80024cc:	1a9b      	subs	r3, r3, r2
 80024ce:	009b      	lsls	r3, r3, #2
 80024d0:	33f0      	adds	r3, #240	; 0xf0
 80024d2:	443b      	add	r3, r7
 80024d4:	3b90      	subs	r3, #144	; 0x90
 80024d6:	683a      	ldr	r2, [r7, #0]
 80024d8:	601a      	str	r2, [r3, #0]
 80024da:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 80024de:	4613      	mov	r3, r2
 80024e0:	011b      	lsls	r3, r3, #4
 80024e2:	1a9b      	subs	r3, r3, r2
 80024e4:	009b      	lsls	r3, r3, #2
 80024e6:	33f0      	adds	r3, #240	; 0xf0
 80024e8:	443b      	add	r3, r7
 80024ea:	3b8c      	subs	r3, #140	; 0x8c
 80024ec:	f8d7 2100 	ldr.w	r2, [r7, #256]	; 0x100
 80024f0:	601a      	str	r2, [r3, #0]
 80024f2:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 80024f6:	4613      	mov	r3, r2
 80024f8:	011b      	lsls	r3, r3, #4
 80024fa:	1a9b      	subs	r3, r3, r2
 80024fc:	009b      	lsls	r3, r3, #2
 80024fe:	33f0      	adds	r3, #240	; 0xf0
 8002500:	443b      	add	r3, r7
 8002502:	3b88      	subs	r3, #136	; 0x88
 8002504:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 8002508:	601a      	str	r2, [r3, #0]
 800250a:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 800250e:	4613      	mov	r3, r2
 8002510:	011b      	lsls	r3, r3, #4
 8002512:	1a9b      	subs	r3, r3, r2
 8002514:	009b      	lsls	r3, r3, #2
 8002516:	33f0      	adds	r3, #240	; 0xf0
 8002518:	443b      	add	r3, r7
 800251a:	3b84      	subs	r3, #132	; 0x84
 800251c:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8002520:	601a      	str	r2, [r3, #0]
 8002522:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 8002526:	4613      	mov	r3, r2
 8002528:	011b      	lsls	r3, r3, #4
 800252a:	1a9b      	subs	r3, r3, r2
 800252c:	009b      	lsls	r3, r3, #2
 800252e:	33f0      	adds	r3, #240	; 0xf0
 8002530:	443b      	add	r3, r7
 8002532:	3b80      	subs	r3, #128	; 0x80
 8002534:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8002538:	601a      	str	r2, [r3, #0]
 800253a:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 800253e:	4613      	mov	r3, r2
 8002540:	011b      	lsls	r3, r3, #4
 8002542:	1a9b      	subs	r3, r3, r2
 8002544:	009b      	lsls	r3, r3, #2
 8002546:	33f0      	adds	r3, #240	; 0xf0
 8002548:	443b      	add	r3, r7
 800254a:	3b7c      	subs	r3, #124	; 0x7c
 800254c:	f8b7 2110 	ldrh.w	r2, [r7, #272]	; 0x110
 8002550:	801a      	strh	r2, [r3, #0]
 8002552:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 8002556:	4613      	mov	r3, r2
 8002558:	011b      	lsls	r3, r3, #4
 800255a:	1a9b      	subs	r3, r3, r2
 800255c:	009b      	lsls	r3, r3, #2
 800255e:	33f0      	adds	r3, #240	; 0xf0
 8002560:	443b      	add	r3, r7
 8002562:	3b7a      	subs	r3, #122	; 0x7a
 8002564:	f8b7 2114 	ldrh.w	r2, [r7, #276]	; 0x114
 8002568:	801a      	strh	r2, [r3, #0]
 800256a:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 800256e:	4613      	mov	r3, r2
 8002570:	011b      	lsls	r3, r3, #4
 8002572:	1a9b      	subs	r3, r3, r2
 8002574:	009b      	lsls	r3, r3, #2
 8002576:	33f0      	adds	r3, #240	; 0xf0
 8002578:	443b      	add	r3, r7
 800257a:	3b78      	subs	r3, #120	; 0x78
 800257c:	f8b7 2118 	ldrh.w	r2, [r7, #280]	; 0x118
 8002580:	801a      	strh	r2, [r3, #0]
 8002582:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 8002586:	4613      	mov	r3, r2
 8002588:	011b      	lsls	r3, r3, #4
 800258a:	1a9b      	subs	r3, r3, r2
 800258c:	009b      	lsls	r3, r3, #2
 800258e:	33f0      	adds	r3, #240	; 0xf0
 8002590:	443b      	add	r3, r7
 8002592:	3b74      	subs	r3, #116	; 0x74
 8002594:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8002598:	601a      	str	r2, [r3, #0]
 800259a:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 800259e:	4613      	mov	r3, r2
 80025a0:	011b      	lsls	r3, r3, #4
 80025a2:	1a9b      	subs	r3, r3, r2
 80025a4:	009b      	lsls	r3, r3, #2
 80025a6:	33f0      	adds	r3, #240	; 0xf0
 80025a8:	443b      	add	r3, r7
 80025aa:	3b70      	subs	r3, #112	; 0x70
 80025ac:	f8d7 2120 	ldr.w	r2, [r7, #288]	; 0x120
 80025b0:	601a      	str	r2, [r3, #0]
                .diff       = diff,
                .cb         = cb,
                .data       = data,
                .tag        = LFS_MKTAG(LFS_FROM_NOOP, 0, 0),
            };
            sp += 1;
 80025b2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80025b6:	3301      	adds	r3, #1
 80025b8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec

            uint16_t fromid = lfs_tag_size(tag);
 80025bc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80025be:	4618      	mov	r0, r3
 80025c0:	f7ff f888 	bl	80016d4 <lfs_tag_size>
 80025c4:	4603      	mov	r3, r0
 80025c6:	f8a7 30d2 	strh.w	r3, [r7, #210]	; 0xd2
            uint16_t toid = lfs_tag_id(tag);
 80025ca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80025cc:	4618      	mov	r0, r3
 80025ce:	f7ff f871 	bl	80016b4 <lfs_tag_id>
 80025d2:	4603      	mov	r3, r0
 80025d4:	f8a7 30d0 	strh.w	r3, [r7, #208]	; 0xd0
            dir = buffer;
 80025d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80025dc:	60bb      	str	r3, [r7, #8]
            off = 0;
 80025de:	2300      	movs	r3, #0
 80025e0:	607b      	str	r3, [r7, #4]
            ptag = 0xffffffff;
 80025e2:	f04f 33ff 	mov.w	r3, #4294967295
 80025e6:	603b      	str	r3, [r7, #0]
            attrs = NULL;
 80025e8:	2300      	movs	r3, #0
 80025ea:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
            attrcount = 0;
 80025ee:	2300      	movs	r3, #0
 80025f0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
            tmask = LFS_MKTAG(0x600, 0x3ff, 0);
 80025f4:	4b51      	ldr	r3, [pc, #324]	; (800273c <lfs_dir_traverse+0x610>)
 80025f6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
            ttag = LFS_MKTAG(LFS_TYPE_STRUCT, 0, 0);
 80025fa:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80025fe:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
            begin = fromid;
 8002602:	f8b7 30d2 	ldrh.w	r3, [r7, #210]	; 0xd2
 8002606:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
            end = fromid+1;
 800260a:	f8b7 30d2 	ldrh.w	r3, [r7, #210]	; 0xd2
 800260e:	3301      	adds	r3, #1
 8002610:	f8a7 3114 	strh.w	r3, [r7, #276]	; 0x114
            diff = toid-fromid+diff;
 8002614:	f8b7 20d0 	ldrh.w	r2, [r7, #208]	; 0xd0
 8002618:	f8b7 30d2 	ldrh.w	r3, [r7, #210]	; 0xd2
 800261c:	1ad3      	subs	r3, r2, r3
 800261e:	b29a      	uxth	r2, r3
 8002620:	f8b7 3118 	ldrh.w	r3, [r7, #280]	; 0x118
 8002624:	4413      	add	r3, r2
 8002626:	b29b      	uxth	r3, r3
 8002628:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
 800262c:	e588      	b.n	8002140 <lfs_dir_traverse+0x14>
        } else if (lfs_tag_type3(tag) == LFS_FROM_USERATTRS) {
 800262e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002630:	4618      	mov	r0, r3
 8002632:	f7ff f815 	bl	8001660 <lfs_tag_type3>
 8002636:	4603      	mov	r3, r0
 8002638:	f5b3 7f81 	cmp.w	r3, #258	; 0x102
 800263c:	d159      	bne.n	80026f2 <lfs_dir_traverse+0x5c6>
            for (unsigned i = 0; i < lfs_tag_size(tag); i++) {
 800263e:	2300      	movs	r3, #0
 8002640:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002644:	e04b      	b.n	80026de <lfs_dir_traverse+0x5b2>
                const struct lfs_attr *a = buffer;
 8002646:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800264a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
                res = cb(data, LFS_MKTAG(LFS_TYPE_USERATTR + a[i].type,
 800264e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8002652:	4613      	mov	r3, r2
 8002654:	005b      	lsls	r3, r3, #1
 8002656:	4413      	add	r3, r2
 8002658:	009b      	lsls	r3, r3, #2
 800265a:	461a      	mov	r2, r3
 800265c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002660:	4413      	add	r3, r2
 8002662:	781b      	ldrb	r3, [r3, #0]
 8002664:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8002668:	051c      	lsls	r4, r3, #20
 800266a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800266c:	4618      	mov	r0, r3
 800266e:	f7ff f821 	bl	80016b4 <lfs_tag_id>
 8002672:	4603      	mov	r3, r0
 8002674:	461a      	mov	r2, r3
 8002676:	f9b7 3118 	ldrsh.w	r3, [r7, #280]	; 0x118
 800267a:	4413      	add	r3, r2
 800267c:	029b      	lsls	r3, r3, #10
 800267e:	ea44 0103 	orr.w	r1, r4, r3
 8002682:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8002686:	4613      	mov	r3, r2
 8002688:	005b      	lsls	r3, r3, #1
 800268a:	4413      	add	r3, r2
 800268c:	009b      	lsls	r3, r3, #2
 800268e:	461a      	mov	r2, r3
 8002690:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002694:	4413      	add	r3, r2
 8002696:	689b      	ldr	r3, [r3, #8]
 8002698:	4319      	orrs	r1, r3
                        lfs_tag_id(tag) + diff, a[i].size), a[i].buffer);
 800269a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800269e:	4613      	mov	r3, r2
 80026a0:	005b      	lsls	r3, r3, #1
 80026a2:	4413      	add	r3, r2
 80026a4:	009b      	lsls	r3, r3, #2
 80026a6:	461a      	mov	r2, r3
 80026a8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80026ac:	4413      	add	r3, r2
 80026ae:	685a      	ldr	r2, [r3, #4]
                res = cb(data, LFS_MKTAG(LFS_TYPE_USERATTR + a[i].type,
 80026b0:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80026b4:	f8d7 0120 	ldr.w	r0, [r7, #288]	; 0x120
 80026b8:	4798      	blx	r3
 80026ba:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
                if (res < 0) {
 80026be:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	da02      	bge.n	80026cc <lfs_dir_traverse+0x5a0>
                    return res;
 80026c6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80026ca:	e10b      	b.n	80028e4 <lfs_dir_traverse+0x7b8>
                }

                if (res) {
 80026cc:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d12e      	bne.n	8002732 <lfs_dir_traverse+0x606>
            for (unsigned i = 0; i < lfs_tag_size(tag); i++) {
 80026d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80026d8:	3301      	adds	r3, #1
 80026da:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80026de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80026e0:	4618      	mov	r0, r3
 80026e2:	f7fe fff7 	bl	80016d4 <lfs_tag_size>
 80026e6:	4602      	mov	r2, r0
 80026e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d3aa      	bcc.n	8002646 <lfs_dir_traverse+0x51a>
 80026f0:	e526      	b.n	8002140 <lfs_dir_traverse+0x14>
                    break;
                }
            }
        } else {
            res = cb(data, tag + LFS_MKTAG(0, diff, 0), buffer);
 80026f2:	f9b7 3118 	ldrsh.w	r3, [r7, #280]	; 0x118
 80026f6:	029a      	lsls	r2, r3, #10
 80026f8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80026fa:	18d1      	adds	r1, r2, r3
 80026fc:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8002700:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8002704:	f8d7 0120 	ldr.w	r0, [r7, #288]	; 0x120
 8002708:	4798      	blx	r3
 800270a:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
            if (res < 0) {
 800270e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8002712:	2b00      	cmp	r3, #0
 8002714:	da02      	bge.n	800271c <lfs_dir_traverse+0x5f0>
                return res;
 8002716:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800271a:	e0e3      	b.n	80028e4 <lfs_dir_traverse+0x7b8>
            }

            if (res) {
 800271c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8002720:	2b00      	cmp	r3, #0
 8002722:	d10d      	bne.n	8002740 <lfs_dir_traverse+0x614>
 8002724:	e50c      	b.n	8002140 <lfs_dir_traverse+0x14>
                continue;
 8002726:	bf00      	nop
 8002728:	e50a      	b.n	8002140 <lfs_dir_traverse+0x14>
            continue;
 800272a:	bf00      	nop
 800272c:	e508      	b.n	8002140 <lfs_dir_traverse+0x14>
                continue;
 800272e:	bf00      	nop
 8002730:	e506      	b.n	8002140 <lfs_dir_traverse+0x14>
                    break;
 8002732:	bf00      	nop
        {
 8002734:	e504      	b.n	8002140 <lfs_dir_traverse+0x14>
 8002736:	bf00      	nop
 8002738:	08002075 	.word	0x08002075
 800273c:	600ffc00 	.word	0x600ffc00
                break;
 8002740:	bf00      	nop
            }
        }
    }

    if (sp > 0) {
 8002742:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8002746:	2b00      	cmp	r3, #0
 8002748:	f000 80ca 	beq.w	80028e0 <lfs_dir_traverse+0x7b4>
        // pop from the stack and return, fortunately all pops share
        // a destination
        dir         = stack[sp-1].dir;
 800274c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8002750:	1e5a      	subs	r2, r3, #1
 8002752:	4613      	mov	r3, r2
 8002754:	011b      	lsls	r3, r3, #4
 8002756:	1a9b      	subs	r3, r3, r2
 8002758:	009b      	lsls	r3, r3, #2
 800275a:	33f0      	adds	r3, #240	; 0xf0
 800275c:	443b      	add	r3, r7
 800275e:	3b98      	subs	r3, #152	; 0x98
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	60bb      	str	r3, [r7, #8]
        off         = stack[sp-1].off;
 8002764:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8002768:	1e5a      	subs	r2, r3, #1
 800276a:	4613      	mov	r3, r2
 800276c:	011b      	lsls	r3, r3, #4
 800276e:	1a9b      	subs	r3, r3, r2
 8002770:	009b      	lsls	r3, r3, #2
 8002772:	33f0      	adds	r3, #240	; 0xf0
 8002774:	443b      	add	r3, r7
 8002776:	3b94      	subs	r3, #148	; 0x94
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	607b      	str	r3, [r7, #4]
        ptag        = stack[sp-1].ptag;
 800277c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8002780:	1e5a      	subs	r2, r3, #1
 8002782:	4613      	mov	r3, r2
 8002784:	011b      	lsls	r3, r3, #4
 8002786:	1a9b      	subs	r3, r3, r2
 8002788:	009b      	lsls	r3, r3, #2
 800278a:	33f0      	adds	r3, #240	; 0xf0
 800278c:	443b      	add	r3, r7
 800278e:	3b90      	subs	r3, #144	; 0x90
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	603b      	str	r3, [r7, #0]
        attrs       = stack[sp-1].attrs;
 8002794:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8002798:	1e5a      	subs	r2, r3, #1
 800279a:	4613      	mov	r3, r2
 800279c:	011b      	lsls	r3, r3, #4
 800279e:	1a9b      	subs	r3, r3, r2
 80027a0:	009b      	lsls	r3, r3, #2
 80027a2:	33f0      	adds	r3, #240	; 0xf0
 80027a4:	443b      	add	r3, r7
 80027a6:	3b8c      	subs	r3, #140	; 0x8c
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
        attrcount   = stack[sp-1].attrcount;
 80027ae:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80027b2:	1e5a      	subs	r2, r3, #1
 80027b4:	4613      	mov	r3, r2
 80027b6:	011b      	lsls	r3, r3, #4
 80027b8:	1a9b      	subs	r3, r3, r2
 80027ba:	009b      	lsls	r3, r3, #2
 80027bc:	33f0      	adds	r3, #240	; 0xf0
 80027be:	443b      	add	r3, r7
 80027c0:	3b88      	subs	r3, #136	; 0x88
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        tmask       = stack[sp-1].tmask;
 80027c8:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80027cc:	1e5a      	subs	r2, r3, #1
 80027ce:	4613      	mov	r3, r2
 80027d0:	011b      	lsls	r3, r3, #4
 80027d2:	1a9b      	subs	r3, r3, r2
 80027d4:	009b      	lsls	r3, r3, #2
 80027d6:	33f0      	adds	r3, #240	; 0xf0
 80027d8:	443b      	add	r3, r7
 80027da:	3b84      	subs	r3, #132	; 0x84
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
        ttag        = stack[sp-1].ttag;
 80027e2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80027e6:	1e5a      	subs	r2, r3, #1
 80027e8:	4613      	mov	r3, r2
 80027ea:	011b      	lsls	r3, r3, #4
 80027ec:	1a9b      	subs	r3, r3, r2
 80027ee:	009b      	lsls	r3, r3, #2
 80027f0:	33f0      	adds	r3, #240	; 0xf0
 80027f2:	443b      	add	r3, r7
 80027f4:	3b80      	subs	r3, #128	; 0x80
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        begin       = stack[sp-1].begin;
 80027fc:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8002800:	1e5a      	subs	r2, r3, #1
 8002802:	4613      	mov	r3, r2
 8002804:	011b      	lsls	r3, r3, #4
 8002806:	1a9b      	subs	r3, r3, r2
 8002808:	009b      	lsls	r3, r3, #2
 800280a:	33f0      	adds	r3, #240	; 0xf0
 800280c:	443b      	add	r3, r7
 800280e:	3b7c      	subs	r3, #124	; 0x7c
 8002810:	881b      	ldrh	r3, [r3, #0]
 8002812:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
        end         = stack[sp-1].end;
 8002816:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800281a:	1e5a      	subs	r2, r3, #1
 800281c:	4613      	mov	r3, r2
 800281e:	011b      	lsls	r3, r3, #4
 8002820:	1a9b      	subs	r3, r3, r2
 8002822:	009b      	lsls	r3, r3, #2
 8002824:	33f0      	adds	r3, #240	; 0xf0
 8002826:	443b      	add	r3, r7
 8002828:	3b7a      	subs	r3, #122	; 0x7a
 800282a:	881b      	ldrh	r3, [r3, #0]
 800282c:	f8a7 3114 	strh.w	r3, [r7, #276]	; 0x114
        diff        = stack[sp-1].diff;
 8002830:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8002834:	1e5a      	subs	r2, r3, #1
 8002836:	4613      	mov	r3, r2
 8002838:	011b      	lsls	r3, r3, #4
 800283a:	1a9b      	subs	r3, r3, r2
 800283c:	009b      	lsls	r3, r3, #2
 800283e:	33f0      	adds	r3, #240	; 0xf0
 8002840:	443b      	add	r3, r7
 8002842:	3b78      	subs	r3, #120	; 0x78
 8002844:	881b      	ldrh	r3, [r3, #0]
 8002846:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
        cb          = stack[sp-1].cb;
 800284a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800284e:	1e5a      	subs	r2, r3, #1
 8002850:	4613      	mov	r3, r2
 8002852:	011b      	lsls	r3, r3, #4
 8002854:	1a9b      	subs	r3, r3, r2
 8002856:	009b      	lsls	r3, r3, #2
 8002858:	33f0      	adds	r3, #240	; 0xf0
 800285a:	443b      	add	r3, r7
 800285c:	3b74      	subs	r3, #116	; 0x74
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
        data        = stack[sp-1].data;
 8002864:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8002868:	1e5a      	subs	r2, r3, #1
 800286a:	4613      	mov	r3, r2
 800286c:	011b      	lsls	r3, r3, #4
 800286e:	1a9b      	subs	r3, r3, r2
 8002870:	009b      	lsls	r3, r3, #2
 8002872:	33f0      	adds	r3, #240	; 0xf0
 8002874:	443b      	add	r3, r7
 8002876:	3b70      	subs	r3, #112	; 0x70
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
        tag         = stack[sp-1].tag;
 800287e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8002882:	1e5a      	subs	r2, r3, #1
 8002884:	4613      	mov	r3, r2
 8002886:	011b      	lsls	r3, r3, #4
 8002888:	1a9b      	subs	r3, r3, r2
 800288a:	009b      	lsls	r3, r3, #2
 800288c:	33f0      	adds	r3, #240	; 0xf0
 800288e:	443b      	add	r3, r7
 8002890:	3b6c      	subs	r3, #108	; 0x6c
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	657b      	str	r3, [r7, #84]	; 0x54
        buffer      = stack[sp-1].buffer;
 8002896:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800289a:	1e5a      	subs	r2, r3, #1
 800289c:	4613      	mov	r3, r2
 800289e:	011b      	lsls	r3, r3, #4
 80028a0:	1a9b      	subs	r3, r3, r2
 80028a2:	009b      	lsls	r3, r3, #2
 80028a4:	33f0      	adds	r3, #240	; 0xf0
 80028a6:	443b      	add	r3, r7
 80028a8:	3b68      	subs	r3, #104	; 0x68
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
        disk        = stack[sp-1].disk;
 80028b0:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80028b4:	1e5a      	subs	r2, r3, #1
 80028b6:	4613      	mov	r3, r2
 80028b8:	011b      	lsls	r3, r3, #4
 80028ba:	1a9b      	subs	r3, r3, r2
 80028bc:	009b      	lsls	r3, r3, #2
 80028be:	33f0      	adds	r3, #240	; 0xf0
 80028c0:	443b      	add	r3, r7
 80028c2:	f1a3 0268 	sub.w	r2, r3, #104	; 0x68
 80028c6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80028ca:	3204      	adds	r2, #4
 80028cc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80028d0:	e883 0003 	stmia.w	r3, {r0, r1}
        sp -= 1;
 80028d4:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80028d8:	3b01      	subs	r3, #1
 80028da:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
        goto popped;
 80028de:	e596      	b.n	800240e <lfs_dir_traverse+0x2e2>
    } else {
        return res;
 80028e0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
    }
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	37f4      	adds	r7, #244	; 0xf4
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bd90      	pop	{r4, r7, pc}

080028ec <lfs_dir_fetchmatch>:
#endif

static lfs_stag_t lfs_dir_fetchmatch(lfs_t *lfs,
        lfs_mdir_t *dir, const lfs_block_t pair[2],
        lfs_tag_t fmask, lfs_tag_t ftag, uint16_t *id,
        int (*cb)(void *data, lfs_tag_t tag, const void *buffer), void *data) {
 80028ec:	b590      	push	{r4, r7, lr}
 80028ee:	b09f      	sub	sp, #124	; 0x7c
 80028f0:	af04      	add	r7, sp, #16
 80028f2:	60f8      	str	r0, [r7, #12]
 80028f4:	60b9      	str	r1, [r7, #8]
 80028f6:	607a      	str	r2, [r7, #4]
 80028f8:	603b      	str	r3, [r7, #0]
    // we can find tag very efficiently during a fetch, since we're already
    // scanning the entire directory
    lfs_stag_t besttag = -1;
 80028fa:	f04f 33ff 	mov.w	r3, #4294967295
 80028fe:	667b      	str	r3, [r7, #100]	; 0x64

    // if either block address is invalid we return LFS_ERR_CORRUPT here,
    // otherwise later writes to the pair could fail
    if (pair[0] >= lfs->cfg->block_count || pair[1] >= lfs->cfg->block_count) {
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002908:	6a1b      	ldr	r3, [r3, #32]
 800290a:	429a      	cmp	r2, r3
 800290c:	d207      	bcs.n	800291e <lfs_dir_fetchmatch+0x32>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	3304      	adds	r3, #4
 8002912:	681a      	ldr	r2, [r3, #0]
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002918:	6a1b      	ldr	r3, [r3, #32]
 800291a:	429a      	cmp	r2, r3
 800291c:	d302      	bcc.n	8002924 <lfs_dir_fetchmatch+0x38>
        return LFS_ERR_CORRUPT;
 800291e:	f06f 0353 	mvn.w	r3, #83	; 0x53
 8002922:	e340      	b.n	8002fa6 <lfs_dir_fetchmatch+0x6ba>
    }

    // find the block with the most recent revision
    uint32_t revs[2] = {0, 0};
 8002924:	2300      	movs	r3, #0
 8002926:	633b      	str	r3, [r7, #48]	; 0x30
 8002928:	2300      	movs	r3, #0
 800292a:	637b      	str	r3, [r7, #52]	; 0x34
    int r = 0;
 800292c:	2300      	movs	r3, #0
 800292e:	663b      	str	r3, [r7, #96]	; 0x60
    for (int i = 0; i < 2; i++) {
 8002930:	2300      	movs	r3, #0
 8002932:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002934:	e052      	b.n	80029dc <lfs_dir_fetchmatch+0xf0>
        int err = lfs_bd_read(lfs,
 8002936:	68f8      	ldr	r0, [r7, #12]
                NULL, &lfs->rcache, sizeof(revs[i]),
                pair[i], 0, &revs[i], sizeof(revs[i]));
 8002938:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800293a:	009b      	lsls	r3, r3, #2
 800293c:	687a      	ldr	r2, [r7, #4]
 800293e:	4413      	add	r3, r2
        int err = lfs_bd_read(lfs,
 8002940:	681b      	ldr	r3, [r3, #0]
                pair[i], 0, &revs[i], sizeof(revs[i]));
 8002942:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8002946:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8002948:	0092      	lsls	r2, r2, #2
 800294a:	440a      	add	r2, r1
        int err = lfs_bd_read(lfs,
 800294c:	2104      	movs	r1, #4
 800294e:	9103      	str	r1, [sp, #12]
 8002950:	9202      	str	r2, [sp, #8]
 8002952:	2200      	movs	r2, #0
 8002954:	9201      	str	r2, [sp, #4]
 8002956:	9300      	str	r3, [sp, #0]
 8002958:	2304      	movs	r3, #4
 800295a:	4602      	mov	r2, r0
 800295c:	2100      	movs	r1, #0
 800295e:	68f8      	ldr	r0, [r7, #12]
 8002960:	f7fe fa6e 	bl	8000e40 <lfs_bd_read>
 8002964:	63b8      	str	r0, [r7, #56]	; 0x38
        revs[i] = lfs_fromle32(revs[i]);
 8002966:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002968:	009b      	lsls	r3, r3, #2
 800296a:	3368      	adds	r3, #104	; 0x68
 800296c:	443b      	add	r3, r7
 800296e:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8002972:	4618      	mov	r0, r3
 8002974:	f7fe f9f8 	bl	8000d68 <lfs_fromle32>
 8002978:	4602      	mov	r2, r0
 800297a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800297c:	009b      	lsls	r3, r3, #2
 800297e:	3368      	adds	r3, #104	; 0x68
 8002980:	443b      	add	r3, r7
 8002982:	f843 2c38 	str.w	r2, [r3, #-56]
        if (err && err != LFS_ERR_CORRUPT) {
 8002986:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002988:	2b00      	cmp	r3, #0
 800298a:	d005      	beq.n	8002998 <lfs_dir_fetchmatch+0xac>
 800298c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800298e:	f113 0f54 	cmn.w	r3, #84	; 0x54
 8002992:	d001      	beq.n	8002998 <lfs_dir_fetchmatch+0xac>
            return err;
 8002994:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002996:	e306      	b.n	8002fa6 <lfs_dir_fetchmatch+0x6ba>
        }

        if (err != LFS_ERR_CORRUPT &&
 8002998:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800299a:	f113 0f54 	cmn.w	r3, #84	; 0x54
 800299e:	d01a      	beq.n	80029d6 <lfs_dir_fetchmatch+0xea>
                lfs_scmp(revs[i], revs[(i+1)%2]) > 0) {
 80029a0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80029a2:	009b      	lsls	r3, r3, #2
 80029a4:	3368      	adds	r3, #104	; 0x68
 80029a6:	443b      	add	r3, r7
 80029a8:	f853 2c38 	ldr.w	r2, [r3, #-56]
 80029ac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80029ae:	3301      	adds	r3, #1
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	f003 0301 	and.w	r3, r3, #1
 80029b6:	bfb8      	it	lt
 80029b8:	425b      	neglt	r3, r3
 80029ba:	009b      	lsls	r3, r3, #2
 80029bc:	3368      	adds	r3, #104	; 0x68
 80029be:	443b      	add	r3, r7
 80029c0:	f853 3c38 	ldr.w	r3, [r3, #-56]
 80029c4:	4619      	mov	r1, r3
 80029c6:	4610      	mov	r0, r2
 80029c8:	f7fe f9c0 	bl	8000d4c <lfs_scmp>
 80029cc:	4603      	mov	r3, r0
        if (err != LFS_ERR_CORRUPT &&
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	dd01      	ble.n	80029d6 <lfs_dir_fetchmatch+0xea>
            r = i;
 80029d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80029d4:	663b      	str	r3, [r7, #96]	; 0x60
    for (int i = 0; i < 2; i++) {
 80029d6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80029d8:	3301      	adds	r3, #1
 80029da:	65fb      	str	r3, [r7, #92]	; 0x5c
 80029dc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80029de:	2b01      	cmp	r3, #1
 80029e0:	dda9      	ble.n	8002936 <lfs_dir_fetchmatch+0x4a>
        }
    }

    dir->pair[0] = pair[(r+0)%2];
 80029e2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	f003 0301 	and.w	r3, r3, #1
 80029ea:	bfb8      	it	lt
 80029ec:	425b      	neglt	r3, r3
 80029ee:	009b      	lsls	r3, r3, #2
 80029f0:	687a      	ldr	r2, [r7, #4]
 80029f2:	4413      	add	r3, r2
 80029f4:	681a      	ldr	r2, [r3, #0]
 80029f6:	68bb      	ldr	r3, [r7, #8]
 80029f8:	601a      	str	r2, [r3, #0]
    dir->pair[1] = pair[(r+1)%2];
 80029fa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80029fc:	3301      	adds	r3, #1
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	f003 0301 	and.w	r3, r3, #1
 8002a04:	bfb8      	it	lt
 8002a06:	425b      	neglt	r3, r3
 8002a08:	009b      	lsls	r3, r3, #2
 8002a0a:	687a      	ldr	r2, [r7, #4]
 8002a0c:	4413      	add	r3, r2
 8002a0e:	681a      	ldr	r2, [r3, #0]
 8002a10:	68bb      	ldr	r3, [r7, #8]
 8002a12:	605a      	str	r2, [r3, #4]
    dir->rev = revs[(r+0)%2];
 8002a14:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	f003 0301 	and.w	r3, r3, #1
 8002a1c:	bfb8      	it	lt
 8002a1e:	425b      	neglt	r3, r3
 8002a20:	009b      	lsls	r3, r3, #2
 8002a22:	3368      	adds	r3, #104	; 0x68
 8002a24:	443b      	add	r3, r7
 8002a26:	f853 2c38 	ldr.w	r2, [r3, #-56]
 8002a2a:	68bb      	ldr	r3, [r7, #8]
 8002a2c:	609a      	str	r2, [r3, #8]
    dir->off = 0; // nonzero = found some commits
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	2200      	movs	r2, #0
 8002a32:	60da      	str	r2, [r3, #12]

    // now scan tags to fetch the actual dir and find possible match
    for (int i = 0; i < 2; i++) {
 8002a34:	2300      	movs	r3, #0
 8002a36:	65bb      	str	r3, [r7, #88]	; 0x58
 8002a38:	e2a1      	b.n	8002f7e <lfs_dir_fetchmatch+0x692>
        lfs_off_t off = 0;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	657b      	str	r3, [r7, #84]	; 0x54
        lfs_tag_t ptag = 0xffffffff;
 8002a3e:	f04f 33ff 	mov.w	r3, #4294967295
 8002a42:	653b      	str	r3, [r7, #80]	; 0x50

        uint16_t tempcount = 0;
 8002a44:	2300      	movs	r3, #0
 8002a46:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
        lfs_block_t temptail[2] = {LFS_BLOCK_NULL, LFS_BLOCK_NULL};
 8002a4a:	4a96      	ldr	r2, [pc, #600]	; (8002ca4 <lfs_dir_fetchmatch+0x3b8>)
 8002a4c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002a50:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002a54:	e883 0003 	stmia.w	r3, {r0, r1}
        bool tempsplit = false;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
        lfs_stag_t tempbesttag = besttag;
 8002a5e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002a60:	64bb      	str	r3, [r7, #72]	; 0x48

        dir->rev = lfs_tole32(dir->rev);
 8002a62:	68bb      	ldr	r3, [r7, #8]
 8002a64:	689b      	ldr	r3, [r3, #8]
 8002a66:	4618      	mov	r0, r3
 8002a68:	f7fe f989 	bl	8000d7e <lfs_tole32>
 8002a6c:	4602      	mov	r2, r0
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	609a      	str	r2, [r3, #8]
        uint32_t crc = lfs_crc(0xffffffff, &dir->rev, sizeof(dir->rev));
 8002a72:	68bb      	ldr	r3, [r7, #8]
 8002a74:	3308      	adds	r3, #8
 8002a76:	2204      	movs	r2, #4
 8002a78:	4619      	mov	r1, r3
 8002a7a:	f04f 30ff 	mov.w	r0, #4294967295
 8002a7e:	f004 fb53 	bl	8007128 <lfs_crc>
 8002a82:	4603      	mov	r3, r0
 8002a84:	627b      	str	r3, [r7, #36]	; 0x24
        dir->rev = lfs_fromle32(dir->rev);
 8002a86:	68bb      	ldr	r3, [r7, #8]
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f7fe f96c 	bl	8000d68 <lfs_fromle32>
 8002a90:	4602      	mov	r2, r0
 8002a92:	68bb      	ldr	r3, [r7, #8]
 8002a94:	609a      	str	r2, [r3, #8]

        while (true) {
            // extract next tag
            lfs_tag_t tag;
            off += lfs_tag_dsize(ptag);
 8002a96:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8002a98:	f7fe fe29 	bl	80016ee <lfs_tag_dsize>
 8002a9c:	4602      	mov	r2, r0
 8002a9e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002aa0:	4413      	add	r3, r2
 8002aa2:	657b      	str	r3, [r7, #84]	; 0x54
            int err = lfs_bd_read(lfs,
 8002aa4:	68f9      	ldr	r1, [r7, #12]
                    NULL, &lfs->rcache, lfs->cfg->block_size,
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
            int err = lfs_bd_read(lfs,
 8002aaa:	69d8      	ldr	r0, [r3, #28]
 8002aac:	68bb      	ldr	r3, [r7, #8]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	2204      	movs	r2, #4
 8002ab2:	9203      	str	r2, [sp, #12]
 8002ab4:	f107 0220 	add.w	r2, r7, #32
 8002ab8:	9202      	str	r2, [sp, #8]
 8002aba:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002abc:	9201      	str	r2, [sp, #4]
 8002abe:	9300      	str	r3, [sp, #0]
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	460a      	mov	r2, r1
 8002ac4:	2100      	movs	r1, #0
 8002ac6:	68f8      	ldr	r0, [r7, #12]
 8002ac8:	f7fe f9ba 	bl	8000e40 <lfs_bd_read>
 8002acc:	6438      	str	r0, [r7, #64]	; 0x40
                    dir->pair[0], off, &tag, sizeof(tag));
            if (err) {
 8002ace:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d009      	beq.n	8002ae8 <lfs_dir_fetchmatch+0x1fc>
                if (err == LFS_ERR_CORRUPT) {
 8002ad4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ad6:	f113 0f54 	cmn.w	r3, #84	; 0x54
 8002ada:	d103      	bne.n	8002ae4 <lfs_dir_fetchmatch+0x1f8>
                    // can't continue?
                    dir->erased = false;
 8002adc:	68bb      	ldr	r3, [r7, #8]
 8002ade:	2200      	movs	r2, #0
 8002ae0:	759a      	strb	r2, [r3, #22]
                    break;
 8002ae2:	e1d4      	b.n	8002e8e <lfs_dir_fetchmatch+0x5a2>
                }
                return err;
 8002ae4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ae6:	e25e      	b.n	8002fa6 <lfs_dir_fetchmatch+0x6ba>
            }

            crc = lfs_crc(crc, &tag, sizeof(tag));
 8002ae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aea:	f107 0120 	add.w	r1, r7, #32
 8002aee:	2204      	movs	r2, #4
 8002af0:	4618      	mov	r0, r3
 8002af2:	f004 fb19 	bl	8007128 <lfs_crc>
 8002af6:	4603      	mov	r3, r0
 8002af8:	627b      	str	r3, [r7, #36]	; 0x24
            tag = lfs_frombe32(tag) ^ ptag;
 8002afa:	6a3b      	ldr	r3, [r7, #32]
 8002afc:	4618      	mov	r0, r3
 8002afe:	f7fe f94a 	bl	8000d96 <lfs_frombe32>
 8002b02:	4602      	mov	r2, r0
 8002b04:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002b06:	4053      	eors	r3, r2
 8002b08:	623b      	str	r3, [r7, #32]

            // next commit not yet programmed or we're not in valid range
            if (!lfs_tag_isvalid(tag)) {
 8002b0a:	6a3b      	ldr	r3, [r7, #32]
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	f7fe fd76 	bl	80015fe <lfs_tag_isvalid>
 8002b12:	4603      	mov	r3, r0
 8002b14:	f083 0301 	eor.w	r3, r3, #1
 8002b18:	b2db      	uxtb	r3, r3
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d01b      	beq.n	8002b56 <lfs_dir_fetchmatch+0x26a>
                dir->erased = (lfs_tag_type1(ptag) == LFS_TYPE_CRC &&
 8002b1e:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8002b20:	f7fe fd8e 	bl	8001640 <lfs_tag_type1>
 8002b24:	4603      	mov	r3, r0
 8002b26:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8002b2a:	d10d      	bne.n	8002b48 <lfs_dir_fetchmatch+0x25c>
                        dir->off % lfs->cfg->prog_size == 0);
 8002b2c:	68bb      	ldr	r3, [r7, #8]
 8002b2e:	68db      	ldr	r3, [r3, #12]
 8002b30:	68fa      	ldr	r2, [r7, #12]
 8002b32:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8002b34:	6992      	ldr	r2, [r2, #24]
 8002b36:	fbb3 f1f2 	udiv	r1, r3, r2
 8002b3a:	fb01 f202 	mul.w	r2, r1, r2
 8002b3e:	1a9b      	subs	r3, r3, r2
                dir->erased = (lfs_tag_type1(ptag) == LFS_TYPE_CRC &&
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d101      	bne.n	8002b48 <lfs_dir_fetchmatch+0x25c>
 8002b44:	2301      	movs	r3, #1
 8002b46:	e000      	b.n	8002b4a <lfs_dir_fetchmatch+0x25e>
 8002b48:	2300      	movs	r3, #0
 8002b4a:	f003 0301 	and.w	r3, r3, #1
 8002b4e:	b2da      	uxtb	r2, r3
 8002b50:	68bb      	ldr	r3, [r7, #8]
 8002b52:	759a      	strb	r2, [r3, #22]
                break;
 8002b54:	e19b      	b.n	8002e8e <lfs_dir_fetchmatch+0x5a2>
            } else if (off + lfs_tag_dsize(tag) > lfs->cfg->block_size) {
 8002b56:	6a3b      	ldr	r3, [r7, #32]
 8002b58:	4618      	mov	r0, r3
 8002b5a:	f7fe fdc8 	bl	80016ee <lfs_tag_dsize>
 8002b5e:	4602      	mov	r2, r0
 8002b60:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002b62:	441a      	add	r2, r3
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002b68:	69db      	ldr	r3, [r3, #28]
 8002b6a:	429a      	cmp	r2, r3
 8002b6c:	d903      	bls.n	8002b76 <lfs_dir_fetchmatch+0x28a>
                dir->erased = false;
 8002b6e:	68bb      	ldr	r3, [r7, #8]
 8002b70:	2200      	movs	r2, #0
 8002b72:	759a      	strb	r2, [r3, #22]
                break;
 8002b74:	e18b      	b.n	8002e8e <lfs_dir_fetchmatch+0x5a2>
            }

            ptag = tag;
 8002b76:	6a3b      	ldr	r3, [r7, #32]
 8002b78:	653b      	str	r3, [r7, #80]	; 0x50

            if (lfs_tag_type1(tag) == LFS_TYPE_CRC) {
 8002b7a:	6a3b      	ldr	r3, [r7, #32]
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	f7fe fd5f 	bl	8001640 <lfs_tag_type1>
 8002b82:	4603      	mov	r3, r0
 8002b84:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8002b88:	d164      	bne.n	8002c54 <lfs_dir_fetchmatch+0x368>
                // check the crc attr
                uint32_t dcrc;
                err = lfs_bd_read(lfs,
 8002b8a:	68f8      	ldr	r0, [r7, #12]
                        NULL, &lfs->rcache, lfs->cfg->block_size,
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                err = lfs_bd_read(lfs,
 8002b90:	69dc      	ldr	r4, [r3, #28]
 8002b92:	68bb      	ldr	r3, [r7, #8]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002b98:	3204      	adds	r2, #4
 8002b9a:	2104      	movs	r1, #4
 8002b9c:	9103      	str	r1, [sp, #12]
 8002b9e:	f107 011c 	add.w	r1, r7, #28
 8002ba2:	9102      	str	r1, [sp, #8]
 8002ba4:	9201      	str	r2, [sp, #4]
 8002ba6:	9300      	str	r3, [sp, #0]
 8002ba8:	4623      	mov	r3, r4
 8002baa:	4602      	mov	r2, r0
 8002bac:	2100      	movs	r1, #0
 8002bae:	68f8      	ldr	r0, [r7, #12]
 8002bb0:	f7fe f946 	bl	8000e40 <lfs_bd_read>
 8002bb4:	6438      	str	r0, [r7, #64]	; 0x40
                        dir->pair[0], off+sizeof(tag), &dcrc, sizeof(dcrc));
                if (err) {
 8002bb6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d009      	beq.n	8002bd0 <lfs_dir_fetchmatch+0x2e4>
                    if (err == LFS_ERR_CORRUPT) {
 8002bbc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002bbe:	f113 0f54 	cmn.w	r3, #84	; 0x54
 8002bc2:	d103      	bne.n	8002bcc <lfs_dir_fetchmatch+0x2e0>
                        dir->erased = false;
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	759a      	strb	r2, [r3, #22]
                        break;
 8002bca:	e160      	b.n	8002e8e <lfs_dir_fetchmatch+0x5a2>
                    }
                    return err;
 8002bcc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
                return err;
 8002bce:	e1ea      	b.n	8002fa6 <lfs_dir_fetchmatch+0x6ba>
                }
                dcrc = lfs_fromle32(dcrc);
 8002bd0:	69fb      	ldr	r3, [r7, #28]
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f7fe f8c8 	bl	8000d68 <lfs_fromle32>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	61fb      	str	r3, [r7, #28]

                if (crc != dcrc) {
 8002bdc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002bde:	69fb      	ldr	r3, [r7, #28]
 8002be0:	429a      	cmp	r2, r3
 8002be2:	d003      	beq.n	8002bec <lfs_dir_fetchmatch+0x300>
                    dir->erased = false;
 8002be4:	68bb      	ldr	r3, [r7, #8]
 8002be6:	2200      	movs	r2, #0
 8002be8:	759a      	strb	r2, [r3, #22]
                    break;
 8002bea:	e150      	b.n	8002e8e <lfs_dir_fetchmatch+0x5a2>
                }

                // reset the next bit if we need to
                ptag ^= (lfs_tag_t)(lfs_tag_chunk(tag) & 1U) << 31;
 8002bec:	6a3b      	ldr	r3, [r7, #32]
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f7fe fd46 	bl	8001680 <lfs_tag_chunk>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	07db      	lsls	r3, r3, #31
 8002bf8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002bfa:	4053      	eors	r3, r2
 8002bfc:	653b      	str	r3, [r7, #80]	; 0x50

                // toss our crc into the filesystem seed for
                // pseudorandom numbers, note we use another crc here
                // as a collection function because it is sufficiently
                // random and convenient
                lfs->seed = lfs_crc(lfs->seed, &crc, sizeof(crc));
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c02:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8002c06:	2204      	movs	r2, #4
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f004 fa8d 	bl	8007128 <lfs_crc>
 8002c0e:	4602      	mov	r2, r0
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	62da      	str	r2, [r3, #44]	; 0x2c

                // update with what's found so far
                besttag = tempbesttag;
 8002c14:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c16:	667b      	str	r3, [r7, #100]	; 0x64
                dir->off = off + lfs_tag_dsize(tag);
 8002c18:	6a3b      	ldr	r3, [r7, #32]
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	f7fe fd67 	bl	80016ee <lfs_tag_dsize>
 8002c20:	4602      	mov	r2, r0
 8002c22:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002c24:	441a      	add	r2, r3
 8002c26:	68bb      	ldr	r3, [r7, #8]
 8002c28:	60da      	str	r2, [r3, #12]
                dir->etag = ptag;
 8002c2a:	68bb      	ldr	r3, [r7, #8]
 8002c2c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002c2e:	611a      	str	r2, [r3, #16]
                dir->count = tempcount;
 8002c30:	68bb      	ldr	r3, [r7, #8]
 8002c32:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8002c36:	829a      	strh	r2, [r3, #20]
                dir->tail[0] = temptail[0];
 8002c38:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002c3a:	68bb      	ldr	r3, [r7, #8]
 8002c3c:	619a      	str	r2, [r3, #24]
                dir->tail[1] = temptail[1];
 8002c3e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002c40:	68bb      	ldr	r3, [r7, #8]
 8002c42:	61da      	str	r2, [r3, #28]
                dir->split = tempsplit;
 8002c44:	68bb      	ldr	r3, [r7, #8]
 8002c46:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 8002c4a:	75da      	strb	r2, [r3, #23]

                // reset crc
                crc = 0xffffffff;
 8002c4c:	f04f 33ff 	mov.w	r3, #4294967295
 8002c50:	627b      	str	r3, [r7, #36]	; 0x24
 8002c52:	e720      	b.n	8002a96 <lfs_dir_fetchmatch+0x1aa>
                continue;
            }

            // crc the entry first, hopefully leaving it in the cache
            for (lfs_off_t j = sizeof(tag); j < lfs_tag_dsize(tag); j++) {
 8002c54:	2304      	movs	r3, #4
 8002c56:	647b      	str	r3, [r7, #68]	; 0x44
 8002c58:	e032      	b.n	8002cc0 <lfs_dir_fetchmatch+0x3d4>
                uint8_t dat;
                err = lfs_bd_read(lfs,
 8002c5a:	68f8      	ldr	r0, [r7, #12]
                        NULL, &lfs->rcache, lfs->cfg->block_size,
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                err = lfs_bd_read(lfs,
 8002c60:	69dc      	ldr	r4, [r3, #28]
 8002c62:	68bb      	ldr	r3, [r7, #8]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002c68:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002c6a:	440a      	add	r2, r1
 8002c6c:	2101      	movs	r1, #1
 8002c6e:	9103      	str	r1, [sp, #12]
 8002c70:	f107 011b 	add.w	r1, r7, #27
 8002c74:	9102      	str	r1, [sp, #8]
 8002c76:	9201      	str	r2, [sp, #4]
 8002c78:	9300      	str	r3, [sp, #0]
 8002c7a:	4623      	mov	r3, r4
 8002c7c:	4602      	mov	r2, r0
 8002c7e:	2100      	movs	r1, #0
 8002c80:	68f8      	ldr	r0, [r7, #12]
 8002c82:	f7fe f8dd 	bl	8000e40 <lfs_bd_read>
 8002c86:	6438      	str	r0, [r7, #64]	; 0x40
                        dir->pair[0], off+j, &dat, 1);
                if (err) {
 8002c88:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d00c      	beq.n	8002ca8 <lfs_dir_fetchmatch+0x3bc>
                    if (err == LFS_ERR_CORRUPT) {
 8002c8e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002c90:	f113 0f54 	cmn.w	r3, #84	; 0x54
 8002c94:	d103      	bne.n	8002c9e <lfs_dir_fetchmatch+0x3b2>
                        dir->erased = false;
 8002c96:	68bb      	ldr	r3, [r7, #8]
 8002c98:	2200      	movs	r2, #0
 8002c9a:	759a      	strb	r2, [r3, #22]
 8002c9c:	e018      	b.n	8002cd0 <lfs_dir_fetchmatch+0x3e4>
                        break;
                    }
                    return err;
 8002c9e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
                return err;
 8002ca0:	e181      	b.n	8002fa6 <lfs_dir_fetchmatch+0x6ba>
 8002ca2:	bf00      	nop
 8002ca4:	0800f784 	.word	0x0800f784
                }

                crc = lfs_crc(crc, &dat, 1);
 8002ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002caa:	f107 011b 	add.w	r1, r7, #27
 8002cae:	2201      	movs	r2, #1
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f004 fa39 	bl	8007128 <lfs_crc>
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	627b      	str	r3, [r7, #36]	; 0x24
            for (lfs_off_t j = sizeof(tag); j < lfs_tag_dsize(tag); j++) {
 8002cba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002cbc:	3301      	adds	r3, #1
 8002cbe:	647b      	str	r3, [r7, #68]	; 0x44
 8002cc0:	6a3b      	ldr	r3, [r7, #32]
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	f7fe fd13 	bl	80016ee <lfs_tag_dsize>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d3c4      	bcc.n	8002c5a <lfs_dir_fetchmatch+0x36e>
            }

            // directory modification tags?
            if (lfs_tag_type1(tag) == LFS_TYPE_NAME) {
 8002cd0:	6a3b      	ldr	r3, [r7, #32]
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	f7fe fcb4 	bl	8001640 <lfs_tag_type1>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d113      	bne.n	8002d06 <lfs_dir_fetchmatch+0x41a>
                // increase count of files if necessary
                if (lfs_tag_id(tag) >= tempcount) {
 8002cde:	6a3b      	ldr	r3, [r7, #32]
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f7fe fce7 	bl	80016b4 <lfs_tag_id>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	461a      	mov	r2, r3
 8002cea:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	f200 8081 	bhi.w	8002df6 <lfs_dir_fetchmatch+0x50a>
                    tempcount = lfs_tag_id(tag) + 1;
 8002cf4:	6a3b      	ldr	r3, [r7, #32]
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	f7fe fcdc 	bl	80016b4 <lfs_tag_id>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	3301      	adds	r3, #1
 8002d00:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8002d04:	e077      	b.n	8002df6 <lfs_dir_fetchmatch+0x50a>
                }
            } else if (lfs_tag_type1(tag) == LFS_TYPE_SPLICE) {
 8002d06:	6a3b      	ldr	r3, [r7, #32]
 8002d08:	4618      	mov	r0, r3
 8002d0a:	f7fe fc99 	bl	8001640 <lfs_tag_type1>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d14:	d134      	bne.n	8002d80 <lfs_dir_fetchmatch+0x494>
                tempcount += lfs_tag_splice(tag);
 8002d16:	6a3b      	ldr	r3, [r7, #32]
 8002d18:	4618      	mov	r0, r3
 8002d1a:	f7fe fcbe 	bl	800169a <lfs_tag_splice>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	b29a      	uxth	r2, r3
 8002d22:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002d26:	4413      	add	r3, r2
 8002d28:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

                if (tag == (LFS_MKTAG(LFS_TYPE_DELETE, 0, 0) |
                        (LFS_MKTAG(0, 0x3ff, 0) & tempbesttag))) {
 8002d2c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002d2e:	4ba0      	ldr	r3, [pc, #640]	; (8002fb0 <lfs_dir_fetchmatch+0x6c4>)
 8002d30:	4013      	ands	r3, r2
                if (tag == (LFS_MKTAG(LFS_TYPE_DELETE, 0, 0) |
 8002d32:	f043 439f 	orr.w	r3, r3, #1333788672	; 0x4f800000
 8002d36:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
 8002d3a:	6a3a      	ldr	r2, [r7, #32]
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d104      	bne.n	8002d4a <lfs_dir_fetchmatch+0x45e>
                    tempbesttag |= 0x80000000;
 8002d40:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d42:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002d46:	64bb      	str	r3, [r7, #72]	; 0x48
 8002d48:	e055      	b.n	8002df6 <lfs_dir_fetchmatch+0x50a>
                } else if (tempbesttag != -1 &&
 8002d4a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d50:	d051      	beq.n	8002df6 <lfs_dir_fetchmatch+0x50a>
                        lfs_tag_id(tag) <= lfs_tag_id(tempbesttag)) {
 8002d52:	6a3b      	ldr	r3, [r7, #32]
 8002d54:	4618      	mov	r0, r3
 8002d56:	f7fe fcad 	bl	80016b4 <lfs_tag_id>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	461c      	mov	r4, r3
 8002d5e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d60:	4618      	mov	r0, r3
 8002d62:	f7fe fca7 	bl	80016b4 <lfs_tag_id>
 8002d66:	4603      	mov	r3, r0
                } else if (tempbesttag != -1 &&
 8002d68:	429c      	cmp	r4, r3
 8002d6a:	d844      	bhi.n	8002df6 <lfs_dir_fetchmatch+0x50a>
                    tempbesttag += LFS_MKTAG(0, lfs_tag_splice(tag), 0);
 8002d6c:	6a3b      	ldr	r3, [r7, #32]
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f7fe fc93 	bl	800169a <lfs_tag_splice>
 8002d74:	4603      	mov	r3, r0
 8002d76:	029a      	lsls	r2, r3, #10
 8002d78:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d7a:	4413      	add	r3, r2
 8002d7c:	64bb      	str	r3, [r7, #72]	; 0x48
 8002d7e:	e03a      	b.n	8002df6 <lfs_dir_fetchmatch+0x50a>
                }
            } else if (lfs_tag_type1(tag) == LFS_TYPE_TAIL) {
 8002d80:	6a3b      	ldr	r3, [r7, #32]
 8002d82:	4618      	mov	r0, r3
 8002d84:	f7fe fc5c 	bl	8001640 <lfs_tag_type1>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8002d8e:	d132      	bne.n	8002df6 <lfs_dir_fetchmatch+0x50a>
                tempsplit = (lfs_tag_chunk(tag) & 1);
 8002d90:	6a3b      	ldr	r3, [r7, #32]
 8002d92:	4618      	mov	r0, r3
 8002d94:	f7fe fc74 	bl	8001680 <lfs_tag_chunk>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	f003 0301 	and.w	r3, r3, #1
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	bf14      	ite	ne
 8002da2:	2301      	movne	r3, #1
 8002da4:	2300      	moveq	r3, #0
 8002da6:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d

                err = lfs_bd_read(lfs,
 8002daa:	68f8      	ldr	r0, [r7, #12]
                        NULL, &lfs->rcache, lfs->cfg->block_size,
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                err = lfs_bd_read(lfs,
 8002db0:	69dc      	ldr	r4, [r3, #28]
 8002db2:	68bb      	ldr	r3, [r7, #8]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002db8:	3204      	adds	r2, #4
 8002dba:	2108      	movs	r1, #8
 8002dbc:	9103      	str	r1, [sp, #12]
 8002dbe:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8002dc2:	9102      	str	r1, [sp, #8]
 8002dc4:	9201      	str	r2, [sp, #4]
 8002dc6:	9300      	str	r3, [sp, #0]
 8002dc8:	4623      	mov	r3, r4
 8002dca:	4602      	mov	r2, r0
 8002dcc:	2100      	movs	r1, #0
 8002dce:	68f8      	ldr	r0, [r7, #12]
 8002dd0:	f7fe f836 	bl	8000e40 <lfs_bd_read>
 8002dd4:	6438      	str	r0, [r7, #64]	; 0x40
                        dir->pair[0], off+sizeof(tag), &temptail, 8);
                if (err) {
 8002dd6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d007      	beq.n	8002dec <lfs_dir_fetchmatch+0x500>
                    if (err == LFS_ERR_CORRUPT) {
 8002ddc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002dde:	f113 0f54 	cmn.w	r3, #84	; 0x54
 8002de2:	d103      	bne.n	8002dec <lfs_dir_fetchmatch+0x500>
                        dir->erased = false;
 8002de4:	68bb      	ldr	r3, [r7, #8]
 8002de6:	2200      	movs	r2, #0
 8002de8:	759a      	strb	r2, [r3, #22]
                        break;
 8002dea:	e050      	b.n	8002e8e <lfs_dir_fetchmatch+0x5a2>
                    }
                }
                lfs_pair_fromle32(temptail);
 8002dec:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002df0:	4618      	mov	r0, r3
 8002df2:	f7fe fbd0 	bl	8001596 <lfs_pair_fromle32>
            }

            // found a match for our fetcher?
            if ((fmask & tag) == (fmask & ftag)) {
 8002df6:	6a3a      	ldr	r2, [r7, #32]
 8002df8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002dfa:	405a      	eors	r2, r3
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	4013      	ands	r3, r2
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	f47f ae48 	bne.w	8002a96 <lfs_dir_fetchmatch+0x1aa>
                int res = cb(data, tag, &(struct lfs_diskoff){
 8002e06:	6a39      	ldr	r1, [r7, #32]
                        dir->pair[0], off+sizeof(tag)});
 8002e08:	68bb      	ldr	r3, [r7, #8]
 8002e0a:	681b      	ldr	r3, [r3, #0]
                int res = cb(data, tag, &(struct lfs_diskoff){
 8002e0c:	613b      	str	r3, [r7, #16]
                        dir->pair[0], off+sizeof(tag)});
 8002e0e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002e10:	3304      	adds	r3, #4
                int res = cb(data, tag, &(struct lfs_diskoff){
 8002e12:	617b      	str	r3, [r7, #20]
 8002e14:	f107 0210 	add.w	r2, r7, #16
 8002e18:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002e1c:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 8002e20:	4798      	blx	r3
 8002e22:	63f8      	str	r0, [r7, #60]	; 0x3c
                if (res < 0) {
 8002e24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	da09      	bge.n	8002e3e <lfs_dir_fetchmatch+0x552>
                    if (res == LFS_ERR_CORRUPT) {
 8002e2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e2c:	f113 0f54 	cmn.w	r3, #84	; 0x54
 8002e30:	d103      	bne.n	8002e3a <lfs_dir_fetchmatch+0x54e>
                        dir->erased = false;
 8002e32:	68bb      	ldr	r3, [r7, #8]
 8002e34:	2200      	movs	r2, #0
 8002e36:	759a      	strb	r2, [r3, #22]
 8002e38:	e029      	b.n	8002e8e <lfs_dir_fetchmatch+0x5a2>
                        break;
                    }
                    return res;
 8002e3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                return err;
 8002e3c:	e0b3      	b.n	8002fa6 <lfs_dir_fetchmatch+0x6ba>
                }

                if (res == LFS_CMP_EQ) {
 8002e3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d102      	bne.n	8002e4a <lfs_dir_fetchmatch+0x55e>
                    // found a match
                    tempbesttag = tag;
 8002e44:	6a3b      	ldr	r3, [r7, #32]
 8002e46:	64bb      	str	r3, [r7, #72]	; 0x48
 8002e48:	e625      	b.n	8002a96 <lfs_dir_fetchmatch+0x1aa>
                } else if ((LFS_MKTAG(0x7ff, 0x3ff, 0) & tag) ==
 8002e4a:	6a3a      	ldr	r2, [r7, #32]
 8002e4c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e4e:	405a      	eors	r2, r3
 8002e50:	4b58      	ldr	r3, [pc, #352]	; (8002fb4 <lfs_dir_fetchmatch+0x6c8>)
 8002e52:	4013      	ands	r3, r2
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d103      	bne.n	8002e60 <lfs_dir_fetchmatch+0x574>
                        (LFS_MKTAG(0x7ff, 0x3ff, 0) & tempbesttag)) {
                    // found an identical tag, but contents didn't match
                    // this must mean that our besttag has been overwritten
                    tempbesttag = -1;
 8002e58:	f04f 33ff 	mov.w	r3, #4294967295
 8002e5c:	64bb      	str	r3, [r7, #72]	; 0x48
 8002e5e:	e61a      	b.n	8002a96 <lfs_dir_fetchmatch+0x1aa>
                } else if (res == LFS_CMP_GT &&
 8002e60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e62:	2b02      	cmp	r3, #2
 8002e64:	f47f ae17 	bne.w	8002a96 <lfs_dir_fetchmatch+0x1aa>
                        lfs_tag_id(tag) <= lfs_tag_id(tempbesttag)) {
 8002e68:	6a3b      	ldr	r3, [r7, #32]
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	f7fe fc22 	bl	80016b4 <lfs_tag_id>
 8002e70:	4603      	mov	r3, r0
 8002e72:	461c      	mov	r4, r3
 8002e74:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e76:	4618      	mov	r0, r3
 8002e78:	f7fe fc1c 	bl	80016b4 <lfs_tag_id>
 8002e7c:	4603      	mov	r3, r0
                } else if (res == LFS_CMP_GT &&
 8002e7e:	429c      	cmp	r4, r3
 8002e80:	f63f ae09 	bhi.w	8002a96 <lfs_dir_fetchmatch+0x1aa>
                    // found a greater match, keep track to keep things sorted
                    tempbesttag = tag | 0x80000000;
 8002e84:	6a3b      	ldr	r3, [r7, #32]
 8002e86:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002e8a:	64bb      	str	r3, [r7, #72]	; 0x48
 8002e8c:	e603      	b.n	8002a96 <lfs_dir_fetchmatch+0x1aa>
                }
            }
        }

        // consider what we have good enough
        if (dir->off > 0) {
 8002e8e:	68bb      	ldr	r3, [r7, #8]
 8002e90:	68db      	ldr	r3, [r3, #12]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d100      	bne.n	8002e98 <lfs_dir_fetchmatch+0x5ac>
 8002e96:	e05d      	b.n	8002f54 <lfs_dir_fetchmatch+0x668>
            // synthetic move
            if (lfs_gstate_hasmovehere(&lfs->gdisk, dir->pair)) {
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	333c      	adds	r3, #60	; 0x3c
 8002e9c:	68ba      	ldr	r2, [r7, #8]
 8002e9e:	4611      	mov	r1, r2
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	f7fe fcaf 	bl	8001804 <lfs_gstate_hasmovehere>
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d028      	beq.n	8002efe <lfs_dir_fetchmatch+0x612>
                if (lfs_tag_id(lfs->gdisk.tag) == lfs_tag_id(besttag)) {
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	f7fe fbff 	bl	80016b4 <lfs_tag_id>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	461c      	mov	r4, r3
 8002eba:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f7fe fbf9 	bl	80016b4 <lfs_tag_id>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	429c      	cmp	r4, r3
 8002ec6:	d104      	bne.n	8002ed2 <lfs_dir_fetchmatch+0x5e6>
                    besttag |= 0x80000000;
 8002ec8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002eca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002ece:	667b      	str	r3, [r7, #100]	; 0x64
 8002ed0:	e015      	b.n	8002efe <lfs_dir_fetchmatch+0x612>
                } else if (besttag != -1 &&
 8002ed2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002ed4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ed8:	d011      	beq.n	8002efe <lfs_dir_fetchmatch+0x612>
                        lfs_tag_id(lfs->gdisk.tag) < lfs_tag_id(besttag)) {
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f7fe fbe8 	bl	80016b4 <lfs_tag_id>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	461c      	mov	r4, r3
 8002ee8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002eea:	4618      	mov	r0, r3
 8002eec:	f7fe fbe2 	bl	80016b4 <lfs_tag_id>
 8002ef0:	4603      	mov	r3, r0
                } else if (besttag != -1 &&
 8002ef2:	429c      	cmp	r4, r3
 8002ef4:	d203      	bcs.n	8002efe <lfs_dir_fetchmatch+0x612>
                    besttag -= LFS_MKTAG(0, 1, 0);
 8002ef6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002ef8:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8002efc:	667b      	str	r3, [r7, #100]	; 0x64
                }
            }

            // found tag? or found best id?
            if (id) {
 8002efe:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d00f      	beq.n	8002f24 <lfs_dir_fetchmatch+0x638>
                *id = lfs_min(lfs_tag_id(besttag), dir->count);
 8002f04:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002f06:	4618      	mov	r0, r3
 8002f08:	f7fe fbd4 	bl	80016b4 <lfs_tag_id>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	461a      	mov	r2, r3
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	8a9b      	ldrh	r3, [r3, #20]
 8002f14:	4619      	mov	r1, r3
 8002f16:	4610      	mov	r0, r2
 8002f18:	f7fd feb6 	bl	8000c88 <lfs_min>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	b29a      	uxth	r2, r3
 8002f20:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002f22:	801a      	strh	r2, [r3, #0]
            }

            if (lfs_tag_isvalid(besttag)) {
 8002f24:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002f26:	4618      	mov	r0, r3
 8002f28:	f7fe fb69 	bl	80015fe <lfs_tag_isvalid>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d001      	beq.n	8002f36 <lfs_dir_fetchmatch+0x64a>
                return besttag;
 8002f32:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002f34:	e037      	b.n	8002fa6 <lfs_dir_fetchmatch+0x6ba>
            } else if (lfs_tag_id(besttag) < dir->count) {
 8002f36:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002f38:	4618      	mov	r0, r3
 8002f3a:	f7fe fbbb 	bl	80016b4 <lfs_tag_id>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	461a      	mov	r2, r3
 8002f42:	68bb      	ldr	r3, [r7, #8]
 8002f44:	8a9b      	ldrh	r3, [r3, #20]
 8002f46:	429a      	cmp	r2, r3
 8002f48:	d202      	bcs.n	8002f50 <lfs_dir_fetchmatch+0x664>
                return LFS_ERR_NOENT;
 8002f4a:	f06f 0301 	mvn.w	r3, #1
 8002f4e:	e02a      	b.n	8002fa6 <lfs_dir_fetchmatch+0x6ba>
            } else {
                return 0;
 8002f50:	2300      	movs	r3, #0
 8002f52:	e028      	b.n	8002fa6 <lfs_dir_fetchmatch+0x6ba>
            }
        }

        // failed, try the other block?
        lfs_pair_swap(dir->pair);
 8002f54:	68bb      	ldr	r3, [r7, #8]
 8002f56:	4618      	mov	r0, r3
 8002f58:	f7fe fa96 	bl	8001488 <lfs_pair_swap>
        dir->rev = revs[(r+1)%2];
 8002f5c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002f5e:	3301      	adds	r3, #1
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	f003 0301 	and.w	r3, r3, #1
 8002f66:	bfb8      	it	lt
 8002f68:	425b      	neglt	r3, r3
 8002f6a:	009b      	lsls	r3, r3, #2
 8002f6c:	3368      	adds	r3, #104	; 0x68
 8002f6e:	443b      	add	r3, r7
 8002f70:	f853 2c38 	ldr.w	r2, [r3, #-56]
 8002f74:	68bb      	ldr	r3, [r7, #8]
 8002f76:	609a      	str	r2, [r3, #8]
    for (int i = 0; i < 2; i++) {
 8002f78:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002f7a:	3301      	adds	r3, #1
 8002f7c:	65bb      	str	r3, [r7, #88]	; 0x58
 8002f7e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002f80:	2b01      	cmp	r3, #1
 8002f82:	f77f ad5a 	ble.w	8002a3a <lfs_dir_fetchmatch+0x14e>
    }

    LFS_ERROR("Corrupted dir pair at {0x%"PRIx32", 0x%"PRIx32"}",
 8002f86:	68bb      	ldr	r3, [r7, #8]
 8002f88:	681a      	ldr	r2, [r3, #0]
 8002f8a:	68bb      	ldr	r3, [r7, #8]
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	490a      	ldr	r1, [pc, #40]	; (8002fb8 <lfs_dir_fetchmatch+0x6cc>)
 8002f90:	9101      	str	r1, [sp, #4]
 8002f92:	9300      	str	r3, [sp, #0]
 8002f94:	4613      	mov	r3, r2
 8002f96:	f240 42cc 	movw	r2, #1228	; 0x4cc
 8002f9a:	4908      	ldr	r1, [pc, #32]	; (8002fbc <lfs_dir_fetchmatch+0x6d0>)
 8002f9c:	4808      	ldr	r0, [pc, #32]	; (8002fc0 <lfs_dir_fetchmatch+0x6d4>)
 8002f9e:	f00b fd33 	bl	800ea08 <iprintf>
            dir->pair[0], dir->pair[1]);
    return LFS_ERR_CORRUPT;
 8002fa2:	f06f 0353 	mvn.w	r3, #83	; 0x53
}
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	376c      	adds	r7, #108	; 0x6c
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd90      	pop	{r4, r7, pc}
 8002fae:	bf00      	nop
 8002fb0:	000ffc00 	.word	0x000ffc00
 8002fb4:	7ffffc00 	.word	0x7ffffc00
 8002fb8:	0800f740 	.word	0x0800f740
 8002fbc:	0800f64c 	.word	0x0800f64c
 8002fc0:	0800f74c 	.word	0x0800f74c

08002fc4 <lfs_dir_fetch>:

static int lfs_dir_fetch(lfs_t *lfs,
        lfs_mdir_t *dir, const lfs_block_t pair[2]) {
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b088      	sub	sp, #32
 8002fc8:	af04      	add	r7, sp, #16
 8002fca:	60f8      	str	r0, [r7, #12]
 8002fcc:	60b9      	str	r1, [r7, #8]
 8002fce:	607a      	str	r2, [r7, #4]
    // note, mask=-1, tag=-1 can never match a tag since this
    // pattern has the invalid bit set
    return (int)lfs_dir_fetchmatch(lfs, dir, pair,
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	9303      	str	r3, [sp, #12]
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	9302      	str	r3, [sp, #8]
 8002fd8:	2300      	movs	r3, #0
 8002fda:	9301      	str	r3, [sp, #4]
 8002fdc:	f04f 33ff 	mov.w	r3, #4294967295
 8002fe0:	9300      	str	r3, [sp, #0]
 8002fe2:	f04f 33ff 	mov.w	r3, #4294967295
 8002fe6:	687a      	ldr	r2, [r7, #4]
 8002fe8:	68b9      	ldr	r1, [r7, #8]
 8002fea:	68f8      	ldr	r0, [r7, #12]
 8002fec:	f7ff fc7e 	bl	80028ec <lfs_dir_fetchmatch>
 8002ff0:	4603      	mov	r3, r0
            (lfs_tag_t)-1, (lfs_tag_t)-1, NULL, NULL, NULL);
}
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	3710      	adds	r7, #16
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}
	...

08002ffc <lfs_dir_getgstate>:

static int lfs_dir_getgstate(lfs_t *lfs, const lfs_mdir_t *dir,
        lfs_gstate_t *gstate) {
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b08a      	sub	sp, #40	; 0x28
 8003000:	af02      	add	r7, sp, #8
 8003002:	60f8      	str	r0, [r7, #12]
 8003004:	60b9      	str	r1, [r7, #8]
 8003006:	607a      	str	r2, [r7, #4]
    lfs_gstate_t temp;
    lfs_stag_t res = lfs_dir_get(lfs, dir, LFS_MKTAG(0x7ff, 0, 0),
 8003008:	f107 0310 	add.w	r3, r7, #16
 800300c:	9300      	str	r3, [sp, #0]
 800300e:	4b12      	ldr	r3, [pc, #72]	; (8003058 <lfs_dir_getgstate+0x5c>)
 8003010:	4a12      	ldr	r2, [pc, #72]	; (800305c <lfs_dir_getgstate+0x60>)
 8003012:	68b9      	ldr	r1, [r7, #8]
 8003014:	68f8      	ldr	r0, [r7, #12]
 8003016:	f7fe ff37 	bl	8001e88 <lfs_dir_get>
 800301a:	61f8      	str	r0, [r7, #28]
            LFS_MKTAG(LFS_TYPE_MOVESTATE, 0, sizeof(temp)), &temp);
    if (res < 0 && res != LFS_ERR_NOENT) {
 800301c:	69fb      	ldr	r3, [r7, #28]
 800301e:	2b00      	cmp	r3, #0
 8003020:	da05      	bge.n	800302e <lfs_dir_getgstate+0x32>
 8003022:	69fb      	ldr	r3, [r7, #28]
 8003024:	f113 0f02 	cmn.w	r3, #2
 8003028:	d001      	beq.n	800302e <lfs_dir_getgstate+0x32>
        return res;
 800302a:	69fb      	ldr	r3, [r7, #28]
 800302c:	e00f      	b.n	800304e <lfs_dir_getgstate+0x52>
    }

    if (res != LFS_ERR_NOENT) {
 800302e:	69fb      	ldr	r3, [r7, #28]
 8003030:	f113 0f02 	cmn.w	r3, #2
 8003034:	d00a      	beq.n	800304c <lfs_dir_getgstate+0x50>
        // xor together to find resulting gstate
        lfs_gstate_fromle32(&temp);
 8003036:	f107 0310 	add.w	r3, r7, #16
 800303a:	4618      	mov	r0, r3
 800303c:	f7fe fc02 	bl	8001844 <lfs_gstate_fromle32>
        lfs_gstate_xor(gstate, &temp);
 8003040:	f107 0310 	add.w	r3, r7, #16
 8003044:	4619      	mov	r1, r3
 8003046:	6878      	ldr	r0, [r7, #4]
 8003048:	f7fe fb65 	bl	8001716 <lfs_gstate_xor>
    }

    return 0;
 800304c:	2300      	movs	r3, #0
}
 800304e:	4618      	mov	r0, r3
 8003050:	3720      	adds	r7, #32
 8003052:	46bd      	mov	sp, r7
 8003054:	bd80      	pop	{r7, pc}
 8003056:	bf00      	nop
 8003058:	7ff0000c 	.word	0x7ff0000c
 800305c:	7ff00000 	.word	0x7ff00000

08003060 <lfs_dir_find_match>:
    const void *name;
    lfs_size_t size;
};

static int lfs_dir_find_match(void *data,
        lfs_tag_t tag, const void *buffer) {
 8003060:	b590      	push	{r4, r7, lr}
 8003062:	b08f      	sub	sp, #60	; 0x3c
 8003064:	af04      	add	r7, sp, #16
 8003066:	60f8      	str	r0, [r7, #12]
 8003068:	60b9      	str	r1, [r7, #8]
 800306a:	607a      	str	r2, [r7, #4]
    struct lfs_dir_find_match *name = data;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	627b      	str	r3, [r7, #36]	; 0x24
    lfs_t *lfs = name->lfs;
 8003070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	623b      	str	r3, [r7, #32]
    const struct lfs_diskoff *disk = buffer;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	61fb      	str	r3, [r7, #28]

    // compare with disk
    lfs_size_t diff = lfs_min(name->size, lfs_tag_size(tag));
 800307a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800307c:	689c      	ldr	r4, [r3, #8]
 800307e:	68b8      	ldr	r0, [r7, #8]
 8003080:	f7fe fb28 	bl	80016d4 <lfs_tag_size>
 8003084:	4603      	mov	r3, r0
 8003086:	4619      	mov	r1, r3
 8003088:	4620      	mov	r0, r4
 800308a:	f7fd fdfd 	bl	8000c88 <lfs_min>
 800308e:	61b8      	str	r0, [r7, #24]
    int res = lfs_bd_cmp(lfs,
 8003090:	6a3c      	ldr	r4, [r7, #32]
 8003092:	69fb      	ldr	r3, [r7, #28]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	69fa      	ldr	r2, [r7, #28]
 8003098:	6852      	ldr	r2, [r2, #4]
 800309a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800309c:	6849      	ldr	r1, [r1, #4]
 800309e:	69b8      	ldr	r0, [r7, #24]
 80030a0:	9003      	str	r0, [sp, #12]
 80030a2:	9102      	str	r1, [sp, #8]
 80030a4:	9201      	str	r2, [sp, #4]
 80030a6:	9300      	str	r3, [sp, #0]
 80030a8:	69bb      	ldr	r3, [r7, #24]
 80030aa:	4622      	mov	r2, r4
 80030ac:	2100      	movs	r1, #0
 80030ae:	6a38      	ldr	r0, [r7, #32]
 80030b0:	f7fe f80a 	bl	80010c8 <lfs_bd_cmp>
 80030b4:	6178      	str	r0, [r7, #20]
            NULL, &lfs->rcache, diff,
            disk->block, disk->off, name->name, diff);
    if (res != LFS_CMP_EQ) {
 80030b6:	697b      	ldr	r3, [r7, #20]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d001      	beq.n	80030c0 <lfs_dir_find_match+0x60>
        return res;
 80030bc:	697b      	ldr	r3, [r7, #20]
 80030be:	e014      	b.n	80030ea <lfs_dir_find_match+0x8a>
    }

    // only equal if our size is still the same
    if (name->size != lfs_tag_size(tag)) {
 80030c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030c2:	689c      	ldr	r4, [r3, #8]
 80030c4:	68b8      	ldr	r0, [r7, #8]
 80030c6:	f7fe fb05 	bl	80016d4 <lfs_tag_size>
 80030ca:	4603      	mov	r3, r0
 80030cc:	429c      	cmp	r4, r3
 80030ce:	d00b      	beq.n	80030e8 <lfs_dir_find_match+0x88>
        return (name->size < lfs_tag_size(tag)) ? LFS_CMP_LT : LFS_CMP_GT;
 80030d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030d2:	689c      	ldr	r4, [r3, #8]
 80030d4:	68b8      	ldr	r0, [r7, #8]
 80030d6:	f7fe fafd 	bl	80016d4 <lfs_tag_size>
 80030da:	4603      	mov	r3, r0
 80030dc:	429c      	cmp	r4, r3
 80030de:	d201      	bcs.n	80030e4 <lfs_dir_find_match+0x84>
 80030e0:	2301      	movs	r3, #1
 80030e2:	e002      	b.n	80030ea <lfs_dir_find_match+0x8a>
 80030e4:	2302      	movs	r3, #2
 80030e6:	e000      	b.n	80030ea <lfs_dir_find_match+0x8a>
    }

    // found a match!
    return LFS_CMP_EQ;
 80030e8:	2300      	movs	r3, #0
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	372c      	adds	r7, #44	; 0x2c
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd90      	pop	{r4, r7, pc}
	...

080030f4 <lfs_dir_find>:

static lfs_stag_t lfs_dir_find(lfs_t *lfs, lfs_mdir_t *dir,
        const char **path, uint16_t *id) {
 80030f4:	b590      	push	{r4, r7, lr}
 80030f6:	b093      	sub	sp, #76	; 0x4c
 80030f8:	af04      	add	r7, sp, #16
 80030fa:	60f8      	str	r0, [r7, #12]
 80030fc:	60b9      	str	r1, [r7, #8]
 80030fe:	607a      	str	r2, [r7, #4]
 8003100:	603b      	str	r3, [r7, #0]
    // we reduce path to a single name if we can find it
    const char *name = *path;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	637b      	str	r3, [r7, #52]	; 0x34
    if (id) {
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d003      	beq.n	8003116 <lfs_dir_find+0x22>
        *id = 0x3ff;
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8003114:	801a      	strh	r2, [r3, #0]
    }

    // default to root dir
    lfs_stag_t tag = LFS_MKTAG(LFS_TYPE_DIR, 0x3ff, 0);
 8003116:	4b6e      	ldr	r3, [pc, #440]	; (80032d0 <lfs_dir_find+0x1dc>)
 8003118:	633b      	str	r3, [r7, #48]	; 0x30
    dir->tail[0] = lfs->root[0];
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	6a1a      	ldr	r2, [r3, #32]
 800311e:	68bb      	ldr	r3, [r7, #8]
 8003120:	619a      	str	r2, [r3, #24]
    dir->tail[1] = lfs->root[1];
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003126:	68bb      	ldr	r3, [r7, #8]
 8003128:	61da      	str	r2, [r3, #28]

    while (true) {
nextname:
        // skip slashes
        name += strspn(name, "/");
 800312a:	496a      	ldr	r1, [pc, #424]	; (80032d4 <lfs_dir_find+0x1e0>)
 800312c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800312e:	f00b fcd1 	bl	800ead4 <strspn>
 8003132:	4602      	mov	r2, r0
 8003134:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003136:	4413      	add	r3, r2
 8003138:	637b      	str	r3, [r7, #52]	; 0x34
        lfs_size_t namelen = strcspn(name, "/");
 800313a:	4966      	ldr	r1, [pc, #408]	; (80032d4 <lfs_dir_find+0x1e0>)
 800313c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800313e:	f00b fcb8 	bl	800eab2 <strcspn>
 8003142:	6278      	str	r0, [r7, #36]	; 0x24

        // skip '.' and root '..'
        if ((namelen == 1 && memcmp(name, ".", 1) == 0) ||
 8003144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003146:	2b01      	cmp	r3, #1
 8003148:	d105      	bne.n	8003156 <lfs_dir_find+0x62>
 800314a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800314c:	781a      	ldrb	r2, [r3, #0]
 800314e:	4b62      	ldr	r3, [pc, #392]	; (80032d8 <lfs_dir_find+0x1e4>)
 8003150:	781b      	ldrb	r3, [r3, #0]
 8003152:	429a      	cmp	r2, r3
 8003154:	d00a      	beq.n	800316c <lfs_dir_find+0x78>
 8003156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003158:	2b02      	cmp	r3, #2
 800315a:	d10c      	bne.n	8003176 <lfs_dir_find+0x82>
            (namelen == 2 && memcmp(name, "..", 2) == 0)) {
 800315c:	2202      	movs	r2, #2
 800315e:	495f      	ldr	r1, [pc, #380]	; (80032dc <lfs_dir_find+0x1e8>)
 8003160:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003162:	f00b f85d 	bl	800e220 <memcmp>
 8003166:	4603      	mov	r3, r0
 8003168:	2b00      	cmp	r3, #0
 800316a:	d104      	bne.n	8003176 <lfs_dir_find+0x82>
            name += namelen;
 800316c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800316e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003170:	4413      	add	r3, r2
 8003172:	637b      	str	r3, [r7, #52]	; 0x34
            goto nextname;
 8003174:	e7d9      	b.n	800312a <lfs_dir_find+0x36>
        }

        // skip if matched by '..' in name
        const char *suffix = name + namelen;
 8003176:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800317a:	4413      	add	r3, r2
 800317c:	62fb      	str	r3, [r7, #44]	; 0x2c
        lfs_size_t sufflen;
        int depth = 1;
 800317e:	2301      	movs	r3, #1
 8003180:	62bb      	str	r3, [r7, #40]	; 0x28
        while (true) {
            suffix += strspn(suffix, "/");
 8003182:	4954      	ldr	r1, [pc, #336]	; (80032d4 <lfs_dir_find+0x1e0>)
 8003184:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003186:	f00b fca5 	bl	800ead4 <strspn>
 800318a:	4602      	mov	r2, r0
 800318c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800318e:	4413      	add	r3, r2
 8003190:	62fb      	str	r3, [r7, #44]	; 0x2c
            sufflen = strcspn(suffix, "/");
 8003192:	4950      	ldr	r1, [pc, #320]	; (80032d4 <lfs_dir_find+0x1e0>)
 8003194:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003196:	f00b fc8c 	bl	800eab2 <strcspn>
 800319a:	6238      	str	r0, [r7, #32]
            if (sufflen == 0) {
 800319c:	6a3b      	ldr	r3, [r7, #32]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d01d      	beq.n	80031de <lfs_dir_find+0xea>
                break;
            }

            if (sufflen == 2 && memcmp(suffix, "..", 2) == 0) {
 80031a2:	6a3b      	ldr	r3, [r7, #32]
 80031a4:	2b02      	cmp	r3, #2
 80031a6:	d112      	bne.n	80031ce <lfs_dir_find+0xda>
 80031a8:	2202      	movs	r2, #2
 80031aa:	494c      	ldr	r1, [pc, #304]	; (80032dc <lfs_dir_find+0x1e8>)
 80031ac:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80031ae:	f00b f837 	bl	800e220 <memcmp>
 80031b2:	4603      	mov	r3, r0
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d10a      	bne.n	80031ce <lfs_dir_find+0xda>
                depth -= 1;
 80031b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031ba:	3b01      	subs	r3, #1
 80031bc:	62bb      	str	r3, [r7, #40]	; 0x28
                if (depth == 0) {
 80031be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d107      	bne.n	80031d4 <lfs_dir_find+0xe0>
                    name = suffix + sufflen;
 80031c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80031c6:	6a3b      	ldr	r3, [r7, #32]
 80031c8:	4413      	add	r3, r2
 80031ca:	637b      	str	r3, [r7, #52]	; 0x34
                    goto nextname;
 80031cc:	e7ad      	b.n	800312a <lfs_dir_find+0x36>
                }
            } else {
                depth += 1;
 80031ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031d0:	3301      	adds	r3, #1
 80031d2:	62bb      	str	r3, [r7, #40]	; 0x28
            }

            suffix += sufflen;
 80031d4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80031d6:	6a3b      	ldr	r3, [r7, #32]
 80031d8:	4413      	add	r3, r2
 80031da:	62fb      	str	r3, [r7, #44]	; 0x2c
            suffix += strspn(suffix, "/");
 80031dc:	e7d1      	b.n	8003182 <lfs_dir_find+0x8e>
                break;
 80031de:	bf00      	nop
        }

        // found path
        if (name[0] == '\0') {
 80031e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80031e2:	781b      	ldrb	r3, [r3, #0]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d101      	bne.n	80031ec <lfs_dir_find+0xf8>
            return tag;
 80031e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031ea:	e06c      	b.n	80032c6 <lfs_dir_find+0x1d2>
        }

        // update what we've found so far
        *path = name;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80031f0:	601a      	str	r2, [r3, #0]

        // only continue if we hit a directory
        if (lfs_tag_type3(tag) != LFS_TYPE_DIR) {
 80031f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031f4:	4618      	mov	r0, r3
 80031f6:	f7fe fa33 	bl	8001660 <lfs_tag_type3>
 80031fa:	4603      	mov	r3, r0
 80031fc:	2b02      	cmp	r3, #2
 80031fe:	d002      	beq.n	8003206 <lfs_dir_find+0x112>
            return LFS_ERR_NOTDIR;
 8003200:	f06f 0313 	mvn.w	r3, #19
 8003204:	e05f      	b.n	80032c6 <lfs_dir_find+0x1d2>
        }

        // grab the entry data
        if (lfs_tag_id(tag) != 0x3ff) {
 8003206:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003208:	4618      	mov	r0, r3
 800320a:	f7fe fa53 	bl	80016b4 <lfs_tag_id>
 800320e:	4603      	mov	r3, r0
 8003210:	461a      	mov	r2, r3
 8003212:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8003216:	429a      	cmp	r2, r3
 8003218:	d01c      	beq.n	8003254 <lfs_dir_find+0x160>
            lfs_stag_t res = lfs_dir_get(lfs, dir, LFS_MKTAG(0x700, 0x3ff, 0),
                    LFS_MKTAG(LFS_TYPE_STRUCT, lfs_tag_id(tag), 8), dir->tail);
 800321a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800321c:	4618      	mov	r0, r3
 800321e:	f7fe fa49 	bl	80016b4 <lfs_tag_id>
 8003222:	4603      	mov	r3, r0
 8003224:	029b      	lsls	r3, r3, #10
            lfs_stag_t res = lfs_dir_get(lfs, dir, LFS_MKTAG(0x700, 0x3ff, 0),
 8003226:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800322a:	f043 0308 	orr.w	r3, r3, #8
                    LFS_MKTAG(LFS_TYPE_STRUCT, lfs_tag_id(tag), 8), dir->tail);
 800322e:	68ba      	ldr	r2, [r7, #8]
 8003230:	3218      	adds	r2, #24
            lfs_stag_t res = lfs_dir_get(lfs, dir, LFS_MKTAG(0x700, 0x3ff, 0),
 8003232:	9200      	str	r2, [sp, #0]
 8003234:	4a2a      	ldr	r2, [pc, #168]	; (80032e0 <lfs_dir_find+0x1ec>)
 8003236:	68b9      	ldr	r1, [r7, #8]
 8003238:	68f8      	ldr	r0, [r7, #12]
 800323a:	f7fe fe25 	bl	8001e88 <lfs_dir_get>
 800323e:	61f8      	str	r0, [r7, #28]
            if (res < 0) {
 8003240:	69fb      	ldr	r3, [r7, #28]
 8003242:	2b00      	cmp	r3, #0
 8003244:	da01      	bge.n	800324a <lfs_dir_find+0x156>
                return res;
 8003246:	69fb      	ldr	r3, [r7, #28]
 8003248:	e03d      	b.n	80032c6 <lfs_dir_find+0x1d2>
            }
            lfs_pair_fromle32(dir->tail);
 800324a:	68bb      	ldr	r3, [r7, #8]
 800324c:	3318      	adds	r3, #24
 800324e:	4618      	mov	r0, r3
 8003250:	f7fe f9a1 	bl	8001596 <lfs_pair_fromle32>
        }

        // find entry matching name
        while (true) {
            tag = lfs_dir_fetchmatch(lfs, dir, dir->tail,
 8003254:	68bb      	ldr	r3, [r7, #8]
 8003256:	f103 0418 	add.w	r4, r3, #24
                    LFS_MKTAG(0x780, 0, 0),
                    LFS_MKTAG(LFS_TYPE_NAME, 0, namelen),
                     // are we last name?
                    (strchr(name, '/') == NULL) ? id : NULL,
 800325a:	212f      	movs	r1, #47	; 0x2f
 800325c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800325e:	f00b fc1b 	bl	800ea98 <strchr>
 8003262:	4603      	mov	r3, r0
            tag = lfs_dir_fetchmatch(lfs, dir, dir->tail,
 8003264:	2b00      	cmp	r3, #0
 8003266:	d101      	bne.n	800326c <lfs_dir_find+0x178>
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	e000      	b.n	800326e <lfs_dir_find+0x17a>
 800326c:	2300      	movs	r3, #0
                    lfs_dir_find_match, &(struct lfs_dir_find_match){
 800326e:	68fa      	ldr	r2, [r7, #12]
 8003270:	613a      	str	r2, [r7, #16]
 8003272:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003274:	617a      	str	r2, [r7, #20]
 8003276:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003278:	61ba      	str	r2, [r7, #24]
            tag = lfs_dir_fetchmatch(lfs, dir, dir->tail,
 800327a:	f107 0210 	add.w	r2, r7, #16
 800327e:	9203      	str	r2, [sp, #12]
 8003280:	4a18      	ldr	r2, [pc, #96]	; (80032e4 <lfs_dir_find+0x1f0>)
 8003282:	9202      	str	r2, [sp, #8]
 8003284:	9301      	str	r3, [sp, #4]
 8003286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003288:	9300      	str	r3, [sp, #0]
 800328a:	f04f 43f0 	mov.w	r3, #2013265920	; 0x78000000
 800328e:	4622      	mov	r2, r4
 8003290:	68b9      	ldr	r1, [r7, #8]
 8003292:	68f8      	ldr	r0, [r7, #12]
 8003294:	f7ff fb2a 	bl	80028ec <lfs_dir_fetchmatch>
 8003298:	6338      	str	r0, [r7, #48]	; 0x30
                        lfs, name, namelen});
            if (tag < 0) {
 800329a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800329c:	2b00      	cmp	r3, #0
 800329e:	da01      	bge.n	80032a4 <lfs_dir_find+0x1b0>
                return tag;
 80032a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032a2:	e010      	b.n	80032c6 <lfs_dir_find+0x1d2>
            }

            if (tag) {
 80032a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d004      	beq.n	80032b4 <lfs_dir_find+0x1c0>
                return LFS_ERR_NOENT;
            }
        }

        // to next name
        name += namelen;
 80032aa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80032ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032ae:	4413      	add	r3, r2
 80032b0:	637b      	str	r3, [r7, #52]	; 0x34
    while (true) {
 80032b2:	e73a      	b.n	800312a <lfs_dir_find+0x36>
            if (!dir->split) {
 80032b4:	68bb      	ldr	r3, [r7, #8]
 80032b6:	7ddb      	ldrb	r3, [r3, #23]
 80032b8:	f083 0301 	eor.w	r3, r3, #1
 80032bc:	b2db      	uxtb	r3, r3
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d0c8      	beq.n	8003254 <lfs_dir_find+0x160>
                return LFS_ERR_NOENT;
 80032c2:	f06f 0301 	mvn.w	r3, #1
    }
}
 80032c6:	4618      	mov	r0, r3
 80032c8:	373c      	adds	r7, #60	; 0x3c
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bd90      	pop	{r4, r7, pc}
 80032ce:	bf00      	nop
 80032d0:	002ffc00 	.word	0x002ffc00
 80032d4:	0800f78c 	.word	0x0800f78c
 80032d8:	0800f790 	.word	0x0800f790
 80032dc:	0800f794 	.word	0x0800f794
 80032e0:	700ffc00 	.word	0x700ffc00
 80032e4:	08003061 	.word	0x08003061

080032e8 <lfs_dir_commitprog>:
    lfs_off_t end;
};

#ifndef LFS_READONLY
static int lfs_dir_commitprog(lfs_t *lfs, struct lfs_commit *commit,
        const void *buffer, lfs_size_t size) {
 80032e8:	b590      	push	{r4, r7, lr}
 80032ea:	b08b      	sub	sp, #44	; 0x2c
 80032ec:	af04      	add	r7, sp, #16
 80032ee:	60f8      	str	r0, [r7, #12]
 80032f0:	60b9      	str	r1, [r7, #8]
 80032f2:	607a      	str	r2, [r7, #4]
 80032f4:	603b      	str	r3, [r7, #0]
    int err = lfs_bd_prog(lfs,
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	f103 0010 	add.w	r0, r3, #16
 80032fc:	68fc      	ldr	r4, [r7, #12]
 80032fe:	68bb      	ldr	r3, [r7, #8]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	68ba      	ldr	r2, [r7, #8]
 8003304:	6852      	ldr	r2, [r2, #4]
 8003306:	6839      	ldr	r1, [r7, #0]
 8003308:	9103      	str	r1, [sp, #12]
 800330a:	6879      	ldr	r1, [r7, #4]
 800330c:	9102      	str	r1, [sp, #8]
 800330e:	9201      	str	r2, [sp, #4]
 8003310:	9300      	str	r3, [sp, #0]
 8003312:	2300      	movs	r3, #0
 8003314:	4622      	mov	r2, r4
 8003316:	4601      	mov	r1, r0
 8003318:	68f8      	ldr	r0, [r7, #12]
 800331a:	f7fd ffd7 	bl	80012cc <lfs_bd_prog>
 800331e:	6178      	str	r0, [r7, #20]
            &lfs->pcache, &lfs->rcache, false,
            commit->block, commit->off ,
            (const uint8_t*)buffer, size);
    if (err) {
 8003320:	697b      	ldr	r3, [r7, #20]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d001      	beq.n	800332a <lfs_dir_commitprog+0x42>
        return err;
 8003326:	697b      	ldr	r3, [r7, #20]
 8003328:	e010      	b.n	800334c <lfs_dir_commitprog+0x64>
    }

    commit->crc = lfs_crc(commit->crc, buffer, size);
 800332a:	68bb      	ldr	r3, [r7, #8]
 800332c:	68db      	ldr	r3, [r3, #12]
 800332e:	683a      	ldr	r2, [r7, #0]
 8003330:	6879      	ldr	r1, [r7, #4]
 8003332:	4618      	mov	r0, r3
 8003334:	f003 fef8 	bl	8007128 <lfs_crc>
 8003338:	4602      	mov	r2, r0
 800333a:	68bb      	ldr	r3, [r7, #8]
 800333c:	60da      	str	r2, [r3, #12]
    commit->off += size;
 800333e:	68bb      	ldr	r3, [r7, #8]
 8003340:	685a      	ldr	r2, [r3, #4]
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	441a      	add	r2, r3
 8003346:	68bb      	ldr	r3, [r7, #8]
 8003348:	605a      	str	r2, [r3, #4]
    return 0;
 800334a:	2300      	movs	r3, #0
}
 800334c:	4618      	mov	r0, r3
 800334e:	371c      	adds	r7, #28
 8003350:	46bd      	mov	sp, r7
 8003352:	bd90      	pop	{r4, r7, pc}

08003354 <lfs_dir_commitattr>:
#endif

#ifndef LFS_READONLY
static int lfs_dir_commitattr(lfs_t *lfs, struct lfs_commit *commit,
        lfs_tag_t tag, const void *buffer) {
 8003354:	b590      	push	{r4, r7, lr}
 8003356:	b08f      	sub	sp, #60	; 0x3c
 8003358:	af04      	add	r7, sp, #16
 800335a:	60f8      	str	r0, [r7, #12]
 800335c:	60b9      	str	r1, [r7, #8]
 800335e:	607a      	str	r2, [r7, #4]
 8003360:	603b      	str	r3, [r7, #0]
    // check if we fit
    lfs_size_t dsize = lfs_tag_dsize(tag);
 8003362:	6878      	ldr	r0, [r7, #4]
 8003364:	f7fe f9c3 	bl	80016ee <lfs_tag_dsize>
 8003368:	6238      	str	r0, [r7, #32]
    if (commit->off + dsize > commit->end) {
 800336a:	68bb      	ldr	r3, [r7, #8]
 800336c:	685a      	ldr	r2, [r3, #4]
 800336e:	6a3b      	ldr	r3, [r7, #32]
 8003370:	441a      	add	r2, r3
 8003372:	68bb      	ldr	r3, [r7, #8]
 8003374:	695b      	ldr	r3, [r3, #20]
 8003376:	429a      	cmp	r2, r3
 8003378:	d902      	bls.n	8003380 <lfs_dir_commitattr+0x2c>
        return LFS_ERR_NOSPC;
 800337a:	f06f 031b 	mvn.w	r3, #27
 800337e:	e065      	b.n	800344c <lfs_dir_commitattr+0xf8>
    }

    // write out tag
    lfs_tag_t ntag = lfs_tobe32((tag & 0x7fffffff) ^ commit->ptag);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003386:	68bb      	ldr	r3, [r7, #8]
 8003388:	689b      	ldr	r3, [r3, #8]
 800338a:	4053      	eors	r3, r2
 800338c:	4618      	mov	r0, r3
 800338e:	f7fd fd0e 	bl	8000dae <lfs_tobe32>
 8003392:	4603      	mov	r3, r0
 8003394:	617b      	str	r3, [r7, #20]
    int err = lfs_dir_commitprog(lfs, commit, &ntag, sizeof(ntag));
 8003396:	f107 0214 	add.w	r2, r7, #20
 800339a:	2304      	movs	r3, #4
 800339c:	68b9      	ldr	r1, [r7, #8]
 800339e:	68f8      	ldr	r0, [r7, #12]
 80033a0:	f7ff ffa2 	bl	80032e8 <lfs_dir_commitprog>
 80033a4:	61f8      	str	r0, [r7, #28]
    if (err) {
 80033a6:	69fb      	ldr	r3, [r7, #28]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d001      	beq.n	80033b0 <lfs_dir_commitattr+0x5c>
        return err;
 80033ac:	69fb      	ldr	r3, [r7, #28]
 80033ae:	e04d      	b.n	800344c <lfs_dir_commitattr+0xf8>
    }

    if (!(tag & 0x80000000)) {
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	db0c      	blt.n	80033d0 <lfs_dir_commitattr+0x7c>
        // from memory
        err = lfs_dir_commitprog(lfs, commit, buffer, dsize-sizeof(tag));
 80033b6:	6a3b      	ldr	r3, [r7, #32]
 80033b8:	3b04      	subs	r3, #4
 80033ba:	683a      	ldr	r2, [r7, #0]
 80033bc:	68b9      	ldr	r1, [r7, #8]
 80033be:	68f8      	ldr	r0, [r7, #12]
 80033c0:	f7ff ff92 	bl	80032e8 <lfs_dir_commitprog>
 80033c4:	61f8      	str	r0, [r7, #28]
        if (err) {
 80033c6:	69fb      	ldr	r3, [r7, #28]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d039      	beq.n	8003440 <lfs_dir_commitattr+0xec>
            return err;
 80033cc:	69fb      	ldr	r3, [r7, #28]
 80033ce:	e03d      	b.n	800344c <lfs_dir_commitattr+0xf8>
        }
    } else {
        // from disk
        const struct lfs_diskoff *disk = buffer;
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	61bb      	str	r3, [r7, #24]
        for (lfs_off_t i = 0; i < dsize-sizeof(tag); i++) {
 80033d4:	2300      	movs	r3, #0
 80033d6:	627b      	str	r3, [r7, #36]	; 0x24
 80033d8:	e02d      	b.n	8003436 <lfs_dir_commitattr+0xe2>
            // rely on caching to make this efficient
            uint8_t dat;
            err = lfs_bd_read(lfs,
 80033da:	68f8      	ldr	r0, [r7, #12]
                    NULL, &lfs->rcache, dsize-sizeof(tag)-i,
 80033dc:	6a3a      	ldr	r2, [r7, #32]
 80033de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033e0:	1ad3      	subs	r3, r2, r3
            err = lfs_bd_read(lfs,
 80033e2:	1f1c      	subs	r4, r3, #4
 80033e4:	69bb      	ldr	r3, [r7, #24]
 80033e6:	681b      	ldr	r3, [r3, #0]
                    disk->block, disk->off+i, &dat, 1);
 80033e8:	69ba      	ldr	r2, [r7, #24]
 80033ea:	6851      	ldr	r1, [r2, #4]
            err = lfs_bd_read(lfs,
 80033ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033ee:	440a      	add	r2, r1
 80033f0:	2101      	movs	r1, #1
 80033f2:	9103      	str	r1, [sp, #12]
 80033f4:	f107 0113 	add.w	r1, r7, #19
 80033f8:	9102      	str	r1, [sp, #8]
 80033fa:	9201      	str	r2, [sp, #4]
 80033fc:	9300      	str	r3, [sp, #0]
 80033fe:	4623      	mov	r3, r4
 8003400:	4602      	mov	r2, r0
 8003402:	2100      	movs	r1, #0
 8003404:	68f8      	ldr	r0, [r7, #12]
 8003406:	f7fd fd1b 	bl	8000e40 <lfs_bd_read>
 800340a:	61f8      	str	r0, [r7, #28]
            if (err) {
 800340c:	69fb      	ldr	r3, [r7, #28]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d001      	beq.n	8003416 <lfs_dir_commitattr+0xc2>
                return err;
 8003412:	69fb      	ldr	r3, [r7, #28]
 8003414:	e01a      	b.n	800344c <lfs_dir_commitattr+0xf8>
            }

            err = lfs_dir_commitprog(lfs, commit, &dat, 1);
 8003416:	f107 0213 	add.w	r2, r7, #19
 800341a:	2301      	movs	r3, #1
 800341c:	68b9      	ldr	r1, [r7, #8]
 800341e:	68f8      	ldr	r0, [r7, #12]
 8003420:	f7ff ff62 	bl	80032e8 <lfs_dir_commitprog>
 8003424:	61f8      	str	r0, [r7, #28]
            if (err) {
 8003426:	69fb      	ldr	r3, [r7, #28]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d001      	beq.n	8003430 <lfs_dir_commitattr+0xdc>
                return err;
 800342c:	69fb      	ldr	r3, [r7, #28]
 800342e:	e00d      	b.n	800344c <lfs_dir_commitattr+0xf8>
        for (lfs_off_t i = 0; i < dsize-sizeof(tag); i++) {
 8003430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003432:	3301      	adds	r3, #1
 8003434:	627b      	str	r3, [r7, #36]	; 0x24
 8003436:	6a3b      	ldr	r3, [r7, #32]
 8003438:	3b04      	subs	r3, #4
 800343a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800343c:	429a      	cmp	r2, r3
 800343e:	d3cc      	bcc.n	80033da <lfs_dir_commitattr+0x86>
            }
        }
    }

    commit->ptag = tag & 0x7fffffff;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	609a      	str	r2, [r3, #8]
    return 0;
 800344a:	2300      	movs	r3, #0
}
 800344c:	4618      	mov	r0, r3
 800344e:	372c      	adds	r7, #44	; 0x2c
 8003450:	46bd      	mov	sp, r7
 8003452:	bd90      	pop	{r4, r7, pc}

08003454 <lfs_dir_commitcrc>:
#endif

#ifndef LFS_READONLY
static int lfs_dir_commitcrc(lfs_t *lfs, struct lfs_commit *commit) {
 8003454:	b590      	push	{r4, r7, lr}
 8003456:	b097      	sub	sp, #92	; 0x5c
 8003458:	af04      	add	r7, sp, #16
 800345a:	6078      	str	r0, [r7, #4]
 800345c:	6039      	str	r1, [r7, #0]
    // align to program units
    const lfs_off_t end = lfs_alignup(commit->off + 2*sizeof(uint32_t),
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	f103 0208 	add.w	r2, r3, #8
            lfs->cfg->prog_size);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    const lfs_off_t end = lfs_alignup(commit->off + 2*sizeof(uint32_t),
 800346a:	699b      	ldr	r3, [r3, #24]
 800346c:	4619      	mov	r1, r3
 800346e:	4610      	mov	r0, r2
 8003470:	f7fd fc2f 	bl	8000cd2 <lfs_alignup>
 8003474:	62b8      	str	r0, [r7, #40]	; 0x28

    lfs_off_t off1 = 0;
 8003476:	2300      	movs	r3, #0
 8003478:	647b      	str	r3, [r7, #68]	; 0x44
    uint32_t crc1 = 0;
 800347a:	2300      	movs	r3, #0
 800347c:	643b      	str	r3, [r7, #64]	; 0x40

    // create crc tags to fill up remainder of commit, note that
    // padding is not crced, which lets fetches skip padding but
    // makes committing a bit more complicated
    while (commit->off < end) {
 800347e:	e0a6      	b.n	80035ce <lfs_dir_commitcrc+0x17a>
        lfs_off_t off = commit->off + sizeof(lfs_tag_t);
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	3304      	adds	r3, #4
 8003486:	623b      	str	r3, [r7, #32]
        lfs_off_t noff = lfs_min(end - off, 0x3fe) + off;
 8003488:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800348a:	6a3b      	ldr	r3, [r7, #32]
 800348c:	1ad3      	subs	r3, r2, r3
 800348e:	f240 31fe 	movw	r1, #1022	; 0x3fe
 8003492:	4618      	mov	r0, r3
 8003494:	f7fd fbf8 	bl	8000c88 <lfs_min>
 8003498:	4602      	mov	r2, r0
 800349a:	6a3b      	ldr	r3, [r7, #32]
 800349c:	4413      	add	r3, r2
 800349e:	63fb      	str	r3, [r7, #60]	; 0x3c
        if (noff < end) {
 80034a0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80034a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034a4:	429a      	cmp	r2, r3
 80034a6:	d206      	bcs.n	80034b6 <lfs_dir_commitcrc+0x62>
            noff = lfs_min(noff, end - 2*sizeof(uint32_t));
 80034a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034aa:	3b08      	subs	r3, #8
 80034ac:	4619      	mov	r1, r3
 80034ae:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80034b0:	f7fd fbea 	bl	8000c88 <lfs_min>
 80034b4:	63f8      	str	r0, [r7, #60]	; 0x3c
        }

        // read erased state from next program unit
        lfs_tag_t tag = 0xffffffff;
 80034b6:	f04f 33ff 	mov.w	r3, #4294967295
 80034ba:	617b      	str	r3, [r7, #20]
        int err = lfs_bd_read(lfs,
 80034bc:	6879      	ldr	r1, [r7, #4]
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	2204      	movs	r2, #4
 80034c4:	9203      	str	r2, [sp, #12]
 80034c6:	f107 0214 	add.w	r2, r7, #20
 80034ca:	9202      	str	r2, [sp, #8]
 80034cc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80034ce:	9201      	str	r2, [sp, #4]
 80034d0:	9300      	str	r3, [sp, #0]
 80034d2:	2304      	movs	r3, #4
 80034d4:	460a      	mov	r2, r1
 80034d6:	2100      	movs	r1, #0
 80034d8:	6878      	ldr	r0, [r7, #4]
 80034da:	f7fd fcb1 	bl	8000e40 <lfs_bd_read>
 80034de:	61f8      	str	r0, [r7, #28]
                NULL, &lfs->rcache, sizeof(tag),
                commit->block, noff, &tag, sizeof(tag));
        if (err && err != LFS_ERR_CORRUPT) {
 80034e0:	69fb      	ldr	r3, [r7, #28]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d005      	beq.n	80034f2 <lfs_dir_commitcrc+0x9e>
 80034e6:	69fb      	ldr	r3, [r7, #28]
 80034e8:	f113 0f54 	cmn.w	r3, #84	; 0x54
 80034ec:	d001      	beq.n	80034f2 <lfs_dir_commitcrc+0x9e>
            return err;
 80034ee:	69fb      	ldr	r3, [r7, #28]
 80034f0:	e0e8      	b.n	80036c4 <lfs_dir_commitcrc+0x270>
        }

        // build crc tag
        bool reset = ~lfs_frombe32(tag) >> 31;
 80034f2:	697b      	ldr	r3, [r7, #20]
 80034f4:	4618      	mov	r0, r3
 80034f6:	f7fd fc4e 	bl	8000d96 <lfs_frombe32>
 80034fa:	4603      	mov	r3, r0
 80034fc:	43db      	mvns	r3, r3
 80034fe:	0fdb      	lsrs	r3, r3, #31
 8003500:	2b00      	cmp	r3, #0
 8003502:	bf14      	ite	ne
 8003504:	2301      	movne	r3, #1
 8003506:	2300      	moveq	r3, #0
 8003508:	76fb      	strb	r3, [r7, #27]
        tag = LFS_MKTAG(LFS_TYPE_CRC + reset, 0x3ff, noff - off);
 800350a:	7efb      	ldrb	r3, [r7, #27]
 800350c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003510:	051a      	lsls	r2, r3, #20
 8003512:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003514:	6a3b      	ldr	r3, [r7, #32]
 8003516:	1acb      	subs	r3, r1, r3
 8003518:	4313      	orrs	r3, r2
 800351a:	f443 237f 	orr.w	r3, r3, #1044480	; 0xff000
 800351e:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 8003522:	617b      	str	r3, [r7, #20]

        // write out crc
        uint32_t footer[2];
        footer[0] = lfs_tobe32(tag ^ commit->ptag);
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	689a      	ldr	r2, [r3, #8]
 8003528:	697b      	ldr	r3, [r7, #20]
 800352a:	4053      	eors	r3, r2
 800352c:	4618      	mov	r0, r3
 800352e:	f7fd fc3e 	bl	8000dae <lfs_tobe32>
 8003532:	4603      	mov	r3, r0
 8003534:	60fb      	str	r3, [r7, #12]
        commit->crc = lfs_crc(commit->crc, &footer[0], sizeof(footer[0]));
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	68db      	ldr	r3, [r3, #12]
 800353a:	f107 010c 	add.w	r1, r7, #12
 800353e:	2204      	movs	r2, #4
 8003540:	4618      	mov	r0, r3
 8003542:	f003 fdf1 	bl	8007128 <lfs_crc>
 8003546:	4602      	mov	r2, r0
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	60da      	str	r2, [r3, #12]
        footer[1] = lfs_tole32(commit->crc);
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	68db      	ldr	r3, [r3, #12]
 8003550:	4618      	mov	r0, r3
 8003552:	f7fd fc14 	bl	8000d7e <lfs_tole32>
 8003556:	4603      	mov	r3, r0
 8003558:	613b      	str	r3, [r7, #16]
        err = lfs_bd_prog(lfs,
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	f103 0010 	add.w	r0, r3, #16
 8003560:	687c      	ldr	r4, [r7, #4]
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	683a      	ldr	r2, [r7, #0]
 8003568:	6852      	ldr	r2, [r2, #4]
 800356a:	2108      	movs	r1, #8
 800356c:	9103      	str	r1, [sp, #12]
 800356e:	f107 010c 	add.w	r1, r7, #12
 8003572:	9102      	str	r1, [sp, #8]
 8003574:	9201      	str	r2, [sp, #4]
 8003576:	9300      	str	r3, [sp, #0]
 8003578:	2300      	movs	r3, #0
 800357a:	4622      	mov	r2, r4
 800357c:	4601      	mov	r1, r0
 800357e:	6878      	ldr	r0, [r7, #4]
 8003580:	f7fd fea4 	bl	80012cc <lfs_bd_prog>
 8003584:	61f8      	str	r0, [r7, #28]
                &lfs->pcache, &lfs->rcache, false,
                commit->block, commit->off, &footer, sizeof(footer));
        if (err) {
 8003586:	69fb      	ldr	r3, [r7, #28]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d001      	beq.n	8003590 <lfs_dir_commitcrc+0x13c>
            return err;
 800358c:	69fb      	ldr	r3, [r7, #28]
 800358e:	e099      	b.n	80036c4 <lfs_dir_commitcrc+0x270>
        }

        // keep track of non-padding checksum to verify
        if (off1 == 0) {
 8003590:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003592:	2b00      	cmp	r3, #0
 8003594:	d106      	bne.n	80035a4 <lfs_dir_commitcrc+0x150>
            off1 = commit->off + sizeof(uint32_t);
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	685b      	ldr	r3, [r3, #4]
 800359a:	3304      	adds	r3, #4
 800359c:	647b      	str	r3, [r7, #68]	; 0x44
            crc1 = commit->crc;
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	68db      	ldr	r3, [r3, #12]
 80035a2:	643b      	str	r3, [r7, #64]	; 0x40
        }

        commit->off += sizeof(tag)+lfs_tag_size(tag);
 80035a4:	697b      	ldr	r3, [r7, #20]
 80035a6:	4618      	mov	r0, r3
 80035a8:	f7fe f894 	bl	80016d4 <lfs_tag_size>
 80035ac:	4603      	mov	r3, r0
 80035ae:	1d1a      	adds	r2, r3, #4
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	441a      	add	r2, r3
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	605a      	str	r2, [r3, #4]
        commit->ptag = tag ^ ((lfs_tag_t)reset << 31);
 80035ba:	7efb      	ldrb	r3, [r7, #27]
 80035bc:	07da      	lsls	r2, r3, #31
 80035be:	697b      	ldr	r3, [r7, #20]
 80035c0:	405a      	eors	r2, r3
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	609a      	str	r2, [r3, #8]
        commit->crc = 0xffffffff; // reset crc for next "commit"
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	f04f 32ff 	mov.w	r2, #4294967295
 80035cc:	60da      	str	r2, [r3, #12]
    while (commit->off < end) {
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	685b      	ldr	r3, [r3, #4]
 80035d2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80035d4:	429a      	cmp	r2, r3
 80035d6:	f63f af53 	bhi.w	8003480 <lfs_dir_commitcrc+0x2c>
    }

    // flush buffers
    int err = lfs_bd_sync(lfs, &lfs->pcache, &lfs->rcache, false);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	f103 0110 	add.w	r1, r3, #16
 80035e0:	687a      	ldr	r2, [r7, #4]
 80035e2:	2300      	movs	r3, #0
 80035e4:	6878      	ldr	r0, [r7, #4]
 80035e6:	f7fd fe3d 	bl	8001264 <lfs_bd_sync>
 80035ea:	6278      	str	r0, [r7, #36]	; 0x24
    if (err) {
 80035ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d001      	beq.n	80035f6 <lfs_dir_commitcrc+0x1a2>
        return err;
 80035f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035f4:	e066      	b.n	80036c4 <lfs_dir_commitcrc+0x270>
    }

    // successful commit, check checksums to make sure
    lfs_off_t off = commit->begin;
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	691b      	ldr	r3, [r3, #16]
 80035fa:	63bb      	str	r3, [r7, #56]	; 0x38
    lfs_off_t noff = off1;
 80035fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80035fe:	637b      	str	r3, [r7, #52]	; 0x34
    while (off < end) {
 8003600:	e05b      	b.n	80036ba <lfs_dir_commitcrc+0x266>
        uint32_t crc = 0xffffffff;
 8003602:	f04f 33ff 	mov.w	r3, #4294967295
 8003606:	633b      	str	r3, [r7, #48]	; 0x30
        for (lfs_off_t i = off; i < noff+sizeof(uint32_t); i++) {
 8003608:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800360a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800360c:	e030      	b.n	8003670 <lfs_dir_commitcrc+0x21c>
            // check against written crc, may catch blocks that
            // become readonly and match our commit size exactly
            if (i == off1 && crc != crc1) {
 800360e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003610:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003612:	429a      	cmp	r2, r3
 8003614:	d106      	bne.n	8003624 <lfs_dir_commitcrc+0x1d0>
 8003616:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003618:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800361a:	429a      	cmp	r2, r3
 800361c:	d002      	beq.n	8003624 <lfs_dir_commitcrc+0x1d0>
                return LFS_ERR_CORRUPT;
 800361e:	f06f 0353 	mvn.w	r3, #83	; 0x53
 8003622:	e04f      	b.n	80036c4 <lfs_dir_commitcrc+0x270>
            }

            // leave it up to caching to make this efficient
            uint8_t dat;
            err = lfs_bd_read(lfs,
 8003624:	6879      	ldr	r1, [r7, #4]
                    NULL, &lfs->rcache, noff+sizeof(uint32_t)-i,
 8003626:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003628:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800362a:	1ad3      	subs	r3, r2, r3
            err = lfs_bd_read(lfs,
 800362c:	1d18      	adds	r0, r3, #4
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	2201      	movs	r2, #1
 8003634:	9203      	str	r2, [sp, #12]
 8003636:	f107 020b 	add.w	r2, r7, #11
 800363a:	9202      	str	r2, [sp, #8]
 800363c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800363e:	9201      	str	r2, [sp, #4]
 8003640:	9300      	str	r3, [sp, #0]
 8003642:	4603      	mov	r3, r0
 8003644:	460a      	mov	r2, r1
 8003646:	2100      	movs	r1, #0
 8003648:	6878      	ldr	r0, [r7, #4]
 800364a:	f7fd fbf9 	bl	8000e40 <lfs_bd_read>
 800364e:	6278      	str	r0, [r7, #36]	; 0x24
                    commit->block, i, &dat, 1);
            if (err) {
 8003650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003652:	2b00      	cmp	r3, #0
 8003654:	d001      	beq.n	800365a <lfs_dir_commitcrc+0x206>
                return err;
 8003656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003658:	e034      	b.n	80036c4 <lfs_dir_commitcrc+0x270>
            }

            crc = lfs_crc(crc, &dat, 1);
 800365a:	f107 030b 	add.w	r3, r7, #11
 800365e:	2201      	movs	r2, #1
 8003660:	4619      	mov	r1, r3
 8003662:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003664:	f003 fd60 	bl	8007128 <lfs_crc>
 8003668:	6338      	str	r0, [r7, #48]	; 0x30
        for (lfs_off_t i = off; i < noff+sizeof(uint32_t); i++) {
 800366a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800366c:	3301      	adds	r3, #1
 800366e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003670:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003672:	3304      	adds	r3, #4
 8003674:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003676:	429a      	cmp	r2, r3
 8003678:	d3c9      	bcc.n	800360e <lfs_dir_commitcrc+0x1ba>
        }

        // detected write error?
        if (crc != 0) {
 800367a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800367c:	2b00      	cmp	r3, #0
 800367e:	d002      	beq.n	8003686 <lfs_dir_commitcrc+0x232>
            return LFS_ERR_CORRUPT;
 8003680:	f06f 0353 	mvn.w	r3, #83	; 0x53
 8003684:	e01e      	b.n	80036c4 <lfs_dir_commitcrc+0x270>
        }

        // skip padding
        off = lfs_min(end - noff, 0x3fe) + noff;
 8003686:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003688:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800368a:	1ad3      	subs	r3, r2, r3
 800368c:	f240 31fe 	movw	r1, #1022	; 0x3fe
 8003690:	4618      	mov	r0, r3
 8003692:	f7fd faf9 	bl	8000c88 <lfs_min>
 8003696:	4602      	mov	r2, r0
 8003698:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800369a:	4413      	add	r3, r2
 800369c:	63bb      	str	r3, [r7, #56]	; 0x38
        if (off < end) {
 800369e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80036a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036a2:	429a      	cmp	r2, r3
 80036a4:	d206      	bcs.n	80036b4 <lfs_dir_commitcrc+0x260>
            off = lfs_min(off, end - 2*sizeof(uint32_t));
 80036a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036a8:	3b08      	subs	r3, #8
 80036aa:	4619      	mov	r1, r3
 80036ac:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80036ae:	f7fd faeb 	bl	8000c88 <lfs_min>
 80036b2:	63b8      	str	r0, [r7, #56]	; 0x38
        }
        noff = off + sizeof(uint32_t);
 80036b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036b6:	3304      	adds	r3, #4
 80036b8:	637b      	str	r3, [r7, #52]	; 0x34
    while (off < end) {
 80036ba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80036bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036be:	429a      	cmp	r2, r3
 80036c0:	d39f      	bcc.n	8003602 <lfs_dir_commitcrc+0x1ae>
    }

    return 0;
 80036c2:	2300      	movs	r3, #0
}
 80036c4:	4618      	mov	r0, r3
 80036c6:	374c      	adds	r7, #76	; 0x4c
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bd90      	pop	{r4, r7, pc}

080036cc <lfs_dir_alloc>:
#endif

#ifndef LFS_READONLY
static int lfs_dir_alloc(lfs_t *lfs, lfs_mdir_t *dir) {
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b08a      	sub	sp, #40	; 0x28
 80036d0:	af04      	add	r7, sp, #16
 80036d2:	6078      	str	r0, [r7, #4]
 80036d4:	6039      	str	r1, [r7, #0]
    // allocate pair of dir blocks (backwards, so we write block 1 first)
    for (int i = 0; i < 2; i++) {
 80036d6:	2300      	movs	r3, #0
 80036d8:	617b      	str	r3, [r7, #20]
 80036da:	e016      	b.n	800370a <lfs_dir_alloc+0x3e>
        int err = lfs_alloc(lfs, &dir->pair[(i+1)%2]);
 80036dc:	697b      	ldr	r3, [r7, #20]
 80036de:	3301      	adds	r3, #1
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	f003 0301 	and.w	r3, r3, #1
 80036e6:	bfb8      	it	lt
 80036e8:	425b      	neglt	r3, r3
 80036ea:	009b      	lsls	r3, r3, #2
 80036ec:	683a      	ldr	r2, [r7, #0]
 80036ee:	4413      	add	r3, r2
 80036f0:	4619      	mov	r1, r3
 80036f2:	6878      	ldr	r0, [r7, #4]
 80036f4:	f7fe fa2e 	bl	8001b54 <lfs_alloc>
 80036f8:	60f8      	str	r0, [r7, #12]
        if (err) {
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d001      	beq.n	8003704 <lfs_dir_alloc+0x38>
            return err;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	e058      	b.n	80037b6 <lfs_dir_alloc+0xea>
    for (int i = 0; i < 2; i++) {
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	3301      	adds	r3, #1
 8003708:	617b      	str	r3, [r7, #20]
 800370a:	697b      	ldr	r3, [r7, #20]
 800370c:	2b01      	cmp	r3, #1
 800370e:	dde5      	ble.n	80036dc <lfs_dir_alloc+0x10>
        }
    }

    // zero for reproducibility in case initial block is unreadable
    dir->rev = 0;
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	2200      	movs	r2, #0
 8003714:	609a      	str	r2, [r3, #8]

    // rather than clobbering one of the blocks we just pretend
    // the revision may be valid
    int err = lfs_bd_read(lfs,
 8003716:	6879      	ldr	r1, [r7, #4]
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	681b      	ldr	r3, [r3, #0]
            NULL, &lfs->rcache, sizeof(dir->rev),
            dir->pair[0], 0, &dir->rev, sizeof(dir->rev));
 800371c:	683a      	ldr	r2, [r7, #0]
 800371e:	3208      	adds	r2, #8
    int err = lfs_bd_read(lfs,
 8003720:	2004      	movs	r0, #4
 8003722:	9003      	str	r0, [sp, #12]
 8003724:	9202      	str	r2, [sp, #8]
 8003726:	2200      	movs	r2, #0
 8003728:	9201      	str	r2, [sp, #4]
 800372a:	9300      	str	r3, [sp, #0]
 800372c:	2304      	movs	r3, #4
 800372e:	460a      	mov	r2, r1
 8003730:	2100      	movs	r1, #0
 8003732:	6878      	ldr	r0, [r7, #4]
 8003734:	f7fd fb84 	bl	8000e40 <lfs_bd_read>
 8003738:	6138      	str	r0, [r7, #16]
    dir->rev = lfs_fromle32(dir->rev);
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	689b      	ldr	r3, [r3, #8]
 800373e:	4618      	mov	r0, r3
 8003740:	f7fd fb12 	bl	8000d68 <lfs_fromle32>
 8003744:	4602      	mov	r2, r0
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	609a      	str	r2, [r3, #8]
    if (err && err != LFS_ERR_CORRUPT) {
 800374a:	693b      	ldr	r3, [r7, #16]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d005      	beq.n	800375c <lfs_dir_alloc+0x90>
 8003750:	693b      	ldr	r3, [r7, #16]
 8003752:	f113 0f54 	cmn.w	r3, #84	; 0x54
 8003756:	d001      	beq.n	800375c <lfs_dir_alloc+0x90>
        return err;
 8003758:	693b      	ldr	r3, [r7, #16]
 800375a:	e02c      	b.n	80037b6 <lfs_dir_alloc+0xea>
    }

    // to make sure we don't immediately evict, align the new revision count
    // to our block_cycles modulus, see lfs_dir_compact for why our modulus
    // is tweaked this way
    if (lfs->cfg->block_cycles > 0) {
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003762:	2b00      	cmp	r3, #0
 8003764:	dd0e      	ble.n	8003784 <lfs_dir_alloc+0xb8>
        dir->rev = lfs_alignup(dir->rev, ((lfs->cfg->block_cycles+1)|1));
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	689a      	ldr	r2, [r3, #8]
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800376e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003770:	3301      	adds	r3, #1
 8003772:	f043 0301 	orr.w	r3, r3, #1
 8003776:	4619      	mov	r1, r3
 8003778:	4610      	mov	r0, r2
 800377a:	f7fd faaa 	bl	8000cd2 <lfs_alignup>
 800377e:	4602      	mov	r2, r0
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	609a      	str	r2, [r3, #8]
    }

    // set defaults
    dir->off = sizeof(dir->rev);
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	2204      	movs	r2, #4
 8003788:	60da      	str	r2, [r3, #12]
    dir->etag = 0xffffffff;
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	f04f 32ff 	mov.w	r2, #4294967295
 8003790:	611a      	str	r2, [r3, #16]
    dir->count = 0;
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	2200      	movs	r2, #0
 8003796:	829a      	strh	r2, [r3, #20]
    dir->tail[0] = LFS_BLOCK_NULL;
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	f04f 32ff 	mov.w	r2, #4294967295
 800379e:	619a      	str	r2, [r3, #24]
    dir->tail[1] = LFS_BLOCK_NULL;
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	f04f 32ff 	mov.w	r2, #4294967295
 80037a6:	61da      	str	r2, [r3, #28]
    dir->erased = false;
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	2200      	movs	r2, #0
 80037ac:	759a      	strb	r2, [r3, #22]
    dir->split = false;
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	2200      	movs	r2, #0
 80037b2:	75da      	strb	r2, [r3, #23]

    // don't write out yet, let caller take care of that
    return 0;
 80037b4:	2300      	movs	r3, #0
}
 80037b6:	4618      	mov	r0, r3
 80037b8:	3718      	adds	r7, #24
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bd80      	pop	{r7, pc}

080037be <lfs_dir_split>:
#endif

#ifndef LFS_READONLY
static int lfs_dir_split(lfs_t *lfs,
        lfs_mdir_t *dir, const struct lfs_mattr *attrs, int attrcount,
        lfs_mdir_t *source, uint16_t split, uint16_t end) {
 80037be:	b580      	push	{r7, lr}
 80037c0:	b092      	sub	sp, #72	; 0x48
 80037c2:	af04      	add	r7, sp, #16
 80037c4:	60f8      	str	r0, [r7, #12]
 80037c6:	60b9      	str	r1, [r7, #8]
 80037c8:	607a      	str	r2, [r7, #4]
 80037ca:	603b      	str	r3, [r7, #0]
    // create tail metadata pair
    lfs_mdir_t tail;
    int err = lfs_dir_alloc(lfs, &tail);
 80037cc:	f107 0310 	add.w	r3, r7, #16
 80037d0:	4619      	mov	r1, r3
 80037d2:	68f8      	ldr	r0, [r7, #12]
 80037d4:	f7ff ff7a 	bl	80036cc <lfs_dir_alloc>
 80037d8:	6378      	str	r0, [r7, #52]	; 0x34
    if (err) {
 80037da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d001      	beq.n	80037e4 <lfs_dir_split+0x26>
        return err;
 80037e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037e2:	e03c      	b.n	800385e <lfs_dir_split+0xa0>
    }

    tail.split = dir->split;
 80037e4:	68bb      	ldr	r3, [r7, #8]
 80037e6:	7ddb      	ldrb	r3, [r3, #23]
 80037e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    tail.tail[0] = dir->tail[0];
 80037ec:	68bb      	ldr	r3, [r7, #8]
 80037ee:	699b      	ldr	r3, [r3, #24]
 80037f0:	62bb      	str	r3, [r7, #40]	; 0x28
    tail.tail[1] = dir->tail[1];
 80037f2:	68bb      	ldr	r3, [r7, #8]
 80037f4:	69db      	ldr	r3, [r3, #28]
 80037f6:	62fb      	str	r3, [r7, #44]	; 0x2c

    // note we don't care about LFS_OK_RELOCATED
    int res = lfs_dir_compact(lfs, &tail, attrs, attrcount, source, split, end);
 80037f8:	f107 0110 	add.w	r1, r7, #16
 80037fc:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8003800:	9302      	str	r3, [sp, #8]
 8003802:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8003806:	9301      	str	r3, [sp, #4]
 8003808:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800380a:	9300      	str	r3, [sp, #0]
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	687a      	ldr	r2, [r7, #4]
 8003810:	68f8      	ldr	r0, [r7, #12]
 8003812:	f000 f879 	bl	8003908 <lfs_dir_compact>
 8003816:	6338      	str	r0, [r7, #48]	; 0x30
    if (res < 0) {
 8003818:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800381a:	2b00      	cmp	r3, #0
 800381c:	da01      	bge.n	8003822 <lfs_dir_split+0x64>
        return res;
 800381e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003820:	e01d      	b.n	800385e <lfs_dir_split+0xa0>
    }

    dir->tail[0] = tail.pair[0];
 8003822:	693a      	ldr	r2, [r7, #16]
 8003824:	68bb      	ldr	r3, [r7, #8]
 8003826:	619a      	str	r2, [r3, #24]
    dir->tail[1] = tail.pair[1];
 8003828:	697a      	ldr	r2, [r7, #20]
 800382a:	68bb      	ldr	r3, [r7, #8]
 800382c:	61da      	str	r2, [r3, #28]
    dir->split = true;
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	2201      	movs	r2, #1
 8003832:	75da      	strb	r2, [r3, #23]

    // update root if needed
    if (lfs_pair_cmp(dir->pair, lfs->root) == 0 && split == 0) {
 8003834:	68ba      	ldr	r2, [r7, #8]
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	3320      	adds	r3, #32
 800383a:	4619      	mov	r1, r3
 800383c:	4610      	mov	r0, r2
 800383e:	f7fd fe53 	bl	80014e8 <lfs_pair_cmp>
 8003842:	4603      	mov	r3, r0
 8003844:	2b00      	cmp	r3, #0
 8003846:	d109      	bne.n	800385c <lfs_dir_split+0x9e>
 8003848:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800384c:	2b00      	cmp	r3, #0
 800384e:	d105      	bne.n	800385c <lfs_dir_split+0x9e>
        lfs->root[0] = tail.pair[0];
 8003850:	693a      	ldr	r2, [r7, #16]
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	621a      	str	r2, [r3, #32]
        lfs->root[1] = tail.pair[1];
 8003856:	697a      	ldr	r2, [r7, #20]
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	625a      	str	r2, [r3, #36]	; 0x24
    }

    return 0;
 800385c:	2300      	movs	r3, #0
}
 800385e:	4618      	mov	r0, r3
 8003860:	3738      	adds	r7, #56	; 0x38
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}

08003866 <lfs_dir_commit_size>:
#endif

#ifndef LFS_READONLY
static int lfs_dir_commit_size(void *p, lfs_tag_t tag, const void *buffer) {
 8003866:	b580      	push	{r7, lr}
 8003868:	b086      	sub	sp, #24
 800386a:	af00      	add	r7, sp, #0
 800386c:	60f8      	str	r0, [r7, #12]
 800386e:	60b9      	str	r1, [r7, #8]
 8003870:	607a      	str	r2, [r7, #4]
    lfs_size_t *size = p;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	617b      	str	r3, [r7, #20]
    (void)buffer;

    *size += lfs_tag_dsize(tag);
 8003876:	68b8      	ldr	r0, [r7, #8]
 8003878:	f7fd ff39 	bl	80016ee <lfs_tag_dsize>
 800387c:	4602      	mov	r2, r0
 800387e:	697b      	ldr	r3, [r7, #20]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	441a      	add	r2, r3
 8003884:	697b      	ldr	r3, [r7, #20]
 8003886:	601a      	str	r2, [r3, #0]
    return 0;
 8003888:	2300      	movs	r3, #0
}
 800388a:	4618      	mov	r0, r3
 800388c:	3718      	adds	r7, #24
 800388e:	46bd      	mov	sp, r7
 8003890:	bd80      	pop	{r7, pc}

08003892 <lfs_dir_commit_commit>:
    struct lfs_commit *commit;
};
#endif

#ifndef LFS_READONLY
static int lfs_dir_commit_commit(void *p, lfs_tag_t tag, const void *buffer) {
 8003892:	b580      	push	{r7, lr}
 8003894:	b086      	sub	sp, #24
 8003896:	af00      	add	r7, sp, #0
 8003898:	60f8      	str	r0, [r7, #12]
 800389a:	60b9      	str	r1, [r7, #8]
 800389c:	607a      	str	r2, [r7, #4]
    struct lfs_dir_commit_commit *commit = p;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	617b      	str	r3, [r7, #20]
    return lfs_dir_commitattr(commit->lfs, commit->commit, tag, buffer);
 80038a2:	697b      	ldr	r3, [r7, #20]
 80038a4:	6818      	ldr	r0, [r3, #0]
 80038a6:	697b      	ldr	r3, [r7, #20]
 80038a8:	6859      	ldr	r1, [r3, #4]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	68ba      	ldr	r2, [r7, #8]
 80038ae:	f7ff fd51 	bl	8003354 <lfs_dir_commitattr>
 80038b2:	4603      	mov	r3, r0
}
 80038b4:	4618      	mov	r0, r3
 80038b6:	3718      	adds	r7, #24
 80038b8:	46bd      	mov	sp, r7
 80038ba:	bd80      	pop	{r7, pc}

080038bc <lfs_dir_needsrelocation>:
#endif

#ifndef LFS_READONLY
static bool lfs_dir_needsrelocation(lfs_t *lfs, lfs_mdir_t *dir) {
 80038bc:	b480      	push	{r7}
 80038be:	b083      	sub	sp, #12
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
 80038c4:	6039      	str	r1, [r7, #0]
    // this is how littlefs wear-levels at the metadata-pair level. Note that we
    // actually use (block_cycles+1)|1, this is to avoid two corner cases:
    // 1. block_cycles = 1, which would prevent relocations from terminating
    // 2. block_cycles = 2n, which, due to aliasing, would only ever relocate
    //    one metadata block in the pair, effectively making this useless
    return (lfs->cfg->block_cycles > 0
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80038ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            && ((dir->rev + 1) % ((lfs->cfg->block_cycles+1)|1) == 0));
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	dd11      	ble.n	80038f4 <lfs_dir_needsrelocation+0x38>
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	689b      	ldr	r3, [r3, #8]
 80038d4:	3301      	adds	r3, #1
 80038d6:	687a      	ldr	r2, [r7, #4]
 80038d8:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80038da:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80038dc:	3201      	adds	r2, #1
 80038de:	f042 0201 	orr.w	r2, r2, #1
 80038e2:	fbb3 f1f2 	udiv	r1, r3, r2
 80038e6:	fb01 f202 	mul.w	r2, r1, r2
 80038ea:	1a9b      	subs	r3, r3, r2
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d101      	bne.n	80038f4 <lfs_dir_needsrelocation+0x38>
 80038f0:	2301      	movs	r3, #1
 80038f2:	e000      	b.n	80038f6 <lfs_dir_needsrelocation+0x3a>
 80038f4:	2300      	movs	r3, #0
 80038f6:	f003 0301 	and.w	r3, r3, #1
 80038fa:	b2db      	uxtb	r3, r3
}
 80038fc:	4618      	mov	r0, r3
 80038fe:	370c      	adds	r7, #12
 8003900:	46bd      	mov	sp, r7
 8003902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003906:	4770      	bx	lr

08003908 <lfs_dir_compact>:
#endif

#ifndef LFS_READONLY
static int lfs_dir_compact(lfs_t *lfs,
        lfs_mdir_t *dir, const struct lfs_mattr *attrs, int attrcount,
        lfs_mdir_t *source, uint16_t begin, uint16_t end) {
 8003908:	b580      	push	{r7, lr}
 800390a:	b0a4      	sub	sp, #144	; 0x90
 800390c:	af0a      	add	r7, sp, #40	; 0x28
 800390e:	60f8      	str	r0, [r7, #12]
 8003910:	60b9      	str	r1, [r7, #8]
 8003912:	607a      	str	r2, [r7, #4]
 8003914:	603b      	str	r3, [r7, #0]
    // save some state in case block is bad
    bool relocated = false;
 8003916:	2300      	movs	r3, #0
 8003918:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
    bool tired = lfs_dir_needsrelocation(lfs, dir);
 800391c:	68b9      	ldr	r1, [r7, #8]
 800391e:	68f8      	ldr	r0, [r7, #12]
 8003920:	f7ff ffcc 	bl	80038bc <lfs_dir_needsrelocation>
 8003924:	4603      	mov	r3, r0
 8003926:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66

    // increment revision count
    dir->rev += 1;
 800392a:	68bb      	ldr	r3, [r7, #8]
 800392c:	689b      	ldr	r3, [r3, #8]
 800392e:	1c5a      	adds	r2, r3, #1
 8003930:	68bb      	ldr	r3, [r7, #8]
 8003932:	609a      	str	r2, [r3, #8]
    if (lfs->lfs1) {
        tired = false;
    }
#endif

    if (tired && lfs_pair_cmp(dir->pair, (const lfs_block_t[2]){0, 1}) != 0) {
 8003934:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 8003938:	2b00      	cmp	r3, #0
 800393a:	d00e      	beq.n	800395a <lfs_dir_compact+0x52>
 800393c:	68bb      	ldr	r3, [r7, #8]
 800393e:	2200      	movs	r2, #0
 8003940:	657a      	str	r2, [r7, #84]	; 0x54
 8003942:	2201      	movs	r2, #1
 8003944:	65ba      	str	r2, [r7, #88]	; 0x58
 8003946:	f107 0254 	add.w	r2, r7, #84	; 0x54
 800394a:	4611      	mov	r1, r2
 800394c:	4618      	mov	r0, r3
 800394e:	f7fd fdcb 	bl	80014e8 <lfs_pair_cmp>
 8003952:	4603      	mov	r3, r0
 8003954:	2b00      	cmp	r3, #0
 8003956:	f040 8155 	bne.w	8003c04 <lfs_dir_compact+0x2fc>
    // begin loop to commit compaction to blocks until a compact sticks
    while (true) {
        {
            // setup commit state
            struct lfs_commit commit = {
                .block = dir->pair[1],
 800395a:	68bb      	ldr	r3, [r7, #8]
 800395c:	685b      	ldr	r3, [r3, #4]
            struct lfs_commit commit = {
 800395e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003960:	2300      	movs	r3, #0
 8003962:	643b      	str	r3, [r7, #64]	; 0x40
 8003964:	f04f 33ff 	mov.w	r3, #4294967295
 8003968:	647b      	str	r3, [r7, #68]	; 0x44
 800396a:	f04f 33ff 	mov.w	r3, #4294967295
 800396e:	64bb      	str	r3, [r7, #72]	; 0x48
 8003970:	2300      	movs	r3, #0
 8003972:	64fb      	str	r3, [r7, #76]	; 0x4c
                .off = 0,
                .ptag = 0xffffffff,
                .crc = 0xffffffff,

                .begin = 0,
                .end = (lfs->cfg->metadata_max ?
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003978:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                    lfs->cfg->metadata_max : lfs->cfg->block_size) - 8,
 800397a:	2b00      	cmp	r3, #0
 800397c:	d004      	beq.n	8003988 <lfs_dir_compact+0x80>
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003982:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003984:	3b08      	subs	r3, #8
 8003986:	e003      	b.n	8003990 <lfs_dir_compact+0x88>
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800398c:	69db      	ldr	r3, [r3, #28]
 800398e:	3b08      	subs	r3, #8
            struct lfs_commit commit = {
 8003990:	653b      	str	r3, [r7, #80]	; 0x50
            };

            // erase block to write to
            int err = lfs_bd_erase(lfs, dir->pair[1]);
 8003992:	68bb      	ldr	r3, [r7, #8]
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	4619      	mov	r1, r3
 8003998:	68f8      	ldr	r0, [r7, #12]
 800399a:	f7fd fd43 	bl	8001424 <lfs_bd_erase>
 800399e:	65f8      	str	r0, [r7, #92]	; 0x5c
            if (err) {
 80039a0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d006      	beq.n	80039b4 <lfs_dir_compact+0xac>
                if (err == LFS_ERR_CORRUPT) {
 80039a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80039a8:	f113 0f54 	cmn.w	r3, #84	; 0x54
 80039ac:	f000 812c 	beq.w	8003c08 <lfs_dir_compact+0x300>
                    goto relocate;
                }
                return err;
 80039b0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80039b2:	e187      	b.n	8003cc4 <lfs_dir_compact+0x3bc>
            }

            // write out header
            dir->rev = lfs_tole32(dir->rev);
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	689b      	ldr	r3, [r3, #8]
 80039b8:	4618      	mov	r0, r3
 80039ba:	f7fd f9e0 	bl	8000d7e <lfs_tole32>
 80039be:	4602      	mov	r2, r0
 80039c0:	68bb      	ldr	r3, [r7, #8]
 80039c2:	609a      	str	r2, [r3, #8]
            err = lfs_dir_commitprog(lfs, &commit,
                    &dir->rev, sizeof(dir->rev));
 80039c4:	68bb      	ldr	r3, [r7, #8]
 80039c6:	f103 0208 	add.w	r2, r3, #8
            err = lfs_dir_commitprog(lfs, &commit,
 80039ca:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 80039ce:	2304      	movs	r3, #4
 80039d0:	68f8      	ldr	r0, [r7, #12]
 80039d2:	f7ff fc89 	bl	80032e8 <lfs_dir_commitprog>
 80039d6:	65f8      	str	r0, [r7, #92]	; 0x5c
            dir->rev = lfs_fromle32(dir->rev);
 80039d8:	68bb      	ldr	r3, [r7, #8]
 80039da:	689b      	ldr	r3, [r3, #8]
 80039dc:	4618      	mov	r0, r3
 80039de:	f7fd f9c3 	bl	8000d68 <lfs_fromle32>
 80039e2:	4602      	mov	r2, r0
 80039e4:	68bb      	ldr	r3, [r7, #8]
 80039e6:	609a      	str	r2, [r3, #8]
            if (err) {
 80039e8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d006      	beq.n	80039fc <lfs_dir_compact+0xf4>
                if (err == LFS_ERR_CORRUPT) {
 80039ee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80039f0:	f113 0f54 	cmn.w	r3, #84	; 0x54
 80039f4:	f000 810a 	beq.w	8003c0c <lfs_dir_compact+0x304>
                    goto relocate;
                }
                return err;
 80039f8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80039fa:	e163      	b.n	8003cc4 <lfs_dir_compact+0x3bc>
            }

            // traverse the directory, this time writing out all unique tags
            err = lfs_dir_traverse(lfs,
 80039fc:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 8003a00:	425b      	negs	r3, r3
 8003a02:	b29b      	uxth	r3, r3
 8003a04:	b21b      	sxth	r3, r3
                    source, 0, 0xffffffff, attrs, attrcount,
                    LFS_MKTAG(0x400, 0x3ff, 0),
                    LFS_MKTAG(LFS_TYPE_NAME, 0, 0),
                    begin, end, -begin,
                    lfs_dir_commit_commit, &(struct lfs_dir_commit_commit){
 8003a06:	68fa      	ldr	r2, [r7, #12]
 8003a08:	637a      	str	r2, [r7, #52]	; 0x34
 8003a0a:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8003a0e:	63ba      	str	r2, [r7, #56]	; 0x38
            err = lfs_dir_traverse(lfs,
 8003a10:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8003a14:	9208      	str	r2, [sp, #32]
 8003a16:	4aad      	ldr	r2, [pc, #692]	; (8003ccc <lfs_dir_compact+0x3c4>)
 8003a18:	9207      	str	r2, [sp, #28]
 8003a1a:	9306      	str	r3, [sp, #24]
 8003a1c:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8003a20:	9305      	str	r3, [sp, #20]
 8003a22:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 8003a26:	9304      	str	r3, [sp, #16]
 8003a28:	2300      	movs	r3, #0
 8003a2a:	9303      	str	r3, [sp, #12]
 8003a2c:	4ba8      	ldr	r3, [pc, #672]	; (8003cd0 <lfs_dir_compact+0x3c8>)
 8003a2e:	9302      	str	r3, [sp, #8]
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	9301      	str	r3, [sp, #4]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	9300      	str	r3, [sp, #0]
 8003a38:	f04f 33ff 	mov.w	r3, #4294967295
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8003a40:	68f8      	ldr	r0, [r7, #12]
 8003a42:	f7fe fb73 	bl	800212c <lfs_dir_traverse>
 8003a46:	65f8      	str	r0, [r7, #92]	; 0x5c
                        lfs, &commit});
            if (err) {
 8003a48:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d006      	beq.n	8003a5c <lfs_dir_compact+0x154>
                if (err == LFS_ERR_CORRUPT) {
 8003a4e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003a50:	f113 0f54 	cmn.w	r3, #84	; 0x54
 8003a54:	f000 80dc 	beq.w	8003c10 <lfs_dir_compact+0x308>
                    goto relocate;
                }
                return err;
 8003a58:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003a5a:	e133      	b.n	8003cc4 <lfs_dir_compact+0x3bc>
            }

            // commit tail, which may be new after last size check
            if (!lfs_pair_isnull(dir->tail)) {
 8003a5c:	68bb      	ldr	r3, [r7, #8]
 8003a5e:	3318      	adds	r3, #24
 8003a60:	4618      	mov	r0, r3
 8003a62:	f7fd fd26 	bl	80014b2 <lfs_pair_isnull>
 8003a66:	4603      	mov	r3, r0
 8003a68:	f083 0301 	eor.w	r3, r3, #1
 8003a6c:	b2db      	uxtb	r3, r3
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d022      	beq.n	8003ab8 <lfs_dir_compact+0x1b0>
                lfs_pair_tole32(dir->tail);
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	3318      	adds	r3, #24
 8003a76:	4618      	mov	r0, r3
 8003a78:	f7fd fda7 	bl	80015ca <lfs_pair_tole32>
                err = lfs_dir_commitattr(lfs, &commit,
                        LFS_MKTAG(LFS_TYPE_TAIL + dir->split, 0x3ff, 8),
 8003a7c:	68bb      	ldr	r3, [r7, #8]
 8003a7e:	7ddb      	ldrb	r3, [r3, #23]
 8003a80:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 8003a84:	051b      	lsls	r3, r3, #20
                err = lfs_dir_commitattr(lfs, &commit,
 8003a86:	4a93      	ldr	r2, [pc, #588]	; (8003cd4 <lfs_dir_compact+0x3cc>)
 8003a88:	431a      	orrs	r2, r3
                        dir->tail);
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	3318      	adds	r3, #24
                err = lfs_dir_commitattr(lfs, &commit,
 8003a8e:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8003a92:	68f8      	ldr	r0, [r7, #12]
 8003a94:	f7ff fc5e 	bl	8003354 <lfs_dir_commitattr>
 8003a98:	65f8      	str	r0, [r7, #92]	; 0x5c
                lfs_pair_fromle32(dir->tail);
 8003a9a:	68bb      	ldr	r3, [r7, #8]
 8003a9c:	3318      	adds	r3, #24
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f7fd fd79 	bl	8001596 <lfs_pair_fromle32>
                if (err) {
 8003aa4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d006      	beq.n	8003ab8 <lfs_dir_compact+0x1b0>
                    if (err == LFS_ERR_CORRUPT) {
 8003aaa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003aac:	f113 0f54 	cmn.w	r3, #84	; 0x54
 8003ab0:	f000 80b0 	beq.w	8003c14 <lfs_dir_compact+0x30c>
                        goto relocate;
                    }
                    return err;
 8003ab4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003ab6:	e105      	b.n	8003cc4 <lfs_dir_compact+0x3bc>
                }
            }

            // bring over gstate?
            lfs_gstate_t delta = {0};
 8003ab8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003abc:	2200      	movs	r2, #0
 8003abe:	601a      	str	r2, [r3, #0]
 8003ac0:	605a      	str	r2, [r3, #4]
 8003ac2:	609a      	str	r2, [r3, #8]
            if (!relocated) {
 8003ac4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8003ac8:	f083 0301 	eor.w	r3, r3, #1
 8003acc:	b2db      	uxtb	r3, r3
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d011      	beq.n	8003af6 <lfs_dir_compact+0x1ee>
                lfs_gstate_xor(&delta, &lfs->gdisk);
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 8003ad8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003adc:	4611      	mov	r1, r2
 8003ade:	4618      	mov	r0, r3
 8003ae0:	f7fd fe19 	bl	8001716 <lfs_gstate_xor>
                lfs_gstate_xor(&delta, &lfs->gstate);
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8003aea:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003aee:	4611      	mov	r1, r2
 8003af0:	4618      	mov	r0, r3
 8003af2:	f7fd fe10 	bl	8001716 <lfs_gstate_xor>
            }
            lfs_gstate_xor(&delta, &lfs->gdelta);
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	f103 0248 	add.w	r2, r3, #72	; 0x48
 8003afc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003b00:	4611      	mov	r1, r2
 8003b02:	4618      	mov	r0, r3
 8003b04:	f7fd fe07 	bl	8001716 <lfs_gstate_xor>
            delta.tag &= ~LFS_MKTAG(0, 0, 0x3ff);
 8003b08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b0a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003b0e:	f023 0303 	bic.w	r3, r3, #3
 8003b12:	62bb      	str	r3, [r7, #40]	; 0x28

            err = lfs_dir_getgstate(lfs, dir, &delta);
 8003b14:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003b18:	461a      	mov	r2, r3
 8003b1a:	68b9      	ldr	r1, [r7, #8]
 8003b1c:	68f8      	ldr	r0, [r7, #12]
 8003b1e:	f7ff fa6d 	bl	8002ffc <lfs_dir_getgstate>
 8003b22:	65f8      	str	r0, [r7, #92]	; 0x5c
            if (err) {
 8003b24:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d001      	beq.n	8003b2e <lfs_dir_compact+0x226>
                return err;
 8003b2a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003b2c:	e0ca      	b.n	8003cc4 <lfs_dir_compact+0x3bc>
            }

            if (!lfs_gstate_iszero(&delta)) {
 8003b2e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003b32:	4618      	mov	r0, r3
 8003b34:	f7fd fe14 	bl	8001760 <lfs_gstate_iszero>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	f083 0301 	eor.w	r3, r3, #1
 8003b3e:	b2db      	uxtb	r3, r3
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d016      	beq.n	8003b72 <lfs_dir_compact+0x26a>
                lfs_gstate_tole32(&delta);
 8003b44:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003b48:	4618      	mov	r0, r3
 8003b4a:	f7fd fe9b 	bl	8001884 <lfs_gstate_tole32>
                err = lfs_dir_commitattr(lfs, &commit,
 8003b4e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003b52:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8003b56:	4a60      	ldr	r2, [pc, #384]	; (8003cd8 <lfs_dir_compact+0x3d0>)
 8003b58:	68f8      	ldr	r0, [r7, #12]
 8003b5a:	f7ff fbfb 	bl	8003354 <lfs_dir_commitattr>
 8003b5e:	65f8      	str	r0, [r7, #92]	; 0x5c
                        LFS_MKTAG(LFS_TYPE_MOVESTATE, 0x3ff,
                            sizeof(delta)), &delta);
                if (err) {
 8003b60:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d005      	beq.n	8003b72 <lfs_dir_compact+0x26a>
                    if (err == LFS_ERR_CORRUPT) {
 8003b66:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003b68:	f113 0f54 	cmn.w	r3, #84	; 0x54
 8003b6c:	d054      	beq.n	8003c18 <lfs_dir_compact+0x310>
                        goto relocate;
                    }
                    return err;
 8003b6e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003b70:	e0a8      	b.n	8003cc4 <lfs_dir_compact+0x3bc>
                }
            }

            // complete commit with crc
            err = lfs_dir_commitcrc(lfs, &commit);
 8003b72:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003b76:	4619      	mov	r1, r3
 8003b78:	68f8      	ldr	r0, [r7, #12]
 8003b7a:	f7ff fc6b 	bl	8003454 <lfs_dir_commitcrc>
 8003b7e:	65f8      	str	r0, [r7, #92]	; 0x5c
            if (err) {
 8003b80:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d005      	beq.n	8003b92 <lfs_dir_compact+0x28a>
                if (err == LFS_ERR_CORRUPT) {
 8003b86:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003b88:	f113 0f54 	cmn.w	r3, #84	; 0x54
 8003b8c:	d046      	beq.n	8003c1c <lfs_dir_compact+0x314>
                    goto relocate;
                }
                return err;
 8003b8e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003b90:	e098      	b.n	8003cc4 <lfs_dir_compact+0x3bc>
            }

            // successful compaction, swap dir pair to indicate most recent
            LFS_ASSERT(commit.off % lfs->cfg->prog_size == 0);
 8003b92:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003b94:	68fa      	ldr	r2, [r7, #12]
 8003b96:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8003b98:	6992      	ldr	r2, [r2, #24]
 8003b9a:	fbb3 f1f2 	udiv	r1, r3, r2
 8003b9e:	fb01 f202 	mul.w	r2, r1, r2
 8003ba2:	1a9b      	subs	r3, r3, r2
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d006      	beq.n	8003bb6 <lfs_dir_compact+0x2ae>
 8003ba8:	4b4c      	ldr	r3, [pc, #304]	; (8003cdc <lfs_dir_compact+0x3d4>)
 8003baa:	4a4d      	ldr	r2, [pc, #308]	; (8003ce0 <lfs_dir_compact+0x3d8>)
 8003bac:	f240 714c 	movw	r1, #1868	; 0x74c
 8003bb0:	484c      	ldr	r0, [pc, #304]	; (8003ce4 <lfs_dir_compact+0x3dc>)
 8003bb2:	f00a facb 	bl	800e14c <__assert_func>
            lfs_pair_swap(dir->pair);
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	4618      	mov	r0, r3
 8003bba:	f7fd fc65 	bl	8001488 <lfs_pair_swap>
            dir->count = end - begin;
 8003bbe:	f8b7 2078 	ldrh.w	r2, [r7, #120]	; 0x78
 8003bc2:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 8003bc6:	1ad3      	subs	r3, r2, r3
 8003bc8:	b29a      	uxth	r2, r3
 8003bca:	68bb      	ldr	r3, [r7, #8]
 8003bcc:	829a      	strh	r2, [r3, #20]
            dir->off = commit.off;
 8003bce:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003bd0:	68bb      	ldr	r3, [r7, #8]
 8003bd2:	60da      	str	r2, [r3, #12]
            dir->etag = commit.ptag;
 8003bd4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003bd6:	68bb      	ldr	r3, [r7, #8]
 8003bd8:	611a      	str	r2, [r3, #16]
            // update gstate
            lfs->gdelta = (lfs_gstate_t){0};
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	3348      	adds	r3, #72	; 0x48
 8003bde:	2200      	movs	r2, #0
 8003be0:	601a      	str	r2, [r3, #0]
 8003be2:	605a      	str	r2, [r3, #4]
 8003be4:	609a      	str	r2, [r3, #8]
            if (!relocated) {
 8003be6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8003bea:	f083 0301 	eor.w	r3, r3, #1
 8003bee:	b2db      	uxtb	r3, r3
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d064      	beq.n	8003cbe <lfs_dir_compact+0x3b6>
                lfs->gdisk = lfs->gstate;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	68fa      	ldr	r2, [r7, #12]
 8003bf8:	333c      	adds	r3, #60	; 0x3c
 8003bfa:	3230      	adds	r2, #48	; 0x30
 8003bfc:	ca07      	ldmia	r2, {r0, r1, r2}
 8003bfe:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            }
        }
        break;
 8003c02:	e05c      	b.n	8003cbe <lfs_dir_compact+0x3b6>
        goto relocate;
 8003c04:	bf00      	nop
 8003c06:	e00a      	b.n	8003c1e <lfs_dir_compact+0x316>
                    goto relocate;
 8003c08:	bf00      	nop
 8003c0a:	e008      	b.n	8003c1e <lfs_dir_compact+0x316>
                    goto relocate;
 8003c0c:	bf00      	nop
 8003c0e:	e006      	b.n	8003c1e <lfs_dir_compact+0x316>
                    goto relocate;
 8003c10:	bf00      	nop
 8003c12:	e004      	b.n	8003c1e <lfs_dir_compact+0x316>
                        goto relocate;
 8003c14:	bf00      	nop
 8003c16:	e002      	b.n	8003c1e <lfs_dir_compact+0x316>
                        goto relocate;
 8003c18:	bf00      	nop
 8003c1a:	e000      	b.n	8003c1e <lfs_dir_compact+0x316>
                    goto relocate;
 8003c1c:	bf00      	nop

relocate:
        // commit was corrupted, drop caches and prepare to relocate block
        relocated = true;
 8003c1e:	2301      	movs	r3, #1
 8003c20:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        lfs_cache_drop(lfs, &lfs->pcache);
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	3310      	adds	r3, #16
 8003c28:	4619      	mov	r1, r3
 8003c2a:	68f8      	ldr	r0, [r7, #12]
 8003c2c:	f7fd f8e2 	bl	8000df4 <lfs_cache_drop>
        if (!tired) {
 8003c30:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 8003c34:	f083 0301 	eor.w	r3, r3, #1
 8003c38:	b2db      	uxtb	r3, r3
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d009      	beq.n	8003c52 <lfs_dir_compact+0x34a>
            LFS_DEBUG("Bad block at 0x%"PRIx32, dir->pair[1]);
 8003c3e:	68bb      	ldr	r3, [r7, #8]
 8003c40:	685b      	ldr	r3, [r3, #4]
 8003c42:	4a29      	ldr	r2, [pc, #164]	; (8003ce8 <lfs_dir_compact+0x3e0>)
 8003c44:	9200      	str	r2, [sp, #0]
 8003c46:	f240 725e 	movw	r2, #1886	; 0x75e
 8003c4a:	4926      	ldr	r1, [pc, #152]	; (8003ce4 <lfs_dir_compact+0x3dc>)
 8003c4c:	4827      	ldr	r0, [pc, #156]	; (8003cec <lfs_dir_compact+0x3e4>)
 8003c4e:	f00a fedb 	bl	800ea08 <iprintf>
        }

        // can't relocate superblock, filesystem is now frozen
        if (lfs_pair_cmp(dir->pair, (const lfs_block_t[2]){0, 1}) == 0) {
 8003c52:	68bb      	ldr	r3, [r7, #8]
 8003c54:	2200      	movs	r2, #0
 8003c56:	617a      	str	r2, [r7, #20]
 8003c58:	2201      	movs	r2, #1
 8003c5a:	61ba      	str	r2, [r7, #24]
 8003c5c:	f107 0214 	add.w	r2, r7, #20
 8003c60:	4611      	mov	r1, r2
 8003c62:	4618      	mov	r0, r3
 8003c64:	f7fd fc40 	bl	80014e8 <lfs_pair_cmp>
 8003c68:	4603      	mov	r3, r0
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d10c      	bne.n	8003c88 <lfs_dir_compact+0x380>
            LFS_WARN("Superblock 0x%"PRIx32" has become unwritable",
 8003c6e:	68bb      	ldr	r3, [r7, #8]
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	4a1d      	ldr	r2, [pc, #116]	; (8003ce8 <lfs_dir_compact+0x3e0>)
 8003c74:	9200      	str	r2, [sp, #0]
 8003c76:	f240 7263 	movw	r2, #1891	; 0x763
 8003c7a:	491a      	ldr	r1, [pc, #104]	; (8003ce4 <lfs_dir_compact+0x3dc>)
 8003c7c:	481c      	ldr	r0, [pc, #112]	; (8003cf0 <lfs_dir_compact+0x3e8>)
 8003c7e:	f00a fec3 	bl	800ea08 <iprintf>
                    dir->pair[1]);
            return LFS_ERR_NOSPC;
 8003c82:	f06f 031b 	mvn.w	r3, #27
 8003c86:	e01d      	b.n	8003cc4 <lfs_dir_compact+0x3bc>
        }

        // relocate half of pair
        int err = lfs_alloc(lfs, &dir->pair[1]);
 8003c88:	68bb      	ldr	r3, [r7, #8]
 8003c8a:	3304      	adds	r3, #4
 8003c8c:	4619      	mov	r1, r3
 8003c8e:	68f8      	ldr	r0, [r7, #12]
 8003c90:	f7fd ff60 	bl	8001b54 <lfs_alloc>
 8003c94:	6638      	str	r0, [r7, #96]	; 0x60
        if (err && (err != LFS_ERR_NOSPC || !tired)) {
 8003c96:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d00c      	beq.n	8003cb6 <lfs_dir_compact+0x3ae>
 8003c9c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003c9e:	f113 0f1c 	cmn.w	r3, #28
 8003ca2:	d106      	bne.n	8003cb2 <lfs_dir_compact+0x3aa>
 8003ca4:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 8003ca8:	f083 0301 	eor.w	r3, r3, #1
 8003cac:	b2db      	uxtb	r3, r3
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d001      	beq.n	8003cb6 <lfs_dir_compact+0x3ae>
            return err;
 8003cb2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003cb4:	e006      	b.n	8003cc4 <lfs_dir_compact+0x3bc>
        }

        tired = false;
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
    while (true) {
 8003cbc:	e64d      	b.n	800395a <lfs_dir_compact+0x52>
        break;
 8003cbe:	bf00      	nop
        continue;
    }

    return relocated ? LFS_OK_RELOCATED : 0;
 8003cc0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	3768      	adds	r7, #104	; 0x68
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	bd80      	pop	{r7, pc}
 8003ccc:	08003893 	.word	0x08003893
 8003cd0:	400ffc00 	.word	0x400ffc00
 8003cd4:	000ffc08 	.word	0x000ffc08
 8003cd8:	7ffffc0c 	.word	0x7ffffc0c
 8003cdc:	0800f798 	.word	0x0800f798
 8003ce0:	0800fff8 	.word	0x0800fff8
 8003ce4:	0800f64c 	.word	0x0800f64c
 8003ce8:	0800f740 	.word	0x0800f740
 8003cec:	0800f7c0 	.word	0x0800f7c0
 8003cf0:	0800f7e4 	.word	0x0800f7e4

08003cf4 <lfs_dir_splittingcompact>:
#endif

#ifndef LFS_READONLY
static int lfs_dir_splittingcompact(lfs_t *lfs, lfs_mdir_t *dir,
        const struct lfs_mattr *attrs, int attrcount,
        lfs_mdir_t *source, uint16_t begin, uint16_t end) {
 8003cf4:	b590      	push	{r4, r7, lr}
 8003cf6:	b097      	sub	sp, #92	; 0x5c
 8003cf8:	af0a      	add	r7, sp, #40	; 0x28
 8003cfa:	60f8      	str	r0, [r7, #12]
 8003cfc:	60b9      	str	r1, [r7, #8]
 8003cfe:	607a      	str	r2, [r7, #4]
 8003d00:	603b      	str	r3, [r7, #0]
        // the metadata is guaranteed to fit
        //
        // Note that this isn't a true binary search, we never increase the
        // split size. This may result in poorly distributed metadata but isn't
        // worth the extra code size or performance hit to fix.
        lfs_size_t split = begin;
 8003d02:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8003d06:	62fb      	str	r3, [r7, #44]	; 0x2c
        while (end - split > 1) {
 8003d08:	e058      	b.n	8003dbc <lfs_dir_splittingcompact+0xc8>
            lfs_size_t size = 0;
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	61bb      	str	r3, [r7, #24]
            int err = lfs_dir_traverse(lfs,
 8003d0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d10:	b29b      	uxth	r3, r3
 8003d12:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003d14:	b292      	uxth	r2, r2
 8003d16:	4252      	negs	r2, r2
 8003d18:	b292      	uxth	r2, r2
 8003d1a:	b212      	sxth	r2, r2
 8003d1c:	f107 0118 	add.w	r1, r7, #24
 8003d20:	9108      	str	r1, [sp, #32]
 8003d22:	4979      	ldr	r1, [pc, #484]	; (8003f08 <lfs_dir_splittingcompact+0x214>)
 8003d24:	9107      	str	r1, [sp, #28]
 8003d26:	9206      	str	r2, [sp, #24]
 8003d28:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8003d2c:	9205      	str	r2, [sp, #20]
 8003d2e:	9304      	str	r3, [sp, #16]
 8003d30:	2300      	movs	r3, #0
 8003d32:	9303      	str	r3, [sp, #12]
 8003d34:	4b75      	ldr	r3, [pc, #468]	; (8003f0c <lfs_dir_splittingcompact+0x218>)
 8003d36:	9302      	str	r3, [sp, #8]
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	9301      	str	r3, [sp, #4]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	9300      	str	r3, [sp, #0]
 8003d40:	f04f 33ff 	mov.w	r3, #4294967295
 8003d44:	2200      	movs	r2, #0
 8003d46:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003d48:	68f8      	ldr	r0, [r7, #12]
 8003d4a:	f7fe f9ef 	bl	800212c <lfs_dir_traverse>
 8003d4e:	62b8      	str	r0, [r7, #40]	; 0x28
                    source, 0, 0xffffffff, attrs, attrcount,
                    LFS_MKTAG(0x400, 0x3ff, 0),
                    LFS_MKTAG(LFS_TYPE_NAME, 0, 0),
                    split, end, -split,
                    lfs_dir_commit_size, &size);
            if (err) {
 8003d50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d001      	beq.n	8003d5a <lfs_dir_splittingcompact+0x66>
                return err;
 8003d56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d58:	e0d1      	b.n	8003efe <lfs_dir_splittingcompact+0x20a>
            }

            // space is complicated, we need room for tail, crc, gstate,
            // cleanup delete, and we cap at half a block to give room
            // for metadata updates.
            if (end - split < 0xff
 8003d5a:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8003d5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d60:	1ad3      	subs	r3, r2, r3
 8003d62:	2bfe      	cmp	r3, #254	; 0xfe
 8003d64:	d822      	bhi.n	8003dac <lfs_dir_splittingcompact+0xb8>
                    && size <= lfs_min(lfs->cfg->block_size - 36,
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003d6a:	69db      	ldr	r3, [r3, #28]
 8003d6c:	f1a3 0424 	sub.w	r4, r3, #36	; 0x24
                        lfs_alignup(
                            (lfs->cfg->metadata_max
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003d74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                    && size <= lfs_min(lfs->cfg->block_size - 36,
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d004      	beq.n	8003d84 <lfs_dir_splittingcompact+0x90>
                                ? lfs->cfg->metadata_max
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003d7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                    && size <= lfs_min(lfs->cfg->block_size - 36,
 8003d80:	085b      	lsrs	r3, r3, #1
 8003d82:	e003      	b.n	8003d8c <lfs_dir_splittingcompact+0x98>
                                : lfs->cfg->block_size)/2,
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003d88:	69db      	ldr	r3, [r3, #28]
                    && size <= lfs_min(lfs->cfg->block_size - 36,
 8003d8a:	085b      	lsrs	r3, r3, #1
                            lfs->cfg->prog_size))) {
 8003d8c:	68fa      	ldr	r2, [r7, #12]
 8003d8e:	6e92      	ldr	r2, [r2, #104]	; 0x68
                    && size <= lfs_min(lfs->cfg->block_size - 36,
 8003d90:	6992      	ldr	r2, [r2, #24]
 8003d92:	4611      	mov	r1, r2
 8003d94:	4618      	mov	r0, r3
 8003d96:	f7fc ff9c 	bl	8000cd2 <lfs_alignup>
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	4619      	mov	r1, r3
 8003d9e:	4620      	mov	r0, r4
 8003da0:	f7fc ff72 	bl	8000c88 <lfs_min>
 8003da4:	4602      	mov	r2, r0
 8003da6:	69bb      	ldr	r3, [r7, #24]
 8003da8:	429a      	cmp	r2, r3
 8003daa:	d20e      	bcs.n	8003dca <lfs_dir_splittingcompact+0xd6>
                break;
            }

            split = split + ((end - split) / 2);
 8003dac:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8003db0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003db2:	1ad3      	subs	r3, r2, r3
 8003db4:	085b      	lsrs	r3, r3, #1
 8003db6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003db8:	4413      	add	r3, r2
 8003dba:	62fb      	str	r3, [r7, #44]	; 0x2c
        while (end - split > 1) {
 8003dbc:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8003dc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003dc2:	1ad3      	subs	r3, r2, r3
 8003dc4:	2b01      	cmp	r3, #1
 8003dc6:	d8a0      	bhi.n	8003d0a <lfs_dir_splittingcompact+0x16>
 8003dc8:	e000      	b.n	8003dcc <lfs_dir_splittingcompact+0xd8>
                break;
 8003dca:	bf00      	nop
        }

        if (split == begin) {
 8003dcc:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8003dd0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003dd2:	429a      	cmp	r2, r3
 8003dd4:	d02d      	beq.n	8003e32 <lfs_dir_splittingcompact+0x13e>
            // no split needed
            break;
        }

        // split into two metadata pairs and continue
        int err = lfs_dir_split(lfs, dir, attrs, attrcount,
 8003dd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003dd8:	b29b      	uxth	r3, r3
 8003dda:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8003dde:	9202      	str	r2, [sp, #8]
 8003de0:	9301      	str	r3, [sp, #4]
 8003de2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003de4:	9300      	str	r3, [sp, #0]
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	687a      	ldr	r2, [r7, #4]
 8003dea:	68b9      	ldr	r1, [r7, #8]
 8003dec:	68f8      	ldr	r0, [r7, #12]
 8003dee:	f7ff fce6 	bl	80037be <lfs_dir_split>
 8003df2:	6278      	str	r0, [r7, #36]	; 0x24
                source, split, end);
        if (err && err != LFS_ERR_NOSPC) {
 8003df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d005      	beq.n	8003e06 <lfs_dir_splittingcompact+0x112>
 8003dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dfc:	f113 0f1c 	cmn.w	r3, #28
 8003e00:	d001      	beq.n	8003e06 <lfs_dir_splittingcompact+0x112>
            return err;
 8003e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e04:	e07b      	b.n	8003efe <lfs_dir_splittingcompact+0x20a>
        }

        if (err) {
 8003e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d00e      	beq.n	8003e2a <lfs_dir_splittingcompact+0x136>
            // we can't allocate a new block, try to compact with degraded
            // performance
            LFS_WARN("Unable to split {0x%"PRIx32", 0x%"PRIx32"}",
 8003e0c:	68bb      	ldr	r3, [r7, #8]
 8003e0e:	681a      	ldr	r2, [r3, #0]
 8003e10:	68bb      	ldr	r3, [r7, #8]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	493e      	ldr	r1, [pc, #248]	; (8003f10 <lfs_dir_splittingcompact+0x21c>)
 8003e16:	9101      	str	r1, [sp, #4]
 8003e18:	9300      	str	r3, [sp, #0]
 8003e1a:	4613      	mov	r3, r2
 8003e1c:	f240 72ad 	movw	r2, #1965	; 0x7ad
 8003e20:	493c      	ldr	r1, [pc, #240]	; (8003f14 <lfs_dir_splittingcompact+0x220>)
 8003e22:	483d      	ldr	r0, [pc, #244]	; (8003f18 <lfs_dir_splittingcompact+0x224>)
 8003e24:	f00a fdf0 	bl	800ea08 <iprintf>
                    dir->pair[0], dir->pair[1]);
            break;
 8003e28:	e004      	b.n	8003e34 <lfs_dir_splittingcompact+0x140>
        } else {
            end = split;
 8003e2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e2c:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
    while (true) {
 8003e30:	e767      	b.n	8003d02 <lfs_dir_splittingcompact+0xe>
            break;
 8003e32:	bf00      	nop
        }
    }

    if (lfs_dir_needsrelocation(lfs, dir)
 8003e34:	68b9      	ldr	r1, [r7, #8]
 8003e36:	68f8      	ldr	r0, [r7, #12]
 8003e38:	f7ff fd40 	bl	80038bc <lfs_dir_needsrelocation>
 8003e3c:	4603      	mov	r3, r0
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d04e      	beq.n	8003ee0 <lfs_dir_splittingcompact+0x1ec>
            && lfs_pair_cmp(dir->pair, (const lfs_block_t[2]){0, 1}) == 0) {
 8003e42:	68bb      	ldr	r3, [r7, #8]
 8003e44:	2200      	movs	r2, #0
 8003e46:	613a      	str	r2, [r7, #16]
 8003e48:	2201      	movs	r2, #1
 8003e4a:	617a      	str	r2, [r7, #20]
 8003e4c:	f107 0210 	add.w	r2, r7, #16
 8003e50:	4611      	mov	r1, r2
 8003e52:	4618      	mov	r0, r3
 8003e54:	f7fd fb48 	bl	80014e8 <lfs_pair_cmp>
 8003e58:	4603      	mov	r3, r0
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d140      	bne.n	8003ee0 <lfs_dir_splittingcompact+0x1ec>
        // oh no! we're writing too much to the superblock,
        // should we expand?
        lfs_ssize_t size = lfs_fs_rawsize(lfs);
 8003e5e:	68f8      	ldr	r0, [r7, #12]
 8003e60:	f003 f85c 	bl	8006f1c <lfs_fs_rawsize>
 8003e64:	6238      	str	r0, [r7, #32]
        if (size < 0) {
 8003e66:	6a3b      	ldr	r3, [r7, #32]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	da01      	bge.n	8003e70 <lfs_dir_splittingcompact+0x17c>
            return size;
 8003e6c:	6a3b      	ldr	r3, [r7, #32]
 8003e6e:	e046      	b.n	8003efe <lfs_dir_splittingcompact+0x20a>
        }

        // do we have extra space? littlefs can't reclaim this space
        // by itself, so expand cautiously
        if ((lfs_size_t)size < lfs->cfg->block_count/2) {
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003e74:	6a1b      	ldr	r3, [r3, #32]
 8003e76:	085a      	lsrs	r2, r3, #1
 8003e78:	6a3b      	ldr	r3, [r7, #32]
 8003e7a:	429a      	cmp	r2, r3
 8003e7c:	d930      	bls.n	8003ee0 <lfs_dir_splittingcompact+0x1ec>
            LFS_DEBUG("Expanding superblock at rev %"PRIu32, dir->rev);
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	4a23      	ldr	r2, [pc, #140]	; (8003f10 <lfs_dir_splittingcompact+0x21c>)
 8003e84:	9200      	str	r2, [sp, #0]
 8003e86:	f240 72c1 	movw	r2, #1985	; 0x7c1
 8003e8a:	4922      	ldr	r1, [pc, #136]	; (8003f14 <lfs_dir_splittingcompact+0x220>)
 8003e8c:	4823      	ldr	r0, [pc, #140]	; (8003f1c <lfs_dir_splittingcompact+0x228>)
 8003e8e:	f00a fdbb 	bl	800ea08 <iprintf>
            int err = lfs_dir_split(lfs, dir, attrs, attrcount,
 8003e92:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8003e96:	9302      	str	r3, [sp, #8]
 8003e98:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8003e9c:	9301      	str	r3, [sp, #4]
 8003e9e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003ea0:	9300      	str	r3, [sp, #0]
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	687a      	ldr	r2, [r7, #4]
 8003ea6:	68b9      	ldr	r1, [r7, #8]
 8003ea8:	68f8      	ldr	r0, [r7, #12]
 8003eaa:	f7ff fc88 	bl	80037be <lfs_dir_split>
 8003eae:	61f8      	str	r0, [r7, #28]
                    source, begin, end);
            if (err && err != LFS_ERR_NOSPC) {
 8003eb0:	69fb      	ldr	r3, [r7, #28]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d005      	beq.n	8003ec2 <lfs_dir_splittingcompact+0x1ce>
 8003eb6:	69fb      	ldr	r3, [r7, #28]
 8003eb8:	f113 0f1c 	cmn.w	r3, #28
 8003ebc:	d001      	beq.n	8003ec2 <lfs_dir_splittingcompact+0x1ce>
                return err;
 8003ebe:	69fb      	ldr	r3, [r7, #28]
 8003ec0:	e01d      	b.n	8003efe <lfs_dir_splittingcompact+0x20a>
            }

            if (err) {
 8003ec2:	69fb      	ldr	r3, [r7, #28]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d007      	beq.n	8003ed8 <lfs_dir_splittingcompact+0x1e4>
                // welp, we tried, if we ran out of space there's not much
                // we can do, we'll error later if we've become frozen
                LFS_WARN("Unable to expand superblock");
 8003ec8:	4b11      	ldr	r3, [pc, #68]	; (8003f10 <lfs_dir_splittingcompact+0x21c>)
 8003eca:	f240 72cb 	movw	r2, #1995	; 0x7cb
 8003ece:	4911      	ldr	r1, [pc, #68]	; (8003f14 <lfs_dir_splittingcompact+0x220>)
 8003ed0:	4813      	ldr	r0, [pc, #76]	; (8003f20 <lfs_dir_splittingcompact+0x22c>)
 8003ed2:	f00a fd99 	bl	800ea08 <iprintf>
 8003ed6:	e003      	b.n	8003ee0 <lfs_dir_splittingcompact+0x1ec>
            } else {
                end = begin;
 8003ed8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8003edc:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
            }
        }
    }

    return lfs_dir_compact(lfs, dir, attrs, attrcount, source, begin, end);
 8003ee0:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8003ee4:	9302      	str	r3, [sp, #8]
 8003ee6:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8003eea:	9301      	str	r3, [sp, #4]
 8003eec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003eee:	9300      	str	r3, [sp, #0]
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	687a      	ldr	r2, [r7, #4]
 8003ef4:	68b9      	ldr	r1, [r7, #8]
 8003ef6:	68f8      	ldr	r0, [r7, #12]
 8003ef8:	f7ff fd06 	bl	8003908 <lfs_dir_compact>
 8003efc:	4603      	mov	r3, r0
}
 8003efe:	4618      	mov	r0, r3
 8003f00:	3734      	adds	r7, #52	; 0x34
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bd90      	pop	{r4, r7, pc}
 8003f06:	bf00      	nop
 8003f08:	08003867 	.word	0x08003867
 8003f0c:	400ffc00 	.word	0x400ffc00
 8003f10:	0800f740 	.word	0x0800f740
 8003f14:	0800f64c 	.word	0x0800f64c
 8003f18:	0800f81c 	.word	0x0800f81c
 8003f1c:	0800f84c 	.word	0x0800f84c
 8003f20:	0800f87c 	.word	0x0800f87c

08003f24 <lfs_dir_relocatingcommit>:

#ifndef LFS_READONLY
static int lfs_dir_relocatingcommit(lfs_t *lfs, lfs_mdir_t *dir,
        const lfs_block_t pair[2],
        const struct lfs_mattr *attrs, int attrcount,
        lfs_mdir_t *pdir) {
 8003f24:	b5b0      	push	{r4, r5, r7, lr}
 8003f26:	b0a6      	sub	sp, #152	; 0x98
 8003f28:	af0a      	add	r7, sp, #40	; 0x28
 8003f2a:	60f8      	str	r0, [r7, #12]
 8003f2c:	60b9      	str	r1, [r7, #8]
 8003f2e:	607a      	str	r2, [r7, #4]
 8003f30:	603b      	str	r3, [r7, #0]
    int state = 0;
 8003f32:	2300      	movs	r3, #0
 8003f34:	66fb      	str	r3, [r7, #108]	; 0x6c

    // calculate changes to the directory
    bool hasdelete = false;
 8003f36:	2300      	movs	r3, #0
 8003f38:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
    for (int i = 0; i < attrcount; i++) {
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	667b      	str	r3, [r7, #100]	; 0x64
 8003f40:	e06d      	b.n	800401e <lfs_dir_relocatingcommit+0xfa>
        if (lfs_tag_type3(attrs[i].tag) == LFS_TYPE_CREATE) {
 8003f42:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003f44:	00db      	lsls	r3, r3, #3
 8003f46:	683a      	ldr	r2, [r7, #0]
 8003f48:	4413      	add	r3, r2
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	f7fd fb87 	bl	8001660 <lfs_tag_type3>
 8003f52:	4603      	mov	r3, r0
 8003f54:	461a      	mov	r2, r3
 8003f56:	f240 4301 	movw	r3, #1025	; 0x401
 8003f5a:	429a      	cmp	r2, r3
 8003f5c:	d106      	bne.n	8003f6c <lfs_dir_relocatingcommit+0x48>
            dir->count += 1;
 8003f5e:	68bb      	ldr	r3, [r7, #8]
 8003f60:	8a9b      	ldrh	r3, [r3, #20]
 8003f62:	3301      	adds	r3, #1
 8003f64:	b29a      	uxth	r2, r3
 8003f66:	68bb      	ldr	r3, [r7, #8]
 8003f68:	829a      	strh	r2, [r3, #20]
 8003f6a:	e055      	b.n	8004018 <lfs_dir_relocatingcommit+0xf4>
        } else if (lfs_tag_type3(attrs[i].tag) == LFS_TYPE_DELETE) {
 8003f6c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003f6e:	00db      	lsls	r3, r3, #3
 8003f70:	683a      	ldr	r2, [r7, #0]
 8003f72:	4413      	add	r3, r2
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	4618      	mov	r0, r3
 8003f78:	f7fd fb72 	bl	8001660 <lfs_tag_type3>
 8003f7c:	4603      	mov	r3, r0
 8003f7e:	461a      	mov	r2, r3
 8003f80:	f240 43ff 	movw	r3, #1279	; 0x4ff
 8003f84:	429a      	cmp	r2, r3
 8003f86:	d114      	bne.n	8003fb2 <lfs_dir_relocatingcommit+0x8e>
            LFS_ASSERT(dir->count > 0);
 8003f88:	68bb      	ldr	r3, [r7, #8]
 8003f8a:	8a9b      	ldrh	r3, [r3, #20]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d106      	bne.n	8003f9e <lfs_dir_relocatingcommit+0x7a>
 8003f90:	4ba4      	ldr	r3, [pc, #656]	; (8004224 <lfs_dir_relocatingcommit+0x300>)
 8003f92:	4aa5      	ldr	r2, [pc, #660]	; (8004228 <lfs_dir_relocatingcommit+0x304>)
 8003f94:	f240 71e3 	movw	r1, #2019	; 0x7e3
 8003f98:	48a4      	ldr	r0, [pc, #656]	; (800422c <lfs_dir_relocatingcommit+0x308>)
 8003f9a:	f00a f8d7 	bl	800e14c <__assert_func>
            dir->count -= 1;
 8003f9e:	68bb      	ldr	r3, [r7, #8]
 8003fa0:	8a9b      	ldrh	r3, [r3, #20]
 8003fa2:	3b01      	subs	r3, #1
 8003fa4:	b29a      	uxth	r2, r3
 8003fa6:	68bb      	ldr	r3, [r7, #8]
 8003fa8:	829a      	strh	r2, [r3, #20]
            hasdelete = true;
 8003faa:	2301      	movs	r3, #1
 8003fac:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
 8003fb0:	e032      	b.n	8004018 <lfs_dir_relocatingcommit+0xf4>
        } else if (lfs_tag_type1(attrs[i].tag) == LFS_TYPE_TAIL) {
 8003fb2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003fb4:	00db      	lsls	r3, r3, #3
 8003fb6:	683a      	ldr	r2, [r7, #0]
 8003fb8:	4413      	add	r3, r2
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	f7fd fb3f 	bl	8001640 <lfs_tag_type1>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8003fc8:	d126      	bne.n	8004018 <lfs_dir_relocatingcommit+0xf4>
            dir->tail[0] = ((lfs_block_t*)attrs[i].buffer)[0];
 8003fca:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003fcc:	00db      	lsls	r3, r3, #3
 8003fce:	683a      	ldr	r2, [r7, #0]
 8003fd0:	4413      	add	r3, r2
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	681a      	ldr	r2, [r3, #0]
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	619a      	str	r2, [r3, #24]
            dir->tail[1] = ((lfs_block_t*)attrs[i].buffer)[1];
 8003fda:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003fdc:	00db      	lsls	r3, r3, #3
 8003fde:	683a      	ldr	r2, [r7, #0]
 8003fe0:	4413      	add	r3, r2
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	685a      	ldr	r2, [r3, #4]
 8003fe6:	68bb      	ldr	r3, [r7, #8]
 8003fe8:	61da      	str	r2, [r3, #28]
            dir->split = (lfs_tag_chunk(attrs[i].tag) & 1);
 8003fea:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003fec:	00db      	lsls	r3, r3, #3
 8003fee:	683a      	ldr	r2, [r7, #0]
 8003ff0:	4413      	add	r3, r2
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	f7fd fb43 	bl	8001680 <lfs_tag_chunk>
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	f003 0301 	and.w	r3, r3, #1
 8004000:	2b00      	cmp	r3, #0
 8004002:	bf14      	ite	ne
 8004004:	2301      	movne	r3, #1
 8004006:	2300      	moveq	r3, #0
 8004008:	b2da      	uxtb	r2, r3
 800400a:	68bb      	ldr	r3, [r7, #8]
 800400c:	75da      	strb	r2, [r3, #23]
            lfs_pair_fromle32(dir->tail);
 800400e:	68bb      	ldr	r3, [r7, #8]
 8004010:	3318      	adds	r3, #24
 8004012:	4618      	mov	r0, r3
 8004014:	f7fd fabf 	bl	8001596 <lfs_pair_fromle32>
    for (int i = 0; i < attrcount; i++) {
 8004018:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800401a:	3301      	adds	r3, #1
 800401c:	667b      	str	r3, [r7, #100]	; 0x64
 800401e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004020:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004024:	429a      	cmp	r2, r3
 8004026:	db8c      	blt.n	8003f42 <lfs_dir_relocatingcommit+0x1e>
        }
    }

    // should we actually drop the directory block?
    if (hasdelete && dir->count == 0) {
 8004028:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800402c:	2b00      	cmp	r3, #0
 800402e:	d02b      	beq.n	8004088 <lfs_dir_relocatingcommit+0x164>
 8004030:	68bb      	ldr	r3, [r7, #8]
 8004032:	8a9b      	ldrh	r3, [r3, #20]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d127      	bne.n	8004088 <lfs_dir_relocatingcommit+0x164>
        LFS_ASSERT(pdir);
 8004038:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800403c:	2b00      	cmp	r3, #0
 800403e:	d106      	bne.n	800404e <lfs_dir_relocatingcommit+0x12a>
 8004040:	4b7b      	ldr	r3, [pc, #492]	; (8004230 <lfs_dir_relocatingcommit+0x30c>)
 8004042:	4a79      	ldr	r2, [pc, #484]	; (8004228 <lfs_dir_relocatingcommit+0x304>)
 8004044:	f44f 61fe 	mov.w	r1, #2032	; 0x7f0
 8004048:	4878      	ldr	r0, [pc, #480]	; (800422c <lfs_dir_relocatingcommit+0x308>)
 800404a:	f00a f87f 	bl	800e14c <__assert_func>
        int err = lfs_fs_pred(lfs, dir->pair, pdir);
 800404e:	68bb      	ldr	r3, [r7, #8]
 8004050:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8004054:	4619      	mov	r1, r3
 8004056:	68f8      	ldr	r0, [r7, #12]
 8004058:	f002 fbd4 	bl	8006804 <lfs_fs_pred>
 800405c:	65b8      	str	r0, [r7, #88]	; 0x58
        if (err && err != LFS_ERR_NOENT) {
 800405e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004060:	2b00      	cmp	r3, #0
 8004062:	d005      	beq.n	8004070 <lfs_dir_relocatingcommit+0x14c>
 8004064:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004066:	f113 0f02 	cmn.w	r3, #2
 800406a:	d001      	beq.n	8004070 <lfs_dir_relocatingcommit+0x14c>
            return err;
 800406c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800406e:	e203      	b.n	8004478 <lfs_dir_relocatingcommit+0x554>
        }

        if (err != LFS_ERR_NOENT && pdir->split) {
 8004070:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004072:	f113 0f02 	cmn.w	r3, #2
 8004076:	d007      	beq.n	8004088 <lfs_dir_relocatingcommit+0x164>
 8004078:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800407c:	7ddb      	ldrb	r3, [r3, #23]
 800407e:	2b00      	cmp	r3, #0
 8004080:	d002      	beq.n	8004088 <lfs_dir_relocatingcommit+0x164>
            state = LFS_OK_DROPPED;
 8004082:	2302      	movs	r3, #2
 8004084:	66fb      	str	r3, [r7, #108]	; 0x6c
            goto fixmlist;
 8004086:	e121      	b.n	80042cc <lfs_dir_relocatingcommit+0x3a8>
        }
    }

    if (dir->erased) {
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	7d9b      	ldrb	r3, [r3, #22]
 800408c:	2b00      	cmp	r3, #0
 800408e:	f000 80fb 	beq.w	8004288 <lfs_dir_relocatingcommit+0x364>
        // try to commit
        struct lfs_commit commit = {
            .block = dir->pair[0],
 8004092:	68bb      	ldr	r3, [r7, #8]
 8004094:	681b      	ldr	r3, [r3, #0]
        struct lfs_commit commit = {
 8004096:	633b      	str	r3, [r7, #48]	; 0x30
            .off = dir->off,
 8004098:	68bb      	ldr	r3, [r7, #8]
 800409a:	68db      	ldr	r3, [r3, #12]
        struct lfs_commit commit = {
 800409c:	637b      	str	r3, [r7, #52]	; 0x34
            .ptag = dir->etag,
 800409e:	68bb      	ldr	r3, [r7, #8]
 80040a0:	691b      	ldr	r3, [r3, #16]
        struct lfs_commit commit = {
 80040a2:	63bb      	str	r3, [r7, #56]	; 0x38
 80040a4:	f04f 33ff 	mov.w	r3, #4294967295
 80040a8:	63fb      	str	r3, [r7, #60]	; 0x3c
            .crc = 0xffffffff,

            .begin = dir->off,
 80040aa:	68bb      	ldr	r3, [r7, #8]
 80040ac:	68db      	ldr	r3, [r3, #12]
        struct lfs_commit commit = {
 80040ae:	643b      	str	r3, [r7, #64]	; 0x40
            .end = (lfs->cfg->metadata_max ?
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80040b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                lfs->cfg->metadata_max : lfs->cfg->block_size) - 8,
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d004      	beq.n	80040c4 <lfs_dir_relocatingcommit+0x1a0>
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80040be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040c0:	3b08      	subs	r3, #8
 80040c2:	e003      	b.n	80040cc <lfs_dir_relocatingcommit+0x1a8>
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80040c8:	69db      	ldr	r3, [r3, #28]
 80040ca:	3b08      	subs	r3, #8
        struct lfs_commit commit = {
 80040cc:	647b      	str	r3, [r7, #68]	; 0x44
        };

        // traverse attrs that need to be written out
        lfs_pair_tole32(dir->tail);
 80040ce:	68bb      	ldr	r3, [r7, #8]
 80040d0:	3318      	adds	r3, #24
 80040d2:	4618      	mov	r0, r3
 80040d4:	f7fd fa79 	bl	80015ca <lfs_pair_tole32>
        int err = lfs_dir_traverse(lfs,
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	68da      	ldr	r2, [r3, #12]
 80040dc:	68bb      	ldr	r3, [r7, #8]
 80040de:	6919      	ldr	r1, [r3, #16]
                dir, dir->off, dir->etag, attrs, attrcount,
                0, 0, 0, 0, 0,
                lfs_dir_commit_commit, &(struct lfs_dir_commit_commit){
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	62bb      	str	r3, [r7, #40]	; 0x28
 80040e4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80040e8:	62fb      	str	r3, [r7, #44]	; 0x2c
        int err = lfs_dir_traverse(lfs,
 80040ea:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80040ee:	9308      	str	r3, [sp, #32]
 80040f0:	4b50      	ldr	r3, [pc, #320]	; (8004234 <lfs_dir_relocatingcommit+0x310>)
 80040f2:	9307      	str	r3, [sp, #28]
 80040f4:	2300      	movs	r3, #0
 80040f6:	9306      	str	r3, [sp, #24]
 80040f8:	2300      	movs	r3, #0
 80040fa:	9305      	str	r3, [sp, #20]
 80040fc:	2300      	movs	r3, #0
 80040fe:	9304      	str	r3, [sp, #16]
 8004100:	2300      	movs	r3, #0
 8004102:	9303      	str	r3, [sp, #12]
 8004104:	2300      	movs	r3, #0
 8004106:	9302      	str	r3, [sp, #8]
 8004108:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800410c:	9301      	str	r3, [sp, #4]
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	9300      	str	r3, [sp, #0]
 8004112:	460b      	mov	r3, r1
 8004114:	68b9      	ldr	r1, [r7, #8]
 8004116:	68f8      	ldr	r0, [r7, #12]
 8004118:	f7fe f808 	bl	800212c <lfs_dir_traverse>
 800411c:	6578      	str	r0, [r7, #84]	; 0x54
                    lfs, &commit});
        lfs_pair_fromle32(dir->tail);
 800411e:	68bb      	ldr	r3, [r7, #8]
 8004120:	3318      	adds	r3, #24
 8004122:	4618      	mov	r0, r3
 8004124:	f7fd fa37 	bl	8001596 <lfs_pair_fromle32>
        if (err) {
 8004128:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800412a:	2b00      	cmp	r3, #0
 800412c:	d00b      	beq.n	8004146 <lfs_dir_relocatingcommit+0x222>
            if (err == LFS_ERR_NOSPC || err == LFS_ERR_CORRUPT) {
 800412e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004130:	f113 0f1c 	cmn.w	r3, #28
 8004134:	f000 80aa 	beq.w	800428c <lfs_dir_relocatingcommit+0x368>
 8004138:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800413a:	f113 0f54 	cmn.w	r3, #84	; 0x54
 800413e:	f000 80a5 	beq.w	800428c <lfs_dir_relocatingcommit+0x368>
                goto compact;
            }
            return err;
 8004142:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004144:	e198      	b.n	8004478 <lfs_dir_relocatingcommit+0x554>
        }

        // commit any global diffs if we have any
        lfs_gstate_t delta = {0};
 8004146:	f107 031c 	add.w	r3, r7, #28
 800414a:	2200      	movs	r2, #0
 800414c:	601a      	str	r2, [r3, #0]
 800414e:	605a      	str	r2, [r3, #4]
 8004150:	609a      	str	r2, [r3, #8]
        lfs_gstate_xor(&delta, &lfs->gstate);
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8004158:	f107 031c 	add.w	r3, r7, #28
 800415c:	4611      	mov	r1, r2
 800415e:	4618      	mov	r0, r3
 8004160:	f7fd fad9 	bl	8001716 <lfs_gstate_xor>
        lfs_gstate_xor(&delta, &lfs->gdisk);
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 800416a:	f107 031c 	add.w	r3, r7, #28
 800416e:	4611      	mov	r1, r2
 8004170:	4618      	mov	r0, r3
 8004172:	f7fd fad0 	bl	8001716 <lfs_gstate_xor>
        lfs_gstate_xor(&delta, &lfs->gdelta);
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	f103 0248 	add.w	r2, r3, #72	; 0x48
 800417c:	f107 031c 	add.w	r3, r7, #28
 8004180:	4611      	mov	r1, r2
 8004182:	4618      	mov	r0, r3
 8004184:	f7fd fac7 	bl	8001716 <lfs_gstate_xor>
        delta.tag &= ~LFS_MKTAG(0, 0, 0x3ff);
 8004188:	69fb      	ldr	r3, [r7, #28]
 800418a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800418e:	f023 0303 	bic.w	r3, r3, #3
 8004192:	61fb      	str	r3, [r7, #28]
        if (!lfs_gstate_iszero(&delta)) {
 8004194:	f107 031c 	add.w	r3, r7, #28
 8004198:	4618      	mov	r0, r3
 800419a:	f7fd fae1 	bl	8001760 <lfs_gstate_iszero>
 800419e:	4603      	mov	r3, r0
 80041a0:	f083 0301 	eor.w	r3, r3, #1
 80041a4:	b2db      	uxtb	r3, r3
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d027      	beq.n	80041fa <lfs_dir_relocatingcommit+0x2d6>
            err = lfs_dir_getgstate(lfs, dir, &delta);
 80041aa:	f107 031c 	add.w	r3, r7, #28
 80041ae:	461a      	mov	r2, r3
 80041b0:	68b9      	ldr	r1, [r7, #8]
 80041b2:	68f8      	ldr	r0, [r7, #12]
 80041b4:	f7fe ff22 	bl	8002ffc <lfs_dir_getgstate>
 80041b8:	6578      	str	r0, [r7, #84]	; 0x54
            if (err) {
 80041ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d001      	beq.n	80041c4 <lfs_dir_relocatingcommit+0x2a0>
                return err;
 80041c0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80041c2:	e159      	b.n	8004478 <lfs_dir_relocatingcommit+0x554>
            }

            lfs_gstate_tole32(&delta);
 80041c4:	f107 031c 	add.w	r3, r7, #28
 80041c8:	4618      	mov	r0, r3
 80041ca:	f7fd fb5b 	bl	8001884 <lfs_gstate_tole32>
            err = lfs_dir_commitattr(lfs, &commit,
 80041ce:	f107 031c 	add.w	r3, r7, #28
 80041d2:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80041d6:	4a18      	ldr	r2, [pc, #96]	; (8004238 <lfs_dir_relocatingcommit+0x314>)
 80041d8:	68f8      	ldr	r0, [r7, #12]
 80041da:	f7ff f8bb 	bl	8003354 <lfs_dir_commitattr>
 80041de:	6578      	str	r0, [r7, #84]	; 0x54
                    LFS_MKTAG(LFS_TYPE_MOVESTATE, 0x3ff,
                        sizeof(delta)), &delta);
            if (err) {
 80041e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d009      	beq.n	80041fa <lfs_dir_relocatingcommit+0x2d6>
                if (err == LFS_ERR_NOSPC || err == LFS_ERR_CORRUPT) {
 80041e6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80041e8:	f113 0f1c 	cmn.w	r3, #28
 80041ec:	d050      	beq.n	8004290 <lfs_dir_relocatingcommit+0x36c>
 80041ee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80041f0:	f113 0f54 	cmn.w	r3, #84	; 0x54
 80041f4:	d04c      	beq.n	8004290 <lfs_dir_relocatingcommit+0x36c>
                    goto compact;
                }
                return err;
 80041f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80041f8:	e13e      	b.n	8004478 <lfs_dir_relocatingcommit+0x554>
            }
        }

        // finalize commit with the crc
        err = lfs_dir_commitcrc(lfs, &commit);
 80041fa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80041fe:	4619      	mov	r1, r3
 8004200:	68f8      	ldr	r0, [r7, #12]
 8004202:	f7ff f927 	bl	8003454 <lfs_dir_commitcrc>
 8004206:	6578      	str	r0, [r7, #84]	; 0x54
        if (err) {
 8004208:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800420a:	2b00      	cmp	r3, #0
 800420c:	d016      	beq.n	800423c <lfs_dir_relocatingcommit+0x318>
            if (err == LFS_ERR_NOSPC || err == LFS_ERR_CORRUPT) {
 800420e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004210:	f113 0f1c 	cmn.w	r3, #28
 8004214:	d03e      	beq.n	8004294 <lfs_dir_relocatingcommit+0x370>
 8004216:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004218:	f113 0f54 	cmn.w	r3, #84	; 0x54
 800421c:	d03a      	beq.n	8004294 <lfs_dir_relocatingcommit+0x370>
                goto compact;
            }
            return err;
 800421e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004220:	e12a      	b.n	8004478 <lfs_dir_relocatingcommit+0x554>
 8004222:	bf00      	nop
 8004224:	0800f8a8 	.word	0x0800f8a8
 8004228:	08010008 	.word	0x08010008
 800422c:	0800f64c 	.word	0x0800f64c
 8004230:	0800f8b8 	.word	0x0800f8b8
 8004234:	08003893 	.word	0x08003893
 8004238:	7ffffc0c 	.word	0x7ffffc0c
        }

        // successful commit, update dir
        LFS_ASSERT(commit.off % lfs->cfg->prog_size == 0);
 800423c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800423e:	68fa      	ldr	r2, [r7, #12]
 8004240:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8004242:	6992      	ldr	r2, [r2, #24]
 8004244:	fbb3 f1f2 	udiv	r1, r3, r2
 8004248:	fb01 f202 	mul.w	r2, r1, r2
 800424c:	1a9b      	subs	r3, r3, r2
 800424e:	2b00      	cmp	r3, #0
 8004250:	d006      	beq.n	8004260 <lfs_dir_relocatingcommit+0x33c>
 8004252:	4b8b      	ldr	r3, [pc, #556]	; (8004480 <lfs_dir_relocatingcommit+0x55c>)
 8004254:	4a8b      	ldr	r2, [pc, #556]	; (8004484 <lfs_dir_relocatingcommit+0x560>)
 8004256:	f640 013a 	movw	r1, #2106	; 0x83a
 800425a:	488b      	ldr	r0, [pc, #556]	; (8004488 <lfs_dir_relocatingcommit+0x564>)
 800425c:	f009 ff76 	bl	800e14c <__assert_func>
        dir->off = commit.off;
 8004260:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004262:	68bb      	ldr	r3, [r7, #8]
 8004264:	60da      	str	r2, [r3, #12]
        dir->etag = commit.ptag;
 8004266:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	611a      	str	r2, [r3, #16]
        // and update gstate
        lfs->gdisk = lfs->gstate;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	68fa      	ldr	r2, [r7, #12]
 8004270:	333c      	adds	r3, #60	; 0x3c
 8004272:	3230      	adds	r2, #48	; 0x30
 8004274:	ca07      	ldmia	r2, {r0, r1, r2}
 8004276:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        lfs->gdelta = (lfs_gstate_t){0};
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	3348      	adds	r3, #72	; 0x48
 800427e:	2200      	movs	r2, #0
 8004280:	601a      	str	r2, [r3, #0]
 8004282:	605a      	str	r2, [r3, #4]
 8004284:	609a      	str	r2, [r3, #8]
 8004286:	e021      	b.n	80042cc <lfs_dir_relocatingcommit+0x3a8>

        goto fixmlist;
    }

compact:
 8004288:	bf00      	nop
 800428a:	e004      	b.n	8004296 <lfs_dir_relocatingcommit+0x372>
                goto compact;
 800428c:	bf00      	nop
 800428e:	e002      	b.n	8004296 <lfs_dir_relocatingcommit+0x372>
                    goto compact;
 8004290:	bf00      	nop
 8004292:	e000      	b.n	8004296 <lfs_dir_relocatingcommit+0x372>
                goto compact;
 8004294:	bf00      	nop
    // fall back to compaction
    lfs_cache_drop(lfs, &lfs->pcache);
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	3310      	adds	r3, #16
 800429a:	4619      	mov	r1, r3
 800429c:	68f8      	ldr	r0, [r7, #12]
 800429e:	f7fc fda9 	bl	8000df4 <lfs_cache_drop>

    state = lfs_dir_splittingcompact(lfs, dir, attrs, attrcount,
 80042a2:	68bb      	ldr	r3, [r7, #8]
 80042a4:	8a9b      	ldrh	r3, [r3, #20]
 80042a6:	9302      	str	r3, [sp, #8]
 80042a8:	2300      	movs	r3, #0
 80042aa:	9301      	str	r3, [sp, #4]
 80042ac:	68bb      	ldr	r3, [r7, #8]
 80042ae:	9300      	str	r3, [sp, #0]
 80042b0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80042b4:	683a      	ldr	r2, [r7, #0]
 80042b6:	68b9      	ldr	r1, [r7, #8]
 80042b8:	68f8      	ldr	r0, [r7, #12]
 80042ba:	f7ff fd1b 	bl	8003cf4 <lfs_dir_splittingcompact>
 80042be:	66f8      	str	r0, [r7, #108]	; 0x6c
            dir, 0, dir->count);
    if (state < 0) {
 80042c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	da01      	bge.n	80042ca <lfs_dir_relocatingcommit+0x3a6>
        return state;
 80042c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80042c8:	e0d6      	b.n	8004478 <lfs_dir_relocatingcommit+0x554>
    }

    goto fixmlist;
 80042ca:	bf00      	nop
    //
    // note we have to make two passes since the mdir passed to
    // lfs_dir_commit could also be in this list, and even then
    // we need to copy the pair so they don't get clobbered if we refetch
    // our mdir.
    lfs_block_t oldpair[2] = {pair[0], pair[1]};
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	64bb      	str	r3, [r7, #72]	; 0x48
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	64fb      	str	r3, [r7, #76]	; 0x4c
    for (struct lfs_mlist *d = lfs->mlist; d; d = d->next) {
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042dc:	663b      	str	r3, [r7, #96]	; 0x60
 80042de:	e0c6      	b.n	800446e <lfs_dir_relocatingcommit+0x54a>
        if (lfs_pair_cmp(d->m.pair, oldpair) == 0) {
 80042e0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80042e2:	3308      	adds	r3, #8
 80042e4:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80042e8:	4611      	mov	r1, r2
 80042ea:	4618      	mov	r0, r3
 80042ec:	f7fd f8fc 	bl	80014e8 <lfs_pair_cmp>
 80042f0:	4603      	mov	r3, r0
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	f040 80b8 	bne.w	8004468 <lfs_dir_relocatingcommit+0x544>
            d->m = *dir;
 80042f8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80042fa:	68ba      	ldr	r2, [r7, #8]
 80042fc:	f103 0408 	add.w	r4, r3, #8
 8004300:	4615      	mov	r5, r2
 8004302:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004304:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004306:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800430a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
            if (d->m.pair != pair) {
 800430e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004310:	3308      	adds	r3, #8
 8004312:	687a      	ldr	r2, [r7, #4]
 8004314:	429a      	cmp	r2, r3
 8004316:	f000 809d 	beq.w	8004454 <lfs_dir_relocatingcommit+0x530>
                for (int i = 0; i < attrcount; i++) {
 800431a:	2300      	movs	r3, #0
 800431c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800431e:	e07b      	b.n	8004418 <lfs_dir_relocatingcommit+0x4f4>
                    if (lfs_tag_type3(attrs[i].tag) == LFS_TYPE_DELETE &&
 8004320:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004322:	00db      	lsls	r3, r3, #3
 8004324:	683a      	ldr	r2, [r7, #0]
 8004326:	4413      	add	r3, r2
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	4618      	mov	r0, r3
 800432c:	f7fd f998 	bl	8001660 <lfs_tag_type3>
 8004330:	4603      	mov	r3, r0
 8004332:	461a      	mov	r2, r3
 8004334:	f240 43ff 	movw	r3, #1279	; 0x4ff
 8004338:	429a      	cmp	r2, r3
 800433a:	d115      	bne.n	8004368 <lfs_dir_relocatingcommit+0x444>
                            d->id == lfs_tag_id(attrs[i].tag)) {
 800433c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800433e:	889c      	ldrh	r4, [r3, #4]
 8004340:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004342:	00db      	lsls	r3, r3, #3
 8004344:	683a      	ldr	r2, [r7, #0]
 8004346:	4413      	add	r3, r2
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4618      	mov	r0, r3
 800434c:	f7fd f9b2 	bl	80016b4 <lfs_tag_id>
 8004350:	4603      	mov	r3, r0
                    if (lfs_tag_type3(attrs[i].tag) == LFS_TYPE_DELETE &&
 8004352:	429c      	cmp	r4, r3
 8004354:	d108      	bne.n	8004368 <lfs_dir_relocatingcommit+0x444>
                        d->m.pair[0] = LFS_BLOCK_NULL;
 8004356:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004358:	f04f 32ff 	mov.w	r2, #4294967295
 800435c:	609a      	str	r2, [r3, #8]
                        d->m.pair[1] = LFS_BLOCK_NULL;
 800435e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004360:	f04f 32ff 	mov.w	r2, #4294967295
 8004364:	60da      	str	r2, [r3, #12]
 8004366:	e054      	b.n	8004412 <lfs_dir_relocatingcommit+0x4ee>
                    } else if (lfs_tag_type3(attrs[i].tag) == LFS_TYPE_DELETE &&
 8004368:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800436a:	00db      	lsls	r3, r3, #3
 800436c:	683a      	ldr	r2, [r7, #0]
 800436e:	4413      	add	r3, r2
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	4618      	mov	r0, r3
 8004374:	f7fd f974 	bl	8001660 <lfs_tag_type3>
 8004378:	4603      	mov	r3, r0
 800437a:	461a      	mov	r2, r3
 800437c:	f240 43ff 	movw	r3, #1279	; 0x4ff
 8004380:	429a      	cmp	r2, r3
 8004382:	d11c      	bne.n	80043be <lfs_dir_relocatingcommit+0x49a>
                            d->id > lfs_tag_id(attrs[i].tag)) {
 8004384:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004386:	889c      	ldrh	r4, [r3, #4]
 8004388:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800438a:	00db      	lsls	r3, r3, #3
 800438c:	683a      	ldr	r2, [r7, #0]
 800438e:	4413      	add	r3, r2
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4618      	mov	r0, r3
 8004394:	f7fd f98e 	bl	80016b4 <lfs_tag_id>
 8004398:	4603      	mov	r3, r0
                    } else if (lfs_tag_type3(attrs[i].tag) == LFS_TYPE_DELETE &&
 800439a:	429c      	cmp	r4, r3
 800439c:	d90f      	bls.n	80043be <lfs_dir_relocatingcommit+0x49a>
                        d->id -= 1;
 800439e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80043a0:	889b      	ldrh	r3, [r3, #4]
 80043a2:	3b01      	subs	r3, #1
 80043a4:	b29a      	uxth	r2, r3
 80043a6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80043a8:	809a      	strh	r2, [r3, #4]
                        if (d->type == LFS_TYPE_DIR) {
 80043aa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80043ac:	799b      	ldrb	r3, [r3, #6]
 80043ae:	2b02      	cmp	r3, #2
 80043b0:	d12f      	bne.n	8004412 <lfs_dir_relocatingcommit+0x4ee>
                            ((lfs_dir_t*)d)->pos -= 1;
 80043b2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80043b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043b6:	1e5a      	subs	r2, r3, #1
 80043b8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80043ba:	629a      	str	r2, [r3, #40]	; 0x28
                        if (d->type == LFS_TYPE_DIR) {
 80043bc:	e029      	b.n	8004412 <lfs_dir_relocatingcommit+0x4ee>
                        }
                    } else if (lfs_tag_type3(attrs[i].tag) == LFS_TYPE_CREATE &&
 80043be:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80043c0:	00db      	lsls	r3, r3, #3
 80043c2:	683a      	ldr	r2, [r7, #0]
 80043c4:	4413      	add	r3, r2
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	4618      	mov	r0, r3
 80043ca:	f7fd f949 	bl	8001660 <lfs_tag_type3>
 80043ce:	4603      	mov	r3, r0
 80043d0:	461a      	mov	r2, r3
 80043d2:	f240 4301 	movw	r3, #1025	; 0x401
 80043d6:	429a      	cmp	r2, r3
 80043d8:	d11b      	bne.n	8004412 <lfs_dir_relocatingcommit+0x4ee>
                            d->id >= lfs_tag_id(attrs[i].tag)) {
 80043da:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80043dc:	889c      	ldrh	r4, [r3, #4]
 80043de:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80043e0:	00db      	lsls	r3, r3, #3
 80043e2:	683a      	ldr	r2, [r7, #0]
 80043e4:	4413      	add	r3, r2
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4618      	mov	r0, r3
 80043ea:	f7fd f963 	bl	80016b4 <lfs_tag_id>
 80043ee:	4603      	mov	r3, r0
                    } else if (lfs_tag_type3(attrs[i].tag) == LFS_TYPE_CREATE &&
 80043f0:	429c      	cmp	r4, r3
 80043f2:	d30e      	bcc.n	8004412 <lfs_dir_relocatingcommit+0x4ee>
                        d->id += 1;
 80043f4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80043f6:	889b      	ldrh	r3, [r3, #4]
 80043f8:	3301      	adds	r3, #1
 80043fa:	b29a      	uxth	r2, r3
 80043fc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80043fe:	809a      	strh	r2, [r3, #4]
                        if (d->type == LFS_TYPE_DIR) {
 8004400:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004402:	799b      	ldrb	r3, [r3, #6]
 8004404:	2b02      	cmp	r3, #2
 8004406:	d104      	bne.n	8004412 <lfs_dir_relocatingcommit+0x4ee>
                            ((lfs_dir_t*)d)->pos += 1;
 8004408:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800440a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800440c:	1c5a      	adds	r2, r3, #1
 800440e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004410:	629a      	str	r2, [r3, #40]	; 0x28
                for (int i = 0; i < attrcount; i++) {
 8004412:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004414:	3301      	adds	r3, #1
 8004416:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004418:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800441a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800441e:	429a      	cmp	r2, r3
 8004420:	f6ff af7e 	blt.w	8004320 <lfs_dir_relocatingcommit+0x3fc>
                        }
                    }
                }
            }

            while (d->id >= d->m.count && d->m.split) {
 8004424:	e016      	b.n	8004454 <lfs_dir_relocatingcommit+0x530>
                // we split and id is on tail now
                d->id -= d->m.count;
 8004426:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004428:	889a      	ldrh	r2, [r3, #4]
 800442a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800442c:	8b9b      	ldrh	r3, [r3, #28]
 800442e:	1ad3      	subs	r3, r2, r3
 8004430:	b29a      	uxth	r2, r3
 8004432:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004434:	809a      	strh	r2, [r3, #4]
                int err = lfs_dir_fetch(lfs, &d->m, d->m.tail);
 8004436:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004438:	f103 0108 	add.w	r1, r3, #8
 800443c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800443e:	3320      	adds	r3, #32
 8004440:	461a      	mov	r2, r3
 8004442:	68f8      	ldr	r0, [r7, #12]
 8004444:	f7fe fdbe 	bl	8002fc4 <lfs_dir_fetch>
 8004448:	6538      	str	r0, [r7, #80]	; 0x50
                if (err) {
 800444a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800444c:	2b00      	cmp	r3, #0
 800444e:	d001      	beq.n	8004454 <lfs_dir_relocatingcommit+0x530>
                    return err;
 8004450:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004452:	e011      	b.n	8004478 <lfs_dir_relocatingcommit+0x554>
            while (d->id >= d->m.count && d->m.split) {
 8004454:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004456:	889a      	ldrh	r2, [r3, #4]
 8004458:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800445a:	8b9b      	ldrh	r3, [r3, #28]
 800445c:	429a      	cmp	r2, r3
 800445e:	d303      	bcc.n	8004468 <lfs_dir_relocatingcommit+0x544>
 8004460:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004462:	7fdb      	ldrb	r3, [r3, #31]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d1de      	bne.n	8004426 <lfs_dir_relocatingcommit+0x502>
    for (struct lfs_mlist *d = lfs->mlist; d; d = d->next) {
 8004468:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	663b      	str	r3, [r7, #96]	; 0x60
 800446e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004470:	2b00      	cmp	r3, #0
 8004472:	f47f af35 	bne.w	80042e0 <lfs_dir_relocatingcommit+0x3bc>
                }
            }
        }
    }

    return state;
 8004476:	6efb      	ldr	r3, [r7, #108]	; 0x6c
}
 8004478:	4618      	mov	r0, r3
 800447a:	3770      	adds	r7, #112	; 0x70
 800447c:	46bd      	mov	sp, r7
 800447e:	bdb0      	pop	{r4, r5, r7, pc}
 8004480:	0800f798 	.word	0x0800f798
 8004484:	08010008 	.word	0x08010008
 8004488:	0800f64c 	.word	0x0800f64c

0800448c <lfs_dir_orphaningcommit>:
#endif

#ifndef LFS_READONLY
static int lfs_dir_orphaningcommit(lfs_t *lfs, lfs_mdir_t *dir,
        const struct lfs_mattr *attrs, int attrcount) {
 800448c:	b5b0      	push	{r4, r5, r7, lr}
 800448e:	b0bc      	sub	sp, #240	; 0xf0
 8004490:	af04      	add	r7, sp, #16
 8004492:	60f8      	str	r0, [r7, #12]
 8004494:	60b9      	str	r1, [r7, #8]
 8004496:	607a      	str	r2, [r7, #4]
 8004498:	603b      	str	r3, [r7, #0]
    // check for any inline files that aren't RAM backed and
    // forcefully evict them, needed for filesystem consistency
    for (lfs_file_t *f = (lfs_file_t*)lfs->mlist; f; f = f->next) {
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800449e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80044a2:	e045      	b.n	8004530 <lfs_dir_orphaningcommit+0xa4>
        if (dir != &f->m && lfs_pair_cmp(f->m.pair, dir->pair) == 0 &&
 80044a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80044a8:	3308      	adds	r3, #8
 80044aa:	68ba      	ldr	r2, [r7, #8]
 80044ac:	429a      	cmp	r2, r3
 80044ae:	d03a      	beq.n	8004526 <lfs_dir_orphaningcommit+0x9a>
 80044b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80044b4:	3308      	adds	r3, #8
 80044b6:	68ba      	ldr	r2, [r7, #8]
 80044b8:	4611      	mov	r1, r2
 80044ba:	4618      	mov	r0, r3
 80044bc:	f7fd f814 	bl	80014e8 <lfs_pair_cmp>
 80044c0:	4603      	mov	r3, r0
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d12f      	bne.n	8004526 <lfs_dir_orphaningcommit+0x9a>
                f->type == LFS_TYPE_REG && (f->flags & LFS_F_INLINE) &&
 80044c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80044ca:	799b      	ldrb	r3, [r3, #6]
        if (dir != &f->m && lfs_pair_cmp(f->m.pair, dir->pair) == 0 &&
 80044cc:	2b01      	cmp	r3, #1
 80044ce:	d12a      	bne.n	8004526 <lfs_dir_orphaningcommit+0x9a>
                f->type == LFS_TYPE_REG && (f->flags & LFS_F_INLINE) &&
 80044d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80044d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d023      	beq.n	8004526 <lfs_dir_orphaningcommit+0x9a>
                f->ctz.size > lfs->cfg->cache_size) {
 80044de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80044e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80044e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                f->type == LFS_TYPE_REG && (f->flags & LFS_F_INLINE) &&
 80044ea:	429a      	cmp	r2, r3
 80044ec:	d91b      	bls.n	8004526 <lfs_dir_orphaningcommit+0x9a>
            int err = lfs_file_outline(lfs, f);
 80044ee:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 80044f2:	68f8      	ldr	r0, [r7, #12]
 80044f4:	f000 fff0 	bl	80054d8 <lfs_file_outline>
 80044f8:	f8c7 00b4 	str.w	r0, [r7, #180]	; 0xb4
            if (err) {
 80044fc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004500:	2b00      	cmp	r3, #0
 8004502:	d002      	beq.n	800450a <lfs_dir_orphaningcommit+0x7e>
                return err;
 8004504:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004508:	e2ad      	b.n	8004a66 <lfs_dir_orphaningcommit+0x5da>
            }

            err = lfs_file_flush(lfs, f);
 800450a:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 800450e:	68f8      	ldr	r0, [r7, #12]
 8004510:	f001 f804 	bl	800551c <lfs_file_flush>
 8004514:	f8c7 00b4 	str.w	r0, [r7, #180]	; 0xb4
            if (err) {
 8004518:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800451c:	2b00      	cmp	r3, #0
 800451e:	d002      	beq.n	8004526 <lfs_dir_orphaningcommit+0x9a>
                return err;
 8004520:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004524:	e29f      	b.n	8004a66 <lfs_dir_orphaningcommit+0x5da>
    for (lfs_file_t *f = (lfs_file_t*)lfs->mlist; f; f = f->next) {
 8004526:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8004530:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004534:	2b00      	cmp	r3, #0
 8004536:	d1b5      	bne.n	80044a4 <lfs_dir_orphaningcommit+0x18>
            }
        }
    }

    lfs_block_t lpair[2] = {dir->pair[0], dir->pair[1]};
 8004538:	68bb      	ldr	r3, [r7, #8]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004540:	68bb      	ldr	r3, [r7, #8]
 8004542:	685b      	ldr	r3, [r3, #4]
 8004544:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    lfs_mdir_t ldir = *dir;
 8004548:	68bb      	ldr	r3, [r7, #8]
 800454a:	f107 048c 	add.w	r4, r7, #140	; 0x8c
 800454e:	461d      	mov	r5, r3
 8004550:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004552:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004554:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8004558:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    lfs_mdir_t pdir;
    int state = lfs_dir_relocatingcommit(lfs, &ldir, dir->pair,
 800455c:	68ba      	ldr	r2, [r7, #8]
 800455e:	f107 018c 	add.w	r1, r7, #140	; 0x8c
 8004562:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8004566:	9301      	str	r3, [sp, #4]
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	9300      	str	r3, [sp, #0]
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	68f8      	ldr	r0, [r7, #12]
 8004570:	f7ff fcd8 	bl	8003f24 <lfs_dir_relocatingcommit>
 8004574:	f8c7 00d8 	str.w	r0, [r7, #216]	; 0xd8
            attrs, attrcount, &pdir);
    if (state < 0) {
 8004578:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800457c:	2b00      	cmp	r3, #0
 800457e:	da02      	bge.n	8004586 <lfs_dir_orphaningcommit+0xfa>
        return state;
 8004580:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004584:	e26f      	b.n	8004a66 <lfs_dir_orphaningcommit+0x5da>
    }

    // update if we're not in mlist, note we may have already been
    // updated if we are in mlist
    if (lfs_pair_cmp(dir->pair, lpair) == 0) {
 8004586:	68bb      	ldr	r3, [r7, #8]
 8004588:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 800458c:	4611      	mov	r1, r2
 800458e:	4618      	mov	r0, r3
 8004590:	f7fc ffaa 	bl	80014e8 <lfs_pair_cmp>
 8004594:	4603      	mov	r3, r0
 8004596:	2b00      	cmp	r3, #0
 8004598:	d109      	bne.n	80045ae <lfs_dir_orphaningcommit+0x122>
        *dir = ldir;
 800459a:	68bb      	ldr	r3, [r7, #8]
 800459c:	461d      	mov	r5, r3
 800459e:	f107 048c 	add.w	r4, r7, #140	; 0x8c
 80045a2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80045a4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80045a6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80045aa:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
    // commit was successful, but may require other changes in the
    // filesystem, these would normally be tail recursive, but we have
    // flattened them here avoid unbounded stack usage

    // need to drop?
    if (state == LFS_OK_DROPPED) {
 80045ae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80045b2:	2b02      	cmp	r3, #2
 80045b4:	d14a      	bne.n	800464c <lfs_dir_orphaningcommit+0x1c0>
        // steal state
        int err = lfs_dir_getgstate(lfs, dir, &lfs->gdelta);
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	3348      	adds	r3, #72	; 0x48
 80045ba:	461a      	mov	r2, r3
 80045bc:	68b9      	ldr	r1, [r7, #8]
 80045be:	68f8      	ldr	r0, [r7, #12]
 80045c0:	f7fe fd1c 	bl	8002ffc <lfs_dir_getgstate>
 80045c4:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4
        if (err) {
 80045c8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d002      	beq.n	80045d6 <lfs_dir_orphaningcommit+0x14a>
            return err;
 80045d0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80045d4:	e247      	b.n	8004a66 <lfs_dir_orphaningcommit+0x5da>
        }

        // steal tail, note that this can't create a recursive drop
        lpair[0] = pdir.pair[0];
 80045d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80045d8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
        lpair[1] = pdir.pair[1];
 80045dc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80045de:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
        lfs_pair_tole32(dir->tail);
 80045e2:	68bb      	ldr	r3, [r7, #8]
 80045e4:	3318      	adds	r3, #24
 80045e6:	4618      	mov	r0, r3
 80045e8:	f7fc ffef 	bl	80015ca <lfs_pair_tole32>
        state = lfs_dir_relocatingcommit(lfs, &pdir, lpair, LFS_MKATTRS(
 80045ec:	68bb      	ldr	r3, [r7, #8]
 80045ee:	7ddb      	ldrb	r3, [r3, #23]
 80045f0:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 80045f4:	051a      	lsls	r2, r3, #20
 80045f6:	4bc2      	ldr	r3, [pc, #776]	; (8004900 <lfs_dir_orphaningcommit+0x474>)
 80045f8:	4313      	orrs	r3, r2
 80045fa:	667b      	str	r3, [r7, #100]	; 0x64
 80045fc:	68bb      	ldr	r3, [r7, #8]
 80045fe:	3318      	adds	r3, #24
 8004600:	66bb      	str	r3, [r7, #104]	; 0x68
 8004602:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8004606:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 800460a:	f107 016c 	add.w	r1, r7, #108	; 0x6c
 800460e:	2000      	movs	r0, #0
 8004610:	9001      	str	r0, [sp, #4]
 8004612:	2001      	movs	r0, #1
 8004614:	9000      	str	r0, [sp, #0]
 8004616:	68f8      	ldr	r0, [r7, #12]
 8004618:	f7ff fc84 	bl	8003f24 <lfs_dir_relocatingcommit>
 800461c:	f8c7 00d8 	str.w	r0, [r7, #216]	; 0xd8
                    {LFS_MKTAG(LFS_TYPE_TAIL + dir->split, 0x3ff, 8),
                        dir->tail}),
                NULL);
        lfs_pair_fromle32(dir->tail);
 8004620:	68bb      	ldr	r3, [r7, #8]
 8004622:	3318      	adds	r3, #24
 8004624:	4618      	mov	r0, r3
 8004626:	f7fc ffb6 	bl	8001596 <lfs_pair_fromle32>
        if (state < 0) {
 800462a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800462e:	2b00      	cmp	r3, #0
 8004630:	da02      	bge.n	8004638 <lfs_dir_orphaningcommit+0x1ac>
            return state;
 8004632:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004636:	e216      	b.n	8004a66 <lfs_dir_orphaningcommit+0x5da>
        }

        ldir = pdir;
 8004638:	f107 048c 	add.w	r4, r7, #140	; 0x8c
 800463c:	f107 056c 	add.w	r5, r7, #108	; 0x6c
 8004640:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004642:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004644:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8004648:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    }

    // need to relocate?
    bool orphans = false;
 800464c:	2300      	movs	r3, #0
 800464e:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
    while (state == LFS_OK_RELOCATED) {
 8004652:	e1fc      	b.n	8004a4e <lfs_dir_orphaningcommit+0x5c2>
        LFS_DEBUG("Relocating {0x%"PRIx32", 0x%"PRIx32"} "
 8004654:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 8004658:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800465c:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8004660:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004664:	4ca7      	ldr	r4, [pc, #668]	; (8004904 <lfs_dir_orphaningcommit+0x478>)
 8004666:	9403      	str	r4, [sp, #12]
 8004668:	9102      	str	r1, [sp, #8]
 800466a:	9201      	str	r2, [sp, #4]
 800466c:	9300      	str	r3, [sp, #0]
 800466e:	4603      	mov	r3, r0
 8004670:	f640 02c4 	movw	r2, #2244	; 0x8c4
 8004674:	49a4      	ldr	r1, [pc, #656]	; (8004908 <lfs_dir_orphaningcommit+0x47c>)
 8004676:	48a5      	ldr	r0, [pc, #660]	; (800490c <lfs_dir_orphaningcommit+0x480>)
 8004678:	f00a f9c6 	bl	800ea08 <iprintf>
                    "-> {0x%"PRIx32", 0x%"PRIx32"}",
                lpair[0], lpair[1], ldir.pair[0], ldir.pair[1]);
        state = 0;
 800467c:	2300      	movs	r3, #0
 800467e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8

        // update internal root
        if (lfs_pair_cmp(lpair, lfs->root) == 0) {
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	f103 0220 	add.w	r2, r3, #32
 8004688:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800468c:	4611      	mov	r1, r2
 800468e:	4618      	mov	r0, r3
 8004690:	f7fc ff2a 	bl	80014e8 <lfs_pair_cmp>
 8004694:	4603      	mov	r3, r0
 8004696:	2b00      	cmp	r3, #0
 8004698:	d107      	bne.n	80046aa <lfs_dir_orphaningcommit+0x21e>
            lfs->root[0] = ldir.pair[0];
 800469a:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	621a      	str	r2, [r3, #32]
            lfs->root[1] = ldir.pair[1];
 80046a2:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	625a      	str	r2, [r3, #36]	; 0x24
        }

        // update internally tracked dirs
        for (struct lfs_mlist *d = lfs->mlist; d; d = d->next) {
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046ae:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80046b2:	e037      	b.n	8004724 <lfs_dir_orphaningcommit+0x298>
            if (lfs_pair_cmp(lpair, d->m.pair) == 0) {
 80046b4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80046b8:	f103 0208 	add.w	r2, r3, #8
 80046bc:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80046c0:	4611      	mov	r1, r2
 80046c2:	4618      	mov	r0, r3
 80046c4:	f7fc ff10 	bl	80014e8 <lfs_pair_cmp>
 80046c8:	4603      	mov	r3, r0
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d109      	bne.n	80046e2 <lfs_dir_orphaningcommit+0x256>
                d->m.pair[0] = ldir.pair[0];
 80046ce:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 80046d2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80046d6:	609a      	str	r2, [r3, #8]
                d->m.pair[1] = ldir.pair[1];
 80046d8:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 80046dc:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80046e0:	60da      	str	r2, [r3, #12]
            }

            if (d->type == LFS_TYPE_DIR &&
 80046e2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80046e6:	799b      	ldrb	r3, [r3, #6]
 80046e8:	2b02      	cmp	r3, #2
 80046ea:	d116      	bne.n	800471a <lfs_dir_orphaningcommit+0x28e>
                    lfs_pair_cmp(lpair, ((lfs_dir_t*)d)->head) == 0) {
 80046ec:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80046f0:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 80046f4:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80046f8:	4611      	mov	r1, r2
 80046fa:	4618      	mov	r0, r3
 80046fc:	f7fc fef4 	bl	80014e8 <lfs_pair_cmp>
 8004700:	4603      	mov	r3, r0
            if (d->type == LFS_TYPE_DIR &&
 8004702:	2b00      	cmp	r3, #0
 8004704:	d109      	bne.n	800471a <lfs_dir_orphaningcommit+0x28e>
                ((lfs_dir_t*)d)->head[0] = ldir.pair[0];
 8004706:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800470a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800470e:	62da      	str	r2, [r3, #44]	; 0x2c
                ((lfs_dir_t*)d)->head[1] = ldir.pair[1];
 8004710:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8004714:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8004718:	631a      	str	r2, [r3, #48]	; 0x30
        for (struct lfs_mlist *d = lfs->mlist; d; d = d->next) {
 800471a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004724:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8004728:	2b00      	cmp	r3, #0
 800472a:	d1c3      	bne.n	80046b4 <lfs_dir_orphaningcommit+0x228>
            }
        }

        // find parent
        lfs_stag_t tag = lfs_fs_parent(lfs, lpair, &pdir);
 800472c:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 8004730:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004734:	4619      	mov	r1, r3
 8004736:	68f8      	ldr	r0, [r7, #12]
 8004738:	f002 f8ec 	bl	8006914 <lfs_fs_parent>
 800473c:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
        if (tag < 0 && tag != LFS_ERR_NOENT) {
 8004740:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004744:	2b00      	cmp	r3, #0
 8004746:	da07      	bge.n	8004758 <lfs_dir_orphaningcommit+0x2cc>
 8004748:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800474c:	f113 0f02 	cmn.w	r3, #2
 8004750:	d002      	beq.n	8004758 <lfs_dir_orphaningcommit+0x2cc>
            return tag;
 8004752:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004756:	e186      	b.n	8004a66 <lfs_dir_orphaningcommit+0x5da>
        }

        bool hasparent = (tag != LFS_ERR_NOENT);
 8004758:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800475c:	f113 0f02 	cmn.w	r3, #2
 8004760:	bf14      	ite	ne
 8004762:	2301      	movne	r3, #1
 8004764:	2300      	moveq	r3, #0
 8004766:	f887 30c3 	strb.w	r3, [r7, #195]	; 0xc3
        if (tag != LFS_ERR_NOENT) {
 800476a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800476e:	f113 0f02 	cmn.w	r3, #2
 8004772:	f000 809e 	beq.w	80048b2 <lfs_dir_orphaningcommit+0x426>
            // note that if we have a parent, we must have a pred, so this will
            // always create an orphan
            int err = lfs_fs_preporphans(lfs, +1);
 8004776:	2101      	movs	r1, #1
 8004778:	68f8      	ldr	r0, [r7, #12]
 800477a:	f002 f921 	bl	80069c0 <lfs_fs_preporphans>
 800477e:	f8c7 00bc 	str.w	r0, [r7, #188]	; 0xbc
            if (err) {
 8004782:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004786:	2b00      	cmp	r3, #0
 8004788:	d002      	beq.n	8004790 <lfs_dir_orphaningcommit+0x304>
                return err;
 800478a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800478e:	e16a      	b.n	8004a66 <lfs_dir_orphaningcommit+0x5da>
            }

            // fix pending move in this pair? this looks like an optimization but
            // is in fact _required_ since relocating may outdate the move.
            uint16_t moveid = 0x3ff;
 8004790:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8004794:	f8a7 30ca 	strh.w	r3, [r7, #202]	; 0xca
            if (lfs_gstate_hasmovehere(&lfs->gstate, pdir.pair)) {
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	3330      	adds	r3, #48	; 0x30
 800479c:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 80047a0:	4611      	mov	r1, r2
 80047a2:	4618      	mov	r0, r3
 80047a4:	f7fd f82e 	bl	8001804 <lfs_gstate_hasmovehere>
 80047a8:	4603      	mov	r3, r0
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d02d      	beq.n	800480a <lfs_dir_orphaningcommit+0x37e>
                moveid = lfs_tag_id(lfs->gstate.tag);
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047b2:	4618      	mov	r0, r3
 80047b4:	f7fc ff7e 	bl	80016b4 <lfs_tag_id>
 80047b8:	4603      	mov	r3, r0
 80047ba:	f8a7 30ca 	strh.w	r3, [r7, #202]	; 0xca
                LFS_DEBUG("Fixing move while relocating "
 80047be:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 80047c0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80047c2:	f8b7 20ca 	ldrh.w	r2, [r7, #202]	; 0xca
 80047c6:	484f      	ldr	r0, [pc, #316]	; (8004904 <lfs_dir_orphaningcommit+0x478>)
 80047c8:	9002      	str	r0, [sp, #8]
 80047ca:	9201      	str	r2, [sp, #4]
 80047cc:	9300      	str	r3, [sp, #0]
 80047ce:	460b      	mov	r3, r1
 80047d0:	f640 02f1 	movw	r2, #2289	; 0x8f1
 80047d4:	494c      	ldr	r1, [pc, #304]	; (8004908 <lfs_dir_orphaningcommit+0x47c>)
 80047d6:	484e      	ldr	r0, [pc, #312]	; (8004910 <lfs_dir_orphaningcommit+0x484>)
 80047d8:	f00a f916 	bl	800ea08 <iprintf>
                        "{0x%"PRIx32", 0x%"PRIx32"} 0x%"PRIx16"\n",
                        pdir.pair[0], pdir.pair[1], moveid);
                lfs_fs_prepmove(lfs, 0x3ff, NULL);
 80047dc:	2200      	movs	r2, #0
 80047de:	f240 31ff 	movw	r1, #1023	; 0x3ff
 80047e2:	68f8      	ldr	r0, [r7, #12]
 80047e4:	f002 f926 	bl	8006a34 <lfs_fs_prepmove>
                if (moveid < lfs_tag_id(tag)) {
 80047e8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80047ec:	4618      	mov	r0, r3
 80047ee:	f7fc ff61 	bl	80016b4 <lfs_tag_id>
 80047f2:	4603      	mov	r3, r0
 80047f4:	461a      	mov	r2, r3
 80047f6:	f8b7 30ca 	ldrh.w	r3, [r7, #202]	; 0xca
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d205      	bcs.n	800480a <lfs_dir_orphaningcommit+0x37e>
                    tag -= LFS_MKTAG(0, 1, 0);
 80047fe:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004802:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8004806:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
                }
            }

            lfs_block_t ppair[2] = {pdir.pair[0], pdir.pair[1]};
 800480a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800480c:	657b      	str	r3, [r7, #84]	; 0x54
 800480e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004810:	65bb      	str	r3, [r7, #88]	; 0x58
            lfs_pair_tole32(ldir.pair);
 8004812:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8004816:	4618      	mov	r0, r3
 8004818:	f7fc fed7 	bl	80015ca <lfs_pair_tole32>
            state = lfs_dir_relocatingcommit(lfs, &pdir, ppair, LFS_MKATTRS(
 800481c:	f8b7 30ca 	ldrh.w	r3, [r7, #202]	; 0xca
 8004820:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8004824:	4293      	cmp	r3, r2
 8004826:	d007      	beq.n	8004838 <lfs_dir_orphaningcommit+0x3ac>
 8004828:	f8b7 30ca 	ldrh.w	r3, [r7, #202]	; 0xca
 800482c:	029b      	lsls	r3, r3, #10
 800482e:	f043 439f 	orr.w	r3, r3, #1333788672	; 0x4f800000
 8004832:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
 8004836:	e000      	b.n	800483a <lfs_dir_orphaningcommit+0x3ae>
 8004838:	2300      	movs	r3, #0
 800483a:	647b      	str	r3, [r7, #68]	; 0x44
 800483c:	2300      	movs	r3, #0
 800483e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004840:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004844:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004846:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800484a:	653b      	str	r3, [r7, #80]	; 0x50
 800484c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8004850:	f107 0254 	add.w	r2, r7, #84	; 0x54
 8004854:	f107 016c 	add.w	r1, r7, #108	; 0x6c
 8004858:	2000      	movs	r0, #0
 800485a:	9001      	str	r0, [sp, #4]
 800485c:	2002      	movs	r0, #2
 800485e:	9000      	str	r0, [sp, #0]
 8004860:	68f8      	ldr	r0, [r7, #12]
 8004862:	f7ff fb5f 	bl	8003f24 <lfs_dir_relocatingcommit>
 8004866:	f8c7 00d8 	str.w	r0, [r7, #216]	; 0xd8
                        {LFS_MKTAG_IF(moveid != 0x3ff,
                            LFS_TYPE_DELETE, moveid, 0), NULL},
                        {tag, ldir.pair}),
                    NULL);
            lfs_pair_fromle32(ldir.pair);
 800486a:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800486e:	4618      	mov	r0, r3
 8004870:	f7fc fe91 	bl	8001596 <lfs_pair_fromle32>
            if (state < 0) {
 8004874:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004878:	2b00      	cmp	r3, #0
 800487a:	da02      	bge.n	8004882 <lfs_dir_orphaningcommit+0x3f6>
                return state;
 800487c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004880:	e0f1      	b.n	8004a66 <lfs_dir_orphaningcommit+0x5da>
            }

            if (state == LFS_OK_RELOCATED) {
 8004882:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004886:	2b01      	cmp	r3, #1
 8004888:	d113      	bne.n	80048b2 <lfs_dir_orphaningcommit+0x426>
                lpair[0] = ppair[0];
 800488a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800488c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
                lpair[1] = ppair[1];
 8004890:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004892:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
                ldir = pdir;
 8004896:	f107 048c 	add.w	r4, r7, #140	; 0x8c
 800489a:	f107 056c 	add.w	r5, r7, #108	; 0x6c
 800489e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80048a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80048a2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80048a6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
                orphans = true;
 80048aa:	2301      	movs	r3, #1
 80048ac:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 80048b0:	e0cd      	b.n	8004a4e <lfs_dir_orphaningcommit+0x5c2>
                continue;
            }
        }

        // find pred
        int err = lfs_fs_pred(lfs, lpair, &pdir);
 80048b2:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 80048b6:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80048ba:	4619      	mov	r1, r3
 80048bc:	68f8      	ldr	r0, [r7, #12]
 80048be:	f001 ffa1 	bl	8006804 <lfs_fs_pred>
 80048c2:	f8c7 00b8 	str.w	r0, [r7, #184]	; 0xb8
        if (err && err != LFS_ERR_NOENT) {
 80048c6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d007      	beq.n	80048de <lfs_dir_orphaningcommit+0x452>
 80048ce:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80048d2:	f113 0f02 	cmn.w	r3, #2
 80048d6:	d002      	beq.n	80048de <lfs_dir_orphaningcommit+0x452>
            return err;
 80048d8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80048dc:	e0c3      	b.n	8004a66 <lfs_dir_orphaningcommit+0x5da>
        }
        LFS_ASSERT(!(hasparent && err == LFS_ERR_NOENT));
 80048de:	f897 30c3 	ldrb.w	r3, [r7, #195]	; 0xc3
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d01a      	beq.n	800491c <lfs_dir_orphaningcommit+0x490>
 80048e6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80048ea:	f113 0f02 	cmn.w	r3, #2
 80048ee:	d115      	bne.n	800491c <lfs_dir_orphaningcommit+0x490>
 80048f0:	4b08      	ldr	r3, [pc, #32]	; (8004914 <lfs_dir_orphaningcommit+0x488>)
 80048f2:	4a09      	ldr	r2, [pc, #36]	; (8004918 <lfs_dir_orphaningcommit+0x48c>)
 80048f4:	f640 1114 	movw	r1, #2324	; 0x914
 80048f8:	4803      	ldr	r0, [pc, #12]	; (8004908 <lfs_dir_orphaningcommit+0x47c>)
 80048fa:	f009 fc27 	bl	800e14c <__assert_func>
 80048fe:	bf00      	nop
 8004900:	000ffc08 	.word	0x000ffc08
 8004904:	0800f740 	.word	0x0800f740
 8004908:	0800f64c 	.word	0x0800f64c
 800490c:	0800f8c0 	.word	0x0800f8c0
 8004910:	0800f8fc 	.word	0x0800f8fc
 8004914:	0800f940 	.word	0x0800f940
 8004918:	08010024 	.word	0x08010024

        // if we can't find dir, it must be new
        if (err != LFS_ERR_NOENT) {
 800491c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004920:	f113 0f02 	cmn.w	r3, #2
 8004924:	f000 8093 	beq.w	8004a4e <lfs_dir_orphaningcommit+0x5c2>
            if (lfs_gstate_hasorphans(&lfs->gstate)) {
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	3330      	adds	r3, #48	; 0x30
 800492c:	4618      	mov	r0, r3
 800492e:	f7fc ff34 	bl	800179a <lfs_gstate_hasorphans>
 8004932:	4603      	mov	r3, r0
 8004934:	2b00      	cmp	r3, #0
 8004936:	d011      	beq.n	800495c <lfs_dir_orphaningcommit+0x4d0>
                // next step, clean up orphans
                err = lfs_fs_preporphans(lfs, -hasparent);
 8004938:	f897 30c3 	ldrb.w	r3, [r7, #195]	; 0xc3
 800493c:	425b      	negs	r3, r3
 800493e:	b2db      	uxtb	r3, r3
 8004940:	b25b      	sxtb	r3, r3
 8004942:	4619      	mov	r1, r3
 8004944:	68f8      	ldr	r0, [r7, #12]
 8004946:	f002 f83b 	bl	80069c0 <lfs_fs_preporphans>
 800494a:	f8c7 00b8 	str.w	r0, [r7, #184]	; 0xb8
                if (err) {
 800494e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004952:	2b00      	cmp	r3, #0
 8004954:	d002      	beq.n	800495c <lfs_dir_orphaningcommit+0x4d0>
                    return err;
 8004956:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800495a:	e084      	b.n	8004a66 <lfs_dir_orphaningcommit+0x5da>
                }
            }

            // fix pending move in this pair? this looks like an optimization
            // but is in fact _required_ since relocating may outdate the move.
            uint16_t moveid = 0x3ff;
 800495c:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8004960:	f8a7 30c8 	strh.w	r3, [r7, #200]	; 0xc8
            if (lfs_gstate_hasmovehere(&lfs->gstate, pdir.pair)) {
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	3330      	adds	r3, #48	; 0x30
 8004968:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 800496c:	4611      	mov	r1, r2
 800496e:	4618      	mov	r0, r3
 8004970:	f7fc ff48 	bl	8001804 <lfs_gstate_hasmovehere>
 8004974:	4603      	mov	r3, r0
 8004976:	2b00      	cmp	r3, #0
 8004978:	d01c      	beq.n	80049b4 <lfs_dir_orphaningcommit+0x528>
                moveid = lfs_tag_id(lfs->gstate.tag);
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800497e:	4618      	mov	r0, r3
 8004980:	f7fc fe98 	bl	80016b4 <lfs_tag_id>
 8004984:	4603      	mov	r3, r0
 8004986:	f8a7 30c8 	strh.w	r3, [r7, #200]	; 0xc8
                LFS_DEBUG("Fixing move while relocating "
 800498a:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800498c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800498e:	f8b7 20c8 	ldrh.w	r2, [r7, #200]	; 0xc8
 8004992:	4837      	ldr	r0, [pc, #220]	; (8004a70 <lfs_dir_orphaningcommit+0x5e4>)
 8004994:	9002      	str	r0, [sp, #8]
 8004996:	9201      	str	r2, [sp, #4]
 8004998:	9300      	str	r3, [sp, #0]
 800499a:	460b      	mov	r3, r1
 800499c:	f640 1225 	movw	r2, #2341	; 0x925
 80049a0:	4934      	ldr	r1, [pc, #208]	; (8004a74 <lfs_dir_orphaningcommit+0x5e8>)
 80049a2:	4835      	ldr	r0, [pc, #212]	; (8004a78 <lfs_dir_orphaningcommit+0x5ec>)
 80049a4:	f00a f830 	bl	800ea08 <iprintf>
                        "{0x%"PRIx32", 0x%"PRIx32"} 0x%"PRIx16"\n",
                        pdir.pair[0], pdir.pair[1], moveid);
                lfs_fs_prepmove(lfs, 0x3ff, NULL);
 80049a8:	2200      	movs	r2, #0
 80049aa:	f240 31ff 	movw	r1, #1023	; 0x3ff
 80049ae:	68f8      	ldr	r0, [r7, #12]
 80049b0:	f002 f840 	bl	8006a34 <lfs_fs_prepmove>
            }

            // replace bad pair, either we clean up desync, or no desync occured
            lpair[0] = pdir.pair[0];
 80049b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049b6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
            lpair[1] = pdir.pair[1];
 80049ba:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80049bc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
            lfs_pair_tole32(ldir.pair);
 80049c0:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80049c4:	4618      	mov	r0, r3
 80049c6:	f7fc fe00 	bl	80015ca <lfs_pair_tole32>
            state = lfs_dir_relocatingcommit(lfs, &pdir, lpair, LFS_MKATTRS(
 80049ca:	f8b7 30c8 	ldrh.w	r3, [r7, #200]	; 0xc8
 80049ce:	f240 32ff 	movw	r2, #1023	; 0x3ff
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d007      	beq.n	80049e6 <lfs_dir_orphaningcommit+0x55a>
 80049d6:	f8b7 30c8 	ldrh.w	r3, [r7, #200]	; 0xc8
 80049da:	029b      	lsls	r3, r3, #10
 80049dc:	f043 439f 	orr.w	r3, r3, #1333788672	; 0x4f800000
 80049e0:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
 80049e4:	e000      	b.n	80049e8 <lfs_dir_orphaningcommit+0x55c>
 80049e6:	2300      	movs	r3, #0
 80049e8:	627b      	str	r3, [r7, #36]	; 0x24
 80049ea:	2300      	movs	r3, #0
 80049ec:	62bb      	str	r3, [r7, #40]	; 0x28
 80049ee:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 80049f2:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 80049f6:	051a      	lsls	r2, r3, #20
 80049f8:	4b20      	ldr	r3, [pc, #128]	; (8004a7c <lfs_dir_orphaningcommit+0x5f0>)
 80049fa:	4313      	orrs	r3, r2
 80049fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80049fe:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8004a02:	633b      	str	r3, [r7, #48]	; 0x30
 8004a04:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004a08:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8004a0c:	f107 016c 	add.w	r1, r7, #108	; 0x6c
 8004a10:	2000      	movs	r0, #0
 8004a12:	9001      	str	r0, [sp, #4]
 8004a14:	2002      	movs	r0, #2
 8004a16:	9000      	str	r0, [sp, #0]
 8004a18:	68f8      	ldr	r0, [r7, #12]
 8004a1a:	f7ff fa83 	bl	8003f24 <lfs_dir_relocatingcommit>
 8004a1e:	f8c7 00d8 	str.w	r0, [r7, #216]	; 0xd8
                        {LFS_MKTAG_IF(moveid != 0x3ff,
                            LFS_TYPE_DELETE, moveid, 0), NULL},
                        {LFS_MKTAG(LFS_TYPE_TAIL + pdir.split, 0x3ff, 8),
                            ldir.pair}),
                    NULL);
            lfs_pair_fromle32(ldir.pair);
 8004a22:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8004a26:	4618      	mov	r0, r3
 8004a28:	f7fc fdb5 	bl	8001596 <lfs_pair_fromle32>
            if (state < 0) {
 8004a2c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	da02      	bge.n	8004a3a <lfs_dir_orphaningcommit+0x5ae>
                return state;
 8004a34:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004a38:	e015      	b.n	8004a66 <lfs_dir_orphaningcommit+0x5da>
            }

            ldir = pdir;
 8004a3a:	f107 048c 	add.w	r4, r7, #140	; 0x8c
 8004a3e:	f107 056c 	add.w	r5, r7, #108	; 0x6c
 8004a42:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004a44:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004a46:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8004a4a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    while (state == LFS_OK_RELOCATED) {
 8004a4e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004a52:	2b01      	cmp	r3, #1
 8004a54:	f43f adfe 	beq.w	8004654 <lfs_dir_orphaningcommit+0x1c8>
        }
    }

    return orphans ? LFS_OK_ORPHANED : 0;
 8004a58:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d001      	beq.n	8004a64 <lfs_dir_orphaningcommit+0x5d8>
 8004a60:	2303      	movs	r3, #3
 8004a62:	e000      	b.n	8004a66 <lfs_dir_orphaningcommit+0x5da>
 8004a64:	2300      	movs	r3, #0
}
 8004a66:	4618      	mov	r0, r3
 8004a68:	37e0      	adds	r7, #224	; 0xe0
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bdb0      	pop	{r4, r5, r7, pc}
 8004a6e:	bf00      	nop
 8004a70:	0800f740 	.word	0x0800f740
 8004a74:	0800f64c 	.word	0x0800f64c
 8004a78:	0800f8fc 	.word	0x0800f8fc
 8004a7c:	000ffc08 	.word	0x000ffc08

08004a80 <lfs_dir_commit>:
#endif

#ifndef LFS_READONLY
static int lfs_dir_commit(lfs_t *lfs, lfs_mdir_t *dir,
        const struct lfs_mattr *attrs, int attrcount) {
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b086      	sub	sp, #24
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	60f8      	str	r0, [r7, #12]
 8004a88:	60b9      	str	r1, [r7, #8]
 8004a8a:	607a      	str	r2, [r7, #4]
 8004a8c:	603b      	str	r3, [r7, #0]
    int orphans = lfs_dir_orphaningcommit(lfs, dir, attrs, attrcount);
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	687a      	ldr	r2, [r7, #4]
 8004a92:	68b9      	ldr	r1, [r7, #8]
 8004a94:	68f8      	ldr	r0, [r7, #12]
 8004a96:	f7ff fcf9 	bl	800448c <lfs_dir_orphaningcommit>
 8004a9a:	6178      	str	r0, [r7, #20]
    if (orphans < 0) {
 8004a9c:	697b      	ldr	r3, [r7, #20]
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	da01      	bge.n	8004aa6 <lfs_dir_commit+0x26>
        return orphans;
 8004aa2:	697b      	ldr	r3, [r7, #20]
 8004aa4:	e00d      	b.n	8004ac2 <lfs_dir_commit+0x42>
    }

    if (orphans) {
 8004aa6:	697b      	ldr	r3, [r7, #20]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d009      	beq.n	8004ac0 <lfs_dir_commit+0x40>
        // make sure we've removed all orphans, this is a noop if there
        // are none, but if we had nested blocks failures we may have
        // created some
        int err = lfs_fs_deorphan(lfs, false);
 8004aac:	2100      	movs	r1, #0
 8004aae:	68f8      	ldr	r0, [r7, #12]
 8004ab0:	f002 f860 	bl	8006b74 <lfs_fs_deorphan>
 8004ab4:	6138      	str	r0, [r7, #16]
        if (err) {
 8004ab6:	693b      	ldr	r3, [r7, #16]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d001      	beq.n	8004ac0 <lfs_dir_commit+0x40>
            return err;
 8004abc:	693b      	ldr	r3, [r7, #16]
 8004abe:	e000      	b.n	8004ac2 <lfs_dir_commit+0x42>
        }
    }

    return 0;
 8004ac0:	2300      	movs	r3, #0
}
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	3718      	adds	r7, #24
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	bd80      	pop	{r7, pc}

08004aca <lfs_ctz_index>:
    return 0;
}


/// File index list operations ///
static int lfs_ctz_index(lfs_t *lfs, lfs_off_t *off) {
 8004aca:	b590      	push	{r4, r7, lr}
 8004acc:	b087      	sub	sp, #28
 8004ace:	af00      	add	r7, sp, #0
 8004ad0:	6078      	str	r0, [r7, #4]
 8004ad2:	6039      	str	r1, [r7, #0]
    lfs_off_t size = *off;
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	617b      	str	r3, [r7, #20]
    lfs_off_t b = lfs->cfg->block_size - 2*4;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004ade:	69db      	ldr	r3, [r3, #28]
 8004ae0:	3b08      	subs	r3, #8
 8004ae2:	613b      	str	r3, [r7, #16]
    lfs_off_t i = size / b;
 8004ae4:	697a      	ldr	r2, [r7, #20]
 8004ae6:	693b      	ldr	r3, [r7, #16]
 8004ae8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004aec:	60fb      	str	r3, [r7, #12]
    if (i == 0) {
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d101      	bne.n	8004af8 <lfs_ctz_index+0x2e>
        return 0;
 8004af4:	2300      	movs	r3, #0
 8004af6:	e01c      	b.n	8004b32 <lfs_ctz_index+0x68>
    }

    i = (size - 4*(lfs_popc(i-1)+2)) / b;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	3b01      	subs	r3, #1
 8004afc:	4618      	mov	r0, r3
 8004afe:	f7fc f919 	bl	8000d34 <lfs_popc>
 8004b02:	4603      	mov	r3, r0
 8004b04:	3302      	adds	r3, #2
 8004b06:	009b      	lsls	r3, r3, #2
 8004b08:	697a      	ldr	r2, [r7, #20]
 8004b0a:	1ad2      	subs	r2, r2, r3
 8004b0c:	693b      	ldr	r3, [r7, #16]
 8004b0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b12:	60fb      	str	r3, [r7, #12]
    *off = size - b*i - 4*lfs_popc(i);
 8004b14:	693b      	ldr	r3, [r7, #16]
 8004b16:	68fa      	ldr	r2, [r7, #12]
 8004b18:	fb02 f303 	mul.w	r3, r2, r3
 8004b1c:	697a      	ldr	r2, [r7, #20]
 8004b1e:	1ad4      	subs	r4, r2, r3
 8004b20:	68f8      	ldr	r0, [r7, #12]
 8004b22:	f7fc f907 	bl	8000d34 <lfs_popc>
 8004b26:	4603      	mov	r3, r0
 8004b28:	009b      	lsls	r3, r3, #2
 8004b2a:	1ae2      	subs	r2, r4, r3
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	601a      	str	r2, [r3, #0]
    return i;
 8004b30:	68fb      	ldr	r3, [r7, #12]
}
 8004b32:	4618      	mov	r0, r3
 8004b34:	371c      	adds	r7, #28
 8004b36:	46bd      	mov	sp, r7
 8004b38:	bd90      	pop	{r4, r7, pc}

08004b3a <lfs_ctz_find>:

static int lfs_ctz_find(lfs_t *lfs,
        const lfs_cache_t *pcache, lfs_cache_t *rcache,
        lfs_block_t head, lfs_size_t size,
        lfs_size_t pos, lfs_block_t *block, lfs_off_t *off) {
 8004b3a:	b590      	push	{r4, r7, lr}
 8004b3c:	b08f      	sub	sp, #60	; 0x3c
 8004b3e:	af04      	add	r7, sp, #16
 8004b40:	60f8      	str	r0, [r7, #12]
 8004b42:	60b9      	str	r1, [r7, #8]
 8004b44:	607a      	str	r2, [r7, #4]
 8004b46:	603b      	str	r3, [r7, #0]
    if (size == 0) {
 8004b48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d108      	bne.n	8004b60 <lfs_ctz_find+0x26>
        *block = LFS_BLOCK_NULL;
 8004b4e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b50:	f04f 32ff 	mov.w	r2, #4294967295
 8004b54:	601a      	str	r2, [r3, #0]
        *off = 0;
 8004b56:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b58:	2200      	movs	r2, #0
 8004b5a:	601a      	str	r2, [r3, #0]
        return 0;
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	e053      	b.n	8004c08 <lfs_ctz_find+0xce>
    }

    lfs_off_t current = lfs_ctz_index(lfs, &(lfs_off_t){size-1});
 8004b60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b62:	3b01      	subs	r3, #1
 8004b64:	617b      	str	r3, [r7, #20]
 8004b66:	f107 0314 	add.w	r3, r7, #20
 8004b6a:	4619      	mov	r1, r3
 8004b6c:	68f8      	ldr	r0, [r7, #12]
 8004b6e:	f7ff ffac 	bl	8004aca <lfs_ctz_index>
 8004b72:	4603      	mov	r3, r0
 8004b74:	627b      	str	r3, [r7, #36]	; 0x24
    lfs_off_t target = lfs_ctz_index(lfs, &pos);
 8004b76:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004b7a:	4619      	mov	r1, r3
 8004b7c:	68f8      	ldr	r0, [r7, #12]
 8004b7e:	f7ff ffa4 	bl	8004aca <lfs_ctz_index>
 8004b82:	4603      	mov	r3, r0
 8004b84:	623b      	str	r3, [r7, #32]

    while (current > target) {
 8004b86:	e034      	b.n	8004bf2 <lfs_ctz_find+0xb8>
        lfs_size_t skip = lfs_min(
                lfs_npw2(current-target+1) - 1,
 8004b88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b8a:	6a3b      	ldr	r3, [r7, #32]
 8004b8c:	1ad3      	subs	r3, r2, r3
 8004b8e:	3301      	adds	r3, #1
 8004b90:	4618      	mov	r0, r3
 8004b92:	f7fc f8b0 	bl	8000cf6 <lfs_npw2>
 8004b96:	4603      	mov	r3, r0
        lfs_size_t skip = lfs_min(
 8004b98:	1e5c      	subs	r4, r3, #1
 8004b9a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004b9c:	f7fc f8bb 	bl	8000d16 <lfs_ctz>
 8004ba0:	4603      	mov	r3, r0
 8004ba2:	4619      	mov	r1, r3
 8004ba4:	4620      	mov	r0, r4
 8004ba6:	f7fc f86f 	bl	8000c88 <lfs_min>
 8004baa:	61f8      	str	r0, [r7, #28]
                lfs_ctz(current));

        int err = lfs_bd_read(lfs,
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	69fa      	ldr	r2, [r7, #28]
 8004bb0:	0092      	lsls	r2, r2, #2
 8004bb2:	2104      	movs	r1, #4
 8004bb4:	9103      	str	r1, [sp, #12]
 8004bb6:	4639      	mov	r1, r7
 8004bb8:	9102      	str	r1, [sp, #8]
 8004bba:	9201      	str	r2, [sp, #4]
 8004bbc:	9300      	str	r3, [sp, #0]
 8004bbe:	2304      	movs	r3, #4
 8004bc0:	687a      	ldr	r2, [r7, #4]
 8004bc2:	68b9      	ldr	r1, [r7, #8]
 8004bc4:	68f8      	ldr	r0, [r7, #12]
 8004bc6:	f7fc f93b 	bl	8000e40 <lfs_bd_read>
 8004bca:	61b8      	str	r0, [r7, #24]
                pcache, rcache, sizeof(head),
                head, 4*skip, &head, sizeof(head));
        head = lfs_fromle32(head);
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	4618      	mov	r0, r3
 8004bd0:	f7fc f8ca 	bl	8000d68 <lfs_fromle32>
 8004bd4:	4603      	mov	r3, r0
 8004bd6:	603b      	str	r3, [r7, #0]
        if (err) {
 8004bd8:	69bb      	ldr	r3, [r7, #24]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d001      	beq.n	8004be2 <lfs_ctz_find+0xa8>
            return err;
 8004bde:	69bb      	ldr	r3, [r7, #24]
 8004be0:	e012      	b.n	8004c08 <lfs_ctz_find+0xce>
        }

        current -= 1 << skip;
 8004be2:	2201      	movs	r2, #1
 8004be4:	69fb      	ldr	r3, [r7, #28]
 8004be6:	fa02 f303 	lsl.w	r3, r2, r3
 8004bea:	461a      	mov	r2, r3
 8004bec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bee:	1a9b      	subs	r3, r3, r2
 8004bf0:	627b      	str	r3, [r7, #36]	; 0x24
    while (current > target) {
 8004bf2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004bf4:	6a3b      	ldr	r3, [r7, #32]
 8004bf6:	429a      	cmp	r2, r3
 8004bf8:	d8c6      	bhi.n	8004b88 <lfs_ctz_find+0x4e>
    }

    *block = head;
 8004bfa:	683a      	ldr	r2, [r7, #0]
 8004bfc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004bfe:	601a      	str	r2, [r3, #0]
    *off = pos;
 8004c00:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004c02:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c04:	601a      	str	r2, [r3, #0]
    return 0;
 8004c06:	2300      	movs	r3, #0
}
 8004c08:	4618      	mov	r0, r3
 8004c0a:	372c      	adds	r7, #44	; 0x2c
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	bd90      	pop	{r4, r7, pc}

08004c10 <lfs_ctz_extend>:

#ifndef LFS_READONLY
static int lfs_ctz_extend(lfs_t *lfs,
        lfs_cache_t *pcache, lfs_cache_t *rcache,
        lfs_block_t head, lfs_size_t size,
        lfs_block_t *block, lfs_off_t *off) {
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b092      	sub	sp, #72	; 0x48
 8004c14:	af04      	add	r7, sp, #16
 8004c16:	60f8      	str	r0, [r7, #12]
 8004c18:	60b9      	str	r1, [r7, #8]
 8004c1a:	607a      	str	r2, [r7, #4]
 8004c1c:	603b      	str	r3, [r7, #0]
    while (true) {
        // go ahead and grab a block
        lfs_block_t nblock;
        int err = lfs_alloc(lfs, &nblock);
 8004c1e:	f107 0320 	add.w	r3, r7, #32
 8004c22:	4619      	mov	r1, r3
 8004c24:	68f8      	ldr	r0, [r7, #12]
 8004c26:	f7fc ff95 	bl	8001b54 <lfs_alloc>
 8004c2a:	62f8      	str	r0, [r7, #44]	; 0x2c
        if (err) {
 8004c2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d001      	beq.n	8004c36 <lfs_ctz_extend+0x26>
            return err;
 8004c32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c34:	e0e9      	b.n	8004e0a <lfs_ctz_extend+0x1fa>
        }

        {
            err = lfs_bd_erase(lfs, nblock);
 8004c36:	6a3b      	ldr	r3, [r7, #32]
 8004c38:	4619      	mov	r1, r3
 8004c3a:	68f8      	ldr	r0, [r7, #12]
 8004c3c:	f7fc fbf2 	bl	8001424 <lfs_bd_erase>
 8004c40:	62f8      	str	r0, [r7, #44]	; 0x2c
            if (err) {
 8004c42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d006      	beq.n	8004c56 <lfs_ctz_extend+0x46>
                if (err == LFS_ERR_CORRUPT) {
 8004c48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c4a:	f113 0f54 	cmn.w	r3, #84	; 0x54
 8004c4e:	f000 80cb 	beq.w	8004de8 <lfs_ctz_extend+0x1d8>
                    goto relocate;
                }
                return err;
 8004c52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c54:	e0d9      	b.n	8004e0a <lfs_ctz_extend+0x1fa>
            }

            if (size == 0) {
 8004c56:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d107      	bne.n	8004c6c <lfs_ctz_extend+0x5c>
                *block = nblock;
 8004c5c:	6a3a      	ldr	r2, [r7, #32]
 8004c5e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c60:	601a      	str	r2, [r3, #0]
                *off = 0;
 8004c62:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004c64:	2200      	movs	r2, #0
 8004c66:	601a      	str	r2, [r3, #0]
                return 0;
 8004c68:	2300      	movs	r3, #0
 8004c6a:	e0ce      	b.n	8004e0a <lfs_ctz_extend+0x1fa>
            }

            lfs_size_t noff = size - 1;
 8004c6c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004c6e:	3b01      	subs	r3, #1
 8004c70:	61fb      	str	r3, [r7, #28]
            lfs_off_t index = lfs_ctz_index(lfs, &noff);
 8004c72:	f107 031c 	add.w	r3, r7, #28
 8004c76:	4619      	mov	r1, r3
 8004c78:	68f8      	ldr	r0, [r7, #12]
 8004c7a:	f7ff ff26 	bl	8004aca <lfs_ctz_index>
 8004c7e:	4603      	mov	r3, r0
 8004c80:	62bb      	str	r3, [r7, #40]	; 0x28
            noff = noff + 1;
 8004c82:	69fb      	ldr	r3, [r7, #28]
 8004c84:	3301      	adds	r3, #1
 8004c86:	61fb      	str	r3, [r7, #28]

            // just copy out the last block if it is incomplete
            if (noff != lfs->cfg->block_size) {
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004c8c:	69da      	ldr	r2, [r3, #28]
 8004c8e:	69fb      	ldr	r3, [r7, #28]
 8004c90:	429a      	cmp	r2, r3
 8004c92:	d044      	beq.n	8004d1e <lfs_ctz_extend+0x10e>
                for (lfs_off_t i = 0; i < noff; i++) {
 8004c94:	2300      	movs	r3, #0
 8004c96:	637b      	str	r3, [r7, #52]	; 0x34
 8004c98:	e035      	b.n	8004d06 <lfs_ctz_extend+0xf6>
                    uint8_t data;
                    err = lfs_bd_read(lfs,
 8004c9a:	69fa      	ldr	r2, [r7, #28]
 8004c9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c9e:	1ad2      	subs	r2, r2, r3
 8004ca0:	2301      	movs	r3, #1
 8004ca2:	9303      	str	r3, [sp, #12]
 8004ca4:	f107 0317 	add.w	r3, r7, #23
 8004ca8:	9302      	str	r3, [sp, #8]
 8004caa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004cac:	9301      	str	r3, [sp, #4]
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	9300      	str	r3, [sp, #0]
 8004cb2:	4613      	mov	r3, r2
 8004cb4:	687a      	ldr	r2, [r7, #4]
 8004cb6:	2100      	movs	r1, #0
 8004cb8:	68f8      	ldr	r0, [r7, #12]
 8004cba:	f7fc f8c1 	bl	8000e40 <lfs_bd_read>
 8004cbe:	62f8      	str	r0, [r7, #44]	; 0x2c
                            NULL, rcache, noff-i,
                            head, i, &data, 1);
                    if (err) {
 8004cc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d001      	beq.n	8004cca <lfs_ctz_extend+0xba>
                        return err;
 8004cc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cc8:	e09f      	b.n	8004e0a <lfs_ctz_extend+0x1fa>
                    }

                    err = lfs_bd_prog(lfs,
 8004cca:	6a3b      	ldr	r3, [r7, #32]
 8004ccc:	2201      	movs	r2, #1
 8004cce:	9203      	str	r2, [sp, #12]
 8004cd0:	f107 0217 	add.w	r2, r7, #23
 8004cd4:	9202      	str	r2, [sp, #8]
 8004cd6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004cd8:	9201      	str	r2, [sp, #4]
 8004cda:	9300      	str	r3, [sp, #0]
 8004cdc:	2301      	movs	r3, #1
 8004cde:	687a      	ldr	r2, [r7, #4]
 8004ce0:	68b9      	ldr	r1, [r7, #8]
 8004ce2:	68f8      	ldr	r0, [r7, #12]
 8004ce4:	f7fc faf2 	bl	80012cc <lfs_bd_prog>
 8004ce8:	62f8      	str	r0, [r7, #44]	; 0x2c
                            pcache, rcache, true,
                            nblock, i, &data, 1);
                    if (err) {
 8004cea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d007      	beq.n	8004d00 <lfs_ctz_extend+0xf0>
                        if (err == LFS_ERR_CORRUPT) {
 8004cf0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cf2:	f113 0f54 	cmn.w	r3, #84	; 0x54
 8004cf6:	d101      	bne.n	8004cfc <lfs_ctz_extend+0xec>
                            goto relocate;
 8004cf8:	bf00      	nop
                    goto relocate;
 8004cfa:	e075      	b.n	8004de8 <lfs_ctz_extend+0x1d8>
                        }
                        return err;
 8004cfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
                return err;
 8004cfe:	e084      	b.n	8004e0a <lfs_ctz_extend+0x1fa>
                for (lfs_off_t i = 0; i < noff; i++) {
 8004d00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d02:	3301      	adds	r3, #1
 8004d04:	637b      	str	r3, [r7, #52]	; 0x34
 8004d06:	69fb      	ldr	r3, [r7, #28]
 8004d08:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004d0a:	429a      	cmp	r2, r3
 8004d0c:	d3c5      	bcc.n	8004c9a <lfs_ctz_extend+0x8a>
                    }
                }

                *block = nblock;
 8004d0e:	6a3a      	ldr	r2, [r7, #32]
 8004d10:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004d12:	601a      	str	r2, [r3, #0]
                *off = noff;
 8004d14:	69fa      	ldr	r2, [r7, #28]
 8004d16:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004d18:	601a      	str	r2, [r3, #0]
                return 0;
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	e075      	b.n	8004e0a <lfs_ctz_extend+0x1fa>
            }

            // append block
            index += 1;
 8004d1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d20:	3301      	adds	r3, #1
 8004d22:	62bb      	str	r3, [r7, #40]	; 0x28
            lfs_size_t skips = lfs_ctz(index) + 1;
 8004d24:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004d26:	f7fb fff6 	bl	8000d16 <lfs_ctz>
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	3301      	adds	r3, #1
 8004d2e:	627b      	str	r3, [r7, #36]	; 0x24
            lfs_block_t nhead = head;
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	61bb      	str	r3, [r7, #24]
            for (lfs_off_t i = 0; i < skips; i++) {
 8004d34:	2300      	movs	r3, #0
 8004d36:	633b      	str	r3, [r7, #48]	; 0x30
 8004d38:	e049      	b.n	8004dce <lfs_ctz_extend+0x1be>
                nhead = lfs_tole32(nhead);
 8004d3a:	69bb      	ldr	r3, [r7, #24]
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	f7fc f81e 	bl	8000d7e <lfs_tole32>
 8004d42:	4603      	mov	r3, r0
 8004d44:	61bb      	str	r3, [r7, #24]
                err = lfs_bd_prog(lfs, pcache, rcache, true,
 8004d46:	6a3b      	ldr	r3, [r7, #32]
 8004d48:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d4a:	0092      	lsls	r2, r2, #2
 8004d4c:	2104      	movs	r1, #4
 8004d4e:	9103      	str	r1, [sp, #12]
 8004d50:	f107 0118 	add.w	r1, r7, #24
 8004d54:	9102      	str	r1, [sp, #8]
 8004d56:	9201      	str	r2, [sp, #4]
 8004d58:	9300      	str	r3, [sp, #0]
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	687a      	ldr	r2, [r7, #4]
 8004d5e:	68b9      	ldr	r1, [r7, #8]
 8004d60:	68f8      	ldr	r0, [r7, #12]
 8004d62:	f7fc fab3 	bl	80012cc <lfs_bd_prog>
 8004d66:	62f8      	str	r0, [r7, #44]	; 0x2c
                        nblock, 4*i, &nhead, 4);
                nhead = lfs_fromle32(nhead);
 8004d68:	69bb      	ldr	r3, [r7, #24]
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	f7fb fffc 	bl	8000d68 <lfs_fromle32>
 8004d70:	4603      	mov	r3, r0
 8004d72:	61bb      	str	r3, [r7, #24]
                if (err) {
 8004d74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d005      	beq.n	8004d86 <lfs_ctz_extend+0x176>
                    if (err == LFS_ERR_CORRUPT) {
 8004d7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d7c:	f113 0f54 	cmn.w	r3, #84	; 0x54
 8004d80:	d034      	beq.n	8004dec <lfs_ctz_extend+0x1dc>
                        goto relocate;
                    }
                    return err;
 8004d82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d84:	e041      	b.n	8004e0a <lfs_ctz_extend+0x1fa>
                }

                if (i != skips-1) {
 8004d86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d88:	3b01      	subs	r3, #1
 8004d8a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d8c:	429a      	cmp	r2, r3
 8004d8e:	d01b      	beq.n	8004dc8 <lfs_ctz_extend+0x1b8>
                    err = lfs_bd_read(lfs,
 8004d90:	69bb      	ldr	r3, [r7, #24]
 8004d92:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d94:	0092      	lsls	r2, r2, #2
 8004d96:	2104      	movs	r1, #4
 8004d98:	9103      	str	r1, [sp, #12]
 8004d9a:	f107 0118 	add.w	r1, r7, #24
 8004d9e:	9102      	str	r1, [sp, #8]
 8004da0:	9201      	str	r2, [sp, #4]
 8004da2:	9300      	str	r3, [sp, #0]
 8004da4:	2304      	movs	r3, #4
 8004da6:	687a      	ldr	r2, [r7, #4]
 8004da8:	2100      	movs	r1, #0
 8004daa:	68f8      	ldr	r0, [r7, #12]
 8004dac:	f7fc f848 	bl	8000e40 <lfs_bd_read>
 8004db0:	62f8      	str	r0, [r7, #44]	; 0x2c
                            NULL, rcache, sizeof(nhead),
                            nhead, 4*i, &nhead, sizeof(nhead));
                    nhead = lfs_fromle32(nhead);
 8004db2:	69bb      	ldr	r3, [r7, #24]
 8004db4:	4618      	mov	r0, r3
 8004db6:	f7fb ffd7 	bl	8000d68 <lfs_fromle32>
 8004dba:	4603      	mov	r3, r0
 8004dbc:	61bb      	str	r3, [r7, #24]
                    if (err) {
 8004dbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d001      	beq.n	8004dc8 <lfs_ctz_extend+0x1b8>
                        return err;
 8004dc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004dc6:	e020      	b.n	8004e0a <lfs_ctz_extend+0x1fa>
            for (lfs_off_t i = 0; i < skips; i++) {
 8004dc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dca:	3301      	adds	r3, #1
 8004dcc:	633b      	str	r3, [r7, #48]	; 0x30
 8004dce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dd2:	429a      	cmp	r2, r3
 8004dd4:	d3b1      	bcc.n	8004d3a <lfs_ctz_extend+0x12a>
                    }
                }
            }

            *block = nblock;
 8004dd6:	6a3a      	ldr	r2, [r7, #32]
 8004dd8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004dda:	601a      	str	r2, [r3, #0]
            *off = 4*skips;
 8004ddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dde:	009a      	lsls	r2, r3, #2
 8004de0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004de2:	601a      	str	r2, [r3, #0]
            return 0;
 8004de4:	2300      	movs	r3, #0
 8004de6:	e010      	b.n	8004e0a <lfs_ctz_extend+0x1fa>
                    goto relocate;
 8004de8:	bf00      	nop
 8004dea:	e000      	b.n	8004dee <lfs_ctz_extend+0x1de>
                        goto relocate;
 8004dec:	bf00      	nop
        }

relocate:
        LFS_DEBUG("Bad block at 0x%"PRIx32, nblock);
 8004dee:	6a3b      	ldr	r3, [r7, #32]
 8004df0:	4a08      	ldr	r2, [pc, #32]	; (8004e14 <lfs_ctz_extend+0x204>)
 8004df2:	9200      	str	r2, [sp, #0]
 8004df4:	f640 22de 	movw	r2, #2782	; 0xade
 8004df8:	4907      	ldr	r1, [pc, #28]	; (8004e18 <lfs_ctz_extend+0x208>)
 8004dfa:	4808      	ldr	r0, [pc, #32]	; (8004e1c <lfs_ctz_extend+0x20c>)
 8004dfc:	f009 fe04 	bl	800ea08 <iprintf>

        // just clear cache and try a new block
        lfs_cache_drop(lfs, pcache);
 8004e00:	68b9      	ldr	r1, [r7, #8]
 8004e02:	68f8      	ldr	r0, [r7, #12]
 8004e04:	f7fb fff6 	bl	8000df4 <lfs_cache_drop>
    while (true) {
 8004e08:	e709      	b.n	8004c1e <lfs_ctz_extend+0xe>
    }
}
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	3738      	adds	r7, #56	; 0x38
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	bd80      	pop	{r7, pc}
 8004e12:	bf00      	nop
 8004e14:	0800f740 	.word	0x0800f740
 8004e18:	0800f64c 	.word	0x0800f64c
 8004e1c:	0800f7c0 	.word	0x0800f7c0

08004e20 <lfs_ctz_traverse>:
#endif

static int lfs_ctz_traverse(lfs_t *lfs,
        const lfs_cache_t *pcache, lfs_cache_t *rcache,
        lfs_block_t head, lfs_size_t size,
        int (*cb)(void*, lfs_block_t), void *data) {
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b090      	sub	sp, #64	; 0x40
 8004e24:	af04      	add	r7, sp, #16
 8004e26:	60f8      	str	r0, [r7, #12]
 8004e28:	60b9      	str	r1, [r7, #8]
 8004e2a:	607a      	str	r2, [r7, #4]
 8004e2c:	603b      	str	r3, [r7, #0]
    if (size == 0) {
 8004e2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d101      	bne.n	8004e38 <lfs_ctz_traverse+0x18>
        return 0;
 8004e34:	2300      	movs	r3, #0
 8004e36:	e06b      	b.n	8004f10 <lfs_ctz_traverse+0xf0>
    }

    lfs_off_t index = lfs_ctz_index(lfs, &(lfs_off_t){size-1});
 8004e38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e3a:	3b01      	subs	r3, #1
 8004e3c:	61fb      	str	r3, [r7, #28]
 8004e3e:	f107 031c 	add.w	r3, r7, #28
 8004e42:	4619      	mov	r1, r3
 8004e44:	68f8      	ldr	r0, [r7, #12]
 8004e46:	f7ff fe40 	bl	8004aca <lfs_ctz_index>
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	62fb      	str	r3, [r7, #44]	; 0x2c

    while (true) {
        int err = cb(data, head);
 8004e4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e50:	6839      	ldr	r1, [r7, #0]
 8004e52:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8004e54:	4798      	blx	r3
 8004e56:	6278      	str	r0, [r7, #36]	; 0x24
        if (err) {
 8004e58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d001      	beq.n	8004e62 <lfs_ctz_traverse+0x42>
            return err;
 8004e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e60:	e056      	b.n	8004f10 <lfs_ctz_traverse+0xf0>
        }

        if (index == 0) {
 8004e62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d101      	bne.n	8004e6c <lfs_ctz_traverse+0x4c>
            return 0;
 8004e68:	2300      	movs	r3, #0
 8004e6a:	e051      	b.n	8004f10 <lfs_ctz_traverse+0xf0>
        }

        lfs_block_t heads[2];
        int count = 2 - (index & 1);
 8004e6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e6e:	f003 0301 	and.w	r3, r3, #1
 8004e72:	f1c3 0302 	rsb	r3, r3, #2
 8004e76:	623b      	str	r3, [r7, #32]
        err = lfs_bd_read(lfs,
 8004e78:	6a3b      	ldr	r3, [r7, #32]
                pcache, rcache, count*sizeof(head),
 8004e7a:	009a      	lsls	r2, r3, #2
        err = lfs_bd_read(lfs,
 8004e7c:	6a3b      	ldr	r3, [r7, #32]
                head, 0, &heads, count*sizeof(head));
 8004e7e:	009b      	lsls	r3, r3, #2
        err = lfs_bd_read(lfs,
 8004e80:	9303      	str	r3, [sp, #12]
 8004e82:	f107 0314 	add.w	r3, r7, #20
 8004e86:	9302      	str	r3, [sp, #8]
 8004e88:	2300      	movs	r3, #0
 8004e8a:	9301      	str	r3, [sp, #4]
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	9300      	str	r3, [sp, #0]
 8004e90:	4613      	mov	r3, r2
 8004e92:	687a      	ldr	r2, [r7, #4]
 8004e94:	68b9      	ldr	r1, [r7, #8]
 8004e96:	68f8      	ldr	r0, [r7, #12]
 8004e98:	f7fb ffd2 	bl	8000e40 <lfs_bd_read>
 8004e9c:	6278      	str	r0, [r7, #36]	; 0x24
        heads[0] = lfs_fromle32(heads[0]);
 8004e9e:	697b      	ldr	r3, [r7, #20]
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	f7fb ff61 	bl	8000d68 <lfs_fromle32>
 8004ea6:	4603      	mov	r3, r0
 8004ea8:	617b      	str	r3, [r7, #20]
        heads[1] = lfs_fromle32(heads[1]);
 8004eaa:	69bb      	ldr	r3, [r7, #24]
 8004eac:	4618      	mov	r0, r3
 8004eae:	f7fb ff5b 	bl	8000d68 <lfs_fromle32>
 8004eb2:	4603      	mov	r3, r0
 8004eb4:	61bb      	str	r3, [r7, #24]
        if (err) {
 8004eb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d001      	beq.n	8004ec0 <lfs_ctz_traverse+0xa0>
            return err;
 8004ebc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ebe:	e027      	b.n	8004f10 <lfs_ctz_traverse+0xf0>
        }

        for (int i = 0; i < count-1; i++) {
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	62bb      	str	r3, [r7, #40]	; 0x28
 8004ec4:	e012      	b.n	8004eec <lfs_ctz_traverse+0xcc>
            err = cb(data, heads[i]);
 8004ec6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ec8:	009b      	lsls	r3, r3, #2
 8004eca:	3330      	adds	r3, #48	; 0x30
 8004ecc:	443b      	add	r3, r7
 8004ece:	f853 2c1c 	ldr.w	r2, [r3, #-28]
 8004ed2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ed4:	4611      	mov	r1, r2
 8004ed6:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8004ed8:	4798      	blx	r3
 8004eda:	6278      	str	r0, [r7, #36]	; 0x24
            if (err) {
 8004edc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d001      	beq.n	8004ee6 <lfs_ctz_traverse+0xc6>
                return err;
 8004ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ee4:	e014      	b.n	8004f10 <lfs_ctz_traverse+0xf0>
        for (int i = 0; i < count-1; i++) {
 8004ee6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ee8:	3301      	adds	r3, #1
 8004eea:	62bb      	str	r3, [r7, #40]	; 0x28
 8004eec:	6a3b      	ldr	r3, [r7, #32]
 8004eee:	3b01      	subs	r3, #1
 8004ef0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004ef2:	429a      	cmp	r2, r3
 8004ef4:	dbe7      	blt.n	8004ec6 <lfs_ctz_traverse+0xa6>
            }
        }

        head = heads[count-1];
 8004ef6:	6a3b      	ldr	r3, [r7, #32]
 8004ef8:	3b01      	subs	r3, #1
 8004efa:	009b      	lsls	r3, r3, #2
 8004efc:	3330      	adds	r3, #48	; 0x30
 8004efe:	443b      	add	r3, r7
 8004f00:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8004f04:	603b      	str	r3, [r7, #0]
        index -= count;
 8004f06:	6a3b      	ldr	r3, [r7, #32]
 8004f08:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004f0a:	1ad3      	subs	r3, r2, r3
 8004f0c:	62fb      	str	r3, [r7, #44]	; 0x2c
    while (true) {
 8004f0e:	e79e      	b.n	8004e4e <lfs_ctz_traverse+0x2e>
    }
}
 8004f10:	4618      	mov	r0, r3
 8004f12:	3730      	adds	r7, #48	; 0x30
 8004f14:	46bd      	mov	sp, r7
 8004f16:	bd80      	pop	{r7, pc}

08004f18 <lfs_file_rawopencfg>:


/// Top level file operations ///
static int lfs_file_rawopencfg(lfs_t *lfs, lfs_file_t *file,
        const char *path, int flags,
        const struct lfs_file_config *cfg) {
 8004f18:	b5b0      	push	{r4, r5, r7, lr}
 8004f1a:	b09a      	sub	sp, #104	; 0x68
 8004f1c:	af02      	add	r7, sp, #8
 8004f1e:	60f8      	str	r0, [r7, #12]
 8004f20:	60b9      	str	r1, [r7, #8]
 8004f22:	607a      	str	r2, [r7, #4]
 8004f24:	603b      	str	r3, [r7, #0]
#ifndef LFS_READONLY
    // deorphan if we haven't yet, needed at most once after poweron
    if ((flags & LFS_O_WRONLY) == LFS_O_WRONLY) {
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	f003 0302 	and.w	r3, r3, #2
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d008      	beq.n	8004f42 <lfs_file_rawopencfg+0x2a>
        int err = lfs_fs_forceconsistency(lfs);
 8004f30:	68f8      	ldr	r0, [r7, #12]
 8004f32:	f001 ffc3 	bl	8006ebc <lfs_fs_forceconsistency>
 8004f36:	6538      	str	r0, [r7, #80]	; 0x50
        if (err) {
 8004f38:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d001      	beq.n	8004f42 <lfs_file_rawopencfg+0x2a>
            return err;
 8004f3e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004f40:	e1b0      	b.n	80052a4 <lfs_file_rawopencfg+0x38c>
    LFS_ASSERT((flags & LFS_O_RDONLY) == LFS_O_RDONLY);
#endif

    // setup simple file details
    int err;
    file->cfg = cfg;
 8004f42:	68bb      	ldr	r3, [r7, #8]
 8004f44:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8004f46:	651a      	str	r2, [r3, #80]	; 0x50
    file->flags = flags;
 8004f48:	683a      	ldr	r2, [r7, #0]
 8004f4a:	68bb      	ldr	r3, [r7, #8]
 8004f4c:	631a      	str	r2, [r3, #48]	; 0x30
    file->pos = 0;
 8004f4e:	68bb      	ldr	r3, [r7, #8]
 8004f50:	2200      	movs	r2, #0
 8004f52:	635a      	str	r2, [r3, #52]	; 0x34
    file->off = 0;
 8004f54:	68bb      	ldr	r3, [r7, #8]
 8004f56:	2200      	movs	r2, #0
 8004f58:	63da      	str	r2, [r3, #60]	; 0x3c
    file->cache.buffer = NULL;
 8004f5a:	68bb      	ldr	r3, [r7, #8]
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	64da      	str	r2, [r3, #76]	; 0x4c

    // allocate entry for file if it doesn't exist
    lfs_stag_t tag = lfs_dir_find(lfs, &file->m, &path, &file->id);
 8004f60:	68bb      	ldr	r3, [r7, #8]
 8004f62:	f103 0108 	add.w	r1, r3, #8
 8004f66:	68bb      	ldr	r3, [r7, #8]
 8004f68:	3304      	adds	r3, #4
 8004f6a:	1d3a      	adds	r2, r7, #4
 8004f6c:	68f8      	ldr	r0, [r7, #12]
 8004f6e:	f7fe f8c1 	bl	80030f4 <lfs_dir_find>
 8004f72:	65b8      	str	r0, [r7, #88]	; 0x58
    if (tag < 0 && !(tag == LFS_ERR_NOENT && file->id != 0x3ff)) {
 8004f74:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	da0c      	bge.n	8004f94 <lfs_file_rawopencfg+0x7c>
 8004f7a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004f7c:	f113 0f02 	cmn.w	r3, #2
 8004f80:	d105      	bne.n	8004f8e <lfs_file_rawopencfg+0x76>
 8004f82:	68bb      	ldr	r3, [r7, #8]
 8004f84:	889b      	ldrh	r3, [r3, #4]
 8004f86:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d102      	bne.n	8004f94 <lfs_file_rawopencfg+0x7c>
        err = tag;
 8004f8e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004f90:	65fb      	str	r3, [r7, #92]	; 0x5c
        goto cleanup;
 8004f92:	e17c      	b.n	800528e <lfs_file_rawopencfg+0x376>
    }

    // get id, add to list of mdirs to catch update changes
    file->type = LFS_TYPE_REG;
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	2201      	movs	r2, #1
 8004f98:	719a      	strb	r2, [r3, #6]
    lfs_mlist_append(lfs, (struct lfs_mlist *)file);
 8004f9a:	68b9      	ldr	r1, [r7, #8]
 8004f9c:	68f8      	ldr	r0, [r7, #12]
 8004f9e:	f7fc fd70 	bl	8001a82 <lfs_mlist_append>
#ifdef LFS_READONLY
    if (tag == LFS_ERR_NOENT) {
        err = LFS_ERR_NOENT;
        goto cleanup;
#else
    if (tag == LFS_ERR_NOENT) {
 8004fa2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004fa4:	f113 0f02 	cmn.w	r3, #2
 8004fa8:	d14e      	bne.n	8005048 <lfs_file_rawopencfg+0x130>
        if (!(flags & LFS_O_CREAT)) {
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d103      	bne.n	8004fbc <lfs_file_rawopencfg+0xa4>
            err = LFS_ERR_NOENT;
 8004fb4:	f06f 0301 	mvn.w	r3, #1
 8004fb8:	65fb      	str	r3, [r7, #92]	; 0x5c
            goto cleanup;
 8004fba:	e168      	b.n	800528e <lfs_file_rawopencfg+0x376>
        }

        // check that name fits
        lfs_size_t nlen = strlen(path);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	f7fb f906 	bl	80001d0 <strlen>
 8004fc4:	64f8      	str	r0, [r7, #76]	; 0x4c
        if (nlen > lfs->name_max) {
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004fca:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004fcc:	429a      	cmp	r2, r3
 8004fce:	d903      	bls.n	8004fd8 <lfs_file_rawopencfg+0xc0>
            err = LFS_ERR_NAMETOOLONG;
 8004fd0:	f06f 0323 	mvn.w	r3, #35	; 0x23
 8004fd4:	65fb      	str	r3, [r7, #92]	; 0x5c
            goto cleanup;
 8004fd6:	e15a      	b.n	800528e <lfs_file_rawopencfg+0x376>
        }

        // get next slot and create entry to remember name
        err = lfs_dir_commit(lfs, &file->m, LFS_MKATTRS(
 8004fd8:	68bb      	ldr	r3, [r7, #8]
 8004fda:	f103 0108 	add.w	r1, r3, #8
 8004fde:	68bb      	ldr	r3, [r7, #8]
 8004fe0:	889b      	ldrh	r3, [r3, #4]
 8004fe2:	029b      	lsls	r3, r3, #10
 8004fe4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004fe8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004fec:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004fee:	2300      	movs	r3, #0
 8004ff0:	633b      	str	r3, [r7, #48]	; 0x30
 8004ff2:	68bb      	ldr	r3, [r7, #8]
 8004ff4:	889b      	ldrh	r3, [r3, #4]
 8004ff6:	029a      	lsls	r2, r3, #10
 8004ff8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005000:	637b      	str	r3, [r7, #52]	; 0x34
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	63bb      	str	r3, [r7, #56]	; 0x38
 8005006:	68bb      	ldr	r3, [r7, #8]
 8005008:	889b      	ldrh	r3, [r3, #4]
 800500a:	029b      	lsls	r3, r3, #10
 800500c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005010:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005014:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005016:	2300      	movs	r3, #0
 8005018:	643b      	str	r3, [r7, #64]	; 0x40
 800501a:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 800501e:	2303      	movs	r3, #3
 8005020:	68f8      	ldr	r0, [r7, #12]
 8005022:	f7ff fd2d 	bl	8004a80 <lfs_dir_commit>
 8005026:	65f8      	str	r0, [r7, #92]	; 0x5c
                {LFS_MKTAG(LFS_TYPE_REG, file->id, nlen), path},
                {LFS_MKTAG(LFS_TYPE_INLINESTRUCT, file->id, 0), NULL}));

        // it may happen that the file name doesn't fit in the metadata blocks, e.g., a 256 byte file name will
        // not fit in a 128 byte block.
        err = (err == LFS_ERR_NOSPC) ? LFS_ERR_NAMETOOLONG : err;
 8005028:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800502a:	f113 0f1c 	cmn.w	r3, #28
 800502e:	d001      	beq.n	8005034 <lfs_file_rawopencfg+0x11c>
 8005030:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005032:	e001      	b.n	8005038 <lfs_file_rawopencfg+0x120>
 8005034:	f06f 0323 	mvn.w	r3, #35	; 0x23
 8005038:	65fb      	str	r3, [r7, #92]	; 0x5c
        if (err) {
 800503a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800503c:	2b00      	cmp	r3, #0
 800503e:	f040 8125 	bne.w	800528c <lfs_file_rawopencfg+0x374>
            goto cleanup;
        }

        tag = LFS_MKTAG(LFS_TYPE_INLINESTRUCT, 0, 0);
 8005042:	4b9a      	ldr	r3, [pc, #616]	; (80052ac <lfs_file_rawopencfg+0x394>)
 8005044:	65bb      	str	r3, [r7, #88]	; 0x58
 8005046:	e044      	b.n	80050d2 <lfs_file_rawopencfg+0x1ba>
    } else if (flags & LFS_O_EXCL) {
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800504e:	2b00      	cmp	r3, #0
 8005050:	d003      	beq.n	800505a <lfs_file_rawopencfg+0x142>
        err = LFS_ERR_EXIST;
 8005052:	f06f 0310 	mvn.w	r3, #16
 8005056:	65fb      	str	r3, [r7, #92]	; 0x5c
        goto cleanup;
 8005058:	e119      	b.n	800528e <lfs_file_rawopencfg+0x376>
#endif
    } else if (lfs_tag_type3(tag) != LFS_TYPE_REG) {
 800505a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800505c:	4618      	mov	r0, r3
 800505e:	f7fc faff 	bl	8001660 <lfs_tag_type3>
 8005062:	4603      	mov	r3, r0
 8005064:	2b01      	cmp	r3, #1
 8005066:	d003      	beq.n	8005070 <lfs_file_rawopencfg+0x158>
        err = LFS_ERR_ISDIR;
 8005068:	f06f 0314 	mvn.w	r3, #20
 800506c:	65fb      	str	r3, [r7, #92]	; 0x5c
        goto cleanup;
 800506e:	e10e      	b.n	800528e <lfs_file_rawopencfg+0x376>
#ifndef LFS_READONLY
    } else if (flags & LFS_O_TRUNC) {
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005076:	2b00      	cmp	r3, #0
 8005078:	d00e      	beq.n	8005098 <lfs_file_rawopencfg+0x180>
        // truncate if requested
        tag = LFS_MKTAG(LFS_TYPE_INLINESTRUCT, file->id, 0);
 800507a:	68bb      	ldr	r3, [r7, #8]
 800507c:	889b      	ldrh	r3, [r3, #4]
 800507e:	029b      	lsls	r3, r3, #10
 8005080:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005084:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005088:	65bb      	str	r3, [r7, #88]	; 0x58
        file->flags |= LFS_F_DIRTY;
 800508a:	68bb      	ldr	r3, [r7, #8]
 800508c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800508e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005092:	68bb      	ldr	r3, [r7, #8]
 8005094:	631a      	str	r2, [r3, #48]	; 0x30
 8005096:	e01c      	b.n	80050d2 <lfs_file_rawopencfg+0x1ba>
#endif
    } else {
        // try to load what's on disk, if it's inlined we'll fix it later
        tag = lfs_dir_get(lfs, &file->m, LFS_MKTAG(0x700, 0x3ff, 0),
 8005098:	68bb      	ldr	r3, [r7, #8]
 800509a:	f103 0108 	add.w	r1, r3, #8
                LFS_MKTAG(LFS_TYPE_STRUCT, file->id, 8), &file->ctz);
 800509e:	68bb      	ldr	r3, [r7, #8]
 80050a0:	889b      	ldrh	r3, [r3, #4]
 80050a2:	029b      	lsls	r3, r3, #10
        tag = lfs_dir_get(lfs, &file->m, LFS_MKTAG(0x700, 0x3ff, 0),
 80050a4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80050a8:	f043 0308 	orr.w	r3, r3, #8
                LFS_MKTAG(LFS_TYPE_STRUCT, file->id, 8), &file->ctz);
 80050ac:	68ba      	ldr	r2, [r7, #8]
 80050ae:	3228      	adds	r2, #40	; 0x28
        tag = lfs_dir_get(lfs, &file->m, LFS_MKTAG(0x700, 0x3ff, 0),
 80050b0:	9200      	str	r2, [sp, #0]
 80050b2:	4a7f      	ldr	r2, [pc, #508]	; (80052b0 <lfs_file_rawopencfg+0x398>)
 80050b4:	68f8      	ldr	r0, [r7, #12]
 80050b6:	f7fc fee7 	bl	8001e88 <lfs_dir_get>
 80050ba:	65b8      	str	r0, [r7, #88]	; 0x58
        if (tag < 0) {
 80050bc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80050be:	2b00      	cmp	r3, #0
 80050c0:	da02      	bge.n	80050c8 <lfs_file_rawopencfg+0x1b0>
            err = tag;
 80050c2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80050c4:	65fb      	str	r3, [r7, #92]	; 0x5c
            goto cleanup;
 80050c6:	e0e2      	b.n	800528e <lfs_file_rawopencfg+0x376>
        }
        lfs_ctz_fromle32(&file->ctz);
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	3328      	adds	r3, #40	; 0x28
 80050cc:	4618      	mov	r0, r3
 80050ce:	f7fc fbf9 	bl	80018c4 <lfs_ctz_fromle32>
    }

    // fetch attrs
    for (unsigned i = 0; i < file->cfg->attr_count; i++) {
 80050d2:	2300      	movs	r3, #0
 80050d4:	657b      	str	r3, [r7, #84]	; 0x54
 80050d6:	e063      	b.n	80051a0 <lfs_file_rawopencfg+0x288>
        // if opened for read / read-write operations
        if ((file->flags & LFS_O_RDONLY) == LFS_O_RDONLY) {
 80050d8:	68bb      	ldr	r3, [r7, #8]
 80050da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050dc:	f003 0301 	and.w	r3, r3, #1
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d03c      	beq.n	800515e <lfs_file_rawopencfg+0x246>
            lfs_stag_t res = lfs_dir_get(lfs, &file->m,
 80050e4:	68bb      	ldr	r3, [r7, #8]
 80050e6:	f103 0408 	add.w	r4, r3, #8
                    LFS_MKTAG(0x7ff, 0x3ff, 0),
                    LFS_MKTAG(LFS_TYPE_USERATTR + file->cfg->attrs[i].type,
 80050ea:	68bb      	ldr	r3, [r7, #8]
 80050ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80050ee:	6859      	ldr	r1, [r3, #4]
 80050f0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80050f2:	4613      	mov	r3, r2
 80050f4:	005b      	lsls	r3, r3, #1
 80050f6:	4413      	add	r3, r2
 80050f8:	009b      	lsls	r3, r3, #2
 80050fa:	440b      	add	r3, r1
 80050fc:	781b      	ldrb	r3, [r3, #0]
 80050fe:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8005102:	051a      	lsls	r2, r3, #20
 8005104:	68bb      	ldr	r3, [r7, #8]
 8005106:	889b      	ldrh	r3, [r3, #4]
 8005108:	029b      	lsls	r3, r3, #10
 800510a:	ea42 0103 	orr.w	r1, r2, r3
 800510e:	68bb      	ldr	r3, [r7, #8]
 8005110:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005112:	6858      	ldr	r0, [r3, #4]
 8005114:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005116:	4613      	mov	r3, r2
 8005118:	005b      	lsls	r3, r3, #1
 800511a:	4413      	add	r3, r2
 800511c:	009b      	lsls	r3, r3, #2
 800511e:	4403      	add	r3, r0
 8005120:	689b      	ldr	r3, [r3, #8]
            lfs_stag_t res = lfs_dir_get(lfs, &file->m,
 8005122:	ea41 0003 	orr.w	r0, r1, r3
                        file->id, file->cfg->attrs[i].size),
                        file->cfg->attrs[i].buffer);
 8005126:	68bb      	ldr	r3, [r7, #8]
 8005128:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800512a:	6859      	ldr	r1, [r3, #4]
 800512c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800512e:	4613      	mov	r3, r2
 8005130:	005b      	lsls	r3, r3, #1
 8005132:	4413      	add	r3, r2
 8005134:	009b      	lsls	r3, r3, #2
 8005136:	440b      	add	r3, r1
            lfs_stag_t res = lfs_dir_get(lfs, &file->m,
 8005138:	685b      	ldr	r3, [r3, #4]
 800513a:	9300      	str	r3, [sp, #0]
 800513c:	4603      	mov	r3, r0
 800513e:	4a5d      	ldr	r2, [pc, #372]	; (80052b4 <lfs_file_rawopencfg+0x39c>)
 8005140:	4621      	mov	r1, r4
 8005142:	68f8      	ldr	r0, [r7, #12]
 8005144:	f7fc fea0 	bl	8001e88 <lfs_dir_get>
 8005148:	6478      	str	r0, [r7, #68]	; 0x44
            if (res < 0 && res != LFS_ERR_NOENT) {
 800514a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800514c:	2b00      	cmp	r3, #0
 800514e:	da06      	bge.n	800515e <lfs_file_rawopencfg+0x246>
 8005150:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005152:	f113 0f02 	cmn.w	r3, #2
 8005156:	d002      	beq.n	800515e <lfs_file_rawopencfg+0x246>
                err = res;
 8005158:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800515a:	65fb      	str	r3, [r7, #92]	; 0x5c
                goto cleanup;
 800515c:	e097      	b.n	800528e <lfs_file_rawopencfg+0x376>
            }
        }

#ifndef LFS_READONLY
        // if opened for write / read-write operations
        if ((file->flags & LFS_O_WRONLY) == LFS_O_WRONLY) {
 800515e:	68bb      	ldr	r3, [r7, #8]
 8005160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005162:	f003 0302 	and.w	r3, r3, #2
 8005166:	2b00      	cmp	r3, #0
 8005168:	d017      	beq.n	800519a <lfs_file_rawopencfg+0x282>
            if (file->cfg->attrs[i].size > lfs->attr_max) {
 800516a:	68bb      	ldr	r3, [r7, #8]
 800516c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800516e:	6859      	ldr	r1, [r3, #4]
 8005170:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005172:	4613      	mov	r3, r2
 8005174:	005b      	lsls	r3, r3, #1
 8005176:	4413      	add	r3, r2
 8005178:	009b      	lsls	r3, r3, #2
 800517a:	440b      	add	r3, r1
 800517c:	689a      	ldr	r2, [r3, #8]
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005182:	429a      	cmp	r2, r3
 8005184:	d903      	bls.n	800518e <lfs_file_rawopencfg+0x276>
                err = LFS_ERR_NOSPC;
 8005186:	f06f 031b 	mvn.w	r3, #27
 800518a:	65fb      	str	r3, [r7, #92]	; 0x5c
                goto cleanup;
 800518c:	e07f      	b.n	800528e <lfs_file_rawopencfg+0x376>
            }

            file->flags |= LFS_F_DIRTY;
 800518e:	68bb      	ldr	r3, [r7, #8]
 8005190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005192:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005196:	68bb      	ldr	r3, [r7, #8]
 8005198:	631a      	str	r2, [r3, #48]	; 0x30
    for (unsigned i = 0; i < file->cfg->attr_count; i++) {
 800519a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800519c:	3301      	adds	r3, #1
 800519e:	657b      	str	r3, [r7, #84]	; 0x54
 80051a0:	68bb      	ldr	r3, [r7, #8]
 80051a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051a4:	689b      	ldr	r3, [r3, #8]
 80051a6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80051a8:	429a      	cmp	r2, r3
 80051aa:	d395      	bcc.n	80050d8 <lfs_file_rawopencfg+0x1c0>
        }
#endif
    }

    // allocate buffer if needed
    if (file->cfg->buffer) {
 80051ac:	68bb      	ldr	r3, [r7, #8]
 80051ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d005      	beq.n	80051c2 <lfs_file_rawopencfg+0x2aa>
        file->cache.buffer = file->cfg->buffer;
 80051b6:	68bb      	ldr	r3, [r7, #8]
 80051b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051ba:	681a      	ldr	r2, [r3, #0]
 80051bc:	68bb      	ldr	r3, [r7, #8]
 80051be:	64da      	str	r2, [r3, #76]	; 0x4c
 80051c0:	e010      	b.n	80051e4 <lfs_file_rawopencfg+0x2cc>
    } else {
        file->cache.buffer = lfs_malloc(lfs->cfg->cache_size);
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80051c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051c8:	4618      	mov	r0, r3
 80051ca:	f7fb fdfc 	bl	8000dc6 <lfs_malloc>
 80051ce:	4602      	mov	r2, r0
 80051d0:	68bb      	ldr	r3, [r7, #8]
 80051d2:	64da      	str	r2, [r3, #76]	; 0x4c
        if (!file->cache.buffer) {
 80051d4:	68bb      	ldr	r3, [r7, #8]
 80051d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d103      	bne.n	80051e4 <lfs_file_rawopencfg+0x2cc>
            err = LFS_ERR_NOMEM;
 80051dc:	f06f 030b 	mvn.w	r3, #11
 80051e0:	65fb      	str	r3, [r7, #92]	; 0x5c
            goto cleanup;
 80051e2:	e054      	b.n	800528e <lfs_file_rawopencfg+0x376>
        }
    }

    // zero to avoid information leak
    lfs_cache_zero(lfs, &file->cache);
 80051e4:	68bb      	ldr	r3, [r7, #8]
 80051e6:	3340      	adds	r3, #64	; 0x40
 80051e8:	4619      	mov	r1, r3
 80051ea:	68f8      	ldr	r0, [r7, #12]
 80051ec:	f7fb fe11 	bl	8000e12 <lfs_cache_zero>

    if (lfs_tag_type3(tag) == LFS_TYPE_INLINESTRUCT) {
 80051f0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80051f2:	4618      	mov	r0, r3
 80051f4:	f7fc fa34 	bl	8001660 <lfs_tag_type3>
 80051f8:	4603      	mov	r3, r0
 80051fa:	461a      	mov	r2, r3
 80051fc:	f240 2301 	movw	r3, #513	; 0x201
 8005200:	429a      	cmp	r2, r3
 8005202:	d141      	bne.n	8005288 <lfs_file_rawopencfg+0x370>
        // load inline files
        file->ctz.head = LFS_BLOCK_INLINE;
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	f06f 0201 	mvn.w	r2, #1
 800520a:	629a      	str	r2, [r3, #40]	; 0x28
        file->ctz.size = lfs_tag_size(tag);
 800520c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800520e:	4618      	mov	r0, r3
 8005210:	f7fc fa60 	bl	80016d4 <lfs_tag_size>
 8005214:	4602      	mov	r2, r0
 8005216:	68bb      	ldr	r3, [r7, #8]
 8005218:	62da      	str	r2, [r3, #44]	; 0x2c
        file->flags |= LFS_F_INLINE;
 800521a:	68bb      	ldr	r3, [r7, #8]
 800521c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800521e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005222:	68bb      	ldr	r3, [r7, #8]
 8005224:	631a      	str	r2, [r3, #48]	; 0x30
        file->cache.block = file->ctz.head;
 8005226:	68bb      	ldr	r3, [r7, #8]
 8005228:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800522a:	68bb      	ldr	r3, [r7, #8]
 800522c:	641a      	str	r2, [r3, #64]	; 0x40
        file->cache.off = 0;
 800522e:	68bb      	ldr	r3, [r7, #8]
 8005230:	2200      	movs	r2, #0
 8005232:	645a      	str	r2, [r3, #68]	; 0x44
        file->cache.size = lfs->cfg->cache_size;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005238:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800523a:	68bb      	ldr	r3, [r7, #8]
 800523c:	649a      	str	r2, [r3, #72]	; 0x48

        // don't always read (may be new/trunc file)
        if (file->ctz.size > 0) {
 800523e:	68bb      	ldr	r3, [r7, #8]
 8005240:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005242:	2b00      	cmp	r3, #0
 8005244:	d020      	beq.n	8005288 <lfs_file_rawopencfg+0x370>
            lfs_stag_t res = lfs_dir_get(lfs, &file->m,
 8005246:	68bb      	ldr	r3, [r7, #8]
 8005248:	f103 0508 	add.w	r5, r3, #8
                    LFS_MKTAG(0x700, 0x3ff, 0),
                    LFS_MKTAG(LFS_TYPE_STRUCT, file->id,
 800524c:	68bb      	ldr	r3, [r7, #8]
 800524e:	889b      	ldrh	r3, [r3, #4]
 8005250:	029c      	lsls	r4, r3, #10
 8005252:	68bb      	ldr	r3, [r7, #8]
 8005254:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005256:	f240 31fe 	movw	r1, #1022	; 0x3fe
 800525a:	4618      	mov	r0, r3
 800525c:	f7fb fd14 	bl	8000c88 <lfs_min>
 8005260:	4603      	mov	r3, r0
 8005262:	4323      	orrs	r3, r4
            lfs_stag_t res = lfs_dir_get(lfs, &file->m,
 8005264:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
                        lfs_min(file->cache.size, 0x3fe)),
                    file->cache.buffer);
 8005268:	68bb      	ldr	r3, [r7, #8]
 800526a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
            lfs_stag_t res = lfs_dir_get(lfs, &file->m,
 800526c:	9300      	str	r3, [sp, #0]
 800526e:	4613      	mov	r3, r2
 8005270:	4a0f      	ldr	r2, [pc, #60]	; (80052b0 <lfs_file_rawopencfg+0x398>)
 8005272:	4629      	mov	r1, r5
 8005274:	68f8      	ldr	r0, [r7, #12]
 8005276:	f7fc fe07 	bl	8001e88 <lfs_dir_get>
 800527a:	64b8      	str	r0, [r7, #72]	; 0x48
            if (res < 0) {
 800527c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800527e:	2b00      	cmp	r3, #0
 8005280:	da02      	bge.n	8005288 <lfs_file_rawopencfg+0x370>
                err = res;
 8005282:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005284:	65fb      	str	r3, [r7, #92]	; 0x5c
                goto cleanup;
 8005286:	e002      	b.n	800528e <lfs_file_rawopencfg+0x376>
            }
        }
    }

    return 0;
 8005288:	2300      	movs	r3, #0
 800528a:	e00b      	b.n	80052a4 <lfs_file_rawopencfg+0x38c>
            goto cleanup;
 800528c:	bf00      	nop

cleanup:
    // clean up lingering resources
#ifndef LFS_READONLY
    file->flags |= LFS_F_ERRED;
 800528e:	68bb      	ldr	r3, [r7, #8]
 8005290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005292:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8005296:	68bb      	ldr	r3, [r7, #8]
 8005298:	631a      	str	r2, [r3, #48]	; 0x30
#endif
    lfs_file_rawclose(lfs, file);
 800529a:	68b9      	ldr	r1, [r7, #8]
 800529c:	68f8      	ldr	r0, [r7, #12]
 800529e:	f000 f823 	bl	80052e8 <lfs_file_rawclose>
    return err;
 80052a2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
}
 80052a4:	4618      	mov	r0, r3
 80052a6:	3760      	adds	r7, #96	; 0x60
 80052a8:	46bd      	mov	sp, r7
 80052aa:	bdb0      	pop	{r4, r5, r7, pc}
 80052ac:	20100000 	.word	0x20100000
 80052b0:	700ffc00 	.word	0x700ffc00
 80052b4:	7ffffc00 	.word	0x7ffffc00

080052b8 <lfs_file_rawopen>:

static int lfs_file_rawopen(lfs_t *lfs, lfs_file_t *file,
        const char *path, int flags) {
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b088      	sub	sp, #32
 80052bc:	af02      	add	r7, sp, #8
 80052be:	60f8      	str	r0, [r7, #12]
 80052c0:	60b9      	str	r1, [r7, #8]
 80052c2:	607a      	str	r2, [r7, #4]
 80052c4:	603b      	str	r3, [r7, #0]
    static const struct lfs_file_config defaults = {0};
    int err = lfs_file_rawopencfg(lfs, file, path, flags, &defaults);
 80052c6:	4b07      	ldr	r3, [pc, #28]	; (80052e4 <lfs_file_rawopen+0x2c>)
 80052c8:	9300      	str	r3, [sp, #0]
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	687a      	ldr	r2, [r7, #4]
 80052ce:	68b9      	ldr	r1, [r7, #8]
 80052d0:	68f8      	ldr	r0, [r7, #12]
 80052d2:	f7ff fe21 	bl	8004f18 <lfs_file_rawopencfg>
 80052d6:	6178      	str	r0, [r7, #20]
    return err;
 80052d8:	697b      	ldr	r3, [r7, #20]
}
 80052da:	4618      	mov	r0, r3
 80052dc:	3718      	adds	r7, #24
 80052de:	46bd      	mov	sp, r7
 80052e0:	bd80      	pop	{r7, pc}
 80052e2:	bf00      	nop
 80052e4:	0801003c 	.word	0x0801003c

080052e8 <lfs_file_rawclose>:

static int lfs_file_rawclose(lfs_t *lfs, lfs_file_t *file) {
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b084      	sub	sp, #16
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
 80052f0:	6039      	str	r1, [r7, #0]
#ifndef LFS_READONLY
    int err = lfs_file_rawsync(lfs, file);
 80052f2:	6839      	ldr	r1, [r7, #0]
 80052f4:	6878      	ldr	r0, [r7, #4]
 80052f6:	f000 f9e5 	bl	80056c4 <lfs_file_rawsync>
 80052fa:	60f8      	str	r0, [r7, #12]
#else
    int err = 0;
#endif

    // remove from list of mdirs
    lfs_mlist_remove(lfs, (struct lfs_mlist*)file);
 80052fc:	6839      	ldr	r1, [r7, #0]
 80052fe:	6878      	ldr	r0, [r7, #4]
 8005300:	f7fc fb9d 	bl	8001a3e <lfs_mlist_remove>

    // clean up memory
    if (!file->cfg->buffer) {
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d104      	bne.n	8005318 <lfs_file_rawclose+0x30>
        lfs_free(file->cache.buffer);
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005312:	4618      	mov	r0, r3
 8005314:	f7fb fd63 	bl	8000dde <lfs_free>
    }

    return err;
 8005318:	68fb      	ldr	r3, [r7, #12]
}
 800531a:	4618      	mov	r0, r3
 800531c:	3710      	adds	r7, #16
 800531e:	46bd      	mov	sp, r7
 8005320:	bd80      	pop	{r7, pc}
	...

08005324 <lfs_file_relocate>:


#ifndef LFS_READONLY
static int lfs_file_relocate(lfs_t *lfs, lfs_file_t *file) {
 8005324:	b590      	push	{r4, r7, lr}
 8005326:	b08d      	sub	sp, #52	; 0x34
 8005328:	af06      	add	r7, sp, #24
 800532a:	6078      	str	r0, [r7, #4]
 800532c:	6039      	str	r1, [r7, #0]
    while (true) {
        // just relocate what exists into new block
        lfs_block_t nblock;
        int err = lfs_alloc(lfs, &nblock);
 800532e:	f107 030c 	add.w	r3, r7, #12
 8005332:	4619      	mov	r1, r3
 8005334:	6878      	ldr	r0, [r7, #4]
 8005336:	f7fc fc0d 	bl	8001b54 <lfs_alloc>
 800533a:	6138      	str	r0, [r7, #16]
        if (err) {
 800533c:	693b      	ldr	r3, [r7, #16]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d001      	beq.n	8005346 <lfs_file_relocate+0x22>
            return err;
 8005342:	693b      	ldr	r3, [r7, #16]
 8005344:	e0bb      	b.n	80054be <lfs_file_relocate+0x19a>
        }

        err = lfs_bd_erase(lfs, nblock);
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	4619      	mov	r1, r3
 800534a:	6878      	ldr	r0, [r7, #4]
 800534c:	f7fc f86a 	bl	8001424 <lfs_bd_erase>
 8005350:	6138      	str	r0, [r7, #16]
        if (err) {
 8005352:	693b      	ldr	r3, [r7, #16]
 8005354:	2b00      	cmp	r3, #0
 8005356:	d006      	beq.n	8005366 <lfs_file_relocate+0x42>
            if (err == LFS_ERR_CORRUPT) {
 8005358:	693b      	ldr	r3, [r7, #16]
 800535a:	f113 0f54 	cmn.w	r3, #84	; 0x54
 800535e:	f000 809b 	beq.w	8005498 <lfs_file_relocate+0x174>
                goto relocate;
            }
            return err;
 8005362:	693b      	ldr	r3, [r7, #16]
 8005364:	e0ab      	b.n	80054be <lfs_file_relocate+0x19a>
        }

        // either read from dirty cache or disk
        for (lfs_off_t i = 0; i < file->off; i++) {
 8005366:	2300      	movs	r3, #0
 8005368:	617b      	str	r3, [r7, #20]
 800536a:	e069      	b.n	8005440 <lfs_file_relocate+0x11c>
            uint8_t data;
            if (file->flags & LFS_F_INLINE) {
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005370:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005374:	2b00      	cmp	r3, #0
 8005376:	d027      	beq.n	80053c8 <lfs_file_relocate+0xa4>
                err = lfs_dir_getread(lfs, &file->m,
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	f103 0008 	add.w	r0, r3, #8
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	f103 0440 	add.w	r4, r3, #64	; 0x40
                        // note we evict inline files before they can be dirty
                        NULL, &file->cache, file->off-i,
 8005384:	683b      	ldr	r3, [r7, #0]
 8005386:	6bda      	ldr	r2, [r3, #60]	; 0x3c
                err = lfs_dir_getread(lfs, &file->m,
 8005388:	697b      	ldr	r3, [r7, #20]
 800538a:	1ad2      	subs	r2, r2, r3
                        LFS_MKTAG(0xfff, 0x1ff, 0),
                        LFS_MKTAG(LFS_TYPE_INLINESTRUCT, file->id, 0),
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	889b      	ldrh	r3, [r3, #4]
 8005390:	029b      	lsls	r3, r3, #10
                err = lfs_dir_getread(lfs, &file->m,
 8005392:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005396:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800539a:	2101      	movs	r1, #1
 800539c:	9105      	str	r1, [sp, #20]
 800539e:	f107 010b 	add.w	r1, r7, #11
 80053a2:	9104      	str	r1, [sp, #16]
 80053a4:	6979      	ldr	r1, [r7, #20]
 80053a6:	9103      	str	r1, [sp, #12]
 80053a8:	9302      	str	r3, [sp, #8]
 80053aa:	4b47      	ldr	r3, [pc, #284]	; (80054c8 <lfs_file_relocate+0x1a4>)
 80053ac:	9301      	str	r3, [sp, #4]
 80053ae:	9200      	str	r2, [sp, #0]
 80053b0:	4623      	mov	r3, r4
 80053b2:	2200      	movs	r2, #0
 80053b4:	4601      	mov	r1, r0
 80053b6:	6878      	ldr	r0, [r7, #4]
 80053b8:	f7fc fd81 	bl	8001ebe <lfs_dir_getread>
 80053bc:	6138      	str	r0, [r7, #16]
                        i, &data, 1);
                if (err) {
 80053be:	693b      	ldr	r3, [r7, #16]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d01e      	beq.n	8005402 <lfs_file_relocate+0xde>
                    return err;
 80053c4:	693b      	ldr	r3, [r7, #16]
 80053c6:	e07a      	b.n	80054be <lfs_file_relocate+0x19a>
                }
            } else {
                err = lfs_bd_read(lfs,
                        &file->cache, &lfs->rcache, file->off-i,
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	f103 0140 	add.w	r1, r3, #64	; 0x40
                err = lfs_bd_read(lfs,
 80053ce:	6878      	ldr	r0, [r7, #4]
                        &file->cache, &lfs->rcache, file->off-i,
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
                err = lfs_bd_read(lfs,
 80053d4:	697b      	ldr	r3, [r7, #20]
 80053d6:	1ad4      	subs	r4, r2, r3
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053dc:	2201      	movs	r2, #1
 80053de:	9203      	str	r2, [sp, #12]
 80053e0:	f107 020b 	add.w	r2, r7, #11
 80053e4:	9202      	str	r2, [sp, #8]
 80053e6:	697a      	ldr	r2, [r7, #20]
 80053e8:	9201      	str	r2, [sp, #4]
 80053ea:	9300      	str	r3, [sp, #0]
 80053ec:	4623      	mov	r3, r4
 80053ee:	4602      	mov	r2, r0
 80053f0:	6878      	ldr	r0, [r7, #4]
 80053f2:	f7fb fd25 	bl	8000e40 <lfs_bd_read>
 80053f6:	6138      	str	r0, [r7, #16]
                        file->block, i, &data, 1);
                if (err) {
 80053f8:	693b      	ldr	r3, [r7, #16]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d001      	beq.n	8005402 <lfs_file_relocate+0xde>
                    return err;
 80053fe:	693b      	ldr	r3, [r7, #16]
 8005400:	e05d      	b.n	80054be <lfs_file_relocate+0x19a>
                }
            }

            err = lfs_bd_prog(lfs,
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	f103 0110 	add.w	r1, r3, #16
 8005408:	6878      	ldr	r0, [r7, #4]
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	2201      	movs	r2, #1
 800540e:	9203      	str	r2, [sp, #12]
 8005410:	f107 020b 	add.w	r2, r7, #11
 8005414:	9202      	str	r2, [sp, #8]
 8005416:	697a      	ldr	r2, [r7, #20]
 8005418:	9201      	str	r2, [sp, #4]
 800541a:	9300      	str	r3, [sp, #0]
 800541c:	2301      	movs	r3, #1
 800541e:	4602      	mov	r2, r0
 8005420:	6878      	ldr	r0, [r7, #4]
 8005422:	f7fb ff53 	bl	80012cc <lfs_bd_prog>
 8005426:	6138      	str	r0, [r7, #16]
                    &lfs->pcache, &lfs->rcache, true,
                    nblock, i, &data, 1);
            if (err) {
 8005428:	693b      	ldr	r3, [r7, #16]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d005      	beq.n	800543a <lfs_file_relocate+0x116>
                if (err == LFS_ERR_CORRUPT) {
 800542e:	693b      	ldr	r3, [r7, #16]
 8005430:	f113 0f54 	cmn.w	r3, #84	; 0x54
 8005434:	d032      	beq.n	800549c <lfs_file_relocate+0x178>
                    goto relocate;
                }
                return err;
 8005436:	693b      	ldr	r3, [r7, #16]
 8005438:	e041      	b.n	80054be <lfs_file_relocate+0x19a>
        for (lfs_off_t i = 0; i < file->off; i++) {
 800543a:	697b      	ldr	r3, [r7, #20]
 800543c:	3301      	adds	r3, #1
 800543e:	617b      	str	r3, [r7, #20]
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005444:	697a      	ldr	r2, [r7, #20]
 8005446:	429a      	cmp	r2, r3
 8005448:	d390      	bcc.n	800536c <lfs_file_relocate+0x48>
            }
        }

        // copy over new state of file
        memcpy(file->cache.buffer, lfs->pcache.buffer, lfs->cfg->cache_size);
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	69d9      	ldr	r1, [r3, #28]
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005456:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005458:	461a      	mov	r2, r3
 800545a:	f008 fef1 	bl	800e240 <memcpy>
        file->cache.block = lfs->pcache.block;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	691a      	ldr	r2, [r3, #16]
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	641a      	str	r2, [r3, #64]	; 0x40
        file->cache.off = lfs->pcache.off;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	695a      	ldr	r2, [r3, #20]
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	645a      	str	r2, [r3, #68]	; 0x44
        file->cache.size = lfs->pcache.size;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	699a      	ldr	r2, [r3, #24]
 8005472:	683b      	ldr	r3, [r7, #0]
 8005474:	649a      	str	r2, [r3, #72]	; 0x48
        lfs_cache_zero(lfs, &lfs->pcache);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	3310      	adds	r3, #16
 800547a:	4619      	mov	r1, r3
 800547c:	6878      	ldr	r0, [r7, #4]
 800547e:	f7fb fcc8 	bl	8000e12 <lfs_cache_zero>

        file->block = nblock;
 8005482:	68fa      	ldr	r2, [r7, #12]
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	639a      	str	r2, [r3, #56]	; 0x38
        file->flags |= LFS_F_WRITING;
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800548c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	631a      	str	r2, [r3, #48]	; 0x30
        return 0;
 8005494:	2300      	movs	r3, #0
 8005496:	e012      	b.n	80054be <lfs_file_relocate+0x19a>
                goto relocate;
 8005498:	bf00      	nop
 800549a:	e000      	b.n	800549e <lfs_file_relocate+0x17a>
                    goto relocate;
 800549c:	bf00      	nop

relocate:
        LFS_DEBUG("Bad block at 0x%"PRIx32, nblock);
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	4a0a      	ldr	r2, [pc, #40]	; (80054cc <lfs_file_relocate+0x1a8>)
 80054a2:	9200      	str	r2, [sp, #0]
 80054a4:	f640 4212 	movw	r2, #3090	; 0xc12
 80054a8:	4909      	ldr	r1, [pc, #36]	; (80054d0 <lfs_file_relocate+0x1ac>)
 80054aa:	480a      	ldr	r0, [pc, #40]	; (80054d4 <lfs_file_relocate+0x1b0>)
 80054ac:	f009 faac 	bl	800ea08 <iprintf>

        // just clear cache and try a new block
        lfs_cache_drop(lfs, &lfs->pcache);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	3310      	adds	r3, #16
 80054b4:	4619      	mov	r1, r3
 80054b6:	6878      	ldr	r0, [r7, #4]
 80054b8:	f7fb fc9c 	bl	8000df4 <lfs_cache_drop>
    while (true) {
 80054bc:	e737      	b.n	800532e <lfs_file_relocate+0xa>
    }
}
 80054be:	4618      	mov	r0, r3
 80054c0:	371c      	adds	r7, #28
 80054c2:	46bd      	mov	sp, r7
 80054c4:	bd90      	pop	{r4, r7, pc}
 80054c6:	bf00      	nop
 80054c8:	fff7fc00 	.word	0xfff7fc00
 80054cc:	0800f740 	.word	0x0800f740
 80054d0:	0800f64c 	.word	0x0800f64c
 80054d4:	0800f7c0 	.word	0x0800f7c0

080054d8 <lfs_file_outline>:
#endif

#ifndef LFS_READONLY
static int lfs_file_outline(lfs_t *lfs, lfs_file_t *file) {
 80054d8:	b580      	push	{r7, lr}
 80054da:	b084      	sub	sp, #16
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
 80054e0:	6039      	str	r1, [r7, #0]
    file->off = file->pos;
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	63da      	str	r2, [r3, #60]	; 0x3c
    lfs_alloc_ack(lfs);
 80054ea:	6878      	ldr	r0, [r7, #4]
 80054ec:	f7fc fb12 	bl	8001b14 <lfs_alloc_ack>
    int err = lfs_file_relocate(lfs, file);
 80054f0:	6839      	ldr	r1, [r7, #0]
 80054f2:	6878      	ldr	r0, [r7, #4]
 80054f4:	f7ff ff16 	bl	8005324 <lfs_file_relocate>
 80054f8:	60f8      	str	r0, [r7, #12]
    if (err) {
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d001      	beq.n	8005504 <lfs_file_outline+0x2c>
        return err;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	e006      	b.n	8005512 <lfs_file_outline+0x3a>
    }

    file->flags &= ~LFS_F_INLINE;
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005508:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	631a      	str	r2, [r3, #48]	; 0x30
    return 0;
 8005510:	2300      	movs	r3, #0
}
 8005512:	4618      	mov	r0, r3
 8005514:	3710      	adds	r7, #16
 8005516:	46bd      	mov	sp, r7
 8005518:	bd80      	pop	{r7, pc}
	...

0800551c <lfs_file_flush>:
#endif

static int lfs_file_flush(lfs_t *lfs, lfs_file_t *file) {
 800551c:	b590      	push	{r4, r7, lr}
 800551e:	b09f      	sub	sp, #124	; 0x7c
 8005520:	af02      	add	r7, sp, #8
 8005522:	6078      	str	r0, [r7, #4]
 8005524:	6039      	str	r1, [r7, #0]
    if (file->flags & LFS_F_READING) {
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800552a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800552e:	2b00      	cmp	r3, #0
 8005530:	d011      	beq.n	8005556 <lfs_file_flush+0x3a>
        if (!(file->flags & LFS_F_INLINE)) {
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005536:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800553a:	2b00      	cmp	r3, #0
 800553c:	d105      	bne.n	800554a <lfs_file_flush+0x2e>
            lfs_cache_drop(lfs, &file->cache);
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	3340      	adds	r3, #64	; 0x40
 8005542:	4619      	mov	r1, r3
 8005544:	6878      	ldr	r0, [r7, #4]
 8005546:	f7fb fc55 	bl	8000df4 <lfs_cache_drop>
        }
        file->flags &= ~LFS_F_READING;
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800554e:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	631a      	str	r2, [r3, #48]	; 0x30
    }

#ifndef LFS_READONLY
    if (file->flags & LFS_F_WRITING) {
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800555a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800555e:	2b00      	cmp	r3, #0
 8005560:	f000 80a4 	beq.w	80056ac <lfs_file_flush+0x190>
        lfs_off_t pos = file->pos;
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005568:	66fb      	str	r3, [r7, #108]	; 0x6c

        if (!(file->flags & LFS_F_INLINE)) {
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800556e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005572:	2b00      	cmp	r3, #0
 8005574:	d176      	bne.n	8005664 <lfs_file_flush+0x148>
            // copy over anything after current branch
            lfs_file_t orig = {
 8005576:	f107 030c 	add.w	r3, r7, #12
 800557a:	2254      	movs	r2, #84	; 0x54
 800557c:	2100      	movs	r1, #0
 800557e:	4618      	mov	r0, r3
 8005580:	f008 fe6c 	bl	800e25c <memset>
                .ctz.head = file->ctz.head,
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	6a9b      	ldr	r3, [r3, #40]	; 0x28
            lfs_file_t orig = {
 8005588:	637b      	str	r3, [r7, #52]	; 0x34
                .ctz.size = file->ctz.size,
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            lfs_file_t orig = {
 800558e:	63bb      	str	r3, [r7, #56]	; 0x38
 8005590:	2301      	movs	r3, #1
 8005592:	63fb      	str	r3, [r7, #60]	; 0x3c
                .flags = LFS_O_RDONLY,
                .pos = file->pos,
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            lfs_file_t orig = {
 8005598:	643b      	str	r3, [r7, #64]	; 0x40
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 80055a0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80055a2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
                .cache = lfs->rcache,
            };
            lfs_cache_drop(lfs, &lfs->rcache);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	4619      	mov	r1, r3
 80055aa:	6878      	ldr	r0, [r7, #4]
 80055ac:	f7fb fc22 	bl	8000df4 <lfs_cache_drop>

            while (file->pos < file->ctz.size) {
 80055b0:	e02b      	b.n	800560a <lfs_file_flush+0xee>
                // copy over a byte at a time, leave it up to caching
                // to make this efficient
                uint8_t data;
                lfs_ssize_t res = lfs_file_flushedread(lfs, &orig, &data, 1);
 80055b2:	f107 0263 	add.w	r2, r7, #99	; 0x63
 80055b6:	f107 010c 	add.w	r1, r7, #12
 80055ba:	2301      	movs	r3, #1
 80055bc:	6878      	ldr	r0, [r7, #4]
 80055be:	f000 f90d 	bl	80057dc <lfs_file_flushedread>
 80055c2:	6678      	str	r0, [r7, #100]	; 0x64
                if (res < 0) {
 80055c4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	da01      	bge.n	80055ce <lfs_file_flush+0xb2>
                    return res;
 80055ca:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80055cc:	e06f      	b.n	80056ae <lfs_file_flush+0x192>
                }

                res = lfs_file_flushedwrite(lfs, file, &data, 1);
 80055ce:	f107 0263 	add.w	r2, r7, #99	; 0x63
 80055d2:	2301      	movs	r3, #1
 80055d4:	6839      	ldr	r1, [r7, #0]
 80055d6:	6878      	ldr	r0, [r7, #4]
 80055d8:	f000 fa08 	bl	80059ec <lfs_file_flushedwrite>
 80055dc:	6678      	str	r0, [r7, #100]	; 0x64
                if (res < 0) {
 80055de:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	da01      	bge.n	80055e8 <lfs_file_flush+0xcc>
                    return res;
 80055e4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80055e6:	e062      	b.n	80056ae <lfs_file_flush+0x192>
                }

                // keep our reference to the rcache in sync
                if (lfs->rcache.block != LFS_BLOCK_NULL) {
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055f0:	d00b      	beq.n	800560a <lfs_file_flush+0xee>
                    lfs_cache_drop(lfs, &orig.cache);
 80055f2:	f107 030c 	add.w	r3, r7, #12
 80055f6:	3340      	adds	r3, #64	; 0x40
 80055f8:	4619      	mov	r1, r3
 80055fa:	6878      	ldr	r0, [r7, #4]
 80055fc:	f7fb fbfa 	bl	8000df4 <lfs_cache_drop>
                    lfs_cache_drop(lfs, &lfs->rcache);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	4619      	mov	r1, r3
 8005604:	6878      	ldr	r0, [r7, #4]
 8005606:	f7fb fbf5 	bl	8000df4 <lfs_cache_drop>
            while (file->pos < file->ctz.size) {
 800560a:	683b      	ldr	r3, [r7, #0]
 800560c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005612:	429a      	cmp	r2, r3
 8005614:	d3cd      	bcc.n	80055b2 <lfs_file_flush+0x96>
                }
            }

            // write out what we have
            while (true) {
                int err = lfs_bd_flush(lfs, &file->cache, &lfs->rcache, true);
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	f103 0140 	add.w	r1, r3, #64	; 0x40
 800561c:	687a      	ldr	r2, [r7, #4]
 800561e:	2301      	movs	r3, #1
 8005620:	6878      	ldr	r0, [r7, #4]
 8005622:	f7fb fda3 	bl	800116c <lfs_bd_flush>
 8005626:	66b8      	str	r0, [r7, #104]	; 0x68
                if (err) {
 8005628:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800562a:	2b00      	cmp	r3, #0
 800562c:	d026      	beq.n	800567c <lfs_file_flush+0x160>
                    if (err == LFS_ERR_CORRUPT) {
 800562e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005630:	f113 0f54 	cmn.w	r3, #84	; 0x54
 8005634:	d001      	beq.n	800563a <lfs_file_flush+0x11e>
                        goto relocate;
                    }
                    return err;
 8005636:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005638:	e039      	b.n	80056ae <lfs_file_flush+0x192>
                        goto relocate;
 800563a:	bf00      	nop
                }

                break;

relocate:
                LFS_DEBUG("Bad block at 0x%"PRIx32, file->block);
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005640:	4a1d      	ldr	r2, [pc, #116]	; (80056b8 <lfs_file_flush+0x19c>)
 8005642:	9200      	str	r2, [sp, #0]
 8005644:	f640 4261 	movw	r2, #3169	; 0xc61
 8005648:	491c      	ldr	r1, [pc, #112]	; (80056bc <lfs_file_flush+0x1a0>)
 800564a:	481d      	ldr	r0, [pc, #116]	; (80056c0 <lfs_file_flush+0x1a4>)
 800564c:	f009 f9dc 	bl	800ea08 <iprintf>
                err = lfs_file_relocate(lfs, file);
 8005650:	6839      	ldr	r1, [r7, #0]
 8005652:	6878      	ldr	r0, [r7, #4]
 8005654:	f7ff fe66 	bl	8005324 <lfs_file_relocate>
 8005658:	66b8      	str	r0, [r7, #104]	; 0x68
                if (err) {
 800565a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800565c:	2b00      	cmp	r3, #0
 800565e:	d0da      	beq.n	8005616 <lfs_file_flush+0xfa>
                    return err;
 8005660:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005662:	e024      	b.n	80056ae <lfs_file_flush+0x192>
                }
            }
        } else {
            file->pos = lfs_max(file->pos, file->ctz.size);
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800566c:	4619      	mov	r1, r3
 800566e:	4610      	mov	r0, r2
 8005670:	f7fb fafa 	bl	8000c68 <lfs_max>
 8005674:	4602      	mov	r2, r0
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	635a      	str	r2, [r3, #52]	; 0x34
 800567a:	e000      	b.n	800567e <lfs_file_flush+0x162>
                break;
 800567c:	bf00      	nop
        }

        // actual file updates
        file->ctz.head = file->block;
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	629a      	str	r2, [r3, #40]	; 0x28
        file->ctz.size = file->pos;
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	62da      	str	r2, [r3, #44]	; 0x2c
        file->flags &= ~LFS_F_WRITING;
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005692:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	631a      	str	r2, [r3, #48]	; 0x30
        file->flags |= LFS_F_DIRTY;
 800569a:	683b      	ldr	r3, [r7, #0]
 800569c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800569e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80056a2:	683b      	ldr	r3, [r7, #0]
 80056a4:	631a      	str	r2, [r3, #48]	; 0x30

        file->pos = pos;
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80056aa:	635a      	str	r2, [r3, #52]	; 0x34
    }
#endif

    return 0;
 80056ac:	2300      	movs	r3, #0
}
 80056ae:	4618      	mov	r0, r3
 80056b0:	3774      	adds	r7, #116	; 0x74
 80056b2:	46bd      	mov	sp, r7
 80056b4:	bd90      	pop	{r4, r7, pc}
 80056b6:	bf00      	nop
 80056b8:	0800f740 	.word	0x0800f740
 80056bc:	0800f64c 	.word	0x0800f64c
 80056c0:	0800f7c0 	.word	0x0800f7c0

080056c4 <lfs_file_rawsync>:

#ifndef LFS_READONLY
static int lfs_file_rawsync(lfs_t *lfs, lfs_file_t *file) {
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b090      	sub	sp, #64	; 0x40
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
 80056cc:	6039      	str	r1, [r7, #0]
    if (file->flags & LFS_F_ERRED) {
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056d2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d001      	beq.n	80056de <lfs_file_rawsync+0x1a>
        // it's not safe to do anything if our file errored
        return 0;
 80056da:	2300      	movs	r3, #0
 80056dc:	e07a      	b.n	80057d4 <lfs_file_rawsync+0x110>
    }

    int err = lfs_file_flush(lfs, file);
 80056de:	6839      	ldr	r1, [r7, #0]
 80056e0:	6878      	ldr	r0, [r7, #4]
 80056e2:	f7ff ff1b 	bl	800551c <lfs_file_flush>
 80056e6:	6338      	str	r0, [r7, #48]	; 0x30
    if (err) {
 80056e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d007      	beq.n	80056fe <lfs_file_rawsync+0x3a>
        file->flags |= LFS_F_ERRED;
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056f2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	631a      	str	r2, [r3, #48]	; 0x30
        return err;
 80056fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056fc:	e06a      	b.n	80057d4 <lfs_file_rawsync+0x110>
    }


    if ((file->flags & LFS_F_DIRTY) &&
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005702:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005706:	2b00      	cmp	r3, #0
 8005708:	d063      	beq.n	80057d2 <lfs_file_rawsync+0x10e>
            !lfs_pair_isnull(file->m.pair)) {
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	3308      	adds	r3, #8
 800570e:	4618      	mov	r0, r3
 8005710:	f7fb fecf 	bl	80014b2 <lfs_pair_isnull>
 8005714:	4603      	mov	r3, r0
 8005716:	f083 0301 	eor.w	r3, r3, #1
 800571a:	b2db      	uxtb	r3, r3
    if ((file->flags & LFS_F_DIRTY) &&
 800571c:	2b00      	cmp	r3, #0
 800571e:	d058      	beq.n	80057d2 <lfs_file_rawsync+0x10e>
        // update dir entry
        uint16_t type;
        const void *buffer;
        lfs_size_t size;
        struct lfs_ctz ctz;
        if (file->flags & LFS_F_INLINE) {
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005724:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005728:	2b00      	cmp	r3, #0
 800572a:	d009      	beq.n	8005740 <lfs_file_rawsync+0x7c>
            // inline the whole file
            type = LFS_TYPE_INLINESTRUCT;
 800572c:	f240 2301 	movw	r3, #513	; 0x201
 8005730:	87fb      	strh	r3, [r7, #62]	; 0x3e
            buffer = file->cache.buffer;
 8005732:	683b      	ldr	r3, [r7, #0]
 8005734:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005736:	63bb      	str	r3, [r7, #56]	; 0x38
            size = file->ctz.size;
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800573c:	637b      	str	r3, [r7, #52]	; 0x34
 800573e:	e014      	b.n	800576a <lfs_file_rawsync+0xa6>
        } else {
            // update the ctz reference
            type = LFS_TYPE_CTZSTRUCT;
 8005740:	f240 2302 	movw	r3, #514	; 0x202
 8005744:	87fb      	strh	r3, [r7, #62]	; 0x3e
            // copy ctz so alloc will work during a relocate
            ctz = file->ctz;
 8005746:	683a      	ldr	r2, [r7, #0]
 8005748:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800574c:	3228      	adds	r2, #40	; 0x28
 800574e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005752:	e883 0003 	stmia.w	r3, {r0, r1}
            lfs_ctz_tole32(&ctz);
 8005756:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800575a:	4618      	mov	r0, r3
 800575c:	f7fc f8ca 	bl	80018f4 <lfs_ctz_tole32>
            buffer = &ctz;
 8005760:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005764:	63bb      	str	r3, [r7, #56]	; 0x38
            size = sizeof(ctz);
 8005766:	2308      	movs	r3, #8
 8005768:	637b      	str	r3, [r7, #52]	; 0x34
        }

        // commit file data and attributes
        err = lfs_dir_commit(lfs, &file->m, LFS_MKATTRS(
 800576a:	683b      	ldr	r3, [r7, #0]
 800576c:	f103 0108 	add.w	r1, r3, #8
 8005770:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8005772:	051a      	lsls	r2, r3, #20
 8005774:	683b      	ldr	r3, [r7, #0]
 8005776:	889b      	ldrh	r3, [r3, #4]
 8005778:	029b      	lsls	r3, r3, #10
 800577a:	431a      	orrs	r2, r3
 800577c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800577e:	4313      	orrs	r3, r2
 8005780:	61bb      	str	r3, [r7, #24]
 8005782:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005784:	61fb      	str	r3, [r7, #28]
 8005786:	683b      	ldr	r3, [r7, #0]
 8005788:	889b      	ldrh	r3, [r3, #4]
 800578a:	029a      	lsls	r2, r3, #10
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005790:	689b      	ldr	r3, [r3, #8]
 8005792:	4313      	orrs	r3, r2
 8005794:	f043 5381 	orr.w	r3, r3, #270532608	; 0x10200000
 8005798:	623b      	str	r3, [r7, #32]
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800579e:	685b      	ldr	r3, [r3, #4]
 80057a0:	627b      	str	r3, [r7, #36]	; 0x24
 80057a2:	f107 0218 	add.w	r2, r7, #24
 80057a6:	2302      	movs	r3, #2
 80057a8:	6878      	ldr	r0, [r7, #4]
 80057aa:	f7ff f969 	bl	8004a80 <lfs_dir_commit>
 80057ae:	6338      	str	r0, [r7, #48]	; 0x30
                {LFS_MKTAG(type, file->id, size), buffer},
                {LFS_MKTAG(LFS_FROM_USERATTRS, file->id,
                    file->cfg->attr_count), file->cfg->attrs}));
        if (err) {
 80057b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d007      	beq.n	80057c6 <lfs_file_rawsync+0x102>
            file->flags |= LFS_F_ERRED;
 80057b6:	683b      	ldr	r3, [r7, #0]
 80057b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057ba:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80057be:	683b      	ldr	r3, [r7, #0]
 80057c0:	631a      	str	r2, [r3, #48]	; 0x30
            return err;
 80057c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057c4:	e006      	b.n	80057d4 <lfs_file_rawsync+0x110>
        }

        file->flags &= ~LFS_F_DIRTY;
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057ca:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80057ce:	683b      	ldr	r3, [r7, #0]
 80057d0:	631a      	str	r2, [r3, #48]	; 0x30
    }

    return 0;
 80057d2:	2300      	movs	r3, #0
}
 80057d4:	4618      	mov	r0, r3
 80057d6:	3740      	adds	r7, #64	; 0x40
 80057d8:	46bd      	mov	sp, r7
 80057da:	bd80      	pop	{r7, pc}

080057dc <lfs_file_flushedread>:
#endif

static lfs_ssize_t lfs_file_flushedread(lfs_t *lfs, lfs_file_t *file,
        void *buffer, lfs_size_t size) {
 80057dc:	b5b0      	push	{r4, r5, r7, lr}
 80057de:	b090      	sub	sp, #64	; 0x40
 80057e0:	af06      	add	r7, sp, #24
 80057e2:	60f8      	str	r0, [r7, #12]
 80057e4:	60b9      	str	r1, [r7, #8]
 80057e6:	607a      	str	r2, [r7, #4]
 80057e8:	603b      	str	r3, [r7, #0]
    uint8_t *data = buffer;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	627b      	str	r3, [r7, #36]	; 0x24
    lfs_size_t nsize = size;
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	623b      	str	r3, [r7, #32]

    if (file->pos >= file->ctz.size) {
 80057f2:	68bb      	ldr	r3, [r7, #8]
 80057f4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80057f6:	68bb      	ldr	r3, [r7, #8]
 80057f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057fa:	429a      	cmp	r2, r3
 80057fc:	d301      	bcc.n	8005802 <lfs_file_flushedread+0x26>
        // eof if past end
        return 0;
 80057fe:	2300      	movs	r3, #0
 8005800:	e0b7      	b.n	8005972 <lfs_file_flushedread+0x196>
    }

    size = lfs_min(size, file->ctz.size - file->pos);
 8005802:	68bb      	ldr	r3, [r7, #8]
 8005804:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005806:	68bb      	ldr	r3, [r7, #8]
 8005808:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800580a:	1ad3      	subs	r3, r2, r3
 800580c:	4619      	mov	r1, r3
 800580e:	6838      	ldr	r0, [r7, #0]
 8005810:	f7fb fa3a 	bl	8000c88 <lfs_min>
 8005814:	6038      	str	r0, [r7, #0]
    nsize = size;
 8005816:	683b      	ldr	r3, [r7, #0]
 8005818:	623b      	str	r3, [r7, #32]

    while (nsize > 0) {
 800581a:	e0a5      	b.n	8005968 <lfs_file_flushedread+0x18c>
        // check if we need a new block
        if (!(file->flags & LFS_F_READING) ||
 800581c:	68bb      	ldr	r3, [r7, #8]
 800581e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005820:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005824:	2b00      	cmp	r3, #0
 8005826:	d006      	beq.n	8005836 <lfs_file_flushedread+0x5a>
                file->off == lfs->cfg->block_size) {
 8005828:	68bb      	ldr	r3, [r7, #8]
 800582a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005830:	69db      	ldr	r3, [r3, #28]
        if (!(file->flags & LFS_F_READING) ||
 8005832:	429a      	cmp	r2, r3
 8005834:	d130      	bne.n	8005898 <lfs_file_flushedread+0xbc>
            if (!(file->flags & LFS_F_INLINE)) {
 8005836:	68bb      	ldr	r3, [r7, #8]
 8005838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800583a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800583e:	2b00      	cmp	r3, #0
 8005840:	d11c      	bne.n	800587c <lfs_file_flushedread+0xa0>
                int err = lfs_ctz_find(lfs, NULL, &file->cache,
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	f103 0440 	add.w	r4, r3, #64	; 0x40
 8005848:	68bb      	ldr	r3, [r7, #8]
 800584a:	6a9d      	ldr	r5, [r3, #40]	; 0x28
 800584c:	68bb      	ldr	r3, [r7, #8]
 800584e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005850:	68ba      	ldr	r2, [r7, #8]
 8005852:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005854:	68b9      	ldr	r1, [r7, #8]
 8005856:	3138      	adds	r1, #56	; 0x38
 8005858:	68b8      	ldr	r0, [r7, #8]
 800585a:	303c      	adds	r0, #60	; 0x3c
 800585c:	9003      	str	r0, [sp, #12]
 800585e:	9102      	str	r1, [sp, #8]
 8005860:	9201      	str	r2, [sp, #4]
 8005862:	9300      	str	r3, [sp, #0]
 8005864:	462b      	mov	r3, r5
 8005866:	4622      	mov	r2, r4
 8005868:	2100      	movs	r1, #0
 800586a:	68f8      	ldr	r0, [r7, #12]
 800586c:	f7ff f965 	bl	8004b3a <lfs_ctz_find>
 8005870:	61f8      	str	r0, [r7, #28]
                        file->ctz.head, file->ctz.size,
                        file->pos, &file->block, &file->off);
                if (err) {
 8005872:	69fb      	ldr	r3, [r7, #28]
 8005874:	2b00      	cmp	r3, #0
 8005876:	d009      	beq.n	800588c <lfs_file_flushedread+0xb0>
                    return err;
 8005878:	69fb      	ldr	r3, [r7, #28]
 800587a:	e07a      	b.n	8005972 <lfs_file_flushedread+0x196>
                }
            } else {
                file->block = LFS_BLOCK_INLINE;
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	f06f 0201 	mvn.w	r2, #1
 8005882:	639a      	str	r2, [r3, #56]	; 0x38
                file->off = file->pos;
 8005884:	68bb      	ldr	r3, [r7, #8]
 8005886:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005888:	68bb      	ldr	r3, [r7, #8]
 800588a:	63da      	str	r2, [r3, #60]	; 0x3c
            }

            file->flags |= LFS_F_READING;
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005890:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	631a      	str	r2, [r3, #48]	; 0x30
        }

        // read as much as we can in current block
        lfs_size_t diff = lfs_min(nsize, lfs->cfg->block_size - file->off);
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800589c:	69da      	ldr	r2, [r3, #28]
 800589e:	68bb      	ldr	r3, [r7, #8]
 80058a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058a2:	1ad3      	subs	r3, r2, r3
 80058a4:	4619      	mov	r1, r3
 80058a6:	6a38      	ldr	r0, [r7, #32]
 80058a8:	f7fb f9ee 	bl	8000c88 <lfs_min>
 80058ac:	61b8      	str	r0, [r7, #24]
        if (file->flags & LFS_F_INLINE) {
 80058ae:	68bb      	ldr	r3, [r7, #8]
 80058b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d026      	beq.n	8005908 <lfs_file_flushedread+0x12c>
            int err = lfs_dir_getread(lfs, &file->m,
 80058ba:	68bb      	ldr	r3, [r7, #8]
 80058bc:	f103 0408 	add.w	r4, r3, #8
 80058c0:	68bb      	ldr	r3, [r7, #8]
 80058c2:	f103 0540 	add.w	r5, r3, #64	; 0x40
                    NULL, &file->cache, lfs->cfg->block_size,
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
            int err = lfs_dir_getread(lfs, &file->m,
 80058ca:	69da      	ldr	r2, [r3, #28]
                    LFS_MKTAG(0xfff, 0x1ff, 0),
                    LFS_MKTAG(LFS_TYPE_INLINESTRUCT, file->id, 0),
 80058cc:	68bb      	ldr	r3, [r7, #8]
 80058ce:	889b      	ldrh	r3, [r3, #4]
 80058d0:	029b      	lsls	r3, r3, #10
            int err = lfs_dir_getread(lfs, &file->m,
 80058d2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80058d6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80058da:	68b9      	ldr	r1, [r7, #8]
 80058dc:	6bc9      	ldr	r1, [r1, #60]	; 0x3c
 80058de:	69b8      	ldr	r0, [r7, #24]
 80058e0:	9005      	str	r0, [sp, #20]
 80058e2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80058e4:	9004      	str	r0, [sp, #16]
 80058e6:	9103      	str	r1, [sp, #12]
 80058e8:	9302      	str	r3, [sp, #8]
 80058ea:	4b24      	ldr	r3, [pc, #144]	; (800597c <lfs_file_flushedread+0x1a0>)
 80058ec:	9301      	str	r3, [sp, #4]
 80058ee:	9200      	str	r2, [sp, #0]
 80058f0:	462b      	mov	r3, r5
 80058f2:	2200      	movs	r2, #0
 80058f4:	4621      	mov	r1, r4
 80058f6:	68f8      	ldr	r0, [r7, #12]
 80058f8:	f7fc fae1 	bl	8001ebe <lfs_dir_getread>
 80058fc:	6138      	str	r0, [r7, #16]
                    file->off, data, diff);
            if (err) {
 80058fe:	693b      	ldr	r3, [r7, #16]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d01d      	beq.n	8005940 <lfs_file_flushedread+0x164>
                return err;
 8005904:	693b      	ldr	r3, [r7, #16]
 8005906:	e034      	b.n	8005972 <lfs_file_flushedread+0x196>
            }
        } else {
            int err = lfs_bd_read(lfs,
 8005908:	68bb      	ldr	r3, [r7, #8]
 800590a:	f103 0040 	add.w	r0, r3, #64	; 0x40
                    NULL, &file->cache, lfs->cfg->block_size,
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	6e9b      	ldr	r3, [r3, #104]	; 0x68
            int err = lfs_bd_read(lfs,
 8005912:	69dc      	ldr	r4, [r3, #28]
 8005914:	68bb      	ldr	r3, [r7, #8]
 8005916:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005918:	68ba      	ldr	r2, [r7, #8]
 800591a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800591c:	69b9      	ldr	r1, [r7, #24]
 800591e:	9103      	str	r1, [sp, #12]
 8005920:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005922:	9102      	str	r1, [sp, #8]
 8005924:	9201      	str	r2, [sp, #4]
 8005926:	9300      	str	r3, [sp, #0]
 8005928:	4623      	mov	r3, r4
 800592a:	4602      	mov	r2, r0
 800592c:	2100      	movs	r1, #0
 800592e:	68f8      	ldr	r0, [r7, #12]
 8005930:	f7fb fa86 	bl	8000e40 <lfs_bd_read>
 8005934:	6178      	str	r0, [r7, #20]
                    file->block, file->off, data, diff);
            if (err) {
 8005936:	697b      	ldr	r3, [r7, #20]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d001      	beq.n	8005940 <lfs_file_flushedread+0x164>
                return err;
 800593c:	697b      	ldr	r3, [r7, #20]
 800593e:	e018      	b.n	8005972 <lfs_file_flushedread+0x196>
            }
        }

        file->pos += diff;
 8005940:	68bb      	ldr	r3, [r7, #8]
 8005942:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005944:	69bb      	ldr	r3, [r7, #24]
 8005946:	441a      	add	r2, r3
 8005948:	68bb      	ldr	r3, [r7, #8]
 800594a:	635a      	str	r2, [r3, #52]	; 0x34
        file->off += diff;
 800594c:	68bb      	ldr	r3, [r7, #8]
 800594e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005950:	69bb      	ldr	r3, [r7, #24]
 8005952:	441a      	add	r2, r3
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	63da      	str	r2, [r3, #60]	; 0x3c
        data += diff;
 8005958:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800595a:	69bb      	ldr	r3, [r7, #24]
 800595c:	4413      	add	r3, r2
 800595e:	627b      	str	r3, [r7, #36]	; 0x24
        nsize -= diff;
 8005960:	6a3a      	ldr	r2, [r7, #32]
 8005962:	69bb      	ldr	r3, [r7, #24]
 8005964:	1ad3      	subs	r3, r2, r3
 8005966:	623b      	str	r3, [r7, #32]
    while (nsize > 0) {
 8005968:	6a3b      	ldr	r3, [r7, #32]
 800596a:	2b00      	cmp	r3, #0
 800596c:	f47f af56 	bne.w	800581c <lfs_file_flushedread+0x40>
    }

    return size;
 8005970:	683b      	ldr	r3, [r7, #0]
}
 8005972:	4618      	mov	r0, r3
 8005974:	3728      	adds	r7, #40	; 0x28
 8005976:	46bd      	mov	sp, r7
 8005978:	bdb0      	pop	{r4, r5, r7, pc}
 800597a:	bf00      	nop
 800597c:	fff7fc00 	.word	0xfff7fc00

08005980 <lfs_file_rawread>:

static lfs_ssize_t lfs_file_rawread(lfs_t *lfs, lfs_file_t *file,
        void *buffer, lfs_size_t size) {
 8005980:	b580      	push	{r7, lr}
 8005982:	b086      	sub	sp, #24
 8005984:	af00      	add	r7, sp, #0
 8005986:	60f8      	str	r0, [r7, #12]
 8005988:	60b9      	str	r1, [r7, #8]
 800598a:	607a      	str	r2, [r7, #4]
 800598c:	603b      	str	r3, [r7, #0]
    LFS_ASSERT((file->flags & LFS_O_RDONLY) == LFS_O_RDONLY);
 800598e:	68bb      	ldr	r3, [r7, #8]
 8005990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005992:	f003 0301 	and.w	r3, r3, #1
 8005996:	2b00      	cmp	r3, #0
 8005998:	d106      	bne.n	80059a8 <lfs_file_rawread+0x28>
 800599a:	4b11      	ldr	r3, [pc, #68]	; (80059e0 <lfs_file_rawread+0x60>)
 800599c:	4a11      	ldr	r2, [pc, #68]	; (80059e4 <lfs_file_rawread+0x64>)
 800599e:	f640 41ec 	movw	r1, #3308	; 0xcec
 80059a2:	4811      	ldr	r0, [pc, #68]	; (80059e8 <lfs_file_rawread+0x68>)
 80059a4:	f008 fbd2 	bl	800e14c <__assert_func>

#ifndef LFS_READONLY
    if (file->flags & LFS_F_WRITING) {
 80059a8:	68bb      	ldr	r3, [r7, #8]
 80059aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d009      	beq.n	80059c8 <lfs_file_rawread+0x48>
        // flush out any writes
        int err = lfs_file_flush(lfs, file);
 80059b4:	68b9      	ldr	r1, [r7, #8]
 80059b6:	68f8      	ldr	r0, [r7, #12]
 80059b8:	f7ff fdb0 	bl	800551c <lfs_file_flush>
 80059bc:	6178      	str	r0, [r7, #20]
        if (err) {
 80059be:	697b      	ldr	r3, [r7, #20]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d001      	beq.n	80059c8 <lfs_file_rawread+0x48>
            return err;
 80059c4:	697b      	ldr	r3, [r7, #20]
 80059c6:	e006      	b.n	80059d6 <lfs_file_rawread+0x56>
        }
    }
#endif

    return lfs_file_flushedread(lfs, file, buffer, size);
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	687a      	ldr	r2, [r7, #4]
 80059cc:	68b9      	ldr	r1, [r7, #8]
 80059ce:	68f8      	ldr	r0, [r7, #12]
 80059d0:	f7ff ff04 	bl	80057dc <lfs_file_flushedread>
 80059d4:	4603      	mov	r3, r0
}
 80059d6:	4618      	mov	r0, r3
 80059d8:	3718      	adds	r7, #24
 80059da:	46bd      	mov	sp, r7
 80059dc:	bd80      	pop	{r7, pc}
 80059de:	bf00      	nop
 80059e0:	0800f968 	.word	0x0800f968
 80059e4:	08010048 	.word	0x08010048
 80059e8:	0800f64c 	.word	0x0800f64c

080059ec <lfs_file_flushedwrite>:


#ifndef LFS_READONLY
static lfs_ssize_t lfs_file_flushedwrite(lfs_t *lfs, lfs_file_t *file,
        const void *buffer, lfs_size_t size) {
 80059ec:	b5b0      	push	{r4, r5, r7, lr}
 80059ee:	b090      	sub	sp, #64	; 0x40
 80059f0:	af04      	add	r7, sp, #16
 80059f2:	60f8      	str	r0, [r7, #12]
 80059f4:	60b9      	str	r1, [r7, #8]
 80059f6:	607a      	str	r2, [r7, #4]
 80059f8:	603b      	str	r3, [r7, #0]
    const uint8_t *data = buffer;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    lfs_size_t nsize = size;
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	62bb      	str	r3, [r7, #40]	; 0x28

    if ((file->flags & LFS_F_INLINE) &&
 8005a02:	68bb      	ldr	r3, [r7, #8]
 8005a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a06:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	f000 810c 	beq.w	8005c28 <lfs_file_flushedwrite+0x23c>
            lfs_max(file->pos+nsize, file->ctz.size) >
 8005a10:	68bb      	ldr	r3, [r7, #8]
 8005a12:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005a14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a16:	441a      	add	r2, r3
 8005a18:	68bb      	ldr	r3, [r7, #8]
 8005a1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a1c:	4619      	mov	r1, r3
 8005a1e:	4610      	mov	r0, r2
 8005a20:	f7fb f922 	bl	8000c68 <lfs_max>
 8005a24:	4604      	mov	r4, r0
            lfs_min(0x3fe, lfs_min(
                lfs->cfg->cache_size,
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	6e9b      	ldr	r3, [r3, #104]	; 0x68
            lfs_min(0x3fe, lfs_min(
 8005a2a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
                (lfs->cfg->metadata_max ?
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005a30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
            lfs_min(0x3fe, lfs_min(
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d004      	beq.n	8005a40 <lfs_file_flushedwrite+0x54>
                    lfs->cfg->metadata_max : lfs->cfg->block_size) / 8))) {
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005a3a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
            lfs_min(0x3fe, lfs_min(
 8005a3c:	08db      	lsrs	r3, r3, #3
 8005a3e:	e003      	b.n	8005a48 <lfs_file_flushedwrite+0x5c>
                    lfs->cfg->metadata_max : lfs->cfg->block_size) / 8))) {
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005a44:	69db      	ldr	r3, [r3, #28]
            lfs_min(0x3fe, lfs_min(
 8005a46:	08db      	lsrs	r3, r3, #3
 8005a48:	4619      	mov	r1, r3
 8005a4a:	4610      	mov	r0, r2
 8005a4c:	f7fb f91c 	bl	8000c88 <lfs_min>
 8005a50:	4603      	mov	r3, r0
 8005a52:	4619      	mov	r1, r3
 8005a54:	f240 30fe 	movw	r0, #1022	; 0x3fe
 8005a58:	f7fb f916 	bl	8000c88 <lfs_min>
 8005a5c:	4603      	mov	r3, r0
    if ((file->flags & LFS_F_INLINE) &&
 8005a5e:	429c      	cmp	r4, r3
 8005a60:	f240 80e2 	bls.w	8005c28 <lfs_file_flushedwrite+0x23c>
        // inline file doesn't fit anymore
        int err = lfs_file_outline(lfs, file);
 8005a64:	68b9      	ldr	r1, [r7, #8]
 8005a66:	68f8      	ldr	r0, [r7, #12]
 8005a68:	f7ff fd36 	bl	80054d8 <lfs_file_outline>
 8005a6c:	6278      	str	r0, [r7, #36]	; 0x24
        if (err) {
 8005a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	f000 80d9 	beq.w	8005c28 <lfs_file_flushedwrite+0x23c>
            file->flags |= LFS_F_ERRED;
 8005a76:	68bb      	ldr	r3, [r7, #8]
 8005a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a7a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8005a7e:	68bb      	ldr	r3, [r7, #8]
 8005a80:	631a      	str	r2, [r3, #48]	; 0x30
            return err;
 8005a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a84:	e0d5      	b.n	8005c32 <lfs_file_flushedwrite+0x246>
        }
    }

    while (nsize > 0) {
        // check if we need a new block
        if (!(file->flags & LFS_F_WRITING) ||
 8005a86:	68bb      	ldr	r3, [r7, #8]
 8005a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d006      	beq.n	8005aa0 <lfs_file_flushedwrite+0xb4>
                file->off == lfs->cfg->block_size) {
 8005a92:	68bb      	ldr	r3, [r7, #8]
 8005a94:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005a9a:	69db      	ldr	r3, [r3, #28]
        if (!(file->flags & LFS_F_WRITING) ||
 8005a9c:	429a      	cmp	r2, r3
 8005a9e:	d16b      	bne.n	8005b78 <lfs_file_flushedwrite+0x18c>
            if (!(file->flags & LFS_F_INLINE)) {
 8005aa0:	68bb      	ldr	r3, [r7, #8]
 8005aa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005aa4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d157      	bne.n	8005b5c <lfs_file_flushedwrite+0x170>
                if (!(file->flags & LFS_F_WRITING) && file->pos > 0) {
 8005aac:	68bb      	ldr	r3, [r7, #8]
 8005aae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ab0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d12d      	bne.n	8005b14 <lfs_file_flushedwrite+0x128>
 8005ab8:	68bb      	ldr	r3, [r7, #8]
 8005aba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d029      	beq.n	8005b14 <lfs_file_flushedwrite+0x128>
                    // find out which block we're extending from
                    int err = lfs_ctz_find(lfs, NULL, &file->cache,
 8005ac0:	68bb      	ldr	r3, [r7, #8]
 8005ac2:	f103 0440 	add.w	r4, r3, #64	; 0x40
 8005ac6:	68bb      	ldr	r3, [r7, #8]
 8005ac8:	6a9d      	ldr	r5, [r3, #40]	; 0x28
 8005aca:	68bb      	ldr	r3, [r7, #8]
 8005acc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                            file->ctz.head, file->ctz.size,
                            file->pos-1, &file->block, &file->off);
 8005ace:	68ba      	ldr	r2, [r7, #8]
 8005ad0:	6b52      	ldr	r2, [r2, #52]	; 0x34
                    int err = lfs_ctz_find(lfs, NULL, &file->cache,
 8005ad2:	3a01      	subs	r2, #1
 8005ad4:	68b9      	ldr	r1, [r7, #8]
 8005ad6:	3138      	adds	r1, #56	; 0x38
 8005ad8:	68b8      	ldr	r0, [r7, #8]
 8005ada:	303c      	adds	r0, #60	; 0x3c
 8005adc:	9003      	str	r0, [sp, #12]
 8005ade:	9102      	str	r1, [sp, #8]
 8005ae0:	9201      	str	r2, [sp, #4]
 8005ae2:	9300      	str	r3, [sp, #0]
 8005ae4:	462b      	mov	r3, r5
 8005ae6:	4622      	mov	r2, r4
 8005ae8:	2100      	movs	r1, #0
 8005aea:	68f8      	ldr	r0, [r7, #12]
 8005aec:	f7ff f825 	bl	8004b3a <lfs_ctz_find>
 8005af0:	6238      	str	r0, [r7, #32]
                    if (err) {
 8005af2:	6a3b      	ldr	r3, [r7, #32]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d007      	beq.n	8005b08 <lfs_file_flushedwrite+0x11c>
                        file->flags |= LFS_F_ERRED;
 8005af8:	68bb      	ldr	r3, [r7, #8]
 8005afa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005afc:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8005b00:	68bb      	ldr	r3, [r7, #8]
 8005b02:	631a      	str	r2, [r3, #48]	; 0x30
                        return err;
 8005b04:	6a3b      	ldr	r3, [r7, #32]
 8005b06:	e094      	b.n	8005c32 <lfs_file_flushedwrite+0x246>
                    }

                    // mark cache as dirty since we may have read data into it
                    lfs_cache_zero(lfs, &file->cache);
 8005b08:	68bb      	ldr	r3, [r7, #8]
 8005b0a:	3340      	adds	r3, #64	; 0x40
 8005b0c:	4619      	mov	r1, r3
 8005b0e:	68f8      	ldr	r0, [r7, #12]
 8005b10:	f7fb f97f 	bl	8000e12 <lfs_cache_zero>
                }

                // extend file with new blocks
                lfs_alloc_ack(lfs);
 8005b14:	68f8      	ldr	r0, [r7, #12]
 8005b16:	f7fb fffd 	bl	8001b14 <lfs_alloc_ack>
                int err = lfs_ctz_extend(lfs, &file->cache, &lfs->rcache,
 8005b1a:	68bb      	ldr	r3, [r7, #8]
 8005b1c:	f103 0040 	add.w	r0, r3, #64	; 0x40
 8005b20:	68fc      	ldr	r4, [r7, #12]
 8005b22:	68bb      	ldr	r3, [r7, #8]
 8005b24:	6b9d      	ldr	r5, [r3, #56]	; 0x38
 8005b26:	68bb      	ldr	r3, [r7, #8]
 8005b28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b2a:	68ba      	ldr	r2, [r7, #8]
 8005b2c:	3238      	adds	r2, #56	; 0x38
 8005b2e:	68b9      	ldr	r1, [r7, #8]
 8005b30:	313c      	adds	r1, #60	; 0x3c
 8005b32:	9102      	str	r1, [sp, #8]
 8005b34:	9201      	str	r2, [sp, #4]
 8005b36:	9300      	str	r3, [sp, #0]
 8005b38:	462b      	mov	r3, r5
 8005b3a:	4622      	mov	r2, r4
 8005b3c:	4601      	mov	r1, r0
 8005b3e:	68f8      	ldr	r0, [r7, #12]
 8005b40:	f7ff f866 	bl	8004c10 <lfs_ctz_extend>
 8005b44:	61f8      	str	r0, [r7, #28]
                        file->block, file->pos,
                        &file->block, &file->off);
                if (err) {
 8005b46:	69fb      	ldr	r3, [r7, #28]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d00f      	beq.n	8005b6c <lfs_file_flushedwrite+0x180>
                    file->flags |= LFS_F_ERRED;
 8005b4c:	68bb      	ldr	r3, [r7, #8]
 8005b4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b50:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8005b54:	68bb      	ldr	r3, [r7, #8]
 8005b56:	631a      	str	r2, [r3, #48]	; 0x30
                    return err;
 8005b58:	69fb      	ldr	r3, [r7, #28]
 8005b5a:	e06a      	b.n	8005c32 <lfs_file_flushedwrite+0x246>
                }
            } else {
                file->block = LFS_BLOCK_INLINE;
 8005b5c:	68bb      	ldr	r3, [r7, #8]
 8005b5e:	f06f 0201 	mvn.w	r2, #1
 8005b62:	639a      	str	r2, [r3, #56]	; 0x38
                file->off = file->pos;
 8005b64:	68bb      	ldr	r3, [r7, #8]
 8005b66:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005b68:	68bb      	ldr	r3, [r7, #8]
 8005b6a:	63da      	str	r2, [r3, #60]	; 0x3c
            }

            file->flags |= LFS_F_WRITING;
 8005b6c:	68bb      	ldr	r3, [r7, #8]
 8005b6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b70:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005b74:	68bb      	ldr	r3, [r7, #8]
 8005b76:	631a      	str	r2, [r3, #48]	; 0x30
        }

        // program as much as we can in current block
        lfs_size_t diff = lfs_min(nsize, lfs->cfg->block_size - file->off);
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005b7c:	69da      	ldr	r2, [r3, #28]
 8005b7e:	68bb      	ldr	r3, [r7, #8]
 8005b80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b82:	1ad3      	subs	r3, r2, r3
 8005b84:	4619      	mov	r1, r3
 8005b86:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005b88:	f7fb f87e 	bl	8000c88 <lfs_min>
 8005b8c:	61b8      	str	r0, [r7, #24]
        while (true) {
            int err = lfs_bd_prog(lfs, &file->cache, &lfs->rcache, true,
 8005b8e:	68bb      	ldr	r3, [r7, #8]
 8005b90:	f103 0040 	add.w	r0, r3, #64	; 0x40
 8005b94:	68fc      	ldr	r4, [r7, #12]
 8005b96:	68bb      	ldr	r3, [r7, #8]
 8005b98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b9a:	68ba      	ldr	r2, [r7, #8]
 8005b9c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005b9e:	69b9      	ldr	r1, [r7, #24]
 8005ba0:	9103      	str	r1, [sp, #12]
 8005ba2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005ba4:	9102      	str	r1, [sp, #8]
 8005ba6:	9201      	str	r2, [sp, #4]
 8005ba8:	9300      	str	r3, [sp, #0]
 8005baa:	2301      	movs	r3, #1
 8005bac:	4622      	mov	r2, r4
 8005bae:	4601      	mov	r1, r0
 8005bb0:	68f8      	ldr	r0, [r7, #12]
 8005bb2:	f7fb fb8b 	bl	80012cc <lfs_bd_prog>
 8005bb6:	6178      	str	r0, [r7, #20]
                    file->block, file->off, data, diff);
            if (err) {
 8005bb8:	697b      	ldr	r3, [r7, #20]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d01c      	beq.n	8005bf8 <lfs_file_flushedwrite+0x20c>
                if (err == LFS_ERR_CORRUPT) {
 8005bbe:	697b      	ldr	r3, [r7, #20]
 8005bc0:	f113 0f54 	cmn.w	r3, #84	; 0x54
 8005bc4:	d007      	beq.n	8005bd6 <lfs_file_flushedwrite+0x1ea>
                    goto relocate;
                }
                file->flags |= LFS_F_ERRED;
 8005bc6:	68bb      	ldr	r3, [r7, #8]
 8005bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bca:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8005bce:	68bb      	ldr	r3, [r7, #8]
 8005bd0:	631a      	str	r2, [r3, #48]	; 0x30
                return err;
 8005bd2:	697b      	ldr	r3, [r7, #20]
 8005bd4:	e02d      	b.n	8005c32 <lfs_file_flushedwrite+0x246>
                    goto relocate;
 8005bd6:	bf00      	nop
            }

            break;
relocate:
            err = lfs_file_relocate(lfs, file);
 8005bd8:	68b9      	ldr	r1, [r7, #8]
 8005bda:	68f8      	ldr	r0, [r7, #12]
 8005bdc:	f7ff fba2 	bl	8005324 <lfs_file_relocate>
 8005be0:	6178      	str	r0, [r7, #20]
            if (err) {
 8005be2:	697b      	ldr	r3, [r7, #20]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d0d2      	beq.n	8005b8e <lfs_file_flushedwrite+0x1a2>
                file->flags |= LFS_F_ERRED;
 8005be8:	68bb      	ldr	r3, [r7, #8]
 8005bea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bec:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8005bf0:	68bb      	ldr	r3, [r7, #8]
 8005bf2:	631a      	str	r2, [r3, #48]	; 0x30
                return err;
 8005bf4:	697b      	ldr	r3, [r7, #20]
 8005bf6:	e01c      	b.n	8005c32 <lfs_file_flushedwrite+0x246>
            break;
 8005bf8:	bf00      	nop
            }
        }

        file->pos += diff;
 8005bfa:	68bb      	ldr	r3, [r7, #8]
 8005bfc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005bfe:	69bb      	ldr	r3, [r7, #24]
 8005c00:	441a      	add	r2, r3
 8005c02:	68bb      	ldr	r3, [r7, #8]
 8005c04:	635a      	str	r2, [r3, #52]	; 0x34
        file->off += diff;
 8005c06:	68bb      	ldr	r3, [r7, #8]
 8005c08:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005c0a:	69bb      	ldr	r3, [r7, #24]
 8005c0c:	441a      	add	r2, r3
 8005c0e:	68bb      	ldr	r3, [r7, #8]
 8005c10:	63da      	str	r2, [r3, #60]	; 0x3c
        data += diff;
 8005c12:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005c14:	69bb      	ldr	r3, [r7, #24]
 8005c16:	4413      	add	r3, r2
 8005c18:	62fb      	str	r3, [r7, #44]	; 0x2c
        nsize -= diff;
 8005c1a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005c1c:	69bb      	ldr	r3, [r7, #24]
 8005c1e:	1ad3      	subs	r3, r2, r3
 8005c20:	62bb      	str	r3, [r7, #40]	; 0x28

        lfs_alloc_ack(lfs);
 8005c22:	68f8      	ldr	r0, [r7, #12]
 8005c24:	f7fb ff76 	bl	8001b14 <lfs_alloc_ack>
    while (nsize > 0) {
 8005c28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	f47f af2b 	bne.w	8005a86 <lfs_file_flushedwrite+0x9a>
    }

    return size;
 8005c30:	683b      	ldr	r3, [r7, #0]
}
 8005c32:	4618      	mov	r0, r3
 8005c34:	3730      	adds	r7, #48	; 0x30
 8005c36:	46bd      	mov	sp, r7
 8005c38:	bdb0      	pop	{r4, r5, r7, pc}
	...

08005c3c <lfs_file_rawwrite>:

static lfs_ssize_t lfs_file_rawwrite(lfs_t *lfs, lfs_file_t *file,
        const void *buffer, lfs_size_t size) {
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b08a      	sub	sp, #40	; 0x28
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	60f8      	str	r0, [r7, #12]
 8005c44:	60b9      	str	r1, [r7, #8]
 8005c46:	607a      	str	r2, [r7, #4]
 8005c48:	603b      	str	r3, [r7, #0]
    LFS_ASSERT((file->flags & LFS_O_WRONLY) == LFS_O_WRONLY);
 8005c4a:	68bb      	ldr	r3, [r7, #8]
 8005c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c4e:	f003 0302 	and.w	r3, r3, #2
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d106      	bne.n	8005c64 <lfs_file_rawwrite+0x28>
 8005c56:	4b38      	ldr	r3, [pc, #224]	; (8005d38 <lfs_file_rawwrite+0xfc>)
 8005c58:	4a38      	ldr	r2, [pc, #224]	; (8005d3c <lfs_file_rawwrite+0x100>)
 8005c5a:	f640 5157 	movw	r1, #3415	; 0xd57
 8005c5e:	4838      	ldr	r0, [pc, #224]	; (8005d40 <lfs_file_rawwrite+0x104>)
 8005c60:	f008 fa74 	bl	800e14c <__assert_func>

    if (file->flags & LFS_F_READING) {
 8005c64:	68bb      	ldr	r3, [r7, #8]
 8005c66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c68:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d009      	beq.n	8005c84 <lfs_file_rawwrite+0x48>
        // drop any reads
        int err = lfs_file_flush(lfs, file);
 8005c70:	68b9      	ldr	r1, [r7, #8]
 8005c72:	68f8      	ldr	r0, [r7, #12]
 8005c74:	f7ff fc52 	bl	800551c <lfs_file_flush>
 8005c78:	6278      	str	r0, [r7, #36]	; 0x24
        if (err) {
 8005c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d001      	beq.n	8005c84 <lfs_file_rawwrite+0x48>
            return err;
 8005c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c82:	e055      	b.n	8005d30 <lfs_file_rawwrite+0xf4>
        }
    }

    if ((file->flags & LFS_O_APPEND) && file->pos < file->ctz.size) {
 8005c84:	68bb      	ldr	r3, [r7, #8]
 8005c86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c88:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d009      	beq.n	8005ca4 <lfs_file_rawwrite+0x68>
 8005c90:	68bb      	ldr	r3, [r7, #8]
 8005c92:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005c94:	68bb      	ldr	r3, [r7, #8]
 8005c96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c98:	429a      	cmp	r2, r3
 8005c9a:	d203      	bcs.n	8005ca4 <lfs_file_rawwrite+0x68>
        file->pos = file->ctz.size;
 8005c9c:	68bb      	ldr	r3, [r7, #8]
 8005c9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ca0:	68bb      	ldr	r3, [r7, #8]
 8005ca2:	635a      	str	r2, [r3, #52]	; 0x34
    }

    if (file->pos + size > lfs->file_max) {
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005ca8:	683b      	ldr	r3, [r7, #0]
 8005caa:	441a      	add	r2, r3
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cb0:	429a      	cmp	r2, r3
 8005cb2:	d902      	bls.n	8005cba <lfs_file_rawwrite+0x7e>
        // Larger than file limit?
        return LFS_ERR_FBIG;
 8005cb4:	f06f 031a 	mvn.w	r3, #26
 8005cb8:	e03a      	b.n	8005d30 <lfs_file_rawwrite+0xf4>
    }

    if (!(file->flags & LFS_F_WRITING) && file->pos > file->ctz.size) {
 8005cba:	68bb      	ldr	r3, [r7, #8]
 8005cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d121      	bne.n	8005d0a <lfs_file_rawwrite+0xce>
 8005cc6:	68bb      	ldr	r3, [r7, #8]
 8005cc8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005cca:	68bb      	ldr	r3, [r7, #8]
 8005ccc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cce:	429a      	cmp	r2, r3
 8005cd0:	d91b      	bls.n	8005d0a <lfs_file_rawwrite+0xce>
        // fill with zeros
        lfs_off_t pos = file->pos;
 8005cd2:	68bb      	ldr	r3, [r7, #8]
 8005cd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cd6:	623b      	str	r3, [r7, #32]
        file->pos = file->ctz.size;
 8005cd8:	68bb      	ldr	r3, [r7, #8]
 8005cda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005cdc:	68bb      	ldr	r3, [r7, #8]
 8005cde:	635a      	str	r2, [r3, #52]	; 0x34

        while (file->pos < pos) {
 8005ce0:	e00e      	b.n	8005d00 <lfs_file_rawwrite+0xc4>
            lfs_ssize_t res = lfs_file_flushedwrite(lfs, file, &(uint8_t){0}, 1);
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	75fb      	strb	r3, [r7, #23]
 8005ce6:	f107 0217 	add.w	r2, r7, #23
 8005cea:	2301      	movs	r3, #1
 8005cec:	68b9      	ldr	r1, [r7, #8]
 8005cee:	68f8      	ldr	r0, [r7, #12]
 8005cf0:	f7ff fe7c 	bl	80059ec <lfs_file_flushedwrite>
 8005cf4:	61f8      	str	r0, [r7, #28]
            if (res < 0) {
 8005cf6:	69fb      	ldr	r3, [r7, #28]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	da01      	bge.n	8005d00 <lfs_file_rawwrite+0xc4>
                return res;
 8005cfc:	69fb      	ldr	r3, [r7, #28]
 8005cfe:	e017      	b.n	8005d30 <lfs_file_rawwrite+0xf4>
        while (file->pos < pos) {
 8005d00:	68bb      	ldr	r3, [r7, #8]
 8005d02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d04:	6a3a      	ldr	r2, [r7, #32]
 8005d06:	429a      	cmp	r2, r3
 8005d08:	d8eb      	bhi.n	8005ce2 <lfs_file_rawwrite+0xa6>
            }
        }
    }

    lfs_ssize_t nsize = lfs_file_flushedwrite(lfs, file, buffer, size);
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	687a      	ldr	r2, [r7, #4]
 8005d0e:	68b9      	ldr	r1, [r7, #8]
 8005d10:	68f8      	ldr	r0, [r7, #12]
 8005d12:	f7ff fe6b 	bl	80059ec <lfs_file_flushedwrite>
 8005d16:	61b8      	str	r0, [r7, #24]
    if (nsize < 0) {
 8005d18:	69bb      	ldr	r3, [r7, #24]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	da01      	bge.n	8005d22 <lfs_file_rawwrite+0xe6>
        return nsize;
 8005d1e:	69bb      	ldr	r3, [r7, #24]
 8005d20:	e006      	b.n	8005d30 <lfs_file_rawwrite+0xf4>
    }

    file->flags &= ~LFS_F_ERRED;
 8005d22:	68bb      	ldr	r3, [r7, #8]
 8005d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d26:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8005d2a:	68bb      	ldr	r3, [r7, #8]
 8005d2c:	631a      	str	r2, [r3, #48]	; 0x30
    return nsize;
 8005d2e:	69bb      	ldr	r3, [r7, #24]
}
 8005d30:	4618      	mov	r0, r3
 8005d32:	3728      	adds	r7, #40	; 0x28
 8005d34:	46bd      	mov	sp, r7
 8005d36:	bd80      	pop	{r7, pc}
 8005d38:	0800f998 	.word	0x0800f998
 8005d3c:	0801005c 	.word	0x0801005c
 8005d40:	0800f64c 	.word	0x0800f64c

08005d44 <lfs_init>:
}
#endif


/// Filesystem operations ///
static int lfs_init(lfs_t *lfs, const struct lfs_config *cfg) {
 8005d44:	b580      	push	{r7, lr}
 8005d46:	b08c      	sub	sp, #48	; 0x30
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	6078      	str	r0, [r7, #4]
 8005d4c:	6039      	str	r1, [r7, #0]
    lfs->cfg = cfg;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	683a      	ldr	r2, [r7, #0]
 8005d52:	669a      	str	r2, [r3, #104]	; 0x68
    int err = 0;
 8005d54:	2300      	movs	r3, #0
 8005d56:	62fb      	str	r3, [r7, #44]	; 0x2c

    // validate that the lfs-cfg sizes were initiated properly before
    // performing any arithmetic logics with them
    LFS_ASSERT(lfs->cfg->read_size != 0);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005d5c:	695b      	ldr	r3, [r3, #20]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d106      	bne.n	8005d70 <lfs_init+0x2c>
 8005d62:	4b92      	ldr	r3, [pc, #584]	; (8005fac <lfs_init+0x268>)
 8005d64:	4a92      	ldr	r2, [pc, #584]	; (8005fb0 <lfs_init+0x26c>)
 8005d66:	f640 7148 	movw	r1, #3912	; 0xf48
 8005d6a:	4892      	ldr	r0, [pc, #584]	; (8005fb4 <lfs_init+0x270>)
 8005d6c:	f008 f9ee 	bl	800e14c <__assert_func>
    LFS_ASSERT(lfs->cfg->prog_size != 0);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005d74:	699b      	ldr	r3, [r3, #24]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d106      	bne.n	8005d88 <lfs_init+0x44>
 8005d7a:	4b8f      	ldr	r3, [pc, #572]	; (8005fb8 <lfs_init+0x274>)
 8005d7c:	4a8c      	ldr	r2, [pc, #560]	; (8005fb0 <lfs_init+0x26c>)
 8005d7e:	f640 7149 	movw	r1, #3913	; 0xf49
 8005d82:	488c      	ldr	r0, [pc, #560]	; (8005fb4 <lfs_init+0x270>)
 8005d84:	f008 f9e2 	bl	800e14c <__assert_func>
    LFS_ASSERT(lfs->cfg->cache_size != 0);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005d8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d106      	bne.n	8005da0 <lfs_init+0x5c>
 8005d92:	4b8a      	ldr	r3, [pc, #552]	; (8005fbc <lfs_init+0x278>)
 8005d94:	4a86      	ldr	r2, [pc, #536]	; (8005fb0 <lfs_init+0x26c>)
 8005d96:	f640 714a 	movw	r1, #3914	; 0xf4a
 8005d9a:	4886      	ldr	r0, [pc, #536]	; (8005fb4 <lfs_init+0x270>)
 8005d9c:	f008 f9d6 	bl	800e14c <__assert_func>

    // check that block size is a multiple of cache size is a multiple
    // of prog and read sizes
    LFS_ASSERT(lfs->cfg->cache_size % lfs->cfg->read_size == 0);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005da4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005da6:	687a      	ldr	r2, [r7, #4]
 8005da8:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8005daa:	6952      	ldr	r2, [r2, #20]
 8005dac:	fbb3 f1f2 	udiv	r1, r3, r2
 8005db0:	fb01 f202 	mul.w	r2, r1, r2
 8005db4:	1a9b      	subs	r3, r3, r2
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d006      	beq.n	8005dc8 <lfs_init+0x84>
 8005dba:	4b81      	ldr	r3, [pc, #516]	; (8005fc0 <lfs_init+0x27c>)
 8005dbc:	4a7c      	ldr	r2, [pc, #496]	; (8005fb0 <lfs_init+0x26c>)
 8005dbe:	f640 714e 	movw	r1, #3918	; 0xf4e
 8005dc2:	487c      	ldr	r0, [pc, #496]	; (8005fb4 <lfs_init+0x270>)
 8005dc4:	f008 f9c2 	bl	800e14c <__assert_func>
    LFS_ASSERT(lfs->cfg->cache_size % lfs->cfg->prog_size == 0);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005dcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dce:	687a      	ldr	r2, [r7, #4]
 8005dd0:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8005dd2:	6992      	ldr	r2, [r2, #24]
 8005dd4:	fbb3 f1f2 	udiv	r1, r3, r2
 8005dd8:	fb01 f202 	mul.w	r2, r1, r2
 8005ddc:	1a9b      	subs	r3, r3, r2
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d006      	beq.n	8005df0 <lfs_init+0xac>
 8005de2:	4b78      	ldr	r3, [pc, #480]	; (8005fc4 <lfs_init+0x280>)
 8005de4:	4a72      	ldr	r2, [pc, #456]	; (8005fb0 <lfs_init+0x26c>)
 8005de6:	f640 714f 	movw	r1, #3919	; 0xf4f
 8005dea:	4872      	ldr	r0, [pc, #456]	; (8005fb4 <lfs_init+0x270>)
 8005dec:	f008 f9ae 	bl	800e14c <__assert_func>
    LFS_ASSERT(lfs->cfg->block_size % lfs->cfg->cache_size == 0);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005df4:	69db      	ldr	r3, [r3, #28]
 8005df6:	687a      	ldr	r2, [r7, #4]
 8005df8:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8005dfa:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8005dfc:	fbb3 f1f2 	udiv	r1, r3, r2
 8005e00:	fb01 f202 	mul.w	r2, r1, r2
 8005e04:	1a9b      	subs	r3, r3, r2
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d006      	beq.n	8005e18 <lfs_init+0xd4>
 8005e0a:	4b6f      	ldr	r3, [pc, #444]	; (8005fc8 <lfs_init+0x284>)
 8005e0c:	4a68      	ldr	r2, [pc, #416]	; (8005fb0 <lfs_init+0x26c>)
 8005e0e:	f44f 6175 	mov.w	r1, #3920	; 0xf50
 8005e12:	4868      	ldr	r0, [pc, #416]	; (8005fb4 <lfs_init+0x270>)
 8005e14:	f008 f99a 	bl	800e14c <__assert_func>

    // check that the block size is large enough to fit ctz pointers
    LFS_ASSERT(4*lfs_npw2(0xffffffff / (lfs->cfg->block_size-2*4))
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005e1c:	69db      	ldr	r3, [r3, #28]
 8005e1e:	3b08      	subs	r3, #8
 8005e20:	f04f 32ff 	mov.w	r2, #4294967295
 8005e24:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e28:	4618      	mov	r0, r3
 8005e2a:	f7fa ff64 	bl	8000cf6 <lfs_npw2>
 8005e2e:	4603      	mov	r3, r0
 8005e30:	009a      	lsls	r2, r3, #2
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005e36:	69db      	ldr	r3, [r3, #28]
 8005e38:	429a      	cmp	r2, r3
 8005e3a:	d906      	bls.n	8005e4a <lfs_init+0x106>
 8005e3c:	4b63      	ldr	r3, [pc, #396]	; (8005fcc <lfs_init+0x288>)
 8005e3e:	4a5c      	ldr	r2, [pc, #368]	; (8005fb0 <lfs_init+0x26c>)
 8005e40:	f640 7153 	movw	r1, #3923	; 0xf53
 8005e44:	485b      	ldr	r0, [pc, #364]	; (8005fb4 <lfs_init+0x270>)
 8005e46:	f008 f981 	bl	800e14c <__assert_func>
    //
    // block_cycles is the number of erase cycles before littlefs evicts
    // metadata logs as a part of wear leveling. Suggested values are in the
    // range of 100-1000, or set block_cycles to -1 to disable block-level
    // wear-leveling.
    LFS_ASSERT(lfs->cfg->block_cycles != 0);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d106      	bne.n	8005e62 <lfs_init+0x11e>
 8005e54:	4b5e      	ldr	r3, [pc, #376]	; (8005fd0 <lfs_init+0x28c>)
 8005e56:	4a56      	ldr	r2, [pc, #344]	; (8005fb0 <lfs_init+0x26c>)
 8005e58:	f640 715c 	movw	r1, #3932	; 0xf5c
 8005e5c:	4855      	ldr	r0, [pc, #340]	; (8005fb4 <lfs_init+0x270>)
 8005e5e:	f008 f975 	bl	800e14c <__assert_func>


    // setup read cache
    if (lfs->cfg->read_buffer) {
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005e66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d005      	beq.n	8005e78 <lfs_init+0x134>
        lfs->rcache.buffer = lfs->cfg->read_buffer;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005e70:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	60da      	str	r2, [r3, #12]
 8005e76:	e010      	b.n	8005e9a <lfs_init+0x156>
    } else {
        lfs->rcache.buffer = lfs_malloc(lfs->cfg->cache_size);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005e7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e7e:	4618      	mov	r0, r3
 8005e80:	f7fa ffa1 	bl	8000dc6 <lfs_malloc>
 8005e84:	4602      	mov	r2, r0
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	60da      	str	r2, [r3, #12]
        if (!lfs->rcache.buffer) {
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	68db      	ldr	r3, [r3, #12]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d103      	bne.n	8005e9a <lfs_init+0x156>
            err = LFS_ERR_NOMEM;
 8005e92:	f06f 030b 	mvn.w	r3, #11
 8005e96:	62fb      	str	r3, [r7, #44]	; 0x2c
            goto cleanup;
 8005e98:	e0fd      	b.n	8006096 <lfs_init+0x352>
        }
    }

    // setup program cache
    if (lfs->cfg->prog_buffer) {
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005e9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d005      	beq.n	8005eb0 <lfs_init+0x16c>
        lfs->pcache.buffer = lfs->cfg->prog_buffer;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005ea8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	61da      	str	r2, [r3, #28]
 8005eae:	e010      	b.n	8005ed2 <lfs_init+0x18e>
    } else {
        lfs->pcache.buffer = lfs_malloc(lfs->cfg->cache_size);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005eb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	f7fa ff85 	bl	8000dc6 <lfs_malloc>
 8005ebc:	4602      	mov	r2, r0
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	61da      	str	r2, [r3, #28]
        if (!lfs->pcache.buffer) {
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	69db      	ldr	r3, [r3, #28]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d103      	bne.n	8005ed2 <lfs_init+0x18e>
            err = LFS_ERR_NOMEM;
 8005eca:	f06f 030b 	mvn.w	r3, #11
 8005ece:	62fb      	str	r3, [r7, #44]	; 0x2c
            goto cleanup;
 8005ed0:	e0e1      	b.n	8006096 <lfs_init+0x352>
        }
    }

    // zero to avoid information leaks
    lfs_cache_zero(lfs, &lfs->rcache);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	4619      	mov	r1, r3
 8005ed6:	6878      	ldr	r0, [r7, #4]
 8005ed8:	f7fa ff9b 	bl	8000e12 <lfs_cache_zero>
    lfs_cache_zero(lfs, &lfs->pcache);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	3310      	adds	r3, #16
 8005ee0:	4619      	mov	r1, r3
 8005ee2:	6878      	ldr	r0, [r7, #4]
 8005ee4:	f7fa ff95 	bl	8000e12 <lfs_cache_zero>

    // setup lookahead, must be multiple of 64-bits, 32-bit aligned
    LFS_ASSERT(lfs->cfg->lookahead_size > 0);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005eec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d106      	bne.n	8005f00 <lfs_init+0x1bc>
 8005ef2:	4b38      	ldr	r3, [pc, #224]	; (8005fd4 <lfs_init+0x290>)
 8005ef4:	4a2e      	ldr	r2, [pc, #184]	; (8005fb0 <lfs_init+0x26c>)
 8005ef6:	f640 717a 	movw	r1, #3962	; 0xf7a
 8005efa:	482e      	ldr	r0, [pc, #184]	; (8005fb4 <lfs_init+0x270>)
 8005efc:	f008 f926 	bl	800e14c <__assert_func>
    LFS_ASSERT(lfs->cfg->lookahead_size % 8 == 0 &&
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005f04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f06:	f003 0307 	and.w	r3, r3, #7
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d106      	bne.n	8005f1c <lfs_init+0x1d8>
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005f12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f14:	f003 0303 	and.w	r3, r3, #3
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d006      	beq.n	8005f2a <lfs_init+0x1e6>
 8005f1c:	4b2e      	ldr	r3, [pc, #184]	; (8005fd8 <lfs_init+0x294>)
 8005f1e:	4a24      	ldr	r2, [pc, #144]	; (8005fb0 <lfs_init+0x26c>)
 8005f20:	f640 717b 	movw	r1, #3963	; 0xf7b
 8005f24:	4823      	ldr	r0, [pc, #140]	; (8005fb4 <lfs_init+0x270>)
 8005f26:	f008 f911 	bl	800e14c <__assert_func>
            (uintptr_t)lfs->cfg->lookahead_buffer % 4 == 0);
    if (lfs->cfg->lookahead_buffer) {
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005f2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d005      	beq.n	8005f40 <lfs_init+0x1fc>
        lfs->free.buffer = lfs->cfg->lookahead_buffer;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005f38:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	665a      	str	r2, [r3, #100]	; 0x64
 8005f3e:	e010      	b.n	8005f62 <lfs_init+0x21e>
    } else {
        lfs->free.buffer = lfs_malloc(lfs->cfg->lookahead_size);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005f44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f46:	4618      	mov	r0, r3
 8005f48:	f7fa ff3d 	bl	8000dc6 <lfs_malloc>
 8005f4c:	4602      	mov	r2, r0
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	665a      	str	r2, [r3, #100]	; 0x64
        if (!lfs->free.buffer) {
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d103      	bne.n	8005f62 <lfs_init+0x21e>
            err = LFS_ERR_NOMEM;
 8005f5a:	f06f 030b 	mvn.w	r3, #11
 8005f5e:	62fb      	str	r3, [r7, #44]	; 0x2c
            goto cleanup;
 8005f60:	e099      	b.n	8006096 <lfs_init+0x352>
        }
    }

    // check that the size limits are sane
    LFS_ASSERT(lfs->cfg->name_max <= LFS_NAME_MAX);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005f66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f68:	2bff      	cmp	r3, #255	; 0xff
 8005f6a:	d906      	bls.n	8005f7a <lfs_init+0x236>
 8005f6c:	4b1b      	ldr	r3, [pc, #108]	; (8005fdc <lfs_init+0x298>)
 8005f6e:	4a10      	ldr	r2, [pc, #64]	; (8005fb0 <lfs_init+0x26c>)
 8005f70:	f640 7188 	movw	r1, #3976	; 0xf88
 8005f74:	480f      	ldr	r0, [pc, #60]	; (8005fb4 <lfs_init+0x270>)
 8005f76:	f008 f8e9 	bl	800e14c <__assert_func>
    lfs->name_max = lfs->cfg->name_max;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005f7e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	66da      	str	r2, [r3, #108]	; 0x6c
    if (!lfs->name_max) {
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d102      	bne.n	8005f92 <lfs_init+0x24e>
        lfs->name_max = LFS_NAME_MAX;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	22ff      	movs	r2, #255	; 0xff
 8005f90:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    LFS_ASSERT(lfs->cfg->file_max <= LFS_FILE_MAX);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005f96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	da23      	bge.n	8005fe4 <lfs_init+0x2a0>
 8005f9c:	4b10      	ldr	r3, [pc, #64]	; (8005fe0 <lfs_init+0x29c>)
 8005f9e:	4a04      	ldr	r2, [pc, #16]	; (8005fb0 <lfs_init+0x26c>)
 8005fa0:	f640 718e 	movw	r1, #3982	; 0xf8e
 8005fa4:	4803      	ldr	r0, [pc, #12]	; (8005fb4 <lfs_init+0x270>)
 8005fa6:	f008 f8d1 	bl	800e14c <__assert_func>
 8005faa:	bf00      	nop
 8005fac:	0800f9c8 	.word	0x0800f9c8
 8005fb0:	08010070 	.word	0x08010070
 8005fb4:	0800f64c 	.word	0x0800f64c
 8005fb8:	0800f9e4 	.word	0x0800f9e4
 8005fbc:	0800fa00 	.word	0x0800fa00
 8005fc0:	0800fa1c 	.word	0x0800fa1c
 8005fc4:	0800fa4c 	.word	0x0800fa4c
 8005fc8:	0800fa7c 	.word	0x0800fa7c
 8005fcc:	0800fab0 	.word	0x0800fab0
 8005fd0:	0800fafc 	.word	0x0800fafc
 8005fd4:	0800fb18 	.word	0x0800fb18
 8005fd8:	0800fb38 	.word	0x0800fb38
 8005fdc:	0800fb8c 	.word	0x0800fb8c
 8005fe0:	0800fba8 	.word	0x0800fba8
    lfs->file_max = lfs->cfg->file_max;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005fe8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	671a      	str	r2, [r3, #112]	; 0x70
    if (!lfs->file_max) {
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d103      	bne.n	8005ffe <lfs_init+0x2ba>
        lfs->file_max = LFS_FILE_MAX;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8005ffc:	671a      	str	r2, [r3, #112]	; 0x70
    }

    LFS_ASSERT(lfs->cfg->attr_max <= LFS_ATTR_MAX);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006002:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006004:	f240 32fe 	movw	r2, #1022	; 0x3fe
 8006008:	4293      	cmp	r3, r2
 800600a:	d906      	bls.n	800601a <lfs_init+0x2d6>
 800600c:	4b26      	ldr	r3, [pc, #152]	; (80060a8 <lfs_init+0x364>)
 800600e:	4a27      	ldr	r2, [pc, #156]	; (80060ac <lfs_init+0x368>)
 8006010:	f640 7194 	movw	r1, #3988	; 0xf94
 8006014:	4826      	ldr	r0, [pc, #152]	; (80060b0 <lfs_init+0x36c>)
 8006016:	f008 f899 	bl	800e14c <__assert_func>
    lfs->attr_max = lfs->cfg->attr_max;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800601e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	675a      	str	r2, [r3, #116]	; 0x74
    if (!lfs->attr_max) {
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006028:	2b00      	cmp	r3, #0
 800602a:	d103      	bne.n	8006034 <lfs_init+0x2f0>
        lfs->attr_max = LFS_ATTR_MAX;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	f240 32fe 	movw	r2, #1022	; 0x3fe
 8006032:	675a      	str	r2, [r3, #116]	; 0x74
    }

    LFS_ASSERT(lfs->cfg->metadata_max <= lfs->cfg->block_size);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006038:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800603e:	69db      	ldr	r3, [r3, #28]
 8006040:	429a      	cmp	r2, r3
 8006042:	d906      	bls.n	8006052 <lfs_init+0x30e>
 8006044:	4b1b      	ldr	r3, [pc, #108]	; (80060b4 <lfs_init+0x370>)
 8006046:	4a19      	ldr	r2, [pc, #100]	; (80060ac <lfs_init+0x368>)
 8006048:	f640 719a 	movw	r1, #3994	; 0xf9a
 800604c:	4818      	ldr	r0, [pc, #96]	; (80060b0 <lfs_init+0x36c>)
 800604e:	f008 f87d 	bl	800e14c <__assert_func>

    // setup default state
    lfs->root[0] = LFS_BLOCK_NULL;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	f04f 32ff 	mov.w	r2, #4294967295
 8006058:	621a      	str	r2, [r3, #32]
    lfs->root[1] = LFS_BLOCK_NULL;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	f04f 32ff 	mov.w	r2, #4294967295
 8006060:	625a      	str	r2, [r3, #36]	; 0x24
    lfs->mlist = NULL;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	2200      	movs	r2, #0
 8006066:	629a      	str	r2, [r3, #40]	; 0x28
    lfs->seed = 0;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2200      	movs	r2, #0
 800606c:	62da      	str	r2, [r3, #44]	; 0x2c
    lfs->gdisk = (lfs_gstate_t){0};
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	333c      	adds	r3, #60	; 0x3c
 8006072:	2200      	movs	r2, #0
 8006074:	601a      	str	r2, [r3, #0]
 8006076:	605a      	str	r2, [r3, #4]
 8006078:	609a      	str	r2, [r3, #8]
    lfs->gstate = (lfs_gstate_t){0};
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	3330      	adds	r3, #48	; 0x30
 800607e:	2200      	movs	r2, #0
 8006080:	601a      	str	r2, [r3, #0]
 8006082:	605a      	str	r2, [r3, #4]
 8006084:	609a      	str	r2, [r3, #8]
    lfs->gdelta = (lfs_gstate_t){0};
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	3348      	adds	r3, #72	; 0x48
 800608a:	2200      	movs	r2, #0
 800608c:	601a      	str	r2, [r3, #0]
 800608e:	605a      	str	r2, [r3, #4]
 8006090:	609a      	str	r2, [r3, #8]
#ifdef LFS_MIGRATE
    lfs->lfs1 = NULL;
#endif

    return 0;
 8006092:	2300      	movs	r3, #0
 8006094:	e003      	b.n	800609e <lfs_init+0x35a>

cleanup:
    lfs_deinit(lfs);
 8006096:	6878      	ldr	r0, [r7, #4]
 8006098:	f000 f80e 	bl	80060b8 <lfs_deinit>
    return err;
 800609c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800609e:	4618      	mov	r0, r3
 80060a0:	3730      	adds	r7, #48	; 0x30
 80060a2:	46bd      	mov	sp, r7
 80060a4:	bd80      	pop	{r7, pc}
 80060a6:	bf00      	nop
 80060a8:	0800fbcc 	.word	0x0800fbcc
 80060ac:	08010070 	.word	0x08010070
 80060b0:	0800f64c 	.word	0x0800f64c
 80060b4:	0800fbe8 	.word	0x0800fbe8

080060b8 <lfs_deinit>:

static int lfs_deinit(lfs_t *lfs) {
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b082      	sub	sp, #8
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
    // free allocated memory
    if (!lfs->cfg->read_buffer) {
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80060c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d104      	bne.n	80060d4 <lfs_deinit+0x1c>
        lfs_free(lfs->rcache.buffer);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	68db      	ldr	r3, [r3, #12]
 80060ce:	4618      	mov	r0, r3
 80060d0:	f7fa fe85 	bl	8000dde <lfs_free>
    }

    if (!lfs->cfg->prog_buffer) {
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80060d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d104      	bne.n	80060e8 <lfs_deinit+0x30>
        lfs_free(lfs->pcache.buffer);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	69db      	ldr	r3, [r3, #28]
 80060e2:	4618      	mov	r0, r3
 80060e4:	f7fa fe7b 	bl	8000dde <lfs_free>
    }

    if (!lfs->cfg->lookahead_buffer) {
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80060ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d104      	bne.n	80060fc <lfs_deinit+0x44>
        lfs_free(lfs->free.buffer);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80060f6:	4618      	mov	r0, r3
 80060f8:	f7fa fe71 	bl	8000dde <lfs_free>
    }

    return 0;
 80060fc:	2300      	movs	r3, #0
}
 80060fe:	4618      	mov	r0, r3
 8006100:	3708      	adds	r7, #8
 8006102:	46bd      	mov	sp, r7
 8006104:	bd80      	pop	{r7, pc}
	...

08006108 <lfs_rawformat>:

#ifndef LFS_READONLY
static int lfs_rawformat(lfs_t *lfs, const struct lfs_config *cfg) {
 8006108:	b580      	push	{r7, lr}
 800610a:	b0a0      	sub	sp, #128	; 0x80
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
 8006110:	6039      	str	r1, [r7, #0]
    int err = 0;
 8006112:	2300      	movs	r3, #0
 8006114:	67fb      	str	r3, [r7, #124]	; 0x7c
    {
        err = lfs_init(lfs, cfg);
 8006116:	6839      	ldr	r1, [r7, #0]
 8006118:	6878      	ldr	r0, [r7, #4]
 800611a:	f7ff fe13 	bl	8005d44 <lfs_init>
 800611e:	67f8      	str	r0, [r7, #124]	; 0x7c
        if (err) {
 8006120:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006122:	2b00      	cmp	r3, #0
 8006124:	d001      	beq.n	800612a <lfs_rawformat+0x22>
            return err;
 8006126:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006128:	e082      	b.n	8006230 <lfs_rawformat+0x128>
        }

        // create free lookahead
        memset(lfs->free.buffer, 0, lfs->cfg->lookahead_size);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6e58      	ldr	r0, [r3, #100]	; 0x64
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006132:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006134:	461a      	mov	r2, r3
 8006136:	2100      	movs	r1, #0
 8006138:	f008 f890 	bl	800e25c <memset>
        lfs->free.off = 0;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2200      	movs	r2, #0
 8006140:	655a      	str	r2, [r3, #84]	; 0x54
        lfs->free.size = lfs_min(8*lfs->cfg->lookahead_size,
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006146:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006148:	00da      	lsls	r2, r3, #3
                lfs->cfg->block_count);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
        lfs->free.size = lfs_min(8*lfs->cfg->lookahead_size,
 800614e:	6a1b      	ldr	r3, [r3, #32]
 8006150:	4619      	mov	r1, r3
 8006152:	4610      	mov	r0, r2
 8006154:	f7fa fd98 	bl	8000c88 <lfs_min>
 8006158:	4602      	mov	r2, r0
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	659a      	str	r2, [r3, #88]	; 0x58
        lfs->free.i = 0;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	2200      	movs	r2, #0
 8006162:	65da      	str	r2, [r3, #92]	; 0x5c
        lfs_alloc_ack(lfs);
 8006164:	6878      	ldr	r0, [r7, #4]
 8006166:	f7fb fcd5 	bl	8001b14 <lfs_alloc_ack>

        // create root dir
        lfs_mdir_t root;
        err = lfs_dir_alloc(lfs, &root);
 800616a:	f107 030c 	add.w	r3, r7, #12
 800616e:	4619      	mov	r1, r3
 8006170:	6878      	ldr	r0, [r7, #4]
 8006172:	f7fd faab 	bl	80036cc <lfs_dir_alloc>
 8006176:	67f8      	str	r0, [r7, #124]	; 0x7c
        if (err) {
 8006178:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800617a:	2b00      	cmp	r3, #0
 800617c:	d14f      	bne.n	800621e <lfs_rawformat+0x116>
            goto cleanup;
        }

        // write one superblock
        lfs_superblock_t superblock = {
 800617e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006182:	667b      	str	r3, [r7, #100]	; 0x64
            .version     = LFS_DISK_VERSION,
            .block_size  = lfs->cfg->block_size,
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006188:	69db      	ldr	r3, [r3, #28]
        lfs_superblock_t superblock = {
 800618a:	66bb      	str	r3, [r7, #104]	; 0x68
            .block_count = lfs->cfg->block_count,
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006190:	6a1b      	ldr	r3, [r3, #32]
        lfs_superblock_t superblock = {
 8006192:	66fb      	str	r3, [r7, #108]	; 0x6c
            .name_max    = lfs->name_max,
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        lfs_superblock_t superblock = {
 8006198:	673b      	str	r3, [r7, #112]	; 0x70
            .file_max    = lfs->file_max,
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
        lfs_superblock_t superblock = {
 800619e:	677b      	str	r3, [r7, #116]	; 0x74
            .attr_max    = lfs->attr_max,
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
        lfs_superblock_t superblock = {
 80061a4:	67bb      	str	r3, [r7, #120]	; 0x78
        };

        lfs_superblock_tole32(&superblock);
 80061a6:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80061aa:	4618      	mov	r0, r3
 80061ac:	f7fb fbf2 	bl	8001994 <lfs_superblock_tole32>
        err = lfs_dir_commit(lfs, &root, LFS_MKATTRS(
 80061b0:	4b21      	ldr	r3, [pc, #132]	; (8006238 <lfs_rawformat+0x130>)
 80061b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80061b4:	2300      	movs	r3, #0
 80061b6:	653b      	str	r3, [r7, #80]	; 0x50
 80061b8:	4b20      	ldr	r3, [pc, #128]	; (800623c <lfs_rawformat+0x134>)
 80061ba:	657b      	str	r3, [r7, #84]	; 0x54
 80061bc:	4b20      	ldr	r3, [pc, #128]	; (8006240 <lfs_rawformat+0x138>)
 80061be:	65bb      	str	r3, [r7, #88]	; 0x58
 80061c0:	4b20      	ldr	r3, [pc, #128]	; (8006244 <lfs_rawformat+0x13c>)
 80061c2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80061c4:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80061c8:	663b      	str	r3, [r7, #96]	; 0x60
 80061ca:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 80061ce:	f107 010c 	add.w	r1, r7, #12
 80061d2:	2303      	movs	r3, #3
 80061d4:	6878      	ldr	r0, [r7, #4]
 80061d6:	f7fe fc53 	bl	8004a80 <lfs_dir_commit>
 80061da:	67f8      	str	r0, [r7, #124]	; 0x7c
                {LFS_MKTAG(LFS_TYPE_CREATE, 0, 0), NULL},
                {LFS_MKTAG(LFS_TYPE_SUPERBLOCK, 0, 8), "littlefs"},
                {LFS_MKTAG(LFS_TYPE_INLINESTRUCT, 0, sizeof(superblock)),
                    &superblock}));
        if (err) {
 80061dc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d11f      	bne.n	8006222 <lfs_rawformat+0x11a>
            goto cleanup;
        }

        // force compaction to prevent accidentally mounting any
        // older version of littlefs that may live on disk
        root.erased = false;
 80061e2:	2300      	movs	r3, #0
 80061e4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        err = lfs_dir_commit(lfs, &root, NULL, 0);
 80061e8:	f107 010c 	add.w	r1, r7, #12
 80061ec:	2300      	movs	r3, #0
 80061ee:	2200      	movs	r2, #0
 80061f0:	6878      	ldr	r0, [r7, #4]
 80061f2:	f7fe fc45 	bl	8004a80 <lfs_dir_commit>
 80061f6:	67f8      	str	r0, [r7, #124]	; 0x7c
        if (err) {
 80061f8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d113      	bne.n	8006226 <lfs_rawformat+0x11e>
            goto cleanup;
        }

        // sanity check that fetch works
        err = lfs_dir_fetch(lfs, &root, (const lfs_block_t[2]){0, 1});
 80061fe:	2300      	movs	r3, #0
 8006200:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006202:	2301      	movs	r3, #1
 8006204:	633b      	str	r3, [r7, #48]	; 0x30
 8006206:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 800620a:	f107 030c 	add.w	r3, r7, #12
 800620e:	4619      	mov	r1, r3
 8006210:	6878      	ldr	r0, [r7, #4]
 8006212:	f7fc fed7 	bl	8002fc4 <lfs_dir_fetch>
 8006216:	67f8      	str	r0, [r7, #124]	; 0x7c
        if (err) {
 8006218:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800621a:	2b00      	cmp	r3, #0
 800621c:	e004      	b.n	8006228 <lfs_rawformat+0x120>
            goto cleanup;
 800621e:	bf00      	nop
 8006220:	e002      	b.n	8006228 <lfs_rawformat+0x120>
            goto cleanup;
 8006222:	bf00      	nop
 8006224:	e000      	b.n	8006228 <lfs_rawformat+0x120>
            goto cleanup;
 8006226:	bf00      	nop
            goto cleanup;
        }
    }

cleanup:
    lfs_deinit(lfs);
 8006228:	6878      	ldr	r0, [r7, #4]
 800622a:	f7ff ff45 	bl	80060b8 <lfs_deinit>
    return err;
 800622e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c

}
 8006230:	4618      	mov	r0, r3
 8006232:	3780      	adds	r7, #128	; 0x80
 8006234:	46bd      	mov	sp, r7
 8006236:	bd80      	pop	{r7, pc}
 8006238:	40100000 	.word	0x40100000
 800623c:	0ff00008 	.word	0x0ff00008
 8006240:	0800fc18 	.word	0x0800fc18
 8006244:	20100018 	.word	0x20100018

08006248 <lfs_rawmount>:
#endif

static int lfs_rawmount(lfs_t *lfs, const struct lfs_config *cfg) {
 8006248:	b580      	push	{r7, lr}
 800624a:	b09c      	sub	sp, #112	; 0x70
 800624c:	af04      	add	r7, sp, #16
 800624e:	6078      	str	r0, [r7, #4]
 8006250:	6039      	str	r1, [r7, #0]
    int err = lfs_init(lfs, cfg);
 8006252:	6839      	ldr	r1, [r7, #0]
 8006254:	6878      	ldr	r0, [r7, #4]
 8006256:	f7ff fd75 	bl	8005d44 <lfs_init>
 800625a:	65f8      	str	r0, [r7, #92]	; 0x5c
    if (err) {
 800625c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800625e:	2b00      	cmp	r3, #0
 8006260:	d001      	beq.n	8006266 <lfs_rawmount+0x1e>
        return err;
 8006262:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006264:	e192      	b.n	800658c <lfs_rawmount+0x344>
    }

    // scan directory blocks for superblock and any global updates
    lfs_mdir_t dir = {.tail = {0, 1}};
 8006266:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800626a:	2220      	movs	r2, #32
 800626c:	2100      	movs	r1, #0
 800626e:	4618      	mov	r0, r3
 8006270:	f007 fff4 	bl	800e25c <memset>
 8006274:	2301      	movs	r3, #1
 8006276:	64fb      	str	r3, [r7, #76]	; 0x4c
    lfs_block_t cycle = 0;
 8006278:	2300      	movs	r3, #0
 800627a:	65bb      	str	r3, [r7, #88]	; 0x58
    while (!lfs_pair_isnull(dir.tail)) {
 800627c:	e10b      	b.n	8006496 <lfs_rawmount+0x24e>
        if (cycle >= lfs->cfg->block_count/2) {
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006282:	6a1b      	ldr	r3, [r3, #32]
 8006284:	085b      	lsrs	r3, r3, #1
 8006286:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006288:	429a      	cmp	r2, r3
 800628a:	d303      	bcc.n	8006294 <lfs_rawmount+0x4c>
            // loop detected
            err = LFS_ERR_CORRUPT;
 800628c:	f06f 0353 	mvn.w	r3, #83	; 0x53
 8006290:	65fb      	str	r3, [r7, #92]	; 0x5c
            goto cleanup;
 8006292:	e177      	b.n	8006584 <lfs_rawmount+0x33c>
        }
        cycle += 1;
 8006294:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006296:	3301      	adds	r3, #1
 8006298:	65bb      	str	r3, [r7, #88]	; 0x58
        // fetch next block in tail list
        lfs_stag_t tag = lfs_dir_fetchmatch(lfs, &dir, dir.tail,
                LFS_MKTAG(0x7ff, 0x3ff, 0),
                LFS_MKTAG(LFS_TYPE_SUPERBLOCK, 0, 8),
                NULL,
                lfs_dir_find_match, &(struct lfs_dir_find_match){
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	627b      	str	r3, [r7, #36]	; 0x24
 800629e:	4b8a      	ldr	r3, [pc, #552]	; (80064c8 <lfs_rawmount+0x280>)
 80062a0:	62bb      	str	r3, [r7, #40]	; 0x28
 80062a2:	2308      	movs	r3, #8
 80062a4:	62fb      	str	r3, [r7, #44]	; 0x2c
        lfs_stag_t tag = lfs_dir_fetchmatch(lfs, &dir, dir.tail,
 80062a6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80062aa:	f103 0218 	add.w	r2, r3, #24
 80062ae:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80062b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80062b6:	9303      	str	r3, [sp, #12]
 80062b8:	4b84      	ldr	r3, [pc, #528]	; (80064cc <lfs_rawmount+0x284>)
 80062ba:	9302      	str	r3, [sp, #8]
 80062bc:	2300      	movs	r3, #0
 80062be:	9301      	str	r3, [sp, #4]
 80062c0:	4b83      	ldr	r3, [pc, #524]	; (80064d0 <lfs_rawmount+0x288>)
 80062c2:	9300      	str	r3, [sp, #0]
 80062c4:	4b83      	ldr	r3, [pc, #524]	; (80064d4 <lfs_rawmount+0x28c>)
 80062c6:	6878      	ldr	r0, [r7, #4]
 80062c8:	f7fc fb10 	bl	80028ec <lfs_dir_fetchmatch>
 80062cc:	6578      	str	r0, [r7, #84]	; 0x54
                    lfs, "littlefs", 8});
        if (tag < 0) {
 80062ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	da02      	bge.n	80062da <lfs_rawmount+0x92>
            err = tag;
 80062d4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80062d6:	65fb      	str	r3, [r7, #92]	; 0x5c
            goto cleanup;
 80062d8:	e154      	b.n	8006584 <lfs_rawmount+0x33c>
        }

        // has superblock?
        if (tag && !lfs_tag_isdelete(tag)) {
 80062da:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80062dc:	2b00      	cmp	r3, #0
 80062de:	f000 80cd 	beq.w	800647c <lfs_rawmount+0x234>
 80062e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80062e4:	4618      	mov	r0, r3
 80062e6:	f7fb f998 	bl	800161a <lfs_tag_isdelete>
 80062ea:	4603      	mov	r3, r0
 80062ec:	f083 0301 	eor.w	r3, r3, #1
 80062f0:	b2db      	uxtb	r3, r3
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	f000 80c2 	beq.w	800647c <lfs_rawmount+0x234>
            // update root
            lfs->root[0] = dir.pair[0];
 80062f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	621a      	str	r2, [r3, #32]
            lfs->root[1] = dir.pair[1];
 80062fe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	625a      	str	r2, [r3, #36]	; 0x24

            // grab superblock
            lfs_superblock_t superblock;
            tag = lfs_dir_get(lfs, &dir, LFS_MKTAG(0x7ff, 0x3ff, 0),
 8006304:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8006308:	f107 030c 	add.w	r3, r7, #12
 800630c:	9300      	str	r3, [sp, #0]
 800630e:	4b72      	ldr	r3, [pc, #456]	; (80064d8 <lfs_rawmount+0x290>)
 8006310:	4a70      	ldr	r2, [pc, #448]	; (80064d4 <lfs_rawmount+0x28c>)
 8006312:	6878      	ldr	r0, [r7, #4]
 8006314:	f7fb fdb8 	bl	8001e88 <lfs_dir_get>
 8006318:	6578      	str	r0, [r7, #84]	; 0x54
                    LFS_MKTAG(LFS_TYPE_INLINESTRUCT, 0, sizeof(superblock)),
                    &superblock);
            if (tag < 0) {
 800631a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800631c:	2b00      	cmp	r3, #0
 800631e:	da02      	bge.n	8006326 <lfs_rawmount+0xde>
                err = tag;
 8006320:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006322:	65fb      	str	r3, [r7, #92]	; 0x5c
                goto cleanup;
 8006324:	e12e      	b.n	8006584 <lfs_rawmount+0x33c>
            }
            lfs_superblock_fromle32(&superblock);
 8006326:	f107 030c 	add.w	r3, r7, #12
 800632a:	4618      	mov	r0, r3
 800632c:	f7fb fafa 	bl	8001924 <lfs_superblock_fromle32>

            // check version
            uint16_t major_version = (0xffff & (superblock.version >> 16));
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	0c1b      	lsrs	r3, r3, #16
 8006334:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
            uint16_t minor_version = (0xffff & (superblock.version >>  0));
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
            if ((major_version != LFS_DISK_VERSION_MAJOR ||
 800633e:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8006342:	2b02      	cmp	r3, #2
 8006344:	d103      	bne.n	800634e <lfs_rawmount+0x106>
 8006346:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800634a:	2b00      	cmp	r3, #0
 800634c:	d011      	beq.n	8006372 <lfs_rawmount+0x12a>
                 minor_version > LFS_DISK_VERSION_MINOR)) {
                LFS_ERROR("Invalid version v%"PRIu16".%"PRIu16,
 800634e:	f8b7 2052 	ldrh.w	r2, [r7, #82]	; 0x52
 8006352:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8006356:	4961      	ldr	r1, [pc, #388]	; (80064dc <lfs_rawmount+0x294>)
 8006358:	9101      	str	r1, [sp, #4]
 800635a:	9300      	str	r3, [sp, #0]
 800635c:	4613      	mov	r3, r2
 800635e:	f241 0235 	movw	r2, #4149	; 0x1035
 8006362:	495f      	ldr	r1, [pc, #380]	; (80064e0 <lfs_rawmount+0x298>)
 8006364:	485f      	ldr	r0, [pc, #380]	; (80064e4 <lfs_rawmount+0x29c>)
 8006366:	f008 fb4f 	bl	800ea08 <iprintf>
                        major_version, minor_version);
                err = LFS_ERR_INVAL;
 800636a:	f06f 0315 	mvn.w	r3, #21
 800636e:	65fb      	str	r3, [r7, #92]	; 0x5c
                goto cleanup;
 8006370:	e083      	b.n	800647a <lfs_rawmount+0x232>
            }

            // check superblock configuration
            if (superblock.name_max) {
 8006372:	69bb      	ldr	r3, [r7, #24]
 8006374:	2b00      	cmp	r3, #0
 8006376:	d018      	beq.n	80063aa <lfs_rawmount+0x162>
                if (superblock.name_max > lfs->name_max) {
 8006378:	69ba      	ldr	r2, [r7, #24]
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800637e:	429a      	cmp	r2, r3
 8006380:	d910      	bls.n	80063a4 <lfs_rawmount+0x15c>
                    LFS_ERROR("Unsupported name_max (%"PRIu32" > %"PRIu32")",
 8006382:	69ba      	ldr	r2, [r7, #24]
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006388:	4954      	ldr	r1, [pc, #336]	; (80064dc <lfs_rawmount+0x294>)
 800638a:	9101      	str	r1, [sp, #4]
 800638c:	9300      	str	r3, [sp, #0]
 800638e:	4613      	mov	r3, r2
 8006390:	f241 023e 	movw	r2, #4158	; 0x103e
 8006394:	4952      	ldr	r1, [pc, #328]	; (80064e0 <lfs_rawmount+0x298>)
 8006396:	4854      	ldr	r0, [pc, #336]	; (80064e8 <lfs_rawmount+0x2a0>)
 8006398:	f008 fb36 	bl	800ea08 <iprintf>
                            superblock.name_max, lfs->name_max);
                    err = LFS_ERR_INVAL;
 800639c:	f06f 0315 	mvn.w	r3, #21
 80063a0:	65fb      	str	r3, [r7, #92]	; 0x5c
                    goto cleanup;
 80063a2:	e06a      	b.n	800647a <lfs_rawmount+0x232>
                }

                lfs->name_max = superblock.name_max;
 80063a4:	69ba      	ldr	r2, [r7, #24]
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	66da      	str	r2, [r3, #108]	; 0x6c
            }

            if (superblock.file_max) {
 80063aa:	69fb      	ldr	r3, [r7, #28]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d018      	beq.n	80063e2 <lfs_rawmount+0x19a>
                if (superblock.file_max > lfs->file_max) {
 80063b0:	69fa      	ldr	r2, [r7, #28]
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80063b6:	429a      	cmp	r2, r3
 80063b8:	d910      	bls.n	80063dc <lfs_rawmount+0x194>
                    LFS_ERROR("Unsupported file_max (%"PRIu32" > %"PRIu32")",
 80063ba:	69fa      	ldr	r2, [r7, #28]
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80063c0:	4946      	ldr	r1, [pc, #280]	; (80064dc <lfs_rawmount+0x294>)
 80063c2:	9101      	str	r1, [sp, #4]
 80063c4:	9300      	str	r3, [sp, #0]
 80063c6:	4613      	mov	r3, r2
 80063c8:	f241 0249 	movw	r2, #4169	; 0x1049
 80063cc:	4944      	ldr	r1, [pc, #272]	; (80064e0 <lfs_rawmount+0x298>)
 80063ce:	4847      	ldr	r0, [pc, #284]	; (80064ec <lfs_rawmount+0x2a4>)
 80063d0:	f008 fb1a 	bl	800ea08 <iprintf>
                            superblock.file_max, lfs->file_max);
                    err = LFS_ERR_INVAL;
 80063d4:	f06f 0315 	mvn.w	r3, #21
 80063d8:	65fb      	str	r3, [r7, #92]	; 0x5c
                    goto cleanup;
 80063da:	e04e      	b.n	800647a <lfs_rawmount+0x232>
                }

                lfs->file_max = superblock.file_max;
 80063dc:	69fa      	ldr	r2, [r7, #28]
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	671a      	str	r2, [r3, #112]	; 0x70
            }

            if (superblock.attr_max) {
 80063e2:	6a3b      	ldr	r3, [r7, #32]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d018      	beq.n	800641a <lfs_rawmount+0x1d2>
                if (superblock.attr_max > lfs->attr_max) {
 80063e8:	6a3a      	ldr	r2, [r7, #32]
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80063ee:	429a      	cmp	r2, r3
 80063f0:	d910      	bls.n	8006414 <lfs_rawmount+0x1cc>
                    LFS_ERROR("Unsupported attr_max (%"PRIu32" > %"PRIu32")",
 80063f2:	6a3a      	ldr	r2, [r7, #32]
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80063f8:	4938      	ldr	r1, [pc, #224]	; (80064dc <lfs_rawmount+0x294>)
 80063fa:	9101      	str	r1, [sp, #4]
 80063fc:	9300      	str	r3, [sp, #0]
 80063fe:	4613      	mov	r3, r2
 8006400:	f241 0254 	movw	r2, #4180	; 0x1054
 8006404:	4936      	ldr	r1, [pc, #216]	; (80064e0 <lfs_rawmount+0x298>)
 8006406:	483a      	ldr	r0, [pc, #232]	; (80064f0 <lfs_rawmount+0x2a8>)
 8006408:	f008 fafe 	bl	800ea08 <iprintf>
                            superblock.attr_max, lfs->attr_max);
                    err = LFS_ERR_INVAL;
 800640c:	f06f 0315 	mvn.w	r3, #21
 8006410:	65fb      	str	r3, [r7, #92]	; 0x5c
                    goto cleanup;
 8006412:	e032      	b.n	800647a <lfs_rawmount+0x232>
                }

                lfs->attr_max = superblock.attr_max;
 8006414:	6a3a      	ldr	r2, [r7, #32]
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	675a      	str	r2, [r3, #116]	; 0x74
            }

            if (superblock.block_count != lfs->cfg->block_count) {
 800641a:	697a      	ldr	r2, [r7, #20]
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006420:	6a1b      	ldr	r3, [r3, #32]
 8006422:	429a      	cmp	r2, r3
 8006424:	d011      	beq.n	800644a <lfs_rawmount+0x202>
                LFS_ERROR("Invalid block count (%"PRIu32" != %"PRIu32")",
 8006426:	697a      	ldr	r2, [r7, #20]
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800642c:	6a1b      	ldr	r3, [r3, #32]
 800642e:	492b      	ldr	r1, [pc, #172]	; (80064dc <lfs_rawmount+0x294>)
 8006430:	9101      	str	r1, [sp, #4]
 8006432:	9300      	str	r3, [sp, #0]
 8006434:	4613      	mov	r3, r2
 8006436:	f241 025e 	movw	r2, #4190	; 0x105e
 800643a:	4929      	ldr	r1, [pc, #164]	; (80064e0 <lfs_rawmount+0x298>)
 800643c:	482d      	ldr	r0, [pc, #180]	; (80064f4 <lfs_rawmount+0x2ac>)
 800643e:	f008 fae3 	bl	800ea08 <iprintf>
                        superblock.block_count, lfs->cfg->block_count);
                err = LFS_ERR_INVAL;
 8006442:	f06f 0315 	mvn.w	r3, #21
 8006446:	65fb      	str	r3, [r7, #92]	; 0x5c
                goto cleanup;
 8006448:	e017      	b.n	800647a <lfs_rawmount+0x232>
            }

            if (superblock.block_size != lfs->cfg->block_size) {
 800644a:	693a      	ldr	r2, [r7, #16]
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006450:	69db      	ldr	r3, [r3, #28]
 8006452:	429a      	cmp	r2, r3
 8006454:	d012      	beq.n	800647c <lfs_rawmount+0x234>
                LFS_ERROR("Invalid block size (%"PRIu32" != %"PRIu32")",
 8006456:	697a      	ldr	r2, [r7, #20]
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800645c:	6a1b      	ldr	r3, [r3, #32]
 800645e:	491f      	ldr	r1, [pc, #124]	; (80064dc <lfs_rawmount+0x294>)
 8006460:	9101      	str	r1, [sp, #4]
 8006462:	9300      	str	r3, [sp, #0]
 8006464:	4613      	mov	r3, r2
 8006466:	f241 0265 	movw	r2, #4197	; 0x1065
 800646a:	491d      	ldr	r1, [pc, #116]	; (80064e0 <lfs_rawmount+0x298>)
 800646c:	4822      	ldr	r0, [pc, #136]	; (80064f8 <lfs_rawmount+0x2b0>)
 800646e:	f008 facb 	bl	800ea08 <iprintf>
                        superblock.block_count, lfs->cfg->block_count);
                err = LFS_ERR_INVAL;
 8006472:	f06f 0315 	mvn.w	r3, #21
 8006476:	65fb      	str	r3, [r7, #92]	; 0x5c
                goto cleanup;
 8006478:	bf00      	nop
            goto cleanup;
 800647a:	e083      	b.n	8006584 <lfs_rawmount+0x33c>
            }
        }

        // has gstate?
        err = lfs_dir_getgstate(lfs, &dir, &lfs->gstate);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006482:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006486:	4619      	mov	r1, r3
 8006488:	6878      	ldr	r0, [r7, #4]
 800648a:	f7fc fdb7 	bl	8002ffc <lfs_dir_getgstate>
 800648e:	65f8      	str	r0, [r7, #92]	; 0x5c
        if (err) {
 8006490:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006492:	2b00      	cmp	r3, #0
 8006494:	d175      	bne.n	8006582 <lfs_rawmount+0x33a>
    while (!lfs_pair_isnull(dir.tail)) {
 8006496:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800649a:	3318      	adds	r3, #24
 800649c:	4618      	mov	r0, r3
 800649e:	f7fb f808 	bl	80014b2 <lfs_pair_isnull>
 80064a2:	4603      	mov	r3, r0
 80064a4:	f083 0301 	eor.w	r3, r3, #1
 80064a8:	b2db      	uxtb	r3, r3
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	f47f aee7 	bne.w	800627e <lfs_rawmount+0x36>
            goto cleanup;
        }
    }

    // found superblock?
    if (lfs_pair_isnull(lfs->root)) {
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	3320      	adds	r3, #32
 80064b4:	4618      	mov	r0, r3
 80064b6:	f7fa fffc 	bl	80014b2 <lfs_pair_isnull>
 80064ba:	4603      	mov	r3, r0
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d01d      	beq.n	80064fc <lfs_rawmount+0x2b4>
        err = LFS_ERR_INVAL;
 80064c0:	f06f 0315 	mvn.w	r3, #21
 80064c4:	65fb      	str	r3, [r7, #92]	; 0x5c
        goto cleanup;
 80064c6:	e05d      	b.n	8006584 <lfs_rawmount+0x33c>
 80064c8:	0800fc18 	.word	0x0800fc18
 80064cc:	08003061 	.word	0x08003061
 80064d0:	0ff00008 	.word	0x0ff00008
 80064d4:	7ffffc00 	.word	0x7ffffc00
 80064d8:	20100018 	.word	0x20100018
 80064dc:	0800f740 	.word	0x0800f740
 80064e0:	0800f64c 	.word	0x0800f64c
 80064e4:	0800fc24 	.word	0x0800fc24
 80064e8:	0800fc50 	.word	0x0800fc50
 80064ec:	0800fc84 	.word	0x0800fc84
 80064f0:	0800fcb8 	.word	0x0800fcb8
 80064f4:	0800fcec 	.word	0x0800fcec
 80064f8:	0800fd20 	.word	0x0800fd20
    }

    // update littlefs with gstate
    if (!lfs_gstate_iszero(&lfs->gstate)) {
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	3330      	adds	r3, #48	; 0x30
 8006500:	4618      	mov	r0, r3
 8006502:	f7fb f92d 	bl	8001760 <lfs_gstate_iszero>
 8006506:	4603      	mov	r3, r0
 8006508:	f083 0301 	eor.w	r3, r3, #1
 800650c:	b2db      	uxtb	r3, r3
 800650e:	2b00      	cmp	r3, #0
 8006510:	d010      	beq.n	8006534 <lfs_rawmount+0x2ec>
        LFS_DEBUG("Found pending gstate 0x%08"PRIx32"%08"PRIx32"%08"PRIx32,
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800651a:	687a      	ldr	r2, [r7, #4]
 800651c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800651e:	481d      	ldr	r0, [pc, #116]	; (8006594 <lfs_rawmount+0x34c>)
 8006520:	9002      	str	r0, [sp, #8]
 8006522:	9201      	str	r2, [sp, #4]
 8006524:	9300      	str	r3, [sp, #0]
 8006526:	460b      	mov	r3, r1
 8006528:	f241 027b 	movw	r2, #4219	; 0x107b
 800652c:	491a      	ldr	r1, [pc, #104]	; (8006598 <lfs_rawmount+0x350>)
 800652e:	481b      	ldr	r0, [pc, #108]	; (800659c <lfs_rawmount+0x354>)
 8006530:	f008 fa6a 	bl	800ea08 <iprintf>
                lfs->gstate.tag,
                lfs->gstate.pair[0],
                lfs->gstate.pair[1]);
    }
    lfs->gstate.tag += !lfs_tag_isvalid(lfs->gstate.tag);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006538:	4618      	mov	r0, r3
 800653a:	f7fb f860 	bl	80015fe <lfs_tag_isvalid>
 800653e:	4603      	mov	r3, r0
 8006540:	f083 0301 	eor.w	r3, r3, #1
 8006544:	b2db      	uxtb	r3, r3
 8006546:	461a      	mov	r2, r3
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800654c:	441a      	add	r2, r3
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	631a      	str	r2, [r3, #48]	; 0x30
    lfs->gdisk = lfs->gstate;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	687a      	ldr	r2, [r7, #4]
 8006556:	333c      	adds	r3, #60	; 0x3c
 8006558:	3230      	adds	r2, #48	; 0x30
 800655a:	ca07      	ldmia	r2, {r0, r1, r2}
 800655c:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    // setup free lookahead, to distribute allocations uniformly across
    // boots, we start the allocator at a random location
    lfs->free.off = lfs->seed % lfs->cfg->block_count;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006564:	687a      	ldr	r2, [r7, #4]
 8006566:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8006568:	6a12      	ldr	r2, [r2, #32]
 800656a:	fbb3 f1f2 	udiv	r1, r3, r2
 800656e:	fb01 f202 	mul.w	r2, r1, r2
 8006572:	1a9a      	subs	r2, r3, r2
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	655a      	str	r2, [r3, #84]	; 0x54
    lfs_alloc_drop(lfs);
 8006578:	6878      	ldr	r0, [r7, #4]
 800657a:	f7fb fada 	bl	8001b32 <lfs_alloc_drop>

    return 0;
 800657e:	2300      	movs	r3, #0
 8006580:	e004      	b.n	800658c <lfs_rawmount+0x344>
            goto cleanup;
 8006582:	bf00      	nop

cleanup:
    lfs_rawunmount(lfs);
 8006584:	6878      	ldr	r0, [r7, #4]
 8006586:	f000 f80b 	bl	80065a0 <lfs_rawunmount>
    return err;
 800658a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
}
 800658c:	4618      	mov	r0, r3
 800658e:	3760      	adds	r7, #96	; 0x60
 8006590:	46bd      	mov	sp, r7
 8006592:	bd80      	pop	{r7, pc}
 8006594:	0800f740 	.word	0x0800f740
 8006598:	0800f64c 	.word	0x0800f64c
 800659c:	0800fd50 	.word	0x0800fd50

080065a0 <lfs_rawunmount>:

static int lfs_rawunmount(lfs_t *lfs) {
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b082      	sub	sp, #8
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
    return lfs_deinit(lfs);
 80065a8:	6878      	ldr	r0, [r7, #4]
 80065aa:	f7ff fd85 	bl	80060b8 <lfs_deinit>
 80065ae:	4603      	mov	r3, r0
}
 80065b0:	4618      	mov	r0, r3
 80065b2:	3708      	adds	r7, #8
 80065b4:	46bd      	mov	sp, r7
 80065b6:	bd80      	pop	{r7, pc}

080065b8 <lfs_fs_rawtraverse>:


/// Filesystem filesystem operations ///
int lfs_fs_rawtraverse(lfs_t *lfs,
        int (*cb)(void *data, lfs_block_t block), void *data,
        bool includeorphans) {
 80065b8:	b590      	push	{r4, r7, lr}
 80065ba:	b09d      	sub	sp, #116	; 0x74
 80065bc:	af04      	add	r7, sp, #16
 80065be:	60f8      	str	r0, [r7, #12]
 80065c0:	60b9      	str	r1, [r7, #8]
 80065c2:	607a      	str	r2, [r7, #4]
 80065c4:	70fb      	strb	r3, [r7, #3]
    // iterate over metadata pairs
    lfs_mdir_t dir = {.tail = {0, 1}};
 80065c6:	f107 0318 	add.w	r3, r7, #24
 80065ca:	2220      	movs	r2, #32
 80065cc:	2100      	movs	r1, #0
 80065ce:	4618      	mov	r0, r3
 80065d0:	f007 fe44 	bl	800e25c <memset>
 80065d4:	2301      	movs	r3, #1
 80065d6:	637b      	str	r3, [r7, #52]	; 0x34
        dir.tail[0] = lfs->root[0];
        dir.tail[1] = lfs->root[1];
    }
#endif

    lfs_block_t cycle = 0;
 80065d8:	2300      	movs	r3, #0
 80065da:	65fb      	str	r3, [r7, #92]	; 0x5c
    while (!lfs_pair_isnull(dir.tail)) {
 80065dc:	e0a7      	b.n	800672e <lfs_fs_rawtraverse+0x176>
        if (cycle >= lfs->cfg->block_count/2) {
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80065e2:	6a1b      	ldr	r3, [r3, #32]
 80065e4:	085b      	lsrs	r3, r3, #1
 80065e6:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80065e8:	429a      	cmp	r2, r3
 80065ea:	d302      	bcc.n	80065f2 <lfs_fs_rawtraverse+0x3a>
            // loop detected
            return LFS_ERR_CORRUPT;
 80065ec:	f06f 0353 	mvn.w	r3, #83	; 0x53
 80065f0:	e102      	b.n	80067f8 <lfs_fs_rawtraverse+0x240>
        }
        cycle += 1;
 80065f2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80065f4:	3301      	adds	r3, #1
 80065f6:	65fb      	str	r3, [r7, #92]	; 0x5c

        for (int i = 0; i < 2; i++) {
 80065f8:	2300      	movs	r3, #0
 80065fa:	65bb      	str	r3, [r7, #88]	; 0x58
 80065fc:	e013      	b.n	8006626 <lfs_fs_rawtraverse+0x6e>
            int err = cb(data, dir.tail[i]);
 80065fe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006600:	3306      	adds	r3, #6
 8006602:	009b      	lsls	r3, r3, #2
 8006604:	3360      	adds	r3, #96	; 0x60
 8006606:	443b      	add	r3, r7
 8006608:	f853 2c48 	ldr.w	r2, [r3, #-72]
 800660c:	68bb      	ldr	r3, [r7, #8]
 800660e:	4611      	mov	r1, r2
 8006610:	6878      	ldr	r0, [r7, #4]
 8006612:	4798      	blx	r3
 8006614:	63b8      	str	r0, [r7, #56]	; 0x38
            if (err) {
 8006616:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006618:	2b00      	cmp	r3, #0
 800661a:	d001      	beq.n	8006620 <lfs_fs_rawtraverse+0x68>
                return err;
 800661c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800661e:	e0eb      	b.n	80067f8 <lfs_fs_rawtraverse+0x240>
        for (int i = 0; i < 2; i++) {
 8006620:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006622:	3301      	adds	r3, #1
 8006624:	65bb      	str	r3, [r7, #88]	; 0x58
 8006626:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006628:	2b01      	cmp	r3, #1
 800662a:	dde8      	ble.n	80065fe <lfs_fs_rawtraverse+0x46>
            }
        }

        // iterate through ids in directory
        int err = lfs_dir_fetch(lfs, &dir, dir.tail);
 800662c:	f107 0318 	add.w	r3, r7, #24
 8006630:	f103 0218 	add.w	r2, r3, #24
 8006634:	f107 0318 	add.w	r3, r7, #24
 8006638:	4619      	mov	r1, r3
 800663a:	68f8      	ldr	r0, [r7, #12]
 800663c:	f7fc fcc2 	bl	8002fc4 <lfs_dir_fetch>
 8006640:	6438      	str	r0, [r7, #64]	; 0x40
        if (err) {
 8006642:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006644:	2b00      	cmp	r3, #0
 8006646:	d001      	beq.n	800664c <lfs_fs_rawtraverse+0x94>
            return err;
 8006648:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800664a:	e0d5      	b.n	80067f8 <lfs_fs_rawtraverse+0x240>
        }

        for (uint16_t id = 0; id < dir.count; id++) {
 800664c:	2300      	movs	r3, #0
 800664e:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 8006652:	e067      	b.n	8006724 <lfs_fs_rawtraverse+0x16c>
            struct lfs_ctz ctz;
            lfs_stag_t tag = lfs_dir_get(lfs, &dir, LFS_MKTAG(0x700, 0x3ff, 0),
                    LFS_MKTAG(LFS_TYPE_STRUCT, id, sizeof(ctz)), &ctz);
 8006654:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8006658:	029b      	lsls	r3, r3, #10
            lfs_stag_t tag = lfs_dir_get(lfs, &dir, LFS_MKTAG(0x700, 0x3ff, 0),
 800665a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800665e:	f043 0308 	orr.w	r3, r3, #8
 8006662:	f107 0118 	add.w	r1, r7, #24
 8006666:	f107 0210 	add.w	r2, r7, #16
 800666a:	9200      	str	r2, [sp, #0]
 800666c:	4a64      	ldr	r2, [pc, #400]	; (8006800 <lfs_fs_rawtraverse+0x248>)
 800666e:	68f8      	ldr	r0, [r7, #12]
 8006670:	f7fb fc0a 	bl	8001e88 <lfs_dir_get>
 8006674:	63f8      	str	r0, [r7, #60]	; 0x3c
            if (tag < 0) {
 8006676:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006678:	2b00      	cmp	r3, #0
 800667a:	da05      	bge.n	8006688 <lfs_fs_rawtraverse+0xd0>
                if (tag == LFS_ERR_NOENT) {
 800667c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800667e:	f113 0f02 	cmn.w	r3, #2
 8006682:	d049      	beq.n	8006718 <lfs_fs_rawtraverse+0x160>
                    continue;
                }
                return tag;
 8006684:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006686:	e0b7      	b.n	80067f8 <lfs_fs_rawtraverse+0x240>
            }
            lfs_ctz_fromle32(&ctz);
 8006688:	f107 0310 	add.w	r3, r7, #16
 800668c:	4618      	mov	r0, r3
 800668e:	f7fb f919 	bl	80018c4 <lfs_ctz_fromle32>

            if (lfs_tag_type3(tag) == LFS_TYPE_CTZSTRUCT) {
 8006692:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006694:	4618      	mov	r0, r3
 8006696:	f7fa ffe3 	bl	8001660 <lfs_tag_type3>
 800669a:	4603      	mov	r3, r0
 800669c:	461a      	mov	r2, r3
 800669e:	f240 2302 	movw	r3, #514	; 0x202
 80066a2:	429a      	cmp	r2, r3
 80066a4:	d113      	bne.n	80066ce <lfs_fs_rawtraverse+0x116>
                err = lfs_ctz_traverse(lfs, NULL, &lfs->rcache,
 80066a6:	68f9      	ldr	r1, [r7, #12]
 80066a8:	6938      	ldr	r0, [r7, #16]
 80066aa:	697b      	ldr	r3, [r7, #20]
 80066ac:	687a      	ldr	r2, [r7, #4]
 80066ae:	9202      	str	r2, [sp, #8]
 80066b0:	68ba      	ldr	r2, [r7, #8]
 80066b2:	9201      	str	r2, [sp, #4]
 80066b4:	9300      	str	r3, [sp, #0]
 80066b6:	4603      	mov	r3, r0
 80066b8:	460a      	mov	r2, r1
 80066ba:	2100      	movs	r1, #0
 80066bc:	68f8      	ldr	r0, [r7, #12]
 80066be:	f7fe fbaf 	bl	8004e20 <lfs_ctz_traverse>
 80066c2:	6438      	str	r0, [r7, #64]	; 0x40
                        ctz.head, ctz.size, cb, data);
                if (err) {
 80066c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d027      	beq.n	800671a <lfs_fs_rawtraverse+0x162>
                    return err;
 80066ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80066cc:	e094      	b.n	80067f8 <lfs_fs_rawtraverse+0x240>
                }
            } else if (includeorphans &&
 80066ce:	78fb      	ldrb	r3, [r7, #3]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d022      	beq.n	800671a <lfs_fs_rawtraverse+0x162>
                    lfs_tag_type3(tag) == LFS_TYPE_DIRSTRUCT) {
 80066d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80066d6:	4618      	mov	r0, r3
 80066d8:	f7fa ffc2 	bl	8001660 <lfs_tag_type3>
 80066dc:	4603      	mov	r3, r0
            } else if (includeorphans &&
 80066de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80066e2:	d11a      	bne.n	800671a <lfs_fs_rawtraverse+0x162>
                for (int i = 0; i < 2; i++) {
 80066e4:	2300      	movs	r3, #0
 80066e6:	653b      	str	r3, [r7, #80]	; 0x50
 80066e8:	e012      	b.n	8006710 <lfs_fs_rawtraverse+0x158>
                    err = cb(data, (&ctz.head)[i]);
 80066ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80066ec:	009b      	lsls	r3, r3, #2
 80066ee:	f107 0210 	add.w	r2, r7, #16
 80066f2:	4413      	add	r3, r2
 80066f4:	681a      	ldr	r2, [r3, #0]
 80066f6:	68bb      	ldr	r3, [r7, #8]
 80066f8:	4611      	mov	r1, r2
 80066fa:	6878      	ldr	r0, [r7, #4]
 80066fc:	4798      	blx	r3
 80066fe:	6438      	str	r0, [r7, #64]	; 0x40
                    if (err) {
 8006700:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006702:	2b00      	cmp	r3, #0
 8006704:	d001      	beq.n	800670a <lfs_fs_rawtraverse+0x152>
                        return err;
 8006706:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006708:	e076      	b.n	80067f8 <lfs_fs_rawtraverse+0x240>
                for (int i = 0; i < 2; i++) {
 800670a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800670c:	3301      	adds	r3, #1
 800670e:	653b      	str	r3, [r7, #80]	; 0x50
 8006710:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006712:	2b01      	cmp	r3, #1
 8006714:	dde9      	ble.n	80066ea <lfs_fs_rawtraverse+0x132>
 8006716:	e000      	b.n	800671a <lfs_fs_rawtraverse+0x162>
                    continue;
 8006718:	bf00      	nop
        for (uint16_t id = 0; id < dir.count; id++) {
 800671a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800671e:	3301      	adds	r3, #1
 8006720:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 8006724:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8006726:	f8b7 2056 	ldrh.w	r2, [r7, #86]	; 0x56
 800672a:	429a      	cmp	r2, r3
 800672c:	d392      	bcc.n	8006654 <lfs_fs_rawtraverse+0x9c>
    while (!lfs_pair_isnull(dir.tail)) {
 800672e:	f107 0318 	add.w	r3, r7, #24
 8006732:	3318      	adds	r3, #24
 8006734:	4618      	mov	r0, r3
 8006736:	f7fa febc 	bl	80014b2 <lfs_pair_isnull>
 800673a:	4603      	mov	r3, r0
 800673c:	f083 0301 	eor.w	r3, r3, #1
 8006740:	b2db      	uxtb	r3, r3
 8006742:	2b00      	cmp	r3, #0
 8006744:	f47f af4b 	bne.w	80065de <lfs_fs_rawtraverse+0x26>
        }
    }

#ifndef LFS_READONLY
    // iterate over any open files
    for (lfs_file_t *f = (lfs_file_t*)lfs->mlist; f; f = f->next) {
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800674c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800674e:	e04f      	b.n	80067f0 <lfs_fs_rawtraverse+0x238>
        if (f->type != LFS_TYPE_REG) {
 8006750:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006752:	799b      	ldrb	r3, [r3, #6]
 8006754:	2b01      	cmp	r3, #1
 8006756:	d147      	bne.n	80067e8 <lfs_fs_rawtraverse+0x230>
            continue;
        }

        if ((f->flags & LFS_F_DIRTY) && !(f->flags & LFS_F_INLINE)) {
 8006758:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800675a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800675c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006760:	2b00      	cmp	r3, #0
 8006762:	d01d      	beq.n	80067a0 <lfs_fs_rawtraverse+0x1e8>
 8006764:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006766:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006768:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800676c:	2b00      	cmp	r3, #0
 800676e:	d117      	bne.n	80067a0 <lfs_fs_rawtraverse+0x1e8>
            int err = lfs_ctz_traverse(lfs, &f->cache, &lfs->rcache,
 8006770:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006772:	f103 0140 	add.w	r1, r3, #64	; 0x40
 8006776:	68f8      	ldr	r0, [r7, #12]
 8006778:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800677a:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 800677c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800677e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006780:	687a      	ldr	r2, [r7, #4]
 8006782:	9202      	str	r2, [sp, #8]
 8006784:	68ba      	ldr	r2, [r7, #8]
 8006786:	9201      	str	r2, [sp, #4]
 8006788:	9300      	str	r3, [sp, #0]
 800678a:	4623      	mov	r3, r4
 800678c:	4602      	mov	r2, r0
 800678e:	68f8      	ldr	r0, [r7, #12]
 8006790:	f7fe fb46 	bl	8004e20 <lfs_ctz_traverse>
 8006794:	64b8      	str	r0, [r7, #72]	; 0x48
                    f->ctz.head, f->ctz.size, cb, data);
            if (err) {
 8006796:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006798:	2b00      	cmp	r3, #0
 800679a:	d001      	beq.n	80067a0 <lfs_fs_rawtraverse+0x1e8>
                return err;
 800679c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800679e:	e02b      	b.n	80067f8 <lfs_fs_rawtraverse+0x240>
            }
        }

        if ((f->flags & LFS_F_WRITING) && !(f->flags & LFS_F_INLINE)) {
 80067a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80067a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d01e      	beq.n	80067ea <lfs_fs_rawtraverse+0x232>
 80067ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80067ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067b0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d118      	bne.n	80067ea <lfs_fs_rawtraverse+0x232>
            int err = lfs_ctz_traverse(lfs, &f->cache, &lfs->rcache,
 80067b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80067ba:	f103 0140 	add.w	r1, r3, #64	; 0x40
 80067be:	68f8      	ldr	r0, [r7, #12]
 80067c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80067c2:	6b9c      	ldr	r4, [r3, #56]	; 0x38
 80067c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80067c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067c8:	687a      	ldr	r2, [r7, #4]
 80067ca:	9202      	str	r2, [sp, #8]
 80067cc:	68ba      	ldr	r2, [r7, #8]
 80067ce:	9201      	str	r2, [sp, #4]
 80067d0:	9300      	str	r3, [sp, #0]
 80067d2:	4623      	mov	r3, r4
 80067d4:	4602      	mov	r2, r0
 80067d6:	68f8      	ldr	r0, [r7, #12]
 80067d8:	f7fe fb22 	bl	8004e20 <lfs_ctz_traverse>
 80067dc:	6478      	str	r0, [r7, #68]	; 0x44
                    f->block, f->pos, cb, data);
            if (err) {
 80067de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d002      	beq.n	80067ea <lfs_fs_rawtraverse+0x232>
                return err;
 80067e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80067e6:	e007      	b.n	80067f8 <lfs_fs_rawtraverse+0x240>
            continue;
 80067e8:	bf00      	nop
    for (lfs_file_t *f = (lfs_file_t*)lfs->mlist; f; f = f->next) {
 80067ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	64fb      	str	r3, [r7, #76]	; 0x4c
 80067f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d1ac      	bne.n	8006750 <lfs_fs_rawtraverse+0x198>
            }
        }
    }
#endif

    return 0;
 80067f6:	2300      	movs	r3, #0
}
 80067f8:	4618      	mov	r0, r3
 80067fa:	3764      	adds	r7, #100	; 0x64
 80067fc:	46bd      	mov	sp, r7
 80067fe:	bd90      	pop	{r4, r7, pc}
 8006800:	700ffc00 	.word	0x700ffc00

08006804 <lfs_fs_pred>:

#ifndef LFS_READONLY
static int lfs_fs_pred(lfs_t *lfs,
        const lfs_block_t pair[2], lfs_mdir_t *pdir) {
 8006804:	b580      	push	{r7, lr}
 8006806:	b086      	sub	sp, #24
 8006808:	af00      	add	r7, sp, #0
 800680a:	60f8      	str	r0, [r7, #12]
 800680c:	60b9      	str	r1, [r7, #8]
 800680e:	607a      	str	r2, [r7, #4]
    // iterate over all directory directory entries
    pdir->tail[0] = 0;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2200      	movs	r2, #0
 8006814:	619a      	str	r2, [r3, #24]
    pdir->tail[1] = 1;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	2201      	movs	r2, #1
 800681a:	61da      	str	r2, [r3, #28]
    lfs_block_t cycle = 0;
 800681c:	2300      	movs	r3, #0
 800681e:	617b      	str	r3, [r7, #20]
    while (!lfs_pair_isnull(pdir->tail)) {
 8006820:	e024      	b.n	800686c <lfs_fs_pred+0x68>
        if (cycle >= lfs->cfg->block_count/2) {
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006826:	6a1b      	ldr	r3, [r3, #32]
 8006828:	085b      	lsrs	r3, r3, #1
 800682a:	697a      	ldr	r2, [r7, #20]
 800682c:	429a      	cmp	r2, r3
 800682e:	d302      	bcc.n	8006836 <lfs_fs_pred+0x32>
            // loop detected
            return LFS_ERR_CORRUPT;
 8006830:	f06f 0353 	mvn.w	r3, #83	; 0x53
 8006834:	e027      	b.n	8006886 <lfs_fs_pred+0x82>
        }
        cycle += 1;
 8006836:	697b      	ldr	r3, [r7, #20]
 8006838:	3301      	adds	r3, #1
 800683a:	617b      	str	r3, [r7, #20]

        if (lfs_pair_cmp(pdir->tail, pair) == 0) {
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	3318      	adds	r3, #24
 8006840:	68b9      	ldr	r1, [r7, #8]
 8006842:	4618      	mov	r0, r3
 8006844:	f7fa fe50 	bl	80014e8 <lfs_pair_cmp>
 8006848:	4603      	mov	r3, r0
 800684a:	2b00      	cmp	r3, #0
 800684c:	d101      	bne.n	8006852 <lfs_fs_pred+0x4e>
            return 0;
 800684e:	2300      	movs	r3, #0
 8006850:	e019      	b.n	8006886 <lfs_fs_pred+0x82>
        }

        int err = lfs_dir_fetch(lfs, pdir, pdir->tail);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	3318      	adds	r3, #24
 8006856:	461a      	mov	r2, r3
 8006858:	6879      	ldr	r1, [r7, #4]
 800685a:	68f8      	ldr	r0, [r7, #12]
 800685c:	f7fc fbb2 	bl	8002fc4 <lfs_dir_fetch>
 8006860:	6138      	str	r0, [r7, #16]
        if (err) {
 8006862:	693b      	ldr	r3, [r7, #16]
 8006864:	2b00      	cmp	r3, #0
 8006866:	d001      	beq.n	800686c <lfs_fs_pred+0x68>
            return err;
 8006868:	693b      	ldr	r3, [r7, #16]
 800686a:	e00c      	b.n	8006886 <lfs_fs_pred+0x82>
    while (!lfs_pair_isnull(pdir->tail)) {
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	3318      	adds	r3, #24
 8006870:	4618      	mov	r0, r3
 8006872:	f7fa fe1e 	bl	80014b2 <lfs_pair_isnull>
 8006876:	4603      	mov	r3, r0
 8006878:	f083 0301 	eor.w	r3, r3, #1
 800687c:	b2db      	uxtb	r3, r3
 800687e:	2b00      	cmp	r3, #0
 8006880:	d1cf      	bne.n	8006822 <lfs_fs_pred+0x1e>
        }
    }

    return LFS_ERR_NOENT;
 8006882:	f06f 0301 	mvn.w	r3, #1
}
 8006886:	4618      	mov	r0, r3
 8006888:	3718      	adds	r7, #24
 800688a:	46bd      	mov	sp, r7
 800688c:	bd80      	pop	{r7, pc}

0800688e <lfs_fs_parent_match>:
};
#endif

#ifndef LFS_READONLY
static int lfs_fs_parent_match(void *data,
        lfs_tag_t tag, const void *buffer) {
 800688e:	b5b0      	push	{r4, r5, r7, lr}
 8006890:	b08e      	sub	sp, #56	; 0x38
 8006892:	af04      	add	r7, sp, #16
 8006894:	60f8      	str	r0, [r7, #12]
 8006896:	60b9      	str	r1, [r7, #8]
 8006898:	607a      	str	r2, [r7, #4]
    struct lfs_fs_parent_match *find = data;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	627b      	str	r3, [r7, #36]	; 0x24
    lfs_t *lfs = find->lfs;
 800689e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	623b      	str	r3, [r7, #32]
    const struct lfs_diskoff *disk = buffer;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	61fb      	str	r3, [r7, #28]
    (void)tag;

    lfs_block_t child[2];
    int err = lfs_bd_read(lfs,
            &lfs->pcache, &lfs->rcache, lfs->cfg->block_size,
 80068a8:	6a3b      	ldr	r3, [r7, #32]
 80068aa:	f103 0010 	add.w	r0, r3, #16
    int err = lfs_bd_read(lfs,
 80068ae:	6a3c      	ldr	r4, [r7, #32]
            &lfs->pcache, &lfs->rcache, lfs->cfg->block_size,
 80068b0:	6a3b      	ldr	r3, [r7, #32]
 80068b2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    int err = lfs_bd_read(lfs,
 80068b4:	69dd      	ldr	r5, [r3, #28]
 80068b6:	69fb      	ldr	r3, [r7, #28]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	69fa      	ldr	r2, [r7, #28]
 80068bc:	6852      	ldr	r2, [r2, #4]
 80068be:	2108      	movs	r1, #8
 80068c0:	9103      	str	r1, [sp, #12]
 80068c2:	f107 0110 	add.w	r1, r7, #16
 80068c6:	9102      	str	r1, [sp, #8]
 80068c8:	9201      	str	r2, [sp, #4]
 80068ca:	9300      	str	r3, [sp, #0]
 80068cc:	462b      	mov	r3, r5
 80068ce:	4622      	mov	r2, r4
 80068d0:	4601      	mov	r1, r0
 80068d2:	6a38      	ldr	r0, [r7, #32]
 80068d4:	f7fa fab4 	bl	8000e40 <lfs_bd_read>
 80068d8:	61b8      	str	r0, [r7, #24]
            disk->block, disk->off, &child, sizeof(child));
    if (err) {
 80068da:	69bb      	ldr	r3, [r7, #24]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d001      	beq.n	80068e4 <lfs_fs_parent_match+0x56>
        return err;
 80068e0:	69bb      	ldr	r3, [r7, #24]
 80068e2:	e012      	b.n	800690a <lfs_fs_parent_match+0x7c>
    }

    lfs_pair_fromle32(child);
 80068e4:	f107 0310 	add.w	r3, r7, #16
 80068e8:	4618      	mov	r0, r3
 80068ea:	f7fa fe54 	bl	8001596 <lfs_pair_fromle32>
    return (lfs_pair_cmp(child, find->pair) == 0) ? LFS_CMP_EQ : LFS_CMP_LT;
 80068ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068f0:	1d1a      	adds	r2, r3, #4
 80068f2:	f107 0310 	add.w	r3, r7, #16
 80068f6:	4611      	mov	r1, r2
 80068f8:	4618      	mov	r0, r3
 80068fa:	f7fa fdf5 	bl	80014e8 <lfs_pair_cmp>
 80068fe:	4603      	mov	r3, r0
 8006900:	2b00      	cmp	r3, #0
 8006902:	bf14      	ite	ne
 8006904:	2301      	movne	r3, #1
 8006906:	2300      	moveq	r3, #0
 8006908:	b2db      	uxtb	r3, r3
}
 800690a:	4618      	mov	r0, r3
 800690c:	3728      	adds	r7, #40	; 0x28
 800690e:	46bd      	mov	sp, r7
 8006910:	bdb0      	pop	{r4, r5, r7, pc}
	...

08006914 <lfs_fs_parent>:
#endif

#ifndef LFS_READONLY
static lfs_stag_t lfs_fs_parent(lfs_t *lfs, const lfs_block_t pair[2],
        lfs_mdir_t *parent) {
 8006914:	b580      	push	{r7, lr}
 8006916:	b08e      	sub	sp, #56	; 0x38
 8006918:	af04      	add	r7, sp, #16
 800691a:	60f8      	str	r0, [r7, #12]
 800691c:	60b9      	str	r1, [r7, #8]
 800691e:	607a      	str	r2, [r7, #4]
    // use fetchmatch with callback to find pairs
    parent->tail[0] = 0;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2200      	movs	r2, #0
 8006924:	619a      	str	r2, [r3, #24]
    parent->tail[1] = 1;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	2201      	movs	r2, #1
 800692a:	61da      	str	r2, [r3, #28]
    lfs_block_t cycle = 0;
 800692c:	2300      	movs	r3, #0
 800692e:	627b      	str	r3, [r7, #36]	; 0x24
    while (!lfs_pair_isnull(parent->tail)) {
 8006930:	e02f      	b.n	8006992 <lfs_fs_parent+0x7e>
        if (cycle >= lfs->cfg->block_count/2) {
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006936:	6a1b      	ldr	r3, [r3, #32]
 8006938:	085b      	lsrs	r3, r3, #1
 800693a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800693c:	429a      	cmp	r2, r3
 800693e:	d302      	bcc.n	8006946 <lfs_fs_parent+0x32>
            // loop detected
            return LFS_ERR_CORRUPT;
 8006940:	f06f 0353 	mvn.w	r3, #83	; 0x53
 8006944:	e032      	b.n	80069ac <lfs_fs_parent+0x98>
        }
        cycle += 1;
 8006946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006948:	3301      	adds	r3, #1
 800694a:	627b      	str	r3, [r7, #36]	; 0x24

        lfs_stag_t tag = lfs_dir_fetchmatch(lfs, parent, parent->tail,
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	f103 0218 	add.w	r2, r3, #24
                LFS_MKTAG(0x7ff, 0, 0x3ff),
                LFS_MKTAG(LFS_TYPE_DIRSTRUCT, 0, 8),
                NULL,
                lfs_fs_parent_match, &(struct lfs_fs_parent_match){
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	617b      	str	r3, [r7, #20]
                    lfs, {pair[0], pair[1]}});
 8006956:	68bb      	ldr	r3, [r7, #8]
 8006958:	681b      	ldr	r3, [r3, #0]
                lfs_fs_parent_match, &(struct lfs_fs_parent_match){
 800695a:	61bb      	str	r3, [r7, #24]
 800695c:	68bb      	ldr	r3, [r7, #8]
 800695e:	685b      	ldr	r3, [r3, #4]
 8006960:	61fb      	str	r3, [r7, #28]
        lfs_stag_t tag = lfs_dir_fetchmatch(lfs, parent, parent->tail,
 8006962:	f107 0314 	add.w	r3, r7, #20
 8006966:	9303      	str	r3, [sp, #12]
 8006968:	4b12      	ldr	r3, [pc, #72]	; (80069b4 <lfs_fs_parent+0xa0>)
 800696a:	9302      	str	r3, [sp, #8]
 800696c:	2300      	movs	r3, #0
 800696e:	9301      	str	r3, [sp, #4]
 8006970:	4b11      	ldr	r3, [pc, #68]	; (80069b8 <lfs_fs_parent+0xa4>)
 8006972:	9300      	str	r3, [sp, #0]
 8006974:	4b11      	ldr	r3, [pc, #68]	; (80069bc <lfs_fs_parent+0xa8>)
 8006976:	6879      	ldr	r1, [r7, #4]
 8006978:	68f8      	ldr	r0, [r7, #12]
 800697a:	f7fb ffb7 	bl	80028ec <lfs_dir_fetchmatch>
 800697e:	6238      	str	r0, [r7, #32]
        if (tag && tag != LFS_ERR_NOENT) {
 8006980:	6a3b      	ldr	r3, [r7, #32]
 8006982:	2b00      	cmp	r3, #0
 8006984:	d005      	beq.n	8006992 <lfs_fs_parent+0x7e>
 8006986:	6a3b      	ldr	r3, [r7, #32]
 8006988:	f113 0f02 	cmn.w	r3, #2
 800698c:	d001      	beq.n	8006992 <lfs_fs_parent+0x7e>
            return tag;
 800698e:	6a3b      	ldr	r3, [r7, #32]
 8006990:	e00c      	b.n	80069ac <lfs_fs_parent+0x98>
    while (!lfs_pair_isnull(parent->tail)) {
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	3318      	adds	r3, #24
 8006996:	4618      	mov	r0, r3
 8006998:	f7fa fd8b 	bl	80014b2 <lfs_pair_isnull>
 800699c:	4603      	mov	r3, r0
 800699e:	f083 0301 	eor.w	r3, r3, #1
 80069a2:	b2db      	uxtb	r3, r3
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d1c4      	bne.n	8006932 <lfs_fs_parent+0x1e>
        }
    }

    return LFS_ERR_NOENT;
 80069a8:	f06f 0301 	mvn.w	r3, #1
}
 80069ac:	4618      	mov	r0, r3
 80069ae:	3728      	adds	r7, #40	; 0x28
 80069b0:	46bd      	mov	sp, r7
 80069b2:	bd80      	pop	{r7, pc}
 80069b4:	0800688f 	.word	0x0800688f
 80069b8:	20000008 	.word	0x20000008
 80069bc:	7ff003ff 	.word	0x7ff003ff

080069c0 <lfs_fs_preporphans>:
#endif

#ifndef LFS_READONLY
static int lfs_fs_preporphans(lfs_t *lfs, int8_t orphans) {
 80069c0:	b590      	push	{r4, r7, lr}
 80069c2:	b083      	sub	sp, #12
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
 80069c8:	460b      	mov	r3, r1
 80069ca:	70fb      	strb	r3, [r7, #3]
    LFS_ASSERT(lfs_tag_size(lfs->gstate.tag) > 0 || orphans >= 0);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069d0:	4618      	mov	r0, r3
 80069d2:	f7fa fe7f 	bl	80016d4 <lfs_tag_size>
 80069d6:	4603      	mov	r3, r0
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d10a      	bne.n	80069f2 <lfs_fs_preporphans+0x32>
 80069dc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	da06      	bge.n	80069f2 <lfs_fs_preporphans+0x32>
 80069e4:	4b10      	ldr	r3, [pc, #64]	; (8006a28 <lfs_fs_preporphans+0x68>)
 80069e6:	4a11      	ldr	r2, [pc, #68]	; (8006a2c <lfs_fs_preporphans+0x6c>)
 80069e8:	f241 114e 	movw	r1, #4430	; 0x114e
 80069ec:	4810      	ldr	r0, [pc, #64]	; (8006a30 <lfs_fs_preporphans+0x70>)
 80069ee:	f007 fbad 	bl	800e14c <__assert_func>
    lfs->gstate.tag += orphans;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80069f6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80069fa:	441a      	add	r2, r3
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	631a      	str	r2, [r3, #48]	; 0x30
    lfs->gstate.tag = ((lfs->gstate.tag & ~LFS_MKTAG(0x800, 0, 0)) |
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a04:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
            ((uint32_t)lfs_gstate_hasorphans(&lfs->gstate) << 31));
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	3330      	adds	r3, #48	; 0x30
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	f7fa fec4 	bl	800179a <lfs_gstate_hasorphans>
 8006a12:	4603      	mov	r3, r0
 8006a14:	07db      	lsls	r3, r3, #31
    lfs->gstate.tag = ((lfs->gstate.tag & ~LFS_MKTAG(0x800, 0, 0)) |
 8006a16:	ea44 0203 	orr.w	r2, r4, r3
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	631a      	str	r2, [r3, #48]	; 0x30

    return 0;
 8006a1e:	2300      	movs	r3, #0
}
 8006a20:	4618      	mov	r0, r3
 8006a22:	370c      	adds	r7, #12
 8006a24:	46bd      	mov	sp, r7
 8006a26:	bd90      	pop	{r4, r7, pc}
 8006a28:	0800fd88 	.word	0x0800fd88
 8006a2c:	0801007c 	.word	0x0801007c
 8006a30:	0800f64c 	.word	0x0800f64c

08006a34 <lfs_fs_prepmove>:
#endif

#ifndef LFS_READONLY
static void lfs_fs_prepmove(lfs_t *lfs,
        uint16_t id, const lfs_block_t pair[2]) {
 8006a34:	b480      	push	{r7}
 8006a36:	b085      	sub	sp, #20
 8006a38:	af00      	add	r7, sp, #0
 8006a3a:	60f8      	str	r0, [r7, #12]
 8006a3c:	460b      	mov	r3, r1
 8006a3e:	607a      	str	r2, [r7, #4]
 8006a40:	817b      	strh	r3, [r7, #10]
    lfs->gstate.tag = ((lfs->gstate.tag & ~LFS_MKTAG(0x7ff, 0x3ff, 0)) |
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a46:	4a17      	ldr	r2, [pc, #92]	; (8006aa4 <lfs_fs_prepmove+0x70>)
 8006a48:	401a      	ands	r2, r3
            ((id != 0x3ff) ? LFS_MKTAG(LFS_TYPE_DELETE, id, 0) : 0));
 8006a4a:	897b      	ldrh	r3, [r7, #10]
 8006a4c:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8006a50:	428b      	cmp	r3, r1
 8006a52:	d006      	beq.n	8006a62 <lfs_fs_prepmove+0x2e>
 8006a54:	897b      	ldrh	r3, [r7, #10]
 8006a56:	029b      	lsls	r3, r3, #10
 8006a58:	f043 439f 	orr.w	r3, r3, #1333788672	; 0x4f800000
 8006a5c:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
 8006a60:	e000      	b.n	8006a64 <lfs_fs_prepmove+0x30>
 8006a62:	2300      	movs	r3, #0
    lfs->gstate.tag = ((lfs->gstate.tag & ~LFS_MKTAG(0x7ff, 0x3ff, 0)) |
 8006a64:	431a      	orrs	r2, r3
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	631a      	str	r2, [r3, #48]	; 0x30
    lfs->gstate.pair[0] = (id != 0x3ff) ? pair[0] : 0;
 8006a6a:	897b      	ldrh	r3, [r7, #10]
 8006a6c:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8006a70:	4293      	cmp	r3, r2
 8006a72:	d002      	beq.n	8006a7a <lfs_fs_prepmove+0x46>
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	e000      	b.n	8006a7c <lfs_fs_prepmove+0x48>
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	68fa      	ldr	r2, [r7, #12]
 8006a7e:	6353      	str	r3, [r2, #52]	; 0x34
    lfs->gstate.pair[1] = (id != 0x3ff) ? pair[1] : 0;
 8006a80:	897b      	ldrh	r3, [r7, #10]
 8006a82:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8006a86:	4293      	cmp	r3, r2
 8006a88:	d003      	beq.n	8006a92 <lfs_fs_prepmove+0x5e>
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	3304      	adds	r3, #4
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	e000      	b.n	8006a94 <lfs_fs_prepmove+0x60>
 8006a92:	2300      	movs	r3, #0
 8006a94:	68fa      	ldr	r2, [r7, #12]
 8006a96:	6393      	str	r3, [r2, #56]	; 0x38
}
 8006a98:	bf00      	nop
 8006a9a:	3714      	adds	r7, #20
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa2:	4770      	bx	lr
 8006aa4:	800003ff 	.word	0x800003ff

08006aa8 <lfs_fs_demove>:
#endif

#ifndef LFS_READONLY
static int lfs_fs_demove(lfs_t *lfs) {
 8006aa8:	b5b0      	push	{r4, r5, r7, lr}
 8006aaa:	b094      	sub	sp, #80	; 0x50
 8006aac:	af04      	add	r7, sp, #16
 8006aae:	6078      	str	r0, [r7, #4]
    if (!lfs_gstate_hasmove(&lfs->gdisk)) {
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	333c      	adds	r3, #60	; 0x3c
 8006ab4:	4618      	mov	r0, r3
 8006ab6:	f7fa fe92 	bl	80017de <lfs_gstate_hasmove>
 8006aba:	4603      	mov	r3, r0
 8006abc:	f083 0301 	eor.w	r3, r3, #1
 8006ac0:	b2db      	uxtb	r3, r3
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d001      	beq.n	8006aca <lfs_fs_demove+0x22>
        return 0;
 8006ac6:	2300      	movs	r3, #0
 8006ac8:	e049      	b.n	8006b5e <lfs_fs_demove+0xb6>
    }

    // Fix bad moves
    LFS_DEBUG("Fixing move {0x%"PRIx32", 0x%"PRIx32"} 0x%"PRIx16,
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	6c1d      	ldr	r5, [r3, #64]	; 0x40
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6c5c      	ldr	r4, [r3, #68]	; 0x44
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	f7fa fdec 	bl	80016b4 <lfs_tag_id>
 8006adc:	4603      	mov	r3, r0
 8006ade:	461a      	mov	r2, r3
 8006ae0:	4b21      	ldr	r3, [pc, #132]	; (8006b68 <lfs_fs_demove+0xc0>)
 8006ae2:	9302      	str	r3, [sp, #8]
 8006ae4:	9201      	str	r2, [sp, #4]
 8006ae6:	9400      	str	r4, [sp, #0]
 8006ae8:	462b      	mov	r3, r5
 8006aea:	f241 1268 	movw	r2, #4456	; 0x1168
 8006aee:	491f      	ldr	r1, [pc, #124]	; (8006b6c <lfs_fs_demove+0xc4>)
 8006af0:	481f      	ldr	r0, [pc, #124]	; (8006b70 <lfs_fs_demove+0xc8>)
 8006af2:	f007 ff89 	bl	800ea08 <iprintf>
            lfs->gdisk.pair[1],
            lfs_tag_id(lfs->gdisk.tag));

    // fetch and delete the moved entry
    lfs_mdir_t movedir;
    int err = lfs_dir_fetch(lfs, &movedir, lfs->gdisk.pair);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	f103 0240 	add.w	r2, r3, #64	; 0x40
 8006afc:	f107 0318 	add.w	r3, r7, #24
 8006b00:	4619      	mov	r1, r3
 8006b02:	6878      	ldr	r0, [r7, #4]
 8006b04:	f7fc fa5e 	bl	8002fc4 <lfs_dir_fetch>
 8006b08:	63f8      	str	r0, [r7, #60]	; 0x3c
    if (err) {
 8006b0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d001      	beq.n	8006b14 <lfs_fs_demove+0x6c>
        return err;
 8006b10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006b12:	e024      	b.n	8006b5e <lfs_fs_demove+0xb6>
    }

    // prep gstate and delete move id
    uint16_t moveid = lfs_tag_id(lfs->gdisk.tag);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b18:	4618      	mov	r0, r3
 8006b1a:	f7fa fdcb 	bl	80016b4 <lfs_tag_id>
 8006b1e:	4603      	mov	r3, r0
 8006b20:	877b      	strh	r3, [r7, #58]	; 0x3a
    lfs_fs_prepmove(lfs, 0x3ff, NULL);
 8006b22:	2200      	movs	r2, #0
 8006b24:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8006b28:	6878      	ldr	r0, [r7, #4]
 8006b2a:	f7ff ff83 	bl	8006a34 <lfs_fs_prepmove>
    err = lfs_dir_commit(lfs, &movedir, LFS_MKATTRS(
 8006b2e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8006b30:	029b      	lsls	r3, r3, #10
 8006b32:	f043 439f 	orr.w	r3, r3, #1333788672	; 0x4f800000
 8006b36:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
 8006b3a:	613b      	str	r3, [r7, #16]
 8006b3c:	2300      	movs	r3, #0
 8006b3e:	617b      	str	r3, [r7, #20]
 8006b40:	f107 0210 	add.w	r2, r7, #16
 8006b44:	f107 0118 	add.w	r1, r7, #24
 8006b48:	2301      	movs	r3, #1
 8006b4a:	6878      	ldr	r0, [r7, #4]
 8006b4c:	f7fd ff98 	bl	8004a80 <lfs_dir_commit>
 8006b50:	63f8      	str	r0, [r7, #60]	; 0x3c
            {LFS_MKTAG(LFS_TYPE_DELETE, moveid, 0), NULL}));
    if (err) {
 8006b52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d001      	beq.n	8006b5c <lfs_fs_demove+0xb4>
        return err;
 8006b58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006b5a:	e000      	b.n	8006b5e <lfs_fs_demove+0xb6>
    }

    return 0;
 8006b5c:	2300      	movs	r3, #0
}
 8006b5e:	4618      	mov	r0, r3
 8006b60:	3740      	adds	r7, #64	; 0x40
 8006b62:	46bd      	mov	sp, r7
 8006b64:	bdb0      	pop	{r4, r5, r7, pc}
 8006b66:	bf00      	nop
 8006b68:	0800f740 	.word	0x0800f740
 8006b6c:	0800f64c 	.word	0x0800f64c
 8006b70:	0800fdbc 	.word	0x0800fdbc

08006b74 <lfs_fs_deorphan>:
#endif

#ifndef LFS_READONLY
static int lfs_fs_deorphan(lfs_t *lfs, bool powerloss) {
 8006b74:	b5b0      	push	{r4, r5, r7, lr}
 8006b76:	b0b2      	sub	sp, #200	; 0xc8
 8006b78:	af04      	add	r7, sp, #16
 8006b7a:	6078      	str	r0, [r7, #4]
 8006b7c:	460b      	mov	r3, r1
 8006b7e:	70fb      	strb	r3, [r7, #3]
    if (!lfs_gstate_hasorphans(&lfs->gstate)) {
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	3330      	adds	r3, #48	; 0x30
 8006b84:	4618      	mov	r0, r3
 8006b86:	f7fa fe08 	bl	800179a <lfs_gstate_hasorphans>
 8006b8a:	4603      	mov	r3, r0
 8006b8c:	f083 0301 	eor.w	r3, r3, #1
 8006b90:	b2db      	uxtb	r3, r3
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d001      	beq.n	8006b9a <lfs_fs_deorphan+0x26>
        return 0;
 8006b96:	2300      	movs	r3, #0
 8006b98:	e17c      	b.n	8006e94 <lfs_fs_deorphan+0x320>
    }

    int8_t found = 0;
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	f887 30b7 	strb.w	r3, [r7, #183]	; 0xb7
restart:
    {
        // Fix any orphans
        lfs_mdir_t pdir = {.split = true, .tail = {0, 1}};
 8006ba0:	f107 030c 	add.w	r3, r7, #12
 8006ba4:	2220      	movs	r2, #32
 8006ba6:	2100      	movs	r1, #0
 8006ba8:	4618      	mov	r0, r3
 8006baa:	f007 fb57 	bl	800e25c <memset>
 8006bae:	2301      	movs	r3, #1
 8006bb0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006bb4:	2301      	movs	r3, #1
 8006bb6:	62bb      	str	r3, [r7, #40]	; 0x28
        lfs_mdir_t dir;

        // iterate over all directory directory entries
        while (!lfs_pair_isnull(pdir.tail)) {
 8006bb8:	e148      	b.n	8006e4c <lfs_fs_deorphan+0x2d8>
            int err = lfs_dir_fetch(lfs, &dir, pdir.tail);
 8006bba:	f107 030c 	add.w	r3, r7, #12
 8006bbe:	f103 0218 	add.w	r2, r3, #24
 8006bc2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8006bc6:	4619      	mov	r1, r3
 8006bc8:	6878      	ldr	r0, [r7, #4]
 8006bca:	f7fc f9fb 	bl	8002fc4 <lfs_dir_fetch>
 8006bce:	f8c7 00b0 	str.w	r0, [r7, #176]	; 0xb0
            if (err) {
 8006bd2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d002      	beq.n	8006be0 <lfs_fs_deorphan+0x6c>
                return err;
 8006bda:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006bde:	e159      	b.n	8006e94 <lfs_fs_deorphan+0x320>
            }

            // check head blocks for orphans
            if (!pdir.split) {
 8006be0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006be4:	f083 0301 	eor.w	r3, r3, #1
 8006be8:	b2db      	uxtb	r3, r3
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	f000 8124 	beq.w	8006e38 <lfs_fs_deorphan+0x2c4>
                // check if we have a parent
                lfs_mdir_t parent;
                lfs_stag_t tag = lfs_fs_parent(lfs, pdir.tail, &parent);
 8006bf0:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8006bf4:	f107 030c 	add.w	r3, r7, #12
 8006bf8:	3318      	adds	r3, #24
 8006bfa:	4619      	mov	r1, r3
 8006bfc:	6878      	ldr	r0, [r7, #4]
 8006bfe:	f7ff fe89 	bl	8006914 <lfs_fs_parent>
 8006c02:	f8c7 00ac 	str.w	r0, [r7, #172]	; 0xac
                if (tag < 0 && tag != LFS_ERR_NOENT) {
 8006c06:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	da07      	bge.n	8006c1e <lfs_fs_deorphan+0xaa>
 8006c0e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006c12:	f113 0f02 	cmn.w	r3, #2
 8006c16:	d002      	beq.n	8006c1e <lfs_fs_deorphan+0xaa>
                    return tag;
 8006c18:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006c1c:	e13a      	b.n	8006e94 <lfs_fs_deorphan+0x320>
                }

                // note we only check for full orphans if we may have had a
                // power-loss, otherwise orphans are created intentionally
                // during operations such as lfs_mkdir
                if (tag == LFS_ERR_NOENT && powerloss) {
 8006c1e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006c22:	f113 0f02 	cmn.w	r3, #2
 8006c26:	d157      	bne.n	8006cd8 <lfs_fs_deorphan+0x164>
 8006c28:	78fb      	ldrb	r3, [r7, #3]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d054      	beq.n	8006cd8 <lfs_fs_deorphan+0x164>
                    // we are an orphan
                    LFS_DEBUG("Fixing orphan {0x%"PRIx32", 0x%"PRIx32"}",
 8006c2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c32:	499a      	ldr	r1, [pc, #616]	; (8006e9c <lfs_fs_deorphan+0x328>)
 8006c34:	9101      	str	r1, [sp, #4]
 8006c36:	9300      	str	r3, [sp, #0]
 8006c38:	4613      	mov	r3, r2
 8006c3a:	f241 12a3 	movw	r2, #4515	; 0x11a3
 8006c3e:	4998      	ldr	r1, [pc, #608]	; (8006ea0 <lfs_fs_deorphan+0x32c>)
 8006c40:	4898      	ldr	r0, [pc, #608]	; (8006ea4 <lfs_fs_deorphan+0x330>)
 8006c42:	f007 fee1 	bl	800ea08 <iprintf>
                            pdir.tail[0], pdir.tail[1]);

                    // steal state
                    err = lfs_dir_getgstate(lfs, &dir, &lfs->gdelta);
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	f103 0248 	add.w	r2, r3, #72	; 0x48
 8006c4c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8006c50:	4619      	mov	r1, r3
 8006c52:	6878      	ldr	r0, [r7, #4]
 8006c54:	f7fc f9d2 	bl	8002ffc <lfs_dir_getgstate>
 8006c58:	f8c7 00b0 	str.w	r0, [r7, #176]	; 0xb0
                    if (err) {
 8006c5c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d002      	beq.n	8006c6a <lfs_fs_deorphan+0xf6>
                        return err;
 8006c64:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006c68:	e114      	b.n	8006e94 <lfs_fs_deorphan+0x320>
                    }

                    // steal tail
                    lfs_pair_tole32(dir.tail);
 8006c6a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8006c6e:	3318      	adds	r3, #24
 8006c70:	4618      	mov	r0, r3
 8006c72:	f7fa fcaa 	bl	80015ca <lfs_pair_tole32>
                    int state = lfs_dir_orphaningcommit(lfs, &pdir, LFS_MKATTRS(
 8006c76:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8006c7a:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 8006c7e:	051a      	lsls	r2, r3, #20
 8006c80:	4b89      	ldr	r3, [pc, #548]	; (8006ea8 <lfs_fs_deorphan+0x334>)
 8006c82:	4313      	orrs	r3, r2
 8006c84:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006c88:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8006c8c:	3318      	adds	r3, #24
 8006c8e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006c92:	f107 029c 	add.w	r2, r7, #156	; 0x9c
 8006c96:	f107 010c 	add.w	r1, r7, #12
 8006c9a:	2301      	movs	r3, #1
 8006c9c:	6878      	ldr	r0, [r7, #4]
 8006c9e:	f7fd fbf5 	bl	800448c <lfs_dir_orphaningcommit>
 8006ca2:	f8c7 00a8 	str.w	r0, [r7, #168]	; 0xa8
                            {LFS_MKTAG(LFS_TYPE_TAIL + dir.split, 0x3ff, 8),
                                dir.tail}));
                    lfs_pair_fromle32(dir.tail);
 8006ca6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8006caa:	3318      	adds	r3, #24
 8006cac:	4618      	mov	r0, r3
 8006cae:	f7fa fc72 	bl	8001596 <lfs_pair_fromle32>
                    if (state < 0) {
 8006cb2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	da02      	bge.n	8006cc0 <lfs_fs_deorphan+0x14c>
                        return state;
 8006cba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                    return tag;
 8006cbe:	e0e9      	b.n	8006e94 <lfs_fs_deorphan+0x320>
                    }

                    found += 1;
 8006cc0:	f897 30b7 	ldrb.w	r3, [r7, #183]	; 0xb7
 8006cc4:	3301      	adds	r3, #1
 8006cc6:	b2db      	uxtb	r3, r3
 8006cc8:	f887 30b7 	strb.w	r3, [r7, #183]	; 0xb7

                    // did our commit create more orphans?
                    if (state == LFS_OK_ORPHANED) {
 8006ccc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006cd0:	2b03      	cmp	r3, #3
 8006cd2:	f040 80af 	bne.w	8006e34 <lfs_fs_deorphan+0x2c0>
                        goto restart;
 8006cd6:	e763      	b.n	8006ba0 <lfs_fs_deorphan+0x2c>

                    // refetch tail
                    continue;
                }

                if (tag != LFS_ERR_NOENT) {
 8006cd8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006cdc:	f113 0f02 	cmn.w	r3, #2
 8006ce0:	f000 80aa 	beq.w	8006e38 <lfs_fs_deorphan+0x2c4>
                    lfs_block_t pair[2];
                    lfs_stag_t state = lfs_dir_get(lfs, &parent,
 8006ce4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006ce8:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8006cec:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8006cf0:	9300      	str	r3, [sp, #0]
 8006cf2:	4613      	mov	r3, r2
 8006cf4:	4a6d      	ldr	r2, [pc, #436]	; (8006eac <lfs_fs_deorphan+0x338>)
 8006cf6:	6878      	ldr	r0, [r7, #4]
 8006cf8:	f7fb f8c6 	bl	8001e88 <lfs_dir_get>
 8006cfc:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
                            LFS_MKTAG(0x7ff, 0x3ff, 0), tag, pair);
                    if (state < 0) {
 8006d00:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	da02      	bge.n	8006d0e <lfs_fs_deorphan+0x19a>
                        return state;
 8006d08:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8006d0c:	e0c2      	b.n	8006e94 <lfs_fs_deorphan+0x320>
                    }
                    lfs_pair_fromle32(pair);
 8006d0e:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8006d12:	4618      	mov	r0, r3
 8006d14:	f7fa fc3f 	bl	8001596 <lfs_pair_fromle32>

                    if (!lfs_pair_sync(pair, pdir.tail)) {
 8006d18:	f107 030c 	add.w	r3, r7, #12
 8006d1c:	f103 0218 	add.w	r2, r3, #24
 8006d20:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8006d24:	4611      	mov	r1, r2
 8006d26:	4618      	mov	r0, r3
 8006d28:	f7fa fc08 	bl	800153c <lfs_pair_sync>
 8006d2c:	4603      	mov	r3, r0
 8006d2e:	f083 0301 	eor.w	r3, r3, #1
 8006d32:	b2db      	uxtb	r3, r3
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d07f      	beq.n	8006e38 <lfs_fs_deorphan+0x2c4>
                        // we have desynced
                        LFS_DEBUG("Fixing half-orphan "
 8006d38:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006d3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d3c:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8006d40:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006d44:	4c55      	ldr	r4, [pc, #340]	; (8006e9c <lfs_fs_deorphan+0x328>)
 8006d46:	9403      	str	r4, [sp, #12]
 8006d48:	9102      	str	r1, [sp, #8]
 8006d4a:	9201      	str	r2, [sp, #4]
 8006d4c:	9300      	str	r3, [sp, #0]
 8006d4e:	4603      	mov	r3, r0
 8006d50:	f241 12cc 	movw	r2, #4556	; 0x11cc
 8006d54:	4952      	ldr	r1, [pc, #328]	; (8006ea0 <lfs_fs_deorphan+0x32c>)
 8006d56:	4856      	ldr	r0, [pc, #344]	; (8006eb0 <lfs_fs_deorphan+0x33c>)
 8006d58:	f007 fe56 	bl	800ea08 <iprintf>
                                pdir.tail[0], pdir.tail[1], pair[0], pair[1]);

                        // fix pending move in this pair? this looks like an
                        // optimization but is in fact _required_ since
                        // relocating may outdate the move.
                        uint16_t moveid = 0x3ff;
 8006d5c:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8006d60:	f8a7 30b4 	strh.w	r3, [r7, #180]	; 0xb4
                        if (lfs_gstate_hasmovehere(&lfs->gstate, pdir.pair)) {
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	3330      	adds	r3, #48	; 0x30
 8006d68:	f107 020c 	add.w	r2, r7, #12
 8006d6c:	4611      	mov	r1, r2
 8006d6e:	4618      	mov	r0, r3
 8006d70:	f7fa fd48 	bl	8001804 <lfs_gstate_hasmovehere>
 8006d74:	4603      	mov	r3, r0
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d01c      	beq.n	8006db4 <lfs_fs_deorphan+0x240>
                            moveid = lfs_tag_id(lfs->gstate.tag);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d7e:	4618      	mov	r0, r3
 8006d80:	f7fa fc98 	bl	80016b4 <lfs_tag_id>
 8006d84:	4603      	mov	r3, r0
 8006d86:	f8a7 30b4 	strh.w	r3, [r7, #180]	; 0xb4
                            LFS_DEBUG("Fixing move while fixing orphans "
 8006d8a:	68f9      	ldr	r1, [r7, #12]
 8006d8c:	693b      	ldr	r3, [r7, #16]
 8006d8e:	f8b7 20b4 	ldrh.w	r2, [r7, #180]	; 0xb4
 8006d92:	4842      	ldr	r0, [pc, #264]	; (8006e9c <lfs_fs_deorphan+0x328>)
 8006d94:	9002      	str	r0, [sp, #8]
 8006d96:	9201      	str	r2, [sp, #4]
 8006d98:	9300      	str	r3, [sp, #0]
 8006d9a:	460b      	mov	r3, r1
 8006d9c:	f241 12d7 	movw	r2, #4567	; 0x11d7
 8006da0:	493f      	ldr	r1, [pc, #252]	; (8006ea0 <lfs_fs_deorphan+0x32c>)
 8006da2:	4844      	ldr	r0, [pc, #272]	; (8006eb4 <lfs_fs_deorphan+0x340>)
 8006da4:	f007 fe30 	bl	800ea08 <iprintf>
                                    "{0x%"PRIx32", 0x%"PRIx32"} 0x%"PRIx16"\n",
                                    pdir.pair[0], pdir.pair[1], moveid);
                            lfs_fs_prepmove(lfs, 0x3ff, NULL);
 8006da8:	2200      	movs	r2, #0
 8006daa:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8006dae:	6878      	ldr	r0, [r7, #4]
 8006db0:	f7ff fe40 	bl	8006a34 <lfs_fs_prepmove>
                        }

                        lfs_pair_tole32(pair);
 8006db4:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8006db8:	4618      	mov	r0, r3
 8006dba:	f7fa fc06 	bl	80015ca <lfs_pair_tole32>
                        state = lfs_dir_orphaningcommit(lfs, &pdir, LFS_MKATTRS(
 8006dbe:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 8006dc2:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8006dc6:	4293      	cmp	r3, r2
 8006dc8:	d007      	beq.n	8006dda <lfs_fs_deorphan+0x266>
 8006dca:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 8006dce:	029b      	lsls	r3, r3, #10
 8006dd0:	f043 439f 	orr.w	r3, r3, #1333788672	; 0x4f800000
 8006dd4:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
 8006dd8:	e000      	b.n	8006ddc <lfs_fs_deorphan+0x268>
 8006dda:	2300      	movs	r3, #0
 8006ddc:	67fb      	str	r3, [r7, #124]	; 0x7c
 8006dde:	2300      	movs	r3, #0
 8006de0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006de4:	4b34      	ldr	r3, [pc, #208]	; (8006eb8 <lfs_fs_deorphan+0x344>)
 8006de6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006dea:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8006dee:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006df2:	f107 027c 	add.w	r2, r7, #124	; 0x7c
 8006df6:	f107 010c 	add.w	r1, r7, #12
 8006dfa:	2302      	movs	r3, #2
 8006dfc:	6878      	ldr	r0, [r7, #4]
 8006dfe:	f7fd fb45 	bl	800448c <lfs_dir_orphaningcommit>
 8006e02:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
                                {LFS_MKTAG_IF(moveid != 0x3ff,
                                    LFS_TYPE_DELETE, moveid, 0), NULL},
                                {LFS_MKTAG(LFS_TYPE_SOFTTAIL, 0x3ff, 8),
                                    pair}));
                        lfs_pair_fromle32(pair);
 8006e06:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8006e0a:	4618      	mov	r0, r3
 8006e0c:	f7fa fbc3 	bl	8001596 <lfs_pair_fromle32>
                        if (state < 0) {
 8006e10:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	da02      	bge.n	8006e1e <lfs_fs_deorphan+0x2aa>
                            return state;
 8006e18:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        return state;
 8006e1c:	e03a      	b.n	8006e94 <lfs_fs_deorphan+0x320>
                        }

                        found += 1;
 8006e1e:	f897 30b7 	ldrb.w	r3, [r7, #183]	; 0xb7
 8006e22:	3301      	adds	r3, #1
 8006e24:	b2db      	uxtb	r3, r3
 8006e26:	f887 30b7 	strb.w	r3, [r7, #183]	; 0xb7

                        // did our commit create more orphans?
                        if (state == LFS_OK_ORPHANED) {
 8006e2a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8006e2e:	2b03      	cmp	r3, #3
 8006e30:	d10c      	bne.n	8006e4c <lfs_fs_deorphan+0x2d8>
 8006e32:	e6b5      	b.n	8006ba0 <lfs_fs_deorphan+0x2c>
                    continue;
 8006e34:	bf00      	nop
 8006e36:	e009      	b.n	8006e4c <lfs_fs_deorphan+0x2d8>
                        continue;
                    }
                }
            }

            pdir = dir;
 8006e38:	f107 040c 	add.w	r4, r7, #12
 8006e3c:	f107 052c 	add.w	r5, r7, #44	; 0x2c
 8006e40:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006e42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006e44:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8006e48:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        while (!lfs_pair_isnull(pdir.tail)) {
 8006e4c:	f107 030c 	add.w	r3, r7, #12
 8006e50:	3318      	adds	r3, #24
 8006e52:	4618      	mov	r0, r3
 8006e54:	f7fa fb2d 	bl	80014b2 <lfs_pair_isnull>
 8006e58:	4603      	mov	r3, r0
 8006e5a:	f083 0301 	eor.w	r3, r3, #1
 8006e5e:	b2db      	uxtb	r3, r3
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	f47f aeaa 	bne.w	8006bba <lfs_fs_deorphan+0x46>
        }
    }

    // mark orphans as fixed
    return lfs_fs_preporphans(lfs, -lfs_min(
            lfs_gstate_getorphans(&lfs->gstate),
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	3330      	adds	r3, #48	; 0x30
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	f7fa fca8 	bl	80017c0 <lfs_gstate_getorphans>
 8006e70:	4603      	mov	r3, r0
    return lfs_fs_preporphans(lfs, -lfs_min(
 8006e72:	461a      	mov	r2, r3
 8006e74:	f997 30b7 	ldrsb.w	r3, [r7, #183]	; 0xb7
 8006e78:	4619      	mov	r1, r3
 8006e7a:	4610      	mov	r0, r2
 8006e7c:	f7f9 ff04 	bl	8000c88 <lfs_min>
 8006e80:	4603      	mov	r3, r0
 8006e82:	b2db      	uxtb	r3, r3
 8006e84:	425b      	negs	r3, r3
 8006e86:	b2db      	uxtb	r3, r3
 8006e88:	b25b      	sxtb	r3, r3
 8006e8a:	4619      	mov	r1, r3
 8006e8c:	6878      	ldr	r0, [r7, #4]
 8006e8e:	f7ff fd97 	bl	80069c0 <lfs_fs_preporphans>
 8006e92:	4603      	mov	r3, r0
            found));
}
 8006e94:	4618      	mov	r0, r3
 8006e96:	37b8      	adds	r7, #184	; 0xb8
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	bdb0      	pop	{r4, r5, r7, pc}
 8006e9c:	0800f740 	.word	0x0800f740
 8006ea0:	0800f64c 	.word	0x0800f64c
 8006ea4:	0800fdf0 	.word	0x0800fdf0
 8006ea8:	000ffc08 	.word	0x000ffc08
 8006eac:	7ffffc00 	.word	0x7ffffc00
 8006eb0:	0800fe20 	.word	0x0800fe20
 8006eb4:	0800fe64 	.word	0x0800fe64
 8006eb8:	600ffc08 	.word	0x600ffc08

08006ebc <lfs_fs_forceconsistency>:
#endif

#ifndef LFS_READONLY
static int lfs_fs_forceconsistency(lfs_t *lfs) {
 8006ebc:	b580      	push	{r7, lr}
 8006ebe:	b084      	sub	sp, #16
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	6078      	str	r0, [r7, #4]
    int err = lfs_fs_demove(lfs);
 8006ec4:	6878      	ldr	r0, [r7, #4]
 8006ec6:	f7ff fdef 	bl	8006aa8 <lfs_fs_demove>
 8006eca:	60f8      	str	r0, [r7, #12]
    if (err) {
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d001      	beq.n	8006ed6 <lfs_fs_forceconsistency+0x1a>
        return err;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	e00a      	b.n	8006eec <lfs_fs_forceconsistency+0x30>
    }

    err = lfs_fs_deorphan(lfs, true);
 8006ed6:	2101      	movs	r1, #1
 8006ed8:	6878      	ldr	r0, [r7, #4]
 8006eda:	f7ff fe4b 	bl	8006b74 <lfs_fs_deorphan>
 8006ede:	60f8      	str	r0, [r7, #12]
    if (err) {
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d001      	beq.n	8006eea <lfs_fs_forceconsistency+0x2e>
        return err;
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	e000      	b.n	8006eec <lfs_fs_forceconsistency+0x30>
    }

    return 0;
 8006eea:	2300      	movs	r3, #0
}
 8006eec:	4618      	mov	r0, r3
 8006eee:	3710      	adds	r7, #16
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	bd80      	pop	{r7, pc}

08006ef4 <lfs_fs_size_count>:
#endif

static int lfs_fs_size_count(void *p, lfs_block_t block) {
 8006ef4:	b480      	push	{r7}
 8006ef6:	b085      	sub	sp, #20
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	6078      	str	r0, [r7, #4]
 8006efc:	6039      	str	r1, [r7, #0]
    (void)block;
    lfs_size_t *size = p;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	60fb      	str	r3, [r7, #12]
    *size += 1;
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	1c5a      	adds	r2, r3, #1
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	601a      	str	r2, [r3, #0]
    return 0;
 8006f0c:	2300      	movs	r3, #0
}
 8006f0e:	4618      	mov	r0, r3
 8006f10:	3714      	adds	r7, #20
 8006f12:	46bd      	mov	sp, r7
 8006f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f18:	4770      	bx	lr
	...

08006f1c <lfs_fs_rawsize>:

static lfs_ssize_t lfs_fs_rawsize(lfs_t *lfs) {
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b084      	sub	sp, #16
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
    lfs_size_t size = 0;
 8006f24:	2300      	movs	r3, #0
 8006f26:	60bb      	str	r3, [r7, #8]
    int err = lfs_fs_rawtraverse(lfs, lfs_fs_size_count, &size, false);
 8006f28:	f107 0208 	add.w	r2, r7, #8
 8006f2c:	2300      	movs	r3, #0
 8006f2e:	4907      	ldr	r1, [pc, #28]	; (8006f4c <lfs_fs_rawsize+0x30>)
 8006f30:	6878      	ldr	r0, [r7, #4]
 8006f32:	f7ff fb41 	bl	80065b8 <lfs_fs_rawtraverse>
 8006f36:	60f8      	str	r0, [r7, #12]
    if (err) {
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d001      	beq.n	8006f42 <lfs_fs_rawsize+0x26>
        return err;
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	e000      	b.n	8006f44 <lfs_fs_rawsize+0x28>
    }

    return size;
 8006f42:	68bb      	ldr	r3, [r7, #8]
}
 8006f44:	4618      	mov	r0, r3
 8006f46:	3710      	adds	r7, #16
 8006f48:	46bd      	mov	sp, r7
 8006f4a:	bd80      	pop	{r7, pc}
 8006f4c:	08006ef5 	.word	0x08006ef5

08006f50 <lfs_format>:
#define LFS_UNLOCK(cfg) ((void)cfg)
#endif

// Public API
#ifndef LFS_READONLY
int lfs_format(lfs_t *lfs, const struct lfs_config *cfg) {
 8006f50:	b580      	push	{r7, lr}
 8006f52:	b084      	sub	sp, #16
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	6078      	str	r0, [r7, #4]
 8006f58:	6039      	str	r1, [r7, #0]
    int err = LFS_LOCK(cfg);
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	60fb      	str	r3, [r7, #12]
    if (err) {
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d001      	beq.n	8006f68 <lfs_format+0x18>
        return err;
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	e005      	b.n	8006f74 <lfs_format+0x24>
            cfg->read_size, cfg->prog_size, cfg->block_size, cfg->block_count,
            cfg->block_cycles, cfg->cache_size, cfg->lookahead_size,
            cfg->read_buffer, cfg->prog_buffer, cfg->lookahead_buffer,
            cfg->name_max, cfg->file_max, cfg->attr_max);

    err = lfs_rawformat(lfs, cfg);
 8006f68:	6839      	ldr	r1, [r7, #0]
 8006f6a:	6878      	ldr	r0, [r7, #4]
 8006f6c:	f7ff f8cc 	bl	8006108 <lfs_rawformat>
 8006f70:	60f8      	str	r0, [r7, #12]

    LFS_TRACE("lfs_format -> %d", err);
    LFS_UNLOCK(cfg);
    return err;
 8006f72:	68fb      	ldr	r3, [r7, #12]
}
 8006f74:	4618      	mov	r0, r3
 8006f76:	3710      	adds	r7, #16
 8006f78:	46bd      	mov	sp, r7
 8006f7a:	bd80      	pop	{r7, pc}

08006f7c <lfs_mount>:
#endif

int lfs_mount(lfs_t *lfs, const struct lfs_config *cfg) {
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b084      	sub	sp, #16
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]
 8006f84:	6039      	str	r1, [r7, #0]
    int err = LFS_LOCK(cfg);
 8006f86:	2300      	movs	r3, #0
 8006f88:	60fb      	str	r3, [r7, #12]
    if (err) {
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d001      	beq.n	8006f94 <lfs_mount+0x18>
        return err;
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	e005      	b.n	8006fa0 <lfs_mount+0x24>
            cfg->read_size, cfg->prog_size, cfg->block_size, cfg->block_count,
            cfg->block_cycles, cfg->cache_size, cfg->lookahead_size,
            cfg->read_buffer, cfg->prog_buffer, cfg->lookahead_buffer,
            cfg->name_max, cfg->file_max, cfg->attr_max);

    err = lfs_rawmount(lfs, cfg);
 8006f94:	6839      	ldr	r1, [r7, #0]
 8006f96:	6878      	ldr	r0, [r7, #4]
 8006f98:	f7ff f956 	bl	8006248 <lfs_rawmount>
 8006f9c:	60f8      	str	r0, [r7, #12]

    LFS_TRACE("lfs_mount -> %d", err);
    LFS_UNLOCK(cfg);
    return err;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
}
 8006fa0:	4618      	mov	r0, r3
 8006fa2:	3710      	adds	r7, #16
 8006fa4:	46bd      	mov	sp, r7
 8006fa6:	bd80      	pop	{r7, pc}

08006fa8 <lfs_file_open>:
    return err;
}
#endif

#ifndef LFS_NO_MALLOC
int lfs_file_open(lfs_t *lfs, lfs_file_t *file, const char *path, int flags) {
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	b086      	sub	sp, #24
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	60f8      	str	r0, [r7, #12]
 8006fb0:	60b9      	str	r1, [r7, #8]
 8006fb2:	607a      	str	r2, [r7, #4]
 8006fb4:	603b      	str	r3, [r7, #0]
    int err = LFS_LOCK(lfs->cfg);
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	617b      	str	r3, [r7, #20]
    if (err) {
 8006fba:	697b      	ldr	r3, [r7, #20]
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d001      	beq.n	8006fc4 <lfs_file_open+0x1c>
        return err;
 8006fc0:	697b      	ldr	r3, [r7, #20]
 8006fc2:	e01a      	b.n	8006ffa <lfs_file_open+0x52>
    }
    LFS_TRACE("lfs_file_open(%p, %p, \"%s\", %x)",
            (void*)lfs, (void*)file, path, flags);
    LFS_ASSERT(!lfs_mlist_isopen(lfs->mlist, (struct lfs_mlist*)file));
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fc8:	68b9      	ldr	r1, [r7, #8]
 8006fca:	4618      	mov	r0, r3
 8006fcc:	f7fa fd1a 	bl	8001a04 <lfs_mlist_isopen>
 8006fd0:	4603      	mov	r3, r0
 8006fd2:	f083 0301 	eor.w	r3, r3, #1
 8006fd6:	b2db      	uxtb	r3, r3
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d106      	bne.n	8006fea <lfs_file_open+0x42>
 8006fdc:	4b09      	ldr	r3, [pc, #36]	; (8007004 <lfs_file_open+0x5c>)
 8006fde:	4a0a      	ldr	r2, [pc, #40]	; (8007008 <lfs_file_open+0x60>)
 8006fe0:	f241 5168 	movw	r1, #5480	; 0x1568
 8006fe4:	4809      	ldr	r0, [pc, #36]	; (800700c <lfs_file_open+0x64>)
 8006fe6:	f007 f8b1 	bl	800e14c <__assert_func>

    err = lfs_file_rawopen(lfs, file, path, flags);
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	687a      	ldr	r2, [r7, #4]
 8006fee:	68b9      	ldr	r1, [r7, #8]
 8006ff0:	68f8      	ldr	r0, [r7, #12]
 8006ff2:	f7fe f961 	bl	80052b8 <lfs_file_rawopen>
 8006ff6:	6178      	str	r0, [r7, #20]

    LFS_TRACE("lfs_file_open -> %d", err);
    LFS_UNLOCK(lfs->cfg);
    return err;
 8006ff8:	697b      	ldr	r3, [r7, #20]
}
 8006ffa:	4618      	mov	r0, r3
 8006ffc:	3718      	adds	r7, #24
 8006ffe:	46bd      	mov	sp, r7
 8007000:	bd80      	pop	{r7, pc}
 8007002:	bf00      	nop
 8007004:	0800feac 	.word	0x0800feac
 8007008:	08010090 	.word	0x08010090
 800700c:	0800f64c 	.word	0x0800f64c

08007010 <lfs_file_close>:
    LFS_TRACE("lfs_file_opencfg -> %d", err);
    LFS_UNLOCK(lfs->cfg);
    return err;
}

int lfs_file_close(lfs_t *lfs, lfs_file_t *file) {
 8007010:	b580      	push	{r7, lr}
 8007012:	b084      	sub	sp, #16
 8007014:	af00      	add	r7, sp, #0
 8007016:	6078      	str	r0, [r7, #4]
 8007018:	6039      	str	r1, [r7, #0]
    int err = LFS_LOCK(lfs->cfg);
 800701a:	2300      	movs	r3, #0
 800701c:	60fb      	str	r3, [r7, #12]
    if (err) {
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	2b00      	cmp	r3, #0
 8007022:	d001      	beq.n	8007028 <lfs_file_close+0x18>
        return err;
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	e015      	b.n	8007054 <lfs_file_close+0x44>
    }
    LFS_TRACE("lfs_file_close(%p, %p)", (void*)lfs, (void*)file);
    LFS_ASSERT(lfs_mlist_isopen(lfs->mlist, (struct lfs_mlist*)file));
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800702c:	6839      	ldr	r1, [r7, #0]
 800702e:	4618      	mov	r0, r3
 8007030:	f7fa fce8 	bl	8001a04 <lfs_mlist_isopen>
 8007034:	4603      	mov	r3, r0
 8007036:	2b00      	cmp	r3, #0
 8007038:	d106      	bne.n	8007048 <lfs_file_close+0x38>
 800703a:	4b08      	ldr	r3, [pc, #32]	; (800705c <lfs_file_close+0x4c>)
 800703c:	4a08      	ldr	r2, [pc, #32]	; (8007060 <lfs_file_close+0x50>)
 800703e:	f241 518c 	movw	r1, #5516	; 0x158c
 8007042:	4808      	ldr	r0, [pc, #32]	; (8007064 <lfs_file_close+0x54>)
 8007044:	f007 f882 	bl	800e14c <__assert_func>

    err = lfs_file_rawclose(lfs, file);
 8007048:	6839      	ldr	r1, [r7, #0]
 800704a:	6878      	ldr	r0, [r7, #4]
 800704c:	f7fe f94c 	bl	80052e8 <lfs_file_rawclose>
 8007050:	60f8      	str	r0, [r7, #12]

    LFS_TRACE("lfs_file_close -> %d", err);
    LFS_UNLOCK(lfs->cfg);
    return err;
 8007052:	68fb      	ldr	r3, [r7, #12]
}
 8007054:	4618      	mov	r0, r3
 8007056:	3710      	adds	r7, #16
 8007058:	46bd      	mov	sp, r7
 800705a:	bd80      	pop	{r7, pc}
 800705c:	0800fee4 	.word	0x0800fee4
 8007060:	080100a0 	.word	0x080100a0
 8007064:	0800f64c 	.word	0x0800f64c

08007068 <lfs_file_read>:
    return err;
}
#endif

lfs_ssize_t lfs_file_read(lfs_t *lfs, lfs_file_t *file,
        void *buffer, lfs_size_t size) {
 8007068:	b580      	push	{r7, lr}
 800706a:	b086      	sub	sp, #24
 800706c:	af00      	add	r7, sp, #0
 800706e:	60f8      	str	r0, [r7, #12]
 8007070:	60b9      	str	r1, [r7, #8]
 8007072:	607a      	str	r2, [r7, #4]
 8007074:	603b      	str	r3, [r7, #0]
    int err = LFS_LOCK(lfs->cfg);
 8007076:	2300      	movs	r3, #0
 8007078:	617b      	str	r3, [r7, #20]
    if (err) {
 800707a:	697b      	ldr	r3, [r7, #20]
 800707c:	2b00      	cmp	r3, #0
 800707e:	d001      	beq.n	8007084 <lfs_file_read+0x1c>
        return err;
 8007080:	697b      	ldr	r3, [r7, #20]
 8007082:	e017      	b.n	80070b4 <lfs_file_read+0x4c>
    }
    LFS_TRACE("lfs_file_read(%p, %p, %p, %"PRIu32")",
            (void*)lfs, (void*)file, buffer, size);
    LFS_ASSERT(lfs_mlist_isopen(lfs->mlist, (struct lfs_mlist*)file));
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007088:	68b9      	ldr	r1, [r7, #8]
 800708a:	4618      	mov	r0, r3
 800708c:	f7fa fcba 	bl	8001a04 <lfs_mlist_isopen>
 8007090:	4603      	mov	r3, r0
 8007092:	2b00      	cmp	r3, #0
 8007094:	d106      	bne.n	80070a4 <lfs_file_read+0x3c>
 8007096:	4b09      	ldr	r3, [pc, #36]	; (80070bc <lfs_file_read+0x54>)
 8007098:	4a09      	ldr	r2, [pc, #36]	; (80070c0 <lfs_file_read+0x58>)
 800709a:	f241 51ae 	movw	r1, #5550	; 0x15ae
 800709e:	4809      	ldr	r0, [pc, #36]	; (80070c4 <lfs_file_read+0x5c>)
 80070a0:	f007 f854 	bl	800e14c <__assert_func>

    lfs_ssize_t res = lfs_file_rawread(lfs, file, buffer, size);
 80070a4:	683b      	ldr	r3, [r7, #0]
 80070a6:	687a      	ldr	r2, [r7, #4]
 80070a8:	68b9      	ldr	r1, [r7, #8]
 80070aa:	68f8      	ldr	r0, [r7, #12]
 80070ac:	f7fe fc68 	bl	8005980 <lfs_file_rawread>
 80070b0:	6138      	str	r0, [r7, #16]

    LFS_TRACE("lfs_file_read -> %"PRId32, res);
    LFS_UNLOCK(lfs->cfg);
    return res;
 80070b2:	693b      	ldr	r3, [r7, #16]
}
 80070b4:	4618      	mov	r0, r3
 80070b6:	3718      	adds	r7, #24
 80070b8:	46bd      	mov	sp, r7
 80070ba:	bd80      	pop	{r7, pc}
 80070bc:	0800fee4 	.word	0x0800fee4
 80070c0:	080100b0 	.word	0x080100b0
 80070c4:	0800f64c 	.word	0x0800f64c

080070c8 <lfs_file_write>:

#ifndef LFS_READONLY
lfs_ssize_t lfs_file_write(lfs_t *lfs, lfs_file_t *file,
        const void *buffer, lfs_size_t size) {
 80070c8:	b580      	push	{r7, lr}
 80070ca:	b086      	sub	sp, #24
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	60f8      	str	r0, [r7, #12]
 80070d0:	60b9      	str	r1, [r7, #8]
 80070d2:	607a      	str	r2, [r7, #4]
 80070d4:	603b      	str	r3, [r7, #0]
    int err = LFS_LOCK(lfs->cfg);
 80070d6:	2300      	movs	r3, #0
 80070d8:	617b      	str	r3, [r7, #20]
    if (err) {
 80070da:	697b      	ldr	r3, [r7, #20]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d001      	beq.n	80070e4 <lfs_file_write+0x1c>
        return err;
 80070e0:	697b      	ldr	r3, [r7, #20]
 80070e2:	e017      	b.n	8007114 <lfs_file_write+0x4c>
    }
    LFS_TRACE("lfs_file_write(%p, %p, %p, %"PRIu32")",
            (void*)lfs, (void*)file, buffer, size);
    LFS_ASSERT(lfs_mlist_isopen(lfs->mlist, (struct lfs_mlist*)file));
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070e8:	68b9      	ldr	r1, [r7, #8]
 80070ea:	4618      	mov	r0, r3
 80070ec:	f7fa fc8a 	bl	8001a04 <lfs_mlist_isopen>
 80070f0:	4603      	mov	r3, r0
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d106      	bne.n	8007104 <lfs_file_write+0x3c>
 80070f6:	4b09      	ldr	r3, [pc, #36]	; (800711c <lfs_file_write+0x54>)
 80070f8:	4a09      	ldr	r2, [pc, #36]	; (8007120 <lfs_file_write+0x58>)
 80070fa:	f44f 51ae 	mov.w	r1, #5568	; 0x15c0
 80070fe:	4809      	ldr	r0, [pc, #36]	; (8007124 <lfs_file_write+0x5c>)
 8007100:	f007 f824 	bl	800e14c <__assert_func>

    lfs_ssize_t res = lfs_file_rawwrite(lfs, file, buffer, size);
 8007104:	683b      	ldr	r3, [r7, #0]
 8007106:	687a      	ldr	r2, [r7, #4]
 8007108:	68b9      	ldr	r1, [r7, #8]
 800710a:	68f8      	ldr	r0, [r7, #12]
 800710c:	f7fe fd96 	bl	8005c3c <lfs_file_rawwrite>
 8007110:	6138      	str	r0, [r7, #16]

    LFS_TRACE("lfs_file_write -> %"PRId32, res);
    LFS_UNLOCK(lfs->cfg);
    return res;
 8007112:	693b      	ldr	r3, [r7, #16]
}
 8007114:	4618      	mov	r0, r3
 8007116:	3718      	adds	r7, #24
 8007118:	46bd      	mov	sp, r7
 800711a:	bd80      	pop	{r7, pc}
 800711c:	0800fee4 	.word	0x0800fee4
 8007120:	080100c0 	.word	0x080100c0
 8007124:	0800f64c 	.word	0x0800f64c

08007128 <lfs_crc>:
// Only compile if user does not provide custom config
#ifndef LFS_CONFIG


// Software CRC implementation with small lookup table
uint32_t lfs_crc(uint32_t crc, const void *buffer, size_t size) {
 8007128:	b480      	push	{r7}
 800712a:	b087      	sub	sp, #28
 800712c:	af00      	add	r7, sp, #0
 800712e:	60f8      	str	r0, [r7, #12]
 8007130:	60b9      	str	r1, [r7, #8]
 8007132:	607a      	str	r2, [r7, #4]
        0x76dc4190, 0x6b6b51f4, 0x4db26158, 0x5005713c,
        0xedb88320, 0xf00f9344, 0xd6d6a3e8, 0xcb61b38c,
        0x9b64c2b0, 0x86d3d2d4, 0xa00ae278, 0xbdbdf21c,
    };

    const uint8_t *data = buffer;
 8007134:	68bb      	ldr	r3, [r7, #8]
 8007136:	613b      	str	r3, [r7, #16]

    for (size_t i = 0; i < size; i++) {
 8007138:	2300      	movs	r3, #0
 800713a:	617b      	str	r3, [r7, #20]
 800713c:	e024      	b.n	8007188 <lfs_crc+0x60>
        crc = (crc >> 4) ^ rtable[(crc ^ (data[i] >> 0)) & 0xf];
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	091a      	lsrs	r2, r3, #4
 8007142:	6939      	ldr	r1, [r7, #16]
 8007144:	697b      	ldr	r3, [r7, #20]
 8007146:	440b      	add	r3, r1
 8007148:	781b      	ldrb	r3, [r3, #0]
 800714a:	4619      	mov	r1, r3
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	404b      	eors	r3, r1
 8007150:	f003 030f 	and.w	r3, r3, #15
 8007154:	4912      	ldr	r1, [pc, #72]	; (80071a0 <lfs_crc+0x78>)
 8007156:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800715a:	4053      	eors	r3, r2
 800715c:	60fb      	str	r3, [r7, #12]
        crc = (crc >> 4) ^ rtable[(crc ^ (data[i] >> 4)) & 0xf];
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	091a      	lsrs	r2, r3, #4
 8007162:	6939      	ldr	r1, [r7, #16]
 8007164:	697b      	ldr	r3, [r7, #20]
 8007166:	440b      	add	r3, r1
 8007168:	781b      	ldrb	r3, [r3, #0]
 800716a:	091b      	lsrs	r3, r3, #4
 800716c:	b2db      	uxtb	r3, r3
 800716e:	4619      	mov	r1, r3
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	404b      	eors	r3, r1
 8007174:	f003 030f 	and.w	r3, r3, #15
 8007178:	4909      	ldr	r1, [pc, #36]	; (80071a0 <lfs_crc+0x78>)
 800717a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800717e:	4053      	eors	r3, r2
 8007180:	60fb      	str	r3, [r7, #12]
    for (size_t i = 0; i < size; i++) {
 8007182:	697b      	ldr	r3, [r7, #20]
 8007184:	3301      	adds	r3, #1
 8007186:	617b      	str	r3, [r7, #20]
 8007188:	697a      	ldr	r2, [r7, #20]
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	429a      	cmp	r2, r3
 800718e:	d3d6      	bcc.n	800713e <lfs_crc+0x16>
    }

    return crc;
 8007190:	68fb      	ldr	r3, [r7, #12]
}
 8007192:	4618      	mov	r0, r3
 8007194:	371c      	adds	r7, #28
 8007196:	46bd      	mov	sp, r7
 8007198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719c:	4770      	bx	lr
 800719e:	bf00      	nop
 80071a0:	080100d0 	.word	0x080100d0

080071a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80071a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80071a6:	b0a5      	sub	sp, #148	; 0x94
 80071a8:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80071aa:	f001 ff87 	bl	80090bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80071ae:	f000 f8c9 	bl	8007344 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80071b2:	f000 f929 	bl	8007408 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80071b6:	f7f9 f9f9 	bl	80005ac <MX_GPIO_Init>
  MX_I2C1_Init();
 80071ba:	f7f9 fb47 	bl	800084c <MX_I2C1_Init>
  MX_I2C2_Init();
 80071be:	f7f9 fb85 	bl	80008cc <MX_I2C2_Init>
//  MX_LCD_Init();
  MX_QUADSPI_Init();
 80071c2:	f000 f9ef 	bl	80075a4 <MX_QUADSPI_Init>
  MX_SAI1_Init();
 80071c6:	f000 fb03 	bl	80077d0 <MX_SAI1_Init>
  MX_SPI2_Init();
 80071ca:	f000 fc21 	bl	8007a10 <MX_SPI2_Init>
  MX_USART2_UART_Init();
 80071ce:	f001 febd 	bl	8008f4c <MX_USART2_UART_Init>
  MX_RTC_Init();
 80071d2:	f000 fa6f 	bl	80076b4 <MX_RTC_Init>
  MX_IWDG_Init();
 80071d6:	f7f9 fc5b 	bl	8000a90 <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */
  BSP_LCD_GLASS_Init();
 80071da:	f000 fc9b 	bl	8007b14 <BSP_LCD_GLASS_Init>
  BSP_LCD_GLASS_Clear();
 80071de:	f000 fcf7 	bl	8007bd0 <BSP_LCD_GLASS_Clear>
  BSP_QSPI_Init();
 80071e2:	f001 fa9f 	bl	8008724 <BSP_QSPI_Init>
  initFS();
 80071e6:	f000 f987 	bl	80074f8 <initFS>
  /* USER CODE END 2 */
  uint32_t last_ms=HAL_GetTick();
 80071ea:	f001 ffd7 	bl	800919c <HAL_GetTick>
 80071ee:	67f8      	str	r0, [r7, #124]	; 0x7c
  	uint32_t now=last_ms;
 80071f0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80071f2:	673b      	str	r3, [r7, #112]	; 0x70
  	uint32_t delay_500ms=500;
 80071f4:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80071f8:	66fb      	str	r3, [r7, #108]	; 0x6c
  	int i=0;
 80071fa:	2300      	movs	r3, #0
 80071fc:	67bb      	str	r3, [r7, #120]	; 0x78
  	char text[50];
  	char test_text[]="please work";
 80071fe:	4a49      	ldr	r2, [pc, #292]	; (8007324 <main+0x180>)
 8007200:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8007204:	ca07      	ldmia	r2, {r0, r1, r2}
 8007206:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  	char test_text2[]="AAAa aAAAaa";
 800720a:	4a47      	ldr	r2, [pc, #284]	; (8007328 <main+0x184>)
 800720c:	f107 0320 	add.w	r3, r7, #32
 8007210:	ca07      	ldmia	r2, {r0, r1, r2}
 8007212:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  	char display[6];
  	RTC_TimeTypeDef RtcTime;
  	RTC_DateTypeDef RtcDate;

  	//filesystem use examples
  	readFile(&lfs, &file, "file", &test_text, sizeof(test_text));
 8007216:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800721a:	220c      	movs	r2, #12
 800721c:	9200      	str	r2, [sp, #0]
 800721e:	4a43      	ldr	r2, [pc, #268]	; (800732c <main+0x188>)
 8007220:	4943      	ldr	r1, [pc, #268]	; (8007330 <main+0x18c>)
 8007222:	4844      	ldr	r0, [pc, #272]	; (8007334 <main+0x190>)
 8007224:	f000 f980 	bl	8007528 <readFile>
  	writeFile(&lfs, &file, "file", &test_text2, sizeof(test_text2));
 8007228:	f107 0320 	add.w	r3, r7, #32
 800722c:	220c      	movs	r2, #12
 800722e:	9200      	str	r2, [sp, #0]
 8007230:	4a3e      	ldr	r2, [pc, #248]	; (800732c <main+0x188>)
 8007232:	493f      	ldr	r1, [pc, #252]	; (8007330 <main+0x18c>)
 8007234:	483f      	ldr	r0, [pc, #252]	; (8007334 <main+0x190>)
 8007236:	f000 f993 	bl	8007560 <writeFile>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	now = HAL_GetTick();
 800723a:	f001 ffaf 	bl	800919c <HAL_GetTick>
 800723e:	6738      	str	r0, [r7, #112]	; 0x70


//	  LCDBarDemo();
//	  LCDCharDemo();
//	  LCDStringDemo();
	  HAL_RTC_GetTime(&hrtc, &RtcTime, RTC_FORMAT_BIN);
 8007240:	1d3b      	adds	r3, r7, #4
 8007242:	2200      	movs	r2, #0
 8007244:	4619      	mov	r1, r3
 8007246:	483c      	ldr	r0, [pc, #240]	; (8007338 <main+0x194>)
 8007248:	f005 fe78 	bl	800cf3c <HAL_RTC_GetTime>
	  HAL_RTC_GetDate(&hrtc, &RtcDate, RTC_FORMAT_BIN);
 800724c:	463b      	mov	r3, r7
 800724e:	2200      	movs	r2, #0
 8007250:	4619      	mov	r1, r3
 8007252:	4839      	ldr	r0, [pc, #228]	; (8007338 <main+0x194>)
 8007254:	f005 ff55 	bl	800d102 <HAL_RTC_GetDate>
	  sprintf((char*)text, "Date %02d-%02d-20%02d Time %02d-%02d-%02d ",
			  RtcDate.Date, RtcDate.Month, RtcDate.Year, RtcTime.Hours, RtcTime.Minutes, RtcTime.Seconds);
 8007258:	78bb      	ldrb	r3, [r7, #2]
	  sprintf((char*)text, "Date %02d-%02d-20%02d Time %02d-%02d-%02d ",
 800725a:	461d      	mov	r5, r3
			  RtcDate.Date, RtcDate.Month, RtcDate.Year, RtcTime.Hours, RtcTime.Minutes, RtcTime.Seconds);
 800725c:	787b      	ldrb	r3, [r7, #1]
	  sprintf((char*)text, "Date %02d-%02d-20%02d Time %02d-%02d-%02d ",
 800725e:	461e      	mov	r6, r3
			  RtcDate.Date, RtcDate.Month, RtcDate.Year, RtcTime.Hours, RtcTime.Minutes, RtcTime.Seconds);
 8007260:	78fb      	ldrb	r3, [r7, #3]
 8007262:	793a      	ldrb	r2, [r7, #4]
 8007264:	7979      	ldrb	r1, [r7, #5]
 8007266:	79b8      	ldrb	r0, [r7, #6]
	  sprintf((char*)text, "Date %02d-%02d-20%02d Time %02d-%02d-%02d ",
 8007268:	4604      	mov	r4, r0
 800726a:	f107 0038 	add.w	r0, r7, #56	; 0x38
 800726e:	9403      	str	r4, [sp, #12]
 8007270:	9102      	str	r1, [sp, #8]
 8007272:	9201      	str	r2, [sp, #4]
 8007274:	9300      	str	r3, [sp, #0]
 8007276:	4633      	mov	r3, r6
 8007278:	462a      	mov	r2, r5
 800727a:	4930      	ldr	r1, [pc, #192]	; (800733c <main+0x198>)
 800727c:	f007 fbec 	bl	800ea58 <siprintf>

	  //	BSP_LCD_GLASS_DisplayString((uint8_t *)"8:8.888888"); //impossible to write a : or . using this function
	  	if(i<=strlen(test_text)){
 8007280:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8007284:	4618      	mov	r0, r3
 8007286:	f7f8 ffa3 	bl	80001d0 <strlen>
 800728a:	4602      	mov	r2, r0
 800728c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800728e:	429a      	cmp	r2, r3
 8007290:	d342      	bcc.n	8007318 <main+0x174>
	  		if (now - last_ms >= delay_500ms){
 8007292:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8007294:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007296:	1ad3      	subs	r3, r2, r3
 8007298:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800729a:	429a      	cmp	r2, r3
 800729c:	d83e      	bhi.n	800731c <main+0x178>
	  			last_ms = now;
 800729e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80072a0:	67fb      	str	r3, [r7, #124]	; 0x7c

	  			for(int j=i-6;j<i;j++){
 80072a2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80072a4:	3b06      	subs	r3, #6
 80072a6:	677b      	str	r3, [r7, #116]	; 0x74
 80072a8:	e027      	b.n	80072fa <main+0x156>
	  				if(j<0)
 80072aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	da14      	bge.n	80072da <main+0x136>
	  				{
	  					display[j-i+6]=test_text[strlen(test_text)+j];
 80072b0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80072b4:	4618      	mov	r0, r3
 80072b6:	f7f8 ff8b 	bl	80001d0 <strlen>
 80072ba:	4602      	mov	r2, r0
 80072bc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80072be:	441a      	add	r2, r3
 80072c0:	6f79      	ldr	r1, [r7, #116]	; 0x74
 80072c2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80072c4:	1acb      	subs	r3, r1, r3
 80072c6:	3306      	adds	r3, #6
 80072c8:	3280      	adds	r2, #128	; 0x80
 80072ca:	443a      	add	r2, r7
 80072cc:	f812 2c54 	ldrb.w	r2, [r2, #-84]
 80072d0:	3380      	adds	r3, #128	; 0x80
 80072d2:	443b      	add	r3, r7
 80072d4:	f803 2c68 	strb.w	r2, [r3, #-104]
 80072d8:	e00c      	b.n	80072f4 <main+0x150>
	  				}
	  				else
	  				{
		  				display[j-i+6]=test_text[j];
 80072da:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80072dc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80072de:	1ad3      	subs	r3, r2, r3
 80072e0:	3306      	adds	r3, #6
 80072e2:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 80072e6:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80072e8:	440a      	add	r2, r1
 80072ea:	7812      	ldrb	r2, [r2, #0]
 80072ec:	3380      	adds	r3, #128	; 0x80
 80072ee:	443b      	add	r3, r7
 80072f0:	f803 2c68 	strb.w	r2, [r3, #-104]
	  			for(int j=i-6;j<i;j++){
 80072f4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80072f6:	3301      	adds	r3, #1
 80072f8:	677b      	str	r3, [r7, #116]	; 0x74
 80072fa:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80072fc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80072fe:	429a      	cmp	r2, r3
 8007300:	dbd3      	blt.n	80072aa <main+0x106>

	  				}
	  			}
	  			i++;
 8007302:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007304:	3301      	adds	r3, #1
 8007306:	67bb      	str	r3, [r7, #120]	; 0x78


	  			BSP_LCD_GLASS_Clear();
 8007308:	f000 fc62 	bl	8007bd0 <BSP_LCD_GLASS_Clear>
	  			BSP_LCD_GLASS_DisplayString((uint8_t *)display);
 800730c:	f107 0318 	add.w	r3, r7, #24
 8007310:	4618      	mov	r0, r3
 8007312:	f000 fc39 	bl	8007b88 <BSP_LCD_GLASS_DisplayString>
 8007316:	e001      	b.n	800731c <main+0x178>
	  		}
	  	}
	  	else
	  	{
	  		i=0;
 8007318:	2300      	movs	r3, #0
 800731a:	67bb      	str	r3, [r7, #120]	; 0x78
	  	}

	  HAL_IWDG_Refresh(&hiwdg);
 800731c:	4808      	ldr	r0, [pc, #32]	; (8007340 <main+0x19c>)
 800731e:	f002 fcbc 	bl	8009c9a <HAL_IWDG_Refresh>
	now = HAL_GetTick();
 8007322:	e78a      	b.n	800723a <main+0x96>
 8007324:	0800ff88 	.word	0x0800ff88
 8007328:	0800ff94 	.word	0x0800ff94
 800732c:	0800ff54 	.word	0x0800ff54
 8007330:	200001ac 	.word	0x200001ac
 8007334:	20000134 	.word	0x20000134
 8007338:	20000244 	.word	0x20000244
 800733c:	0800ff5c 	.word	0x0800ff5c
 8007340:	20000124 	.word	0x20000124

08007344 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8007344:	b580      	push	{r7, lr}
 8007346:	b096      	sub	sp, #88	; 0x58
 8007348:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800734a:	f107 0314 	add.w	r3, r7, #20
 800734e:	2244      	movs	r2, #68	; 0x44
 8007350:	2100      	movs	r1, #0
 8007352:	4618      	mov	r0, r3
 8007354:	f006 ff82 	bl	800e25c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8007358:	463b      	mov	r3, r7
 800735a:	2200      	movs	r2, #0
 800735c:	601a      	str	r2, [r3, #0]
 800735e:	605a      	str	r2, [r3, #4]
 8007360:	609a      	str	r2, [r3, #8]
 8007362:	60da      	str	r2, [r3, #12]
 8007364:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8007366:	f44f 7000 	mov.w	r0, #512	; 0x200
 800736a:	f002 fe91 	bl	800a090 <HAL_PWREx_ControlVoltageScaling>
 800736e:	4603      	mov	r3, r0
 8007370:	2b00      	cmp	r3, #0
 8007372:	d001      	beq.n	8007378 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8007374:	f000 f910 	bl	8007598 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8007378:	f002 fe6c 	bl	800a054 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800737c:	4b21      	ldr	r3, [pc, #132]	; (8007404 <SystemClock_Config+0xc0>)
 800737e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007382:	4a20      	ldr	r2, [pc, #128]	; (8007404 <SystemClock_Config+0xc0>)
 8007384:	f023 0318 	bic.w	r3, r3, #24
 8007388:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 800738c:	230e      	movs	r3, #14
 800738e:	617b      	str	r3, [r7, #20]
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8007390:	2301      	movs	r3, #1
 8007392:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8007394:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007398:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800739a:	2310      	movs	r3, #16
 800739c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800739e:	2301      	movs	r3, #1
 80073a0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80073a2:	2302      	movs	r3, #2
 80073a4:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80073a6:	2302      	movs	r3, #2
 80073a8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80073aa:	2301      	movs	r3, #1
 80073ac:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80073ae:	230a      	movs	r3, #10
 80073b0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80073b2:	2307      	movs	r3, #7
 80073b4:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80073b6:	2302      	movs	r3, #2
 80073b8:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80073ba:	2302      	movs	r3, #2
 80073bc:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80073be:	f107 0314 	add.w	r3, r7, #20
 80073c2:	4618      	mov	r0, r3
 80073c4:	f003 fb9a 	bl	800aafc <HAL_RCC_OscConfig>
 80073c8:	4603      	mov	r3, r0
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d001      	beq.n	80073d2 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80073ce:	f000 f8e3 	bl	8007598 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80073d2:	230f      	movs	r3, #15
 80073d4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80073d6:	2303      	movs	r3, #3
 80073d8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80073da:	2300      	movs	r3, #0
 80073dc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80073de:	2300      	movs	r3, #0
 80073e0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80073e2:	2300      	movs	r3, #0
 80073e4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80073e6:	463b      	mov	r3, r7
 80073e8:	2104      	movs	r1, #4
 80073ea:	4618      	mov	r0, r3
 80073ec:	f003 ff6e 	bl	800b2cc <HAL_RCC_ClockConfig>
 80073f0:	4603      	mov	r3, r0
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d001      	beq.n	80073fa <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80073f6:	f000 f8cf 	bl	8007598 <Error_Handler>
  }
}
 80073fa:	bf00      	nop
 80073fc:	3758      	adds	r7, #88	; 0x58
 80073fe:	46bd      	mov	sp, r7
 8007400:	bd80      	pop	{r7, pc}
 8007402:	bf00      	nop
 8007404:	40021000 	.word	0x40021000

08007408 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8007408:	b580      	push	{r7, lr}
 800740a:	b0a2      	sub	sp, #136	; 0x88
 800740c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800740e:	463b      	mov	r3, r7
 8007410:	2288      	movs	r2, #136	; 0x88
 8007412:	2100      	movs	r1, #0
 8007414:	4618      	mov	r0, r3
 8007416:	f006 ff21 	bl	800e25c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 800741a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800741e:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 8007420:	2300      	movs	r3, #0
 8007422:	667b      	str	r3, [r7, #100]	; 0x64
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8007424:	2302      	movs	r3, #2
 8007426:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8007428:	2301      	movs	r3, #1
 800742a:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 800742c:	2308      	movs	r3, #8
 800742e:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8007430:	2307      	movs	r3, #7
 8007432:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8007434:	2302      	movs	r3, #2
 8007436:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8007438:	2302      	movs	r3, #2
 800743a:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 800743c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007440:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007442:	463b      	mov	r3, r7
 8007444:	4618      	mov	r0, r3
 8007446:	f004 f947 	bl	800b6d8 <HAL_RCCEx_PeriphCLKConfig>
 800744a:	4603      	mov	r3, r0
 800744c:	2b00      	cmp	r3, #0
 800744e:	d001      	beq.n	8007454 <PeriphCommonClock_Config+0x4c>
  {
    Error_Handler();
 8007450:	f000 f8a2 	bl	8007598 <Error_Handler>
  }
}
 8007454:	bf00      	nop
 8007456:	3788      	adds	r7, #136	; 0x88
 8007458:	46bd      	mov	sp, r7
 800745a:	bd80      	pop	{r7, pc}

0800745c <block_device_read>:

/* USER CODE BEGIN 4 */
int block_device_read(const struct lfs_config *c, lfs_block_t block, lfs_off_t off, void *buffer, lfs_size_t size)
{
 800745c:	b580      	push	{r7, lr}
 800745e:	b084      	sub	sp, #16
 8007460:	af00      	add	r7, sp, #0
 8007462:	60f8      	str	r0, [r7, #12]
 8007464:	60b9      	str	r1, [r7, #8]
 8007466:	607a      	str	r2, [r7, #4]
 8007468:	603b      	str	r3, [r7, #0]
//	W25X_Read((uint8_t*)buffer, (block * c->block_size + off), size);
	BSP_QSPI_Read((uint8_t*)buffer, (block * c->block_size + off), size);
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	69db      	ldr	r3, [r3, #28]
 800746e:	68ba      	ldr	r2, [r7, #8]
 8007470:	fb03 f202 	mul.w	r2, r3, r2
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	4413      	add	r3, r2
 8007478:	69ba      	ldr	r2, [r7, #24]
 800747a:	4619      	mov	r1, r3
 800747c:	6838      	ldr	r0, [r7, #0]
 800747e:	f001 f9a7 	bl	80087d0 <BSP_QSPI_Read>
	return 0;
 8007482:	2300      	movs	r3, #0
}
 8007484:	4618      	mov	r0, r3
 8007486:	3710      	adds	r7, #16
 8007488:	46bd      	mov	sp, r7
 800748a:	bd80      	pop	{r7, pc}

0800748c <block_device_prog>:

int block_device_prog(const struct lfs_config *c, lfs_block_t block, lfs_off_t off, const void *buffer, lfs_size_t size)
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b084      	sub	sp, #16
 8007490:	af00      	add	r7, sp, #0
 8007492:	60f8      	str	r0, [r7, #12]
 8007494:	60b9      	str	r1, [r7, #8]
 8007496:	607a      	str	r2, [r7, #4]
 8007498:	603b      	str	r3, [r7, #0]
//	W25X_Write_NoCheck((uint8_t*)buffer, (block * c->block_size + off), size);
	BSP_QSPI_Write((uint8_t*)buffer, (block * c->block_size + off), size);
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	69db      	ldr	r3, [r3, #28]
 800749e:	68ba      	ldr	r2, [r7, #8]
 80074a0:	fb03 f202 	mul.w	r2, r3, r2
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	4413      	add	r3, r2
 80074a8:	69ba      	ldr	r2, [r7, #24]
 80074aa:	4619      	mov	r1, r3
 80074ac:	6838      	ldr	r0, [r7, #0]
 80074ae:	f001 f9d1 	bl	8008854 <BSP_QSPI_Write>
	return 0;
 80074b2:	2300      	movs	r3, #0
}
 80074b4:	4618      	mov	r0, r3
 80074b6:	3710      	adds	r7, #16
 80074b8:	46bd      	mov	sp, r7
 80074ba:	bd80      	pop	{r7, pc}

080074bc <block_device_erase>:

int block_device_erase(const struct lfs_config *c, lfs_block_t block)
{
 80074bc:	b580      	push	{r7, lr}
 80074be:	b082      	sub	sp, #8
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	6078      	str	r0, [r7, #4]
 80074c4:	6039      	str	r1, [r7, #0]
//	W25X_Erase_Sector(block * c->block_size);
	BSP_QSPI_Erase_Block(block * c->block_size);
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	69db      	ldr	r3, [r3, #28]
 80074ca:	683a      	ldr	r2, [r7, #0]
 80074cc:	fb02 f303 	mul.w	r3, r2, r3
 80074d0:	4618      	mov	r0, r3
 80074d2:	f001 fa3d 	bl	8008950 <BSP_QSPI_Erase_Block>
	return 0;
 80074d6:	2300      	movs	r3, #0
}
 80074d8:	4618      	mov	r0, r3
 80074da:	3708      	adds	r7, #8
 80074dc:	46bd      	mov	sp, r7
 80074de:	bd80      	pop	{r7, pc}

080074e0 <block_device_sync>:

int block_device_sync(const struct lfs_config *c)
{
 80074e0:	b480      	push	{r7}
 80074e2:	b083      	sub	sp, #12
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]
	return 0;
 80074e8:	2300      	movs	r3, #0
}
 80074ea:	4618      	mov	r0, r3
 80074ec:	370c      	adds	r7, #12
 80074ee:	46bd      	mov	sp, r7
 80074f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f4:	4770      	bx	lr
	...

080074f8 <initFS>:

void initFS()
{
 80074f8:	b580      	push	{r7, lr}
 80074fa:	af00      	add	r7, sp, #0
	if (lfs_mount(&lfs, &cfg)){
 80074fc:	4908      	ldr	r1, [pc, #32]	; (8007520 <initFS+0x28>)
 80074fe:	4809      	ldr	r0, [pc, #36]	; (8007524 <initFS+0x2c>)
 8007500:	f7ff fd3c 	bl	8006f7c <lfs_mount>
 8007504:	4603      	mov	r3, r0
 8007506:	2b00      	cmp	r3, #0
 8007508:	d007      	beq.n	800751a <initFS+0x22>
	  	lfs_format(&lfs, &cfg);
 800750a:	4905      	ldr	r1, [pc, #20]	; (8007520 <initFS+0x28>)
 800750c:	4805      	ldr	r0, [pc, #20]	; (8007524 <initFS+0x2c>)
 800750e:	f7ff fd1f 	bl	8006f50 <lfs_format>
	  	lfs_mount(&lfs, &cfg);
 8007512:	4903      	ldr	r1, [pc, #12]	; (8007520 <initFS+0x28>)
 8007514:	4803      	ldr	r0, [pc, #12]	; (8007524 <initFS+0x2c>)
 8007516:	f7ff fd31 	bl	8006f7c <lfs_mount>
	}
}
 800751a:	bf00      	nop
 800751c:	bd80      	pop	{r7, pc}
 800751e:	bf00      	nop
 8007520:	08010110 	.word	0x08010110
 8007524:	20000134 	.word	0x20000134

08007528 <readFile>:

void readFile(lfs_t *lfs, lfs_file_t *file, const char *path, void *buffer, lfs_size_t size)
{
 8007528:	b580      	push	{r7, lr}
 800752a:	b084      	sub	sp, #16
 800752c:	af00      	add	r7, sp, #0
 800752e:	60f8      	str	r0, [r7, #12]
 8007530:	60b9      	str	r1, [r7, #8]
 8007532:	607a      	str	r2, [r7, #4]
 8007534:	603b      	str	r3, [r7, #0]
  		lfs_file_open(lfs, file, path, LFS_O_RDWR | LFS_O_CREAT);
 8007536:	f240 1303 	movw	r3, #259	; 0x103
 800753a:	687a      	ldr	r2, [r7, #4]
 800753c:	68b9      	ldr	r1, [r7, #8]
 800753e:	68f8      	ldr	r0, [r7, #12]
 8007540:	f7ff fd32 	bl	8006fa8 <lfs_file_open>
  		lfs_file_read(lfs, file, buffer, size);
 8007544:	69bb      	ldr	r3, [r7, #24]
 8007546:	683a      	ldr	r2, [r7, #0]
 8007548:	68b9      	ldr	r1, [r7, #8]
 800754a:	68f8      	ldr	r0, [r7, #12]
 800754c:	f7ff fd8c 	bl	8007068 <lfs_file_read>
  		lfs_file_close(lfs, file);
 8007550:	68b9      	ldr	r1, [r7, #8]
 8007552:	68f8      	ldr	r0, [r7, #12]
 8007554:	f7ff fd5c 	bl	8007010 <lfs_file_close>
}
 8007558:	bf00      	nop
 800755a:	3710      	adds	r7, #16
 800755c:	46bd      	mov	sp, r7
 800755e:	bd80      	pop	{r7, pc}

08007560 <writeFile>:

void writeFile(lfs_t *lfs, lfs_file_t *file, const char *path, const void *buffer, lfs_size_t size)
{
 8007560:	b580      	push	{r7, lr}
 8007562:	b084      	sub	sp, #16
 8007564:	af00      	add	r7, sp, #0
 8007566:	60f8      	str	r0, [r7, #12]
 8007568:	60b9      	str	r1, [r7, #8]
 800756a:	607a      	str	r2, [r7, #4]
 800756c:	603b      	str	r3, [r7, #0]
  		lfs_file_open(lfs, file, path, LFS_O_RDWR | LFS_O_CREAT);
 800756e:	f240 1303 	movw	r3, #259	; 0x103
 8007572:	687a      	ldr	r2, [r7, #4]
 8007574:	68b9      	ldr	r1, [r7, #8]
 8007576:	68f8      	ldr	r0, [r7, #12]
 8007578:	f7ff fd16 	bl	8006fa8 <lfs_file_open>
  		lfs_file_write(lfs, file, buffer, size);
 800757c:	69bb      	ldr	r3, [r7, #24]
 800757e:	683a      	ldr	r2, [r7, #0]
 8007580:	68b9      	ldr	r1, [r7, #8]
 8007582:	68f8      	ldr	r0, [r7, #12]
 8007584:	f7ff fda0 	bl	80070c8 <lfs_file_write>
  		lfs_file_close(lfs, file);
 8007588:	68b9      	ldr	r1, [r7, #8]
 800758a:	68f8      	ldr	r0, [r7, #12]
 800758c:	f7ff fd40 	bl	8007010 <lfs_file_close>
}
 8007590:	bf00      	nop
 8007592:	3710      	adds	r7, #16
 8007594:	46bd      	mov	sp, r7
 8007596:	bd80      	pop	{r7, pc}

08007598 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007598:	b480      	push	{r7}
 800759a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800759c:	b672      	cpsid	i
}
 800759e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80075a0:	e7fe      	b.n	80075a0 <Error_Handler+0x8>
	...

080075a4 <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 80075a4:	b580      	push	{r7, lr}
 80075a6:	af00      	add	r7, sp, #0
  /* USER CODE END QUADSPI_Init 0 */

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  hqspi.Instance = QUADSPI;
 80075a8:	4b0f      	ldr	r3, [pc, #60]	; (80075e8 <MX_QUADSPI_Init+0x44>)
 80075aa:	4a10      	ldr	r2, [pc, #64]	; (80075ec <MX_QUADSPI_Init+0x48>)
 80075ac:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 80075ae:	4b0e      	ldr	r3, [pc, #56]	; (80075e8 <MX_QUADSPI_Init+0x44>)
 80075b0:	2201      	movs	r2, #1
 80075b2:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 80075b4:	4b0c      	ldr	r3, [pc, #48]	; (80075e8 <MX_QUADSPI_Init+0x44>)
 80075b6:	2204      	movs	r2, #4
 80075b8:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 80075ba:	4b0b      	ldr	r3, [pc, #44]	; (80075e8 <MX_QUADSPI_Init+0x44>)
 80075bc:	2210      	movs	r2, #16
 80075be:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 24;
 80075c0:	4b09      	ldr	r3, [pc, #36]	; (80075e8 <MX_QUADSPI_Init+0x44>)
 80075c2:	2218      	movs	r2, #24
 80075c4:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 80075c6:	4b08      	ldr	r3, [pc, #32]	; (80075e8 <MX_QUADSPI_Init+0x44>)
 80075c8:	2200      	movs	r2, #0
 80075ca:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 80075cc:	4b06      	ldr	r3, [pc, #24]	; (80075e8 <MX_QUADSPI_Init+0x44>)
 80075ce:	2200      	movs	r2, #0
 80075d0:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 80075d2:	4805      	ldr	r0, [pc, #20]	; (80075e8 <MX_QUADSPI_Init+0x44>)
 80075d4:	f002 fdb2 	bl	800a13c <HAL_QSPI_Init>
 80075d8:	4603      	mov	r3, r0
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d001      	beq.n	80075e2 <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 80075de:	f7ff ffdb 	bl	8007598 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 80075e2:	bf00      	nop
 80075e4:	bd80      	pop	{r7, pc}
 80075e6:	bf00      	nop
 80075e8:	20000200 	.word	0x20000200
 80075ec:	a0001000 	.word	0xa0001000

080075f0 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 80075f0:	b580      	push	{r7, lr}
 80075f2:	b08a      	sub	sp, #40	; 0x28
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80075f8:	f107 0314 	add.w	r3, r7, #20
 80075fc:	2200      	movs	r2, #0
 80075fe:	601a      	str	r2, [r3, #0]
 8007600:	605a      	str	r2, [r3, #4]
 8007602:	609a      	str	r2, [r3, #8]
 8007604:	60da      	str	r2, [r3, #12]
 8007606:	611a      	str	r2, [r3, #16]
  if(qspiHandle->Instance==QUADSPI)
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	4a17      	ldr	r2, [pc, #92]	; (800766c <HAL_QSPI_MspInit+0x7c>)
 800760e:	4293      	cmp	r3, r2
 8007610:	d128      	bne.n	8007664 <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8007612:	4b17      	ldr	r3, [pc, #92]	; (8007670 <HAL_QSPI_MspInit+0x80>)
 8007614:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007616:	4a16      	ldr	r2, [pc, #88]	; (8007670 <HAL_QSPI_MspInit+0x80>)
 8007618:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800761c:	6513      	str	r3, [r2, #80]	; 0x50
 800761e:	4b14      	ldr	r3, [pc, #80]	; (8007670 <HAL_QSPI_MspInit+0x80>)
 8007620:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007622:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007626:	613b      	str	r3, [r7, #16]
 8007628:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800762a:	4b11      	ldr	r3, [pc, #68]	; (8007670 <HAL_QSPI_MspInit+0x80>)
 800762c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800762e:	4a10      	ldr	r2, [pc, #64]	; (8007670 <HAL_QSPI_MspInit+0x80>)
 8007630:	f043 0310 	orr.w	r3, r3, #16
 8007634:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007636:	4b0e      	ldr	r3, [pc, #56]	; (8007670 <HAL_QSPI_MspInit+0x80>)
 8007638:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800763a:	f003 0310 	and.w	r3, r3, #16
 800763e:	60fb      	str	r3, [r7, #12]
 8007640:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QSPI_CLK_Pin|QSPI_CS_Pin|QSPI_D0_Pin|QSPI_D1_Pin
 8007642:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8007646:	617b      	str	r3, [r7, #20]
                          |QSPI_D2_Pin|QSPI_D3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007648:	2302      	movs	r3, #2
 800764a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800764c:	2300      	movs	r3, #0
 800764e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007650:	2303      	movs	r3, #3
 8007652:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8007654:	230a      	movs	r3, #10
 8007656:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007658:	f107 0314 	add.w	r3, r7, #20
 800765c:	4619      	mov	r1, r3
 800765e:	4805      	ldr	r0, [pc, #20]	; (8007674 <HAL_QSPI_MspInit+0x84>)
 8007660:	f001 fef0 	bl	8009444 <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8007664:	bf00      	nop
 8007666:	3728      	adds	r7, #40	; 0x28
 8007668:	46bd      	mov	sp, r7
 800766a:	bd80      	pop	{r7, pc}
 800766c:	a0001000 	.word	0xa0001000
 8007670:	40021000 	.word	0x40021000
 8007674:	48001000 	.word	0x48001000

08007678 <HAL_QSPI_MspDeInit>:

void HAL_QSPI_MspDeInit(QSPI_HandleTypeDef* qspiHandle)
{
 8007678:	b580      	push	{r7, lr}
 800767a:	b082      	sub	sp, #8
 800767c:	af00      	add	r7, sp, #0
 800767e:	6078      	str	r0, [r7, #4]

  if(qspiHandle->Instance==QUADSPI)
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	4a08      	ldr	r2, [pc, #32]	; (80076a8 <HAL_QSPI_MspDeInit+0x30>)
 8007686:	4293      	cmp	r3, r2
 8007688:	d10a      	bne.n	80076a0 <HAL_QSPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN QUADSPI_MspDeInit 0 */

  /* USER CODE END QUADSPI_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_QSPI_CLK_DISABLE();
 800768a:	4b08      	ldr	r3, [pc, #32]	; (80076ac <HAL_QSPI_MspDeInit+0x34>)
 800768c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800768e:	4a07      	ldr	r2, [pc, #28]	; (80076ac <HAL_QSPI_MspDeInit+0x34>)
 8007690:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007694:	6513      	str	r3, [r2, #80]	; 0x50
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    HAL_GPIO_DeInit(GPIOE, QSPI_CLK_Pin|QSPI_CS_Pin|QSPI_D0_Pin|QSPI_D1_Pin
 8007696:	f44f 417c 	mov.w	r1, #64512	; 0xfc00
 800769a:	4805      	ldr	r0, [pc, #20]	; (80076b0 <HAL_QSPI_MspDeInit+0x38>)
 800769c:	f002 f87c 	bl	8009798 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN QUADSPI_MspDeInit 1 */

  /* USER CODE END QUADSPI_MspDeInit 1 */
  }
}
 80076a0:	bf00      	nop
 80076a2:	3708      	adds	r7, #8
 80076a4:	46bd      	mov	sp, r7
 80076a6:	bd80      	pop	{r7, pc}
 80076a8:	a0001000 	.word	0xa0001000
 80076ac:	40021000 	.word	0x40021000
 80076b0:	48001000 	.word	0x48001000

080076b4 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80076b4:	b580      	push	{r7, lr}
 80076b6:	b086      	sub	sp, #24
 80076b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80076ba:	1d3b      	adds	r3, r7, #4
 80076bc:	2200      	movs	r2, #0
 80076be:	601a      	str	r2, [r3, #0]
 80076c0:	605a      	str	r2, [r3, #4]
 80076c2:	609a      	str	r2, [r3, #8]
 80076c4:	60da      	str	r2, [r3, #12]
 80076c6:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80076c8:	2300      	movs	r3, #0
 80076ca:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80076cc:	4b25      	ldr	r3, [pc, #148]	; (8007764 <MX_RTC_Init+0xb0>)
 80076ce:	4a26      	ldr	r2, [pc, #152]	; (8007768 <MX_RTC_Init+0xb4>)
 80076d0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80076d2:	4b24      	ldr	r3, [pc, #144]	; (8007764 <MX_RTC_Init+0xb0>)
 80076d4:	2200      	movs	r2, #0
 80076d6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80076d8:	4b22      	ldr	r3, [pc, #136]	; (8007764 <MX_RTC_Init+0xb0>)
 80076da:	227f      	movs	r2, #127	; 0x7f
 80076dc:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80076de:	4b21      	ldr	r3, [pc, #132]	; (8007764 <MX_RTC_Init+0xb0>)
 80076e0:	22ff      	movs	r2, #255	; 0xff
 80076e2:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80076e4:	4b1f      	ldr	r3, [pc, #124]	; (8007764 <MX_RTC_Init+0xb0>)
 80076e6:	2200      	movs	r2, #0
 80076e8:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80076ea:	4b1e      	ldr	r3, [pc, #120]	; (8007764 <MX_RTC_Init+0xb0>)
 80076ec:	2200      	movs	r2, #0
 80076ee:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80076f0:	4b1c      	ldr	r3, [pc, #112]	; (8007764 <MX_RTC_Init+0xb0>)
 80076f2:	2200      	movs	r2, #0
 80076f4:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80076f6:	4b1b      	ldr	r3, [pc, #108]	; (8007764 <MX_RTC_Init+0xb0>)
 80076f8:	2200      	movs	r2, #0
 80076fa:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80076fc:	4819      	ldr	r0, [pc, #100]	; (8007764 <MX_RTC_Init+0xb0>)
 80076fe:	f005 fb05 	bl	800cd0c <HAL_RTC_Init>
 8007702:	4603      	mov	r3, r0
 8007704:	2b00      	cmp	r3, #0
 8007706:	d001      	beq.n	800770c <MX_RTC_Init+0x58>
  {
    Error_Handler();
 8007708:	f7ff ff46 	bl	8007598 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800770c:	2300      	movs	r3, #0
 800770e:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8007710:	2300      	movs	r3, #0
 8007712:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8007714:	2300      	movs	r3, #0
 8007716:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8007718:	2300      	movs	r3, #0
 800771a:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800771c:	2300      	movs	r3, #0
 800771e:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8007720:	1d3b      	adds	r3, r7, #4
 8007722:	2201      	movs	r2, #1
 8007724:	4619      	mov	r1, r3
 8007726:	480f      	ldr	r0, [pc, #60]	; (8007764 <MX_RTC_Init+0xb0>)
 8007728:	f005 fb6b 	bl	800ce02 <HAL_RTC_SetTime>
 800772c:	4603      	mov	r3, r0
 800772e:	2b00      	cmp	r3, #0
 8007730:	d001      	beq.n	8007736 <MX_RTC_Init+0x82>
  {
    Error_Handler();
 8007732:	f7ff ff31 	bl	8007598 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_SATURDAY;
 8007736:	2306      	movs	r3, #6
 8007738:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_MARCH;
 800773a:	2303      	movs	r3, #3
 800773c:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x19;
 800773e:	2319      	movs	r3, #25
 8007740:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x22;
 8007742:	2322      	movs	r3, #34	; 0x22
 8007744:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8007746:	463b      	mov	r3, r7
 8007748:	2201      	movs	r2, #1
 800774a:	4619      	mov	r1, r3
 800774c:	4805      	ldr	r0, [pc, #20]	; (8007764 <MX_RTC_Init+0xb0>)
 800774e:	f005 fc51 	bl	800cff4 <HAL_RTC_SetDate>
 8007752:	4603      	mov	r3, r0
 8007754:	2b00      	cmp	r3, #0
 8007756:	d001      	beq.n	800775c <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 8007758:	f7ff ff1e 	bl	8007598 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800775c:	bf00      	nop
 800775e:	3718      	adds	r7, #24
 8007760:	46bd      	mov	sp, r7
 8007762:	bd80      	pop	{r7, pc}
 8007764:	20000244 	.word	0x20000244
 8007768:	40002800 	.word	0x40002800

0800776c <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 800776c:	b580      	push	{r7, lr}
 800776e:	b0a4      	sub	sp, #144	; 0x90
 8007770:	af00      	add	r7, sp, #0
 8007772:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007774:	f107 0308 	add.w	r3, r7, #8
 8007778:	2288      	movs	r2, #136	; 0x88
 800777a:	2100      	movs	r1, #0
 800777c:	4618      	mov	r0, r3
 800777e:	f006 fd6d 	bl	800e25c <memset>
  if(rtcHandle->Instance==RTC)
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	4a10      	ldr	r2, [pc, #64]	; (80077c8 <HAL_RTC_MspInit+0x5c>)
 8007788:	4293      	cmp	r3, r2
 800778a:	d118      	bne.n	80077be <HAL_RTC_MspInit+0x52>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800778c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007790:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8007792:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007796:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800779a:	f107 0308 	add.w	r3, r7, #8
 800779e:	4618      	mov	r0, r3
 80077a0:	f003 ff9a 	bl	800b6d8 <HAL_RCCEx_PeriphCLKConfig>
 80077a4:	4603      	mov	r3, r0
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d001      	beq.n	80077ae <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 80077aa:	f7ff fef5 	bl	8007598 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80077ae:	4b07      	ldr	r3, [pc, #28]	; (80077cc <HAL_RTC_MspInit+0x60>)
 80077b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80077b4:	4a05      	ldr	r2, [pc, #20]	; (80077cc <HAL_RTC_MspInit+0x60>)
 80077b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80077ba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80077be:	bf00      	nop
 80077c0:	3790      	adds	r7, #144	; 0x90
 80077c2:	46bd      	mov	sp, r7
 80077c4:	bd80      	pop	{r7, pc}
 80077c6:	bf00      	nop
 80077c8:	40002800 	.word	0x40002800
 80077cc:	40021000 	.word	0x40021000

080077d0 <MX_SAI1_Init>:
SAI_HandleTypeDef hsai_BlockA1;
SAI_HandleTypeDef hsai_BlockB1;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 80077d0:	b580      	push	{r7, lr}
 80077d2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */

  hsai_BlockA1.Instance = SAI1_Block_A;
 80077d4:	4b4d      	ldr	r3, [pc, #308]	; (800790c <MX_SAI1_Init+0x13c>)
 80077d6:	4a4e      	ldr	r2, [pc, #312]	; (8007910 <MX_SAI1_Init+0x140>)
 80077d8:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 80077da:	4b4c      	ldr	r3, [pc, #304]	; (800790c <MX_SAI1_Init+0x13c>)
 80077dc:	2200      	movs	r2, #0
 80077de:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 80077e0:	4b4a      	ldr	r3, [pc, #296]	; (800790c <MX_SAI1_Init+0x13c>)
 80077e2:	2200      	movs	r2, #0
 80077e4:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 80077e6:	4b49      	ldr	r3, [pc, #292]	; (800790c <MX_SAI1_Init+0x13c>)
 80077e8:	2240      	movs	r2, #64	; 0x40
 80077ea:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 80077ec:	4b47      	ldr	r3, [pc, #284]	; (800790c <MX_SAI1_Init+0x13c>)
 80077ee:	2200      	movs	r2, #0
 80077f0:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 80077f2:	4b46      	ldr	r3, [pc, #280]	; (800790c <MX_SAI1_Init+0x13c>)
 80077f4:	2200      	movs	r2, #0
 80077f6:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 80077f8:	4b44      	ldr	r3, [pc, #272]	; (800790c <MX_SAI1_Init+0x13c>)
 80077fa:	2200      	movs	r2, #0
 80077fc:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80077fe:	4b43      	ldr	r3, [pc, #268]	; (800790c <MX_SAI1_Init+0x13c>)
 8007800:	2200      	movs	r2, #0
 8007802:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8007804:	4b41      	ldr	r3, [pc, #260]	; (800790c <MX_SAI1_Init+0x13c>)
 8007806:	2200      	movs	r2, #0
 8007808:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 800780a:	4b40      	ldr	r3, [pc, #256]	; (800790c <MX_SAI1_Init+0x13c>)
 800780c:	2200      	movs	r2, #0
 800780e:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8007810:	4b3e      	ldr	r3, [pc, #248]	; (800790c <MX_SAI1_Init+0x13c>)
 8007812:	4a40      	ldr	r2, [pc, #256]	; (8007914 <MX_SAI1_Init+0x144>)
 8007814:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8007816:	4b3d      	ldr	r3, [pc, #244]	; (800790c <MX_SAI1_Init+0x13c>)
 8007818:	2200      	movs	r2, #0
 800781a:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 800781c:	4b3b      	ldr	r3, [pc, #236]	; (800790c <MX_SAI1_Init+0x13c>)
 800781e:	2200      	movs	r2, #0
 8007820:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8007822:	4b3a      	ldr	r3, [pc, #232]	; (800790c <MX_SAI1_Init+0x13c>)
 8007824:	2200      	movs	r2, #0
 8007826:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8007828:	4b38      	ldr	r3, [pc, #224]	; (800790c <MX_SAI1_Init+0x13c>)
 800782a:	2200      	movs	r2, #0
 800782c:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA1.FrameInit.FrameLength = 8;
 800782e:	4b37      	ldr	r3, [pc, #220]	; (800790c <MX_SAI1_Init+0x13c>)
 8007830:	2208      	movs	r2, #8
 8007832:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8007834:	4b35      	ldr	r3, [pc, #212]	; (800790c <MX_SAI1_Init+0x13c>)
 8007836:	2201      	movs	r2, #1
 8007838:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 800783a:	4b34      	ldr	r3, [pc, #208]	; (800790c <MX_SAI1_Init+0x13c>)
 800783c:	2200      	movs	r2, #0
 800783e:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8007840:	4b32      	ldr	r3, [pc, #200]	; (800790c <MX_SAI1_Init+0x13c>)
 8007842:	2200      	movs	r2, #0
 8007844:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8007846:	4b31      	ldr	r3, [pc, #196]	; (800790c <MX_SAI1_Init+0x13c>)
 8007848:	2200      	movs	r2, #0
 800784a:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 800784c:	4b2f      	ldr	r3, [pc, #188]	; (800790c <MX_SAI1_Init+0x13c>)
 800784e:	2200      	movs	r2, #0
 8007850:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8007852:	4b2e      	ldr	r3, [pc, #184]	; (800790c <MX_SAI1_Init+0x13c>)
 8007854:	2200      	movs	r2, #0
 8007856:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 8007858:	4b2c      	ldr	r3, [pc, #176]	; (800790c <MX_SAI1_Init+0x13c>)
 800785a:	2201      	movs	r2, #1
 800785c:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 800785e:	4b2b      	ldr	r3, [pc, #172]	; (800790c <MX_SAI1_Init+0x13c>)
 8007860:	2200      	movs	r2, #0
 8007862:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 8007864:	4829      	ldr	r0, [pc, #164]	; (800790c <MX_SAI1_Init+0x13c>)
 8007866:	f005 fd6b 	bl	800d340 <HAL_SAI_Init>
 800786a:	4603      	mov	r3, r0
 800786c:	2b00      	cmp	r3, #0
 800786e:	d001      	beq.n	8007874 <MX_SAI1_Init+0xa4>
  {
    Error_Handler();
 8007870:	f7ff fe92 	bl	8007598 <Error_Handler>
  }

  hsai_BlockB1.Instance = SAI1_Block_B;
 8007874:	4b28      	ldr	r3, [pc, #160]	; (8007918 <MX_SAI1_Init+0x148>)
 8007876:	4a29      	ldr	r2, [pc, #164]	; (800791c <MX_SAI1_Init+0x14c>)
 8007878:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 800787a:	4b27      	ldr	r3, [pc, #156]	; (8007918 <MX_SAI1_Init+0x148>)
 800787c:	2200      	movs	r2, #0
 800787e:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 8007880:	4b25      	ldr	r3, [pc, #148]	; (8007918 <MX_SAI1_Init+0x148>)
 8007882:	2203      	movs	r2, #3
 8007884:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_8;
 8007886:	4b24      	ldr	r3, [pc, #144]	; (8007918 <MX_SAI1_Init+0x148>)
 8007888:	2240      	movs	r2, #64	; 0x40
 800788a:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 800788c:	4b22      	ldr	r3, [pc, #136]	; (8007918 <MX_SAI1_Init+0x148>)
 800788e:	2200      	movs	r2, #0
 8007890:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8007892:	4b21      	ldr	r3, [pc, #132]	; (8007918 <MX_SAI1_Init+0x148>)
 8007894:	2200      	movs	r2, #0
 8007896:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 8007898:	4b1f      	ldr	r3, [pc, #124]	; (8007918 <MX_SAI1_Init+0x148>)
 800789a:	2201      	movs	r2, #1
 800789c:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800789e:	4b1e      	ldr	r3, [pc, #120]	; (8007918 <MX_SAI1_Init+0x148>)
 80078a0:	2200      	movs	r2, #0
 80078a2:	611a      	str	r2, [r3, #16]
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 80078a4:	4b1c      	ldr	r3, [pc, #112]	; (8007918 <MX_SAI1_Init+0x148>)
 80078a6:	2200      	movs	r2, #0
 80078a8:	619a      	str	r2, [r3, #24]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 80078aa:	4b1b      	ldr	r3, [pc, #108]	; (8007918 <MX_SAI1_Init+0x148>)
 80078ac:	2200      	movs	r2, #0
 80078ae:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 80078b0:	4b19      	ldr	r3, [pc, #100]	; (8007918 <MX_SAI1_Init+0x148>)
 80078b2:	2200      	movs	r2, #0
 80078b4:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 80078b6:	4b18      	ldr	r3, [pc, #96]	; (8007918 <MX_SAI1_Init+0x148>)
 80078b8:	2200      	movs	r2, #0
 80078ba:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 80078bc:	4b16      	ldr	r3, [pc, #88]	; (8007918 <MX_SAI1_Init+0x148>)
 80078be:	2200      	movs	r2, #0
 80078c0:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockB1.FrameInit.FrameLength = 8;
 80078c2:	4b15      	ldr	r3, [pc, #84]	; (8007918 <MX_SAI1_Init+0x148>)
 80078c4:	2208      	movs	r2, #8
 80078c6:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 80078c8:	4b13      	ldr	r3, [pc, #76]	; (8007918 <MX_SAI1_Init+0x148>)
 80078ca:	2201      	movs	r2, #1
 80078cc:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 80078ce:	4b12      	ldr	r3, [pc, #72]	; (8007918 <MX_SAI1_Init+0x148>)
 80078d0:	2200      	movs	r2, #0
 80078d2:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80078d4:	4b10      	ldr	r3, [pc, #64]	; (8007918 <MX_SAI1_Init+0x148>)
 80078d6:	2200      	movs	r2, #0
 80078d8:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 80078da:	4b0f      	ldr	r3, [pc, #60]	; (8007918 <MX_SAI1_Init+0x148>)
 80078dc:	2200      	movs	r2, #0
 80078de:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 80078e0:	4b0d      	ldr	r3, [pc, #52]	; (8007918 <MX_SAI1_Init+0x148>)
 80078e2:	2200      	movs	r2, #0
 80078e4:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80078e6:	4b0c      	ldr	r3, [pc, #48]	; (8007918 <MX_SAI1_Init+0x148>)
 80078e8:	2200      	movs	r2, #0
 80078ea:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockB1.SlotInit.SlotNumber = 1;
 80078ec:	4b0a      	ldr	r3, [pc, #40]	; (8007918 <MX_SAI1_Init+0x148>)
 80078ee:	2201      	movs	r2, #1
 80078f0:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockB1.SlotInit.SlotActive = 0x00000000;
 80078f2:	4b09      	ldr	r3, [pc, #36]	; (8007918 <MX_SAI1_Init+0x148>)
 80078f4:	2200      	movs	r2, #0
 80078f6:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 80078f8:	4807      	ldr	r0, [pc, #28]	; (8007918 <MX_SAI1_Init+0x148>)
 80078fa:	f005 fd21 	bl	800d340 <HAL_SAI_Init>
 80078fe:	4603      	mov	r3, r0
 8007900:	2b00      	cmp	r3, #0
 8007902:	d001      	beq.n	8007908 <MX_SAI1_Init+0x138>
  {
    Error_Handler();
 8007904:	f7ff fe48 	bl	8007598 <Error_Handler>

  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8007908:	bf00      	nop
 800790a:	bd80      	pop	{r7, pc}
 800790c:	20000268 	.word	0x20000268
 8007910:	40015404 	.word	0x40015404
 8007914:	0002ee00 	.word	0x0002ee00
 8007918:	200002ec 	.word	0x200002ec
 800791c:	40015424 	.word	0x40015424

08007920 <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 8007920:	b580      	push	{r7, lr}
 8007922:	b08a      	sub	sp, #40	; 0x28
 8007924:	af00      	add	r7, sp, #0
 8007926:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(saiHandle->Instance==SAI1_Block_A)
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	4a33      	ldr	r2, [pc, #204]	; (80079fc <HAL_SAI_MspInit+0xdc>)
 800792e:	4293      	cmp	r3, r2
 8007930:	d135      	bne.n	800799e <HAL_SAI_MspInit+0x7e>
    {
    /* SAI1 clock enable */
    if (SAI1_client == 0)
 8007932:	4b33      	ldr	r3, [pc, #204]	; (8007a00 <HAL_SAI_MspInit+0xe0>)
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	2b00      	cmp	r3, #0
 8007938:	d10b      	bne.n	8007952 <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 800793a:	4b32      	ldr	r3, [pc, #200]	; (8007a04 <HAL_SAI_MspInit+0xe4>)
 800793c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800793e:	4a31      	ldr	r2, [pc, #196]	; (8007a04 <HAL_SAI_MspInit+0xe4>)
 8007940:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007944:	6613      	str	r3, [r2, #96]	; 0x60
 8007946:	4b2f      	ldr	r3, [pc, #188]	; (8007a04 <HAL_SAI_MspInit+0xe4>)
 8007948:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800794a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800794e:	613b      	str	r3, [r7, #16]
 8007950:	693b      	ldr	r3, [r7, #16]
    }
    SAI1_client ++;
 8007952:	4b2b      	ldr	r3, [pc, #172]	; (8007a00 <HAL_SAI_MspInit+0xe0>)
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	3301      	adds	r3, #1
 8007958:	4a29      	ldr	r2, [pc, #164]	; (8007a00 <HAL_SAI_MspInit+0xe0>)
 800795a:	6013      	str	r3, [r2, #0]
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    PE9     ------> SAI1_FS_B
    */
    GPIO_InitStruct.Pin = SAI1_MCK_Pin|SAI1_FS_Pin|SAI1_SCK_Pin|SAI1_SD_Pin;
 800795c:	2374      	movs	r3, #116	; 0x74
 800795e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007960:	2302      	movs	r3, #2
 8007962:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007964:	2300      	movs	r3, #0
 8007966:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007968:	2303      	movs	r3, #3
 800796a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 800796c:	230d      	movs	r3, #13
 800796e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007970:	f107 0314 	add.w	r3, r7, #20
 8007974:	4619      	mov	r1, r3
 8007976:	4824      	ldr	r0, [pc, #144]	; (8007a08 <HAL_SAI_MspInit+0xe8>)
 8007978:	f001 fd64 	bl	8009444 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AUDIO_CLK_Pin;
 800797c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007980:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007982:	2302      	movs	r3, #2
 8007984:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007986:	2300      	movs	r3, #0
 8007988:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800798a:	2300      	movs	r3, #0
 800798c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 800798e:	230d      	movs	r3, #13
 8007990:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(AUDIO_CLK_GPIO_Port, &GPIO_InitStruct);
 8007992:	f107 0314 	add.w	r3, r7, #20
 8007996:	4619      	mov	r1, r3
 8007998:	481b      	ldr	r0, [pc, #108]	; (8007a08 <HAL_SAI_MspInit+0xe8>)
 800799a:	f001 fd53 	bl	8009444 <HAL_GPIO_Init>

    }
    if(saiHandle->Instance==SAI1_Block_B)
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	4a1a      	ldr	r2, [pc, #104]	; (8007a0c <HAL_SAI_MspInit+0xec>)
 80079a4:	4293      	cmp	r3, r2
 80079a6:	d124      	bne.n	80079f2 <HAL_SAI_MspInit+0xd2>
    {
      /* SAI1 clock enable */
      if (SAI1_client == 0)
 80079a8:	4b15      	ldr	r3, [pc, #84]	; (8007a00 <HAL_SAI_MspInit+0xe0>)
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d10b      	bne.n	80079c8 <HAL_SAI_MspInit+0xa8>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 80079b0:	4b14      	ldr	r3, [pc, #80]	; (8007a04 <HAL_SAI_MspInit+0xe4>)
 80079b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80079b4:	4a13      	ldr	r2, [pc, #76]	; (8007a04 <HAL_SAI_MspInit+0xe4>)
 80079b6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80079ba:	6613      	str	r3, [r2, #96]	; 0x60
 80079bc:	4b11      	ldr	r3, [pc, #68]	; (8007a04 <HAL_SAI_MspInit+0xe4>)
 80079be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80079c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80079c4:	60fb      	str	r3, [r7, #12]
 80079c6:	68fb      	ldr	r3, [r7, #12]
      }
    SAI1_client ++;
 80079c8:	4b0d      	ldr	r3, [pc, #52]	; (8007a00 <HAL_SAI_MspInit+0xe0>)
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	3301      	adds	r3, #1
 80079ce:	4a0c      	ldr	r2, [pc, #48]	; (8007a00 <HAL_SAI_MspInit+0xe0>)
 80079d0:	6013      	str	r3, [r2, #0]

    /**SAI1_B_Block_B GPIO Configuration
    PE7     ------> SAI1_SD_B
    */
    GPIO_InitStruct.Pin = AUDIO_DIN_Pin;
 80079d2:	2380      	movs	r3, #128	; 0x80
 80079d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80079d6:	2302      	movs	r3, #2
 80079d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80079da:	2300      	movs	r3, #0
 80079dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80079de:	2303      	movs	r3, #3
 80079e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80079e2:	230d      	movs	r3, #13
 80079e4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(AUDIO_DIN_GPIO_Port, &GPIO_InitStruct);
 80079e6:	f107 0314 	add.w	r3, r7, #20
 80079ea:	4619      	mov	r1, r3
 80079ec:	4806      	ldr	r0, [pc, #24]	; (8007a08 <HAL_SAI_MspInit+0xe8>)
 80079ee:	f001 fd29 	bl	8009444 <HAL_GPIO_Init>

    }
}
 80079f2:	bf00      	nop
 80079f4:	3728      	adds	r7, #40	; 0x28
 80079f6:	46bd      	mov	sp, r7
 80079f8:	bd80      	pop	{r7, pc}
 80079fa:	bf00      	nop
 80079fc:	40015404 	.word	0x40015404
 8007a00:	20000370 	.word	0x20000370
 8007a04:	40021000 	.word	0x40021000
 8007a08:	48001000 	.word	0x48001000
 8007a0c:	40015424 	.word	0x40015424

08007a10 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8007a10:	b580      	push	{r7, lr}
 8007a12:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8007a14:	4b1b      	ldr	r3, [pc, #108]	; (8007a84 <MX_SPI2_Init+0x74>)
 8007a16:	4a1c      	ldr	r2, [pc, #112]	; (8007a88 <MX_SPI2_Init+0x78>)
 8007a18:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8007a1a:	4b1a      	ldr	r3, [pc, #104]	; (8007a84 <MX_SPI2_Init+0x74>)
 8007a1c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8007a20:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8007a22:	4b18      	ldr	r3, [pc, #96]	; (8007a84 <MX_SPI2_Init+0x74>)
 8007a24:	2200      	movs	r2, #0
 8007a26:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8007a28:	4b16      	ldr	r3, [pc, #88]	; (8007a84 <MX_SPI2_Init+0x74>)
 8007a2a:	f44f 7240 	mov.w	r2, #768	; 0x300
 8007a2e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8007a30:	4b14      	ldr	r3, [pc, #80]	; (8007a84 <MX_SPI2_Init+0x74>)
 8007a32:	2200      	movs	r2, #0
 8007a34:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8007a36:	4b13      	ldr	r3, [pc, #76]	; (8007a84 <MX_SPI2_Init+0x74>)
 8007a38:	2200      	movs	r2, #0
 8007a3a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8007a3c:	4b11      	ldr	r3, [pc, #68]	; (8007a84 <MX_SPI2_Init+0x74>)
 8007a3e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007a42:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007a44:	4b0f      	ldr	r3, [pc, #60]	; (8007a84 <MX_SPI2_Init+0x74>)
 8007a46:	2200      	movs	r2, #0
 8007a48:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8007a4a:	4b0e      	ldr	r3, [pc, #56]	; (8007a84 <MX_SPI2_Init+0x74>)
 8007a4c:	2200      	movs	r2, #0
 8007a4e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8007a50:	4b0c      	ldr	r3, [pc, #48]	; (8007a84 <MX_SPI2_Init+0x74>)
 8007a52:	2200      	movs	r2, #0
 8007a54:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007a56:	4b0b      	ldr	r3, [pc, #44]	; (8007a84 <MX_SPI2_Init+0x74>)
 8007a58:	2200      	movs	r2, #0
 8007a5a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8007a5c:	4b09      	ldr	r3, [pc, #36]	; (8007a84 <MX_SPI2_Init+0x74>)
 8007a5e:	2207      	movs	r2, #7
 8007a60:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8007a62:	4b08      	ldr	r3, [pc, #32]	; (8007a84 <MX_SPI2_Init+0x74>)
 8007a64:	2200      	movs	r2, #0
 8007a66:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8007a68:	4b06      	ldr	r3, [pc, #24]	; (8007a84 <MX_SPI2_Init+0x74>)
 8007a6a:	2208      	movs	r2, #8
 8007a6c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8007a6e:	4805      	ldr	r0, [pc, #20]	; (8007a84 <MX_SPI2_Init+0x74>)
 8007a70:	f005 fe12 	bl	800d698 <HAL_SPI_Init>
 8007a74:	4603      	mov	r3, r0
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d001      	beq.n	8007a7e <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8007a7a:	f7ff fd8d 	bl	8007598 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8007a7e:	bf00      	nop
 8007a80:	bd80      	pop	{r7, pc}
 8007a82:	bf00      	nop
 8007a84:	20000374 	.word	0x20000374
 8007a88:	40003800 	.word	0x40003800

08007a8c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8007a8c:	b580      	push	{r7, lr}
 8007a8e:	b08a      	sub	sp, #40	; 0x28
 8007a90:	af00      	add	r7, sp, #0
 8007a92:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007a94:	f107 0314 	add.w	r3, r7, #20
 8007a98:	2200      	movs	r2, #0
 8007a9a:	601a      	str	r2, [r3, #0]
 8007a9c:	605a      	str	r2, [r3, #4]
 8007a9e:	609a      	str	r2, [r3, #8]
 8007aa0:	60da      	str	r2, [r3, #12]
 8007aa2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	4a17      	ldr	r2, [pc, #92]	; (8007b08 <HAL_SPI_MspInit+0x7c>)
 8007aaa:	4293      	cmp	r3, r2
 8007aac:	d127      	bne.n	8007afe <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8007aae:	4b17      	ldr	r3, [pc, #92]	; (8007b0c <HAL_SPI_MspInit+0x80>)
 8007ab0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ab2:	4a16      	ldr	r2, [pc, #88]	; (8007b0c <HAL_SPI_MspInit+0x80>)
 8007ab4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007ab8:	6593      	str	r3, [r2, #88]	; 0x58
 8007aba:	4b14      	ldr	r3, [pc, #80]	; (8007b0c <HAL_SPI_MspInit+0x80>)
 8007abc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007abe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007ac2:	613b      	str	r3, [r7, #16]
 8007ac4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8007ac6:	4b11      	ldr	r3, [pc, #68]	; (8007b0c <HAL_SPI_MspInit+0x80>)
 8007ac8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007aca:	4a10      	ldr	r2, [pc, #64]	; (8007b0c <HAL_SPI_MspInit+0x80>)
 8007acc:	f043 0308 	orr.w	r3, r3, #8
 8007ad0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007ad2:	4b0e      	ldr	r3, [pc, #56]	; (8007b0c <HAL_SPI_MspInit+0x80>)
 8007ad4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ad6:	f003 0308 	and.w	r3, r3, #8
 8007ada:	60fb      	str	r3, [r7, #12]
 8007adc:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PD1     ------> SPI2_SCK
    PD3     ------> SPI2_MISO
    PD4     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = MEMS_SCK_Pin|MEMS_MISO_Pin|MEMS_MOSI_Pin;
 8007ade:	231a      	movs	r3, #26
 8007ae0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007ae2:	2302      	movs	r3, #2
 8007ae4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007ae6:	2300      	movs	r3, #0
 8007ae8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007aea:	2303      	movs	r3, #3
 8007aec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8007aee:	2305      	movs	r3, #5
 8007af0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007af2:	f107 0314 	add.w	r3, r7, #20
 8007af6:	4619      	mov	r1, r3
 8007af8:	4805      	ldr	r0, [pc, #20]	; (8007b10 <HAL_SPI_MspInit+0x84>)
 8007afa:	f001 fca3 	bl	8009444 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8007afe:	bf00      	nop
 8007b00:	3728      	adds	r7, #40	; 0x28
 8007b02:	46bd      	mov	sp, r7
 8007b04:	bd80      	pop	{r7, pc}
 8007b06:	bf00      	nop
 8007b08:	40003800 	.word	0x40003800
 8007b0c:	40021000 	.word	0x40021000
 8007b10:	48000c00 	.word	0x48000c00

08007b14 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 8007b14:	b580      	push	{r7, lr}
 8007b16:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 8007b18:	4b19      	ldr	r3, [pc, #100]	; (8007b80 <BSP_LCD_GLASS_Init+0x6c>)
 8007b1a:	4a1a      	ldr	r2, [pc, #104]	; (8007b84 <BSP_LCD_GLASS_Init+0x70>)
 8007b1c:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 8007b1e:	4b18      	ldr	r3, [pc, #96]	; (8007b80 <BSP_LCD_GLASS_Init+0x6c>)
 8007b20:	2200      	movs	r2, #0
 8007b22:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 8007b24:	4b16      	ldr	r3, [pc, #88]	; (8007b80 <BSP_LCD_GLASS_Init+0x6c>)
 8007b26:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8007b2a:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 8007b2c:	4b14      	ldr	r3, [pc, #80]	; (8007b80 <BSP_LCD_GLASS_Init+0x6c>)
 8007b2e:	220c      	movs	r2, #12
 8007b30:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 8007b32:	4b13      	ldr	r3, [pc, #76]	; (8007b80 <BSP_LCD_GLASS_Init+0x6c>)
 8007b34:	2240      	movs	r2, #64	; 0x40
 8007b36:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 8007b38:	4b11      	ldr	r3, [pc, #68]	; (8007b80 <BSP_LCD_GLASS_Init+0x6c>)
 8007b3a:	2200      	movs	r2, #0
 8007b3c:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 8007b3e:	4b10      	ldr	r3, [pc, #64]	; (8007b80 <BSP_LCD_GLASS_Init+0x6c>)
 8007b40:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8007b44:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 8007b46:	4b0e      	ldr	r3, [pc, #56]	; (8007b80 <BSP_LCD_GLASS_Init+0x6c>)
 8007b48:	2200      	movs	r2, #0
 8007b4a:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 8007b4c:	4b0c      	ldr	r3, [pc, #48]	; (8007b80 <BSP_LCD_GLASS_Init+0x6c>)
 8007b4e:	2240      	movs	r2, #64	; 0x40
 8007b50:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 8007b52:	4b0b      	ldr	r3, [pc, #44]	; (8007b80 <BSP_LCD_GLASS_Init+0x6c>)
 8007b54:	2200      	movs	r2, #0
 8007b56:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 8007b58:	4b09      	ldr	r3, [pc, #36]	; (8007b80 <BSP_LCD_GLASS_Init+0x6c>)
 8007b5a:	2200      	movs	r2, #0
 8007b5c:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 8007b5e:	4b08      	ldr	r3, [pc, #32]	; (8007b80 <BSP_LCD_GLASS_Init+0x6c>)
 8007b60:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8007b64:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 8007b66:	4b06      	ldr	r3, [pc, #24]	; (8007b80 <BSP_LCD_GLASS_Init+0x6c>)
 8007b68:	2200      	movs	r2, #0
 8007b6a:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 8007b6c:	4804      	ldr	r0, [pc, #16]	; (8007b80 <BSP_LCD_GLASS_Init+0x6c>)
 8007b6e:	f000 f839 	bl	8007be4 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 8007b72:	4803      	ldr	r0, [pc, #12]	; (8007b80 <BSP_LCD_GLASS_Init+0x6c>)
 8007b74:	f002 f8a2 	bl	8009cbc <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 8007b78:	f000 f82a 	bl	8007bd0 <BSP_LCD_GLASS_Clear>
}
 8007b7c:	bf00      	nop
 8007b7e:	bd80      	pop	{r7, pc}
 8007b80:	200003d8 	.word	0x200003d8
 8007b84:	40002400 	.word	0x40002400

08007b88 <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t *ptr)
{
 8007b88:	b580      	push	{r7, lr}
 8007b8a:	b084      	sub	sp, #16
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 8007b90:	2300      	movs	r3, #0
 8007b92:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 8007b94:	e00b      	b.n	8007bae <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 8007b96:	7bfb      	ldrb	r3, [r7, #15]
 8007b98:	2200      	movs	r2, #0
 8007b9a:	2100      	movs	r1, #0
 8007b9c:	6878      	ldr	r0, [r7, #4]
 8007b9e:	f000 fa41 	bl	8008024 <WriteChar>

    /* Point on the next character */
    ptr++;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	3301      	adds	r3, #1
 8007ba6:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 8007ba8:	7bfb      	ldrb	r3, [r7, #15]
 8007baa:	3301      	adds	r3, #1
 8007bac:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	781b      	ldrb	r3, [r3, #0]
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d002      	beq.n	8007bbc <BSP_LCD_GLASS_DisplayString+0x34>
 8007bb6:	7bfb      	ldrb	r3, [r7, #15]
 8007bb8:	2b05      	cmp	r3, #5
 8007bba:	d9ec      	bls.n	8007b96 <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8007bbc:	4803      	ldr	r0, [pc, #12]	; (8007bcc <BSP_LCD_GLASS_DisplayString+0x44>)
 8007bbe:	f002 f9ee 	bl	8009f9e <HAL_LCD_UpdateDisplayRequest>
}
 8007bc2:	bf00      	nop
 8007bc4:	3710      	adds	r7, #16
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	bd80      	pop	{r7, pc}
 8007bca:	bf00      	nop
 8007bcc:	200003d8 	.word	0x200003d8

08007bd0 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 8007bd0:	b580      	push	{r7, lr}
 8007bd2:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle);
 8007bd4:	4802      	ldr	r0, [pc, #8]	; (8007be0 <BSP_LCD_GLASS_Clear+0x10>)
 8007bd6:	f002 f98c 	bl	8009ef2 <HAL_LCD_Clear>
}
 8007bda:	bf00      	nop
 8007bdc:	bd80      	pop	{r7, pc}
 8007bde:	bf00      	nop
 8007be0:	200003d8 	.word	0x200003d8

08007be4 <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 8007be4:	b580      	push	{r7, lr}
 8007be6:	b0c0      	sub	sp, #256	; 0x100
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8007bec:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8007bf0:	2200      	movs	r2, #0
 8007bf2:	601a      	str	r2, [r3, #0]
 8007bf4:	605a      	str	r2, [r3, #4]
 8007bf6:	609a      	str	r2, [r3, #8]
 8007bf8:	60da      	str	r2, [r3, #12]
 8007bfa:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 8007bfc:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8007c00:	2244      	movs	r2, #68	; 0x44
 8007c02:	2100      	movs	r1, #0
 8007c04:	4618      	mov	r0, r3
 8007c06:	f006 fb29 	bl	800e25c <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 8007c0a:	f107 0320 	add.w	r3, r7, #32
 8007c0e:	2288      	movs	r2, #136	; 0x88
 8007c10:	2100      	movs	r1, #0
 8007c12:	4618      	mov	r0, r3
 8007c14:	f006 fb22 	bl	800e25c <memset>

  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 8007c18:	4b51      	ldr	r3, [pc, #324]	; (8007d60 <LCD_MspInit+0x17c>)
 8007c1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c1c:	4a50      	ldr	r2, [pc, #320]	; (8007d60 <LCD_MspInit+0x17c>)
 8007c1e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007c22:	6593      	str	r3, [r2, #88]	; 0x58
 8007c24:	4b4e      	ldr	r3, [pc, #312]	; (8007d60 <LCD_MspInit+0x17c>)
 8007c26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007c2c:	61fb      	str	r3, [r7, #28]
 8007c2e:	69fb      	ldr	r3, [r7, #28]

  /*##-2- Configure LSE as RTC clock source ###################################*/
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 8007c30:	2304      	movs	r3, #4
 8007c32:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 8007c36:	2300      	movs	r3, #0
 8007c38:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 8007c3c:	2301      	movs	r3, #1
 8007c3e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 8007c42:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8007c46:	4618      	mov	r0, r3
 8007c48:	f002 ff58 	bl	800aafc <HAL_RCC_OscConfig>
 8007c4c:	4603      	mov	r3, r0
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d000      	beq.n	8007c54 <LCD_MspInit+0x70>
  {
    while (1);
 8007c52:	e7fe      	b.n	8007c52 <LCD_MspInit+0x6e>
  }

  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8007c54:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007c58:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8007c5a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007c5e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 8007c62:	f107 0320 	add.w	r3, r7, #32
 8007c66:	4618      	mov	r0, r3
 8007c68:	f003 fd36 	bl	800b6d8 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8007c6c:	4b3c      	ldr	r3, [pc, #240]	; (8007d60 <LCD_MspInit+0x17c>)
 8007c6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007c70:	4a3b      	ldr	r2, [pc, #236]	; (8007d60 <LCD_MspInit+0x17c>)
 8007c72:	f043 0301 	orr.w	r3, r3, #1
 8007c76:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007c78:	4b39      	ldr	r3, [pc, #228]	; (8007d60 <LCD_MspInit+0x17c>)
 8007c7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007c7c:	f003 0301 	and.w	r3, r3, #1
 8007c80:	61bb      	str	r3, [r7, #24]
 8007c82:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8007c84:	4b36      	ldr	r3, [pc, #216]	; (8007d60 <LCD_MspInit+0x17c>)
 8007c86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007c88:	4a35      	ldr	r2, [pc, #212]	; (8007d60 <LCD_MspInit+0x17c>)
 8007c8a:	f043 0302 	orr.w	r3, r3, #2
 8007c8e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007c90:	4b33      	ldr	r3, [pc, #204]	; (8007d60 <LCD_MspInit+0x17c>)
 8007c92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007c94:	f003 0302 	and.w	r3, r3, #2
 8007c98:	617b      	str	r3, [r7, #20]
 8007c9a:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8007c9c:	4b30      	ldr	r3, [pc, #192]	; (8007d60 <LCD_MspInit+0x17c>)
 8007c9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ca0:	4a2f      	ldr	r2, [pc, #188]	; (8007d60 <LCD_MspInit+0x17c>)
 8007ca2:	f043 0304 	orr.w	r3, r3, #4
 8007ca6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007ca8:	4b2d      	ldr	r3, [pc, #180]	; (8007d60 <LCD_MspInit+0x17c>)
 8007caa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007cac:	f003 0304 	and.w	r3, r3, #4
 8007cb0:	613b      	str	r3, [r7, #16]
 8007cb2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8007cb4:	4b2a      	ldr	r3, [pc, #168]	; (8007d60 <LCD_MspInit+0x17c>)
 8007cb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007cb8:	4a29      	ldr	r2, [pc, #164]	; (8007d60 <LCD_MspInit+0x17c>)
 8007cba:	f043 0308 	orr.w	r3, r3, #8
 8007cbe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007cc0:	4b27      	ldr	r3, [pc, #156]	; (8007d60 <LCD_MspInit+0x17c>)
 8007cc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007cc4:	f003 0308 	and.w	r3, r3, #8
 8007cc8:	60fb      	str	r3, [r7, #12]
 8007cca:	68fb      	ldr	r3, [r7, #12]


  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 8007ccc:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8007cd0:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 8007cd4:	2302      	movs	r3, #2
 8007cd6:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 8007cda:	2300      	movs	r3, #0
 8007cdc:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 8007ce0:	2303      	movs	r3, #3
 8007ce2:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 8007ce6:	230b      	movs	r3, #11
 8007ce8:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 8007cec:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8007cf0:	4619      	mov	r1, r3
 8007cf2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007cf6:	f001 fba5 	bl	8009444 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 8007cfa:	f24f 2333 	movw	r3, #62003	; 0xf233
 8007cfe:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 8007d02:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8007d06:	4619      	mov	r1, r3
 8007d08:	4816      	ldr	r0, [pc, #88]	; (8007d64 <LCD_MspInit+0x180>)
 8007d0a:	f001 fb9b 	bl	8009444 <HAL_GPIO_Init>

  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 8007d0e:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8007d12:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 8007d16:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8007d1a:	4619      	mov	r1, r3
 8007d1c:	4812      	ldr	r0, [pc, #72]	; (8007d68 <LCD_MspInit+0x184>)
 8007d1e:	f001 fb91 	bl	8009444 <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 8007d22:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8007d26:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 8007d2a:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8007d2e:	4619      	mov	r1, r3
 8007d30:	480e      	ldr	r0, [pc, #56]	; (8007d6c <LCD_MspInit+0x188>)
 8007d32:	f001 fb87 	bl	8009444 <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 8007d36:	2002      	movs	r0, #2
 8007d38:	f001 fa3c 	bl	80091b4 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 8007d3c:	4b08      	ldr	r3, [pc, #32]	; (8007d60 <LCD_MspInit+0x17c>)
 8007d3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d40:	4a07      	ldr	r2, [pc, #28]	; (8007d60 <LCD_MspInit+0x17c>)
 8007d42:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007d46:	6593      	str	r3, [r2, #88]	; 0x58
 8007d48:	4b05      	ldr	r3, [pc, #20]	; (8007d60 <LCD_MspInit+0x17c>)
 8007d4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d4c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007d50:	60bb      	str	r3, [r7, #8]
 8007d52:	68bb      	ldr	r3, [r7, #8]
}
 8007d54:	bf00      	nop
 8007d56:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8007d5a:	46bd      	mov	sp, r7
 8007d5c:	bd80      	pop	{r7, pc}
 8007d5e:	bf00      	nop
 8007d60:	40021000 	.word	0x40021000
 8007d64:	48000400 	.word	0x48000400
 8007d68:	48000800 	.word	0x48000800
 8007d6c:	48000c00 	.word	0x48000c00

08007d70 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t *Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 8007d70:	b480      	push	{r7}
 8007d72:	b085      	sub	sp, #20
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	6078      	str	r0, [r7, #4]
 8007d78:	460b      	mov	r3, r1
 8007d7a:	70fb      	strb	r3, [r7, #3]
 8007d7c:	4613      	mov	r3, r2
 8007d7e:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 8007d80:	2300      	movs	r3, #0
 8007d82:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 8007d84:	2300      	movs	r3, #0
 8007d86:	737b      	strb	r3, [r7, #13]
 8007d88:	2300      	movs	r3, #0
 8007d8a:	733b      	strb	r3, [r7, #12]

  switch (*Char)
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	781b      	ldrb	r3, [r3, #0]
 8007d90:	2bff      	cmp	r3, #255	; 0xff
 8007d92:	f000 80e8 	beq.w	8007f66 <Convert+0x1f6>
 8007d96:	2bff      	cmp	r3, #255	; 0xff
 8007d98:	f300 80f1 	bgt.w	8007f7e <Convert+0x20e>
 8007d9c:	2bb5      	cmp	r3, #181	; 0xb5
 8007d9e:	f000 80cb 	beq.w	8007f38 <Convert+0x1c8>
 8007da2:	2bb5      	cmp	r3, #181	; 0xb5
 8007da4:	f300 80eb 	bgt.w	8007f7e <Convert+0x20e>
 8007da8:	2b6e      	cmp	r3, #110	; 0x6e
 8007daa:	f300 80a9 	bgt.w	8007f00 <Convert+0x190>
 8007dae:	2b20      	cmp	r3, #32
 8007db0:	f2c0 80e5 	blt.w	8007f7e <Convert+0x20e>
 8007db4:	3b20      	subs	r3, #32
 8007db6:	2b4e      	cmp	r3, #78	; 0x4e
 8007db8:	f200 80e1 	bhi.w	8007f7e <Convert+0x20e>
 8007dbc:	a201      	add	r2, pc, #4	; (adr r2, 8007dc4 <Convert+0x54>)
 8007dbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dc2:	bf00      	nop
 8007dc4:	08007f07 	.word	0x08007f07
 8007dc8:	08007f7f 	.word	0x08007f7f
 8007dcc:	08007f7f 	.word	0x08007f7f
 8007dd0:	08007f7f 	.word	0x08007f7f
 8007dd4:	08007f7f 	.word	0x08007f7f
 8007dd8:	08007f5f 	.word	0x08007f5f
 8007ddc:	08007f7f 	.word	0x08007f7f
 8007de0:	08007f7f 	.word	0x08007f7f
 8007de4:	08007f15 	.word	0x08007f15
 8007de8:	08007f1b 	.word	0x08007f1b
 8007dec:	08007f0d 	.word	0x08007f0d
 8007df0:	08007f49 	.word	0x08007f49
 8007df4:	08007f7f 	.word	0x08007f7f
 8007df8:	08007f41 	.word	0x08007f41
 8007dfc:	08007f7f 	.word	0x08007f7f
 8007e00:	08007f51 	.word	0x08007f51
 8007e04:	08007f6f 	.word	0x08007f6f
 8007e08:	08007f6f 	.word	0x08007f6f
 8007e0c:	08007f6f 	.word	0x08007f6f
 8007e10:	08007f6f 	.word	0x08007f6f
 8007e14:	08007f6f 	.word	0x08007f6f
 8007e18:	08007f6f 	.word	0x08007f6f
 8007e1c:	08007f6f 	.word	0x08007f6f
 8007e20:	08007f6f 	.word	0x08007f6f
 8007e24:	08007f6f 	.word	0x08007f6f
 8007e28:	08007f6f 	.word	0x08007f6f
 8007e2c:	08007f7f 	.word	0x08007f7f
 8007e30:	08007f7f 	.word	0x08007f7f
 8007e34:	08007f7f 	.word	0x08007f7f
 8007e38:	08007f7f 	.word	0x08007f7f
 8007e3c:	08007f7f 	.word	0x08007f7f
 8007e40:	08007f7f 	.word	0x08007f7f
 8007e44:	08007f7f 	.word	0x08007f7f
 8007e48:	08007f7f 	.word	0x08007f7f
 8007e4c:	08007f7f 	.word	0x08007f7f
 8007e50:	08007f7f 	.word	0x08007f7f
 8007e54:	08007f7f 	.word	0x08007f7f
 8007e58:	08007f7f 	.word	0x08007f7f
 8007e5c:	08007f7f 	.word	0x08007f7f
 8007e60:	08007f7f 	.word	0x08007f7f
 8007e64:	08007f7f 	.word	0x08007f7f
 8007e68:	08007f7f 	.word	0x08007f7f
 8007e6c:	08007f7f 	.word	0x08007f7f
 8007e70:	08007f7f 	.word	0x08007f7f
 8007e74:	08007f7f 	.word	0x08007f7f
 8007e78:	08007f7f 	.word	0x08007f7f
 8007e7c:	08007f7f 	.word	0x08007f7f
 8007e80:	08007f7f 	.word	0x08007f7f
 8007e84:	08007f7f 	.word	0x08007f7f
 8007e88:	08007f7f 	.word	0x08007f7f
 8007e8c:	08007f7f 	.word	0x08007f7f
 8007e90:	08007f7f 	.word	0x08007f7f
 8007e94:	08007f7f 	.word	0x08007f7f
 8007e98:	08007f7f 	.word	0x08007f7f
 8007e9c:	08007f7f 	.word	0x08007f7f
 8007ea0:	08007f7f 	.word	0x08007f7f
 8007ea4:	08007f7f 	.word	0x08007f7f
 8007ea8:	08007f7f 	.word	0x08007f7f
 8007eac:	08007f7f 	.word	0x08007f7f
 8007eb0:	08007f7f 	.word	0x08007f7f
 8007eb4:	08007f7f 	.word	0x08007f7f
 8007eb8:	08007f7f 	.word	0x08007f7f
 8007ebc:	08007f7f 	.word	0x08007f7f
 8007ec0:	08007f7f 	.word	0x08007f7f
 8007ec4:	08007f7f 	.word	0x08007f7f
 8007ec8:	08007f7f 	.word	0x08007f7f
 8007ecc:	08007f7f 	.word	0x08007f7f
 8007ed0:	08007f7f 	.word	0x08007f7f
 8007ed4:	08007f21 	.word	0x08007f21
 8007ed8:	08007f7f 	.word	0x08007f7f
 8007edc:	08007f7f 	.word	0x08007f7f
 8007ee0:	08007f7f 	.word	0x08007f7f
 8007ee4:	08007f7f 	.word	0x08007f7f
 8007ee8:	08007f7f 	.word	0x08007f7f
 8007eec:	08007f7f 	.word	0x08007f7f
 8007ef0:	08007f7f 	.word	0x08007f7f
 8007ef4:	08007f7f 	.word	0x08007f7f
 8007ef8:	08007f29 	.word	0x08007f29
 8007efc:	08007f31 	.word	0x08007f31
 8007f00:	2bb0      	cmp	r3, #176	; 0xb0
 8007f02:	d028      	beq.n	8007f56 <Convert+0x1e6>
 8007f04:	e03b      	b.n	8007f7e <Convert+0x20e>
  {
    case ' ' :
      ch = 0x00;
 8007f06:	2300      	movs	r3, #0
 8007f08:	81fb      	strh	r3, [r7, #14]
      break;
 8007f0a:	e057      	b.n	8007fbc <Convert+0x24c>

    case '*':
      ch = C_STAR;
 8007f0c:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 8007f10:	81fb      	strh	r3, [r7, #14]
      break;
 8007f12:	e053      	b.n	8007fbc <Convert+0x24c>

    case '(' :
      ch = C_OPENPARMAP;
 8007f14:	2328      	movs	r3, #40	; 0x28
 8007f16:	81fb      	strh	r3, [r7, #14]
      break;
 8007f18:	e050      	b.n	8007fbc <Convert+0x24c>

    case ')' :
      ch = C_CLOSEPARMAP;
 8007f1a:	2311      	movs	r3, #17
 8007f1c:	81fb      	strh	r3, [r7, #14]
      break;
 8007f1e:	e04d      	b.n	8007fbc <Convert+0x24c>

    case 'd' :
      ch = C_DMAP;
 8007f20:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 8007f24:	81fb      	strh	r3, [r7, #14]
      break;
 8007f26:	e049      	b.n	8007fbc <Convert+0x24c>

    case 'm' :
      ch = C_MMAP;
 8007f28:	f24b 2310 	movw	r3, #45584	; 0xb210
 8007f2c:	81fb      	strh	r3, [r7, #14]
      break;
 8007f2e:	e045      	b.n	8007fbc <Convert+0x24c>

    case 'n' :
      ch = C_NMAP;
 8007f30:	f242 2310 	movw	r3, #8720	; 0x2210
 8007f34:	81fb      	strh	r3, [r7, #14]
      break;
 8007f36:	e041      	b.n	8007fbc <Convert+0x24c>

    case '' :
      ch = C_UMAP;
 8007f38:	f246 0384 	movw	r3, #24708	; 0x6084
 8007f3c:	81fb      	strh	r3, [r7, #14]
      break;
 8007f3e:	e03d      	b.n	8007fbc <Convert+0x24c>

    case '-' :
      ch = C_MINUS;
 8007f40:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8007f44:	81fb      	strh	r3, [r7, #14]
      break;
 8007f46:	e039      	b.n	8007fbc <Convert+0x24c>

    case '+' :
      ch = C_PLUS;
 8007f48:	f24a 0314 	movw	r3, #40980	; 0xa014
 8007f4c:	81fb      	strh	r3, [r7, #14]
      break;
 8007f4e:	e035      	b.n	8007fbc <Convert+0x24c>

    case '/' :
      ch = C_SLATCH;
 8007f50:	23c0      	movs	r3, #192	; 0xc0
 8007f52:	81fb      	strh	r3, [r7, #14]
      break;
 8007f54:	e032      	b.n	8007fbc <Convert+0x24c>

    case '' :
      ch = C_PERCENT_1;
 8007f56:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 8007f5a:	81fb      	strh	r3, [r7, #14]
      break;
 8007f5c:	e02e      	b.n	8007fbc <Convert+0x24c>
    case '%' :
      ch = C_PERCENT_2;
 8007f5e:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 8007f62:	81fb      	strh	r3, [r7, #14]
      break;
 8007f64:	e02a      	b.n	8007fbc <Convert+0x24c>
    case 255 :
      ch = C_FULL;
 8007f66:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 8007f6a:	81fb      	strh	r3, [r7, #14]
      break ;
 8007f6c:	e026      	b.n	8007fbc <Convert+0x24c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':
      ch = NumberMap[*Char - ASCII_CHAR_0];
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	781b      	ldrb	r3, [r3, #0]
 8007f72:	3b30      	subs	r3, #48	; 0x30
 8007f74:	4a28      	ldr	r2, [pc, #160]	; (8008018 <Convert+0x2a8>)
 8007f76:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007f7a:	81fb      	strh	r3, [r7, #14]
      break;
 8007f7c:	e01e      	b.n	8007fbc <Convert+0x24c>

    default:
      /* The character Char is one letter in upper case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL))
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	781b      	ldrb	r3, [r3, #0]
 8007f82:	2b5a      	cmp	r3, #90	; 0x5a
 8007f84:	d80a      	bhi.n	8007f9c <Convert+0x22c>
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	781b      	ldrb	r3, [r3, #0]
 8007f8a:	2b40      	cmp	r3, #64	; 0x40
 8007f8c:	d906      	bls.n	8007f9c <Convert+0x22c>
      {
        ch = CapLetterMap[*Char - 'A'];
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	781b      	ldrb	r3, [r3, #0]
 8007f92:	3b41      	subs	r3, #65	; 0x41
 8007f94:	4a21      	ldr	r2, [pc, #132]	; (800801c <Convert+0x2ac>)
 8007f96:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007f9a:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && (*Char > ASCII_CHAR_APOSTROPHE))
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	781b      	ldrb	r3, [r3, #0]
 8007fa0:	2b7a      	cmp	r3, #122	; 0x7a
 8007fa2:	d80a      	bhi.n	8007fba <Convert+0x24a>
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	781b      	ldrb	r3, [r3, #0]
 8007fa8:	2b60      	cmp	r3, #96	; 0x60
 8007faa:	d906      	bls.n	8007fba <Convert+0x24a>
      {
        ch = CapLetterMap[*Char - 'a'];
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	781b      	ldrb	r3, [r3, #0]
 8007fb0:	3b61      	subs	r3, #97	; 0x61
 8007fb2:	4a1a      	ldr	r2, [pc, #104]	; (800801c <Convert+0x2ac>)
 8007fb4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007fb8:	81fb      	strh	r3, [r7, #14]
      }
      break;
 8007fba:	bf00      	nop
  }

  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 8007fbc:	78fb      	ldrb	r3, [r7, #3]
 8007fbe:	2b01      	cmp	r3, #1
 8007fc0:	d103      	bne.n	8007fca <Convert+0x25a>
  {
    ch |= 0x0002;
 8007fc2:	89fb      	ldrh	r3, [r7, #14]
 8007fc4:	f043 0302 	orr.w	r3, r3, #2
 8007fc8:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 8007fca:	78bb      	ldrb	r3, [r7, #2]
 8007fcc:	2b01      	cmp	r3, #1
 8007fce:	d103      	bne.n	8007fd8 <Convert+0x268>
  {
    ch |= 0x0020;
 8007fd0:	89fb      	ldrh	r3, [r7, #14]
 8007fd2:	f043 0320 	orr.w	r3, r3, #32
 8007fd6:	81fb      	strh	r3, [r7, #14]
  }

  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 8007fd8:	230c      	movs	r3, #12
 8007fda:	737b      	strb	r3, [r7, #13]
 8007fdc:	2300      	movs	r3, #0
 8007fde:	733b      	strb	r3, [r7, #12]
 8007fe0:	e010      	b.n	8008004 <Convert+0x294>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 8007fe2:	89fa      	ldrh	r2, [r7, #14]
 8007fe4:	7b7b      	ldrb	r3, [r7, #13]
 8007fe6:	fa42 f303 	asr.w	r3, r2, r3
 8007fea:	461a      	mov	r2, r3
 8007fec:	7b3b      	ldrb	r3, [r7, #12]
 8007fee:	f002 020f 	and.w	r2, r2, #15
 8007ff2:	490b      	ldr	r1, [pc, #44]	; (8008020 <Convert+0x2b0>)
 8007ff4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 8007ff8:	7b7b      	ldrb	r3, [r7, #13]
 8007ffa:	3b04      	subs	r3, #4
 8007ffc:	737b      	strb	r3, [r7, #13]
 8007ffe:	7b3b      	ldrb	r3, [r7, #12]
 8008000:	3301      	adds	r3, #1
 8008002:	733b      	strb	r3, [r7, #12]
 8008004:	7b3b      	ldrb	r3, [r7, #12]
 8008006:	2b03      	cmp	r3, #3
 8008008:	d9eb      	bls.n	8007fe2 <Convert+0x272>
  }
}
 800800a:	bf00      	nop
 800800c:	bf00      	nop
 800800e:	3714      	adds	r7, #20
 8008010:	46bd      	mov	sp, r7
 8008012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008016:	4770      	bx	lr
 8008018:	08010190 	.word	0x08010190
 800801c:	0801015c 	.word	0x0801015c
 8008020:	20000414 	.word	0x20000414

08008024 <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t *ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 8008024:	b580      	push	{r7, lr}
 8008026:	b084      	sub	sp, #16
 8008028:	af00      	add	r7, sp, #0
 800802a:	6078      	str	r0, [r7, #4]
 800802c:	4608      	mov	r0, r1
 800802e:	4611      	mov	r1, r2
 8008030:	461a      	mov	r2, r3
 8008032:	4603      	mov	r3, r0
 8008034:	70fb      	strb	r3, [r7, #3]
 8008036:	460b      	mov	r3, r1
 8008038:	70bb      	strb	r3, [r7, #2]
 800803a:	4613      	mov	r3, r2
 800803c:	707b      	strb	r3, [r7, #1]
  uint32_t data = 0x00;
 800803e:	2300      	movs	r3, #0
 8008040:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 8008042:	78ba      	ldrb	r2, [r7, #2]
 8008044:	78fb      	ldrb	r3, [r7, #3]
 8008046:	4619      	mov	r1, r3
 8008048:	6878      	ldr	r0, [r7, #4]
 800804a:	f7ff fe91 	bl	8007d70 <Convert>

  switch (Position)
 800804e:	787b      	ldrb	r3, [r7, #1]
 8008050:	2b05      	cmp	r3, #5
 8008052:	f200 835b 	bhi.w	800870c <WriteChar+0x6e8>
 8008056:	a201      	add	r2, pc, #4	; (adr r2, 800805c <WriteChar+0x38>)
 8008058:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800805c:	08008075 	.word	0x08008075
 8008060:	0800816f 	.word	0x0800816f
 8008064:	08008289 	.word	0x08008289
 8008068:	0800838b 	.word	0x0800838b
 800806c:	080084b9 	.word	0x080084b9
 8008070:	08008603 	.word	0x08008603
  {
      /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8008074:	4b80      	ldr	r3, [pc, #512]	; (8008278 <WriteChar+0x254>)
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	011b      	lsls	r3, r3, #4
 800807a:	f003 0210 	and.w	r2, r3, #16
 800807e:	4b7e      	ldr	r3, [pc, #504]	; (8008278 <WriteChar+0x254>)
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	085b      	lsrs	r3, r3, #1
 8008084:	05db      	lsls	r3, r3, #23
 8008086:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800808a:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 800808c:	4b7a      	ldr	r3, [pc, #488]	; (8008278 <WriteChar+0x254>)
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	089b      	lsrs	r3, r3, #2
 8008092:	059b      	lsls	r3, r3, #22
 8008094:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008098:	431a      	orrs	r2, r3
 800809a:	4b77      	ldr	r3, [pc, #476]	; (8008278 <WriteChar+0x254>)
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80080a2:	4313      	orrs	r3, r2
 80080a4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	4a74      	ldr	r2, [pc, #464]	; (800827c <WriteChar+0x258>)
 80080aa:	2100      	movs	r1, #0
 80080ac:	4874      	ldr	r0, [pc, #464]	; (8008280 <WriteChar+0x25c>)
 80080ae:	f001 fec5 	bl	8009e3c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80080b2:	4b71      	ldr	r3, [pc, #452]	; (8008278 <WriteChar+0x254>)
 80080b4:	685b      	ldr	r3, [r3, #4]
 80080b6:	011b      	lsls	r3, r3, #4
 80080b8:	f003 0210 	and.w	r2, r3, #16
 80080bc:	4b6e      	ldr	r3, [pc, #440]	; (8008278 <WriteChar+0x254>)
 80080be:	685b      	ldr	r3, [r3, #4]
 80080c0:	085b      	lsrs	r3, r3, #1
 80080c2:	05db      	lsls	r3, r3, #23
 80080c4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80080c8:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80080ca:	4b6b      	ldr	r3, [pc, #428]	; (8008278 <WriteChar+0x254>)
 80080cc:	685b      	ldr	r3, [r3, #4]
 80080ce:	089b      	lsrs	r3, r3, #2
 80080d0:	059b      	lsls	r3, r3, #22
 80080d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80080d6:	431a      	orrs	r2, r3
 80080d8:	4b67      	ldr	r3, [pc, #412]	; (8008278 <WriteChar+0x254>)
 80080da:	685b      	ldr	r3, [r3, #4]
 80080dc:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80080e0:	4313      	orrs	r3, r2
 80080e2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	4a65      	ldr	r2, [pc, #404]	; (800827c <WriteChar+0x258>)
 80080e8:	2102      	movs	r1, #2
 80080ea:	4865      	ldr	r0, [pc, #404]	; (8008280 <WriteChar+0x25c>)
 80080ec:	f001 fea6 	bl	8009e3c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80080f0:	4b61      	ldr	r3, [pc, #388]	; (8008278 <WriteChar+0x254>)
 80080f2:	689b      	ldr	r3, [r3, #8]
 80080f4:	011b      	lsls	r3, r3, #4
 80080f6:	f003 0210 	and.w	r2, r3, #16
 80080fa:	4b5f      	ldr	r3, [pc, #380]	; (8008278 <WriteChar+0x254>)
 80080fc:	689b      	ldr	r3, [r3, #8]
 80080fe:	085b      	lsrs	r3, r3, #1
 8008100:	05db      	lsls	r3, r3, #23
 8008102:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008106:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8008108:	4b5b      	ldr	r3, [pc, #364]	; (8008278 <WriteChar+0x254>)
 800810a:	689b      	ldr	r3, [r3, #8]
 800810c:	089b      	lsrs	r3, r3, #2
 800810e:	059b      	lsls	r3, r3, #22
 8008110:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008114:	431a      	orrs	r2, r3
 8008116:	4b58      	ldr	r3, [pc, #352]	; (8008278 <WriteChar+0x254>)
 8008118:	689b      	ldr	r3, [r3, #8]
 800811a:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800811e:	4313      	orrs	r3, r2
 8008120:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	4a55      	ldr	r2, [pc, #340]	; (800827c <WriteChar+0x258>)
 8008126:	2104      	movs	r1, #4
 8008128:	4855      	ldr	r0, [pc, #340]	; (8008280 <WriteChar+0x25c>)
 800812a:	f001 fe87 	bl	8009e3c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800812e:	4b52      	ldr	r3, [pc, #328]	; (8008278 <WriteChar+0x254>)
 8008130:	68db      	ldr	r3, [r3, #12]
 8008132:	011b      	lsls	r3, r3, #4
 8008134:	f003 0210 	and.w	r2, r3, #16
 8008138:	4b4f      	ldr	r3, [pc, #316]	; (8008278 <WriteChar+0x254>)
 800813a:	68db      	ldr	r3, [r3, #12]
 800813c:	085b      	lsrs	r3, r3, #1
 800813e:	05db      	lsls	r3, r3, #23
 8008140:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008144:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8008146:	4b4c      	ldr	r3, [pc, #304]	; (8008278 <WriteChar+0x254>)
 8008148:	68db      	ldr	r3, [r3, #12]
 800814a:	089b      	lsrs	r3, r3, #2
 800814c:	059b      	lsls	r3, r3, #22
 800814e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008152:	431a      	orrs	r2, r3
 8008154:	4b48      	ldr	r3, [pc, #288]	; (8008278 <WriteChar+0x254>)
 8008156:	68db      	ldr	r3, [r3, #12]
 8008158:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800815c:	4313      	orrs	r3, r2
 800815e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	4a46      	ldr	r2, [pc, #280]	; (800827c <WriteChar+0x258>)
 8008164:	2106      	movs	r1, #6
 8008166:	4846      	ldr	r0, [pc, #280]	; (8008280 <WriteChar+0x25c>)
 8008168:	f001 fe68 	bl	8009e3c <HAL_LCD_Write>
      break;
 800816c:	e2cf      	b.n	800870e <WriteChar+0x6ea>

      /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800816e:	4b42      	ldr	r3, [pc, #264]	; (8008278 <WriteChar+0x254>)
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	019b      	lsls	r3, r3, #6
 8008174:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8008178:	4b3f      	ldr	r3, [pc, #252]	; (8008278 <WriteChar+0x254>)
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	085b      	lsrs	r3, r3, #1
 800817e:	035b      	lsls	r3, r3, #13
 8008180:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008184:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8008186:	4b3c      	ldr	r3, [pc, #240]	; (8008278 <WriteChar+0x254>)
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	089b      	lsrs	r3, r3, #2
 800818c:	031b      	lsls	r3, r3, #12
 800818e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008192:	431a      	orrs	r2, r3
 8008194:	4b38      	ldr	r3, [pc, #224]	; (8008278 <WriteChar+0x254>)
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	08db      	lsrs	r3, r3, #3
 800819a:	015b      	lsls	r3, r3, #5
 800819c:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80081a0:	4313      	orrs	r3, r2
 80081a2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	4a37      	ldr	r2, [pc, #220]	; (8008284 <WriteChar+0x260>)
 80081a8:	2100      	movs	r1, #0
 80081aa:	4835      	ldr	r0, [pc, #212]	; (8008280 <WriteChar+0x25c>)
 80081ac:	f001 fe46 	bl	8009e3c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80081b0:	4b31      	ldr	r3, [pc, #196]	; (8008278 <WriteChar+0x254>)
 80081b2:	685b      	ldr	r3, [r3, #4]
 80081b4:	019b      	lsls	r3, r3, #6
 80081b6:	f003 0240 	and.w	r2, r3, #64	; 0x40
 80081ba:	4b2f      	ldr	r3, [pc, #188]	; (8008278 <WriteChar+0x254>)
 80081bc:	685b      	ldr	r3, [r3, #4]
 80081be:	085b      	lsrs	r3, r3, #1
 80081c0:	035b      	lsls	r3, r3, #13
 80081c2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80081c6:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80081c8:	4b2b      	ldr	r3, [pc, #172]	; (8008278 <WriteChar+0x254>)
 80081ca:	685b      	ldr	r3, [r3, #4]
 80081cc:	089b      	lsrs	r3, r3, #2
 80081ce:	031b      	lsls	r3, r3, #12
 80081d0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80081d4:	431a      	orrs	r2, r3
 80081d6:	4b28      	ldr	r3, [pc, #160]	; (8008278 <WriteChar+0x254>)
 80081d8:	685b      	ldr	r3, [r3, #4]
 80081da:	08db      	lsrs	r3, r3, #3
 80081dc:	015b      	lsls	r3, r3, #5
 80081de:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80081e2:	4313      	orrs	r3, r2
 80081e4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	4a26      	ldr	r2, [pc, #152]	; (8008284 <WriteChar+0x260>)
 80081ea:	2102      	movs	r1, #2
 80081ec:	4824      	ldr	r0, [pc, #144]	; (8008280 <WriteChar+0x25c>)
 80081ee:	f001 fe25 	bl	8009e3c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80081f2:	4b21      	ldr	r3, [pc, #132]	; (8008278 <WriteChar+0x254>)
 80081f4:	689b      	ldr	r3, [r3, #8]
 80081f6:	019b      	lsls	r3, r3, #6
 80081f8:	f003 0240 	and.w	r2, r3, #64	; 0x40
 80081fc:	4b1e      	ldr	r3, [pc, #120]	; (8008278 <WriteChar+0x254>)
 80081fe:	689b      	ldr	r3, [r3, #8]
 8008200:	085b      	lsrs	r3, r3, #1
 8008202:	035b      	lsls	r3, r3, #13
 8008204:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008208:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 800820a:	4b1b      	ldr	r3, [pc, #108]	; (8008278 <WriteChar+0x254>)
 800820c:	689b      	ldr	r3, [r3, #8]
 800820e:	089b      	lsrs	r3, r3, #2
 8008210:	031b      	lsls	r3, r3, #12
 8008212:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008216:	431a      	orrs	r2, r3
 8008218:	4b17      	ldr	r3, [pc, #92]	; (8008278 <WriteChar+0x254>)
 800821a:	689b      	ldr	r3, [r3, #8]
 800821c:	08db      	lsrs	r3, r3, #3
 800821e:	015b      	lsls	r3, r3, #5
 8008220:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8008224:	4313      	orrs	r3, r2
 8008226:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	4a16      	ldr	r2, [pc, #88]	; (8008284 <WriteChar+0x260>)
 800822c:	2104      	movs	r1, #4
 800822e:	4814      	ldr	r0, [pc, #80]	; (8008280 <WriteChar+0x25c>)
 8008230:	f001 fe04 	bl	8009e3c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8008234:	4b10      	ldr	r3, [pc, #64]	; (8008278 <WriteChar+0x254>)
 8008236:	68db      	ldr	r3, [r3, #12]
 8008238:	019b      	lsls	r3, r3, #6
 800823a:	f003 0240 	and.w	r2, r3, #64	; 0x40
 800823e:	4b0e      	ldr	r3, [pc, #56]	; (8008278 <WriteChar+0x254>)
 8008240:	68db      	ldr	r3, [r3, #12]
 8008242:	085b      	lsrs	r3, r3, #1
 8008244:	035b      	lsls	r3, r3, #13
 8008246:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800824a:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 800824c:	4b0a      	ldr	r3, [pc, #40]	; (8008278 <WriteChar+0x254>)
 800824e:	68db      	ldr	r3, [r3, #12]
 8008250:	089b      	lsrs	r3, r3, #2
 8008252:	031b      	lsls	r3, r3, #12
 8008254:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008258:	431a      	orrs	r2, r3
 800825a:	4b07      	ldr	r3, [pc, #28]	; (8008278 <WriteChar+0x254>)
 800825c:	68db      	ldr	r3, [r3, #12]
 800825e:	08db      	lsrs	r3, r3, #3
 8008260:	015b      	lsls	r3, r3, #5
 8008262:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8008266:	4313      	orrs	r3, r2
 8008268:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	4a05      	ldr	r2, [pc, #20]	; (8008284 <WriteChar+0x260>)
 800826e:	2106      	movs	r1, #6
 8008270:	4803      	ldr	r0, [pc, #12]	; (8008280 <WriteChar+0x25c>)
 8008272:	f001 fde3 	bl	8009e3c <HAL_LCD_Write>
      break;
 8008276:	e24a      	b.n	800870e <WriteChar+0x6ea>
 8008278:	20000414 	.word	0x20000414
 800827c:	ff3fffe7 	.word	0xff3fffe7
 8008280:	200003d8 	.word	0x200003d8
 8008284:	ffffcf9f 	.word	0xffffcf9f

      /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8008288:	4b88      	ldr	r3, [pc, #544]	; (80084ac <WriteChar+0x488>)
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	03db      	lsls	r3, r3, #15
 800828e:	b29a      	uxth	r2, r3
 8008290:	4b86      	ldr	r3, [pc, #536]	; (80084ac <WriteChar+0x488>)
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	085b      	lsrs	r3, r3, #1
 8008296:	075b      	lsls	r3, r3, #29
 8008298:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800829c:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 800829e:	4b83      	ldr	r3, [pc, #524]	; (80084ac <WriteChar+0x488>)
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	089b      	lsrs	r3, r3, #2
 80082a4:	071b      	lsls	r3, r3, #28
 80082a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80082aa:	431a      	orrs	r2, r3
 80082ac:	4b7f      	ldr	r3, [pc, #508]	; (80084ac <WriteChar+0x488>)
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	08db      	lsrs	r3, r3, #3
 80082b2:	039b      	lsls	r3, r3, #14
 80082b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80082b8:	4313      	orrs	r3, r2
 80082ba:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	4a7c      	ldr	r2, [pc, #496]	; (80084b0 <WriteChar+0x48c>)
 80082c0:	2100      	movs	r1, #0
 80082c2:	487c      	ldr	r0, [pc, #496]	; (80084b4 <WriteChar+0x490>)
 80082c4:	f001 fdba 	bl	8009e3c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80082c8:	4b78      	ldr	r3, [pc, #480]	; (80084ac <WriteChar+0x488>)
 80082ca:	685b      	ldr	r3, [r3, #4]
 80082cc:	03db      	lsls	r3, r3, #15
 80082ce:	b29a      	uxth	r2, r3
 80082d0:	4b76      	ldr	r3, [pc, #472]	; (80084ac <WriteChar+0x488>)
 80082d2:	685b      	ldr	r3, [r3, #4]
 80082d4:	085b      	lsrs	r3, r3, #1
 80082d6:	075b      	lsls	r3, r3, #29
 80082d8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80082dc:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80082de:	4b73      	ldr	r3, [pc, #460]	; (80084ac <WriteChar+0x488>)
 80082e0:	685b      	ldr	r3, [r3, #4]
 80082e2:	089b      	lsrs	r3, r3, #2
 80082e4:	071b      	lsls	r3, r3, #28
 80082e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80082ea:	431a      	orrs	r2, r3
 80082ec:	4b6f      	ldr	r3, [pc, #444]	; (80084ac <WriteChar+0x488>)
 80082ee:	685b      	ldr	r3, [r3, #4]
 80082f0:	08db      	lsrs	r3, r3, #3
 80082f2:	039b      	lsls	r3, r3, #14
 80082f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80082f8:	4313      	orrs	r3, r2
 80082fa:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	4a6c      	ldr	r2, [pc, #432]	; (80084b0 <WriteChar+0x48c>)
 8008300:	2102      	movs	r1, #2
 8008302:	486c      	ldr	r0, [pc, #432]	; (80084b4 <WriteChar+0x490>)
 8008304:	f001 fd9a 	bl	8009e3c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8008308:	4b68      	ldr	r3, [pc, #416]	; (80084ac <WriteChar+0x488>)
 800830a:	689b      	ldr	r3, [r3, #8]
 800830c:	03db      	lsls	r3, r3, #15
 800830e:	b29a      	uxth	r2, r3
 8008310:	4b66      	ldr	r3, [pc, #408]	; (80084ac <WriteChar+0x488>)
 8008312:	689b      	ldr	r3, [r3, #8]
 8008314:	085b      	lsrs	r3, r3, #1
 8008316:	075b      	lsls	r3, r3, #29
 8008318:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800831c:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 800831e:	4b63      	ldr	r3, [pc, #396]	; (80084ac <WriteChar+0x488>)
 8008320:	689b      	ldr	r3, [r3, #8]
 8008322:	089b      	lsrs	r3, r3, #2
 8008324:	071b      	lsls	r3, r3, #28
 8008326:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800832a:	431a      	orrs	r2, r3
 800832c:	4b5f      	ldr	r3, [pc, #380]	; (80084ac <WriteChar+0x488>)
 800832e:	689b      	ldr	r3, [r3, #8]
 8008330:	08db      	lsrs	r3, r3, #3
 8008332:	039b      	lsls	r3, r3, #14
 8008334:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8008338:	4313      	orrs	r3, r2
 800833a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	4a5c      	ldr	r2, [pc, #368]	; (80084b0 <WriteChar+0x48c>)
 8008340:	2104      	movs	r1, #4
 8008342:	485c      	ldr	r0, [pc, #368]	; (80084b4 <WriteChar+0x490>)
 8008344:	f001 fd7a 	bl	8009e3c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8008348:	4b58      	ldr	r3, [pc, #352]	; (80084ac <WriteChar+0x488>)
 800834a:	68db      	ldr	r3, [r3, #12]
 800834c:	03db      	lsls	r3, r3, #15
 800834e:	b29a      	uxth	r2, r3
 8008350:	4b56      	ldr	r3, [pc, #344]	; (80084ac <WriteChar+0x488>)
 8008352:	68db      	ldr	r3, [r3, #12]
 8008354:	085b      	lsrs	r3, r3, #1
 8008356:	075b      	lsls	r3, r3, #29
 8008358:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800835c:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 800835e:	4b53      	ldr	r3, [pc, #332]	; (80084ac <WriteChar+0x488>)
 8008360:	68db      	ldr	r3, [r3, #12]
 8008362:	089b      	lsrs	r3, r3, #2
 8008364:	071b      	lsls	r3, r3, #28
 8008366:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800836a:	431a      	orrs	r2, r3
 800836c:	4b4f      	ldr	r3, [pc, #316]	; (80084ac <WriteChar+0x488>)
 800836e:	68db      	ldr	r3, [r3, #12]
 8008370:	08db      	lsrs	r3, r3, #3
 8008372:	039b      	lsls	r3, r3, #14
 8008374:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8008378:	4313      	orrs	r3, r2
 800837a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	4a4c      	ldr	r2, [pc, #304]	; (80084b0 <WriteChar+0x48c>)
 8008380:	2106      	movs	r1, #6
 8008382:	484c      	ldr	r0, [pc, #304]	; (80084b4 <WriteChar+0x490>)
 8008384:	f001 fd5a 	bl	8009e3c <HAL_LCD_Write>
      break;
 8008388:	e1c1      	b.n	800870e <WriteChar+0x6ea>

      /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800838a:	4b48      	ldr	r3, [pc, #288]	; (80084ac <WriteChar+0x488>)
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	07da      	lsls	r2, r3, #31
 8008390:	4b46      	ldr	r3, [pc, #280]	; (80084ac <WriteChar+0x488>)
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	08db      	lsrs	r3, r3, #3
 8008396:	079b      	lsls	r3, r3, #30
 8008398:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800839c:	4313      	orrs	r3, r2
 800839e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 80083a6:	2100      	movs	r1, #0
 80083a8:	4842      	ldr	r0, [pc, #264]	; (80084b4 <WriteChar+0x490>)
 80083aa:	f001 fd47 	bl	8009e3c <HAL_LCD_Write>

      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80083ae:	4b3f      	ldr	r3, [pc, #252]	; (80084ac <WriteChar+0x488>)
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	f003 0202 	and.w	r2, r3, #2
 80083b6:	4b3d      	ldr	r3, [pc, #244]	; (80084ac <WriteChar+0x488>)
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	089b      	lsrs	r3, r3, #2
 80083bc:	f003 0301 	and.w	r3, r3, #1
 80083c0:	4313      	orrs	r3, r2
 80083c2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	f06f 0203 	mvn.w	r2, #3
 80083ca:	2101      	movs	r1, #1
 80083cc:	4839      	ldr	r0, [pc, #228]	; (80084b4 <WriteChar+0x490>)
 80083ce:	f001 fd35 	bl	8009e3c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80083d2:	4b36      	ldr	r3, [pc, #216]	; (80084ac <WriteChar+0x488>)
 80083d4:	685b      	ldr	r3, [r3, #4]
 80083d6:	07da      	lsls	r2, r3, #31
 80083d8:	4b34      	ldr	r3, [pc, #208]	; (80084ac <WriteChar+0x488>)
 80083da:	685b      	ldr	r3, [r3, #4]
 80083dc:	08db      	lsrs	r3, r3, #3
 80083de:	079b      	lsls	r3, r3, #30
 80083e0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80083e4:	4313      	orrs	r3, r2
 80083e6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 80083ee:	2102      	movs	r1, #2
 80083f0:	4830      	ldr	r0, [pc, #192]	; (80084b4 <WriteChar+0x490>)
 80083f2:	f001 fd23 	bl	8009e3c <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80083f6:	4b2d      	ldr	r3, [pc, #180]	; (80084ac <WriteChar+0x488>)
 80083f8:	685b      	ldr	r3, [r3, #4]
 80083fa:	f003 0202 	and.w	r2, r3, #2
 80083fe:	4b2b      	ldr	r3, [pc, #172]	; (80084ac <WriteChar+0x488>)
 8008400:	685b      	ldr	r3, [r3, #4]
 8008402:	089b      	lsrs	r3, r3, #2
 8008404:	f003 0301 	and.w	r3, r3, #1
 8008408:	4313      	orrs	r3, r2
 800840a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	f06f 0203 	mvn.w	r2, #3
 8008412:	2103      	movs	r1, #3
 8008414:	4827      	ldr	r0, [pc, #156]	; (80084b4 <WriteChar+0x490>)
 8008416:	f001 fd11 	bl	8009e3c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800841a:	4b24      	ldr	r3, [pc, #144]	; (80084ac <WriteChar+0x488>)
 800841c:	689b      	ldr	r3, [r3, #8]
 800841e:	07da      	lsls	r2, r3, #31
 8008420:	4b22      	ldr	r3, [pc, #136]	; (80084ac <WriteChar+0x488>)
 8008422:	689b      	ldr	r3, [r3, #8]
 8008424:	08db      	lsrs	r3, r3, #3
 8008426:	079b      	lsls	r3, r3, #30
 8008428:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800842c:	4313      	orrs	r3, r2
 800842e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8008436:	2104      	movs	r1, #4
 8008438:	481e      	ldr	r0, [pc, #120]	; (80084b4 <WriteChar+0x490>)
 800843a:	f001 fcff 	bl	8009e3c <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800843e:	4b1b      	ldr	r3, [pc, #108]	; (80084ac <WriteChar+0x488>)
 8008440:	689b      	ldr	r3, [r3, #8]
 8008442:	f003 0202 	and.w	r2, r3, #2
 8008446:	4b19      	ldr	r3, [pc, #100]	; (80084ac <WriteChar+0x488>)
 8008448:	689b      	ldr	r3, [r3, #8]
 800844a:	089b      	lsrs	r3, r3, #2
 800844c:	f003 0301 	and.w	r3, r3, #1
 8008450:	4313      	orrs	r3, r2
 8008452:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	f06f 0203 	mvn.w	r2, #3
 800845a:	2105      	movs	r1, #5
 800845c:	4815      	ldr	r0, [pc, #84]	; (80084b4 <WriteChar+0x490>)
 800845e:	f001 fced 	bl	8009e3c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8008462:	4b12      	ldr	r3, [pc, #72]	; (80084ac <WriteChar+0x488>)
 8008464:	68db      	ldr	r3, [r3, #12]
 8008466:	07da      	lsls	r2, r3, #31
 8008468:	4b10      	ldr	r3, [pc, #64]	; (80084ac <WriteChar+0x488>)
 800846a:	68db      	ldr	r3, [r3, #12]
 800846c:	08db      	lsrs	r3, r3, #3
 800846e:	079b      	lsls	r3, r3, #30
 8008470:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008474:	4313      	orrs	r3, r2
 8008476:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800847e:	2106      	movs	r1, #6
 8008480:	480c      	ldr	r0, [pc, #48]	; (80084b4 <WriteChar+0x490>)
 8008482:	f001 fcdb 	bl	8009e3c <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8008486:	4b09      	ldr	r3, [pc, #36]	; (80084ac <WriteChar+0x488>)
 8008488:	68db      	ldr	r3, [r3, #12]
 800848a:	f003 0202 	and.w	r2, r3, #2
 800848e:	4b07      	ldr	r3, [pc, #28]	; (80084ac <WriteChar+0x488>)
 8008490:	68db      	ldr	r3, [r3, #12]
 8008492:	089b      	lsrs	r3, r3, #2
 8008494:	f003 0301 	and.w	r3, r3, #1
 8008498:	4313      	orrs	r3, r2
 800849a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	f06f 0203 	mvn.w	r2, #3
 80084a2:	2107      	movs	r1, #7
 80084a4:	4803      	ldr	r0, [pc, #12]	; (80084b4 <WriteChar+0x490>)
 80084a6:	f001 fcc9 	bl	8009e3c <HAL_LCD_Write>
      break;
 80084aa:	e130      	b.n	800870e <WriteChar+0x6ea>
 80084ac:	20000414 	.word	0x20000414
 80084b0:	cfff3fff 	.word	0xcfff3fff
 80084b4:	200003d8 	.word	0x200003d8

      /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80084b8:	4b97      	ldr	r3, [pc, #604]	; (8008718 <WriteChar+0x6f4>)
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	085b      	lsrs	r3, r3, #1
 80084be:	065b      	lsls	r3, r3, #25
 80084c0:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 80084c4:	4b94      	ldr	r3, [pc, #592]	; (8008718 <WriteChar+0x6f4>)
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	089b      	lsrs	r3, r3, #2
 80084ca:	061b      	lsls	r3, r3, #24
 80084cc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80084d0:	4313      	orrs	r3, r2
 80084d2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 80084da:	2100      	movs	r1, #0
 80084dc:	488f      	ldr	r0, [pc, #572]	; (800871c <WriteChar+0x6f8>)
 80084de:	f001 fcad 	bl	8009e3c <HAL_LCD_Write>

      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80084e2:	4b8d      	ldr	r3, [pc, #564]	; (8008718 <WriteChar+0x6f4>)
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	00db      	lsls	r3, r3, #3
 80084e8:	f003 0208 	and.w	r2, r3, #8
 80084ec:	4b8a      	ldr	r3, [pc, #552]	; (8008718 <WriteChar+0x6f4>)
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	08db      	lsrs	r3, r3, #3
 80084f2:	009b      	lsls	r3, r3, #2
 80084f4:	f003 0304 	and.w	r3, r3, #4
 80084f8:	4313      	orrs	r3, r2
 80084fa:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	f06f 020c 	mvn.w	r2, #12
 8008502:	2101      	movs	r1, #1
 8008504:	4885      	ldr	r0, [pc, #532]	; (800871c <WriteChar+0x6f8>)
 8008506:	f001 fc99 	bl	8009e3c <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 800850a:	4b83      	ldr	r3, [pc, #524]	; (8008718 <WriteChar+0x6f4>)
 800850c:	685b      	ldr	r3, [r3, #4]
 800850e:	085b      	lsrs	r3, r3, #1
 8008510:	065b      	lsls	r3, r3, #25
 8008512:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8008516:	4b80      	ldr	r3, [pc, #512]	; (8008718 <WriteChar+0x6f4>)
 8008518:	685b      	ldr	r3, [r3, #4]
 800851a:	089b      	lsrs	r3, r3, #2
 800851c:	061b      	lsls	r3, r3, #24
 800851e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008522:	4313      	orrs	r3, r2
 8008524:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 800852c:	2102      	movs	r1, #2
 800852e:	487b      	ldr	r0, [pc, #492]	; (800871c <WriteChar+0x6f8>)
 8008530:	f001 fc84 	bl	8009e3c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8008534:	4b78      	ldr	r3, [pc, #480]	; (8008718 <WriteChar+0x6f4>)
 8008536:	685b      	ldr	r3, [r3, #4]
 8008538:	00db      	lsls	r3, r3, #3
 800853a:	f003 0208 	and.w	r2, r3, #8
 800853e:	4b76      	ldr	r3, [pc, #472]	; (8008718 <WriteChar+0x6f4>)
 8008540:	685b      	ldr	r3, [r3, #4]
 8008542:	08db      	lsrs	r3, r3, #3
 8008544:	009b      	lsls	r3, r3, #2
 8008546:	f003 0304 	and.w	r3, r3, #4
 800854a:	4313      	orrs	r3, r2
 800854c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	f06f 020c 	mvn.w	r2, #12
 8008554:	2103      	movs	r1, #3
 8008556:	4871      	ldr	r0, [pc, #452]	; (800871c <WriteChar+0x6f8>)
 8008558:	f001 fc70 	bl	8009e3c <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 800855c:	4b6e      	ldr	r3, [pc, #440]	; (8008718 <WriteChar+0x6f4>)
 800855e:	689b      	ldr	r3, [r3, #8]
 8008560:	085b      	lsrs	r3, r3, #1
 8008562:	065b      	lsls	r3, r3, #25
 8008564:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8008568:	4b6b      	ldr	r3, [pc, #428]	; (8008718 <WriteChar+0x6f4>)
 800856a:	689b      	ldr	r3, [r3, #8]
 800856c:	089b      	lsrs	r3, r3, #2
 800856e:	061b      	lsls	r3, r3, #24
 8008570:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008574:	4313      	orrs	r3, r2
 8008576:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 800857e:	2104      	movs	r1, #4
 8008580:	4866      	ldr	r0, [pc, #408]	; (800871c <WriteChar+0x6f8>)
 8008582:	f001 fc5b 	bl	8009e3c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8008586:	4b64      	ldr	r3, [pc, #400]	; (8008718 <WriteChar+0x6f4>)
 8008588:	689b      	ldr	r3, [r3, #8]
 800858a:	00db      	lsls	r3, r3, #3
 800858c:	f003 0208 	and.w	r2, r3, #8
 8008590:	4b61      	ldr	r3, [pc, #388]	; (8008718 <WriteChar+0x6f4>)
 8008592:	689b      	ldr	r3, [r3, #8]
 8008594:	08db      	lsrs	r3, r3, #3
 8008596:	009b      	lsls	r3, r3, #2
 8008598:	f003 0304 	and.w	r3, r3, #4
 800859c:	4313      	orrs	r3, r2
 800859e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	f06f 020c 	mvn.w	r2, #12
 80085a6:	2105      	movs	r1, #5
 80085a8:	485c      	ldr	r0, [pc, #368]	; (800871c <WriteChar+0x6f8>)
 80085aa:	f001 fc47 	bl	8009e3c <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80085ae:	4b5a      	ldr	r3, [pc, #360]	; (8008718 <WriteChar+0x6f4>)
 80085b0:	68db      	ldr	r3, [r3, #12]
 80085b2:	085b      	lsrs	r3, r3, #1
 80085b4:	065b      	lsls	r3, r3, #25
 80085b6:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 80085ba:	4b57      	ldr	r3, [pc, #348]	; (8008718 <WriteChar+0x6f4>)
 80085bc:	68db      	ldr	r3, [r3, #12]
 80085be:	089b      	lsrs	r3, r3, #2
 80085c0:	061b      	lsls	r3, r3, #24
 80085c2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80085c6:	4313      	orrs	r3, r2
 80085c8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 80085d0:	2106      	movs	r1, #6
 80085d2:	4852      	ldr	r0, [pc, #328]	; (800871c <WriteChar+0x6f8>)
 80085d4:	f001 fc32 	bl	8009e3c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80085d8:	4b4f      	ldr	r3, [pc, #316]	; (8008718 <WriteChar+0x6f4>)
 80085da:	68db      	ldr	r3, [r3, #12]
 80085dc:	00db      	lsls	r3, r3, #3
 80085de:	f003 0208 	and.w	r2, r3, #8
 80085e2:	4b4d      	ldr	r3, [pc, #308]	; (8008718 <WriteChar+0x6f4>)
 80085e4:	68db      	ldr	r3, [r3, #12]
 80085e6:	08db      	lsrs	r3, r3, #3
 80085e8:	009b      	lsls	r3, r3, #2
 80085ea:	f003 0304 	and.w	r3, r3, #4
 80085ee:	4313      	orrs	r3, r2
 80085f0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	f06f 020c 	mvn.w	r2, #12
 80085f8:	2107      	movs	r1, #7
 80085fa:	4848      	ldr	r0, [pc, #288]	; (800871c <WriteChar+0x6f8>)
 80085fc:	f001 fc1e 	bl	8009e3c <HAL_LCD_Write>
      break;
 8008600:	e085      	b.n	800870e <WriteChar+0x6ea>

      /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8008602:	4b45      	ldr	r3, [pc, #276]	; (8008718 <WriteChar+0x6f4>)
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	045b      	lsls	r3, r3, #17
 8008608:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 800860c:	4b42      	ldr	r3, [pc, #264]	; (8008718 <WriteChar+0x6f4>)
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	085b      	lsrs	r3, r3, #1
 8008612:	021b      	lsls	r3, r3, #8
 8008614:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008618:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800861a:	4b3f      	ldr	r3, [pc, #252]	; (8008718 <WriteChar+0x6f4>)
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	089b      	lsrs	r3, r3, #2
 8008620:	025b      	lsls	r3, r3, #9
 8008622:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008626:	431a      	orrs	r2, r3
 8008628:	4b3b      	ldr	r3, [pc, #236]	; (8008718 <WriteChar+0x6f4>)
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	08db      	lsrs	r3, r3, #3
 800862e:	069b      	lsls	r3, r3, #26
 8008630:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8008634:	4313      	orrs	r3, r2
 8008636:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	4a39      	ldr	r2, [pc, #228]	; (8008720 <WriteChar+0x6fc>)
 800863c:	2100      	movs	r1, #0
 800863e:	4837      	ldr	r0, [pc, #220]	; (800871c <WriteChar+0x6f8>)
 8008640:	f001 fbfc 	bl	8009e3c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8008644:	4b34      	ldr	r3, [pc, #208]	; (8008718 <WriteChar+0x6f4>)
 8008646:	685b      	ldr	r3, [r3, #4]
 8008648:	045b      	lsls	r3, r3, #17
 800864a:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 800864e:	4b32      	ldr	r3, [pc, #200]	; (8008718 <WriteChar+0x6f4>)
 8008650:	685b      	ldr	r3, [r3, #4]
 8008652:	085b      	lsrs	r3, r3, #1
 8008654:	021b      	lsls	r3, r3, #8
 8008656:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800865a:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800865c:	4b2e      	ldr	r3, [pc, #184]	; (8008718 <WriteChar+0x6f4>)
 800865e:	685b      	ldr	r3, [r3, #4]
 8008660:	089b      	lsrs	r3, r3, #2
 8008662:	025b      	lsls	r3, r3, #9
 8008664:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008668:	431a      	orrs	r2, r3
 800866a:	4b2b      	ldr	r3, [pc, #172]	; (8008718 <WriteChar+0x6f4>)
 800866c:	685b      	ldr	r3, [r3, #4]
 800866e:	08db      	lsrs	r3, r3, #3
 8008670:	069b      	lsls	r3, r3, #26
 8008672:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8008676:	4313      	orrs	r3, r2
 8008678:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	4a28      	ldr	r2, [pc, #160]	; (8008720 <WriteChar+0x6fc>)
 800867e:	2102      	movs	r1, #2
 8008680:	4826      	ldr	r0, [pc, #152]	; (800871c <WriteChar+0x6f8>)
 8008682:	f001 fbdb 	bl	8009e3c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8008686:	4b24      	ldr	r3, [pc, #144]	; (8008718 <WriteChar+0x6f4>)
 8008688:	689b      	ldr	r3, [r3, #8]
 800868a:	045b      	lsls	r3, r3, #17
 800868c:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8008690:	4b21      	ldr	r3, [pc, #132]	; (8008718 <WriteChar+0x6f4>)
 8008692:	689b      	ldr	r3, [r3, #8]
 8008694:	085b      	lsrs	r3, r3, #1
 8008696:	021b      	lsls	r3, r3, #8
 8008698:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800869c:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800869e:	4b1e      	ldr	r3, [pc, #120]	; (8008718 <WriteChar+0x6f4>)
 80086a0:	689b      	ldr	r3, [r3, #8]
 80086a2:	089b      	lsrs	r3, r3, #2
 80086a4:	025b      	lsls	r3, r3, #9
 80086a6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80086aa:	431a      	orrs	r2, r3
 80086ac:	4b1a      	ldr	r3, [pc, #104]	; (8008718 <WriteChar+0x6f4>)
 80086ae:	689b      	ldr	r3, [r3, #8]
 80086b0:	08db      	lsrs	r3, r3, #3
 80086b2:	069b      	lsls	r3, r3, #26
 80086b4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80086b8:	4313      	orrs	r3, r2
 80086ba:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	4a18      	ldr	r2, [pc, #96]	; (8008720 <WriteChar+0x6fc>)
 80086c0:	2104      	movs	r1, #4
 80086c2:	4816      	ldr	r0, [pc, #88]	; (800871c <WriteChar+0x6f8>)
 80086c4:	f001 fbba 	bl	8009e3c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80086c8:	4b13      	ldr	r3, [pc, #76]	; (8008718 <WriteChar+0x6f4>)
 80086ca:	68db      	ldr	r3, [r3, #12]
 80086cc:	045b      	lsls	r3, r3, #17
 80086ce:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80086d2:	4b11      	ldr	r3, [pc, #68]	; (8008718 <WriteChar+0x6f4>)
 80086d4:	68db      	ldr	r3, [r3, #12]
 80086d6:	085b      	lsrs	r3, r3, #1
 80086d8:	021b      	lsls	r3, r3, #8
 80086da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80086de:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80086e0:	4b0d      	ldr	r3, [pc, #52]	; (8008718 <WriteChar+0x6f4>)
 80086e2:	68db      	ldr	r3, [r3, #12]
 80086e4:	089b      	lsrs	r3, r3, #2
 80086e6:	025b      	lsls	r3, r3, #9
 80086e8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80086ec:	431a      	orrs	r2, r3
 80086ee:	4b0a      	ldr	r3, [pc, #40]	; (8008718 <WriteChar+0x6f4>)
 80086f0:	68db      	ldr	r3, [r3, #12]
 80086f2:	08db      	lsrs	r3, r3, #3
 80086f4:	069b      	lsls	r3, r3, #26
 80086f6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80086fa:	4313      	orrs	r3, r2
 80086fc:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	4a07      	ldr	r2, [pc, #28]	; (8008720 <WriteChar+0x6fc>)
 8008702:	2106      	movs	r1, #6
 8008704:	4805      	ldr	r0, [pc, #20]	; (800871c <WriteChar+0x6f8>)
 8008706:	f001 fb99 	bl	8009e3c <HAL_LCD_Write>
      break;
 800870a:	e000      	b.n	800870e <WriteChar+0x6ea>

    default:
      break;
 800870c:	bf00      	nop
  }
}
 800870e:	bf00      	nop
 8008710:	3710      	adds	r7, #16
 8008712:	46bd      	mov	sp, r7
 8008714:	bd80      	pop	{r7, pc}
 8008716:	bf00      	nop
 8008718:	20000414 	.word	0x20000414
 800871c:	200003d8 	.word	0x200003d8
 8008720:	fbfdfcff 	.word	0xfbfdfcff

08008724 <BSP_QSPI_Init>:
/**
  * @brief  Initializes the QSPI interface.
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Init(void)
{
 8008724:	b580      	push	{r7, lr}
 8008726:	b084      	sub	sp, #16
 8008728:	af00      	add	r7, sp, #0
  QSPIHandle.Instance = QUADSPI;
 800872a:	4b27      	ldr	r3, [pc, #156]	; (80087c8 <BSP_QSPI_Init+0xa4>)
 800872c:	4a27      	ldr	r2, [pc, #156]	; (80087cc <BSP_QSPI_Init+0xa8>)
 800872e:	601a      	str	r2, [r3, #0]

  /* Call the DeInit function to reset the driver */
  if (HAL_QSPI_DeInit(&QSPIHandle) != HAL_OK)
 8008730:	4825      	ldr	r0, [pc, #148]	; (80087c8 <BSP_QSPI_Init+0xa4>)
 8008732:	f001 fd79 	bl	800a228 <HAL_QSPI_DeInit>
 8008736:	4603      	mov	r3, r0
 8008738:	2b00      	cmp	r3, #0
 800873a:	d001      	beq.n	8008740 <BSP_QSPI_Init+0x1c>
  {
    return QSPI_ERROR;
 800873c:	2301      	movs	r3, #1
 800873e:	e03f      	b.n	80087c0 <BSP_QSPI_Init+0x9c>
  }

  /* System level initialization */
  QSPI_MspInit();
 8008740:	f000 f94a 	bl	80089d8 <QSPI_MspInit>

  /* QSPI initialization */
  QSPIHandle.Init.ClockPrescaler     = 1; /* QSPI clock = 80MHz / (ClockPrescaler+1) = 40MHz */
 8008744:	4b20      	ldr	r3, [pc, #128]	; (80087c8 <BSP_QSPI_Init+0xa4>)
 8008746:	2201      	movs	r2, #1
 8008748:	605a      	str	r2, [r3, #4]
  QSPIHandle.Init.FifoThreshold      = 4;
 800874a:	4b1f      	ldr	r3, [pc, #124]	; (80087c8 <BSP_QSPI_Init+0xa4>)
 800874c:	2204      	movs	r2, #4
 800874e:	609a      	str	r2, [r3, #8]
  QSPIHandle.Init.SampleShifting     = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8008750:	4b1d      	ldr	r3, [pc, #116]	; (80087c8 <BSP_QSPI_Init+0xa4>)
 8008752:	2210      	movs	r2, #16
 8008754:	60da      	str	r2, [r3, #12]
 8008756:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800875a:	60bb      	str	r3, [r7, #8]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800875c:	68bb      	ldr	r3, [r7, #8]
 800875e:	fa93 f3a3 	rbit	r3, r3
 8008762:	607b      	str	r3, [r7, #4]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	60fb      	str	r3, [r7, #12]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	2b00      	cmp	r3, #0
 800876c:	d101      	bne.n	8008772 <BSP_QSPI_Init+0x4e>
  {
    return 32U;
 800876e:	2320      	movs	r3, #32
 8008770:	e003      	b.n	800877a <BSP_QSPI_Init+0x56>
  }
  return __builtin_clz(value);
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	fab3 f383 	clz	r3, r3
 8008778:	b2db      	uxtb	r3, r3
  QSPIHandle.Init.FlashSize          = POSITION_VAL(N25Q128A_FLASH_SIZE) - 1;
 800877a:	3b01      	subs	r3, #1
 800877c:	461a      	mov	r2, r3
 800877e:	4b12      	ldr	r3, [pc, #72]	; (80087c8 <BSP_QSPI_Init+0xa4>)
 8008780:	611a      	str	r2, [r3, #16]
  QSPIHandle.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8008782:	4b11      	ldr	r3, [pc, #68]	; (80087c8 <BSP_QSPI_Init+0xa4>)
 8008784:	2200      	movs	r2, #0
 8008786:	615a      	str	r2, [r3, #20]
  QSPIHandle.Init.ClockMode          = QSPI_CLOCK_MODE_0;
 8008788:	4b0f      	ldr	r3, [pc, #60]	; (80087c8 <BSP_QSPI_Init+0xa4>)
 800878a:	2200      	movs	r2, #0
 800878c:	619a      	str	r2, [r3, #24]

  if (HAL_QSPI_Init(&QSPIHandle) != HAL_OK)
 800878e:	480e      	ldr	r0, [pc, #56]	; (80087c8 <BSP_QSPI_Init+0xa4>)
 8008790:	f001 fcd4 	bl	800a13c <HAL_QSPI_Init>
 8008794:	4603      	mov	r3, r0
 8008796:	2b00      	cmp	r3, #0
 8008798:	d001      	beq.n	800879e <BSP_QSPI_Init+0x7a>
  {
    return QSPI_ERROR;
 800879a:	2301      	movs	r3, #1
 800879c:	e010      	b.n	80087c0 <BSP_QSPI_Init+0x9c>
  }

  /* QSPI memory reset */
  if (QSPI_ResetMemory(&QSPIHandle) != QSPI_OK)
 800879e:	480a      	ldr	r0, [pc, #40]	; (80087c8 <BSP_QSPI_Init+0xa4>)
 80087a0:	f000 f966 	bl	8008a70 <QSPI_ResetMemory>
 80087a4:	4603      	mov	r3, r0
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d001      	beq.n	80087ae <BSP_QSPI_Init+0x8a>
  {
    return QSPI_NOT_SUPPORTED;
 80087aa:	2304      	movs	r3, #4
 80087ac:	e008      	b.n	80087c0 <BSP_QSPI_Init+0x9c>
  }

  /* Configuration of the dummy cucles on QSPI memory side */
  if (QSPI_DummyCyclesCfg(&QSPIHandle) != QSPI_OK)
 80087ae:	4806      	ldr	r0, [pc, #24]	; (80087c8 <BSP_QSPI_Init+0xa4>)
 80087b0:	f000 f9a2 	bl	8008af8 <QSPI_DummyCyclesCfg>
 80087b4:	4603      	mov	r3, r0
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d001      	beq.n	80087be <BSP_QSPI_Init+0x9a>
  {
    return QSPI_NOT_SUPPORTED;
 80087ba:	2304      	movs	r3, #4
 80087bc:	e000      	b.n	80087c0 <BSP_QSPI_Init+0x9c>
  }

  return QSPI_OK;
 80087be:	2300      	movs	r3, #0
}
 80087c0:	4618      	mov	r0, r3
 80087c2:	3710      	adds	r7, #16
 80087c4:	46bd      	mov	sp, r7
 80087c6:	bd80      	pop	{r7, pc}
 80087c8:	20000424 	.word	0x20000424
 80087cc:	a0001000 	.word	0xa0001000

080087d0 <BSP_QSPI_Read>:
  * @param  ReadAddr: Read start address
  * @param  Size: Size of data to read
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Read(uint8_t *pData, uint32_t ReadAddr, uint32_t Size)
{
 80087d0:	b580      	push	{r7, lr}
 80087d2:	b092      	sub	sp, #72	; 0x48
 80087d4:	af00      	add	r7, sp, #0
 80087d6:	60f8      	str	r0, [r7, #12]
 80087d8:	60b9      	str	r1, [r7, #8]
 80087da:	607a      	str	r2, [r7, #4]
  QSPI_CommandTypeDef sCommand;

  /* Initialize the read command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80087dc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80087e0:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.Instruction       = QUAD_INOUT_FAST_READ_CMD;
 80087e2:	23eb      	movs	r3, #235	; 0xeb
 80087e4:	613b      	str	r3, [r7, #16]
  sCommand.AddressMode       = QSPI_ADDRESS_4_LINES;
 80087e6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80087ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 80087ec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80087f0:	61fb      	str	r3, [r7, #28]
  sCommand.Address           = ReadAddr;
 80087f2:	68bb      	ldr	r3, [r7, #8]
 80087f4:	617b      	str	r3, [r7, #20]
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80087f6:	2300      	movs	r3, #0
 80087f8:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.DataMode          = QSPI_DATA_4_LINES;
 80087fa:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 80087fe:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DummyCycles       = N25Q128A_DUMMY_CYCLES_READ_QUAD;
 8008800:	230a      	movs	r3, #10
 8008802:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.NbData            = Size;
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8008808:	2300      	movs	r3, #0
 800880a:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 800880c:	2300      	movs	r3, #0
 800880e:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8008810:	2300      	movs	r3, #0
 8008812:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8008814:	f107 0310 	add.w	r3, r7, #16
 8008818:	f241 3288 	movw	r2, #5000	; 0x1388
 800881c:	4619      	mov	r1, r3
 800881e:	480c      	ldr	r0, [pc, #48]	; (8008850 <BSP_QSPI_Read+0x80>)
 8008820:	f001 fd26 	bl	800a270 <HAL_QSPI_Command>
 8008824:	4603      	mov	r3, r0
 8008826:	2b00      	cmp	r3, #0
 8008828:	d001      	beq.n	800882e <BSP_QSPI_Read+0x5e>
  {
    return QSPI_ERROR;
 800882a:	2301      	movs	r3, #1
 800882c:	e00b      	b.n	8008846 <BSP_QSPI_Read+0x76>
  }

  /* Reception of the data */
  if (HAL_QSPI_Receive(&QSPIHandle, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800882e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008832:	68f9      	ldr	r1, [r7, #12]
 8008834:	4806      	ldr	r0, [pc, #24]	; (8008850 <BSP_QSPI_Read+0x80>)
 8008836:	f001 fe10 	bl	800a45a <HAL_QSPI_Receive>
 800883a:	4603      	mov	r3, r0
 800883c:	2b00      	cmp	r3, #0
 800883e:	d001      	beq.n	8008844 <BSP_QSPI_Read+0x74>
  {
    return QSPI_ERROR;
 8008840:	2301      	movs	r3, #1
 8008842:	e000      	b.n	8008846 <BSP_QSPI_Read+0x76>
  }

  return QSPI_OK;
 8008844:	2300      	movs	r3, #0
}
 8008846:	4618      	mov	r0, r3
 8008848:	3748      	adds	r7, #72	; 0x48
 800884a:	46bd      	mov	sp, r7
 800884c:	bd80      	pop	{r7, pc}
 800884e:	bf00      	nop
 8008850:	20000424 	.word	0x20000424

08008854 <BSP_QSPI_Write>:
  * @param  WriteAddr: Write start address
  * @param  Size: Size of data to write
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Write(uint8_t *pData, uint32_t WriteAddr, uint32_t Size)
{
 8008854:	b580      	push	{r7, lr}
 8008856:	b096      	sub	sp, #88	; 0x58
 8008858:	af00      	add	r7, sp, #0
 800885a:	60f8      	str	r0, [r7, #12]
 800885c:	60b9      	str	r1, [r7, #8]
 800885e:	607a      	str	r2, [r7, #4]
  QSPI_CommandTypeDef sCommand;
  uint32_t end_addr, current_size, current_addr;

  /* Calculation of the size between the write address and the end of the page */
  current_size = N25Q128A_PAGE_SIZE - (WriteAddr % N25Q128A_PAGE_SIZE);
 8008860:	68bb      	ldr	r3, [r7, #8]
 8008862:	b2db      	uxtb	r3, r3
 8008864:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8008868:	657b      	str	r3, [r7, #84]	; 0x54

  /* Check if the size of the data is less than the remaining place in the page */
  if (current_size > Size)
 800886a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	429a      	cmp	r2, r3
 8008870:	d901      	bls.n	8008876 <BSP_QSPI_Write+0x22>
  {
    current_size = Size;
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	657b      	str	r3, [r7, #84]	; 0x54
  }

  /* Initialize the address variables */
  current_addr = WriteAddr;
 8008876:	68bb      	ldr	r3, [r7, #8]
 8008878:	653b      	str	r3, [r7, #80]	; 0x50
  end_addr = WriteAddr + Size;
 800887a:	68ba      	ldr	r2, [r7, #8]
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	4413      	add	r3, r2
 8008880:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* Initialize the program command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8008882:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008886:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.Instruction       = EXT_QUAD_IN_FAST_PROG_CMD;
 8008888:	2312      	movs	r3, #18
 800888a:	617b      	str	r3, [r7, #20]
  sCommand.AddressMode       = QSPI_ADDRESS_4_LINES;
 800888c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8008890:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 8008892:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008896:	623b      	str	r3, [r7, #32]
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8008898:	2300      	movs	r3, #0
 800889a:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DataMode          = QSPI_DATA_4_LINES;
 800889c:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 80088a0:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DummyCycles       = 0;
 80088a2:	2300      	movs	r3, #0
 80088a4:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80088a6:	2300      	movs	r3, #0
 80088a8:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80088aa:	2300      	movs	r3, #0
 80088ac:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80088ae:	2300      	movs	r3, #0
 80088b0:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Perform the write page by page */
  do
  {
    sCommand.Address = current_addr;
 80088b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80088b4:	61bb      	str	r3, [r7, #24]
    sCommand.NbData  = current_size;
 80088b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80088b8:	63fb      	str	r3, [r7, #60]	; 0x3c

    /* Enable write operations */
    if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 80088ba:	4824      	ldr	r0, [pc, #144]	; (800894c <BSP_QSPI_Write+0xf8>)
 80088bc:	f000 f99a 	bl	8008bf4 <QSPI_WriteEnable>
 80088c0:	4603      	mov	r3, r0
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d001      	beq.n	80088ca <BSP_QSPI_Write+0x76>
    {
      return QSPI_ERROR;
 80088c6:	2301      	movs	r3, #1
 80088c8:	e03b      	b.n	8008942 <BSP_QSPI_Write+0xee>
    }

    /* Configure the command */
    if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80088ca:	f107 0314 	add.w	r3, r7, #20
 80088ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80088d2:	4619      	mov	r1, r3
 80088d4:	481d      	ldr	r0, [pc, #116]	; (800894c <BSP_QSPI_Write+0xf8>)
 80088d6:	f001 fccb 	bl	800a270 <HAL_QSPI_Command>
 80088da:	4603      	mov	r3, r0
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d001      	beq.n	80088e4 <BSP_QSPI_Write+0x90>
    {
      return QSPI_ERROR;
 80088e0:	2301      	movs	r3, #1
 80088e2:	e02e      	b.n	8008942 <BSP_QSPI_Write+0xee>
    }

    /* Transmission of the data */
    if (HAL_QSPI_Transmit(&QSPIHandle, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80088e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80088e8:	68f9      	ldr	r1, [r7, #12]
 80088ea:	4818      	ldr	r0, [pc, #96]	; (800894c <BSP_QSPI_Write+0xf8>)
 80088ec:	f001 fd1e 	bl	800a32c <HAL_QSPI_Transmit>
 80088f0:	4603      	mov	r3, r0
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d001      	beq.n	80088fa <BSP_QSPI_Write+0xa6>
    {
      return QSPI_ERROR;
 80088f6:	2301      	movs	r3, #1
 80088f8:	e023      	b.n	8008942 <BSP_QSPI_Write+0xee>
    }

    /* Configure automatic polling mode to wait for end of program */
    if (QSPI_AutoPollingMemReady(&QSPIHandle, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 80088fa:	f241 3188 	movw	r1, #5000	; 0x1388
 80088fe:	4813      	ldr	r0, [pc, #76]	; (800894c <BSP_QSPI_Write+0xf8>)
 8008900:	f000 f9c4 	bl	8008c8c <QSPI_AutoPollingMemReady>
 8008904:	4603      	mov	r3, r0
 8008906:	2b00      	cmp	r3, #0
 8008908:	d001      	beq.n	800890e <BSP_QSPI_Write+0xba>
    {
      return QSPI_ERROR;
 800890a:	2301      	movs	r3, #1
 800890c:	e019      	b.n	8008942 <BSP_QSPI_Write+0xee>
    }

    /* Update the address and size variables for next page programming */
    current_addr += current_size;
 800890e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008910:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008912:	4413      	add	r3, r2
 8008914:	653b      	str	r3, [r7, #80]	; 0x50
    pData += current_size;
 8008916:	68fa      	ldr	r2, [r7, #12]
 8008918:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800891a:	4413      	add	r3, r2
 800891c:	60fb      	str	r3, [r7, #12]
    current_size = ((current_addr + N25Q128A_PAGE_SIZE) > end_addr) ? (end_addr - current_addr) : N25Q128A_PAGE_SIZE;
 800891e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008920:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8008924:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008926:	429a      	cmp	r2, r3
 8008928:	d203      	bcs.n	8008932 <BSP_QSPI_Write+0xde>
 800892a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800892c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800892e:	1ad3      	subs	r3, r2, r3
 8008930:	e001      	b.n	8008936 <BSP_QSPI_Write+0xe2>
 8008932:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008936:	657b      	str	r3, [r7, #84]	; 0x54
  }
  while (current_addr < end_addr);
 8008938:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800893a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800893c:	429a      	cmp	r2, r3
 800893e:	d3b8      	bcc.n	80088b2 <BSP_QSPI_Write+0x5e>

  return QSPI_OK;
 8008940:	2300      	movs	r3, #0
}
 8008942:	4618      	mov	r0, r3
 8008944:	3758      	adds	r7, #88	; 0x58
 8008946:	46bd      	mov	sp, r7
 8008948:	bd80      	pop	{r7, pc}
 800894a:	bf00      	nop
 800894c:	20000424 	.word	0x20000424

08008950 <BSP_QSPI_Erase_Block>:
  * @brief  Erases the specified block of the QSPI memory.
  * @param  BlockAddress: Block address to erase
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Erase_Block(uint32_t BlockAddress)
{
 8008950:	b580      	push	{r7, lr}
 8008952:	b090      	sub	sp, #64	; 0x40
 8008954:	af00      	add	r7, sp, #0
 8008956:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef sCommand;

  /* Initialize the erase command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8008958:	f44f 7380 	mov.w	r3, #256	; 0x100
 800895c:	623b      	str	r3, [r7, #32]
  sCommand.Instruction       = SUBSECTOR_ERASE_CMD;
 800895e:	2320      	movs	r3, #32
 8008960:	60bb      	str	r3, [r7, #8]
  sCommand.AddressMode       = QSPI_ADDRESS_1_LINE;
 8008962:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008966:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 8008968:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800896c:	617b      	str	r3, [r7, #20]
  sCommand.Address           = BlockAddress;
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	60fb      	str	r3, [r7, #12]
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8008972:	2300      	movs	r3, #0
 8008974:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DataMode          = QSPI_DATA_NONE;
 8008976:	2300      	movs	r3, #0
 8008978:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.DummyCycles       = 0;
 800897a:	2300      	movs	r3, #0
 800897c:	61fb      	str	r3, [r7, #28]
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 800897e:	2300      	movs	r3, #0
 8008980:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8008982:	2300      	movs	r3, #0
 8008984:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8008986:	2300      	movs	r3, #0
 8008988:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Enable write operations */
  if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 800898a:	4812      	ldr	r0, [pc, #72]	; (80089d4 <BSP_QSPI_Erase_Block+0x84>)
 800898c:	f000 f932 	bl	8008bf4 <QSPI_WriteEnable>
 8008990:	4603      	mov	r3, r0
 8008992:	2b00      	cmp	r3, #0
 8008994:	d001      	beq.n	800899a <BSP_QSPI_Erase_Block+0x4a>
  {
    return QSPI_ERROR;
 8008996:	2301      	movs	r3, #1
 8008998:	e017      	b.n	80089ca <BSP_QSPI_Erase_Block+0x7a>
  }

  /* Send the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800899a:	f107 0308 	add.w	r3, r7, #8
 800899e:	f241 3288 	movw	r2, #5000	; 0x1388
 80089a2:	4619      	mov	r1, r3
 80089a4:	480b      	ldr	r0, [pc, #44]	; (80089d4 <BSP_QSPI_Erase_Block+0x84>)
 80089a6:	f001 fc63 	bl	800a270 <HAL_QSPI_Command>
 80089aa:	4603      	mov	r3, r0
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d001      	beq.n	80089b4 <BSP_QSPI_Erase_Block+0x64>
  {
    return QSPI_ERROR;
 80089b0:	2301      	movs	r3, #1
 80089b2:	e00a      	b.n	80089ca <BSP_QSPI_Erase_Block+0x7a>
  }

  /* Configure automatic polling mode to wait for end of erase */
  if (QSPI_AutoPollingMemReady(&QSPIHandle, N25Q128A_SUBSECTOR_ERASE_MAX_TIME) != QSPI_OK)
 80089b4:	f44f 7148 	mov.w	r1, #800	; 0x320
 80089b8:	4806      	ldr	r0, [pc, #24]	; (80089d4 <BSP_QSPI_Erase_Block+0x84>)
 80089ba:	f000 f967 	bl	8008c8c <QSPI_AutoPollingMemReady>
 80089be:	4603      	mov	r3, r0
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d001      	beq.n	80089c8 <BSP_QSPI_Erase_Block+0x78>
  {
    return QSPI_ERROR;
 80089c4:	2301      	movs	r3, #1
 80089c6:	e000      	b.n	80089ca <BSP_QSPI_Erase_Block+0x7a>
  }

  return QSPI_OK;
 80089c8:	2300      	movs	r3, #0
}
 80089ca:	4618      	mov	r0, r3
 80089cc:	3740      	adds	r7, #64	; 0x40
 80089ce:	46bd      	mov	sp, r7
 80089d0:	bd80      	pop	{r7, pc}
 80089d2:	bf00      	nop
 80089d4:	20000424 	.word	0x20000424

080089d8 <QSPI_MspInit>:
/**
  * @brief  Initializes the QSPI MSP.
  * @retval None
  */
static void QSPI_MspInit(void)
{
 80089d8:	b580      	push	{r7, lr}
 80089da:	b088      	sub	sp, #32
 80089dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable the QuadSPI memory interface clock */
  __HAL_RCC_QSPI_CLK_ENABLE();
 80089de:	4b22      	ldr	r3, [pc, #136]	; (8008a68 <QSPI_MspInit+0x90>)
 80089e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80089e2:	4a21      	ldr	r2, [pc, #132]	; (8008a68 <QSPI_MspInit+0x90>)
 80089e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80089e8:	6513      	str	r3, [r2, #80]	; 0x50
 80089ea:	4b1f      	ldr	r3, [pc, #124]	; (8008a68 <QSPI_MspInit+0x90>)
 80089ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80089ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80089f2:	60bb      	str	r3, [r7, #8]
 80089f4:	68bb      	ldr	r3, [r7, #8]

  /* Reset the QuadSPI memory interface */
  __HAL_RCC_QSPI_FORCE_RESET();
 80089f6:	4b1c      	ldr	r3, [pc, #112]	; (8008a68 <QSPI_MspInit+0x90>)
 80089f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089fa:	4a1b      	ldr	r2, [pc, #108]	; (8008a68 <QSPI_MspInit+0x90>)
 80089fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008a00:	6313      	str	r3, [r2, #48]	; 0x30
  __HAL_RCC_QSPI_RELEASE_RESET();
 8008a02:	4b19      	ldr	r3, [pc, #100]	; (8008a68 <QSPI_MspInit+0x90>)
 8008a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a06:	4a18      	ldr	r2, [pc, #96]	; (8008a68 <QSPI_MspInit+0x90>)
 8008a08:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008a0c:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable GPIO clocks */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8008a0e:	4b16      	ldr	r3, [pc, #88]	; (8008a68 <QSPI_MspInit+0x90>)
 8008a10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008a12:	4a15      	ldr	r2, [pc, #84]	; (8008a68 <QSPI_MspInit+0x90>)
 8008a14:	f043 0310 	orr.w	r3, r3, #16
 8008a18:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008a1a:	4b13      	ldr	r3, [pc, #76]	; (8008a68 <QSPI_MspInit+0x90>)
 8008a1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008a1e:	f003 0310 	and.w	r3, r3, #16
 8008a22:	607b      	str	r3, [r7, #4]
 8008a24:	687b      	ldr	r3, [r7, #4]

  /* QSPI CS GPIO pin configuration  */
  GPIO_InitStruct.Pin       = GPIO_PIN_11;
 8008a26:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008a2a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8008a2c:	2302      	movs	r3, #2
 8008a2e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8008a30:	2301      	movs	r3, #1
 8008a32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8008a34:	2303      	movs	r3, #3
 8008a36:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8008a38:	230a      	movs	r3, #10
 8008a3a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8008a3c:	f107 030c 	add.w	r3, r7, #12
 8008a40:	4619      	mov	r1, r3
 8008a42:	480a      	ldr	r0, [pc, #40]	; (8008a6c <QSPI_MspInit+0x94>)
 8008a44:	f000 fcfe 	bl	8009444 <HAL_GPIO_Init>

  /* QSPI CLK, D0, D1, D2 and D3 GPIO pins configuration  */
  GPIO_InitStruct.Pin       = (GPIO_PIN_10 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15);
 8008a48:	f44f 4374 	mov.w	r3, #62464	; 0xf400
 8008a4c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8008a4e:	2300      	movs	r3, #0
 8008a50:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8008a52:	f107 030c 	add.w	r3, r7, #12
 8008a56:	4619      	mov	r1, r3
 8008a58:	4804      	ldr	r0, [pc, #16]	; (8008a6c <QSPI_MspInit+0x94>)
 8008a5a:	f000 fcf3 	bl	8009444 <HAL_GPIO_Init>
}
 8008a5e:	bf00      	nop
 8008a60:	3720      	adds	r7, #32
 8008a62:	46bd      	mov	sp, r7
 8008a64:	bd80      	pop	{r7, pc}
 8008a66:	bf00      	nop
 8008a68:	40021000 	.word	0x40021000
 8008a6c:	48001000 	.word	0x48001000

08008a70 <QSPI_ResetMemory>:
  * @brief  This function reset the QSPI memory.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint8_t QSPI_ResetMemory(QSPI_HandleTypeDef *hqspi)
{
 8008a70:	b580      	push	{r7, lr}
 8008a72:	b090      	sub	sp, #64	; 0x40
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef sCommand;

  /* Initialize the reset enable command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8008a78:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008a7c:	623b      	str	r3, [r7, #32]
  sCommand.Instruction       = RESET_ENABLE_CMD;
 8008a7e:	2366      	movs	r3, #102	; 0x66
 8008a80:	60bb      	str	r3, [r7, #8]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8008a82:	2300      	movs	r3, #0
 8008a84:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8008a86:	2300      	movs	r3, #0
 8008a88:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DataMode          = QSPI_DATA_NONE;
 8008a8a:	2300      	movs	r3, #0
 8008a8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.DummyCycles       = 0;
 8008a8e:	2300      	movs	r3, #0
 8008a90:	61fb      	str	r3, [r7, #28]
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8008a92:	2300      	movs	r3, #0
 8008a94:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8008a96:	2300      	movs	r3, #0
 8008a98:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8008a9a:	2300      	movs	r3, #0
 8008a9c:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Send the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8008a9e:	f107 0308 	add.w	r3, r7, #8
 8008aa2:	f241 3288 	movw	r2, #5000	; 0x1388
 8008aa6:	4619      	mov	r1, r3
 8008aa8:	4812      	ldr	r0, [pc, #72]	; (8008af4 <QSPI_ResetMemory+0x84>)
 8008aaa:	f001 fbe1 	bl	800a270 <HAL_QSPI_Command>
 8008aae:	4603      	mov	r3, r0
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d001      	beq.n	8008ab8 <QSPI_ResetMemory+0x48>
  {
    return QSPI_ERROR;
 8008ab4:	2301      	movs	r3, #1
 8008ab6:	e019      	b.n	8008aec <QSPI_ResetMemory+0x7c>
  }

  /* Send the reset memory command */
  sCommand.Instruction = RESET_MEMORY_CMD;
 8008ab8:	2399      	movs	r3, #153	; 0x99
 8008aba:	60bb      	str	r3, [r7, #8]
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8008abc:	f107 0308 	add.w	r3, r7, #8
 8008ac0:	f241 3288 	movw	r2, #5000	; 0x1388
 8008ac4:	4619      	mov	r1, r3
 8008ac6:	480b      	ldr	r0, [pc, #44]	; (8008af4 <QSPI_ResetMemory+0x84>)
 8008ac8:	f001 fbd2 	bl	800a270 <HAL_QSPI_Command>
 8008acc:	4603      	mov	r3, r0
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d001      	beq.n	8008ad6 <QSPI_ResetMemory+0x66>
  {
    return QSPI_ERROR;
 8008ad2:	2301      	movs	r3, #1
 8008ad4:	e00a      	b.n	8008aec <QSPI_ResetMemory+0x7c>
  }

  /* Configure automatic polling mode to wait the memory is ready */
  if (QSPI_AutoPollingMemReady(&QSPIHandle, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8008ad6:	f241 3188 	movw	r1, #5000	; 0x1388
 8008ada:	4806      	ldr	r0, [pc, #24]	; (8008af4 <QSPI_ResetMemory+0x84>)
 8008adc:	f000 f8d6 	bl	8008c8c <QSPI_AutoPollingMemReady>
 8008ae0:	4603      	mov	r3, r0
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d001      	beq.n	8008aea <QSPI_ResetMemory+0x7a>
  {
    return QSPI_ERROR;
 8008ae6:	2301      	movs	r3, #1
 8008ae8:	e000      	b.n	8008aec <QSPI_ResetMemory+0x7c>
  }

  return QSPI_OK;
 8008aea:	2300      	movs	r3, #0
}
 8008aec:	4618      	mov	r0, r3
 8008aee:	3740      	adds	r7, #64	; 0x40
 8008af0:	46bd      	mov	sp, r7
 8008af2:	bd80      	pop	{r7, pc}
 8008af4:	20000424 	.word	0x20000424

08008af8 <QSPI_DummyCyclesCfg>:
  * @brief  This function configure the dummy cycles on memory side.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint8_t QSPI_DummyCyclesCfg(QSPI_HandleTypeDef *hqspi)
{
 8008af8:	b580      	push	{r7, lr}
 8008afa:	b094      	sub	sp, #80	; 0x50
 8008afc:	af00      	add	r7, sp, #0
 8008afe:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef sCommand;
  uint8_t reg;

  /* Initialize the read volatile configuration register command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8008b00:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008b04:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.Instruction       = READ_VOL_CFG_REG_CMD;
 8008b06:	2385      	movs	r3, #133	; 0x85
 8008b08:	60fb      	str	r3, [r7, #12]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8008b0a:	2300      	movs	r3, #0
 8008b0c:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8008b0e:	2300      	movs	r3, #0
 8008b10:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.DataMode          = QSPI_DATA_1_LINE;
 8008b12:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008b16:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.DummyCycles       = 0;
 8008b18:	2300      	movs	r3, #0
 8008b1a:	623b      	str	r3, [r7, #32]
  sCommand.NbData            = 1;
 8008b1c:	2301      	movs	r3, #1
 8008b1e:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8008b20:	2300      	movs	r3, #0
 8008b22:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8008b24:	2300      	movs	r3, #0
 8008b26:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8008b28:	2300      	movs	r3, #0
 8008b2a:	643b      	str	r3, [r7, #64]	; 0x40

  /* Configure the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8008b2c:	f107 030c 	add.w	r3, r7, #12
 8008b30:	f241 3288 	movw	r2, #5000	; 0x1388
 8008b34:	4619      	mov	r1, r3
 8008b36:	482e      	ldr	r0, [pc, #184]	; (8008bf0 <QSPI_DummyCyclesCfg+0xf8>)
 8008b38:	f001 fb9a 	bl	800a270 <HAL_QSPI_Command>
 8008b3c:	4603      	mov	r3, r0
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d001      	beq.n	8008b46 <QSPI_DummyCyclesCfg+0x4e>
  {
    return QSPI_ERROR;
 8008b42:	2301      	movs	r3, #1
 8008b44:	e04f      	b.n	8008be6 <QSPI_DummyCyclesCfg+0xee>
  }

  /* Reception of the data */
  if (HAL_QSPI_Receive(&QSPIHandle, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8008b46:	f107 030b 	add.w	r3, r7, #11
 8008b4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8008b4e:	4619      	mov	r1, r3
 8008b50:	4827      	ldr	r0, [pc, #156]	; (8008bf0 <QSPI_DummyCyclesCfg+0xf8>)
 8008b52:	f001 fc82 	bl	800a45a <HAL_QSPI_Receive>
 8008b56:	4603      	mov	r3, r0
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d001      	beq.n	8008b60 <QSPI_DummyCyclesCfg+0x68>
  {
    return QSPI_ERROR;
 8008b5c:	2301      	movs	r3, #1
 8008b5e:	e042      	b.n	8008be6 <QSPI_DummyCyclesCfg+0xee>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 8008b60:	4823      	ldr	r0, [pc, #140]	; (8008bf0 <QSPI_DummyCyclesCfg+0xf8>)
 8008b62:	f000 f847 	bl	8008bf4 <QSPI_WriteEnable>
 8008b66:	4603      	mov	r3, r0
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d001      	beq.n	8008b70 <QSPI_DummyCyclesCfg+0x78>
  {
    return QSPI_ERROR;
 8008b6c:	2301      	movs	r3, #1
 8008b6e:	e03a      	b.n	8008be6 <QSPI_DummyCyclesCfg+0xee>
  }

  /* Update volatile configuration register (with new dummy cycles) */
  sCommand.Instruction = WRITE_VOL_CFG_REG_CMD;
 8008b70:	2381      	movs	r3, #129	; 0x81
 8008b72:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(reg, N25Q128A_VCR_NB_DUMMY, (N25Q128A_DUMMY_CYCLES_READ_QUAD << POSITION_VAL(N25Q128A_VCR_NB_DUMMY)));
 8008b74:	7afb      	ldrb	r3, [r7, #11]
 8008b76:	b25b      	sxtb	r3, r3
 8008b78:	f003 030f 	and.w	r3, r3, #15
 8008b7c:	b25a      	sxtb	r2, r3
 8008b7e:	23f0      	movs	r3, #240	; 0xf0
 8008b80:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008b82:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008b84:	fa93 f3a3 	rbit	r3, r3
 8008b88:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 8008b8a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008b8c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (value == 0U)
 8008b8e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d101      	bne.n	8008b98 <QSPI_DummyCyclesCfg+0xa0>
    return 32U;
 8008b94:	2320      	movs	r3, #32
 8008b96:	e003      	b.n	8008ba0 <QSPI_DummyCyclesCfg+0xa8>
  return __builtin_clz(value);
 8008b98:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008b9a:	fab3 f383 	clz	r3, r3
 8008b9e:	b2db      	uxtb	r3, r3
 8008ba0:	4619      	mov	r1, r3
 8008ba2:	230a      	movs	r3, #10
 8008ba4:	408b      	lsls	r3, r1
 8008ba6:	b25b      	sxtb	r3, r3
 8008ba8:	4313      	orrs	r3, r2
 8008baa:	b25b      	sxtb	r3, r3
 8008bac:	b2db      	uxtb	r3, r3
 8008bae:	72fb      	strb	r3, [r7, #11]

  /* Configure the write volatile configuration register command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8008bb0:	f107 030c 	add.w	r3, r7, #12
 8008bb4:	f241 3288 	movw	r2, #5000	; 0x1388
 8008bb8:	4619      	mov	r1, r3
 8008bba:	480d      	ldr	r0, [pc, #52]	; (8008bf0 <QSPI_DummyCyclesCfg+0xf8>)
 8008bbc:	f001 fb58 	bl	800a270 <HAL_QSPI_Command>
 8008bc0:	4603      	mov	r3, r0
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d001      	beq.n	8008bca <QSPI_DummyCyclesCfg+0xd2>
  {
    return QSPI_ERROR;
 8008bc6:	2301      	movs	r3, #1
 8008bc8:	e00d      	b.n	8008be6 <QSPI_DummyCyclesCfg+0xee>
  }

  /* Transmission of the data */
  if (HAL_QSPI_Transmit(&QSPIHandle, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8008bca:	f107 030b 	add.w	r3, r7, #11
 8008bce:	f241 3288 	movw	r2, #5000	; 0x1388
 8008bd2:	4619      	mov	r1, r3
 8008bd4:	4806      	ldr	r0, [pc, #24]	; (8008bf0 <QSPI_DummyCyclesCfg+0xf8>)
 8008bd6:	f001 fba9 	bl	800a32c <HAL_QSPI_Transmit>
 8008bda:	4603      	mov	r3, r0
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d001      	beq.n	8008be4 <QSPI_DummyCyclesCfg+0xec>
  {
    return QSPI_ERROR;
 8008be0:	2301      	movs	r3, #1
 8008be2:	e000      	b.n	8008be6 <QSPI_DummyCyclesCfg+0xee>
  }

  return QSPI_OK;
 8008be4:	2300      	movs	r3, #0
}
 8008be6:	4618      	mov	r0, r3
 8008be8:	3750      	adds	r7, #80	; 0x50
 8008bea:	46bd      	mov	sp, r7
 8008bec:	bd80      	pop	{r7, pc}
 8008bee:	bf00      	nop
 8008bf0:	20000424 	.word	0x20000424

08008bf4 <QSPI_WriteEnable>:
  * @brief  This function send a Write Enable and wait it is effective.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint8_t QSPI_WriteEnable(QSPI_HandleTypeDef *hqspi)
{
 8008bf4:	b580      	push	{r7, lr}
 8008bf6:	b096      	sub	sp, #88	; 0x58
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef     sCommand;
  QSPI_AutoPollingTypeDef sConfig;

  /* Enable write operations */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8008bfc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008c00:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.Instruction       = WRITE_ENABLE_CMD;
 8008c02:	2306      	movs	r3, #6
 8008c04:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8008c06:	2300      	movs	r3, #0
 8008c08:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8008c0a:	2300      	movs	r3, #0
 8008c0c:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DataMode          = QSPI_DATA_NONE;
 8008c0e:	2300      	movs	r3, #0
 8008c10:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.DummyCycles       = 0;
 8008c12:	2300      	movs	r3, #0
 8008c14:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8008c16:	2300      	movs	r3, #0
 8008c18:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8008c1e:	2300      	movs	r3, #0
 8008c20:	657b      	str	r3, [r7, #84]	; 0x54

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8008c22:	f107 0320 	add.w	r3, r7, #32
 8008c26:	f241 3288 	movw	r2, #5000	; 0x1388
 8008c2a:	4619      	mov	r1, r3
 8008c2c:	4816      	ldr	r0, [pc, #88]	; (8008c88 <QSPI_WriteEnable+0x94>)
 8008c2e:	f001 fb1f 	bl	800a270 <HAL_QSPI_Command>
 8008c32:	4603      	mov	r3, r0
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d001      	beq.n	8008c3c <QSPI_WriteEnable+0x48>
  {
    return QSPI_ERROR;
 8008c38:	2301      	movs	r3, #1
 8008c3a:	e020      	b.n	8008c7e <QSPI_WriteEnable+0x8a>
  }

  /* Configure automatic polling mode to wait for write enabling */
  sConfig.Match           = N25Q128A_SR_WREN;
 8008c3c:	2302      	movs	r3, #2
 8008c3e:	60bb      	str	r3, [r7, #8]
  sConfig.Mask            = N25Q128A_SR_WREN;
 8008c40:	2302      	movs	r3, #2
 8008c42:	60fb      	str	r3, [r7, #12]
  sConfig.MatchMode       = QSPI_MATCH_MODE_AND;
 8008c44:	2300      	movs	r3, #0
 8008c46:	61bb      	str	r3, [r7, #24]
  sConfig.StatusBytesSize = 1;
 8008c48:	2301      	movs	r3, #1
 8008c4a:	617b      	str	r3, [r7, #20]
  sConfig.Interval        = 0x10;
 8008c4c:	2310      	movs	r3, #16
 8008c4e:	613b      	str	r3, [r7, #16]
  sConfig.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 8008c50:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8008c54:	61fb      	str	r3, [r7, #28]

  sCommand.Instruction    = READ_STATUS_REG_CMD;
 8008c56:	2305      	movs	r3, #5
 8008c58:	623b      	str	r3, [r7, #32]
  sCommand.DataMode       = QSPI_DATA_1_LINE;
 8008c5a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008c5e:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_QSPI_AutoPolling(&QSPIHandle, &sCommand, &sConfig, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8008c60:	f107 0208 	add.w	r2, r7, #8
 8008c64:	f107 0120 	add.w	r1, r7, #32
 8008c68:	f241 3388 	movw	r3, #5000	; 0x1388
 8008c6c:	4806      	ldr	r0, [pc, #24]	; (8008c88 <QSPI_WriteEnable+0x94>)
 8008c6e:	f001 fc96 	bl	800a59e <HAL_QSPI_AutoPolling>
 8008c72:	4603      	mov	r3, r0
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d001      	beq.n	8008c7c <QSPI_WriteEnable+0x88>
  {
    return QSPI_ERROR;
 8008c78:	2301      	movs	r3, #1
 8008c7a:	e000      	b.n	8008c7e <QSPI_WriteEnable+0x8a>
  }

  return QSPI_OK;
 8008c7c:	2300      	movs	r3, #0
}
 8008c7e:	4618      	mov	r0, r3
 8008c80:	3758      	adds	r7, #88	; 0x58
 8008c82:	46bd      	mov	sp, r7
 8008c84:	bd80      	pop	{r7, pc}
 8008c86:	bf00      	nop
 8008c88:	20000424 	.word	0x20000424

08008c8c <QSPI_AutoPollingMemReady>:
  * @param  hqspi: QSPI handle
  * @param  Timeout: Timeout for auto-polling
  * @retval None
  */
static uint8_t QSPI_AutoPollingMemReady(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8008c8c:	b580      	push	{r7, lr}
 8008c8e:	b096      	sub	sp, #88	; 0x58
 8008c90:	af00      	add	r7, sp, #0
 8008c92:	6078      	str	r0, [r7, #4]
 8008c94:	6039      	str	r1, [r7, #0]
  QSPI_CommandTypeDef     sCommand;
  QSPI_AutoPollingTypeDef sConfig;

  /* Configure automatic polling mode to wait for memory ready */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8008c96:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008c9a:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.Instruction       = READ_STATUS_REG_CMD;
 8008c9c:	2305      	movs	r3, #5
 8008c9e:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8008ca0:	2300      	movs	r3, #0
 8008ca2:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8008ca4:	2300      	movs	r3, #0
 8008ca6:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DataMode          = QSPI_DATA_1_LINE;
 8008ca8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008cac:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.DummyCycles       = 0;
 8008cae:	2300      	movs	r3, #0
 8008cb0:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8008cb2:	2300      	movs	r3, #0
 8008cb4:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8008cb6:	2300      	movs	r3, #0
 8008cb8:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8008cba:	2300      	movs	r3, #0
 8008cbc:	657b      	str	r3, [r7, #84]	; 0x54

  sConfig.Match           = 0;
 8008cbe:	2300      	movs	r3, #0
 8008cc0:	60bb      	str	r3, [r7, #8]
  sConfig.Mask            = N25Q128A_SR_WIP;
 8008cc2:	2301      	movs	r3, #1
 8008cc4:	60fb      	str	r3, [r7, #12]
  sConfig.MatchMode       = QSPI_MATCH_MODE_AND;
 8008cc6:	2300      	movs	r3, #0
 8008cc8:	61bb      	str	r3, [r7, #24]
  sConfig.StatusBytesSize = 1;
 8008cca:	2301      	movs	r3, #1
 8008ccc:	617b      	str	r3, [r7, #20]
  sConfig.Interval        = 0x10;
 8008cce:	2310      	movs	r3, #16
 8008cd0:	613b      	str	r3, [r7, #16]
  sConfig.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 8008cd2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8008cd6:	61fb      	str	r3, [r7, #28]

  if (HAL_QSPI_AutoPolling(&QSPIHandle, &sCommand, &sConfig, Timeout) != HAL_OK)
 8008cd8:	f107 0208 	add.w	r2, r7, #8
 8008cdc:	f107 0120 	add.w	r1, r7, #32
 8008ce0:	683b      	ldr	r3, [r7, #0]
 8008ce2:	4806      	ldr	r0, [pc, #24]	; (8008cfc <QSPI_AutoPollingMemReady+0x70>)
 8008ce4:	f001 fc5b 	bl	800a59e <HAL_QSPI_AutoPolling>
 8008ce8:	4603      	mov	r3, r0
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d001      	beq.n	8008cf2 <QSPI_AutoPollingMemReady+0x66>
  {
    return QSPI_ERROR;
 8008cee:	2301      	movs	r3, #1
 8008cf0:	e000      	b.n	8008cf4 <QSPI_AutoPollingMemReady+0x68>
  }

  return QSPI_OK;
 8008cf2:	2300      	movs	r3, #0
}
 8008cf4:	4618      	mov	r0, r3
 8008cf6:	3758      	adds	r7, #88	; 0x58
 8008cf8:	46bd      	mov	sp, r7
 8008cfa:	bd80      	pop	{r7, pc}
 8008cfc:	20000424 	.word	0x20000424

08008d00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8008d00:	b480      	push	{r7}
 8008d02:	b083      	sub	sp, #12
 8008d04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008d06:	4b0f      	ldr	r3, [pc, #60]	; (8008d44 <HAL_MspInit+0x44>)
 8008d08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008d0a:	4a0e      	ldr	r2, [pc, #56]	; (8008d44 <HAL_MspInit+0x44>)
 8008d0c:	f043 0301 	orr.w	r3, r3, #1
 8008d10:	6613      	str	r3, [r2, #96]	; 0x60
 8008d12:	4b0c      	ldr	r3, [pc, #48]	; (8008d44 <HAL_MspInit+0x44>)
 8008d14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008d16:	f003 0301 	and.w	r3, r3, #1
 8008d1a:	607b      	str	r3, [r7, #4]
 8008d1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8008d1e:	4b09      	ldr	r3, [pc, #36]	; (8008d44 <HAL_MspInit+0x44>)
 8008d20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008d22:	4a08      	ldr	r2, [pc, #32]	; (8008d44 <HAL_MspInit+0x44>)
 8008d24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008d28:	6593      	str	r3, [r2, #88]	; 0x58
 8008d2a:	4b06      	ldr	r3, [pc, #24]	; (8008d44 <HAL_MspInit+0x44>)
 8008d2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008d2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008d32:	603b      	str	r3, [r7, #0]
 8008d34:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8008d36:	bf00      	nop
 8008d38:	370c      	adds	r7, #12
 8008d3a:	46bd      	mov	sp, r7
 8008d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d40:	4770      	bx	lr
 8008d42:	bf00      	nop
 8008d44:	40021000 	.word	0x40021000

08008d48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008d48:	b480      	push	{r7}
 8008d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8008d4c:	e7fe      	b.n	8008d4c <NMI_Handler+0x4>

08008d4e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8008d4e:	b480      	push	{r7}
 8008d50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8008d52:	e7fe      	b.n	8008d52 <HardFault_Handler+0x4>

08008d54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008d54:	b480      	push	{r7}
 8008d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8008d58:	e7fe      	b.n	8008d58 <MemManage_Handler+0x4>

08008d5a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8008d5a:	b480      	push	{r7}
 8008d5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8008d5e:	e7fe      	b.n	8008d5e <BusFault_Handler+0x4>

08008d60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008d60:	b480      	push	{r7}
 8008d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8008d64:	e7fe      	b.n	8008d64 <UsageFault_Handler+0x4>

08008d66 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8008d66:	b480      	push	{r7}
 8008d68:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8008d6a:	bf00      	nop
 8008d6c:	46bd      	mov	sp, r7
 8008d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d72:	4770      	bx	lr

08008d74 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8008d74:	b480      	push	{r7}
 8008d76:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8008d78:	bf00      	nop
 8008d7a:	46bd      	mov	sp, r7
 8008d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d80:	4770      	bx	lr

08008d82 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8008d82:	b480      	push	{r7}
 8008d84:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8008d86:	bf00      	nop
 8008d88:	46bd      	mov	sp, r7
 8008d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8e:	4770      	bx	lr

08008d90 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8008d90:	b580      	push	{r7, lr}
 8008d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8008d94:	f000 f9ee 	bl	8009174 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8008d98:	bf00      	nop
 8008d9a:	bd80      	pop	{r7, pc}

08008d9c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8008d9c:	b480      	push	{r7}
 8008d9e:	af00      	add	r7, sp, #0
	return 1;
 8008da0:	2301      	movs	r3, #1
}
 8008da2:	4618      	mov	r0, r3
 8008da4:	46bd      	mov	sp, r7
 8008da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008daa:	4770      	bx	lr

08008dac <_kill>:

int _kill(int pid, int sig)
{
 8008dac:	b580      	push	{r7, lr}
 8008dae:	b082      	sub	sp, #8
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	6078      	str	r0, [r7, #4]
 8008db4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8008db6:	f005 f9e7 	bl	800e188 <__errno>
 8008dba:	4603      	mov	r3, r0
 8008dbc:	2216      	movs	r2, #22
 8008dbe:	601a      	str	r2, [r3, #0]
	return -1;
 8008dc0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008dc4:	4618      	mov	r0, r3
 8008dc6:	3708      	adds	r7, #8
 8008dc8:	46bd      	mov	sp, r7
 8008dca:	bd80      	pop	{r7, pc}

08008dcc <_exit>:

void _exit (int status)
{
 8008dcc:	b580      	push	{r7, lr}
 8008dce:	b082      	sub	sp, #8
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8008dd4:	f04f 31ff 	mov.w	r1, #4294967295
 8008dd8:	6878      	ldr	r0, [r7, #4]
 8008dda:	f7ff ffe7 	bl	8008dac <_kill>
	while (1) {}		/* Make sure we hang here */
 8008dde:	e7fe      	b.n	8008dde <_exit+0x12>

08008de0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8008de0:	b580      	push	{r7, lr}
 8008de2:	b086      	sub	sp, #24
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	60f8      	str	r0, [r7, #12]
 8008de8:	60b9      	str	r1, [r7, #8]
 8008dea:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008dec:	2300      	movs	r3, #0
 8008dee:	617b      	str	r3, [r7, #20]
 8008df0:	e00a      	b.n	8008e08 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8008df2:	f3af 8000 	nop.w
 8008df6:	4601      	mov	r1, r0
 8008df8:	68bb      	ldr	r3, [r7, #8]
 8008dfa:	1c5a      	adds	r2, r3, #1
 8008dfc:	60ba      	str	r2, [r7, #8]
 8008dfe:	b2ca      	uxtb	r2, r1
 8008e00:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008e02:	697b      	ldr	r3, [r7, #20]
 8008e04:	3301      	adds	r3, #1
 8008e06:	617b      	str	r3, [r7, #20]
 8008e08:	697a      	ldr	r2, [r7, #20]
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	429a      	cmp	r2, r3
 8008e0e:	dbf0      	blt.n	8008df2 <_read+0x12>
	}

return len;
 8008e10:	687b      	ldr	r3, [r7, #4]
}
 8008e12:	4618      	mov	r0, r3
 8008e14:	3718      	adds	r7, #24
 8008e16:	46bd      	mov	sp, r7
 8008e18:	bd80      	pop	{r7, pc}

08008e1a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8008e1a:	b580      	push	{r7, lr}
 8008e1c:	b086      	sub	sp, #24
 8008e1e:	af00      	add	r7, sp, #0
 8008e20:	60f8      	str	r0, [r7, #12]
 8008e22:	60b9      	str	r1, [r7, #8]
 8008e24:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008e26:	2300      	movs	r3, #0
 8008e28:	617b      	str	r3, [r7, #20]
 8008e2a:	e009      	b.n	8008e40 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8008e2c:	68bb      	ldr	r3, [r7, #8]
 8008e2e:	1c5a      	adds	r2, r3, #1
 8008e30:	60ba      	str	r2, [r7, #8]
 8008e32:	781b      	ldrb	r3, [r3, #0]
 8008e34:	4618      	mov	r0, r3
 8008e36:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008e3a:	697b      	ldr	r3, [r7, #20]
 8008e3c:	3301      	adds	r3, #1
 8008e3e:	617b      	str	r3, [r7, #20]
 8008e40:	697a      	ldr	r2, [r7, #20]
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	429a      	cmp	r2, r3
 8008e46:	dbf1      	blt.n	8008e2c <_write+0x12>
	}
	return len;
 8008e48:	687b      	ldr	r3, [r7, #4]
}
 8008e4a:	4618      	mov	r0, r3
 8008e4c:	3718      	adds	r7, #24
 8008e4e:	46bd      	mov	sp, r7
 8008e50:	bd80      	pop	{r7, pc}

08008e52 <_close>:

int _close(int file)
{
 8008e52:	b480      	push	{r7}
 8008e54:	b083      	sub	sp, #12
 8008e56:	af00      	add	r7, sp, #0
 8008e58:	6078      	str	r0, [r7, #4]
	return -1;
 8008e5a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008e5e:	4618      	mov	r0, r3
 8008e60:	370c      	adds	r7, #12
 8008e62:	46bd      	mov	sp, r7
 8008e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e68:	4770      	bx	lr

08008e6a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8008e6a:	b480      	push	{r7}
 8008e6c:	b083      	sub	sp, #12
 8008e6e:	af00      	add	r7, sp, #0
 8008e70:	6078      	str	r0, [r7, #4]
 8008e72:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8008e74:	683b      	ldr	r3, [r7, #0]
 8008e76:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8008e7a:	605a      	str	r2, [r3, #4]
	return 0;
 8008e7c:	2300      	movs	r3, #0
}
 8008e7e:	4618      	mov	r0, r3
 8008e80:	370c      	adds	r7, #12
 8008e82:	46bd      	mov	sp, r7
 8008e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e88:	4770      	bx	lr

08008e8a <_isatty>:

int _isatty(int file)
{
 8008e8a:	b480      	push	{r7}
 8008e8c:	b083      	sub	sp, #12
 8008e8e:	af00      	add	r7, sp, #0
 8008e90:	6078      	str	r0, [r7, #4]
	return 1;
 8008e92:	2301      	movs	r3, #1
}
 8008e94:	4618      	mov	r0, r3
 8008e96:	370c      	adds	r7, #12
 8008e98:	46bd      	mov	sp, r7
 8008e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e9e:	4770      	bx	lr

08008ea0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8008ea0:	b480      	push	{r7}
 8008ea2:	b085      	sub	sp, #20
 8008ea4:	af00      	add	r7, sp, #0
 8008ea6:	60f8      	str	r0, [r7, #12]
 8008ea8:	60b9      	str	r1, [r7, #8]
 8008eaa:	607a      	str	r2, [r7, #4]
	return 0;
 8008eac:	2300      	movs	r3, #0
}
 8008eae:	4618      	mov	r0, r3
 8008eb0:	3714      	adds	r7, #20
 8008eb2:	46bd      	mov	sp, r7
 8008eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb8:	4770      	bx	lr
	...

08008ebc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8008ebc:	b580      	push	{r7, lr}
 8008ebe:	b086      	sub	sp, #24
 8008ec0:	af00      	add	r7, sp, #0
 8008ec2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8008ec4:	4a14      	ldr	r2, [pc, #80]	; (8008f18 <_sbrk+0x5c>)
 8008ec6:	4b15      	ldr	r3, [pc, #84]	; (8008f1c <_sbrk+0x60>)
 8008ec8:	1ad3      	subs	r3, r2, r3
 8008eca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8008ecc:	697b      	ldr	r3, [r7, #20]
 8008ece:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8008ed0:	4b13      	ldr	r3, [pc, #76]	; (8008f20 <_sbrk+0x64>)
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d102      	bne.n	8008ede <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8008ed8:	4b11      	ldr	r3, [pc, #68]	; (8008f20 <_sbrk+0x64>)
 8008eda:	4a12      	ldr	r2, [pc, #72]	; (8008f24 <_sbrk+0x68>)
 8008edc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8008ede:	4b10      	ldr	r3, [pc, #64]	; (8008f20 <_sbrk+0x64>)
 8008ee0:	681a      	ldr	r2, [r3, #0]
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	4413      	add	r3, r2
 8008ee6:	693a      	ldr	r2, [r7, #16]
 8008ee8:	429a      	cmp	r2, r3
 8008eea:	d207      	bcs.n	8008efc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8008eec:	f005 f94c 	bl	800e188 <__errno>
 8008ef0:	4603      	mov	r3, r0
 8008ef2:	220c      	movs	r2, #12
 8008ef4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8008ef6:	f04f 33ff 	mov.w	r3, #4294967295
 8008efa:	e009      	b.n	8008f10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8008efc:	4b08      	ldr	r3, [pc, #32]	; (8008f20 <_sbrk+0x64>)
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8008f02:	4b07      	ldr	r3, [pc, #28]	; (8008f20 <_sbrk+0x64>)
 8008f04:	681a      	ldr	r2, [r3, #0]
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	4413      	add	r3, r2
 8008f0a:	4a05      	ldr	r2, [pc, #20]	; (8008f20 <_sbrk+0x64>)
 8008f0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8008f0e:	68fb      	ldr	r3, [r7, #12]
}
 8008f10:	4618      	mov	r0, r3
 8008f12:	3718      	adds	r7, #24
 8008f14:	46bd      	mov	sp, r7
 8008f16:	bd80      	pop	{r7, pc}
 8008f18:	20018000 	.word	0x20018000
 8008f1c:	00000400 	.word	0x00000400
 8008f20:	20000468 	.word	0x20000468
 8008f24:	20000508 	.word	0x20000508

08008f28 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8008f28:	b480      	push	{r7}
 8008f2a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8008f2c:	4b06      	ldr	r3, [pc, #24]	; (8008f48 <SystemInit+0x20>)
 8008f2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008f32:	4a05      	ldr	r2, [pc, #20]	; (8008f48 <SystemInit+0x20>)
 8008f34:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008f38:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8008f3c:	bf00      	nop
 8008f3e:	46bd      	mov	sp, r7
 8008f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f44:	4770      	bx	lr
 8008f46:	bf00      	nop
 8008f48:	e000ed00 	.word	0xe000ed00

08008f4c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8008f4c:	b580      	push	{r7, lr}
 8008f4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8008f50:	4b14      	ldr	r3, [pc, #80]	; (8008fa4 <MX_USART2_UART_Init+0x58>)
 8008f52:	4a15      	ldr	r2, [pc, #84]	; (8008fa8 <MX_USART2_UART_Init+0x5c>)
 8008f54:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8008f56:	4b13      	ldr	r3, [pc, #76]	; (8008fa4 <MX_USART2_UART_Init+0x58>)
 8008f58:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8008f5c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8008f5e:	4b11      	ldr	r3, [pc, #68]	; (8008fa4 <MX_USART2_UART_Init+0x58>)
 8008f60:	2200      	movs	r2, #0
 8008f62:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8008f64:	4b0f      	ldr	r3, [pc, #60]	; (8008fa4 <MX_USART2_UART_Init+0x58>)
 8008f66:	2200      	movs	r2, #0
 8008f68:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8008f6a:	4b0e      	ldr	r3, [pc, #56]	; (8008fa4 <MX_USART2_UART_Init+0x58>)
 8008f6c:	2200      	movs	r2, #0
 8008f6e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8008f70:	4b0c      	ldr	r3, [pc, #48]	; (8008fa4 <MX_USART2_UART_Init+0x58>)
 8008f72:	220c      	movs	r2, #12
 8008f74:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008f76:	4b0b      	ldr	r3, [pc, #44]	; (8008fa4 <MX_USART2_UART_Init+0x58>)
 8008f78:	2200      	movs	r2, #0
 8008f7a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8008f7c:	4b09      	ldr	r3, [pc, #36]	; (8008fa4 <MX_USART2_UART_Init+0x58>)
 8008f7e:	2200      	movs	r2, #0
 8008f80:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8008f82:	4b08      	ldr	r3, [pc, #32]	; (8008fa4 <MX_USART2_UART_Init+0x58>)
 8008f84:	2200      	movs	r2, #0
 8008f86:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8008f88:	4b06      	ldr	r3, [pc, #24]	; (8008fa4 <MX_USART2_UART_Init+0x58>)
 8008f8a:	2200      	movs	r2, #0
 8008f8c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8008f8e:	4805      	ldr	r0, [pc, #20]	; (8008fa4 <MX_USART2_UART_Init+0x58>)
 8008f90:	f004 fc25 	bl	800d7de <HAL_UART_Init>
 8008f94:	4603      	mov	r3, r0
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d001      	beq.n	8008f9e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8008f9a:	f7fe fafd 	bl	8007598 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8008f9e:	bf00      	nop
 8008fa0:	bd80      	pop	{r7, pc}
 8008fa2:	bf00      	nop
 8008fa4:	2000046c 	.word	0x2000046c
 8008fa8:	40004400 	.word	0x40004400

08008fac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8008fac:	b580      	push	{r7, lr}
 8008fae:	b0ac      	sub	sp, #176	; 0xb0
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008fb4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8008fb8:	2200      	movs	r2, #0
 8008fba:	601a      	str	r2, [r3, #0]
 8008fbc:	605a      	str	r2, [r3, #4]
 8008fbe:	609a      	str	r2, [r3, #8]
 8008fc0:	60da      	str	r2, [r3, #12]
 8008fc2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8008fc4:	f107 0314 	add.w	r3, r7, #20
 8008fc8:	2288      	movs	r2, #136	; 0x88
 8008fca:	2100      	movs	r1, #0
 8008fcc:	4618      	mov	r0, r3
 8008fce:	f005 f945 	bl	800e25c <memset>
  if(uartHandle->Instance==USART2)
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	4a21      	ldr	r2, [pc, #132]	; (800905c <HAL_UART_MspInit+0xb0>)
 8008fd8:	4293      	cmp	r3, r2
 8008fda:	d13a      	bne.n	8009052 <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8008fdc:	2302      	movs	r3, #2
 8008fde:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8008fe0:	2300      	movs	r3, #0
 8008fe2:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8008fe4:	f107 0314 	add.w	r3, r7, #20
 8008fe8:	4618      	mov	r0, r3
 8008fea:	f002 fb75 	bl	800b6d8 <HAL_RCCEx_PeriphCLKConfig>
 8008fee:	4603      	mov	r3, r0
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d001      	beq.n	8008ff8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8008ff4:	f7fe fad0 	bl	8007598 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8008ff8:	4b19      	ldr	r3, [pc, #100]	; (8009060 <HAL_UART_MspInit+0xb4>)
 8008ffa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008ffc:	4a18      	ldr	r2, [pc, #96]	; (8009060 <HAL_UART_MspInit+0xb4>)
 8008ffe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009002:	6593      	str	r3, [r2, #88]	; 0x58
 8009004:	4b16      	ldr	r3, [pc, #88]	; (8009060 <HAL_UART_MspInit+0xb4>)
 8009006:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009008:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800900c:	613b      	str	r3, [r7, #16]
 800900e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8009010:	4b13      	ldr	r3, [pc, #76]	; (8009060 <HAL_UART_MspInit+0xb4>)
 8009012:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009014:	4a12      	ldr	r2, [pc, #72]	; (8009060 <HAL_UART_MspInit+0xb4>)
 8009016:	f043 0308 	orr.w	r3, r3, #8
 800901a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800901c:	4b10      	ldr	r3, [pc, #64]	; (8009060 <HAL_UART_MspInit+0xb4>)
 800901e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009020:	f003 0308 	and.w	r3, r3, #8
 8009024:	60fb      	str	r3, [r7, #12]
 8009026:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8009028:	2360      	movs	r3, #96	; 0x60
 800902a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800902e:	2302      	movs	r3, #2
 8009030:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009034:	2301      	movs	r3, #1
 8009036:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800903a:	2303      	movs	r3, #3
 800903c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8009040:	2307      	movs	r3, #7
 8009042:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8009046:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800904a:	4619      	mov	r1, r3
 800904c:	4805      	ldr	r0, [pc, #20]	; (8009064 <HAL_UART_MspInit+0xb8>)
 800904e:	f000 f9f9 	bl	8009444 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8009052:	bf00      	nop
 8009054:	37b0      	adds	r7, #176	; 0xb0
 8009056:	46bd      	mov	sp, r7
 8009058:	bd80      	pop	{r7, pc}
 800905a:	bf00      	nop
 800905c:	40004400 	.word	0x40004400
 8009060:	40021000 	.word	0x40021000
 8009064:	48000c00 	.word	0x48000c00

08009068 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8009068:	f8df d034 	ldr.w	sp, [pc, #52]	; 80090a0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800906c:	f7ff ff5c 	bl	8008f28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8009070:	480c      	ldr	r0, [pc, #48]	; (80090a4 <LoopForever+0x6>)
  ldr r1, =_edata
 8009072:	490d      	ldr	r1, [pc, #52]	; (80090a8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8009074:	4a0d      	ldr	r2, [pc, #52]	; (80090ac <LoopForever+0xe>)
  movs r3, #0
 8009076:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8009078:	e002      	b.n	8009080 <LoopCopyDataInit>

0800907a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800907a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800907c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800907e:	3304      	adds	r3, #4

08009080 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8009080:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8009082:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8009084:	d3f9      	bcc.n	800907a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8009086:	4a0a      	ldr	r2, [pc, #40]	; (80090b0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8009088:	4c0a      	ldr	r4, [pc, #40]	; (80090b4 <LoopForever+0x16>)
  movs r3, #0
 800908a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800908c:	e001      	b.n	8009092 <LoopFillZerobss>

0800908e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800908e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8009090:	3204      	adds	r2, #4

08009092 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8009092:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8009094:	d3fb      	bcc.n	800908e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8009096:	f005 f88f 	bl	800e1b8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800909a:	f7fe f883 	bl	80071a4 <main>

0800909e <LoopForever>:

LoopForever:
    b LoopForever
 800909e:	e7fe      	b.n	800909e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80090a0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80090a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80090a8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80090ac:	080102d0 	.word	0x080102d0
  ldr r2, =_sbss
 80090b0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80090b4:	20000504 	.word	0x20000504

080090b8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80090b8:	e7fe      	b.n	80090b8 <ADC1_2_IRQHandler>
	...

080090bc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80090bc:	b580      	push	{r7, lr}
 80090be:	b082      	sub	sp, #8
 80090c0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80090c2:	2300      	movs	r3, #0
 80090c4:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80090c6:	4b0c      	ldr	r3, [pc, #48]	; (80090f8 <HAL_Init+0x3c>)
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	4a0b      	ldr	r2, [pc, #44]	; (80090f8 <HAL_Init+0x3c>)
 80090cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80090d0:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80090d2:	2003      	movs	r0, #3
 80090d4:	f000 f944 	bl	8009360 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80090d8:	2000      	movs	r0, #0
 80090da:	f000 f80f 	bl	80090fc <HAL_InitTick>
 80090de:	4603      	mov	r3, r0
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d002      	beq.n	80090ea <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80090e4:	2301      	movs	r3, #1
 80090e6:	71fb      	strb	r3, [r7, #7]
 80090e8:	e001      	b.n	80090ee <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80090ea:	f7ff fe09 	bl	8008d00 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80090ee:	79fb      	ldrb	r3, [r7, #7]
}
 80090f0:	4618      	mov	r0, r3
 80090f2:	3708      	adds	r7, #8
 80090f4:	46bd      	mov	sp, r7
 80090f6:	bd80      	pop	{r7, pc}
 80090f8:	40022000 	.word	0x40022000

080090fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80090fc:	b580      	push	{r7, lr}
 80090fe:	b084      	sub	sp, #16
 8009100:	af00      	add	r7, sp, #0
 8009102:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8009104:	2300      	movs	r3, #0
 8009106:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8009108:	4b17      	ldr	r3, [pc, #92]	; (8009168 <HAL_InitTick+0x6c>)
 800910a:	781b      	ldrb	r3, [r3, #0]
 800910c:	2b00      	cmp	r3, #0
 800910e:	d023      	beq.n	8009158 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8009110:	4b16      	ldr	r3, [pc, #88]	; (800916c <HAL_InitTick+0x70>)
 8009112:	681a      	ldr	r2, [r3, #0]
 8009114:	4b14      	ldr	r3, [pc, #80]	; (8009168 <HAL_InitTick+0x6c>)
 8009116:	781b      	ldrb	r3, [r3, #0]
 8009118:	4619      	mov	r1, r3
 800911a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800911e:	fbb3 f3f1 	udiv	r3, r3, r1
 8009122:	fbb2 f3f3 	udiv	r3, r2, r3
 8009126:	4618      	mov	r0, r3
 8009128:	f000 f941 	bl	80093ae <HAL_SYSTICK_Config>
 800912c:	4603      	mov	r3, r0
 800912e:	2b00      	cmp	r3, #0
 8009130:	d10f      	bne.n	8009152 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	2b0f      	cmp	r3, #15
 8009136:	d809      	bhi.n	800914c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8009138:	2200      	movs	r2, #0
 800913a:	6879      	ldr	r1, [r7, #4]
 800913c:	f04f 30ff 	mov.w	r0, #4294967295
 8009140:	f000 f919 	bl	8009376 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8009144:	4a0a      	ldr	r2, [pc, #40]	; (8009170 <HAL_InitTick+0x74>)
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	6013      	str	r3, [r2, #0]
 800914a:	e007      	b.n	800915c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800914c:	2301      	movs	r3, #1
 800914e:	73fb      	strb	r3, [r7, #15]
 8009150:	e004      	b.n	800915c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8009152:	2301      	movs	r3, #1
 8009154:	73fb      	strb	r3, [r7, #15]
 8009156:	e001      	b.n	800915c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8009158:	2301      	movs	r3, #1
 800915a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800915c:	7bfb      	ldrb	r3, [r7, #15]
}
 800915e:	4618      	mov	r0, r3
 8009160:	3710      	adds	r7, #16
 8009162:	46bd      	mov	sp, r7
 8009164:	bd80      	pop	{r7, pc}
 8009166:	bf00      	nop
 8009168:	20000008 	.word	0x20000008
 800916c:	20000000 	.word	0x20000000
 8009170:	20000004 	.word	0x20000004

08009174 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8009174:	b480      	push	{r7}
 8009176:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8009178:	4b06      	ldr	r3, [pc, #24]	; (8009194 <HAL_IncTick+0x20>)
 800917a:	781b      	ldrb	r3, [r3, #0]
 800917c:	461a      	mov	r2, r3
 800917e:	4b06      	ldr	r3, [pc, #24]	; (8009198 <HAL_IncTick+0x24>)
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	4413      	add	r3, r2
 8009184:	4a04      	ldr	r2, [pc, #16]	; (8009198 <HAL_IncTick+0x24>)
 8009186:	6013      	str	r3, [r2, #0]
}
 8009188:	bf00      	nop
 800918a:	46bd      	mov	sp, r7
 800918c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009190:	4770      	bx	lr
 8009192:	bf00      	nop
 8009194:	20000008 	.word	0x20000008
 8009198:	200004f0 	.word	0x200004f0

0800919c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800919c:	b480      	push	{r7}
 800919e:	af00      	add	r7, sp, #0
  return uwTick;
 80091a0:	4b03      	ldr	r3, [pc, #12]	; (80091b0 <HAL_GetTick+0x14>)
 80091a2:	681b      	ldr	r3, [r3, #0]
}
 80091a4:	4618      	mov	r0, r3
 80091a6:	46bd      	mov	sp, r7
 80091a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ac:	4770      	bx	lr
 80091ae:	bf00      	nop
 80091b0:	200004f0 	.word	0x200004f0

080091b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80091b4:	b580      	push	{r7, lr}
 80091b6:	b084      	sub	sp, #16
 80091b8:	af00      	add	r7, sp, #0
 80091ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80091bc:	f7ff ffee 	bl	800919c <HAL_GetTick>
 80091c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091cc:	d005      	beq.n	80091da <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80091ce:	4b0a      	ldr	r3, [pc, #40]	; (80091f8 <HAL_Delay+0x44>)
 80091d0:	781b      	ldrb	r3, [r3, #0]
 80091d2:	461a      	mov	r2, r3
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	4413      	add	r3, r2
 80091d8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80091da:	bf00      	nop
 80091dc:	f7ff ffde 	bl	800919c <HAL_GetTick>
 80091e0:	4602      	mov	r2, r0
 80091e2:	68bb      	ldr	r3, [r7, #8]
 80091e4:	1ad3      	subs	r3, r2, r3
 80091e6:	68fa      	ldr	r2, [r7, #12]
 80091e8:	429a      	cmp	r2, r3
 80091ea:	d8f7      	bhi.n	80091dc <HAL_Delay+0x28>
  {
  }
}
 80091ec:	bf00      	nop
 80091ee:	bf00      	nop
 80091f0:	3710      	adds	r7, #16
 80091f2:	46bd      	mov	sp, r7
 80091f4:	bd80      	pop	{r7, pc}
 80091f6:	bf00      	nop
 80091f8:	20000008 	.word	0x20000008

080091fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80091fc:	b480      	push	{r7}
 80091fe:	b085      	sub	sp, #20
 8009200:	af00      	add	r7, sp, #0
 8009202:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	f003 0307 	and.w	r3, r3, #7
 800920a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800920c:	4b0c      	ldr	r3, [pc, #48]	; (8009240 <__NVIC_SetPriorityGrouping+0x44>)
 800920e:	68db      	ldr	r3, [r3, #12]
 8009210:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8009212:	68ba      	ldr	r2, [r7, #8]
 8009214:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8009218:	4013      	ands	r3, r2
 800921a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8009220:	68bb      	ldr	r3, [r7, #8]
 8009222:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8009224:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8009228:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800922c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800922e:	4a04      	ldr	r2, [pc, #16]	; (8009240 <__NVIC_SetPriorityGrouping+0x44>)
 8009230:	68bb      	ldr	r3, [r7, #8]
 8009232:	60d3      	str	r3, [r2, #12]
}
 8009234:	bf00      	nop
 8009236:	3714      	adds	r7, #20
 8009238:	46bd      	mov	sp, r7
 800923a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800923e:	4770      	bx	lr
 8009240:	e000ed00 	.word	0xe000ed00

08009244 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8009244:	b480      	push	{r7}
 8009246:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8009248:	4b04      	ldr	r3, [pc, #16]	; (800925c <__NVIC_GetPriorityGrouping+0x18>)
 800924a:	68db      	ldr	r3, [r3, #12]
 800924c:	0a1b      	lsrs	r3, r3, #8
 800924e:	f003 0307 	and.w	r3, r3, #7
}
 8009252:	4618      	mov	r0, r3
 8009254:	46bd      	mov	sp, r7
 8009256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800925a:	4770      	bx	lr
 800925c:	e000ed00 	.word	0xe000ed00

08009260 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8009260:	b480      	push	{r7}
 8009262:	b083      	sub	sp, #12
 8009264:	af00      	add	r7, sp, #0
 8009266:	4603      	mov	r3, r0
 8009268:	6039      	str	r1, [r7, #0]
 800926a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800926c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009270:	2b00      	cmp	r3, #0
 8009272:	db0a      	blt.n	800928a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009274:	683b      	ldr	r3, [r7, #0]
 8009276:	b2da      	uxtb	r2, r3
 8009278:	490c      	ldr	r1, [pc, #48]	; (80092ac <__NVIC_SetPriority+0x4c>)
 800927a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800927e:	0112      	lsls	r2, r2, #4
 8009280:	b2d2      	uxtb	r2, r2
 8009282:	440b      	add	r3, r1
 8009284:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8009288:	e00a      	b.n	80092a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800928a:	683b      	ldr	r3, [r7, #0]
 800928c:	b2da      	uxtb	r2, r3
 800928e:	4908      	ldr	r1, [pc, #32]	; (80092b0 <__NVIC_SetPriority+0x50>)
 8009290:	79fb      	ldrb	r3, [r7, #7]
 8009292:	f003 030f 	and.w	r3, r3, #15
 8009296:	3b04      	subs	r3, #4
 8009298:	0112      	lsls	r2, r2, #4
 800929a:	b2d2      	uxtb	r2, r2
 800929c:	440b      	add	r3, r1
 800929e:	761a      	strb	r2, [r3, #24]
}
 80092a0:	bf00      	nop
 80092a2:	370c      	adds	r7, #12
 80092a4:	46bd      	mov	sp, r7
 80092a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092aa:	4770      	bx	lr
 80092ac:	e000e100 	.word	0xe000e100
 80092b0:	e000ed00 	.word	0xe000ed00

080092b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80092b4:	b480      	push	{r7}
 80092b6:	b089      	sub	sp, #36	; 0x24
 80092b8:	af00      	add	r7, sp, #0
 80092ba:	60f8      	str	r0, [r7, #12]
 80092bc:	60b9      	str	r1, [r7, #8]
 80092be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	f003 0307 	and.w	r3, r3, #7
 80092c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80092c8:	69fb      	ldr	r3, [r7, #28]
 80092ca:	f1c3 0307 	rsb	r3, r3, #7
 80092ce:	2b04      	cmp	r3, #4
 80092d0:	bf28      	it	cs
 80092d2:	2304      	movcs	r3, #4
 80092d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80092d6:	69fb      	ldr	r3, [r7, #28]
 80092d8:	3304      	adds	r3, #4
 80092da:	2b06      	cmp	r3, #6
 80092dc:	d902      	bls.n	80092e4 <NVIC_EncodePriority+0x30>
 80092de:	69fb      	ldr	r3, [r7, #28]
 80092e0:	3b03      	subs	r3, #3
 80092e2:	e000      	b.n	80092e6 <NVIC_EncodePriority+0x32>
 80092e4:	2300      	movs	r3, #0
 80092e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80092e8:	f04f 32ff 	mov.w	r2, #4294967295
 80092ec:	69bb      	ldr	r3, [r7, #24]
 80092ee:	fa02 f303 	lsl.w	r3, r2, r3
 80092f2:	43da      	mvns	r2, r3
 80092f4:	68bb      	ldr	r3, [r7, #8]
 80092f6:	401a      	ands	r2, r3
 80092f8:	697b      	ldr	r3, [r7, #20]
 80092fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80092fc:	f04f 31ff 	mov.w	r1, #4294967295
 8009300:	697b      	ldr	r3, [r7, #20]
 8009302:	fa01 f303 	lsl.w	r3, r1, r3
 8009306:	43d9      	mvns	r1, r3
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800930c:	4313      	orrs	r3, r2
         );
}
 800930e:	4618      	mov	r0, r3
 8009310:	3724      	adds	r7, #36	; 0x24
 8009312:	46bd      	mov	sp, r7
 8009314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009318:	4770      	bx	lr
	...

0800931c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800931c:	b580      	push	{r7, lr}
 800931e:	b082      	sub	sp, #8
 8009320:	af00      	add	r7, sp, #0
 8009322:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	3b01      	subs	r3, #1
 8009328:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800932c:	d301      	bcc.n	8009332 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800932e:	2301      	movs	r3, #1
 8009330:	e00f      	b.n	8009352 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8009332:	4a0a      	ldr	r2, [pc, #40]	; (800935c <SysTick_Config+0x40>)
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	3b01      	subs	r3, #1
 8009338:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800933a:	210f      	movs	r1, #15
 800933c:	f04f 30ff 	mov.w	r0, #4294967295
 8009340:	f7ff ff8e 	bl	8009260 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8009344:	4b05      	ldr	r3, [pc, #20]	; (800935c <SysTick_Config+0x40>)
 8009346:	2200      	movs	r2, #0
 8009348:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800934a:	4b04      	ldr	r3, [pc, #16]	; (800935c <SysTick_Config+0x40>)
 800934c:	2207      	movs	r2, #7
 800934e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8009350:	2300      	movs	r3, #0
}
 8009352:	4618      	mov	r0, r3
 8009354:	3708      	adds	r7, #8
 8009356:	46bd      	mov	sp, r7
 8009358:	bd80      	pop	{r7, pc}
 800935a:	bf00      	nop
 800935c:	e000e010 	.word	0xe000e010

08009360 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009360:	b580      	push	{r7, lr}
 8009362:	b082      	sub	sp, #8
 8009364:	af00      	add	r7, sp, #0
 8009366:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8009368:	6878      	ldr	r0, [r7, #4]
 800936a:	f7ff ff47 	bl	80091fc <__NVIC_SetPriorityGrouping>
}
 800936e:	bf00      	nop
 8009370:	3708      	adds	r7, #8
 8009372:	46bd      	mov	sp, r7
 8009374:	bd80      	pop	{r7, pc}

08009376 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009376:	b580      	push	{r7, lr}
 8009378:	b086      	sub	sp, #24
 800937a:	af00      	add	r7, sp, #0
 800937c:	4603      	mov	r3, r0
 800937e:	60b9      	str	r1, [r7, #8]
 8009380:	607a      	str	r2, [r7, #4]
 8009382:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8009384:	2300      	movs	r3, #0
 8009386:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8009388:	f7ff ff5c 	bl	8009244 <__NVIC_GetPriorityGrouping>
 800938c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800938e:	687a      	ldr	r2, [r7, #4]
 8009390:	68b9      	ldr	r1, [r7, #8]
 8009392:	6978      	ldr	r0, [r7, #20]
 8009394:	f7ff ff8e 	bl	80092b4 <NVIC_EncodePriority>
 8009398:	4602      	mov	r2, r0
 800939a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800939e:	4611      	mov	r1, r2
 80093a0:	4618      	mov	r0, r3
 80093a2:	f7ff ff5d 	bl	8009260 <__NVIC_SetPriority>
}
 80093a6:	bf00      	nop
 80093a8:	3718      	adds	r7, #24
 80093aa:	46bd      	mov	sp, r7
 80093ac:	bd80      	pop	{r7, pc}

080093ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80093ae:	b580      	push	{r7, lr}
 80093b0:	b082      	sub	sp, #8
 80093b2:	af00      	add	r7, sp, #0
 80093b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80093b6:	6878      	ldr	r0, [r7, #4]
 80093b8:	f7ff ffb0 	bl	800931c <SysTick_Config>
 80093bc:	4603      	mov	r3, r0
}
 80093be:	4618      	mov	r0, r3
 80093c0:	3708      	adds	r7, #8
 80093c2:	46bd      	mov	sp, r7
 80093c4:	bd80      	pop	{r7, pc}

080093c6 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80093c6:	b480      	push	{r7}
 80093c8:	b085      	sub	sp, #20
 80093ca:	af00      	add	r7, sp, #0
 80093cc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80093ce:	2300      	movs	r3, #0
 80093d0:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80093d8:	b2db      	uxtb	r3, r3
 80093da:	2b02      	cmp	r3, #2
 80093dc:	d008      	beq.n	80093f0 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	2204      	movs	r2, #4
 80093e2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	2200      	movs	r2, #0
 80093e8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80093ec:	2301      	movs	r3, #1
 80093ee:	e022      	b.n	8009436 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	681a      	ldr	r2, [r3, #0]
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	f022 020e 	bic.w	r2, r2, #14
 80093fe:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	681a      	ldr	r2, [r3, #0]
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	f022 0201 	bic.w	r2, r2, #1
 800940e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009414:	f003 021c 	and.w	r2, r3, #28
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800941c:	2101      	movs	r1, #1
 800941e:	fa01 f202 	lsl.w	r2, r1, r2
 8009422:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	2201      	movs	r2, #1
 8009428:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	2200      	movs	r2, #0
 8009430:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8009434:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8009436:	4618      	mov	r0, r3
 8009438:	3714      	adds	r7, #20
 800943a:	46bd      	mov	sp, r7
 800943c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009440:	4770      	bx	lr
	...

08009444 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8009444:	b480      	push	{r7}
 8009446:	b087      	sub	sp, #28
 8009448:	af00      	add	r7, sp, #0
 800944a:	6078      	str	r0, [r7, #4]
 800944c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800944e:	2300      	movs	r3, #0
 8009450:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8009452:	e17f      	b.n	8009754 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8009454:	683b      	ldr	r3, [r7, #0]
 8009456:	681a      	ldr	r2, [r3, #0]
 8009458:	2101      	movs	r1, #1
 800945a:	697b      	ldr	r3, [r7, #20]
 800945c:	fa01 f303 	lsl.w	r3, r1, r3
 8009460:	4013      	ands	r3, r2
 8009462:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	2b00      	cmp	r3, #0
 8009468:	f000 8171 	beq.w	800974e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800946c:	683b      	ldr	r3, [r7, #0]
 800946e:	685b      	ldr	r3, [r3, #4]
 8009470:	f003 0303 	and.w	r3, r3, #3
 8009474:	2b01      	cmp	r3, #1
 8009476:	d005      	beq.n	8009484 <HAL_GPIO_Init+0x40>
 8009478:	683b      	ldr	r3, [r7, #0]
 800947a:	685b      	ldr	r3, [r3, #4]
 800947c:	f003 0303 	and.w	r3, r3, #3
 8009480:	2b02      	cmp	r3, #2
 8009482:	d130      	bne.n	80094e6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	689b      	ldr	r3, [r3, #8]
 8009488:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800948a:	697b      	ldr	r3, [r7, #20]
 800948c:	005b      	lsls	r3, r3, #1
 800948e:	2203      	movs	r2, #3
 8009490:	fa02 f303 	lsl.w	r3, r2, r3
 8009494:	43db      	mvns	r3, r3
 8009496:	693a      	ldr	r2, [r7, #16]
 8009498:	4013      	ands	r3, r2
 800949a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800949c:	683b      	ldr	r3, [r7, #0]
 800949e:	68da      	ldr	r2, [r3, #12]
 80094a0:	697b      	ldr	r3, [r7, #20]
 80094a2:	005b      	lsls	r3, r3, #1
 80094a4:	fa02 f303 	lsl.w	r3, r2, r3
 80094a8:	693a      	ldr	r2, [r7, #16]
 80094aa:	4313      	orrs	r3, r2
 80094ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	693a      	ldr	r2, [r7, #16]
 80094b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	685b      	ldr	r3, [r3, #4]
 80094b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80094ba:	2201      	movs	r2, #1
 80094bc:	697b      	ldr	r3, [r7, #20]
 80094be:	fa02 f303 	lsl.w	r3, r2, r3
 80094c2:	43db      	mvns	r3, r3
 80094c4:	693a      	ldr	r2, [r7, #16]
 80094c6:	4013      	ands	r3, r2
 80094c8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80094ca:	683b      	ldr	r3, [r7, #0]
 80094cc:	685b      	ldr	r3, [r3, #4]
 80094ce:	091b      	lsrs	r3, r3, #4
 80094d0:	f003 0201 	and.w	r2, r3, #1
 80094d4:	697b      	ldr	r3, [r7, #20]
 80094d6:	fa02 f303 	lsl.w	r3, r2, r3
 80094da:	693a      	ldr	r2, [r7, #16]
 80094dc:	4313      	orrs	r3, r2
 80094de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	693a      	ldr	r2, [r7, #16]
 80094e4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80094e6:	683b      	ldr	r3, [r7, #0]
 80094e8:	685b      	ldr	r3, [r3, #4]
 80094ea:	f003 0303 	and.w	r3, r3, #3
 80094ee:	2b03      	cmp	r3, #3
 80094f0:	d118      	bne.n	8009524 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094f6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80094f8:	2201      	movs	r2, #1
 80094fa:	697b      	ldr	r3, [r7, #20]
 80094fc:	fa02 f303 	lsl.w	r3, r2, r3
 8009500:	43db      	mvns	r3, r3
 8009502:	693a      	ldr	r2, [r7, #16]
 8009504:	4013      	ands	r3, r2
 8009506:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8009508:	683b      	ldr	r3, [r7, #0]
 800950a:	685b      	ldr	r3, [r3, #4]
 800950c:	08db      	lsrs	r3, r3, #3
 800950e:	f003 0201 	and.w	r2, r3, #1
 8009512:	697b      	ldr	r3, [r7, #20]
 8009514:	fa02 f303 	lsl.w	r3, r2, r3
 8009518:	693a      	ldr	r2, [r7, #16]
 800951a:	4313      	orrs	r3, r2
 800951c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	693a      	ldr	r2, [r7, #16]
 8009522:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8009524:	683b      	ldr	r3, [r7, #0]
 8009526:	685b      	ldr	r3, [r3, #4]
 8009528:	f003 0303 	and.w	r3, r3, #3
 800952c:	2b03      	cmp	r3, #3
 800952e:	d017      	beq.n	8009560 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	68db      	ldr	r3, [r3, #12]
 8009534:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8009536:	697b      	ldr	r3, [r7, #20]
 8009538:	005b      	lsls	r3, r3, #1
 800953a:	2203      	movs	r2, #3
 800953c:	fa02 f303 	lsl.w	r3, r2, r3
 8009540:	43db      	mvns	r3, r3
 8009542:	693a      	ldr	r2, [r7, #16]
 8009544:	4013      	ands	r3, r2
 8009546:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8009548:	683b      	ldr	r3, [r7, #0]
 800954a:	689a      	ldr	r2, [r3, #8]
 800954c:	697b      	ldr	r3, [r7, #20]
 800954e:	005b      	lsls	r3, r3, #1
 8009550:	fa02 f303 	lsl.w	r3, r2, r3
 8009554:	693a      	ldr	r2, [r7, #16]
 8009556:	4313      	orrs	r3, r2
 8009558:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	693a      	ldr	r2, [r7, #16]
 800955e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8009560:	683b      	ldr	r3, [r7, #0]
 8009562:	685b      	ldr	r3, [r3, #4]
 8009564:	f003 0303 	and.w	r3, r3, #3
 8009568:	2b02      	cmp	r3, #2
 800956a:	d123      	bne.n	80095b4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800956c:	697b      	ldr	r3, [r7, #20]
 800956e:	08da      	lsrs	r2, r3, #3
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	3208      	adds	r2, #8
 8009574:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009578:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800957a:	697b      	ldr	r3, [r7, #20]
 800957c:	f003 0307 	and.w	r3, r3, #7
 8009580:	009b      	lsls	r3, r3, #2
 8009582:	220f      	movs	r2, #15
 8009584:	fa02 f303 	lsl.w	r3, r2, r3
 8009588:	43db      	mvns	r3, r3
 800958a:	693a      	ldr	r2, [r7, #16]
 800958c:	4013      	ands	r3, r2
 800958e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8009590:	683b      	ldr	r3, [r7, #0]
 8009592:	691a      	ldr	r2, [r3, #16]
 8009594:	697b      	ldr	r3, [r7, #20]
 8009596:	f003 0307 	and.w	r3, r3, #7
 800959a:	009b      	lsls	r3, r3, #2
 800959c:	fa02 f303 	lsl.w	r3, r2, r3
 80095a0:	693a      	ldr	r2, [r7, #16]
 80095a2:	4313      	orrs	r3, r2
 80095a4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80095a6:	697b      	ldr	r3, [r7, #20]
 80095a8:	08da      	lsrs	r2, r3, #3
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	3208      	adds	r2, #8
 80095ae:	6939      	ldr	r1, [r7, #16]
 80095b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80095ba:	697b      	ldr	r3, [r7, #20]
 80095bc:	005b      	lsls	r3, r3, #1
 80095be:	2203      	movs	r2, #3
 80095c0:	fa02 f303 	lsl.w	r3, r2, r3
 80095c4:	43db      	mvns	r3, r3
 80095c6:	693a      	ldr	r2, [r7, #16]
 80095c8:	4013      	ands	r3, r2
 80095ca:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80095cc:	683b      	ldr	r3, [r7, #0]
 80095ce:	685b      	ldr	r3, [r3, #4]
 80095d0:	f003 0203 	and.w	r2, r3, #3
 80095d4:	697b      	ldr	r3, [r7, #20]
 80095d6:	005b      	lsls	r3, r3, #1
 80095d8:	fa02 f303 	lsl.w	r3, r2, r3
 80095dc:	693a      	ldr	r2, [r7, #16]
 80095de:	4313      	orrs	r3, r2
 80095e0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	693a      	ldr	r2, [r7, #16]
 80095e6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80095e8:	683b      	ldr	r3, [r7, #0]
 80095ea:	685b      	ldr	r3, [r3, #4]
 80095ec:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	f000 80ac 	beq.w	800974e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80095f6:	4b5f      	ldr	r3, [pc, #380]	; (8009774 <HAL_GPIO_Init+0x330>)
 80095f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80095fa:	4a5e      	ldr	r2, [pc, #376]	; (8009774 <HAL_GPIO_Init+0x330>)
 80095fc:	f043 0301 	orr.w	r3, r3, #1
 8009600:	6613      	str	r3, [r2, #96]	; 0x60
 8009602:	4b5c      	ldr	r3, [pc, #368]	; (8009774 <HAL_GPIO_Init+0x330>)
 8009604:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009606:	f003 0301 	and.w	r3, r3, #1
 800960a:	60bb      	str	r3, [r7, #8]
 800960c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800960e:	4a5a      	ldr	r2, [pc, #360]	; (8009778 <HAL_GPIO_Init+0x334>)
 8009610:	697b      	ldr	r3, [r7, #20]
 8009612:	089b      	lsrs	r3, r3, #2
 8009614:	3302      	adds	r3, #2
 8009616:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800961a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800961c:	697b      	ldr	r3, [r7, #20]
 800961e:	f003 0303 	and.w	r3, r3, #3
 8009622:	009b      	lsls	r3, r3, #2
 8009624:	220f      	movs	r2, #15
 8009626:	fa02 f303 	lsl.w	r3, r2, r3
 800962a:	43db      	mvns	r3, r3
 800962c:	693a      	ldr	r2, [r7, #16]
 800962e:	4013      	ands	r3, r2
 8009630:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8009638:	d025      	beq.n	8009686 <HAL_GPIO_Init+0x242>
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	4a4f      	ldr	r2, [pc, #316]	; (800977c <HAL_GPIO_Init+0x338>)
 800963e:	4293      	cmp	r3, r2
 8009640:	d01f      	beq.n	8009682 <HAL_GPIO_Init+0x23e>
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	4a4e      	ldr	r2, [pc, #312]	; (8009780 <HAL_GPIO_Init+0x33c>)
 8009646:	4293      	cmp	r3, r2
 8009648:	d019      	beq.n	800967e <HAL_GPIO_Init+0x23a>
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	4a4d      	ldr	r2, [pc, #308]	; (8009784 <HAL_GPIO_Init+0x340>)
 800964e:	4293      	cmp	r3, r2
 8009650:	d013      	beq.n	800967a <HAL_GPIO_Init+0x236>
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	4a4c      	ldr	r2, [pc, #304]	; (8009788 <HAL_GPIO_Init+0x344>)
 8009656:	4293      	cmp	r3, r2
 8009658:	d00d      	beq.n	8009676 <HAL_GPIO_Init+0x232>
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	4a4b      	ldr	r2, [pc, #300]	; (800978c <HAL_GPIO_Init+0x348>)
 800965e:	4293      	cmp	r3, r2
 8009660:	d007      	beq.n	8009672 <HAL_GPIO_Init+0x22e>
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	4a4a      	ldr	r2, [pc, #296]	; (8009790 <HAL_GPIO_Init+0x34c>)
 8009666:	4293      	cmp	r3, r2
 8009668:	d101      	bne.n	800966e <HAL_GPIO_Init+0x22a>
 800966a:	2306      	movs	r3, #6
 800966c:	e00c      	b.n	8009688 <HAL_GPIO_Init+0x244>
 800966e:	2307      	movs	r3, #7
 8009670:	e00a      	b.n	8009688 <HAL_GPIO_Init+0x244>
 8009672:	2305      	movs	r3, #5
 8009674:	e008      	b.n	8009688 <HAL_GPIO_Init+0x244>
 8009676:	2304      	movs	r3, #4
 8009678:	e006      	b.n	8009688 <HAL_GPIO_Init+0x244>
 800967a:	2303      	movs	r3, #3
 800967c:	e004      	b.n	8009688 <HAL_GPIO_Init+0x244>
 800967e:	2302      	movs	r3, #2
 8009680:	e002      	b.n	8009688 <HAL_GPIO_Init+0x244>
 8009682:	2301      	movs	r3, #1
 8009684:	e000      	b.n	8009688 <HAL_GPIO_Init+0x244>
 8009686:	2300      	movs	r3, #0
 8009688:	697a      	ldr	r2, [r7, #20]
 800968a:	f002 0203 	and.w	r2, r2, #3
 800968e:	0092      	lsls	r2, r2, #2
 8009690:	4093      	lsls	r3, r2
 8009692:	693a      	ldr	r2, [r7, #16]
 8009694:	4313      	orrs	r3, r2
 8009696:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8009698:	4937      	ldr	r1, [pc, #220]	; (8009778 <HAL_GPIO_Init+0x334>)
 800969a:	697b      	ldr	r3, [r7, #20]
 800969c:	089b      	lsrs	r3, r3, #2
 800969e:	3302      	adds	r3, #2
 80096a0:	693a      	ldr	r2, [r7, #16]
 80096a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80096a6:	4b3b      	ldr	r3, [pc, #236]	; (8009794 <HAL_GPIO_Init+0x350>)
 80096a8:	689b      	ldr	r3, [r3, #8]
 80096aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	43db      	mvns	r3, r3
 80096b0:	693a      	ldr	r2, [r7, #16]
 80096b2:	4013      	ands	r3, r2
 80096b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80096b6:	683b      	ldr	r3, [r7, #0]
 80096b8:	685b      	ldr	r3, [r3, #4]
 80096ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d003      	beq.n	80096ca <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80096c2:	693a      	ldr	r2, [r7, #16]
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	4313      	orrs	r3, r2
 80096c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80096ca:	4a32      	ldr	r2, [pc, #200]	; (8009794 <HAL_GPIO_Init+0x350>)
 80096cc:	693b      	ldr	r3, [r7, #16]
 80096ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80096d0:	4b30      	ldr	r3, [pc, #192]	; (8009794 <HAL_GPIO_Init+0x350>)
 80096d2:	68db      	ldr	r3, [r3, #12]
 80096d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	43db      	mvns	r3, r3
 80096da:	693a      	ldr	r2, [r7, #16]
 80096dc:	4013      	ands	r3, r2
 80096de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80096e0:	683b      	ldr	r3, [r7, #0]
 80096e2:	685b      	ldr	r3, [r3, #4]
 80096e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d003      	beq.n	80096f4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80096ec:	693a      	ldr	r2, [r7, #16]
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	4313      	orrs	r3, r2
 80096f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80096f4:	4a27      	ldr	r2, [pc, #156]	; (8009794 <HAL_GPIO_Init+0x350>)
 80096f6:	693b      	ldr	r3, [r7, #16]
 80096f8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80096fa:	4b26      	ldr	r3, [pc, #152]	; (8009794 <HAL_GPIO_Init+0x350>)
 80096fc:	685b      	ldr	r3, [r3, #4]
 80096fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	43db      	mvns	r3, r3
 8009704:	693a      	ldr	r2, [r7, #16]
 8009706:	4013      	ands	r3, r2
 8009708:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800970a:	683b      	ldr	r3, [r7, #0]
 800970c:	685b      	ldr	r3, [r3, #4]
 800970e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009712:	2b00      	cmp	r3, #0
 8009714:	d003      	beq.n	800971e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8009716:	693a      	ldr	r2, [r7, #16]
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	4313      	orrs	r3, r2
 800971c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800971e:	4a1d      	ldr	r2, [pc, #116]	; (8009794 <HAL_GPIO_Init+0x350>)
 8009720:	693b      	ldr	r3, [r7, #16]
 8009722:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8009724:	4b1b      	ldr	r3, [pc, #108]	; (8009794 <HAL_GPIO_Init+0x350>)
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	43db      	mvns	r3, r3
 800972e:	693a      	ldr	r2, [r7, #16]
 8009730:	4013      	ands	r3, r2
 8009732:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8009734:	683b      	ldr	r3, [r7, #0]
 8009736:	685b      	ldr	r3, [r3, #4]
 8009738:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800973c:	2b00      	cmp	r3, #0
 800973e:	d003      	beq.n	8009748 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8009740:	693a      	ldr	r2, [r7, #16]
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	4313      	orrs	r3, r2
 8009746:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8009748:	4a12      	ldr	r2, [pc, #72]	; (8009794 <HAL_GPIO_Init+0x350>)
 800974a:	693b      	ldr	r3, [r7, #16]
 800974c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800974e:	697b      	ldr	r3, [r7, #20]
 8009750:	3301      	adds	r3, #1
 8009752:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8009754:	683b      	ldr	r3, [r7, #0]
 8009756:	681a      	ldr	r2, [r3, #0]
 8009758:	697b      	ldr	r3, [r7, #20]
 800975a:	fa22 f303 	lsr.w	r3, r2, r3
 800975e:	2b00      	cmp	r3, #0
 8009760:	f47f ae78 	bne.w	8009454 <HAL_GPIO_Init+0x10>
  }
}
 8009764:	bf00      	nop
 8009766:	bf00      	nop
 8009768:	371c      	adds	r7, #28
 800976a:	46bd      	mov	sp, r7
 800976c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009770:	4770      	bx	lr
 8009772:	bf00      	nop
 8009774:	40021000 	.word	0x40021000
 8009778:	40010000 	.word	0x40010000
 800977c:	48000400 	.word	0x48000400
 8009780:	48000800 	.word	0x48000800
 8009784:	48000c00 	.word	0x48000c00
 8009788:	48001000 	.word	0x48001000
 800978c:	48001400 	.word	0x48001400
 8009790:	48001800 	.word	0x48001800
 8009794:	40010400 	.word	0x40010400

08009798 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8009798:	b480      	push	{r7}
 800979a:	b087      	sub	sp, #28
 800979c:	af00      	add	r7, sp, #0
 800979e:	6078      	str	r0, [r7, #4]
 80097a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80097a2:	2300      	movs	r3, #0
 80097a4:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80097a6:	e0cd      	b.n	8009944 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80097a8:	2201      	movs	r2, #1
 80097aa:	697b      	ldr	r3, [r7, #20]
 80097ac:	fa02 f303 	lsl.w	r3, r2, r3
 80097b0:	683a      	ldr	r2, [r7, #0]
 80097b2:	4013      	ands	r3, r2
 80097b4:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80097b6:	693b      	ldr	r3, [r7, #16]
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	f000 80c0 	beq.w	800993e <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80097be:	4a68      	ldr	r2, [pc, #416]	; (8009960 <HAL_GPIO_DeInit+0x1c8>)
 80097c0:	697b      	ldr	r3, [r7, #20]
 80097c2:	089b      	lsrs	r3, r3, #2
 80097c4:	3302      	adds	r3, #2
 80097c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80097ca:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80097cc:	697b      	ldr	r3, [r7, #20]
 80097ce:	f003 0303 	and.w	r3, r3, #3
 80097d2:	009b      	lsls	r3, r3, #2
 80097d4:	220f      	movs	r2, #15
 80097d6:	fa02 f303 	lsl.w	r3, r2, r3
 80097da:	68fa      	ldr	r2, [r7, #12]
 80097dc:	4013      	ands	r3, r2
 80097de:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80097e6:	d025      	beq.n	8009834 <HAL_GPIO_DeInit+0x9c>
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	4a5e      	ldr	r2, [pc, #376]	; (8009964 <HAL_GPIO_DeInit+0x1cc>)
 80097ec:	4293      	cmp	r3, r2
 80097ee:	d01f      	beq.n	8009830 <HAL_GPIO_DeInit+0x98>
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	4a5d      	ldr	r2, [pc, #372]	; (8009968 <HAL_GPIO_DeInit+0x1d0>)
 80097f4:	4293      	cmp	r3, r2
 80097f6:	d019      	beq.n	800982c <HAL_GPIO_DeInit+0x94>
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	4a5c      	ldr	r2, [pc, #368]	; (800996c <HAL_GPIO_DeInit+0x1d4>)
 80097fc:	4293      	cmp	r3, r2
 80097fe:	d013      	beq.n	8009828 <HAL_GPIO_DeInit+0x90>
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	4a5b      	ldr	r2, [pc, #364]	; (8009970 <HAL_GPIO_DeInit+0x1d8>)
 8009804:	4293      	cmp	r3, r2
 8009806:	d00d      	beq.n	8009824 <HAL_GPIO_DeInit+0x8c>
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	4a5a      	ldr	r2, [pc, #360]	; (8009974 <HAL_GPIO_DeInit+0x1dc>)
 800980c:	4293      	cmp	r3, r2
 800980e:	d007      	beq.n	8009820 <HAL_GPIO_DeInit+0x88>
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	4a59      	ldr	r2, [pc, #356]	; (8009978 <HAL_GPIO_DeInit+0x1e0>)
 8009814:	4293      	cmp	r3, r2
 8009816:	d101      	bne.n	800981c <HAL_GPIO_DeInit+0x84>
 8009818:	2306      	movs	r3, #6
 800981a:	e00c      	b.n	8009836 <HAL_GPIO_DeInit+0x9e>
 800981c:	2307      	movs	r3, #7
 800981e:	e00a      	b.n	8009836 <HAL_GPIO_DeInit+0x9e>
 8009820:	2305      	movs	r3, #5
 8009822:	e008      	b.n	8009836 <HAL_GPIO_DeInit+0x9e>
 8009824:	2304      	movs	r3, #4
 8009826:	e006      	b.n	8009836 <HAL_GPIO_DeInit+0x9e>
 8009828:	2303      	movs	r3, #3
 800982a:	e004      	b.n	8009836 <HAL_GPIO_DeInit+0x9e>
 800982c:	2302      	movs	r3, #2
 800982e:	e002      	b.n	8009836 <HAL_GPIO_DeInit+0x9e>
 8009830:	2301      	movs	r3, #1
 8009832:	e000      	b.n	8009836 <HAL_GPIO_DeInit+0x9e>
 8009834:	2300      	movs	r3, #0
 8009836:	697a      	ldr	r2, [r7, #20]
 8009838:	f002 0203 	and.w	r2, r2, #3
 800983c:	0092      	lsls	r2, r2, #2
 800983e:	4093      	lsls	r3, r2
 8009840:	68fa      	ldr	r2, [r7, #12]
 8009842:	429a      	cmp	r2, r3
 8009844:	d132      	bne.n	80098ac <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8009846:	4b4d      	ldr	r3, [pc, #308]	; (800997c <HAL_GPIO_DeInit+0x1e4>)
 8009848:	681a      	ldr	r2, [r3, #0]
 800984a:	693b      	ldr	r3, [r7, #16]
 800984c:	43db      	mvns	r3, r3
 800984e:	494b      	ldr	r1, [pc, #300]	; (800997c <HAL_GPIO_DeInit+0x1e4>)
 8009850:	4013      	ands	r3, r2
 8009852:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8009854:	4b49      	ldr	r3, [pc, #292]	; (800997c <HAL_GPIO_DeInit+0x1e4>)
 8009856:	685a      	ldr	r2, [r3, #4]
 8009858:	693b      	ldr	r3, [r7, #16]
 800985a:	43db      	mvns	r3, r3
 800985c:	4947      	ldr	r1, [pc, #284]	; (800997c <HAL_GPIO_DeInit+0x1e4>)
 800985e:	4013      	ands	r3, r2
 8009860:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8009862:	4b46      	ldr	r3, [pc, #280]	; (800997c <HAL_GPIO_DeInit+0x1e4>)
 8009864:	68da      	ldr	r2, [r3, #12]
 8009866:	693b      	ldr	r3, [r7, #16]
 8009868:	43db      	mvns	r3, r3
 800986a:	4944      	ldr	r1, [pc, #272]	; (800997c <HAL_GPIO_DeInit+0x1e4>)
 800986c:	4013      	ands	r3, r2
 800986e:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8009870:	4b42      	ldr	r3, [pc, #264]	; (800997c <HAL_GPIO_DeInit+0x1e4>)
 8009872:	689a      	ldr	r2, [r3, #8]
 8009874:	693b      	ldr	r3, [r7, #16]
 8009876:	43db      	mvns	r3, r3
 8009878:	4940      	ldr	r1, [pc, #256]	; (800997c <HAL_GPIO_DeInit+0x1e4>)
 800987a:	4013      	ands	r3, r2
 800987c:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 800987e:	697b      	ldr	r3, [r7, #20]
 8009880:	f003 0303 	and.w	r3, r3, #3
 8009884:	009b      	lsls	r3, r3, #2
 8009886:	220f      	movs	r2, #15
 8009888:	fa02 f303 	lsl.w	r3, r2, r3
 800988c:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800988e:	4a34      	ldr	r2, [pc, #208]	; (8009960 <HAL_GPIO_DeInit+0x1c8>)
 8009890:	697b      	ldr	r3, [r7, #20]
 8009892:	089b      	lsrs	r3, r3, #2
 8009894:	3302      	adds	r3, #2
 8009896:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	43da      	mvns	r2, r3
 800989e:	4830      	ldr	r0, [pc, #192]	; (8009960 <HAL_GPIO_DeInit+0x1c8>)
 80098a0:	697b      	ldr	r3, [r7, #20]
 80098a2:	089b      	lsrs	r3, r3, #2
 80098a4:	400a      	ands	r2, r1
 80098a6:	3302      	adds	r3, #2
 80098a8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	681a      	ldr	r2, [r3, #0]
 80098b0:	697b      	ldr	r3, [r7, #20]
 80098b2:	005b      	lsls	r3, r3, #1
 80098b4:	2103      	movs	r1, #3
 80098b6:	fa01 f303 	lsl.w	r3, r1, r3
 80098ba:	431a      	orrs	r2, r3
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 80098c0:	697b      	ldr	r3, [r7, #20]
 80098c2:	08da      	lsrs	r2, r3, #3
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	3208      	adds	r2, #8
 80098c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80098cc:	697b      	ldr	r3, [r7, #20]
 80098ce:	f003 0307 	and.w	r3, r3, #7
 80098d2:	009b      	lsls	r3, r3, #2
 80098d4:	220f      	movs	r2, #15
 80098d6:	fa02 f303 	lsl.w	r3, r2, r3
 80098da:	43db      	mvns	r3, r3
 80098dc:	697a      	ldr	r2, [r7, #20]
 80098de:	08d2      	lsrs	r2, r2, #3
 80098e0:	4019      	ands	r1, r3
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	3208      	adds	r2, #8
 80098e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	689a      	ldr	r2, [r3, #8]
 80098ee:	697b      	ldr	r3, [r7, #20]
 80098f0:	005b      	lsls	r3, r3, #1
 80098f2:	2103      	movs	r1, #3
 80098f4:	fa01 f303 	lsl.w	r3, r1, r3
 80098f8:	43db      	mvns	r3, r3
 80098fa:	401a      	ands	r2, r3
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	685a      	ldr	r2, [r3, #4]
 8009904:	2101      	movs	r1, #1
 8009906:	697b      	ldr	r3, [r7, #20]
 8009908:	fa01 f303 	lsl.w	r3, r1, r3
 800990c:	43db      	mvns	r3, r3
 800990e:	401a      	ands	r2, r3
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	68da      	ldr	r2, [r3, #12]
 8009918:	697b      	ldr	r3, [r7, #20]
 800991a:	005b      	lsls	r3, r3, #1
 800991c:	2103      	movs	r1, #3
 800991e:	fa01 f303 	lsl.w	r3, r1, r3
 8009922:	43db      	mvns	r3, r3
 8009924:	401a      	ands	r2, r3
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800992e:	2101      	movs	r1, #1
 8009930:	697b      	ldr	r3, [r7, #20]
 8009932:	fa01 f303 	lsl.w	r3, r1, r3
 8009936:	43db      	mvns	r3, r3
 8009938:	401a      	ands	r2, r3
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 800993e:	697b      	ldr	r3, [r7, #20]
 8009940:	3301      	adds	r3, #1
 8009942:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8009944:	683a      	ldr	r2, [r7, #0]
 8009946:	697b      	ldr	r3, [r7, #20]
 8009948:	fa22 f303 	lsr.w	r3, r2, r3
 800994c:	2b00      	cmp	r3, #0
 800994e:	f47f af2b 	bne.w	80097a8 <HAL_GPIO_DeInit+0x10>
  }
}
 8009952:	bf00      	nop
 8009954:	bf00      	nop
 8009956:	371c      	adds	r7, #28
 8009958:	46bd      	mov	sp, r7
 800995a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800995e:	4770      	bx	lr
 8009960:	40010000 	.word	0x40010000
 8009964:	48000400 	.word	0x48000400
 8009968:	48000800 	.word	0x48000800
 800996c:	48000c00 	.word	0x48000c00
 8009970:	48001000 	.word	0x48001000
 8009974:	48001400 	.word	0x48001400
 8009978:	48001800 	.word	0x48001800
 800997c:	40010400 	.word	0x40010400

08009980 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009980:	b480      	push	{r7}
 8009982:	b083      	sub	sp, #12
 8009984:	af00      	add	r7, sp, #0
 8009986:	6078      	str	r0, [r7, #4]
 8009988:	460b      	mov	r3, r1
 800998a:	807b      	strh	r3, [r7, #2]
 800998c:	4613      	mov	r3, r2
 800998e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8009990:	787b      	ldrb	r3, [r7, #1]
 8009992:	2b00      	cmp	r3, #0
 8009994:	d003      	beq.n	800999e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8009996:	887a      	ldrh	r2, [r7, #2]
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800999c:	e002      	b.n	80099a4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800999e:	887a      	ldrh	r2, [r7, #2]
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80099a4:	bf00      	nop
 80099a6:	370c      	adds	r7, #12
 80099a8:	46bd      	mov	sp, r7
 80099aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ae:	4770      	bx	lr

080099b0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80099b0:	b580      	push	{r7, lr}
 80099b2:	b082      	sub	sp, #8
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d101      	bne.n	80099c2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80099be:	2301      	movs	r3, #1
 80099c0:	e081      	b.n	8009ac6 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80099c8:	b2db      	uxtb	r3, r3
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d106      	bne.n	80099dc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	2200      	movs	r2, #0
 80099d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80099d6:	6878      	ldr	r0, [r7, #4]
 80099d8:	f7f6 ffb8 	bl	800094c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	2224      	movs	r2, #36	; 0x24
 80099e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	681a      	ldr	r2, [r3, #0]
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	f022 0201 	bic.w	r2, r2, #1
 80099f2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	685a      	ldr	r2, [r3, #4]
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8009a00:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	689a      	ldr	r2, [r3, #8]
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009a10:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	68db      	ldr	r3, [r3, #12]
 8009a16:	2b01      	cmp	r3, #1
 8009a18:	d107      	bne.n	8009a2a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	689a      	ldr	r2, [r3, #8]
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009a26:	609a      	str	r2, [r3, #8]
 8009a28:	e006      	b.n	8009a38 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	689a      	ldr	r2, [r3, #8]
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8009a36:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	68db      	ldr	r3, [r3, #12]
 8009a3c:	2b02      	cmp	r3, #2
 8009a3e:	d104      	bne.n	8009a4a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009a48:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	685b      	ldr	r3, [r3, #4]
 8009a50:	687a      	ldr	r2, [r7, #4]
 8009a52:	6812      	ldr	r2, [r2, #0]
 8009a54:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8009a58:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009a5c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	68da      	ldr	r2, [r3, #12]
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009a6c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	691a      	ldr	r2, [r3, #16]
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	695b      	ldr	r3, [r3, #20]
 8009a76:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	699b      	ldr	r3, [r3, #24]
 8009a7e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	430a      	orrs	r2, r1
 8009a86:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	69d9      	ldr	r1, [r3, #28]
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	6a1a      	ldr	r2, [r3, #32]
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	430a      	orrs	r2, r1
 8009a96:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	681a      	ldr	r2, [r3, #0]
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	f042 0201 	orr.w	r2, r2, #1
 8009aa6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	2200      	movs	r2, #0
 8009aac:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	2220      	movs	r2, #32
 8009ab2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	2200      	movs	r2, #0
 8009aba:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	2200      	movs	r2, #0
 8009ac0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8009ac4:	2300      	movs	r3, #0
}
 8009ac6:	4618      	mov	r0, r3
 8009ac8:	3708      	adds	r7, #8
 8009aca:	46bd      	mov	sp, r7
 8009acc:	bd80      	pop	{r7, pc}

08009ace <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009ace:	b480      	push	{r7}
 8009ad0:	b083      	sub	sp, #12
 8009ad2:	af00      	add	r7, sp, #0
 8009ad4:	6078      	str	r0, [r7, #4]
 8009ad6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009ade:	b2db      	uxtb	r3, r3
 8009ae0:	2b20      	cmp	r3, #32
 8009ae2:	d138      	bne.n	8009b56 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009aea:	2b01      	cmp	r3, #1
 8009aec:	d101      	bne.n	8009af2 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8009aee:	2302      	movs	r3, #2
 8009af0:	e032      	b.n	8009b58 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	2201      	movs	r2, #1
 8009af6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	2224      	movs	r2, #36	; 0x24
 8009afe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	681a      	ldr	r2, [r3, #0]
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	f022 0201 	bic.w	r2, r2, #1
 8009b10:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	681a      	ldr	r2, [r3, #0]
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8009b20:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	6819      	ldr	r1, [r3, #0]
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	683a      	ldr	r2, [r7, #0]
 8009b2e:	430a      	orrs	r2, r1
 8009b30:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	681a      	ldr	r2, [r3, #0]
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	f042 0201 	orr.w	r2, r2, #1
 8009b40:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	2220      	movs	r2, #32
 8009b46:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	2200      	movs	r2, #0
 8009b4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8009b52:	2300      	movs	r3, #0
 8009b54:	e000      	b.n	8009b58 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009b56:	2302      	movs	r3, #2
  }
}
 8009b58:	4618      	mov	r0, r3
 8009b5a:	370c      	adds	r7, #12
 8009b5c:	46bd      	mov	sp, r7
 8009b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b62:	4770      	bx	lr

08009b64 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009b64:	b480      	push	{r7}
 8009b66:	b085      	sub	sp, #20
 8009b68:	af00      	add	r7, sp, #0
 8009b6a:	6078      	str	r0, [r7, #4]
 8009b6c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009b74:	b2db      	uxtb	r3, r3
 8009b76:	2b20      	cmp	r3, #32
 8009b78:	d139      	bne.n	8009bee <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009b80:	2b01      	cmp	r3, #1
 8009b82:	d101      	bne.n	8009b88 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8009b84:	2302      	movs	r3, #2
 8009b86:	e033      	b.n	8009bf0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	2201      	movs	r2, #1
 8009b8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	2224      	movs	r2, #36	; 0x24
 8009b94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	681a      	ldr	r2, [r3, #0]
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	f022 0201 	bic.w	r2, r2, #1
 8009ba6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8009bb6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8009bb8:	683b      	ldr	r3, [r7, #0]
 8009bba:	021b      	lsls	r3, r3, #8
 8009bbc:	68fa      	ldr	r2, [r7, #12]
 8009bbe:	4313      	orrs	r3, r2
 8009bc0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	68fa      	ldr	r2, [r7, #12]
 8009bc8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	681a      	ldr	r2, [r3, #0]
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	f042 0201 	orr.w	r2, r2, #1
 8009bd8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	2220      	movs	r2, #32
 8009bde:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	2200      	movs	r2, #0
 8009be6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8009bea:	2300      	movs	r3, #0
 8009bec:	e000      	b.n	8009bf0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8009bee:	2302      	movs	r3, #2
  }
}
 8009bf0:	4618      	mov	r0, r3
 8009bf2:	3714      	adds	r7, #20
 8009bf4:	46bd      	mov	sp, r7
 8009bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bfa:	4770      	bx	lr

08009bfc <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8009bfc:	b580      	push	{r7, lr}
 8009bfe:	b084      	sub	sp, #16
 8009c00:	af00      	add	r7, sp, #0
 8009c02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d101      	bne.n	8009c0e <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8009c0a:	2301      	movs	r3, #1
 8009c0c:	e041      	b.n	8009c92 <HAL_IWDG_Init+0x96>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8009c16:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	f245 5255 	movw	r2, #21845	; 0x5555
 8009c20:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	687a      	ldr	r2, [r7, #4]
 8009c28:	6852      	ldr	r2, [r2, #4]
 8009c2a:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	687a      	ldr	r2, [r7, #4]
 8009c32:	6892      	ldr	r2, [r2, #8]
 8009c34:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8009c36:	f7ff fab1 	bl	800919c <HAL_GetTick>
 8009c3a:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8009c3c:	e00f      	b.n	8009c5e <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8009c3e:	f7ff faad 	bl	800919c <HAL_GetTick>
 8009c42:	4602      	mov	r2, r0
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	1ad3      	subs	r3, r2, r3
 8009c48:	2b31      	cmp	r3, #49	; 0x31
 8009c4a:	d908      	bls.n	8009c5e <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	68db      	ldr	r3, [r3, #12]
 8009c52:	f003 0307 	and.w	r3, r3, #7
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d001      	beq.n	8009c5e <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 8009c5a:	2303      	movs	r3, #3
 8009c5c:	e019      	b.n	8009c92 <HAL_IWDG_Init+0x96>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	68db      	ldr	r3, [r3, #12]
 8009c64:	f003 0307 	and.w	r3, r3, #7
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d1e8      	bne.n	8009c3e <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	691a      	ldr	r2, [r3, #16]
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	68db      	ldr	r3, [r3, #12]
 8009c76:	429a      	cmp	r2, r3
 8009c78:	d005      	beq.n	8009c86 <HAL_IWDG_Init+0x8a>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	687a      	ldr	r2, [r7, #4]
 8009c80:	68d2      	ldr	r2, [r2, #12]
 8009c82:	611a      	str	r2, [r3, #16]
 8009c84:	e004      	b.n	8009c90 <HAL_IWDG_Init+0x94>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8009c8e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009c90:	2300      	movs	r3, #0
}
 8009c92:	4618      	mov	r0, r3
 8009c94:	3710      	adds	r7, #16
 8009c96:	46bd      	mov	sp, r7
 8009c98:	bd80      	pop	{r7, pc}

08009c9a <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8009c9a:	b480      	push	{r7}
 8009c9c:	b083      	sub	sp, #12
 8009c9e:	af00      	add	r7, sp, #0
 8009ca0:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8009caa:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8009cac:	2300      	movs	r3, #0
}
 8009cae:	4618      	mov	r0, r3
 8009cb0:	370c      	adds	r7, #12
 8009cb2:	46bd      	mov	sp, r7
 8009cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb8:	4770      	bx	lr
	...

08009cbc <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 8009cbc:	b580      	push	{r7, lr}
 8009cbe:	b086      	sub	sp, #24
 8009cc0:	af00      	add	r7, sp, #0
 8009cc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d101      	bne.n	8009cce <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 8009cca:	2301      	movs	r3, #1
 8009ccc:	e0af      	b.n	8009e2e <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8009cd4:	b2db      	uxtb	r3, r3
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d106      	bne.n	8009ce8 <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	2200      	movs	r2, #0
 8009cde:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 8009ce2:	6878      	ldr	r0, [r7, #4]
 8009ce4:	f7f6 fef2 	bl	8000acc <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	2202      	movs	r2, #2
 8009cec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	681a      	ldr	r2, [r3, #0]
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	f022 0201 	bic.w	r2, r2, #1
 8009cfe:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8009d00:	2300      	movs	r3, #0
 8009d02:	617b      	str	r3, [r7, #20]
 8009d04:	e00a      	b.n	8009d1c <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	681a      	ldr	r2, [r3, #0]
 8009d0a:	697b      	ldr	r3, [r7, #20]
 8009d0c:	3304      	adds	r3, #4
 8009d0e:	009b      	lsls	r3, r3, #2
 8009d10:	4413      	add	r3, r2
 8009d12:	2200      	movs	r2, #0
 8009d14:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8009d16:	697b      	ldr	r3, [r7, #20]
 8009d18:	3301      	adds	r3, #1
 8009d1a:	617b      	str	r3, [r7, #20]
 8009d1c:	697b      	ldr	r3, [r7, #20]
 8009d1e:	2b0f      	cmp	r3, #15
 8009d20:	d9f1      	bls.n	8009d06 <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	689a      	ldr	r2, [r3, #8]
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	f042 0204 	orr.w	r2, r2, #4
 8009d30:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	685a      	ldr	r2, [r3, #4]
 8009d38:	4b3f      	ldr	r3, [pc, #252]	; (8009e38 <HAL_LCD_Init+0x17c>)
 8009d3a:	4013      	ands	r3, r2
 8009d3c:	687a      	ldr	r2, [r7, #4]
 8009d3e:	6851      	ldr	r1, [r2, #4]
 8009d40:	687a      	ldr	r2, [r7, #4]
 8009d42:	6892      	ldr	r2, [r2, #8]
 8009d44:	4311      	orrs	r1, r2
 8009d46:	687a      	ldr	r2, [r7, #4]
 8009d48:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8009d4a:	4311      	orrs	r1, r2
 8009d4c:	687a      	ldr	r2, [r7, #4]
 8009d4e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8009d50:	4311      	orrs	r1, r2
 8009d52:	687a      	ldr	r2, [r7, #4]
 8009d54:	69d2      	ldr	r2, [r2, #28]
 8009d56:	4311      	orrs	r1, r2
 8009d58:	687a      	ldr	r2, [r7, #4]
 8009d5a:	6a12      	ldr	r2, [r2, #32]
 8009d5c:	4311      	orrs	r1, r2
 8009d5e:	687a      	ldr	r2, [r7, #4]
 8009d60:	6992      	ldr	r2, [r2, #24]
 8009d62:	4311      	orrs	r1, r2
 8009d64:	687a      	ldr	r2, [r7, #4]
 8009d66:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8009d68:	4311      	orrs	r1, r2
 8009d6a:	687a      	ldr	r2, [r7, #4]
 8009d6c:	6812      	ldr	r2, [r2, #0]
 8009d6e:	430b      	orrs	r3, r1
 8009d70:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 8009d72:	6878      	ldr	r0, [r7, #4]
 8009d74:	f000 f94c 	bl	800a010 <LCD_WaitForSynchro>
 8009d78:	4603      	mov	r3, r0
 8009d7a:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 8009d7c:	7cfb      	ldrb	r3, [r7, #19]
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d001      	beq.n	8009d86 <HAL_LCD_Init+0xca>
  {
    return status;
 8009d82:	7cfb      	ldrb	r3, [r7, #19]
 8009d84:	e053      	b.n	8009e2e <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	68da      	ldr	r2, [r3, #12]
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	691b      	ldr	r3, [r3, #16]
 8009d98:	431a      	orrs	r2, r3
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	695b      	ldr	r3, [r3, #20]
 8009d9e:	431a      	orrs	r2, r3
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009da4:	431a      	orrs	r2, r3
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	430a      	orrs	r2, r1
 8009dac:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	681a      	ldr	r2, [r3, #0]
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	f042 0201 	orr.w	r2, r2, #1
 8009dbc:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8009dbe:	f7ff f9ed 	bl	800919c <HAL_GetTick>
 8009dc2:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8009dc4:	e00c      	b.n	8009de0 <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8009dc6:	f7ff f9e9 	bl	800919c <HAL_GetTick>
 8009dca:	4602      	mov	r2, r0
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	1ad3      	subs	r3, r2, r3
 8009dd0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009dd4:	d904      	bls.n	8009de0 <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	2208      	movs	r2, #8
 8009dda:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8009ddc:	2303      	movs	r3, #3
 8009dde:	e026      	b.n	8009e2e <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	689b      	ldr	r3, [r3, #8]
 8009de6:	f003 0301 	and.w	r3, r3, #1
 8009dea:	2b01      	cmp	r3, #1
 8009dec:	d1eb      	bne.n	8009dc6 <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 8009dee:	f7ff f9d5 	bl	800919c <HAL_GetTick>
 8009df2:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8009df4:	e00c      	b.n	8009e10 <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8009df6:	f7ff f9d1 	bl	800919c <HAL_GetTick>
 8009dfa:	4602      	mov	r2, r0
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	1ad3      	subs	r3, r2, r3
 8009e00:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009e04:	d904      	bls.n	8009e10 <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	2210      	movs	r2, #16
 8009e0a:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8009e0c:	2303      	movs	r3, #3
 8009e0e:	e00e      	b.n	8009e2e <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	689b      	ldr	r3, [r3, #8]
 8009e16:	f003 0310 	and.w	r3, r3, #16
 8009e1a:	2b10      	cmp	r3, #16
 8009e1c:	d1eb      	bne.n	8009df6 <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	2200      	movs	r2, #0
 8009e22:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	2201      	movs	r2, #1
 8009e28:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return status;
 8009e2c:	7cfb      	ldrb	r3, [r7, #19]
}
 8009e2e:	4618      	mov	r0, r3
 8009e30:	3718      	adds	r7, #24
 8009e32:	46bd      	mov	sp, r7
 8009e34:	bd80      	pop	{r7, pc}
 8009e36:	bf00      	nop
 8009e38:	fc00000e 	.word	0xfc00000e

08009e3c <HAL_LCD_Write>:
  * @param RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 8009e3c:	b580      	push	{r7, lr}
 8009e3e:	b086      	sub	sp, #24
 8009e40:	af00      	add	r7, sp, #0
 8009e42:	60f8      	str	r0, [r7, #12]
 8009e44:	60b9      	str	r1, [r7, #8]
 8009e46:	607a      	str	r2, [r7, #4]
 8009e48:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  HAL_LCD_StateTypeDef state = hlcd->State;
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8009e50:	75fb      	strb	r3, [r7, #23]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8009e52:	7dfb      	ldrb	r3, [r7, #23]
 8009e54:	2b01      	cmp	r3, #1
 8009e56:	d002      	beq.n	8009e5e <HAL_LCD_Write+0x22>
 8009e58:	7dfb      	ldrb	r3, [r7, #23]
 8009e5a:	2b02      	cmp	r3, #2
 8009e5c:	d144      	bne.n	8009ee8 <HAL_LCD_Write+0xac>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if (hlcd->State == HAL_LCD_STATE_READY)
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8009e64:	b2db      	uxtb	r3, r3
 8009e66:	2b01      	cmp	r3, #1
 8009e68:	d12a      	bne.n	8009ec0 <HAL_LCD_Write+0x84>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8009e70:	2b01      	cmp	r3, #1
 8009e72:	d101      	bne.n	8009e78 <HAL_LCD_Write+0x3c>
 8009e74:	2302      	movs	r3, #2
 8009e76:	e038      	b.n	8009eea <HAL_LCD_Write+0xae>
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	2201      	movs	r2, #1
 8009e7c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	2202      	movs	r2, #2
 8009e84:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 8009e88:	f7ff f988 	bl	800919c <HAL_GetTick>
 8009e8c:	6138      	str	r0, [r7, #16]

      /*!< Wait Until the LCD is ready */
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8009e8e:	e010      	b.n	8009eb2 <HAL_LCD_Write+0x76>
      {
        if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8009e90:	f7ff f984 	bl	800919c <HAL_GetTick>
 8009e94:	4602      	mov	r2, r0
 8009e96:	693b      	ldr	r3, [r7, #16]
 8009e98:	1ad3      	subs	r3, r2, r3
 8009e9a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009e9e:	d908      	bls.n	8009eb2 <HAL_LCD_Write+0x76>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	2202      	movs	r2, #2
 8009ea4:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	2200      	movs	r2, #0
 8009eaa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 8009eae:	2303      	movs	r3, #3
 8009eb0:	e01b      	b.n	8009eea <HAL_LCD_Write+0xae>
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	689b      	ldr	r3, [r3, #8]
 8009eb8:	f003 0304 	and.w	r3, r3, #4
 8009ebc:	2b04      	cmp	r3, #4
 8009ebe:	d0e7      	beq.n	8009e90 <HAL_LCD_Write+0x54>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	681a      	ldr	r2, [r3, #0]
 8009ec4:	68bb      	ldr	r3, [r7, #8]
 8009ec6:	3304      	adds	r3, #4
 8009ec8:	009b      	lsls	r3, r3, #2
 8009eca:	4413      	add	r3, r2
 8009ecc:	685a      	ldr	r2, [r3, #4]
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	401a      	ands	r2, r3
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	6819      	ldr	r1, [r3, #0]
 8009ed6:	683b      	ldr	r3, [r7, #0]
 8009ed8:	431a      	orrs	r2, r3
 8009eda:	68bb      	ldr	r3, [r7, #8]
 8009edc:	3304      	adds	r3, #4
 8009ede:	009b      	lsls	r3, r3, #2
 8009ee0:	440b      	add	r3, r1
 8009ee2:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8009ee4:	2300      	movs	r3, #0
 8009ee6:	e000      	b.n	8009eea <HAL_LCD_Write+0xae>
  }
  else
  {
    return HAL_ERROR;
 8009ee8:	2301      	movs	r3, #1
  }
}
 8009eea:	4618      	mov	r0, r3
 8009eec:	3718      	adds	r7, #24
 8009eee:	46bd      	mov	sp, r7
 8009ef0:	bd80      	pop	{r7, pc}

08009ef2 <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 8009ef2:	b580      	push	{r7, lr}
 8009ef4:	b086      	sub	sp, #24
 8009ef6:	af00      	add	r7, sp, #0
 8009ef8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status = HAL_ERROR;
 8009efa:	2301      	movs	r3, #1
 8009efc:	74fb      	strb	r3, [r7, #19]
  HAL_LCD_StateTypeDef state = hlcd->State;
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8009f04:	74bb      	strb	r3, [r7, #18]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8009f06:	7cbb      	ldrb	r3, [r7, #18]
 8009f08:	2b01      	cmp	r3, #1
 8009f0a:	d002      	beq.n	8009f12 <HAL_LCD_Clear+0x20>
 8009f0c:	7cbb      	ldrb	r3, [r7, #18]
 8009f0e:	2b02      	cmp	r3, #2
 8009f10:	d140      	bne.n	8009f94 <HAL_LCD_Clear+0xa2>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8009f18:	2b01      	cmp	r3, #1
 8009f1a:	d101      	bne.n	8009f20 <HAL_LCD_Clear+0x2e>
 8009f1c:	2302      	movs	r3, #2
 8009f1e:	e03a      	b.n	8009f96 <HAL_LCD_Clear+0xa4>
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	2201      	movs	r2, #1
 8009f24:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	2202      	movs	r2, #2
 8009f2c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 8009f30:	f7ff f934 	bl	800919c <HAL_GetTick>
 8009f34:	60f8      	str	r0, [r7, #12]

    /*!< Wait Until the LCD is ready */
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8009f36:	e010      	b.n	8009f5a <HAL_LCD_Clear+0x68>
    {
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8009f38:	f7ff f930 	bl	800919c <HAL_GetTick>
 8009f3c:	4602      	mov	r2, r0
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	1ad3      	subs	r3, r2, r3
 8009f42:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009f46:	d908      	bls.n	8009f5a <HAL_LCD_Clear+0x68>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	2202      	movs	r2, #2
 8009f4c:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	2200      	movs	r2, #0
 8009f52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8009f56:	2303      	movs	r3, #3
 8009f58:	e01d      	b.n	8009f96 <HAL_LCD_Clear+0xa4>
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	689b      	ldr	r3, [r3, #8]
 8009f60:	f003 0304 	and.w	r3, r3, #4
 8009f64:	2b04      	cmp	r3, #4
 8009f66:	d0e7      	beq.n	8009f38 <HAL_LCD_Clear+0x46>
      }
    }
    /* Clear the LCD_RAM registers */
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8009f68:	2300      	movs	r3, #0
 8009f6a:	617b      	str	r3, [r7, #20]
 8009f6c:	e00a      	b.n	8009f84 <HAL_LCD_Clear+0x92>
    {
      hlcd->Instance->RAM[counter] = 0;
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	681a      	ldr	r2, [r3, #0]
 8009f72:	697b      	ldr	r3, [r7, #20]
 8009f74:	3304      	adds	r3, #4
 8009f76:	009b      	lsls	r3, r3, #2
 8009f78:	4413      	add	r3, r2
 8009f7a:	2200      	movs	r2, #0
 8009f7c:	605a      	str	r2, [r3, #4]
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8009f7e:	697b      	ldr	r3, [r7, #20]
 8009f80:	3301      	adds	r3, #1
 8009f82:	617b      	str	r3, [r7, #20]
 8009f84:	697b      	ldr	r3, [r7, #20]
 8009f86:	2b0f      	cmp	r3, #15
 8009f88:	d9f1      	bls.n	8009f6e <HAL_LCD_Clear+0x7c>
    }

    /* Update the LCD display */
    status = HAL_LCD_UpdateDisplayRequest(hlcd);
 8009f8a:	6878      	ldr	r0, [r7, #4]
 8009f8c:	f000 f807 	bl	8009f9e <HAL_LCD_UpdateDisplayRequest>
 8009f90:	4603      	mov	r3, r0
 8009f92:	74fb      	strb	r3, [r7, #19]
  }
  return status;
 8009f94:	7cfb      	ldrb	r3, [r7, #19]
}
 8009f96:	4618      	mov	r0, r3
 8009f98:	3718      	adds	r7, #24
 8009f9a:	46bd      	mov	sp, r7
 8009f9c:	bd80      	pop	{r7, pc}

08009f9e <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 8009f9e:	b580      	push	{r7, lr}
 8009fa0:	b084      	sub	sp, #16
 8009fa2:	af00      	add	r7, sp, #0
 8009fa4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	2208      	movs	r2, #8
 8009fac:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	689a      	ldr	r2, [r3, #8]
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	f042 0204 	orr.w	r2, r2, #4
 8009fbc:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8009fbe:	f7ff f8ed 	bl	800919c <HAL_GetTick>
 8009fc2:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8009fc4:	e010      	b.n	8009fe8 <HAL_LCD_UpdateDisplayRequest+0x4a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8009fc6:	f7ff f8e9 	bl	800919c <HAL_GetTick>
 8009fca:	4602      	mov	r2, r0
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	1ad3      	subs	r3, r2, r3
 8009fd0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009fd4:	d908      	bls.n	8009fe8 <HAL_LCD_UpdateDisplayRequest+0x4a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	2204      	movs	r2, #4
 8009fda:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	2200      	movs	r2, #0
 8009fe0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 8009fe4:	2303      	movs	r3, #3
 8009fe6:	e00f      	b.n	800a008 <HAL_LCD_UpdateDisplayRequest+0x6a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	689b      	ldr	r3, [r3, #8]
 8009fee:	f003 0308 	and.w	r3, r3, #8
 8009ff2:	2b08      	cmp	r3, #8
 8009ff4:	d1e7      	bne.n	8009fc6 <HAL_LCD_UpdateDisplayRequest+0x28>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	2201      	movs	r2, #1
 8009ffa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	2200      	movs	r2, #0
 800a002:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800a006:	2300      	movs	r3, #0
}
 800a008:	4618      	mov	r0, r3
 800a00a:	3710      	adds	r7, #16
 800a00c:	46bd      	mov	sp, r7
 800a00e:	bd80      	pop	{r7, pc}

0800a010 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 800a010:	b580      	push	{r7, lr}
 800a012:	b084      	sub	sp, #16
 800a014:	af00      	add	r7, sp, #0
 800a016:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 800a018:	f7ff f8c0 	bl	800919c <HAL_GetTick>
 800a01c:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 800a01e:	e00c      	b.n	800a03a <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 800a020:	f7ff f8bc 	bl	800919c <HAL_GetTick>
 800a024:	4602      	mov	r2, r0
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	1ad3      	subs	r3, r2, r3
 800a02a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a02e:	d904      	bls.n	800a03a <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	2201      	movs	r2, #1
 800a034:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 800a036:	2303      	movs	r3, #3
 800a038:	e007      	b.n	800a04a <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	689b      	ldr	r3, [r3, #8]
 800a040:	f003 0320 	and.w	r3, r3, #32
 800a044:	2b20      	cmp	r3, #32
 800a046:	d1eb      	bne.n	800a020 <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 800a048:	2300      	movs	r3, #0
}
 800a04a:	4618      	mov	r0, r3
 800a04c:	3710      	adds	r7, #16
 800a04e:	46bd      	mov	sp, r7
 800a050:	bd80      	pop	{r7, pc}
	...

0800a054 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800a054:	b480      	push	{r7}
 800a056:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a058:	4b05      	ldr	r3, [pc, #20]	; (800a070 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	4a04      	ldr	r2, [pc, #16]	; (800a070 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800a05e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a062:	6013      	str	r3, [r2, #0]
}
 800a064:	bf00      	nop
 800a066:	46bd      	mov	sp, r7
 800a068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a06c:	4770      	bx	lr
 800a06e:	bf00      	nop
 800a070:	40007000 	.word	0x40007000

0800a074 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800a074:	b480      	push	{r7}
 800a076:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800a078:	4b04      	ldr	r3, [pc, #16]	; (800a08c <HAL_PWREx_GetVoltageRange+0x18>)
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800a080:	4618      	mov	r0, r3
 800a082:	46bd      	mov	sp, r7
 800a084:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a088:	4770      	bx	lr
 800a08a:	bf00      	nop
 800a08c:	40007000 	.word	0x40007000

0800a090 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800a090:	b480      	push	{r7}
 800a092:	b085      	sub	sp, #20
 800a094:	af00      	add	r7, sp, #0
 800a096:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a09e:	d130      	bne.n	800a102 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800a0a0:	4b23      	ldr	r3, [pc, #140]	; (800a130 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800a0a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a0ac:	d038      	beq.n	800a120 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800a0ae:	4b20      	ldr	r3, [pc, #128]	; (800a130 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800a0b6:	4a1e      	ldr	r2, [pc, #120]	; (800a130 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a0b8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a0bc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800a0be:	4b1d      	ldr	r3, [pc, #116]	; (800a134 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	2232      	movs	r2, #50	; 0x32
 800a0c4:	fb02 f303 	mul.w	r3, r2, r3
 800a0c8:	4a1b      	ldr	r2, [pc, #108]	; (800a138 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800a0ca:	fba2 2303 	umull	r2, r3, r2, r3
 800a0ce:	0c9b      	lsrs	r3, r3, #18
 800a0d0:	3301      	adds	r3, #1
 800a0d2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a0d4:	e002      	b.n	800a0dc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	3b01      	subs	r3, #1
 800a0da:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a0dc:	4b14      	ldr	r3, [pc, #80]	; (800a130 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a0de:	695b      	ldr	r3, [r3, #20]
 800a0e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a0e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a0e8:	d102      	bne.n	800a0f0 <HAL_PWREx_ControlVoltageScaling+0x60>
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d1f2      	bne.n	800a0d6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a0f0:	4b0f      	ldr	r3, [pc, #60]	; (800a130 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a0f2:	695b      	ldr	r3, [r3, #20]
 800a0f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a0f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a0fc:	d110      	bne.n	800a120 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800a0fe:	2303      	movs	r3, #3
 800a100:	e00f      	b.n	800a122 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800a102:	4b0b      	ldr	r3, [pc, #44]	; (800a130 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800a10a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a10e:	d007      	beq.n	800a120 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800a110:	4b07      	ldr	r3, [pc, #28]	; (800a130 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800a118:	4a05      	ldr	r2, [pc, #20]	; (800a130 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a11a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a11e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800a120:	2300      	movs	r3, #0
}
 800a122:	4618      	mov	r0, r3
 800a124:	3714      	adds	r7, #20
 800a126:	46bd      	mov	sp, r7
 800a128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a12c:	4770      	bx	lr
 800a12e:	bf00      	nop
 800a130:	40007000 	.word	0x40007000
 800a134:	20000000 	.word	0x20000000
 800a138:	431bde83 	.word	0x431bde83

0800a13c <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 800a13c:	b580      	push	{r7, lr}
 800a13e:	b086      	sub	sp, #24
 800a140:	af02      	add	r7, sp, #8
 800a142:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800a144:	f7ff f82a 	bl	800919c <HAL_GetTick>
 800a148:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d101      	bne.n	800a154 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 800a150:	2301      	movs	r3, #1
 800a152:	e063      	b.n	800a21c <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a15a:	b2db      	uxtb	r3, r3
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d10b      	bne.n	800a178 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	2200      	movs	r2, #0
 800a164:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 800a168:	6878      	ldr	r0, [r7, #4]
 800a16a:	f7fd fa41 	bl	80075f0 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800a16e:	f241 3188 	movw	r1, #5000	; 0x1388
 800a172:	6878      	ldr	r0, [r7, #4]
 800a174:	f000 faf7 	bl	800a766 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	689b      	ldr	r3, [r3, #8]
 800a186:	3b01      	subs	r3, #1
 800a188:	021a      	lsls	r2, r3, #8
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	430a      	orrs	r2, r1
 800a190:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a196:	9300      	str	r3, [sp, #0]
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	2200      	movs	r2, #0
 800a19c:	2120      	movs	r1, #32
 800a19e:	6878      	ldr	r0, [r7, #4]
 800a1a0:	f000 faef 	bl	800a782 <QSPI_WaitFlagStateUntilTimeout>
 800a1a4:	4603      	mov	r3, r0
 800a1a6:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 800a1a8:	7afb      	ldrb	r3, [r7, #11]
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d131      	bne.n	800a212 <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800a1b8:	f023 0310 	bic.w	r3, r3, #16
 800a1bc:	687a      	ldr	r2, [r7, #4]
 800a1be:	6852      	ldr	r2, [r2, #4]
 800a1c0:	0611      	lsls	r1, r2, #24
 800a1c2:	687a      	ldr	r2, [r7, #4]
 800a1c4:	68d2      	ldr	r2, [r2, #12]
 800a1c6:	4311      	orrs	r1, r2
 800a1c8:	687a      	ldr	r2, [r7, #4]
 800a1ca:	6812      	ldr	r2, [r2, #0]
 800a1cc:	430b      	orrs	r3, r1
 800a1ce:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	685a      	ldr	r2, [r3, #4]
 800a1d6:	4b13      	ldr	r3, [pc, #76]	; (800a224 <HAL_QSPI_Init+0xe8>)
 800a1d8:	4013      	ands	r3, r2
 800a1da:	687a      	ldr	r2, [r7, #4]
 800a1dc:	6912      	ldr	r2, [r2, #16]
 800a1de:	0411      	lsls	r1, r2, #16
 800a1e0:	687a      	ldr	r2, [r7, #4]
 800a1e2:	6952      	ldr	r2, [r2, #20]
 800a1e4:	4311      	orrs	r1, r2
 800a1e6:	687a      	ldr	r2, [r7, #4]
 800a1e8:	6992      	ldr	r2, [r2, #24]
 800a1ea:	4311      	orrs	r1, r2
 800a1ec:	687a      	ldr	r2, [r7, #4]
 800a1ee:	6812      	ldr	r2, [r2, #0]
 800a1f0:	430b      	orrs	r3, r1
 800a1f2:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	681a      	ldr	r2, [r3, #0]
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	f042 0201 	orr.w	r2, r2, #1
 800a202:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	2200      	movs	r2, #0
 800a208:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	2201      	movs	r2, #1
 800a20e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	2200      	movs	r2, #0
 800a216:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 800a21a:	7afb      	ldrb	r3, [r7, #11]
}
 800a21c:	4618      	mov	r0, r3
 800a21e:	3710      	adds	r7, #16
 800a220:	46bd      	mov	sp, r7
 800a222:	bd80      	pop	{r7, pc}
 800a224:	ffe0f8fe 	.word	0xffe0f8fe

0800a228 <HAL_QSPI_DeInit>:
  * @brief De-Initialize the QSPI peripheral.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_DeInit(QSPI_HandleTypeDef *hqspi)
{
 800a228:	b580      	push	{r7, lr}
 800a22a:	b082      	sub	sp, #8
 800a22c:	af00      	add	r7, sp, #0
 800a22e:	6078      	str	r0, [r7, #4]
  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	2b00      	cmp	r3, #0
 800a234:	d101      	bne.n	800a23a <HAL_QSPI_DeInit+0x12>
  {
    return HAL_ERROR;
 800a236:	2301      	movs	r3, #1
 800a238:	e016      	b.n	800a268 <HAL_QSPI_DeInit+0x40>
  }

  /* Disable the QSPI Peripheral Clock */
  __HAL_QSPI_DISABLE(hqspi);
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	681a      	ldr	r2, [r3, #0]
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	f022 0201 	bic.w	r2, r2, #1
 800a248:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware */
  hqspi->MspDeInitCallback(hqspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_QSPI_MspDeInit(hqspi);
 800a24a:	6878      	ldr	r0, [r7, #4]
 800a24c:	f7fd fa14 	bl	8007678 <HAL_QSPI_MspDeInit>
#endif

  /* Set QSPI error code to none */
  hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	2200      	movs	r2, #0
 800a254:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the QSPI state */
  hqspi->State = HAL_QSPI_STATE_RESET;
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	2200      	movs	r2, #0
 800a25a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	2200      	movs	r2, #0
 800a262:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 800a266:	2300      	movs	r3, #0
}
 800a268:	4618      	mov	r0, r3
 800a26a:	3708      	adds	r7, #8
 800a26c:	46bd      	mov	sp, r7
 800a26e:	bd80      	pop	{r7, pc}

0800a270 <HAL_QSPI_Command>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 800a270:	b580      	push	{r7, lr}
 800a272:	b088      	sub	sp, #32
 800a274:	af02      	add	r7, sp, #8
 800a276:	60f8      	str	r0, [r7, #12]
 800a278:	60b9      	str	r1, [r7, #8]
 800a27a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800a27c:	f7fe ff8e 	bl	800919c <HAL_GetTick>
 800a280:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a288:	b2db      	uxtb	r3, r3
 800a28a:	2b01      	cmp	r3, #1
 800a28c:	d101      	bne.n	800a292 <HAL_QSPI_Command+0x22>
 800a28e:	2302      	movs	r3, #2
 800a290:	e048      	b.n	800a324 <HAL_QSPI_Command+0xb4>
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	2201      	movs	r2, #1
 800a296:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a2a0:	b2db      	uxtb	r3, r3
 800a2a2:	2b01      	cmp	r3, #1
 800a2a4:	d137      	bne.n	800a316 <HAL_QSPI_Command+0xa6>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	2200      	movs	r2, #0
 800a2aa:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	2202      	movs	r2, #2
 800a2b0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	9300      	str	r3, [sp, #0]
 800a2b8:	693b      	ldr	r3, [r7, #16]
 800a2ba:	2200      	movs	r2, #0
 800a2bc:	2120      	movs	r1, #32
 800a2be:	68f8      	ldr	r0, [r7, #12]
 800a2c0:	f000 fa5f 	bl	800a782 <QSPI_WaitFlagStateUntilTimeout>
 800a2c4:	4603      	mov	r3, r0
 800a2c6:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 800a2c8:	7dfb      	ldrb	r3, [r7, #23]
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d125      	bne.n	800a31a <HAL_QSPI_Command+0xaa>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 800a2ce:	2200      	movs	r2, #0
 800a2d0:	68b9      	ldr	r1, [r7, #8]
 800a2d2:	68f8      	ldr	r0, [r7, #12]
 800a2d4:	f000 fa8c 	bl	800a7f0 <QSPI_Config>

      if (cmd->DataMode == QSPI_DATA_NONE)
 800a2d8:	68bb      	ldr	r3, [r7, #8]
 800a2da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d115      	bne.n	800a30c <HAL_QSPI_Command+0x9c>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	9300      	str	r3, [sp, #0]
 800a2e4:	693b      	ldr	r3, [r7, #16]
 800a2e6:	2201      	movs	r2, #1
 800a2e8:	2102      	movs	r1, #2
 800a2ea:	68f8      	ldr	r0, [r7, #12]
 800a2ec:	f000 fa49 	bl	800a782 <QSPI_WaitFlagStateUntilTimeout>
 800a2f0:	4603      	mov	r3, r0
 800a2f2:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 800a2f4:	7dfb      	ldrb	r3, [r7, #23]
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d10f      	bne.n	800a31a <HAL_QSPI_Command+0xaa>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	2202      	movs	r2, #2
 800a300:	60da      	str	r2, [r3, #12]

          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	2201      	movs	r2, #1
 800a306:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800a30a:	e006      	b.n	800a31a <HAL_QSPI_Command+0xaa>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	2201      	movs	r2, #1
 800a310:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800a314:	e001      	b.n	800a31a <HAL_QSPI_Command+0xaa>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 800a316:	2302      	movs	r3, #2
 800a318:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	2200      	movs	r2, #0
 800a31e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 800a322:	7dfb      	ldrb	r3, [r7, #23]
}
 800a324:	4618      	mov	r0, r3
 800a326:	3718      	adds	r7, #24
 800a328:	46bd      	mov	sp, r7
 800a32a:	bd80      	pop	{r7, pc}

0800a32c <HAL_QSPI_Transmit>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 800a32c:	b580      	push	{r7, lr}
 800a32e:	b08a      	sub	sp, #40	; 0x28
 800a330:	af02      	add	r7, sp, #8
 800a332:	60f8      	str	r0, [r7, #12]
 800a334:	60b9      	str	r1, [r7, #8]
 800a336:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a338:	2300      	movs	r3, #0
 800a33a:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 800a33c:	f7fe ff2e 	bl	800919c <HAL_GetTick>
 800a340:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	3320      	adds	r3, #32
 800a348:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a350:	b2db      	uxtb	r3, r3
 800a352:	2b01      	cmp	r3, #1
 800a354:	d101      	bne.n	800a35a <HAL_QSPI_Transmit+0x2e>
 800a356:	2302      	movs	r3, #2
 800a358:	e07b      	b.n	800a452 <HAL_QSPI_Transmit+0x126>
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	2201      	movs	r2, #1
 800a35e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a368:	b2db      	uxtb	r3, r3
 800a36a:	2b01      	cmp	r3, #1
 800a36c:	d16a      	bne.n	800a444 <HAL_QSPI_Transmit+0x118>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	2200      	movs	r2, #0
 800a372:	63da      	str	r2, [r3, #60]	; 0x3c

    if(pData != NULL )
 800a374:	68bb      	ldr	r3, [r7, #8]
 800a376:	2b00      	cmp	r3, #0
 800a378:	d05b      	beq.n	800a432 <HAL_QSPI_Transmit+0x106>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	2212      	movs	r2, #18
 800a37e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	691b      	ldr	r3, [r3, #16]
 800a388:	1c5a      	adds	r2, r3, #1
 800a38a:	68fb      	ldr	r3, [r7, #12]
 800a38c:	625a      	str	r2, [r3, #36]	; 0x24
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	691b      	ldr	r3, [r3, #16]
 800a394:	1c5a      	adds	r2, r3, #1
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	621a      	str	r2, [r3, #32]
      hqspi->pTxBuffPtr = pData;
 800a39a:	68fb      	ldr	r3, [r7, #12]
 800a39c:	68ba      	ldr	r2, [r7, #8]
 800a39e:	61da      	str	r2, [r3, #28]

      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	695a      	ldr	r2, [r3, #20]
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 800a3ae:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0U)
 800a3b0:	e01b      	b.n	800a3ea <HAL_QSPI_Transmit+0xbe>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	9300      	str	r3, [sp, #0]
 800a3b6:	69bb      	ldr	r3, [r7, #24]
 800a3b8:	2201      	movs	r2, #1
 800a3ba:	2104      	movs	r1, #4
 800a3bc:	68f8      	ldr	r0, [r7, #12]
 800a3be:	f000 f9e0 	bl	800a782 <QSPI_WaitFlagStateUntilTimeout>
 800a3c2:	4603      	mov	r3, r0
 800a3c4:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 800a3c6:	7ffb      	ldrb	r3, [r7, #31]
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d113      	bne.n	800a3f4 <HAL_QSPI_Transmit+0xc8>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	69db      	ldr	r3, [r3, #28]
 800a3d0:	781a      	ldrb	r2, [r3, #0]
 800a3d2:	697b      	ldr	r3, [r7, #20]
 800a3d4:	701a      	strb	r2, [r3, #0]
        hqspi->pTxBuffPtr++;
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	69db      	ldr	r3, [r3, #28]
 800a3da:	1c5a      	adds	r2, r3, #1
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	61da      	str	r2, [r3, #28]
        hqspi->TxXferCount--;
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3e4:	1e5a      	subs	r2, r3, #1
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	625a      	str	r2, [r3, #36]	; 0x24
      while(hqspi->TxXferCount > 0U)
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d1df      	bne.n	800a3b2 <HAL_QSPI_Transmit+0x86>
 800a3f2:	e000      	b.n	800a3f6 <HAL_QSPI_Transmit+0xca>
          break;
 800a3f4:	bf00      	nop
      }

      if (status == HAL_OK)
 800a3f6:	7ffb      	ldrb	r3, [r7, #31]
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d115      	bne.n	800a428 <HAL_QSPI_Transmit+0xfc>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	9300      	str	r3, [sp, #0]
 800a400:	69bb      	ldr	r3, [r7, #24]
 800a402:	2201      	movs	r2, #1
 800a404:	2102      	movs	r1, #2
 800a406:	68f8      	ldr	r0, [r7, #12]
 800a408:	f000 f9bb 	bl	800a782 <QSPI_WaitFlagStateUntilTimeout>
 800a40c:	4603      	mov	r3, r0
 800a40e:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 800a410:	7ffb      	ldrb	r3, [r7, #31]
 800a412:	2b00      	cmp	r3, #0
 800a414:	d108      	bne.n	800a428 <HAL_QSPI_Transmit+0xfc>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	2202      	movs	r2, #2
 800a41c:	60da      	str	r2, [r3, #12]

#if  (defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx))
          /* Clear Busy bit */
          status = HAL_QSPI_Abort(hqspi);
 800a41e:	68f8      	ldr	r0, [r7, #12]
 800a420:	f000 f934 	bl	800a68c <HAL_QSPI_Abort>
 800a424:	4603      	mov	r3, r0
 800a426:	77fb      	strb	r3, [r7, #31]
#endif
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	2201      	movs	r2, #1
 800a42c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800a430:	e00a      	b.n	800a448 <HAL_QSPI_Transmit+0x11c>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a436:	f043 0208 	orr.w	r2, r3, #8
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	63da      	str	r2, [r3, #60]	; 0x3c
      status = HAL_ERROR;
 800a43e:	2301      	movs	r3, #1
 800a440:	77fb      	strb	r3, [r7, #31]
 800a442:	e001      	b.n	800a448 <HAL_QSPI_Transmit+0x11c>
    }
  }
  else
  {
    status = HAL_BUSY;
 800a444:	2302      	movs	r3, #2
 800a446:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	2200      	movs	r2, #0
 800a44c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return status;
 800a450:	7ffb      	ldrb	r3, [r7, #31]
}
 800a452:	4618      	mov	r0, r3
 800a454:	3720      	adds	r7, #32
 800a456:	46bd      	mov	sp, r7
 800a458:	bd80      	pop	{r7, pc}

0800a45a <HAL_QSPI_Receive>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 800a45a:	b580      	push	{r7, lr}
 800a45c:	b08a      	sub	sp, #40	; 0x28
 800a45e:	af02      	add	r7, sp, #8
 800a460:	60f8      	str	r0, [r7, #12]
 800a462:	60b9      	str	r1, [r7, #8]
 800a464:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a466:	2300      	movs	r3, #0
 800a468:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 800a46a:	f7fe fe97 	bl	800919c <HAL_GetTick>
 800a46e:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	699b      	ldr	r3, [r3, #24]
 800a476:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	3320      	adds	r3, #32
 800a47e:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 800a480:	68fb      	ldr	r3, [r7, #12]
 800a482:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a486:	b2db      	uxtb	r3, r3
 800a488:	2b01      	cmp	r3, #1
 800a48a:	d101      	bne.n	800a490 <HAL_QSPI_Receive+0x36>
 800a48c:	2302      	movs	r3, #2
 800a48e:	e082      	b.n	800a596 <HAL_QSPI_Receive+0x13c>
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	2201      	movs	r2, #1
 800a494:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a49e:	b2db      	uxtb	r3, r3
 800a4a0:	2b01      	cmp	r3, #1
 800a4a2:	d171      	bne.n	800a588 <HAL_QSPI_Receive+0x12e>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	2200      	movs	r2, #0
 800a4a8:	63da      	str	r2, [r3, #60]	; 0x3c

    if(pData != NULL )
 800a4aa:	68bb      	ldr	r3, [r7, #8]
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d062      	beq.n	800a576 <HAL_QSPI_Receive+0x11c>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	2222      	movs	r2, #34	; 0x22
 800a4b4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	691b      	ldr	r3, [r3, #16]
 800a4be:	1c5a      	adds	r2, r3, #1
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	631a      	str	r2, [r3, #48]	; 0x30
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	691b      	ldr	r3, [r3, #16]
 800a4ca:	1c5a      	adds	r2, r3, #1
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	62da      	str	r2, [r3, #44]	; 0x2c
      hqspi->pRxBuffPtr = pData;
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	68ba      	ldr	r2, [r7, #8]
 800a4d4:	629a      	str	r2, [r3, #40]	; 0x28

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	695b      	ldr	r3, [r3, #20]
 800a4dc:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800a4e8:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	697a      	ldr	r2, [r7, #20]
 800a4f0:	619a      	str	r2, [r3, #24]

      while(hqspi->RxXferCount > 0U)
 800a4f2:	e01c      	b.n	800a52e <HAL_QSPI_Receive+0xd4>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	9300      	str	r3, [sp, #0]
 800a4f8:	69bb      	ldr	r3, [r7, #24]
 800a4fa:	2201      	movs	r2, #1
 800a4fc:	2106      	movs	r1, #6
 800a4fe:	68f8      	ldr	r0, [r7, #12]
 800a500:	f000 f93f 	bl	800a782 <QSPI_WaitFlagStateUntilTimeout>
 800a504:	4603      	mov	r3, r0
 800a506:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 800a508:	7ffb      	ldrb	r3, [r7, #31]
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d114      	bne.n	800a538 <HAL_QSPI_Receive+0xde>
        {
          break;
        }

        *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a512:	693a      	ldr	r2, [r7, #16]
 800a514:	7812      	ldrb	r2, [r2, #0]
 800a516:	b2d2      	uxtb	r2, r2
 800a518:	701a      	strb	r2, [r3, #0]
        hqspi->pRxBuffPtr++;
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a51e:	1c5a      	adds	r2, r3, #1
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	629a      	str	r2, [r3, #40]	; 0x28
        hqspi->RxXferCount--;
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a528:	1e5a      	subs	r2, r3, #1
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	631a      	str	r2, [r3, #48]	; 0x30
      while(hqspi->RxXferCount > 0U)
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a532:	2b00      	cmp	r3, #0
 800a534:	d1de      	bne.n	800a4f4 <HAL_QSPI_Receive+0x9a>
 800a536:	e000      	b.n	800a53a <HAL_QSPI_Receive+0xe0>
          break;
 800a538:	bf00      	nop
      }

      if (status == HAL_OK)
 800a53a:	7ffb      	ldrb	r3, [r7, #31]
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d115      	bne.n	800a56c <HAL_QSPI_Receive+0x112>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	9300      	str	r3, [sp, #0]
 800a544:	69bb      	ldr	r3, [r7, #24]
 800a546:	2201      	movs	r2, #1
 800a548:	2102      	movs	r1, #2
 800a54a:	68f8      	ldr	r0, [r7, #12]
 800a54c:	f000 f919 	bl	800a782 <QSPI_WaitFlagStateUntilTimeout>
 800a550:	4603      	mov	r3, r0
 800a552:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 800a554:	7ffb      	ldrb	r3, [r7, #31]
 800a556:	2b00      	cmp	r3, #0
 800a558:	d108      	bne.n	800a56c <HAL_QSPI_Receive+0x112>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	2202      	movs	r2, #2
 800a560:	60da      	str	r2, [r3, #12]

#if  (defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx))
          /* Workaround - Extra data written in the FIFO at the end of a read transfer */
          status = HAL_QSPI_Abort(hqspi);
 800a562:	68f8      	ldr	r0, [r7, #12]
 800a564:	f000 f892 	bl	800a68c <HAL_QSPI_Abort>
 800a568:	4603      	mov	r3, r0
 800a56a:	77fb      	strb	r3, [r7, #31]
#endif
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	2201      	movs	r2, #1
 800a570:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800a574:	e00a      	b.n	800a58c <HAL_QSPI_Receive+0x132>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a57a:	f043 0208 	orr.w	r2, r3, #8
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	63da      	str	r2, [r3, #60]	; 0x3c
      status = HAL_ERROR;
 800a582:	2301      	movs	r3, #1
 800a584:	77fb      	strb	r3, [r7, #31]
 800a586:	e001      	b.n	800a58c <HAL_QSPI_Receive+0x132>
    }
  }
  else
  {
    status = HAL_BUSY;
 800a588:	2302      	movs	r3, #2
 800a58a:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	2200      	movs	r2, #0
 800a590:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return status;
 800a594:	7ffb      	ldrb	r3, [r7, #31]
}
 800a596:	4618      	mov	r0, r3
 800a598:	3720      	adds	r7, #32
 800a59a:	46bd      	mov	sp, r7
 800a59c:	bd80      	pop	{r7, pc}

0800a59e <HAL_QSPI_AutoPolling>:
  * @param  Timeout Timeout duration
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_AutoPolling(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 800a59e:	b580      	push	{r7, lr}
 800a5a0:	b088      	sub	sp, #32
 800a5a2:	af02      	add	r7, sp, #8
 800a5a4:	60f8      	str	r0, [r7, #12]
 800a5a6:	60b9      	str	r1, [r7, #8]
 800a5a8:	607a      	str	r2, [r7, #4]
 800a5aa:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800a5ac:	f7fe fdf6 	bl	800919c <HAL_GetTick>
 800a5b0:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_INTERVAL(cfg->Interval));
  assert_param(IS_QSPI_STATUS_BYTES_SIZE(cfg->StatusBytesSize));
  assert_param(IS_QSPI_MATCH_MODE(cfg->MatchMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a5b8:	b2db      	uxtb	r3, r3
 800a5ba:	2b01      	cmp	r3, #1
 800a5bc:	d101      	bne.n	800a5c2 <HAL_QSPI_AutoPolling+0x24>
 800a5be:	2302      	movs	r3, #2
 800a5c0:	e060      	b.n	800a684 <HAL_QSPI_AutoPolling+0xe6>
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	2201      	movs	r2, #1
 800a5c6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a5d0:	b2db      	uxtb	r3, r3
 800a5d2:	2b01      	cmp	r3, #1
 800a5d4:	d14f      	bne.n	800a676 <HAL_QSPI_AutoPolling+0xd8>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	2200      	movs	r2, #0
 800a5da:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_AUTO_POLLING;
 800a5dc:	68fb      	ldr	r3, [r7, #12]
 800a5de:	2242      	movs	r2, #66	; 0x42
 800a5e0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 800a5e4:	683b      	ldr	r3, [r7, #0]
 800a5e6:	9300      	str	r3, [sp, #0]
 800a5e8:	693b      	ldr	r3, [r7, #16]
 800a5ea:	2200      	movs	r2, #0
 800a5ec:	2120      	movs	r1, #32
 800a5ee:	68f8      	ldr	r0, [r7, #12]
 800a5f0:	f000 f8c7 	bl	800a782 <QSPI_WaitFlagStateUntilTimeout>
 800a5f4:	4603      	mov	r3, r0
 800a5f6:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 800a5f8:	7dfb      	ldrb	r3, [r7, #23]
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	d13d      	bne.n	800a67a <HAL_QSPI_AutoPolling+0xdc>
    {
      /* Configure QSPI: PSMAR register with the status match value */
      WRITE_REG(hqspi->Instance->PSMAR, cfg->Match);
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	687a      	ldr	r2, [r7, #4]
 800a604:	6812      	ldr	r2, [r2, #0]
 800a606:	629a      	str	r2, [r3, #40]	; 0x28

      /* Configure QSPI: PSMKR register with the status mask value */
      WRITE_REG(hqspi->Instance->PSMKR, cfg->Mask);
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	687a      	ldr	r2, [r7, #4]
 800a60e:	6852      	ldr	r2, [r2, #4]
 800a610:	625a      	str	r2, [r3, #36]	; 0x24

      /* Configure QSPI: PIR register with the interval value */
      WRITE_REG(hqspi->Instance->PIR, cfg->Interval);
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	687a      	ldr	r2, [r7, #4]
 800a618:	6892      	ldr	r2, [r2, #8]
 800a61a:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Configure QSPI: CR register with Match mode and Automatic stop enabled
      (otherwise there will be an infinite loop in blocking mode) */
      MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PMM | QUADSPI_CR_APMS),
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	691b      	ldr	r3, [r3, #16]
 800a62a:	431a      	orrs	r2, r3
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800a634:	601a      	str	r2, [r3, #0]
               (cfg->MatchMode | QSPI_AUTOMATIC_STOP_ENABLE));

      /* Call the configuration function */
      cmd->NbData = cfg->StatusBytesSize;
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	68da      	ldr	r2, [r3, #12]
 800a63a:	68bb      	ldr	r3, [r7, #8]
 800a63c:	629a      	str	r2, [r3, #40]	; 0x28
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_AUTO_POLLING);
 800a63e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800a642:	68b9      	ldr	r1, [r7, #8]
 800a644:	68f8      	ldr	r0, [r7, #12]
 800a646:	f000 f8d3 	bl	800a7f0 <QSPI_Config>

      /* Wait until SM flag is set to go back in idle state */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_SM, SET, tickstart, Timeout);
 800a64a:	683b      	ldr	r3, [r7, #0]
 800a64c:	9300      	str	r3, [sp, #0]
 800a64e:	693b      	ldr	r3, [r7, #16]
 800a650:	2201      	movs	r2, #1
 800a652:	2108      	movs	r1, #8
 800a654:	68f8      	ldr	r0, [r7, #12]
 800a656:	f000 f894 	bl	800a782 <QSPI_WaitFlagStateUntilTimeout>
 800a65a:	4603      	mov	r3, r0
 800a65c:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 800a65e:	7dfb      	ldrb	r3, [r7, #23]
 800a660:	2b00      	cmp	r3, #0
 800a662:	d10a      	bne.n	800a67a <HAL_QSPI_AutoPolling+0xdc>
      {
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_SM);
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	2208      	movs	r2, #8
 800a66a:	60da      	str	r2, [r3, #12]

        /* Update state */
        hqspi->State = HAL_QSPI_STATE_READY;
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	2201      	movs	r2, #1
 800a670:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800a674:	e001      	b.n	800a67a <HAL_QSPI_AutoPolling+0xdc>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 800a676:	2302      	movs	r3, #2
 800a678:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	2200      	movs	r2, #0
 800a67e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 800a682:	7dfb      	ldrb	r3, [r7, #23]
}
 800a684:	4618      	mov	r0, r3
 800a686:	3718      	adds	r7, #24
 800a688:	46bd      	mov	sp, r7
 800a68a:	bd80      	pop	{r7, pc}

0800a68c <HAL_QSPI_Abort>:
* @brief  Abort the current transmission.
* @param  hqspi QSPI handle
* @retval HAL status
*/
HAL_StatusTypeDef HAL_QSPI_Abort(QSPI_HandleTypeDef *hqspi)
{
 800a68c:	b580      	push	{r7, lr}
 800a68e:	b086      	sub	sp, #24
 800a690:	af02      	add	r7, sp, #8
 800a692:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a694:	2300      	movs	r3, #0
 800a696:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 800a698:	f7fe fd80 	bl	800919c <HAL_GetTick>
 800a69c:	60b8      	str	r0, [r7, #8]

  /* Check if the state is in one of the busy states */
  if (((uint32_t)hqspi->State & 0x2U) != 0U)
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a6a4:	b2db      	uxtb	r3, r3
 800a6a6:	f003 0302 	and.w	r3, r3, #2
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d056      	beq.n	800a75c <HAL_QSPI_Abort+0xd0>
  {
    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	2200      	movs	r2, #0
 800a6b2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	f003 0304 	and.w	r3, r3, #4
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d017      	beq.n	800a6f4 <HAL_QSPI_Abort+0x68>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	681a      	ldr	r2, [r3, #0]
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	f022 0204 	bic.w	r2, r2, #4
 800a6d2:	601a      	str	r2, [r3, #0]

      /* Abort DMA channel */
      status = HAL_DMA_Abort(hqspi->hdma);
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a6d8:	4618      	mov	r0, r3
 800a6da:	f7fe fe74 	bl	80093c6 <HAL_DMA_Abort>
 800a6de:	4603      	mov	r3, r0
 800a6e0:	73fb      	strb	r3, [r7, #15]
      if(status != HAL_OK)
 800a6e2:	7bfb      	ldrb	r3, [r7, #15]
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d005      	beq.n	800a6f4 <HAL_QSPI_Abort+0x68>
      {
        hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a6ec:	f043 0204 	orr.w	r2, r3, #4
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }

    /* Configure QSPI: CR register with Abort request */
    SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	681a      	ldr	r2, [r3, #0]
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	f042 0202 	orr.w	r2, r2, #2
 800a702:	601a      	str	r2, [r3, #0]

    /* Wait until TC flag is set to go back in idle state */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, hqspi->Timeout);
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a708:	9300      	str	r3, [sp, #0]
 800a70a:	68bb      	ldr	r3, [r7, #8]
 800a70c:	2201      	movs	r2, #1
 800a70e:	2102      	movs	r1, #2
 800a710:	6878      	ldr	r0, [r7, #4]
 800a712:	f000 f836 	bl	800a782 <QSPI_WaitFlagStateUntilTimeout>
 800a716:	4603      	mov	r3, r0
 800a718:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800a71a:	7bfb      	ldrb	r3, [r7, #15]
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d10e      	bne.n	800a73e <HAL_QSPI_Abort+0xb2>
    {
      __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	2202      	movs	r2, #2
 800a726:	60da      	str	r2, [r3, #12]

      /* Wait until BUSY flag is reset */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a72c:	9300      	str	r3, [sp, #0]
 800a72e:	68bb      	ldr	r3, [r7, #8]
 800a730:	2200      	movs	r2, #0
 800a732:	2120      	movs	r1, #32
 800a734:	6878      	ldr	r0, [r7, #4]
 800a736:	f000 f824 	bl	800a782 <QSPI_WaitFlagStateUntilTimeout>
 800a73a:	4603      	mov	r3, r0
 800a73c:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800a73e:	7bfb      	ldrb	r3, [r7, #15]
 800a740:	2b00      	cmp	r3, #0
 800a742:	d10b      	bne.n	800a75c <HAL_QSPI_Abort+0xd0>
    {
      /* Reset functional mode configuration to indirect write mode by default */
      CLEAR_BIT(hqspi->Instance->CCR, QUADSPI_CCR_FMODE);
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	695a      	ldr	r2, [r3, #20]
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 800a752:	615a      	str	r2, [r3, #20]

      /* Update state */
      hqspi->State = HAL_QSPI_STATE_READY;
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	2201      	movs	r2, #1
 800a758:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    }
  }

  return status;
 800a75c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a75e:	4618      	mov	r0, r3
 800a760:	3710      	adds	r7, #16
 800a762:	46bd      	mov	sp, r7
 800a764:	bd80      	pop	{r7, pc}

0800a766 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 800a766:	b480      	push	{r7}
 800a768:	b083      	sub	sp, #12
 800a76a:	af00      	add	r7, sp, #0
 800a76c:	6078      	str	r0, [r7, #4]
 800a76e:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	683a      	ldr	r2, [r7, #0]
 800a774:	641a      	str	r2, [r3, #64]	; 0x40
}
 800a776:	bf00      	nop
 800a778:	370c      	adds	r7, #12
 800a77a:	46bd      	mov	sp, r7
 800a77c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a780:	4770      	bx	lr

0800a782 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800a782:	b580      	push	{r7, lr}
 800a784:	b084      	sub	sp, #16
 800a786:	af00      	add	r7, sp, #0
 800a788:	60f8      	str	r0, [r7, #12]
 800a78a:	60b9      	str	r1, [r7, #8]
 800a78c:	603b      	str	r3, [r7, #0]
 800a78e:	4613      	mov	r3, r2
 800a790:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800a792:	e01a      	b.n	800a7ca <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a794:	69bb      	ldr	r3, [r7, #24]
 800a796:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a79a:	d016      	beq.n	800a7ca <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a79c:	f7fe fcfe 	bl	800919c <HAL_GetTick>
 800a7a0:	4602      	mov	r2, r0
 800a7a2:	683b      	ldr	r3, [r7, #0]
 800a7a4:	1ad3      	subs	r3, r2, r3
 800a7a6:	69ba      	ldr	r2, [r7, #24]
 800a7a8:	429a      	cmp	r2, r3
 800a7aa:	d302      	bcc.n	800a7b2 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800a7ac:	69bb      	ldr	r3, [r7, #24]
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d10b      	bne.n	800a7ca <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	2204      	movs	r2, #4
 800a7b6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a7be:	f043 0201 	orr.w	r2, r3, #1
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800a7c6:	2301      	movs	r3, #1
 800a7c8:	e00e      	b.n	800a7e8 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800a7ca:	68fb      	ldr	r3, [r7, #12]
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	689a      	ldr	r2, [r3, #8]
 800a7d0:	68bb      	ldr	r3, [r7, #8]
 800a7d2:	4013      	ands	r3, r2
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	bf14      	ite	ne
 800a7d8:	2301      	movne	r3, #1
 800a7da:	2300      	moveq	r3, #0
 800a7dc:	b2db      	uxtb	r3, r3
 800a7de:	461a      	mov	r2, r3
 800a7e0:	79fb      	ldrb	r3, [r7, #7]
 800a7e2:	429a      	cmp	r2, r3
 800a7e4:	d1d6      	bne.n	800a794 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a7e6:	2300      	movs	r3, #0
}
 800a7e8:	4618      	mov	r0, r3
 800a7ea:	3710      	adds	r7, #16
 800a7ec:	46bd      	mov	sp, r7
 800a7ee:	bd80      	pop	{r7, pc}

0800a7f0 <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 800a7f0:	b480      	push	{r7}
 800a7f2:	b085      	sub	sp, #20
 800a7f4:	af00      	add	r7, sp, #0
 800a7f6:	60f8      	str	r0, [r7, #12]
 800a7f8:	60b9      	str	r1, [r7, #8]
 800a7fa:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 800a7fc:	68bb      	ldr	r3, [r7, #8]
 800a7fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a800:	2b00      	cmp	r3, #0
 800a802:	d009      	beq.n	800a818 <QSPI_Config+0x28>
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800a80a:	d005      	beq.n	800a818 <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1U));
 800a80c:	68bb      	ldr	r3, [r7, #8]
 800a80e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	3a01      	subs	r2, #1
 800a816:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 800a818:	68bb      	ldr	r3, [r7, #8]
 800a81a:	699b      	ldr	r3, [r3, #24]
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	f000 80b9 	beq.w	800a994 <QSPI_Config+0x1a4>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 800a822:	68bb      	ldr	r3, [r7, #8]
 800a824:	6a1b      	ldr	r3, [r3, #32]
 800a826:	2b00      	cmp	r3, #0
 800a828:	d05f      	beq.n	800a8ea <QSPI_Config+0xfa>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	68ba      	ldr	r2, [r7, #8]
 800a830:	6892      	ldr	r2, [r2, #8]
 800a832:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800a834:	68bb      	ldr	r3, [r7, #8]
 800a836:	69db      	ldr	r3, [r3, #28]
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d031      	beq.n	800a8a0 <QSPI_Config+0xb0>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800a83c:	68bb      	ldr	r3, [r7, #8]
 800a83e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a840:	68bb      	ldr	r3, [r7, #8]
 800a842:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a844:	431a      	orrs	r2, r3
 800a846:	68bb      	ldr	r3, [r7, #8]
 800a848:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a84a:	431a      	orrs	r2, r3
 800a84c:	68bb      	ldr	r3, [r7, #8]
 800a84e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a850:	431a      	orrs	r2, r3
 800a852:	68bb      	ldr	r3, [r7, #8]
 800a854:	695b      	ldr	r3, [r3, #20]
 800a856:	049b      	lsls	r3, r3, #18
 800a858:	431a      	orrs	r2, r3
 800a85a:	68bb      	ldr	r3, [r7, #8]
 800a85c:	691b      	ldr	r3, [r3, #16]
 800a85e:	431a      	orrs	r2, r3
 800a860:	68bb      	ldr	r3, [r7, #8]
 800a862:	6a1b      	ldr	r3, [r3, #32]
 800a864:	431a      	orrs	r2, r3
 800a866:	68bb      	ldr	r3, [r7, #8]
 800a868:	68db      	ldr	r3, [r3, #12]
 800a86a:	431a      	orrs	r2, r3
 800a86c:	68bb      	ldr	r3, [r7, #8]
 800a86e:	69db      	ldr	r3, [r3, #28]
 800a870:	431a      	orrs	r2, r3
 800a872:	68bb      	ldr	r3, [r7, #8]
 800a874:	699b      	ldr	r3, [r3, #24]
 800a876:	431a      	orrs	r2, r3
 800a878:	68bb      	ldr	r3, [r7, #8]
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	ea42 0103 	orr.w	r1, r2, r3
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	687a      	ldr	r2, [r7, #4]
 800a886:	430a      	orrs	r2, r1
 800a888:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) |
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode |
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode |
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800a890:	f000 812e 	beq.w	800aaf0 <QSPI_Config+0x300>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800a894:	68fb      	ldr	r3, [r7, #12]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	68ba      	ldr	r2, [r7, #8]
 800a89a:	6852      	ldr	r2, [r2, #4]
 800a89c:	619a      	str	r2, [r3, #24]
                                           cmd->InstructionMode | FunctionalMode));
        }
      }
    }
  }
}
 800a89e:	e127      	b.n	800aaf0 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800a8a0:	68bb      	ldr	r3, [r7, #8]
 800a8a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a8a4:	68bb      	ldr	r3, [r7, #8]
 800a8a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8a8:	431a      	orrs	r2, r3
 800a8aa:	68bb      	ldr	r3, [r7, #8]
 800a8ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a8ae:	431a      	orrs	r2, r3
 800a8b0:	68bb      	ldr	r3, [r7, #8]
 800a8b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8b4:	431a      	orrs	r2, r3
 800a8b6:	68bb      	ldr	r3, [r7, #8]
 800a8b8:	695b      	ldr	r3, [r3, #20]
 800a8ba:	049b      	lsls	r3, r3, #18
 800a8bc:	431a      	orrs	r2, r3
 800a8be:	68bb      	ldr	r3, [r7, #8]
 800a8c0:	691b      	ldr	r3, [r3, #16]
 800a8c2:	431a      	orrs	r2, r3
 800a8c4:	68bb      	ldr	r3, [r7, #8]
 800a8c6:	6a1b      	ldr	r3, [r3, #32]
 800a8c8:	431a      	orrs	r2, r3
 800a8ca:	68bb      	ldr	r3, [r7, #8]
 800a8cc:	69db      	ldr	r3, [r3, #28]
 800a8ce:	431a      	orrs	r2, r3
 800a8d0:	68bb      	ldr	r3, [r7, #8]
 800a8d2:	699b      	ldr	r3, [r3, #24]
 800a8d4:	431a      	orrs	r2, r3
 800a8d6:	68bb      	ldr	r3, [r7, #8]
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	ea42 0103 	orr.w	r1, r2, r3
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	687a      	ldr	r2, [r7, #4]
 800a8e4:	430a      	orrs	r2, r1
 800a8e6:	615a      	str	r2, [r3, #20]
}
 800a8e8:	e102      	b.n	800aaf0 <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800a8ea:	68bb      	ldr	r3, [r7, #8]
 800a8ec:	69db      	ldr	r3, [r3, #28]
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d02e      	beq.n	800a950 <QSPI_Config+0x160>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800a8f2:	68bb      	ldr	r3, [r7, #8]
 800a8f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a8f6:	68bb      	ldr	r3, [r7, #8]
 800a8f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8fa:	431a      	orrs	r2, r3
 800a8fc:	68bb      	ldr	r3, [r7, #8]
 800a8fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a900:	431a      	orrs	r2, r3
 800a902:	68bb      	ldr	r3, [r7, #8]
 800a904:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a906:	431a      	orrs	r2, r3
 800a908:	68bb      	ldr	r3, [r7, #8]
 800a90a:	695b      	ldr	r3, [r3, #20]
 800a90c:	049b      	lsls	r3, r3, #18
 800a90e:	431a      	orrs	r2, r3
 800a910:	68bb      	ldr	r3, [r7, #8]
 800a912:	6a1b      	ldr	r3, [r3, #32]
 800a914:	431a      	orrs	r2, r3
 800a916:	68bb      	ldr	r3, [r7, #8]
 800a918:	68db      	ldr	r3, [r3, #12]
 800a91a:	431a      	orrs	r2, r3
 800a91c:	68bb      	ldr	r3, [r7, #8]
 800a91e:	69db      	ldr	r3, [r3, #28]
 800a920:	431a      	orrs	r2, r3
 800a922:	68bb      	ldr	r3, [r7, #8]
 800a924:	699b      	ldr	r3, [r3, #24]
 800a926:	431a      	orrs	r2, r3
 800a928:	68bb      	ldr	r3, [r7, #8]
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	ea42 0103 	orr.w	r1, r2, r3
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	687a      	ldr	r2, [r7, #4]
 800a936:	430a      	orrs	r2, r1
 800a938:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800a940:	f000 80d6 	beq.w	800aaf0 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	68ba      	ldr	r2, [r7, #8]
 800a94a:	6852      	ldr	r2, [r2, #4]
 800a94c:	619a      	str	r2, [r3, #24]
}
 800a94e:	e0cf      	b.n	800aaf0 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800a950:	68bb      	ldr	r3, [r7, #8]
 800a952:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a954:	68bb      	ldr	r3, [r7, #8]
 800a956:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a958:	431a      	orrs	r2, r3
 800a95a:	68bb      	ldr	r3, [r7, #8]
 800a95c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a95e:	431a      	orrs	r2, r3
 800a960:	68bb      	ldr	r3, [r7, #8]
 800a962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a964:	431a      	orrs	r2, r3
 800a966:	68bb      	ldr	r3, [r7, #8]
 800a968:	695b      	ldr	r3, [r3, #20]
 800a96a:	049b      	lsls	r3, r3, #18
 800a96c:	431a      	orrs	r2, r3
 800a96e:	68bb      	ldr	r3, [r7, #8]
 800a970:	6a1b      	ldr	r3, [r3, #32]
 800a972:	431a      	orrs	r2, r3
 800a974:	68bb      	ldr	r3, [r7, #8]
 800a976:	69db      	ldr	r3, [r3, #28]
 800a978:	431a      	orrs	r2, r3
 800a97a:	68bb      	ldr	r3, [r7, #8]
 800a97c:	699b      	ldr	r3, [r3, #24]
 800a97e:	431a      	orrs	r2, r3
 800a980:	68bb      	ldr	r3, [r7, #8]
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	ea42 0103 	orr.w	r1, r2, r3
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	687a      	ldr	r2, [r7, #4]
 800a98e:	430a      	orrs	r2, r1
 800a990:	615a      	str	r2, [r3, #20]
}
 800a992:	e0ad      	b.n	800aaf0 <QSPI_Config+0x300>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 800a994:	68bb      	ldr	r3, [r7, #8]
 800a996:	6a1b      	ldr	r3, [r3, #32]
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d058      	beq.n	800aa4e <QSPI_Config+0x25e>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	68ba      	ldr	r2, [r7, #8]
 800a9a2:	6892      	ldr	r2, [r2, #8]
 800a9a4:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800a9a6:	68bb      	ldr	r3, [r7, #8]
 800a9a8:	69db      	ldr	r3, [r3, #28]
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d02d      	beq.n	800aa0a <QSPI_Config+0x21a>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800a9ae:	68bb      	ldr	r3, [r7, #8]
 800a9b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a9b2:	68bb      	ldr	r3, [r7, #8]
 800a9b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a9b6:	431a      	orrs	r2, r3
 800a9b8:	68bb      	ldr	r3, [r7, #8]
 800a9ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a9bc:	431a      	orrs	r2, r3
 800a9be:	68bb      	ldr	r3, [r7, #8]
 800a9c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9c2:	431a      	orrs	r2, r3
 800a9c4:	68bb      	ldr	r3, [r7, #8]
 800a9c6:	695b      	ldr	r3, [r3, #20]
 800a9c8:	049b      	lsls	r3, r3, #18
 800a9ca:	431a      	orrs	r2, r3
 800a9cc:	68bb      	ldr	r3, [r7, #8]
 800a9ce:	691b      	ldr	r3, [r3, #16]
 800a9d0:	431a      	orrs	r2, r3
 800a9d2:	68bb      	ldr	r3, [r7, #8]
 800a9d4:	6a1b      	ldr	r3, [r3, #32]
 800a9d6:	431a      	orrs	r2, r3
 800a9d8:	68bb      	ldr	r3, [r7, #8]
 800a9da:	68db      	ldr	r3, [r3, #12]
 800a9dc:	431a      	orrs	r2, r3
 800a9de:	68bb      	ldr	r3, [r7, #8]
 800a9e0:	69db      	ldr	r3, [r3, #28]
 800a9e2:	431a      	orrs	r2, r3
 800a9e4:	68bb      	ldr	r3, [r7, #8]
 800a9e6:	699b      	ldr	r3, [r3, #24]
 800a9e8:	ea42 0103 	orr.w	r1, r2, r3
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	687a      	ldr	r2, [r7, #4]
 800a9f2:	430a      	orrs	r2, r1
 800a9f4:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800a9fc:	d078      	beq.n	800aaf0 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	68ba      	ldr	r2, [r7, #8]
 800aa04:	6852      	ldr	r2, [r2, #4]
 800aa06:	619a      	str	r2, [r3, #24]
}
 800aa08:	e072      	b.n	800aaf0 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800aa0a:	68bb      	ldr	r3, [r7, #8]
 800aa0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa0e:	68bb      	ldr	r3, [r7, #8]
 800aa10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa12:	431a      	orrs	r2, r3
 800aa14:	68bb      	ldr	r3, [r7, #8]
 800aa16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aa18:	431a      	orrs	r2, r3
 800aa1a:	68bb      	ldr	r3, [r7, #8]
 800aa1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa1e:	431a      	orrs	r2, r3
 800aa20:	68bb      	ldr	r3, [r7, #8]
 800aa22:	695b      	ldr	r3, [r3, #20]
 800aa24:	049b      	lsls	r3, r3, #18
 800aa26:	431a      	orrs	r2, r3
 800aa28:	68bb      	ldr	r3, [r7, #8]
 800aa2a:	691b      	ldr	r3, [r3, #16]
 800aa2c:	431a      	orrs	r2, r3
 800aa2e:	68bb      	ldr	r3, [r7, #8]
 800aa30:	6a1b      	ldr	r3, [r3, #32]
 800aa32:	431a      	orrs	r2, r3
 800aa34:	68bb      	ldr	r3, [r7, #8]
 800aa36:	69db      	ldr	r3, [r3, #28]
 800aa38:	431a      	orrs	r2, r3
 800aa3a:	68bb      	ldr	r3, [r7, #8]
 800aa3c:	699b      	ldr	r3, [r3, #24]
 800aa3e:	ea42 0103 	orr.w	r1, r2, r3
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	687a      	ldr	r2, [r7, #4]
 800aa48:	430a      	orrs	r2, r1
 800aa4a:	615a      	str	r2, [r3, #20]
}
 800aa4c:	e050      	b.n	800aaf0 <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800aa4e:	68bb      	ldr	r3, [r7, #8]
 800aa50:	69db      	ldr	r3, [r3, #28]
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d02a      	beq.n	800aaac <QSPI_Config+0x2bc>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800aa56:	68bb      	ldr	r3, [r7, #8]
 800aa58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa5a:	68bb      	ldr	r3, [r7, #8]
 800aa5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa5e:	431a      	orrs	r2, r3
 800aa60:	68bb      	ldr	r3, [r7, #8]
 800aa62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aa64:	431a      	orrs	r2, r3
 800aa66:	68bb      	ldr	r3, [r7, #8]
 800aa68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa6a:	431a      	orrs	r2, r3
 800aa6c:	68bb      	ldr	r3, [r7, #8]
 800aa6e:	695b      	ldr	r3, [r3, #20]
 800aa70:	049b      	lsls	r3, r3, #18
 800aa72:	431a      	orrs	r2, r3
 800aa74:	68bb      	ldr	r3, [r7, #8]
 800aa76:	6a1b      	ldr	r3, [r3, #32]
 800aa78:	431a      	orrs	r2, r3
 800aa7a:	68bb      	ldr	r3, [r7, #8]
 800aa7c:	68db      	ldr	r3, [r3, #12]
 800aa7e:	431a      	orrs	r2, r3
 800aa80:	68bb      	ldr	r3, [r7, #8]
 800aa82:	69db      	ldr	r3, [r3, #28]
 800aa84:	431a      	orrs	r2, r3
 800aa86:	68bb      	ldr	r3, [r7, #8]
 800aa88:	699b      	ldr	r3, [r3, #24]
 800aa8a:	ea42 0103 	orr.w	r1, r2, r3
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	687a      	ldr	r2, [r7, #4]
 800aa94:	430a      	orrs	r2, r1
 800aa96:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800aa9e:	d027      	beq.n	800aaf0 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	68ba      	ldr	r2, [r7, #8]
 800aaa6:	6852      	ldr	r2, [r2, #4]
 800aaa8:	619a      	str	r2, [r3, #24]
}
 800aaaa:	e021      	b.n	800aaf0 <QSPI_Config+0x300>
        if (cmd->DataMode != QSPI_DATA_NONE)
 800aaac:	68bb      	ldr	r3, [r7, #8]
 800aaae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	d01d      	beq.n	800aaf0 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800aab4:	68bb      	ldr	r3, [r7, #8]
 800aab6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aab8:	68bb      	ldr	r3, [r7, #8]
 800aaba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aabc:	431a      	orrs	r2, r3
 800aabe:	68bb      	ldr	r3, [r7, #8]
 800aac0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aac2:	431a      	orrs	r2, r3
 800aac4:	68bb      	ldr	r3, [r7, #8]
 800aac6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aac8:	431a      	orrs	r2, r3
 800aaca:	68bb      	ldr	r3, [r7, #8]
 800aacc:	695b      	ldr	r3, [r3, #20]
 800aace:	049b      	lsls	r3, r3, #18
 800aad0:	431a      	orrs	r2, r3
 800aad2:	68bb      	ldr	r3, [r7, #8]
 800aad4:	6a1b      	ldr	r3, [r3, #32]
 800aad6:	431a      	orrs	r2, r3
 800aad8:	68bb      	ldr	r3, [r7, #8]
 800aada:	69db      	ldr	r3, [r3, #28]
 800aadc:	431a      	orrs	r2, r3
 800aade:	68bb      	ldr	r3, [r7, #8]
 800aae0:	699b      	ldr	r3, [r3, #24]
 800aae2:	ea42 0103 	orr.w	r1, r2, r3
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	687a      	ldr	r2, [r7, #4]
 800aaec:	430a      	orrs	r2, r1
 800aaee:	615a      	str	r2, [r3, #20]
}
 800aaf0:	bf00      	nop
 800aaf2:	3714      	adds	r7, #20
 800aaf4:	46bd      	mov	sp, r7
 800aaf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aafa:	4770      	bx	lr

0800aafc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800aafc:	b580      	push	{r7, lr}
 800aafe:	b088      	sub	sp, #32
 800ab00:	af00      	add	r7, sp, #0
 800ab02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d101      	bne.n	800ab0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800ab0a:	2301      	movs	r3, #1
 800ab0c:	e3d8      	b.n	800b2c0 <HAL_RCC_OscConfig+0x7c4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ab0e:	4b97      	ldr	r3, [pc, #604]	; (800ad6c <HAL_RCC_OscConfig+0x270>)
 800ab10:	689b      	ldr	r3, [r3, #8]
 800ab12:	f003 030c 	and.w	r3, r3, #12
 800ab16:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800ab18:	4b94      	ldr	r3, [pc, #592]	; (800ad6c <HAL_RCC_OscConfig+0x270>)
 800ab1a:	68db      	ldr	r3, [r3, #12]
 800ab1c:	f003 0303 	and.w	r3, r3, #3
 800ab20:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	f003 0310 	and.w	r3, r3, #16
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	f000 80e4 	beq.w	800acf8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800ab30:	69bb      	ldr	r3, [r7, #24]
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d007      	beq.n	800ab46 <HAL_RCC_OscConfig+0x4a>
 800ab36:	69bb      	ldr	r3, [r7, #24]
 800ab38:	2b0c      	cmp	r3, #12
 800ab3a:	f040 808b 	bne.w	800ac54 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800ab3e:	697b      	ldr	r3, [r7, #20]
 800ab40:	2b01      	cmp	r3, #1
 800ab42:	f040 8087 	bne.w	800ac54 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800ab46:	4b89      	ldr	r3, [pc, #548]	; (800ad6c <HAL_RCC_OscConfig+0x270>)
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	f003 0302 	and.w	r3, r3, #2
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d005      	beq.n	800ab5e <HAL_RCC_OscConfig+0x62>
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	699b      	ldr	r3, [r3, #24]
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d101      	bne.n	800ab5e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800ab5a:	2301      	movs	r3, #1
 800ab5c:	e3b0      	b.n	800b2c0 <HAL_RCC_OscConfig+0x7c4>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	6a1a      	ldr	r2, [r3, #32]
 800ab62:	4b82      	ldr	r3, [pc, #520]	; (800ad6c <HAL_RCC_OscConfig+0x270>)
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	f003 0308 	and.w	r3, r3, #8
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d004      	beq.n	800ab78 <HAL_RCC_OscConfig+0x7c>
 800ab6e:	4b7f      	ldr	r3, [pc, #508]	; (800ad6c <HAL_RCC_OscConfig+0x270>)
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ab76:	e005      	b.n	800ab84 <HAL_RCC_OscConfig+0x88>
 800ab78:	4b7c      	ldr	r3, [pc, #496]	; (800ad6c <HAL_RCC_OscConfig+0x270>)
 800ab7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ab7e:	091b      	lsrs	r3, r3, #4
 800ab80:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ab84:	4293      	cmp	r3, r2
 800ab86:	d223      	bcs.n	800abd0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	6a1b      	ldr	r3, [r3, #32]
 800ab8c:	4618      	mov	r0, r3
 800ab8e:	f000 fd43 	bl	800b618 <RCC_SetFlashLatencyFromMSIRange>
 800ab92:	4603      	mov	r3, r0
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d001      	beq.n	800ab9c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800ab98:	2301      	movs	r3, #1
 800ab9a:	e391      	b.n	800b2c0 <HAL_RCC_OscConfig+0x7c4>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800ab9c:	4b73      	ldr	r3, [pc, #460]	; (800ad6c <HAL_RCC_OscConfig+0x270>)
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	4a72      	ldr	r2, [pc, #456]	; (800ad6c <HAL_RCC_OscConfig+0x270>)
 800aba2:	f043 0308 	orr.w	r3, r3, #8
 800aba6:	6013      	str	r3, [r2, #0]
 800aba8:	4b70      	ldr	r3, [pc, #448]	; (800ad6c <HAL_RCC_OscConfig+0x270>)
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	6a1b      	ldr	r3, [r3, #32]
 800abb4:	496d      	ldr	r1, [pc, #436]	; (800ad6c <HAL_RCC_OscConfig+0x270>)
 800abb6:	4313      	orrs	r3, r2
 800abb8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800abba:	4b6c      	ldr	r3, [pc, #432]	; (800ad6c <HAL_RCC_OscConfig+0x270>)
 800abbc:	685b      	ldr	r3, [r3, #4]
 800abbe:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	69db      	ldr	r3, [r3, #28]
 800abc6:	021b      	lsls	r3, r3, #8
 800abc8:	4968      	ldr	r1, [pc, #416]	; (800ad6c <HAL_RCC_OscConfig+0x270>)
 800abca:	4313      	orrs	r3, r2
 800abcc:	604b      	str	r3, [r1, #4]
 800abce:	e025      	b.n	800ac1c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800abd0:	4b66      	ldr	r3, [pc, #408]	; (800ad6c <HAL_RCC_OscConfig+0x270>)
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	4a65      	ldr	r2, [pc, #404]	; (800ad6c <HAL_RCC_OscConfig+0x270>)
 800abd6:	f043 0308 	orr.w	r3, r3, #8
 800abda:	6013      	str	r3, [r2, #0]
 800abdc:	4b63      	ldr	r3, [pc, #396]	; (800ad6c <HAL_RCC_OscConfig+0x270>)
 800abde:	681b      	ldr	r3, [r3, #0]
 800abe0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	6a1b      	ldr	r3, [r3, #32]
 800abe8:	4960      	ldr	r1, [pc, #384]	; (800ad6c <HAL_RCC_OscConfig+0x270>)
 800abea:	4313      	orrs	r3, r2
 800abec:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800abee:	4b5f      	ldr	r3, [pc, #380]	; (800ad6c <HAL_RCC_OscConfig+0x270>)
 800abf0:	685b      	ldr	r3, [r3, #4]
 800abf2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	69db      	ldr	r3, [r3, #28]
 800abfa:	021b      	lsls	r3, r3, #8
 800abfc:	495b      	ldr	r1, [pc, #364]	; (800ad6c <HAL_RCC_OscConfig+0x270>)
 800abfe:	4313      	orrs	r3, r2
 800ac00:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800ac02:	69bb      	ldr	r3, [r7, #24]
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d109      	bne.n	800ac1c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	6a1b      	ldr	r3, [r3, #32]
 800ac0c:	4618      	mov	r0, r3
 800ac0e:	f000 fd03 	bl	800b618 <RCC_SetFlashLatencyFromMSIRange>
 800ac12:	4603      	mov	r3, r0
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d001      	beq.n	800ac1c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800ac18:	2301      	movs	r3, #1
 800ac1a:	e351      	b.n	800b2c0 <HAL_RCC_OscConfig+0x7c4>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800ac1c:	f000 fc38 	bl	800b490 <HAL_RCC_GetSysClockFreq>
 800ac20:	4602      	mov	r2, r0
 800ac22:	4b52      	ldr	r3, [pc, #328]	; (800ad6c <HAL_RCC_OscConfig+0x270>)
 800ac24:	689b      	ldr	r3, [r3, #8]
 800ac26:	091b      	lsrs	r3, r3, #4
 800ac28:	f003 030f 	and.w	r3, r3, #15
 800ac2c:	4950      	ldr	r1, [pc, #320]	; (800ad70 <HAL_RCC_OscConfig+0x274>)
 800ac2e:	5ccb      	ldrb	r3, [r1, r3]
 800ac30:	f003 031f 	and.w	r3, r3, #31
 800ac34:	fa22 f303 	lsr.w	r3, r2, r3
 800ac38:	4a4e      	ldr	r2, [pc, #312]	; (800ad74 <HAL_RCC_OscConfig+0x278>)
 800ac3a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800ac3c:	4b4e      	ldr	r3, [pc, #312]	; (800ad78 <HAL_RCC_OscConfig+0x27c>)
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	4618      	mov	r0, r3
 800ac42:	f7fe fa5b 	bl	80090fc <HAL_InitTick>
 800ac46:	4603      	mov	r3, r0
 800ac48:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800ac4a:	7bfb      	ldrb	r3, [r7, #15]
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d052      	beq.n	800acf6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800ac50:	7bfb      	ldrb	r3, [r7, #15]
 800ac52:	e335      	b.n	800b2c0 <HAL_RCC_OscConfig+0x7c4>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	699b      	ldr	r3, [r3, #24]
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d032      	beq.n	800acc2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800ac5c:	4b43      	ldr	r3, [pc, #268]	; (800ad6c <HAL_RCC_OscConfig+0x270>)
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	4a42      	ldr	r2, [pc, #264]	; (800ad6c <HAL_RCC_OscConfig+0x270>)
 800ac62:	f043 0301 	orr.w	r3, r3, #1
 800ac66:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800ac68:	f7fe fa98 	bl	800919c <HAL_GetTick>
 800ac6c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800ac6e:	e008      	b.n	800ac82 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800ac70:	f7fe fa94 	bl	800919c <HAL_GetTick>
 800ac74:	4602      	mov	r2, r0
 800ac76:	693b      	ldr	r3, [r7, #16]
 800ac78:	1ad3      	subs	r3, r2, r3
 800ac7a:	2b02      	cmp	r3, #2
 800ac7c:	d901      	bls.n	800ac82 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800ac7e:	2303      	movs	r3, #3
 800ac80:	e31e      	b.n	800b2c0 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800ac82:	4b3a      	ldr	r3, [pc, #232]	; (800ad6c <HAL_RCC_OscConfig+0x270>)
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	f003 0302 	and.w	r3, r3, #2
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d0f0      	beq.n	800ac70 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800ac8e:	4b37      	ldr	r3, [pc, #220]	; (800ad6c <HAL_RCC_OscConfig+0x270>)
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	4a36      	ldr	r2, [pc, #216]	; (800ad6c <HAL_RCC_OscConfig+0x270>)
 800ac94:	f043 0308 	orr.w	r3, r3, #8
 800ac98:	6013      	str	r3, [r2, #0]
 800ac9a:	4b34      	ldr	r3, [pc, #208]	; (800ad6c <HAL_RCC_OscConfig+0x270>)
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	6a1b      	ldr	r3, [r3, #32]
 800aca6:	4931      	ldr	r1, [pc, #196]	; (800ad6c <HAL_RCC_OscConfig+0x270>)
 800aca8:	4313      	orrs	r3, r2
 800acaa:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800acac:	4b2f      	ldr	r3, [pc, #188]	; (800ad6c <HAL_RCC_OscConfig+0x270>)
 800acae:	685b      	ldr	r3, [r3, #4]
 800acb0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	69db      	ldr	r3, [r3, #28]
 800acb8:	021b      	lsls	r3, r3, #8
 800acba:	492c      	ldr	r1, [pc, #176]	; (800ad6c <HAL_RCC_OscConfig+0x270>)
 800acbc:	4313      	orrs	r3, r2
 800acbe:	604b      	str	r3, [r1, #4]
 800acc0:	e01a      	b.n	800acf8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800acc2:	4b2a      	ldr	r3, [pc, #168]	; (800ad6c <HAL_RCC_OscConfig+0x270>)
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	4a29      	ldr	r2, [pc, #164]	; (800ad6c <HAL_RCC_OscConfig+0x270>)
 800acc8:	f023 0301 	bic.w	r3, r3, #1
 800accc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800acce:	f7fe fa65 	bl	800919c <HAL_GetTick>
 800acd2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800acd4:	e008      	b.n	800ace8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800acd6:	f7fe fa61 	bl	800919c <HAL_GetTick>
 800acda:	4602      	mov	r2, r0
 800acdc:	693b      	ldr	r3, [r7, #16]
 800acde:	1ad3      	subs	r3, r2, r3
 800ace0:	2b02      	cmp	r3, #2
 800ace2:	d901      	bls.n	800ace8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800ace4:	2303      	movs	r3, #3
 800ace6:	e2eb      	b.n	800b2c0 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800ace8:	4b20      	ldr	r3, [pc, #128]	; (800ad6c <HAL_RCC_OscConfig+0x270>)
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	f003 0302 	and.w	r3, r3, #2
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d1f0      	bne.n	800acd6 <HAL_RCC_OscConfig+0x1da>
 800acf4:	e000      	b.n	800acf8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800acf6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	f003 0301 	and.w	r3, r3, #1
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d074      	beq.n	800adee <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800ad04:	69bb      	ldr	r3, [r7, #24]
 800ad06:	2b08      	cmp	r3, #8
 800ad08:	d005      	beq.n	800ad16 <HAL_RCC_OscConfig+0x21a>
 800ad0a:	69bb      	ldr	r3, [r7, #24]
 800ad0c:	2b0c      	cmp	r3, #12
 800ad0e:	d10e      	bne.n	800ad2e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800ad10:	697b      	ldr	r3, [r7, #20]
 800ad12:	2b03      	cmp	r3, #3
 800ad14:	d10b      	bne.n	800ad2e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ad16:	4b15      	ldr	r3, [pc, #84]	; (800ad6c <HAL_RCC_OscConfig+0x270>)
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d064      	beq.n	800adec <HAL_RCC_OscConfig+0x2f0>
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	685b      	ldr	r3, [r3, #4]
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	d160      	bne.n	800adec <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800ad2a:	2301      	movs	r3, #1
 800ad2c:	e2c8      	b.n	800b2c0 <HAL_RCC_OscConfig+0x7c4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	685b      	ldr	r3, [r3, #4]
 800ad32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ad36:	d106      	bne.n	800ad46 <HAL_RCC_OscConfig+0x24a>
 800ad38:	4b0c      	ldr	r3, [pc, #48]	; (800ad6c <HAL_RCC_OscConfig+0x270>)
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	4a0b      	ldr	r2, [pc, #44]	; (800ad6c <HAL_RCC_OscConfig+0x270>)
 800ad3e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ad42:	6013      	str	r3, [r2, #0]
 800ad44:	e026      	b.n	800ad94 <HAL_RCC_OscConfig+0x298>
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	685b      	ldr	r3, [r3, #4]
 800ad4a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800ad4e:	d115      	bne.n	800ad7c <HAL_RCC_OscConfig+0x280>
 800ad50:	4b06      	ldr	r3, [pc, #24]	; (800ad6c <HAL_RCC_OscConfig+0x270>)
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	4a05      	ldr	r2, [pc, #20]	; (800ad6c <HAL_RCC_OscConfig+0x270>)
 800ad56:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800ad5a:	6013      	str	r3, [r2, #0]
 800ad5c:	4b03      	ldr	r3, [pc, #12]	; (800ad6c <HAL_RCC_OscConfig+0x270>)
 800ad5e:	681b      	ldr	r3, [r3, #0]
 800ad60:	4a02      	ldr	r2, [pc, #8]	; (800ad6c <HAL_RCC_OscConfig+0x270>)
 800ad62:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ad66:	6013      	str	r3, [r2, #0]
 800ad68:	e014      	b.n	800ad94 <HAL_RCC_OscConfig+0x298>
 800ad6a:	bf00      	nop
 800ad6c:	40021000 	.word	0x40021000
 800ad70:	080101a4 	.word	0x080101a4
 800ad74:	20000000 	.word	0x20000000
 800ad78:	20000004 	.word	0x20000004
 800ad7c:	4ba0      	ldr	r3, [pc, #640]	; (800b000 <HAL_RCC_OscConfig+0x504>)
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	4a9f      	ldr	r2, [pc, #636]	; (800b000 <HAL_RCC_OscConfig+0x504>)
 800ad82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ad86:	6013      	str	r3, [r2, #0]
 800ad88:	4b9d      	ldr	r3, [pc, #628]	; (800b000 <HAL_RCC_OscConfig+0x504>)
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	4a9c      	ldr	r2, [pc, #624]	; (800b000 <HAL_RCC_OscConfig+0x504>)
 800ad8e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800ad92:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	685b      	ldr	r3, [r3, #4]
 800ad98:	2b00      	cmp	r3, #0
 800ad9a:	d013      	beq.n	800adc4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ad9c:	f7fe f9fe 	bl	800919c <HAL_GetTick>
 800ada0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800ada2:	e008      	b.n	800adb6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ada4:	f7fe f9fa 	bl	800919c <HAL_GetTick>
 800ada8:	4602      	mov	r2, r0
 800adaa:	693b      	ldr	r3, [r7, #16]
 800adac:	1ad3      	subs	r3, r2, r3
 800adae:	2b64      	cmp	r3, #100	; 0x64
 800adb0:	d901      	bls.n	800adb6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800adb2:	2303      	movs	r3, #3
 800adb4:	e284      	b.n	800b2c0 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800adb6:	4b92      	ldr	r3, [pc, #584]	; (800b000 <HAL_RCC_OscConfig+0x504>)
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d0f0      	beq.n	800ada4 <HAL_RCC_OscConfig+0x2a8>
 800adc2:	e014      	b.n	800adee <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800adc4:	f7fe f9ea 	bl	800919c <HAL_GetTick>
 800adc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800adca:	e008      	b.n	800adde <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800adcc:	f7fe f9e6 	bl	800919c <HAL_GetTick>
 800add0:	4602      	mov	r2, r0
 800add2:	693b      	ldr	r3, [r7, #16]
 800add4:	1ad3      	subs	r3, r2, r3
 800add6:	2b64      	cmp	r3, #100	; 0x64
 800add8:	d901      	bls.n	800adde <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800adda:	2303      	movs	r3, #3
 800addc:	e270      	b.n	800b2c0 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800adde:	4b88      	ldr	r3, [pc, #544]	; (800b000 <HAL_RCC_OscConfig+0x504>)
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d1f0      	bne.n	800adcc <HAL_RCC_OscConfig+0x2d0>
 800adea:	e000      	b.n	800adee <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800adec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	f003 0302 	and.w	r3, r3, #2
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d060      	beq.n	800aebc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800adfa:	69bb      	ldr	r3, [r7, #24]
 800adfc:	2b04      	cmp	r3, #4
 800adfe:	d005      	beq.n	800ae0c <HAL_RCC_OscConfig+0x310>
 800ae00:	69bb      	ldr	r3, [r7, #24]
 800ae02:	2b0c      	cmp	r3, #12
 800ae04:	d119      	bne.n	800ae3a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800ae06:	697b      	ldr	r3, [r7, #20]
 800ae08:	2b02      	cmp	r3, #2
 800ae0a:	d116      	bne.n	800ae3a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800ae0c:	4b7c      	ldr	r3, [pc, #496]	; (800b000 <HAL_RCC_OscConfig+0x504>)
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d005      	beq.n	800ae24 <HAL_RCC_OscConfig+0x328>
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	68db      	ldr	r3, [r3, #12]
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	d101      	bne.n	800ae24 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800ae20:	2301      	movs	r3, #1
 800ae22:	e24d      	b.n	800b2c0 <HAL_RCC_OscConfig+0x7c4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ae24:	4b76      	ldr	r3, [pc, #472]	; (800b000 <HAL_RCC_OscConfig+0x504>)
 800ae26:	685b      	ldr	r3, [r3, #4]
 800ae28:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	691b      	ldr	r3, [r3, #16]
 800ae30:	061b      	lsls	r3, r3, #24
 800ae32:	4973      	ldr	r1, [pc, #460]	; (800b000 <HAL_RCC_OscConfig+0x504>)
 800ae34:	4313      	orrs	r3, r2
 800ae36:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800ae38:	e040      	b.n	800aebc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	68db      	ldr	r3, [r3, #12]
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d023      	beq.n	800ae8a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800ae42:	4b6f      	ldr	r3, [pc, #444]	; (800b000 <HAL_RCC_OscConfig+0x504>)
 800ae44:	681b      	ldr	r3, [r3, #0]
 800ae46:	4a6e      	ldr	r2, [pc, #440]	; (800b000 <HAL_RCC_OscConfig+0x504>)
 800ae48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ae4c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ae4e:	f7fe f9a5 	bl	800919c <HAL_GetTick>
 800ae52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800ae54:	e008      	b.n	800ae68 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ae56:	f7fe f9a1 	bl	800919c <HAL_GetTick>
 800ae5a:	4602      	mov	r2, r0
 800ae5c:	693b      	ldr	r3, [r7, #16]
 800ae5e:	1ad3      	subs	r3, r2, r3
 800ae60:	2b02      	cmp	r3, #2
 800ae62:	d901      	bls.n	800ae68 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800ae64:	2303      	movs	r3, #3
 800ae66:	e22b      	b.n	800b2c0 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800ae68:	4b65      	ldr	r3, [pc, #404]	; (800b000 <HAL_RCC_OscConfig+0x504>)
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d0f0      	beq.n	800ae56 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ae74:	4b62      	ldr	r3, [pc, #392]	; (800b000 <HAL_RCC_OscConfig+0x504>)
 800ae76:	685b      	ldr	r3, [r3, #4]
 800ae78:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	691b      	ldr	r3, [r3, #16]
 800ae80:	061b      	lsls	r3, r3, #24
 800ae82:	495f      	ldr	r1, [pc, #380]	; (800b000 <HAL_RCC_OscConfig+0x504>)
 800ae84:	4313      	orrs	r3, r2
 800ae86:	604b      	str	r3, [r1, #4]
 800ae88:	e018      	b.n	800aebc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800ae8a:	4b5d      	ldr	r3, [pc, #372]	; (800b000 <HAL_RCC_OscConfig+0x504>)
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	4a5c      	ldr	r2, [pc, #368]	; (800b000 <HAL_RCC_OscConfig+0x504>)
 800ae90:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ae94:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ae96:	f7fe f981 	bl	800919c <HAL_GetTick>
 800ae9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800ae9c:	e008      	b.n	800aeb0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ae9e:	f7fe f97d 	bl	800919c <HAL_GetTick>
 800aea2:	4602      	mov	r2, r0
 800aea4:	693b      	ldr	r3, [r7, #16]
 800aea6:	1ad3      	subs	r3, r2, r3
 800aea8:	2b02      	cmp	r3, #2
 800aeaa:	d901      	bls.n	800aeb0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800aeac:	2303      	movs	r3, #3
 800aeae:	e207      	b.n	800b2c0 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800aeb0:	4b53      	ldr	r3, [pc, #332]	; (800b000 <HAL_RCC_OscConfig+0x504>)
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	d1f0      	bne.n	800ae9e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	f003 0308 	and.w	r3, r3, #8
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	d03c      	beq.n	800af42 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	695b      	ldr	r3, [r3, #20]
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d01c      	beq.n	800af0a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800aed0:	4b4b      	ldr	r3, [pc, #300]	; (800b000 <HAL_RCC_OscConfig+0x504>)
 800aed2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800aed6:	4a4a      	ldr	r2, [pc, #296]	; (800b000 <HAL_RCC_OscConfig+0x504>)
 800aed8:	f043 0301 	orr.w	r3, r3, #1
 800aedc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aee0:	f7fe f95c 	bl	800919c <HAL_GetTick>
 800aee4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800aee6:	e008      	b.n	800aefa <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800aee8:	f7fe f958 	bl	800919c <HAL_GetTick>
 800aeec:	4602      	mov	r2, r0
 800aeee:	693b      	ldr	r3, [r7, #16]
 800aef0:	1ad3      	subs	r3, r2, r3
 800aef2:	2b02      	cmp	r3, #2
 800aef4:	d901      	bls.n	800aefa <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800aef6:	2303      	movs	r3, #3
 800aef8:	e1e2      	b.n	800b2c0 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800aefa:	4b41      	ldr	r3, [pc, #260]	; (800b000 <HAL_RCC_OscConfig+0x504>)
 800aefc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800af00:	f003 0302 	and.w	r3, r3, #2
 800af04:	2b00      	cmp	r3, #0
 800af06:	d0ef      	beq.n	800aee8 <HAL_RCC_OscConfig+0x3ec>
 800af08:	e01b      	b.n	800af42 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800af0a:	4b3d      	ldr	r3, [pc, #244]	; (800b000 <HAL_RCC_OscConfig+0x504>)
 800af0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800af10:	4a3b      	ldr	r2, [pc, #236]	; (800b000 <HAL_RCC_OscConfig+0x504>)
 800af12:	f023 0301 	bic.w	r3, r3, #1
 800af16:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800af1a:	f7fe f93f 	bl	800919c <HAL_GetTick>
 800af1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800af20:	e008      	b.n	800af34 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800af22:	f7fe f93b 	bl	800919c <HAL_GetTick>
 800af26:	4602      	mov	r2, r0
 800af28:	693b      	ldr	r3, [r7, #16]
 800af2a:	1ad3      	subs	r3, r2, r3
 800af2c:	2b02      	cmp	r3, #2
 800af2e:	d901      	bls.n	800af34 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800af30:	2303      	movs	r3, #3
 800af32:	e1c5      	b.n	800b2c0 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800af34:	4b32      	ldr	r3, [pc, #200]	; (800b000 <HAL_RCC_OscConfig+0x504>)
 800af36:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800af3a:	f003 0302 	and.w	r3, r3, #2
 800af3e:	2b00      	cmp	r3, #0
 800af40:	d1ef      	bne.n	800af22 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	f003 0304 	and.w	r3, r3, #4
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	f000 80a6 	beq.w	800b09c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800af50:	2300      	movs	r3, #0
 800af52:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800af54:	4b2a      	ldr	r3, [pc, #168]	; (800b000 <HAL_RCC_OscConfig+0x504>)
 800af56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800af58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d10d      	bne.n	800af7c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800af60:	4b27      	ldr	r3, [pc, #156]	; (800b000 <HAL_RCC_OscConfig+0x504>)
 800af62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800af64:	4a26      	ldr	r2, [pc, #152]	; (800b000 <HAL_RCC_OscConfig+0x504>)
 800af66:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800af6a:	6593      	str	r3, [r2, #88]	; 0x58
 800af6c:	4b24      	ldr	r3, [pc, #144]	; (800b000 <HAL_RCC_OscConfig+0x504>)
 800af6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800af70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800af74:	60bb      	str	r3, [r7, #8]
 800af76:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800af78:	2301      	movs	r3, #1
 800af7a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800af7c:	4b21      	ldr	r3, [pc, #132]	; (800b004 <HAL_RCC_OscConfig+0x508>)
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800af84:	2b00      	cmp	r3, #0
 800af86:	d118      	bne.n	800afba <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800af88:	4b1e      	ldr	r3, [pc, #120]	; (800b004 <HAL_RCC_OscConfig+0x508>)
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	4a1d      	ldr	r2, [pc, #116]	; (800b004 <HAL_RCC_OscConfig+0x508>)
 800af8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800af92:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800af94:	f7fe f902 	bl	800919c <HAL_GetTick>
 800af98:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800af9a:	e008      	b.n	800afae <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800af9c:	f7fe f8fe 	bl	800919c <HAL_GetTick>
 800afa0:	4602      	mov	r2, r0
 800afa2:	693b      	ldr	r3, [r7, #16]
 800afa4:	1ad3      	subs	r3, r2, r3
 800afa6:	2b02      	cmp	r3, #2
 800afa8:	d901      	bls.n	800afae <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800afaa:	2303      	movs	r3, #3
 800afac:	e188      	b.n	800b2c0 <HAL_RCC_OscConfig+0x7c4>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800afae:	4b15      	ldr	r3, [pc, #84]	; (800b004 <HAL_RCC_OscConfig+0x508>)
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d0f0      	beq.n	800af9c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	689b      	ldr	r3, [r3, #8]
 800afbe:	2b01      	cmp	r3, #1
 800afc0:	d108      	bne.n	800afd4 <HAL_RCC_OscConfig+0x4d8>
 800afc2:	4b0f      	ldr	r3, [pc, #60]	; (800b000 <HAL_RCC_OscConfig+0x504>)
 800afc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800afc8:	4a0d      	ldr	r2, [pc, #52]	; (800b000 <HAL_RCC_OscConfig+0x504>)
 800afca:	f043 0301 	orr.w	r3, r3, #1
 800afce:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800afd2:	e029      	b.n	800b028 <HAL_RCC_OscConfig+0x52c>
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	689b      	ldr	r3, [r3, #8]
 800afd8:	2b05      	cmp	r3, #5
 800afda:	d115      	bne.n	800b008 <HAL_RCC_OscConfig+0x50c>
 800afdc:	4b08      	ldr	r3, [pc, #32]	; (800b000 <HAL_RCC_OscConfig+0x504>)
 800afde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800afe2:	4a07      	ldr	r2, [pc, #28]	; (800b000 <HAL_RCC_OscConfig+0x504>)
 800afe4:	f043 0304 	orr.w	r3, r3, #4
 800afe8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800afec:	4b04      	ldr	r3, [pc, #16]	; (800b000 <HAL_RCC_OscConfig+0x504>)
 800afee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800aff2:	4a03      	ldr	r2, [pc, #12]	; (800b000 <HAL_RCC_OscConfig+0x504>)
 800aff4:	f043 0301 	orr.w	r3, r3, #1
 800aff8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800affc:	e014      	b.n	800b028 <HAL_RCC_OscConfig+0x52c>
 800affe:	bf00      	nop
 800b000:	40021000 	.word	0x40021000
 800b004:	40007000 	.word	0x40007000
 800b008:	4b91      	ldr	r3, [pc, #580]	; (800b250 <HAL_RCC_OscConfig+0x754>)
 800b00a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b00e:	4a90      	ldr	r2, [pc, #576]	; (800b250 <HAL_RCC_OscConfig+0x754>)
 800b010:	f023 0301 	bic.w	r3, r3, #1
 800b014:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b018:	4b8d      	ldr	r3, [pc, #564]	; (800b250 <HAL_RCC_OscConfig+0x754>)
 800b01a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b01e:	4a8c      	ldr	r2, [pc, #560]	; (800b250 <HAL_RCC_OscConfig+0x754>)
 800b020:	f023 0304 	bic.w	r3, r3, #4
 800b024:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	689b      	ldr	r3, [r3, #8]
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d016      	beq.n	800b05e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b030:	f7fe f8b4 	bl	800919c <HAL_GetTick>
 800b034:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b036:	e00a      	b.n	800b04e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b038:	f7fe f8b0 	bl	800919c <HAL_GetTick>
 800b03c:	4602      	mov	r2, r0
 800b03e:	693b      	ldr	r3, [r7, #16]
 800b040:	1ad3      	subs	r3, r2, r3
 800b042:	f241 3288 	movw	r2, #5000	; 0x1388
 800b046:	4293      	cmp	r3, r2
 800b048:	d901      	bls.n	800b04e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800b04a:	2303      	movs	r3, #3
 800b04c:	e138      	b.n	800b2c0 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b04e:	4b80      	ldr	r3, [pc, #512]	; (800b250 <HAL_RCC_OscConfig+0x754>)
 800b050:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b054:	f003 0302 	and.w	r3, r3, #2
 800b058:	2b00      	cmp	r3, #0
 800b05a:	d0ed      	beq.n	800b038 <HAL_RCC_OscConfig+0x53c>
 800b05c:	e015      	b.n	800b08a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b05e:	f7fe f89d 	bl	800919c <HAL_GetTick>
 800b062:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b064:	e00a      	b.n	800b07c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b066:	f7fe f899 	bl	800919c <HAL_GetTick>
 800b06a:	4602      	mov	r2, r0
 800b06c:	693b      	ldr	r3, [r7, #16]
 800b06e:	1ad3      	subs	r3, r2, r3
 800b070:	f241 3288 	movw	r2, #5000	; 0x1388
 800b074:	4293      	cmp	r3, r2
 800b076:	d901      	bls.n	800b07c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800b078:	2303      	movs	r3, #3
 800b07a:	e121      	b.n	800b2c0 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b07c:	4b74      	ldr	r3, [pc, #464]	; (800b250 <HAL_RCC_OscConfig+0x754>)
 800b07e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b082:	f003 0302 	and.w	r3, r3, #2
 800b086:	2b00      	cmp	r3, #0
 800b088:	d1ed      	bne.n	800b066 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b08a:	7ffb      	ldrb	r3, [r7, #31]
 800b08c:	2b01      	cmp	r3, #1
 800b08e:	d105      	bne.n	800b09c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b090:	4b6f      	ldr	r3, [pc, #444]	; (800b250 <HAL_RCC_OscConfig+0x754>)
 800b092:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b094:	4a6e      	ldr	r2, [pc, #440]	; (800b250 <HAL_RCC_OscConfig+0x754>)
 800b096:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b09a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	f000 810c 	beq.w	800b2be <HAL_RCC_OscConfig+0x7c2>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b0aa:	2b02      	cmp	r3, #2
 800b0ac:	f040 80d4 	bne.w	800b258 <HAL_RCC_OscConfig+0x75c>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800b0b0:	4b67      	ldr	r3, [pc, #412]	; (800b250 <HAL_RCC_OscConfig+0x754>)
 800b0b2:	68db      	ldr	r3, [r3, #12]
 800b0b4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800b0b6:	697b      	ldr	r3, [r7, #20]
 800b0b8:	f003 0203 	and.w	r2, r3, #3
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b0c0:	429a      	cmp	r2, r3
 800b0c2:	d130      	bne.n	800b126 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b0c4:	697b      	ldr	r3, [r7, #20]
 800b0c6:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b0ce:	3b01      	subs	r3, #1
 800b0d0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800b0d2:	429a      	cmp	r2, r3
 800b0d4:	d127      	bne.n	800b126 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b0d6:	697b      	ldr	r3, [r7, #20]
 800b0d8:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b0e0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b0e2:	429a      	cmp	r2, r3
 800b0e4:	d11f      	bne.n	800b126 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800b0e6:	697b      	ldr	r3, [r7, #20]
 800b0e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b0ec:	687a      	ldr	r2, [r7, #4]
 800b0ee:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800b0f0:	2a07      	cmp	r2, #7
 800b0f2:	bf14      	ite	ne
 800b0f4:	2201      	movne	r2, #1
 800b0f6:	2200      	moveq	r2, #0
 800b0f8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b0fa:	4293      	cmp	r3, r2
 800b0fc:	d113      	bne.n	800b126 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b0fe:	697b      	ldr	r3, [r7, #20]
 800b100:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b108:	085b      	lsrs	r3, r3, #1
 800b10a:	3b01      	subs	r3, #1
 800b10c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800b10e:	429a      	cmp	r2, r3
 800b110:	d109      	bne.n	800b126 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800b112:	697b      	ldr	r3, [r7, #20]
 800b114:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b11c:	085b      	lsrs	r3, r3, #1
 800b11e:	3b01      	subs	r3, #1
 800b120:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b122:	429a      	cmp	r2, r3
 800b124:	d06e      	beq.n	800b204 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800b126:	69bb      	ldr	r3, [r7, #24]
 800b128:	2b0c      	cmp	r3, #12
 800b12a:	d069      	beq.n	800b200 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800b12c:	4b48      	ldr	r3, [pc, #288]	; (800b250 <HAL_RCC_OscConfig+0x754>)
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800b134:	2b00      	cmp	r3, #0
 800b136:	d105      	bne.n	800b144 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800b138:	4b45      	ldr	r3, [pc, #276]	; (800b250 <HAL_RCC_OscConfig+0x754>)
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b140:	2b00      	cmp	r3, #0
 800b142:	d001      	beq.n	800b148 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800b144:	2301      	movs	r3, #1
 800b146:	e0bb      	b.n	800b2c0 <HAL_RCC_OscConfig+0x7c4>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800b148:	4b41      	ldr	r3, [pc, #260]	; (800b250 <HAL_RCC_OscConfig+0x754>)
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	4a40      	ldr	r2, [pc, #256]	; (800b250 <HAL_RCC_OscConfig+0x754>)
 800b14e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b152:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800b154:	f7fe f822 	bl	800919c <HAL_GetTick>
 800b158:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b15a:	e008      	b.n	800b16e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b15c:	f7fe f81e 	bl	800919c <HAL_GetTick>
 800b160:	4602      	mov	r2, r0
 800b162:	693b      	ldr	r3, [r7, #16]
 800b164:	1ad3      	subs	r3, r2, r3
 800b166:	2b02      	cmp	r3, #2
 800b168:	d901      	bls.n	800b16e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800b16a:	2303      	movs	r3, #3
 800b16c:	e0a8      	b.n	800b2c0 <HAL_RCC_OscConfig+0x7c4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b16e:	4b38      	ldr	r3, [pc, #224]	; (800b250 <HAL_RCC_OscConfig+0x754>)
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b176:	2b00      	cmp	r3, #0
 800b178:	d1f0      	bne.n	800b15c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b17a:	4b35      	ldr	r3, [pc, #212]	; (800b250 <HAL_RCC_OscConfig+0x754>)
 800b17c:	68da      	ldr	r2, [r3, #12]
 800b17e:	4b35      	ldr	r3, [pc, #212]	; (800b254 <HAL_RCC_OscConfig+0x758>)
 800b180:	4013      	ands	r3, r2
 800b182:	687a      	ldr	r2, [r7, #4]
 800b184:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800b186:	687a      	ldr	r2, [r7, #4]
 800b188:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800b18a:	3a01      	subs	r2, #1
 800b18c:	0112      	lsls	r2, r2, #4
 800b18e:	4311      	orrs	r1, r2
 800b190:	687a      	ldr	r2, [r7, #4]
 800b192:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800b194:	0212      	lsls	r2, r2, #8
 800b196:	4311      	orrs	r1, r2
 800b198:	687a      	ldr	r2, [r7, #4]
 800b19a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800b19c:	0852      	lsrs	r2, r2, #1
 800b19e:	3a01      	subs	r2, #1
 800b1a0:	0552      	lsls	r2, r2, #21
 800b1a2:	4311      	orrs	r1, r2
 800b1a4:	687a      	ldr	r2, [r7, #4]
 800b1a6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800b1a8:	0852      	lsrs	r2, r2, #1
 800b1aa:	3a01      	subs	r2, #1
 800b1ac:	0652      	lsls	r2, r2, #25
 800b1ae:	4311      	orrs	r1, r2
 800b1b0:	687a      	ldr	r2, [r7, #4]
 800b1b2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800b1b4:	0912      	lsrs	r2, r2, #4
 800b1b6:	0452      	lsls	r2, r2, #17
 800b1b8:	430a      	orrs	r2, r1
 800b1ba:	4925      	ldr	r1, [pc, #148]	; (800b250 <HAL_RCC_OscConfig+0x754>)
 800b1bc:	4313      	orrs	r3, r2
 800b1be:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800b1c0:	4b23      	ldr	r3, [pc, #140]	; (800b250 <HAL_RCC_OscConfig+0x754>)
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	4a22      	ldr	r2, [pc, #136]	; (800b250 <HAL_RCC_OscConfig+0x754>)
 800b1c6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b1ca:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800b1cc:	4b20      	ldr	r3, [pc, #128]	; (800b250 <HAL_RCC_OscConfig+0x754>)
 800b1ce:	68db      	ldr	r3, [r3, #12]
 800b1d0:	4a1f      	ldr	r2, [pc, #124]	; (800b250 <HAL_RCC_OscConfig+0x754>)
 800b1d2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b1d6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800b1d8:	f7fd ffe0 	bl	800919c <HAL_GetTick>
 800b1dc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b1de:	e008      	b.n	800b1f2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b1e0:	f7fd ffdc 	bl	800919c <HAL_GetTick>
 800b1e4:	4602      	mov	r2, r0
 800b1e6:	693b      	ldr	r3, [r7, #16]
 800b1e8:	1ad3      	subs	r3, r2, r3
 800b1ea:	2b02      	cmp	r3, #2
 800b1ec:	d901      	bls.n	800b1f2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800b1ee:	2303      	movs	r3, #3
 800b1f0:	e066      	b.n	800b2c0 <HAL_RCC_OscConfig+0x7c4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b1f2:	4b17      	ldr	r3, [pc, #92]	; (800b250 <HAL_RCC_OscConfig+0x754>)
 800b1f4:	681b      	ldr	r3, [r3, #0]
 800b1f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d0f0      	beq.n	800b1e0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800b1fe:	e05e      	b.n	800b2be <HAL_RCC_OscConfig+0x7c2>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800b200:	2301      	movs	r3, #1
 800b202:	e05d      	b.n	800b2c0 <HAL_RCC_OscConfig+0x7c4>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b204:	4b12      	ldr	r3, [pc, #72]	; (800b250 <HAL_RCC_OscConfig+0x754>)
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d156      	bne.n	800b2be <HAL_RCC_OscConfig+0x7c2>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800b210:	4b0f      	ldr	r3, [pc, #60]	; (800b250 <HAL_RCC_OscConfig+0x754>)
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	4a0e      	ldr	r2, [pc, #56]	; (800b250 <HAL_RCC_OscConfig+0x754>)
 800b216:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b21a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800b21c:	4b0c      	ldr	r3, [pc, #48]	; (800b250 <HAL_RCC_OscConfig+0x754>)
 800b21e:	68db      	ldr	r3, [r3, #12]
 800b220:	4a0b      	ldr	r2, [pc, #44]	; (800b250 <HAL_RCC_OscConfig+0x754>)
 800b222:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b226:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800b228:	f7fd ffb8 	bl	800919c <HAL_GetTick>
 800b22c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b22e:	e008      	b.n	800b242 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b230:	f7fd ffb4 	bl	800919c <HAL_GetTick>
 800b234:	4602      	mov	r2, r0
 800b236:	693b      	ldr	r3, [r7, #16]
 800b238:	1ad3      	subs	r3, r2, r3
 800b23a:	2b02      	cmp	r3, #2
 800b23c:	d901      	bls.n	800b242 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800b23e:	2303      	movs	r3, #3
 800b240:	e03e      	b.n	800b2c0 <HAL_RCC_OscConfig+0x7c4>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b242:	4b03      	ldr	r3, [pc, #12]	; (800b250 <HAL_RCC_OscConfig+0x754>)
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d0f0      	beq.n	800b230 <HAL_RCC_OscConfig+0x734>
 800b24e:	e036      	b.n	800b2be <HAL_RCC_OscConfig+0x7c2>
 800b250:	40021000 	.word	0x40021000
 800b254:	f99d808c 	.word	0xf99d808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800b258:	69bb      	ldr	r3, [r7, #24]
 800b25a:	2b0c      	cmp	r3, #12
 800b25c:	d02d      	beq.n	800b2ba <HAL_RCC_OscConfig+0x7be>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b25e:	4b1a      	ldr	r3, [pc, #104]	; (800b2c8 <HAL_RCC_OscConfig+0x7cc>)
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	4a19      	ldr	r2, [pc, #100]	; (800b2c8 <HAL_RCC_OscConfig+0x7cc>)
 800b264:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b268:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800b26a:	4b17      	ldr	r3, [pc, #92]	; (800b2c8 <HAL_RCC_OscConfig+0x7cc>)
 800b26c:	681b      	ldr	r3, [r3, #0]
 800b26e:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800b272:	2b00      	cmp	r3, #0
 800b274:	d105      	bne.n	800b282 <HAL_RCC_OscConfig+0x786>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800b276:	4b14      	ldr	r3, [pc, #80]	; (800b2c8 <HAL_RCC_OscConfig+0x7cc>)
 800b278:	68db      	ldr	r3, [r3, #12]
 800b27a:	4a13      	ldr	r2, [pc, #76]	; (800b2c8 <HAL_RCC_OscConfig+0x7cc>)
 800b27c:	f023 0303 	bic.w	r3, r3, #3
 800b280:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800b282:	4b11      	ldr	r3, [pc, #68]	; (800b2c8 <HAL_RCC_OscConfig+0x7cc>)
 800b284:	68db      	ldr	r3, [r3, #12]
 800b286:	4a10      	ldr	r2, [pc, #64]	; (800b2c8 <HAL_RCC_OscConfig+0x7cc>)
 800b288:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800b28c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b290:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b292:	f7fd ff83 	bl	800919c <HAL_GetTick>
 800b296:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b298:	e008      	b.n	800b2ac <HAL_RCC_OscConfig+0x7b0>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b29a:	f7fd ff7f 	bl	800919c <HAL_GetTick>
 800b29e:	4602      	mov	r2, r0
 800b2a0:	693b      	ldr	r3, [r7, #16]
 800b2a2:	1ad3      	subs	r3, r2, r3
 800b2a4:	2b02      	cmp	r3, #2
 800b2a6:	d901      	bls.n	800b2ac <HAL_RCC_OscConfig+0x7b0>
          {
            return HAL_TIMEOUT;
 800b2a8:	2303      	movs	r3, #3
 800b2aa:	e009      	b.n	800b2c0 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b2ac:	4b06      	ldr	r3, [pc, #24]	; (800b2c8 <HAL_RCC_OscConfig+0x7cc>)
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	d1f0      	bne.n	800b29a <HAL_RCC_OscConfig+0x79e>
 800b2b8:	e001      	b.n	800b2be <HAL_RCC_OscConfig+0x7c2>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800b2ba:	2301      	movs	r3, #1
 800b2bc:	e000      	b.n	800b2c0 <HAL_RCC_OscConfig+0x7c4>
      }
    }
  }
  return HAL_OK;
 800b2be:	2300      	movs	r3, #0
}
 800b2c0:	4618      	mov	r0, r3
 800b2c2:	3720      	adds	r7, #32
 800b2c4:	46bd      	mov	sp, r7
 800b2c6:	bd80      	pop	{r7, pc}
 800b2c8:	40021000 	.word	0x40021000

0800b2cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b2cc:	b580      	push	{r7, lr}
 800b2ce:	b084      	sub	sp, #16
 800b2d0:	af00      	add	r7, sp, #0
 800b2d2:	6078      	str	r0, [r7, #4]
 800b2d4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d101      	bne.n	800b2e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800b2dc:	2301      	movs	r3, #1
 800b2de:	e0c8      	b.n	800b472 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800b2e0:	4b66      	ldr	r3, [pc, #408]	; (800b47c <HAL_RCC_ClockConfig+0x1b0>)
 800b2e2:	681b      	ldr	r3, [r3, #0]
 800b2e4:	f003 0307 	and.w	r3, r3, #7
 800b2e8:	683a      	ldr	r2, [r7, #0]
 800b2ea:	429a      	cmp	r2, r3
 800b2ec:	d910      	bls.n	800b310 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b2ee:	4b63      	ldr	r3, [pc, #396]	; (800b47c <HAL_RCC_ClockConfig+0x1b0>)
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	f023 0207 	bic.w	r2, r3, #7
 800b2f6:	4961      	ldr	r1, [pc, #388]	; (800b47c <HAL_RCC_ClockConfig+0x1b0>)
 800b2f8:	683b      	ldr	r3, [r7, #0]
 800b2fa:	4313      	orrs	r3, r2
 800b2fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b2fe:	4b5f      	ldr	r3, [pc, #380]	; (800b47c <HAL_RCC_ClockConfig+0x1b0>)
 800b300:	681b      	ldr	r3, [r3, #0]
 800b302:	f003 0307 	and.w	r3, r3, #7
 800b306:	683a      	ldr	r2, [r7, #0]
 800b308:	429a      	cmp	r2, r3
 800b30a:	d001      	beq.n	800b310 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800b30c:	2301      	movs	r3, #1
 800b30e:	e0b0      	b.n	800b472 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	f003 0301 	and.w	r3, r3, #1
 800b318:	2b00      	cmp	r3, #0
 800b31a:	d04c      	beq.n	800b3b6 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	685b      	ldr	r3, [r3, #4]
 800b320:	2b03      	cmp	r3, #3
 800b322:	d107      	bne.n	800b334 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b324:	4b56      	ldr	r3, [pc, #344]	; (800b480 <HAL_RCC_ClockConfig+0x1b4>)
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d121      	bne.n	800b374 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800b330:	2301      	movs	r3, #1
 800b332:	e09e      	b.n	800b472 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	685b      	ldr	r3, [r3, #4]
 800b338:	2b02      	cmp	r3, #2
 800b33a:	d107      	bne.n	800b34c <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b33c:	4b50      	ldr	r3, [pc, #320]	; (800b480 <HAL_RCC_ClockConfig+0x1b4>)
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b344:	2b00      	cmp	r3, #0
 800b346:	d115      	bne.n	800b374 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800b348:	2301      	movs	r3, #1
 800b34a:	e092      	b.n	800b472 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	685b      	ldr	r3, [r3, #4]
 800b350:	2b00      	cmp	r3, #0
 800b352:	d107      	bne.n	800b364 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800b354:	4b4a      	ldr	r3, [pc, #296]	; (800b480 <HAL_RCC_ClockConfig+0x1b4>)
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	f003 0302 	and.w	r3, r3, #2
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d109      	bne.n	800b374 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800b360:	2301      	movs	r3, #1
 800b362:	e086      	b.n	800b472 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b364:	4b46      	ldr	r3, [pc, #280]	; (800b480 <HAL_RCC_ClockConfig+0x1b4>)
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	d101      	bne.n	800b374 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800b370:	2301      	movs	r3, #1
 800b372:	e07e      	b.n	800b472 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800b374:	4b42      	ldr	r3, [pc, #264]	; (800b480 <HAL_RCC_ClockConfig+0x1b4>)
 800b376:	689b      	ldr	r3, [r3, #8]
 800b378:	f023 0203 	bic.w	r2, r3, #3
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	685b      	ldr	r3, [r3, #4]
 800b380:	493f      	ldr	r1, [pc, #252]	; (800b480 <HAL_RCC_ClockConfig+0x1b4>)
 800b382:	4313      	orrs	r3, r2
 800b384:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b386:	f7fd ff09 	bl	800919c <HAL_GetTick>
 800b38a:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b38c:	e00a      	b.n	800b3a4 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b38e:	f7fd ff05 	bl	800919c <HAL_GetTick>
 800b392:	4602      	mov	r2, r0
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	1ad3      	subs	r3, r2, r3
 800b398:	f241 3288 	movw	r2, #5000	; 0x1388
 800b39c:	4293      	cmp	r3, r2
 800b39e:	d901      	bls.n	800b3a4 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 800b3a0:	2303      	movs	r3, #3
 800b3a2:	e066      	b.n	800b472 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b3a4:	4b36      	ldr	r3, [pc, #216]	; (800b480 <HAL_RCC_ClockConfig+0x1b4>)
 800b3a6:	689b      	ldr	r3, [r3, #8]
 800b3a8:	f003 020c 	and.w	r2, r3, #12
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	685b      	ldr	r3, [r3, #4]
 800b3b0:	009b      	lsls	r3, r3, #2
 800b3b2:	429a      	cmp	r2, r3
 800b3b4:	d1eb      	bne.n	800b38e <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	f003 0302 	and.w	r3, r3, #2
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d008      	beq.n	800b3d4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b3c2:	4b2f      	ldr	r3, [pc, #188]	; (800b480 <HAL_RCC_ClockConfig+0x1b4>)
 800b3c4:	689b      	ldr	r3, [r3, #8]
 800b3c6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	689b      	ldr	r3, [r3, #8]
 800b3ce:	492c      	ldr	r1, [pc, #176]	; (800b480 <HAL_RCC_ClockConfig+0x1b4>)
 800b3d0:	4313      	orrs	r3, r2
 800b3d2:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800b3d4:	4b29      	ldr	r3, [pc, #164]	; (800b47c <HAL_RCC_ClockConfig+0x1b0>)
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	f003 0307 	and.w	r3, r3, #7
 800b3dc:	683a      	ldr	r2, [r7, #0]
 800b3de:	429a      	cmp	r2, r3
 800b3e0:	d210      	bcs.n	800b404 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b3e2:	4b26      	ldr	r3, [pc, #152]	; (800b47c <HAL_RCC_ClockConfig+0x1b0>)
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	f023 0207 	bic.w	r2, r3, #7
 800b3ea:	4924      	ldr	r1, [pc, #144]	; (800b47c <HAL_RCC_ClockConfig+0x1b0>)
 800b3ec:	683b      	ldr	r3, [r7, #0]
 800b3ee:	4313      	orrs	r3, r2
 800b3f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b3f2:	4b22      	ldr	r3, [pc, #136]	; (800b47c <HAL_RCC_ClockConfig+0x1b0>)
 800b3f4:	681b      	ldr	r3, [r3, #0]
 800b3f6:	f003 0307 	and.w	r3, r3, #7
 800b3fa:	683a      	ldr	r2, [r7, #0]
 800b3fc:	429a      	cmp	r2, r3
 800b3fe:	d001      	beq.n	800b404 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 800b400:	2301      	movs	r3, #1
 800b402:	e036      	b.n	800b472 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	f003 0304 	and.w	r3, r3, #4
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d008      	beq.n	800b422 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b410:	4b1b      	ldr	r3, [pc, #108]	; (800b480 <HAL_RCC_ClockConfig+0x1b4>)
 800b412:	689b      	ldr	r3, [r3, #8]
 800b414:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	68db      	ldr	r3, [r3, #12]
 800b41c:	4918      	ldr	r1, [pc, #96]	; (800b480 <HAL_RCC_ClockConfig+0x1b4>)
 800b41e:	4313      	orrs	r3, r2
 800b420:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	f003 0308 	and.w	r3, r3, #8
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	d009      	beq.n	800b442 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800b42e:	4b14      	ldr	r3, [pc, #80]	; (800b480 <HAL_RCC_ClockConfig+0x1b4>)
 800b430:	689b      	ldr	r3, [r3, #8]
 800b432:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	691b      	ldr	r3, [r3, #16]
 800b43a:	00db      	lsls	r3, r3, #3
 800b43c:	4910      	ldr	r1, [pc, #64]	; (800b480 <HAL_RCC_ClockConfig+0x1b4>)
 800b43e:	4313      	orrs	r3, r2
 800b440:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800b442:	f000 f825 	bl	800b490 <HAL_RCC_GetSysClockFreq>
 800b446:	4602      	mov	r2, r0
 800b448:	4b0d      	ldr	r3, [pc, #52]	; (800b480 <HAL_RCC_ClockConfig+0x1b4>)
 800b44a:	689b      	ldr	r3, [r3, #8]
 800b44c:	091b      	lsrs	r3, r3, #4
 800b44e:	f003 030f 	and.w	r3, r3, #15
 800b452:	490c      	ldr	r1, [pc, #48]	; (800b484 <HAL_RCC_ClockConfig+0x1b8>)
 800b454:	5ccb      	ldrb	r3, [r1, r3]
 800b456:	f003 031f 	and.w	r3, r3, #31
 800b45a:	fa22 f303 	lsr.w	r3, r2, r3
 800b45e:	4a0a      	ldr	r2, [pc, #40]	; (800b488 <HAL_RCC_ClockConfig+0x1bc>)
 800b460:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800b462:	4b0a      	ldr	r3, [pc, #40]	; (800b48c <HAL_RCC_ClockConfig+0x1c0>)
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	4618      	mov	r0, r3
 800b468:	f7fd fe48 	bl	80090fc <HAL_InitTick>
 800b46c:	4603      	mov	r3, r0
 800b46e:	72fb      	strb	r3, [r7, #11]

  return status;
 800b470:	7afb      	ldrb	r3, [r7, #11]
}
 800b472:	4618      	mov	r0, r3
 800b474:	3710      	adds	r7, #16
 800b476:	46bd      	mov	sp, r7
 800b478:	bd80      	pop	{r7, pc}
 800b47a:	bf00      	nop
 800b47c:	40022000 	.word	0x40022000
 800b480:	40021000 	.word	0x40021000
 800b484:	080101a4 	.word	0x080101a4
 800b488:	20000000 	.word	0x20000000
 800b48c:	20000004 	.word	0x20000004

0800b490 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b490:	b480      	push	{r7}
 800b492:	b089      	sub	sp, #36	; 0x24
 800b494:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800b496:	2300      	movs	r3, #0
 800b498:	61fb      	str	r3, [r7, #28]
 800b49a:	2300      	movs	r3, #0
 800b49c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b49e:	4b3e      	ldr	r3, [pc, #248]	; (800b598 <HAL_RCC_GetSysClockFreq+0x108>)
 800b4a0:	689b      	ldr	r3, [r3, #8]
 800b4a2:	f003 030c 	and.w	r3, r3, #12
 800b4a6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b4a8:	4b3b      	ldr	r3, [pc, #236]	; (800b598 <HAL_RCC_GetSysClockFreq+0x108>)
 800b4aa:	68db      	ldr	r3, [r3, #12]
 800b4ac:	f003 0303 	and.w	r3, r3, #3
 800b4b0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800b4b2:	693b      	ldr	r3, [r7, #16]
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d005      	beq.n	800b4c4 <HAL_RCC_GetSysClockFreq+0x34>
 800b4b8:	693b      	ldr	r3, [r7, #16]
 800b4ba:	2b0c      	cmp	r3, #12
 800b4bc:	d121      	bne.n	800b502 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800b4be:	68fb      	ldr	r3, [r7, #12]
 800b4c0:	2b01      	cmp	r3, #1
 800b4c2:	d11e      	bne.n	800b502 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800b4c4:	4b34      	ldr	r3, [pc, #208]	; (800b598 <HAL_RCC_GetSysClockFreq+0x108>)
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	f003 0308 	and.w	r3, r3, #8
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d107      	bne.n	800b4e0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800b4d0:	4b31      	ldr	r3, [pc, #196]	; (800b598 <HAL_RCC_GetSysClockFreq+0x108>)
 800b4d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b4d6:	0a1b      	lsrs	r3, r3, #8
 800b4d8:	f003 030f 	and.w	r3, r3, #15
 800b4dc:	61fb      	str	r3, [r7, #28]
 800b4de:	e005      	b.n	800b4ec <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800b4e0:	4b2d      	ldr	r3, [pc, #180]	; (800b598 <HAL_RCC_GetSysClockFreq+0x108>)
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	091b      	lsrs	r3, r3, #4
 800b4e6:	f003 030f 	and.w	r3, r3, #15
 800b4ea:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800b4ec:	4a2b      	ldr	r2, [pc, #172]	; (800b59c <HAL_RCC_GetSysClockFreq+0x10c>)
 800b4ee:	69fb      	ldr	r3, [r7, #28]
 800b4f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b4f4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800b4f6:	693b      	ldr	r3, [r7, #16]
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d10d      	bne.n	800b518 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800b4fc:	69fb      	ldr	r3, [r7, #28]
 800b4fe:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800b500:	e00a      	b.n	800b518 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800b502:	693b      	ldr	r3, [r7, #16]
 800b504:	2b04      	cmp	r3, #4
 800b506:	d102      	bne.n	800b50e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800b508:	4b25      	ldr	r3, [pc, #148]	; (800b5a0 <HAL_RCC_GetSysClockFreq+0x110>)
 800b50a:	61bb      	str	r3, [r7, #24]
 800b50c:	e004      	b.n	800b518 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800b50e:	693b      	ldr	r3, [r7, #16]
 800b510:	2b08      	cmp	r3, #8
 800b512:	d101      	bne.n	800b518 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800b514:	4b23      	ldr	r3, [pc, #140]	; (800b5a4 <HAL_RCC_GetSysClockFreq+0x114>)
 800b516:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800b518:	693b      	ldr	r3, [r7, #16]
 800b51a:	2b0c      	cmp	r3, #12
 800b51c:	d134      	bne.n	800b588 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b51e:	4b1e      	ldr	r3, [pc, #120]	; (800b598 <HAL_RCC_GetSysClockFreq+0x108>)
 800b520:	68db      	ldr	r3, [r3, #12]
 800b522:	f003 0303 	and.w	r3, r3, #3
 800b526:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800b528:	68bb      	ldr	r3, [r7, #8]
 800b52a:	2b02      	cmp	r3, #2
 800b52c:	d003      	beq.n	800b536 <HAL_RCC_GetSysClockFreq+0xa6>
 800b52e:	68bb      	ldr	r3, [r7, #8]
 800b530:	2b03      	cmp	r3, #3
 800b532:	d003      	beq.n	800b53c <HAL_RCC_GetSysClockFreq+0xac>
 800b534:	e005      	b.n	800b542 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800b536:	4b1a      	ldr	r3, [pc, #104]	; (800b5a0 <HAL_RCC_GetSysClockFreq+0x110>)
 800b538:	617b      	str	r3, [r7, #20]
      break;
 800b53a:	e005      	b.n	800b548 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800b53c:	4b19      	ldr	r3, [pc, #100]	; (800b5a4 <HAL_RCC_GetSysClockFreq+0x114>)
 800b53e:	617b      	str	r3, [r7, #20]
      break;
 800b540:	e002      	b.n	800b548 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800b542:	69fb      	ldr	r3, [r7, #28]
 800b544:	617b      	str	r3, [r7, #20]
      break;
 800b546:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b548:	4b13      	ldr	r3, [pc, #76]	; (800b598 <HAL_RCC_GetSysClockFreq+0x108>)
 800b54a:	68db      	ldr	r3, [r3, #12]
 800b54c:	091b      	lsrs	r3, r3, #4
 800b54e:	f003 0307 	and.w	r3, r3, #7
 800b552:	3301      	adds	r3, #1
 800b554:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800b556:	4b10      	ldr	r3, [pc, #64]	; (800b598 <HAL_RCC_GetSysClockFreq+0x108>)
 800b558:	68db      	ldr	r3, [r3, #12]
 800b55a:	0a1b      	lsrs	r3, r3, #8
 800b55c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b560:	697a      	ldr	r2, [r7, #20]
 800b562:	fb03 f202 	mul.w	r2, r3, r2
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	fbb2 f3f3 	udiv	r3, r2, r3
 800b56c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b56e:	4b0a      	ldr	r3, [pc, #40]	; (800b598 <HAL_RCC_GetSysClockFreq+0x108>)
 800b570:	68db      	ldr	r3, [r3, #12]
 800b572:	0e5b      	lsrs	r3, r3, #25
 800b574:	f003 0303 	and.w	r3, r3, #3
 800b578:	3301      	adds	r3, #1
 800b57a:	005b      	lsls	r3, r3, #1
 800b57c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800b57e:	697a      	ldr	r2, [r7, #20]
 800b580:	683b      	ldr	r3, [r7, #0]
 800b582:	fbb2 f3f3 	udiv	r3, r2, r3
 800b586:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800b588:	69bb      	ldr	r3, [r7, #24]
}
 800b58a:	4618      	mov	r0, r3
 800b58c:	3724      	adds	r7, #36	; 0x24
 800b58e:	46bd      	mov	sp, r7
 800b590:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b594:	4770      	bx	lr
 800b596:	bf00      	nop
 800b598:	40021000 	.word	0x40021000
 800b59c:	080101bc 	.word	0x080101bc
 800b5a0:	00f42400 	.word	0x00f42400
 800b5a4:	007a1200 	.word	0x007a1200

0800b5a8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b5a8:	b480      	push	{r7}
 800b5aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b5ac:	4b03      	ldr	r3, [pc, #12]	; (800b5bc <HAL_RCC_GetHCLKFreq+0x14>)
 800b5ae:	681b      	ldr	r3, [r3, #0]
}
 800b5b0:	4618      	mov	r0, r3
 800b5b2:	46bd      	mov	sp, r7
 800b5b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5b8:	4770      	bx	lr
 800b5ba:	bf00      	nop
 800b5bc:	20000000 	.word	0x20000000

0800b5c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b5c0:	b580      	push	{r7, lr}
 800b5c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800b5c4:	f7ff fff0 	bl	800b5a8 <HAL_RCC_GetHCLKFreq>
 800b5c8:	4602      	mov	r2, r0
 800b5ca:	4b06      	ldr	r3, [pc, #24]	; (800b5e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b5cc:	689b      	ldr	r3, [r3, #8]
 800b5ce:	0a1b      	lsrs	r3, r3, #8
 800b5d0:	f003 0307 	and.w	r3, r3, #7
 800b5d4:	4904      	ldr	r1, [pc, #16]	; (800b5e8 <HAL_RCC_GetPCLK1Freq+0x28>)
 800b5d6:	5ccb      	ldrb	r3, [r1, r3]
 800b5d8:	f003 031f 	and.w	r3, r3, #31
 800b5dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b5e0:	4618      	mov	r0, r3
 800b5e2:	bd80      	pop	{r7, pc}
 800b5e4:	40021000 	.word	0x40021000
 800b5e8:	080101b4 	.word	0x080101b4

0800b5ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b5ec:	b580      	push	{r7, lr}
 800b5ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800b5f0:	f7ff ffda 	bl	800b5a8 <HAL_RCC_GetHCLKFreq>
 800b5f4:	4602      	mov	r2, r0
 800b5f6:	4b06      	ldr	r3, [pc, #24]	; (800b610 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b5f8:	689b      	ldr	r3, [r3, #8]
 800b5fa:	0adb      	lsrs	r3, r3, #11
 800b5fc:	f003 0307 	and.w	r3, r3, #7
 800b600:	4904      	ldr	r1, [pc, #16]	; (800b614 <HAL_RCC_GetPCLK2Freq+0x28>)
 800b602:	5ccb      	ldrb	r3, [r1, r3]
 800b604:	f003 031f 	and.w	r3, r3, #31
 800b608:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b60c:	4618      	mov	r0, r3
 800b60e:	bd80      	pop	{r7, pc}
 800b610:	40021000 	.word	0x40021000
 800b614:	080101b4 	.word	0x080101b4

0800b618 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800b618:	b580      	push	{r7, lr}
 800b61a:	b086      	sub	sp, #24
 800b61c:	af00      	add	r7, sp, #0
 800b61e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800b620:	2300      	movs	r3, #0
 800b622:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800b624:	4b2a      	ldr	r3, [pc, #168]	; (800b6d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b626:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b628:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	d003      	beq.n	800b638 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800b630:	f7fe fd20 	bl	800a074 <HAL_PWREx_GetVoltageRange>
 800b634:	6178      	str	r0, [r7, #20]
 800b636:	e014      	b.n	800b662 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800b638:	4b25      	ldr	r3, [pc, #148]	; (800b6d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b63a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b63c:	4a24      	ldr	r2, [pc, #144]	; (800b6d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b63e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b642:	6593      	str	r3, [r2, #88]	; 0x58
 800b644:	4b22      	ldr	r3, [pc, #136]	; (800b6d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b646:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b648:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b64c:	60fb      	str	r3, [r7, #12]
 800b64e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800b650:	f7fe fd10 	bl	800a074 <HAL_PWREx_GetVoltageRange>
 800b654:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800b656:	4b1e      	ldr	r3, [pc, #120]	; (800b6d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b658:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b65a:	4a1d      	ldr	r2, [pc, #116]	; (800b6d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b65c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b660:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800b662:	697b      	ldr	r3, [r7, #20]
 800b664:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b668:	d10b      	bne.n	800b682 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	2b80      	cmp	r3, #128	; 0x80
 800b66e:	d919      	bls.n	800b6a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	2ba0      	cmp	r3, #160	; 0xa0
 800b674:	d902      	bls.n	800b67c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800b676:	2302      	movs	r3, #2
 800b678:	613b      	str	r3, [r7, #16]
 800b67a:	e013      	b.n	800b6a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800b67c:	2301      	movs	r3, #1
 800b67e:	613b      	str	r3, [r7, #16]
 800b680:	e010      	b.n	800b6a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	2b80      	cmp	r3, #128	; 0x80
 800b686:	d902      	bls.n	800b68e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800b688:	2303      	movs	r3, #3
 800b68a:	613b      	str	r3, [r7, #16]
 800b68c:	e00a      	b.n	800b6a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	2b80      	cmp	r3, #128	; 0x80
 800b692:	d102      	bne.n	800b69a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800b694:	2302      	movs	r3, #2
 800b696:	613b      	str	r3, [r7, #16]
 800b698:	e004      	b.n	800b6a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	2b70      	cmp	r3, #112	; 0x70
 800b69e:	d101      	bne.n	800b6a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800b6a0:	2301      	movs	r3, #1
 800b6a2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800b6a4:	4b0b      	ldr	r3, [pc, #44]	; (800b6d4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	f023 0207 	bic.w	r2, r3, #7
 800b6ac:	4909      	ldr	r1, [pc, #36]	; (800b6d4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800b6ae:	693b      	ldr	r3, [r7, #16]
 800b6b0:	4313      	orrs	r3, r2
 800b6b2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800b6b4:	4b07      	ldr	r3, [pc, #28]	; (800b6d4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800b6b6:	681b      	ldr	r3, [r3, #0]
 800b6b8:	f003 0307 	and.w	r3, r3, #7
 800b6bc:	693a      	ldr	r2, [r7, #16]
 800b6be:	429a      	cmp	r2, r3
 800b6c0:	d001      	beq.n	800b6c6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800b6c2:	2301      	movs	r3, #1
 800b6c4:	e000      	b.n	800b6c8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800b6c6:	2300      	movs	r3, #0
}
 800b6c8:	4618      	mov	r0, r3
 800b6ca:	3718      	adds	r7, #24
 800b6cc:	46bd      	mov	sp, r7
 800b6ce:	bd80      	pop	{r7, pc}
 800b6d0:	40021000 	.word	0x40021000
 800b6d4:	40022000 	.word	0x40022000

0800b6d8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b6d8:	b580      	push	{r7, lr}
 800b6da:	b086      	sub	sp, #24
 800b6dc:	af00      	add	r7, sp, #0
 800b6de:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b6e0:	2300      	movs	r3, #0
 800b6e2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b6e4:	2300      	movs	r3, #0
 800b6e6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	681b      	ldr	r3, [r3, #0]
 800b6ec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	d041      	beq.n	800b778 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b6f8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800b6fc:	d02a      	beq.n	800b754 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800b6fe:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800b702:	d824      	bhi.n	800b74e <HAL_RCCEx_PeriphCLKConfig+0x76>
 800b704:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800b708:	d008      	beq.n	800b71c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800b70a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800b70e:	d81e      	bhi.n	800b74e <HAL_RCCEx_PeriphCLKConfig+0x76>
 800b710:	2b00      	cmp	r3, #0
 800b712:	d00a      	beq.n	800b72a <HAL_RCCEx_PeriphCLKConfig+0x52>
 800b714:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b718:	d010      	beq.n	800b73c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800b71a:	e018      	b.n	800b74e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800b71c:	4b86      	ldr	r3, [pc, #536]	; (800b938 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b71e:	68db      	ldr	r3, [r3, #12]
 800b720:	4a85      	ldr	r2, [pc, #532]	; (800b938 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b722:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b726:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800b728:	e015      	b.n	800b756 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	3304      	adds	r3, #4
 800b72e:	2100      	movs	r1, #0
 800b730:	4618      	mov	r0, r3
 800b732:	f001 f829 	bl	800c788 <RCCEx_PLLSAI1_Config>
 800b736:	4603      	mov	r3, r0
 800b738:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800b73a:	e00c      	b.n	800b756 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	3320      	adds	r3, #32
 800b740:	2100      	movs	r1, #0
 800b742:	4618      	mov	r0, r3
 800b744:	f001 f914 	bl	800c970 <RCCEx_PLLSAI2_Config>
 800b748:	4603      	mov	r3, r0
 800b74a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800b74c:	e003      	b.n	800b756 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b74e:	2301      	movs	r3, #1
 800b750:	74fb      	strb	r3, [r7, #19]
      break;
 800b752:	e000      	b.n	800b756 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800b754:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b756:	7cfb      	ldrb	r3, [r7, #19]
 800b758:	2b00      	cmp	r3, #0
 800b75a:	d10b      	bne.n	800b774 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b75c:	4b76      	ldr	r3, [pc, #472]	; (800b938 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b75e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b762:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b76a:	4973      	ldr	r1, [pc, #460]	; (800b938 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b76c:	4313      	orrs	r3, r2
 800b76e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800b772:	e001      	b.n	800b778 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b774:	7cfb      	ldrb	r3, [r7, #19]
 800b776:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	681b      	ldr	r3, [r3, #0]
 800b77c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800b780:	2b00      	cmp	r3, #0
 800b782:	d041      	beq.n	800b808 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b788:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800b78c:	d02a      	beq.n	800b7e4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800b78e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800b792:	d824      	bhi.n	800b7de <HAL_RCCEx_PeriphCLKConfig+0x106>
 800b794:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b798:	d008      	beq.n	800b7ac <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800b79a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b79e:	d81e      	bhi.n	800b7de <HAL_RCCEx_PeriphCLKConfig+0x106>
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d00a      	beq.n	800b7ba <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800b7a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800b7a8:	d010      	beq.n	800b7cc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800b7aa:	e018      	b.n	800b7de <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800b7ac:	4b62      	ldr	r3, [pc, #392]	; (800b938 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b7ae:	68db      	ldr	r3, [r3, #12]
 800b7b0:	4a61      	ldr	r2, [pc, #388]	; (800b938 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b7b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b7b6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800b7b8:	e015      	b.n	800b7e6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	3304      	adds	r3, #4
 800b7be:	2100      	movs	r1, #0
 800b7c0:	4618      	mov	r0, r3
 800b7c2:	f000 ffe1 	bl	800c788 <RCCEx_PLLSAI1_Config>
 800b7c6:	4603      	mov	r3, r0
 800b7c8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800b7ca:	e00c      	b.n	800b7e6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	3320      	adds	r3, #32
 800b7d0:	2100      	movs	r1, #0
 800b7d2:	4618      	mov	r0, r3
 800b7d4:	f001 f8cc 	bl	800c970 <RCCEx_PLLSAI2_Config>
 800b7d8:	4603      	mov	r3, r0
 800b7da:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800b7dc:	e003      	b.n	800b7e6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b7de:	2301      	movs	r3, #1
 800b7e0:	74fb      	strb	r3, [r7, #19]
      break;
 800b7e2:	e000      	b.n	800b7e6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800b7e4:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b7e6:	7cfb      	ldrb	r3, [r7, #19]
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	d10b      	bne.n	800b804 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800b7ec:	4b52      	ldr	r3, [pc, #328]	; (800b938 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b7ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b7f2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b7fa:	494f      	ldr	r1, [pc, #316]	; (800b938 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b7fc:	4313      	orrs	r3, r2
 800b7fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800b802:	e001      	b.n	800b808 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b804:	7cfb      	ldrb	r3, [r7, #19]
 800b806:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	681b      	ldr	r3, [r3, #0]
 800b80c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b810:	2b00      	cmp	r3, #0
 800b812:	f000 80a0 	beq.w	800b956 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b816:	2300      	movs	r3, #0
 800b818:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800b81a:	4b47      	ldr	r3, [pc, #284]	; (800b938 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b81c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b81e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b822:	2b00      	cmp	r3, #0
 800b824:	d101      	bne.n	800b82a <HAL_RCCEx_PeriphCLKConfig+0x152>
 800b826:	2301      	movs	r3, #1
 800b828:	e000      	b.n	800b82c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800b82a:	2300      	movs	r3, #0
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	d00d      	beq.n	800b84c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b830:	4b41      	ldr	r3, [pc, #260]	; (800b938 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b832:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b834:	4a40      	ldr	r2, [pc, #256]	; (800b938 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b836:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b83a:	6593      	str	r3, [r2, #88]	; 0x58
 800b83c:	4b3e      	ldr	r3, [pc, #248]	; (800b938 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b83e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b840:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b844:	60bb      	str	r3, [r7, #8]
 800b846:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b848:	2301      	movs	r3, #1
 800b84a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b84c:	4b3b      	ldr	r3, [pc, #236]	; (800b93c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	4a3a      	ldr	r2, [pc, #232]	; (800b93c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800b852:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b856:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b858:	f7fd fca0 	bl	800919c <HAL_GetTick>
 800b85c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800b85e:	e009      	b.n	800b874 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b860:	f7fd fc9c 	bl	800919c <HAL_GetTick>
 800b864:	4602      	mov	r2, r0
 800b866:	68fb      	ldr	r3, [r7, #12]
 800b868:	1ad3      	subs	r3, r2, r3
 800b86a:	2b02      	cmp	r3, #2
 800b86c:	d902      	bls.n	800b874 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800b86e:	2303      	movs	r3, #3
 800b870:	74fb      	strb	r3, [r7, #19]
        break;
 800b872:	e005      	b.n	800b880 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800b874:	4b31      	ldr	r3, [pc, #196]	; (800b93c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800b876:	681b      	ldr	r3, [r3, #0]
 800b878:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	d0ef      	beq.n	800b860 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800b880:	7cfb      	ldrb	r3, [r7, #19]
 800b882:	2b00      	cmp	r3, #0
 800b884:	d15c      	bne.n	800b940 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800b886:	4b2c      	ldr	r3, [pc, #176]	; (800b938 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b888:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b88c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b890:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800b892:	697b      	ldr	r3, [r7, #20]
 800b894:	2b00      	cmp	r3, #0
 800b896:	d01f      	beq.n	800b8d8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b89e:	697a      	ldr	r2, [r7, #20]
 800b8a0:	429a      	cmp	r2, r3
 800b8a2:	d019      	beq.n	800b8d8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800b8a4:	4b24      	ldr	r3, [pc, #144]	; (800b938 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b8a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b8aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b8ae:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b8b0:	4b21      	ldr	r3, [pc, #132]	; (800b938 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b8b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b8b6:	4a20      	ldr	r2, [pc, #128]	; (800b938 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b8b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b8bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b8c0:	4b1d      	ldr	r3, [pc, #116]	; (800b938 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b8c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b8c6:	4a1c      	ldr	r2, [pc, #112]	; (800b938 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b8c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b8cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800b8d0:	4a19      	ldr	r2, [pc, #100]	; (800b938 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b8d2:	697b      	ldr	r3, [r7, #20]
 800b8d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800b8d8:	697b      	ldr	r3, [r7, #20]
 800b8da:	f003 0301 	and.w	r3, r3, #1
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d016      	beq.n	800b910 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b8e2:	f7fd fc5b 	bl	800919c <HAL_GetTick>
 800b8e6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b8e8:	e00b      	b.n	800b902 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b8ea:	f7fd fc57 	bl	800919c <HAL_GetTick>
 800b8ee:	4602      	mov	r2, r0
 800b8f0:	68fb      	ldr	r3, [r7, #12]
 800b8f2:	1ad3      	subs	r3, r2, r3
 800b8f4:	f241 3288 	movw	r2, #5000	; 0x1388
 800b8f8:	4293      	cmp	r3, r2
 800b8fa:	d902      	bls.n	800b902 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800b8fc:	2303      	movs	r3, #3
 800b8fe:	74fb      	strb	r3, [r7, #19]
            break;
 800b900:	e006      	b.n	800b910 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b902:	4b0d      	ldr	r3, [pc, #52]	; (800b938 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b904:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b908:	f003 0302 	and.w	r3, r3, #2
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	d0ec      	beq.n	800b8ea <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800b910:	7cfb      	ldrb	r3, [r7, #19]
 800b912:	2b00      	cmp	r3, #0
 800b914:	d10c      	bne.n	800b930 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b916:	4b08      	ldr	r3, [pc, #32]	; (800b938 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b918:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b91c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b926:	4904      	ldr	r1, [pc, #16]	; (800b938 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b928:	4313      	orrs	r3, r2
 800b92a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800b92e:	e009      	b.n	800b944 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b930:	7cfb      	ldrb	r3, [r7, #19]
 800b932:	74bb      	strb	r3, [r7, #18]
 800b934:	e006      	b.n	800b944 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800b936:	bf00      	nop
 800b938:	40021000 	.word	0x40021000
 800b93c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b940:	7cfb      	ldrb	r3, [r7, #19]
 800b942:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b944:	7c7b      	ldrb	r3, [r7, #17]
 800b946:	2b01      	cmp	r3, #1
 800b948:	d105      	bne.n	800b956 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b94a:	4b9e      	ldr	r3, [pc, #632]	; (800bbc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b94c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b94e:	4a9d      	ldr	r2, [pc, #628]	; (800bbc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b950:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b954:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	f003 0301 	and.w	r3, r3, #1
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d00a      	beq.n	800b978 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b962:	4b98      	ldr	r3, [pc, #608]	; (800bbc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b964:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b968:	f023 0203 	bic.w	r2, r3, #3
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b970:	4994      	ldr	r1, [pc, #592]	; (800bbc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b972:	4313      	orrs	r3, r2
 800b974:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	f003 0302 	and.w	r3, r3, #2
 800b980:	2b00      	cmp	r3, #0
 800b982:	d00a      	beq.n	800b99a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800b984:	4b8f      	ldr	r3, [pc, #572]	; (800bbc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b986:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b98a:	f023 020c 	bic.w	r2, r3, #12
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b992:	498c      	ldr	r1, [pc, #560]	; (800bbc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b994:	4313      	orrs	r3, r2
 800b996:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	f003 0304 	and.w	r3, r3, #4
 800b9a2:	2b00      	cmp	r3, #0
 800b9a4:	d00a      	beq.n	800b9bc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800b9a6:	4b87      	ldr	r3, [pc, #540]	; (800bbc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b9a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b9ac:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9b4:	4983      	ldr	r1, [pc, #524]	; (800bbc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b9b6:	4313      	orrs	r3, r2
 800b9b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	681b      	ldr	r3, [r3, #0]
 800b9c0:	f003 0308 	and.w	r3, r3, #8
 800b9c4:	2b00      	cmp	r3, #0
 800b9c6:	d00a      	beq.n	800b9de <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800b9c8:	4b7e      	ldr	r3, [pc, #504]	; (800bbc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b9ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b9ce:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b9d6:	497b      	ldr	r1, [pc, #492]	; (800bbc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b9d8:	4313      	orrs	r3, r2
 800b9da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	f003 0310 	and.w	r3, r3, #16
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	d00a      	beq.n	800ba00 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800b9ea:	4b76      	ldr	r3, [pc, #472]	; (800bbc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b9ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b9f0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b9f8:	4972      	ldr	r1, [pc, #456]	; (800bbc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800b9fa:	4313      	orrs	r3, r2
 800b9fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	f003 0320 	and.w	r3, r3, #32
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d00a      	beq.n	800ba22 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800ba0c:	4b6d      	ldr	r3, [pc, #436]	; (800bbc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ba0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ba12:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ba1a:	496a      	ldr	r1, [pc, #424]	; (800bbc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ba1c:	4313      	orrs	r3, r2
 800ba1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d00a      	beq.n	800ba44 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800ba2e:	4b65      	ldr	r3, [pc, #404]	; (800bbc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ba30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ba34:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ba3c:	4961      	ldr	r1, [pc, #388]	; (800bbc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ba3e:	4313      	orrs	r3, r2
 800ba40:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d00a      	beq.n	800ba66 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800ba50:	4b5c      	ldr	r3, [pc, #368]	; (800bbc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ba52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ba56:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ba5e:	4959      	ldr	r1, [pc, #356]	; (800bbc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ba60:	4313      	orrs	r3, r2
 800ba62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	681b      	ldr	r3, [r3, #0]
 800ba6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	d00a      	beq.n	800ba88 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800ba72:	4b54      	ldr	r3, [pc, #336]	; (800bbc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ba74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ba78:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ba80:	4950      	ldr	r1, [pc, #320]	; (800bbc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ba82:	4313      	orrs	r3, r2
 800ba84:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	d00a      	beq.n	800baaa <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800ba94:	4b4b      	ldr	r3, [pc, #300]	; (800bbc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ba96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ba9a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800baa2:	4948      	ldr	r1, [pc, #288]	; (800bbc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800baa4:	4313      	orrs	r3, r2
 800baa6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	681b      	ldr	r3, [r3, #0]
 800baae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d00a      	beq.n	800bacc <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800bab6:	4b43      	ldr	r3, [pc, #268]	; (800bbc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800bab8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800babc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bac4:	493f      	ldr	r1, [pc, #252]	; (800bbc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800bac6:	4313      	orrs	r3, r2
 800bac8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	d028      	beq.n	800bb2a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800bad8:	4b3a      	ldr	r3, [pc, #232]	; (800bbc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800bada:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bade:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bae6:	4937      	ldr	r1, [pc, #220]	; (800bbc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800bae8:	4313      	orrs	r3, r2
 800baea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800baf2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800baf6:	d106      	bne.n	800bb06 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800baf8:	4b32      	ldr	r3, [pc, #200]	; (800bbc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800bafa:	68db      	ldr	r3, [r3, #12]
 800bafc:	4a31      	ldr	r2, [pc, #196]	; (800bbc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800bafe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bb02:	60d3      	str	r3, [r2, #12]
 800bb04:	e011      	b.n	800bb2a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bb0a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800bb0e:	d10c      	bne.n	800bb2a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	3304      	adds	r3, #4
 800bb14:	2101      	movs	r1, #1
 800bb16:	4618      	mov	r0, r3
 800bb18:	f000 fe36 	bl	800c788 <RCCEx_PLLSAI1_Config>
 800bb1c:	4603      	mov	r3, r0
 800bb1e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800bb20:	7cfb      	ldrb	r3, [r7, #19]
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	d001      	beq.n	800bb2a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800bb26:	7cfb      	ldrb	r3, [r7, #19]
 800bb28:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	681b      	ldr	r3, [r3, #0]
 800bb2e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	d028      	beq.n	800bb88 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800bb36:	4b23      	ldr	r3, [pc, #140]	; (800bbc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800bb38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bb3c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bb44:	491f      	ldr	r1, [pc, #124]	; (800bbc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800bb46:	4313      	orrs	r3, r2
 800bb48:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bb50:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bb54:	d106      	bne.n	800bb64 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bb56:	4b1b      	ldr	r3, [pc, #108]	; (800bbc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800bb58:	68db      	ldr	r3, [r3, #12]
 800bb5a:	4a1a      	ldr	r2, [pc, #104]	; (800bbc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800bb5c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bb60:	60d3      	str	r3, [r2, #12]
 800bb62:	e011      	b.n	800bb88 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bb68:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800bb6c:	d10c      	bne.n	800bb88 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	3304      	adds	r3, #4
 800bb72:	2101      	movs	r1, #1
 800bb74:	4618      	mov	r0, r3
 800bb76:	f000 fe07 	bl	800c788 <RCCEx_PLLSAI1_Config>
 800bb7a:	4603      	mov	r3, r0
 800bb7c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800bb7e:	7cfb      	ldrb	r3, [r7, #19]
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d001      	beq.n	800bb88 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800bb84:	7cfb      	ldrb	r3, [r7, #19]
 800bb86:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	681b      	ldr	r3, [r3, #0]
 800bb8c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	d02b      	beq.n	800bbec <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800bb94:	4b0b      	ldr	r3, [pc, #44]	; (800bbc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800bb96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bb9a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800bba2:	4908      	ldr	r1, [pc, #32]	; (800bbc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800bba4:	4313      	orrs	r3, r2
 800bba6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800bbae:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bbb2:	d109      	bne.n	800bbc8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bbb4:	4b03      	ldr	r3, [pc, #12]	; (800bbc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800bbb6:	68db      	ldr	r3, [r3, #12]
 800bbb8:	4a02      	ldr	r2, [pc, #8]	; (800bbc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800bbba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bbbe:	60d3      	str	r3, [r2, #12]
 800bbc0:	e014      	b.n	800bbec <HAL_RCCEx_PeriphCLKConfig+0x514>
 800bbc2:	bf00      	nop
 800bbc4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800bbcc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800bbd0:	d10c      	bne.n	800bbec <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	3304      	adds	r3, #4
 800bbd6:	2101      	movs	r1, #1
 800bbd8:	4618      	mov	r0, r3
 800bbda:	f000 fdd5 	bl	800c788 <RCCEx_PLLSAI1_Config>
 800bbde:	4603      	mov	r3, r0
 800bbe0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800bbe2:	7cfb      	ldrb	r3, [r7, #19]
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d001      	beq.n	800bbec <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800bbe8:	7cfb      	ldrb	r3, [r7, #19]
 800bbea:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	681b      	ldr	r3, [r3, #0]
 800bbf0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bbf4:	2b00      	cmp	r3, #0
 800bbf6:	d02f      	beq.n	800bc58 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800bbf8:	4b2b      	ldr	r3, [pc, #172]	; (800bca8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800bbfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bbfe:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bc06:	4928      	ldr	r1, [pc, #160]	; (800bca8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800bc08:	4313      	orrs	r3, r2
 800bc0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bc12:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bc16:	d10d      	bne.n	800bc34 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	3304      	adds	r3, #4
 800bc1c:	2102      	movs	r1, #2
 800bc1e:	4618      	mov	r0, r3
 800bc20:	f000 fdb2 	bl	800c788 <RCCEx_PLLSAI1_Config>
 800bc24:	4603      	mov	r3, r0
 800bc26:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800bc28:	7cfb      	ldrb	r3, [r7, #19]
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	d014      	beq.n	800bc58 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800bc2e:	7cfb      	ldrb	r3, [r7, #19]
 800bc30:	74bb      	strb	r3, [r7, #18]
 800bc32:	e011      	b.n	800bc58 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bc38:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bc3c:	d10c      	bne.n	800bc58 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	3320      	adds	r3, #32
 800bc42:	2102      	movs	r1, #2
 800bc44:	4618      	mov	r0, r3
 800bc46:	f000 fe93 	bl	800c970 <RCCEx_PLLSAI2_Config>
 800bc4a:	4603      	mov	r3, r0
 800bc4c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800bc4e:	7cfb      	ldrb	r3, [r7, #19]
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	d001      	beq.n	800bc58 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800bc54:	7cfb      	ldrb	r3, [r7, #19]
 800bc56:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	681b      	ldr	r3, [r3, #0]
 800bc5c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	d00a      	beq.n	800bc7a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800bc64:	4b10      	ldr	r3, [pc, #64]	; (800bca8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800bc66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bc6a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bc72:	490d      	ldr	r1, [pc, #52]	; (800bca8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800bc74:	4313      	orrs	r3, r2
 800bc76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d00b      	beq.n	800bc9e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800bc86:	4b08      	ldr	r3, [pc, #32]	; (800bca8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800bc88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bc8c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bc96:	4904      	ldr	r1, [pc, #16]	; (800bca8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800bc98:	4313      	orrs	r3, r2
 800bc9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800bc9e:	7cbb      	ldrb	r3, [r7, #18]
}
 800bca0:	4618      	mov	r0, r3
 800bca2:	3718      	adds	r7, #24
 800bca4:	46bd      	mov	sp, r7
 800bca6:	bd80      	pop	{r7, pc}
 800bca8:	40021000 	.word	0x40021000

0800bcac <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800bcac:	b580      	push	{r7, lr}
 800bcae:	b088      	sub	sp, #32
 800bcb0:	af00      	add	r7, sp, #0
 800bcb2:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 800bcb4:	2300      	movs	r3, #0
 800bcb6:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bcbe:	d13e      	bne.n	800bd3e <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800bcc0:	4bb2      	ldr	r3, [pc, #712]	; (800bf8c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800bcc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bcc6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bcca:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 800bccc:	693b      	ldr	r3, [r7, #16]
 800bcce:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bcd2:	d028      	beq.n	800bd26 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 800bcd4:	693b      	ldr	r3, [r7, #16]
 800bcd6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bcda:	f200 8542 	bhi.w	800c762 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
 800bcde:	693b      	ldr	r3, [r7, #16]
 800bce0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bce4:	d005      	beq.n	800bcf2 <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 800bce6:	693b      	ldr	r3, [r7, #16]
 800bce8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bcec:	d00e      	beq.n	800bd0c <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 800bcee:	f000 bd38 	b.w	800c762 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800bcf2:	4ba6      	ldr	r3, [pc, #664]	; (800bf8c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800bcf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bcf8:	f003 0302 	and.w	r3, r3, #2
 800bcfc:	2b02      	cmp	r3, #2
 800bcfe:	f040 8532 	bne.w	800c766 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        frequency = LSE_VALUE;
 800bd02:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800bd06:	61fb      	str	r3, [r7, #28]
      break;
 800bd08:	f000 bd2d 	b.w	800c766 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800bd0c:	4b9f      	ldr	r3, [pc, #636]	; (800bf8c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800bd0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800bd12:	f003 0302 	and.w	r3, r3, #2
 800bd16:	2b02      	cmp	r3, #2
 800bd18:	f040 8527 	bne.w	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
          frequency = LSI_VALUE;
 800bd1c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800bd20:	61fb      	str	r3, [r7, #28]
      break;
 800bd22:	f000 bd22 	b.w	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800bd26:	4b99      	ldr	r3, [pc, #612]	; (800bf8c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bd2e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bd32:	f040 851c 	bne.w	800c76e <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
        frequency = HSE_VALUE / 32U;
 800bd36:	4b96      	ldr	r3, [pc, #600]	; (800bf90 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 800bd38:	61fb      	str	r3, [r7, #28]
      break;
 800bd3a:	f000 bd18 	b.w	800c76e <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800bd3e:	4b93      	ldr	r3, [pc, #588]	; (800bf8c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800bd40:	68db      	ldr	r3, [r3, #12]
 800bd42:	f003 0303 	and.w	r3, r3, #3
 800bd46:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 800bd48:	697b      	ldr	r3, [r7, #20]
 800bd4a:	2b03      	cmp	r3, #3
 800bd4c:	d036      	beq.n	800bdbc <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800bd4e:	697b      	ldr	r3, [r7, #20]
 800bd50:	2b03      	cmp	r3, #3
 800bd52:	d840      	bhi.n	800bdd6 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 800bd54:	697b      	ldr	r3, [r7, #20]
 800bd56:	2b01      	cmp	r3, #1
 800bd58:	d003      	beq.n	800bd62 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 800bd5a:	697b      	ldr	r3, [r7, #20]
 800bd5c:	2b02      	cmp	r3, #2
 800bd5e:	d020      	beq.n	800bda2 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 800bd60:	e039      	b.n	800bdd6 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800bd62:	4b8a      	ldr	r3, [pc, #552]	; (800bf8c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800bd64:	681b      	ldr	r3, [r3, #0]
 800bd66:	f003 0302 	and.w	r3, r3, #2
 800bd6a:	2b02      	cmp	r3, #2
 800bd6c:	d116      	bne.n	800bd9c <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800bd6e:	4b87      	ldr	r3, [pc, #540]	; (800bf8c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	f003 0308 	and.w	r3, r3, #8
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	d005      	beq.n	800bd86 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 800bd7a:	4b84      	ldr	r3, [pc, #528]	; (800bf8c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800bd7c:	681b      	ldr	r3, [r3, #0]
 800bd7e:	091b      	lsrs	r3, r3, #4
 800bd80:	f003 030f 	and.w	r3, r3, #15
 800bd84:	e005      	b.n	800bd92 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 800bd86:	4b81      	ldr	r3, [pc, #516]	; (800bf8c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800bd88:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800bd8c:	0a1b      	lsrs	r3, r3, #8
 800bd8e:	f003 030f 	and.w	r3, r3, #15
 800bd92:	4a80      	ldr	r2, [pc, #512]	; (800bf94 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 800bd94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bd98:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800bd9a:	e01f      	b.n	800bddc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800bd9c:	2300      	movs	r3, #0
 800bd9e:	61bb      	str	r3, [r7, #24]
      break;
 800bda0:	e01c      	b.n	800bddc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800bda2:	4b7a      	ldr	r3, [pc, #488]	; (800bf8c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bdaa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bdae:	d102      	bne.n	800bdb6 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 800bdb0:	4b79      	ldr	r3, [pc, #484]	; (800bf98 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 800bdb2:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800bdb4:	e012      	b.n	800bddc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800bdb6:	2300      	movs	r3, #0
 800bdb8:	61bb      	str	r3, [r7, #24]
      break;
 800bdba:	e00f      	b.n	800bddc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800bdbc:	4b73      	ldr	r3, [pc, #460]	; (800bf8c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800bdbe:	681b      	ldr	r3, [r3, #0]
 800bdc0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bdc4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bdc8:	d102      	bne.n	800bdd0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 800bdca:	4b74      	ldr	r3, [pc, #464]	; (800bf9c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800bdcc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800bdce:	e005      	b.n	800bddc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800bdd0:	2300      	movs	r3, #0
 800bdd2:	61bb      	str	r3, [r7, #24]
      break;
 800bdd4:	e002      	b.n	800bddc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 800bdd6:	2300      	movs	r3, #0
 800bdd8:	61bb      	str	r3, [r7, #24]
      break;
 800bdda:	bf00      	nop
    }

    switch(PeriphClk)
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800bde2:	f000 80dd 	beq.w	800bfa0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800bdec:	f200 84c1 	bhi.w	800c772 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800bdf6:	f000 80d3 	beq.w	800bfa0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800be00:	f200 84b7 	bhi.w	800c772 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800be0a:	f000 835f 	beq.w	800c4cc <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800be14:	f200 84ad 	bhi.w	800c772 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800be1e:	f000 847e 	beq.w	800c71e <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800be28:	f200 84a3 	bhi.w	800c772 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800be32:	f000 82cd 	beq.w	800c3d0 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800be3c:	f200 8499 	bhi.w	800c772 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800be46:	f000 80ab 	beq.w	800bfa0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800be50:	f200 848f 	bhi.w	800c772 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800be5a:	f000 8090 	beq.w	800bf7e <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800be64:	f200 8485 	bhi.w	800c772 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800be6e:	d07f      	beq.n	800bf70 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800be76:	f200 847c 	bhi.w	800c772 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800be80:	f000 8403 	beq.w	800c68a <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800be8a:	f200 8472 	bhi.w	800c772 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800be94:	f000 83af 	beq.w	800c5f6 <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800be9e:	f200 8468 	bhi.w	800c772 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bea8:	f000 8379 	beq.w	800c59e <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800beb2:	f200 845e 	bhi.w	800c772 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	2b80      	cmp	r3, #128	; 0x80
 800beba:	f000 8344 	beq.w	800c546 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	2b80      	cmp	r3, #128	; 0x80
 800bec2:	f200 8456 	bhi.w	800c772 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	2b20      	cmp	r3, #32
 800beca:	d84b      	bhi.n	800bf64 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	2b00      	cmp	r3, #0
 800bed0:	f000 844f 	beq.w	800c772 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	3b01      	subs	r3, #1
 800bed8:	2b1f      	cmp	r3, #31
 800beda:	f200 844a 	bhi.w	800c772 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800bede:	a201      	add	r2, pc, #4	; (adr r2, 800bee4 <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 800bee0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bee4:	0800c0cd 	.word	0x0800c0cd
 800bee8:	0800c13b 	.word	0x0800c13b
 800beec:	0800c773 	.word	0x0800c773
 800bef0:	0800c1cf 	.word	0x0800c1cf
 800bef4:	0800c773 	.word	0x0800c773
 800bef8:	0800c773 	.word	0x0800c773
 800befc:	0800c773 	.word	0x0800c773
 800bf00:	0800c255 	.word	0x0800c255
 800bf04:	0800c773 	.word	0x0800c773
 800bf08:	0800c773 	.word	0x0800c773
 800bf0c:	0800c773 	.word	0x0800c773
 800bf10:	0800c773 	.word	0x0800c773
 800bf14:	0800c773 	.word	0x0800c773
 800bf18:	0800c773 	.word	0x0800c773
 800bf1c:	0800c773 	.word	0x0800c773
 800bf20:	0800c2cd 	.word	0x0800c2cd
 800bf24:	0800c773 	.word	0x0800c773
 800bf28:	0800c773 	.word	0x0800c773
 800bf2c:	0800c773 	.word	0x0800c773
 800bf30:	0800c773 	.word	0x0800c773
 800bf34:	0800c773 	.word	0x0800c773
 800bf38:	0800c773 	.word	0x0800c773
 800bf3c:	0800c773 	.word	0x0800c773
 800bf40:	0800c773 	.word	0x0800c773
 800bf44:	0800c773 	.word	0x0800c773
 800bf48:	0800c773 	.word	0x0800c773
 800bf4c:	0800c773 	.word	0x0800c773
 800bf50:	0800c773 	.word	0x0800c773
 800bf54:	0800c773 	.word	0x0800c773
 800bf58:	0800c773 	.word	0x0800c773
 800bf5c:	0800c773 	.word	0x0800c773
 800bf60:	0800c34f 	.word	0x0800c34f
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	2b40      	cmp	r3, #64	; 0x40
 800bf68:	f000 82c1 	beq.w	800c4ee <HAL_RCCEx_GetPeriphCLKFreq+0x842>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 800bf6c:	f000 bc01 	b.w	800c772 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 800bf70:	69b9      	ldr	r1, [r7, #24]
 800bf72:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800bf76:	f000 fdd9 	bl	800cb2c <RCCEx_GetSAIxPeriphCLKFreq>
 800bf7a:	61f8      	str	r0, [r7, #28]
      break;
 800bf7c:	e3fa      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 800bf7e:	69b9      	ldr	r1, [r7, #24]
 800bf80:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800bf84:	f000 fdd2 	bl	800cb2c <RCCEx_GetSAIxPeriphCLKFreq>
 800bf88:	61f8      	str	r0, [r7, #28]
      break;
 800bf8a:	e3f3      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 800bf8c:	40021000 	.word	0x40021000
 800bf90:	0003d090 	.word	0x0003d090
 800bf94:	080101bc 	.word	0x080101bc
 800bf98:	00f42400 	.word	0x00f42400
 800bf9c:	007a1200 	.word	0x007a1200
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 800bfa0:	4ba9      	ldr	r3, [pc, #676]	; (800c248 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800bfa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bfa6:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 800bfaa:	613b      	str	r3, [r7, #16]
 800bfac:	693b      	ldr	r3, [r7, #16]
 800bfae:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800bfb2:	d00c      	beq.n	800bfce <HAL_RCCEx_GetPeriphCLKFreq+0x322>
 800bfb4:	693b      	ldr	r3, [r7, #16]
 800bfb6:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800bfba:	d87f      	bhi.n	800c0bc <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 800bfbc:	693b      	ldr	r3, [r7, #16]
 800bfbe:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800bfc2:	d04e      	beq.n	800c062 <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
 800bfc4:	693b      	ldr	r3, [r7, #16]
 800bfc6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bfca:	d01d      	beq.n	800c008 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          break;
 800bfcc:	e076      	b.n	800c0bc <HAL_RCCEx_GetPeriphCLKFreq+0x410>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800bfce:	4b9e      	ldr	r3, [pc, #632]	; (800c248 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800bfd0:	681b      	ldr	r3, [r3, #0]
 800bfd2:	f003 0302 	and.w	r3, r3, #2
 800bfd6:	2b02      	cmp	r3, #2
 800bfd8:	d172      	bne.n	800c0c0 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800bfda:	4b9b      	ldr	r3, [pc, #620]	; (800c248 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800bfdc:	681b      	ldr	r3, [r3, #0]
 800bfde:	f003 0308 	and.w	r3, r3, #8
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d005      	beq.n	800bff2 <HAL_RCCEx_GetPeriphCLKFreq+0x346>
 800bfe6:	4b98      	ldr	r3, [pc, #608]	; (800c248 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	091b      	lsrs	r3, r3, #4
 800bfec:	f003 030f 	and.w	r3, r3, #15
 800bff0:	e005      	b.n	800bffe <HAL_RCCEx_GetPeriphCLKFreq+0x352>
 800bff2:	4b95      	ldr	r3, [pc, #596]	; (800c248 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800bff4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800bff8:	0a1b      	lsrs	r3, r3, #8
 800bffa:	f003 030f 	and.w	r3, r3, #15
 800bffe:	4a93      	ldr	r2, [pc, #588]	; (800c24c <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 800c000:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c004:	61fb      	str	r3, [r7, #28]
          break;
 800c006:	e05b      	b.n	800c0c0 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800c008:	4b8f      	ldr	r3, [pc, #572]	; (800c248 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c010:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c014:	d156      	bne.n	800c0c4 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800c016:	4b8c      	ldr	r3, [pc, #560]	; (800c248 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800c018:	68db      	ldr	r3, [r3, #12]
 800c01a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c01e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c022:	d14f      	bne.n	800c0c4 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800c024:	4b88      	ldr	r3, [pc, #544]	; (800c248 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800c026:	68db      	ldr	r3, [r3, #12]
 800c028:	0a1b      	lsrs	r3, r3, #8
 800c02a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c02e:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800c030:	69bb      	ldr	r3, [r7, #24]
 800c032:	68fa      	ldr	r2, [r7, #12]
 800c034:	fb03 f202 	mul.w	r2, r3, r2
 800c038:	4b83      	ldr	r3, [pc, #524]	; (800c248 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800c03a:	68db      	ldr	r3, [r3, #12]
 800c03c:	091b      	lsrs	r3, r3, #4
 800c03e:	f003 0307 	and.w	r3, r3, #7
 800c042:	3301      	adds	r3, #1
 800c044:	fbb2 f3f3 	udiv	r3, r2, r3
 800c048:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800c04a:	4b7f      	ldr	r3, [pc, #508]	; (800c248 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800c04c:	68db      	ldr	r3, [r3, #12]
 800c04e:	0d5b      	lsrs	r3, r3, #21
 800c050:	f003 0303 	and.w	r3, r3, #3
 800c054:	3301      	adds	r3, #1
 800c056:	005b      	lsls	r3, r3, #1
 800c058:	69ba      	ldr	r2, [r7, #24]
 800c05a:	fbb2 f3f3 	udiv	r3, r2, r3
 800c05e:	61fb      	str	r3, [r7, #28]
          break;
 800c060:	e030      	b.n	800c0c4 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 800c062:	4b79      	ldr	r3, [pc, #484]	; (800c248 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c06a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c06e:	d12b      	bne.n	800c0c8 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 800c070:	4b75      	ldr	r3, [pc, #468]	; (800c248 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800c072:	691b      	ldr	r3, [r3, #16]
 800c074:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c078:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c07c:	d124      	bne.n	800c0c8 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800c07e:	4b72      	ldr	r3, [pc, #456]	; (800c248 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800c080:	691b      	ldr	r3, [r3, #16]
 800c082:	0a1b      	lsrs	r3, r3, #8
 800c084:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c088:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800c08a:	69bb      	ldr	r3, [r7, #24]
 800c08c:	68fa      	ldr	r2, [r7, #12]
 800c08e:	fb03 f202 	mul.w	r2, r3, r2
 800c092:	4b6d      	ldr	r3, [pc, #436]	; (800c248 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800c094:	68db      	ldr	r3, [r3, #12]
 800c096:	091b      	lsrs	r3, r3, #4
 800c098:	f003 0307 	and.w	r3, r3, #7
 800c09c:	3301      	adds	r3, #1
 800c09e:	fbb2 f3f3 	udiv	r3, r2, r3
 800c0a2:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 800c0a4:	4b68      	ldr	r3, [pc, #416]	; (800c248 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800c0a6:	691b      	ldr	r3, [r3, #16]
 800c0a8:	0d5b      	lsrs	r3, r3, #21
 800c0aa:	f003 0303 	and.w	r3, r3, #3
 800c0ae:	3301      	adds	r3, #1
 800c0b0:	005b      	lsls	r3, r3, #1
 800c0b2:	69ba      	ldr	r2, [r7, #24]
 800c0b4:	fbb2 f3f3 	udiv	r3, r2, r3
 800c0b8:	61fb      	str	r3, [r7, #28]
          break;
 800c0ba:	e005      	b.n	800c0c8 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
          break;
 800c0bc:	bf00      	nop
 800c0be:	e359      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800c0c0:	bf00      	nop
 800c0c2:	e357      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800c0c4:	bf00      	nop
 800c0c6:	e355      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800c0c8:	bf00      	nop
        break;
 800c0ca:	e353      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800c0cc:	4b5e      	ldr	r3, [pc, #376]	; (800c248 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800c0ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c0d2:	f003 0303 	and.w	r3, r3, #3
 800c0d6:	613b      	str	r3, [r7, #16]
 800c0d8:	693b      	ldr	r3, [r7, #16]
 800c0da:	2b03      	cmp	r3, #3
 800c0dc:	d827      	bhi.n	800c12e <HAL_RCCEx_GetPeriphCLKFreq+0x482>
 800c0de:	a201      	add	r2, pc, #4	; (adr r2, 800c0e4 <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 800c0e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c0e4:	0800c0f5 	.word	0x0800c0f5
 800c0e8:	0800c0fd 	.word	0x0800c0fd
 800c0ec:	0800c105 	.word	0x0800c105
 800c0f0:	0800c119 	.word	0x0800c119
          frequency = HAL_RCC_GetPCLK2Freq();
 800c0f4:	f7ff fa7a 	bl	800b5ec <HAL_RCC_GetPCLK2Freq>
 800c0f8:	61f8      	str	r0, [r7, #28]
          break;
 800c0fa:	e01d      	b.n	800c138 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          frequency = HAL_RCC_GetSysClockFreq();
 800c0fc:	f7ff f9c8 	bl	800b490 <HAL_RCC_GetSysClockFreq>
 800c100:	61f8      	str	r0, [r7, #28]
          break;
 800c102:	e019      	b.n	800c138 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c104:	4b50      	ldr	r3, [pc, #320]	; (800c248 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c10c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c110:	d10f      	bne.n	800c132 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
            frequency = HSI_VALUE;
 800c112:	4b4f      	ldr	r3, [pc, #316]	; (800c250 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 800c114:	61fb      	str	r3, [r7, #28]
          break;
 800c116:	e00c      	b.n	800c132 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800c118:	4b4b      	ldr	r3, [pc, #300]	; (800c248 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800c11a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c11e:	f003 0302 	and.w	r3, r3, #2
 800c122:	2b02      	cmp	r3, #2
 800c124:	d107      	bne.n	800c136 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
            frequency = LSE_VALUE;
 800c126:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c12a:	61fb      	str	r3, [r7, #28]
          break;
 800c12c:	e003      	b.n	800c136 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          break;
 800c12e:	bf00      	nop
 800c130:	e320      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800c132:	bf00      	nop
 800c134:	e31e      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800c136:	bf00      	nop
        break;
 800c138:	e31c      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800c13a:	4b43      	ldr	r3, [pc, #268]	; (800c248 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800c13c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c140:	f003 030c 	and.w	r3, r3, #12
 800c144:	613b      	str	r3, [r7, #16]
 800c146:	693b      	ldr	r3, [r7, #16]
 800c148:	2b0c      	cmp	r3, #12
 800c14a:	d83a      	bhi.n	800c1c2 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 800c14c:	a201      	add	r2, pc, #4	; (adr r2, 800c154 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>)
 800c14e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c152:	bf00      	nop
 800c154:	0800c189 	.word	0x0800c189
 800c158:	0800c1c3 	.word	0x0800c1c3
 800c15c:	0800c1c3 	.word	0x0800c1c3
 800c160:	0800c1c3 	.word	0x0800c1c3
 800c164:	0800c191 	.word	0x0800c191
 800c168:	0800c1c3 	.word	0x0800c1c3
 800c16c:	0800c1c3 	.word	0x0800c1c3
 800c170:	0800c1c3 	.word	0x0800c1c3
 800c174:	0800c199 	.word	0x0800c199
 800c178:	0800c1c3 	.word	0x0800c1c3
 800c17c:	0800c1c3 	.word	0x0800c1c3
 800c180:	0800c1c3 	.word	0x0800c1c3
 800c184:	0800c1ad 	.word	0x0800c1ad
          frequency = HAL_RCC_GetPCLK1Freq();
 800c188:	f7ff fa1a 	bl	800b5c0 <HAL_RCC_GetPCLK1Freq>
 800c18c:	61f8      	str	r0, [r7, #28]
          break;
 800c18e:	e01d      	b.n	800c1cc <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          frequency = HAL_RCC_GetSysClockFreq();
 800c190:	f7ff f97e 	bl	800b490 <HAL_RCC_GetSysClockFreq>
 800c194:	61f8      	str	r0, [r7, #28]
          break;
 800c196:	e019      	b.n	800c1cc <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c198:	4b2b      	ldr	r3, [pc, #172]	; (800c248 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800c19a:	681b      	ldr	r3, [r3, #0]
 800c19c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c1a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c1a4:	d10f      	bne.n	800c1c6 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
            frequency = HSI_VALUE;
 800c1a6:	4b2a      	ldr	r3, [pc, #168]	; (800c250 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 800c1a8:	61fb      	str	r3, [r7, #28]
          break;
 800c1aa:	e00c      	b.n	800c1c6 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800c1ac:	4b26      	ldr	r3, [pc, #152]	; (800c248 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800c1ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c1b2:	f003 0302 	and.w	r3, r3, #2
 800c1b6:	2b02      	cmp	r3, #2
 800c1b8:	d107      	bne.n	800c1ca <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
            frequency = LSE_VALUE;
 800c1ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c1be:	61fb      	str	r3, [r7, #28]
          break;
 800c1c0:	e003      	b.n	800c1ca <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
          break;
 800c1c2:	bf00      	nop
 800c1c4:	e2d6      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800c1c6:	bf00      	nop
 800c1c8:	e2d4      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800c1ca:	bf00      	nop
        break;
 800c1cc:	e2d2      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800c1ce:	4b1e      	ldr	r3, [pc, #120]	; (800c248 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800c1d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c1d4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800c1d8:	613b      	str	r3, [r7, #16]
 800c1da:	693b      	ldr	r3, [r7, #16]
 800c1dc:	2b30      	cmp	r3, #48	; 0x30
 800c1de:	d021      	beq.n	800c224 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 800c1e0:	693b      	ldr	r3, [r7, #16]
 800c1e2:	2b30      	cmp	r3, #48	; 0x30
 800c1e4:	d829      	bhi.n	800c23a <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 800c1e6:	693b      	ldr	r3, [r7, #16]
 800c1e8:	2b20      	cmp	r3, #32
 800c1ea:	d011      	beq.n	800c210 <HAL_RCCEx_GetPeriphCLKFreq+0x564>
 800c1ec:	693b      	ldr	r3, [r7, #16]
 800c1ee:	2b20      	cmp	r3, #32
 800c1f0:	d823      	bhi.n	800c23a <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 800c1f2:	693b      	ldr	r3, [r7, #16]
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	d003      	beq.n	800c200 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 800c1f8:	693b      	ldr	r3, [r7, #16]
 800c1fa:	2b10      	cmp	r3, #16
 800c1fc:	d004      	beq.n	800c208 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
          break;
 800c1fe:	e01c      	b.n	800c23a <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
          frequency = HAL_RCC_GetPCLK1Freq();
 800c200:	f7ff f9de 	bl	800b5c0 <HAL_RCC_GetPCLK1Freq>
 800c204:	61f8      	str	r0, [r7, #28]
          break;
 800c206:	e01d      	b.n	800c244 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          frequency = HAL_RCC_GetSysClockFreq();
 800c208:	f7ff f942 	bl	800b490 <HAL_RCC_GetSysClockFreq>
 800c20c:	61f8      	str	r0, [r7, #28]
          break;
 800c20e:	e019      	b.n	800c244 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c210:	4b0d      	ldr	r3, [pc, #52]	; (800c248 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800c212:	681b      	ldr	r3, [r3, #0]
 800c214:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c218:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c21c:	d10f      	bne.n	800c23e <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HSI_VALUE;
 800c21e:	4b0c      	ldr	r3, [pc, #48]	; (800c250 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 800c220:	61fb      	str	r3, [r7, #28]
          break;
 800c222:	e00c      	b.n	800c23e <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800c224:	4b08      	ldr	r3, [pc, #32]	; (800c248 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800c226:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c22a:	f003 0302 	and.w	r3, r3, #2
 800c22e:	2b02      	cmp	r3, #2
 800c230:	d107      	bne.n	800c242 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
            frequency = LSE_VALUE;
 800c232:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c236:	61fb      	str	r3, [r7, #28]
          break;
 800c238:	e003      	b.n	800c242 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
          break;
 800c23a:	bf00      	nop
 800c23c:	e29a      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800c23e:	bf00      	nop
 800c240:	e298      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800c242:	bf00      	nop
        break;
 800c244:	e296      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 800c246:	bf00      	nop
 800c248:	40021000 	.word	0x40021000
 800c24c:	080101bc 	.word	0x080101bc
 800c250:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800c254:	4b9b      	ldr	r3, [pc, #620]	; (800c4c4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800c256:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c25a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800c25e:	613b      	str	r3, [r7, #16]
 800c260:	693b      	ldr	r3, [r7, #16]
 800c262:	2bc0      	cmp	r3, #192	; 0xc0
 800c264:	d021      	beq.n	800c2aa <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 800c266:	693b      	ldr	r3, [r7, #16]
 800c268:	2bc0      	cmp	r3, #192	; 0xc0
 800c26a:	d829      	bhi.n	800c2c0 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800c26c:	693b      	ldr	r3, [r7, #16]
 800c26e:	2b80      	cmp	r3, #128	; 0x80
 800c270:	d011      	beq.n	800c296 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
 800c272:	693b      	ldr	r3, [r7, #16]
 800c274:	2b80      	cmp	r3, #128	; 0x80
 800c276:	d823      	bhi.n	800c2c0 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800c278:	693b      	ldr	r3, [r7, #16]
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d003      	beq.n	800c286 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 800c27e:	693b      	ldr	r3, [r7, #16]
 800c280:	2b40      	cmp	r3, #64	; 0x40
 800c282:	d004      	beq.n	800c28e <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
          break;
 800c284:	e01c      	b.n	800c2c0 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          frequency = HAL_RCC_GetPCLK1Freq();
 800c286:	f7ff f99b 	bl	800b5c0 <HAL_RCC_GetPCLK1Freq>
 800c28a:	61f8      	str	r0, [r7, #28]
          break;
 800c28c:	e01d      	b.n	800c2ca <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          frequency = HAL_RCC_GetSysClockFreq();
 800c28e:	f7ff f8ff 	bl	800b490 <HAL_RCC_GetSysClockFreq>
 800c292:	61f8      	str	r0, [r7, #28]
          break;
 800c294:	e019      	b.n	800c2ca <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c296:	4b8b      	ldr	r3, [pc, #556]	; (800c4c4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800c298:	681b      	ldr	r3, [r3, #0]
 800c29a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c29e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c2a2:	d10f      	bne.n	800c2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HSI_VALUE;
 800c2a4:	4b88      	ldr	r3, [pc, #544]	; (800c4c8 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 800c2a6:	61fb      	str	r3, [r7, #28]
          break;
 800c2a8:	e00c      	b.n	800c2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800c2aa:	4b86      	ldr	r3, [pc, #536]	; (800c4c4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800c2ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c2b0:	f003 0302 	and.w	r3, r3, #2
 800c2b4:	2b02      	cmp	r3, #2
 800c2b6:	d107      	bne.n	800c2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
            frequency = LSE_VALUE;
 800c2b8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c2bc:	61fb      	str	r3, [r7, #28]
          break;
 800c2be:	e003      	b.n	800c2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
          break;
 800c2c0:	bf00      	nop
 800c2c2:	e257      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800c2c4:	bf00      	nop
 800c2c6:	e255      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800c2c8:	bf00      	nop
        break;
 800c2ca:	e253      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800c2cc:	4b7d      	ldr	r3, [pc, #500]	; (800c4c4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800c2ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c2d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c2d6:	613b      	str	r3, [r7, #16]
 800c2d8:	693b      	ldr	r3, [r7, #16]
 800c2da:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c2de:	d025      	beq.n	800c32c <HAL_RCCEx_GetPeriphCLKFreq+0x680>
 800c2e0:	693b      	ldr	r3, [r7, #16]
 800c2e2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c2e6:	d82c      	bhi.n	800c342 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 800c2e8:	693b      	ldr	r3, [r7, #16]
 800c2ea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c2ee:	d013      	beq.n	800c318 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 800c2f0:	693b      	ldr	r3, [r7, #16]
 800c2f2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c2f6:	d824      	bhi.n	800c342 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 800c2f8:	693b      	ldr	r3, [r7, #16]
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	d004      	beq.n	800c308 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 800c2fe:	693b      	ldr	r3, [r7, #16]
 800c300:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c304:	d004      	beq.n	800c310 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          break;
 800c306:	e01c      	b.n	800c342 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          frequency = HAL_RCC_GetPCLK1Freq();
 800c308:	f7ff f95a 	bl	800b5c0 <HAL_RCC_GetPCLK1Freq>
 800c30c:	61f8      	str	r0, [r7, #28]
          break;
 800c30e:	e01d      	b.n	800c34c <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          frequency = HAL_RCC_GetSysClockFreq();
 800c310:	f7ff f8be 	bl	800b490 <HAL_RCC_GetSysClockFreq>
 800c314:	61f8      	str	r0, [r7, #28]
          break;
 800c316:	e019      	b.n	800c34c <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c318:	4b6a      	ldr	r3, [pc, #424]	; (800c4c4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800c31a:	681b      	ldr	r3, [r3, #0]
 800c31c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c320:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c324:	d10f      	bne.n	800c346 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
            frequency = HSI_VALUE;
 800c326:	4b68      	ldr	r3, [pc, #416]	; (800c4c8 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 800c328:	61fb      	str	r3, [r7, #28]
          break;
 800c32a:	e00c      	b.n	800c346 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800c32c:	4b65      	ldr	r3, [pc, #404]	; (800c4c4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800c32e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c332:	f003 0302 	and.w	r3, r3, #2
 800c336:	2b02      	cmp	r3, #2
 800c338:	d107      	bne.n	800c34a <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
            frequency = LSE_VALUE;
 800c33a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c33e:	61fb      	str	r3, [r7, #28]
          break;
 800c340:	e003      	b.n	800c34a <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
          break;
 800c342:	bf00      	nop
 800c344:	e216      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800c346:	bf00      	nop
 800c348:	e214      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800c34a:	bf00      	nop
        break;
 800c34c:	e212      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800c34e:	4b5d      	ldr	r3, [pc, #372]	; (800c4c4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800c350:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c354:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800c358:	613b      	str	r3, [r7, #16]
 800c35a:	693b      	ldr	r3, [r7, #16]
 800c35c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800c360:	d025      	beq.n	800c3ae <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 800c362:	693b      	ldr	r3, [r7, #16]
 800c364:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800c368:	d82c      	bhi.n	800c3c4 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 800c36a:	693b      	ldr	r3, [r7, #16]
 800c36c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c370:	d013      	beq.n	800c39a <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 800c372:	693b      	ldr	r3, [r7, #16]
 800c374:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c378:	d824      	bhi.n	800c3c4 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 800c37a:	693b      	ldr	r3, [r7, #16]
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	d004      	beq.n	800c38a <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 800c380:	693b      	ldr	r3, [r7, #16]
 800c382:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c386:	d004      	beq.n	800c392 <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          break;
 800c388:	e01c      	b.n	800c3c4 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
          frequency = HAL_RCC_GetPCLK1Freq();
 800c38a:	f7ff f919 	bl	800b5c0 <HAL_RCC_GetPCLK1Freq>
 800c38e:	61f8      	str	r0, [r7, #28]
          break;
 800c390:	e01d      	b.n	800c3ce <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          frequency = HAL_RCC_GetSysClockFreq();
 800c392:	f7ff f87d 	bl	800b490 <HAL_RCC_GetSysClockFreq>
 800c396:	61f8      	str	r0, [r7, #28]
          break;
 800c398:	e019      	b.n	800c3ce <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c39a:	4b4a      	ldr	r3, [pc, #296]	; (800c4c4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800c39c:	681b      	ldr	r3, [r3, #0]
 800c39e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c3a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c3a6:	d10f      	bne.n	800c3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
            frequency = HSI_VALUE;
 800c3a8:	4b47      	ldr	r3, [pc, #284]	; (800c4c8 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 800c3aa:	61fb      	str	r3, [r7, #28]
          break;
 800c3ac:	e00c      	b.n	800c3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800c3ae:	4b45      	ldr	r3, [pc, #276]	; (800c4c4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800c3b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c3b4:	f003 0302 	and.w	r3, r3, #2
 800c3b8:	2b02      	cmp	r3, #2
 800c3ba:	d107      	bne.n	800c3cc <HAL_RCCEx_GetPeriphCLKFreq+0x720>
            frequency = LSE_VALUE;
 800c3bc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c3c0:	61fb      	str	r3, [r7, #28]
          break;
 800c3c2:	e003      	b.n	800c3cc <HAL_RCCEx_GetPeriphCLKFreq+0x720>
          break;
 800c3c4:	bf00      	nop
 800c3c6:	e1d5      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800c3c8:	bf00      	nop
 800c3ca:	e1d3      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800c3cc:	bf00      	nop
        break;
 800c3ce:	e1d1      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800c3d0:	4b3c      	ldr	r3, [pc, #240]	; (800c4c4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800c3d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c3d6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c3da:	613b      	str	r3, [r7, #16]
 800c3dc:	693b      	ldr	r3, [r7, #16]
 800c3de:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800c3e2:	d00c      	beq.n	800c3fe <HAL_RCCEx_GetPeriphCLKFreq+0x752>
 800c3e4:	693b      	ldr	r3, [r7, #16]
 800c3e6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800c3ea:	d864      	bhi.n	800c4b6 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
 800c3ec:	693b      	ldr	r3, [r7, #16]
 800c3ee:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c3f2:	d008      	beq.n	800c406 <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
 800c3f4:	693b      	ldr	r3, [r7, #16]
 800c3f6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c3fa:	d030      	beq.n	800c45e <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 800c3fc:	e05b      	b.n	800c4b6 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
          frequency = HAL_RCC_GetSysClockFreq();
 800c3fe:	f7ff f847 	bl	800b490 <HAL_RCC_GetSysClockFreq>
 800c402:	61f8      	str	r0, [r7, #28]
          break;
 800c404:	e05c      	b.n	800c4c0 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 800c406:	4b2f      	ldr	r3, [pc, #188]	; (800c4c4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c40e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c412:	d152      	bne.n	800c4ba <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
 800c414:	4b2b      	ldr	r3, [pc, #172]	; (800c4c4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800c416:	691b      	ldr	r3, [r3, #16]
 800c418:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800c41c:	2b00      	cmp	r3, #0
 800c41e:	d04c      	beq.n	800c4ba <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800c420:	4b28      	ldr	r3, [pc, #160]	; (800c4c4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800c422:	691b      	ldr	r3, [r3, #16]
 800c424:	0a1b      	lsrs	r3, r3, #8
 800c426:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c42a:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800c42c:	69bb      	ldr	r3, [r7, #24]
 800c42e:	68fa      	ldr	r2, [r7, #12]
 800c430:	fb03 f202 	mul.w	r2, r3, r2
 800c434:	4b23      	ldr	r3, [pc, #140]	; (800c4c4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800c436:	68db      	ldr	r3, [r3, #12]
 800c438:	091b      	lsrs	r3, r3, #4
 800c43a:	f003 0307 	and.w	r3, r3, #7
 800c43e:	3301      	adds	r3, #1
 800c440:	fbb2 f3f3 	udiv	r3, r2, r3
 800c444:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 800c446:	4b1f      	ldr	r3, [pc, #124]	; (800c4c4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800c448:	691b      	ldr	r3, [r3, #16]
 800c44a:	0e5b      	lsrs	r3, r3, #25
 800c44c:	f003 0303 	and.w	r3, r3, #3
 800c450:	3301      	adds	r3, #1
 800c452:	005b      	lsls	r3, r3, #1
 800c454:	69ba      	ldr	r2, [r7, #24]
 800c456:	fbb2 f3f3 	udiv	r3, r2, r3
 800c45a:	61fb      	str	r3, [r7, #28]
          break;
 800c45c:	e02d      	b.n	800c4ba <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 800c45e:	4b19      	ldr	r3, [pc, #100]	; (800c4c4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800c460:	681b      	ldr	r3, [r3, #0]
 800c462:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c466:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c46a:	d128      	bne.n	800c4be <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 800c46c:	4b15      	ldr	r3, [pc, #84]	; (800c4c4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800c46e:	695b      	ldr	r3, [r3, #20]
 800c470:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800c474:	2b00      	cmp	r3, #0
 800c476:	d022      	beq.n	800c4be <HAL_RCCEx_GetPeriphCLKFreq+0x812>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800c478:	4b12      	ldr	r3, [pc, #72]	; (800c4c4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800c47a:	695b      	ldr	r3, [r3, #20]
 800c47c:	0a1b      	lsrs	r3, r3, #8
 800c47e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c482:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800c484:	69bb      	ldr	r3, [r7, #24]
 800c486:	68fa      	ldr	r2, [r7, #12]
 800c488:	fb03 f202 	mul.w	r2, r3, r2
 800c48c:	4b0d      	ldr	r3, [pc, #52]	; (800c4c4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800c48e:	68db      	ldr	r3, [r3, #12]
 800c490:	091b      	lsrs	r3, r3, #4
 800c492:	f003 0307 	and.w	r3, r3, #7
 800c496:	3301      	adds	r3, #1
 800c498:	fbb2 f3f3 	udiv	r3, r2, r3
 800c49c:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 800c49e:	4b09      	ldr	r3, [pc, #36]	; (800c4c4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800c4a0:	695b      	ldr	r3, [r3, #20]
 800c4a2:	0e5b      	lsrs	r3, r3, #25
 800c4a4:	f003 0303 	and.w	r3, r3, #3
 800c4a8:	3301      	adds	r3, #1
 800c4aa:	005b      	lsls	r3, r3, #1
 800c4ac:	69ba      	ldr	r2, [r7, #24]
 800c4ae:	fbb2 f3f3 	udiv	r3, r2, r3
 800c4b2:	61fb      	str	r3, [r7, #28]
          break;
 800c4b4:	e003      	b.n	800c4be <HAL_RCCEx_GetPeriphCLKFreq+0x812>
          break;
 800c4b6:	bf00      	nop
 800c4b8:	e15c      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800c4ba:	bf00      	nop
 800c4bc:	e15a      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800c4be:	bf00      	nop
        break;
 800c4c0:	e158      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 800c4c2:	bf00      	nop
 800c4c4:	40021000 	.word	0x40021000
 800c4c8:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 800c4cc:	4b9d      	ldr	r3, [pc, #628]	; (800c744 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800c4ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c4d2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c4d6:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 800c4d8:	693b      	ldr	r3, [r7, #16]
 800c4da:	2b00      	cmp	r3, #0
 800c4dc:	d103      	bne.n	800c4e6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = HAL_RCC_GetPCLK2Freq();
 800c4de:	f7ff f885 	bl	800b5ec <HAL_RCC_GetPCLK2Freq>
 800c4e2:	61f8      	str	r0, [r7, #28]
        break;
 800c4e4:	e146      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          frequency = HAL_RCC_GetSysClockFreq();
 800c4e6:	f7fe ffd3 	bl	800b490 <HAL_RCC_GetSysClockFreq>
 800c4ea:	61f8      	str	r0, [r7, #28]
        break;
 800c4ec:	e142      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800c4ee:	4b95      	ldr	r3, [pc, #596]	; (800c744 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800c4f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c4f4:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800c4f8:	613b      	str	r3, [r7, #16]
 800c4fa:	693b      	ldr	r3, [r7, #16]
 800c4fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c500:	d013      	beq.n	800c52a <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
 800c502:	693b      	ldr	r3, [r7, #16]
 800c504:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c508:	d819      	bhi.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x892>
 800c50a:	693b      	ldr	r3, [r7, #16]
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	d004      	beq.n	800c51a <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
 800c510:	693b      	ldr	r3, [r7, #16]
 800c512:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c516:	d004      	beq.n	800c522 <HAL_RCCEx_GetPeriphCLKFreq+0x876>
          break;
 800c518:	e011      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x892>
          frequency = HAL_RCC_GetPCLK1Freq();
 800c51a:	f7ff f851 	bl	800b5c0 <HAL_RCC_GetPCLK1Freq>
 800c51e:	61f8      	str	r0, [r7, #28]
          break;
 800c520:	e010      	b.n	800c544 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          frequency = HAL_RCC_GetSysClockFreq();
 800c522:	f7fe ffb5 	bl	800b490 <HAL_RCC_GetSysClockFreq>
 800c526:	61f8      	str	r0, [r7, #28]
          break;
 800c528:	e00c      	b.n	800c544 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c52a:	4b86      	ldr	r3, [pc, #536]	; (800c744 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c532:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c536:	d104      	bne.n	800c542 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
            frequency = HSI_VALUE;
 800c538:	4b83      	ldr	r3, [pc, #524]	; (800c748 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 800c53a:	61fb      	str	r3, [r7, #28]
          break;
 800c53c:	e001      	b.n	800c542 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
          break;
 800c53e:	bf00      	nop
 800c540:	e118      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800c542:	bf00      	nop
        break;
 800c544:	e116      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800c546:	4b7f      	ldr	r3, [pc, #508]	; (800c744 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800c548:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c54c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800c550:	613b      	str	r3, [r7, #16]
 800c552:	693b      	ldr	r3, [r7, #16]
 800c554:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c558:	d013      	beq.n	800c582 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800c55a:	693b      	ldr	r3, [r7, #16]
 800c55c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c560:	d819      	bhi.n	800c596 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 800c562:	693b      	ldr	r3, [r7, #16]
 800c564:	2b00      	cmp	r3, #0
 800c566:	d004      	beq.n	800c572 <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 800c568:	693b      	ldr	r3, [r7, #16]
 800c56a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c56e:	d004      	beq.n	800c57a <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
          break;
 800c570:	e011      	b.n	800c596 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
          frequency = HAL_RCC_GetPCLK1Freq();
 800c572:	f7ff f825 	bl	800b5c0 <HAL_RCC_GetPCLK1Freq>
 800c576:	61f8      	str	r0, [r7, #28]
          break;
 800c578:	e010      	b.n	800c59c <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          frequency = HAL_RCC_GetSysClockFreq();
 800c57a:	f7fe ff89 	bl	800b490 <HAL_RCC_GetSysClockFreq>
 800c57e:	61f8      	str	r0, [r7, #28]
          break;
 800c580:	e00c      	b.n	800c59c <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c582:	4b70      	ldr	r3, [pc, #448]	; (800c744 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800c584:	681b      	ldr	r3, [r3, #0]
 800c586:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c58a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c58e:	d104      	bne.n	800c59a <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
            frequency = HSI_VALUE;
 800c590:	4b6d      	ldr	r3, [pc, #436]	; (800c748 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 800c592:	61fb      	str	r3, [r7, #28]
          break;
 800c594:	e001      	b.n	800c59a <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
          break;
 800c596:	bf00      	nop
 800c598:	e0ec      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800c59a:	bf00      	nop
        break;
 800c59c:	e0ea      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800c59e:	4b69      	ldr	r3, [pc, #420]	; (800c744 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800c5a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c5a4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800c5a8:	613b      	str	r3, [r7, #16]
 800c5aa:	693b      	ldr	r3, [r7, #16]
 800c5ac:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c5b0:	d013      	beq.n	800c5da <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 800c5b2:	693b      	ldr	r3, [r7, #16]
 800c5b4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c5b8:	d819      	bhi.n	800c5ee <HAL_RCCEx_GetPeriphCLKFreq+0x942>
 800c5ba:	693b      	ldr	r3, [r7, #16]
 800c5bc:	2b00      	cmp	r3, #0
 800c5be:	d004      	beq.n	800c5ca <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 800c5c0:	693b      	ldr	r3, [r7, #16]
 800c5c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c5c6:	d004      	beq.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x926>
          break;
 800c5c8:	e011      	b.n	800c5ee <HAL_RCCEx_GetPeriphCLKFreq+0x942>
          frequency = HAL_RCC_GetPCLK1Freq();
 800c5ca:	f7fe fff9 	bl	800b5c0 <HAL_RCC_GetPCLK1Freq>
 800c5ce:	61f8      	str	r0, [r7, #28]
          break;
 800c5d0:	e010      	b.n	800c5f4 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          frequency = HAL_RCC_GetSysClockFreq();
 800c5d2:	f7fe ff5d 	bl	800b490 <HAL_RCC_GetSysClockFreq>
 800c5d6:	61f8      	str	r0, [r7, #28]
          break;
 800c5d8:	e00c      	b.n	800c5f4 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c5da:	4b5a      	ldr	r3, [pc, #360]	; (800c744 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800c5dc:	681b      	ldr	r3, [r3, #0]
 800c5de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c5e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c5e6:	d104      	bne.n	800c5f2 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
            frequency = HSI_VALUE;
 800c5e8:	4b57      	ldr	r3, [pc, #348]	; (800c748 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 800c5ea:	61fb      	str	r3, [r7, #28]
          break;
 800c5ec:	e001      	b.n	800c5f2 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 800c5ee:	bf00      	nop
 800c5f0:	e0c0      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800c5f2:	bf00      	nop
        break;
 800c5f4:	e0be      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800c5f6:	4b53      	ldr	r3, [pc, #332]	; (800c744 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800c5f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c5fc:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800c600:	613b      	str	r3, [r7, #16]
 800c602:	693b      	ldr	r3, [r7, #16]
 800c604:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800c608:	d02c      	beq.n	800c664 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800c60a:	693b      	ldr	r3, [r7, #16]
 800c60c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800c610:	d833      	bhi.n	800c67a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 800c612:	693b      	ldr	r3, [r7, #16]
 800c614:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800c618:	d01a      	beq.n	800c650 <HAL_RCCEx_GetPeriphCLKFreq+0x9a4>
 800c61a:	693b      	ldr	r3, [r7, #16]
 800c61c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800c620:	d82b      	bhi.n	800c67a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 800c622:	693b      	ldr	r3, [r7, #16]
 800c624:	2b00      	cmp	r3, #0
 800c626:	d004      	beq.n	800c632 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 800c628:	693b      	ldr	r3, [r7, #16]
 800c62a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800c62e:	d004      	beq.n	800c63a <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
          break;
 800c630:	e023      	b.n	800c67a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          frequency = HAL_RCC_GetPCLK1Freq();
 800c632:	f7fe ffc5 	bl	800b5c0 <HAL_RCC_GetPCLK1Freq>
 800c636:	61f8      	str	r0, [r7, #28]
          break;
 800c638:	e026      	b.n	800c688 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800c63a:	4b42      	ldr	r3, [pc, #264]	; (800c744 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800c63c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c640:	f003 0302 	and.w	r3, r3, #2
 800c644:	2b02      	cmp	r3, #2
 800c646:	d11a      	bne.n	800c67e <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
              frequency = LSI_VALUE;
 800c648:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800c64c:	61fb      	str	r3, [r7, #28]
          break;
 800c64e:	e016      	b.n	800c67e <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c650:	4b3c      	ldr	r3, [pc, #240]	; (800c744 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c658:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c65c:	d111      	bne.n	800c682 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
            frequency = HSI_VALUE;
 800c65e:	4b3a      	ldr	r3, [pc, #232]	; (800c748 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 800c660:	61fb      	str	r3, [r7, #28]
          break;
 800c662:	e00e      	b.n	800c682 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800c664:	4b37      	ldr	r3, [pc, #220]	; (800c744 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800c666:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c66a:	f003 0302 	and.w	r3, r3, #2
 800c66e:	2b02      	cmp	r3, #2
 800c670:	d109      	bne.n	800c686 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            frequency = LSE_VALUE;
 800c672:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c676:	61fb      	str	r3, [r7, #28]
          break;
 800c678:	e005      	b.n	800c686 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
          break;
 800c67a:	bf00      	nop
 800c67c:	e07a      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800c67e:	bf00      	nop
 800c680:	e078      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800c682:	bf00      	nop
 800c684:	e076      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800c686:	bf00      	nop
        break;
 800c688:	e074      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800c68a:	4b2e      	ldr	r3, [pc, #184]	; (800c744 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800c68c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c690:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800c694:	613b      	str	r3, [r7, #16]
 800c696:	693b      	ldr	r3, [r7, #16]
 800c698:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800c69c:	d02c      	beq.n	800c6f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 800c69e:	693b      	ldr	r3, [r7, #16]
 800c6a0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800c6a4:	d833      	bhi.n	800c70e <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 800c6a6:	693b      	ldr	r3, [r7, #16]
 800c6a8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c6ac:	d01a      	beq.n	800c6e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 800c6ae:	693b      	ldr	r3, [r7, #16]
 800c6b0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c6b4:	d82b      	bhi.n	800c70e <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 800c6b6:	693b      	ldr	r3, [r7, #16]
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	d004      	beq.n	800c6c6 <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 800c6bc:	693b      	ldr	r3, [r7, #16]
 800c6be:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c6c2:	d004      	beq.n	800c6ce <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
          break;
 800c6c4:	e023      	b.n	800c70e <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
          frequency = HAL_RCC_GetPCLK1Freq();
 800c6c6:	f7fe ff7b 	bl	800b5c0 <HAL_RCC_GetPCLK1Freq>
 800c6ca:	61f8      	str	r0, [r7, #28]
          break;
 800c6cc:	e026      	b.n	800c71c <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800c6ce:	4b1d      	ldr	r3, [pc, #116]	; (800c744 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800c6d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c6d4:	f003 0302 	and.w	r3, r3, #2
 800c6d8:	2b02      	cmp	r3, #2
 800c6da:	d11a      	bne.n	800c712 <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
              frequency = LSI_VALUE;
 800c6dc:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800c6e0:	61fb      	str	r3, [r7, #28]
          break;
 800c6e2:	e016      	b.n	800c712 <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c6e4:	4b17      	ldr	r3, [pc, #92]	; (800c744 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c6ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c6f0:	d111      	bne.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
            frequency = HSI_VALUE;
 800c6f2:	4b15      	ldr	r3, [pc, #84]	; (800c748 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 800c6f4:	61fb      	str	r3, [r7, #28]
          break;
 800c6f6:	e00e      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800c6f8:	4b12      	ldr	r3, [pc, #72]	; (800c744 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800c6fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c6fe:	f003 0302 	and.w	r3, r3, #2
 800c702:	2b02      	cmp	r3, #2
 800c704:	d109      	bne.n	800c71a <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = LSE_VALUE;
 800c706:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c70a:	61fb      	str	r3, [r7, #28]
          break;
 800c70c:	e005      	b.n	800c71a <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
          break;
 800c70e:	bf00      	nop
 800c710:	e030      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800c712:	bf00      	nop
 800c714:	e02e      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800c716:	bf00      	nop
 800c718:	e02c      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800c71a:	bf00      	nop
        break;
 800c71c:	e02a      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 800c71e:	4b09      	ldr	r3, [pc, #36]	; (800c744 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800c720:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c724:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800c728:	613b      	str	r3, [r7, #16]
 800c72a:	693b      	ldr	r3, [r7, #16]
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	d004      	beq.n	800c73a <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
 800c730:	693b      	ldr	r3, [r7, #16]
 800c732:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c736:	d009      	beq.n	800c74c <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
          break;
 800c738:	e012      	b.n	800c760 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          frequency = HAL_RCC_GetPCLK1Freq();
 800c73a:	f7fe ff41 	bl	800b5c0 <HAL_RCC_GetPCLK1Freq>
 800c73e:	61f8      	str	r0, [r7, #28]
          break;
 800c740:	e00e      	b.n	800c760 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 800c742:	bf00      	nop
 800c744:	40021000 	.word	0x40021000
 800c748:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c74c:	4b0c      	ldr	r3, [pc, #48]	; (800c780 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 800c74e:	681b      	ldr	r3, [r3, #0]
 800c750:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c754:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c758:	d101      	bne.n	800c75e <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
            frequency = HSI_VALUE;
 800c75a:	4b0a      	ldr	r3, [pc, #40]	; (800c784 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>)
 800c75c:	61fb      	str	r3, [r7, #28]
          break;
 800c75e:	bf00      	nop
        break;
 800c760:	e008      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 800c762:	bf00      	nop
 800c764:	e006      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 800c766:	bf00      	nop
 800c768:	e004      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 800c76a:	bf00      	nop
 800c76c:	e002      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 800c76e:	bf00      	nop
 800c770:	e000      	b.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 800c772:	bf00      	nop
    }
  }

  return(frequency);
 800c774:	69fb      	ldr	r3, [r7, #28]
}
 800c776:	4618      	mov	r0, r3
 800c778:	3720      	adds	r7, #32
 800c77a:	46bd      	mov	sp, r7
 800c77c:	bd80      	pop	{r7, pc}
 800c77e:	bf00      	nop
 800c780:	40021000 	.word	0x40021000
 800c784:	00f42400 	.word	0x00f42400

0800c788 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800c788:	b580      	push	{r7, lr}
 800c78a:	b084      	sub	sp, #16
 800c78c:	af00      	add	r7, sp, #0
 800c78e:	6078      	str	r0, [r7, #4]
 800c790:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c792:	2300      	movs	r3, #0
 800c794:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800c796:	4b75      	ldr	r3, [pc, #468]	; (800c96c <RCCEx_PLLSAI1_Config+0x1e4>)
 800c798:	68db      	ldr	r3, [r3, #12]
 800c79a:	f003 0303 	and.w	r3, r3, #3
 800c79e:	2b00      	cmp	r3, #0
 800c7a0:	d018      	beq.n	800c7d4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800c7a2:	4b72      	ldr	r3, [pc, #456]	; (800c96c <RCCEx_PLLSAI1_Config+0x1e4>)
 800c7a4:	68db      	ldr	r3, [r3, #12]
 800c7a6:	f003 0203 	and.w	r2, r3, #3
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	429a      	cmp	r2, r3
 800c7b0:	d10d      	bne.n	800c7ce <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	681b      	ldr	r3, [r3, #0]
       ||
 800c7b6:	2b00      	cmp	r3, #0
 800c7b8:	d009      	beq.n	800c7ce <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800c7ba:	4b6c      	ldr	r3, [pc, #432]	; (800c96c <RCCEx_PLLSAI1_Config+0x1e4>)
 800c7bc:	68db      	ldr	r3, [r3, #12]
 800c7be:	091b      	lsrs	r3, r3, #4
 800c7c0:	f003 0307 	and.w	r3, r3, #7
 800c7c4:	1c5a      	adds	r2, r3, #1
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	685b      	ldr	r3, [r3, #4]
       ||
 800c7ca:	429a      	cmp	r2, r3
 800c7cc:	d047      	beq.n	800c85e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800c7ce:	2301      	movs	r3, #1
 800c7d0:	73fb      	strb	r3, [r7, #15]
 800c7d2:	e044      	b.n	800c85e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	681b      	ldr	r3, [r3, #0]
 800c7d8:	2b03      	cmp	r3, #3
 800c7da:	d018      	beq.n	800c80e <RCCEx_PLLSAI1_Config+0x86>
 800c7dc:	2b03      	cmp	r3, #3
 800c7de:	d825      	bhi.n	800c82c <RCCEx_PLLSAI1_Config+0xa4>
 800c7e0:	2b01      	cmp	r3, #1
 800c7e2:	d002      	beq.n	800c7ea <RCCEx_PLLSAI1_Config+0x62>
 800c7e4:	2b02      	cmp	r3, #2
 800c7e6:	d009      	beq.n	800c7fc <RCCEx_PLLSAI1_Config+0x74>
 800c7e8:	e020      	b.n	800c82c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800c7ea:	4b60      	ldr	r3, [pc, #384]	; (800c96c <RCCEx_PLLSAI1_Config+0x1e4>)
 800c7ec:	681b      	ldr	r3, [r3, #0]
 800c7ee:	f003 0302 	and.w	r3, r3, #2
 800c7f2:	2b00      	cmp	r3, #0
 800c7f4:	d11d      	bne.n	800c832 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800c7f6:	2301      	movs	r3, #1
 800c7f8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c7fa:	e01a      	b.n	800c832 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800c7fc:	4b5b      	ldr	r3, [pc, #364]	; (800c96c <RCCEx_PLLSAI1_Config+0x1e4>)
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c804:	2b00      	cmp	r3, #0
 800c806:	d116      	bne.n	800c836 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800c808:	2301      	movs	r3, #1
 800c80a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c80c:	e013      	b.n	800c836 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800c80e:	4b57      	ldr	r3, [pc, #348]	; (800c96c <RCCEx_PLLSAI1_Config+0x1e4>)
 800c810:	681b      	ldr	r3, [r3, #0]
 800c812:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c816:	2b00      	cmp	r3, #0
 800c818:	d10f      	bne.n	800c83a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800c81a:	4b54      	ldr	r3, [pc, #336]	; (800c96c <RCCEx_PLLSAI1_Config+0x1e4>)
 800c81c:	681b      	ldr	r3, [r3, #0]
 800c81e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c822:	2b00      	cmp	r3, #0
 800c824:	d109      	bne.n	800c83a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800c826:	2301      	movs	r3, #1
 800c828:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800c82a:	e006      	b.n	800c83a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800c82c:	2301      	movs	r3, #1
 800c82e:	73fb      	strb	r3, [r7, #15]
      break;
 800c830:	e004      	b.n	800c83c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800c832:	bf00      	nop
 800c834:	e002      	b.n	800c83c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800c836:	bf00      	nop
 800c838:	e000      	b.n	800c83c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800c83a:	bf00      	nop
    }

    if(status == HAL_OK)
 800c83c:	7bfb      	ldrb	r3, [r7, #15]
 800c83e:	2b00      	cmp	r3, #0
 800c840:	d10d      	bne.n	800c85e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800c842:	4b4a      	ldr	r3, [pc, #296]	; (800c96c <RCCEx_PLLSAI1_Config+0x1e4>)
 800c844:	68db      	ldr	r3, [r3, #12]
 800c846:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	6819      	ldr	r1, [r3, #0]
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	685b      	ldr	r3, [r3, #4]
 800c852:	3b01      	subs	r3, #1
 800c854:	011b      	lsls	r3, r3, #4
 800c856:	430b      	orrs	r3, r1
 800c858:	4944      	ldr	r1, [pc, #272]	; (800c96c <RCCEx_PLLSAI1_Config+0x1e4>)
 800c85a:	4313      	orrs	r3, r2
 800c85c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800c85e:	7bfb      	ldrb	r3, [r7, #15]
 800c860:	2b00      	cmp	r3, #0
 800c862:	d17d      	bne.n	800c960 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800c864:	4b41      	ldr	r3, [pc, #260]	; (800c96c <RCCEx_PLLSAI1_Config+0x1e4>)
 800c866:	681b      	ldr	r3, [r3, #0]
 800c868:	4a40      	ldr	r2, [pc, #256]	; (800c96c <RCCEx_PLLSAI1_Config+0x1e4>)
 800c86a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800c86e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c870:	f7fc fc94 	bl	800919c <HAL_GetTick>
 800c874:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800c876:	e009      	b.n	800c88c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800c878:	f7fc fc90 	bl	800919c <HAL_GetTick>
 800c87c:	4602      	mov	r2, r0
 800c87e:	68bb      	ldr	r3, [r7, #8]
 800c880:	1ad3      	subs	r3, r2, r3
 800c882:	2b02      	cmp	r3, #2
 800c884:	d902      	bls.n	800c88c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800c886:	2303      	movs	r3, #3
 800c888:	73fb      	strb	r3, [r7, #15]
        break;
 800c88a:	e005      	b.n	800c898 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800c88c:	4b37      	ldr	r3, [pc, #220]	; (800c96c <RCCEx_PLLSAI1_Config+0x1e4>)
 800c88e:	681b      	ldr	r3, [r3, #0]
 800c890:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c894:	2b00      	cmp	r3, #0
 800c896:	d1ef      	bne.n	800c878 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800c898:	7bfb      	ldrb	r3, [r7, #15]
 800c89a:	2b00      	cmp	r3, #0
 800c89c:	d160      	bne.n	800c960 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800c89e:	683b      	ldr	r3, [r7, #0]
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	d111      	bne.n	800c8c8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800c8a4:	4b31      	ldr	r3, [pc, #196]	; (800c96c <RCCEx_PLLSAI1_Config+0x1e4>)
 800c8a6:	691b      	ldr	r3, [r3, #16]
 800c8a8:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800c8ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c8b0:	687a      	ldr	r2, [r7, #4]
 800c8b2:	6892      	ldr	r2, [r2, #8]
 800c8b4:	0211      	lsls	r1, r2, #8
 800c8b6:	687a      	ldr	r2, [r7, #4]
 800c8b8:	68d2      	ldr	r2, [r2, #12]
 800c8ba:	0912      	lsrs	r2, r2, #4
 800c8bc:	0452      	lsls	r2, r2, #17
 800c8be:	430a      	orrs	r2, r1
 800c8c0:	492a      	ldr	r1, [pc, #168]	; (800c96c <RCCEx_PLLSAI1_Config+0x1e4>)
 800c8c2:	4313      	orrs	r3, r2
 800c8c4:	610b      	str	r3, [r1, #16]
 800c8c6:	e027      	b.n	800c918 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800c8c8:	683b      	ldr	r3, [r7, #0]
 800c8ca:	2b01      	cmp	r3, #1
 800c8cc:	d112      	bne.n	800c8f4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800c8ce:	4b27      	ldr	r3, [pc, #156]	; (800c96c <RCCEx_PLLSAI1_Config+0x1e4>)
 800c8d0:	691b      	ldr	r3, [r3, #16]
 800c8d2:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800c8d6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800c8da:	687a      	ldr	r2, [r7, #4]
 800c8dc:	6892      	ldr	r2, [r2, #8]
 800c8de:	0211      	lsls	r1, r2, #8
 800c8e0:	687a      	ldr	r2, [r7, #4]
 800c8e2:	6912      	ldr	r2, [r2, #16]
 800c8e4:	0852      	lsrs	r2, r2, #1
 800c8e6:	3a01      	subs	r2, #1
 800c8e8:	0552      	lsls	r2, r2, #21
 800c8ea:	430a      	orrs	r2, r1
 800c8ec:	491f      	ldr	r1, [pc, #124]	; (800c96c <RCCEx_PLLSAI1_Config+0x1e4>)
 800c8ee:	4313      	orrs	r3, r2
 800c8f0:	610b      	str	r3, [r1, #16]
 800c8f2:	e011      	b.n	800c918 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800c8f4:	4b1d      	ldr	r3, [pc, #116]	; (800c96c <RCCEx_PLLSAI1_Config+0x1e4>)
 800c8f6:	691b      	ldr	r3, [r3, #16]
 800c8f8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800c8fc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800c900:	687a      	ldr	r2, [r7, #4]
 800c902:	6892      	ldr	r2, [r2, #8]
 800c904:	0211      	lsls	r1, r2, #8
 800c906:	687a      	ldr	r2, [r7, #4]
 800c908:	6952      	ldr	r2, [r2, #20]
 800c90a:	0852      	lsrs	r2, r2, #1
 800c90c:	3a01      	subs	r2, #1
 800c90e:	0652      	lsls	r2, r2, #25
 800c910:	430a      	orrs	r2, r1
 800c912:	4916      	ldr	r1, [pc, #88]	; (800c96c <RCCEx_PLLSAI1_Config+0x1e4>)
 800c914:	4313      	orrs	r3, r2
 800c916:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800c918:	4b14      	ldr	r3, [pc, #80]	; (800c96c <RCCEx_PLLSAI1_Config+0x1e4>)
 800c91a:	681b      	ldr	r3, [r3, #0]
 800c91c:	4a13      	ldr	r2, [pc, #76]	; (800c96c <RCCEx_PLLSAI1_Config+0x1e4>)
 800c91e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800c922:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c924:	f7fc fc3a 	bl	800919c <HAL_GetTick>
 800c928:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800c92a:	e009      	b.n	800c940 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800c92c:	f7fc fc36 	bl	800919c <HAL_GetTick>
 800c930:	4602      	mov	r2, r0
 800c932:	68bb      	ldr	r3, [r7, #8]
 800c934:	1ad3      	subs	r3, r2, r3
 800c936:	2b02      	cmp	r3, #2
 800c938:	d902      	bls.n	800c940 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800c93a:	2303      	movs	r3, #3
 800c93c:	73fb      	strb	r3, [r7, #15]
          break;
 800c93e:	e005      	b.n	800c94c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800c940:	4b0a      	ldr	r3, [pc, #40]	; (800c96c <RCCEx_PLLSAI1_Config+0x1e4>)
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c948:	2b00      	cmp	r3, #0
 800c94a:	d0ef      	beq.n	800c92c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800c94c:	7bfb      	ldrb	r3, [r7, #15]
 800c94e:	2b00      	cmp	r3, #0
 800c950:	d106      	bne.n	800c960 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800c952:	4b06      	ldr	r3, [pc, #24]	; (800c96c <RCCEx_PLLSAI1_Config+0x1e4>)
 800c954:	691a      	ldr	r2, [r3, #16]
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	699b      	ldr	r3, [r3, #24]
 800c95a:	4904      	ldr	r1, [pc, #16]	; (800c96c <RCCEx_PLLSAI1_Config+0x1e4>)
 800c95c:	4313      	orrs	r3, r2
 800c95e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800c960:	7bfb      	ldrb	r3, [r7, #15]
}
 800c962:	4618      	mov	r0, r3
 800c964:	3710      	adds	r7, #16
 800c966:	46bd      	mov	sp, r7
 800c968:	bd80      	pop	{r7, pc}
 800c96a:	bf00      	nop
 800c96c:	40021000 	.word	0x40021000

0800c970 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800c970:	b580      	push	{r7, lr}
 800c972:	b084      	sub	sp, #16
 800c974:	af00      	add	r7, sp, #0
 800c976:	6078      	str	r0, [r7, #4]
 800c978:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c97a:	2300      	movs	r3, #0
 800c97c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800c97e:	4b6a      	ldr	r3, [pc, #424]	; (800cb28 <RCCEx_PLLSAI2_Config+0x1b8>)
 800c980:	68db      	ldr	r3, [r3, #12]
 800c982:	f003 0303 	and.w	r3, r3, #3
 800c986:	2b00      	cmp	r3, #0
 800c988:	d018      	beq.n	800c9bc <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800c98a:	4b67      	ldr	r3, [pc, #412]	; (800cb28 <RCCEx_PLLSAI2_Config+0x1b8>)
 800c98c:	68db      	ldr	r3, [r3, #12]
 800c98e:	f003 0203 	and.w	r2, r3, #3
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	681b      	ldr	r3, [r3, #0]
 800c996:	429a      	cmp	r2, r3
 800c998:	d10d      	bne.n	800c9b6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	681b      	ldr	r3, [r3, #0]
       ||
 800c99e:	2b00      	cmp	r3, #0
 800c9a0:	d009      	beq.n	800c9b6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800c9a2:	4b61      	ldr	r3, [pc, #388]	; (800cb28 <RCCEx_PLLSAI2_Config+0x1b8>)
 800c9a4:	68db      	ldr	r3, [r3, #12]
 800c9a6:	091b      	lsrs	r3, r3, #4
 800c9a8:	f003 0307 	and.w	r3, r3, #7
 800c9ac:	1c5a      	adds	r2, r3, #1
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	685b      	ldr	r3, [r3, #4]
       ||
 800c9b2:	429a      	cmp	r2, r3
 800c9b4:	d047      	beq.n	800ca46 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800c9b6:	2301      	movs	r3, #1
 800c9b8:	73fb      	strb	r3, [r7, #15]
 800c9ba:	e044      	b.n	800ca46 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	681b      	ldr	r3, [r3, #0]
 800c9c0:	2b03      	cmp	r3, #3
 800c9c2:	d018      	beq.n	800c9f6 <RCCEx_PLLSAI2_Config+0x86>
 800c9c4:	2b03      	cmp	r3, #3
 800c9c6:	d825      	bhi.n	800ca14 <RCCEx_PLLSAI2_Config+0xa4>
 800c9c8:	2b01      	cmp	r3, #1
 800c9ca:	d002      	beq.n	800c9d2 <RCCEx_PLLSAI2_Config+0x62>
 800c9cc:	2b02      	cmp	r3, #2
 800c9ce:	d009      	beq.n	800c9e4 <RCCEx_PLLSAI2_Config+0x74>
 800c9d0:	e020      	b.n	800ca14 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800c9d2:	4b55      	ldr	r3, [pc, #340]	; (800cb28 <RCCEx_PLLSAI2_Config+0x1b8>)
 800c9d4:	681b      	ldr	r3, [r3, #0]
 800c9d6:	f003 0302 	and.w	r3, r3, #2
 800c9da:	2b00      	cmp	r3, #0
 800c9dc:	d11d      	bne.n	800ca1a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800c9de:	2301      	movs	r3, #1
 800c9e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c9e2:	e01a      	b.n	800ca1a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800c9e4:	4b50      	ldr	r3, [pc, #320]	; (800cb28 <RCCEx_PLLSAI2_Config+0x1b8>)
 800c9e6:	681b      	ldr	r3, [r3, #0]
 800c9e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d116      	bne.n	800ca1e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800c9f0:	2301      	movs	r3, #1
 800c9f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c9f4:	e013      	b.n	800ca1e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800c9f6:	4b4c      	ldr	r3, [pc, #304]	; (800cb28 <RCCEx_PLLSAI2_Config+0x1b8>)
 800c9f8:	681b      	ldr	r3, [r3, #0]
 800c9fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c9fe:	2b00      	cmp	r3, #0
 800ca00:	d10f      	bne.n	800ca22 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800ca02:	4b49      	ldr	r3, [pc, #292]	; (800cb28 <RCCEx_PLLSAI2_Config+0x1b8>)
 800ca04:	681b      	ldr	r3, [r3, #0]
 800ca06:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	d109      	bne.n	800ca22 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800ca0e:	2301      	movs	r3, #1
 800ca10:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800ca12:	e006      	b.n	800ca22 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800ca14:	2301      	movs	r3, #1
 800ca16:	73fb      	strb	r3, [r7, #15]
      break;
 800ca18:	e004      	b.n	800ca24 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800ca1a:	bf00      	nop
 800ca1c:	e002      	b.n	800ca24 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800ca1e:	bf00      	nop
 800ca20:	e000      	b.n	800ca24 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800ca22:	bf00      	nop
    }

    if(status == HAL_OK)
 800ca24:	7bfb      	ldrb	r3, [r7, #15]
 800ca26:	2b00      	cmp	r3, #0
 800ca28:	d10d      	bne.n	800ca46 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800ca2a:	4b3f      	ldr	r3, [pc, #252]	; (800cb28 <RCCEx_PLLSAI2_Config+0x1b8>)
 800ca2c:	68db      	ldr	r3, [r3, #12]
 800ca2e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	6819      	ldr	r1, [r3, #0]
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	685b      	ldr	r3, [r3, #4]
 800ca3a:	3b01      	subs	r3, #1
 800ca3c:	011b      	lsls	r3, r3, #4
 800ca3e:	430b      	orrs	r3, r1
 800ca40:	4939      	ldr	r1, [pc, #228]	; (800cb28 <RCCEx_PLLSAI2_Config+0x1b8>)
 800ca42:	4313      	orrs	r3, r2
 800ca44:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800ca46:	7bfb      	ldrb	r3, [r7, #15]
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	d167      	bne.n	800cb1c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800ca4c:	4b36      	ldr	r3, [pc, #216]	; (800cb28 <RCCEx_PLLSAI2_Config+0x1b8>)
 800ca4e:	681b      	ldr	r3, [r3, #0]
 800ca50:	4a35      	ldr	r2, [pc, #212]	; (800cb28 <RCCEx_PLLSAI2_Config+0x1b8>)
 800ca52:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ca56:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ca58:	f7fc fba0 	bl	800919c <HAL_GetTick>
 800ca5c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800ca5e:	e009      	b.n	800ca74 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800ca60:	f7fc fb9c 	bl	800919c <HAL_GetTick>
 800ca64:	4602      	mov	r2, r0
 800ca66:	68bb      	ldr	r3, [r7, #8]
 800ca68:	1ad3      	subs	r3, r2, r3
 800ca6a:	2b02      	cmp	r3, #2
 800ca6c:	d902      	bls.n	800ca74 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800ca6e:	2303      	movs	r3, #3
 800ca70:	73fb      	strb	r3, [r7, #15]
        break;
 800ca72:	e005      	b.n	800ca80 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800ca74:	4b2c      	ldr	r3, [pc, #176]	; (800cb28 <RCCEx_PLLSAI2_Config+0x1b8>)
 800ca76:	681b      	ldr	r3, [r3, #0]
 800ca78:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ca7c:	2b00      	cmp	r3, #0
 800ca7e:	d1ef      	bne.n	800ca60 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800ca80:	7bfb      	ldrb	r3, [r7, #15]
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	d14a      	bne.n	800cb1c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800ca86:	683b      	ldr	r3, [r7, #0]
 800ca88:	2b00      	cmp	r3, #0
 800ca8a:	d111      	bne.n	800cab0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800ca8c:	4b26      	ldr	r3, [pc, #152]	; (800cb28 <RCCEx_PLLSAI2_Config+0x1b8>)
 800ca8e:	695b      	ldr	r3, [r3, #20]
 800ca90:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800ca94:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ca98:	687a      	ldr	r2, [r7, #4]
 800ca9a:	6892      	ldr	r2, [r2, #8]
 800ca9c:	0211      	lsls	r1, r2, #8
 800ca9e:	687a      	ldr	r2, [r7, #4]
 800caa0:	68d2      	ldr	r2, [r2, #12]
 800caa2:	0912      	lsrs	r2, r2, #4
 800caa4:	0452      	lsls	r2, r2, #17
 800caa6:	430a      	orrs	r2, r1
 800caa8:	491f      	ldr	r1, [pc, #124]	; (800cb28 <RCCEx_PLLSAI2_Config+0x1b8>)
 800caaa:	4313      	orrs	r3, r2
 800caac:	614b      	str	r3, [r1, #20]
 800caae:	e011      	b.n	800cad4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800cab0:	4b1d      	ldr	r3, [pc, #116]	; (800cb28 <RCCEx_PLLSAI2_Config+0x1b8>)
 800cab2:	695b      	ldr	r3, [r3, #20]
 800cab4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800cab8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800cabc:	687a      	ldr	r2, [r7, #4]
 800cabe:	6892      	ldr	r2, [r2, #8]
 800cac0:	0211      	lsls	r1, r2, #8
 800cac2:	687a      	ldr	r2, [r7, #4]
 800cac4:	6912      	ldr	r2, [r2, #16]
 800cac6:	0852      	lsrs	r2, r2, #1
 800cac8:	3a01      	subs	r2, #1
 800caca:	0652      	lsls	r2, r2, #25
 800cacc:	430a      	orrs	r2, r1
 800cace:	4916      	ldr	r1, [pc, #88]	; (800cb28 <RCCEx_PLLSAI2_Config+0x1b8>)
 800cad0:	4313      	orrs	r3, r2
 800cad2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800cad4:	4b14      	ldr	r3, [pc, #80]	; (800cb28 <RCCEx_PLLSAI2_Config+0x1b8>)
 800cad6:	681b      	ldr	r3, [r3, #0]
 800cad8:	4a13      	ldr	r2, [pc, #76]	; (800cb28 <RCCEx_PLLSAI2_Config+0x1b8>)
 800cada:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cade:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cae0:	f7fc fb5c 	bl	800919c <HAL_GetTick>
 800cae4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800cae6:	e009      	b.n	800cafc <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800cae8:	f7fc fb58 	bl	800919c <HAL_GetTick>
 800caec:	4602      	mov	r2, r0
 800caee:	68bb      	ldr	r3, [r7, #8]
 800caf0:	1ad3      	subs	r3, r2, r3
 800caf2:	2b02      	cmp	r3, #2
 800caf4:	d902      	bls.n	800cafc <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800caf6:	2303      	movs	r3, #3
 800caf8:	73fb      	strb	r3, [r7, #15]
          break;
 800cafa:	e005      	b.n	800cb08 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800cafc:	4b0a      	ldr	r3, [pc, #40]	; (800cb28 <RCCEx_PLLSAI2_Config+0x1b8>)
 800cafe:	681b      	ldr	r3, [r3, #0]
 800cb00:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	d0ef      	beq.n	800cae8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800cb08:	7bfb      	ldrb	r3, [r7, #15]
 800cb0a:	2b00      	cmp	r3, #0
 800cb0c:	d106      	bne.n	800cb1c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800cb0e:	4b06      	ldr	r3, [pc, #24]	; (800cb28 <RCCEx_PLLSAI2_Config+0x1b8>)
 800cb10:	695a      	ldr	r2, [r3, #20]
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	695b      	ldr	r3, [r3, #20]
 800cb16:	4904      	ldr	r1, [pc, #16]	; (800cb28 <RCCEx_PLLSAI2_Config+0x1b8>)
 800cb18:	4313      	orrs	r3, r2
 800cb1a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800cb1c:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb1e:	4618      	mov	r0, r3
 800cb20:	3710      	adds	r7, #16
 800cb22:	46bd      	mov	sp, r7
 800cb24:	bd80      	pop	{r7, pc}
 800cb26:	bf00      	nop
 800cb28:	40021000 	.word	0x40021000

0800cb2c <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 800cb2c:	b480      	push	{r7}
 800cb2e:	b089      	sub	sp, #36	; 0x24
 800cb30:	af00      	add	r7, sp, #0
 800cb32:	6078      	str	r0, [r7, #4]
 800cb34:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 800cb36:	2300      	movs	r3, #0
 800cb38:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 800cb3a:	2300      	movs	r3, #0
 800cb3c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 800cb3e:	2300      	movs	r3, #0
 800cb40:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIx */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800cb48:	d10c      	bne.n	800cb64 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800cb4a:	4b6e      	ldr	r3, [pc, #440]	; (800cd04 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800cb4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cb50:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800cb54:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 800cb56:	69bb      	ldr	r3, [r7, #24]
 800cb58:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800cb5c:	d112      	bne.n	800cb84 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800cb5e:	4b6a      	ldr	r3, [pc, #424]	; (800cd08 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 800cb60:	61fb      	str	r3, [r7, #28]
 800cb62:	e00f      	b.n	800cb84 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cb6a:	d10b      	bne.n	800cb84 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800cb6c:	4b65      	ldr	r3, [pc, #404]	; (800cd04 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800cb6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cb72:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 800cb76:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 800cb78:	69bb      	ldr	r3, [r7, #24]
 800cb7a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800cb7e:	d101      	bne.n	800cb84 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 800cb80:	4b61      	ldr	r3, [pc, #388]	; (800cd08 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 800cb82:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 800cb84:	69fb      	ldr	r3, [r7, #28]
 800cb86:	2b00      	cmp	r3, #0
 800cb88:	f040 80b4 	bne.w	800ccf4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 800cb8c:	683b      	ldr	r3, [r7, #0]
 800cb8e:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 800cb90:	69bb      	ldr	r3, [r7, #24]
 800cb92:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800cb96:	d003      	beq.n	800cba0 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 800cb98:	69bb      	ldr	r3, [r7, #24]
 800cb9a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800cb9e:	d135      	bne.n	800cc0c <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800cba0:	4b58      	ldr	r3, [pc, #352]	; (800cd04 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cba8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800cbac:	f040 80a1 	bne.w	800ccf2 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 800cbb0:	4b54      	ldr	r3, [pc, #336]	; (800cd04 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800cbb2:	68db      	ldr	r3, [r3, #12]
 800cbb4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800cbb8:	2b00      	cmp	r3, #0
 800cbba:	f000 809a 	beq.w	800ccf2 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800cbbe:	4b51      	ldr	r3, [pc, #324]	; (800cd04 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800cbc0:	68db      	ldr	r3, [r3, #12]
 800cbc2:	091b      	lsrs	r3, r3, #4
 800cbc4:	f003 0307 	and.w	r3, r3, #7
 800cbc8:	3301      	adds	r3, #1
 800cbca:	693a      	ldr	r2, [r7, #16]
 800cbcc:	fbb2 f3f3 	udiv	r3, r2, r3
 800cbd0:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800cbd2:	4b4c      	ldr	r3, [pc, #304]	; (800cd04 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800cbd4:	68db      	ldr	r3, [r3, #12]
 800cbd6:	0a1b      	lsrs	r3, r3, #8
 800cbd8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cbdc:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 800cbde:	697b      	ldr	r3, [r7, #20]
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	d10a      	bne.n	800cbfa <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 800cbe4:	4b47      	ldr	r3, [pc, #284]	; (800cd04 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800cbe6:	68db      	ldr	r3, [r3, #12]
 800cbe8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cbec:	2b00      	cmp	r3, #0
 800cbee:	d002      	beq.n	800cbf6 <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 800cbf0:	2311      	movs	r3, #17
 800cbf2:	617b      	str	r3, [r7, #20]
 800cbf4:	e001      	b.n	800cbfa <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 800cbf6:	2307      	movs	r3, #7
 800cbf8:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800cbfa:	693b      	ldr	r3, [r7, #16]
 800cbfc:	68fa      	ldr	r2, [r7, #12]
 800cbfe:	fb03 f202 	mul.w	r2, r3, r2
 800cc02:	697b      	ldr	r3, [r7, #20]
 800cc04:	fbb2 f3f3 	udiv	r3, r2, r3
 800cc08:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800cc0a:	e072      	b.n	800ccf2 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 800cc0c:	69bb      	ldr	r3, [r7, #24]
 800cc0e:	2b00      	cmp	r3, #0
 800cc10:	d133      	bne.n	800cc7a <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 800cc12:	4b3c      	ldr	r3, [pc, #240]	; (800cd04 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800cc14:	681b      	ldr	r3, [r3, #0]
 800cc16:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800cc1a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800cc1e:	d169      	bne.n	800ccf4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 800cc20:	4b38      	ldr	r3, [pc, #224]	; (800cd04 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800cc22:	691b      	ldr	r3, [r3, #16]
 800cc24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800cc28:	2b00      	cmp	r3, #0
 800cc2a:	d063      	beq.n	800ccf4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800cc2c:	4b35      	ldr	r3, [pc, #212]	; (800cd04 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800cc2e:	68db      	ldr	r3, [r3, #12]
 800cc30:	091b      	lsrs	r3, r3, #4
 800cc32:	f003 0307 	and.w	r3, r3, #7
 800cc36:	3301      	adds	r3, #1
 800cc38:	693a      	ldr	r2, [r7, #16]
 800cc3a:	fbb2 f3f3 	udiv	r3, r2, r3
 800cc3e:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800cc40:	4b30      	ldr	r3, [pc, #192]	; (800cd04 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800cc42:	691b      	ldr	r3, [r3, #16]
 800cc44:	0a1b      	lsrs	r3, r3, #8
 800cc46:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cc4a:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 800cc4c:	697b      	ldr	r3, [r7, #20]
 800cc4e:	2b00      	cmp	r3, #0
 800cc50:	d10a      	bne.n	800cc68 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 800cc52:	4b2c      	ldr	r3, [pc, #176]	; (800cd04 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800cc54:	691b      	ldr	r3, [r3, #16]
 800cc56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cc5a:	2b00      	cmp	r3, #0
 800cc5c:	d002      	beq.n	800cc64 <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 800cc5e:	2311      	movs	r3, #17
 800cc60:	617b      	str	r3, [r7, #20]
 800cc62:	e001      	b.n	800cc68 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 800cc64:	2307      	movs	r3, #7
 800cc66:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800cc68:	693b      	ldr	r3, [r7, #16]
 800cc6a:	68fa      	ldr	r2, [r7, #12]
 800cc6c:	fb03 f202 	mul.w	r2, r3, r2
 800cc70:	697b      	ldr	r3, [r7, #20]
 800cc72:	fbb2 f3f3 	udiv	r3, r2, r3
 800cc76:	61fb      	str	r3, [r7, #28]
 800cc78:	e03c      	b.n	800ccf4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 800cc7a:	69bb      	ldr	r3, [r7, #24]
 800cc7c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800cc80:	d003      	beq.n	800cc8a <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 800cc82:	69bb      	ldr	r3, [r7, #24]
 800cc84:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800cc88:	d134      	bne.n	800ccf4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 800cc8a:	4b1e      	ldr	r3, [pc, #120]	; (800cd04 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800cc8c:	681b      	ldr	r3, [r3, #0]
 800cc8e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800cc92:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cc96:	d12d      	bne.n	800ccf4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 800cc98:	4b1a      	ldr	r3, [pc, #104]	; (800cd04 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800cc9a:	695b      	ldr	r3, [r3, #20]
 800cc9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800cca0:	2b00      	cmp	r3, #0
 800cca2:	d027      	beq.n	800ccf4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800cca4:	4b17      	ldr	r3, [pc, #92]	; (800cd04 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800cca6:	68db      	ldr	r3, [r3, #12]
 800cca8:	091b      	lsrs	r3, r3, #4
 800ccaa:	f003 0307 	and.w	r3, r3, #7
 800ccae:	3301      	adds	r3, #1
 800ccb0:	693a      	ldr	r2, [r7, #16]
 800ccb2:	fbb2 f3f3 	udiv	r3, r2, r3
 800ccb6:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800ccb8:	4b12      	ldr	r3, [pc, #72]	; (800cd04 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800ccba:	695b      	ldr	r3, [r3, #20]
 800ccbc:	0a1b      	lsrs	r3, r3, #8
 800ccbe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ccc2:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 800ccc4:	697b      	ldr	r3, [r7, #20]
 800ccc6:	2b00      	cmp	r3, #0
 800ccc8:	d10a      	bne.n	800cce0 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 800ccca:	4b0e      	ldr	r3, [pc, #56]	; (800cd04 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800cccc:	695b      	ldr	r3, [r3, #20]
 800ccce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d002      	beq.n	800ccdc <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 800ccd6:	2311      	movs	r3, #17
 800ccd8:	617b      	str	r3, [r7, #20]
 800ccda:	e001      	b.n	800cce0 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 800ccdc:	2307      	movs	r3, #7
 800ccde:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800cce0:	693b      	ldr	r3, [r7, #16]
 800cce2:	68fa      	ldr	r2, [r7, #12]
 800cce4:	fb03 f202 	mul.w	r2, r3, r2
 800cce8:	697b      	ldr	r3, [r7, #20]
 800ccea:	fbb2 f3f3 	udiv	r3, r2, r3
 800ccee:	61fb      	str	r3, [r7, #28]
 800ccf0:	e000      	b.n	800ccf4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800ccf2:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 800ccf4:	69fb      	ldr	r3, [r7, #28]
}
 800ccf6:	4618      	mov	r0, r3
 800ccf8:	3724      	adds	r7, #36	; 0x24
 800ccfa:	46bd      	mov	sp, r7
 800ccfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd00:	4770      	bx	lr
 800cd02:	bf00      	nop
 800cd04:	40021000 	.word	0x40021000
 800cd08:	001fff68 	.word	0x001fff68

0800cd0c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800cd0c:	b580      	push	{r7, lr}
 800cd0e:	b084      	sub	sp, #16
 800cd10:	af00      	add	r7, sp, #0
 800cd12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800cd14:	2301      	movs	r3, #1
 800cd16:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	2b00      	cmp	r3, #0
 800cd1c:	d06c      	beq.n	800cdf8 <HAL_RTC_Init+0xec>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800cd24:	b2db      	uxtb	r3, r3
 800cd26:	2b00      	cmp	r3, #0
 800cd28:	d106      	bne.n	800cd38 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	2200      	movs	r2, #0
 800cd2e:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800cd32:	6878      	ldr	r0, [r7, #4]
 800cd34:	f7fa fd1a 	bl	800776c <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	2202      	movs	r2, #2
 800cd3c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	681b      	ldr	r3, [r3, #0]
 800cd44:	22ca      	movs	r2, #202	; 0xca
 800cd46:	625a      	str	r2, [r3, #36]	; 0x24
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	681b      	ldr	r3, [r3, #0]
 800cd4c:	2253      	movs	r2, #83	; 0x53
 800cd4e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800cd50:	6878      	ldr	r0, [r7, #4]
 800cd52:	f000 fa49 	bl	800d1e8 <RTC_EnterInitMode>
 800cd56:	4603      	mov	r3, r0
 800cd58:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800cd5a:	7bfb      	ldrb	r3, [r7, #15]
 800cd5c:	2b00      	cmp	r3, #0
 800cd5e:	d14b      	bne.n	800cdf8 <HAL_RTC_Init+0xec>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	681b      	ldr	r3, [r3, #0]
 800cd64:	689b      	ldr	r3, [r3, #8]
 800cd66:	687a      	ldr	r2, [r7, #4]
 800cd68:	6812      	ldr	r2, [r2, #0]
 800cd6a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800cd6e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800cd72:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	681b      	ldr	r3, [r3, #0]
 800cd78:	6899      	ldr	r1, [r3, #8]
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	685a      	ldr	r2, [r3, #4]
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	691b      	ldr	r3, [r3, #16]
 800cd82:	431a      	orrs	r2, r3
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	699b      	ldr	r3, [r3, #24]
 800cd88:	431a      	orrs	r2, r3
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	681b      	ldr	r3, [r3, #0]
 800cd8e:	430a      	orrs	r2, r1
 800cd90:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	681b      	ldr	r3, [r3, #0]
 800cd96:	687a      	ldr	r2, [r7, #4]
 800cd98:	68d2      	ldr	r2, [r2, #12]
 800cd9a:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	681b      	ldr	r3, [r3, #0]
 800cda0:	6919      	ldr	r1, [r3, #16]
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	689b      	ldr	r3, [r3, #8]
 800cda6:	041a      	lsls	r2, r3, #16
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	681b      	ldr	r3, [r3, #0]
 800cdac:	430a      	orrs	r2, r1
 800cdae:	611a      	str	r2, [r3, #16]
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800cdb0:	6878      	ldr	r0, [r7, #4]
 800cdb2:	f000 fa4d 	bl	800d250 <RTC_ExitInitMode>
 800cdb6:	4603      	mov	r3, r0
 800cdb8:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800cdba:	7bfb      	ldrb	r3, [r7, #15]
 800cdbc:	2b00      	cmp	r3, #0
 800cdbe:	d11b      	bne.n	800cdf8 <HAL_RTC_Init+0xec>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	681b      	ldr	r3, [r3, #0]
 800cdc4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	681b      	ldr	r3, [r3, #0]
 800cdca:	f022 0203 	bic.w	r2, r2, #3
 800cdce:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	69da      	ldr	r2, [r3, #28]
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	695b      	ldr	r3, [r3, #20]
 800cdde:	431a      	orrs	r2, r3
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	681b      	ldr	r3, [r3, #0]
 800cde4:	430a      	orrs	r2, r1
 800cde6:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	681b      	ldr	r3, [r3, #0]
 800cdec:	22ff      	movs	r2, #255	; 0xff
 800cdee:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_READY;
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	2201      	movs	r2, #1
 800cdf4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 800cdf8:	7bfb      	ldrb	r3, [r7, #15]
}
 800cdfa:	4618      	mov	r0, r3
 800cdfc:	3710      	adds	r7, #16
 800cdfe:	46bd      	mov	sp, r7
 800ce00:	bd80      	pop	{r7, pc}

0800ce02 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800ce02:	b590      	push	{r4, r7, lr}
 800ce04:	b087      	sub	sp, #28
 800ce06:	af00      	add	r7, sp, #0
 800ce08:	60f8      	str	r0, [r7, #12]
 800ce0a:	60b9      	str	r1, [r7, #8]
 800ce0c:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800ce0e:	68fb      	ldr	r3, [r7, #12]
 800ce10:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ce14:	2b01      	cmp	r3, #1
 800ce16:	d101      	bne.n	800ce1c <HAL_RTC_SetTime+0x1a>
 800ce18:	2302      	movs	r3, #2
 800ce1a:	e08b      	b.n	800cf34 <HAL_RTC_SetTime+0x132>
 800ce1c:	68fb      	ldr	r3, [r7, #12]
 800ce1e:	2201      	movs	r2, #1
 800ce20:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800ce24:	68fb      	ldr	r3, [r7, #12]
 800ce26:	2202      	movs	r2, #2
 800ce28:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800ce2c:	68fb      	ldr	r3, [r7, #12]
 800ce2e:	681b      	ldr	r3, [r3, #0]
 800ce30:	22ca      	movs	r2, #202	; 0xca
 800ce32:	625a      	str	r2, [r3, #36]	; 0x24
 800ce34:	68fb      	ldr	r3, [r7, #12]
 800ce36:	681b      	ldr	r3, [r3, #0]
 800ce38:	2253      	movs	r2, #83	; 0x53
 800ce3a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800ce3c:	68f8      	ldr	r0, [r7, #12]
 800ce3e:	f000 f9d3 	bl	800d1e8 <RTC_EnterInitMode>
 800ce42:	4603      	mov	r3, r0
 800ce44:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800ce46:	7cfb      	ldrb	r3, [r7, #19]
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	d163      	bne.n	800cf14 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	d126      	bne.n	800cea0 <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800ce52:	68fb      	ldr	r3, [r7, #12]
 800ce54:	681b      	ldr	r3, [r3, #0]
 800ce56:	689b      	ldr	r3, [r3, #8]
 800ce58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	d102      	bne.n	800ce66 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800ce60:	68bb      	ldr	r3, [r7, #8]
 800ce62:	2200      	movs	r2, #0
 800ce64:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800ce66:	68bb      	ldr	r3, [r7, #8]
 800ce68:	781b      	ldrb	r3, [r3, #0]
 800ce6a:	4618      	mov	r0, r3
 800ce6c:	f000 fa2e 	bl	800d2cc <RTC_ByteToBcd2>
 800ce70:	4603      	mov	r3, r0
 800ce72:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800ce74:	68bb      	ldr	r3, [r7, #8]
 800ce76:	785b      	ldrb	r3, [r3, #1]
 800ce78:	4618      	mov	r0, r3
 800ce7a:	f000 fa27 	bl	800d2cc <RTC_ByteToBcd2>
 800ce7e:	4603      	mov	r3, r0
 800ce80:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800ce82:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800ce84:	68bb      	ldr	r3, [r7, #8]
 800ce86:	789b      	ldrb	r3, [r3, #2]
 800ce88:	4618      	mov	r0, r3
 800ce8a:	f000 fa1f 	bl	800d2cc <RTC_ByteToBcd2>
 800ce8e:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800ce90:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 800ce94:	68bb      	ldr	r3, [r7, #8]
 800ce96:	78db      	ldrb	r3, [r3, #3]
 800ce98:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800ce9a:	4313      	orrs	r3, r2
 800ce9c:	617b      	str	r3, [r7, #20]
 800ce9e:	e018      	b.n	800ced2 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800cea0:	68fb      	ldr	r3, [r7, #12]
 800cea2:	681b      	ldr	r3, [r3, #0]
 800cea4:	689b      	ldr	r3, [r3, #8]
 800cea6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	d102      	bne.n	800ceb4 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800ceae:	68bb      	ldr	r3, [r7, #8]
 800ceb0:	2200      	movs	r2, #0
 800ceb2:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800ceb4:	68bb      	ldr	r3, [r7, #8]
 800ceb6:	781b      	ldrb	r3, [r3, #0]
 800ceb8:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800ceba:	68bb      	ldr	r3, [r7, #8]
 800cebc:	785b      	ldrb	r3, [r3, #1]
 800cebe:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800cec0:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800cec2:	68ba      	ldr	r2, [r7, #8]
 800cec4:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800cec6:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800cec8:	68bb      	ldr	r3, [r7, #8]
 800ceca:	78db      	ldrb	r3, [r3, #3]
 800cecc:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800cece:	4313      	orrs	r3, r2
 800ced0:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800ced2:	68fb      	ldr	r3, [r7, #12]
 800ced4:	681a      	ldr	r2, [r3, #0]
 800ced6:	697b      	ldr	r3, [r7, #20]
 800ced8:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800cedc:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800cee0:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800cee2:	68fb      	ldr	r3, [r7, #12]
 800cee4:	681b      	ldr	r3, [r3, #0]
 800cee6:	689a      	ldr	r2, [r3, #8]
 800cee8:	68fb      	ldr	r3, [r7, #12]
 800ceea:	681b      	ldr	r3, [r3, #0]
 800ceec:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800cef0:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800cef2:	68fb      	ldr	r3, [r7, #12]
 800cef4:	681b      	ldr	r3, [r3, #0]
 800cef6:	6899      	ldr	r1, [r3, #8]
 800cef8:	68bb      	ldr	r3, [r7, #8]
 800cefa:	68da      	ldr	r2, [r3, #12]
 800cefc:	68bb      	ldr	r3, [r7, #8]
 800cefe:	691b      	ldr	r3, [r3, #16]
 800cf00:	431a      	orrs	r2, r3
 800cf02:	68fb      	ldr	r3, [r7, #12]
 800cf04:	681b      	ldr	r3, [r3, #0]
 800cf06:	430a      	orrs	r2, r1
 800cf08:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800cf0a:	68f8      	ldr	r0, [r7, #12]
 800cf0c:	f000 f9a0 	bl	800d250 <RTC_ExitInitMode>
 800cf10:	4603      	mov	r3, r0
 800cf12:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cf14:	68fb      	ldr	r3, [r7, #12]
 800cf16:	681b      	ldr	r3, [r3, #0]
 800cf18:	22ff      	movs	r2, #255	; 0xff
 800cf1a:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800cf1c:	7cfb      	ldrb	r3, [r7, #19]
 800cf1e:	2b00      	cmp	r3, #0
 800cf20:	d103      	bne.n	800cf2a <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800cf22:	68fb      	ldr	r3, [r7, #12]
 800cf24:	2201      	movs	r2, #1
 800cf26:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800cf2a:	68fb      	ldr	r3, [r7, #12]
 800cf2c:	2200      	movs	r2, #0
 800cf2e:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800cf32:	7cfb      	ldrb	r3, [r7, #19]
}
 800cf34:	4618      	mov	r0, r3
 800cf36:	371c      	adds	r7, #28
 800cf38:	46bd      	mov	sp, r7
 800cf3a:	bd90      	pop	{r4, r7, pc}

0800cf3c <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800cf3c:	b580      	push	{r7, lr}
 800cf3e:	b086      	sub	sp, #24
 800cf40:	af00      	add	r7, sp, #0
 800cf42:	60f8      	str	r0, [r7, #12]
 800cf44:	60b9      	str	r1, [r7, #8]
 800cf46:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800cf48:	68fb      	ldr	r3, [r7, #12]
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800cf4e:	68bb      	ldr	r3, [r7, #8]
 800cf50:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800cf52:	68fb      	ldr	r3, [r7, #12]
 800cf54:	681b      	ldr	r3, [r3, #0]
 800cf56:	691b      	ldr	r3, [r3, #16]
 800cf58:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800cf5c:	68bb      	ldr	r3, [r7, #8]
 800cf5e:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800cf60:	68fb      	ldr	r3, [r7, #12]
 800cf62:	681b      	ldr	r3, [r3, #0]
 800cf64:	681b      	ldr	r3, [r3, #0]
 800cf66:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800cf6a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800cf6e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 800cf70:	697b      	ldr	r3, [r7, #20]
 800cf72:	0c1b      	lsrs	r3, r3, #16
 800cf74:	b2db      	uxtb	r3, r3
 800cf76:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800cf7a:	b2da      	uxtb	r2, r3
 800cf7c:	68bb      	ldr	r3, [r7, #8]
 800cf7e:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800cf80:	697b      	ldr	r3, [r7, #20]
 800cf82:	0a1b      	lsrs	r3, r3, #8
 800cf84:	b2db      	uxtb	r3, r3
 800cf86:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cf8a:	b2da      	uxtb	r2, r3
 800cf8c:	68bb      	ldr	r3, [r7, #8]
 800cf8e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 800cf90:	697b      	ldr	r3, [r7, #20]
 800cf92:	b2db      	uxtb	r3, r3
 800cf94:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cf98:	b2da      	uxtb	r2, r3
 800cf9a:	68bb      	ldr	r3, [r7, #8]
 800cf9c:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 800cf9e:	697b      	ldr	r3, [r7, #20]
 800cfa0:	0d9b      	lsrs	r3, r3, #22
 800cfa2:	b2db      	uxtb	r3, r3
 800cfa4:	f003 0301 	and.w	r3, r3, #1
 800cfa8:	b2da      	uxtb	r2, r3
 800cfaa:	68bb      	ldr	r3, [r7, #8]
 800cfac:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	2b00      	cmp	r3, #0
 800cfb2:	d11a      	bne.n	800cfea <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800cfb4:	68bb      	ldr	r3, [r7, #8]
 800cfb6:	781b      	ldrb	r3, [r3, #0]
 800cfb8:	4618      	mov	r0, r3
 800cfba:	f000 f9a7 	bl	800d30c <RTC_Bcd2ToByte>
 800cfbe:	4603      	mov	r3, r0
 800cfc0:	461a      	mov	r2, r3
 800cfc2:	68bb      	ldr	r3, [r7, #8]
 800cfc4:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800cfc6:	68bb      	ldr	r3, [r7, #8]
 800cfc8:	785b      	ldrb	r3, [r3, #1]
 800cfca:	4618      	mov	r0, r3
 800cfcc:	f000 f99e 	bl	800d30c <RTC_Bcd2ToByte>
 800cfd0:	4603      	mov	r3, r0
 800cfd2:	461a      	mov	r2, r3
 800cfd4:	68bb      	ldr	r3, [r7, #8]
 800cfd6:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800cfd8:	68bb      	ldr	r3, [r7, #8]
 800cfda:	789b      	ldrb	r3, [r3, #2]
 800cfdc:	4618      	mov	r0, r3
 800cfde:	f000 f995 	bl	800d30c <RTC_Bcd2ToByte>
 800cfe2:	4603      	mov	r3, r0
 800cfe4:	461a      	mov	r2, r3
 800cfe6:	68bb      	ldr	r3, [r7, #8]
 800cfe8:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800cfea:	2300      	movs	r3, #0
}
 800cfec:	4618      	mov	r0, r3
 800cfee:	3718      	adds	r7, #24
 800cff0:	46bd      	mov	sp, r7
 800cff2:	bd80      	pop	{r7, pc}

0800cff4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800cff4:	b590      	push	{r4, r7, lr}
 800cff6:	b087      	sub	sp, #28
 800cff8:	af00      	add	r7, sp, #0
 800cffa:	60f8      	str	r0, [r7, #12]
 800cffc:	60b9      	str	r1, [r7, #8]
 800cffe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800d000:	68fb      	ldr	r3, [r7, #12]
 800d002:	f893 3020 	ldrb.w	r3, [r3, #32]
 800d006:	2b01      	cmp	r3, #1
 800d008:	d101      	bne.n	800d00e <HAL_RTC_SetDate+0x1a>
 800d00a:	2302      	movs	r3, #2
 800d00c:	e075      	b.n	800d0fa <HAL_RTC_SetDate+0x106>
 800d00e:	68fb      	ldr	r3, [r7, #12]
 800d010:	2201      	movs	r2, #1
 800d012:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800d016:	68fb      	ldr	r3, [r7, #12]
 800d018:	2202      	movs	r2, #2
 800d01a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	2b00      	cmp	r3, #0
 800d022:	d10e      	bne.n	800d042 <HAL_RTC_SetDate+0x4e>
 800d024:	68bb      	ldr	r3, [r7, #8]
 800d026:	785b      	ldrb	r3, [r3, #1]
 800d028:	f003 0310 	and.w	r3, r3, #16
 800d02c:	2b00      	cmp	r3, #0
 800d02e:	d008      	beq.n	800d042 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800d030:	68bb      	ldr	r3, [r7, #8]
 800d032:	785b      	ldrb	r3, [r3, #1]
 800d034:	f023 0310 	bic.w	r3, r3, #16
 800d038:	b2db      	uxtb	r3, r3
 800d03a:	330a      	adds	r3, #10
 800d03c:	b2da      	uxtb	r2, r3
 800d03e:	68bb      	ldr	r3, [r7, #8]
 800d040:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	2b00      	cmp	r3, #0
 800d046:	d11c      	bne.n	800d082 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800d048:	68bb      	ldr	r3, [r7, #8]
 800d04a:	78db      	ldrb	r3, [r3, #3]
 800d04c:	4618      	mov	r0, r3
 800d04e:	f000 f93d 	bl	800d2cc <RTC_ByteToBcd2>
 800d052:	4603      	mov	r3, r0
 800d054:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800d056:	68bb      	ldr	r3, [r7, #8]
 800d058:	785b      	ldrb	r3, [r3, #1]
 800d05a:	4618      	mov	r0, r3
 800d05c:	f000 f936 	bl	800d2cc <RTC_ByteToBcd2>
 800d060:	4603      	mov	r3, r0
 800d062:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800d064:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 800d066:	68bb      	ldr	r3, [r7, #8]
 800d068:	789b      	ldrb	r3, [r3, #2]
 800d06a:	4618      	mov	r0, r3
 800d06c:	f000 f92e 	bl	800d2cc <RTC_ByteToBcd2>
 800d070:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800d072:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 800d076:	68bb      	ldr	r3, [r7, #8]
 800d078:	781b      	ldrb	r3, [r3, #0]
 800d07a:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800d07c:	4313      	orrs	r3, r2
 800d07e:	617b      	str	r3, [r7, #20]
 800d080:	e00e      	b.n	800d0a0 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800d082:	68bb      	ldr	r3, [r7, #8]
 800d084:	78db      	ldrb	r3, [r3, #3]
 800d086:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800d088:	68bb      	ldr	r3, [r7, #8]
 800d08a:	785b      	ldrb	r3, [r3, #1]
 800d08c:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800d08e:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 800d090:	68ba      	ldr	r2, [r7, #8]
 800d092:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800d094:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800d096:	68bb      	ldr	r3, [r7, #8]
 800d098:	781b      	ldrb	r3, [r3, #0]
 800d09a:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800d09c:	4313      	orrs	r3, r2
 800d09e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800d0a0:	68fb      	ldr	r3, [r7, #12]
 800d0a2:	681b      	ldr	r3, [r3, #0]
 800d0a4:	22ca      	movs	r2, #202	; 0xca
 800d0a6:	625a      	str	r2, [r3, #36]	; 0x24
 800d0a8:	68fb      	ldr	r3, [r7, #12]
 800d0aa:	681b      	ldr	r3, [r3, #0]
 800d0ac:	2253      	movs	r2, #83	; 0x53
 800d0ae:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800d0b0:	68f8      	ldr	r0, [r7, #12]
 800d0b2:	f000 f899 	bl	800d1e8 <RTC_EnterInitMode>
 800d0b6:	4603      	mov	r3, r0
 800d0b8:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800d0ba:	7cfb      	ldrb	r3, [r7, #19]
 800d0bc:	2b00      	cmp	r3, #0
 800d0be:	d10c      	bne.n	800d0da <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800d0c0:	68fb      	ldr	r3, [r7, #12]
 800d0c2:	681a      	ldr	r2, [r3, #0]
 800d0c4:	697b      	ldr	r3, [r7, #20]
 800d0c6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800d0ca:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800d0ce:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800d0d0:	68f8      	ldr	r0, [r7, #12]
 800d0d2:	f000 f8bd 	bl	800d250 <RTC_ExitInitMode>
 800d0d6:	4603      	mov	r3, r0
 800d0d8:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d0da:	68fb      	ldr	r3, [r7, #12]
 800d0dc:	681b      	ldr	r3, [r3, #0]
 800d0de:	22ff      	movs	r2, #255	; 0xff
 800d0e0:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800d0e2:	7cfb      	ldrb	r3, [r7, #19]
 800d0e4:	2b00      	cmp	r3, #0
 800d0e6:	d103      	bne.n	800d0f0 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 800d0e8:	68fb      	ldr	r3, [r7, #12]
 800d0ea:	2201      	movs	r2, #1
 800d0ec:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800d0f0:	68fb      	ldr	r3, [r7, #12]
 800d0f2:	2200      	movs	r2, #0
 800d0f4:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800d0f8:	7cfb      	ldrb	r3, [r7, #19]
}
 800d0fa:	4618      	mov	r0, r3
 800d0fc:	371c      	adds	r7, #28
 800d0fe:	46bd      	mov	sp, r7
 800d100:	bd90      	pop	{r4, r7, pc}

0800d102 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800d102:	b580      	push	{r7, lr}
 800d104:	b086      	sub	sp, #24
 800d106:	af00      	add	r7, sp, #0
 800d108:	60f8      	str	r0, [r7, #12]
 800d10a:	60b9      	str	r1, [r7, #8]
 800d10c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800d10e:	68fb      	ldr	r3, [r7, #12]
 800d110:	681b      	ldr	r3, [r3, #0]
 800d112:	685b      	ldr	r3, [r3, #4]
 800d114:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800d118:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800d11c:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800d11e:	697b      	ldr	r3, [r7, #20]
 800d120:	0c1b      	lsrs	r3, r3, #16
 800d122:	b2da      	uxtb	r2, r3
 800d124:	68bb      	ldr	r3, [r7, #8]
 800d126:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800d128:	697b      	ldr	r3, [r7, #20]
 800d12a:	0a1b      	lsrs	r3, r3, #8
 800d12c:	b2db      	uxtb	r3, r3
 800d12e:	f003 031f 	and.w	r3, r3, #31
 800d132:	b2da      	uxtb	r2, r3
 800d134:	68bb      	ldr	r3, [r7, #8]
 800d136:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 800d138:	697b      	ldr	r3, [r7, #20]
 800d13a:	b2db      	uxtb	r3, r3
 800d13c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d140:	b2da      	uxtb	r2, r3
 800d142:	68bb      	ldr	r3, [r7, #8]
 800d144:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 800d146:	697b      	ldr	r3, [r7, #20]
 800d148:	0b5b      	lsrs	r3, r3, #13
 800d14a:	b2db      	uxtb	r3, r3
 800d14c:	f003 0307 	and.w	r3, r3, #7
 800d150:	b2da      	uxtb	r2, r3
 800d152:	68bb      	ldr	r3, [r7, #8]
 800d154:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	2b00      	cmp	r3, #0
 800d15a:	d11a      	bne.n	800d192 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800d15c:	68bb      	ldr	r3, [r7, #8]
 800d15e:	78db      	ldrb	r3, [r3, #3]
 800d160:	4618      	mov	r0, r3
 800d162:	f000 f8d3 	bl	800d30c <RTC_Bcd2ToByte>
 800d166:	4603      	mov	r3, r0
 800d168:	461a      	mov	r2, r3
 800d16a:	68bb      	ldr	r3, [r7, #8]
 800d16c:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800d16e:	68bb      	ldr	r3, [r7, #8]
 800d170:	785b      	ldrb	r3, [r3, #1]
 800d172:	4618      	mov	r0, r3
 800d174:	f000 f8ca 	bl	800d30c <RTC_Bcd2ToByte>
 800d178:	4603      	mov	r3, r0
 800d17a:	461a      	mov	r2, r3
 800d17c:	68bb      	ldr	r3, [r7, #8]
 800d17e:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800d180:	68bb      	ldr	r3, [r7, #8]
 800d182:	789b      	ldrb	r3, [r3, #2]
 800d184:	4618      	mov	r0, r3
 800d186:	f000 f8c1 	bl	800d30c <RTC_Bcd2ToByte>
 800d18a:	4603      	mov	r3, r0
 800d18c:	461a      	mov	r2, r3
 800d18e:	68bb      	ldr	r3, [r7, #8]
 800d190:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800d192:	2300      	movs	r3, #0
}
 800d194:	4618      	mov	r0, r3
 800d196:	3718      	adds	r7, #24
 800d198:	46bd      	mov	sp, r7
 800d19a:	bd80      	pop	{r7, pc}

0800d19c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800d19c:	b580      	push	{r7, lr}
 800d19e:	b084      	sub	sp, #16
 800d1a0:	af00      	add	r7, sp, #0
 800d1a2:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	681b      	ldr	r3, [r3, #0]
 800d1a8:	68da      	ldr	r2, [r3, #12]
 800d1aa:	687b      	ldr	r3, [r7, #4]
 800d1ac:	681b      	ldr	r3, [r3, #0]
 800d1ae:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800d1b2:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 800d1b4:	f7fb fff2 	bl	800919c <HAL_GetTick>
 800d1b8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800d1ba:	e009      	b.n	800d1d0 <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800d1bc:	f7fb ffee 	bl	800919c <HAL_GetTick>
 800d1c0:	4602      	mov	r2, r0
 800d1c2:	68fb      	ldr	r3, [r7, #12]
 800d1c4:	1ad3      	subs	r3, r2, r3
 800d1c6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800d1ca:	d901      	bls.n	800d1d0 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 800d1cc:	2303      	movs	r3, #3
 800d1ce:	e007      	b.n	800d1e0 <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	681b      	ldr	r3, [r3, #0]
 800d1d4:	68db      	ldr	r3, [r3, #12]
 800d1d6:	f003 0320 	and.w	r3, r3, #32
 800d1da:	2b00      	cmp	r3, #0
 800d1dc:	d0ee      	beq.n	800d1bc <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 800d1de:	2300      	movs	r3, #0
}
 800d1e0:	4618      	mov	r0, r3
 800d1e2:	3710      	adds	r7, #16
 800d1e4:	46bd      	mov	sp, r7
 800d1e6:	bd80      	pop	{r7, pc}

0800d1e8 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800d1e8:	b580      	push	{r7, lr}
 800d1ea:	b084      	sub	sp, #16
 800d1ec:	af00      	add	r7, sp, #0
 800d1ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d1f0:	2300      	movs	r3, #0
 800d1f2:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	681b      	ldr	r3, [r3, #0]
 800d1f8:	68db      	ldr	r3, [r3, #12]
 800d1fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	d120      	bne.n	800d244 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	681b      	ldr	r3, [r3, #0]
 800d206:	f04f 32ff 	mov.w	r2, #4294967295
 800d20a:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800d20c:	f7fb ffc6 	bl	800919c <HAL_GetTick>
 800d210:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800d212:	e00d      	b.n	800d230 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800d214:	f7fb ffc2 	bl	800919c <HAL_GetTick>
 800d218:	4602      	mov	r2, r0
 800d21a:	68bb      	ldr	r3, [r7, #8]
 800d21c:	1ad3      	subs	r3, r2, r3
 800d21e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800d222:	d905      	bls.n	800d230 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 800d224:	2303      	movs	r3, #3
 800d226:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	2203      	movs	r2, #3
 800d22c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	681b      	ldr	r3, [r3, #0]
 800d234:	68db      	ldr	r3, [r3, #12]
 800d236:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d23a:	2b00      	cmp	r3, #0
 800d23c:	d102      	bne.n	800d244 <RTC_EnterInitMode+0x5c>
 800d23e:	7bfb      	ldrb	r3, [r7, #15]
 800d240:	2b03      	cmp	r3, #3
 800d242:	d1e7      	bne.n	800d214 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 800d244:	7bfb      	ldrb	r3, [r7, #15]
}
 800d246:	4618      	mov	r0, r3
 800d248:	3710      	adds	r7, #16
 800d24a:	46bd      	mov	sp, r7
 800d24c:	bd80      	pop	{r7, pc}
	...

0800d250 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800d250:	b580      	push	{r7, lr}
 800d252:	b084      	sub	sp, #16
 800d254:	af00      	add	r7, sp, #0
 800d256:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800d258:	2300      	movs	r3, #0
 800d25a:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 800d25c:	4b1a      	ldr	r3, [pc, #104]	; (800d2c8 <RTC_ExitInitMode+0x78>)
 800d25e:	68db      	ldr	r3, [r3, #12]
 800d260:	4a19      	ldr	r2, [pc, #100]	; (800d2c8 <RTC_ExitInitMode+0x78>)
 800d262:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d266:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800d268:	4b17      	ldr	r3, [pc, #92]	; (800d2c8 <RTC_ExitInitMode+0x78>)
 800d26a:	689b      	ldr	r3, [r3, #8]
 800d26c:	f003 0320 	and.w	r3, r3, #32
 800d270:	2b00      	cmp	r3, #0
 800d272:	d10c      	bne.n	800d28e <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800d274:	6878      	ldr	r0, [r7, #4]
 800d276:	f7ff ff91 	bl	800d19c <HAL_RTC_WaitForSynchro>
 800d27a:	4603      	mov	r3, r0
 800d27c:	2b00      	cmp	r3, #0
 800d27e:	d01e      	beq.n	800d2be <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	2203      	movs	r2, #3
 800d284:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800d288:	2303      	movs	r3, #3
 800d28a:	73fb      	strb	r3, [r7, #15]
 800d28c:	e017      	b.n	800d2be <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800d28e:	4b0e      	ldr	r3, [pc, #56]	; (800d2c8 <RTC_ExitInitMode+0x78>)
 800d290:	689b      	ldr	r3, [r3, #8]
 800d292:	4a0d      	ldr	r2, [pc, #52]	; (800d2c8 <RTC_ExitInitMode+0x78>)
 800d294:	f023 0320 	bic.w	r3, r3, #32
 800d298:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800d29a:	6878      	ldr	r0, [r7, #4]
 800d29c:	f7ff ff7e 	bl	800d19c <HAL_RTC_WaitForSynchro>
 800d2a0:	4603      	mov	r3, r0
 800d2a2:	2b00      	cmp	r3, #0
 800d2a4:	d005      	beq.n	800d2b2 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	2203      	movs	r2, #3
 800d2aa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800d2ae:	2303      	movs	r3, #3
 800d2b0:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800d2b2:	4b05      	ldr	r3, [pc, #20]	; (800d2c8 <RTC_ExitInitMode+0x78>)
 800d2b4:	689b      	ldr	r3, [r3, #8]
 800d2b6:	4a04      	ldr	r2, [pc, #16]	; (800d2c8 <RTC_ExitInitMode+0x78>)
 800d2b8:	f043 0320 	orr.w	r3, r3, #32
 800d2bc:	6093      	str	r3, [r2, #8]
  }

  return status;
 800d2be:	7bfb      	ldrb	r3, [r7, #15]
}
 800d2c0:	4618      	mov	r0, r3
 800d2c2:	3710      	adds	r7, #16
 800d2c4:	46bd      	mov	sp, r7
 800d2c6:	bd80      	pop	{r7, pc}
 800d2c8:	40002800 	.word	0x40002800

0800d2cc <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800d2cc:	b480      	push	{r7}
 800d2ce:	b085      	sub	sp, #20
 800d2d0:	af00      	add	r7, sp, #0
 800d2d2:	4603      	mov	r3, r0
 800d2d4:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800d2d6:	2300      	movs	r3, #0
 800d2d8:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 800d2da:	79fb      	ldrb	r3, [r7, #7]
 800d2dc:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 800d2de:	e005      	b.n	800d2ec <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 800d2e0:	68fb      	ldr	r3, [r7, #12]
 800d2e2:	3301      	adds	r3, #1
 800d2e4:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 800d2e6:	7afb      	ldrb	r3, [r7, #11]
 800d2e8:	3b0a      	subs	r3, #10
 800d2ea:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 800d2ec:	7afb      	ldrb	r3, [r7, #11]
 800d2ee:	2b09      	cmp	r3, #9
 800d2f0:	d8f6      	bhi.n	800d2e0 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 800d2f2:	68fb      	ldr	r3, [r7, #12]
 800d2f4:	b2db      	uxtb	r3, r3
 800d2f6:	011b      	lsls	r3, r3, #4
 800d2f8:	b2da      	uxtb	r2, r3
 800d2fa:	7afb      	ldrb	r3, [r7, #11]
 800d2fc:	4313      	orrs	r3, r2
 800d2fe:	b2db      	uxtb	r3, r3
}
 800d300:	4618      	mov	r0, r3
 800d302:	3714      	adds	r7, #20
 800d304:	46bd      	mov	sp, r7
 800d306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d30a:	4770      	bx	lr

0800d30c <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800d30c:	b480      	push	{r7}
 800d30e:	b085      	sub	sp, #20
 800d310:	af00      	add	r7, sp, #0
 800d312:	4603      	mov	r3, r0
 800d314:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800d316:	79fb      	ldrb	r3, [r7, #7]
 800d318:	091b      	lsrs	r3, r3, #4
 800d31a:	b2db      	uxtb	r3, r3
 800d31c:	461a      	mov	r2, r3
 800d31e:	0092      	lsls	r2, r2, #2
 800d320:	4413      	add	r3, r2
 800d322:	005b      	lsls	r3, r3, #1
 800d324:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 800d326:	79fb      	ldrb	r3, [r7, #7]
 800d328:	f003 030f 	and.w	r3, r3, #15
 800d32c:	b2da      	uxtb	r2, r3
 800d32e:	7bfb      	ldrb	r3, [r7, #15]
 800d330:	4413      	add	r3, r2
 800d332:	b2db      	uxtb	r3, r3
}
 800d334:	4618      	mov	r0, r3
 800d336:	3714      	adds	r7, #20
 800d338:	46bd      	mov	sp, r7
 800d33a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d33e:	4770      	bx	lr

0800d340 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800d340:	b580      	push	{r7, lr}
 800d342:	b088      	sub	sp, #32
 800d344:	af00      	add	r7, sp, #0
 800d346:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800d348:	687b      	ldr	r3, [r7, #4]
 800d34a:	2b00      	cmp	r3, #0
 800d34c:	d101      	bne.n	800d352 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 800d34e:	2301      	movs	r3, #1
 800d350:	e155      	b.n	800d5fe <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 800d352:	687b      	ldr	r3, [r7, #4]
 800d354:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 800d358:	b2db      	uxtb	r3, r3
 800d35a:	2b00      	cmp	r3, #0
 800d35c:	d106      	bne.n	800d36c <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800d35e:	687b      	ldr	r3, [r7, #4]
 800d360:	2200      	movs	r2, #0
 800d362:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800d366:	6878      	ldr	r0, [r7, #4]
 800d368:	f7fa fada 	bl	8007920 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 800d36c:	6878      	ldr	r0, [r7, #4]
 800d36e:	f000 f959 	bl	800d624 <SAI_Disable>
 800d372:	4603      	mov	r3, r0
 800d374:	2b00      	cmp	r3, #0
 800d376:	d001      	beq.n	800d37c <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 800d378:	2301      	movs	r3, #1
 800d37a:	e140      	b.n	800d5fe <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	2202      	movs	r2, #2
 800d380:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	68db      	ldr	r3, [r3, #12]
 800d388:	2b02      	cmp	r3, #2
 800d38a:	d00c      	beq.n	800d3a6 <HAL_SAI_Init+0x66>
 800d38c:	2b02      	cmp	r3, #2
 800d38e:	d80d      	bhi.n	800d3ac <HAL_SAI_Init+0x6c>
 800d390:	2b00      	cmp	r3, #0
 800d392:	d002      	beq.n	800d39a <HAL_SAI_Init+0x5a>
 800d394:	2b01      	cmp	r3, #1
 800d396:	d003      	beq.n	800d3a0 <HAL_SAI_Init+0x60>
 800d398:	e008      	b.n	800d3ac <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 800d39a:	2300      	movs	r3, #0
 800d39c:	61fb      	str	r3, [r7, #28]
      break;
 800d39e:	e008      	b.n	800d3b2 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800d3a0:	2310      	movs	r3, #16
 800d3a2:	61fb      	str	r3, [r7, #28]
      break;
 800d3a4:	e005      	b.n	800d3b2 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800d3a6:	2320      	movs	r3, #32
 800d3a8:	61fb      	str	r3, [r7, #28]
      break;
 800d3aa:	e002      	b.n	800d3b2 <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 800d3ac:	2300      	movs	r3, #0
 800d3ae:	61fb      	str	r3, [r7, #28]
      break;
 800d3b0:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	689b      	ldr	r3, [r3, #8]
 800d3b6:	2b03      	cmp	r3, #3
 800d3b8:	d81d      	bhi.n	800d3f6 <HAL_SAI_Init+0xb6>
 800d3ba:	a201      	add	r2, pc, #4	; (adr r2, 800d3c0 <HAL_SAI_Init+0x80>)
 800d3bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d3c0:	0800d3d1 	.word	0x0800d3d1
 800d3c4:	0800d3d7 	.word	0x0800d3d7
 800d3c8:	0800d3df 	.word	0x0800d3df
 800d3cc:	0800d3e7 	.word	0x0800d3e7
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 800d3d0:	2300      	movs	r3, #0
 800d3d2:	617b      	str	r3, [r7, #20]
      break;
 800d3d4:	e012      	b.n	800d3fc <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800d3d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d3da:	617b      	str	r3, [r7, #20]
      break;
 800d3dc:	e00e      	b.n	800d3fc <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800d3de:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800d3e2:	617b      	str	r3, [r7, #20]
      break;
 800d3e4:	e00a      	b.n	800d3fc <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800d3e6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800d3ea:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800d3ec:	69fb      	ldr	r3, [r7, #28]
 800d3ee:	f043 0301 	orr.w	r3, r3, #1
 800d3f2:	61fb      	str	r3, [r7, #28]
      break;
 800d3f4:	e002      	b.n	800d3fc <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 800d3f6:	2300      	movs	r3, #0
 800d3f8:	617b      	str	r3, [r7, #20]
      break;
 800d3fa:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	681b      	ldr	r3, [r3, #0]
 800d400:	4a81      	ldr	r2, [pc, #516]	; (800d608 <HAL_SAI_Init+0x2c8>)
 800d402:	4293      	cmp	r3, r2
 800d404:	d004      	beq.n	800d410 <HAL_SAI_Init+0xd0>
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	681b      	ldr	r3, [r3, #0]
 800d40a:	4a80      	ldr	r2, [pc, #512]	; (800d60c <HAL_SAI_Init+0x2cc>)
 800d40c:	4293      	cmp	r3, r2
 800d40e:	d103      	bne.n	800d418 <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 800d410:	4a7f      	ldr	r2, [pc, #508]	; (800d610 <HAL_SAI_Init+0x2d0>)
 800d412:	69fb      	ldr	r3, [r7, #28]
 800d414:	6013      	str	r3, [r2, #0]
 800d416:	e002      	b.n	800d41e <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 800d418:	4a7e      	ldr	r2, [pc, #504]	; (800d614 <HAL_SAI_Init+0x2d4>)
 800d41a:	69fb      	ldr	r3, [r7, #28]
 800d41c:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	69db      	ldr	r3, [r3, #28]
 800d422:	2b00      	cmp	r3, #0
 800d424:	d041      	beq.n	800d4aa <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800d426:	687b      	ldr	r3, [r7, #4]
 800d428:	681b      	ldr	r3, [r3, #0]
 800d42a:	4a77      	ldr	r2, [pc, #476]	; (800d608 <HAL_SAI_Init+0x2c8>)
 800d42c:	4293      	cmp	r3, r2
 800d42e:	d004      	beq.n	800d43a <HAL_SAI_Init+0xfa>
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	681b      	ldr	r3, [r3, #0]
 800d434:	4a75      	ldr	r2, [pc, #468]	; (800d60c <HAL_SAI_Init+0x2cc>)
 800d436:	4293      	cmp	r3, r2
 800d438:	d105      	bne.n	800d446 <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800d43a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800d43e:	f7fe fc35 	bl	800bcac <HAL_RCCEx_GetPeriphCLKFreq>
 800d442:	6138      	str	r0, [r7, #16]
 800d444:	e004      	b.n	800d450 <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800d446:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800d44a:	f7fe fc2f 	bl	800bcac <HAL_RCCEx_GetPeriphCLKFreq>
 800d44e:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 800d450:	693a      	ldr	r2, [r7, #16]
 800d452:	4613      	mov	r3, r2
 800d454:	009b      	lsls	r3, r3, #2
 800d456:	4413      	add	r3, r2
 800d458:	005b      	lsls	r3, r3, #1
 800d45a:	461a      	mov	r2, r3
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	69db      	ldr	r3, [r3, #28]
 800d460:	025b      	lsls	r3, r3, #9
 800d462:	fbb2 f3f3 	udiv	r3, r2, r3
 800d466:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 800d468:	68fb      	ldr	r3, [r7, #12]
 800d46a:	4a6b      	ldr	r2, [pc, #428]	; (800d618 <HAL_SAI_Init+0x2d8>)
 800d46c:	fba2 2303 	umull	r2, r3, r2, r3
 800d470:	08da      	lsrs	r2, r3, #3
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 800d476:	68f9      	ldr	r1, [r7, #12]
 800d478:	4b67      	ldr	r3, [pc, #412]	; (800d618 <HAL_SAI_Init+0x2d8>)
 800d47a:	fba3 2301 	umull	r2, r3, r3, r1
 800d47e:	08da      	lsrs	r2, r3, #3
 800d480:	4613      	mov	r3, r2
 800d482:	009b      	lsls	r3, r3, #2
 800d484:	4413      	add	r3, r2
 800d486:	005b      	lsls	r3, r3, #1
 800d488:	1aca      	subs	r2, r1, r3
 800d48a:	2a08      	cmp	r2, #8
 800d48c:	d904      	bls.n	800d498 <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	6a1b      	ldr	r3, [r3, #32]
 800d492:	1c5a      	adds	r2, r3, #1
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d49c:	2b04      	cmp	r3, #4
 800d49e:	d104      	bne.n	800d4aa <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	6a1b      	ldr	r3, [r3, #32]
 800d4a4:	085a      	lsrs	r2, r3, #1
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	685b      	ldr	r3, [r3, #4]
 800d4ae:	2b00      	cmp	r3, #0
 800d4b0:	d003      	beq.n	800d4ba <HAL_SAI_Init+0x17a>
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	685b      	ldr	r3, [r3, #4]
 800d4b6:	2b02      	cmp	r3, #2
 800d4b8:	d109      	bne.n	800d4ce <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d4be:	2b01      	cmp	r3, #1
 800d4c0:	d101      	bne.n	800d4c6 <HAL_SAI_Init+0x186>
 800d4c2:	2300      	movs	r3, #0
 800d4c4:	e001      	b.n	800d4ca <HAL_SAI_Init+0x18a>
 800d4c6:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d4ca:	61bb      	str	r3, [r7, #24]
 800d4cc:	e008      	b.n	800d4e0 <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d4d2:	2b01      	cmp	r3, #1
 800d4d4:	d102      	bne.n	800d4dc <HAL_SAI_Init+0x19c>
 800d4d6:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d4da:	e000      	b.n	800d4de <HAL_SAI_Init+0x19e>
 800d4dc:	2300      	movs	r3, #0
 800d4de:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	681b      	ldr	r3, [r3, #0]
 800d4e4:	6819      	ldr	r1, [r3, #0]
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	681a      	ldr	r2, [r3, #0]
 800d4ea:	4b4c      	ldr	r3, [pc, #304]	; (800d61c <HAL_SAI_Init+0x2dc>)
 800d4ec:	400b      	ands	r3, r1
 800d4ee:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	681b      	ldr	r3, [r3, #0]
 800d4f4:	6819      	ldr	r1, [r3, #0]
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	685a      	ldr	r2, [r3, #4]
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d4fe:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800d504:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d50a:	431a      	orrs	r2, r3
 800d50c:	69bb      	ldr	r3, [r7, #24]
 800d50e:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 800d510:	697b      	ldr	r3, [r7, #20]
 800d512:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          ckstr_bits | syncen_bits |                             \
 800d518:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	691b      	ldr	r3, [r3, #16]
 800d51e:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800d524:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	6a1b      	ldr	r3, [r3, #32]
 800d52a:	051b      	lsls	r3, r3, #20
 800d52c:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	681b      	ldr	r3, [r3, #0]
 800d532:	430a      	orrs	r2, r1
 800d534:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	681b      	ldr	r3, [r3, #0]
 800d53a:	685b      	ldr	r3, [r3, #4]
 800d53c:	687a      	ldr	r2, [r7, #4]
 800d53e:	6812      	ldr	r2, [r2, #0]
 800d540:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800d544:	f023 030f 	bic.w	r3, r3, #15
 800d548:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	681b      	ldr	r3, [r3, #0]
 800d54e:	6859      	ldr	r1, [r3, #4]
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	699a      	ldr	r2, [r3, #24]
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d558:	431a      	orrs	r2, r3
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d55e:	431a      	orrs	r2, r3
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	681b      	ldr	r3, [r3, #0]
 800d564:	430a      	orrs	r2, r1
 800d566:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	681b      	ldr	r3, [r3, #0]
 800d56c:	6899      	ldr	r1, [r3, #8]
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	681a      	ldr	r2, [r3, #0]
 800d572:	4b2b      	ldr	r3, [pc, #172]	; (800d620 <HAL_SAI_Init+0x2e0>)
 800d574:	400b      	ands	r3, r1
 800d576:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800d578:	687b      	ldr	r3, [r7, #4]
 800d57a:	681b      	ldr	r3, [r3, #0]
 800d57c:	6899      	ldr	r1, [r3, #8]
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d582:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800d588:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                           hsai->FrameInit.FSOffset |
 800d58e:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
                           hsai->FrameInit.FSDefinition |
 800d594:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d59a:	3b01      	subs	r3, #1
 800d59c:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800d59e:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	681b      	ldr	r3, [r3, #0]
 800d5a4:	430a      	orrs	r2, r1
 800d5a6:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	681b      	ldr	r3, [r3, #0]
 800d5ac:	68d9      	ldr	r1, [r3, #12]
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	681a      	ldr	r2, [r3, #0]
 800d5b2:	f24f 0320 	movw	r3, #61472	; 0xf020
 800d5b6:	400b      	ands	r3, r1
 800d5b8:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	681b      	ldr	r3, [r3, #0]
 800d5be:	68d9      	ldr	r1, [r3, #12]
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d5c8:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d5ce:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800d5d0:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d5d6:	3b01      	subs	r3, #1
 800d5d8:	021b      	lsls	r3, r3, #8
 800d5da:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	681b      	ldr	r3, [r3, #0]
 800d5e0:	430a      	orrs	r2, r1
 800d5e2:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	2200      	movs	r2, #0
 800d5e8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	2201      	movs	r2, #1
 800d5f0:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800d5f4:	687b      	ldr	r3, [r7, #4]
 800d5f6:	2200      	movs	r2, #0
 800d5f8:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800d5fc:	2300      	movs	r3, #0
}
 800d5fe:	4618      	mov	r0, r3
 800d600:	3720      	adds	r7, #32
 800d602:	46bd      	mov	sp, r7
 800d604:	bd80      	pop	{r7, pc}
 800d606:	bf00      	nop
 800d608:	40015404 	.word	0x40015404
 800d60c:	40015424 	.word	0x40015424
 800d610:	40015400 	.word	0x40015400
 800d614:	40015800 	.word	0x40015800
 800d618:	cccccccd 	.word	0xcccccccd
 800d61c:	ff05c010 	.word	0xff05c010
 800d620:	fff88000 	.word	0xfff88000

0800d624 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800d624:	b480      	push	{r7}
 800d626:	b085      	sub	sp, #20
 800d628:	af00      	add	r7, sp, #0
 800d62a:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 800d62c:	4b18      	ldr	r3, [pc, #96]	; (800d690 <SAI_Disable+0x6c>)
 800d62e:	681b      	ldr	r3, [r3, #0]
 800d630:	4a18      	ldr	r2, [pc, #96]	; (800d694 <SAI_Disable+0x70>)
 800d632:	fba2 2303 	umull	r2, r3, r2, r3
 800d636:	0b1b      	lsrs	r3, r3, #12
 800d638:	009b      	lsls	r3, r3, #2
 800d63a:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800d63c:	2300      	movs	r3, #0
 800d63e:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	681b      	ldr	r3, [r3, #0]
 800d644:	681a      	ldr	r2, [r3, #0]
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	681b      	ldr	r3, [r3, #0]
 800d64a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800d64e:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 800d650:	68fb      	ldr	r3, [r7, #12]
 800d652:	2b00      	cmp	r3, #0
 800d654:	d10a      	bne.n	800d66c <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800d65c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      status = HAL_TIMEOUT;
 800d666:	2303      	movs	r3, #3
 800d668:	72fb      	strb	r3, [r7, #11]
      break;
 800d66a:	e009      	b.n	800d680 <SAI_Disable+0x5c>
    }
    count--;
 800d66c:	68fb      	ldr	r3, [r7, #12]
 800d66e:	3b01      	subs	r3, #1
 800d670:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	681b      	ldr	r3, [r3, #0]
 800d676:	681b      	ldr	r3, [r3, #0]
 800d678:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800d67c:	2b00      	cmp	r3, #0
 800d67e:	d1e7      	bne.n	800d650 <SAI_Disable+0x2c>

  return status;
 800d680:	7afb      	ldrb	r3, [r7, #11]
}
 800d682:	4618      	mov	r0, r3
 800d684:	3714      	adds	r7, #20
 800d686:	46bd      	mov	sp, r7
 800d688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d68c:	4770      	bx	lr
 800d68e:	bf00      	nop
 800d690:	20000000 	.word	0x20000000
 800d694:	95cbec1b 	.word	0x95cbec1b

0800d698 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800d698:	b580      	push	{r7, lr}
 800d69a:	b084      	sub	sp, #16
 800d69c:	af00      	add	r7, sp, #0
 800d69e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	2b00      	cmp	r3, #0
 800d6a4:	d101      	bne.n	800d6aa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800d6a6:	2301      	movs	r3, #1
 800d6a8:	e095      	b.n	800d7d6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	d108      	bne.n	800d6c4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	685b      	ldr	r3, [r3, #4]
 800d6b6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d6ba:	d009      	beq.n	800d6d0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	2200      	movs	r2, #0
 800d6c0:	61da      	str	r2, [r3, #28]
 800d6c2:	e005      	b.n	800d6d0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	2200      	movs	r2, #0
 800d6c8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	2200      	movs	r2, #0
 800d6ce:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	2200      	movs	r2, #0
 800d6d4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800d6d6:	687b      	ldr	r3, [r7, #4]
 800d6d8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800d6dc:	b2db      	uxtb	r3, r3
 800d6de:	2b00      	cmp	r3, #0
 800d6e0:	d106      	bne.n	800d6f0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	2200      	movs	r2, #0
 800d6e6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800d6ea:	6878      	ldr	r0, [r7, #4]
 800d6ec:	f7fa f9ce 	bl	8007a8c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800d6f0:	687b      	ldr	r3, [r7, #4]
 800d6f2:	2202      	movs	r2, #2
 800d6f4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	681b      	ldr	r3, [r3, #0]
 800d6fc:	681a      	ldr	r2, [r3, #0]
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	681b      	ldr	r3, [r3, #0]
 800d702:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d706:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	68db      	ldr	r3, [r3, #12]
 800d70c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800d710:	d902      	bls.n	800d718 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800d712:	2300      	movs	r3, #0
 800d714:	60fb      	str	r3, [r7, #12]
 800d716:	e002      	b.n	800d71e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800d718:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800d71c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	68db      	ldr	r3, [r3, #12]
 800d722:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800d726:	d007      	beq.n	800d738 <HAL_SPI_Init+0xa0>
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	68db      	ldr	r3, [r3, #12]
 800d72c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800d730:	d002      	beq.n	800d738 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	2200      	movs	r2, #0
 800d736:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	685b      	ldr	r3, [r3, #4]
 800d73c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	689b      	ldr	r3, [r3, #8]
 800d744:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800d748:	431a      	orrs	r2, r3
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	691b      	ldr	r3, [r3, #16]
 800d74e:	f003 0302 	and.w	r3, r3, #2
 800d752:	431a      	orrs	r2, r3
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	695b      	ldr	r3, [r3, #20]
 800d758:	f003 0301 	and.w	r3, r3, #1
 800d75c:	431a      	orrs	r2, r3
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	699b      	ldr	r3, [r3, #24]
 800d762:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800d766:	431a      	orrs	r2, r3
 800d768:	687b      	ldr	r3, [r7, #4]
 800d76a:	69db      	ldr	r3, [r3, #28]
 800d76c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800d770:	431a      	orrs	r2, r3
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	6a1b      	ldr	r3, [r3, #32]
 800d776:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d77a:	ea42 0103 	orr.w	r1, r2, r3
 800d77e:	687b      	ldr	r3, [r7, #4]
 800d780:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d782:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	681b      	ldr	r3, [r3, #0]
 800d78a:	430a      	orrs	r2, r1
 800d78c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	699b      	ldr	r3, [r3, #24]
 800d792:	0c1b      	lsrs	r3, r3, #16
 800d794:	f003 0204 	and.w	r2, r3, #4
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d79c:	f003 0310 	and.w	r3, r3, #16
 800d7a0:	431a      	orrs	r2, r3
 800d7a2:	687b      	ldr	r3, [r7, #4]
 800d7a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d7a6:	f003 0308 	and.w	r3, r3, #8
 800d7aa:	431a      	orrs	r2, r3
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	68db      	ldr	r3, [r3, #12]
 800d7b0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800d7b4:	ea42 0103 	orr.w	r1, r2, r3
 800d7b8:	68fb      	ldr	r3, [r7, #12]
 800d7ba:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	681b      	ldr	r3, [r3, #0]
 800d7c2:	430a      	orrs	r2, r1
 800d7c4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800d7c6:	687b      	ldr	r3, [r7, #4]
 800d7c8:	2200      	movs	r2, #0
 800d7ca:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800d7cc:	687b      	ldr	r3, [r7, #4]
 800d7ce:	2201      	movs	r2, #1
 800d7d0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800d7d4:	2300      	movs	r3, #0
}
 800d7d6:	4618      	mov	r0, r3
 800d7d8:	3710      	adds	r7, #16
 800d7da:	46bd      	mov	sp, r7
 800d7dc:	bd80      	pop	{r7, pc}

0800d7de <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d7de:	b580      	push	{r7, lr}
 800d7e0:	b082      	sub	sp, #8
 800d7e2:	af00      	add	r7, sp, #0
 800d7e4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	2b00      	cmp	r3, #0
 800d7ea:	d101      	bne.n	800d7f0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d7ec:	2301      	movs	r3, #1
 800d7ee:	e040      	b.n	800d872 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d7f4:	2b00      	cmp	r3, #0
 800d7f6:	d106      	bne.n	800d806 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	2200      	movs	r2, #0
 800d7fc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d800:	6878      	ldr	r0, [r7, #4]
 800d802:	f7fb fbd3 	bl	8008fac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	2224      	movs	r2, #36	; 0x24
 800d80a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	681b      	ldr	r3, [r3, #0]
 800d810:	681a      	ldr	r2, [r3, #0]
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	681b      	ldr	r3, [r3, #0]
 800d816:	f022 0201 	bic.w	r2, r2, #1
 800d81a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d81c:	6878      	ldr	r0, [r7, #4]
 800d81e:	f000 f82d 	bl	800d87c <UART_SetConfig>
 800d822:	4603      	mov	r3, r0
 800d824:	2b01      	cmp	r3, #1
 800d826:	d101      	bne.n	800d82c <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800d828:	2301      	movs	r3, #1
 800d82a:	e022      	b.n	800d872 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d830:	2b00      	cmp	r3, #0
 800d832:	d002      	beq.n	800d83a <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800d834:	6878      	ldr	r0, [r7, #4]
 800d836:	f000 fad9 	bl	800ddec <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	681b      	ldr	r3, [r3, #0]
 800d83e:	685a      	ldr	r2, [r3, #4]
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	681b      	ldr	r3, [r3, #0]
 800d844:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800d848:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	681b      	ldr	r3, [r3, #0]
 800d84e:	689a      	ldr	r2, [r3, #8]
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	681b      	ldr	r3, [r3, #0]
 800d854:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800d858:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800d85a:	687b      	ldr	r3, [r7, #4]
 800d85c:	681b      	ldr	r3, [r3, #0]
 800d85e:	681a      	ldr	r2, [r3, #0]
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	681b      	ldr	r3, [r3, #0]
 800d864:	f042 0201 	orr.w	r2, r2, #1
 800d868:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800d86a:	6878      	ldr	r0, [r7, #4]
 800d86c:	f000 fb60 	bl	800df30 <UART_CheckIdleState>
 800d870:	4603      	mov	r3, r0
}
 800d872:	4618      	mov	r0, r3
 800d874:	3708      	adds	r7, #8
 800d876:	46bd      	mov	sp, r7
 800d878:	bd80      	pop	{r7, pc}
	...

0800d87c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d87c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d880:	b08a      	sub	sp, #40	; 0x28
 800d882:	af00      	add	r7, sp, #0
 800d884:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800d886:	2300      	movs	r3, #0
 800d888:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d88c:	68fb      	ldr	r3, [r7, #12]
 800d88e:	689a      	ldr	r2, [r3, #8]
 800d890:	68fb      	ldr	r3, [r7, #12]
 800d892:	691b      	ldr	r3, [r3, #16]
 800d894:	431a      	orrs	r2, r3
 800d896:	68fb      	ldr	r3, [r7, #12]
 800d898:	695b      	ldr	r3, [r3, #20]
 800d89a:	431a      	orrs	r2, r3
 800d89c:	68fb      	ldr	r3, [r7, #12]
 800d89e:	69db      	ldr	r3, [r3, #28]
 800d8a0:	4313      	orrs	r3, r2
 800d8a2:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d8a4:	68fb      	ldr	r3, [r7, #12]
 800d8a6:	681b      	ldr	r3, [r3, #0]
 800d8a8:	681a      	ldr	r2, [r3, #0]
 800d8aa:	4ba4      	ldr	r3, [pc, #656]	; (800db3c <UART_SetConfig+0x2c0>)
 800d8ac:	4013      	ands	r3, r2
 800d8ae:	68fa      	ldr	r2, [r7, #12]
 800d8b0:	6812      	ldr	r2, [r2, #0]
 800d8b2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800d8b4:	430b      	orrs	r3, r1
 800d8b6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d8b8:	68fb      	ldr	r3, [r7, #12]
 800d8ba:	681b      	ldr	r3, [r3, #0]
 800d8bc:	685b      	ldr	r3, [r3, #4]
 800d8be:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800d8c2:	68fb      	ldr	r3, [r7, #12]
 800d8c4:	68da      	ldr	r2, [r3, #12]
 800d8c6:	68fb      	ldr	r3, [r7, #12]
 800d8c8:	681b      	ldr	r3, [r3, #0]
 800d8ca:	430a      	orrs	r2, r1
 800d8cc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800d8ce:	68fb      	ldr	r3, [r7, #12]
 800d8d0:	699b      	ldr	r3, [r3, #24]
 800d8d2:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800d8d4:	68fb      	ldr	r3, [r7, #12]
 800d8d6:	681b      	ldr	r3, [r3, #0]
 800d8d8:	4a99      	ldr	r2, [pc, #612]	; (800db40 <UART_SetConfig+0x2c4>)
 800d8da:	4293      	cmp	r3, r2
 800d8dc:	d004      	beq.n	800d8e8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800d8de:	68fb      	ldr	r3, [r7, #12]
 800d8e0:	6a1b      	ldr	r3, [r3, #32]
 800d8e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d8e4:	4313      	orrs	r3, r2
 800d8e6:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d8e8:	68fb      	ldr	r3, [r7, #12]
 800d8ea:	681b      	ldr	r3, [r3, #0]
 800d8ec:	689b      	ldr	r3, [r3, #8]
 800d8ee:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800d8f2:	68fb      	ldr	r3, [r7, #12]
 800d8f4:	681b      	ldr	r3, [r3, #0]
 800d8f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d8f8:	430a      	orrs	r2, r1
 800d8fa:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d8fc:	68fb      	ldr	r3, [r7, #12]
 800d8fe:	681b      	ldr	r3, [r3, #0]
 800d900:	4a90      	ldr	r2, [pc, #576]	; (800db44 <UART_SetConfig+0x2c8>)
 800d902:	4293      	cmp	r3, r2
 800d904:	d126      	bne.n	800d954 <UART_SetConfig+0xd8>
 800d906:	4b90      	ldr	r3, [pc, #576]	; (800db48 <UART_SetConfig+0x2cc>)
 800d908:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d90c:	f003 0303 	and.w	r3, r3, #3
 800d910:	2b03      	cmp	r3, #3
 800d912:	d81b      	bhi.n	800d94c <UART_SetConfig+0xd0>
 800d914:	a201      	add	r2, pc, #4	; (adr r2, 800d91c <UART_SetConfig+0xa0>)
 800d916:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d91a:	bf00      	nop
 800d91c:	0800d92d 	.word	0x0800d92d
 800d920:	0800d93d 	.word	0x0800d93d
 800d924:	0800d935 	.word	0x0800d935
 800d928:	0800d945 	.word	0x0800d945
 800d92c:	2301      	movs	r3, #1
 800d92e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d932:	e116      	b.n	800db62 <UART_SetConfig+0x2e6>
 800d934:	2302      	movs	r3, #2
 800d936:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d93a:	e112      	b.n	800db62 <UART_SetConfig+0x2e6>
 800d93c:	2304      	movs	r3, #4
 800d93e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d942:	e10e      	b.n	800db62 <UART_SetConfig+0x2e6>
 800d944:	2308      	movs	r3, #8
 800d946:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d94a:	e10a      	b.n	800db62 <UART_SetConfig+0x2e6>
 800d94c:	2310      	movs	r3, #16
 800d94e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d952:	e106      	b.n	800db62 <UART_SetConfig+0x2e6>
 800d954:	68fb      	ldr	r3, [r7, #12]
 800d956:	681b      	ldr	r3, [r3, #0]
 800d958:	4a7c      	ldr	r2, [pc, #496]	; (800db4c <UART_SetConfig+0x2d0>)
 800d95a:	4293      	cmp	r3, r2
 800d95c:	d138      	bne.n	800d9d0 <UART_SetConfig+0x154>
 800d95e:	4b7a      	ldr	r3, [pc, #488]	; (800db48 <UART_SetConfig+0x2cc>)
 800d960:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d964:	f003 030c 	and.w	r3, r3, #12
 800d968:	2b0c      	cmp	r3, #12
 800d96a:	d82d      	bhi.n	800d9c8 <UART_SetConfig+0x14c>
 800d96c:	a201      	add	r2, pc, #4	; (adr r2, 800d974 <UART_SetConfig+0xf8>)
 800d96e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d972:	bf00      	nop
 800d974:	0800d9a9 	.word	0x0800d9a9
 800d978:	0800d9c9 	.word	0x0800d9c9
 800d97c:	0800d9c9 	.word	0x0800d9c9
 800d980:	0800d9c9 	.word	0x0800d9c9
 800d984:	0800d9b9 	.word	0x0800d9b9
 800d988:	0800d9c9 	.word	0x0800d9c9
 800d98c:	0800d9c9 	.word	0x0800d9c9
 800d990:	0800d9c9 	.word	0x0800d9c9
 800d994:	0800d9b1 	.word	0x0800d9b1
 800d998:	0800d9c9 	.word	0x0800d9c9
 800d99c:	0800d9c9 	.word	0x0800d9c9
 800d9a0:	0800d9c9 	.word	0x0800d9c9
 800d9a4:	0800d9c1 	.word	0x0800d9c1
 800d9a8:	2300      	movs	r3, #0
 800d9aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d9ae:	e0d8      	b.n	800db62 <UART_SetConfig+0x2e6>
 800d9b0:	2302      	movs	r3, #2
 800d9b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d9b6:	e0d4      	b.n	800db62 <UART_SetConfig+0x2e6>
 800d9b8:	2304      	movs	r3, #4
 800d9ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d9be:	e0d0      	b.n	800db62 <UART_SetConfig+0x2e6>
 800d9c0:	2308      	movs	r3, #8
 800d9c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d9c6:	e0cc      	b.n	800db62 <UART_SetConfig+0x2e6>
 800d9c8:	2310      	movs	r3, #16
 800d9ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800d9ce:	e0c8      	b.n	800db62 <UART_SetConfig+0x2e6>
 800d9d0:	68fb      	ldr	r3, [r7, #12]
 800d9d2:	681b      	ldr	r3, [r3, #0]
 800d9d4:	4a5e      	ldr	r2, [pc, #376]	; (800db50 <UART_SetConfig+0x2d4>)
 800d9d6:	4293      	cmp	r3, r2
 800d9d8:	d125      	bne.n	800da26 <UART_SetConfig+0x1aa>
 800d9da:	4b5b      	ldr	r3, [pc, #364]	; (800db48 <UART_SetConfig+0x2cc>)
 800d9dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d9e0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800d9e4:	2b30      	cmp	r3, #48	; 0x30
 800d9e6:	d016      	beq.n	800da16 <UART_SetConfig+0x19a>
 800d9e8:	2b30      	cmp	r3, #48	; 0x30
 800d9ea:	d818      	bhi.n	800da1e <UART_SetConfig+0x1a2>
 800d9ec:	2b20      	cmp	r3, #32
 800d9ee:	d00a      	beq.n	800da06 <UART_SetConfig+0x18a>
 800d9f0:	2b20      	cmp	r3, #32
 800d9f2:	d814      	bhi.n	800da1e <UART_SetConfig+0x1a2>
 800d9f4:	2b00      	cmp	r3, #0
 800d9f6:	d002      	beq.n	800d9fe <UART_SetConfig+0x182>
 800d9f8:	2b10      	cmp	r3, #16
 800d9fa:	d008      	beq.n	800da0e <UART_SetConfig+0x192>
 800d9fc:	e00f      	b.n	800da1e <UART_SetConfig+0x1a2>
 800d9fe:	2300      	movs	r3, #0
 800da00:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800da04:	e0ad      	b.n	800db62 <UART_SetConfig+0x2e6>
 800da06:	2302      	movs	r3, #2
 800da08:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800da0c:	e0a9      	b.n	800db62 <UART_SetConfig+0x2e6>
 800da0e:	2304      	movs	r3, #4
 800da10:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800da14:	e0a5      	b.n	800db62 <UART_SetConfig+0x2e6>
 800da16:	2308      	movs	r3, #8
 800da18:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800da1c:	e0a1      	b.n	800db62 <UART_SetConfig+0x2e6>
 800da1e:	2310      	movs	r3, #16
 800da20:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800da24:	e09d      	b.n	800db62 <UART_SetConfig+0x2e6>
 800da26:	68fb      	ldr	r3, [r7, #12]
 800da28:	681b      	ldr	r3, [r3, #0]
 800da2a:	4a4a      	ldr	r2, [pc, #296]	; (800db54 <UART_SetConfig+0x2d8>)
 800da2c:	4293      	cmp	r3, r2
 800da2e:	d125      	bne.n	800da7c <UART_SetConfig+0x200>
 800da30:	4b45      	ldr	r3, [pc, #276]	; (800db48 <UART_SetConfig+0x2cc>)
 800da32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800da36:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800da3a:	2bc0      	cmp	r3, #192	; 0xc0
 800da3c:	d016      	beq.n	800da6c <UART_SetConfig+0x1f0>
 800da3e:	2bc0      	cmp	r3, #192	; 0xc0
 800da40:	d818      	bhi.n	800da74 <UART_SetConfig+0x1f8>
 800da42:	2b80      	cmp	r3, #128	; 0x80
 800da44:	d00a      	beq.n	800da5c <UART_SetConfig+0x1e0>
 800da46:	2b80      	cmp	r3, #128	; 0x80
 800da48:	d814      	bhi.n	800da74 <UART_SetConfig+0x1f8>
 800da4a:	2b00      	cmp	r3, #0
 800da4c:	d002      	beq.n	800da54 <UART_SetConfig+0x1d8>
 800da4e:	2b40      	cmp	r3, #64	; 0x40
 800da50:	d008      	beq.n	800da64 <UART_SetConfig+0x1e8>
 800da52:	e00f      	b.n	800da74 <UART_SetConfig+0x1f8>
 800da54:	2300      	movs	r3, #0
 800da56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800da5a:	e082      	b.n	800db62 <UART_SetConfig+0x2e6>
 800da5c:	2302      	movs	r3, #2
 800da5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800da62:	e07e      	b.n	800db62 <UART_SetConfig+0x2e6>
 800da64:	2304      	movs	r3, #4
 800da66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800da6a:	e07a      	b.n	800db62 <UART_SetConfig+0x2e6>
 800da6c:	2308      	movs	r3, #8
 800da6e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800da72:	e076      	b.n	800db62 <UART_SetConfig+0x2e6>
 800da74:	2310      	movs	r3, #16
 800da76:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800da7a:	e072      	b.n	800db62 <UART_SetConfig+0x2e6>
 800da7c:	68fb      	ldr	r3, [r7, #12]
 800da7e:	681b      	ldr	r3, [r3, #0]
 800da80:	4a35      	ldr	r2, [pc, #212]	; (800db58 <UART_SetConfig+0x2dc>)
 800da82:	4293      	cmp	r3, r2
 800da84:	d12a      	bne.n	800dadc <UART_SetConfig+0x260>
 800da86:	4b30      	ldr	r3, [pc, #192]	; (800db48 <UART_SetConfig+0x2cc>)
 800da88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800da8c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800da90:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800da94:	d01a      	beq.n	800dacc <UART_SetConfig+0x250>
 800da96:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800da9a:	d81b      	bhi.n	800dad4 <UART_SetConfig+0x258>
 800da9c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800daa0:	d00c      	beq.n	800dabc <UART_SetConfig+0x240>
 800daa2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800daa6:	d815      	bhi.n	800dad4 <UART_SetConfig+0x258>
 800daa8:	2b00      	cmp	r3, #0
 800daaa:	d003      	beq.n	800dab4 <UART_SetConfig+0x238>
 800daac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800dab0:	d008      	beq.n	800dac4 <UART_SetConfig+0x248>
 800dab2:	e00f      	b.n	800dad4 <UART_SetConfig+0x258>
 800dab4:	2300      	movs	r3, #0
 800dab6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800daba:	e052      	b.n	800db62 <UART_SetConfig+0x2e6>
 800dabc:	2302      	movs	r3, #2
 800dabe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800dac2:	e04e      	b.n	800db62 <UART_SetConfig+0x2e6>
 800dac4:	2304      	movs	r3, #4
 800dac6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800daca:	e04a      	b.n	800db62 <UART_SetConfig+0x2e6>
 800dacc:	2308      	movs	r3, #8
 800dace:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800dad2:	e046      	b.n	800db62 <UART_SetConfig+0x2e6>
 800dad4:	2310      	movs	r3, #16
 800dad6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800dada:	e042      	b.n	800db62 <UART_SetConfig+0x2e6>
 800dadc:	68fb      	ldr	r3, [r7, #12]
 800dade:	681b      	ldr	r3, [r3, #0]
 800dae0:	4a17      	ldr	r2, [pc, #92]	; (800db40 <UART_SetConfig+0x2c4>)
 800dae2:	4293      	cmp	r3, r2
 800dae4:	d13a      	bne.n	800db5c <UART_SetConfig+0x2e0>
 800dae6:	4b18      	ldr	r3, [pc, #96]	; (800db48 <UART_SetConfig+0x2cc>)
 800dae8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800daec:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800daf0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800daf4:	d01a      	beq.n	800db2c <UART_SetConfig+0x2b0>
 800daf6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800dafa:	d81b      	bhi.n	800db34 <UART_SetConfig+0x2b8>
 800dafc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800db00:	d00c      	beq.n	800db1c <UART_SetConfig+0x2a0>
 800db02:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800db06:	d815      	bhi.n	800db34 <UART_SetConfig+0x2b8>
 800db08:	2b00      	cmp	r3, #0
 800db0a:	d003      	beq.n	800db14 <UART_SetConfig+0x298>
 800db0c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800db10:	d008      	beq.n	800db24 <UART_SetConfig+0x2a8>
 800db12:	e00f      	b.n	800db34 <UART_SetConfig+0x2b8>
 800db14:	2300      	movs	r3, #0
 800db16:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800db1a:	e022      	b.n	800db62 <UART_SetConfig+0x2e6>
 800db1c:	2302      	movs	r3, #2
 800db1e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800db22:	e01e      	b.n	800db62 <UART_SetConfig+0x2e6>
 800db24:	2304      	movs	r3, #4
 800db26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800db2a:	e01a      	b.n	800db62 <UART_SetConfig+0x2e6>
 800db2c:	2308      	movs	r3, #8
 800db2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800db32:	e016      	b.n	800db62 <UART_SetConfig+0x2e6>
 800db34:	2310      	movs	r3, #16
 800db36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800db3a:	e012      	b.n	800db62 <UART_SetConfig+0x2e6>
 800db3c:	efff69f3 	.word	0xefff69f3
 800db40:	40008000 	.word	0x40008000
 800db44:	40013800 	.word	0x40013800
 800db48:	40021000 	.word	0x40021000
 800db4c:	40004400 	.word	0x40004400
 800db50:	40004800 	.word	0x40004800
 800db54:	40004c00 	.word	0x40004c00
 800db58:	40005000 	.word	0x40005000
 800db5c:	2310      	movs	r3, #16
 800db5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800db62:	68fb      	ldr	r3, [r7, #12]
 800db64:	681b      	ldr	r3, [r3, #0]
 800db66:	4a9f      	ldr	r2, [pc, #636]	; (800dde4 <UART_SetConfig+0x568>)
 800db68:	4293      	cmp	r3, r2
 800db6a:	d17a      	bne.n	800dc62 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800db6c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800db70:	2b08      	cmp	r3, #8
 800db72:	d824      	bhi.n	800dbbe <UART_SetConfig+0x342>
 800db74:	a201      	add	r2, pc, #4	; (adr r2, 800db7c <UART_SetConfig+0x300>)
 800db76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db7a:	bf00      	nop
 800db7c:	0800dba1 	.word	0x0800dba1
 800db80:	0800dbbf 	.word	0x0800dbbf
 800db84:	0800dba9 	.word	0x0800dba9
 800db88:	0800dbbf 	.word	0x0800dbbf
 800db8c:	0800dbaf 	.word	0x0800dbaf
 800db90:	0800dbbf 	.word	0x0800dbbf
 800db94:	0800dbbf 	.word	0x0800dbbf
 800db98:	0800dbbf 	.word	0x0800dbbf
 800db9c:	0800dbb7 	.word	0x0800dbb7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800dba0:	f7fd fd0e 	bl	800b5c0 <HAL_RCC_GetPCLK1Freq>
 800dba4:	61f8      	str	r0, [r7, #28]
        break;
 800dba6:	e010      	b.n	800dbca <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800dba8:	4b8f      	ldr	r3, [pc, #572]	; (800dde8 <UART_SetConfig+0x56c>)
 800dbaa:	61fb      	str	r3, [r7, #28]
        break;
 800dbac:	e00d      	b.n	800dbca <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800dbae:	f7fd fc6f 	bl	800b490 <HAL_RCC_GetSysClockFreq>
 800dbb2:	61f8      	str	r0, [r7, #28]
        break;
 800dbb4:	e009      	b.n	800dbca <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800dbb6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800dbba:	61fb      	str	r3, [r7, #28]
        break;
 800dbbc:	e005      	b.n	800dbca <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800dbbe:	2300      	movs	r3, #0
 800dbc0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800dbc2:	2301      	movs	r3, #1
 800dbc4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800dbc8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800dbca:	69fb      	ldr	r3, [r7, #28]
 800dbcc:	2b00      	cmp	r3, #0
 800dbce:	f000 80fb 	beq.w	800ddc8 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800dbd2:	68fb      	ldr	r3, [r7, #12]
 800dbd4:	685a      	ldr	r2, [r3, #4]
 800dbd6:	4613      	mov	r3, r2
 800dbd8:	005b      	lsls	r3, r3, #1
 800dbda:	4413      	add	r3, r2
 800dbdc:	69fa      	ldr	r2, [r7, #28]
 800dbde:	429a      	cmp	r2, r3
 800dbe0:	d305      	bcc.n	800dbee <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800dbe2:	68fb      	ldr	r3, [r7, #12]
 800dbe4:	685b      	ldr	r3, [r3, #4]
 800dbe6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800dbe8:	69fa      	ldr	r2, [r7, #28]
 800dbea:	429a      	cmp	r2, r3
 800dbec:	d903      	bls.n	800dbf6 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800dbee:	2301      	movs	r3, #1
 800dbf0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800dbf4:	e0e8      	b.n	800ddc8 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800dbf6:	69fb      	ldr	r3, [r7, #28]
 800dbf8:	2200      	movs	r2, #0
 800dbfa:	461c      	mov	r4, r3
 800dbfc:	4615      	mov	r5, r2
 800dbfe:	f04f 0200 	mov.w	r2, #0
 800dc02:	f04f 0300 	mov.w	r3, #0
 800dc06:	022b      	lsls	r3, r5, #8
 800dc08:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800dc0c:	0222      	lsls	r2, r4, #8
 800dc0e:	68f9      	ldr	r1, [r7, #12]
 800dc10:	6849      	ldr	r1, [r1, #4]
 800dc12:	0849      	lsrs	r1, r1, #1
 800dc14:	2000      	movs	r0, #0
 800dc16:	4688      	mov	r8, r1
 800dc18:	4681      	mov	r9, r0
 800dc1a:	eb12 0a08 	adds.w	sl, r2, r8
 800dc1e:	eb43 0b09 	adc.w	fp, r3, r9
 800dc22:	68fb      	ldr	r3, [r7, #12]
 800dc24:	685b      	ldr	r3, [r3, #4]
 800dc26:	2200      	movs	r2, #0
 800dc28:	603b      	str	r3, [r7, #0]
 800dc2a:	607a      	str	r2, [r7, #4]
 800dc2c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dc30:	4650      	mov	r0, sl
 800dc32:	4659      	mov	r1, fp
 800dc34:	f7f2 fb24 	bl	8000280 <__aeabi_uldivmod>
 800dc38:	4602      	mov	r2, r0
 800dc3a:	460b      	mov	r3, r1
 800dc3c:	4613      	mov	r3, r2
 800dc3e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800dc40:	69bb      	ldr	r3, [r7, #24]
 800dc42:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800dc46:	d308      	bcc.n	800dc5a <UART_SetConfig+0x3de>
 800dc48:	69bb      	ldr	r3, [r7, #24]
 800dc4a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800dc4e:	d204      	bcs.n	800dc5a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800dc50:	68fb      	ldr	r3, [r7, #12]
 800dc52:	681b      	ldr	r3, [r3, #0]
 800dc54:	69ba      	ldr	r2, [r7, #24]
 800dc56:	60da      	str	r2, [r3, #12]
 800dc58:	e0b6      	b.n	800ddc8 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800dc5a:	2301      	movs	r3, #1
 800dc5c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800dc60:	e0b2      	b.n	800ddc8 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800dc62:	68fb      	ldr	r3, [r7, #12]
 800dc64:	69db      	ldr	r3, [r3, #28]
 800dc66:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800dc6a:	d15e      	bne.n	800dd2a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800dc6c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800dc70:	2b08      	cmp	r3, #8
 800dc72:	d828      	bhi.n	800dcc6 <UART_SetConfig+0x44a>
 800dc74:	a201      	add	r2, pc, #4	; (adr r2, 800dc7c <UART_SetConfig+0x400>)
 800dc76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc7a:	bf00      	nop
 800dc7c:	0800dca1 	.word	0x0800dca1
 800dc80:	0800dca9 	.word	0x0800dca9
 800dc84:	0800dcb1 	.word	0x0800dcb1
 800dc88:	0800dcc7 	.word	0x0800dcc7
 800dc8c:	0800dcb7 	.word	0x0800dcb7
 800dc90:	0800dcc7 	.word	0x0800dcc7
 800dc94:	0800dcc7 	.word	0x0800dcc7
 800dc98:	0800dcc7 	.word	0x0800dcc7
 800dc9c:	0800dcbf 	.word	0x0800dcbf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800dca0:	f7fd fc8e 	bl	800b5c0 <HAL_RCC_GetPCLK1Freq>
 800dca4:	61f8      	str	r0, [r7, #28]
        break;
 800dca6:	e014      	b.n	800dcd2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800dca8:	f7fd fca0 	bl	800b5ec <HAL_RCC_GetPCLK2Freq>
 800dcac:	61f8      	str	r0, [r7, #28]
        break;
 800dcae:	e010      	b.n	800dcd2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800dcb0:	4b4d      	ldr	r3, [pc, #308]	; (800dde8 <UART_SetConfig+0x56c>)
 800dcb2:	61fb      	str	r3, [r7, #28]
        break;
 800dcb4:	e00d      	b.n	800dcd2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800dcb6:	f7fd fbeb 	bl	800b490 <HAL_RCC_GetSysClockFreq>
 800dcba:	61f8      	str	r0, [r7, #28]
        break;
 800dcbc:	e009      	b.n	800dcd2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800dcbe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800dcc2:	61fb      	str	r3, [r7, #28]
        break;
 800dcc4:	e005      	b.n	800dcd2 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800dcc6:	2300      	movs	r3, #0
 800dcc8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800dcca:	2301      	movs	r3, #1
 800dccc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800dcd0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800dcd2:	69fb      	ldr	r3, [r7, #28]
 800dcd4:	2b00      	cmp	r3, #0
 800dcd6:	d077      	beq.n	800ddc8 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800dcd8:	69fb      	ldr	r3, [r7, #28]
 800dcda:	005a      	lsls	r2, r3, #1
 800dcdc:	68fb      	ldr	r3, [r7, #12]
 800dcde:	685b      	ldr	r3, [r3, #4]
 800dce0:	085b      	lsrs	r3, r3, #1
 800dce2:	441a      	add	r2, r3
 800dce4:	68fb      	ldr	r3, [r7, #12]
 800dce6:	685b      	ldr	r3, [r3, #4]
 800dce8:	fbb2 f3f3 	udiv	r3, r2, r3
 800dcec:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800dcee:	69bb      	ldr	r3, [r7, #24]
 800dcf0:	2b0f      	cmp	r3, #15
 800dcf2:	d916      	bls.n	800dd22 <UART_SetConfig+0x4a6>
 800dcf4:	69bb      	ldr	r3, [r7, #24]
 800dcf6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800dcfa:	d212      	bcs.n	800dd22 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800dcfc:	69bb      	ldr	r3, [r7, #24]
 800dcfe:	b29b      	uxth	r3, r3
 800dd00:	f023 030f 	bic.w	r3, r3, #15
 800dd04:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800dd06:	69bb      	ldr	r3, [r7, #24]
 800dd08:	085b      	lsrs	r3, r3, #1
 800dd0a:	b29b      	uxth	r3, r3
 800dd0c:	f003 0307 	and.w	r3, r3, #7
 800dd10:	b29a      	uxth	r2, r3
 800dd12:	8afb      	ldrh	r3, [r7, #22]
 800dd14:	4313      	orrs	r3, r2
 800dd16:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800dd18:	68fb      	ldr	r3, [r7, #12]
 800dd1a:	681b      	ldr	r3, [r3, #0]
 800dd1c:	8afa      	ldrh	r2, [r7, #22]
 800dd1e:	60da      	str	r2, [r3, #12]
 800dd20:	e052      	b.n	800ddc8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800dd22:	2301      	movs	r3, #1
 800dd24:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800dd28:	e04e      	b.n	800ddc8 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800dd2a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800dd2e:	2b08      	cmp	r3, #8
 800dd30:	d827      	bhi.n	800dd82 <UART_SetConfig+0x506>
 800dd32:	a201      	add	r2, pc, #4	; (adr r2, 800dd38 <UART_SetConfig+0x4bc>)
 800dd34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd38:	0800dd5d 	.word	0x0800dd5d
 800dd3c:	0800dd65 	.word	0x0800dd65
 800dd40:	0800dd6d 	.word	0x0800dd6d
 800dd44:	0800dd83 	.word	0x0800dd83
 800dd48:	0800dd73 	.word	0x0800dd73
 800dd4c:	0800dd83 	.word	0x0800dd83
 800dd50:	0800dd83 	.word	0x0800dd83
 800dd54:	0800dd83 	.word	0x0800dd83
 800dd58:	0800dd7b 	.word	0x0800dd7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800dd5c:	f7fd fc30 	bl	800b5c0 <HAL_RCC_GetPCLK1Freq>
 800dd60:	61f8      	str	r0, [r7, #28]
        break;
 800dd62:	e014      	b.n	800dd8e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800dd64:	f7fd fc42 	bl	800b5ec <HAL_RCC_GetPCLK2Freq>
 800dd68:	61f8      	str	r0, [r7, #28]
        break;
 800dd6a:	e010      	b.n	800dd8e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800dd6c:	4b1e      	ldr	r3, [pc, #120]	; (800dde8 <UART_SetConfig+0x56c>)
 800dd6e:	61fb      	str	r3, [r7, #28]
        break;
 800dd70:	e00d      	b.n	800dd8e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800dd72:	f7fd fb8d 	bl	800b490 <HAL_RCC_GetSysClockFreq>
 800dd76:	61f8      	str	r0, [r7, #28]
        break;
 800dd78:	e009      	b.n	800dd8e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800dd7a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800dd7e:	61fb      	str	r3, [r7, #28]
        break;
 800dd80:	e005      	b.n	800dd8e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800dd82:	2300      	movs	r3, #0
 800dd84:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800dd86:	2301      	movs	r3, #1
 800dd88:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800dd8c:	bf00      	nop
    }

    if (pclk != 0U)
 800dd8e:	69fb      	ldr	r3, [r7, #28]
 800dd90:	2b00      	cmp	r3, #0
 800dd92:	d019      	beq.n	800ddc8 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800dd94:	68fb      	ldr	r3, [r7, #12]
 800dd96:	685b      	ldr	r3, [r3, #4]
 800dd98:	085a      	lsrs	r2, r3, #1
 800dd9a:	69fb      	ldr	r3, [r7, #28]
 800dd9c:	441a      	add	r2, r3
 800dd9e:	68fb      	ldr	r3, [r7, #12]
 800dda0:	685b      	ldr	r3, [r3, #4]
 800dda2:	fbb2 f3f3 	udiv	r3, r2, r3
 800dda6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800dda8:	69bb      	ldr	r3, [r7, #24]
 800ddaa:	2b0f      	cmp	r3, #15
 800ddac:	d909      	bls.n	800ddc2 <UART_SetConfig+0x546>
 800ddae:	69bb      	ldr	r3, [r7, #24]
 800ddb0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ddb4:	d205      	bcs.n	800ddc2 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ddb6:	69bb      	ldr	r3, [r7, #24]
 800ddb8:	b29a      	uxth	r2, r3
 800ddba:	68fb      	ldr	r3, [r7, #12]
 800ddbc:	681b      	ldr	r3, [r3, #0]
 800ddbe:	60da      	str	r2, [r3, #12]
 800ddc0:	e002      	b.n	800ddc8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800ddc2:	2301      	movs	r3, #1
 800ddc4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ddc8:	68fb      	ldr	r3, [r7, #12]
 800ddca:	2200      	movs	r2, #0
 800ddcc:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800ddce:	68fb      	ldr	r3, [r7, #12]
 800ddd0:	2200      	movs	r2, #0
 800ddd2:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800ddd4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800ddd8:	4618      	mov	r0, r3
 800ddda:	3728      	adds	r7, #40	; 0x28
 800dddc:	46bd      	mov	sp, r7
 800ddde:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800dde2:	bf00      	nop
 800dde4:	40008000 	.word	0x40008000
 800dde8:	00f42400 	.word	0x00f42400

0800ddec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ddec:	b480      	push	{r7}
 800ddee:	b083      	sub	sp, #12
 800ddf0:	af00      	add	r7, sp, #0
 800ddf2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ddf8:	f003 0301 	and.w	r3, r3, #1
 800ddfc:	2b00      	cmp	r3, #0
 800ddfe:	d00a      	beq.n	800de16 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	681b      	ldr	r3, [r3, #0]
 800de04:	685b      	ldr	r3, [r3, #4]
 800de06:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800de0a:	687b      	ldr	r3, [r7, #4]
 800de0c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	681b      	ldr	r3, [r3, #0]
 800de12:	430a      	orrs	r2, r1
 800de14:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800de16:	687b      	ldr	r3, [r7, #4]
 800de18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800de1a:	f003 0302 	and.w	r3, r3, #2
 800de1e:	2b00      	cmp	r3, #0
 800de20:	d00a      	beq.n	800de38 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800de22:	687b      	ldr	r3, [r7, #4]
 800de24:	681b      	ldr	r3, [r3, #0]
 800de26:	685b      	ldr	r3, [r3, #4]
 800de28:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	681b      	ldr	r3, [r3, #0]
 800de34:	430a      	orrs	r2, r1
 800de36:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800de3c:	f003 0304 	and.w	r3, r3, #4
 800de40:	2b00      	cmp	r3, #0
 800de42:	d00a      	beq.n	800de5a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	681b      	ldr	r3, [r3, #0]
 800de48:	685b      	ldr	r3, [r3, #4]
 800de4a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800de4e:	687b      	ldr	r3, [r7, #4]
 800de50:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	681b      	ldr	r3, [r3, #0]
 800de56:	430a      	orrs	r2, r1
 800de58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800de5e:	f003 0308 	and.w	r3, r3, #8
 800de62:	2b00      	cmp	r3, #0
 800de64:	d00a      	beq.n	800de7c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	681b      	ldr	r3, [r3, #0]
 800de6a:	685b      	ldr	r3, [r3, #4]
 800de6c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800de70:	687b      	ldr	r3, [r7, #4]
 800de72:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	681b      	ldr	r3, [r3, #0]
 800de78:	430a      	orrs	r2, r1
 800de7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800de7c:	687b      	ldr	r3, [r7, #4]
 800de7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800de80:	f003 0310 	and.w	r3, r3, #16
 800de84:	2b00      	cmp	r3, #0
 800de86:	d00a      	beq.n	800de9e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800de88:	687b      	ldr	r3, [r7, #4]
 800de8a:	681b      	ldr	r3, [r3, #0]
 800de8c:	689b      	ldr	r3, [r3, #8]
 800de8e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800de92:	687b      	ldr	r3, [r7, #4]
 800de94:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800de96:	687b      	ldr	r3, [r7, #4]
 800de98:	681b      	ldr	r3, [r3, #0]
 800de9a:	430a      	orrs	r2, r1
 800de9c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800de9e:	687b      	ldr	r3, [r7, #4]
 800dea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dea2:	f003 0320 	and.w	r3, r3, #32
 800dea6:	2b00      	cmp	r3, #0
 800dea8:	d00a      	beq.n	800dec0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	681b      	ldr	r3, [r3, #0]
 800deae:	689b      	ldr	r3, [r3, #8]
 800deb0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800deb4:	687b      	ldr	r3, [r7, #4]
 800deb6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	681b      	ldr	r3, [r3, #0]
 800debc:	430a      	orrs	r2, r1
 800debe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dec4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dec8:	2b00      	cmp	r3, #0
 800deca:	d01a      	beq.n	800df02 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	681b      	ldr	r3, [r3, #0]
 800ded0:	685b      	ldr	r3, [r3, #4]
 800ded2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800ded6:	687b      	ldr	r3, [r7, #4]
 800ded8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	681b      	ldr	r3, [r3, #0]
 800dede:	430a      	orrs	r2, r1
 800dee0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dee6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800deea:	d10a      	bne.n	800df02 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	681b      	ldr	r3, [r3, #0]
 800def0:	685b      	ldr	r3, [r3, #4]
 800def2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800defa:	687b      	ldr	r3, [r7, #4]
 800defc:	681b      	ldr	r3, [r3, #0]
 800defe:	430a      	orrs	r2, r1
 800df00:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800df06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800df0a:	2b00      	cmp	r3, #0
 800df0c:	d00a      	beq.n	800df24 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	681b      	ldr	r3, [r3, #0]
 800df12:	685b      	ldr	r3, [r3, #4]
 800df14:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	681b      	ldr	r3, [r3, #0]
 800df20:	430a      	orrs	r2, r1
 800df22:	605a      	str	r2, [r3, #4]
  }
}
 800df24:	bf00      	nop
 800df26:	370c      	adds	r7, #12
 800df28:	46bd      	mov	sp, r7
 800df2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df2e:	4770      	bx	lr

0800df30 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800df30:	b580      	push	{r7, lr}
 800df32:	b086      	sub	sp, #24
 800df34:	af02      	add	r7, sp, #8
 800df36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800df38:	687b      	ldr	r3, [r7, #4]
 800df3a:	2200      	movs	r2, #0
 800df3c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800df40:	f7fb f92c 	bl	800919c <HAL_GetTick>
 800df44:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	681b      	ldr	r3, [r3, #0]
 800df4a:	681b      	ldr	r3, [r3, #0]
 800df4c:	f003 0308 	and.w	r3, r3, #8
 800df50:	2b08      	cmp	r3, #8
 800df52:	d10e      	bne.n	800df72 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800df54:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800df58:	9300      	str	r3, [sp, #0]
 800df5a:	68fb      	ldr	r3, [r7, #12]
 800df5c:	2200      	movs	r2, #0
 800df5e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800df62:	6878      	ldr	r0, [r7, #4]
 800df64:	f000 f82d 	bl	800dfc2 <UART_WaitOnFlagUntilTimeout>
 800df68:	4603      	mov	r3, r0
 800df6a:	2b00      	cmp	r3, #0
 800df6c:	d001      	beq.n	800df72 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800df6e:	2303      	movs	r3, #3
 800df70:	e023      	b.n	800dfba <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800df72:	687b      	ldr	r3, [r7, #4]
 800df74:	681b      	ldr	r3, [r3, #0]
 800df76:	681b      	ldr	r3, [r3, #0]
 800df78:	f003 0304 	and.w	r3, r3, #4
 800df7c:	2b04      	cmp	r3, #4
 800df7e:	d10e      	bne.n	800df9e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800df80:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800df84:	9300      	str	r3, [sp, #0]
 800df86:	68fb      	ldr	r3, [r7, #12]
 800df88:	2200      	movs	r2, #0
 800df8a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800df8e:	6878      	ldr	r0, [r7, #4]
 800df90:	f000 f817 	bl	800dfc2 <UART_WaitOnFlagUntilTimeout>
 800df94:	4603      	mov	r3, r0
 800df96:	2b00      	cmp	r3, #0
 800df98:	d001      	beq.n	800df9e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800df9a:	2303      	movs	r3, #3
 800df9c:	e00d      	b.n	800dfba <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800df9e:	687b      	ldr	r3, [r7, #4]
 800dfa0:	2220      	movs	r2, #32
 800dfa2:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	2220      	movs	r2, #32
 800dfa8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	2200      	movs	r2, #0
 800dfae:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	2200      	movs	r2, #0
 800dfb4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800dfb8:	2300      	movs	r3, #0
}
 800dfba:	4618      	mov	r0, r3
 800dfbc:	3710      	adds	r7, #16
 800dfbe:	46bd      	mov	sp, r7
 800dfc0:	bd80      	pop	{r7, pc}

0800dfc2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800dfc2:	b580      	push	{r7, lr}
 800dfc4:	b09c      	sub	sp, #112	; 0x70
 800dfc6:	af00      	add	r7, sp, #0
 800dfc8:	60f8      	str	r0, [r7, #12]
 800dfca:	60b9      	str	r1, [r7, #8]
 800dfcc:	603b      	str	r3, [r7, #0]
 800dfce:	4613      	mov	r3, r2
 800dfd0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800dfd2:	e0a5      	b.n	800e120 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800dfd4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800dfd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dfda:	f000 80a1 	beq.w	800e120 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800dfde:	f7fb f8dd 	bl	800919c <HAL_GetTick>
 800dfe2:	4602      	mov	r2, r0
 800dfe4:	683b      	ldr	r3, [r7, #0]
 800dfe6:	1ad3      	subs	r3, r2, r3
 800dfe8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800dfea:	429a      	cmp	r2, r3
 800dfec:	d302      	bcc.n	800dff4 <UART_WaitOnFlagUntilTimeout+0x32>
 800dfee:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800dff0:	2b00      	cmp	r3, #0
 800dff2:	d13e      	bne.n	800e072 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800dff4:	68fb      	ldr	r3, [r7, #12]
 800dff6:	681b      	ldr	r3, [r3, #0]
 800dff8:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dffa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800dffc:	e853 3f00 	ldrex	r3, [r3]
 800e000:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800e002:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e004:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800e008:	667b      	str	r3, [r7, #100]	; 0x64
 800e00a:	68fb      	ldr	r3, [r7, #12]
 800e00c:	681b      	ldr	r3, [r3, #0]
 800e00e:	461a      	mov	r2, r3
 800e010:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800e012:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e014:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e016:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e018:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800e01a:	e841 2300 	strex	r3, r2, [r1]
 800e01e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800e020:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e022:	2b00      	cmp	r3, #0
 800e024:	d1e6      	bne.n	800dff4 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e026:	68fb      	ldr	r3, [r7, #12]
 800e028:	681b      	ldr	r3, [r3, #0]
 800e02a:	3308      	adds	r3, #8
 800e02c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e02e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e030:	e853 3f00 	ldrex	r3, [r3]
 800e034:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800e036:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e038:	f023 0301 	bic.w	r3, r3, #1
 800e03c:	663b      	str	r3, [r7, #96]	; 0x60
 800e03e:	68fb      	ldr	r3, [r7, #12]
 800e040:	681b      	ldr	r3, [r3, #0]
 800e042:	3308      	adds	r3, #8
 800e044:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800e046:	64ba      	str	r2, [r7, #72]	; 0x48
 800e048:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e04a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e04c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e04e:	e841 2300 	strex	r3, r2, [r1]
 800e052:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800e054:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e056:	2b00      	cmp	r3, #0
 800e058:	d1e5      	bne.n	800e026 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800e05a:	68fb      	ldr	r3, [r7, #12]
 800e05c:	2220      	movs	r2, #32
 800e05e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800e060:	68fb      	ldr	r3, [r7, #12]
 800e062:	2220      	movs	r2, #32
 800e064:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800e066:	68fb      	ldr	r3, [r7, #12]
 800e068:	2200      	movs	r2, #0
 800e06a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800e06e:	2303      	movs	r3, #3
 800e070:	e067      	b.n	800e142 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800e072:	68fb      	ldr	r3, [r7, #12]
 800e074:	681b      	ldr	r3, [r3, #0]
 800e076:	681b      	ldr	r3, [r3, #0]
 800e078:	f003 0304 	and.w	r3, r3, #4
 800e07c:	2b00      	cmp	r3, #0
 800e07e:	d04f      	beq.n	800e120 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800e080:	68fb      	ldr	r3, [r7, #12]
 800e082:	681b      	ldr	r3, [r3, #0]
 800e084:	69db      	ldr	r3, [r3, #28]
 800e086:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e08a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e08e:	d147      	bne.n	800e120 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e090:	68fb      	ldr	r3, [r7, #12]
 800e092:	681b      	ldr	r3, [r3, #0]
 800e094:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e098:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800e09a:	68fb      	ldr	r3, [r7, #12]
 800e09c:	681b      	ldr	r3, [r3, #0]
 800e09e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e0a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e0a2:	e853 3f00 	ldrex	r3, [r3]
 800e0a6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800e0a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e0aa:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800e0ae:	66fb      	str	r3, [r7, #108]	; 0x6c
 800e0b0:	68fb      	ldr	r3, [r7, #12]
 800e0b2:	681b      	ldr	r3, [r3, #0]
 800e0b4:	461a      	mov	r2, r3
 800e0b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e0b8:	637b      	str	r3, [r7, #52]	; 0x34
 800e0ba:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e0bc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800e0be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e0c0:	e841 2300 	strex	r3, r2, [r1]
 800e0c4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800e0c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e0c8:	2b00      	cmp	r3, #0
 800e0ca:	d1e6      	bne.n	800e09a <UART_WaitOnFlagUntilTimeout+0xd8>
#endif
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e0cc:	68fb      	ldr	r3, [r7, #12]
 800e0ce:	681b      	ldr	r3, [r3, #0]
 800e0d0:	3308      	adds	r3, #8
 800e0d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e0d4:	697b      	ldr	r3, [r7, #20]
 800e0d6:	e853 3f00 	ldrex	r3, [r3]
 800e0da:	613b      	str	r3, [r7, #16]
   return(result);
 800e0dc:	693b      	ldr	r3, [r7, #16]
 800e0de:	f023 0301 	bic.w	r3, r3, #1
 800e0e2:	66bb      	str	r3, [r7, #104]	; 0x68
 800e0e4:	68fb      	ldr	r3, [r7, #12]
 800e0e6:	681b      	ldr	r3, [r3, #0]
 800e0e8:	3308      	adds	r3, #8
 800e0ea:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800e0ec:	623a      	str	r2, [r7, #32]
 800e0ee:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e0f0:	69f9      	ldr	r1, [r7, #28]
 800e0f2:	6a3a      	ldr	r2, [r7, #32]
 800e0f4:	e841 2300 	strex	r3, r2, [r1]
 800e0f8:	61bb      	str	r3, [r7, #24]
   return(result);
 800e0fa:	69bb      	ldr	r3, [r7, #24]
 800e0fc:	2b00      	cmp	r3, #0
 800e0fe:	d1e5      	bne.n	800e0cc <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800e100:	68fb      	ldr	r3, [r7, #12]
 800e102:	2220      	movs	r2, #32
 800e104:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800e106:	68fb      	ldr	r3, [r7, #12]
 800e108:	2220      	movs	r2, #32
 800e10a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800e10c:	68fb      	ldr	r3, [r7, #12]
 800e10e:	2220      	movs	r2, #32
 800e110:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e114:	68fb      	ldr	r3, [r7, #12]
 800e116:	2200      	movs	r2, #0
 800e118:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800e11c:	2303      	movs	r3, #3
 800e11e:	e010      	b.n	800e142 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e120:	68fb      	ldr	r3, [r7, #12]
 800e122:	681b      	ldr	r3, [r3, #0]
 800e124:	69da      	ldr	r2, [r3, #28]
 800e126:	68bb      	ldr	r3, [r7, #8]
 800e128:	4013      	ands	r3, r2
 800e12a:	68ba      	ldr	r2, [r7, #8]
 800e12c:	429a      	cmp	r2, r3
 800e12e:	bf0c      	ite	eq
 800e130:	2301      	moveq	r3, #1
 800e132:	2300      	movne	r3, #0
 800e134:	b2db      	uxtb	r3, r3
 800e136:	461a      	mov	r2, r3
 800e138:	79fb      	ldrb	r3, [r7, #7]
 800e13a:	429a      	cmp	r2, r3
 800e13c:	f43f af4a 	beq.w	800dfd4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800e140:	2300      	movs	r3, #0
}
 800e142:	4618      	mov	r0, r3
 800e144:	3770      	adds	r7, #112	; 0x70
 800e146:	46bd      	mov	sp, r7
 800e148:	bd80      	pop	{r7, pc}
	...

0800e14c <__assert_func>:
 800e14c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e14e:	4614      	mov	r4, r2
 800e150:	461a      	mov	r2, r3
 800e152:	4b09      	ldr	r3, [pc, #36]	; (800e178 <__assert_func+0x2c>)
 800e154:	681b      	ldr	r3, [r3, #0]
 800e156:	4605      	mov	r5, r0
 800e158:	68d8      	ldr	r0, [r3, #12]
 800e15a:	b14c      	cbz	r4, 800e170 <__assert_func+0x24>
 800e15c:	4b07      	ldr	r3, [pc, #28]	; (800e17c <__assert_func+0x30>)
 800e15e:	9100      	str	r1, [sp, #0]
 800e160:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e164:	4906      	ldr	r1, [pc, #24]	; (800e180 <__assert_func+0x34>)
 800e166:	462b      	mov	r3, r5
 800e168:	f000 f814 	bl	800e194 <fiprintf>
 800e16c:	f000 fd82 	bl	800ec74 <abort>
 800e170:	4b04      	ldr	r3, [pc, #16]	; (800e184 <__assert_func+0x38>)
 800e172:	461c      	mov	r4, r3
 800e174:	e7f3      	b.n	800e15e <__assert_func+0x12>
 800e176:	bf00      	nop
 800e178:	2000000c 	.word	0x2000000c
 800e17c:	080101ec 	.word	0x080101ec
 800e180:	080101f9 	.word	0x080101f9
 800e184:	08010227 	.word	0x08010227

0800e188 <__errno>:
 800e188:	4b01      	ldr	r3, [pc, #4]	; (800e190 <__errno+0x8>)
 800e18a:	6818      	ldr	r0, [r3, #0]
 800e18c:	4770      	bx	lr
 800e18e:	bf00      	nop
 800e190:	2000000c 	.word	0x2000000c

0800e194 <fiprintf>:
 800e194:	b40e      	push	{r1, r2, r3}
 800e196:	b503      	push	{r0, r1, lr}
 800e198:	4601      	mov	r1, r0
 800e19a:	ab03      	add	r3, sp, #12
 800e19c:	4805      	ldr	r0, [pc, #20]	; (800e1b4 <fiprintf+0x20>)
 800e19e:	f853 2b04 	ldr.w	r2, [r3], #4
 800e1a2:	6800      	ldr	r0, [r0, #0]
 800e1a4:	9301      	str	r3, [sp, #4]
 800e1a6:	f000 f96b 	bl	800e480 <_vfiprintf_r>
 800e1aa:	b002      	add	sp, #8
 800e1ac:	f85d eb04 	ldr.w	lr, [sp], #4
 800e1b0:	b003      	add	sp, #12
 800e1b2:	4770      	bx	lr
 800e1b4:	2000000c 	.word	0x2000000c

0800e1b8 <__libc_init_array>:
 800e1b8:	b570      	push	{r4, r5, r6, lr}
 800e1ba:	4d0d      	ldr	r5, [pc, #52]	; (800e1f0 <__libc_init_array+0x38>)
 800e1bc:	4c0d      	ldr	r4, [pc, #52]	; (800e1f4 <__libc_init_array+0x3c>)
 800e1be:	1b64      	subs	r4, r4, r5
 800e1c0:	10a4      	asrs	r4, r4, #2
 800e1c2:	2600      	movs	r6, #0
 800e1c4:	42a6      	cmp	r6, r4
 800e1c6:	d109      	bne.n	800e1dc <__libc_init_array+0x24>
 800e1c8:	4d0b      	ldr	r5, [pc, #44]	; (800e1f8 <__libc_init_array+0x40>)
 800e1ca:	4c0c      	ldr	r4, [pc, #48]	; (800e1fc <__libc_init_array+0x44>)
 800e1cc:	f001 fa22 	bl	800f614 <_init>
 800e1d0:	1b64      	subs	r4, r4, r5
 800e1d2:	10a4      	asrs	r4, r4, #2
 800e1d4:	2600      	movs	r6, #0
 800e1d6:	42a6      	cmp	r6, r4
 800e1d8:	d105      	bne.n	800e1e6 <__libc_init_array+0x2e>
 800e1da:	bd70      	pop	{r4, r5, r6, pc}
 800e1dc:	f855 3b04 	ldr.w	r3, [r5], #4
 800e1e0:	4798      	blx	r3
 800e1e2:	3601      	adds	r6, #1
 800e1e4:	e7ee      	b.n	800e1c4 <__libc_init_array+0xc>
 800e1e6:	f855 3b04 	ldr.w	r3, [r5], #4
 800e1ea:	4798      	blx	r3
 800e1ec:	3601      	adds	r6, #1
 800e1ee:	e7f2      	b.n	800e1d6 <__libc_init_array+0x1e>
 800e1f0:	080102c8 	.word	0x080102c8
 800e1f4:	080102c8 	.word	0x080102c8
 800e1f8:	080102c8 	.word	0x080102c8
 800e1fc:	080102cc 	.word	0x080102cc

0800e200 <malloc>:
 800e200:	4b02      	ldr	r3, [pc, #8]	; (800e20c <malloc+0xc>)
 800e202:	4601      	mov	r1, r0
 800e204:	6818      	ldr	r0, [r3, #0]
 800e206:	f000 b89d 	b.w	800e344 <_malloc_r>
 800e20a:	bf00      	nop
 800e20c:	2000000c 	.word	0x2000000c

0800e210 <free>:
 800e210:	4b02      	ldr	r3, [pc, #8]	; (800e21c <free+0xc>)
 800e212:	4601      	mov	r1, r0
 800e214:	6818      	ldr	r0, [r3, #0]
 800e216:	f000 b829 	b.w	800e26c <_free_r>
 800e21a:	bf00      	nop
 800e21c:	2000000c 	.word	0x2000000c

0800e220 <memcmp>:
 800e220:	b510      	push	{r4, lr}
 800e222:	3901      	subs	r1, #1
 800e224:	4402      	add	r2, r0
 800e226:	4290      	cmp	r0, r2
 800e228:	d101      	bne.n	800e22e <memcmp+0xe>
 800e22a:	2000      	movs	r0, #0
 800e22c:	e005      	b.n	800e23a <memcmp+0x1a>
 800e22e:	7803      	ldrb	r3, [r0, #0]
 800e230:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800e234:	42a3      	cmp	r3, r4
 800e236:	d001      	beq.n	800e23c <memcmp+0x1c>
 800e238:	1b18      	subs	r0, r3, r4
 800e23a:	bd10      	pop	{r4, pc}
 800e23c:	3001      	adds	r0, #1
 800e23e:	e7f2      	b.n	800e226 <memcmp+0x6>

0800e240 <memcpy>:
 800e240:	440a      	add	r2, r1
 800e242:	4291      	cmp	r1, r2
 800e244:	f100 33ff 	add.w	r3, r0, #4294967295
 800e248:	d100      	bne.n	800e24c <memcpy+0xc>
 800e24a:	4770      	bx	lr
 800e24c:	b510      	push	{r4, lr}
 800e24e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e252:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e256:	4291      	cmp	r1, r2
 800e258:	d1f9      	bne.n	800e24e <memcpy+0xe>
 800e25a:	bd10      	pop	{r4, pc}

0800e25c <memset>:
 800e25c:	4402      	add	r2, r0
 800e25e:	4603      	mov	r3, r0
 800e260:	4293      	cmp	r3, r2
 800e262:	d100      	bne.n	800e266 <memset+0xa>
 800e264:	4770      	bx	lr
 800e266:	f803 1b01 	strb.w	r1, [r3], #1
 800e26a:	e7f9      	b.n	800e260 <memset+0x4>

0800e26c <_free_r>:
 800e26c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e26e:	2900      	cmp	r1, #0
 800e270:	d044      	beq.n	800e2fc <_free_r+0x90>
 800e272:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e276:	9001      	str	r0, [sp, #4]
 800e278:	2b00      	cmp	r3, #0
 800e27a:	f1a1 0404 	sub.w	r4, r1, #4
 800e27e:	bfb8      	it	lt
 800e280:	18e4      	addlt	r4, r4, r3
 800e282:	f000 ff39 	bl	800f0f8 <__malloc_lock>
 800e286:	4a1e      	ldr	r2, [pc, #120]	; (800e300 <_free_r+0x94>)
 800e288:	9801      	ldr	r0, [sp, #4]
 800e28a:	6813      	ldr	r3, [r2, #0]
 800e28c:	b933      	cbnz	r3, 800e29c <_free_r+0x30>
 800e28e:	6063      	str	r3, [r4, #4]
 800e290:	6014      	str	r4, [r2, #0]
 800e292:	b003      	add	sp, #12
 800e294:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e298:	f000 bf34 	b.w	800f104 <__malloc_unlock>
 800e29c:	42a3      	cmp	r3, r4
 800e29e:	d908      	bls.n	800e2b2 <_free_r+0x46>
 800e2a0:	6825      	ldr	r5, [r4, #0]
 800e2a2:	1961      	adds	r1, r4, r5
 800e2a4:	428b      	cmp	r3, r1
 800e2a6:	bf01      	itttt	eq
 800e2a8:	6819      	ldreq	r1, [r3, #0]
 800e2aa:	685b      	ldreq	r3, [r3, #4]
 800e2ac:	1949      	addeq	r1, r1, r5
 800e2ae:	6021      	streq	r1, [r4, #0]
 800e2b0:	e7ed      	b.n	800e28e <_free_r+0x22>
 800e2b2:	461a      	mov	r2, r3
 800e2b4:	685b      	ldr	r3, [r3, #4]
 800e2b6:	b10b      	cbz	r3, 800e2bc <_free_r+0x50>
 800e2b8:	42a3      	cmp	r3, r4
 800e2ba:	d9fa      	bls.n	800e2b2 <_free_r+0x46>
 800e2bc:	6811      	ldr	r1, [r2, #0]
 800e2be:	1855      	adds	r5, r2, r1
 800e2c0:	42a5      	cmp	r5, r4
 800e2c2:	d10b      	bne.n	800e2dc <_free_r+0x70>
 800e2c4:	6824      	ldr	r4, [r4, #0]
 800e2c6:	4421      	add	r1, r4
 800e2c8:	1854      	adds	r4, r2, r1
 800e2ca:	42a3      	cmp	r3, r4
 800e2cc:	6011      	str	r1, [r2, #0]
 800e2ce:	d1e0      	bne.n	800e292 <_free_r+0x26>
 800e2d0:	681c      	ldr	r4, [r3, #0]
 800e2d2:	685b      	ldr	r3, [r3, #4]
 800e2d4:	6053      	str	r3, [r2, #4]
 800e2d6:	4421      	add	r1, r4
 800e2d8:	6011      	str	r1, [r2, #0]
 800e2da:	e7da      	b.n	800e292 <_free_r+0x26>
 800e2dc:	d902      	bls.n	800e2e4 <_free_r+0x78>
 800e2de:	230c      	movs	r3, #12
 800e2e0:	6003      	str	r3, [r0, #0]
 800e2e2:	e7d6      	b.n	800e292 <_free_r+0x26>
 800e2e4:	6825      	ldr	r5, [r4, #0]
 800e2e6:	1961      	adds	r1, r4, r5
 800e2e8:	428b      	cmp	r3, r1
 800e2ea:	bf04      	itt	eq
 800e2ec:	6819      	ldreq	r1, [r3, #0]
 800e2ee:	685b      	ldreq	r3, [r3, #4]
 800e2f0:	6063      	str	r3, [r4, #4]
 800e2f2:	bf04      	itt	eq
 800e2f4:	1949      	addeq	r1, r1, r5
 800e2f6:	6021      	streq	r1, [r4, #0]
 800e2f8:	6054      	str	r4, [r2, #4]
 800e2fa:	e7ca      	b.n	800e292 <_free_r+0x26>
 800e2fc:	b003      	add	sp, #12
 800e2fe:	bd30      	pop	{r4, r5, pc}
 800e300:	200004f4 	.word	0x200004f4

0800e304 <sbrk_aligned>:
 800e304:	b570      	push	{r4, r5, r6, lr}
 800e306:	4e0e      	ldr	r6, [pc, #56]	; (800e340 <sbrk_aligned+0x3c>)
 800e308:	460c      	mov	r4, r1
 800e30a:	6831      	ldr	r1, [r6, #0]
 800e30c:	4605      	mov	r5, r0
 800e30e:	b911      	cbnz	r1, 800e316 <sbrk_aligned+0x12>
 800e310:	f000 fb92 	bl	800ea38 <_sbrk_r>
 800e314:	6030      	str	r0, [r6, #0]
 800e316:	4621      	mov	r1, r4
 800e318:	4628      	mov	r0, r5
 800e31a:	f000 fb8d 	bl	800ea38 <_sbrk_r>
 800e31e:	1c43      	adds	r3, r0, #1
 800e320:	d00a      	beq.n	800e338 <sbrk_aligned+0x34>
 800e322:	1cc4      	adds	r4, r0, #3
 800e324:	f024 0403 	bic.w	r4, r4, #3
 800e328:	42a0      	cmp	r0, r4
 800e32a:	d007      	beq.n	800e33c <sbrk_aligned+0x38>
 800e32c:	1a21      	subs	r1, r4, r0
 800e32e:	4628      	mov	r0, r5
 800e330:	f000 fb82 	bl	800ea38 <_sbrk_r>
 800e334:	3001      	adds	r0, #1
 800e336:	d101      	bne.n	800e33c <sbrk_aligned+0x38>
 800e338:	f04f 34ff 	mov.w	r4, #4294967295
 800e33c:	4620      	mov	r0, r4
 800e33e:	bd70      	pop	{r4, r5, r6, pc}
 800e340:	200004f8 	.word	0x200004f8

0800e344 <_malloc_r>:
 800e344:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e348:	1ccd      	adds	r5, r1, #3
 800e34a:	f025 0503 	bic.w	r5, r5, #3
 800e34e:	3508      	adds	r5, #8
 800e350:	2d0c      	cmp	r5, #12
 800e352:	bf38      	it	cc
 800e354:	250c      	movcc	r5, #12
 800e356:	2d00      	cmp	r5, #0
 800e358:	4607      	mov	r7, r0
 800e35a:	db01      	blt.n	800e360 <_malloc_r+0x1c>
 800e35c:	42a9      	cmp	r1, r5
 800e35e:	d905      	bls.n	800e36c <_malloc_r+0x28>
 800e360:	230c      	movs	r3, #12
 800e362:	603b      	str	r3, [r7, #0]
 800e364:	2600      	movs	r6, #0
 800e366:	4630      	mov	r0, r6
 800e368:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e36c:	4e2e      	ldr	r6, [pc, #184]	; (800e428 <_malloc_r+0xe4>)
 800e36e:	f000 fec3 	bl	800f0f8 <__malloc_lock>
 800e372:	6833      	ldr	r3, [r6, #0]
 800e374:	461c      	mov	r4, r3
 800e376:	bb34      	cbnz	r4, 800e3c6 <_malloc_r+0x82>
 800e378:	4629      	mov	r1, r5
 800e37a:	4638      	mov	r0, r7
 800e37c:	f7ff ffc2 	bl	800e304 <sbrk_aligned>
 800e380:	1c43      	adds	r3, r0, #1
 800e382:	4604      	mov	r4, r0
 800e384:	d14d      	bne.n	800e422 <_malloc_r+0xde>
 800e386:	6834      	ldr	r4, [r6, #0]
 800e388:	4626      	mov	r6, r4
 800e38a:	2e00      	cmp	r6, #0
 800e38c:	d140      	bne.n	800e410 <_malloc_r+0xcc>
 800e38e:	6823      	ldr	r3, [r4, #0]
 800e390:	4631      	mov	r1, r6
 800e392:	4638      	mov	r0, r7
 800e394:	eb04 0803 	add.w	r8, r4, r3
 800e398:	f000 fb4e 	bl	800ea38 <_sbrk_r>
 800e39c:	4580      	cmp	r8, r0
 800e39e:	d13a      	bne.n	800e416 <_malloc_r+0xd2>
 800e3a0:	6821      	ldr	r1, [r4, #0]
 800e3a2:	3503      	adds	r5, #3
 800e3a4:	1a6d      	subs	r5, r5, r1
 800e3a6:	f025 0503 	bic.w	r5, r5, #3
 800e3aa:	3508      	adds	r5, #8
 800e3ac:	2d0c      	cmp	r5, #12
 800e3ae:	bf38      	it	cc
 800e3b0:	250c      	movcc	r5, #12
 800e3b2:	4629      	mov	r1, r5
 800e3b4:	4638      	mov	r0, r7
 800e3b6:	f7ff ffa5 	bl	800e304 <sbrk_aligned>
 800e3ba:	3001      	adds	r0, #1
 800e3bc:	d02b      	beq.n	800e416 <_malloc_r+0xd2>
 800e3be:	6823      	ldr	r3, [r4, #0]
 800e3c0:	442b      	add	r3, r5
 800e3c2:	6023      	str	r3, [r4, #0]
 800e3c4:	e00e      	b.n	800e3e4 <_malloc_r+0xa0>
 800e3c6:	6822      	ldr	r2, [r4, #0]
 800e3c8:	1b52      	subs	r2, r2, r5
 800e3ca:	d41e      	bmi.n	800e40a <_malloc_r+0xc6>
 800e3cc:	2a0b      	cmp	r2, #11
 800e3ce:	d916      	bls.n	800e3fe <_malloc_r+0xba>
 800e3d0:	1961      	adds	r1, r4, r5
 800e3d2:	42a3      	cmp	r3, r4
 800e3d4:	6025      	str	r5, [r4, #0]
 800e3d6:	bf18      	it	ne
 800e3d8:	6059      	strne	r1, [r3, #4]
 800e3da:	6863      	ldr	r3, [r4, #4]
 800e3dc:	bf08      	it	eq
 800e3de:	6031      	streq	r1, [r6, #0]
 800e3e0:	5162      	str	r2, [r4, r5]
 800e3e2:	604b      	str	r3, [r1, #4]
 800e3e4:	4638      	mov	r0, r7
 800e3e6:	f104 060b 	add.w	r6, r4, #11
 800e3ea:	f000 fe8b 	bl	800f104 <__malloc_unlock>
 800e3ee:	f026 0607 	bic.w	r6, r6, #7
 800e3f2:	1d23      	adds	r3, r4, #4
 800e3f4:	1af2      	subs	r2, r6, r3
 800e3f6:	d0b6      	beq.n	800e366 <_malloc_r+0x22>
 800e3f8:	1b9b      	subs	r3, r3, r6
 800e3fa:	50a3      	str	r3, [r4, r2]
 800e3fc:	e7b3      	b.n	800e366 <_malloc_r+0x22>
 800e3fe:	6862      	ldr	r2, [r4, #4]
 800e400:	42a3      	cmp	r3, r4
 800e402:	bf0c      	ite	eq
 800e404:	6032      	streq	r2, [r6, #0]
 800e406:	605a      	strne	r2, [r3, #4]
 800e408:	e7ec      	b.n	800e3e4 <_malloc_r+0xa0>
 800e40a:	4623      	mov	r3, r4
 800e40c:	6864      	ldr	r4, [r4, #4]
 800e40e:	e7b2      	b.n	800e376 <_malloc_r+0x32>
 800e410:	4634      	mov	r4, r6
 800e412:	6876      	ldr	r6, [r6, #4]
 800e414:	e7b9      	b.n	800e38a <_malloc_r+0x46>
 800e416:	230c      	movs	r3, #12
 800e418:	603b      	str	r3, [r7, #0]
 800e41a:	4638      	mov	r0, r7
 800e41c:	f000 fe72 	bl	800f104 <__malloc_unlock>
 800e420:	e7a1      	b.n	800e366 <_malloc_r+0x22>
 800e422:	6025      	str	r5, [r4, #0]
 800e424:	e7de      	b.n	800e3e4 <_malloc_r+0xa0>
 800e426:	bf00      	nop
 800e428:	200004f4 	.word	0x200004f4

0800e42c <__sfputc_r>:
 800e42c:	6893      	ldr	r3, [r2, #8]
 800e42e:	3b01      	subs	r3, #1
 800e430:	2b00      	cmp	r3, #0
 800e432:	b410      	push	{r4}
 800e434:	6093      	str	r3, [r2, #8]
 800e436:	da08      	bge.n	800e44a <__sfputc_r+0x1e>
 800e438:	6994      	ldr	r4, [r2, #24]
 800e43a:	42a3      	cmp	r3, r4
 800e43c:	db01      	blt.n	800e442 <__sfputc_r+0x16>
 800e43e:	290a      	cmp	r1, #10
 800e440:	d103      	bne.n	800e44a <__sfputc_r+0x1e>
 800e442:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e446:	f000 bb55 	b.w	800eaf4 <__swbuf_r>
 800e44a:	6813      	ldr	r3, [r2, #0]
 800e44c:	1c58      	adds	r0, r3, #1
 800e44e:	6010      	str	r0, [r2, #0]
 800e450:	7019      	strb	r1, [r3, #0]
 800e452:	4608      	mov	r0, r1
 800e454:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e458:	4770      	bx	lr

0800e45a <__sfputs_r>:
 800e45a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e45c:	4606      	mov	r6, r0
 800e45e:	460f      	mov	r7, r1
 800e460:	4614      	mov	r4, r2
 800e462:	18d5      	adds	r5, r2, r3
 800e464:	42ac      	cmp	r4, r5
 800e466:	d101      	bne.n	800e46c <__sfputs_r+0x12>
 800e468:	2000      	movs	r0, #0
 800e46a:	e007      	b.n	800e47c <__sfputs_r+0x22>
 800e46c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e470:	463a      	mov	r2, r7
 800e472:	4630      	mov	r0, r6
 800e474:	f7ff ffda 	bl	800e42c <__sfputc_r>
 800e478:	1c43      	adds	r3, r0, #1
 800e47a:	d1f3      	bne.n	800e464 <__sfputs_r+0xa>
 800e47c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e480 <_vfiprintf_r>:
 800e480:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e484:	460d      	mov	r5, r1
 800e486:	b09d      	sub	sp, #116	; 0x74
 800e488:	4614      	mov	r4, r2
 800e48a:	4698      	mov	r8, r3
 800e48c:	4606      	mov	r6, r0
 800e48e:	b118      	cbz	r0, 800e498 <_vfiprintf_r+0x18>
 800e490:	6983      	ldr	r3, [r0, #24]
 800e492:	b90b      	cbnz	r3, 800e498 <_vfiprintf_r+0x18>
 800e494:	f000 fd10 	bl	800eeb8 <__sinit>
 800e498:	4b89      	ldr	r3, [pc, #548]	; (800e6c0 <_vfiprintf_r+0x240>)
 800e49a:	429d      	cmp	r5, r3
 800e49c:	d11b      	bne.n	800e4d6 <_vfiprintf_r+0x56>
 800e49e:	6875      	ldr	r5, [r6, #4]
 800e4a0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e4a2:	07d9      	lsls	r1, r3, #31
 800e4a4:	d405      	bmi.n	800e4b2 <_vfiprintf_r+0x32>
 800e4a6:	89ab      	ldrh	r3, [r5, #12]
 800e4a8:	059a      	lsls	r2, r3, #22
 800e4aa:	d402      	bmi.n	800e4b2 <_vfiprintf_r+0x32>
 800e4ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e4ae:	f000 fda1 	bl	800eff4 <__retarget_lock_acquire_recursive>
 800e4b2:	89ab      	ldrh	r3, [r5, #12]
 800e4b4:	071b      	lsls	r3, r3, #28
 800e4b6:	d501      	bpl.n	800e4bc <_vfiprintf_r+0x3c>
 800e4b8:	692b      	ldr	r3, [r5, #16]
 800e4ba:	b9eb      	cbnz	r3, 800e4f8 <_vfiprintf_r+0x78>
 800e4bc:	4629      	mov	r1, r5
 800e4be:	4630      	mov	r0, r6
 800e4c0:	f000 fb6a 	bl	800eb98 <__swsetup_r>
 800e4c4:	b1c0      	cbz	r0, 800e4f8 <_vfiprintf_r+0x78>
 800e4c6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e4c8:	07dc      	lsls	r4, r3, #31
 800e4ca:	d50e      	bpl.n	800e4ea <_vfiprintf_r+0x6a>
 800e4cc:	f04f 30ff 	mov.w	r0, #4294967295
 800e4d0:	b01d      	add	sp, #116	; 0x74
 800e4d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e4d6:	4b7b      	ldr	r3, [pc, #492]	; (800e6c4 <_vfiprintf_r+0x244>)
 800e4d8:	429d      	cmp	r5, r3
 800e4da:	d101      	bne.n	800e4e0 <_vfiprintf_r+0x60>
 800e4dc:	68b5      	ldr	r5, [r6, #8]
 800e4de:	e7df      	b.n	800e4a0 <_vfiprintf_r+0x20>
 800e4e0:	4b79      	ldr	r3, [pc, #484]	; (800e6c8 <_vfiprintf_r+0x248>)
 800e4e2:	429d      	cmp	r5, r3
 800e4e4:	bf08      	it	eq
 800e4e6:	68f5      	ldreq	r5, [r6, #12]
 800e4e8:	e7da      	b.n	800e4a0 <_vfiprintf_r+0x20>
 800e4ea:	89ab      	ldrh	r3, [r5, #12]
 800e4ec:	0598      	lsls	r0, r3, #22
 800e4ee:	d4ed      	bmi.n	800e4cc <_vfiprintf_r+0x4c>
 800e4f0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e4f2:	f000 fd80 	bl	800eff6 <__retarget_lock_release_recursive>
 800e4f6:	e7e9      	b.n	800e4cc <_vfiprintf_r+0x4c>
 800e4f8:	2300      	movs	r3, #0
 800e4fa:	9309      	str	r3, [sp, #36]	; 0x24
 800e4fc:	2320      	movs	r3, #32
 800e4fe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e502:	f8cd 800c 	str.w	r8, [sp, #12]
 800e506:	2330      	movs	r3, #48	; 0x30
 800e508:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800e6cc <_vfiprintf_r+0x24c>
 800e50c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e510:	f04f 0901 	mov.w	r9, #1
 800e514:	4623      	mov	r3, r4
 800e516:	469a      	mov	sl, r3
 800e518:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e51c:	b10a      	cbz	r2, 800e522 <_vfiprintf_r+0xa2>
 800e51e:	2a25      	cmp	r2, #37	; 0x25
 800e520:	d1f9      	bne.n	800e516 <_vfiprintf_r+0x96>
 800e522:	ebba 0b04 	subs.w	fp, sl, r4
 800e526:	d00b      	beq.n	800e540 <_vfiprintf_r+0xc0>
 800e528:	465b      	mov	r3, fp
 800e52a:	4622      	mov	r2, r4
 800e52c:	4629      	mov	r1, r5
 800e52e:	4630      	mov	r0, r6
 800e530:	f7ff ff93 	bl	800e45a <__sfputs_r>
 800e534:	3001      	adds	r0, #1
 800e536:	f000 80aa 	beq.w	800e68e <_vfiprintf_r+0x20e>
 800e53a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e53c:	445a      	add	r2, fp
 800e53e:	9209      	str	r2, [sp, #36]	; 0x24
 800e540:	f89a 3000 	ldrb.w	r3, [sl]
 800e544:	2b00      	cmp	r3, #0
 800e546:	f000 80a2 	beq.w	800e68e <_vfiprintf_r+0x20e>
 800e54a:	2300      	movs	r3, #0
 800e54c:	f04f 32ff 	mov.w	r2, #4294967295
 800e550:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e554:	f10a 0a01 	add.w	sl, sl, #1
 800e558:	9304      	str	r3, [sp, #16]
 800e55a:	9307      	str	r3, [sp, #28]
 800e55c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e560:	931a      	str	r3, [sp, #104]	; 0x68
 800e562:	4654      	mov	r4, sl
 800e564:	2205      	movs	r2, #5
 800e566:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e56a:	4858      	ldr	r0, [pc, #352]	; (800e6cc <_vfiprintf_r+0x24c>)
 800e56c:	f7f1 fe38 	bl	80001e0 <memchr>
 800e570:	9a04      	ldr	r2, [sp, #16]
 800e572:	b9d8      	cbnz	r0, 800e5ac <_vfiprintf_r+0x12c>
 800e574:	06d1      	lsls	r1, r2, #27
 800e576:	bf44      	itt	mi
 800e578:	2320      	movmi	r3, #32
 800e57a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e57e:	0713      	lsls	r3, r2, #28
 800e580:	bf44      	itt	mi
 800e582:	232b      	movmi	r3, #43	; 0x2b
 800e584:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e588:	f89a 3000 	ldrb.w	r3, [sl]
 800e58c:	2b2a      	cmp	r3, #42	; 0x2a
 800e58e:	d015      	beq.n	800e5bc <_vfiprintf_r+0x13c>
 800e590:	9a07      	ldr	r2, [sp, #28]
 800e592:	4654      	mov	r4, sl
 800e594:	2000      	movs	r0, #0
 800e596:	f04f 0c0a 	mov.w	ip, #10
 800e59a:	4621      	mov	r1, r4
 800e59c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e5a0:	3b30      	subs	r3, #48	; 0x30
 800e5a2:	2b09      	cmp	r3, #9
 800e5a4:	d94e      	bls.n	800e644 <_vfiprintf_r+0x1c4>
 800e5a6:	b1b0      	cbz	r0, 800e5d6 <_vfiprintf_r+0x156>
 800e5a8:	9207      	str	r2, [sp, #28]
 800e5aa:	e014      	b.n	800e5d6 <_vfiprintf_r+0x156>
 800e5ac:	eba0 0308 	sub.w	r3, r0, r8
 800e5b0:	fa09 f303 	lsl.w	r3, r9, r3
 800e5b4:	4313      	orrs	r3, r2
 800e5b6:	9304      	str	r3, [sp, #16]
 800e5b8:	46a2      	mov	sl, r4
 800e5ba:	e7d2      	b.n	800e562 <_vfiprintf_r+0xe2>
 800e5bc:	9b03      	ldr	r3, [sp, #12]
 800e5be:	1d19      	adds	r1, r3, #4
 800e5c0:	681b      	ldr	r3, [r3, #0]
 800e5c2:	9103      	str	r1, [sp, #12]
 800e5c4:	2b00      	cmp	r3, #0
 800e5c6:	bfbb      	ittet	lt
 800e5c8:	425b      	neglt	r3, r3
 800e5ca:	f042 0202 	orrlt.w	r2, r2, #2
 800e5ce:	9307      	strge	r3, [sp, #28]
 800e5d0:	9307      	strlt	r3, [sp, #28]
 800e5d2:	bfb8      	it	lt
 800e5d4:	9204      	strlt	r2, [sp, #16]
 800e5d6:	7823      	ldrb	r3, [r4, #0]
 800e5d8:	2b2e      	cmp	r3, #46	; 0x2e
 800e5da:	d10c      	bne.n	800e5f6 <_vfiprintf_r+0x176>
 800e5dc:	7863      	ldrb	r3, [r4, #1]
 800e5de:	2b2a      	cmp	r3, #42	; 0x2a
 800e5e0:	d135      	bne.n	800e64e <_vfiprintf_r+0x1ce>
 800e5e2:	9b03      	ldr	r3, [sp, #12]
 800e5e4:	1d1a      	adds	r2, r3, #4
 800e5e6:	681b      	ldr	r3, [r3, #0]
 800e5e8:	9203      	str	r2, [sp, #12]
 800e5ea:	2b00      	cmp	r3, #0
 800e5ec:	bfb8      	it	lt
 800e5ee:	f04f 33ff 	movlt.w	r3, #4294967295
 800e5f2:	3402      	adds	r4, #2
 800e5f4:	9305      	str	r3, [sp, #20]
 800e5f6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800e6dc <_vfiprintf_r+0x25c>
 800e5fa:	7821      	ldrb	r1, [r4, #0]
 800e5fc:	2203      	movs	r2, #3
 800e5fe:	4650      	mov	r0, sl
 800e600:	f7f1 fdee 	bl	80001e0 <memchr>
 800e604:	b140      	cbz	r0, 800e618 <_vfiprintf_r+0x198>
 800e606:	2340      	movs	r3, #64	; 0x40
 800e608:	eba0 000a 	sub.w	r0, r0, sl
 800e60c:	fa03 f000 	lsl.w	r0, r3, r0
 800e610:	9b04      	ldr	r3, [sp, #16]
 800e612:	4303      	orrs	r3, r0
 800e614:	3401      	adds	r4, #1
 800e616:	9304      	str	r3, [sp, #16]
 800e618:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e61c:	482c      	ldr	r0, [pc, #176]	; (800e6d0 <_vfiprintf_r+0x250>)
 800e61e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e622:	2206      	movs	r2, #6
 800e624:	f7f1 fddc 	bl	80001e0 <memchr>
 800e628:	2800      	cmp	r0, #0
 800e62a:	d03f      	beq.n	800e6ac <_vfiprintf_r+0x22c>
 800e62c:	4b29      	ldr	r3, [pc, #164]	; (800e6d4 <_vfiprintf_r+0x254>)
 800e62e:	bb1b      	cbnz	r3, 800e678 <_vfiprintf_r+0x1f8>
 800e630:	9b03      	ldr	r3, [sp, #12]
 800e632:	3307      	adds	r3, #7
 800e634:	f023 0307 	bic.w	r3, r3, #7
 800e638:	3308      	adds	r3, #8
 800e63a:	9303      	str	r3, [sp, #12]
 800e63c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e63e:	443b      	add	r3, r7
 800e640:	9309      	str	r3, [sp, #36]	; 0x24
 800e642:	e767      	b.n	800e514 <_vfiprintf_r+0x94>
 800e644:	fb0c 3202 	mla	r2, ip, r2, r3
 800e648:	460c      	mov	r4, r1
 800e64a:	2001      	movs	r0, #1
 800e64c:	e7a5      	b.n	800e59a <_vfiprintf_r+0x11a>
 800e64e:	2300      	movs	r3, #0
 800e650:	3401      	adds	r4, #1
 800e652:	9305      	str	r3, [sp, #20]
 800e654:	4619      	mov	r1, r3
 800e656:	f04f 0c0a 	mov.w	ip, #10
 800e65a:	4620      	mov	r0, r4
 800e65c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e660:	3a30      	subs	r2, #48	; 0x30
 800e662:	2a09      	cmp	r2, #9
 800e664:	d903      	bls.n	800e66e <_vfiprintf_r+0x1ee>
 800e666:	2b00      	cmp	r3, #0
 800e668:	d0c5      	beq.n	800e5f6 <_vfiprintf_r+0x176>
 800e66a:	9105      	str	r1, [sp, #20]
 800e66c:	e7c3      	b.n	800e5f6 <_vfiprintf_r+0x176>
 800e66e:	fb0c 2101 	mla	r1, ip, r1, r2
 800e672:	4604      	mov	r4, r0
 800e674:	2301      	movs	r3, #1
 800e676:	e7f0      	b.n	800e65a <_vfiprintf_r+0x1da>
 800e678:	ab03      	add	r3, sp, #12
 800e67a:	9300      	str	r3, [sp, #0]
 800e67c:	462a      	mov	r2, r5
 800e67e:	4b16      	ldr	r3, [pc, #88]	; (800e6d8 <_vfiprintf_r+0x258>)
 800e680:	a904      	add	r1, sp, #16
 800e682:	4630      	mov	r0, r6
 800e684:	f3af 8000 	nop.w
 800e688:	4607      	mov	r7, r0
 800e68a:	1c78      	adds	r0, r7, #1
 800e68c:	d1d6      	bne.n	800e63c <_vfiprintf_r+0x1bc>
 800e68e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e690:	07d9      	lsls	r1, r3, #31
 800e692:	d405      	bmi.n	800e6a0 <_vfiprintf_r+0x220>
 800e694:	89ab      	ldrh	r3, [r5, #12]
 800e696:	059a      	lsls	r2, r3, #22
 800e698:	d402      	bmi.n	800e6a0 <_vfiprintf_r+0x220>
 800e69a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e69c:	f000 fcab 	bl	800eff6 <__retarget_lock_release_recursive>
 800e6a0:	89ab      	ldrh	r3, [r5, #12]
 800e6a2:	065b      	lsls	r3, r3, #25
 800e6a4:	f53f af12 	bmi.w	800e4cc <_vfiprintf_r+0x4c>
 800e6a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e6aa:	e711      	b.n	800e4d0 <_vfiprintf_r+0x50>
 800e6ac:	ab03      	add	r3, sp, #12
 800e6ae:	9300      	str	r3, [sp, #0]
 800e6b0:	462a      	mov	r2, r5
 800e6b2:	4b09      	ldr	r3, [pc, #36]	; (800e6d8 <_vfiprintf_r+0x258>)
 800e6b4:	a904      	add	r1, sp, #16
 800e6b6:	4630      	mov	r0, r6
 800e6b8:	f000 f880 	bl	800e7bc <_printf_i>
 800e6bc:	e7e4      	b.n	800e688 <_vfiprintf_r+0x208>
 800e6be:	bf00      	nop
 800e6c0:	08010280 	.word	0x08010280
 800e6c4:	080102a0 	.word	0x080102a0
 800e6c8:	08010260 	.word	0x08010260
 800e6cc:	0801022c 	.word	0x0801022c
 800e6d0:	08010236 	.word	0x08010236
 800e6d4:	00000000 	.word	0x00000000
 800e6d8:	0800e45b 	.word	0x0800e45b
 800e6dc:	08010232 	.word	0x08010232

0800e6e0 <_printf_common>:
 800e6e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e6e4:	4616      	mov	r6, r2
 800e6e6:	4699      	mov	r9, r3
 800e6e8:	688a      	ldr	r2, [r1, #8]
 800e6ea:	690b      	ldr	r3, [r1, #16]
 800e6ec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e6f0:	4293      	cmp	r3, r2
 800e6f2:	bfb8      	it	lt
 800e6f4:	4613      	movlt	r3, r2
 800e6f6:	6033      	str	r3, [r6, #0]
 800e6f8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e6fc:	4607      	mov	r7, r0
 800e6fe:	460c      	mov	r4, r1
 800e700:	b10a      	cbz	r2, 800e706 <_printf_common+0x26>
 800e702:	3301      	adds	r3, #1
 800e704:	6033      	str	r3, [r6, #0]
 800e706:	6823      	ldr	r3, [r4, #0]
 800e708:	0699      	lsls	r1, r3, #26
 800e70a:	bf42      	ittt	mi
 800e70c:	6833      	ldrmi	r3, [r6, #0]
 800e70e:	3302      	addmi	r3, #2
 800e710:	6033      	strmi	r3, [r6, #0]
 800e712:	6825      	ldr	r5, [r4, #0]
 800e714:	f015 0506 	ands.w	r5, r5, #6
 800e718:	d106      	bne.n	800e728 <_printf_common+0x48>
 800e71a:	f104 0a19 	add.w	sl, r4, #25
 800e71e:	68e3      	ldr	r3, [r4, #12]
 800e720:	6832      	ldr	r2, [r6, #0]
 800e722:	1a9b      	subs	r3, r3, r2
 800e724:	42ab      	cmp	r3, r5
 800e726:	dc26      	bgt.n	800e776 <_printf_common+0x96>
 800e728:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800e72c:	1e13      	subs	r3, r2, #0
 800e72e:	6822      	ldr	r2, [r4, #0]
 800e730:	bf18      	it	ne
 800e732:	2301      	movne	r3, #1
 800e734:	0692      	lsls	r2, r2, #26
 800e736:	d42b      	bmi.n	800e790 <_printf_common+0xb0>
 800e738:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e73c:	4649      	mov	r1, r9
 800e73e:	4638      	mov	r0, r7
 800e740:	47c0      	blx	r8
 800e742:	3001      	adds	r0, #1
 800e744:	d01e      	beq.n	800e784 <_printf_common+0xa4>
 800e746:	6823      	ldr	r3, [r4, #0]
 800e748:	68e5      	ldr	r5, [r4, #12]
 800e74a:	6832      	ldr	r2, [r6, #0]
 800e74c:	f003 0306 	and.w	r3, r3, #6
 800e750:	2b04      	cmp	r3, #4
 800e752:	bf08      	it	eq
 800e754:	1aad      	subeq	r5, r5, r2
 800e756:	68a3      	ldr	r3, [r4, #8]
 800e758:	6922      	ldr	r2, [r4, #16]
 800e75a:	bf0c      	ite	eq
 800e75c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e760:	2500      	movne	r5, #0
 800e762:	4293      	cmp	r3, r2
 800e764:	bfc4      	itt	gt
 800e766:	1a9b      	subgt	r3, r3, r2
 800e768:	18ed      	addgt	r5, r5, r3
 800e76a:	2600      	movs	r6, #0
 800e76c:	341a      	adds	r4, #26
 800e76e:	42b5      	cmp	r5, r6
 800e770:	d11a      	bne.n	800e7a8 <_printf_common+0xc8>
 800e772:	2000      	movs	r0, #0
 800e774:	e008      	b.n	800e788 <_printf_common+0xa8>
 800e776:	2301      	movs	r3, #1
 800e778:	4652      	mov	r2, sl
 800e77a:	4649      	mov	r1, r9
 800e77c:	4638      	mov	r0, r7
 800e77e:	47c0      	blx	r8
 800e780:	3001      	adds	r0, #1
 800e782:	d103      	bne.n	800e78c <_printf_common+0xac>
 800e784:	f04f 30ff 	mov.w	r0, #4294967295
 800e788:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e78c:	3501      	adds	r5, #1
 800e78e:	e7c6      	b.n	800e71e <_printf_common+0x3e>
 800e790:	18e1      	adds	r1, r4, r3
 800e792:	1c5a      	adds	r2, r3, #1
 800e794:	2030      	movs	r0, #48	; 0x30
 800e796:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e79a:	4422      	add	r2, r4
 800e79c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e7a0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e7a4:	3302      	adds	r3, #2
 800e7a6:	e7c7      	b.n	800e738 <_printf_common+0x58>
 800e7a8:	2301      	movs	r3, #1
 800e7aa:	4622      	mov	r2, r4
 800e7ac:	4649      	mov	r1, r9
 800e7ae:	4638      	mov	r0, r7
 800e7b0:	47c0      	blx	r8
 800e7b2:	3001      	adds	r0, #1
 800e7b4:	d0e6      	beq.n	800e784 <_printf_common+0xa4>
 800e7b6:	3601      	adds	r6, #1
 800e7b8:	e7d9      	b.n	800e76e <_printf_common+0x8e>
	...

0800e7bc <_printf_i>:
 800e7bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e7c0:	7e0f      	ldrb	r7, [r1, #24]
 800e7c2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800e7c4:	2f78      	cmp	r7, #120	; 0x78
 800e7c6:	4691      	mov	r9, r2
 800e7c8:	4680      	mov	r8, r0
 800e7ca:	460c      	mov	r4, r1
 800e7cc:	469a      	mov	sl, r3
 800e7ce:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800e7d2:	d807      	bhi.n	800e7e4 <_printf_i+0x28>
 800e7d4:	2f62      	cmp	r7, #98	; 0x62
 800e7d6:	d80a      	bhi.n	800e7ee <_printf_i+0x32>
 800e7d8:	2f00      	cmp	r7, #0
 800e7da:	f000 80d8 	beq.w	800e98e <_printf_i+0x1d2>
 800e7de:	2f58      	cmp	r7, #88	; 0x58
 800e7e0:	f000 80a3 	beq.w	800e92a <_printf_i+0x16e>
 800e7e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e7e8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800e7ec:	e03a      	b.n	800e864 <_printf_i+0xa8>
 800e7ee:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800e7f2:	2b15      	cmp	r3, #21
 800e7f4:	d8f6      	bhi.n	800e7e4 <_printf_i+0x28>
 800e7f6:	a101      	add	r1, pc, #4	; (adr r1, 800e7fc <_printf_i+0x40>)
 800e7f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e7fc:	0800e855 	.word	0x0800e855
 800e800:	0800e869 	.word	0x0800e869
 800e804:	0800e7e5 	.word	0x0800e7e5
 800e808:	0800e7e5 	.word	0x0800e7e5
 800e80c:	0800e7e5 	.word	0x0800e7e5
 800e810:	0800e7e5 	.word	0x0800e7e5
 800e814:	0800e869 	.word	0x0800e869
 800e818:	0800e7e5 	.word	0x0800e7e5
 800e81c:	0800e7e5 	.word	0x0800e7e5
 800e820:	0800e7e5 	.word	0x0800e7e5
 800e824:	0800e7e5 	.word	0x0800e7e5
 800e828:	0800e975 	.word	0x0800e975
 800e82c:	0800e899 	.word	0x0800e899
 800e830:	0800e957 	.word	0x0800e957
 800e834:	0800e7e5 	.word	0x0800e7e5
 800e838:	0800e7e5 	.word	0x0800e7e5
 800e83c:	0800e997 	.word	0x0800e997
 800e840:	0800e7e5 	.word	0x0800e7e5
 800e844:	0800e899 	.word	0x0800e899
 800e848:	0800e7e5 	.word	0x0800e7e5
 800e84c:	0800e7e5 	.word	0x0800e7e5
 800e850:	0800e95f 	.word	0x0800e95f
 800e854:	682b      	ldr	r3, [r5, #0]
 800e856:	1d1a      	adds	r2, r3, #4
 800e858:	681b      	ldr	r3, [r3, #0]
 800e85a:	602a      	str	r2, [r5, #0]
 800e85c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e860:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e864:	2301      	movs	r3, #1
 800e866:	e0a3      	b.n	800e9b0 <_printf_i+0x1f4>
 800e868:	6820      	ldr	r0, [r4, #0]
 800e86a:	6829      	ldr	r1, [r5, #0]
 800e86c:	0606      	lsls	r6, r0, #24
 800e86e:	f101 0304 	add.w	r3, r1, #4
 800e872:	d50a      	bpl.n	800e88a <_printf_i+0xce>
 800e874:	680e      	ldr	r6, [r1, #0]
 800e876:	602b      	str	r3, [r5, #0]
 800e878:	2e00      	cmp	r6, #0
 800e87a:	da03      	bge.n	800e884 <_printf_i+0xc8>
 800e87c:	232d      	movs	r3, #45	; 0x2d
 800e87e:	4276      	negs	r6, r6
 800e880:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e884:	485e      	ldr	r0, [pc, #376]	; (800ea00 <_printf_i+0x244>)
 800e886:	230a      	movs	r3, #10
 800e888:	e019      	b.n	800e8be <_printf_i+0x102>
 800e88a:	680e      	ldr	r6, [r1, #0]
 800e88c:	602b      	str	r3, [r5, #0]
 800e88e:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e892:	bf18      	it	ne
 800e894:	b236      	sxthne	r6, r6
 800e896:	e7ef      	b.n	800e878 <_printf_i+0xbc>
 800e898:	682b      	ldr	r3, [r5, #0]
 800e89a:	6820      	ldr	r0, [r4, #0]
 800e89c:	1d19      	adds	r1, r3, #4
 800e89e:	6029      	str	r1, [r5, #0]
 800e8a0:	0601      	lsls	r1, r0, #24
 800e8a2:	d501      	bpl.n	800e8a8 <_printf_i+0xec>
 800e8a4:	681e      	ldr	r6, [r3, #0]
 800e8a6:	e002      	b.n	800e8ae <_printf_i+0xf2>
 800e8a8:	0646      	lsls	r6, r0, #25
 800e8aa:	d5fb      	bpl.n	800e8a4 <_printf_i+0xe8>
 800e8ac:	881e      	ldrh	r6, [r3, #0]
 800e8ae:	4854      	ldr	r0, [pc, #336]	; (800ea00 <_printf_i+0x244>)
 800e8b0:	2f6f      	cmp	r7, #111	; 0x6f
 800e8b2:	bf0c      	ite	eq
 800e8b4:	2308      	moveq	r3, #8
 800e8b6:	230a      	movne	r3, #10
 800e8b8:	2100      	movs	r1, #0
 800e8ba:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e8be:	6865      	ldr	r5, [r4, #4]
 800e8c0:	60a5      	str	r5, [r4, #8]
 800e8c2:	2d00      	cmp	r5, #0
 800e8c4:	bfa2      	ittt	ge
 800e8c6:	6821      	ldrge	r1, [r4, #0]
 800e8c8:	f021 0104 	bicge.w	r1, r1, #4
 800e8cc:	6021      	strge	r1, [r4, #0]
 800e8ce:	b90e      	cbnz	r6, 800e8d4 <_printf_i+0x118>
 800e8d0:	2d00      	cmp	r5, #0
 800e8d2:	d04d      	beq.n	800e970 <_printf_i+0x1b4>
 800e8d4:	4615      	mov	r5, r2
 800e8d6:	fbb6 f1f3 	udiv	r1, r6, r3
 800e8da:	fb03 6711 	mls	r7, r3, r1, r6
 800e8de:	5dc7      	ldrb	r7, [r0, r7]
 800e8e0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800e8e4:	4637      	mov	r7, r6
 800e8e6:	42bb      	cmp	r3, r7
 800e8e8:	460e      	mov	r6, r1
 800e8ea:	d9f4      	bls.n	800e8d6 <_printf_i+0x11a>
 800e8ec:	2b08      	cmp	r3, #8
 800e8ee:	d10b      	bne.n	800e908 <_printf_i+0x14c>
 800e8f0:	6823      	ldr	r3, [r4, #0]
 800e8f2:	07de      	lsls	r6, r3, #31
 800e8f4:	d508      	bpl.n	800e908 <_printf_i+0x14c>
 800e8f6:	6923      	ldr	r3, [r4, #16]
 800e8f8:	6861      	ldr	r1, [r4, #4]
 800e8fa:	4299      	cmp	r1, r3
 800e8fc:	bfde      	ittt	le
 800e8fe:	2330      	movle	r3, #48	; 0x30
 800e900:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e904:	f105 35ff 	addle.w	r5, r5, #4294967295
 800e908:	1b52      	subs	r2, r2, r5
 800e90a:	6122      	str	r2, [r4, #16]
 800e90c:	f8cd a000 	str.w	sl, [sp]
 800e910:	464b      	mov	r3, r9
 800e912:	aa03      	add	r2, sp, #12
 800e914:	4621      	mov	r1, r4
 800e916:	4640      	mov	r0, r8
 800e918:	f7ff fee2 	bl	800e6e0 <_printf_common>
 800e91c:	3001      	adds	r0, #1
 800e91e:	d14c      	bne.n	800e9ba <_printf_i+0x1fe>
 800e920:	f04f 30ff 	mov.w	r0, #4294967295
 800e924:	b004      	add	sp, #16
 800e926:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e92a:	4835      	ldr	r0, [pc, #212]	; (800ea00 <_printf_i+0x244>)
 800e92c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800e930:	6829      	ldr	r1, [r5, #0]
 800e932:	6823      	ldr	r3, [r4, #0]
 800e934:	f851 6b04 	ldr.w	r6, [r1], #4
 800e938:	6029      	str	r1, [r5, #0]
 800e93a:	061d      	lsls	r5, r3, #24
 800e93c:	d514      	bpl.n	800e968 <_printf_i+0x1ac>
 800e93e:	07df      	lsls	r7, r3, #31
 800e940:	bf44      	itt	mi
 800e942:	f043 0320 	orrmi.w	r3, r3, #32
 800e946:	6023      	strmi	r3, [r4, #0]
 800e948:	b91e      	cbnz	r6, 800e952 <_printf_i+0x196>
 800e94a:	6823      	ldr	r3, [r4, #0]
 800e94c:	f023 0320 	bic.w	r3, r3, #32
 800e950:	6023      	str	r3, [r4, #0]
 800e952:	2310      	movs	r3, #16
 800e954:	e7b0      	b.n	800e8b8 <_printf_i+0xfc>
 800e956:	6823      	ldr	r3, [r4, #0]
 800e958:	f043 0320 	orr.w	r3, r3, #32
 800e95c:	6023      	str	r3, [r4, #0]
 800e95e:	2378      	movs	r3, #120	; 0x78
 800e960:	4828      	ldr	r0, [pc, #160]	; (800ea04 <_printf_i+0x248>)
 800e962:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e966:	e7e3      	b.n	800e930 <_printf_i+0x174>
 800e968:	0659      	lsls	r1, r3, #25
 800e96a:	bf48      	it	mi
 800e96c:	b2b6      	uxthmi	r6, r6
 800e96e:	e7e6      	b.n	800e93e <_printf_i+0x182>
 800e970:	4615      	mov	r5, r2
 800e972:	e7bb      	b.n	800e8ec <_printf_i+0x130>
 800e974:	682b      	ldr	r3, [r5, #0]
 800e976:	6826      	ldr	r6, [r4, #0]
 800e978:	6961      	ldr	r1, [r4, #20]
 800e97a:	1d18      	adds	r0, r3, #4
 800e97c:	6028      	str	r0, [r5, #0]
 800e97e:	0635      	lsls	r5, r6, #24
 800e980:	681b      	ldr	r3, [r3, #0]
 800e982:	d501      	bpl.n	800e988 <_printf_i+0x1cc>
 800e984:	6019      	str	r1, [r3, #0]
 800e986:	e002      	b.n	800e98e <_printf_i+0x1d2>
 800e988:	0670      	lsls	r0, r6, #25
 800e98a:	d5fb      	bpl.n	800e984 <_printf_i+0x1c8>
 800e98c:	8019      	strh	r1, [r3, #0]
 800e98e:	2300      	movs	r3, #0
 800e990:	6123      	str	r3, [r4, #16]
 800e992:	4615      	mov	r5, r2
 800e994:	e7ba      	b.n	800e90c <_printf_i+0x150>
 800e996:	682b      	ldr	r3, [r5, #0]
 800e998:	1d1a      	adds	r2, r3, #4
 800e99a:	602a      	str	r2, [r5, #0]
 800e99c:	681d      	ldr	r5, [r3, #0]
 800e99e:	6862      	ldr	r2, [r4, #4]
 800e9a0:	2100      	movs	r1, #0
 800e9a2:	4628      	mov	r0, r5
 800e9a4:	f7f1 fc1c 	bl	80001e0 <memchr>
 800e9a8:	b108      	cbz	r0, 800e9ae <_printf_i+0x1f2>
 800e9aa:	1b40      	subs	r0, r0, r5
 800e9ac:	6060      	str	r0, [r4, #4]
 800e9ae:	6863      	ldr	r3, [r4, #4]
 800e9b0:	6123      	str	r3, [r4, #16]
 800e9b2:	2300      	movs	r3, #0
 800e9b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e9b8:	e7a8      	b.n	800e90c <_printf_i+0x150>
 800e9ba:	6923      	ldr	r3, [r4, #16]
 800e9bc:	462a      	mov	r2, r5
 800e9be:	4649      	mov	r1, r9
 800e9c0:	4640      	mov	r0, r8
 800e9c2:	47d0      	blx	sl
 800e9c4:	3001      	adds	r0, #1
 800e9c6:	d0ab      	beq.n	800e920 <_printf_i+0x164>
 800e9c8:	6823      	ldr	r3, [r4, #0]
 800e9ca:	079b      	lsls	r3, r3, #30
 800e9cc:	d413      	bmi.n	800e9f6 <_printf_i+0x23a>
 800e9ce:	68e0      	ldr	r0, [r4, #12]
 800e9d0:	9b03      	ldr	r3, [sp, #12]
 800e9d2:	4298      	cmp	r0, r3
 800e9d4:	bfb8      	it	lt
 800e9d6:	4618      	movlt	r0, r3
 800e9d8:	e7a4      	b.n	800e924 <_printf_i+0x168>
 800e9da:	2301      	movs	r3, #1
 800e9dc:	4632      	mov	r2, r6
 800e9de:	4649      	mov	r1, r9
 800e9e0:	4640      	mov	r0, r8
 800e9e2:	47d0      	blx	sl
 800e9e4:	3001      	adds	r0, #1
 800e9e6:	d09b      	beq.n	800e920 <_printf_i+0x164>
 800e9e8:	3501      	adds	r5, #1
 800e9ea:	68e3      	ldr	r3, [r4, #12]
 800e9ec:	9903      	ldr	r1, [sp, #12]
 800e9ee:	1a5b      	subs	r3, r3, r1
 800e9f0:	42ab      	cmp	r3, r5
 800e9f2:	dcf2      	bgt.n	800e9da <_printf_i+0x21e>
 800e9f4:	e7eb      	b.n	800e9ce <_printf_i+0x212>
 800e9f6:	2500      	movs	r5, #0
 800e9f8:	f104 0619 	add.w	r6, r4, #25
 800e9fc:	e7f5      	b.n	800e9ea <_printf_i+0x22e>
 800e9fe:	bf00      	nop
 800ea00:	0801023d 	.word	0x0801023d
 800ea04:	0801024e 	.word	0x0801024e

0800ea08 <iprintf>:
 800ea08:	b40f      	push	{r0, r1, r2, r3}
 800ea0a:	4b0a      	ldr	r3, [pc, #40]	; (800ea34 <iprintf+0x2c>)
 800ea0c:	b513      	push	{r0, r1, r4, lr}
 800ea0e:	681c      	ldr	r4, [r3, #0]
 800ea10:	b124      	cbz	r4, 800ea1c <iprintf+0x14>
 800ea12:	69a3      	ldr	r3, [r4, #24]
 800ea14:	b913      	cbnz	r3, 800ea1c <iprintf+0x14>
 800ea16:	4620      	mov	r0, r4
 800ea18:	f000 fa4e 	bl	800eeb8 <__sinit>
 800ea1c:	ab05      	add	r3, sp, #20
 800ea1e:	9a04      	ldr	r2, [sp, #16]
 800ea20:	68a1      	ldr	r1, [r4, #8]
 800ea22:	9301      	str	r3, [sp, #4]
 800ea24:	4620      	mov	r0, r4
 800ea26:	f7ff fd2b 	bl	800e480 <_vfiprintf_r>
 800ea2a:	b002      	add	sp, #8
 800ea2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ea30:	b004      	add	sp, #16
 800ea32:	4770      	bx	lr
 800ea34:	2000000c 	.word	0x2000000c

0800ea38 <_sbrk_r>:
 800ea38:	b538      	push	{r3, r4, r5, lr}
 800ea3a:	4d06      	ldr	r5, [pc, #24]	; (800ea54 <_sbrk_r+0x1c>)
 800ea3c:	2300      	movs	r3, #0
 800ea3e:	4604      	mov	r4, r0
 800ea40:	4608      	mov	r0, r1
 800ea42:	602b      	str	r3, [r5, #0]
 800ea44:	f7fa fa3a 	bl	8008ebc <_sbrk>
 800ea48:	1c43      	adds	r3, r0, #1
 800ea4a:	d102      	bne.n	800ea52 <_sbrk_r+0x1a>
 800ea4c:	682b      	ldr	r3, [r5, #0]
 800ea4e:	b103      	cbz	r3, 800ea52 <_sbrk_r+0x1a>
 800ea50:	6023      	str	r3, [r4, #0]
 800ea52:	bd38      	pop	{r3, r4, r5, pc}
 800ea54:	20000500 	.word	0x20000500

0800ea58 <siprintf>:
 800ea58:	b40e      	push	{r1, r2, r3}
 800ea5a:	b500      	push	{lr}
 800ea5c:	b09c      	sub	sp, #112	; 0x70
 800ea5e:	ab1d      	add	r3, sp, #116	; 0x74
 800ea60:	9002      	str	r0, [sp, #8]
 800ea62:	9006      	str	r0, [sp, #24]
 800ea64:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800ea68:	4809      	ldr	r0, [pc, #36]	; (800ea90 <siprintf+0x38>)
 800ea6a:	9107      	str	r1, [sp, #28]
 800ea6c:	9104      	str	r1, [sp, #16]
 800ea6e:	4909      	ldr	r1, [pc, #36]	; (800ea94 <siprintf+0x3c>)
 800ea70:	f853 2b04 	ldr.w	r2, [r3], #4
 800ea74:	9105      	str	r1, [sp, #20]
 800ea76:	6800      	ldr	r0, [r0, #0]
 800ea78:	9301      	str	r3, [sp, #4]
 800ea7a:	a902      	add	r1, sp, #8
 800ea7c:	f000 fbd2 	bl	800f224 <_svfiprintf_r>
 800ea80:	9b02      	ldr	r3, [sp, #8]
 800ea82:	2200      	movs	r2, #0
 800ea84:	701a      	strb	r2, [r3, #0]
 800ea86:	b01c      	add	sp, #112	; 0x70
 800ea88:	f85d eb04 	ldr.w	lr, [sp], #4
 800ea8c:	b003      	add	sp, #12
 800ea8e:	4770      	bx	lr
 800ea90:	2000000c 	.word	0x2000000c
 800ea94:	ffff0208 	.word	0xffff0208

0800ea98 <strchr>:
 800ea98:	b2c9      	uxtb	r1, r1
 800ea9a:	4603      	mov	r3, r0
 800ea9c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800eaa0:	b11a      	cbz	r2, 800eaaa <strchr+0x12>
 800eaa2:	428a      	cmp	r2, r1
 800eaa4:	d1f9      	bne.n	800ea9a <strchr+0x2>
 800eaa6:	4618      	mov	r0, r3
 800eaa8:	4770      	bx	lr
 800eaaa:	2900      	cmp	r1, #0
 800eaac:	bf18      	it	ne
 800eaae:	2300      	movne	r3, #0
 800eab0:	e7f9      	b.n	800eaa6 <strchr+0xe>

0800eab2 <strcspn>:
 800eab2:	b570      	push	{r4, r5, r6, lr}
 800eab4:	4603      	mov	r3, r0
 800eab6:	461e      	mov	r6, r3
 800eab8:	f813 4b01 	ldrb.w	r4, [r3], #1
 800eabc:	b144      	cbz	r4, 800ead0 <strcspn+0x1e>
 800eabe:	1e4a      	subs	r2, r1, #1
 800eac0:	e001      	b.n	800eac6 <strcspn+0x14>
 800eac2:	42a5      	cmp	r5, r4
 800eac4:	d004      	beq.n	800ead0 <strcspn+0x1e>
 800eac6:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 800eaca:	2d00      	cmp	r5, #0
 800eacc:	d1f9      	bne.n	800eac2 <strcspn+0x10>
 800eace:	e7f2      	b.n	800eab6 <strcspn+0x4>
 800ead0:	1a30      	subs	r0, r6, r0
 800ead2:	bd70      	pop	{r4, r5, r6, pc}

0800ead4 <strspn>:
 800ead4:	b570      	push	{r4, r5, r6, lr}
 800ead6:	4603      	mov	r3, r0
 800ead8:	461e      	mov	r6, r3
 800eada:	f813 4b01 	ldrb.w	r4, [r3], #1
 800eade:	b13c      	cbz	r4, 800eaf0 <strspn+0x1c>
 800eae0:	1e4a      	subs	r2, r1, #1
 800eae2:	e001      	b.n	800eae8 <strspn+0x14>
 800eae4:	42a5      	cmp	r5, r4
 800eae6:	d0f7      	beq.n	800ead8 <strspn+0x4>
 800eae8:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 800eaec:	2d00      	cmp	r5, #0
 800eaee:	d1f9      	bne.n	800eae4 <strspn+0x10>
 800eaf0:	1a30      	subs	r0, r6, r0
 800eaf2:	bd70      	pop	{r4, r5, r6, pc}

0800eaf4 <__swbuf_r>:
 800eaf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eaf6:	460e      	mov	r6, r1
 800eaf8:	4614      	mov	r4, r2
 800eafa:	4605      	mov	r5, r0
 800eafc:	b118      	cbz	r0, 800eb06 <__swbuf_r+0x12>
 800eafe:	6983      	ldr	r3, [r0, #24]
 800eb00:	b90b      	cbnz	r3, 800eb06 <__swbuf_r+0x12>
 800eb02:	f000 f9d9 	bl	800eeb8 <__sinit>
 800eb06:	4b21      	ldr	r3, [pc, #132]	; (800eb8c <__swbuf_r+0x98>)
 800eb08:	429c      	cmp	r4, r3
 800eb0a:	d12b      	bne.n	800eb64 <__swbuf_r+0x70>
 800eb0c:	686c      	ldr	r4, [r5, #4]
 800eb0e:	69a3      	ldr	r3, [r4, #24]
 800eb10:	60a3      	str	r3, [r4, #8]
 800eb12:	89a3      	ldrh	r3, [r4, #12]
 800eb14:	071a      	lsls	r2, r3, #28
 800eb16:	d52f      	bpl.n	800eb78 <__swbuf_r+0x84>
 800eb18:	6923      	ldr	r3, [r4, #16]
 800eb1a:	b36b      	cbz	r3, 800eb78 <__swbuf_r+0x84>
 800eb1c:	6923      	ldr	r3, [r4, #16]
 800eb1e:	6820      	ldr	r0, [r4, #0]
 800eb20:	1ac0      	subs	r0, r0, r3
 800eb22:	6963      	ldr	r3, [r4, #20]
 800eb24:	b2f6      	uxtb	r6, r6
 800eb26:	4283      	cmp	r3, r0
 800eb28:	4637      	mov	r7, r6
 800eb2a:	dc04      	bgt.n	800eb36 <__swbuf_r+0x42>
 800eb2c:	4621      	mov	r1, r4
 800eb2e:	4628      	mov	r0, r5
 800eb30:	f000 f92e 	bl	800ed90 <_fflush_r>
 800eb34:	bb30      	cbnz	r0, 800eb84 <__swbuf_r+0x90>
 800eb36:	68a3      	ldr	r3, [r4, #8]
 800eb38:	3b01      	subs	r3, #1
 800eb3a:	60a3      	str	r3, [r4, #8]
 800eb3c:	6823      	ldr	r3, [r4, #0]
 800eb3e:	1c5a      	adds	r2, r3, #1
 800eb40:	6022      	str	r2, [r4, #0]
 800eb42:	701e      	strb	r6, [r3, #0]
 800eb44:	6963      	ldr	r3, [r4, #20]
 800eb46:	3001      	adds	r0, #1
 800eb48:	4283      	cmp	r3, r0
 800eb4a:	d004      	beq.n	800eb56 <__swbuf_r+0x62>
 800eb4c:	89a3      	ldrh	r3, [r4, #12]
 800eb4e:	07db      	lsls	r3, r3, #31
 800eb50:	d506      	bpl.n	800eb60 <__swbuf_r+0x6c>
 800eb52:	2e0a      	cmp	r6, #10
 800eb54:	d104      	bne.n	800eb60 <__swbuf_r+0x6c>
 800eb56:	4621      	mov	r1, r4
 800eb58:	4628      	mov	r0, r5
 800eb5a:	f000 f919 	bl	800ed90 <_fflush_r>
 800eb5e:	b988      	cbnz	r0, 800eb84 <__swbuf_r+0x90>
 800eb60:	4638      	mov	r0, r7
 800eb62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eb64:	4b0a      	ldr	r3, [pc, #40]	; (800eb90 <__swbuf_r+0x9c>)
 800eb66:	429c      	cmp	r4, r3
 800eb68:	d101      	bne.n	800eb6e <__swbuf_r+0x7a>
 800eb6a:	68ac      	ldr	r4, [r5, #8]
 800eb6c:	e7cf      	b.n	800eb0e <__swbuf_r+0x1a>
 800eb6e:	4b09      	ldr	r3, [pc, #36]	; (800eb94 <__swbuf_r+0xa0>)
 800eb70:	429c      	cmp	r4, r3
 800eb72:	bf08      	it	eq
 800eb74:	68ec      	ldreq	r4, [r5, #12]
 800eb76:	e7ca      	b.n	800eb0e <__swbuf_r+0x1a>
 800eb78:	4621      	mov	r1, r4
 800eb7a:	4628      	mov	r0, r5
 800eb7c:	f000 f80c 	bl	800eb98 <__swsetup_r>
 800eb80:	2800      	cmp	r0, #0
 800eb82:	d0cb      	beq.n	800eb1c <__swbuf_r+0x28>
 800eb84:	f04f 37ff 	mov.w	r7, #4294967295
 800eb88:	e7ea      	b.n	800eb60 <__swbuf_r+0x6c>
 800eb8a:	bf00      	nop
 800eb8c:	08010280 	.word	0x08010280
 800eb90:	080102a0 	.word	0x080102a0
 800eb94:	08010260 	.word	0x08010260

0800eb98 <__swsetup_r>:
 800eb98:	4b32      	ldr	r3, [pc, #200]	; (800ec64 <__swsetup_r+0xcc>)
 800eb9a:	b570      	push	{r4, r5, r6, lr}
 800eb9c:	681d      	ldr	r5, [r3, #0]
 800eb9e:	4606      	mov	r6, r0
 800eba0:	460c      	mov	r4, r1
 800eba2:	b125      	cbz	r5, 800ebae <__swsetup_r+0x16>
 800eba4:	69ab      	ldr	r3, [r5, #24]
 800eba6:	b913      	cbnz	r3, 800ebae <__swsetup_r+0x16>
 800eba8:	4628      	mov	r0, r5
 800ebaa:	f000 f985 	bl	800eeb8 <__sinit>
 800ebae:	4b2e      	ldr	r3, [pc, #184]	; (800ec68 <__swsetup_r+0xd0>)
 800ebb0:	429c      	cmp	r4, r3
 800ebb2:	d10f      	bne.n	800ebd4 <__swsetup_r+0x3c>
 800ebb4:	686c      	ldr	r4, [r5, #4]
 800ebb6:	89a3      	ldrh	r3, [r4, #12]
 800ebb8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ebbc:	0719      	lsls	r1, r3, #28
 800ebbe:	d42c      	bmi.n	800ec1a <__swsetup_r+0x82>
 800ebc0:	06dd      	lsls	r5, r3, #27
 800ebc2:	d411      	bmi.n	800ebe8 <__swsetup_r+0x50>
 800ebc4:	2309      	movs	r3, #9
 800ebc6:	6033      	str	r3, [r6, #0]
 800ebc8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ebcc:	81a3      	strh	r3, [r4, #12]
 800ebce:	f04f 30ff 	mov.w	r0, #4294967295
 800ebd2:	e03e      	b.n	800ec52 <__swsetup_r+0xba>
 800ebd4:	4b25      	ldr	r3, [pc, #148]	; (800ec6c <__swsetup_r+0xd4>)
 800ebd6:	429c      	cmp	r4, r3
 800ebd8:	d101      	bne.n	800ebde <__swsetup_r+0x46>
 800ebda:	68ac      	ldr	r4, [r5, #8]
 800ebdc:	e7eb      	b.n	800ebb6 <__swsetup_r+0x1e>
 800ebde:	4b24      	ldr	r3, [pc, #144]	; (800ec70 <__swsetup_r+0xd8>)
 800ebe0:	429c      	cmp	r4, r3
 800ebe2:	bf08      	it	eq
 800ebe4:	68ec      	ldreq	r4, [r5, #12]
 800ebe6:	e7e6      	b.n	800ebb6 <__swsetup_r+0x1e>
 800ebe8:	0758      	lsls	r0, r3, #29
 800ebea:	d512      	bpl.n	800ec12 <__swsetup_r+0x7a>
 800ebec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ebee:	b141      	cbz	r1, 800ec02 <__swsetup_r+0x6a>
 800ebf0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ebf4:	4299      	cmp	r1, r3
 800ebf6:	d002      	beq.n	800ebfe <__swsetup_r+0x66>
 800ebf8:	4630      	mov	r0, r6
 800ebfa:	f7ff fb37 	bl	800e26c <_free_r>
 800ebfe:	2300      	movs	r3, #0
 800ec00:	6363      	str	r3, [r4, #52]	; 0x34
 800ec02:	89a3      	ldrh	r3, [r4, #12]
 800ec04:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ec08:	81a3      	strh	r3, [r4, #12]
 800ec0a:	2300      	movs	r3, #0
 800ec0c:	6063      	str	r3, [r4, #4]
 800ec0e:	6923      	ldr	r3, [r4, #16]
 800ec10:	6023      	str	r3, [r4, #0]
 800ec12:	89a3      	ldrh	r3, [r4, #12]
 800ec14:	f043 0308 	orr.w	r3, r3, #8
 800ec18:	81a3      	strh	r3, [r4, #12]
 800ec1a:	6923      	ldr	r3, [r4, #16]
 800ec1c:	b94b      	cbnz	r3, 800ec32 <__swsetup_r+0x9a>
 800ec1e:	89a3      	ldrh	r3, [r4, #12]
 800ec20:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ec24:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ec28:	d003      	beq.n	800ec32 <__swsetup_r+0x9a>
 800ec2a:	4621      	mov	r1, r4
 800ec2c:	4630      	mov	r0, r6
 800ec2e:	f000 fa09 	bl	800f044 <__smakebuf_r>
 800ec32:	89a0      	ldrh	r0, [r4, #12]
 800ec34:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ec38:	f010 0301 	ands.w	r3, r0, #1
 800ec3c:	d00a      	beq.n	800ec54 <__swsetup_r+0xbc>
 800ec3e:	2300      	movs	r3, #0
 800ec40:	60a3      	str	r3, [r4, #8]
 800ec42:	6963      	ldr	r3, [r4, #20]
 800ec44:	425b      	negs	r3, r3
 800ec46:	61a3      	str	r3, [r4, #24]
 800ec48:	6923      	ldr	r3, [r4, #16]
 800ec4a:	b943      	cbnz	r3, 800ec5e <__swsetup_r+0xc6>
 800ec4c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ec50:	d1ba      	bne.n	800ebc8 <__swsetup_r+0x30>
 800ec52:	bd70      	pop	{r4, r5, r6, pc}
 800ec54:	0781      	lsls	r1, r0, #30
 800ec56:	bf58      	it	pl
 800ec58:	6963      	ldrpl	r3, [r4, #20]
 800ec5a:	60a3      	str	r3, [r4, #8]
 800ec5c:	e7f4      	b.n	800ec48 <__swsetup_r+0xb0>
 800ec5e:	2000      	movs	r0, #0
 800ec60:	e7f7      	b.n	800ec52 <__swsetup_r+0xba>
 800ec62:	bf00      	nop
 800ec64:	2000000c 	.word	0x2000000c
 800ec68:	08010280 	.word	0x08010280
 800ec6c:	080102a0 	.word	0x080102a0
 800ec70:	08010260 	.word	0x08010260

0800ec74 <abort>:
 800ec74:	b508      	push	{r3, lr}
 800ec76:	2006      	movs	r0, #6
 800ec78:	f000 fbfc 	bl	800f474 <raise>
 800ec7c:	2001      	movs	r0, #1
 800ec7e:	f7fa f8a5 	bl	8008dcc <_exit>
	...

0800ec84 <__sflush_r>:
 800ec84:	898a      	ldrh	r2, [r1, #12]
 800ec86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ec8a:	4605      	mov	r5, r0
 800ec8c:	0710      	lsls	r0, r2, #28
 800ec8e:	460c      	mov	r4, r1
 800ec90:	d458      	bmi.n	800ed44 <__sflush_r+0xc0>
 800ec92:	684b      	ldr	r3, [r1, #4]
 800ec94:	2b00      	cmp	r3, #0
 800ec96:	dc05      	bgt.n	800eca4 <__sflush_r+0x20>
 800ec98:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ec9a:	2b00      	cmp	r3, #0
 800ec9c:	dc02      	bgt.n	800eca4 <__sflush_r+0x20>
 800ec9e:	2000      	movs	r0, #0
 800eca0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eca4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800eca6:	2e00      	cmp	r6, #0
 800eca8:	d0f9      	beq.n	800ec9e <__sflush_r+0x1a>
 800ecaa:	2300      	movs	r3, #0
 800ecac:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ecb0:	682f      	ldr	r7, [r5, #0]
 800ecb2:	602b      	str	r3, [r5, #0]
 800ecb4:	d032      	beq.n	800ed1c <__sflush_r+0x98>
 800ecb6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ecb8:	89a3      	ldrh	r3, [r4, #12]
 800ecba:	075a      	lsls	r2, r3, #29
 800ecbc:	d505      	bpl.n	800ecca <__sflush_r+0x46>
 800ecbe:	6863      	ldr	r3, [r4, #4]
 800ecc0:	1ac0      	subs	r0, r0, r3
 800ecc2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ecc4:	b10b      	cbz	r3, 800ecca <__sflush_r+0x46>
 800ecc6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ecc8:	1ac0      	subs	r0, r0, r3
 800ecca:	2300      	movs	r3, #0
 800eccc:	4602      	mov	r2, r0
 800ecce:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ecd0:	6a21      	ldr	r1, [r4, #32]
 800ecd2:	4628      	mov	r0, r5
 800ecd4:	47b0      	blx	r6
 800ecd6:	1c43      	adds	r3, r0, #1
 800ecd8:	89a3      	ldrh	r3, [r4, #12]
 800ecda:	d106      	bne.n	800ecea <__sflush_r+0x66>
 800ecdc:	6829      	ldr	r1, [r5, #0]
 800ecde:	291d      	cmp	r1, #29
 800ece0:	d82c      	bhi.n	800ed3c <__sflush_r+0xb8>
 800ece2:	4a2a      	ldr	r2, [pc, #168]	; (800ed8c <__sflush_r+0x108>)
 800ece4:	40ca      	lsrs	r2, r1
 800ece6:	07d6      	lsls	r6, r2, #31
 800ece8:	d528      	bpl.n	800ed3c <__sflush_r+0xb8>
 800ecea:	2200      	movs	r2, #0
 800ecec:	6062      	str	r2, [r4, #4]
 800ecee:	04d9      	lsls	r1, r3, #19
 800ecf0:	6922      	ldr	r2, [r4, #16]
 800ecf2:	6022      	str	r2, [r4, #0]
 800ecf4:	d504      	bpl.n	800ed00 <__sflush_r+0x7c>
 800ecf6:	1c42      	adds	r2, r0, #1
 800ecf8:	d101      	bne.n	800ecfe <__sflush_r+0x7a>
 800ecfa:	682b      	ldr	r3, [r5, #0]
 800ecfc:	b903      	cbnz	r3, 800ed00 <__sflush_r+0x7c>
 800ecfe:	6560      	str	r0, [r4, #84]	; 0x54
 800ed00:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ed02:	602f      	str	r7, [r5, #0]
 800ed04:	2900      	cmp	r1, #0
 800ed06:	d0ca      	beq.n	800ec9e <__sflush_r+0x1a>
 800ed08:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ed0c:	4299      	cmp	r1, r3
 800ed0e:	d002      	beq.n	800ed16 <__sflush_r+0x92>
 800ed10:	4628      	mov	r0, r5
 800ed12:	f7ff faab 	bl	800e26c <_free_r>
 800ed16:	2000      	movs	r0, #0
 800ed18:	6360      	str	r0, [r4, #52]	; 0x34
 800ed1a:	e7c1      	b.n	800eca0 <__sflush_r+0x1c>
 800ed1c:	6a21      	ldr	r1, [r4, #32]
 800ed1e:	2301      	movs	r3, #1
 800ed20:	4628      	mov	r0, r5
 800ed22:	47b0      	blx	r6
 800ed24:	1c41      	adds	r1, r0, #1
 800ed26:	d1c7      	bne.n	800ecb8 <__sflush_r+0x34>
 800ed28:	682b      	ldr	r3, [r5, #0]
 800ed2a:	2b00      	cmp	r3, #0
 800ed2c:	d0c4      	beq.n	800ecb8 <__sflush_r+0x34>
 800ed2e:	2b1d      	cmp	r3, #29
 800ed30:	d001      	beq.n	800ed36 <__sflush_r+0xb2>
 800ed32:	2b16      	cmp	r3, #22
 800ed34:	d101      	bne.n	800ed3a <__sflush_r+0xb6>
 800ed36:	602f      	str	r7, [r5, #0]
 800ed38:	e7b1      	b.n	800ec9e <__sflush_r+0x1a>
 800ed3a:	89a3      	ldrh	r3, [r4, #12]
 800ed3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ed40:	81a3      	strh	r3, [r4, #12]
 800ed42:	e7ad      	b.n	800eca0 <__sflush_r+0x1c>
 800ed44:	690f      	ldr	r7, [r1, #16]
 800ed46:	2f00      	cmp	r7, #0
 800ed48:	d0a9      	beq.n	800ec9e <__sflush_r+0x1a>
 800ed4a:	0793      	lsls	r3, r2, #30
 800ed4c:	680e      	ldr	r6, [r1, #0]
 800ed4e:	bf08      	it	eq
 800ed50:	694b      	ldreq	r3, [r1, #20]
 800ed52:	600f      	str	r7, [r1, #0]
 800ed54:	bf18      	it	ne
 800ed56:	2300      	movne	r3, #0
 800ed58:	eba6 0807 	sub.w	r8, r6, r7
 800ed5c:	608b      	str	r3, [r1, #8]
 800ed5e:	f1b8 0f00 	cmp.w	r8, #0
 800ed62:	dd9c      	ble.n	800ec9e <__sflush_r+0x1a>
 800ed64:	6a21      	ldr	r1, [r4, #32]
 800ed66:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ed68:	4643      	mov	r3, r8
 800ed6a:	463a      	mov	r2, r7
 800ed6c:	4628      	mov	r0, r5
 800ed6e:	47b0      	blx	r6
 800ed70:	2800      	cmp	r0, #0
 800ed72:	dc06      	bgt.n	800ed82 <__sflush_r+0xfe>
 800ed74:	89a3      	ldrh	r3, [r4, #12]
 800ed76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ed7a:	81a3      	strh	r3, [r4, #12]
 800ed7c:	f04f 30ff 	mov.w	r0, #4294967295
 800ed80:	e78e      	b.n	800eca0 <__sflush_r+0x1c>
 800ed82:	4407      	add	r7, r0
 800ed84:	eba8 0800 	sub.w	r8, r8, r0
 800ed88:	e7e9      	b.n	800ed5e <__sflush_r+0xda>
 800ed8a:	bf00      	nop
 800ed8c:	20400001 	.word	0x20400001

0800ed90 <_fflush_r>:
 800ed90:	b538      	push	{r3, r4, r5, lr}
 800ed92:	690b      	ldr	r3, [r1, #16]
 800ed94:	4605      	mov	r5, r0
 800ed96:	460c      	mov	r4, r1
 800ed98:	b913      	cbnz	r3, 800eda0 <_fflush_r+0x10>
 800ed9a:	2500      	movs	r5, #0
 800ed9c:	4628      	mov	r0, r5
 800ed9e:	bd38      	pop	{r3, r4, r5, pc}
 800eda0:	b118      	cbz	r0, 800edaa <_fflush_r+0x1a>
 800eda2:	6983      	ldr	r3, [r0, #24]
 800eda4:	b90b      	cbnz	r3, 800edaa <_fflush_r+0x1a>
 800eda6:	f000 f887 	bl	800eeb8 <__sinit>
 800edaa:	4b14      	ldr	r3, [pc, #80]	; (800edfc <_fflush_r+0x6c>)
 800edac:	429c      	cmp	r4, r3
 800edae:	d11b      	bne.n	800ede8 <_fflush_r+0x58>
 800edb0:	686c      	ldr	r4, [r5, #4]
 800edb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800edb6:	2b00      	cmp	r3, #0
 800edb8:	d0ef      	beq.n	800ed9a <_fflush_r+0xa>
 800edba:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800edbc:	07d0      	lsls	r0, r2, #31
 800edbe:	d404      	bmi.n	800edca <_fflush_r+0x3a>
 800edc0:	0599      	lsls	r1, r3, #22
 800edc2:	d402      	bmi.n	800edca <_fflush_r+0x3a>
 800edc4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800edc6:	f000 f915 	bl	800eff4 <__retarget_lock_acquire_recursive>
 800edca:	4628      	mov	r0, r5
 800edcc:	4621      	mov	r1, r4
 800edce:	f7ff ff59 	bl	800ec84 <__sflush_r>
 800edd2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800edd4:	07da      	lsls	r2, r3, #31
 800edd6:	4605      	mov	r5, r0
 800edd8:	d4e0      	bmi.n	800ed9c <_fflush_r+0xc>
 800edda:	89a3      	ldrh	r3, [r4, #12]
 800eddc:	059b      	lsls	r3, r3, #22
 800edde:	d4dd      	bmi.n	800ed9c <_fflush_r+0xc>
 800ede0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ede2:	f000 f908 	bl	800eff6 <__retarget_lock_release_recursive>
 800ede6:	e7d9      	b.n	800ed9c <_fflush_r+0xc>
 800ede8:	4b05      	ldr	r3, [pc, #20]	; (800ee00 <_fflush_r+0x70>)
 800edea:	429c      	cmp	r4, r3
 800edec:	d101      	bne.n	800edf2 <_fflush_r+0x62>
 800edee:	68ac      	ldr	r4, [r5, #8]
 800edf0:	e7df      	b.n	800edb2 <_fflush_r+0x22>
 800edf2:	4b04      	ldr	r3, [pc, #16]	; (800ee04 <_fflush_r+0x74>)
 800edf4:	429c      	cmp	r4, r3
 800edf6:	bf08      	it	eq
 800edf8:	68ec      	ldreq	r4, [r5, #12]
 800edfa:	e7da      	b.n	800edb2 <_fflush_r+0x22>
 800edfc:	08010280 	.word	0x08010280
 800ee00:	080102a0 	.word	0x080102a0
 800ee04:	08010260 	.word	0x08010260

0800ee08 <std>:
 800ee08:	2300      	movs	r3, #0
 800ee0a:	b510      	push	{r4, lr}
 800ee0c:	4604      	mov	r4, r0
 800ee0e:	e9c0 3300 	strd	r3, r3, [r0]
 800ee12:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ee16:	6083      	str	r3, [r0, #8]
 800ee18:	8181      	strh	r1, [r0, #12]
 800ee1a:	6643      	str	r3, [r0, #100]	; 0x64
 800ee1c:	81c2      	strh	r2, [r0, #14]
 800ee1e:	6183      	str	r3, [r0, #24]
 800ee20:	4619      	mov	r1, r3
 800ee22:	2208      	movs	r2, #8
 800ee24:	305c      	adds	r0, #92	; 0x5c
 800ee26:	f7ff fa19 	bl	800e25c <memset>
 800ee2a:	4b05      	ldr	r3, [pc, #20]	; (800ee40 <std+0x38>)
 800ee2c:	6263      	str	r3, [r4, #36]	; 0x24
 800ee2e:	4b05      	ldr	r3, [pc, #20]	; (800ee44 <std+0x3c>)
 800ee30:	62a3      	str	r3, [r4, #40]	; 0x28
 800ee32:	4b05      	ldr	r3, [pc, #20]	; (800ee48 <std+0x40>)
 800ee34:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ee36:	4b05      	ldr	r3, [pc, #20]	; (800ee4c <std+0x44>)
 800ee38:	6224      	str	r4, [r4, #32]
 800ee3a:	6323      	str	r3, [r4, #48]	; 0x30
 800ee3c:	bd10      	pop	{r4, pc}
 800ee3e:	bf00      	nop
 800ee40:	0800f4ad 	.word	0x0800f4ad
 800ee44:	0800f4cf 	.word	0x0800f4cf
 800ee48:	0800f507 	.word	0x0800f507
 800ee4c:	0800f52b 	.word	0x0800f52b

0800ee50 <_cleanup_r>:
 800ee50:	4901      	ldr	r1, [pc, #4]	; (800ee58 <_cleanup_r+0x8>)
 800ee52:	f000 b8af 	b.w	800efb4 <_fwalk_reent>
 800ee56:	bf00      	nop
 800ee58:	0800ed91 	.word	0x0800ed91

0800ee5c <__sfmoreglue>:
 800ee5c:	b570      	push	{r4, r5, r6, lr}
 800ee5e:	2268      	movs	r2, #104	; 0x68
 800ee60:	1e4d      	subs	r5, r1, #1
 800ee62:	4355      	muls	r5, r2
 800ee64:	460e      	mov	r6, r1
 800ee66:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ee6a:	f7ff fa6b 	bl	800e344 <_malloc_r>
 800ee6e:	4604      	mov	r4, r0
 800ee70:	b140      	cbz	r0, 800ee84 <__sfmoreglue+0x28>
 800ee72:	2100      	movs	r1, #0
 800ee74:	e9c0 1600 	strd	r1, r6, [r0]
 800ee78:	300c      	adds	r0, #12
 800ee7a:	60a0      	str	r0, [r4, #8]
 800ee7c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ee80:	f7ff f9ec 	bl	800e25c <memset>
 800ee84:	4620      	mov	r0, r4
 800ee86:	bd70      	pop	{r4, r5, r6, pc}

0800ee88 <__sfp_lock_acquire>:
 800ee88:	4801      	ldr	r0, [pc, #4]	; (800ee90 <__sfp_lock_acquire+0x8>)
 800ee8a:	f000 b8b3 	b.w	800eff4 <__retarget_lock_acquire_recursive>
 800ee8e:	bf00      	nop
 800ee90:	200004fd 	.word	0x200004fd

0800ee94 <__sfp_lock_release>:
 800ee94:	4801      	ldr	r0, [pc, #4]	; (800ee9c <__sfp_lock_release+0x8>)
 800ee96:	f000 b8ae 	b.w	800eff6 <__retarget_lock_release_recursive>
 800ee9a:	bf00      	nop
 800ee9c:	200004fd 	.word	0x200004fd

0800eea0 <__sinit_lock_acquire>:
 800eea0:	4801      	ldr	r0, [pc, #4]	; (800eea8 <__sinit_lock_acquire+0x8>)
 800eea2:	f000 b8a7 	b.w	800eff4 <__retarget_lock_acquire_recursive>
 800eea6:	bf00      	nop
 800eea8:	200004fe 	.word	0x200004fe

0800eeac <__sinit_lock_release>:
 800eeac:	4801      	ldr	r0, [pc, #4]	; (800eeb4 <__sinit_lock_release+0x8>)
 800eeae:	f000 b8a2 	b.w	800eff6 <__retarget_lock_release_recursive>
 800eeb2:	bf00      	nop
 800eeb4:	200004fe 	.word	0x200004fe

0800eeb8 <__sinit>:
 800eeb8:	b510      	push	{r4, lr}
 800eeba:	4604      	mov	r4, r0
 800eebc:	f7ff fff0 	bl	800eea0 <__sinit_lock_acquire>
 800eec0:	69a3      	ldr	r3, [r4, #24]
 800eec2:	b11b      	cbz	r3, 800eecc <__sinit+0x14>
 800eec4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800eec8:	f7ff bff0 	b.w	800eeac <__sinit_lock_release>
 800eecc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800eed0:	6523      	str	r3, [r4, #80]	; 0x50
 800eed2:	4b13      	ldr	r3, [pc, #76]	; (800ef20 <__sinit+0x68>)
 800eed4:	4a13      	ldr	r2, [pc, #76]	; (800ef24 <__sinit+0x6c>)
 800eed6:	681b      	ldr	r3, [r3, #0]
 800eed8:	62a2      	str	r2, [r4, #40]	; 0x28
 800eeda:	42a3      	cmp	r3, r4
 800eedc:	bf04      	itt	eq
 800eede:	2301      	moveq	r3, #1
 800eee0:	61a3      	streq	r3, [r4, #24]
 800eee2:	4620      	mov	r0, r4
 800eee4:	f000 f820 	bl	800ef28 <__sfp>
 800eee8:	6060      	str	r0, [r4, #4]
 800eeea:	4620      	mov	r0, r4
 800eeec:	f000 f81c 	bl	800ef28 <__sfp>
 800eef0:	60a0      	str	r0, [r4, #8]
 800eef2:	4620      	mov	r0, r4
 800eef4:	f000 f818 	bl	800ef28 <__sfp>
 800eef8:	2200      	movs	r2, #0
 800eefa:	60e0      	str	r0, [r4, #12]
 800eefc:	2104      	movs	r1, #4
 800eefe:	6860      	ldr	r0, [r4, #4]
 800ef00:	f7ff ff82 	bl	800ee08 <std>
 800ef04:	68a0      	ldr	r0, [r4, #8]
 800ef06:	2201      	movs	r2, #1
 800ef08:	2109      	movs	r1, #9
 800ef0a:	f7ff ff7d 	bl	800ee08 <std>
 800ef0e:	68e0      	ldr	r0, [r4, #12]
 800ef10:	2202      	movs	r2, #2
 800ef12:	2112      	movs	r1, #18
 800ef14:	f7ff ff78 	bl	800ee08 <std>
 800ef18:	2301      	movs	r3, #1
 800ef1a:	61a3      	str	r3, [r4, #24]
 800ef1c:	e7d2      	b.n	800eec4 <__sinit+0xc>
 800ef1e:	bf00      	nop
 800ef20:	08010228 	.word	0x08010228
 800ef24:	0800ee51 	.word	0x0800ee51

0800ef28 <__sfp>:
 800ef28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef2a:	4607      	mov	r7, r0
 800ef2c:	f7ff ffac 	bl	800ee88 <__sfp_lock_acquire>
 800ef30:	4b1e      	ldr	r3, [pc, #120]	; (800efac <__sfp+0x84>)
 800ef32:	681e      	ldr	r6, [r3, #0]
 800ef34:	69b3      	ldr	r3, [r6, #24]
 800ef36:	b913      	cbnz	r3, 800ef3e <__sfp+0x16>
 800ef38:	4630      	mov	r0, r6
 800ef3a:	f7ff ffbd 	bl	800eeb8 <__sinit>
 800ef3e:	3648      	adds	r6, #72	; 0x48
 800ef40:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ef44:	3b01      	subs	r3, #1
 800ef46:	d503      	bpl.n	800ef50 <__sfp+0x28>
 800ef48:	6833      	ldr	r3, [r6, #0]
 800ef4a:	b30b      	cbz	r3, 800ef90 <__sfp+0x68>
 800ef4c:	6836      	ldr	r6, [r6, #0]
 800ef4e:	e7f7      	b.n	800ef40 <__sfp+0x18>
 800ef50:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ef54:	b9d5      	cbnz	r5, 800ef8c <__sfp+0x64>
 800ef56:	4b16      	ldr	r3, [pc, #88]	; (800efb0 <__sfp+0x88>)
 800ef58:	60e3      	str	r3, [r4, #12]
 800ef5a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ef5e:	6665      	str	r5, [r4, #100]	; 0x64
 800ef60:	f000 f847 	bl	800eff2 <__retarget_lock_init_recursive>
 800ef64:	f7ff ff96 	bl	800ee94 <__sfp_lock_release>
 800ef68:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ef6c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ef70:	6025      	str	r5, [r4, #0]
 800ef72:	61a5      	str	r5, [r4, #24]
 800ef74:	2208      	movs	r2, #8
 800ef76:	4629      	mov	r1, r5
 800ef78:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ef7c:	f7ff f96e 	bl	800e25c <memset>
 800ef80:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ef84:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ef88:	4620      	mov	r0, r4
 800ef8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ef8c:	3468      	adds	r4, #104	; 0x68
 800ef8e:	e7d9      	b.n	800ef44 <__sfp+0x1c>
 800ef90:	2104      	movs	r1, #4
 800ef92:	4638      	mov	r0, r7
 800ef94:	f7ff ff62 	bl	800ee5c <__sfmoreglue>
 800ef98:	4604      	mov	r4, r0
 800ef9a:	6030      	str	r0, [r6, #0]
 800ef9c:	2800      	cmp	r0, #0
 800ef9e:	d1d5      	bne.n	800ef4c <__sfp+0x24>
 800efa0:	f7ff ff78 	bl	800ee94 <__sfp_lock_release>
 800efa4:	230c      	movs	r3, #12
 800efa6:	603b      	str	r3, [r7, #0]
 800efa8:	e7ee      	b.n	800ef88 <__sfp+0x60>
 800efaa:	bf00      	nop
 800efac:	08010228 	.word	0x08010228
 800efb0:	ffff0001 	.word	0xffff0001

0800efb4 <_fwalk_reent>:
 800efb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800efb8:	4606      	mov	r6, r0
 800efba:	4688      	mov	r8, r1
 800efbc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800efc0:	2700      	movs	r7, #0
 800efc2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800efc6:	f1b9 0901 	subs.w	r9, r9, #1
 800efca:	d505      	bpl.n	800efd8 <_fwalk_reent+0x24>
 800efcc:	6824      	ldr	r4, [r4, #0]
 800efce:	2c00      	cmp	r4, #0
 800efd0:	d1f7      	bne.n	800efc2 <_fwalk_reent+0xe>
 800efd2:	4638      	mov	r0, r7
 800efd4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800efd8:	89ab      	ldrh	r3, [r5, #12]
 800efda:	2b01      	cmp	r3, #1
 800efdc:	d907      	bls.n	800efee <_fwalk_reent+0x3a>
 800efde:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800efe2:	3301      	adds	r3, #1
 800efe4:	d003      	beq.n	800efee <_fwalk_reent+0x3a>
 800efe6:	4629      	mov	r1, r5
 800efe8:	4630      	mov	r0, r6
 800efea:	47c0      	blx	r8
 800efec:	4307      	orrs	r7, r0
 800efee:	3568      	adds	r5, #104	; 0x68
 800eff0:	e7e9      	b.n	800efc6 <_fwalk_reent+0x12>

0800eff2 <__retarget_lock_init_recursive>:
 800eff2:	4770      	bx	lr

0800eff4 <__retarget_lock_acquire_recursive>:
 800eff4:	4770      	bx	lr

0800eff6 <__retarget_lock_release_recursive>:
 800eff6:	4770      	bx	lr

0800eff8 <__swhatbuf_r>:
 800eff8:	b570      	push	{r4, r5, r6, lr}
 800effa:	460e      	mov	r6, r1
 800effc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f000:	2900      	cmp	r1, #0
 800f002:	b096      	sub	sp, #88	; 0x58
 800f004:	4614      	mov	r4, r2
 800f006:	461d      	mov	r5, r3
 800f008:	da08      	bge.n	800f01c <__swhatbuf_r+0x24>
 800f00a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800f00e:	2200      	movs	r2, #0
 800f010:	602a      	str	r2, [r5, #0]
 800f012:	061a      	lsls	r2, r3, #24
 800f014:	d410      	bmi.n	800f038 <__swhatbuf_r+0x40>
 800f016:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f01a:	e00e      	b.n	800f03a <__swhatbuf_r+0x42>
 800f01c:	466a      	mov	r2, sp
 800f01e:	f000 faab 	bl	800f578 <_fstat_r>
 800f022:	2800      	cmp	r0, #0
 800f024:	dbf1      	blt.n	800f00a <__swhatbuf_r+0x12>
 800f026:	9a01      	ldr	r2, [sp, #4]
 800f028:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800f02c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800f030:	425a      	negs	r2, r3
 800f032:	415a      	adcs	r2, r3
 800f034:	602a      	str	r2, [r5, #0]
 800f036:	e7ee      	b.n	800f016 <__swhatbuf_r+0x1e>
 800f038:	2340      	movs	r3, #64	; 0x40
 800f03a:	2000      	movs	r0, #0
 800f03c:	6023      	str	r3, [r4, #0]
 800f03e:	b016      	add	sp, #88	; 0x58
 800f040:	bd70      	pop	{r4, r5, r6, pc}
	...

0800f044 <__smakebuf_r>:
 800f044:	898b      	ldrh	r3, [r1, #12]
 800f046:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f048:	079d      	lsls	r5, r3, #30
 800f04a:	4606      	mov	r6, r0
 800f04c:	460c      	mov	r4, r1
 800f04e:	d507      	bpl.n	800f060 <__smakebuf_r+0x1c>
 800f050:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f054:	6023      	str	r3, [r4, #0]
 800f056:	6123      	str	r3, [r4, #16]
 800f058:	2301      	movs	r3, #1
 800f05a:	6163      	str	r3, [r4, #20]
 800f05c:	b002      	add	sp, #8
 800f05e:	bd70      	pop	{r4, r5, r6, pc}
 800f060:	ab01      	add	r3, sp, #4
 800f062:	466a      	mov	r2, sp
 800f064:	f7ff ffc8 	bl	800eff8 <__swhatbuf_r>
 800f068:	9900      	ldr	r1, [sp, #0]
 800f06a:	4605      	mov	r5, r0
 800f06c:	4630      	mov	r0, r6
 800f06e:	f7ff f969 	bl	800e344 <_malloc_r>
 800f072:	b948      	cbnz	r0, 800f088 <__smakebuf_r+0x44>
 800f074:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f078:	059a      	lsls	r2, r3, #22
 800f07a:	d4ef      	bmi.n	800f05c <__smakebuf_r+0x18>
 800f07c:	f023 0303 	bic.w	r3, r3, #3
 800f080:	f043 0302 	orr.w	r3, r3, #2
 800f084:	81a3      	strh	r3, [r4, #12]
 800f086:	e7e3      	b.n	800f050 <__smakebuf_r+0xc>
 800f088:	4b0d      	ldr	r3, [pc, #52]	; (800f0c0 <__smakebuf_r+0x7c>)
 800f08a:	62b3      	str	r3, [r6, #40]	; 0x28
 800f08c:	89a3      	ldrh	r3, [r4, #12]
 800f08e:	6020      	str	r0, [r4, #0]
 800f090:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f094:	81a3      	strh	r3, [r4, #12]
 800f096:	9b00      	ldr	r3, [sp, #0]
 800f098:	6163      	str	r3, [r4, #20]
 800f09a:	9b01      	ldr	r3, [sp, #4]
 800f09c:	6120      	str	r0, [r4, #16]
 800f09e:	b15b      	cbz	r3, 800f0b8 <__smakebuf_r+0x74>
 800f0a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f0a4:	4630      	mov	r0, r6
 800f0a6:	f000 fa79 	bl	800f59c <_isatty_r>
 800f0aa:	b128      	cbz	r0, 800f0b8 <__smakebuf_r+0x74>
 800f0ac:	89a3      	ldrh	r3, [r4, #12]
 800f0ae:	f023 0303 	bic.w	r3, r3, #3
 800f0b2:	f043 0301 	orr.w	r3, r3, #1
 800f0b6:	81a3      	strh	r3, [r4, #12]
 800f0b8:	89a0      	ldrh	r0, [r4, #12]
 800f0ba:	4305      	orrs	r5, r0
 800f0bc:	81a5      	strh	r5, [r4, #12]
 800f0be:	e7cd      	b.n	800f05c <__smakebuf_r+0x18>
 800f0c0:	0800ee51 	.word	0x0800ee51

0800f0c4 <memmove>:
 800f0c4:	4288      	cmp	r0, r1
 800f0c6:	b510      	push	{r4, lr}
 800f0c8:	eb01 0402 	add.w	r4, r1, r2
 800f0cc:	d902      	bls.n	800f0d4 <memmove+0x10>
 800f0ce:	4284      	cmp	r4, r0
 800f0d0:	4623      	mov	r3, r4
 800f0d2:	d807      	bhi.n	800f0e4 <memmove+0x20>
 800f0d4:	1e43      	subs	r3, r0, #1
 800f0d6:	42a1      	cmp	r1, r4
 800f0d8:	d008      	beq.n	800f0ec <memmove+0x28>
 800f0da:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f0de:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f0e2:	e7f8      	b.n	800f0d6 <memmove+0x12>
 800f0e4:	4402      	add	r2, r0
 800f0e6:	4601      	mov	r1, r0
 800f0e8:	428a      	cmp	r2, r1
 800f0ea:	d100      	bne.n	800f0ee <memmove+0x2a>
 800f0ec:	bd10      	pop	{r4, pc}
 800f0ee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f0f2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f0f6:	e7f7      	b.n	800f0e8 <memmove+0x24>

0800f0f8 <__malloc_lock>:
 800f0f8:	4801      	ldr	r0, [pc, #4]	; (800f100 <__malloc_lock+0x8>)
 800f0fa:	f7ff bf7b 	b.w	800eff4 <__retarget_lock_acquire_recursive>
 800f0fe:	bf00      	nop
 800f100:	200004fc 	.word	0x200004fc

0800f104 <__malloc_unlock>:
 800f104:	4801      	ldr	r0, [pc, #4]	; (800f10c <__malloc_unlock+0x8>)
 800f106:	f7ff bf76 	b.w	800eff6 <__retarget_lock_release_recursive>
 800f10a:	bf00      	nop
 800f10c:	200004fc 	.word	0x200004fc

0800f110 <_realloc_r>:
 800f110:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f114:	4680      	mov	r8, r0
 800f116:	4614      	mov	r4, r2
 800f118:	460e      	mov	r6, r1
 800f11a:	b921      	cbnz	r1, 800f126 <_realloc_r+0x16>
 800f11c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f120:	4611      	mov	r1, r2
 800f122:	f7ff b90f 	b.w	800e344 <_malloc_r>
 800f126:	b92a      	cbnz	r2, 800f134 <_realloc_r+0x24>
 800f128:	f7ff f8a0 	bl	800e26c <_free_r>
 800f12c:	4625      	mov	r5, r4
 800f12e:	4628      	mov	r0, r5
 800f130:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f134:	f000 fa54 	bl	800f5e0 <_malloc_usable_size_r>
 800f138:	4284      	cmp	r4, r0
 800f13a:	4607      	mov	r7, r0
 800f13c:	d802      	bhi.n	800f144 <_realloc_r+0x34>
 800f13e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f142:	d812      	bhi.n	800f16a <_realloc_r+0x5a>
 800f144:	4621      	mov	r1, r4
 800f146:	4640      	mov	r0, r8
 800f148:	f7ff f8fc 	bl	800e344 <_malloc_r>
 800f14c:	4605      	mov	r5, r0
 800f14e:	2800      	cmp	r0, #0
 800f150:	d0ed      	beq.n	800f12e <_realloc_r+0x1e>
 800f152:	42bc      	cmp	r4, r7
 800f154:	4622      	mov	r2, r4
 800f156:	4631      	mov	r1, r6
 800f158:	bf28      	it	cs
 800f15a:	463a      	movcs	r2, r7
 800f15c:	f7ff f870 	bl	800e240 <memcpy>
 800f160:	4631      	mov	r1, r6
 800f162:	4640      	mov	r0, r8
 800f164:	f7ff f882 	bl	800e26c <_free_r>
 800f168:	e7e1      	b.n	800f12e <_realloc_r+0x1e>
 800f16a:	4635      	mov	r5, r6
 800f16c:	e7df      	b.n	800f12e <_realloc_r+0x1e>

0800f16e <__ssputs_r>:
 800f16e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f172:	688e      	ldr	r6, [r1, #8]
 800f174:	429e      	cmp	r6, r3
 800f176:	4682      	mov	sl, r0
 800f178:	460c      	mov	r4, r1
 800f17a:	4690      	mov	r8, r2
 800f17c:	461f      	mov	r7, r3
 800f17e:	d838      	bhi.n	800f1f2 <__ssputs_r+0x84>
 800f180:	898a      	ldrh	r2, [r1, #12]
 800f182:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f186:	d032      	beq.n	800f1ee <__ssputs_r+0x80>
 800f188:	6825      	ldr	r5, [r4, #0]
 800f18a:	6909      	ldr	r1, [r1, #16]
 800f18c:	eba5 0901 	sub.w	r9, r5, r1
 800f190:	6965      	ldr	r5, [r4, #20]
 800f192:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f196:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f19a:	3301      	adds	r3, #1
 800f19c:	444b      	add	r3, r9
 800f19e:	106d      	asrs	r5, r5, #1
 800f1a0:	429d      	cmp	r5, r3
 800f1a2:	bf38      	it	cc
 800f1a4:	461d      	movcc	r5, r3
 800f1a6:	0553      	lsls	r3, r2, #21
 800f1a8:	d531      	bpl.n	800f20e <__ssputs_r+0xa0>
 800f1aa:	4629      	mov	r1, r5
 800f1ac:	f7ff f8ca 	bl	800e344 <_malloc_r>
 800f1b0:	4606      	mov	r6, r0
 800f1b2:	b950      	cbnz	r0, 800f1ca <__ssputs_r+0x5c>
 800f1b4:	230c      	movs	r3, #12
 800f1b6:	f8ca 3000 	str.w	r3, [sl]
 800f1ba:	89a3      	ldrh	r3, [r4, #12]
 800f1bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f1c0:	81a3      	strh	r3, [r4, #12]
 800f1c2:	f04f 30ff 	mov.w	r0, #4294967295
 800f1c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f1ca:	6921      	ldr	r1, [r4, #16]
 800f1cc:	464a      	mov	r2, r9
 800f1ce:	f7ff f837 	bl	800e240 <memcpy>
 800f1d2:	89a3      	ldrh	r3, [r4, #12]
 800f1d4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f1d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f1dc:	81a3      	strh	r3, [r4, #12]
 800f1de:	6126      	str	r6, [r4, #16]
 800f1e0:	6165      	str	r5, [r4, #20]
 800f1e2:	444e      	add	r6, r9
 800f1e4:	eba5 0509 	sub.w	r5, r5, r9
 800f1e8:	6026      	str	r6, [r4, #0]
 800f1ea:	60a5      	str	r5, [r4, #8]
 800f1ec:	463e      	mov	r6, r7
 800f1ee:	42be      	cmp	r6, r7
 800f1f0:	d900      	bls.n	800f1f4 <__ssputs_r+0x86>
 800f1f2:	463e      	mov	r6, r7
 800f1f4:	6820      	ldr	r0, [r4, #0]
 800f1f6:	4632      	mov	r2, r6
 800f1f8:	4641      	mov	r1, r8
 800f1fa:	f7ff ff63 	bl	800f0c4 <memmove>
 800f1fe:	68a3      	ldr	r3, [r4, #8]
 800f200:	1b9b      	subs	r3, r3, r6
 800f202:	60a3      	str	r3, [r4, #8]
 800f204:	6823      	ldr	r3, [r4, #0]
 800f206:	4433      	add	r3, r6
 800f208:	6023      	str	r3, [r4, #0]
 800f20a:	2000      	movs	r0, #0
 800f20c:	e7db      	b.n	800f1c6 <__ssputs_r+0x58>
 800f20e:	462a      	mov	r2, r5
 800f210:	f7ff ff7e 	bl	800f110 <_realloc_r>
 800f214:	4606      	mov	r6, r0
 800f216:	2800      	cmp	r0, #0
 800f218:	d1e1      	bne.n	800f1de <__ssputs_r+0x70>
 800f21a:	6921      	ldr	r1, [r4, #16]
 800f21c:	4650      	mov	r0, sl
 800f21e:	f7ff f825 	bl	800e26c <_free_r>
 800f222:	e7c7      	b.n	800f1b4 <__ssputs_r+0x46>

0800f224 <_svfiprintf_r>:
 800f224:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f228:	4698      	mov	r8, r3
 800f22a:	898b      	ldrh	r3, [r1, #12]
 800f22c:	061b      	lsls	r3, r3, #24
 800f22e:	b09d      	sub	sp, #116	; 0x74
 800f230:	4607      	mov	r7, r0
 800f232:	460d      	mov	r5, r1
 800f234:	4614      	mov	r4, r2
 800f236:	d50e      	bpl.n	800f256 <_svfiprintf_r+0x32>
 800f238:	690b      	ldr	r3, [r1, #16]
 800f23a:	b963      	cbnz	r3, 800f256 <_svfiprintf_r+0x32>
 800f23c:	2140      	movs	r1, #64	; 0x40
 800f23e:	f7ff f881 	bl	800e344 <_malloc_r>
 800f242:	6028      	str	r0, [r5, #0]
 800f244:	6128      	str	r0, [r5, #16]
 800f246:	b920      	cbnz	r0, 800f252 <_svfiprintf_r+0x2e>
 800f248:	230c      	movs	r3, #12
 800f24a:	603b      	str	r3, [r7, #0]
 800f24c:	f04f 30ff 	mov.w	r0, #4294967295
 800f250:	e0d1      	b.n	800f3f6 <_svfiprintf_r+0x1d2>
 800f252:	2340      	movs	r3, #64	; 0x40
 800f254:	616b      	str	r3, [r5, #20]
 800f256:	2300      	movs	r3, #0
 800f258:	9309      	str	r3, [sp, #36]	; 0x24
 800f25a:	2320      	movs	r3, #32
 800f25c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f260:	f8cd 800c 	str.w	r8, [sp, #12]
 800f264:	2330      	movs	r3, #48	; 0x30
 800f266:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800f410 <_svfiprintf_r+0x1ec>
 800f26a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f26e:	f04f 0901 	mov.w	r9, #1
 800f272:	4623      	mov	r3, r4
 800f274:	469a      	mov	sl, r3
 800f276:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f27a:	b10a      	cbz	r2, 800f280 <_svfiprintf_r+0x5c>
 800f27c:	2a25      	cmp	r2, #37	; 0x25
 800f27e:	d1f9      	bne.n	800f274 <_svfiprintf_r+0x50>
 800f280:	ebba 0b04 	subs.w	fp, sl, r4
 800f284:	d00b      	beq.n	800f29e <_svfiprintf_r+0x7a>
 800f286:	465b      	mov	r3, fp
 800f288:	4622      	mov	r2, r4
 800f28a:	4629      	mov	r1, r5
 800f28c:	4638      	mov	r0, r7
 800f28e:	f7ff ff6e 	bl	800f16e <__ssputs_r>
 800f292:	3001      	adds	r0, #1
 800f294:	f000 80aa 	beq.w	800f3ec <_svfiprintf_r+0x1c8>
 800f298:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f29a:	445a      	add	r2, fp
 800f29c:	9209      	str	r2, [sp, #36]	; 0x24
 800f29e:	f89a 3000 	ldrb.w	r3, [sl]
 800f2a2:	2b00      	cmp	r3, #0
 800f2a4:	f000 80a2 	beq.w	800f3ec <_svfiprintf_r+0x1c8>
 800f2a8:	2300      	movs	r3, #0
 800f2aa:	f04f 32ff 	mov.w	r2, #4294967295
 800f2ae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f2b2:	f10a 0a01 	add.w	sl, sl, #1
 800f2b6:	9304      	str	r3, [sp, #16]
 800f2b8:	9307      	str	r3, [sp, #28]
 800f2ba:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f2be:	931a      	str	r3, [sp, #104]	; 0x68
 800f2c0:	4654      	mov	r4, sl
 800f2c2:	2205      	movs	r2, #5
 800f2c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f2c8:	4851      	ldr	r0, [pc, #324]	; (800f410 <_svfiprintf_r+0x1ec>)
 800f2ca:	f7f0 ff89 	bl	80001e0 <memchr>
 800f2ce:	9a04      	ldr	r2, [sp, #16]
 800f2d0:	b9d8      	cbnz	r0, 800f30a <_svfiprintf_r+0xe6>
 800f2d2:	06d0      	lsls	r0, r2, #27
 800f2d4:	bf44      	itt	mi
 800f2d6:	2320      	movmi	r3, #32
 800f2d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f2dc:	0711      	lsls	r1, r2, #28
 800f2de:	bf44      	itt	mi
 800f2e0:	232b      	movmi	r3, #43	; 0x2b
 800f2e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f2e6:	f89a 3000 	ldrb.w	r3, [sl]
 800f2ea:	2b2a      	cmp	r3, #42	; 0x2a
 800f2ec:	d015      	beq.n	800f31a <_svfiprintf_r+0xf6>
 800f2ee:	9a07      	ldr	r2, [sp, #28]
 800f2f0:	4654      	mov	r4, sl
 800f2f2:	2000      	movs	r0, #0
 800f2f4:	f04f 0c0a 	mov.w	ip, #10
 800f2f8:	4621      	mov	r1, r4
 800f2fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f2fe:	3b30      	subs	r3, #48	; 0x30
 800f300:	2b09      	cmp	r3, #9
 800f302:	d94e      	bls.n	800f3a2 <_svfiprintf_r+0x17e>
 800f304:	b1b0      	cbz	r0, 800f334 <_svfiprintf_r+0x110>
 800f306:	9207      	str	r2, [sp, #28]
 800f308:	e014      	b.n	800f334 <_svfiprintf_r+0x110>
 800f30a:	eba0 0308 	sub.w	r3, r0, r8
 800f30e:	fa09 f303 	lsl.w	r3, r9, r3
 800f312:	4313      	orrs	r3, r2
 800f314:	9304      	str	r3, [sp, #16]
 800f316:	46a2      	mov	sl, r4
 800f318:	e7d2      	b.n	800f2c0 <_svfiprintf_r+0x9c>
 800f31a:	9b03      	ldr	r3, [sp, #12]
 800f31c:	1d19      	adds	r1, r3, #4
 800f31e:	681b      	ldr	r3, [r3, #0]
 800f320:	9103      	str	r1, [sp, #12]
 800f322:	2b00      	cmp	r3, #0
 800f324:	bfbb      	ittet	lt
 800f326:	425b      	neglt	r3, r3
 800f328:	f042 0202 	orrlt.w	r2, r2, #2
 800f32c:	9307      	strge	r3, [sp, #28]
 800f32e:	9307      	strlt	r3, [sp, #28]
 800f330:	bfb8      	it	lt
 800f332:	9204      	strlt	r2, [sp, #16]
 800f334:	7823      	ldrb	r3, [r4, #0]
 800f336:	2b2e      	cmp	r3, #46	; 0x2e
 800f338:	d10c      	bne.n	800f354 <_svfiprintf_r+0x130>
 800f33a:	7863      	ldrb	r3, [r4, #1]
 800f33c:	2b2a      	cmp	r3, #42	; 0x2a
 800f33e:	d135      	bne.n	800f3ac <_svfiprintf_r+0x188>
 800f340:	9b03      	ldr	r3, [sp, #12]
 800f342:	1d1a      	adds	r2, r3, #4
 800f344:	681b      	ldr	r3, [r3, #0]
 800f346:	9203      	str	r2, [sp, #12]
 800f348:	2b00      	cmp	r3, #0
 800f34a:	bfb8      	it	lt
 800f34c:	f04f 33ff 	movlt.w	r3, #4294967295
 800f350:	3402      	adds	r4, #2
 800f352:	9305      	str	r3, [sp, #20]
 800f354:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800f420 <_svfiprintf_r+0x1fc>
 800f358:	7821      	ldrb	r1, [r4, #0]
 800f35a:	2203      	movs	r2, #3
 800f35c:	4650      	mov	r0, sl
 800f35e:	f7f0 ff3f 	bl	80001e0 <memchr>
 800f362:	b140      	cbz	r0, 800f376 <_svfiprintf_r+0x152>
 800f364:	2340      	movs	r3, #64	; 0x40
 800f366:	eba0 000a 	sub.w	r0, r0, sl
 800f36a:	fa03 f000 	lsl.w	r0, r3, r0
 800f36e:	9b04      	ldr	r3, [sp, #16]
 800f370:	4303      	orrs	r3, r0
 800f372:	3401      	adds	r4, #1
 800f374:	9304      	str	r3, [sp, #16]
 800f376:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f37a:	4826      	ldr	r0, [pc, #152]	; (800f414 <_svfiprintf_r+0x1f0>)
 800f37c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f380:	2206      	movs	r2, #6
 800f382:	f7f0 ff2d 	bl	80001e0 <memchr>
 800f386:	2800      	cmp	r0, #0
 800f388:	d038      	beq.n	800f3fc <_svfiprintf_r+0x1d8>
 800f38a:	4b23      	ldr	r3, [pc, #140]	; (800f418 <_svfiprintf_r+0x1f4>)
 800f38c:	bb1b      	cbnz	r3, 800f3d6 <_svfiprintf_r+0x1b2>
 800f38e:	9b03      	ldr	r3, [sp, #12]
 800f390:	3307      	adds	r3, #7
 800f392:	f023 0307 	bic.w	r3, r3, #7
 800f396:	3308      	adds	r3, #8
 800f398:	9303      	str	r3, [sp, #12]
 800f39a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f39c:	4433      	add	r3, r6
 800f39e:	9309      	str	r3, [sp, #36]	; 0x24
 800f3a0:	e767      	b.n	800f272 <_svfiprintf_r+0x4e>
 800f3a2:	fb0c 3202 	mla	r2, ip, r2, r3
 800f3a6:	460c      	mov	r4, r1
 800f3a8:	2001      	movs	r0, #1
 800f3aa:	e7a5      	b.n	800f2f8 <_svfiprintf_r+0xd4>
 800f3ac:	2300      	movs	r3, #0
 800f3ae:	3401      	adds	r4, #1
 800f3b0:	9305      	str	r3, [sp, #20]
 800f3b2:	4619      	mov	r1, r3
 800f3b4:	f04f 0c0a 	mov.w	ip, #10
 800f3b8:	4620      	mov	r0, r4
 800f3ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f3be:	3a30      	subs	r2, #48	; 0x30
 800f3c0:	2a09      	cmp	r2, #9
 800f3c2:	d903      	bls.n	800f3cc <_svfiprintf_r+0x1a8>
 800f3c4:	2b00      	cmp	r3, #0
 800f3c6:	d0c5      	beq.n	800f354 <_svfiprintf_r+0x130>
 800f3c8:	9105      	str	r1, [sp, #20]
 800f3ca:	e7c3      	b.n	800f354 <_svfiprintf_r+0x130>
 800f3cc:	fb0c 2101 	mla	r1, ip, r1, r2
 800f3d0:	4604      	mov	r4, r0
 800f3d2:	2301      	movs	r3, #1
 800f3d4:	e7f0      	b.n	800f3b8 <_svfiprintf_r+0x194>
 800f3d6:	ab03      	add	r3, sp, #12
 800f3d8:	9300      	str	r3, [sp, #0]
 800f3da:	462a      	mov	r2, r5
 800f3dc:	4b0f      	ldr	r3, [pc, #60]	; (800f41c <_svfiprintf_r+0x1f8>)
 800f3de:	a904      	add	r1, sp, #16
 800f3e0:	4638      	mov	r0, r7
 800f3e2:	f3af 8000 	nop.w
 800f3e6:	1c42      	adds	r2, r0, #1
 800f3e8:	4606      	mov	r6, r0
 800f3ea:	d1d6      	bne.n	800f39a <_svfiprintf_r+0x176>
 800f3ec:	89ab      	ldrh	r3, [r5, #12]
 800f3ee:	065b      	lsls	r3, r3, #25
 800f3f0:	f53f af2c 	bmi.w	800f24c <_svfiprintf_r+0x28>
 800f3f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f3f6:	b01d      	add	sp, #116	; 0x74
 800f3f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f3fc:	ab03      	add	r3, sp, #12
 800f3fe:	9300      	str	r3, [sp, #0]
 800f400:	462a      	mov	r2, r5
 800f402:	4b06      	ldr	r3, [pc, #24]	; (800f41c <_svfiprintf_r+0x1f8>)
 800f404:	a904      	add	r1, sp, #16
 800f406:	4638      	mov	r0, r7
 800f408:	f7ff f9d8 	bl	800e7bc <_printf_i>
 800f40c:	e7eb      	b.n	800f3e6 <_svfiprintf_r+0x1c2>
 800f40e:	bf00      	nop
 800f410:	0801022c 	.word	0x0801022c
 800f414:	08010236 	.word	0x08010236
 800f418:	00000000 	.word	0x00000000
 800f41c:	0800f16f 	.word	0x0800f16f
 800f420:	08010232 	.word	0x08010232

0800f424 <_raise_r>:
 800f424:	291f      	cmp	r1, #31
 800f426:	b538      	push	{r3, r4, r5, lr}
 800f428:	4604      	mov	r4, r0
 800f42a:	460d      	mov	r5, r1
 800f42c:	d904      	bls.n	800f438 <_raise_r+0x14>
 800f42e:	2316      	movs	r3, #22
 800f430:	6003      	str	r3, [r0, #0]
 800f432:	f04f 30ff 	mov.w	r0, #4294967295
 800f436:	bd38      	pop	{r3, r4, r5, pc}
 800f438:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800f43a:	b112      	cbz	r2, 800f442 <_raise_r+0x1e>
 800f43c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f440:	b94b      	cbnz	r3, 800f456 <_raise_r+0x32>
 800f442:	4620      	mov	r0, r4
 800f444:	f000 f830 	bl	800f4a8 <_getpid_r>
 800f448:	462a      	mov	r2, r5
 800f44a:	4601      	mov	r1, r0
 800f44c:	4620      	mov	r0, r4
 800f44e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f452:	f000 b817 	b.w	800f484 <_kill_r>
 800f456:	2b01      	cmp	r3, #1
 800f458:	d00a      	beq.n	800f470 <_raise_r+0x4c>
 800f45a:	1c59      	adds	r1, r3, #1
 800f45c:	d103      	bne.n	800f466 <_raise_r+0x42>
 800f45e:	2316      	movs	r3, #22
 800f460:	6003      	str	r3, [r0, #0]
 800f462:	2001      	movs	r0, #1
 800f464:	e7e7      	b.n	800f436 <_raise_r+0x12>
 800f466:	2400      	movs	r4, #0
 800f468:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f46c:	4628      	mov	r0, r5
 800f46e:	4798      	blx	r3
 800f470:	2000      	movs	r0, #0
 800f472:	e7e0      	b.n	800f436 <_raise_r+0x12>

0800f474 <raise>:
 800f474:	4b02      	ldr	r3, [pc, #8]	; (800f480 <raise+0xc>)
 800f476:	4601      	mov	r1, r0
 800f478:	6818      	ldr	r0, [r3, #0]
 800f47a:	f7ff bfd3 	b.w	800f424 <_raise_r>
 800f47e:	bf00      	nop
 800f480:	2000000c 	.word	0x2000000c

0800f484 <_kill_r>:
 800f484:	b538      	push	{r3, r4, r5, lr}
 800f486:	4d07      	ldr	r5, [pc, #28]	; (800f4a4 <_kill_r+0x20>)
 800f488:	2300      	movs	r3, #0
 800f48a:	4604      	mov	r4, r0
 800f48c:	4608      	mov	r0, r1
 800f48e:	4611      	mov	r1, r2
 800f490:	602b      	str	r3, [r5, #0]
 800f492:	f7f9 fc8b 	bl	8008dac <_kill>
 800f496:	1c43      	adds	r3, r0, #1
 800f498:	d102      	bne.n	800f4a0 <_kill_r+0x1c>
 800f49a:	682b      	ldr	r3, [r5, #0]
 800f49c:	b103      	cbz	r3, 800f4a0 <_kill_r+0x1c>
 800f49e:	6023      	str	r3, [r4, #0]
 800f4a0:	bd38      	pop	{r3, r4, r5, pc}
 800f4a2:	bf00      	nop
 800f4a4:	20000500 	.word	0x20000500

0800f4a8 <_getpid_r>:
 800f4a8:	f7f9 bc78 	b.w	8008d9c <_getpid>

0800f4ac <__sread>:
 800f4ac:	b510      	push	{r4, lr}
 800f4ae:	460c      	mov	r4, r1
 800f4b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f4b4:	f000 f89c 	bl	800f5f0 <_read_r>
 800f4b8:	2800      	cmp	r0, #0
 800f4ba:	bfab      	itete	ge
 800f4bc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f4be:	89a3      	ldrhlt	r3, [r4, #12]
 800f4c0:	181b      	addge	r3, r3, r0
 800f4c2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f4c6:	bfac      	ite	ge
 800f4c8:	6563      	strge	r3, [r4, #84]	; 0x54
 800f4ca:	81a3      	strhlt	r3, [r4, #12]
 800f4cc:	bd10      	pop	{r4, pc}

0800f4ce <__swrite>:
 800f4ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f4d2:	461f      	mov	r7, r3
 800f4d4:	898b      	ldrh	r3, [r1, #12]
 800f4d6:	05db      	lsls	r3, r3, #23
 800f4d8:	4605      	mov	r5, r0
 800f4da:	460c      	mov	r4, r1
 800f4dc:	4616      	mov	r6, r2
 800f4de:	d505      	bpl.n	800f4ec <__swrite+0x1e>
 800f4e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f4e4:	2302      	movs	r3, #2
 800f4e6:	2200      	movs	r2, #0
 800f4e8:	f000 f868 	bl	800f5bc <_lseek_r>
 800f4ec:	89a3      	ldrh	r3, [r4, #12]
 800f4ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f4f2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f4f6:	81a3      	strh	r3, [r4, #12]
 800f4f8:	4632      	mov	r2, r6
 800f4fa:	463b      	mov	r3, r7
 800f4fc:	4628      	mov	r0, r5
 800f4fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f502:	f000 b817 	b.w	800f534 <_write_r>

0800f506 <__sseek>:
 800f506:	b510      	push	{r4, lr}
 800f508:	460c      	mov	r4, r1
 800f50a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f50e:	f000 f855 	bl	800f5bc <_lseek_r>
 800f512:	1c43      	adds	r3, r0, #1
 800f514:	89a3      	ldrh	r3, [r4, #12]
 800f516:	bf15      	itete	ne
 800f518:	6560      	strne	r0, [r4, #84]	; 0x54
 800f51a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f51e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f522:	81a3      	strheq	r3, [r4, #12]
 800f524:	bf18      	it	ne
 800f526:	81a3      	strhne	r3, [r4, #12]
 800f528:	bd10      	pop	{r4, pc}

0800f52a <__sclose>:
 800f52a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f52e:	f000 b813 	b.w	800f558 <_close_r>
	...

0800f534 <_write_r>:
 800f534:	b538      	push	{r3, r4, r5, lr}
 800f536:	4d07      	ldr	r5, [pc, #28]	; (800f554 <_write_r+0x20>)
 800f538:	4604      	mov	r4, r0
 800f53a:	4608      	mov	r0, r1
 800f53c:	4611      	mov	r1, r2
 800f53e:	2200      	movs	r2, #0
 800f540:	602a      	str	r2, [r5, #0]
 800f542:	461a      	mov	r2, r3
 800f544:	f7f9 fc69 	bl	8008e1a <_write>
 800f548:	1c43      	adds	r3, r0, #1
 800f54a:	d102      	bne.n	800f552 <_write_r+0x1e>
 800f54c:	682b      	ldr	r3, [r5, #0]
 800f54e:	b103      	cbz	r3, 800f552 <_write_r+0x1e>
 800f550:	6023      	str	r3, [r4, #0]
 800f552:	bd38      	pop	{r3, r4, r5, pc}
 800f554:	20000500 	.word	0x20000500

0800f558 <_close_r>:
 800f558:	b538      	push	{r3, r4, r5, lr}
 800f55a:	4d06      	ldr	r5, [pc, #24]	; (800f574 <_close_r+0x1c>)
 800f55c:	2300      	movs	r3, #0
 800f55e:	4604      	mov	r4, r0
 800f560:	4608      	mov	r0, r1
 800f562:	602b      	str	r3, [r5, #0]
 800f564:	f7f9 fc75 	bl	8008e52 <_close>
 800f568:	1c43      	adds	r3, r0, #1
 800f56a:	d102      	bne.n	800f572 <_close_r+0x1a>
 800f56c:	682b      	ldr	r3, [r5, #0]
 800f56e:	b103      	cbz	r3, 800f572 <_close_r+0x1a>
 800f570:	6023      	str	r3, [r4, #0]
 800f572:	bd38      	pop	{r3, r4, r5, pc}
 800f574:	20000500 	.word	0x20000500

0800f578 <_fstat_r>:
 800f578:	b538      	push	{r3, r4, r5, lr}
 800f57a:	4d07      	ldr	r5, [pc, #28]	; (800f598 <_fstat_r+0x20>)
 800f57c:	2300      	movs	r3, #0
 800f57e:	4604      	mov	r4, r0
 800f580:	4608      	mov	r0, r1
 800f582:	4611      	mov	r1, r2
 800f584:	602b      	str	r3, [r5, #0]
 800f586:	f7f9 fc70 	bl	8008e6a <_fstat>
 800f58a:	1c43      	adds	r3, r0, #1
 800f58c:	d102      	bne.n	800f594 <_fstat_r+0x1c>
 800f58e:	682b      	ldr	r3, [r5, #0]
 800f590:	b103      	cbz	r3, 800f594 <_fstat_r+0x1c>
 800f592:	6023      	str	r3, [r4, #0]
 800f594:	bd38      	pop	{r3, r4, r5, pc}
 800f596:	bf00      	nop
 800f598:	20000500 	.word	0x20000500

0800f59c <_isatty_r>:
 800f59c:	b538      	push	{r3, r4, r5, lr}
 800f59e:	4d06      	ldr	r5, [pc, #24]	; (800f5b8 <_isatty_r+0x1c>)
 800f5a0:	2300      	movs	r3, #0
 800f5a2:	4604      	mov	r4, r0
 800f5a4:	4608      	mov	r0, r1
 800f5a6:	602b      	str	r3, [r5, #0]
 800f5a8:	f7f9 fc6f 	bl	8008e8a <_isatty>
 800f5ac:	1c43      	adds	r3, r0, #1
 800f5ae:	d102      	bne.n	800f5b6 <_isatty_r+0x1a>
 800f5b0:	682b      	ldr	r3, [r5, #0]
 800f5b2:	b103      	cbz	r3, 800f5b6 <_isatty_r+0x1a>
 800f5b4:	6023      	str	r3, [r4, #0]
 800f5b6:	bd38      	pop	{r3, r4, r5, pc}
 800f5b8:	20000500 	.word	0x20000500

0800f5bc <_lseek_r>:
 800f5bc:	b538      	push	{r3, r4, r5, lr}
 800f5be:	4d07      	ldr	r5, [pc, #28]	; (800f5dc <_lseek_r+0x20>)
 800f5c0:	4604      	mov	r4, r0
 800f5c2:	4608      	mov	r0, r1
 800f5c4:	4611      	mov	r1, r2
 800f5c6:	2200      	movs	r2, #0
 800f5c8:	602a      	str	r2, [r5, #0]
 800f5ca:	461a      	mov	r2, r3
 800f5cc:	f7f9 fc68 	bl	8008ea0 <_lseek>
 800f5d0:	1c43      	adds	r3, r0, #1
 800f5d2:	d102      	bne.n	800f5da <_lseek_r+0x1e>
 800f5d4:	682b      	ldr	r3, [r5, #0]
 800f5d6:	b103      	cbz	r3, 800f5da <_lseek_r+0x1e>
 800f5d8:	6023      	str	r3, [r4, #0]
 800f5da:	bd38      	pop	{r3, r4, r5, pc}
 800f5dc:	20000500 	.word	0x20000500

0800f5e0 <_malloc_usable_size_r>:
 800f5e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f5e4:	1f18      	subs	r0, r3, #4
 800f5e6:	2b00      	cmp	r3, #0
 800f5e8:	bfbc      	itt	lt
 800f5ea:	580b      	ldrlt	r3, [r1, r0]
 800f5ec:	18c0      	addlt	r0, r0, r3
 800f5ee:	4770      	bx	lr

0800f5f0 <_read_r>:
 800f5f0:	b538      	push	{r3, r4, r5, lr}
 800f5f2:	4d07      	ldr	r5, [pc, #28]	; (800f610 <_read_r+0x20>)
 800f5f4:	4604      	mov	r4, r0
 800f5f6:	4608      	mov	r0, r1
 800f5f8:	4611      	mov	r1, r2
 800f5fa:	2200      	movs	r2, #0
 800f5fc:	602a      	str	r2, [r5, #0]
 800f5fe:	461a      	mov	r2, r3
 800f600:	f7f9 fbee 	bl	8008de0 <_read>
 800f604:	1c43      	adds	r3, r0, #1
 800f606:	d102      	bne.n	800f60e <_read_r+0x1e>
 800f608:	682b      	ldr	r3, [r5, #0]
 800f60a:	b103      	cbz	r3, 800f60e <_read_r+0x1e>
 800f60c:	6023      	str	r3, [r4, #0]
 800f60e:	bd38      	pop	{r3, r4, r5, pc}
 800f610:	20000500 	.word	0x20000500

0800f614 <_init>:
 800f614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f616:	bf00      	nop
 800f618:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f61a:	bc08      	pop	{r3}
 800f61c:	469e      	mov	lr, r3
 800f61e:	4770      	bx	lr

0800f620 <_fini>:
 800f620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f622:	bf00      	nop
 800f624:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f626:	bc08      	pop	{r3}
 800f628:	469e      	mov	lr, r3
 800f62a:	4770      	bx	lr
