#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* Beep */
Beep__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Beep__0__MASK EQU 0x01
Beep__0__PC EQU CYREG_PRT0_PC0
Beep__0__PORT EQU 0
Beep__0__SHIFT EQU 0
Beep__AG EQU CYREG_PRT0_AG
Beep__AMUX EQU CYREG_PRT0_AMUX
Beep__BIE EQU CYREG_PRT0_BIE
Beep__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Beep__BYP EQU CYREG_PRT0_BYP
Beep__CTL EQU CYREG_PRT0_CTL
Beep__DM0 EQU CYREG_PRT0_DM0
Beep__DM1 EQU CYREG_PRT0_DM1
Beep__DM2 EQU CYREG_PRT0_DM2
Beep__DR EQU CYREG_PRT0_DR
Beep__INP_DIS EQU CYREG_PRT0_INP_DIS
Beep__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Beep__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Beep__LCD_EN EQU CYREG_PRT0_LCD_EN
Beep__MASK EQU 0x01
Beep__PORT EQU 0
Beep__PRT EQU CYREG_PRT0_PRT
Beep__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Beep__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Beep__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Beep__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Beep__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Beep__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Beep__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Beep__PS EQU CYREG_PRT0_PS
Beep__SHIFT EQU 0
Beep__SLW EQU CYREG_PRT0_SLW

/* KEY_UP */
KEY_UP__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
KEY_UP__0__MASK EQU 0x01
KEY_UP__0__PC EQU CYREG_PRT2_PC0
KEY_UP__0__PORT EQU 2
KEY_UP__0__SHIFT EQU 0
KEY_UP__AG EQU CYREG_PRT2_AG
KEY_UP__AMUX EQU CYREG_PRT2_AMUX
KEY_UP__BIE EQU CYREG_PRT2_BIE
KEY_UP__BIT_MASK EQU CYREG_PRT2_BIT_MASK
KEY_UP__BYP EQU CYREG_PRT2_BYP
KEY_UP__CTL EQU CYREG_PRT2_CTL
KEY_UP__DM0 EQU CYREG_PRT2_DM0
KEY_UP__DM1 EQU CYREG_PRT2_DM1
KEY_UP__DM2 EQU CYREG_PRT2_DM2
KEY_UP__DR EQU CYREG_PRT2_DR
KEY_UP__INP_DIS EQU CYREG_PRT2_INP_DIS
KEY_UP__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
KEY_UP__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
KEY_UP__LCD_EN EQU CYREG_PRT2_LCD_EN
KEY_UP__MASK EQU 0x01
KEY_UP__PORT EQU 2
KEY_UP__PRT EQU CYREG_PRT2_PRT
KEY_UP__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
KEY_UP__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
KEY_UP__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
KEY_UP__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
KEY_UP__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
KEY_UP__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
KEY_UP__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
KEY_UP__PS EQU CYREG_PRT2_PS
KEY_UP__SHIFT EQU 0
KEY_UP__SLW EQU CYREG_PRT2_SLW

/* PTZ_UP */
PTZ_UP__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
PTZ_UP__0__MASK EQU 0x10
PTZ_UP__0__PC EQU CYREG_PRT2_PC4
PTZ_UP__0__PORT EQU 2
PTZ_UP__0__SHIFT EQU 4
PTZ_UP__AG EQU CYREG_PRT2_AG
PTZ_UP__AMUX EQU CYREG_PRT2_AMUX
PTZ_UP__BIE EQU CYREG_PRT2_BIE
PTZ_UP__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PTZ_UP__BYP EQU CYREG_PRT2_BYP
PTZ_UP__CTL EQU CYREG_PRT2_CTL
PTZ_UP__DM0 EQU CYREG_PRT2_DM0
PTZ_UP__DM1 EQU CYREG_PRT2_DM1
PTZ_UP__DM2 EQU CYREG_PRT2_DM2
PTZ_UP__DR EQU CYREG_PRT2_DR
PTZ_UP__INP_DIS EQU CYREG_PRT2_INP_DIS
PTZ_UP__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
PTZ_UP__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PTZ_UP__LCD_EN EQU CYREG_PRT2_LCD_EN
PTZ_UP__MASK EQU 0x10
PTZ_UP__PORT EQU 2
PTZ_UP__PRT EQU CYREG_PRT2_PRT
PTZ_UP__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PTZ_UP__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PTZ_UP__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PTZ_UP__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PTZ_UP__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PTZ_UP__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PTZ_UP__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PTZ_UP__PS EQU CYREG_PRT2_PS
PTZ_UP__SHIFT EQU 4
PTZ_UP__SLW EQU CYREG_PRT2_SLW

/* Rx_net */
Rx_net__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Rx_net__0__MASK EQU 0x04
Rx_net__0__PC EQU CYREG_PRT3_PC2
Rx_net__0__PORT EQU 3
Rx_net__0__SHIFT EQU 2
Rx_net__AG EQU CYREG_PRT3_AG
Rx_net__AMUX EQU CYREG_PRT3_AMUX
Rx_net__BIE EQU CYREG_PRT3_BIE
Rx_net__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Rx_net__BYP EQU CYREG_PRT3_BYP
Rx_net__CTL EQU CYREG_PRT3_CTL
Rx_net__DM0 EQU CYREG_PRT3_DM0
Rx_net__DM1 EQU CYREG_PRT3_DM1
Rx_net__DM2 EQU CYREG_PRT3_DM2
Rx_net__DR EQU CYREG_PRT3_DR
Rx_net__INP_DIS EQU CYREG_PRT3_INP_DIS
Rx_net__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Rx_net__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Rx_net__LCD_EN EQU CYREG_PRT3_LCD_EN
Rx_net__MASK EQU 0x04
Rx_net__PORT EQU 3
Rx_net__PRT EQU CYREG_PRT3_PRT
Rx_net__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Rx_net__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Rx_net__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Rx_net__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Rx_net__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Rx_net__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Rx_net__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Rx_net__PS EQU CYREG_PRT3_PS
Rx_net__SHIFT EQU 2
Rx_net__SLW EQU CYREG_PRT3_SLW

/* Tx_net */
Tx_net__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Tx_net__0__MASK EQU 0x08
Tx_net__0__PC EQU CYREG_PRT3_PC3
Tx_net__0__PORT EQU 3
Tx_net__0__SHIFT EQU 3
Tx_net__AG EQU CYREG_PRT3_AG
Tx_net__AMUX EQU CYREG_PRT3_AMUX
Tx_net__BIE EQU CYREG_PRT3_BIE
Tx_net__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Tx_net__BYP EQU CYREG_PRT3_BYP
Tx_net__CTL EQU CYREG_PRT3_CTL
Tx_net__DM0 EQU CYREG_PRT3_DM0
Tx_net__DM1 EQU CYREG_PRT3_DM1
Tx_net__DM2 EQU CYREG_PRT3_DM2
Tx_net__DR EQU CYREG_PRT3_DR
Tx_net__INP_DIS EQU CYREG_PRT3_INP_DIS
Tx_net__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Tx_net__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Tx_net__LCD_EN EQU CYREG_PRT3_LCD_EN
Tx_net__MASK EQU 0x08
Tx_net__PORT EQU 3
Tx_net__PRT EQU CYREG_PRT3_PRT
Tx_net__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Tx_net__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Tx_net__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Tx_net__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Tx_net__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Tx_net__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Tx_net__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Tx_net__PS EQU CYREG_PRT3_PS
Tx_net__SHIFT EQU 3
Tx_net__SLW EQU CYREG_PRT3_SLW

/* Timer_1_TimerHW */
Timer_1_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Timer_1_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Timer_1_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Timer_1_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Timer_1_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Timer_1_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Timer_1_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Timer_1_TimerHW__PER0 EQU CYREG_TMR0_PER0
Timer_1_TimerHW__PER1 EQU CYREG_TMR0_PER1
Timer_1_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_1_TimerHW__PM_ACT_MSK EQU 0x01
Timer_1_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_1_TimerHW__PM_STBY_MSK EQU 0x01
Timer_1_TimerHW__RT0 EQU CYREG_TMR0_RT0
Timer_1_TimerHW__RT1 EQU CYREG_TMR0_RT1
Timer_1_TimerHW__SR0 EQU CYREG_TMR0_SR0

/* KEY_DOWN */
KEY_DOWN__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
KEY_DOWN__0__MASK EQU 0x20
KEY_DOWN__0__PC EQU CYREG_IO_PC_PRT15_PC5
KEY_DOWN__0__PORT EQU 15
KEY_DOWN__0__SHIFT EQU 5
KEY_DOWN__AG EQU CYREG_PRT15_AG
KEY_DOWN__AMUX EQU CYREG_PRT15_AMUX
KEY_DOWN__BIE EQU CYREG_PRT15_BIE
KEY_DOWN__BIT_MASK EQU CYREG_PRT15_BIT_MASK
KEY_DOWN__BYP EQU CYREG_PRT15_BYP
KEY_DOWN__CTL EQU CYREG_PRT15_CTL
KEY_DOWN__DM0 EQU CYREG_PRT15_DM0
KEY_DOWN__DM1 EQU CYREG_PRT15_DM1
KEY_DOWN__DM2 EQU CYREG_PRT15_DM2
KEY_DOWN__DR EQU CYREG_PRT15_DR
KEY_DOWN__INP_DIS EQU CYREG_PRT15_INP_DIS
KEY_DOWN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
KEY_DOWN__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
KEY_DOWN__LCD_EN EQU CYREG_PRT15_LCD_EN
KEY_DOWN__MASK EQU 0x20
KEY_DOWN__PORT EQU 15
KEY_DOWN__PRT EQU CYREG_PRT15_PRT
KEY_DOWN__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
KEY_DOWN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
KEY_DOWN__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
KEY_DOWN__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
KEY_DOWN__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
KEY_DOWN__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
KEY_DOWN__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
KEY_DOWN__PS EQU CYREG_PRT15_PS
KEY_DOWN__SHIFT EQU 5
KEY_DOWN__SLW EQU CYREG_PRT15_SLW

/* KEY_LEFT */
KEY_LEFT__0__INTTYPE EQU CYREG_PICU6_INTTYPE3
KEY_LEFT__0__MASK EQU 0x08
KEY_LEFT__0__PC EQU CYREG_PRT6_PC3
KEY_LEFT__0__PORT EQU 6
KEY_LEFT__0__SHIFT EQU 3
KEY_LEFT__AG EQU CYREG_PRT6_AG
KEY_LEFT__AMUX EQU CYREG_PRT6_AMUX
KEY_LEFT__BIE EQU CYREG_PRT6_BIE
KEY_LEFT__BIT_MASK EQU CYREG_PRT6_BIT_MASK
KEY_LEFT__BYP EQU CYREG_PRT6_BYP
KEY_LEFT__CTL EQU CYREG_PRT6_CTL
KEY_LEFT__DM0 EQU CYREG_PRT6_DM0
KEY_LEFT__DM1 EQU CYREG_PRT6_DM1
KEY_LEFT__DM2 EQU CYREG_PRT6_DM2
KEY_LEFT__DR EQU CYREG_PRT6_DR
KEY_LEFT__INP_DIS EQU CYREG_PRT6_INP_DIS
KEY_LEFT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
KEY_LEFT__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
KEY_LEFT__LCD_EN EQU CYREG_PRT6_LCD_EN
KEY_LEFT__MASK EQU 0x08
KEY_LEFT__PORT EQU 6
KEY_LEFT__PRT EQU CYREG_PRT6_PRT
KEY_LEFT__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
KEY_LEFT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
KEY_LEFT__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
KEY_LEFT__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
KEY_LEFT__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
KEY_LEFT__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
KEY_LEFT__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
KEY_LEFT__PS EQU CYREG_PRT6_PS
KEY_LEFT__SHIFT EQU 3
KEY_LEFT__SLW EQU CYREG_PRT6_SLW

/* PTZ_DOWN */
PTZ_DOWN__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
PTZ_DOWN__0__MASK EQU 0x02
PTZ_DOWN__0__PC EQU CYREG_PRT2_PC1
PTZ_DOWN__0__PORT EQU 2
PTZ_DOWN__0__SHIFT EQU 1
PTZ_DOWN__AG EQU CYREG_PRT2_AG
PTZ_DOWN__AMUX EQU CYREG_PRT2_AMUX
PTZ_DOWN__BIE EQU CYREG_PRT2_BIE
PTZ_DOWN__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PTZ_DOWN__BYP EQU CYREG_PRT2_BYP
PTZ_DOWN__CTL EQU CYREG_PRT2_CTL
PTZ_DOWN__DM0 EQU CYREG_PRT2_DM0
PTZ_DOWN__DM1 EQU CYREG_PRT2_DM1
PTZ_DOWN__DM2 EQU CYREG_PRT2_DM2
PTZ_DOWN__DR EQU CYREG_PRT2_DR
PTZ_DOWN__INP_DIS EQU CYREG_PRT2_INP_DIS
PTZ_DOWN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
PTZ_DOWN__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PTZ_DOWN__LCD_EN EQU CYREG_PRT2_LCD_EN
PTZ_DOWN__MASK EQU 0x02
PTZ_DOWN__PORT EQU 2
PTZ_DOWN__PRT EQU CYREG_PRT2_PRT
PTZ_DOWN__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PTZ_DOWN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PTZ_DOWN__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PTZ_DOWN__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PTZ_DOWN__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PTZ_DOWN__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PTZ_DOWN__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PTZ_DOWN__PS EQU CYREG_PRT2_PS
PTZ_DOWN__SHIFT EQU 1
PTZ_DOWN__SLW EQU CYREG_PRT2_SLW

/* PTZ_LEFT */
PTZ_LEFT__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
PTZ_LEFT__0__MASK EQU 0x04
PTZ_LEFT__0__PC EQU CYREG_PRT2_PC2
PTZ_LEFT__0__PORT EQU 2
PTZ_LEFT__0__SHIFT EQU 2
PTZ_LEFT__AG EQU CYREG_PRT2_AG
PTZ_LEFT__AMUX EQU CYREG_PRT2_AMUX
PTZ_LEFT__BIE EQU CYREG_PRT2_BIE
PTZ_LEFT__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PTZ_LEFT__BYP EQU CYREG_PRT2_BYP
PTZ_LEFT__CTL EQU CYREG_PRT2_CTL
PTZ_LEFT__DM0 EQU CYREG_PRT2_DM0
PTZ_LEFT__DM1 EQU CYREG_PRT2_DM1
PTZ_LEFT__DM2 EQU CYREG_PRT2_DM2
PTZ_LEFT__DR EQU CYREG_PRT2_DR
PTZ_LEFT__INP_DIS EQU CYREG_PRT2_INP_DIS
PTZ_LEFT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
PTZ_LEFT__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PTZ_LEFT__LCD_EN EQU CYREG_PRT2_LCD_EN
PTZ_LEFT__MASK EQU 0x04
PTZ_LEFT__PORT EQU 2
PTZ_LEFT__PRT EQU CYREG_PRT2_PRT
PTZ_LEFT__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PTZ_LEFT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PTZ_LEFT__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PTZ_LEFT__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PTZ_LEFT__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PTZ_LEFT__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PTZ_LEFT__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PTZ_LEFT__PS EQU CYREG_PRT2_PS
PTZ_LEFT__SHIFT EQU 2
PTZ_LEFT__SLW EQU CYREG_PRT2_SLW

/* UART_net_BUART */
UART_net_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_net_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
UART_net_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
UART_net_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
UART_net_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
UART_net_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
UART_net_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
UART_net_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
UART_net_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
UART_net_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_net_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB05_CTL
UART_net_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
UART_net_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB05_CTL
UART_net_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
UART_net_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_net_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_net_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB05_MSK
UART_net_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_net_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
UART_net_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB05_MSK
UART_net_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_net_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_net_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_net_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
UART_net_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
UART_net_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB05_ST
UART_net_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
UART_net_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
UART_net_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
UART_net_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
UART_net_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_net_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
UART_net_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
UART_net_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
UART_net_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB05_A0
UART_net_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB05_A1
UART_net_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
UART_net_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB05_D0
UART_net_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB05_D1
UART_net_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_net_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
UART_net_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB05_F0
UART_net_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB05_F1
UART_net_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_net_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_net_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_net_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
UART_net_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_net_BUART_sRX_RxSts__3__POS EQU 3
UART_net_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_net_BUART_sRX_RxSts__4__POS EQU 4
UART_net_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_net_BUART_sRX_RxSts__5__POS EQU 5
UART_net_BUART_sRX_RxSts__MASK EQU 0x38
UART_net_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB06_MSK
UART_net_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_net_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB06_ST
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB04_A0
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB04_A1
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB04_D0
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB04_D1
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB04_F0
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB04_F1
UART_net_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
UART_net_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
UART_net_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
UART_net_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
UART_net_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_net_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
UART_net_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
UART_net_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
UART_net_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB07_A0
UART_net_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB07_A1
UART_net_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
UART_net_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB07_D0
UART_net_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB07_D1
UART_net_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_net_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
UART_net_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB07_F0
UART_net_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB07_F1
UART_net_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_net_BUART_sTX_TxSts__0__POS EQU 0
UART_net_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_net_BUART_sTX_TxSts__1__POS EQU 1
UART_net_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_net_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
UART_net_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_net_BUART_sTX_TxSts__2__POS EQU 2
UART_net_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_net_BUART_sTX_TxSts__3__POS EQU 3
UART_net_BUART_sTX_TxSts__MASK EQU 0x0F
UART_net_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB07_MSK
UART_net_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_net_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB07_ST

/* UART_net_IntClock */
UART_net_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
UART_net_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
UART_net_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
UART_net_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_net_IntClock__INDEX EQU 0x00
UART_net_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_net_IntClock__PM_ACT_MSK EQU 0x01
UART_net_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_net_IntClock__PM_STBY_MSK EQU 0x01

/* KEY_RIGHT */
KEY_RIGHT__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
KEY_RIGHT__0__MASK EQU 0x10
KEY_RIGHT__0__PC EQU CYREG_IO_PC_PRT15_PC4
KEY_RIGHT__0__PORT EQU 15
KEY_RIGHT__0__SHIFT EQU 4
KEY_RIGHT__AG EQU CYREG_PRT15_AG
KEY_RIGHT__AMUX EQU CYREG_PRT15_AMUX
KEY_RIGHT__BIE EQU CYREG_PRT15_BIE
KEY_RIGHT__BIT_MASK EQU CYREG_PRT15_BIT_MASK
KEY_RIGHT__BYP EQU CYREG_PRT15_BYP
KEY_RIGHT__CTL EQU CYREG_PRT15_CTL
KEY_RIGHT__DM0 EQU CYREG_PRT15_DM0
KEY_RIGHT__DM1 EQU CYREG_PRT15_DM1
KEY_RIGHT__DM2 EQU CYREG_PRT15_DM2
KEY_RIGHT__DR EQU CYREG_PRT15_DR
KEY_RIGHT__INP_DIS EQU CYREG_PRT15_INP_DIS
KEY_RIGHT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
KEY_RIGHT__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
KEY_RIGHT__LCD_EN EQU CYREG_PRT15_LCD_EN
KEY_RIGHT__MASK EQU 0x10
KEY_RIGHT__PORT EQU 15
KEY_RIGHT__PRT EQU CYREG_PRT15_PRT
KEY_RIGHT__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
KEY_RIGHT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
KEY_RIGHT__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
KEY_RIGHT__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
KEY_RIGHT__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
KEY_RIGHT__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
KEY_RIGHT__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
KEY_RIGHT__PS EQU CYREG_PRT15_PS
KEY_RIGHT__SHIFT EQU 4
KEY_RIGHT__SLW EQU CYREG_PRT15_SLW

/* LED_START */
LED_START__0__INTTYPE EQU CYREG_PICU6_INTTYPE2
LED_START__0__MASK EQU 0x04
LED_START__0__PC EQU CYREG_PRT6_PC2
LED_START__0__PORT EQU 6
LED_START__0__SHIFT EQU 2
LED_START__AG EQU CYREG_PRT6_AG
LED_START__AMUX EQU CYREG_PRT6_AMUX
LED_START__BIE EQU CYREG_PRT6_BIE
LED_START__BIT_MASK EQU CYREG_PRT6_BIT_MASK
LED_START__BYP EQU CYREG_PRT6_BYP
LED_START__CTL EQU CYREG_PRT6_CTL
LED_START__DM0 EQU CYREG_PRT6_DM0
LED_START__DM1 EQU CYREG_PRT6_DM1
LED_START__DM2 EQU CYREG_PRT6_DM2
LED_START__DR EQU CYREG_PRT6_DR
LED_START__INP_DIS EQU CYREG_PRT6_INP_DIS
LED_START__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
LED_START__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
LED_START__LCD_EN EQU CYREG_PRT6_LCD_EN
LED_START__MASK EQU 0x04
LED_START__PORT EQU 6
LED_START__PRT EQU CYREG_PRT6_PRT
LED_START__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
LED_START__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
LED_START__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
LED_START__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
LED_START__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
LED_START__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
LED_START__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
LED_START__PS EQU CYREG_PRT6_PS
LED_START__SHIFT EQU 2
LED_START__SLW EQU CYREG_PRT6_SLW

/* PTZ_RIGHT */
PTZ_RIGHT__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
PTZ_RIGHT__0__MASK EQU 0x08
PTZ_RIGHT__0__PC EQU CYREG_PRT2_PC3
PTZ_RIGHT__0__PORT EQU 2
PTZ_RIGHT__0__SHIFT EQU 3
PTZ_RIGHT__AG EQU CYREG_PRT2_AG
PTZ_RIGHT__AMUX EQU CYREG_PRT2_AMUX
PTZ_RIGHT__BIE EQU CYREG_PRT2_BIE
PTZ_RIGHT__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PTZ_RIGHT__BYP EQU CYREG_PRT2_BYP
PTZ_RIGHT__CTL EQU CYREG_PRT2_CTL
PTZ_RIGHT__DM0 EQU CYREG_PRT2_DM0
PTZ_RIGHT__DM1 EQU CYREG_PRT2_DM1
PTZ_RIGHT__DM2 EQU CYREG_PRT2_DM2
PTZ_RIGHT__DR EQU CYREG_PRT2_DR
PTZ_RIGHT__INP_DIS EQU CYREG_PRT2_INP_DIS
PTZ_RIGHT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
PTZ_RIGHT__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PTZ_RIGHT__LCD_EN EQU CYREG_PRT2_LCD_EN
PTZ_RIGHT__MASK EQU 0x08
PTZ_RIGHT__PORT EQU 2
PTZ_RIGHT__PRT EQU CYREG_PRT2_PRT
PTZ_RIGHT__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PTZ_RIGHT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PTZ_RIGHT__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PTZ_RIGHT__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PTZ_RIGHT__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PTZ_RIGHT__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PTZ_RIGHT__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PTZ_RIGHT__PS EQU CYREG_PRT2_PS
PTZ_RIGHT__SHIFT EQU 3
PTZ_RIGHT__SLW EQU CYREG_PRT2_SLW

/* isr_timer */
isr_timer__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_timer__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_timer__INTC_MASK EQU 0x02
isr_timer__INTC_NUMBER EQU 1
isr_timer__INTC_PRIOR_NUM EQU 7
isr_timer__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_timer__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_timer__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* LED_UP_LOW */
LED_UP_LOW__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
LED_UP_LOW__0__MASK EQU 0x20
LED_UP_LOW__0__PC EQU CYREG_PRT0_PC5
LED_UP_LOW__0__PORT EQU 0
LED_UP_LOW__0__SHIFT EQU 5
LED_UP_LOW__AG EQU CYREG_PRT0_AG
LED_UP_LOW__AMUX EQU CYREG_PRT0_AMUX
LED_UP_LOW__BIE EQU CYREG_PRT0_BIE
LED_UP_LOW__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED_UP_LOW__BYP EQU CYREG_PRT0_BYP
LED_UP_LOW__CTL EQU CYREG_PRT0_CTL
LED_UP_LOW__DM0 EQU CYREG_PRT0_DM0
LED_UP_LOW__DM1 EQU CYREG_PRT0_DM1
LED_UP_LOW__DM2 EQU CYREG_PRT0_DM2
LED_UP_LOW__DR EQU CYREG_PRT0_DR
LED_UP_LOW__INP_DIS EQU CYREG_PRT0_INP_DIS
LED_UP_LOW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED_UP_LOW__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED_UP_LOW__LCD_EN EQU CYREG_PRT0_LCD_EN
LED_UP_LOW__MASK EQU 0x20
LED_UP_LOW__PORT EQU 0
LED_UP_LOW__PRT EQU CYREG_PRT0_PRT
LED_UP_LOW__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED_UP_LOW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED_UP_LOW__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED_UP_LOW__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED_UP_LOW__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED_UP_LOW__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED_UP_LOW__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED_UP_LOW__PS EQU CYREG_PRT0_PS
LED_UP_LOW__SHIFT EQU 5
LED_UP_LOW__SLW EQU CYREG_PRT0_SLW

/* isr_rx_net */
isr_rx_net__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_rx_net__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_rx_net__INTC_MASK EQU 0x01
isr_rx_net__INTC_NUMBER EQU 0
isr_rx_net__INTC_PRIOR_NUM EQU 7
isr_rx_net__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isr_rx_net__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_rx_net__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_tx_net */
isr_tx_net__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_tx_net__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_tx_net__INTC_MASK EQU 0x04
isr_tx_net__INTC_NUMBER EQU 2
isr_tx_net__INTC_PRIOR_NUM EQU 7
isr_tx_net__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_tx_net__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_tx_net__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* LED_UP_HIGH */
LED_UP_HIGH__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
LED_UP_HIGH__0__MASK EQU 0x10
LED_UP_HIGH__0__PC EQU CYREG_PRT0_PC4
LED_UP_HIGH__0__PORT EQU 0
LED_UP_HIGH__0__SHIFT EQU 4
LED_UP_HIGH__AG EQU CYREG_PRT0_AG
LED_UP_HIGH__AMUX EQU CYREG_PRT0_AMUX
LED_UP_HIGH__BIE EQU CYREG_PRT0_BIE
LED_UP_HIGH__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED_UP_HIGH__BYP EQU CYREG_PRT0_BYP
LED_UP_HIGH__CTL EQU CYREG_PRT0_CTL
LED_UP_HIGH__DM0 EQU CYREG_PRT0_DM0
LED_UP_HIGH__DM1 EQU CYREG_PRT0_DM1
LED_UP_HIGH__DM2 EQU CYREG_PRT0_DM2
LED_UP_HIGH__DR EQU CYREG_PRT0_DR
LED_UP_HIGH__INP_DIS EQU CYREG_PRT0_INP_DIS
LED_UP_HIGH__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED_UP_HIGH__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED_UP_HIGH__LCD_EN EQU CYREG_PRT0_LCD_EN
LED_UP_HIGH__MASK EQU 0x10
LED_UP_HIGH__PORT EQU 0
LED_UP_HIGH__PRT EQU CYREG_PRT0_PRT
LED_UP_HIGH__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED_UP_HIGH__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED_UP_HIGH__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED_UP_HIGH__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED_UP_HIGH__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED_UP_HIGH__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED_UP_HIGH__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED_UP_HIGH__PS EQU CYREG_PRT0_PS
LED_UP_HIGH__SHIFT EQU 4
LED_UP_HIGH__SLW EQU CYREG_PRT0_SLW

/* LED_DOWN_LOW */
LED_DOWN_LOW__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
LED_DOWN_LOW__0__MASK EQU 0x80
LED_DOWN_LOW__0__PC EQU CYREG_PRT0_PC7
LED_DOWN_LOW__0__PORT EQU 0
LED_DOWN_LOW__0__SHIFT EQU 7
LED_DOWN_LOW__AG EQU CYREG_PRT0_AG
LED_DOWN_LOW__AMUX EQU CYREG_PRT0_AMUX
LED_DOWN_LOW__BIE EQU CYREG_PRT0_BIE
LED_DOWN_LOW__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED_DOWN_LOW__BYP EQU CYREG_PRT0_BYP
LED_DOWN_LOW__CTL EQU CYREG_PRT0_CTL
LED_DOWN_LOW__DM0 EQU CYREG_PRT0_DM0
LED_DOWN_LOW__DM1 EQU CYREG_PRT0_DM1
LED_DOWN_LOW__DM2 EQU CYREG_PRT0_DM2
LED_DOWN_LOW__DR EQU CYREG_PRT0_DR
LED_DOWN_LOW__INP_DIS EQU CYREG_PRT0_INP_DIS
LED_DOWN_LOW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED_DOWN_LOW__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED_DOWN_LOW__LCD_EN EQU CYREG_PRT0_LCD_EN
LED_DOWN_LOW__MASK EQU 0x80
LED_DOWN_LOW__PORT EQU 0
LED_DOWN_LOW__PRT EQU CYREG_PRT0_PRT
LED_DOWN_LOW__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED_DOWN_LOW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED_DOWN_LOW__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED_DOWN_LOW__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED_DOWN_LOW__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED_DOWN_LOW__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED_DOWN_LOW__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED_DOWN_LOW__PS EQU CYREG_PRT0_PS
LED_DOWN_LOW__SHIFT EQU 7
LED_DOWN_LOW__SLW EQU CYREG_PRT0_SLW

/* LED_LEFT_LOW */
LED_LEFT_LOW__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
LED_LEFT_LOW__0__MASK EQU 0x08
LED_LEFT_LOW__0__PC EQU CYREG_PRT4_PC3
LED_LEFT_LOW__0__PORT EQU 4
LED_LEFT_LOW__0__SHIFT EQU 3
LED_LEFT_LOW__AG EQU CYREG_PRT4_AG
LED_LEFT_LOW__AMUX EQU CYREG_PRT4_AMUX
LED_LEFT_LOW__BIE EQU CYREG_PRT4_BIE
LED_LEFT_LOW__BIT_MASK EQU CYREG_PRT4_BIT_MASK
LED_LEFT_LOW__BYP EQU CYREG_PRT4_BYP
LED_LEFT_LOW__CTL EQU CYREG_PRT4_CTL
LED_LEFT_LOW__DM0 EQU CYREG_PRT4_DM0
LED_LEFT_LOW__DM1 EQU CYREG_PRT4_DM1
LED_LEFT_LOW__DM2 EQU CYREG_PRT4_DM2
LED_LEFT_LOW__DR EQU CYREG_PRT4_DR
LED_LEFT_LOW__INP_DIS EQU CYREG_PRT4_INP_DIS
LED_LEFT_LOW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
LED_LEFT_LOW__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
LED_LEFT_LOW__LCD_EN EQU CYREG_PRT4_LCD_EN
LED_LEFT_LOW__MASK EQU 0x08
LED_LEFT_LOW__PORT EQU 4
LED_LEFT_LOW__PRT EQU CYREG_PRT4_PRT
LED_LEFT_LOW__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
LED_LEFT_LOW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
LED_LEFT_LOW__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
LED_LEFT_LOW__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
LED_LEFT_LOW__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
LED_LEFT_LOW__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
LED_LEFT_LOW__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
LED_LEFT_LOW__PS EQU CYREG_PRT4_PS
LED_LEFT_LOW__SHIFT EQU 3
LED_LEFT_LOW__SLW EQU CYREG_PRT4_SLW

/* KEY_SPEED_LOW */
KEY_SPEED_LOW__0__INTTYPE EQU CYREG_PICU6_INTTYPE1
KEY_SPEED_LOW__0__MASK EQU 0x02
KEY_SPEED_LOW__0__PC EQU CYREG_PRT6_PC1
KEY_SPEED_LOW__0__PORT EQU 6
KEY_SPEED_LOW__0__SHIFT EQU 1
KEY_SPEED_LOW__AG EQU CYREG_PRT6_AG
KEY_SPEED_LOW__AMUX EQU CYREG_PRT6_AMUX
KEY_SPEED_LOW__BIE EQU CYREG_PRT6_BIE
KEY_SPEED_LOW__BIT_MASK EQU CYREG_PRT6_BIT_MASK
KEY_SPEED_LOW__BYP EQU CYREG_PRT6_BYP
KEY_SPEED_LOW__CTL EQU CYREG_PRT6_CTL
KEY_SPEED_LOW__DM0 EQU CYREG_PRT6_DM0
KEY_SPEED_LOW__DM1 EQU CYREG_PRT6_DM1
KEY_SPEED_LOW__DM2 EQU CYREG_PRT6_DM2
KEY_SPEED_LOW__DR EQU CYREG_PRT6_DR
KEY_SPEED_LOW__INP_DIS EQU CYREG_PRT6_INP_DIS
KEY_SPEED_LOW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
KEY_SPEED_LOW__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
KEY_SPEED_LOW__LCD_EN EQU CYREG_PRT6_LCD_EN
KEY_SPEED_LOW__MASK EQU 0x02
KEY_SPEED_LOW__PORT EQU 6
KEY_SPEED_LOW__PRT EQU CYREG_PRT6_PRT
KEY_SPEED_LOW__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
KEY_SPEED_LOW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
KEY_SPEED_LOW__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
KEY_SPEED_LOW__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
KEY_SPEED_LOW__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
KEY_SPEED_LOW__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
KEY_SPEED_LOW__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
KEY_SPEED_LOW__PS EQU CYREG_PRT6_PS
KEY_SPEED_LOW__SHIFT EQU 1
KEY_SPEED_LOW__SLW EQU CYREG_PRT6_SLW

/* LED_DOWN_HIGH */
LED_DOWN_HIGH__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
LED_DOWN_HIGH__0__MASK EQU 0x40
LED_DOWN_HIGH__0__PC EQU CYREG_PRT0_PC6
LED_DOWN_HIGH__0__PORT EQU 0
LED_DOWN_HIGH__0__SHIFT EQU 6
LED_DOWN_HIGH__AG EQU CYREG_PRT0_AG
LED_DOWN_HIGH__AMUX EQU CYREG_PRT0_AMUX
LED_DOWN_HIGH__BIE EQU CYREG_PRT0_BIE
LED_DOWN_HIGH__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED_DOWN_HIGH__BYP EQU CYREG_PRT0_BYP
LED_DOWN_HIGH__CTL EQU CYREG_PRT0_CTL
LED_DOWN_HIGH__DM0 EQU CYREG_PRT0_DM0
LED_DOWN_HIGH__DM1 EQU CYREG_PRT0_DM1
LED_DOWN_HIGH__DM2 EQU CYREG_PRT0_DM2
LED_DOWN_HIGH__DR EQU CYREG_PRT0_DR
LED_DOWN_HIGH__INP_DIS EQU CYREG_PRT0_INP_DIS
LED_DOWN_HIGH__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED_DOWN_HIGH__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED_DOWN_HIGH__LCD_EN EQU CYREG_PRT0_LCD_EN
LED_DOWN_HIGH__MASK EQU 0x40
LED_DOWN_HIGH__PORT EQU 0
LED_DOWN_HIGH__PRT EQU CYREG_PRT0_PRT
LED_DOWN_HIGH__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED_DOWN_HIGH__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED_DOWN_HIGH__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED_DOWN_HIGH__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED_DOWN_HIGH__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED_DOWN_HIGH__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED_DOWN_HIGH__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED_DOWN_HIGH__PS EQU CYREG_PRT0_PS
LED_DOWN_HIGH__SHIFT EQU 6
LED_DOWN_HIGH__SLW EQU CYREG_PRT0_SLW

/* LED_LEFT_HIGH */
LED_LEFT_HIGH__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
LED_LEFT_HIGH__0__MASK EQU 0x04
LED_LEFT_HIGH__0__PC EQU CYREG_PRT4_PC2
LED_LEFT_HIGH__0__PORT EQU 4
LED_LEFT_HIGH__0__SHIFT EQU 2
LED_LEFT_HIGH__AG EQU CYREG_PRT4_AG
LED_LEFT_HIGH__AMUX EQU CYREG_PRT4_AMUX
LED_LEFT_HIGH__BIE EQU CYREG_PRT4_BIE
LED_LEFT_HIGH__BIT_MASK EQU CYREG_PRT4_BIT_MASK
LED_LEFT_HIGH__BYP EQU CYREG_PRT4_BYP
LED_LEFT_HIGH__CTL EQU CYREG_PRT4_CTL
LED_LEFT_HIGH__DM0 EQU CYREG_PRT4_DM0
LED_LEFT_HIGH__DM1 EQU CYREG_PRT4_DM1
LED_LEFT_HIGH__DM2 EQU CYREG_PRT4_DM2
LED_LEFT_HIGH__DR EQU CYREG_PRT4_DR
LED_LEFT_HIGH__INP_DIS EQU CYREG_PRT4_INP_DIS
LED_LEFT_HIGH__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
LED_LEFT_HIGH__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
LED_LEFT_HIGH__LCD_EN EQU CYREG_PRT4_LCD_EN
LED_LEFT_HIGH__MASK EQU 0x04
LED_LEFT_HIGH__PORT EQU 4
LED_LEFT_HIGH__PRT EQU CYREG_PRT4_PRT
LED_LEFT_HIGH__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
LED_LEFT_HIGH__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
LED_LEFT_HIGH__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
LED_LEFT_HIGH__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
LED_LEFT_HIGH__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
LED_LEFT_HIGH__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
LED_LEFT_HIGH__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
LED_LEFT_HIGH__PS EQU CYREG_PRT4_PS
LED_LEFT_HIGH__SHIFT EQU 2
LED_LEFT_HIGH__SLW EQU CYREG_PRT4_SLW

/* LED_RIGHT_LOW */
LED_RIGHT_LOW__0__INTTYPE EQU CYREG_PICU4_INTTYPE5
LED_RIGHT_LOW__0__MASK EQU 0x20
LED_RIGHT_LOW__0__PC EQU CYREG_PRT4_PC5
LED_RIGHT_LOW__0__PORT EQU 4
LED_RIGHT_LOW__0__SHIFT EQU 5
LED_RIGHT_LOW__AG EQU CYREG_PRT4_AG
LED_RIGHT_LOW__AMUX EQU CYREG_PRT4_AMUX
LED_RIGHT_LOW__BIE EQU CYREG_PRT4_BIE
LED_RIGHT_LOW__BIT_MASK EQU CYREG_PRT4_BIT_MASK
LED_RIGHT_LOW__BYP EQU CYREG_PRT4_BYP
LED_RIGHT_LOW__CTL EQU CYREG_PRT4_CTL
LED_RIGHT_LOW__DM0 EQU CYREG_PRT4_DM0
LED_RIGHT_LOW__DM1 EQU CYREG_PRT4_DM1
LED_RIGHT_LOW__DM2 EQU CYREG_PRT4_DM2
LED_RIGHT_LOW__DR EQU CYREG_PRT4_DR
LED_RIGHT_LOW__INP_DIS EQU CYREG_PRT4_INP_DIS
LED_RIGHT_LOW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
LED_RIGHT_LOW__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
LED_RIGHT_LOW__LCD_EN EQU CYREG_PRT4_LCD_EN
LED_RIGHT_LOW__MASK EQU 0x20
LED_RIGHT_LOW__PORT EQU 4
LED_RIGHT_LOW__PRT EQU CYREG_PRT4_PRT
LED_RIGHT_LOW__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
LED_RIGHT_LOW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
LED_RIGHT_LOW__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
LED_RIGHT_LOW__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
LED_RIGHT_LOW__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
LED_RIGHT_LOW__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
LED_RIGHT_LOW__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
LED_RIGHT_LOW__PS EQU CYREG_PRT4_PS
LED_RIGHT_LOW__SHIFT EQU 5
LED_RIGHT_LOW__SLW EQU CYREG_PRT4_SLW

/* KEY_SPEED_HIGH */
KEY_SPEED_HIGH__0__INTTYPE EQU CYREG_PICU6_INTTYPE0
KEY_SPEED_HIGH__0__MASK EQU 0x01
KEY_SPEED_HIGH__0__PC EQU CYREG_PRT6_PC0
KEY_SPEED_HIGH__0__PORT EQU 6
KEY_SPEED_HIGH__0__SHIFT EQU 0
KEY_SPEED_HIGH__AG EQU CYREG_PRT6_AG
KEY_SPEED_HIGH__AMUX EQU CYREG_PRT6_AMUX
KEY_SPEED_HIGH__BIE EQU CYREG_PRT6_BIE
KEY_SPEED_HIGH__BIT_MASK EQU CYREG_PRT6_BIT_MASK
KEY_SPEED_HIGH__BYP EQU CYREG_PRT6_BYP
KEY_SPEED_HIGH__CTL EQU CYREG_PRT6_CTL
KEY_SPEED_HIGH__DM0 EQU CYREG_PRT6_DM0
KEY_SPEED_HIGH__DM1 EQU CYREG_PRT6_DM1
KEY_SPEED_HIGH__DM2 EQU CYREG_PRT6_DM2
KEY_SPEED_HIGH__DR EQU CYREG_PRT6_DR
KEY_SPEED_HIGH__INP_DIS EQU CYREG_PRT6_INP_DIS
KEY_SPEED_HIGH__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
KEY_SPEED_HIGH__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
KEY_SPEED_HIGH__LCD_EN EQU CYREG_PRT6_LCD_EN
KEY_SPEED_HIGH__MASK EQU 0x01
KEY_SPEED_HIGH__PORT EQU 6
KEY_SPEED_HIGH__PRT EQU CYREG_PRT6_PRT
KEY_SPEED_HIGH__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
KEY_SPEED_HIGH__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
KEY_SPEED_HIGH__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
KEY_SPEED_HIGH__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
KEY_SPEED_HIGH__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
KEY_SPEED_HIGH__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
KEY_SPEED_HIGH__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
KEY_SPEED_HIGH__PS EQU CYREG_PRT6_PS
KEY_SPEED_HIGH__SHIFT EQU 0
KEY_SPEED_HIGH__SLW EQU CYREG_PRT6_SLW

/* LED_RIGHT_HIGH */
LED_RIGHT_HIGH__0__INTTYPE EQU CYREG_PICU4_INTTYPE4
LED_RIGHT_HIGH__0__MASK EQU 0x10
LED_RIGHT_HIGH__0__PC EQU CYREG_PRT4_PC4
LED_RIGHT_HIGH__0__PORT EQU 4
LED_RIGHT_HIGH__0__SHIFT EQU 4
LED_RIGHT_HIGH__AG EQU CYREG_PRT4_AG
LED_RIGHT_HIGH__AMUX EQU CYREG_PRT4_AMUX
LED_RIGHT_HIGH__BIE EQU CYREG_PRT4_BIE
LED_RIGHT_HIGH__BIT_MASK EQU CYREG_PRT4_BIT_MASK
LED_RIGHT_HIGH__BYP EQU CYREG_PRT4_BYP
LED_RIGHT_HIGH__CTL EQU CYREG_PRT4_CTL
LED_RIGHT_HIGH__DM0 EQU CYREG_PRT4_DM0
LED_RIGHT_HIGH__DM1 EQU CYREG_PRT4_DM1
LED_RIGHT_HIGH__DM2 EQU CYREG_PRT4_DM2
LED_RIGHT_HIGH__DR EQU CYREG_PRT4_DR
LED_RIGHT_HIGH__INP_DIS EQU CYREG_PRT4_INP_DIS
LED_RIGHT_HIGH__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
LED_RIGHT_HIGH__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
LED_RIGHT_HIGH__LCD_EN EQU CYREG_PRT4_LCD_EN
LED_RIGHT_HIGH__MASK EQU 0x10
LED_RIGHT_HIGH__PORT EQU 4
LED_RIGHT_HIGH__PRT EQU CYREG_PRT4_PRT
LED_RIGHT_HIGH__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
LED_RIGHT_HIGH__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
LED_RIGHT_HIGH__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
LED_RIGHT_HIGH__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
LED_RIGHT_HIGH__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
LED_RIGHT_HIGH__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
LED_RIGHT_HIGH__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
LED_RIGHT_HIGH__PS EQU CYREG_PRT4_PS
LED_RIGHT_HIGH__SHIFT EQU 4
LED_RIGHT_HIGH__SLW EQU CYREG_PRT4_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E133069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000005
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
