Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Nov 13 15:11:11 2022
| Host         : LAPTOP-BE41R870 running 64-bit major release  (build 9200)
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 jc[0]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.363ns  (logic 5.013ns (53.541%)  route 4.350ns (46.459%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K1                                                0.000     0.000 r  jc[0] (IN)
                         net (fo=0)                   0.000     0.000    jc[0]
    K1                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  jc_IBUF[0]_inst/O
                         net (fo=1, estimated)        4.350     5.811    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     9.363 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.363    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------




