m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/fpga/workspace/test_design1/proj/simulation/modelsim
vhard_block
Z1 !s110 1699444636
!i10b 1
!s100 BJR65j@hIJB@eRPkM<`DT2
I0<zG222n<j4m;RNDRBE6V2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1699443919
Z4 8mxu2_8_1200mv_85c_slow.vo
Z5 Fmxu2_8_1200mv_85c_slow.vo
L0 139
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1699444636.000000
Z8 !s107 mxu2_8_1200mv_85c_slow.vo|
Z9 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+.|mxu2_8_1200mv_85c_slow.vo|
!i113 1
Z10 o-vlog01compat -work work
Z11 !s92 -vlog01compat -work work +incdir+.
Z12 tCvgOpt 0
vmxu2
R1
!i10b 1
!s100 QUYi1Lb_dm9ZEogRYi7Ka1
IC[MzAPb6@_HO:edJ?3D?_1
R2
R0
R3
R4
R5
L0 31
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vmxu2_tb
R1
!i10b 1
!s100 Vkzi0Wl:M9jBXeIjnHEcY2
IU?=1D4h[hKa:>fN3SZO2Z3
R2
R0
w1699443904
8C:/fpga/workspace/test_design1/proj/../testbench/mxu2_tb.v
FC:/fpga/workspace/test_design1/proj/../testbench/mxu2_tb.v
L0 4
R6
r1
!s85 0
31
R7
!s107 C:/fpga/workspace/test_design1/proj/../testbench/mxu2_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/fpga/workspace/test_design1/proj/../testbench|C:/fpga/workspace/test_design1/proj/../testbench/mxu2_tb.v|
!i113 1
R10
!s92 -vlog01compat -work work +incdir+C:/fpga/workspace/test_design1/proj/../testbench
R12
