
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.56 (git sha1 9c447ad9d4b1ea589369364eea38b4d70da2c599, clang++ 17.0.0 -fPIC -O3)

-- Running command `verilog_defaults -push; verilog_defaults -add -defer; read_verilog -formal count.v  ctrl_lp4k.v led_panel_4k.v memory.v comp.v lsr_led.v mux_led.v; verilog_defaults -pop; attrmap -tocase keep -imap keep="true" keep=1 -imap keep="false" keep=0 -remove keep=0; synth_ecp5 -top led_panel_4k; write_json build/led_panel_4k_i9.json' --

1. Executing Verilog-2005 frontend: count.v
Parsing formal Verilog input from `count.v' to AST representation.
Storing AST representation for module `$abstract\count'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ctrl_lp4k.v
Parsing formal Verilog input from `ctrl_lp4k.v' to AST representation.
Storing AST representation for module `$abstract\ctrl_lp4k'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: led_panel_4k.v
Parsing formal Verilog input from `led_panel_4k.v' to AST representation.
Storing AST representation for module `$abstract\led_panel_4k'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: memory.v
Parsing formal Verilog input from `memory.v' to AST representation.
Storing AST representation for module `$abstract\memory'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: comp.v
Parsing formal Verilog input from `comp.v' to AST representation.
Storing AST representation for module `$abstract\comp_4k'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: lsr_led.v
Parsing formal Verilog input from `lsr_led.v' to AST representation.
Storing AST representation for module `$abstract\lsr_led'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: mux_led.v
Parsing formal Verilog input from `mux_led.v' to AST representation.
Storing AST representation for module `$abstract\mux_led'.
Successfully finished Verilog frontend.

8. Executing ATTRMAP pass (move or copy attributes).

9. Executing SYNTH_ECP5 pass.

9.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_COMB'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

9.2. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

9.3. Executing HIERARCHY pass (managing design hierarchy).

9.4. Executing AST frontend in derive mode using pre-parsed AST for module `\led_panel_4k'.
Generating RTLIL representation for module `\led_panel_4k'.
led_panel_4k.v:103: Warning: Identifier `\PX_CLK_EN' is implicitly declared.

9.4.1. Analyzing design hierarchy..
Top module:  \led_panel_4k

9.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_lp4k'.
Generating RTLIL representation for module `\ctrl_lp4k'.

9.4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\mux_led'.
Generating RTLIL representation for module `\mux_led'.
Parameter \N_FRAMES = 15

9.4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\memory'.
Parameter \N_FRAMES = 15
Generating RTLIL representation for module `$paramod\memory\N_FRAMES=s32'00000000000000000000000000001111'.
Parameter \width = 10

9.4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\comp_4k'.
Parameter \width = 10
Generating RTLIL representation for module `$paramod\comp_4k\width=s32'00000000000000000000000000001010'.
Parameter \init_value = 50
Parameter \width = 10

9.4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\lsr_led'.
Parameter \init_value = 50
Parameter \width = 10
Generating RTLIL representation for module `$paramod$0c216828c8105f75f8c874c5278a89844b76dec2\lsr_led'.
Parameter \width = 1

9.4.7. Executing AST frontend in derive mode using pre-parsed AST for module `\count'.
Parameter \width = 1
Generating RTLIL representation for module `$paramod\count\width=s32'00000000000000000000000000000001'.
Parameter \width = 10

9.4.8. Executing AST frontend in derive mode using pre-parsed AST for module `\count'.
Parameter \width = 10
Generating RTLIL representation for module `$paramod\count\width=s32'00000000000000000000000000001010'.
Parameter \width = 5

9.4.9. Executing AST frontend in derive mode using pre-parsed AST for module `\count'.
Parameter \width = 5
Generating RTLIL representation for module `$paramod\count\width=s32'00000000000000000000000000000101'.
Parameter \width = 10
Found cached RTLIL representation for module `$paramod\count\width=s32'00000000000000000000000000001010'.

9.4.10. Analyzing design hierarchy..
Top module:  \led_panel_4k
Used module:     \ctrl_lp4k
Used module:     \mux_led
Used module:     $paramod\memory\N_FRAMES=s32'00000000000000000000000000001111
Used module:     $paramod\comp_4k\width=s32'00000000000000000000000000001010
Used module:     $paramod$0c216828c8105f75f8c874c5278a89844b76dec2\lsr_led
Used module:     $paramod\count\width=s32'00000000000000000000000000000001
Used module:     $paramod\count\width=s32'00000000000000000000000000001010
Used module:     $paramod\count\width=s32'00000000000000000000000000000101

9.4.11. Analyzing design hierarchy..
Top module:  \led_panel_4k
Used module:     \ctrl_lp4k
Used module:     \mux_led
Used module:     $paramod\memory\N_FRAMES=s32'00000000000000000000000000001111
Used module:     $paramod\comp_4k\width=s32'00000000000000000000000000001010
Used module:     $paramod$0c216828c8105f75f8c874c5278a89844b76dec2\lsr_led
Used module:     $paramod\count\width=s32'00000000000000000000000000000001
Used module:     $paramod\count\width=s32'00000000000000000000000000001010
Used module:     $paramod\count\width=s32'00000000000000000000000000000101
Removing unused module `$abstract\mux_led'.
Removing unused module `$abstract\lsr_led'.
Removing unused module `$abstract\comp_4k'.
Removing unused module `$abstract\memory'.
Removing unused module `$abstract\led_panel_4k'.
Removing unused module `$abstract\ctrl_lp4k'.
Removing unused module `$abstract\count'.
Removed 7 unused modules.
Warning: Resizing cell port led_panel_4k.count_row.outc from 5 bits to 11 bits.

9.5. Executing PROC pass (convert processes to netlists).

9.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\memory\N_FRAMES=s32'00000000000000000000000000001111.$proc$memory.v:0$245'.
Cleaned up 0 empty switches.

9.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$ctrl_lp4k.v:100$238 in module ctrl_lp4k.
Marked 7 switch rules as full_case in process $proc$ctrl_lp4k.v:38$237 in module ctrl_lp4k.
Marked 2 switch rules as full_case in process $proc$led_panel_4k.v:84$232 in module led_panel_4k.
Marked 3 switch rules as full_case in process $proc$led_panel_4k.v:54$226 in module led_panel_4k.
Marked 1 switch rules as full_case in process $proc$count.v:11$260 in module $paramod\count\width=s32'00000000000000000000000000000101.
Marked 1 switch rules as full_case in process $proc$count.v:11$255 in module $paramod\count\width=s32'00000000000000000000000000001010.
Marked 1 switch rules as full_case in process $proc$count.v:11$250 in module $paramod\count\width=s32'00000000000000000000000000000001.
Marked 2 switch rules as full_case in process $proc$lsr_led.v:10$248 in module $paramod$0c216828c8105f75f8c874c5278a89844b76dec2\lsr_led.
Marked 1 switch rules as full_case in process $proc$comp.v:9$246 in module $paramod\comp_4k\width=s32'00000000000000000000000000001010.
Removed 1 dead cases from process $proc$mux_led.v:7$239 in module mux_led.
Marked 1 switch rules as full_case in process $proc$mux_led.v:7$239 in module mux_led.
Removed a total of 1 dead cases.

9.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 3 redundant assignments.
Promoted 17 assignments to connections.

9.5.4. Executing PROC_INIT pass (extract init attributes).

9.5.5. Executing PROC_ARST pass (detect async resets in processes).

9.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 1 switch.
<suppressed ~22 debug messages>

9.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\ctrl_lp4k.$proc$ctrl_lp4k.v:100$238'.
     1/1: { $1\PX_CLK_EN[0:0] $1\NOE[0:0] $1\LATCH[0:0] $1\SHD[0:0] $1\LD[0:0] $1\INC_I[0:0] $1\INC_D[0:0] $1\INC_C[0:0] $1\INC_R[0:0] $1\RST_I[0:0] $1\RST_D[0:0] $1\RST_C[0:0] $1\RST_R[0:0] }
Creating decoders for process `\ctrl_lp4k.$proc$ctrl_lp4k.v:38$237'.
     1/7: $7\state[3:0]
     2/7: $6\state[3:0]
     3/7: $5\state[3:0]
     4/7: $4\state[3:0]
     5/7: $3\state[3:0]
     6/7: $2\state[3:0]
     7/7: $1\state[3:0]
Creating decoders for process `\led_panel_4k.$proc$led_panel_4k.v:84$232'.
     1/2: $0\clk_counter[4:0]
     2/2: $0\clk1[0:0]
Creating decoders for process `\led_panel_4k.$proc$led_panel_4k.v:54$226'.
     1/2: $0\anim_timer[31:0]
     2/2: $0\current_frame[7:0]
Creating decoders for process `$paramod\count\width=s32'00000000000000000000000000000101.$proc$count.v:11$260'.
     1/1: $0\outc[5:0]
Creating decoders for process `$paramod\count\width=s32'00000000000000000000000000001010.$proc$count.v:11$255'.
     1/1: $0\outc[10:0]
Creating decoders for process `$paramod\count\width=s32'00000000000000000000000000000001.$proc$count.v:11$250'.
     1/1: $0\outc[1:0]
Creating decoders for process `$paramod$0c216828c8105f75f8c874c5278a89844b76dec2\lsr_led.$proc$lsr_led.v:10$248'.
     1/1: $0\s_A[10:0]
Creating decoders for process `$paramod\comp_4k\width=s32'00000000000000000000000000001010.$proc$comp.v:9$246'.
     1/1: $1\out[0:0]
Creating decoders for process `$paramod\memory\N_FRAMES=s32'00000000000000000000000000001111.$proc$memory.v:27$242'.
Creating decoders for process `\mux_led.$proc$mux_led.v:7$239'.
     1/1: $1\out0[5:0]

9.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\ctrl_lp4k.\LATCH' from process `\ctrl_lp4k.$proc$ctrl_lp4k.v:100$238'.
No latch inferred for signal `\ctrl_lp4k.\NOE' from process `\ctrl_lp4k.$proc$ctrl_lp4k.v:100$238'.
No latch inferred for signal `\ctrl_lp4k.\PX_CLK_EN' from process `\ctrl_lp4k.$proc$ctrl_lp4k.v:100$238'.
No latch inferred for signal `\ctrl_lp4k.\RST_R' from process `\ctrl_lp4k.$proc$ctrl_lp4k.v:100$238'.
No latch inferred for signal `\ctrl_lp4k.\RST_C' from process `\ctrl_lp4k.$proc$ctrl_lp4k.v:100$238'.
No latch inferred for signal `\ctrl_lp4k.\RST_D' from process `\ctrl_lp4k.$proc$ctrl_lp4k.v:100$238'.
No latch inferred for signal `\ctrl_lp4k.\RST_I' from process `\ctrl_lp4k.$proc$ctrl_lp4k.v:100$238'.
No latch inferred for signal `\ctrl_lp4k.\INC_R' from process `\ctrl_lp4k.$proc$ctrl_lp4k.v:100$238'.
No latch inferred for signal `\ctrl_lp4k.\INC_C' from process `\ctrl_lp4k.$proc$ctrl_lp4k.v:100$238'.
No latch inferred for signal `\ctrl_lp4k.\INC_D' from process `\ctrl_lp4k.$proc$ctrl_lp4k.v:100$238'.
No latch inferred for signal `\ctrl_lp4k.\INC_I' from process `\ctrl_lp4k.$proc$ctrl_lp4k.v:100$238'.
No latch inferred for signal `\ctrl_lp4k.\LD' from process `\ctrl_lp4k.$proc$ctrl_lp4k.v:100$238'.
No latch inferred for signal `\ctrl_lp4k.\SHD' from process `\ctrl_lp4k.$proc$ctrl_lp4k.v:100$238'.
No latch inferred for signal `$paramod\comp_4k\width=s32'00000000000000000000000000001010.\out' from process `$paramod\comp_4k\width=s32'00000000000000000000000000001010.$proc$comp.v:9$246'.
No latch inferred for signal `\mux_led.\out0' from process `\mux_led.$proc$mux_led.v:7$239'.

9.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\ctrl_lp4k.\state' using process `\ctrl_lp4k.$proc$ctrl_lp4k.v:38$237'.
  created $dff cell `$procdff$409' with positive edge clock.
Creating register for signal `\led_panel_4k.\clk1' using process `\led_panel_4k.$proc$led_panel_4k.v:84$232'.
  created $dff cell `$procdff$410' with positive edge clock.
Creating register for signal `\led_panel_4k.\clk_counter' using process `\led_panel_4k.$proc$led_panel_4k.v:84$232'.
  created $dff cell `$procdff$411' with positive edge clock.
Creating register for signal `\led_panel_4k.\current_frame' using process `\led_panel_4k.$proc$led_panel_4k.v:54$226'.
  created $dff cell `$procdff$412' with positive edge clock.
Creating register for signal `\led_panel_4k.\anim_timer' using process `\led_panel_4k.$proc$led_panel_4k.v:54$226'.
  created $dff cell `$procdff$413' with positive edge clock.
Creating register for signal `$paramod\count\width=s32'00000000000000000000000000000101.\outc' using process `$paramod\count\width=s32'00000000000000000000000000000101.$proc$count.v:11$260'.
  created $dff cell `$procdff$414' with negative edge clock.
Creating register for signal `$paramod\count\width=s32'00000000000000000000000000001010.\outc' using process `$paramod\count\width=s32'00000000000000000000000000001010.$proc$count.v:11$255'.
  created $dff cell `$procdff$415' with negative edge clock.
Creating register for signal `$paramod\count\width=s32'00000000000000000000000000000001.\outc' using process `$paramod\count\width=s32'00000000000000000000000000000001.$proc$count.v:11$250'.
  created $dff cell `$procdff$416' with negative edge clock.
Creating register for signal `$paramod$0c216828c8105f75f8c874c5278a89844b76dec2\lsr_led.\s_A' using process `$paramod$0c216828c8105f75f8c874c5278a89844b76dec2\lsr_led.$proc$lsr_led.v:10$248'.
  created $dff cell `$procdff$417' with negative edge clock.
Creating register for signal `$paramod\memory\N_FRAMES=s32'00000000000000000000000000001111.\rdata' using process `$paramod\memory\N_FRAMES=s32'00000000000000000000000000001111.$proc$memory.v:27$242'.
  created $dff cell `$procdff$418' with positive edge clock.

9.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

9.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\ctrl_lp4k.$proc$ctrl_lp4k.v:100$238'.
Removing empty process `ctrl_lp4k.$proc$ctrl_lp4k.v:100$238'.
Found and cleaned up 7 empty switches in `\ctrl_lp4k.$proc$ctrl_lp4k.v:38$237'.
Removing empty process `ctrl_lp4k.$proc$ctrl_lp4k.v:38$237'.
Found and cleaned up 2 empty switches in `\led_panel_4k.$proc$led_panel_4k.v:84$232'.
Removing empty process `led_panel_4k.$proc$led_panel_4k.v:84$232'.
Found and cleaned up 3 empty switches in `\led_panel_4k.$proc$led_panel_4k.v:54$226'.
Removing empty process `led_panel_4k.$proc$led_panel_4k.v:54$226'.
Found and cleaned up 2 empty switches in `$paramod\count\width=s32'00000000000000000000000000000101.$proc$count.v:11$260'.
Removing empty process `$paramod\count\width=s32'00000000000000000000000000000101.$proc$count.v:11$260'.
Found and cleaned up 2 empty switches in `$paramod\count\width=s32'00000000000000000000000000001010.$proc$count.v:11$255'.
Removing empty process `$paramod\count\width=s32'00000000000000000000000000001010.$proc$count.v:11$255'.
Found and cleaned up 2 empty switches in `$paramod\count\width=s32'00000000000000000000000000000001.$proc$count.v:11$250'.
Removing empty process `$paramod\count\width=s32'00000000000000000000000000000001.$proc$count.v:11$250'.
Found and cleaned up 2 empty switches in `$paramod$0c216828c8105f75f8c874c5278a89844b76dec2\lsr_led.$proc$lsr_led.v:10$248'.
Removing empty process `$paramod$0c216828c8105f75f8c874c5278a89844b76dec2\lsr_led.$proc$lsr_led.v:10$248'.
Found and cleaned up 1 empty switch in `$paramod\comp_4k\width=s32'00000000000000000000000000001010.$proc$comp.v:9$246'.
Removing empty process `$paramod\comp_4k\width=s32'00000000000000000000000000001010.$proc$comp.v:9$246'.
Removing empty process `$paramod\memory\N_FRAMES=s32'00000000000000000000000000001111.$proc$memory.v:27$242'.
Found and cleaned up 1 empty switch in `\mux_led.$proc$mux_led.v:7$239'.
Removing empty process `mux_led.$proc$mux_led.v:7$239'.
Cleaned up 23 empty switches.

9.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module ctrl_lp4k.
<suppressed ~2 debug messages>
Optimizing module led_panel_4k.
Optimizing module $paramod\count\width=s32'00000000000000000000000000000101.
<suppressed ~2 debug messages>
Optimizing module $paramod\count\width=s32'00000000000000000000000000001010.
<suppressed ~2 debug messages>
Optimizing module $paramod\count\width=s32'00000000000000000000000000000001.
<suppressed ~2 debug messages>
Optimizing module $paramod$0c216828c8105f75f8c874c5278a89844b76dec2\lsr_led.
<suppressed ~1 debug messages>
Optimizing module $paramod\comp_4k\width=s32'00000000000000000000000000001010.
Optimizing module $paramod\memory\N_FRAMES=s32'00000000000000000000000000001111.
Optimizing module mux_led.
<suppressed ~1 debug messages>

9.6. Executing FLATTEN pass (flatten design).
Deleting now unused module ctrl_lp4k.
Deleting now unused module $paramod\count\width=s32'00000000000000000000000000000101.
Deleting now unused module $paramod\count\width=s32'00000000000000000000000000001010.
Deleting now unused module $paramod\count\width=s32'00000000000000000000000000000001.
Deleting now unused module $paramod$0c216828c8105f75f8c874c5278a89844b76dec2\lsr_led.
Deleting now unused module $paramod\comp_4k\width=s32'00000000000000000000000000001010.
Deleting now unused module $paramod\memory\N_FRAMES=s32'00000000000000000000000000001111.
Deleting now unused module mux_led.
<suppressed ~9 debug messages>

9.7. Executing TRIBUF pass.

9.8. Executing DEMINOUT pass (demote inout ports to input or output).

9.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.
<suppressed ~3 debug messages>

9.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..
Removed 6 unused cells and 98 unused wires.
<suppressed ~9 debug messages>

9.11. Executing CHECK pass (checking for obvious problems).
Checking module led_panel_4k...
Found and reported 0 problems.

9.12. Executing OPT pass (performing simple optimizations).

9.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

9.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

9.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\ctrl0.$procmux$275.
    dead port 1/2 on $mux $flatten\ctrl0.$procmux$278.
    dead port 2/2 on $mux $flatten\ctrl0.$procmux$286.
    dead port 1/2 on $mux $flatten\ctrl0.$procmux$289.
    dead port 2/2 on $mux $flatten\ctrl0.$procmux$299.
    dead port 1/2 on $mux $flatten\ctrl0.$procmux$302.
    dead port 2/2 on $mux $flatten\ctrl0.$procmux$314.
    dead port 1/2 on $mux $flatten\ctrl0.$procmux$317.
    dead port 2/2 on $mux $flatten\ctrl0.$procmux$331.
    dead port 1/2 on $mux $flatten\ctrl0.$procmux$334.
    dead port 1/2 on $mux $flatten\ctrl0.$procmux$348.
Removed 11 multiplexer ports.
<suppressed ~15 debug messages>

9.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
Performed a total of 0 changes.

9.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

9.12.6. Executing OPT_DFF pass (perform DFF optimizations).

9.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..
Removed 0 unused cells and 17 unused wires.
<suppressed ~1 debug messages>

9.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

9.12.9. Rerunning OPT passes. (Maybe there is more to do..)

9.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

9.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
Performed a total of 0 changes.

9.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

9.12.13. Executing OPT_DFF pass (perform DFF optimizations).

9.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

9.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

9.12.16. Finished OPT passes. (There is nothing left to do.)

9.13. Executing FSM pass (extract and optimize FSM).

9.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking led_panel_4k.ctrl0.state as FSM state register:
    Users of register don't seem to benefit from recoding.

9.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).

9.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).

9.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

9.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).

9.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

9.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

9.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

9.14. Executing OPT pass (performing simple optimizations).

9.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

9.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

9.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

9.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
Performed a total of 0 changes.

9.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

9.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$413 ($dff) from module led_panel_4k (D = $add$led_panel_4k.v:66$230_Y, Q = \anim_timer, rval = 0).
Adding SRST signal on $procdff$412 ($dff) from module led_panel_4k (D = $procmux$375_Y, Q = \current_frame, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$431 ($sdff) from module led_panel_4k (D = $procmux$373_Y, Q = \current_frame).
Adding SRST signal on $procdff$411 ($dff) from module led_panel_4k (D = $add$led_panel_4k.v:95$235_Y [4:0], Q = \clk_counter, rval = 5'00000).
Adding SRST signal on $procdff$410 ($dff) from module led_panel_4k (D = $procmux$360_Y, Q = \clk1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$436 ($sdff) from module led_panel_4k (D = $not$led_panel_4k.v:91$234_Y, Q = \clk1).
Adding SRST signal on $flatten\lsr_led0.$procdff$417 ($dff) from module led_panel_4k (D = $flatten\lsr_led0.$procmux$396_Y, Q = \lsr_led0.s_A, rval = 11'00000110010).
Adding EN signal on $auto$ff.cc:266:slice$438 ($sdff) from module led_panel_4k (D = { \lsr_led0.s_A [9:0] 1'0 }, Q = \lsr_led0.s_A).
Adding SRST signal on $flatten\ctrl0.$procdff$409 ($dff) from module led_panel_4k (D = $flatten\ctrl0.$2\state[3:0], Q = \ctrl0.state, rval = 4'0000).
Adding SRST signal on $flatten\count_row.$procdff$415 ($dff) from module led_panel_4k (D = $flatten\count_row.$procmux$385_Y, Q = \count_row.outc, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$441 ($sdff) from module led_panel_4k (D = $flatten\count_row.$add$count.v:15$257_Y [10:0], Q = \count_row.outc).
Adding SRST signal on $flatten\count_index.$procdff$416 ($dff) from module led_panel_4k (D = $flatten\count_index.$procmux$390_Y, Q = \count_index.outc, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$443 ($sdff) from module led_panel_4k (D = $flatten\count_index.$add$count.v:15$252_Y [1:0], Q = \count_index.outc).
Adding SRST signal on $flatten\count_col.$procdff$414 ($dff) from module led_panel_4k (D = $flatten\count_col.$procmux$380_Y, Q = \count_col.outc, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$445 ($sdff) from module led_panel_4k (D = $flatten\count_col.$add$count.v:15$262_Y [5:0], Q = \count_col.outc).
Adding SRST signal on $flatten\cnt_delay.$procdff$415 ($dff) from module led_panel_4k (D = $flatten\cnt_delay.$procmux$385_Y, Q = \cnt_delay.outc, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$447 ($sdff) from module led_panel_4k (D = $flatten\cnt_delay.$add$count.v:15$257_Y [10:0], Q = \cnt_delay.outc).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$439 ($sdffe) from module led_panel_4k.

9.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..
Removed 19 unused cells and 19 unused wires.
<suppressed ~20 debug messages>

9.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

9.14.9. Rerunning OPT passes. (Maybe there is more to do..)

9.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

9.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
Performed a total of 0 changes.

9.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

9.14.13. Executing OPT_DFF pass (perform DFF optimizations).

9.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

9.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

9.14.16. Finished OPT passes. (There is nothing left to do.)

9.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 28 address bits (of 32) from memory init port led_panel_4k.$flatten\ctrl0.$auto$mem.cc:328:emit$269 ($flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267).
Removed top 17 address bits (of 32) from memory init port led_panel_4k.$flatten\mem0.$meminit$\MEM$memory.v:0$244 (mem0.MEM).
Removed top 17 address bits (of 32) from memory read port led_panel_4k.$flatten\mem0.$memrd$\MEM$memory.v:28$243 (mem0.MEM).
Removed top 10 bits (of 32) from port B of cell led_panel_4k.$ge$led_panel_4k.v:59$227 ($ge).
Removed top 28 bits (of 32) from port B of cell led_panel_4k.$ge$led_panel_4k.v:61$228 ($ge).
Removed top 31 bits (of 32) from port B of cell led_panel_4k.$add$led_panel_4k.v:64$229 ($add).
Removed top 24 bits (of 32) from port Y of cell led_panel_4k.$add$led_panel_4k.v:64$229 ($add).
Removed top 31 bits (of 32) from port B of cell led_panel_4k.$add$led_panel_4k.v:66$230 ($add).
Removed top 4 bits (of 5) from port B of cell led_panel_4k.$eq$led_panel_4k.v:89$233 ($eq).
Removed top 31 bits (of 32) from port B of cell led_panel_4k.$add$led_panel_4k.v:95$235 ($add).
Removed top 27 bits (of 32) from port Y of cell led_panel_4k.$add$led_panel_4k.v:95$235 ($add).
Removed top 31 bits (of 32) from mux cell led_panel_4k.$flatten\count_row.$ternary$count.v:17$259 ($mux).
Removed top 31 bits (of 32) from port B of cell led_panel_4k.$flatten\count_row.$add$count.v:15$257 ($add).
Removed top 21 bits (of 32) from port Y of cell led_panel_4k.$flatten\count_row.$add$count.v:15$257 ($add).
Removed top 31 bits (of 32) from mux cell led_panel_4k.$flatten\count_col.$ternary$count.v:17$264 ($mux).
Removed top 31 bits (of 32) from port B of cell led_panel_4k.$flatten\count_col.$add$count.v:15$262 ($add).
Removed top 26 bits (of 32) from port Y of cell led_panel_4k.$flatten\count_col.$add$count.v:15$262 ($add).
Removed top 31 bits (of 32) from port B of cell led_panel_4k.$flatten\cnt_delay.$add$count.v:15$257 ($add).
Removed top 21 bits (of 32) from port Y of cell led_panel_4k.$flatten\cnt_delay.$add$count.v:15$257 ($add).
Removed top 31 bits (of 32) from mux cell led_panel_4k.$flatten\count_index.$ternary$count.v:17$254 ($mux).
Removed top 31 bits (of 32) from port B of cell led_panel_4k.$flatten\count_index.$add$count.v:15$252 ($add).
Removed top 30 bits (of 32) from port Y of cell led_panel_4k.$flatten\count_index.$add$count.v:15$252 ($add).
Removed top 13 bits (of 32) from port A of cell led_panel_4k.$flatten\mem0.$add$memory.v:25$241 ($add).
Removed top 17 bits (of 32) from port Y of cell led_panel_4k.$flatten\mem0.$add$memory.v:25$241 ($add).
Removed top 4 bits (of 19) from port A of cell led_panel_4k.$flatten\mem0.$add$memory.v:25$241 ($add).
Removed top 1 bits (of 2) from port B of cell led_panel_4k.$flatten\mux0.$procmux$407_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell led_panel_4k.$flatten\ctrl0.$procmux$345_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell led_panel_4k.$flatten\ctrl0.$procmux$343_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell led_panel_4k.$flatten\ctrl0.$procmux$339_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell led_panel_4k.$flatten\ctrl0.$procmux$315_CMP0 ($eq).
Removed top 3 bits (of 4) from mux cell led_panel_4k.$flatten\ctrl0.$procmux$312 ($mux).
Removed top 1 bits (of 4) from port B of cell led_panel_4k.$flatten\ctrl0.$procmux$300_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell led_panel_4k.$flatten\ctrl0.$procmux$284 ($mux).
Removed top 1 bits (of 4) from port B of cell led_panel_4k.$flatten\ctrl0.$procmux$276_CMP0 ($eq).
Removed top 3 bits (of 4) from mux cell led_panel_4k.$flatten\ctrl0.$procmux$273 ($mux).
Removed top 24 bits (of 32) from wire led_panel_4k.$add$led_panel_4k.v:64$229_Y.
Removed top 27 bits (of 32) from wire led_panel_4k.$add$led_panel_4k.v:95$235_Y.
Removed top 21 bits (of 32) from wire led_panel_4k.$flatten\cnt_delay.$add$count.v:15$257_Y.
Removed top 26 bits (of 32) from wire led_panel_4k.$flatten\count_col.$add$count.v:15$262_Y.
Removed top 30 bits (of 32) from wire led_panel_4k.$flatten\count_index.$add$count.v:15$252_Y.
Removed top 21 bits (of 32) from wire led_panel_4k.$flatten\count_row.$add$count.v:15$257_Y.
Removed top 3 bits (of 4) from wire led_panel_4k.$flatten\ctrl0.$4\state[3:0].
Removed top 1 bits (of 4) from wire led_panel_4k.$flatten\ctrl0.$6\state[3:0].

9.16. Executing PEEPOPT pass (run peephole optimizers).

9.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..
Removed 0 unused cells and 11 unused wires.
<suppressed ~1 debug messages>

9.18. Executing SHARE pass (SAT-based resource sharing).

9.19. Executing TECHMAP pass (map to technology primitives).

9.19.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

9.19.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~62 debug messages>

9.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

9.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

9.22. Executing TECHMAP pass (map to technology primitives).

9.22.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

9.22.2. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

9.22.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

9.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module led_panel_4k:
  creating $macc model for $add$led_panel_4k.v:64$229 ($add).
  creating $macc model for $add$led_panel_4k.v:66$230 ($add).
  creating $macc model for $add$led_panel_4k.v:95$235 ($add).
  creating $macc model for $flatten\cnt_delay.$add$count.v:15$257 ($add).
  creating $macc model for $flatten\count_col.$add$count.v:15$262 ($add).
  creating $macc model for $flatten\count_index.$add$count.v:15$252 ($add).
  creating $macc model for $flatten\count_row.$add$count.v:15$257 ($add).
  creating $macc model for $flatten\mem0.$add$memory.v:25$241 ($add).
  creating $alu model for $macc $flatten\mem0.$add$memory.v:25$241.
  creating $alu model for $macc $flatten\count_row.$add$count.v:15$257.
  creating $alu model for $macc $flatten\count_index.$add$count.v:15$252.
  creating $alu model for $macc $flatten\count_col.$add$count.v:15$262.
  creating $alu model for $macc $flatten\cnt_delay.$add$count.v:15$257.
  creating $alu model for $macc $add$led_panel_4k.v:95$235.
  creating $alu model for $macc $add$led_panel_4k.v:66$230.
  creating $alu model for $macc $add$led_panel_4k.v:64$229.
  creating $alu model for $ge$led_panel_4k.v:59$227 ($ge): new $alu
  creating $alu model for $ge$led_panel_4k.v:61$228 ($ge): new $alu
  creating $alu cell for $ge$led_panel_4k.v:61$228: $auto$alumacc.cc:495:replace_alu$461
  creating $alu cell for $ge$led_panel_4k.v:59$227: $auto$alumacc.cc:495:replace_alu$474
  creating $alu cell for $add$led_panel_4k.v:64$229: $auto$alumacc.cc:495:replace_alu$487
  creating $alu cell for $add$led_panel_4k.v:66$230: $auto$alumacc.cc:495:replace_alu$490
  creating $alu cell for $add$led_panel_4k.v:95$235: $auto$alumacc.cc:495:replace_alu$493
  creating $alu cell for $flatten\cnt_delay.$add$count.v:15$257: $auto$alumacc.cc:495:replace_alu$496
  creating $alu cell for $flatten\count_col.$add$count.v:15$262: $auto$alumacc.cc:495:replace_alu$499
  creating $alu cell for $flatten\count_index.$add$count.v:15$252: $auto$alumacc.cc:495:replace_alu$502
  creating $alu cell for $flatten\count_row.$add$count.v:15$257: $auto$alumacc.cc:495:replace_alu$505
  creating $alu cell for $flatten\mem0.$add$memory.v:25$241: $auto$alumacc.cc:495:replace_alu$508
  created 10 $alu and 0 $macc cells.

9.24. Executing OPT pass (performing simple optimizations).

9.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

9.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

9.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

9.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$430: { $auto$rtlil.cc:2963:Not$484 $auto$rtlil.cc:2966:ReduceAnd$480 \rst }
  Optimizing cells in module \led_panel_4k.
Performed a total of 1 changes.

9.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

9.24.6. Executing OPT_DFF pass (perform DFF optimizations).

9.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

9.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

9.24.9. Rerunning OPT passes. (Maybe there is more to do..)

9.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

9.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
Performed a total of 0 changes.

9.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

9.24.13. Executing OPT_DFF pass (perform DFF optimizations).

9.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

9.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

9.24.16. Finished OPT passes. (There is nothing left to do.)

9.25. Executing MEMORY pass.

9.25.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

9.25.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

9.25.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

9.25.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

9.25.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267'[0] in module `\led_panel_4k': no output FF found.
Checking read port `\mem0.MEM'[0] in module `\led_panel_4k': merging output FF to cell.
Checking read port address `$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267'[0] in module `\led_panel_4k': merged address FF to cell.

9.25.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..
Removed 1 unused cells and 25 unused wires.
<suppressed ~2 debug messages>

9.25.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

9.25.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

9.25.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

9.25.10. Executing MEMORY_COLLECT pass (generating $mem cells).

9.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

9.27. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory led_panel_4k.$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267
mapping memory led_panel_4k.mem0.MEM via $__ECP5_DP16KD_
<suppressed ~290 debug messages>

9.28. Executing TECHMAP pass (map to technology primitives).

9.28.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4_'.
Successfully finished Verilog frontend.

9.28.2. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD_'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD_'.
Successfully finished Verilog frontend.

9.28.3. Continuing TECHMAP pass.
Using template $paramod$576852337b144aead3ef7bd4391e4979b1b3adb2\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$6c0039a0942c6fcddbcb495f059610ea1154686e\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$81d08e2fc8d24ee524964f512359af158d34fb4d\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$eab41b556d77efd15238f3749fcb603afcf55656\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$01d67482f85b1a8d7180753e1f64f8df8fbed042\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$095f4ad64b6b18836051c7b5cc73491127138635\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$c406600f16d84383513b7fa3fab1178a6e5c0d33\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$379d20bbd5c7ee4d6671ba796cecb90b6ccf537a\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$95c9d4012994d27ec62a06c79e4dea47da390c7a\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$0453bed8465c1e237235a13f3c9430a2b8842010\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$04f8e15d63bdba75d9a41de4986f57aa0f5d8e0d\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$977dfd6217baf647c2044644ded7863053c3af97\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$b95c1073970615192d4c0ce1844bdb3c508c3b4f\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$b4bae2bba4a5636bdd128476248b5e49692a1f9a\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$4b62df8c34c949cde46417a575d860fc0d76b451\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$d0a5708e7582166968148b3be9469fb4f57fb4df\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$bb8a9fc0e015b0ed0ab9dc8b3a8843de1edb4ff4\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$3b0374b48ae6479f14c06b6210e27feee4fa0058\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$2dba1774817a36c50563a20f20a46f69a483c20b\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$6f63f7706b877f4b4834fc7b256e85374c61280c\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$958c97e3e5d0563e49968b4d3d14d572d2044e8e\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$4195394b66d546b355bbf64e97207d6ab5b7f011\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$188fd9d62544c08a5499eb68dfb265019302ca17\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$81fbaea66ba0c45d32e6017a462e4ef62500f2e9\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$7942dd26b48840c6b2cb4cfba3e5afe0f52de56e\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$f07166215bca20f9d01999f374f2d144bf21bc50\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$8de8cf9e51244f6c94053906b31b466520057663\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$85552f7e94eca10f4a03b265e8b5c3f7626f3aba\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$7dfc2d5ec440afa34e716910b2880f3dfdd6dceb\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$6113bb27e67e65ea765545d6974841f678465ecd\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$7b6dae06ac6f0ad36962bab5344118304bcbd848\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$bd3cd324bbdcc547626340b0a3a2782615a9accd\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$2e2300a4f8e04aa361c5ad63ba9b700d81cb8234\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$9bb16ec43e1979b620a407a77fa89087669f3884\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$99a1cf3117e396a90d104d79637677626a9724d0\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$03b7e50605f040aafc5a5dada9de28a76e026c01\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$63fc2366a6647b9d94e68d4706915a5496db5f80\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$6c62b451fd9d42096b1ccd4ea8589d32ca2d37bc\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$1cf4f595382f48f2e72e67903e9e87d0dbc33a06\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$47127057676b3f6c8ce1cf002fed8dd059a8a7e5\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
No more expansions possible.
<suppressed ~1205 debug messages>

9.29. Executing OPT pass (performing simple optimizations).

9.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.
<suppressed ~67 debug messages>

9.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

9.29.3. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$memory_libmap.cc:1668:generate_mux$541 ($dffe) from module led_panel_4k.

9.29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..
Removed 0 unused cells and 934 unused wires.
<suppressed ~2 debug messages>

9.29.5. Rerunning OPT passes. (Removed registers in this run.)

9.29.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

9.29.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

9.29.8. Executing OPT_DFF pass (perform DFF optimizations).

9.29.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

9.29.10. Finished fast OPT passes.

9.30. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267 in module \led_panel_4k:
  created 16 $dff cells and 0 static cells of width 13.
Extracted data FF from read port 0 of led_panel_4k.$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267: $$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdreg[0]
  read interface: 1 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.

9.31. Executing OPT pass (performing simple optimizations).

9.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.
<suppressed ~4 debug messages>

9.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

9.31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

9.31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
    Consolidated identical input bits for $mux cell $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][3][2]$3449:
      Old ports: A=13'0100000001000, B=13'0000001001111, Y=$memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][1]$a$3435
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][1]$a$3435 [11] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][1]$a$3435 [0] }
      New connections: { $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][1]$a$3435 [12] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][1]$a$3435 [10:1] } = { 5'00000 $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][1]$a$3435 [0] 3'001 $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][1]$a$3435 [0] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][1]$a$3435 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][3][1]$3446:
      Old ports: A=13'1100000101111, B=13'0010000001111, Y=$memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][0]$b$3433
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][0]$b$3433 [10] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][0]$b$3433 [5] }
      New connections: { $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][0]$b$3433 [12:11] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][0]$b$3433 [9:6] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][0]$b$3433 [4:0] } = { $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][0]$b$3433 [5] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][0]$b$3433 [5] 9'000001111 }
    Consolidated identical input bits for $mux cell $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][3][0]$3443:
      Old ports: A=13'0100100000000, B=13'0100000001111, Y=$memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][0]$a$3432
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][0]$a$3432 [8] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][0]$a$3432 [0] }
      New connections: { $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][0]$a$3432 [12:9] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][0]$a$3432 [7:1] } = { 8'01000000 $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][0]$a$3432 [0] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][0]$a$3432 [0] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][0]$a$3432 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][3][4]$3455:
      Old ports: A=13'0001010001011, B=13'0000001001111, Y=$memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][2]$a$3438
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][2]$a$3438 [7] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][2]$a$3438 [2] }
      New connections: { $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][2]$a$3438 [12:8] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][2]$a$3438 [6:3] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][2]$a$3438 [1:0] } = { 3'000 $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][2]$a$3438 [7] 1'0 $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][2]$a$3438 [2] 5'00111 }
    Consolidated identical input bits for $mux cell $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][3][3]$3452:
      Old ports: A=13'0101100011001, B=13'0100000001111, Y=$memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][1]$b$3436
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][1]$b$3436 [4] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][1]$b$3436 [1] }
      New connections: { $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][1]$b$3436 [12:5] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][1]$b$3436 [3:2] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][1]$b$3436 [0] } = { 3'010 $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][1]$b$3436 [4] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][1]$b$3436 [4] 4'0001 $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][1]$b$3436 [1] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\ctrl0.$procmux$284:
      Old ports: A=3'001, B=3'110, Y=$auto$wreduce.cc:514:run$457 [2:0]
      New ports: A=2'01, B=2'10, Y=$auto$wreduce.cc:514:run$457 [1:0]
      New connections: $auto$wreduce.cc:514:run$457 [2] = $auto$wreduce.cc:514:run$457 [1]
    Consolidated identical input bits for $mux cell $flatten\ctrl0.$procmux$297:
      Old ports: A=4'0101, B=4'1000, Y=$flatten\ctrl0.$5\state[3:0]
      New ports: A=2'01, B=2'10, Y={ $flatten\ctrl0.$5\state[3:0] [3] $flatten\ctrl0.$5\state[3:0] [0] }
      New connections: $flatten\ctrl0.$5\state[3:0] [2:1] = { $flatten\ctrl0.$5\state[3:0] [0] 1'0 }
  Optimizing cells in module \led_panel_4k.
    Consolidated identical input bits for $mux cell $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][2]$3437:
      Old ports: A=$memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][2]$a$3438, B=13'0100000001000, Y=$memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][1]$a$3429
      New ports: A={ 1'0 $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][2]$a$3438 [7] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][2]$a$3438 [2] 1'1 }, B=4'1000, Y={ $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][1]$a$3429 [11] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][1]$a$3429 [7] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][1]$a$3429 [2] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][1]$a$3429 [0] }
      New connections: { $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][1]$a$3429 [12] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][1]$a$3429 [10:8] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][1]$a$3429 [6:3] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][1]$a$3429 [1] } = { 2'00 $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][1]$a$3429 [7] 1'0 $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][1]$a$3429 [2] 3'001 $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][1]$a$3429 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][1]$3434:
      Old ports: A=$memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][1]$a$3435, B=$memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][1]$b$3436, Y=$memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$b$3427
      New ports: A={ $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][1]$a$3435 [11] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][1]$a$3435 [0] 1'0 $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][1]$a$3435 [0] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][1]$a$3435 [0] }, B={ 2'10 $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][1]$b$3436 [4] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][1]$b$3436 [1] 1'1 }, Y={ $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$b$3427 [11] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$b$3427 [6] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$b$3427 [4] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$b$3427 [1:0] }
      New connections: { $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$b$3427 [12] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$b$3427 [10:7] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$b$3427 [5] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$b$3427 [3:2] } = { 2'00 $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$b$3427 [4] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$b$3427 [4] 3'001 $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$b$3427 [1] }
    Consolidated identical input bits for $mux cell $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][0]$3431:
      Old ports: A=$memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][0]$a$3432, B=$memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][0]$b$3433, Y=$memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$a$3426
      New ports: A={ 2'10 $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][0]$a$3432 [8] 1'0 $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][0]$a$3432 [0] }, B={ $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][0]$b$3433 [5] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][0]$b$3433 [10] 1'0 $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][0]$b$3433 [5] 1'1 }, Y={ $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$a$3426 [11:10] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$a$3426 [8] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$a$3426 [5] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$a$3426 [0] }
      New connections: { $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$a$3426 [12] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$a$3426 [9] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$a$3426 [7:6] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$a$3426 [4:1] } = { $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$a$3426 [5] 4'0000 $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$a$3426 [0] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$a$3426 [0] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$a$3426 [0] }
  Optimizing cells in module \led_panel_4k.
    Consolidated identical input bits for $mux cell $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][1]$3428:
      Old ports: A=$memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][1]$a$3429, B=13'0100000001000, Y=$memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][0][0]$b$3424
      New ports: A={ $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][1]$a$3429 [11] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][1]$a$3429 [7] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][1]$a$3429 [2] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][1]$a$3429 [0] }, B=4'1000, Y={ $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][0][0]$b$3424 [11] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][0][0]$b$3424 [7] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][0][0]$b$3424 [2] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][0][0]$b$3424 [0] }
      New connections: { $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][0][0]$b$3424 [12] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][0][0]$b$3424 [10:8] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][0][0]$b$3424 [6:3] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][0][0]$b$3424 [1] } = { 2'00 $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][0][0]$b$3424 [7] 1'0 $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][0][0]$b$3424 [2] 3'001 $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][0][0]$b$3424 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$3425:
      Old ports: A=$memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$a$3426, B=$memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$b$3427, Y=$memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][0][0]$a$3423
      New ports: A={ $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$a$3426 [11:10] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$a$3426 [8] 1'0 $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$a$3426 [5] 1'0 $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$a$3426 [0] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$a$3426 [0] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$a$3426 [0] }, B={ $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$b$3427 [11] 1'0 $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$b$3427 [4] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$b$3427 [6] 1'0 $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$b$3427 [4] 1'1 $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$b$3427 [1:0] }, Y={ $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][0][0]$a$3423 [11:10] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][0][0]$a$3423 [8] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][0][0]$a$3423 [6:3] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][0][0]$a$3423 [1:0] }
      New connections: { $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][0][0]$a$3423 [12] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][0][0]$a$3423 [9] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][0][0]$a$3423 [7] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][0][0]$a$3423 [2] } = { $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][0][0]$a$3423 [5:4] 1'0 $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][0][0]$a$3423 [1] }
  Optimizing cells in module \led_panel_4k.
    Consolidated identical input bits for $mux cell $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][0][0]$3422:
      Old ports: A=$memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][0][0]$a$3423, B=$memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][0][0]$b$3424, Y=$$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdreg[0]$d
      New ports: A={ $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][0][0]$a$3423 [11:10] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][0][0]$a$3423 [4] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][0][0]$a$3423 [8] 1'0 $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][0][0]$a$3423 [6:3] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][0][0]$a$3423 [1] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][0][0]$a$3423 [1:0] }, B={ $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][0][0]$b$3424 [11] 1'0 $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][0][0]$b$3424 [7] 1'0 $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][0][0]$b$3424 [7] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][0][0]$b$3424 [2] 3'001 $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][0][0]$b$3424 [2] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][0][0]$b$3424 [0] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][0][0]$b$3424 [0] }, Y=$$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdreg[0]$d [11:0]
      New connections: $$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdreg[0]$d [12] = $$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdreg[0]$d [5]
  Optimizing cells in module \led_panel_4k.
Performed a total of 13 changes.

9.31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

9.31.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdreg[0] ($dff) from module led_panel_4k (D = $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][0]$b$3433 [10], Q = \tmp_latch, rval = 1'0).
Adding SRST signal on $$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdreg[0] ($dff) from module led_panel_4k (D = $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$a$3426 [0], Q = \count_index.reset, rval = 1'1).
Adding SRST signal on $$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdreg[0] ($dff) from module led_panel_4k (D = $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][0][0]$b$3424 [7], Q = \count_index.inc, rval = 1'0).
Adding SRST signal on $$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdreg[0] ($dff) from module led_panel_4k (D = { $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][0][0]$a$3423 [8] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][0][0]$a$3423 [4] }, Q = { \ctrl0.LD \count_row.inc }, rval = 2'00).

9.31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..
Removed 0 unused cells and 23 unused wires.
<suppressed ~1 debug messages>

9.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

9.31.9. Rerunning OPT passes. (Maybe there is more to do..)

9.31.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

9.31.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
    Consolidated identical input bits for $mux cell $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][1]$3434:
      Old ports: A={ $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][0]$a$3432 [8] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][0]$a$3432 [3] 1'0 $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][0]$a$3432 [3] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][0]$a$3432 [3] }, B={ 2'10 $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][0]$a$3432 [8] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][0]$a$3432 [3] 1'1 }, Y={ $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$b$3427 [11] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$b$3427 [6] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$b$3427 [9] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$b$3427 [2] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$b$3427 [0] }
      New ports: A={ $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][0]$a$3432 [8] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][0]$a$3432 [3] 1'0 $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][0]$a$3432 [3] }, B={ 2'10 $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][0]$a$3432 [8] 1'1 }, Y={ $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$b$3427 [11] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$b$3427 [6] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$b$3427 [9] $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$b$3427 [0] }
      New connections: $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$b$3427 [2] = $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][2][0]$a$3432 [3]
  Optimizing cells in module \led_panel_4k.
Performed a total of 1 changes.

9.31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

9.31.13. Executing OPT_DFF pass (perform DFF optimizations).

9.31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

9.31.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

9.31.16. Rerunning OPT passes. (Maybe there is more to do..)

9.31.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

9.31.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
Performed a total of 0 changes.

9.31.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

9.31.20. Executing OPT_DFF pass (perform DFF optimizations).

9.31.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

9.31.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

9.31.23. Finished OPT passes. (There is nothing left to do.)

9.32. Executing TECHMAP pass (map to technology primitives).

9.32.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

9.32.2. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

9.32.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ecp5_alu for cells of type $alu.
Using template $paramod$2d7da872bd0a396e237a7eff3003550809eb14b0\_80_ecp5_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$2f5fb04daf2da94d981bf9455fa4454c6ec8b705\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$df9553132937e7736c5a38f2f1f29abeed1637af\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_ecp5_alu for cells of type $alu.
Using template $paramod$c15e84c77f007506123baf6c4be45847f0e33a3b\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $bmux.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$4d45682f6d5f8751d24fc75184ef72226da353f7\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~765 debug messages>

9.33. Executing OPT pass (performing simple optimizations).

9.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.
<suppressed ~543 debug messages>

9.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
<suppressed ~225 debug messages>
Removed a total of 75 cells.

9.33.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$4643 ($_DFF_P_) from module led_panel_4k (D = $memory$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdmux[0][1][0]$a$3426 [12], Q = \count_col.inc, rval = 1'0).

9.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..
Removed 104 unused cells and 562 unused wires.
<suppressed ~108 debug messages>

9.33.5. Rerunning OPT passes. (Removed registers in this run.)

9.33.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.
<suppressed ~1 debug messages>

9.33.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

9.33.8. Executing OPT_DFF pass (perform DFF optimizations).

9.33.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

9.33.10. Finished fast OPT passes.

9.34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

9.35. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

9.36. Executing TECHMAP pass (map to technology primitives).

9.36.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

9.36.2. Continuing TECHMAP pass.
Using template \$_SDFFE_PP0N_ for cells of type $_SDFFE_PP0N_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template \$_SDFFE_NP0P_ for cells of type $_SDFFE_NP0P_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template \$_SDFFE_NP1P_ for cells of type $_SDFFE_NP1P_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
No more expansions possible.
<suppressed ~188 debug messages>

9.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.
<suppressed ~24 debug messages>

9.38. Executing SIMPLEMAP pass (map simple cells to gate primitives).

9.39. Executing LATTICE_GSR pass (implement FF init values).
Handling GSR in led_panel_4k.

9.40. Executing ATTRMVCP pass (move or copy attributes).

9.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..
Removed 0 unused cells and 569 unused wires.
<suppressed ~1 debug messages>

9.42. Executing TECHMAP pass (map to technology primitives).

9.42.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

9.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

9.43. Executing ABC9 pass.

9.43.1. Executing ABC9_OPS pass (helper functions for ABC9).

9.43.2. Executing ABC9_OPS pass (helper functions for ABC9).

9.43.3. Executing SCC pass (detecting logic loops).
Found an SCC: $auto$ff.cc:266:slice$3977 $auto$dfflegalize.cc:941:flip_pol$5553 $auto$simplemap.cc:134:simplemap_reduce$5324 $auto$simplemap.cc:83:simplemap_bitop$5368 $auto$simplemap.cc:204:simplemap_lognot$3982 $auto$simplemap.cc:175:logic_reduce$3981 $auto$ff.cc:266:slice$3976 $auto$dfflegalize.cc:941:flip_pol$5551 $auto$ff.cc:266:slice$4649 $auto$simplemap.cc:134:simplemap_reduce$4653 $auto$simplemap.cc:275:simplemap_mux$4019 $auto$simplemap.cc:275:simplemap_mux$5380 $auto$simplemap.cc:134:simplemap_reduce$5315
Found an SCC: $auto$simplemap.cc:83:simplemap_bitop$3996 $auto$ff.cc:266:slice$4488 $auto$simplemap.cc:83:simplemap_bitop$3995 $auto$ff.cc:266:slice$4487 $auto$ff.cc:266:slice$4486 $auto$simplemap.cc:83:simplemap_bitop$3993 $auto$ff.cc:266:slice$4485 $auto$simplemap.cc:134:simplemap_reduce$4003 $auto$simplemap.cc:83:simplemap_bitop$3992 $auto$ff.cc:266:slice$4484 $auto$simplemap.cc:83:simplemap_bitop$3991 $auto$ff.cc:266:slice$4483 $auto$simplemap.cc:134:simplemap_reduce$4007 $auto$simplemap.cc:134:simplemap_reduce$4002 $auto$simplemap.cc:83:simplemap_bitop$3990 $auto$ff.cc:266:slice$4482 $auto$simplemap.cc:83:simplemap_bitop$3989 $auto$ff.cc:266:slice$4481 $auto$simplemap.cc:134:simplemap_reduce$4001 $auto$simplemap.cc:83:simplemap_bitop$3988 $auto$ff.cc:266:slice$4480 $auto$simplemap.cc:134:simplemap_reduce$4010 $auto$simplemap.cc:134:simplemap_reduce$4006 $auto$simplemap.cc:134:simplemap_reduce$4000 $auto$simplemap.cc:83:simplemap_bitop$3987 $auto$ff.cc:266:slice$4479 $auto$ff.cc:266:slice$4637 $auto$simplemap.cc:275:simplemap_mux$4020 $auto$simplemap.cc:275:simplemap_mux$5381 $auto$simplemap.cc:134:simplemap_reduce$5303 $auto$simplemap.cc:83:simplemap_bitop$5361 $auto$simplemap.cc:204:simplemap_lognot$4014 $auto$simplemap.cc:134:simplemap_reduce$4012 $auto$simplemap.cc:134:simplemap_reduce$4008 $auto$simplemap.cc:134:simplemap_reduce$4004 $auto$simplemap.cc:83:simplemap_bitop$3994
Found an SCC: $auto$ff.cc:266:slice$4461 $auto$simplemap.cc:38:simplemap_not$4816 $auto$ff.cc:266:slice$4460 $auto$simplemap.cc:38:simplemap_not$4820 $auto$ff.cc:266:slice$4464 $auto$simplemap.cc:134:simplemap_reduce$3792 $auto$ff.cc:266:slice$4462 $auto$ff.cc:266:slice$4465 $auto$simplemap.cc:134:simplemap_reduce$3793 $auto$ff.cc:266:slice$4463 $auto$ff.cc:266:slice$4468 $auto$simplemap.cc:134:simplemap_reduce$3795 $auto$simplemap.cc:38:simplemap_not$4823 $auto$ff.cc:266:slice$4467 $auto$simplemap.cc:134:simplemap_reduce$3806 $auto$simplemap.cc:134:simplemap_reduce$3794 $auto$ff.cc:266:slice$4466 $auto$simplemap.cc:38:simplemap_not$4807 $auto$ff.cc:266:slice$4451 $auto$simplemap.cc:38:simplemap_not$4804 $auto$ff.cc:266:slice$4448 $auto$simplemap.cc:38:simplemap_not$4805 $auto$ff.cc:266:slice$4449 $auto$simplemap.cc:134:simplemap_reduce$3787 $auto$simplemap.cc:38:simplemap_not$4808 $auto$ff.cc:266:slice$4452 $auto$simplemap.cc:134:simplemap_reduce$3786 $auto$simplemap.cc:38:simplemap_not$4806 $auto$ff.cc:266:slice$4450 $auto$ff.cc:266:slice$4453 $auto$alumacc.cc:495:replace_alu$474.slice[0].ccu2c_i $auto$simplemap.cc:134:simplemap_reduce$3803 $auto$simplemap.cc:134:simplemap_reduce$3788 $auto$ff.cc:266:slice$4454 $auto$ff.cc:266:slice$4457 $auto$simplemap.cc:38:simplemap_not$4811 $auto$ff.cc:266:slice$4455 $auto$alumacc.cc:495:replace_alu$474.slice[2].ccu2c_i $auto$simplemap.cc:134:simplemap_reduce$3789 $auto$ff.cc:266:slice$4456 $auto$alumacc.cc:495:replace_alu$474.slice[4].ccu2c_i $auto$simplemap.cc:134:simplemap_reduce$3804 $auto$simplemap.cc:134:simplemap_reduce$3790 $auto$opt_expr.cc:617:replace_const_cells$5442 $auto$ff.cc:266:slice$4458 $auto$alumacc.cc:495:replace_alu$474.slice[14].ccu2c_i $auto$alumacc.cc:495:replace_alu$474.slice[12].ccu2c_i $auto$alumacc.cc:495:replace_alu$474.slice[10].ccu2c_i $auto$alumacc.cc:495:replace_alu$474.slice[8].ccu2c_i $auto$alumacc.cc:495:replace_alu$474.slice[6].ccu2c_i $auto$simplemap.cc:134:simplemap_reduce$3812 $auto$simplemap.cc:134:simplemap_reduce$3805 $auto$simplemap.cc:134:simplemap_reduce$3791 $auto$simplemap.cc:38:simplemap_not$4815 $auto$ff.cc:266:slice$4459 $auto$simplemap.cc:134:simplemap_reduce$3816 $auto$simplemap.cc:134:simplemap_reduce$3811 $auto$simplemap.cc:134:simplemap_reduce$3802 $auto$simplemap.cc:134:simplemap_reduce$3785 $auto$opt_expr.cc:617:replace_const_cells$5468 $auto$ff.cc:266:slice$4447 $auto$simplemap.cc:38:simplemap_not$4834 $auto$ff.cc:266:slice$4478 $auto$simplemap.cc:134:simplemap_reduce$3800 $auto$simplemap.cc:38:simplemap_not$4833 $auto$ff.cc:266:slice$4477 $auto$simplemap.cc:38:simplemap_not$4832 $auto$ff.cc:266:slice$4476 $auto$simplemap.cc:134:simplemap_reduce$3809 $auto$simplemap.cc:134:simplemap_reduce$3799 $auto$opt_expr.cc:617:replace_const_cells$5460 $auto$ff.cc:266:slice$4475 $auto$opt_expr.cc:617:replace_const_cells$5458 $auto$ff.cc:266:slice$4474 $auto$simplemap.cc:134:simplemap_reduce$3798 $auto$opt_expr.cc:617:replace_const_cells$5456 $auto$ff.cc:266:slice$4473 $auto$opt_expr.cc:617:replace_const_cells$5454 $auto$ff.cc:266:slice$4472 $auto$simplemap.cc:134:simplemap_reduce$3814 $auto$simplemap.cc:134:simplemap_reduce$3808 $auto$simplemap.cc:134:simplemap_reduce$3797 $auto$simplemap.cc:38:simplemap_not$4827 $auto$ff.cc:266:slice$4471 $auto$simplemap.cc:38:simplemap_not$4826 $auto$ff.cc:266:slice$4470 $auto$simplemap.cc:38:simplemap_not$3975 $auto$alumacc.cc:495:replace_alu$474.slice[24].ccu2c_i $auto$alumacc.cc:495:replace_alu$474.slice[22].ccu2c_i $auto$alumacc.cc:495:replace_alu$474.slice[20].ccu2c_i $auto$alumacc.cc:495:replace_alu$474.slice[18].ccu2c_i $auto$alumacc.cc:495:replace_alu$474.slice[16].ccu2c_i $auto$simplemap.cc:134:simplemap_reduce$4429 $auto$simplemap.cc:134:simplemap_reduce$3819 $auto$simplemap.cc:134:simplemap_reduce$3817 $auto$simplemap.cc:134:simplemap_reduce$3813 $auto$simplemap.cc:134:simplemap_reduce$3807 $auto$simplemap.cc:134:simplemap_reduce$3796 $auto$opt_expr.cc:617:replace_const_cells$5448 $auto$ff.cc:266:slice$4469 $auto$simplemap.cc:134:simplemap_reduce$4431 $auto$simplemap.cc:38:simplemap_not$3983 $auto$simplemap.cc:83:simplemap_bitop$3841
Found an SCC: $auto$ff.cc:266:slice$3859 $auto$ff.cc:266:slice$3858 $auto$simplemap.cc:134:simplemap_reduce$3742 $auto$ff.cc:266:slice$3857 $auto$ff.cc:266:slice$3856 $auto$simplemap.cc:204:simplemap_lognot$3748 $auto$simplemap.cc:134:simplemap_reduce$3746 $auto$simplemap.cc:134:simplemap_reduce$3744 $auto$simplemap.cc:134:simplemap_reduce$3741 $auto$opt_expr.cc:617:replace_const_cells$5402 $auto$ff.cc:266:slice$3855 $auto$simplemap.cc:134:simplemap_reduce$4427
Found 4 SCCs in module led_panel_4k.
Found 4 SCCs.

9.43.4. Executing ABC9_OPS pass (helper functions for ABC9).

9.43.5. Executing TECHMAP pass (map to technology primitives).

9.43.5.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

9.43.5.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~162 debug messages>

9.43.6. Executing OPT pass (performing simple optimizations).

9.43.6.1. Executing OPT_EXPR pass (perform const folding).

9.43.6.2. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

9.43.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Removed 0 multiplexer ports.

9.43.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Performed a total of 0 changes.

9.43.6.5. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

9.43.6.6. Executing OPT_DFF pass (perform DFF optimizations).

9.43.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).

9.43.6.8. Executing OPT_EXPR pass (perform const folding).

9.43.6.9. Finished OPT passes. (There is nothing left to do.)

9.43.7. Executing TECHMAP pass (map to technology primitives).

9.43.7.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/abc9_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

9.43.7.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~2 debug messages>

9.43.8. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

9.43.9. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

9.43.10. Executing ABC9_OPS pass (helper functions for ABC9).

9.43.11. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

9.43.12. Executing TECHMAP pass (map to technology primitives).

9.43.12.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

9.43.12.2. Continuing TECHMAP pass.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using template $paramod\LUT4\INIT=16'1001011010101010 for cells of type LUT4.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\LUT2\INIT=4'1010 for cells of type LUT2.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~201 debug messages>

9.43.13. Executing OPT pass (performing simple optimizations).

9.43.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.
<suppressed ~18 debug messages>

9.43.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

9.43.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.43.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
Performed a total of 0 changes.

9.43.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

9.43.13.6. Executing OPT_DFF pass (perform DFF optimizations).

9.43.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..
Removed 0 unused cells and 55 unused wires.
<suppressed ~1 debug messages>

9.43.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

9.43.13.9. Rerunning OPT passes. (Maybe there is more to do..)

9.43.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.43.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
Performed a total of 0 changes.

9.43.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

9.43.13.13. Executing OPT_DFF pass (perform DFF optimizations).

9.43.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

9.43.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

9.43.13.16. Finished OPT passes. (There is nothing left to do.)

9.43.14. Executing AIGMAP pass (map logic to AIG).
Module led_panel_4k: replaced 18 cells with 120 new cells, skipped 39 cells.
  replaced 3 cell types:
       2 $_OR_
       2 $_XOR_
      14 $_MUX_
  not replaced 3 cell types:
      31 $specify2
       4 $_NOT_
       4 $_AND_

9.43.15. Executing AIGMAP pass (map logic to AIG).
Module led_panel_4k: replaced 482 cells with 3098 new cells, skipped 362 cells.
  replaced 3 cell types:
      92 $_OR_
      11 $_XOR_
     379 $_MUX_
  not replaced 7 cell types:
       9 $scopeinfo
      89 $_NOT_
      63 $_AND_
     106 TRELLIS_FF
      40 DP16KD
      54 $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C
       1 $__ABC9_SCC_BREAKER

9.43.15.1. Executing ABC9_OPS pass (helper functions for ABC9).

9.43.15.2. Executing ABC9_OPS pass (helper functions for ABC9).

9.43.15.3. Executing XAIGER backend.
<suppressed ~11 debug messages>
Extracted 1325 AND gates and 3969 wires from module `led_panel_4k' to a netlist network with 473 inputs and 179 outputs.

9.43.15.4. Executing ABC9_EXE pass (technology mapping using ABC9).

9.43.15.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    473/    179  and =    1263  lev =   19 (0.66)  mem = 0.04 MB  box = 54  bb = 0
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    473/    179  and =    2585  lev =   15 (0.50)  mem = 0.05 MB  ch =  326  box = 52  bb = 0
ABC: cst =       0  cls =    297  lit =     326  unused =    2591  proof =     0
ABC: + &if -W 300 -v 
ABC: K = 7. Memory (bytes): Truth =    0. Cut =   64. Obj =  148. Set =  672. CutMin = no
ABC: Node =    2585.  Ch =   297.  Total mem =    0.60 MB. Peak cut mem =    0.02 MB.
ABC: P:  Del = 2635.00.  Ar =    1063.0.  Edge =     1171.  Cut =    23008.  T =     0.00 sec
ABC: P:  Del = 2635.00.  Ar =    1080.0.  Edge =     1175.  Cut =    22975.  T =     0.00 sec
ABC: P:  Del = 2635.00.  Ar =     778.0.  Edge =     1329.  Cut =    34242.  T =     0.00 sec
ABC: F:  Del = 2635.00.  Ar =     498.0.  Edge =     1332.  Cut =    26843.  T =     0.00 sec
ABC: A:  Del = 2635.00.  Ar =     473.0.  Edge =     1324.  Cut =    25175.  T =     0.00 sec
ABC: A:  Del = 2635.00.  Ar =     473.0.  Edge =     1323.  Cut =    24358.  T =     0.00 sec
ABC: Total time =     0.02 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =    473/    179  and =    1274  lev =   16 (0.52)  mem = 0.04 MB  box = 52  bb = 0
ABC: Mapping (K=7)  :  lut =    331  edge =    1304  lev =    5 (0.22)  Boxes are not in a topological order. Switching to level computation without boxes.
ABC: levB =   16  mem = 0.02 MB
ABC: LUT = 331 : 2=19 5.7 %  3=74 22.4 %  4=171 51.7 %  5=44 13.3 %  6=21 6.3 %  7=2 0.6 %  Ave = 3.94
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 0.10 seconds, total: 0.10 seconds

9.43.15.6. Executing AIGER frontend.
<suppressed ~1318 debug messages>
Removed 2193 unused cells and 3869 unused wires.

9.43.15.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:      343
ABC RESULTS:   $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C cells:       52
ABC RESULTS:           input signals:       42
ABC RESULTS:          output signals:       73
Removing temp directory.

9.43.16. Executing TECHMAP pass (map to technology primitives).

9.43.16.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

9.43.16.2. Continuing TECHMAP pass.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using template $paramod\$__ABC9_SCC_BREAKER\WIDTH=32'00000000000000000000000000000100 for cells of type $__ABC9_SCC_BREAKER.
No more expansions possible.
<suppressed ~70 debug messages>
Removed 17 unused cells and 4120 unused wires.

9.44. Executing TECHMAP pass (map to technology primitives).

9.44.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

9.44.2. Continuing TECHMAP pass.
Using template $paramod$7491e7206ae8c682d288373efe06a43b67c277cf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$2014354416722209de7d48370ab008bc2278a034\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$a7c07944e10969b2e1fd563a5b72f89493cb3705\$lut for cells of type $lut.
Using template $paramod$b43cdd6ca89f8faa7ea02c4f2b202cefaf655ede\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$fdcae86fcfd036c1880a04306ae771a9d7579c31\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010100 for cells of type $lut.
Using template $paramod$0d1a2f857e4c180e1b99d9e873bd3def54489aae\$lut for cells of type $lut.
Using template $paramod$66042ae66722e4125b396337c59d1d956a316054\$lut for cells of type $lut.
Using template $paramod$fbc957c7d98f3c4bb1f0bba7f158b484f70131ac\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$59601b4481617ef8784cc027d3c1241388c1c653\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$2653cbb0247e873c6cd170f5d7fb7a22e88aeb4f\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$b45e5cb971154e30a797eecb0461619c3eeae12d\$lut for cells of type $lut.
Using template $paramod$9e394303e290a474880b56f98766417009256d93\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$109987d365962408493bd7b1942d41daf77ce03a\$lut for cells of type $lut.
Using template $paramod$f5e36582abe8d0ed929cdbec1f4504708e669c46\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$211984b6a379dcd5539a44691df4cb719d9259d4\$lut for cells of type $lut.
Using template $paramod$4b9b235bc4444ff899bef0c648e4109b26737f1a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod$993b4f1762899d4359410690d334eafca84b9285\$lut for cells of type $lut.
Using template $paramod$a1d0ef0a8e024d7eb5e465705484e940b82d9620\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$6b7c9c56fc2a32a479d463d5f3b0d3f4673b67f1\$lut for cells of type $lut.
Using template $paramod$e2d96f36ef28053ecd27167cd95b944485ac3146\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$e8ba44e4a3ee29c32776f6151b0293be3e5fa416\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod$a1b77734c226d8e5537d98bed0faac609f752b21\$lut for cells of type $lut.
Using template $paramod$8fd8efe0a495790cc9ddc97266933ea8a8cd7b45\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$a197ef6f3b51d411ae3e5b42b5d77a606c4fb11a\$lut for cells of type $lut.
Using template $paramod$e019cb14313283ce60b57907d30cf3eefa00a93d\$lut for cells of type $lut.
Using template $paramod$20ba583962918fa0136fc97b1558cc45cc91cc29\$lut for cells of type $lut.
Using template $paramod$b2192df6f90569fea4015d0a6658bdc192199f95\$lut for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
Using template $paramod$ea5280fce2698f0f291737e66fca69a1d9d058e1\$lut for cells of type $lut.
Using template $paramod$891d17c049ef97ffbed57a5d4edf3f9e83d4f776\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$ba07846b1e706d3eb2010a528b0f0417e3645924\$lut for cells of type $lut.
Using template $paramod$4a0b7d2a2849f16773696ba19d68aee3da2f49f1\$lut for cells of type $lut.
Using template $paramod$1a8775ce8a454ec16d6826ad4552d4e21c4463c3\$lut for cells of type $lut.
Using template $paramod$2519369102810c93a6a374dd0894f7db48965952\$lut for cells of type $lut.
Using template $paramod$e6a488add0b5a2d742e2ae29f62ce7616e04271d\$lut for cells of type $lut.
Using template $paramod$02a39d6f75416c06fff45fc81145d64144c93f5a\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$e4b832d686d12318ec0715f027fe549b42e45c20\$lut for cells of type $lut.
Using template $paramod$114cec172d8a99287ecce5b94f20863d32d39458\$lut for cells of type $lut.
Using template $paramod$428455bf683af997b0aced216a36aa68a8816e79\$lut for cells of type $lut.
Using template $paramod$3702268f692b8bf258e428f65d3bca4e1f76d98b\$lut for cells of type $lut.
Using template $paramod$62e34d236b5cf9e50e7481784c0097067a15fba4\$lut for cells of type $lut.
Using template $paramod$653ed1fca2cbea6092fc92115114dddd9158d22d\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$f4db076e8f4b102a006431af47288cbfbf6df1eb\$lut for cells of type $lut.
Using template $paramod$5d33cfa6a45c55d19e75fa773f09299628aedc6c\$lut for cells of type $lut.
Using template $paramod$2978a73989be3e1278af72b9db666c30fa0ff85b\$lut for cells of type $lut.
Using template $paramod$a1d323730045824cfc84bb9f4ee8031f1c4dcc9e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod$8fb7c2a4174bbb0f9870bcb831d0cc7f5057f41f\$lut for cells of type $lut.
Using template $paramod$eab8c2e20ad6848564bec45c7148558972138f5b\$lut for cells of type $lut.
Using template $paramod$13caa797f9204188208579865e8a63f743d9eed1\$lut for cells of type $lut.
Using template $paramod$f7a8044984a99ec43c3a88d56f89cbb2652dc9e0\$lut for cells of type $lut.
Using template $paramod$a36debbcfde9e32a01ea5076ccf3d75225452c4d\$lut for cells of type $lut.
Using template $paramod$7e3d8ac009723e554811ad53385162c0e6a41625\$lut for cells of type $lut.
Using template $paramod$4045162732ff1ef3063f7c74bcf446c45645f6c6\$lut for cells of type $lut.
Using template $paramod$8f7210088a40da1859d27e900c288fd298d68bed\$lut for cells of type $lut.
Using template $paramod$ba7f31f246a278c41fa0648a6e0512f63185dec0\$lut for cells of type $lut.
Using template $paramod$728e616c918eb05878d70b2bb240e381ea2847b9\$lut for cells of type $lut.
Using template $paramod$8ccf61cbd280c99ab22986f0067fd91897da1e7f\$lut for cells of type $lut.
Using template $paramod$58df2c605746858c7e53492c8f57d6f1fafa12d2\$lut for cells of type $lut.
Using template $paramod$0f7a595798a2b78d934b0b1dc0b07bf847bf20c0\$lut for cells of type $lut.
Using template $paramod$10e68614dc3ce58676cb323f242e95c322d63931\$lut for cells of type $lut.
Using template $paramod$4fc6efaec5bd8994232500ce8f8be9cb357522d5\$lut for cells of type $lut.
Using template $paramod$f12a1b7f9f7442effdf2f3d31993c532f0a900e5\$lut for cells of type $lut.
Using template $paramod$25d49d8b3511fed3b73face12553f59e7035a00c\$lut for cells of type $lut.
Using template $paramod$94f46d146fca6a35647ce53c21b6d061b350d407\$lut for cells of type $lut.
Using template $paramod$bae85ef7de6d3b193700305090aefa7124f9d786\$lut for cells of type $lut.
Using template $paramod$fa45f28daf300aaa781ee4b9baa5ce968b1d8c66\$lut for cells of type $lut.
Using template $paramod$2d5bc20486d975ad93935a66efca425d6df3f432\$lut for cells of type $lut.
Using template $paramod$bf7131f15650eb4824f79d9e50861b77e804a69c\$lut for cells of type $lut.
Using template $paramod$2f511ac414f0cc6e7b1ec84a08e3b9bedce16ba2\$lut for cells of type $lut.
Using template $paramod$20f3f4b8e32f8a8b038b0056872dc94926194798\$lut for cells of type $lut.
Using template $paramod$077d0cc1547f9de6aad5ff55771325b4c5812de2\$lut for cells of type $lut.
Using template $paramod$b86b68a00733dbecb31d58a14a13683475a2002a\$lut for cells of type $lut.
Using template $paramod$992bdc10cff2c6edd722994f0e1044bc863f79f7\$lut for cells of type $lut.
Using template $paramod$f45429e380905f064bb0bad3a8bdb941708e63a7\$lut for cells of type $lut.
Using template $paramod$d2b5e7b5429639878c0a614cf001753581eebd9c\$lut for cells of type $lut.
Using template $paramod$d2845ee2da121e591069744d16cf238f53bde61d\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$fd8c7dd2f10b7e9815816058f4b9cb5619ac75c0\$lut for cells of type $lut.
Using template $paramod$6c3e18e23bda7ee129173f5fe1da644710e98c5e\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011111 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod$9ae0f136c9ed34a2deb323e9b2a3a520eea61514\$lut for cells of type $lut.
Using template $paramod$75aa17f67c94f07a416afe2a2128a1ec0e421b84\$lut for cells of type $lut.
Using template $paramod$e36eb66eb63b2356bb53b27bbfcc936ddde71eda\$lut for cells of type $lut.
Using template $paramod$dbd007c7c090bb924463fd0b286b93ade15827d5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$f07e8a9c88f9f5be8f1c8e37472aa1d47f52231b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011100 for cells of type $lut.
Using template $paramod$101238f3d8d49ab12a9b49a2f01cd503b26e9c61\$lut for cells of type $lut.
Using template $paramod$30305e55a780880b9c824fe3509a4d981acb0f2b\$lut for cells of type $lut.
Using template $paramod$71d09d8354f5555fb54ab0bd4f3934a22c793990\$lut for cells of type $lut.
Using template $paramod$e51a8a571bee774247b38f52d6e85fd62ae52cea\$lut for cells of type $lut.
Using template $paramod$8e44661def013b6bf9fe6f8b049ef2c838d749f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1101 for cells of type $lut.
Using template $paramod$fd3ed3a223484aac184d1b7412ec4cfe4ca64c32\$lut for cells of type $lut.
Using template $paramod$f5ae1e2603d01f8c8cc3b84f61ec519f6d4994d6\$lut for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$ce30b59d28d97ed548b29c977c124abe7e5ba0d4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100011 for cells of type $lut.
Using template $paramod$4600937cd025f7832a453bfb0c9684b9cc0fbde2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$9dc6a87ea1ca657f6621a1f26b24e0a0095a46d2\$lut for cells of type $lut.
Using template $paramod$f401b861b9b674ea32139cbe71a4d8dc9ae02fed\$lut for cells of type $lut.
Using template $paramod$59f2a3e232df3029c8bc36978b9bbe72a71dfb5a\$lut for cells of type $lut.
Using template $paramod$b6e7adeaa076c250a49d32dcc92f07af7f06f65f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
No more expansions possible.
<suppressed ~2173 debug messages>

9.45. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in led_panel_4k.
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$12409.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$12396$lut$aiger12395$734.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$12396$lut$aiger12395$721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12396$lut$aiger12395$721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12396$lut$aiger12395$685.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$12412.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$12412.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$12396$lut$aiger12395$1815.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12396$lut$aiger12395$1815.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$12396$lut$aiger12395$1770.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$12396$lut$aiger12395$1770.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$12396$lut$aiger12395$1764.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$12396$lut$aiger12395$1764.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$12396$lut$aiger12395$1764.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$12396$lut$aiger12395$1757.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12396$lut$aiger12395$1757.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12396$lut$aiger12395$1757.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12396$lut$aiger12395$1757.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$12396$lut$aiger12395$1757.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$12396$lut$aiger12395$1757.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$12396$lut$aiger12395$1757.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$12396$lut$aiger12395$1747.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$12396$lut$aiger12395$1747.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$12396$lut$aiger12395$1747.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$12396$lut$aiger12395$1717.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$12396$lut$aiger12395$1717.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12396$lut$aiger12395$1717.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$12396$lut$aiger12395$1710.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$12396$lut$aiger12395$1710.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$12396$lut$aiger12395$1710.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$12414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$12414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$12396$lut$aiger12395$1506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$12396$lut$aiger12395$1506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$12415.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$12415.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$12416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$12416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$12396$lut$aiger12395$1134.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$12396$lut$aiger12395$1113.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$12396$lut$aiger12395$1113.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$12417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$12396$lut$aiger12395$937.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12396$lut$aiger12395$937.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$12396$lut$aiger12395$893.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$12396$lut$aiger12395$893.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12396$lut$aiger12395$886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$12396$lut$aiger12395$886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$12396$lut$aiger12395$879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$12396$lut$aiger12395$879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$12396$lut$aiger12395$879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12396$lut$aiger12395$879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$12396$lut$aiger12395$879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$12396$lut$aiger12395$879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$12396$lut$aiger12395$879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$12396$lut$aiger12395$869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$12396$lut$aiger12395$869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$12396$lut$aiger12395$869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$12396$lut$$flatten\ctrl0.$auto$proc_rom.cc:155:do_switch$267$rdreg[0]$d[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12396$lut$aiger12395$1008.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12396$lut$aiger12395$1008.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$12417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12396$lut$aiger12395$1113.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$12396$lut$aiger12395$1140.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12396$lut$aiger12395$1140.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$12416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12396$lut$aiger12395$1211.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12396$lut$aiger12395$1251.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12396$lut$aiger12395$1251.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$12396$lut$aiger12395$1309.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$12415.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12396$lut$aiger12395$1404.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12396$lut$aiger12395$1404.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$12396$lut$aiger12395$1506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$12414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12396$lut$aiger12395$1604.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12396$lut$aiger12395$1644.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12396$lut$aiger12395$1644.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$12396$lut$aiger12395$1710.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12396$lut$aiger12395$1717.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$12413.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12396$lut$aiger12395$1747.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12396$lut$aiger12395$1757.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12396$lut$aiger12395$1764.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$12396$lut$aiger12395$1770.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$12396$lut$aiger12395$1797.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12396$lut$aiger12395$1797.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$12396$lut$aiger12395$1867.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$12396$lut$aiger12395$649.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12396$lut$aiger12395$661.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12396$lut$aiger12395$685.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12396$lut$aiger12395$685.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$12396$lut$aiger12395$714.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12396$lut$aiger12395$721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12396$lut$aiger12395$771.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12396$lut$aiger12395$869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$12396$lut$aiger12395$879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12396$lut$aiger12395$886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$12396$lut$aiger12395$886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$12396$lut$aiger12395$893.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$12396$lut$auto$abc9_ops.cc:595:break_scc$5824.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$12396$lut$auto$abc9_ops.cc:595:break_scc$5827.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$12404.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$12409.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$12409.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$12412.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$12417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
Removed 0 unused cells and 725 unused wires.

9.46. Executing AUTONAME pass.
Renamed 10674 objects in module led_panel_4k (77 iterations).
<suppressed ~1474 debug messages>

9.47. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `led_panel_4k'. Setting top module to led_panel_4k.

9.47.1. Analyzing design hierarchy..
Top module:  \led_panel_4k

9.47.2. Analyzing design hierarchy..
Top module:  \led_panel_4k
Removed 0 unused modules.

9.48. Printing statistics.

=== led_panel_4k ===

   Number of wires:                802
   Number of wire bits:           3358
   Number of public wires:         802
   Number of public wire bits:    3358
   Number of ports:                  9
   Number of port bits:             17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                797
     $scopeinfo                      9
     CCU2C                          52
     DP16KD                         40
     L6MUX21                        27
     LUT4                          468
     PFUMX                          95
     TRELLIS_FF                    106

9.49. Executing CHECK pass (checking for obvious problems).
Checking module led_panel_4k...
Found and reported 0 problems.

10. Executing JSON backend.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 0cd09fb5b9, CPU: user 3.29s system 0.03s, MEM: 85.86 MB peak
Yosys 0.56 (git sha1 9c447ad9d4b1ea589369364eea38b4d70da2c599, clang++ 17.0.0 -fPIC -O3)
Time spent: 66% 11x techmap (2 sec), 10% 26x opt_clean (0 sec), ...
